
Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dd68  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00018674  0800df18  0800df18  0001df18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802658c  0802658c  00040300  2**0
                  CONTENTS
  4 .ARM          00000008  0802658c  0802658c  0003658c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08026594  08026594  00040300  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08026594  08026594  00036594  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08026598  08026598  00036598  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000300  20000000  0802659c  00040000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000860  20000300  0802689c  00040300  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b60  0802689c  00040b60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040300  2**0
                  CONTENTS, READONLY
 12 .debug_info   000178df  00000000  00000000  00040330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b85  00000000  00000000  00057c0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001518  00000000  00000000  0005b798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013c0  00000000  00000000  0005ccb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000279c7  00000000  00000000  0005e070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000198c3  00000000  00000000  00085a37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e196c  00000000  00000000  0009f2fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000be  00000000  00000000  00180c66  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000070fc  00000000  00000000  00180d24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00002178  00000000  00000000  00187e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         000000e4  00000000  00000000  00189f98  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      000001fd  00000000  00000000  0018a07c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000300 	.word	0x20000300
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800df00 	.word	0x0800df00

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000304 	.word	0x20000304
 80001ec:	0800df00 	.word	0x0800df00

080001f0 <arm_bitreversal_32>:
 80001f0:	1c4b      	adds	r3, r1, #1
 80001f2:	2b01      	cmp	r3, #1
 80001f4:	bf98      	it	ls
 80001f6:	4770      	bxls	lr
 80001f8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001fc:	1c91      	adds	r1, r2, #2
 80001fe:	089b      	lsrs	r3, r3, #2

08000200 <arm_bitreversal_32_0>:
 8000200:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000204:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000208:	880a      	ldrh	r2, [r1, #0]
 800020a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800020e:	4480      	add	r8, r0
 8000210:	4481      	add	r9, r0
 8000212:	4402      	add	r2, r0
 8000214:	4484      	add	ip, r0
 8000216:	f8d9 7000 	ldr.w	r7, [r9]
 800021a:	f8d8 6000 	ldr.w	r6, [r8]
 800021e:	6815      	ldr	r5, [r2, #0]
 8000220:	f8dc 4000 	ldr.w	r4, [ip]
 8000224:	f8c9 6000 	str.w	r6, [r9]
 8000228:	f8c8 7000 	str.w	r7, [r8]
 800022c:	f8cc 5000 	str.w	r5, [ip]
 8000230:	6014      	str	r4, [r2, #0]
 8000232:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000236:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800023a:	6855      	ldr	r5, [r2, #4]
 800023c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000240:	f8c9 6004 	str.w	r6, [r9, #4]
 8000244:	f8c8 7004 	str.w	r7, [r8, #4]
 8000248:	f8cc 5004 	str.w	r5, [ip, #4]
 800024c:	6054      	str	r4, [r2, #4]
 800024e:	3108      	adds	r1, #8
 8000250:	3b01      	subs	r3, #1
 8000252:	d1d5      	bne.n	8000200 <arm_bitreversal_32_0>
 8000254:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000258:	4770      	bx	lr

0800025a <arm_bitreversal_16>:
 800025a:	1c4b      	adds	r3, r1, #1
 800025c:	2b01      	cmp	r3, #1
 800025e:	bf98      	it	ls
 8000260:	4770      	bxls	lr
 8000262:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000266:	1c91      	adds	r1, r2, #2
 8000268:	089b      	lsrs	r3, r3, #2

0800026a <arm_bitreversal_16_0>:
 800026a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800026e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000272:	880a      	ldrh	r2, [r1, #0]
 8000274:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000278:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800027c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000280:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000284:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000288:	f8d9 7000 	ldr.w	r7, [r9]
 800028c:	f8d8 6000 	ldr.w	r6, [r8]
 8000290:	6815      	ldr	r5, [r2, #0]
 8000292:	f8dc 4000 	ldr.w	r4, [ip]
 8000296:	f8c9 6000 	str.w	r6, [r9]
 800029a:	f8c8 7000 	str.w	r7, [r8]
 800029e:	f8cc 5000 	str.w	r5, [ip]
 80002a2:	6014      	str	r4, [r2, #0]
 80002a4:	3108      	adds	r1, #8
 80002a6:	3b01      	subs	r3, #1
 80002a8:	d1df      	bne.n	800026a <arm_bitreversal_16_0>
 80002aa:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002ae:	4770      	bx	lr

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <memchr>:
 80002c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002c4:	2a10      	cmp	r2, #16
 80002c6:	db2b      	blt.n	8000320 <memchr+0x60>
 80002c8:	f010 0f07 	tst.w	r0, #7
 80002cc:	d008      	beq.n	80002e0 <memchr+0x20>
 80002ce:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002d2:	3a01      	subs	r2, #1
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d02d      	beq.n	8000334 <memchr+0x74>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	b342      	cbz	r2, 8000330 <memchr+0x70>
 80002de:	d1f6      	bne.n	80002ce <memchr+0xe>
 80002e0:	b4f0      	push	{r4, r5, r6, r7}
 80002e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ea:	f022 0407 	bic.w	r4, r2, #7
 80002ee:	f07f 0700 	mvns.w	r7, #0
 80002f2:	2300      	movs	r3, #0
 80002f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002f8:	3c08      	subs	r4, #8
 80002fa:	ea85 0501 	eor.w	r5, r5, r1
 80002fe:	ea86 0601 	eor.w	r6, r6, r1
 8000302:	fa85 f547 	uadd8	r5, r5, r7
 8000306:	faa3 f587 	sel	r5, r3, r7
 800030a:	fa86 f647 	uadd8	r6, r6, r7
 800030e:	faa5 f687 	sel	r6, r5, r7
 8000312:	b98e      	cbnz	r6, 8000338 <memchr+0x78>
 8000314:	d1ee      	bne.n	80002f4 <memchr+0x34>
 8000316:	bcf0      	pop	{r4, r5, r6, r7}
 8000318:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800031c:	f002 0207 	and.w	r2, r2, #7
 8000320:	b132      	cbz	r2, 8000330 <memchr+0x70>
 8000322:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000326:	3a01      	subs	r2, #1
 8000328:	ea83 0301 	eor.w	r3, r3, r1
 800032c:	b113      	cbz	r3, 8000334 <memchr+0x74>
 800032e:	d1f8      	bne.n	8000322 <memchr+0x62>
 8000330:	2000      	movs	r0, #0
 8000332:	4770      	bx	lr
 8000334:	3801      	subs	r0, #1
 8000336:	4770      	bx	lr
 8000338:	2d00      	cmp	r5, #0
 800033a:	bf06      	itte	eq
 800033c:	4635      	moveq	r5, r6
 800033e:	3803      	subeq	r0, #3
 8000340:	3807      	subne	r0, #7
 8000342:	f015 0f01 	tst.w	r5, #1
 8000346:	d107      	bne.n	8000358 <memchr+0x98>
 8000348:	3001      	adds	r0, #1
 800034a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800034e:	bf02      	ittt	eq
 8000350:	3001      	addeq	r0, #1
 8000352:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000356:	3001      	addeq	r0, #1
 8000358:	bcf0      	pop	{r4, r5, r6, r7}
 800035a:	3801      	subs	r0, #1
 800035c:	4770      	bx	lr
 800035e:	bf00      	nop

08000360 <strcmp>:
 8000360:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000364:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000368:	2a01      	cmp	r2, #1
 800036a:	bf28      	it	cs
 800036c:	429a      	cmpcs	r2, r3
 800036e:	d0f7      	beq.n	8000360 <strcmp>
 8000370:	1ad0      	subs	r0, r2, r3
 8000372:	4770      	bx	lr

08000374 <__aeabi_drsub>:
 8000374:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000378:	e002      	b.n	8000380 <__adddf3>
 800037a:	bf00      	nop

0800037c <__aeabi_dsub>:
 800037c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000380 <__adddf3>:
 8000380:	b530      	push	{r4, r5, lr}
 8000382:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000386:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800038a:	ea94 0f05 	teq	r4, r5
 800038e:	bf08      	it	eq
 8000390:	ea90 0f02 	teqeq	r0, r2
 8000394:	bf1f      	itttt	ne
 8000396:	ea54 0c00 	orrsne.w	ip, r4, r0
 800039a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800039e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003a6:	f000 80e2 	beq.w	800056e <__adddf3+0x1ee>
 80003aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003b2:	bfb8      	it	lt
 80003b4:	426d      	neglt	r5, r5
 80003b6:	dd0c      	ble.n	80003d2 <__adddf3+0x52>
 80003b8:	442c      	add	r4, r5
 80003ba:	ea80 0202 	eor.w	r2, r0, r2
 80003be:	ea81 0303 	eor.w	r3, r1, r3
 80003c2:	ea82 0000 	eor.w	r0, r2, r0
 80003c6:	ea83 0101 	eor.w	r1, r3, r1
 80003ca:	ea80 0202 	eor.w	r2, r0, r2
 80003ce:	ea81 0303 	eor.w	r3, r1, r3
 80003d2:	2d36      	cmp	r5, #54	; 0x36
 80003d4:	bf88      	it	hi
 80003d6:	bd30      	pophi	{r4, r5, pc}
 80003d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003e8:	d002      	beq.n	80003f0 <__adddf3+0x70>
 80003ea:	4240      	negs	r0, r0
 80003ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003fc:	d002      	beq.n	8000404 <__adddf3+0x84>
 80003fe:	4252      	negs	r2, r2
 8000400:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000404:	ea94 0f05 	teq	r4, r5
 8000408:	f000 80a7 	beq.w	800055a <__adddf3+0x1da>
 800040c:	f1a4 0401 	sub.w	r4, r4, #1
 8000410:	f1d5 0e20 	rsbs	lr, r5, #32
 8000414:	db0d      	blt.n	8000432 <__adddf3+0xb2>
 8000416:	fa02 fc0e 	lsl.w	ip, r2, lr
 800041a:	fa22 f205 	lsr.w	r2, r2, r5
 800041e:	1880      	adds	r0, r0, r2
 8000420:	f141 0100 	adc.w	r1, r1, #0
 8000424:	fa03 f20e 	lsl.w	r2, r3, lr
 8000428:	1880      	adds	r0, r0, r2
 800042a:	fa43 f305 	asr.w	r3, r3, r5
 800042e:	4159      	adcs	r1, r3
 8000430:	e00e      	b.n	8000450 <__adddf3+0xd0>
 8000432:	f1a5 0520 	sub.w	r5, r5, #32
 8000436:	f10e 0e20 	add.w	lr, lr, #32
 800043a:	2a01      	cmp	r2, #1
 800043c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000440:	bf28      	it	cs
 8000442:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	18c0      	adds	r0, r0, r3
 800044c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	d507      	bpl.n	8000466 <__adddf3+0xe6>
 8000456:	f04f 0e00 	mov.w	lr, #0
 800045a:	f1dc 0c00 	rsbs	ip, ip, #0
 800045e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000462:	eb6e 0101 	sbc.w	r1, lr, r1
 8000466:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800046a:	d31b      	bcc.n	80004a4 <__adddf3+0x124>
 800046c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000470:	d30c      	bcc.n	800048c <__adddf3+0x10c>
 8000472:	0849      	lsrs	r1, r1, #1
 8000474:	ea5f 0030 	movs.w	r0, r0, rrx
 8000478:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800047c:	f104 0401 	add.w	r4, r4, #1
 8000480:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000484:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000488:	f080 809a 	bcs.w	80005c0 <__adddf3+0x240>
 800048c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000490:	bf08      	it	eq
 8000492:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000496:	f150 0000 	adcs.w	r0, r0, #0
 800049a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800049e:	ea41 0105 	orr.w	r1, r1, r5
 80004a2:	bd30      	pop	{r4, r5, pc}
 80004a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004a8:	4140      	adcs	r0, r0
 80004aa:	eb41 0101 	adc.w	r1, r1, r1
 80004ae:	3c01      	subs	r4, #1
 80004b0:	bf28      	it	cs
 80004b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004b6:	d2e9      	bcs.n	800048c <__adddf3+0x10c>
 80004b8:	f091 0f00 	teq	r1, #0
 80004bc:	bf04      	itt	eq
 80004be:	4601      	moveq	r1, r0
 80004c0:	2000      	moveq	r0, #0
 80004c2:	fab1 f381 	clz	r3, r1
 80004c6:	bf08      	it	eq
 80004c8:	3320      	addeq	r3, #32
 80004ca:	f1a3 030b 	sub.w	r3, r3, #11
 80004ce:	f1b3 0220 	subs.w	r2, r3, #32
 80004d2:	da0c      	bge.n	80004ee <__adddf3+0x16e>
 80004d4:	320c      	adds	r2, #12
 80004d6:	dd08      	ble.n	80004ea <__adddf3+0x16a>
 80004d8:	f102 0c14 	add.w	ip, r2, #20
 80004dc:	f1c2 020c 	rsb	r2, r2, #12
 80004e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80004e4:	fa21 f102 	lsr.w	r1, r1, r2
 80004e8:	e00c      	b.n	8000504 <__adddf3+0x184>
 80004ea:	f102 0214 	add.w	r2, r2, #20
 80004ee:	bfd8      	it	le
 80004f0:	f1c2 0c20 	rsble	ip, r2, #32
 80004f4:	fa01 f102 	lsl.w	r1, r1, r2
 80004f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004fc:	bfdc      	itt	le
 80004fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000502:	4090      	lslle	r0, r2
 8000504:	1ae4      	subs	r4, r4, r3
 8000506:	bfa2      	ittt	ge
 8000508:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800050c:	4329      	orrge	r1, r5
 800050e:	bd30      	popge	{r4, r5, pc}
 8000510:	ea6f 0404 	mvn.w	r4, r4
 8000514:	3c1f      	subs	r4, #31
 8000516:	da1c      	bge.n	8000552 <__adddf3+0x1d2>
 8000518:	340c      	adds	r4, #12
 800051a:	dc0e      	bgt.n	800053a <__adddf3+0x1ba>
 800051c:	f104 0414 	add.w	r4, r4, #20
 8000520:	f1c4 0220 	rsb	r2, r4, #32
 8000524:	fa20 f004 	lsr.w	r0, r0, r4
 8000528:	fa01 f302 	lsl.w	r3, r1, r2
 800052c:	ea40 0003 	orr.w	r0, r0, r3
 8000530:	fa21 f304 	lsr.w	r3, r1, r4
 8000534:	ea45 0103 	orr.w	r1, r5, r3
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	f1c4 040c 	rsb	r4, r4, #12
 800053e:	f1c4 0220 	rsb	r2, r4, #32
 8000542:	fa20 f002 	lsr.w	r0, r0, r2
 8000546:	fa01 f304 	lsl.w	r3, r1, r4
 800054a:	ea40 0003 	orr.w	r0, r0, r3
 800054e:	4629      	mov	r1, r5
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	fa21 f004 	lsr.w	r0, r1, r4
 8000556:	4629      	mov	r1, r5
 8000558:	bd30      	pop	{r4, r5, pc}
 800055a:	f094 0f00 	teq	r4, #0
 800055e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000562:	bf06      	itte	eq
 8000564:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000568:	3401      	addeq	r4, #1
 800056a:	3d01      	subne	r5, #1
 800056c:	e74e      	b.n	800040c <__adddf3+0x8c>
 800056e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000572:	bf18      	it	ne
 8000574:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000578:	d029      	beq.n	80005ce <__adddf3+0x24e>
 800057a:	ea94 0f05 	teq	r4, r5
 800057e:	bf08      	it	eq
 8000580:	ea90 0f02 	teqeq	r0, r2
 8000584:	d005      	beq.n	8000592 <__adddf3+0x212>
 8000586:	ea54 0c00 	orrs.w	ip, r4, r0
 800058a:	bf04      	itt	eq
 800058c:	4619      	moveq	r1, r3
 800058e:	4610      	moveq	r0, r2
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	ea91 0f03 	teq	r1, r3
 8000596:	bf1e      	ittt	ne
 8000598:	2100      	movne	r1, #0
 800059a:	2000      	movne	r0, #0
 800059c:	bd30      	popne	{r4, r5, pc}
 800059e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005a2:	d105      	bne.n	80005b0 <__adddf3+0x230>
 80005a4:	0040      	lsls	r0, r0, #1
 80005a6:	4149      	adcs	r1, r1
 80005a8:	bf28      	it	cs
 80005aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ae:	bd30      	pop	{r4, r5, pc}
 80005b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005b4:	bf3c      	itt	cc
 80005b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005ba:	bd30      	popcc	{r4, r5, pc}
 80005bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005c8:	f04f 0000 	mov.w	r0, #0
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005d2:	bf1a      	itte	ne
 80005d4:	4619      	movne	r1, r3
 80005d6:	4610      	movne	r0, r2
 80005d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005dc:	bf1c      	itt	ne
 80005de:	460b      	movne	r3, r1
 80005e0:	4602      	movne	r2, r0
 80005e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005e6:	bf06      	itte	eq
 80005e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005ec:	ea91 0f03 	teqeq	r1, r3
 80005f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005f4:	bd30      	pop	{r4, r5, pc}
 80005f6:	bf00      	nop

080005f8 <__aeabi_ui2d>:
 80005f8:	f090 0f00 	teq	r0, #0
 80005fc:	bf04      	itt	eq
 80005fe:	2100      	moveq	r1, #0
 8000600:	4770      	bxeq	lr
 8000602:	b530      	push	{r4, r5, lr}
 8000604:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000608:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060c:	f04f 0500 	mov.w	r5, #0
 8000610:	f04f 0100 	mov.w	r1, #0
 8000614:	e750      	b.n	80004b8 <__adddf3+0x138>
 8000616:	bf00      	nop

08000618 <__aeabi_i2d>:
 8000618:	f090 0f00 	teq	r0, #0
 800061c:	bf04      	itt	eq
 800061e:	2100      	moveq	r1, #0
 8000620:	4770      	bxeq	lr
 8000622:	b530      	push	{r4, r5, lr}
 8000624:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000628:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000630:	bf48      	it	mi
 8000632:	4240      	negmi	r0, r0
 8000634:	f04f 0100 	mov.w	r1, #0
 8000638:	e73e      	b.n	80004b8 <__adddf3+0x138>
 800063a:	bf00      	nop

0800063c <__aeabi_f2d>:
 800063c:	0042      	lsls	r2, r0, #1
 800063e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000642:	ea4f 0131 	mov.w	r1, r1, rrx
 8000646:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800064a:	bf1f      	itttt	ne
 800064c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000650:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000654:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000658:	4770      	bxne	lr
 800065a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800065e:	bf08      	it	eq
 8000660:	4770      	bxeq	lr
 8000662:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000666:	bf04      	itt	eq
 8000668:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000674:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000678:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800067c:	e71c      	b.n	80004b8 <__adddf3+0x138>
 800067e:	bf00      	nop

08000680 <__aeabi_ul2d>:
 8000680:	ea50 0201 	orrs.w	r2, r0, r1
 8000684:	bf08      	it	eq
 8000686:	4770      	bxeq	lr
 8000688:	b530      	push	{r4, r5, lr}
 800068a:	f04f 0500 	mov.w	r5, #0
 800068e:	e00a      	b.n	80006a6 <__aeabi_l2d+0x16>

08000690 <__aeabi_l2d>:
 8000690:	ea50 0201 	orrs.w	r2, r0, r1
 8000694:	bf08      	it	eq
 8000696:	4770      	bxeq	lr
 8000698:	b530      	push	{r4, r5, lr}
 800069a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800069e:	d502      	bpl.n	80006a6 <__aeabi_l2d+0x16>
 80006a0:	4240      	negs	r0, r0
 80006a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006b2:	f43f aed8 	beq.w	8000466 <__adddf3+0xe6>
 80006b6:	f04f 0203 	mov.w	r2, #3
 80006ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006be:	bf18      	it	ne
 80006c0:	3203      	addne	r2, #3
 80006c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006c6:	bf18      	it	ne
 80006c8:	3203      	addne	r2, #3
 80006ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ce:	f1c2 0320 	rsb	r3, r2, #32
 80006d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80006d6:	fa20 f002 	lsr.w	r0, r0, r2
 80006da:	fa01 fe03 	lsl.w	lr, r1, r3
 80006de:	ea40 000e 	orr.w	r0, r0, lr
 80006e2:	fa21 f102 	lsr.w	r1, r1, r2
 80006e6:	4414      	add	r4, r2
 80006e8:	e6bd      	b.n	8000466 <__adddf3+0xe6>
 80006ea:	bf00      	nop

080006ec <__aeabi_dmul>:
 80006ec:	b570      	push	{r4, r5, r6, lr}
 80006ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006fa:	bf1d      	ittte	ne
 80006fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000700:	ea94 0f0c 	teqne	r4, ip
 8000704:	ea95 0f0c 	teqne	r5, ip
 8000708:	f000 f8de 	bleq	80008c8 <__aeabi_dmul+0x1dc>
 800070c:	442c      	add	r4, r5
 800070e:	ea81 0603 	eor.w	r6, r1, r3
 8000712:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000716:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800071a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800071e:	bf18      	it	ne
 8000720:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000724:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000728:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800072c:	d038      	beq.n	80007a0 <__aeabi_dmul+0xb4>
 800072e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	fbe1 e502 	umlal	lr, r5, r1, r2
 800073a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800073e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000742:	f04f 0600 	mov.w	r6, #0
 8000746:	fbe1 5603 	umlal	r5, r6, r1, r3
 800074a:	f09c 0f00 	teq	ip, #0
 800074e:	bf18      	it	ne
 8000750:	f04e 0e01 	orrne.w	lr, lr, #1
 8000754:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000758:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800075c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000760:	d204      	bcs.n	800076c <__aeabi_dmul+0x80>
 8000762:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000766:	416d      	adcs	r5, r5
 8000768:	eb46 0606 	adc.w	r6, r6, r6
 800076c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000770:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000774:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000778:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800077c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000780:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000784:	bf88      	it	hi
 8000786:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800078a:	d81e      	bhi.n	80007ca <__aeabi_dmul+0xde>
 800078c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000790:	bf08      	it	eq
 8000792:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000796:	f150 0000 	adcs.w	r0, r0, #0
 800079a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800079e:	bd70      	pop	{r4, r5, r6, pc}
 80007a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80007a4:	ea46 0101 	orr.w	r1, r6, r1
 80007a8:	ea40 0002 	orr.w	r0, r0, r2
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007b4:	bfc2      	ittt	gt
 80007b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007be:	bd70      	popgt	{r4, r5, r6, pc}
 80007c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007c4:	f04f 0e00 	mov.w	lr, #0
 80007c8:	3c01      	subs	r4, #1
 80007ca:	f300 80ab 	bgt.w	8000924 <__aeabi_dmul+0x238>
 80007ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007d2:	bfde      	ittt	le
 80007d4:	2000      	movle	r0, #0
 80007d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80007da:	bd70      	pople	{r4, r5, r6, pc}
 80007dc:	f1c4 0400 	rsb	r4, r4, #0
 80007e0:	3c20      	subs	r4, #32
 80007e2:	da35      	bge.n	8000850 <__aeabi_dmul+0x164>
 80007e4:	340c      	adds	r4, #12
 80007e6:	dc1b      	bgt.n	8000820 <__aeabi_dmul+0x134>
 80007e8:	f104 0414 	add.w	r4, r4, #20
 80007ec:	f1c4 0520 	rsb	r5, r4, #32
 80007f0:	fa00 f305 	lsl.w	r3, r0, r5
 80007f4:	fa20 f004 	lsr.w	r0, r0, r4
 80007f8:	fa01 f205 	lsl.w	r2, r1, r5
 80007fc:	ea40 0002 	orr.w	r0, r0, r2
 8000800:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000804:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000808:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800080c:	fa21 f604 	lsr.w	r6, r1, r4
 8000810:	eb42 0106 	adc.w	r1, r2, r6
 8000814:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000818:	bf08      	it	eq
 800081a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800081e:	bd70      	pop	{r4, r5, r6, pc}
 8000820:	f1c4 040c 	rsb	r4, r4, #12
 8000824:	f1c4 0520 	rsb	r5, r4, #32
 8000828:	fa00 f304 	lsl.w	r3, r0, r4
 800082c:	fa20 f005 	lsr.w	r0, r0, r5
 8000830:	fa01 f204 	lsl.w	r2, r1, r4
 8000834:	ea40 0002 	orr.w	r0, r0, r2
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000840:	f141 0100 	adc.w	r1, r1, #0
 8000844:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000848:	bf08      	it	eq
 800084a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084e:	bd70      	pop	{r4, r5, r6, pc}
 8000850:	f1c4 0520 	rsb	r5, r4, #32
 8000854:	fa00 f205 	lsl.w	r2, r0, r5
 8000858:	ea4e 0e02 	orr.w	lr, lr, r2
 800085c:	fa20 f304 	lsr.w	r3, r0, r4
 8000860:	fa01 f205 	lsl.w	r2, r1, r5
 8000864:	ea43 0302 	orr.w	r3, r3, r2
 8000868:	fa21 f004 	lsr.w	r0, r1, r4
 800086c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000870:	fa21 f204 	lsr.w	r2, r1, r4
 8000874:	ea20 0002 	bic.w	r0, r0, r2
 8000878:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800087c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000880:	bf08      	it	eq
 8000882:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000886:	bd70      	pop	{r4, r5, r6, pc}
 8000888:	f094 0f00 	teq	r4, #0
 800088c:	d10f      	bne.n	80008ae <__aeabi_dmul+0x1c2>
 800088e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000892:	0040      	lsls	r0, r0, #1
 8000894:	eb41 0101 	adc.w	r1, r1, r1
 8000898:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800089c:	bf08      	it	eq
 800089e:	3c01      	subeq	r4, #1
 80008a0:	d0f7      	beq.n	8000892 <__aeabi_dmul+0x1a6>
 80008a2:	ea41 0106 	orr.w	r1, r1, r6
 80008a6:	f095 0f00 	teq	r5, #0
 80008aa:	bf18      	it	ne
 80008ac:	4770      	bxne	lr
 80008ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80008b2:	0052      	lsls	r2, r2, #1
 80008b4:	eb43 0303 	adc.w	r3, r3, r3
 80008b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008bc:	bf08      	it	eq
 80008be:	3d01      	subeq	r5, #1
 80008c0:	d0f7      	beq.n	80008b2 <__aeabi_dmul+0x1c6>
 80008c2:	ea43 0306 	orr.w	r3, r3, r6
 80008c6:	4770      	bx	lr
 80008c8:	ea94 0f0c 	teq	r4, ip
 80008cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008d0:	bf18      	it	ne
 80008d2:	ea95 0f0c 	teqne	r5, ip
 80008d6:	d00c      	beq.n	80008f2 <__aeabi_dmul+0x206>
 80008d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008dc:	bf18      	it	ne
 80008de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e2:	d1d1      	bne.n	8000888 <__aeabi_dmul+0x19c>
 80008e4:	ea81 0103 	eor.w	r1, r1, r3
 80008e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008ec:	f04f 0000 	mov.w	r0, #0
 80008f0:	bd70      	pop	{r4, r5, r6, pc}
 80008f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f6:	bf06      	itte	eq
 80008f8:	4610      	moveq	r0, r2
 80008fa:	4619      	moveq	r1, r3
 80008fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000900:	d019      	beq.n	8000936 <__aeabi_dmul+0x24a>
 8000902:	ea94 0f0c 	teq	r4, ip
 8000906:	d102      	bne.n	800090e <__aeabi_dmul+0x222>
 8000908:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800090c:	d113      	bne.n	8000936 <__aeabi_dmul+0x24a>
 800090e:	ea95 0f0c 	teq	r5, ip
 8000912:	d105      	bne.n	8000920 <__aeabi_dmul+0x234>
 8000914:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000918:	bf1c      	itt	ne
 800091a:	4610      	movne	r0, r2
 800091c:	4619      	movne	r1, r3
 800091e:	d10a      	bne.n	8000936 <__aeabi_dmul+0x24a>
 8000920:	ea81 0103 	eor.w	r1, r1, r3
 8000924:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000928:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800092c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000930:	f04f 0000 	mov.w	r0, #0
 8000934:	bd70      	pop	{r4, r5, r6, pc}
 8000936:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800093a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800093e:	bd70      	pop	{r4, r5, r6, pc}

08000940 <__aeabi_ddiv>:
 8000940:	b570      	push	{r4, r5, r6, lr}
 8000942:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000946:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800094a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800094e:	bf1d      	ittte	ne
 8000950:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000954:	ea94 0f0c 	teqne	r4, ip
 8000958:	ea95 0f0c 	teqne	r5, ip
 800095c:	f000 f8a7 	bleq	8000aae <__aeabi_ddiv+0x16e>
 8000960:	eba4 0405 	sub.w	r4, r4, r5
 8000964:	ea81 0e03 	eor.w	lr, r1, r3
 8000968:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800096c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000970:	f000 8088 	beq.w	8000a84 <__aeabi_ddiv+0x144>
 8000974:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000978:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800097c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000980:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000984:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000988:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800098c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000990:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000994:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000998:	429d      	cmp	r5, r3
 800099a:	bf08      	it	eq
 800099c:	4296      	cmpeq	r6, r2
 800099e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80009a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80009a6:	d202      	bcs.n	80009ae <__aeabi_ddiv+0x6e>
 80009a8:	085b      	lsrs	r3, r3, #1
 80009aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ae:	1ab6      	subs	r6, r6, r2
 80009b0:	eb65 0503 	sbc.w	r5, r5, r3
 80009b4:	085b      	lsrs	r3, r3, #1
 80009b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80009c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009ca:	bf22      	ittt	cs
 80009cc:	1ab6      	subcs	r6, r6, r2
 80009ce:	4675      	movcs	r5, lr
 80009d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80009d4:	085b      	lsrs	r3, r3, #1
 80009d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009da:	ebb6 0e02 	subs.w	lr, r6, r2
 80009de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009e2:	bf22      	ittt	cs
 80009e4:	1ab6      	subcs	r6, r6, r2
 80009e6:	4675      	movcs	r5, lr
 80009e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009ec:	085b      	lsrs	r3, r3, #1
 80009ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80009f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80009f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009fa:	bf22      	ittt	cs
 80009fc:	1ab6      	subcs	r6, r6, r2
 80009fe:	4675      	movcs	r5, lr
 8000a00:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a04:	085b      	lsrs	r3, r3, #1
 8000a06:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a0a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a0e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a12:	bf22      	ittt	cs
 8000a14:	1ab6      	subcs	r6, r6, r2
 8000a16:	4675      	movcs	r5, lr
 8000a18:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a1c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a20:	d018      	beq.n	8000a54 <__aeabi_ddiv+0x114>
 8000a22:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a26:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a2a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a2e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a32:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a36:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a3a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a3e:	d1c0      	bne.n	80009c2 <__aeabi_ddiv+0x82>
 8000a40:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a44:	d10b      	bne.n	8000a5e <__aeabi_ddiv+0x11e>
 8000a46:	ea41 0100 	orr.w	r1, r1, r0
 8000a4a:	f04f 0000 	mov.w	r0, #0
 8000a4e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a52:	e7b6      	b.n	80009c2 <__aeabi_ddiv+0x82>
 8000a54:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a58:	bf04      	itt	eq
 8000a5a:	4301      	orreq	r1, r0
 8000a5c:	2000      	moveq	r0, #0
 8000a5e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a62:	bf88      	it	hi
 8000a64:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a68:	f63f aeaf 	bhi.w	80007ca <__aeabi_dmul+0xde>
 8000a6c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a70:	bf04      	itt	eq
 8000a72:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a76:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a7a:	f150 0000 	adcs.w	r0, r0, #0
 8000a7e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a82:	bd70      	pop	{r4, r5, r6, pc}
 8000a84:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a88:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a8c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a90:	bfc2      	ittt	gt
 8000a92:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a96:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a9a:	bd70      	popgt	{r4, r5, r6, pc}
 8000a9c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aa0:	f04f 0e00 	mov.w	lr, #0
 8000aa4:	3c01      	subs	r4, #1
 8000aa6:	e690      	b.n	80007ca <__aeabi_dmul+0xde>
 8000aa8:	ea45 0e06 	orr.w	lr, r5, r6
 8000aac:	e68d      	b.n	80007ca <__aeabi_dmul+0xde>
 8000aae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000ab2:	ea94 0f0c 	teq	r4, ip
 8000ab6:	bf08      	it	eq
 8000ab8:	ea95 0f0c 	teqeq	r5, ip
 8000abc:	f43f af3b 	beq.w	8000936 <__aeabi_dmul+0x24a>
 8000ac0:	ea94 0f0c 	teq	r4, ip
 8000ac4:	d10a      	bne.n	8000adc <__aeabi_ddiv+0x19c>
 8000ac6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000aca:	f47f af34 	bne.w	8000936 <__aeabi_dmul+0x24a>
 8000ace:	ea95 0f0c 	teq	r5, ip
 8000ad2:	f47f af25 	bne.w	8000920 <__aeabi_dmul+0x234>
 8000ad6:	4610      	mov	r0, r2
 8000ad8:	4619      	mov	r1, r3
 8000ada:	e72c      	b.n	8000936 <__aeabi_dmul+0x24a>
 8000adc:	ea95 0f0c 	teq	r5, ip
 8000ae0:	d106      	bne.n	8000af0 <__aeabi_ddiv+0x1b0>
 8000ae2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ae6:	f43f aefd 	beq.w	80008e4 <__aeabi_dmul+0x1f8>
 8000aea:	4610      	mov	r0, r2
 8000aec:	4619      	mov	r1, r3
 8000aee:	e722      	b.n	8000936 <__aeabi_dmul+0x24a>
 8000af0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000af4:	bf18      	it	ne
 8000af6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000afa:	f47f aec5 	bne.w	8000888 <__aeabi_dmul+0x19c>
 8000afe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b02:	f47f af0d 	bne.w	8000920 <__aeabi_dmul+0x234>
 8000b06:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b0a:	f47f aeeb 	bne.w	80008e4 <__aeabi_dmul+0x1f8>
 8000b0e:	e712      	b.n	8000936 <__aeabi_dmul+0x24a>

08000b10 <__gedf2>:
 8000b10:	f04f 3cff 	mov.w	ip, #4294967295
 8000b14:	e006      	b.n	8000b24 <__cmpdf2+0x4>
 8000b16:	bf00      	nop

08000b18 <__ledf2>:
 8000b18:	f04f 0c01 	mov.w	ip, #1
 8000b1c:	e002      	b.n	8000b24 <__cmpdf2+0x4>
 8000b1e:	bf00      	nop

08000b20 <__cmpdf2>:
 8000b20:	f04f 0c01 	mov.w	ip, #1
 8000b24:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b34:	bf18      	it	ne
 8000b36:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b3a:	d01b      	beq.n	8000b74 <__cmpdf2+0x54>
 8000b3c:	b001      	add	sp, #4
 8000b3e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b42:	bf0c      	ite	eq
 8000b44:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b48:	ea91 0f03 	teqne	r1, r3
 8000b4c:	bf02      	ittt	eq
 8000b4e:	ea90 0f02 	teqeq	r0, r2
 8000b52:	2000      	moveq	r0, #0
 8000b54:	4770      	bxeq	lr
 8000b56:	f110 0f00 	cmn.w	r0, #0
 8000b5a:	ea91 0f03 	teq	r1, r3
 8000b5e:	bf58      	it	pl
 8000b60:	4299      	cmppl	r1, r3
 8000b62:	bf08      	it	eq
 8000b64:	4290      	cmpeq	r0, r2
 8000b66:	bf2c      	ite	cs
 8000b68:	17d8      	asrcs	r0, r3, #31
 8000b6a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b6e:	f040 0001 	orr.w	r0, r0, #1
 8000b72:	4770      	bx	lr
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__cmpdf2+0x64>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d107      	bne.n	8000b94 <__cmpdf2+0x74>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d1d6      	bne.n	8000b3c <__cmpdf2+0x1c>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d0d3      	beq.n	8000b3c <__cmpdf2+0x1c>
 8000b94:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop

08000b9c <__aeabi_cdrcmple>:
 8000b9c:	4684      	mov	ip, r0
 8000b9e:	4610      	mov	r0, r2
 8000ba0:	4662      	mov	r2, ip
 8000ba2:	468c      	mov	ip, r1
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	4663      	mov	r3, ip
 8000ba8:	e000      	b.n	8000bac <__aeabi_cdcmpeq>
 8000baa:	bf00      	nop

08000bac <__aeabi_cdcmpeq>:
 8000bac:	b501      	push	{r0, lr}
 8000bae:	f7ff ffb7 	bl	8000b20 <__cmpdf2>
 8000bb2:	2800      	cmp	r0, #0
 8000bb4:	bf48      	it	mi
 8000bb6:	f110 0f00 	cmnmi.w	r0, #0
 8000bba:	bd01      	pop	{r0, pc}

08000bbc <__aeabi_dcmpeq>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff fff4 	bl	8000bac <__aeabi_cdcmpeq>
 8000bc4:	bf0c      	ite	eq
 8000bc6:	2001      	moveq	r0, #1
 8000bc8:	2000      	movne	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmplt>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffea 	bl	8000bac <__aeabi_cdcmpeq>
 8000bd8:	bf34      	ite	cc
 8000bda:	2001      	movcc	r0, #1
 8000bdc:	2000      	movcs	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_dcmple>:
 8000be4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be8:	f7ff ffe0 	bl	8000bac <__aeabi_cdcmpeq>
 8000bec:	bf94      	ite	ls
 8000bee:	2001      	movls	r0, #1
 8000bf0:	2000      	movhi	r0, #0
 8000bf2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_dcmpge>:
 8000bf8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bfc:	f7ff ffce 	bl	8000b9c <__aeabi_cdrcmple>
 8000c00:	bf94      	ite	ls
 8000c02:	2001      	movls	r0, #1
 8000c04:	2000      	movhi	r0, #0
 8000c06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0a:	bf00      	nop

08000c0c <__aeabi_dcmpgt>:
 8000c0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c10:	f7ff ffc4 	bl	8000b9c <__aeabi_cdrcmple>
 8000c14:	bf34      	ite	cc
 8000c16:	2001      	movcc	r0, #1
 8000c18:	2000      	movcs	r0, #0
 8000c1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c1e:	bf00      	nop

08000c20 <__aeabi_dcmpun>:
 8000c20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c28:	d102      	bne.n	8000c30 <__aeabi_dcmpun+0x10>
 8000c2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c2e:	d10a      	bne.n	8000c46 <__aeabi_dcmpun+0x26>
 8000c30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c38:	d102      	bne.n	8000c40 <__aeabi_dcmpun+0x20>
 8000c3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c3e:	d102      	bne.n	8000c46 <__aeabi_dcmpun+0x26>
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	f04f 0001 	mov.w	r0, #1
 8000c4a:	4770      	bx	lr

08000c4c <__aeabi_d2iz>:
 8000c4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c54:	d215      	bcs.n	8000c82 <__aeabi_d2iz+0x36>
 8000c56:	d511      	bpl.n	8000c7c <__aeabi_d2iz+0x30>
 8000c58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c60:	d912      	bls.n	8000c88 <__aeabi_d2iz+0x3c>
 8000c62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c72:	fa23 f002 	lsr.w	r0, r3, r2
 8000c76:	bf18      	it	ne
 8000c78:	4240      	negne	r0, r0
 8000c7a:	4770      	bx	lr
 8000c7c:	f04f 0000 	mov.w	r0, #0
 8000c80:	4770      	bx	lr
 8000c82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c86:	d105      	bne.n	8000c94 <__aeabi_d2iz+0x48>
 8000c88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c92:	4770      	bx	lr
 8000c94:	f04f 0000 	mov.w	r0, #0
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop

08000c9c <__aeabi_d2f>:
 8000c9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ca0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ca4:	bf24      	itt	cs
 8000ca6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000caa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000cae:	d90d      	bls.n	8000ccc <__aeabi_d2f+0x30>
 8000cb0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000cb4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000cb8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000cbc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000cc0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000cc4:	bf08      	it	eq
 8000cc6:	f020 0001 	biceq.w	r0, r0, #1
 8000cca:	4770      	bx	lr
 8000ccc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000cd0:	d121      	bne.n	8000d16 <__aeabi_d2f+0x7a>
 8000cd2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000cd6:	bfbc      	itt	lt
 8000cd8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000cdc:	4770      	bxlt	lr
 8000cde:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ce2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ce6:	f1c2 0218 	rsb	r2, r2, #24
 8000cea:	f1c2 0c20 	rsb	ip, r2, #32
 8000cee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cf2:	fa20 f002 	lsr.w	r0, r0, r2
 8000cf6:	bf18      	it	ne
 8000cf8:	f040 0001 	orrne.w	r0, r0, #1
 8000cfc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d08:	ea40 000c 	orr.w	r0, r0, ip
 8000d0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000d10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d14:	e7cc      	b.n	8000cb0 <__aeabi_d2f+0x14>
 8000d16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d1a:	d107      	bne.n	8000d2c <__aeabi_d2f+0x90>
 8000d1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d20:	bf1e      	ittt	ne
 8000d22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d2a:	4770      	bxne	lr
 8000d2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000d30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop

08000d3c <__aeabi_ldivmod>:
 8000d3c:	b97b      	cbnz	r3, 8000d5e <__aeabi_ldivmod+0x22>
 8000d3e:	b972      	cbnz	r2, 8000d5e <__aeabi_ldivmod+0x22>
 8000d40:	2900      	cmp	r1, #0
 8000d42:	bfbe      	ittt	lt
 8000d44:	2000      	movlt	r0, #0
 8000d46:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000d4a:	e006      	blt.n	8000d5a <__aeabi_ldivmod+0x1e>
 8000d4c:	bf08      	it	eq
 8000d4e:	2800      	cmpeq	r0, #0
 8000d50:	bf1c      	itt	ne
 8000d52:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000d56:	f04f 30ff 	movne.w	r0, #4294967295
 8000d5a:	f000 b9bf 	b.w	80010dc <__aeabi_idiv0>
 8000d5e:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d62:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d66:	2900      	cmp	r1, #0
 8000d68:	db09      	blt.n	8000d7e <__aeabi_ldivmod+0x42>
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	db1a      	blt.n	8000da4 <__aeabi_ldivmod+0x68>
 8000d6e:	f000 f84d 	bl	8000e0c <__udivmoddi4>
 8000d72:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d7a:	b004      	add	sp, #16
 8000d7c:	4770      	bx	lr
 8000d7e:	4240      	negs	r0, r0
 8000d80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	db1b      	blt.n	8000dc0 <__aeabi_ldivmod+0x84>
 8000d88:	f000 f840 	bl	8000e0c <__udivmoddi4>
 8000d8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d94:	b004      	add	sp, #16
 8000d96:	4240      	negs	r0, r0
 8000d98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d9c:	4252      	negs	r2, r2
 8000d9e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000da2:	4770      	bx	lr
 8000da4:	4252      	negs	r2, r2
 8000da6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000daa:	f000 f82f 	bl	8000e0c <__udivmoddi4>
 8000dae:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000db2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000db6:	b004      	add	sp, #16
 8000db8:	4240      	negs	r0, r0
 8000dba:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dbe:	4770      	bx	lr
 8000dc0:	4252      	negs	r2, r2
 8000dc2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000dc6:	f000 f821 	bl	8000e0c <__udivmoddi4>
 8000dca:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dd2:	b004      	add	sp, #16
 8000dd4:	4252      	negs	r2, r2
 8000dd6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000dda:	4770      	bx	lr

08000ddc <__aeabi_uldivmod>:
 8000ddc:	b953      	cbnz	r3, 8000df4 <__aeabi_uldivmod+0x18>
 8000dde:	b94a      	cbnz	r2, 8000df4 <__aeabi_uldivmod+0x18>
 8000de0:	2900      	cmp	r1, #0
 8000de2:	bf08      	it	eq
 8000de4:	2800      	cmpeq	r0, #0
 8000de6:	bf1c      	itt	ne
 8000de8:	f04f 31ff 	movne.w	r1, #4294967295
 8000dec:	f04f 30ff 	movne.w	r0, #4294967295
 8000df0:	f000 b974 	b.w	80010dc <__aeabi_idiv0>
 8000df4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000df8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000dfc:	f000 f806 	bl	8000e0c <__udivmoddi4>
 8000e00:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e08:	b004      	add	sp, #16
 8000e0a:	4770      	bx	lr

08000e0c <__udivmoddi4>:
 8000e0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e10:	9d08      	ldr	r5, [sp, #32]
 8000e12:	4604      	mov	r4, r0
 8000e14:	468e      	mov	lr, r1
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d14d      	bne.n	8000eb6 <__udivmoddi4+0xaa>
 8000e1a:	428a      	cmp	r2, r1
 8000e1c:	4694      	mov	ip, r2
 8000e1e:	d969      	bls.n	8000ef4 <__udivmoddi4+0xe8>
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	b152      	cbz	r2, 8000e3c <__udivmoddi4+0x30>
 8000e26:	fa01 f302 	lsl.w	r3, r1, r2
 8000e2a:	f1c2 0120 	rsb	r1, r2, #32
 8000e2e:	fa20 f101 	lsr.w	r1, r0, r1
 8000e32:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e36:	ea41 0e03 	orr.w	lr, r1, r3
 8000e3a:	4094      	lsls	r4, r2
 8000e3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e40:	0c21      	lsrs	r1, r4, #16
 8000e42:	fbbe f6f8 	udiv	r6, lr, r8
 8000e46:	fa1f f78c 	uxth.w	r7, ip
 8000e4a:	fb08 e316 	mls	r3, r8, r6, lr
 8000e4e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e52:	fb06 f107 	mul.w	r1, r6, r7
 8000e56:	4299      	cmp	r1, r3
 8000e58:	d90a      	bls.n	8000e70 <__udivmoddi4+0x64>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e62:	f080 811f 	bcs.w	80010a4 <__udivmoddi4+0x298>
 8000e66:	4299      	cmp	r1, r3
 8000e68:	f240 811c 	bls.w	80010a4 <__udivmoddi4+0x298>
 8000e6c:	3e02      	subs	r6, #2
 8000e6e:	4463      	add	r3, ip
 8000e70:	1a5b      	subs	r3, r3, r1
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e78:	fb08 3310 	mls	r3, r8, r0, r3
 8000e7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e80:	fb00 f707 	mul.w	r7, r0, r7
 8000e84:	42a7      	cmp	r7, r4
 8000e86:	d90a      	bls.n	8000e9e <__udivmoddi4+0x92>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e90:	f080 810a 	bcs.w	80010a8 <__udivmoddi4+0x29c>
 8000e94:	42a7      	cmp	r7, r4
 8000e96:	f240 8107 	bls.w	80010a8 <__udivmoddi4+0x29c>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ea2:	1be4      	subs	r4, r4, r7
 8000ea4:	2600      	movs	r6, #0
 8000ea6:	b11d      	cbz	r5, 8000eb0 <__udivmoddi4+0xa4>
 8000ea8:	40d4      	lsrs	r4, r2
 8000eaa:	2300      	movs	r3, #0
 8000eac:	e9c5 4300 	strd	r4, r3, [r5]
 8000eb0:	4631      	mov	r1, r6
 8000eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	d909      	bls.n	8000ece <__udivmoddi4+0xc2>
 8000eba:	2d00      	cmp	r5, #0
 8000ebc:	f000 80ef 	beq.w	800109e <__udivmoddi4+0x292>
 8000ec0:	2600      	movs	r6, #0
 8000ec2:	e9c5 0100 	strd	r0, r1, [r5]
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	4631      	mov	r1, r6
 8000eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ece:	fab3 f683 	clz	r6, r3
 8000ed2:	2e00      	cmp	r6, #0
 8000ed4:	d14a      	bne.n	8000f6c <__udivmoddi4+0x160>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	d302      	bcc.n	8000ee0 <__udivmoddi4+0xd4>
 8000eda:	4282      	cmp	r2, r0
 8000edc:	f200 80f9 	bhi.w	80010d2 <__udivmoddi4+0x2c6>
 8000ee0:	1a84      	subs	r4, r0, r2
 8000ee2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ee6:	2001      	movs	r0, #1
 8000ee8:	469e      	mov	lr, r3
 8000eea:	2d00      	cmp	r5, #0
 8000eec:	d0e0      	beq.n	8000eb0 <__udivmoddi4+0xa4>
 8000eee:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ef2:	e7dd      	b.n	8000eb0 <__udivmoddi4+0xa4>
 8000ef4:	b902      	cbnz	r2, 8000ef8 <__udivmoddi4+0xec>
 8000ef6:	deff      	udf	#255	; 0xff
 8000ef8:	fab2 f282 	clz	r2, r2
 8000efc:	2a00      	cmp	r2, #0
 8000efe:	f040 8092 	bne.w	8001026 <__udivmoddi4+0x21a>
 8000f02:	eba1 010c 	sub.w	r1, r1, ip
 8000f06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f0a:	fa1f fe8c 	uxth.w	lr, ip
 8000f0e:	2601      	movs	r6, #1
 8000f10:	0c20      	lsrs	r0, r4, #16
 8000f12:	fbb1 f3f7 	udiv	r3, r1, r7
 8000f16:	fb07 1113 	mls	r1, r7, r3, r1
 8000f1a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f1e:	fb0e f003 	mul.w	r0, lr, r3
 8000f22:	4288      	cmp	r0, r1
 8000f24:	d908      	bls.n	8000f38 <__udivmoddi4+0x12c>
 8000f26:	eb1c 0101 	adds.w	r1, ip, r1
 8000f2a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000f2e:	d202      	bcs.n	8000f36 <__udivmoddi4+0x12a>
 8000f30:	4288      	cmp	r0, r1
 8000f32:	f200 80cb 	bhi.w	80010cc <__udivmoddi4+0x2c0>
 8000f36:	4643      	mov	r3, r8
 8000f38:	1a09      	subs	r1, r1, r0
 8000f3a:	b2a4      	uxth	r4, r4
 8000f3c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f40:	fb07 1110 	mls	r1, r7, r0, r1
 8000f44:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f48:	fb0e fe00 	mul.w	lr, lr, r0
 8000f4c:	45a6      	cmp	lr, r4
 8000f4e:	d908      	bls.n	8000f62 <__udivmoddi4+0x156>
 8000f50:	eb1c 0404 	adds.w	r4, ip, r4
 8000f54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f58:	d202      	bcs.n	8000f60 <__udivmoddi4+0x154>
 8000f5a:	45a6      	cmp	lr, r4
 8000f5c:	f200 80bb 	bhi.w	80010d6 <__udivmoddi4+0x2ca>
 8000f60:	4608      	mov	r0, r1
 8000f62:	eba4 040e 	sub.w	r4, r4, lr
 8000f66:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f6a:	e79c      	b.n	8000ea6 <__udivmoddi4+0x9a>
 8000f6c:	f1c6 0720 	rsb	r7, r6, #32
 8000f70:	40b3      	lsls	r3, r6
 8000f72:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f76:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f7a:	fa20 f407 	lsr.w	r4, r0, r7
 8000f7e:	fa01 f306 	lsl.w	r3, r1, r6
 8000f82:	431c      	orrs	r4, r3
 8000f84:	40f9      	lsrs	r1, r7
 8000f86:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f8a:	fa00 f306 	lsl.w	r3, r0, r6
 8000f8e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f92:	0c20      	lsrs	r0, r4, #16
 8000f94:	fa1f fe8c 	uxth.w	lr, ip
 8000f98:	fb09 1118 	mls	r1, r9, r8, r1
 8000f9c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000fa0:	fb08 f00e 	mul.w	r0, r8, lr
 8000fa4:	4288      	cmp	r0, r1
 8000fa6:	fa02 f206 	lsl.w	r2, r2, r6
 8000faa:	d90b      	bls.n	8000fc4 <__udivmoddi4+0x1b8>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000fb4:	f080 8088 	bcs.w	80010c8 <__udivmoddi4+0x2bc>
 8000fb8:	4288      	cmp	r0, r1
 8000fba:	f240 8085 	bls.w	80010c8 <__udivmoddi4+0x2bc>
 8000fbe:	f1a8 0802 	sub.w	r8, r8, #2
 8000fc2:	4461      	add	r1, ip
 8000fc4:	1a09      	subs	r1, r1, r0
 8000fc6:	b2a4      	uxth	r4, r4
 8000fc8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000fcc:	fb09 1110 	mls	r1, r9, r0, r1
 8000fd0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000fd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000fd8:	458e      	cmp	lr, r1
 8000fda:	d908      	bls.n	8000fee <__udivmoddi4+0x1e2>
 8000fdc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fe0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000fe4:	d26c      	bcs.n	80010c0 <__udivmoddi4+0x2b4>
 8000fe6:	458e      	cmp	lr, r1
 8000fe8:	d96a      	bls.n	80010c0 <__udivmoddi4+0x2b4>
 8000fea:	3802      	subs	r0, #2
 8000fec:	4461      	add	r1, ip
 8000fee:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ff2:	fba0 9402 	umull	r9, r4, r0, r2
 8000ff6:	eba1 010e 	sub.w	r1, r1, lr
 8000ffa:	42a1      	cmp	r1, r4
 8000ffc:	46c8      	mov	r8, r9
 8000ffe:	46a6      	mov	lr, r4
 8001000:	d356      	bcc.n	80010b0 <__udivmoddi4+0x2a4>
 8001002:	d053      	beq.n	80010ac <__udivmoddi4+0x2a0>
 8001004:	b15d      	cbz	r5, 800101e <__udivmoddi4+0x212>
 8001006:	ebb3 0208 	subs.w	r2, r3, r8
 800100a:	eb61 010e 	sbc.w	r1, r1, lr
 800100e:	fa01 f707 	lsl.w	r7, r1, r7
 8001012:	fa22 f306 	lsr.w	r3, r2, r6
 8001016:	40f1      	lsrs	r1, r6
 8001018:	431f      	orrs	r7, r3
 800101a:	e9c5 7100 	strd	r7, r1, [r5]
 800101e:	2600      	movs	r6, #0
 8001020:	4631      	mov	r1, r6
 8001022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001026:	f1c2 0320 	rsb	r3, r2, #32
 800102a:	40d8      	lsrs	r0, r3
 800102c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001030:	fa21 f303 	lsr.w	r3, r1, r3
 8001034:	4091      	lsls	r1, r2
 8001036:	4301      	orrs	r1, r0
 8001038:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800103c:	fa1f fe8c 	uxth.w	lr, ip
 8001040:	fbb3 f0f7 	udiv	r0, r3, r7
 8001044:	fb07 3610 	mls	r6, r7, r0, r3
 8001048:	0c0b      	lsrs	r3, r1, #16
 800104a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800104e:	fb00 f60e 	mul.w	r6, r0, lr
 8001052:	429e      	cmp	r6, r3
 8001054:	fa04 f402 	lsl.w	r4, r4, r2
 8001058:	d908      	bls.n	800106c <__udivmoddi4+0x260>
 800105a:	eb1c 0303 	adds.w	r3, ip, r3
 800105e:	f100 38ff 	add.w	r8, r0, #4294967295
 8001062:	d22f      	bcs.n	80010c4 <__udivmoddi4+0x2b8>
 8001064:	429e      	cmp	r6, r3
 8001066:	d92d      	bls.n	80010c4 <__udivmoddi4+0x2b8>
 8001068:	3802      	subs	r0, #2
 800106a:	4463      	add	r3, ip
 800106c:	1b9b      	subs	r3, r3, r6
 800106e:	b289      	uxth	r1, r1
 8001070:	fbb3 f6f7 	udiv	r6, r3, r7
 8001074:	fb07 3316 	mls	r3, r7, r6, r3
 8001078:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800107c:	fb06 f30e 	mul.w	r3, r6, lr
 8001080:	428b      	cmp	r3, r1
 8001082:	d908      	bls.n	8001096 <__udivmoddi4+0x28a>
 8001084:	eb1c 0101 	adds.w	r1, ip, r1
 8001088:	f106 38ff 	add.w	r8, r6, #4294967295
 800108c:	d216      	bcs.n	80010bc <__udivmoddi4+0x2b0>
 800108e:	428b      	cmp	r3, r1
 8001090:	d914      	bls.n	80010bc <__udivmoddi4+0x2b0>
 8001092:	3e02      	subs	r6, #2
 8001094:	4461      	add	r1, ip
 8001096:	1ac9      	subs	r1, r1, r3
 8001098:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 800109c:	e738      	b.n	8000f10 <__udivmoddi4+0x104>
 800109e:	462e      	mov	r6, r5
 80010a0:	4628      	mov	r0, r5
 80010a2:	e705      	b.n	8000eb0 <__udivmoddi4+0xa4>
 80010a4:	4606      	mov	r6, r0
 80010a6:	e6e3      	b.n	8000e70 <__udivmoddi4+0x64>
 80010a8:	4618      	mov	r0, r3
 80010aa:	e6f8      	b.n	8000e9e <__udivmoddi4+0x92>
 80010ac:	454b      	cmp	r3, r9
 80010ae:	d2a9      	bcs.n	8001004 <__udivmoddi4+0x1f8>
 80010b0:	ebb9 0802 	subs.w	r8, r9, r2
 80010b4:	eb64 0e0c 	sbc.w	lr, r4, ip
 80010b8:	3801      	subs	r0, #1
 80010ba:	e7a3      	b.n	8001004 <__udivmoddi4+0x1f8>
 80010bc:	4646      	mov	r6, r8
 80010be:	e7ea      	b.n	8001096 <__udivmoddi4+0x28a>
 80010c0:	4620      	mov	r0, r4
 80010c2:	e794      	b.n	8000fee <__udivmoddi4+0x1e2>
 80010c4:	4640      	mov	r0, r8
 80010c6:	e7d1      	b.n	800106c <__udivmoddi4+0x260>
 80010c8:	46d0      	mov	r8, sl
 80010ca:	e77b      	b.n	8000fc4 <__udivmoddi4+0x1b8>
 80010cc:	3b02      	subs	r3, #2
 80010ce:	4461      	add	r1, ip
 80010d0:	e732      	b.n	8000f38 <__udivmoddi4+0x12c>
 80010d2:	4630      	mov	r0, r6
 80010d4:	e709      	b.n	8000eea <__udivmoddi4+0xde>
 80010d6:	4464      	add	r4, ip
 80010d8:	3802      	subs	r0, #2
 80010da:	e742      	b.n	8000f62 <__udivmoddi4+0x156>

080010dc <__aeabi_idiv0>:
 80010dc:	4770      	bx	lr
 80010de:	bf00      	nop

080010e0 <arm_cfft_init_f32>:
}
#else
arm_status arm_cfft_init_f32(
  arm_cfft_instance_f32 * S,
  uint16_t fftLen)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b085      	sub	sp, #20
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	460b      	mov	r3, r1
 80010ea:	807b      	strh	r3, [r7, #2]
        /*  Initialise the default arm status */
        arm_status status = ARM_MATH_SUCCESS;
 80010ec:	2300      	movs	r3, #0
 80010ee:	73fb      	strb	r3, [r7, #15]

        /*  Initialise the FFT length */
        S->fftLen = fftLen;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	887a      	ldrh	r2, [r7, #2]
 80010f4:	801a      	strh	r2, [r3, #0]

        /*  Initialise the Twiddle coefficient pointer */
        S->pTwiddle = NULL;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2200      	movs	r2, #0
 80010fa:	605a      	str	r2, [r3, #4]


        /*  Initializations of Instance structure depending on the FFT length */
        switch (S->fftLen) {
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	881b      	ldrh	r3, [r3, #0]
 8001100:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001104:	d02c      	beq.n	8001160 <arm_cfft_init_f32+0x80>
 8001106:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800110a:	f300 809e 	bgt.w	800124a <arm_cfft_init_f32+0x16a>
 800110e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001112:	d032      	beq.n	800117a <arm_cfft_init_f32+0x9a>
 8001114:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001118:	f300 8097 	bgt.w	800124a <arm_cfft_init_f32+0x16a>
 800111c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001120:	d038      	beq.n	8001194 <arm_cfft_init_f32+0xb4>
 8001122:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001126:	f300 8090 	bgt.w	800124a <arm_cfft_init_f32+0x16a>
 800112a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800112e:	d03e      	beq.n	80011ae <arm_cfft_init_f32+0xce>
 8001130:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001134:	f300 8089 	bgt.w	800124a <arm_cfft_init_f32+0x16a>
 8001138:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800113c:	d044      	beq.n	80011c8 <arm_cfft_init_f32+0xe8>
 800113e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001142:	f300 8082 	bgt.w	800124a <arm_cfft_init_f32+0x16a>
 8001146:	2b80      	cmp	r3, #128	; 0x80
 8001148:	d04b      	beq.n	80011e2 <arm_cfft_init_f32+0x102>
 800114a:	2b80      	cmp	r3, #128	; 0x80
 800114c:	dc7d      	bgt.n	800124a <arm_cfft_init_f32+0x16a>
 800114e:	2b40      	cmp	r3, #64	; 0x40
 8001150:	d054      	beq.n	80011fc <arm_cfft_init_f32+0x11c>
 8001152:	2b40      	cmp	r3, #64	; 0x40
 8001154:	dc79      	bgt.n	800124a <arm_cfft_init_f32+0x16a>
 8001156:	2b10      	cmp	r3, #16
 8001158:	d06a      	beq.n	8001230 <arm_cfft_init_f32+0x150>
 800115a:	2b20      	cmp	r3, #32
 800115c:	d05b      	beq.n	8001216 <arm_cfft_init_f32+0x136>
 800115e:	e074      	b.n	800124a <arm_cfft_init_f32+0x16a>
#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_4096) && defined(ARM_TABLE_BITREVIDX_FLT_4096))
            /*  Initializations of structure parameters for 4096 point FFT */
        case 4096U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,4096);
 8001160:	4b3f      	ldr	r3, [pc, #252]	; (8001260 <arm_cfft_init_f32+0x180>)
 8001162:	899a      	ldrh	r2, [r3, #12]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	819a      	strh	r2, [r3, #12]
 8001168:	4b3d      	ldr	r3, [pc, #244]	; (8001260 <arm_cfft_init_f32+0x180>)
 800116a:	689a      	ldr	r2, [r3, #8]
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	609a      	str	r2, [r3, #8]
 8001170:	4b3b      	ldr	r3, [pc, #236]	; (8001260 <arm_cfft_init_f32+0x180>)
 8001172:	685a      	ldr	r2, [r3, #4]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	605a      	str	r2, [r3, #4]
            break;
 8001178:	e06a      	b.n	8001250 <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_2048) && defined(ARM_TABLE_BITREVIDX_FLT_2048))
            /*  Initializations of structure parameters for 2048 point FFT */
        case 2048U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,2048);
 800117a:	4b3a      	ldr	r3, [pc, #232]	; (8001264 <arm_cfft_init_f32+0x184>)
 800117c:	899a      	ldrh	r2, [r3, #12]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	819a      	strh	r2, [r3, #12]
 8001182:	4b38      	ldr	r3, [pc, #224]	; (8001264 <arm_cfft_init_f32+0x184>)
 8001184:	689a      	ldr	r2, [r3, #8]
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	609a      	str	r2, [r3, #8]
 800118a:	4b36      	ldr	r3, [pc, #216]	; (8001264 <arm_cfft_init_f32+0x184>)
 800118c:	685a      	ldr	r2, [r3, #4]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	605a      	str	r2, [r3, #4]

            break;
 8001192:	e05d      	b.n	8001250 <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_1024) && defined(ARM_TABLE_BITREVIDX_FLT_1024))
            /*  Initializations of structure parameters for 1024 point FFT */
        case 1024U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,1024);
 8001194:	4b34      	ldr	r3, [pc, #208]	; (8001268 <arm_cfft_init_f32+0x188>)
 8001196:	899a      	ldrh	r2, [r3, #12]
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	819a      	strh	r2, [r3, #12]
 800119c:	4b32      	ldr	r3, [pc, #200]	; (8001268 <arm_cfft_init_f32+0x188>)
 800119e:	689a      	ldr	r2, [r3, #8]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	4b30      	ldr	r3, [pc, #192]	; (8001268 <arm_cfft_init_f32+0x188>)
 80011a6:	685a      	ldr	r2, [r3, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	605a      	str	r2, [r3, #4]

            break;
 80011ac:	e050      	b.n	8001250 <arm_cfft_init_f32+0x170>

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_512) && defined(ARM_TABLE_BITREVIDX_FLT_512))
            /*  Initializations of structure parameters for 512 point FFT */
        case 512U:
            /*  Initialise the bit reversal table modifier */
            FFTINIT(f32,512);
 80011ae:	4b2f      	ldr	r3, [pc, #188]	; (800126c <arm_cfft_init_f32+0x18c>)
 80011b0:	899a      	ldrh	r2, [r3, #12]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	819a      	strh	r2, [r3, #12]
 80011b6:	4b2d      	ldr	r3, [pc, #180]	; (800126c <arm_cfft_init_f32+0x18c>)
 80011b8:	689a      	ldr	r2, [r3, #8]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	609a      	str	r2, [r3, #8]
 80011be:	4b2b      	ldr	r3, [pc, #172]	; (800126c <arm_cfft_init_f32+0x18c>)
 80011c0:	685a      	ldr	r2, [r3, #4]
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	605a      	str	r2, [r3, #4]
            break;
 80011c6:	e043      	b.n	8001250 <arm_cfft_init_f32+0x170>
#endif

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_256) && defined(ARM_TABLE_BITREVIDX_FLT_256))
        case 256U:
            FFTINIT(f32,256);
 80011c8:	4b29      	ldr	r3, [pc, #164]	; (8001270 <arm_cfft_init_f32+0x190>)
 80011ca:	899a      	ldrh	r2, [r3, #12]
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	819a      	strh	r2, [r3, #12]
 80011d0:	4b27      	ldr	r3, [pc, #156]	; (8001270 <arm_cfft_init_f32+0x190>)
 80011d2:	689a      	ldr	r2, [r3, #8]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	609a      	str	r2, [r3, #8]
 80011d8:	4b25      	ldr	r3, [pc, #148]	; (8001270 <arm_cfft_init_f32+0x190>)
 80011da:	685a      	ldr	r2, [r3, #4]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	605a      	str	r2, [r3, #4]
            break;
 80011e0:	e036      	b.n	8001250 <arm_cfft_init_f32+0x170>
#endif

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_128) && defined(ARM_TABLE_BITREVIDX_FLT_128))
        case 128U:
            FFTINIT(f32,128);
 80011e2:	4b24      	ldr	r3, [pc, #144]	; (8001274 <arm_cfft_init_f32+0x194>)
 80011e4:	899a      	ldrh	r2, [r3, #12]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	819a      	strh	r2, [r3, #12]
 80011ea:	4b22      	ldr	r3, [pc, #136]	; (8001274 <arm_cfft_init_f32+0x194>)
 80011ec:	689a      	ldr	r2, [r3, #8]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	609a      	str	r2, [r3, #8]
 80011f2:	4b20      	ldr	r3, [pc, #128]	; (8001274 <arm_cfft_init_f32+0x194>)
 80011f4:	685a      	ldr	r2, [r3, #4]
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	605a      	str	r2, [r3, #4]
            break;
 80011fa:	e029      	b.n	8001250 <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_64) && defined(ARM_TABLE_BITREVIDX_FLT_64))
        case 64U:
            FFTINIT(f32,64);
 80011fc:	4b1e      	ldr	r3, [pc, #120]	; (8001278 <arm_cfft_init_f32+0x198>)
 80011fe:	899a      	ldrh	r2, [r3, #12]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	819a      	strh	r2, [r3, #12]
 8001204:	4b1c      	ldr	r3, [pc, #112]	; (8001278 <arm_cfft_init_f32+0x198>)
 8001206:	689a      	ldr	r2, [r3, #8]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	609a      	str	r2, [r3, #8]
 800120c:	4b1a      	ldr	r3, [pc, #104]	; (8001278 <arm_cfft_init_f32+0x198>)
 800120e:	685a      	ldr	r2, [r3, #4]
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	605a      	str	r2, [r3, #4]
            break;
 8001214:	e01c      	b.n	8001250 <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_32) && defined(ARM_TABLE_BITREVIDX_FLT_32))
        case 32U:
            FFTINIT(f32,32);
 8001216:	4b19      	ldr	r3, [pc, #100]	; (800127c <arm_cfft_init_f32+0x19c>)
 8001218:	899a      	ldrh	r2, [r3, #12]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	819a      	strh	r2, [r3, #12]
 800121e:	4b17      	ldr	r3, [pc, #92]	; (800127c <arm_cfft_init_f32+0x19c>)
 8001220:	689a      	ldr	r2, [r3, #8]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	609a      	str	r2, [r3, #8]
 8001226:	4b15      	ldr	r3, [pc, #84]	; (800127c <arm_cfft_init_f32+0x19c>)
 8001228:	685a      	ldr	r2, [r3, #4]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	605a      	str	r2, [r3, #4]
            break;
 800122e:	e00f      	b.n	8001250 <arm_cfft_init_f32+0x170>
#endif 

#if !defined(ARM_DSP_CONFIG_TABLES) || defined(ARM_ALL_FFT_TABLES) || (defined(ARM_TABLE_TWIDDLECOEF_F32_16) && defined(ARM_TABLE_BITREVIDX_FLT_16))
        case 16U:
            /*  Initializations of structure parameters for 16 point FFT */
            FFTINIT(f32,16);
 8001230:	4b13      	ldr	r3, [pc, #76]	; (8001280 <arm_cfft_init_f32+0x1a0>)
 8001232:	899a      	ldrh	r2, [r3, #12]
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	819a      	strh	r2, [r3, #12]
 8001238:	4b11      	ldr	r3, [pc, #68]	; (8001280 <arm_cfft_init_f32+0x1a0>)
 800123a:	689a      	ldr	r2, [r3, #8]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	609a      	str	r2, [r3, #8]
 8001240:	4b0f      	ldr	r3, [pc, #60]	; (8001280 <arm_cfft_init_f32+0x1a0>)
 8001242:	685a      	ldr	r2, [r3, #4]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	605a      	str	r2, [r3, #4]
            break;
 8001248:	e002      	b.n	8001250 <arm_cfft_init_f32+0x170>
#endif

        default:
            /*  Reporting argument error if fftSize is not valid value */
            status = ARM_MATH_ARGUMENT_ERROR;
 800124a:	23ff      	movs	r3, #255	; 0xff
 800124c:	73fb      	strb	r3, [r7, #15]
            break;
 800124e:	bf00      	nop
        }


        return (status);
 8001250:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001254:	4618      	mov	r0, r3
 8001256:	3714      	adds	r7, #20
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr
 8001260:	08010b30 	.word	0x08010b30
 8001264:	08010b60 	.word	0x08010b60
 8001268:	08010b00 	.word	0x08010b00
 800126c:	08010b40 	.word	0x08010b40
 8001270:	08010b70 	.word	0x08010b70
 8001274:	08010b20 	.word	0x08010b20
 8001278:	08010b10 	.word	0x08010b10
 800127c:	08010b80 	.word	0x08010b80
 8001280:	08010b50 	.word	0x08010b50

08001284 <main>:
 * @brief  Main function
 * @return not used because main ends in an infinite loop
 *
 * Initialization and infinite while loop
 *****************************************************************************/
int main(void) {
 8001284:	b5b0      	push	{r4, r5, r7, lr}
 8001286:	b088      	sub	sp, #32
 8001288:	af00      	add	r7, sp, #0
	HAL_Init();							// Initialize the system
 800128a:	f003 fb15 	bl	80048b8 <HAL_Init>

	SystemClock_Config();				// Configure system clocks
 800128e:	f000 f8f3 	bl	8001478 <SystemClock_Config>

#ifdef FLIPPED_LCD
	BSP_LCD_Init_Flipped();				// Initialize the LCD for flipped orientation
 8001292:	f002 fa67 	bl	8003764 <BSP_LCD_Init_Flipped>
#else
	BSP_LCD_Init();						// Initialize the LCD display
#endif
	BSP_LCD_LayerDefaultInit(LCD_FOREGROUND_LAYER, LCD_FRAME_BUFFER);
 8001296:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 800129a:	2001      	movs	r0, #1
 800129c:	f002 faf0 	bl	8003880 <BSP_LCD_LayerDefaultInit>
	BSP_LCD_SelectLayer(LCD_FOREGROUND_LAYER);
 80012a0:	2001      	movs	r0, #1
 80012a2:	f002 fb51 	bl	8003948 <BSP_LCD_SelectLayer>
	BSP_LCD_DisplayOn();
 80012a6:	f002 fe1b 	bl	8003ee0 <BSP_LCD_DisplayOn>
	BSP_LCD_Clear(LCD_COLOR_WHITE);
 80012aa:	f04f 30ff 	mov.w	r0, #4294967295
 80012ae:	f002 fba7 	bl	8003a00 <BSP_LCD_Clear>

	BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());	// Touchscreen
 80012b2:	f002 facd 	bl	8003850 <BSP_LCD_GetXSize>
 80012b6:	4603      	mov	r3, r0
 80012b8:	b29c      	uxth	r4, r3
 80012ba:	f002 fad5 	bl	8003868 <BSP_LCD_GetYSize>
 80012be:	4603      	mov	r3, r0
 80012c0:	b29b      	uxth	r3, r3
 80012c2:	4619      	mov	r1, r3
 80012c4:	4620      	mov	r0, r4
 80012c6:	f003 f9f3 	bl	80046b0 <BSP_TS_Init>
	/* Uncomment next line to enable touchscreen interrupt */
	// BSP_TS_ITConfig();					// Enable Touchscreen interrupt

	PB_init();							// Initialize the user pushbutton
 80012ca:	f000 ffd1 	bl	8002270 <PB_init>
	PB_enableIRQ();						// Enable interrupt on user pushbutton
 80012ce:	f000 ffef 	bl	80022b0 <PB_enableIRQ>

	BSP_LED_Init(LED3);					// Toggles in while loop
 80012d2:	2000      	movs	r0, #0
 80012d4:	f001 fe2e 	bl	8002f34 <BSP_LED_Init>
	BSP_LED_Init(LED4);					// Is toggled by user button
 80012d8:	2001      	movs	r0, #1
 80012da:	f001 fe2b 	bl	8002f34 <BSP_LED_Init>

	MENU_draw();						// Draw the menu
 80012de:	f000 fe37 	bl	8001f50 <MENU_draw>
	MENU_hint();						// Show hint at startup
 80012e2:	f000 febf 	bl	8002064 <MENU_hint>

	gyro_disable();						// Disable gyro, use those analog inputs
 80012e6:	f000 f945 	bl	8001574 <gyro_disable>

	MEAS_GPIO_analog_init();			// Configure GPIOs in analog mode
 80012ea:	f000 fa1f 	bl	800172c <MEAS_GPIO_analog_init>
	MEAS_timer_init();					// Configure the timer
 80012ee:	f000 fadd 	bl	80018ac <MEAS_timer_init>

    // Timer configuration
    int timer_duration = 20; // in seconds
 80012f2:	2314      	movs	r3, #20
 80012f4:	61fb      	str	r3, [r7, #28]
    time_t start_time = time(NULL);
 80012f6:	2000      	movs	r0, #0
 80012f8:	f009 fb46 	bl	800a988 <time>
 80012fc:	e9c7 0104 	strd	r0, r1, [r7, #16]
    time_t current_time = start_time;
 8001300:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001304:	e9c7 2300 	strd	r2, r3, [r7]
    char* time_string = ctime(&current_time);
 8001308:	463b      	mov	r3, r7
 800130a:	4618      	mov	r0, r3
 800130c:	f008 fc38 	bl	8009b80 <ctime>
 8001310:	60f8      	str	r0, [r7, #12]

	/* Infinite while loop */
	while (difftime(current_time, start_time) < timer_duration) {							// Infinitely loop in main function
 8001312:	e083      	b.n	800141c <main+0x198>
		BSP_LED_Toggle(LED3);			// Visual feedback when running
 8001314:	2000      	movs	r0, #0
 8001316:	f001 fe95 	bl	8003044 <BSP_LED_Toggle>

		if (MEAS_data_ready) {			// Show data if new data available
 800131a:	4b4f      	ldr	r3, [pc, #316]	; (8001458 <main+0x1d4>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d02b      	beq.n	800137a <main+0xf6>
			MEAS_data_ready = false;
 8001322:	4b4d      	ldr	r3, [pc, #308]	; (8001458 <main+0x1d4>)
 8001324:	2200      	movs	r2, #0
 8001326:	701a      	strb	r2, [r3, #0]

			complex_fft(cfft_inout);
 8001328:	484c      	ldr	r0, [pc, #304]	; (800145c <main+0x1d8>)
 800132a:	f001 f81f 	bl	800236c <complex_fft>

			// Output stored in array testOutput
			get_magnitude();
 800132e:	f001 f833 	bl	8002398 <get_magnitude>

			max_index_pass = get_max_index(testOutput);
 8001332:	484b      	ldr	r0, [pc, #300]	; (8001460 <main+0x1dc>)
 8001334:	f001 f860 	bl	80023f8 <get_max_index>
 8001338:	4603      	mov	r3, r0
 800133a:	4a4a      	ldr	r2, [pc, #296]	; (8001464 <main+0x1e0>)
 800133c:	6013      	str	r3, [r2, #0]

		    dopplerFrequency = get_doppler_frequency(max_index_pass);
 800133e:	4b49      	ldr	r3, [pc, #292]	; (8001464 <main+0x1e0>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4618      	mov	r0, r3
 8001344:	f001 f86c 	bl	8002420 <get_doppler_frequency>
 8001348:	eef0 7a40 	vmov.f32	s15, s0
 800134c:	4b46      	ldr	r3, [pc, #280]	; (8001468 <main+0x1e4>)
 800134e:	edc3 7a00 	vstr	s15, [r3]

		    velocity = calculate_speed(dopplerFrequency);
 8001352:	4b45      	ldr	r3, [pc, #276]	; (8001468 <main+0x1e4>)
 8001354:	edd3 7a00 	vldr	s15, [r3]
 8001358:	eeb0 0a67 	vmov.f32	s0, s15
 800135c:	f001 f8b8 	bl	80024d0 <calculate_speed>
 8001360:	eef0 7a40 	vmov.f32	s15, s0
 8001364:	4b41      	ldr	r3, [pc, #260]	; (800146c <main+0x1e8>)
 8001366:	edc3 7a00 	vstr	s15, [r3]

		    MEAS_show_data();
 800136a:	f000 fc87 	bl	8001c7c <MEAS_show_data>

		    // start measurement again
			ADC1_IN13_ADC2_IN11_dual_init(); // ADC initialize
 800136e:	f000 fad3 	bl	8001918 <ADC1_IN13_ADC2_IN11_dual_init>
			ADC1_IN13_ADC2_IN11_dual_start(); // start sampling
 8001372:	f000 fb7b 	bl	8001a6c <ADC1_IN13_ADC2_IN11_dual_start>
			DMA2_Stream4_IRQHandler(); // write samples in ADC_samples
 8001376:	f000 fbeb 	bl	8001b50 <DMA2_Stream4_IRQHandler>

		}

		if (PB_pressed()) {				// Check if user pushbutton was pressed
 800137a:	f000 ffcb 	bl	8002314 <PB_pressed>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d01d      	beq.n	80013c0 <main+0x13c>
			DAC_active = !DAC_active;	// Toggle DAC on/off
 8001384:	4b3a      	ldr	r3, [pc, #232]	; (8001470 <main+0x1ec>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	2b00      	cmp	r3, #0
 800138a:	bf14      	ite	ne
 800138c:	2301      	movne	r3, #1
 800138e:	2300      	moveq	r3, #0
 8001390:	b2db      	uxtb	r3, r3
 8001392:	f083 0301 	eor.w	r3, r3, #1
 8001396:	b2db      	uxtb	r3, r3
 8001398:	f003 0301 	and.w	r3, r3, #1
 800139c:	b2da      	uxtb	r2, r3
 800139e:	4b34      	ldr	r3, [pc, #208]	; (8001470 <main+0x1ec>)
 80013a0:	701a      	strb	r2, [r3, #0]
			if (DAC_active) {
 80013a2:	4b33      	ldr	r3, [pc, #204]	; (8001470 <main+0x1ec>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d005      	beq.n	80013b6 <main+0x132>
				DAC_init();
 80013aa:	f000 fa23 	bl	80017f4 <DAC_init>
				BSP_LED_On(LED4);
 80013ae:	2001      	movs	r0, #1
 80013b0:	f001 fe14 	bl	8002fdc <BSP_LED_On>
 80013b4:	e004      	b.n	80013c0 <main+0x13c>
			} else {
				DAC_reset();
 80013b6:	f000 fa07 	bl	80017c8 <DAC_reset>
				BSP_LED_Off(LED4);
 80013ba:	2001      	movs	r0, #1
 80013bc:	f001 fe28 	bl	8003010 <BSP_LED_Off>
			}
		}

		/* Comment next line if touchscreen interrupt is enabled */
		MENU_check_transition();
 80013c0:	f000 fe90 	bl	80020e4 <MENU_check_transition>

		switch (MENU_get_transition()) {	// Handle user menu choice
 80013c4:	f000 fe7c 	bl	80020c0 <MENU_get_transition>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b06      	cmp	r3, #6
 80013cc:	d817      	bhi.n	80013fe <main+0x17a>
 80013ce:	a201      	add	r2, pc, #4	; (adr r2, 80013d4 <main+0x150>)
 80013d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013d4:	080013f1 	.word	0x080013f1
 80013d8:	080013ff 	.word	0x080013ff
 80013dc:	080013ff 	.word	0x080013ff
 80013e0:	080013ff 	.word	0x080013ff
 80013e4:	080013ff 	.word	0x080013ff
 80013e8:	080013ff 	.word	0x080013ff
 80013ec:	080013ff 	.word	0x080013ff
		case MENU_NONE:					// No transition => do nothing
			break;
		case MENU_ZERO:
			ADC1_IN13_ADC2_IN11_dual_init(); // ADC initialize
 80013f0:	f000 fa92 	bl	8001918 <ADC1_IN13_ADC2_IN11_dual_init>
			ADC1_IN13_ADC2_IN11_dual_start(); // star sampling
 80013f4:	f000 fb3a 	bl	8001a6c <ADC1_IN13_ADC2_IN11_dual_start>
			DMA2_Stream4_IRQHandler(); // write samples in ADC_samples
 80013f8:	f000 fbaa 	bl	8001b50 <DMA2_Stream4_IRQHandler>
			break;
 80013fc:	e000      	b.n	8001400 <main+0x17c>
		case MENU_FOUR:
			break;
		case MENU_FIVE:
			break;
		default:						// Should never occur
			break;
 80013fe:	bf00      	nop
		}

		HAL_Delay(200);					// Wait or sleep
 8001400:	20c8      	movs	r0, #200	; 0xc8
 8001402:	f003 fad3 	bl	80049ac <HAL_Delay>

		// Update the current time
	    printf("The current time is %s", time_string);
 8001406:	68f9      	ldr	r1, [r7, #12]
 8001408:	481a      	ldr	r0, [pc, #104]	; (8001474 <main+0x1f0>)
 800140a:	f009 fa61 	bl	800a8d0 <iprintf>
		current_time = time(NULL);
 800140e:	2000      	movs	r0, #0
 8001410:	f009 faba 	bl	800a988 <time>
 8001414:	4602      	mov	r2, r0
 8001416:	460b      	mov	r3, r1
 8001418:	e9c7 2300 	strd	r2, r3, [r7]
	while (difftime(current_time, start_time) < timer_duration) {							// Infinitely loop in main function
 800141c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001420:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001424:	f008 fbb3 	bl	8009b8e <difftime>
 8001428:	ec55 4b10 	vmov	r4, r5, d0
 800142c:	69f8      	ldr	r0, [r7, #28]
 800142e:	f7ff f8f3 	bl	8000618 <__aeabi_i2d>
 8001432:	4602      	mov	r2, r0
 8001434:	460b      	mov	r3, r1
 8001436:	4620      	mov	r0, r4
 8001438:	4629      	mov	r1, r5
 800143a:	f7ff fbc9 	bl	8000bd0 <__aeabi_dcmplt>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	f47f af67 	bne.w	8001314 <main+0x90>
	}
	BSP_LED_Toggle(LED4);			// Visual feedback when running
 8001446:	2001      	movs	r0, #1
 8001448:	f001 fdfc 	bl	8003044 <BSP_LED_Toggle>
 800144c:	2300      	movs	r3, #0
}
 800144e:	4618      	mov	r0, r3
 8001450:	3720      	adds	r7, #32
 8001452:	46bd      	mov	sp, r7
 8001454:	bdb0      	pop	{r4, r5, r7, pc}
 8001456:	bf00      	nop
 8001458:	20000424 	.word	0x20000424
 800145c:	20000630 	.word	0x20000630
 8001460:	20000320 	.word	0x20000320
 8001464:	20000420 	.word	0x20000420
 8001468:	2000083c 	.word	0x2000083c
 800146c:	2000031c 	.word	0x2000031c
 8001470:	20000425 	.word	0x20000425
 8001474:	0800df18 	.word	0x0800df18

08001478 <SystemClock_Config>:

/** ***************************************************************************
 * @brief System Clock Configuration
 *
 *****************************************************************************/
static void SystemClock_Config(void){
 8001478:	b580      	push	{r7, lr}
 800147a:	b0a0      	sub	sp, #128	; 0x80
 800147c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800147e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001482:	2230      	movs	r2, #48	; 0x30
 8001484:	2100      	movs	r1, #0
 8001486:	4618      	mov	r0, r3
 8001488:	f008 fcd0 	bl	8009e2c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800148c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
 800149a:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800149c:	f107 030c 	add.w	r3, r7, #12
 80014a0:	2230      	movs	r2, #48	; 0x30
 80014a2:	2100      	movs	r1, #0
 80014a4:	4618      	mov	r0, r3
 80014a6:	f008 fcc1 	bl	8009e2c <memset>
	/* Configure the main internal regulator output voltage */
	__HAL_RCC_PWR_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	60bb      	str	r3, [r7, #8]
 80014ae:	4b2e      	ldr	r3, [pc, #184]	; (8001568 <SystemClock_Config+0xf0>)
 80014b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014b2:	4a2d      	ldr	r2, [pc, #180]	; (8001568 <SystemClock_Config+0xf0>)
 80014b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014b8:	6413      	str	r3, [r2, #64]	; 0x40
 80014ba:	4b2b      	ldr	r3, [pc, #172]	; (8001568 <SystemClock_Config+0xf0>)
 80014bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014c2:	60bb      	str	r3, [r7, #8]
 80014c4:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014c6:	2300      	movs	r3, #0
 80014c8:	607b      	str	r3, [r7, #4]
 80014ca:	4b28      	ldr	r3, [pc, #160]	; (800156c <SystemClock_Config+0xf4>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a27      	ldr	r2, [pc, #156]	; (800156c <SystemClock_Config+0xf4>)
 80014d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80014d4:	6013      	str	r3, [r2, #0]
 80014d6:	4b25      	ldr	r3, [pc, #148]	; (800156c <SystemClock_Config+0xf4>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014de:	607b      	str	r3, [r7, #4]
 80014e0:	687b      	ldr	r3, [r7, #4]
	/* Initialize High Speed External Oscillator and PLL circuits */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80014e2:	2301      	movs	r3, #1
 80014e4:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80014e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014ea:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014ec:	2302      	movs	r3, #2
 80014ee:	66bb      	str	r3, [r7, #104]	; 0x68
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80014f0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014f4:	66fb      	str	r3, [r7, #108]	; 0x6c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80014f6:	2308      	movs	r3, #8
 80014f8:	673b      	str	r3, [r7, #112]	; 0x70
	RCC_OscInitStruct.PLL.PLLN = 336;
 80014fa:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80014fe:	677b      	str	r3, [r7, #116]	; 0x74
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001500:	2302      	movs	r3, #2
 8001502:	67bb      	str	r3, [r7, #120]	; 0x78
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001504:	2307      	movs	r3, #7
 8001506:	67fb      	str	r3, [r7, #124]	; 0x7c
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001508:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800150c:	4618      	mov	r0, r3
 800150e:	f005 fc9f 	bl	8006e50 <HAL_RCC_OscConfig>
	/* Initialize gates and clock dividers for CPU, AHB and APB busses */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001512:	230f      	movs	r3, #15
 8001514:	63fb      	str	r3, [r7, #60]	; 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001516:	2302      	movs	r3, #2
 8001518:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800151a:	2300      	movs	r3, #0
 800151c:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800151e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001522:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001524:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001528:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 800152a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800152e:	2105      	movs	r1, #5
 8001530:	4618      	mov	r0, r3
 8001532:	f005 fefb 	bl	800732c <HAL_RCC_ClockConfig>
	/* Initialize PLL and clock divider for the LCD */
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001536:	2308      	movs	r3, #8
 8001538:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800153a:	23c0      	movs	r3, #192	; 0xc0
 800153c:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 800153e:	2304      	movs	r3, #4
 8001540:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8001542:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001546:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8001548:	f107 030c 	add.w	r3, r7, #12
 800154c:	4618      	mov	r0, r3
 800154e:	f006 f8f9 	bl	8007744 <HAL_RCCEx_PeriphCLKConfig>
	/* Set clock prescaler for ADCs */
	ADC->CCR |= ADC_CCR_ADCPRE_0;
 8001552:	4b07      	ldr	r3, [pc, #28]	; (8001570 <SystemClock_Config+0xf8>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	4a06      	ldr	r2, [pc, #24]	; (8001570 <SystemClock_Config+0xf8>)
 8001558:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800155c:	6053      	str	r3, [r2, #4]
}
 800155e:	bf00      	nop
 8001560:	3780      	adds	r7, #128	; 0x80
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	40023800 	.word	0x40023800
 800156c:	40007000 	.word	0x40007000
 8001570:	40012300 	.word	0x40012300

08001574 <gyro_disable>:
 * @n PF8 is also reconfigured.
 * @n An other solution would be to remove the GYRO
 * from the microcontroller board by unsoldering it.
 *****************************************************************************/
static void gyro_disable(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOC_CLK_ENABLE();		// Enable Clock for GPIO port C
 800157a:	2300      	movs	r3, #0
 800157c:	607b      	str	r3, [r7, #4]
 800157e:	4b2a      	ldr	r3, [pc, #168]	; (8001628 <gyro_disable+0xb4>)
 8001580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001582:	4a29      	ldr	r2, [pc, #164]	; (8001628 <gyro_disable+0xb4>)
 8001584:	f043 0304 	orr.w	r3, r3, #4
 8001588:	6313      	str	r3, [r2, #48]	; 0x30
 800158a:	4b27      	ldr	r3, [pc, #156]	; (8001628 <gyro_disable+0xb4>)
 800158c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158e:	f003 0304 	and.w	r3, r3, #4
 8001592:	607b      	str	r3, [r7, #4]
 8001594:	687b      	ldr	r3, [r7, #4]
	/* Disable PC1 and PF8 first */
	GPIOC->MODER &= ~GPIO_MODER_MODER1_Msk;	// Reset mode for PC1
 8001596:	4b25      	ldr	r3, [pc, #148]	; (800162c <gyro_disable+0xb8>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4a24      	ldr	r2, [pc, #144]	; (800162c <gyro_disable+0xb8>)
 800159c:	f023 030c 	bic.w	r3, r3, #12
 80015a0:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |= 1UL << GPIO_MODER_MODER1_Pos;	// Set PC1 as output
 80015a2:	4b22      	ldr	r3, [pc, #136]	; (800162c <gyro_disable+0xb8>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4a21      	ldr	r2, [pc, #132]	; (800162c <gyro_disable+0xb8>)
 80015a8:	f043 0304 	orr.w	r3, r3, #4
 80015ac:	6013      	str	r3, [r2, #0]
	GPIOC->BSRR |= GPIO_BSRR_BR1;		// Set GYRO (CS) to 0 for a short time
 80015ae:	4b1f      	ldr	r3, [pc, #124]	; (800162c <gyro_disable+0xb8>)
 80015b0:	699b      	ldr	r3, [r3, #24]
 80015b2:	4a1e      	ldr	r2, [pc, #120]	; (800162c <gyro_disable+0xb8>)
 80015b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015b8:	6193      	str	r3, [r2, #24]
	HAL_Delay(10);						// Wait some time
 80015ba:	200a      	movs	r0, #10
 80015bc:	f003 f9f6 	bl	80049ac <HAL_Delay>
	GPIOC->MODER |= 3UL << GPIO_MODER_MODER1_Pos;	// Analog PC1 = ADC123_IN11
 80015c0:	4b1a      	ldr	r3, [pc, #104]	; (800162c <gyro_disable+0xb8>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a19      	ldr	r2, [pc, #100]	; (800162c <gyro_disable+0xb8>)
 80015c6:	f043 030c 	orr.w	r3, r3, #12
 80015ca:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOF_CLK_ENABLE();		// Enable Clock for GPIO port F
 80015cc:	2300      	movs	r3, #0
 80015ce:	603b      	str	r3, [r7, #0]
 80015d0:	4b15      	ldr	r3, [pc, #84]	; (8001628 <gyro_disable+0xb4>)
 80015d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015d4:	4a14      	ldr	r2, [pc, #80]	; (8001628 <gyro_disable+0xb4>)
 80015d6:	f043 0320 	orr.w	r3, r3, #32
 80015da:	6313      	str	r3, [r2, #48]	; 0x30
 80015dc:	4b12      	ldr	r3, [pc, #72]	; (8001628 <gyro_disable+0xb4>)
 80015de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e0:	f003 0320 	and.w	r3, r3, #32
 80015e4:	603b      	str	r3, [r7, #0]
 80015e6:	683b      	ldr	r3, [r7, #0]
	GPIOF->OSPEEDR &= ~GPIO_OSPEEDR_OSPEED8_Msk;	// Reset speed of PF8
 80015e8:	4b11      	ldr	r3, [pc, #68]	; (8001630 <gyro_disable+0xbc>)
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	4a10      	ldr	r2, [pc, #64]	; (8001630 <gyro_disable+0xbc>)
 80015ee:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80015f2:	6093      	str	r3, [r2, #8]
	GPIOF->AFR[1] &= ~GPIO_AFRH_AFSEL8_Msk;	// Reset alternate function of PF8
 80015f4:	4b0e      	ldr	r3, [pc, #56]	; (8001630 <gyro_disable+0xbc>)
 80015f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f8:	4a0d      	ldr	r2, [pc, #52]	; (8001630 <gyro_disable+0xbc>)
 80015fa:	f023 030f 	bic.w	r3, r3, #15
 80015fe:	6253      	str	r3, [r2, #36]	; 0x24
	GPIOF->PUPDR &= ~GPIO_PUPDR_PUPD8_Msk;	// Reset pulup/down of PF8
 8001600:	4b0b      	ldr	r3, [pc, #44]	; (8001630 <gyro_disable+0xbc>)
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	4a0a      	ldr	r2, [pc, #40]	; (8001630 <gyro_disable+0xbc>)
 8001606:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800160a:	60d3      	str	r3, [r2, #12]
	HAL_Delay(10);						// Wait some time
 800160c:	200a      	movs	r0, #10
 800160e:	f003 f9cd 	bl	80049ac <HAL_Delay>
	GPIOF->MODER |= 3UL << GPIO_MODER_MODER8_Pos; // Analog mode PF8 = ADC3_IN4
 8001612:	4b07      	ldr	r3, [pc, #28]	; (8001630 <gyro_disable+0xbc>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a06      	ldr	r2, [pc, #24]	; (8001630 <gyro_disable+0xbc>)
 8001618:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 800161c:	6013      	str	r3, [r2, #0]
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40023800 	.word	0x40023800
 800162c:	40020800 	.word	0x40020800
 8001630:	40021400 	.word	0x40021400

08001634 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800163e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001642:	2b00      	cmp	r3, #0
 8001644:	db0b      	blt.n	800165e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001646:	79fb      	ldrb	r3, [r7, #7]
 8001648:	f003 021f 	and.w	r2, r3, #31
 800164c:	4907      	ldr	r1, [pc, #28]	; (800166c <__NVIC_EnableIRQ+0x38>)
 800164e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001652:	095b      	lsrs	r3, r3, #5
 8001654:	2001      	movs	r0, #1
 8001656:	fa00 f202 	lsl.w	r2, r0, r2
 800165a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	e000e100 	.word	0xe000e100

08001670 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800167a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167e:	2b00      	cmp	r3, #0
 8001680:	db12      	blt.n	80016a8 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001682:	79fb      	ldrb	r3, [r7, #7]
 8001684:	f003 021f 	and.w	r2, r3, #31
 8001688:	490a      	ldr	r1, [pc, #40]	; (80016b4 <__NVIC_DisableIRQ+0x44>)
 800168a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800168e:	095b      	lsrs	r3, r3, #5
 8001690:	2001      	movs	r0, #1
 8001692:	fa00 f202 	lsl.w	r2, r0, r2
 8001696:	3320      	adds	r3, #32
 8001698:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800169c:	f3bf 8f4f 	dsb	sy
}
 80016a0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80016a2:	f3bf 8f6f 	isb	sy
}
 80016a6:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80016a8:	bf00      	nop
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr
 80016b4:	e000e100 	.word	0xe000e100

080016b8 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80016b8:	b480      	push	{r7}
 80016ba:	b083      	sub	sp, #12
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4603      	mov	r3, r0
 80016c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	db0c      	blt.n	80016e4 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ca:	79fb      	ldrb	r3, [r7, #7]
 80016cc:	f003 021f 	and.w	r2, r3, #31
 80016d0:	4907      	ldr	r1, [pc, #28]	; (80016f0 <__NVIC_ClearPendingIRQ+0x38>)
 80016d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016d6:	095b      	lsrs	r3, r3, #5
 80016d8:	2001      	movs	r0, #1
 80016da:	fa00 f202 	lsl.w	r2, r0, r2
 80016de:	3360      	adds	r3, #96	; 0x60
 80016e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	e000e100 	.word	0xe000e100

080016f4 <roundToAccuracy>:

/******************************************************************************
 * Functions
 *****************************************************************************/

float32_t roundToAccuracy(float32_t num) {
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	ed87 0a01 	vstr	s0, [r7, #4]
    return roundf(num / 0.3f) * 0.3f;
 80016fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001702:	eddf 6a09 	vldr	s13, [pc, #36]	; 8001728 <roundToAccuracy+0x34>
 8001706:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800170a:	eeb0 0a47 	vmov.f32	s0, s14
 800170e:	f00c fb59 	bl	800ddc4 <roundf>
 8001712:	eef0 7a40 	vmov.f32	s15, s0
 8001716:	ed9f 7a04 	vldr	s14, [pc, #16]	; 8001728 <roundToAccuracy+0x34>
 800171a:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800171e:	eeb0 0a67 	vmov.f32	s0, s15
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	3e99999a 	.word	0x3e99999a

0800172c <MEAS_GPIO_analog_init>:
 * - ADC123_IN13 = GPIO PC3
 * - ADC12_IN5 = GPIO PA5
 * - DAC_OUT2 = GPIO PA5 (= same GPIO as ADC12_IN5)
 *****************************************************************************/
void MEAS_GPIO_analog_init(void)
{
 800172c:	b480      	push	{r7}
 800172e:	b085      	sub	sp, #20
 8001730:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOF_CLK_ENABLE();		// Enable Clock for GPIO port F
 8001732:	2300      	movs	r3, #0
 8001734:	60fb      	str	r3, [r7, #12]
 8001736:	4b20      	ldr	r3, [pc, #128]	; (80017b8 <MEAS_GPIO_analog_init+0x8c>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	4a1f      	ldr	r2, [pc, #124]	; (80017b8 <MEAS_GPIO_analog_init+0x8c>)
 800173c:	f043 0320 	orr.w	r3, r3, #32
 8001740:	6313      	str	r3, [r2, #48]	; 0x30
 8001742:	4b1d      	ldr	r3, [pc, #116]	; (80017b8 <MEAS_GPIO_analog_init+0x8c>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001746:	f003 0320 	and.w	r3, r3, #32
 800174a:	60fb      	str	r3, [r7, #12]
 800174c:	68fb      	ldr	r3, [r7, #12]
	GPIOF->MODER |= (3UL << GPIO_MODER_MODER6_Pos);	// Analog PF6 = ADC3_IN4
 800174e:	4b1b      	ldr	r3, [pc, #108]	; (80017bc <MEAS_GPIO_analog_init+0x90>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4a1a      	ldr	r2, [pc, #104]	; (80017bc <MEAS_GPIO_analog_init+0x90>)
 8001754:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8001758:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOC_CLK_ENABLE();		// Enable Clock for GPIO port C
 800175a:	2300      	movs	r3, #0
 800175c:	60bb      	str	r3, [r7, #8]
 800175e:	4b16      	ldr	r3, [pc, #88]	; (80017b8 <MEAS_GPIO_analog_init+0x8c>)
 8001760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001762:	4a15      	ldr	r2, [pc, #84]	; (80017b8 <MEAS_GPIO_analog_init+0x8c>)
 8001764:	f043 0304 	orr.w	r3, r3, #4
 8001768:	6313      	str	r3, [r2, #48]	; 0x30
 800176a:	4b13      	ldr	r3, [pc, #76]	; (80017b8 <MEAS_GPIO_analog_init+0x8c>)
 800176c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800176e:	f003 0304 	and.w	r3, r3, #4
 8001772:	60bb      	str	r3, [r7, #8]
 8001774:	68bb      	ldr	r3, [r7, #8]
	GPIOC->MODER |= (3UL << GPIO_MODER_MODER3_Pos);	// Analog PC3 = ADC123_IN13
 8001776:	4b12      	ldr	r3, [pc, #72]	; (80017c0 <MEAS_GPIO_analog_init+0x94>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a11      	ldr	r2, [pc, #68]	; (80017c0 <MEAS_GPIO_analog_init+0x94>)
 800177c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001780:	6013      	str	r3, [r2, #0]
	__HAL_RCC_GPIOA_CLK_ENABLE();		// Enable Clock for GPIO port A
 8001782:	2300      	movs	r3, #0
 8001784:	607b      	str	r3, [r7, #4]
 8001786:	4b0c      	ldr	r3, [pc, #48]	; (80017b8 <MEAS_GPIO_analog_init+0x8c>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	4a0b      	ldr	r2, [pc, #44]	; (80017b8 <MEAS_GPIO_analog_init+0x8c>)
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	6313      	str	r3, [r2, #48]	; 0x30
 8001792:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <MEAS_GPIO_analog_init+0x8c>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	607b      	str	r3, [r7, #4]
 800179c:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER |= (3UL << GPIO_MODER_MODER5_Pos);	// Analog PA5 ADC12_IN5
 800179e:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <MEAS_GPIO_analog_init+0x98>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a08      	ldr	r2, [pc, #32]	; (80017c4 <MEAS_GPIO_analog_init+0x98>)
 80017a4:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80017a8:	6013      	str	r3, [r2, #0]
}
 80017aa:	bf00      	nop
 80017ac:	3714      	adds	r7, #20
 80017ae:	46bd      	mov	sp, r7
 80017b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	40023800 	.word	0x40023800
 80017bc:	40021400 	.word	0x40021400
 80017c0:	40020800 	.word	0x40020800
 80017c4:	40020000 	.word	0x40020000

080017c8 <DAC_reset>:
/** ***************************************************************************
 * @brief Resets the DAC
 *
 * when it is no longer used.
 *****************************************************************************/
void DAC_reset(void) {
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
	RCC->APB1RSTR |= RCC_APB1RSTR_DACRST;	// Reset the DAC
 80017cc:	4b08      	ldr	r3, [pc, #32]	; (80017f0 <DAC_reset+0x28>)
 80017ce:	6a1b      	ldr	r3, [r3, #32]
 80017d0:	4a07      	ldr	r2, [pc, #28]	; (80017f0 <DAC_reset+0x28>)
 80017d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80017d6:	6213      	str	r3, [r2, #32]
	RCC->APB1RSTR &= ~RCC_APB1RSTR_DACRST;	// Release reset of the DAC
 80017d8:	4b05      	ldr	r3, [pc, #20]	; (80017f0 <DAC_reset+0x28>)
 80017da:	6a1b      	ldr	r3, [r3, #32]
 80017dc:	4a04      	ldr	r2, [pc, #16]	; (80017f0 <DAC_reset+0x28>)
 80017de:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80017e2:	6213      	str	r3, [r2, #32]
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	40023800 	.word	0x40023800

080017f4 <DAC_init>:
 * The output used is DAC_OUT2 = GPIO PA5
 * @n As DAC_OUT2 = GPIO PA5 (= same GPIO as ADC12_IN5)
 * it is possible to monitor the output voltage DAC_OUT2 by the input ADC12_IN5.
 *****************************************************************************/
void DAC_init(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	b083      	sub	sp, #12
 80017f8:	af00      	add	r7, sp, #0
	__HAL_RCC_DAC_CLK_ENABLE();			// Enable Clock for DAC
 80017fa:	2300      	movs	r3, #0
 80017fc:	607b      	str	r3, [r7, #4]
 80017fe:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <DAC_init+0x3c>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	4a0b      	ldr	r2, [pc, #44]	; (8001830 <DAC_init+0x3c>)
 8001804:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001808:	6413      	str	r3, [r2, #64]	; 0x40
 800180a:	4b09      	ldr	r3, [pc, #36]	; (8001830 <DAC_init+0x3c>)
 800180c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001812:	607b      	str	r3, [r7, #4]
 8001814:	687b      	ldr	r3, [r7, #4]
	DAC->CR |= DAC_CR_EN2;				// Enable DAC output 2
 8001816:	4b07      	ldr	r3, [pc, #28]	; (8001834 <DAC_init+0x40>)
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a06      	ldr	r2, [pc, #24]	; (8001834 <DAC_init+0x40>)
 800181c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001820:	6013      	str	r3, [r2, #0]
}
 8001822:	bf00      	nop
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	40023800 	.word	0x40023800
 8001834:	40007400 	.word	0x40007400

08001838 <DAC_increment>:

/** ***************************************************************************
 * @brief Increment the DAC value and write it to the output
 *
 *****************************************************************************/
void DAC_increment(void) {
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
	DAC_sample += 20;				// Increment DAC output
 800183c:	4b0a      	ldr	r3, [pc, #40]	; (8001868 <DAC_increment+0x30>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	3314      	adds	r3, #20
 8001842:	4a09      	ldr	r2, [pc, #36]	; (8001868 <DAC_increment+0x30>)
 8001844:	6013      	str	r3, [r2, #0]
	if (DAC_sample >= (1UL << ADC_DAC_RES)) { DAC_sample = 0; }	// Go to 0
 8001846:	4b08      	ldr	r3, [pc, #32]	; (8001868 <DAC_increment+0x30>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800184e:	d302      	bcc.n	8001856 <DAC_increment+0x1e>
 8001850:	4b05      	ldr	r3, [pc, #20]	; (8001868 <DAC_increment+0x30>)
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
	DAC->DHR12R2 = DAC_sample;		// Write new DAC output value
 8001856:	4a05      	ldr	r2, [pc, #20]	; (800186c <DAC_increment+0x34>)
 8001858:	4b03      	ldr	r3, [pc, #12]	; (8001868 <DAC_increment+0x30>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	6153      	str	r3, [r2, #20]
}
 800185e:	bf00      	nop
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr
 8001868:	2000062c 	.word	0x2000062c
 800186c:	40007400 	.word	0x40007400

08001870 <ADC_reset>:
/** ***************************************************************************
 * @brief Resets the ADCs and the timer
 *
 * to make sure the different demos do not interfere.
 *****************************************************************************/
void ADC_reset(void) {
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
	RCC->APB2RSTR |= RCC_APB2RSTR_ADCRST;	// Reset ADCs
 8001874:	4b0c      	ldr	r3, [pc, #48]	; (80018a8 <ADC_reset+0x38>)
 8001876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001878:	4a0b      	ldr	r2, [pc, #44]	; (80018a8 <ADC_reset+0x38>)
 800187a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800187e:	6253      	str	r3, [r2, #36]	; 0x24
	RCC->APB2RSTR &= ~RCC_APB2RSTR_ADCRST;	// Release reset of ADCs
 8001880:	4b09      	ldr	r3, [pc, #36]	; (80018a8 <ADC_reset+0x38>)
 8001882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001884:	4a08      	ldr	r2, [pc, #32]	; (80018a8 <ADC_reset+0x38>)
 8001886:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800188a:	6253      	str	r3, [r2, #36]	; 0x24
	TIM2->CR1 &= ~TIM_CR1_CEN;				// Disable timer
 800188c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001896:	f023 0301 	bic.w	r3, r3, #1
 800189a:	6013      	str	r3, [r2, #0]
}
 800189c:	bf00      	nop
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	40023800 	.word	0x40023800

080018ac <MEAS_timer_init>:
 * @brief Configure the timer to trigger the ADC(s)
 *
 * @note For debugging purposes the timer interrupt might be useful.
 *****************************************************************************/
void MEAS_timer_init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
	__HAL_RCC_TIM2_CLK_ENABLE();		// Enable Clock for TIM2
 80018b2:	2300      	movs	r3, #0
 80018b4:	607b      	str	r3, [r7, #4]
 80018b6:	4b17      	ldr	r3, [pc, #92]	; (8001914 <MEAS_timer_init+0x68>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ba:	4a16      	ldr	r2, [pc, #88]	; (8001914 <MEAS_timer_init+0x68>)
 80018bc:	f043 0301 	orr.w	r3, r3, #1
 80018c0:	6413      	str	r3, [r2, #64]	; 0x40
 80018c2:	4b14      	ldr	r3, [pc, #80]	; (8001914 <MEAS_timer_init+0x68>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c6:	f003 0301 	and.w	r3, r3, #1
 80018ca:	607b      	str	r3, [r7, #4]
 80018cc:	687b      	ldr	r3, [r7, #4]
	TIM2->PSC = TIM_PRESCALE;			// Prescaler for clock freq. = 1MHz
 80018ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80018d2:	2237      	movs	r2, #55	; 0x37
 80018d4:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->ARR = TIM_TOP;				// Auto reload = counter top value
 80018d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80018da:	2231      	movs	r2, #49	; 0x31
 80018dc:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->CR2 |= TIM_CR2_MMS_1; 		// TRGO on update
 80018de:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018e8:	f043 0320 	orr.w	r3, r3, #32
 80018ec:	6053      	str	r3, [r2, #4]
	/* If timer interrupt is not needed, comment the following lines */
	TIM2->DIER |= TIM_DIER_UIE;			// Enable update interrupt
 80018ee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80018f8:	f043 0301 	orr.w	r3, r3, #1
 80018fc:	60d3      	str	r3, [r2, #12]
	NVIC_ClearPendingIRQ(TIM2_IRQn);	// Clear pending interrupt on line 0
 80018fe:	201c      	movs	r0, #28
 8001900:	f7ff feda 	bl	80016b8 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(TIM2_IRQn);			// Enable interrupt line 0 in the NVIC
 8001904:	201c      	movs	r0, #28
 8001906:	f7ff fe95 	bl	8001634 <__NVIC_EnableIRQ>
}
 800190a:	bf00      	nop
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	40023800 	.word	0x40023800

08001918 <ADC1_IN13_ADC2_IN11_dual_init>:
 * @n The DMA triggers the transfer complete interrupt when all data is ready.
 * @n The input used with ADC1 is ADC123_IN13 = GPIO PC3
 * @n The input used with ADC2 is ADC12_IN11 = GPIO PC1
 *****************************************************************************/
void ADC1_IN13_ADC2_IN11_dual_init(void)
{
 8001918:	b480      	push	{r7}
 800191a:	b085      	sub	sp, #20
 800191c:	af00      	add	r7, sp, #0
	MEAS_input_count = 2;				// Only 1 input is converted
 800191e:	4b4a      	ldr	r3, [pc, #296]	; (8001a48 <ADC1_IN13_ADC2_IN11_dual_init+0x130>)
 8001920:	2202      	movs	r2, #2
 8001922:	601a      	str	r2, [r3, #0]
	__HAL_RCC_ADC1_CLK_ENABLE();		// Enable Clock for ADC1
 8001924:	2300      	movs	r3, #0
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	4b48      	ldr	r3, [pc, #288]	; (8001a4c <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 800192a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800192c:	4a47      	ldr	r2, [pc, #284]	; (8001a4c <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 800192e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001932:	6453      	str	r3, [r2, #68]	; 0x44
 8001934:	4b45      	ldr	r3, [pc, #276]	; (8001a4c <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 8001936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001938:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_ADC2_CLK_ENABLE();		// Enable Clock for ADC2
 8001940:	2300      	movs	r3, #0
 8001942:	60bb      	str	r3, [r7, #8]
 8001944:	4b41      	ldr	r3, [pc, #260]	; (8001a4c <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 8001946:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001948:	4a40      	ldr	r2, [pc, #256]	; (8001a4c <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 800194a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800194e:	6453      	str	r3, [r2, #68]	; 0x44
 8001950:	4b3e      	ldr	r3, [pc, #248]	; (8001a4c <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 8001952:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001954:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001958:	60bb      	str	r3, [r7, #8]
 800195a:	68bb      	ldr	r3, [r7, #8]
	ADC->CCR |= ADC_CCR_DMA_1;			// Enable DMA mode 2 = dual DMA
 800195c:	4b3c      	ldr	r3, [pc, #240]	; (8001a50 <ADC1_IN13_ADC2_IN11_dual_init+0x138>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	4a3b      	ldr	r2, [pc, #236]	; (8001a50 <ADC1_IN13_ADC2_IN11_dual_init+0x138>)
 8001962:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001966:	6053      	str	r3, [r2, #4]
	ADC->CCR |= ADC_CCR_MULTI_1 | ADC_CCR_MULTI_2; // ADC1 and ADC2
 8001968:	4b39      	ldr	r3, [pc, #228]	; (8001a50 <ADC1_IN13_ADC2_IN11_dual_init+0x138>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	4a38      	ldr	r2, [pc, #224]	; (8001a50 <ADC1_IN13_ADC2_IN11_dual_init+0x138>)
 800196e:	f043 0306 	orr.w	r3, r3, #6
 8001972:	6053      	str	r3, [r2, #4]
	ADC1->CR2 |= (1UL << ADC_CR2_EXTEN_Pos);	// En. ext. trigger on rising e.
 8001974:	4b37      	ldr	r3, [pc, #220]	; (8001a54 <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	4a36      	ldr	r2, [pc, #216]	; (8001a54 <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 800197a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800197e:	6093      	str	r3, [r2, #8]
	ADC1->CR2 |= (6UL << ADC_CR2_EXTSEL_Pos);	// Timer 2 TRGO event
 8001980:	4b34      	ldr	r3, [pc, #208]	; (8001a54 <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	4a33      	ldr	r2, [pc, #204]	; (8001a54 <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 8001986:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 800198a:	6093      	str	r3, [r2, #8]
	ADC1->SQR3 |= (11UL << ADC_SQR3_SQ1_Pos);	// Input 11 = first conversion
 800198c:	4b31      	ldr	r3, [pc, #196]	; (8001a54 <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 800198e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001990:	4a30      	ldr	r2, [pc, #192]	; (8001a54 <ADC1_IN13_ADC2_IN11_dual_init+0x13c>)
 8001992:	f043 030b 	orr.w	r3, r3, #11
 8001996:	6353      	str	r3, [r2, #52]	; 0x34
	ADC2->SQR3 |= (13UL << ADC_SQR3_SQ1_Pos);	// Input 13 = first conversion
 8001998:	4b2f      	ldr	r3, [pc, #188]	; (8001a58 <ADC1_IN13_ADC2_IN11_dual_init+0x140>)
 800199a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800199c:	4a2e      	ldr	r2, [pc, #184]	; (8001a58 <ADC1_IN13_ADC2_IN11_dual_init+0x140>)
 800199e:	f043 030d 	orr.w	r3, r3, #13
 80019a2:	6353      	str	r3, [r2, #52]	; 0x34
	__HAL_RCC_DMA2_CLK_ENABLE();		// Enable Clock for DMA2
 80019a4:	2300      	movs	r3, #0
 80019a6:	607b      	str	r3, [r7, #4]
 80019a8:	4b28      	ldr	r3, [pc, #160]	; (8001a4c <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 80019aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ac:	4a27      	ldr	r2, [pc, #156]	; (8001a4c <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 80019ae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80019b2:	6313      	str	r3, [r2, #48]	; 0x30
 80019b4:	4b25      	ldr	r3, [pc, #148]	; (8001a4c <ADC1_IN13_ADC2_IN11_dual_init+0x134>)
 80019b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019bc:	607b      	str	r3, [r7, #4]
 80019be:	687b      	ldr	r3, [r7, #4]
	DMA2_Stream4->CR &= ~DMA_SxCR_EN;	// Disable the DMA stream 4
 80019c0:	4b26      	ldr	r3, [pc, #152]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a25      	ldr	r2, [pc, #148]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 80019c6:	f023 0301 	bic.w	r3, r3, #1
 80019ca:	6013      	str	r3, [r2, #0]
	while (DMA2_Stream4->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 80019cc:	bf00      	nop
 80019ce:	4b23      	ldr	r3, [pc, #140]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0301 	and.w	r3, r3, #1
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d1f9      	bne.n	80019ce <ADC1_IN13_ADC2_IN11_dual_init+0xb6>
	DMA2->HIFCR |= DMA_HIFCR_CTCIF4;	// Clear transfer complete interrupt fl.
 80019da:	4b21      	ldr	r3, [pc, #132]	; (8001a60 <ADC1_IN13_ADC2_IN11_dual_init+0x148>)
 80019dc:	68db      	ldr	r3, [r3, #12]
 80019de:	4a20      	ldr	r2, [pc, #128]	; (8001a60 <ADC1_IN13_ADC2_IN11_dual_init+0x148>)
 80019e0:	f043 0320 	orr.w	r3, r3, #32
 80019e4:	60d3      	str	r3, [r2, #12]
	DMA2_Stream4->CR |= (0UL << DMA_SxCR_CHSEL_Pos);	// Select channel 0
 80019e6:	4b1d      	ldr	r3, [pc, #116]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 80019e8:	4a1c      	ldr	r2, [pc, #112]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_PL_1;		// Priority high
 80019ee:	4b1b      	ldr	r3, [pc, #108]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a1a      	ldr	r2, [pc, #104]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 80019f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019f8:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_MSIZE_1;	// Memory data size = 32 bit
 80019fa:	4b18      	ldr	r3, [pc, #96]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4a17      	ldr	r2, [pc, #92]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001a00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a04:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_PSIZE_1;	// Peripheral data size = 32 bit
 8001a06:	4b15      	ldr	r3, [pc, #84]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a14      	ldr	r2, [pc, #80]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001a0c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a10:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_MINC;	// Increment memory address pointer
 8001a12:	4b12      	ldr	r3, [pc, #72]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4a11      	ldr	r2, [pc, #68]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001a18:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a1c:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->CR |= DMA_SxCR_TCIE;	// Transfer complete interrupt enable
 8001a1e:	4b0f      	ldr	r3, [pc, #60]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a0e      	ldr	r2, [pc, #56]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001a24:	f043 0310 	orr.w	r3, r3, #16
 8001a28:	6013      	str	r3, [r2, #0]
	DMA2_Stream4->NDTR = ADC_NUMS;		// Number of data items to transfer
 8001a2a:	4b0c      	ldr	r3, [pc, #48]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001a2c:	2240      	movs	r2, #64	; 0x40
 8001a2e:	605a      	str	r2, [r3, #4]
	DMA2_Stream4->PAR = (uint32_t)&ADC->CDR;	// Peripheral register address
 8001a30:	4b0a      	ldr	r3, [pc, #40]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001a32:	4a0c      	ldr	r2, [pc, #48]	; (8001a64 <ADC1_IN13_ADC2_IN11_dual_init+0x14c>)
 8001a34:	609a      	str	r2, [r3, #8]
	DMA2_Stream4->M0AR = (uint32_t)ADC_samples;	// Buffer memory loc. address
 8001a36:	4b09      	ldr	r3, [pc, #36]	; (8001a5c <ADC1_IN13_ADC2_IN11_dual_init+0x144>)
 8001a38:	4a0b      	ldr	r2, [pc, #44]	; (8001a68 <ADC1_IN13_ADC2_IN11_dual_init+0x150>)
 8001a3a:	60da      	str	r2, [r3, #12]
}
 8001a3c:	bf00      	nop
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	20000000 	.word	0x20000000
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	40012300 	.word	0x40012300
 8001a54:	40012000 	.word	0x40012000
 8001a58:	40012100 	.word	0x40012100
 8001a5c:	40026470 	.word	0x40026470
 8001a60:	40026400 	.word	0x40026400
 8001a64:	40012308 	.word	0x40012308
 8001a68:	2000042c 	.word	0x2000042c

08001a6c <ADC1_IN13_ADC2_IN11_dual_start>:
/** ***************************************************************************
 * @brief Start DMA, ADC and timer
 *
 *****************************************************************************/
void ADC1_IN13_ADC2_IN11_dual_start(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
	DMA2_Stream4->CR |= DMA_SxCR_EN;	// Enable DMA
 8001a70:	4b10      	ldr	r3, [pc, #64]	; (8001ab4 <ADC1_IN13_ADC2_IN11_dual_start+0x48>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4a0f      	ldr	r2, [pc, #60]	; (8001ab4 <ADC1_IN13_ADC2_IN11_dual_start+0x48>)
 8001a76:	f043 0301 	orr.w	r3, r3, #1
 8001a7a:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(DMA2_Stream4_IRQn);	// Clear pending DMA interrupt
 8001a7c:	203c      	movs	r0, #60	; 0x3c
 8001a7e:	f7ff fe1b 	bl	80016b8 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(DMA2_Stream4_IRQn);	// Enable DMA interrupt in the NVIC
 8001a82:	203c      	movs	r0, #60	; 0x3c
 8001a84:	f7ff fdd6 	bl	8001634 <__NVIC_EnableIRQ>
	ADC1->CR2 |= ADC_CR2_ADON;			// Enable ADC1
 8001a88:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <ADC1_IN13_ADC2_IN11_dual_start+0x4c>)
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	4a0a      	ldr	r2, [pc, #40]	; (8001ab8 <ADC1_IN13_ADC2_IN11_dual_start+0x4c>)
 8001a8e:	f043 0301 	orr.w	r3, r3, #1
 8001a92:	6093      	str	r3, [r2, #8]
	ADC2->CR2 |= ADC_CR2_ADON;			// Enable ADC2
 8001a94:	4b09      	ldr	r3, [pc, #36]	; (8001abc <ADC1_IN13_ADC2_IN11_dual_start+0x50>)
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	4a08      	ldr	r2, [pc, #32]	; (8001abc <ADC1_IN13_ADC2_IN11_dual_start+0x50>)
 8001a9a:	f043 0301 	orr.w	r3, r3, #1
 8001a9e:	6093      	str	r3, [r2, #8]
	TIM2->CR1 |= TIM_CR1_CEN;			// Enable timer
 8001aa0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001aaa:	f043 0301 	orr.w	r3, r3, #1
 8001aae:	6013      	str	r3, [r2, #0]
}
 8001ab0:	bf00      	nop
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40026470 	.word	0x40026470
 8001ab8:	40012000 	.word	0x40012000
 8001abc:	40012100 	.word	0x40012100

08001ac0 <TIM2_IRQHandler>:
 *
 * @note This interrupt handler was only used for debugging purposes
 * and to increment the DAC value.
 *****************************************************************************/
void TIM2_IRQHandler(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
	TIM2->SR &= ~TIM_SR_UIF;			// Clear pending interrupt flag
 8001ac4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ac8:	691b      	ldr	r3, [r3, #16]
 8001aca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ace:	f023 0301 	bic.w	r3, r3, #1
 8001ad2:	6113      	str	r3, [r2, #16]
	if (DAC_active) {
 8001ad4:	4b03      	ldr	r3, [pc, #12]	; (8001ae4 <TIM2_IRQHandler+0x24>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <TIM2_IRQHandler+0x20>
		DAC_increment();
 8001adc:	f7ff feac 	bl	8001838 <DAC_increment>
	}
}
 8001ae0:	bf00      	nop
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20000425 	.word	0x20000425

08001ae8 <ADC_IRQHandler>:
 *
 * Reads one sample from the ADC3 DataRegister and transfers it to a buffer.
 * @n Stops when ADC_NUMS samples have been read.
 *****************************************************************************/
void ADC_IRQHandler(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
	if (ADC3->SR & ADC_SR_EOC) {		// Check if ADC3 end of conversion
 8001aec:	4b14      	ldr	r3, [pc, #80]	; (8001b40 <ADC_IRQHandler+0x58>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f003 0302 	and.w	r3, r3, #2
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d020      	beq.n	8001b3a <ADC_IRQHandler+0x52>
		ADC_samples[ADC_sample_count++] = ADC3->DR;	// Read input channel 1 only
 8001af8:	4911      	ldr	r1, [pc, #68]	; (8001b40 <ADC_IRQHandler+0x58>)
 8001afa:	4b12      	ldr	r3, [pc, #72]	; (8001b44 <ADC_IRQHandler+0x5c>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	1c5a      	adds	r2, r3, #1
 8001b00:	4810      	ldr	r0, [pc, #64]	; (8001b44 <ADC_IRQHandler+0x5c>)
 8001b02:	6002      	str	r2, [r0, #0]
 8001b04:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8001b06:	4910      	ldr	r1, [pc, #64]	; (8001b48 <ADC_IRQHandler+0x60>)
 8001b08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if (ADC_sample_count >= ADC_NUMS) {		// Buffer full
 8001b0c:	4b0d      	ldr	r3, [pc, #52]	; (8001b44 <ADC_IRQHandler+0x5c>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2b3f      	cmp	r3, #63	; 0x3f
 8001b12:	d912      	bls.n	8001b3a <ADC_IRQHandler+0x52>
			TIM2->CR1 &= ~TIM_CR1_CEN;	// Disable timer
 8001b14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b1e:	f023 0301 	bic.w	r3, r3, #1
 8001b22:	6013      	str	r3, [r2, #0]
			ADC3->CR2 &= ~ADC_CR2_ADON;	// Disable ADC3
 8001b24:	4b06      	ldr	r3, [pc, #24]	; (8001b40 <ADC_IRQHandler+0x58>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	4a05      	ldr	r2, [pc, #20]	; (8001b40 <ADC_IRQHandler+0x58>)
 8001b2a:	f023 0301 	bic.w	r3, r3, #1
 8001b2e:	6093      	str	r3, [r2, #8]
			ADC_reset();
 8001b30:	f7ff fe9e 	bl	8001870 <ADC_reset>
			MEAS_data_ready = true;
 8001b34:	4b05      	ldr	r3, [pc, #20]	; (8001b4c <ADC_IRQHandler+0x64>)
 8001b36:	2201      	movs	r2, #1
 8001b38:	701a      	strb	r2, [r3, #0]
		}

	}
}
 8001b3a:	bf00      	nop
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40012200 	.word	0x40012200
 8001b44:	20000428 	.word	0x20000428
 8001b48:	2000042c 	.word	0x2000042c
 8001b4c:	20000424 	.word	0x20000424

08001b50 <DMA2_Stream4_IRQHandler>:
 * @note In dual ADC mode two values are combined (packed) in a single uint32_t
 * ADC_CDR[31:0] = ADC2_DR[15:0] | ADC1_DR[15:0]
 * and are therefore extracted before further processing.
 *****************************************************************************/
void DMA2_Stream4_IRQHandler(void)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
	if (DMA2->HISR & DMA_HISR_TCIF4) {	// Stream4 transfer compl. interrupt f.
 8001b56:	4b41      	ldr	r3, [pc, #260]	; (8001c5c <DMA2_Stream4_IRQHandler+0x10c>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	f003 0320 	and.w	r3, r3, #32
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d077      	beq.n	8001c52 <DMA2_Stream4_IRQHandler+0x102>
		NVIC_DisableIRQ(DMA2_Stream4_IRQn);	// Disable DMA interrupt in the NVIC
 8001b62:	203c      	movs	r0, #60	; 0x3c
 8001b64:	f7ff fd84 	bl	8001670 <__NVIC_DisableIRQ>
		NVIC_ClearPendingIRQ(DMA2_Stream4_IRQn);// Clear pending DMA interrupt
 8001b68:	203c      	movs	r0, #60	; 0x3c
 8001b6a:	f7ff fda5 	bl	80016b8 <__NVIC_ClearPendingIRQ>
		DMA2_Stream4->CR &= ~DMA_SxCR_EN;	// Disable the DMA
 8001b6e:	4b3c      	ldr	r3, [pc, #240]	; (8001c60 <DMA2_Stream4_IRQHandler+0x110>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4a3b      	ldr	r2, [pc, #236]	; (8001c60 <DMA2_Stream4_IRQHandler+0x110>)
 8001b74:	f023 0301 	bic.w	r3, r3, #1
 8001b78:	6013      	str	r3, [r2, #0]
		while (DMA2_Stream4->CR & DMA_SxCR_EN) { ; }	// Wait for DMA to finish
 8001b7a:	bf00      	nop
 8001b7c:	4b38      	ldr	r3, [pc, #224]	; (8001c60 <DMA2_Stream4_IRQHandler+0x110>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 0301 	and.w	r3, r3, #1
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d1f9      	bne.n	8001b7c <DMA2_Stream4_IRQHandler+0x2c>
		DMA2->HIFCR |= DMA_HIFCR_CTCIF4;// Clear transfer complete interrupt fl.
 8001b88:	4b34      	ldr	r3, [pc, #208]	; (8001c5c <DMA2_Stream4_IRQHandler+0x10c>)
 8001b8a:	68db      	ldr	r3, [r3, #12]
 8001b8c:	4a33      	ldr	r2, [pc, #204]	; (8001c5c <DMA2_Stream4_IRQHandler+0x10c>)
 8001b8e:	f043 0320 	orr.w	r3, r3, #32
 8001b92:	60d3      	str	r3, [r2, #12]
		TIM2->CR1 &= ~TIM_CR1_CEN;		// Disable timer
 8001b94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b9e:	f023 0301 	bic.w	r3, r3, #1
 8001ba2:	6013      	str	r3, [r2, #0]
		ADC1->CR2 &= ~ADC_CR2_ADON;		// Disable ADC1
 8001ba4:	4b2f      	ldr	r3, [pc, #188]	; (8001c64 <DMA2_Stream4_IRQHandler+0x114>)
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	4a2e      	ldr	r2, [pc, #184]	; (8001c64 <DMA2_Stream4_IRQHandler+0x114>)
 8001baa:	f023 0301 	bic.w	r3, r3, #1
 8001bae:	6093      	str	r3, [r2, #8]
		ADC2->CR2 &= ~ADC_CR2_ADON;		// Disable ADC2
 8001bb0:	4b2d      	ldr	r3, [pc, #180]	; (8001c68 <DMA2_Stream4_IRQHandler+0x118>)
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	4a2c      	ldr	r2, [pc, #176]	; (8001c68 <DMA2_Stream4_IRQHandler+0x118>)
 8001bb6:	f023 0301 	bic.w	r3, r3, #1
 8001bba:	6093      	str	r3, [r2, #8]
		ADC->CCR &= ~ADC_CCR_DMA_1;		// Disable DMA mode
 8001bbc:	4b2b      	ldr	r3, [pc, #172]	; (8001c6c <DMA2_Stream4_IRQHandler+0x11c>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	4a2a      	ldr	r2, [pc, #168]	; (8001c6c <DMA2_Stream4_IRQHandler+0x11c>)
 8001bc2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001bc6:	6053      	str	r3, [r2, #4]
		/* Extract combined samples */
		for (int32_t i = ADC_NUMS-1; i >= 0; i--) {
 8001bc8:	233f      	movs	r3, #63	; 0x3f
 8001bca:	607b      	str	r3, [r7, #4]
 8001bcc:	e039      	b.n	8001c42 <DMA2_Stream4_IRQHandler+0xf2>
		    ADC_samples[2*i+1] = (ADC_samples[i] >> 16);         // (*(int32_t*)& cast fr ADC_samples
 8001bce:	4a28      	ldr	r2, [pc, #160]	; (8001c70 <DMA2_Stream4_IRQHandler+0x120>)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	3301      	adds	r3, #1
 8001bdc:	0c12      	lsrs	r2, r2, #16
 8001bde:	4924      	ldr	r1, [pc, #144]	; (8001c70 <DMA2_Stream4_IRQHandler+0x120>)
 8001be0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		    ADC_samples[2*i]   = (ADC_samples[i] & 0xffff);
 8001be4:	4a22      	ldr	r2, [pc, #136]	; (8001c70 <DMA2_Stream4_IRQHandler+0x120>)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	005b      	lsls	r3, r3, #1
 8001bf0:	b292      	uxth	r2, r2
 8001bf2:	491f      	ldr	r1, [pc, #124]	; (8001c70 <DMA2_Stream4_IRQHandler+0x120>)
 8001bf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			cfft_inout[2*i+1] = ADC_samples[2*i+1];
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	005b      	lsls	r3, r3, #1
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	4a1c      	ldr	r2, [pc, #112]	; (8001c70 <DMA2_Stream4_IRQHandler+0x120>)
 8001c00:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	3301      	adds	r3, #1
 8001c0a:	ee07 2a90 	vmov	s15, r2
 8001c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c12:	4a18      	ldr	r2, [pc, #96]	; (8001c74 <DMA2_Stream4_IRQHandler+0x124>)
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	4413      	add	r3, r2
 8001c18:	edc3 7a00 	vstr	s15, [r3]
			cfft_inout[2*i]   = ADC_samples[2*i];          // (*(int32_t*)&
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	005b      	lsls	r3, r3, #1
 8001c20:	4a13      	ldr	r2, [pc, #76]	; (8001c70 <DMA2_Stream4_IRQHandler+0x120>)
 8001c22:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	ee07 2a90 	vmov	s15, r2
 8001c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c32:	4a10      	ldr	r2, [pc, #64]	; (8001c74 <DMA2_Stream4_IRQHandler+0x124>)
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	4413      	add	r3, r2
 8001c38:	edc3 7a00 	vstr	s15, [r3]
		for (int32_t i = ADC_NUMS-1; i >= 0; i--) {
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	3b01      	subs	r3, #1
 8001c40:	607b      	str	r3, [r7, #4]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	dac2      	bge.n	8001bce <DMA2_Stream4_IRQHandler+0x7e>
		}
		ADC_reset();
 8001c48:	f7ff fe12 	bl	8001870 <ADC_reset>
		MEAS_data_ready = true;
 8001c4c:	4b0a      	ldr	r3, [pc, #40]	; (8001c78 <DMA2_Stream4_IRQHandler+0x128>)
 8001c4e:	2201      	movs	r2, #1
 8001c50:	701a      	strb	r2, [r3, #0]
	}
}
 8001c52:	bf00      	nop
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40026400 	.word	0x40026400
 8001c60:	40026470 	.word	0x40026470
 8001c64:	40012000 	.word	0x40012000
 8001c68:	40012100 	.word	0x40012100
 8001c6c:	40012300 	.word	0x40012300
 8001c70:	2000042c 	.word	0x2000042c
 8001c74:	20000630 	.word	0x20000630
 8001c78:	20000424 	.word	0x20000424

08001c7c <MEAS_show_data>:
 * of signals and results.
 * The code of this function was put into the same file for debugging purposes
 * and should be moved to a separate file in the final version
 * because displaying is not related to measuring.
 *****************************************************************************/
void MEAS_show_data(void) {
 8001c7c:	b590      	push	{r4, r7, lr}
 8001c7e:	b099      	sub	sp, #100	; 0x64
 8001c80:	af02      	add	r7, sp, #8

	float32_t v = velocity;
 8001c82:	4ba7      	ldr	r3, [pc, #668]	; (8001f20 <MEAS_show_data+0x2a4>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	647b      	str	r3, [r7, #68]	; 0x44
	extern float32_t HighVelocity;
	const uint32_t Y_OFFSET = 260;
 8001c88:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001c8c:	643b      	str	r3, [r7, #64]	; 0x40
	const uint32_t X_SIZE = 240;
 8001c8e:	23f0      	movs	r3, #240	; 0xf0
 8001c90:	63fb      	str	r3, [r7, #60]	; 0x3c

	const uint32_t f = (1 << ADC_DAC_RES) / Y_OFFSET + 1;	// Scaling factor
 8001c92:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c9c:	3301      	adds	r3, #1
 8001c9e:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t data;
	uint32_t data_last;

	/* Clear the display */
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ca4:	f001 fe60 	bl	8003968 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(0, 0, X_SIZE, Y_OFFSET+1);
 8001ca8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001caa:	b29a      	uxth	r2, r3
 8001cac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cae:	b29b      	uxth	r3, r3
 8001cb0:	3301      	adds	r3, #1
 8001cb2:	b29b      	uxth	r3, r3
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	2000      	movs	r0, #0
 8001cb8:	f002 f896 	bl	8003de8 <BSP_LCD_FillRect>
	/* Write first 2 samples as numbers */
	BSP_LCD_SetFont(&Font16);
 8001cbc:	4899      	ldr	r0, [pc, #612]	; (8001f24 <MEAS_show_data+0x2a8>)
 8001cbe:	f001 fe85 	bl	80039cc <BSP_LCD_SetFont>
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8001cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8001cc6:	f001 fe67 	bl	8003998 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8001cca:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8001cce:	f001 fe4b 	bl	8003968 <BSP_LCD_SetTextColor>
	char text[50];
	snprintf(text, 50, "Velocity: %.1f km/h", v);
 8001cd2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001cd4:	f7fe fcb2 	bl	800063c <__aeabi_f2d>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	460b      	mov	r3, r1
 8001cdc:	4638      	mov	r0, r7
 8001cde:	e9cd 2300 	strd	r2, r3, [sp]
 8001ce2:	4a91      	ldr	r2, [pc, #580]	; (8001f28 <MEAS_show_data+0x2ac>)
 8001ce4:	2132      	movs	r1, #50	; 0x32
 8001ce6:	f008 fe1b 	bl	800a920 <sniprintf>
	BSP_LCD_DisplayStringAt(0, 20, (uint8_t *)text, CENTER_MODE);
 8001cea:	463a      	mov	r2, r7
 8001cec:	2301      	movs	r3, #1
 8001cee:	2114      	movs	r1, #20
 8001cf0:	2000      	movs	r0, #0
 8001cf2:	f001 fef1 	bl	8003ad8 <BSP_LCD_DisplayStringAt>

	// show HighScore
	snprintf(text, 50, "HighScore: %.1f km/h", HighVelocity);
 8001cf6:	4b8d      	ldr	r3, [pc, #564]	; (8001f2c <MEAS_show_data+0x2b0>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7fe fc9e 	bl	800063c <__aeabi_f2d>
 8001d00:	4602      	mov	r2, r0
 8001d02:	460b      	mov	r3, r1
 8001d04:	4638      	mov	r0, r7
 8001d06:	e9cd 2300 	strd	r2, r3, [sp]
 8001d0a:	4a89      	ldr	r2, [pc, #548]	; (8001f30 <MEAS_show_data+0x2b4>)
 8001d0c:	2132      	movs	r1, #50	; 0x32
 8001d0e:	f008 fe07 	bl	800a920 <sniprintf>
	BSP_LCD_DisplayStringAt(0, 50, (uint8_t *)text, CENTER_MODE);
 8001d12:	463a      	mov	r2, r7
 8001d14:	2301      	movs	r3, #1
 8001d16:	2132      	movs	r1, #50	; 0x32
 8001d18:	2000      	movs	r0, #0
 8001d1a:	f001 fedd 	bl	8003ad8 <BSP_LCD_DisplayStringAt>


	snprintf(text, 50, "I: blue, Q: red");
 8001d1e:	463b      	mov	r3, r7
 8001d20:	4a84      	ldr	r2, [pc, #528]	; (8001f34 <MEAS_show_data+0x2b8>)
 8001d22:	2132      	movs	r1, #50	; 0x32
 8001d24:	4618      	mov	r0, r3
 8001d26:	f008 fdfb 	bl	800a920 <sniprintf>
	BSP_LCD_DisplayStringAt(0, 150, (uint8_t *)text, CENTER_MODE);
 8001d2a:	463a      	mov	r2, r7
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	2196      	movs	r1, #150	; 0x96
 8001d30:	2000      	movs	r0, #0
 8001d32:	f001 fed1 	bl	8003ad8 <BSP_LCD_DisplayStringAt>

	snprintf(text, 50, "FFT Magnitude: green");
 8001d36:	463b      	mov	r3, r7
 8001d38:	4a7f      	ldr	r2, [pc, #508]	; (8001f38 <MEAS_show_data+0x2bc>)
 8001d3a:	2132      	movs	r1, #50	; 0x32
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f008 fdef 	bl	800a920 <sniprintf>
	BSP_LCD_DisplayStringAt(0, 200, (uint8_t *)text, CENTER_MODE);
 8001d42:	463a      	mov	r2, r7
 8001d44:	2301      	movs	r3, #1
 8001d46:	21c8      	movs	r1, #200	; 0xc8
 8001d48:	2000      	movs	r0, #0
 8001d4a:	f001 fec5 	bl	8003ad8 <BSP_LCD_DisplayStringAt>


	/* Draw the  values of input channel 1 as a curve */
	BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8001d4e:	487b      	ldr	r0, [pc, #492]	; (8001f3c <MEAS_show_data+0x2c0>)
 8001d50:	f001 fe0a 	bl	8003968 <BSP_LCD_SetTextColor>
	data = ADC_samples[MEAS_input_count*0] / f;
 8001d54:	4b7a      	ldr	r3, [pc, #488]	; (8001f40 <MEAS_show_data+0x2c4>)
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d5e:	657b      	str	r3, [r7, #84]	; 0x54
	for (uint32_t i = 1; i < ADC_NUMS; i++){
 8001d60:	2301      	movs	r3, #1
 8001d62:	653b      	str	r3, [r7, #80]	; 0x50
 8001d64:	e033      	b.n	8001dce <MEAS_show_data+0x152>
		data_last = data;
 8001d66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d68:	637b      	str	r3, [r7, #52]	; 0x34
		data = (ADC_samples[MEAS_input_count*i]) / f;
 8001d6a:	4b76      	ldr	r3, [pc, #472]	; (8001f44 <MEAS_show_data+0x2c8>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001d70:	fb02 f303 	mul.w	r3, r2, r3
 8001d74:	4a72      	ldr	r2, [pc, #456]	; (8001f40 <MEAS_show_data+0x2c4>)
 8001d76:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d80:	657b      	str	r3, [r7, #84]	; 0x54
		if (data > Y_OFFSET) { data = Y_OFFSET; }// Limit value, prevent crash
 8001d82:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001d84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d901      	bls.n	8001d8e <MEAS_show_data+0x112>
 8001d8a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d8c:	657b      	str	r3, [r7, #84]	; 0x54
		BSP_LCD_DrawLine(3*(i-1), Y_OFFSET-data_last, 3*i, Y_OFFSET-data);
 8001d8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001d90:	b29b      	uxth	r3, r3
 8001d92:	461a      	mov	r2, r3
 8001d94:	0052      	lsls	r2, r2, #1
 8001d96:	4413      	add	r3, r2
 8001d98:	b29b      	uxth	r3, r3
 8001d9a:	3b03      	subs	r3, #3
 8001d9c:	b298      	uxth	r0, r3
 8001d9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001da0:	b29a      	uxth	r2, r3
 8001da2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001da4:	b29b      	uxth	r3, r3
 8001da6:	1ad3      	subs	r3, r2, r3
 8001da8:	b299      	uxth	r1, r3
 8001daa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	461a      	mov	r2, r3
 8001db0:	0052      	lsls	r2, r2, #1
 8001db2:	4413      	add	r3, r2
 8001db4:	b29c      	uxth	r4, r3
 8001db6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	b29b      	uxth	r3, r3
 8001dc2:	4622      	mov	r2, r4
 8001dc4:	f001 ff46 	bl	8003c54 <BSP_LCD_DrawLine>
	for (uint32_t i = 1; i < ADC_NUMS; i++){
 8001dc8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001dca:	3301      	adds	r3, #1
 8001dcc:	653b      	str	r3, [r7, #80]	; 0x50
 8001dce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001dd0:	2b3f      	cmp	r3, #63	; 0x3f
 8001dd2:	d9c8      	bls.n	8001d66 <MEAS_show_data+0xea>
	}
	/* Draw the  values of input channel 2 (if present) as a curve */
	if (MEAS_input_count == 2) {
 8001dd4:	4b5b      	ldr	r3, [pc, #364]	; (8001f44 <MEAS_show_data+0x2c8>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d143      	bne.n	8001e64 <MEAS_show_data+0x1e8>
		BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8001ddc:	485a      	ldr	r0, [pc, #360]	; (8001f48 <MEAS_show_data+0x2cc>)
 8001dde:	f001 fdc3 	bl	8003968 <BSP_LCD_SetTextColor>
		data = ADC_samples[MEAS_input_count*0+1] / f;
 8001de2:	4b57      	ldr	r3, [pc, #348]	; (8001f40 <MEAS_show_data+0x2c4>)
 8001de4:	685a      	ldr	r2, [r3, #4]
 8001de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dec:	657b      	str	r3, [r7, #84]	; 0x54
		for (uint32_t i = 1; i < ADC_NUMS; i++){
 8001dee:	2301      	movs	r3, #1
 8001df0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001df2:	e034      	b.n	8001e5e <MEAS_show_data+0x1e2>
			data_last = data;
 8001df4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001df6:	637b      	str	r3, [r7, #52]	; 0x34
			data = (ADC_samples[MEAS_input_count*i+1]) / f;
 8001df8:	4b52      	ldr	r3, [pc, #328]	; (8001f44 <MEAS_show_data+0x2c8>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001dfe:	fb02 f303 	mul.w	r3, r2, r3
 8001e02:	3301      	adds	r3, #1
 8001e04:	4a4e      	ldr	r2, [pc, #312]	; (8001f40 <MEAS_show_data+0x2c4>)
 8001e06:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e10:	657b      	str	r3, [r7, #84]	; 0x54
			if (data > Y_OFFSET) { data = Y_OFFSET; }// Limit value, prevent crash
 8001e12:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001e14:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d901      	bls.n	8001e1e <MEAS_show_data+0x1a2>
 8001e1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e1c:	657b      	str	r3, [r7, #84]	; 0x54
			BSP_LCD_DrawLine(3*(i-1), Y_OFFSET-data_last, 3*i, Y_OFFSET-data);
 8001e1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	461a      	mov	r2, r3
 8001e24:	0052      	lsls	r2, r2, #1
 8001e26:	4413      	add	r3, r2
 8001e28:	b29b      	uxth	r3, r3
 8001e2a:	3b03      	subs	r3, #3
 8001e2c:	b298      	uxth	r0, r3
 8001e2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e30:	b29a      	uxth	r2, r3
 8001e32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	b299      	uxth	r1, r3
 8001e3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e3c:	b29b      	uxth	r3, r3
 8001e3e:	461a      	mov	r2, r3
 8001e40:	0052      	lsls	r2, r2, #1
 8001e42:	4413      	add	r3, r2
 8001e44:	b29c      	uxth	r4, r3
 8001e46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	b29b      	uxth	r3, r3
 8001e52:	4622      	mov	r2, r4
 8001e54:	f001 fefe 	bl	8003c54 <BSP_LCD_DrawLine>
		for (uint32_t i = 1; i < ADC_NUMS; i++){
 8001e58:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001e5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001e60:	2b3f      	cmp	r3, #63	; 0x3f
 8001e62:	d9c7      	bls.n	8001df4 <MEAS_show_data+0x178>
		}
	}

	BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8001e64:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 8001e68:	f001 fd7e 	bl	8003968 <BSP_LCD_SetTextColor>
	data = testOutput[0] / (f*9);
 8001e6c:	4b37      	ldr	r3, [pc, #220]	; (8001f4c <MEAS_show_data+0x2d0>)
 8001e6e:	edd3 6a00 	vldr	s13, [r3]
 8001e72:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e74:	4613      	mov	r3, r2
 8001e76:	00db      	lsls	r3, r3, #3
 8001e78:	4413      	add	r3, r2
 8001e7a:	ee07 3a90 	vmov	s15, r3
 8001e7e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e86:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e8a:	ee17 3a90 	vmov	r3, s15
 8001e8e:	657b      	str	r3, [r7, #84]	; 0x54
	for (uint32_t i = 1; i < ADC_NUMS; i++){
 8001e90:	2301      	movs	r3, #1
 8001e92:	64bb      	str	r3, [r7, #72]	; 0x48
 8001e94:	e03c      	b.n	8001f10 <MEAS_show_data+0x294>
		data_last = data;
 8001e96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001e98:	637b      	str	r3, [r7, #52]	; 0x34
		data = (testOutput[i]) / (f*9);
 8001e9a:	4a2c      	ldr	r2, [pc, #176]	; (8001f4c <MEAS_show_data+0x2d0>)
 8001e9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	4413      	add	r3, r2
 8001ea2:	edd3 6a00 	vldr	s13, [r3]
 8001ea6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001ea8:	4613      	mov	r3, r2
 8001eaa:	00db      	lsls	r3, r3, #3
 8001eac:	4413      	add	r3, r2
 8001eae:	ee07 3a90 	vmov	s15, r3
 8001eb2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001eb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001eba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ebe:	ee17 3a90 	vmov	r3, s15
 8001ec2:	657b      	str	r3, [r7, #84]	; 0x54
		if (data > Y_OFFSET) { data = Y_OFFSET; } // Limit value, prevent crash
 8001ec4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001ec6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d901      	bls.n	8001ed0 <MEAS_show_data+0x254>
 8001ecc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ece:	657b      	str	r3, [r7, #84]	; 0x54
		BSP_LCD_DrawLine(3*(i-1), Y_OFFSET-data_last, 3*i, Y_OFFSET-data);
 8001ed0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	0052      	lsls	r2, r2, #1
 8001ed8:	4413      	add	r3, r2
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	3b03      	subs	r3, #3
 8001ede:	b298      	uxth	r0, r3
 8001ee0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	b299      	uxth	r1, r3
 8001eec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	0052      	lsls	r2, r2, #1
 8001ef4:	4413      	add	r3, r2
 8001ef6:	b29c      	uxth	r4, r3
 8001ef8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001efa:	b29a      	uxth	r2, r3
 8001efc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001efe:	b29b      	uxth	r3, r3
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	4622      	mov	r2, r4
 8001f06:	f001 fea5 	bl	8003c54 <BSP_LCD_DrawLine>
	for (uint32_t i = 1; i < ADC_NUMS; i++){
 8001f0a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f0c:	3301      	adds	r3, #1
 8001f0e:	64bb      	str	r3, [r7, #72]	; 0x48
 8001f10:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f12:	2b3f      	cmp	r3, #63	; 0x3f
 8001f14:	d9bf      	bls.n	8001e96 <MEAS_show_data+0x21a>
	}



}
 8001f16:	bf00      	nop
 8001f18:	bf00      	nop
 8001f1a:	375c      	adds	r7, #92	; 0x5c
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd90      	pop	{r4, r7, pc}
 8001f20:	2000031c 	.word	0x2000031c
 8001f24:	200000b0 	.word	0x200000b0
 8001f28:	0800df30 	.word	0x0800df30
 8001f2c:	20000858 	.word	0x20000858
 8001f30:	0800df44 	.word	0x0800df44
 8001f34:	0800df5c 	.word	0x0800df5c
 8001f38:	0800df6c 	.word	0x0800df6c
 8001f3c:	ff0000ff 	.word	0xff0000ff
 8001f40:	2000042c 	.word	0x2000042c
 8001f44:	20000000 	.word	0x20000000
 8001f48:	ffff0000 	.word	0xffff0000
 8001f4c:	20000320 	.word	0x20000320

08001f50 <MENU_draw>:
 * Each menu entry has two lines.
 * Text and background colors are applied.
 * @n These attributes are defined in the variable MENU_draw[].
 *****************************************************************************/
void MENU_draw(void)
{
 8001f50:	b590      	push	{r4, r7, lr}
 8001f52:	b087      	sub	sp, #28
 8001f54:	af00      	add	r7, sp, #0
	BSP_LCD_SetFont(MENU_FONT);
 8001f56:	4841      	ldr	r0, [pc, #260]	; (800205c <MENU_draw+0x10c>)
 8001f58:	f001 fd38 	bl	80039cc <BSP_LCD_SetFont>
	uint32_t x, y, m, w, h;
	y = MENU_Y;
 8001f5c:	f001 fc84 	bl	8003868 <BSP_LCD_GetYSize>
 8001f60:	4603      	mov	r3, r0
 8001f62:	3b28      	subs	r3, #40	; 0x28
 8001f64:	613b      	str	r3, [r7, #16]
	m = MENU_MARGIN;
 8001f66:	2304      	movs	r3, #4
 8001f68:	60fb      	str	r3, [r7, #12]
	w = BSP_LCD_GetXSize()/MENU_ENTRY_COUNT;
 8001f6a:	f001 fc71 	bl	8003850 <BSP_LCD_GetXSize>
 8001f6e:	60b8      	str	r0, [r7, #8]
	h = MENU_HEIGHT;
 8001f70:	2328      	movs	r3, #40	; 0x28
 8001f72:	607b      	str	r3, [r7, #4]
	for (uint32_t i = 0; i < MENU_ENTRY_COUNT; i++) {
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]
 8001f78:	e068      	b.n	800204c <MENU_draw+0xfc>
		x = i*w;
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	68ba      	ldr	r2, [r7, #8]
 8001f7e:	fb02 f303 	mul.w	r3, r2, r3
 8001f82:	603b      	str	r3, [r7, #0]
		BSP_LCD_SetTextColor(MENU_entry[i].back_color);
 8001f84:	4936      	ldr	r1, [pc, #216]	; (8002060 <MENU_draw+0x110>)
 8001f86:	697a      	ldr	r2, [r7, #20]
 8001f88:	4613      	mov	r3, r2
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	4413      	add	r3, r2
 8001f8e:	00db      	lsls	r3, r3, #3
 8001f90:	440b      	add	r3, r1
 8001f92:	3324      	adds	r3, #36	; 0x24
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4618      	mov	r0, r3
 8001f98:	f001 fce6 	bl	8003968 <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(x+m, y+m, w-2*m, h-2*m);
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	b29a      	uxth	r2, r3
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	b29b      	uxth	r3, r3
 8001fa4:	4413      	add	r3, r2
 8001fa6:	b298      	uxth	r0, r3
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	b29a      	uxth	r2, r3
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	4413      	add	r3, r2
 8001fb2:	b299      	uxth	r1, r3
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	b29b      	uxth	r3, r3
 8001fbc:	005b      	lsls	r3, r3, #1
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	b29c      	uxth	r4, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	005b      	lsls	r3, r3, #1
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	1ad3      	subs	r3, r2, r3
 8001fd2:	b29b      	uxth	r3, r3
 8001fd4:	4622      	mov	r2, r4
 8001fd6:	f001 ff07 	bl	8003de8 <BSP_LCD_FillRect>
		BSP_LCD_SetBackColor(MENU_entry[i].back_color);
 8001fda:	4921      	ldr	r1, [pc, #132]	; (8002060 <MENU_draw+0x110>)
 8001fdc:	697a      	ldr	r2, [r7, #20]
 8001fde:	4613      	mov	r3, r2
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	4413      	add	r3, r2
 8001fe4:	00db      	lsls	r3, r3, #3
 8001fe6:	440b      	add	r3, r1
 8001fe8:	3324      	adds	r3, #36	; 0x24
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4618      	mov	r0, r3
 8001fee:	f001 fcd3 	bl	8003998 <BSP_LCD_SetBackColor>
		BSP_LCD_SetTextColor(MENU_entry[i].text_color);
 8001ff2:	491b      	ldr	r1, [pc, #108]	; (8002060 <MENU_draw+0x110>)
 8001ff4:	697a      	ldr	r2, [r7, #20]
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	4413      	add	r3, r2
 8001ffc:	00db      	lsls	r3, r3, #3
 8001ffe:	440b      	add	r3, r1
 8002000:	3320      	adds	r3, #32
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4618      	mov	r0, r3
 8002006:	f001 fcaf 	bl	8003968 <BSP_LCD_SetTextColor>
		BSP_LCD_DisplayStringAt(x+3*m, y+3*m,(uint8_t *)MENU_entry[i].line1, CENTER_MODE);
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	b29b      	uxth	r3, r3
 800200e:	461a      	mov	r2, r3
 8002010:	0052      	lsls	r2, r2, #1
 8002012:	4413      	add	r3, r2
 8002014:	b29a      	uxth	r2, r3
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	b29b      	uxth	r3, r3
 800201a:	4413      	add	r3, r2
 800201c:	b298      	uxth	r0, r3
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	b29b      	uxth	r3, r3
 8002022:	461a      	mov	r2, r3
 8002024:	0052      	lsls	r2, r2, #1
 8002026:	4413      	add	r3, r2
 8002028:	b29a      	uxth	r2, r3
 800202a:	693b      	ldr	r3, [r7, #16]
 800202c:	b29b      	uxth	r3, r3
 800202e:	4413      	add	r3, r2
 8002030:	b299      	uxth	r1, r3
 8002032:	697a      	ldr	r2, [r7, #20]
 8002034:	4613      	mov	r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	4a08      	ldr	r2, [pc, #32]	; (8002060 <MENU_draw+0x110>)
 800203e:	441a      	add	r2, r3
 8002040:	2301      	movs	r3, #1
 8002042:	f001 fd49 	bl	8003ad8 <BSP_LCD_DisplayStringAt>
	for (uint32_t i = 0; i < MENU_ENTRY_COUNT; i++) {
 8002046:	697b      	ldr	r3, [r7, #20]
 8002048:	3301      	adds	r3, #1
 800204a:	617b      	str	r3, [r7, #20]
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d093      	beq.n	8001f7a <MENU_draw+0x2a>
//		BSP_LCD_DisplayStringAt(x+3*m, y+h/2,(uint8_t *)MENU_entry[i].line2, LEFT_MODE);
	}
}
 8002052:	bf00      	nop
 8002054:	bf00      	nop
 8002056:	371c      	adds	r7, #28
 8002058:	46bd      	mov	sp, r7
 800205a:	bd90      	pop	{r4, r7, pc}
 800205c:	200000b8 	.word	0x200000b8
 8002060:	20000008 	.word	0x20000008

08002064 <MENU_hint>:
/** ***************************************************************************
 * @brief Shows a hint at startup.
 *
 *****************************************************************************/
void MENU_hint(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	af00      	add	r7, sp, #0
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8002068:	f04f 30ff 	mov.w	r0, #4294967295
 800206c:	f001 fc94 	bl	8003998 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8002070:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8002074:	f001 fc78 	bl	8003968 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font24);
 8002078:	480c      	ldr	r0, [pc, #48]	; (80020ac <MENU_hint+0x48>)
 800207a:	f001 fca7 	bl	80039cc <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(5,10, (uint8_t *)"Doppler Radar", CENTER_MODE);
 800207e:	2301      	movs	r3, #1
 8002080:	4a0b      	ldr	r2, [pc, #44]	; (80020b0 <MENU_hint+0x4c>)
 8002082:	210a      	movs	r1, #10
 8002084:	2005      	movs	r0, #5
 8002086:	f001 fd27 	bl	8003ad8 <BSP_LCD_DisplayStringAt>
	BSP_LCD_SetFont(&Font16);
 800208a:	480a      	ldr	r0, [pc, #40]	; (80020b4 <MENU_hint+0x50>)
 800208c:	f001 fc9e 	bl	80039cc <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(5, 60, (uint8_t *)"Press \"start\" button", LEFT_MODE);
 8002090:	2303      	movs	r3, #3
 8002092:	4a09      	ldr	r2, [pc, #36]	; (80020b8 <MENU_hint+0x54>)
 8002094:	213c      	movs	r1, #60	; 0x3c
 8002096:	2005      	movs	r0, #5
 8002098:	f001 fd1e 	bl	8003ad8 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(5, 80, (uint8_t *)"to start measurement", LEFT_MODE);
 800209c:	2303      	movs	r3, #3
 800209e:	4a07      	ldr	r2, [pc, #28]	; (80020bc <MENU_hint+0x58>)
 80020a0:	2150      	movs	r1, #80	; 0x50
 80020a2:	2005      	movs	r0, #5
 80020a4:	f001 fd18 	bl	8003ad8 <BSP_LCD_DisplayStringAt>
//	BSP_LCD_DisplayStringAt(5, 110, (uint8_t *)"Switch DAC on/off", LEFT_MODE);
//	BSP_LCD_DisplayStringAt(5, 130, (uint8_t *)"with blue pushbutton", LEFT_MODE);
//	BSP_LCD_DisplayStringAt(5, 160, (uint8_t *)"(c) hhrt@zhaw.ch", LEFT_MODE);
//	BSP_LCD_DisplayStringAt(5, 160, (uint8_t *)"Version 27.09.2022", LEFT_MODE);
}
 80020a8:	bf00      	nop
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	200000a8 	.word	0x200000a8
 80020b0:	0800df84 	.word	0x0800df84
 80020b4:	200000b0 	.word	0x200000b0
 80020b8:	0800df94 	.word	0x0800df94
 80020bc:	0800dfac 	.word	0x0800dfac

080020c0 <MENU_get_transition>:
 * MENU_transition is used as a flag.
 * When the value is read by calling MENU_get_transition()
 * this flag is cleared, respectively set to MENU_NONE.
 *****************************************************************************/
MENU_item_t MENU_get_transition(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b083      	sub	sp, #12
 80020c4:	af00      	add	r7, sp, #0
	MENU_item_t item = MENU_transition;
 80020c6:	4b06      	ldr	r3, [pc, #24]	; (80020e0 <MENU_get_transition+0x20>)
 80020c8:	781b      	ldrb	r3, [r3, #0]
 80020ca:	71fb      	strb	r3, [r7, #7]
	MENU_transition = MENU_NONE;
 80020cc:	4b04      	ldr	r3, [pc, #16]	; (80020e0 <MENU_get_transition+0x20>)
 80020ce:	2206      	movs	r2, #6
 80020d0:	701a      	strb	r2, [r3, #0]
	return item;
 80020d2:	79fb      	ldrb	r3, [r7, #7]
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	370c      	adds	r7, #12
 80020d8:	46bd      	mov	sp, r7
 80020da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020de:	4770      	bx	lr
 80020e0:	20000004 	.word	0x20000004

080020e4 <MENU_check_transition>:
 * @note  Evalboard revision E (blue PCB) has an inverted y-axis
 * in the touch controller compared to the display.
 * Uncomment or comment the <b>\#define EVAL_REV_E</b> in main.h accordingly.
 *****************************************************************************/
void MENU_check_transition(void)
{
 80020e4:	b598      	push	{r3, r4, r7, lr}
 80020e6:	af00      	add	r7, sp, #0
	static MENU_item_t item_old = MENU_NONE;
	static MENU_item_t item_new = MENU_NONE;
	static TS_StateTypeDef  TS_State;	// State of the touch controller
	BSP_TS_GetState(&TS_State);			// Get the state
 80020e8:	482e      	ldr	r0, [pc, #184]	; (80021a4 <MENU_check_transition+0xc0>)
 80020ea:	f002 fb27 	bl	800473c <BSP_TS_GetState>


// Evalboard revision E (blue) has an inverted y-axis in the touch controller
#ifdef EVAL_REV_E
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
 80020ee:	f001 fbbb 	bl	8003868 <BSP_LCD_GetYSize>
 80020f2:	4603      	mov	r3, r0
 80020f4:	b29a      	uxth	r2, r3
 80020f6:	4b2b      	ldr	r3, [pc, #172]	; (80021a4 <MENU_check_transition+0xc0>)
 80020f8:	889b      	ldrh	r3, [r3, #4]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	b29a      	uxth	r2, r3
 80020fe:	4b29      	ldr	r3, [pc, #164]	; (80021a4 <MENU_check_transition+0xc0>)
 8002100:	809a      	strh	r2, [r3, #4]
#endif
	// Invert x- and y-axis if LCD ist flipped
#ifdef FLIPPED_LCD
	TS_State.X = BSP_LCD_GetXSize() - TS_State.X;	// Invert the x-axis
 8002102:	f001 fba5 	bl	8003850 <BSP_LCD_GetXSize>
 8002106:	4603      	mov	r3, r0
 8002108:	b29a      	uxth	r2, r3
 800210a:	4b26      	ldr	r3, [pc, #152]	; (80021a4 <MENU_check_transition+0xc0>)
 800210c:	885b      	ldrh	r3, [r3, #2]
 800210e:	1ad3      	subs	r3, r2, r3
 8002110:	b29a      	uxth	r2, r3
 8002112:	4b24      	ldr	r3, [pc, #144]	; (80021a4 <MENU_check_transition+0xc0>)
 8002114:	805a      	strh	r2, [r3, #2]
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
 8002116:	f001 fba7 	bl	8003868 <BSP_LCD_GetYSize>
 800211a:	4603      	mov	r3, r0
 800211c:	b29a      	uxth	r2, r3
 800211e:	4b21      	ldr	r3, [pc, #132]	; (80021a4 <MENU_check_transition+0xc0>)
 8002120:	889b      	ldrh	r3, [r3, #4]
 8002122:	1ad3      	subs	r3, r2, r3
 8002124:	b29a      	uxth	r2, r3
 8002126:	4b1f      	ldr	r3, [pc, #124]	; (80021a4 <MENU_check_transition+0xc0>)
 8002128:	809a      	strh	r2, [r3, #4]
	TS_State.Y = BSP_LCD_GetYSize() - TS_State.Y;	// Invert the y-axis
#endif
#ifdef EVAL_REV_E
#endif
*/
	if (TS_State.TouchDetected) {		// If a touch was detected
 800212a:	4b1e      	ldr	r3, [pc, #120]	; (80021a4 <MENU_check_transition+0xc0>)
 800212c:	881b      	ldrh	r3, [r3, #0]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d035      	beq.n	800219e <MENU_check_transition+0xba>
		/* Do only if last transition not pending anymore */
		if (MENU_NONE == MENU_transition) {
 8002132:	4b1d      	ldr	r3, [pc, #116]	; (80021a8 <MENU_check_transition+0xc4>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	2b06      	cmp	r3, #6
 8002138:	d131      	bne.n	800219e <MENU_check_transition+0xba>
			item_old = item_new;		// Store old item
 800213a:	4b1c      	ldr	r3, [pc, #112]	; (80021ac <MENU_check_transition+0xc8>)
 800213c:	781a      	ldrb	r2, [r3, #0]
 800213e:	4b1c      	ldr	r3, [pc, #112]	; (80021b0 <MENU_check_transition+0xcc>)
 8002140:	701a      	strb	r2, [r3, #0]
			/* If touched within the menu bar? */
			if ((MENU_Y < TS_State.Y) && (MENU_Y+MENU_HEIGHT > TS_State.Y)) {
 8002142:	f001 fb91 	bl	8003868 <BSP_LCD_GetYSize>
 8002146:	4603      	mov	r3, r0
 8002148:	3b28      	subs	r3, #40	; 0x28
 800214a:	4a16      	ldr	r2, [pc, #88]	; (80021a4 <MENU_check_transition+0xc0>)
 800214c:	8892      	ldrh	r2, [r2, #4]
 800214e:	4293      	cmp	r3, r2
 8002150:	d225      	bcs.n	800219e <MENU_check_transition+0xba>
 8002152:	f001 fb89 	bl	8003868 <BSP_LCD_GetYSize>
 8002156:	4603      	mov	r3, r0
 8002158:	4a12      	ldr	r2, [pc, #72]	; (80021a4 <MENU_check_transition+0xc0>)
 800215a:	8892      	ldrh	r2, [r2, #4]
 800215c:	4293      	cmp	r3, r2
 800215e:	d91e      	bls.n	800219e <MENU_check_transition+0xba>
				item_new = TS_State.X	// Calculate new item
 8002160:	4b10      	ldr	r3, [pc, #64]	; (80021a4 <MENU_check_transition+0xc0>)
 8002162:	885b      	ldrh	r3, [r3, #2]
 8002164:	461c      	mov	r4, r3
						/ (BSP_LCD_GetXSize()/MENU_ENTRY_COUNT);
 8002166:	f001 fb73 	bl	8003850 <BSP_LCD_GetXSize>
 800216a:	4603      	mov	r3, r0
 800216c:	fbb4 f3f3 	udiv	r3, r4, r3
 8002170:	b2da      	uxtb	r2, r3
				item_new = TS_State.X	// Calculate new item
 8002172:	4b0e      	ldr	r3, [pc, #56]	; (80021ac <MENU_check_transition+0xc8>)
 8002174:	701a      	strb	r2, [r3, #0]
				if ((0 > item_new) || (MENU_ENTRY_COUNT <= item_new)) {
 8002176:	4b0d      	ldr	r3, [pc, #52]	; (80021ac <MENU_check_transition+0xc8>)
 8002178:	781b      	ldrb	r3, [r3, #0]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d002      	beq.n	8002184 <MENU_check_transition+0xa0>
					item_new = MENU_NONE;	// Out of bounds
 800217e:	4b0b      	ldr	r3, [pc, #44]	; (80021ac <MENU_check_transition+0xc8>)
 8002180:	2206      	movs	r2, #6
 8002182:	701a      	strb	r2, [r3, #0]
				}
				if (item_new == item_old) {	// 2 times the same menu item
 8002184:	4b09      	ldr	r3, [pc, #36]	; (80021ac <MENU_check_transition+0xc8>)
 8002186:	781a      	ldrb	r2, [r3, #0]
 8002188:	4b09      	ldr	r3, [pc, #36]	; (80021b0 <MENU_check_transition+0xcc>)
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	429a      	cmp	r2, r3
 800218e:	d106      	bne.n	800219e <MENU_check_transition+0xba>
					item_new = MENU_NONE;
 8002190:	4b06      	ldr	r3, [pc, #24]	; (80021ac <MENU_check_transition+0xc8>)
 8002192:	2206      	movs	r2, #6
 8002194:	701a      	strb	r2, [r3, #0]
					MENU_transition = item_old;
 8002196:	4b06      	ldr	r3, [pc, #24]	; (80021b0 <MENU_check_transition+0xcc>)
 8002198:	781a      	ldrb	r2, [r3, #0]
 800219a:	4b03      	ldr	r3, [pc, #12]	; (80021a8 <MENU_check_transition+0xc4>)
 800219c:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
}
 800219e:	bf00      	nop
 80021a0:	bd98      	pop	{r3, r4, r7, pc}
 80021a2:	bf00      	nop
 80021a4:	20000830 	.word	0x20000830
 80021a8:	20000004 	.word	0x20000004
 80021ac:	20000030 	.word	0x20000030
 80021b0:	20000031 	.word	0x20000031

080021b4 <EXTI15_10_IRQHandler>:
 *
 * The touchscreen interrupt is connected to PA15.
 * @n The interrupt handler for external line 15 to 10 is called.
 *****************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR15) {		// Check if interrupt on touchscreen
 80021b8:	4b0e      	ldr	r3, [pc, #56]	; (80021f4 <EXTI15_10_IRQHandler+0x40>)
 80021ba:	695b      	ldr	r3, [r3, #20]
 80021bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d014      	beq.n	80021ee <EXTI15_10_IRQHandler+0x3a>
		EXTI->PR |= EXTI_PR_PR15;		// Clear pending interrupt on line 15
 80021c4:	4b0b      	ldr	r3, [pc, #44]	; (80021f4 <EXTI15_10_IRQHandler+0x40>)
 80021c6:	695b      	ldr	r3, [r3, #20]
 80021c8:	4a0a      	ldr	r2, [pc, #40]	; (80021f4 <EXTI15_10_IRQHandler+0x40>)
 80021ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021ce:	6153      	str	r3, [r2, #20]
		if (BSP_TS_ITGetStatus()) {		// Get interrupt status
 80021d0:	f002 faa8 	bl	8004724 <BSP_TS_ITGetStatus>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <EXTI15_10_IRQHandler+0x2e>
			BSP_TS_ITClear();				// Clear touchscreen controller int.
 80021da:	f002 fb61 	bl	80048a0 <BSP_TS_ITClear>
			MENU_check_transition();
 80021de:	f7ff ff81 	bl	80020e4 <MENU_check_transition>
		}
		EXTI->PR |= EXTI_PR_PR15;		// Clear pending interrupt on line 15
 80021e2:	4b04      	ldr	r3, [pc, #16]	; (80021f4 <EXTI15_10_IRQHandler+0x40>)
 80021e4:	695b      	ldr	r3, [r3, #20]
 80021e6:	4a03      	ldr	r2, [pc, #12]	; (80021f4 <EXTI15_10_IRQHandler+0x40>)
 80021e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021ec:	6153      	str	r3, [r2, #20]
	}
}
 80021ee:	bf00      	nop
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	40013c00 	.word	0x40013c00

080021f8 <__NVIC_EnableIRQ>:
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	4603      	mov	r3, r0
 8002200:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002206:	2b00      	cmp	r3, #0
 8002208:	db0b      	blt.n	8002222 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800220a:	79fb      	ldrb	r3, [r7, #7]
 800220c:	f003 021f 	and.w	r2, r3, #31
 8002210:	4907      	ldr	r1, [pc, #28]	; (8002230 <__NVIC_EnableIRQ+0x38>)
 8002212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002216:	095b      	lsrs	r3, r3, #5
 8002218:	2001      	movs	r0, #1
 800221a:	fa00 f202 	lsl.w	r2, r0, r2
 800221e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002222:	bf00      	nop
 8002224:	370c      	adds	r7, #12
 8002226:	46bd      	mov	sp, r7
 8002228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222c:	4770      	bx	lr
 800222e:	bf00      	nop
 8002230:	e000e100 	.word	0xe000e100

08002234 <__NVIC_ClearPendingIRQ>:
{
 8002234:	b480      	push	{r7}
 8002236:	b083      	sub	sp, #12
 8002238:	af00      	add	r7, sp, #0
 800223a:	4603      	mov	r3, r0
 800223c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800223e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002242:	2b00      	cmp	r3, #0
 8002244:	db0c      	blt.n	8002260 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002246:	79fb      	ldrb	r3, [r7, #7]
 8002248:	f003 021f 	and.w	r2, r3, #31
 800224c:	4907      	ldr	r1, [pc, #28]	; (800226c <__NVIC_ClearPendingIRQ+0x38>)
 800224e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002252:	095b      	lsrs	r3, r3, #5
 8002254:	2001      	movs	r0, #1
 8002256:	fa00 f202 	lsl.w	r2, r0, r2
 800225a:	3360      	adds	r3, #96	; 0x60
 800225c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002260:	bf00      	nop
 8002262:	370c      	adds	r7, #12
 8002264:	46bd      	mov	sp, r7
 8002266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226a:	4770      	bx	lr
 800226c:	e000e100 	.word	0xe000e100

08002270 <PB_init>:
 * @brief Configure the GPIO for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_init(void)
{
 8002270:	b480      	push	{r7}
 8002272:	b083      	sub	sp, #12
 8002274:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();		// Enable Clock for GPIO port A
 8002276:	2300      	movs	r3, #0
 8002278:	607b      	str	r3, [r7, #4]
 800227a:	4b0b      	ldr	r3, [pc, #44]	; (80022a8 <PB_init+0x38>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800227e:	4a0a      	ldr	r2, [pc, #40]	; (80022a8 <PB_init+0x38>)
 8002280:	f043 0301 	orr.w	r3, r3, #1
 8002284:	6313      	str	r3, [r2, #48]	; 0x30
 8002286:	4b08      	ldr	r3, [pc, #32]	; (80022a8 <PB_init+0x38>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228a:	f003 0301 	and.w	r3, r3, #1
 800228e:	607b      	str	r3, [r7, #4]
 8002290:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER |= (0u << GPIO_MODER_MODER0_Pos);	// Pin 0 of port A = input
 8002292:	4b06      	ldr	r3, [pc, #24]	; (80022ac <PB_init+0x3c>)
 8002294:	4a05      	ldr	r2, [pc, #20]	; (80022ac <PB_init+0x3c>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	6013      	str	r3, [r2, #0]
}
 800229a:	bf00      	nop
 800229c:	370c      	adds	r7, #12
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	40023800 	.word	0x40023800
 80022ac:	40020000 	.word	0x40020000

080022b0 <PB_enableIRQ>:
 * @brief Configure interrupt on rising edge for the USER pushbutton
 *
 * The USER pushbutton is connected to PA0.
 *****************************************************************************/
void PB_enableIRQ(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
	__HAL_RCC_SYSCFG_CLK_ENABLE();		// Enable Clock for system config
 80022b6:	2300      	movs	r3, #0
 80022b8:	607b      	str	r3, [r7, #4]
 80022ba:	4b13      	ldr	r3, [pc, #76]	; (8002308 <PB_enableIRQ+0x58>)
 80022bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022be:	4a12      	ldr	r2, [pc, #72]	; (8002308 <PB_enableIRQ+0x58>)
 80022c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022c4:	6453      	str	r3, [r2, #68]	; 0x44
 80022c6:	4b10      	ldr	r3, [pc, #64]	; (8002308 <PB_enableIRQ+0x58>)
 80022c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022ce:	607b      	str	r3, [r7, #4]
 80022d0:	687b      	ldr	r3, [r7, #4]
	SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI0_PA;	// EXTI multiplexer
 80022d2:	4b0e      	ldr	r3, [pc, #56]	; (800230c <PB_enableIRQ+0x5c>)
 80022d4:	4a0d      	ldr	r2, [pc, #52]	; (800230c <PB_enableIRQ+0x5c>)
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	6093      	str	r3, [r2, #8]
	EXTI->RTSR |= EXTI_RTSR_TR0;		// Rising Trigger Select on int. line 0
 80022da:	4b0d      	ldr	r3, [pc, #52]	; (8002310 <PB_enableIRQ+0x60>)
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	4a0c      	ldr	r2, [pc, #48]	; (8002310 <PB_enableIRQ+0x60>)
 80022e0:	f043 0301 	orr.w	r3, r3, #1
 80022e4:	6093      	str	r3, [r2, #8]
	EXTI->IMR |= EXTI_IMR_MR0;			// Interrupt Mask enable on int. line 0
 80022e6:	4b0a      	ldr	r3, [pc, #40]	; (8002310 <PB_enableIRQ+0x60>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a09      	ldr	r2, [pc, #36]	; (8002310 <PB_enableIRQ+0x60>)
 80022ec:	f043 0301 	orr.w	r3, r3, #1
 80022f0:	6013      	str	r3, [r2, #0]
	NVIC_ClearPendingIRQ(EXTI0_IRQn);	// Clear pending interrupt on line 0
 80022f2:	2006      	movs	r0, #6
 80022f4:	f7ff ff9e 	bl	8002234 <__NVIC_ClearPendingIRQ>
	NVIC_EnableIRQ(EXTI0_IRQn);			// Enable interrupt line 0 in the NVIC
 80022f8:	2006      	movs	r0, #6
 80022fa:	f7ff ff7d 	bl	80021f8 <__NVIC_EnableIRQ>
}
 80022fe:	bf00      	nop
 8002300:	3708      	adds	r7, #8
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	40023800 	.word	0x40023800
 800230c:	40013800 	.word	0x40013800
 8002310:	40013c00 	.word	0x40013c00

08002314 <PB_pressed>:
 * @brief Was the pushbutton pressed?
 *
 * @return true if pushbutton was pressed
 *****************************************************************************/
bool PB_pressed(void)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
	bool pressed = PB_pressed_flag;		// Read/store value of flag
 800231a:	4b06      	ldr	r3, [pc, #24]	; (8002334 <PB_pressed+0x20>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	71fb      	strb	r3, [r7, #7]
	PB_pressed_flag = false;			// Reset flag
 8002320:	4b04      	ldr	r3, [pc, #16]	; (8002334 <PB_pressed+0x20>)
 8002322:	2200      	movs	r2, #0
 8002324:	701a      	strb	r2, [r3, #0]
	return pressed;
 8002326:	79fb      	ldrb	r3, [r7, #7]
}
 8002328:	4618      	mov	r0, r3
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr
 8002334:	20000838 	.word	0x20000838

08002338 <EXTI0_IRQHandler>:
 *
 * The interrupt handler for external line 0 is called.
 * @n The USER pushbutton is connected to PA0.
 *****************************************************************************/
void EXTI0_IRQHandler(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
	if (EXTI->PR & EXTI_PR_PR0) {		// Check if interrupt on line 0
 800233c:	4b09      	ldr	r3, [pc, #36]	; (8002364 <EXTI0_IRQHandler+0x2c>)
 800233e:	695b      	ldr	r3, [r3, #20]
 8002340:	f003 0301 	and.w	r3, r3, #1
 8002344:	2b00      	cmp	r3, #0
 8002346:	d008      	beq.n	800235a <EXTI0_IRQHandler+0x22>
		EXTI->PR |= EXTI_PR_PR0;		// Clear pending interrupt on line 0
 8002348:	4b06      	ldr	r3, [pc, #24]	; (8002364 <EXTI0_IRQHandler+0x2c>)
 800234a:	695b      	ldr	r3, [r3, #20]
 800234c:	4a05      	ldr	r2, [pc, #20]	; (8002364 <EXTI0_IRQHandler+0x2c>)
 800234e:	f043 0301 	orr.w	r3, r3, #1
 8002352:	6153      	str	r3, [r2, #20]
		PB_pressed_flag = true;			// Set flag
 8002354:	4b04      	ldr	r3, [pc, #16]	; (8002368 <EXTI0_IRQHandler+0x30>)
 8002356:	2201      	movs	r2, #1
 8002358:	701a      	strb	r2, [r3, #0]
	}
}
 800235a:	bf00      	nop
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr
 8002364:	40013c00 	.word	0x40013c00
 8002368:	20000838 	.word	0x20000838

0800236c <complex_fft>:
float32_t max_value;
uint32_t max_index; // index at max value
extern float32_t HighVelocity = 0.0; // stores the highest Velocity

// Functions
void complex_fft(float32_t fft_input[]) {
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]

    // Initialize the FFT instance
    arm_cfft_init_f32(&fftInstance, FFT_SIZE);
 8002374:	2140      	movs	r1, #64	; 0x40
 8002376:	4806      	ldr	r0, [pc, #24]	; (8002390 <complex_fft+0x24>)
 8002378:	f7fe feb2 	bl	80010e0 <arm_cfft_init_f32>

    // Perform the FFT, 0 indicates forward FFT, 1 enables bit reversal of output
    arm_cfft_f32(&fftInstance, cfft_inout, 0, 1);
 800237c:	2301      	movs	r3, #1
 800237e:	2200      	movs	r2, #0
 8002380:	4904      	ldr	r1, [pc, #16]	; (8002394 <complex_fft+0x28>)
 8002382:	4803      	ldr	r0, [pc, #12]	; (8002390 <complex_fft+0x24>)
 8002384:	f006 ffa8 	bl	80092d8 <arm_cfft_f32>

}
 8002388:	bf00      	nop
 800238a:	3708      	adds	r7, #8
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	20000840 	.word	0x20000840
 8002394:	20000630 	.word	0x20000630

08002398 <get_magnitude>:

void get_magnitude(void) {
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0

    // magnitude calculation
    arm_cmplx_mag_f32(cfft_inout, testOutput, FFT_SIZE);
 800239e:	2240      	movs	r2, #64	; 0x40
 80023a0:	4913      	ldr	r1, [pc, #76]	; (80023f0 <get_magnitude+0x58>)
 80023a2:	4814      	ldr	r0, [pc, #80]	; (80023f4 <get_magnitude+0x5c>)
 80023a4:	f007 f812 	bl	80093cc <arm_cmplx_mag_f32>

    // set DC value to 0 because we have an offset of 1.4V
    testOutput[0] = 0;
 80023a8:	4b11      	ldr	r3, [pc, #68]	; (80023f0 <get_magnitude+0x58>)
 80023aa:	f04f 0200 	mov.w	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]

    int size = 64;
 80023b0:	2340      	movs	r3, #64	; 0x40
 80023b2:	60bb      	str	r3, [r7, #8]
    int mean = meanOfArray(testOutput, size);
 80023b4:	68b9      	ldr	r1, [r7, #8]
 80023b6:	480e      	ldr	r0, [pc, #56]	; (80023f0 <get_magnitude+0x58>)
 80023b8:	f000 f8d6 	bl	8002568 <meanOfArray>
 80023bc:	6078      	str	r0, [r7, #4]

    if(mean < THRESHOLD) {
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b59      	cmp	r3, #89	; 0x59
 80023c2:	dc10      	bgt.n	80023e6 <get_magnitude+0x4e>

    	for(int i = 0; i < size; i++) {
 80023c4:	2300      	movs	r3, #0
 80023c6:	60fb      	str	r3, [r7, #12]
 80023c8:	e009      	b.n	80023de <get_magnitude+0x46>
    		testOutput[i] = (float32_t) 0.0;
 80023ca:	4a09      	ldr	r2, [pc, #36]	; (80023f0 <get_magnitude+0x58>)
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	4413      	add	r3, r2
 80023d2:	f04f 0200 	mov.w	r2, #0
 80023d6:	601a      	str	r2, [r3, #0]
    	for(int i = 0; i < size; i++) {
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	3301      	adds	r3, #1
 80023dc:	60fb      	str	r3, [r7, #12]
 80023de:	68fa      	ldr	r2, [r7, #12]
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	429a      	cmp	r2, r3
 80023e4:	dbf1      	blt.n	80023ca <get_magnitude+0x32>
    	}
    }
}
 80023e6:	bf00      	nop
 80023e8:	3710      	adds	r7, #16
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	20000320 	.word	0x20000320
 80023f4:	20000630 	.word	0x20000630

080023f8 <get_max_index>:

uint32_t get_max_index(float32_t testOutput[]) {
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]

    // get max value and corresponding index
    arm_max_f32(testOutput, FFT_SIZE, &max_value, &max_index);
 8002400:	4b05      	ldr	r3, [pc, #20]	; (8002418 <get_max_index+0x20>)
 8002402:	4a06      	ldr	r2, [pc, #24]	; (800241c <get_max_index+0x24>)
 8002404:	2140      	movs	r1, #64	; 0x40
 8002406:	6878      	ldr	r0, [r7, #4]
 8002408:	f006 fbd0 	bl	8008bac <arm_max_f32>

    return max_index;
 800240c:	4b02      	ldr	r3, [pc, #8]	; (8002418 <get_max_index+0x20>)
 800240e:	681b      	ldr	r3, [r3, #0]

}
 8002410:	4618      	mov	r0, r3
 8002412:	3708      	adds	r7, #8
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}
 8002418:	20000854 	.word	0x20000854
 800241c:	20000850 	.word	0x20000850

08002420 <get_doppler_frequency>:

float32_t get_doppler_frequency(uint32_t max_index) {
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]

    // calculate Doppler frequency by multiplying max_index by frequency resolution
    dopplerFrequency = (float32_t)max_index * ADC_FS / FFT_SIZE;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	ee07 3a90 	vmov	s15, r3
 800242e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002432:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002488 <get_doppler_frequency+0x68>
 8002436:	ee27 7a87 	vmul.f32	s14, s15, s14
 800243a:	eddf 6a14 	vldr	s13, [pc, #80]	; 800248c <get_doppler_frequency+0x6c>
 800243e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002442:	4b13      	ldr	r3, [pc, #76]	; (8002490 <get_doppler_frequency+0x70>)
 8002444:	edc3 7a00 	vstr	s15, [r3]

    // check if dopplerFrequency is in the second Nyquist zone -> > fs/2
    if (dopplerFrequency > (ADC_FS / 2)) {
 8002448:	4b11      	ldr	r3, [pc, #68]	; (8002490 <get_doppler_frequency+0x70>)
 800244a:	edd3 7a00 	vldr	s15, [r3]
 800244e:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8002494 <get_doppler_frequency+0x74>
 8002452:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800245a:	dd09      	ble.n	8002470 <get_doppler_frequency+0x50>
    	dopplerFrequency = dopplerFrequency - ADC_FS;
 800245c:	4b0c      	ldr	r3, [pc, #48]	; (8002490 <get_doppler_frequency+0x70>)
 800245e:	edd3 7a00 	vldr	s15, [r3]
 8002462:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8002488 <get_doppler_frequency+0x68>
 8002466:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800246a:	4b09      	ldr	r3, [pc, #36]	; (8002490 <get_doppler_frequency+0x70>)
 800246c:	edc3 7a00 	vstr	s15, [r3]
    }

    return dopplerFrequency;
 8002470:	4b07      	ldr	r3, [pc, #28]	; (8002490 <get_doppler_frequency+0x70>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	ee07 3a90 	vmov	s15, r3

}
 8002478:	eeb0 0a67 	vmov.f32	s0, s15
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	46ea6000 	.word	0x46ea6000
 800248c:	42800000 	.word	0x42800000
 8002490:	2000083c 	.word	0x2000083c
 8002494:	466a6000 	.word	0x466a6000

08002498 <update_high_velocity>:

void update_high_velocity(float32_t velocity) {
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	ed87 0a01 	vstr	s0, [r7, #4]
	if (velocity > HighVelocity) {
 80024a2:	4b0a      	ldr	r3, [pc, #40]	; (80024cc <update_high_velocity+0x34>)
 80024a4:	edd3 7a00 	vldr	s15, [r3]
 80024a8:	ed97 7a01 	vldr	s14, [r7, #4]
 80024ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024b4:	dc00      	bgt.n	80024b8 <update_high_velocity+0x20>
		HighVelocity = velocity;
	}
}
 80024b6:	e002      	b.n	80024be <update_high_velocity+0x26>
		HighVelocity = velocity;
 80024b8:	4a04      	ldr	r2, [pc, #16]	; (80024cc <update_high_velocity+0x34>)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6013      	str	r3, [r2, #0]
}
 80024be:	bf00      	nop
 80024c0:	370c      	adds	r7, #12
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	20000858 	.word	0x20000858

080024d0 <calculate_speed>:


float32_t calculate_speed(float32_t dopplerFrequency) {
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	ed87 0a01 	vstr	s0, [r7, #4]

    // Calculate velocity in m/s
    float32_t lambda = SPEED_OF_LIGHT / TRANSMIT_FREQUENCY;
 80024da:	4b21      	ldr	r3, [pc, #132]	; (8002560 <calculate_speed+0x90>)
 80024dc:	60fb      	str	r3, [r7, #12]
    velocity = (dopplerFrequency*lambda) / 2.0f;
 80024de:	ed97 7a01 	vldr	s14, [r7, #4]
 80024e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80024e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024ea:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80024ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024f2:	4b1c      	ldr	r3, [pc, #112]	; (8002564 <calculate_speed+0x94>)
 80024f4:	edc3 7a00 	vstr	s15, [r3]

    // convert to m/s to km/h and round to accuracy +/- 0.3
    velocity = velocity*3.6;
 80024f8:	4b1a      	ldr	r3, [pc, #104]	; (8002564 <calculate_speed+0x94>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7fe f89d 	bl	800063c <__aeabi_f2d>
 8002502:	a315      	add	r3, pc, #84	; (adr r3, 8002558 <calculate_speed+0x88>)
 8002504:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002508:	f7fe f8f0 	bl	80006ec <__aeabi_dmul>
 800250c:	4602      	mov	r2, r0
 800250e:	460b      	mov	r3, r1
 8002510:	4610      	mov	r0, r2
 8002512:	4619      	mov	r1, r3
 8002514:	f7fe fbc2 	bl	8000c9c <__aeabi_d2f>
 8002518:	4603      	mov	r3, r0
 800251a:	4a12      	ldr	r2, [pc, #72]	; (8002564 <calculate_speed+0x94>)
 800251c:	6013      	str	r3, [r2, #0]
    velocity = roundToAccuracy(velocity);
 800251e:	4b11      	ldr	r3, [pc, #68]	; (8002564 <calculate_speed+0x94>)
 8002520:	edd3 7a00 	vldr	s15, [r3]
 8002524:	eeb0 0a67 	vmov.f32	s0, s15
 8002528:	f7ff f8e4 	bl	80016f4 <roundToAccuracy>
 800252c:	eef0 7a40 	vmov.f32	s15, s0
 8002530:	4b0c      	ldr	r3, [pc, #48]	; (8002564 <calculate_speed+0x94>)
 8002532:	edc3 7a00 	vstr	s15, [r3]

    // Update the high velocity
    update_high_velocity(velocity);
 8002536:	4b0b      	ldr	r3, [pc, #44]	; (8002564 <calculate_speed+0x94>)
 8002538:	edd3 7a00 	vldr	s15, [r3]
 800253c:	eeb0 0a67 	vmov.f32	s0, s15
 8002540:	f7ff ffaa 	bl	8002498 <update_high_velocity>

    return velocity;
 8002544:	4b07      	ldr	r3, [pc, #28]	; (8002564 <calculate_speed+0x94>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	ee07 3a90 	vmov	s15, r3

}
 800254c:	eeb0 0a67 	vmov.f32	s0, s15
 8002550:	3710      	adds	r7, #16
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	cccccccd 	.word	0xcccccccd
 800255c:	400ccccc 	.word	0x400ccccc
 8002560:	3c4ca888 	.word	0x3c4ca888
 8002564:	2000031c 	.word	0x2000031c

08002568 <meanOfArray>:

int meanOfArray(float32_t testOutput[], int size) {
 8002568:	b480      	push	{r7}
 800256a:	b087      	sub	sp, #28
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]

	int sum = 0;
 8002572:	2300      	movs	r3, #0
 8002574:	617b      	str	r3, [r7, #20]
	int average = 0;
 8002576:	2300      	movs	r3, #0
 8002578:	60fb      	str	r3, [r7, #12]

	for(int i = 1; i < size ; i++) {
 800257a:	2301      	movs	r3, #1
 800257c:	613b      	str	r3, [r7, #16]
 800257e:	e014      	b.n	80025aa <meanOfArray+0x42>
		sum += testOutput[i];
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	ee07 3a90 	vmov	s15, r3
 8002586:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	009b      	lsls	r3, r3, #2
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	4413      	add	r3, r2
 8002592:	edd3 7a00 	vldr	s15, [r3]
 8002596:	ee77 7a27 	vadd.f32	s15, s14, s15
 800259a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800259e:	ee17 3a90 	vmov	r3, s15
 80025a2:	617b      	str	r3, [r7, #20]
	for(int i = 1; i < size ; i++) {
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	3301      	adds	r3, #1
 80025a8:	613b      	str	r3, [r7, #16]
 80025aa:	693a      	ldr	r2, [r7, #16]
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	429a      	cmp	r2, r3
 80025b0:	dbe6      	blt.n	8002580 <meanOfArray+0x18>
	}

	average = sum / size;
 80025b2:	697a      	ldr	r2, [r7, #20]
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	fb92 f3f3 	sdiv	r3, r2, r3
 80025ba:	60fb      	str	r3, [r7, #12]

	return average;
 80025bc:	68fb      	ldr	r3, [r7, #12]

}
 80025be:	4618      	mov	r0, r3
 80025c0:	371c      	adds	r7, #28
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr

080025ca <NMI_Handler>:
 * @brief  This function handles NMI exception.
 * @param  None
 * @retval None
 */
void NMI_Handler(void)
{
 80025ca:	b480      	push	{r7}
 80025cc:	af00      	add	r7, sp, #0
}
 80025ce:	bf00      	nop
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <HardFault_Handler>:
 * @brief  This function handles Hard Fault exception.
 * @param  None
 * @retval None
 */
void HardFault_Handler(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Hard Fault exception occurs */
	while (1)
 80025dc:	e7fe      	b.n	80025dc <HardFault_Handler+0x4>

080025de <MemManage_Handler>:
 * @brief  This function handles Memory Manage exception.
 * @param  None
 * @retval None
 */
void MemManage_Handler(void)
{
 80025de:	b480      	push	{r7}
 80025e0:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Memory Manage exception occurs */
	while (1)
 80025e2:	e7fe      	b.n	80025e2 <MemManage_Handler+0x4>

080025e4 <BusFault_Handler>:
 * @brief  This function handles Bus Fault exception.
 * @param  None
 * @retval None
 */
void BusFault_Handler(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Bus Fault exception occurs */
	while (1)
 80025e8:	e7fe      	b.n	80025e8 <BusFault_Handler+0x4>

080025ea <UsageFault_Handler>:
 * @brief  This function handles Usage Fault exception.
 * @param  None
 * @retval None
 */
void UsageFault_Handler(void)
{
 80025ea:	b480      	push	{r7}
 80025ec:	af00      	add	r7, sp, #0
	/* Go to infinite loop when Usage Fault exception occurs */
	while (1)
 80025ee:	e7fe      	b.n	80025ee <UsageFault_Handler+0x4>

080025f0 <SVC_Handler>:
 * @brief  This function handles SVCall exception.
 * @param  None
 * @retval None
 */
void SVC_Handler(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
}
 80025f4:	bf00      	nop
 80025f6:	46bd      	mov	sp, r7
 80025f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fc:	4770      	bx	lr

080025fe <DebugMon_Handler>:
 * @brief  This function handles Debug Monitor exception.
 * @param  None
 * @retval None
 */
void DebugMon_Handler(void)
{
 80025fe:	b480      	push	{r7}
 8002600:	af00      	add	r7, sp, #0
}
 8002602:	bf00      	nop
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <PendSV_Handler>:
 * @brief  This function handles PendSVC exception.
 * @param  None
 * @retval None
 */
void PendSV_Handler(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
}
 8002610:	bf00      	nop
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <SysTick_Handler>:
 * @brief  This function handles SysTick Handler.
 * @param  None
 * @retval None
 */
void SysTick_Handler(void)
{
 800261a:	b580      	push	{r7, lr}
 800261c:	af00      	add	r7, sp, #0
	HAL_IncTick();
 800261e:	f002 f9a5 	bl	800496c <HAL_IncTick>
}
 8002622:	bf00      	nop
 8002624:	bd80      	pop	{r7, pc}
	...

08002628 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800262c:	4b16      	ldr	r3, [pc, #88]	; (8002688 <SystemInit+0x60>)
 800262e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002632:	4a15      	ldr	r2, [pc, #84]	; (8002688 <SystemInit+0x60>)
 8002634:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002638:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800263c:	4b13      	ldr	r3, [pc, #76]	; (800268c <SystemInit+0x64>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a12      	ldr	r2, [pc, #72]	; (800268c <SystemInit+0x64>)
 8002642:	f043 0301 	orr.w	r3, r3, #1
 8002646:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002648:	4b10      	ldr	r3, [pc, #64]	; (800268c <SystemInit+0x64>)
 800264a:	2200      	movs	r2, #0
 800264c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800264e:	4b0f      	ldr	r3, [pc, #60]	; (800268c <SystemInit+0x64>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a0e      	ldr	r2, [pc, #56]	; (800268c <SystemInit+0x64>)
 8002654:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002658:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800265c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800265e:	4b0b      	ldr	r3, [pc, #44]	; (800268c <SystemInit+0x64>)
 8002660:	4a0b      	ldr	r2, [pc, #44]	; (8002690 <SystemInit+0x68>)
 8002662:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002664:	4b09      	ldr	r3, [pc, #36]	; (800268c <SystemInit+0x64>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	4a08      	ldr	r2, [pc, #32]	; (800268c <SystemInit+0x64>)
 800266a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800266e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002670:	4b06      	ldr	r3, [pc, #24]	; (800268c <SystemInit+0x64>)
 8002672:	2200      	movs	r2, #0
 8002674:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002676:	4b04      	ldr	r3, [pc, #16]	; (8002688 <SystemInit+0x60>)
 8002678:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800267c:	609a      	str	r2, [r3, #8]
#endif
}
 800267e:	bf00      	nop
 8002680:	46bd      	mov	sp, r7
 8002682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002686:	4770      	bx	lr
 8002688:	e000ed00 	.word	0xe000ed00
 800268c:	40023800 	.word	0x40023800
 8002690:	24003010 	.word	0x24003010

08002694 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002694:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026cc <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002698:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800269a:	e003      	b.n	80026a4 <LoopCopyDataInit>

0800269c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800269c:	4b0c      	ldr	r3, [pc, #48]	; (80026d0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800269e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80026a0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80026a2:	3104      	adds	r1, #4

080026a4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80026a4:	480b      	ldr	r0, [pc, #44]	; (80026d4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80026a6:	4b0c      	ldr	r3, [pc, #48]	; (80026d8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80026a8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80026aa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80026ac:	d3f6      	bcc.n	800269c <CopyDataInit>
  ldr  r2, =_sbss
 80026ae:	4a0b      	ldr	r2, [pc, #44]	; (80026dc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80026b0:	e002      	b.n	80026b8 <LoopFillZerobss>

080026b2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80026b2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80026b4:	f842 3b04 	str.w	r3, [r2], #4

080026b8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80026b8:	4b09      	ldr	r3, [pc, #36]	; (80026e0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80026ba:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80026bc:	d3f9      	bcc.n	80026b2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80026be:	f7ff ffb3 	bl	8002628 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026c2:	f007 fa6d 	bl	8009ba0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026c6:	f7fe fddd 	bl	8001284 <main>
  bx  lr    
 80026ca:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80026cc:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80026d0:	0802659c 	.word	0x0802659c
  ldr  r0, =_sdata
 80026d4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80026d8:	20000300 	.word	0x20000300
  ldr  r2, =_sbss
 80026dc:	20000300 	.word	0x20000300
  ldr  r3, = _ebss
 80026e0:	20000b60 	.word	0x20000b60

080026e4 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026e4:	e7fe      	b.n	80026e4 <CAN1_RX0_IRQHandler>

080026e6 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 80026e6:	b580      	push	{r7, lr}
 80026e8:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 80026ea:	f000 feed 	bl	80034c8 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 80026ee:	20ca      	movs	r0, #202	; 0xca
 80026f0:	f000 f95d 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 80026f4:	20c3      	movs	r0, #195	; 0xc3
 80026f6:	f000 f967 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 80026fa:	2008      	movs	r0, #8
 80026fc:	f000 f964 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8002700:	2050      	movs	r0, #80	; 0x50
 8002702:	f000 f961 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8002706:	20cf      	movs	r0, #207	; 0xcf
 8002708:	f000 f951 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800270c:	2000      	movs	r0, #0
 800270e:	f000 f95b 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8002712:	20c1      	movs	r0, #193	; 0xc1
 8002714:	f000 f958 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8002718:	2030      	movs	r0, #48	; 0x30
 800271a:	f000 f955 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 800271e:	20ed      	movs	r0, #237	; 0xed
 8002720:	f000 f945 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8002724:	2064      	movs	r0, #100	; 0x64
 8002726:	f000 f94f 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 800272a:	2003      	movs	r0, #3
 800272c:	f000 f94c 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8002730:	2012      	movs	r0, #18
 8002732:	f000 f949 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8002736:	2081      	movs	r0, #129	; 0x81
 8002738:	f000 f946 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 800273c:	20e8      	movs	r0, #232	; 0xe8
 800273e:	f000 f936 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8002742:	2085      	movs	r0, #133	; 0x85
 8002744:	f000 f940 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002748:	2000      	movs	r0, #0
 800274a:	f000 f93d 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 800274e:	2078      	movs	r0, #120	; 0x78
 8002750:	f000 f93a 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8002754:	20cb      	movs	r0, #203	; 0xcb
 8002756:	f000 f92a 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 800275a:	2039      	movs	r0, #57	; 0x39
 800275c:	f000 f934 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8002760:	202c      	movs	r0, #44	; 0x2c
 8002762:	f000 f931 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002766:	2000      	movs	r0, #0
 8002768:	f000 f92e 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 800276c:	2034      	movs	r0, #52	; 0x34
 800276e:	f000 f92b 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8002772:	2002      	movs	r0, #2
 8002774:	f000 f928 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8002778:	20f7      	movs	r0, #247	; 0xf7
 800277a:	f000 f918 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 800277e:	2020      	movs	r0, #32
 8002780:	f000 f922 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8002784:	20ea      	movs	r0, #234	; 0xea
 8002786:	f000 f912 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800278a:	2000      	movs	r0, #0
 800278c:	f000 f91c 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002790:	2000      	movs	r0, #0
 8002792:	f000 f919 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8002796:	20b1      	movs	r0, #177	; 0xb1
 8002798:	f000 f909 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800279c:	2000      	movs	r0, #0
 800279e:	f000 f913 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 80027a2:	201b      	movs	r0, #27
 80027a4:	f000 f910 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 80027a8:	20b6      	movs	r0, #182	; 0xb6
 80027aa:	f000 f900 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 80027ae:	200a      	movs	r0, #10
 80027b0:	f000 f90a 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 80027b4:	20a2      	movs	r0, #162	; 0xa2
 80027b6:	f000 f907 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 80027ba:	20c0      	movs	r0, #192	; 0xc0
 80027bc:	f000 f8f7 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80027c0:	2010      	movs	r0, #16
 80027c2:	f000 f901 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 80027c6:	20c1      	movs	r0, #193	; 0xc1
 80027c8:	f000 f8f1 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 80027cc:	2010      	movs	r0, #16
 80027ce:	f000 f8fb 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 80027d2:	20c5      	movs	r0, #197	; 0xc5
 80027d4:	f000 f8eb 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 80027d8:	2045      	movs	r0, #69	; 0x45
 80027da:	f000 f8f5 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 80027de:	2015      	movs	r0, #21
 80027e0:	f000 f8f2 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 80027e4:	20c7      	movs	r0, #199	; 0xc7
 80027e6:	f000 f8e2 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 80027ea:	2090      	movs	r0, #144	; 0x90
 80027ec:	f000 f8ec 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 80027f0:	2036      	movs	r0, #54	; 0x36
 80027f2:	f000 f8dc 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 80027f6:	20c8      	movs	r0, #200	; 0xc8
 80027f8:	f000 f8e6 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 80027fc:	20f2      	movs	r0, #242	; 0xf2
 80027fe:	f000 f8d6 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002802:	2000      	movs	r0, #0
 8002804:	f000 f8e0 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8002808:	20b0      	movs	r0, #176	; 0xb0
 800280a:	f000 f8d0 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 800280e:	20c2      	movs	r0, #194	; 0xc2
 8002810:	f000 f8da 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8002814:	20b6      	movs	r0, #182	; 0xb6
 8002816:	f000 f8ca 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 800281a:	200a      	movs	r0, #10
 800281c:	f000 f8d4 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8002820:	20a7      	movs	r0, #167	; 0xa7
 8002822:	f000 f8d1 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8002826:	2027      	movs	r0, #39	; 0x27
 8002828:	f000 f8ce 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 800282c:	2004      	movs	r0, #4
 800282e:	f000 f8cb 	bl	80029c8 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8002832:	202a      	movs	r0, #42	; 0x2a
 8002834:	f000 f8bb 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002838:	2000      	movs	r0, #0
 800283a:	f000 f8c5 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800283e:	2000      	movs	r0, #0
 8002840:	f000 f8c2 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8002844:	2000      	movs	r0, #0
 8002846:	f000 f8bf 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 800284a:	20ef      	movs	r0, #239	; 0xef
 800284c:	f000 f8bc 	bl	80029c8 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8002850:	202b      	movs	r0, #43	; 0x2b
 8002852:	f000 f8ac 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002856:	2000      	movs	r0, #0
 8002858:	f000 f8b6 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800285c:	2000      	movs	r0, #0
 800285e:	f000 f8b3 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8002862:	2001      	movs	r0, #1
 8002864:	f000 f8b0 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8002868:	203f      	movs	r0, #63	; 0x3f
 800286a:	f000 f8ad 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 800286e:	20f6      	movs	r0, #246	; 0xf6
 8002870:	f000 f89d 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8002874:	2001      	movs	r0, #1
 8002876:	f000 f8a7 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800287a:	2000      	movs	r0, #0
 800287c:	f000 f8a4 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8002880:	2006      	movs	r0, #6
 8002882:	f000 f8a1 	bl	80029c8 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8002886:	202c      	movs	r0, #44	; 0x2c
 8002888:	f000 f891 	bl	80029ae <ili9341_WriteReg>
  LCD_Delay(200);
 800288c:	20c8      	movs	r0, #200	; 0xc8
 800288e:	f000 ff09 	bl	80036a4 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8002892:	2026      	movs	r0, #38	; 0x26
 8002894:	f000 f88b 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8002898:	2001      	movs	r0, #1
 800289a:	f000 f895 	bl	80029c8 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 800289e:	20e0      	movs	r0, #224	; 0xe0
 80028a0:	f000 f885 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 80028a4:	200f      	movs	r0, #15
 80028a6:	f000 f88f 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 80028aa:	2029      	movs	r0, #41	; 0x29
 80028ac:	f000 f88c 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 80028b0:	2024      	movs	r0, #36	; 0x24
 80028b2:	f000 f889 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 80028b6:	200c      	movs	r0, #12
 80028b8:	f000 f886 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 80028bc:	200e      	movs	r0, #14
 80028be:	f000 f883 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80028c2:	2009      	movs	r0, #9
 80028c4:	f000 f880 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 80028c8:	204e      	movs	r0, #78	; 0x4e
 80028ca:	f000 f87d 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 80028ce:	2078      	movs	r0, #120	; 0x78
 80028d0:	f000 f87a 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 80028d4:	203c      	movs	r0, #60	; 0x3c
 80028d6:	f000 f877 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 80028da:	2009      	movs	r0, #9
 80028dc:	f000 f874 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 80028e0:	2013      	movs	r0, #19
 80028e2:	f000 f871 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 80028e6:	2005      	movs	r0, #5
 80028e8:	f000 f86e 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 80028ec:	2017      	movs	r0, #23
 80028ee:	f000 f86b 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 80028f2:	2011      	movs	r0, #17
 80028f4:	f000 f868 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80028f8:	2000      	movs	r0, #0
 80028fa:	f000 f865 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 80028fe:	20e1      	movs	r0, #225	; 0xe1
 8002900:	f000 f855 	bl	80029ae <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8002904:	2000      	movs	r0, #0
 8002906:	f000 f85f 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 800290a:	2016      	movs	r0, #22
 800290c:	f000 f85c 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8002910:	201b      	movs	r0, #27
 8002912:	f000 f859 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8002916:	2004      	movs	r0, #4
 8002918:	f000 f856 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 800291c:	2011      	movs	r0, #17
 800291e:	f000 f853 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8002922:	2007      	movs	r0, #7
 8002924:	f000 f850 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8002928:	2031      	movs	r0, #49	; 0x31
 800292a:	f000 f84d 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 800292e:	2033      	movs	r0, #51	; 0x33
 8002930:	f000 f84a 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8002934:	2042      	movs	r0, #66	; 0x42
 8002936:	f000 f847 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 800293a:	2005      	movs	r0, #5
 800293c:	f000 f844 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8002940:	200c      	movs	r0, #12
 8002942:	f000 f841 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8002946:	200a      	movs	r0, #10
 8002948:	f000 f83e 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 800294c:	2028      	movs	r0, #40	; 0x28
 800294e:	f000 f83b 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8002952:	202f      	movs	r0, #47	; 0x2f
 8002954:	f000 f838 	bl	80029c8 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8002958:	200f      	movs	r0, #15
 800295a:	f000 f835 	bl	80029c8 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 800295e:	2011      	movs	r0, #17
 8002960:	f000 f825 	bl	80029ae <ili9341_WriteReg>
  LCD_Delay(200);
 8002964:	20c8      	movs	r0, #200	; 0xc8
 8002966:	f000 fe9d 	bl	80036a4 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 800296a:	2029      	movs	r0, #41	; 0x29
 800296c:	f000 f81f 	bl	80029ae <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8002970:	202c      	movs	r0, #44	; 0x2c
 8002972:	f000 f81c 	bl	80029ae <ili9341_WriteReg>
}
 8002976:	bf00      	nop
 8002978:	bd80      	pop	{r7, pc}

0800297a <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 800297a:	b580      	push	{r7, lr}
 800297c:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 800297e:	f000 fda3 	bl	80034c8 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8002982:	2103      	movs	r1, #3
 8002984:	20d3      	movs	r0, #211	; 0xd3
 8002986:	f000 f82c 	bl	80029e2 <ili9341_ReadData>
 800298a:	4603      	mov	r3, r0
 800298c:	b29b      	uxth	r3, r3
}
 800298e:	4618      	mov	r0, r3
 8002990:	bd80      	pop	{r7, pc}

08002992 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8002992:	b580      	push	{r7, lr}
 8002994:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8002996:	2029      	movs	r0, #41	; 0x29
 8002998:	f000 f809 	bl	80029ae <ili9341_WriteReg>
}
 800299c:	bf00      	nop
 800299e:	bd80      	pop	{r7, pc}

080029a0 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 80029a4:	2028      	movs	r0, #40	; 0x28
 80029a6:	f000 f802 	bl	80029ae <ili9341_WriteReg>
}
 80029aa:	bf00      	nop
 80029ac:	bd80      	pop	{r7, pc}

080029ae <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 80029ae:	b580      	push	{r7, lr}
 80029b0:	b082      	sub	sp, #8
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	4603      	mov	r3, r0
 80029b6:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 80029b8:	79fb      	ldrb	r3, [r7, #7]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f000 fe1e 	bl	80035fc <LCD_IO_WriteReg>
}
 80029c0:	bf00      	nop
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b082      	sub	sp, #8
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	4603      	mov	r3, r0
 80029d0:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 80029d2:	88fb      	ldrh	r3, [r7, #6]
 80029d4:	4618      	mov	r0, r3
 80029d6:	f000 fdef 	bl	80035b8 <LCD_IO_WriteData>
}
 80029da:	bf00      	nop
 80029dc:	3708      	adds	r7, #8
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}

080029e2 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 80029e2:	b580      	push	{r7, lr}
 80029e4:	b082      	sub	sp, #8
 80029e6:	af00      	add	r7, sp, #0
 80029e8:	4603      	mov	r3, r0
 80029ea:	460a      	mov	r2, r1
 80029ec:	80fb      	strh	r3, [r7, #6]
 80029ee:	4613      	mov	r3, r2
 80029f0:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 80029f2:	797a      	ldrb	r2, [r7, #5]
 80029f4:	88fb      	ldrh	r3, [r7, #6]
 80029f6:	4611      	mov	r1, r2
 80029f8:	4618      	mov	r0, r3
 80029fa:	f000 fe21 	bl	8003640 <LCD_IO_ReadData>
 80029fe:	4603      	mov	r3, r0
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3708      	adds	r7, #8
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8002a0c:	23f0      	movs	r3, #240	; 0xf0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	46bd      	mov	sp, r7
 8002a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a16:	4770      	bx	lr

08002a18 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8002a1c:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
	...

08002a2c <stmpe811_Init>:
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_Init(uint16_t DeviceAddr)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b084      	sub	sp, #16
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = stmpe811_GetInstance(DeviceAddr);
 8002a36:	88fb      	ldrh	r3, [r7, #6]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f000 fa59 	bl	8002ef0 <stmpe811_GetInstance>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 8002a42:	7bfb      	ldrb	r3, [r7, #15]
 8002a44:	2bff      	cmp	r3, #255	; 0xff
 8002a46:	d112      	bne.n	8002a6e <stmpe811_Init+0x42>
  {
    /* Look for empty instance */
    empty = stmpe811_GetInstance(0);
 8002a48:	2000      	movs	r0, #0
 8002a4a:	f000 fa51 	bl	8002ef0 <stmpe811_GetInstance>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	73bb      	strb	r3, [r7, #14]
    
    if(empty < STMPE811_MAX_INSTANCE)
 8002a52:	7bbb      	ldrb	r3, [r7, #14]
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d80a      	bhi.n	8002a6e <stmpe811_Init+0x42>
    {
      /* Register the current device instance */
      stmpe811[empty] = DeviceAddr;
 8002a58:	7bbb      	ldrb	r3, [r7, #14]
 8002a5a:	88fa      	ldrh	r2, [r7, #6]
 8002a5c:	b2d1      	uxtb	r1, r2
 8002a5e:	4a06      	ldr	r2, [pc, #24]	; (8002a78 <stmpe811_Init+0x4c>)
 8002a60:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      IOE_Init(); 
 8002a62:	f000 fe2a 	bl	80036ba <IOE_Init>
      
      /* Generate stmpe811 Software reset */
      stmpe811_Reset(DeviceAddr);
 8002a66:	88fb      	ldrh	r3, [r7, #6]
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f000 f807 	bl	8002a7c <stmpe811_Reset>
    }
  }
}
 8002a6e:	bf00      	nop
 8002a70:	3710      	adds	r7, #16
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	2000085c 	.word	0x2000085c

08002a7c <stmpe811_Reset>:
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_Reset(uint16_t DeviceAddr)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	4603      	mov	r3, r0
 8002a84:	80fb      	strh	r3, [r7, #6]
  /* Power Down the stmpe811 */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 2);
 8002a86:	88fb      	ldrh	r3, [r7, #6]
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	2202      	movs	r2, #2
 8002a8c:	2103      	movs	r1, #3
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f000 fe1f 	bl	80036d2 <IOE_Write>

  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(10); 
 8002a94:	200a      	movs	r0, #10
 8002a96:	f000 fe59 	bl	800374c <IOE_Delay>
  
  /* Power On the Codec after the power off => all registers are reinitialized */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 0);
 8002a9a:	88fb      	ldrh	r3, [r7, #6]
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	2103      	movs	r1, #3
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f000 fe15 	bl	80036d2 <IOE_Write>
  
  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(2); 
 8002aa8:	2002      	movs	r0, #2
 8002aaa:	f000 fe4f 	bl	800374c <IOE_Delay>
}
 8002aae:	bf00      	nop
 8002ab0:	3708      	adds	r7, #8
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}

08002ab6 <stmpe811_ReadID>:
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  */
uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 8002ab6:	b590      	push	{r4, r7, lr}
 8002ab8:	b083      	sub	sp, #12
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	4603      	mov	r3, r0
 8002abe:	80fb      	strh	r3, [r7, #6]
  /* Initialize IO BUS layer */
  IOE_Init(); 
 8002ac0:	f000 fdfb 	bl	80036ba <IOE_Init>
  
  /* Return the device ID value */
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8002ac4:	88fb      	ldrh	r3, [r7, #6]
 8002ac6:	b2db      	uxtb	r3, r3
 8002ac8:	2100      	movs	r1, #0
 8002aca:	4618      	mov	r0, r3
 8002acc:	f000 fe14 	bl	80036f8 <IOE_Read>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	021b      	lsls	r3, r3, #8
 8002ad4:	b21c      	sxth	r4, r3
          (IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_MSB)));
 8002ad6:	88fb      	ldrh	r3, [r7, #6]
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	2101      	movs	r1, #1
 8002adc:	4618      	mov	r0, r3
 8002ade:	f000 fe0b 	bl	80036f8 <IOE_Read>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	b21b      	sxth	r3, r3
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8002ae6:	4323      	orrs	r3, r4
 8002ae8:	b21b      	sxth	r3, r3
 8002aea:	b29b      	uxth	r3, r3
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd90      	pop	{r4, r7, pc}

08002af4 <stmpe811_EnableGlobalIT>:
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.       
  * @retval None
  */
void stmpe811_EnableGlobalIT(uint16_t DeviceAddr)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	4603      	mov	r3, r0
 8002afc:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8002afe:	2300      	movs	r3, #0
 8002b00:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8002b02:	88fb      	ldrh	r3, [r7, #6]
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	2109      	movs	r1, #9
 8002b08:	4618      	mov	r0, r3
 8002b0a:	f000 fdf5 	bl	80036f8 <IOE_Read>
 8002b0e:	4603      	mov	r3, r0
 8002b10:	73fb      	strb	r3, [r7, #15]
  
  /* Set the global interrupts to be Enabled */    
  tmp |= (uint8_t)STMPE811_GIT_EN;
 8002b12:	7bfb      	ldrb	r3, [r7, #15]
 8002b14:	f043 0301 	orr.w	r3, r3, #1
 8002b18:	73fb      	strb	r3, [r7, #15]
  
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp); 
 8002b1a:	88fb      	ldrh	r3, [r7, #6]
 8002b1c:	b2db      	uxtb	r3, r3
 8002b1e:	7bfa      	ldrb	r2, [r7, #15]
 8002b20:	2109      	movs	r1, #9
 8002b22:	4618      	mov	r0, r3
 8002b24:	f000 fdd5 	bl	80036d2 <IOE_Write>
}
 8002b28:	bf00      	nop
 8002b2a:	3710      	adds	r7, #16
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}

08002b30 <stmpe811_DisableGlobalIT>:
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.      
  * @retval None
  */
void stmpe811_DisableGlobalIT(uint16_t DeviceAddr)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	4603      	mov	r3, r0
 8002b38:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8002b3e:	88fb      	ldrh	r3, [r7, #6]
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	2109      	movs	r1, #9
 8002b44:	4618      	mov	r0, r3
 8002b46:	f000 fdd7 	bl	80036f8 <IOE_Read>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	73fb      	strb	r3, [r7, #15]

  /* Set the global interrupts to be Disabled */    
  tmp &= ~(uint8_t)STMPE811_GIT_EN;
 8002b4e:	7bfb      	ldrb	r3, [r7, #15]
 8002b50:	f023 0301 	bic.w	r3, r3, #1
 8002b54:	73fb      	strb	r3, [r7, #15]
 
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 8002b56:	88fb      	ldrh	r3, [r7, #6]
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	7bfa      	ldrb	r2, [r7, #15]
 8002b5c:	2109      	movs	r1, #9
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f000 fdb7 	bl	80036d2 <IOE_Write>
    
}
 8002b64:	bf00      	nop
 8002b66:	3710      	adds	r7, #16
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <stmpe811_EnableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	4603      	mov	r3, r0
 8002b74:	460a      	mov	r2, r1
 8002b76:	80fb      	strh	r3, [r7, #6]
 8002b78:	4613      	mov	r3, r2
 8002b7a:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8002b80:	88fb      	ldrh	r3, [r7, #6]
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	210a      	movs	r1, #10
 8002b86:	4618      	mov	r0, r3
 8002b88:	f000 fdb6 	bl	80036f8 <IOE_Read>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp |= Source; 
 8002b90:	7bfa      	ldrb	r2, [r7, #15]
 8002b92:	797b      	ldrb	r3, [r7, #5]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8002b98:	88fb      	ldrh	r3, [r7, #6]
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	7bfa      	ldrb	r2, [r7, #15]
 8002b9e:	210a      	movs	r1, #10
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f000 fd96 	bl	80036d2 <IOE_Write>
}
 8002ba6:	bf00      	nop
 8002ba8:	3710      	adds	r7, #16
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}

08002bae <stmpe811_DisableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b084      	sub	sp, #16
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	460a      	mov	r2, r1
 8002bb8:	80fb      	strh	r3, [r7, #6]
 8002bba:	4613      	mov	r3, r2
 8002bbc:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8002bc2:	88fb      	ldrh	r3, [r7, #6]
 8002bc4:	b2db      	uxtb	r3, r3
 8002bc6:	210a      	movs	r1, #10
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f000 fd95 	bl	80036f8 <IOE_Read>
 8002bce:	4603      	mov	r3, r0
 8002bd0:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp &= ~Source; 
 8002bd2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002bd6:	43db      	mvns	r3, r3
 8002bd8:	b25a      	sxtb	r2, r3
 8002bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bde:	4013      	ands	r3, r2
 8002be0:	b25b      	sxtb	r3, r3
 8002be2:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8002be4:	88fb      	ldrh	r3, [r7, #6]
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	7bfa      	ldrb	r2, [r7, #15]
 8002bea:	210a      	movs	r1, #10
 8002bec:	4618      	mov	r0, r3
 8002bee:	f000 fd70 	bl	80036d2 <IOE_Write>
}
 8002bf2:	bf00      	nop
 8002bf4:	3710      	adds	r7, #16
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}

08002bfa <stmpe811_ReadGITStatus>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  */
uint8_t stmpe811_ReadGITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 8002bfa:	b580      	push	{r7, lr}
 8002bfc:	b082      	sub	sp, #8
 8002bfe:	af00      	add	r7, sp, #0
 8002c00:	4603      	mov	r3, r0
 8002c02:	460a      	mov	r2, r1
 8002c04:	80fb      	strh	r3, [r7, #6]
 8002c06:	4613      	mov	r3, r2
 8002c08:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status */
  return((IOE_Read(DeviceAddr, STMPE811_REG_INT_STA) & Source));
 8002c0a:	88fb      	ldrh	r3, [r7, #6]
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	210b      	movs	r1, #11
 8002c10:	4618      	mov	r0, r3
 8002c12:	f000 fd71 	bl	80036f8 <IOE_Read>
 8002c16:	4603      	mov	r3, r0
 8002c18:	461a      	mov	r2, r3
 8002c1a:	797b      	ldrb	r3, [r7, #5]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	b2db      	uxtb	r3, r3
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3708      	adds	r7, #8
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <stmpe811_ClearGlobalIT>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt 
  * @retval None
  */
void stmpe811_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b082      	sub	sp, #8
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	4603      	mov	r3, r0
 8002c30:	460a      	mov	r2, r1
 8002c32:	80fb      	strh	r3, [r7, #6]
 8002c34:	4613      	mov	r3, r2
 8002c36:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, Source);
 8002c38:	88fb      	ldrh	r3, [r7, #6]
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	797a      	ldrb	r2, [r7, #5]
 8002c3e:	210b      	movs	r1, #11
 8002c40:	4618      	mov	r0, r3
 8002c42:	f000 fd46 	bl	80036d2 <IOE_Write>
}
 8002c46:	bf00      	nop
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <stmpe811_IO_EnableAF>:
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.       
  * @retval None
  */
void stmpe811_IO_EnableAF(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b084      	sub	sp, #16
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	4603      	mov	r3, r0
 8002c56:	6039      	str	r1, [r7, #0]
 8002c58:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current register value */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_IO_AF);
 8002c5e:	88fb      	ldrh	r3, [r7, #6]
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	2117      	movs	r1, #23
 8002c64:	4618      	mov	r0, r3
 8002c66:	f000 fd47 	bl	80036f8 <IOE_Read>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	73fb      	strb	r3, [r7, #15]

  /* Enable the selected pins alternate function */   
  tmp &= ~(uint8_t)IO_Pin;   
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	b25b      	sxtb	r3, r3
 8002c72:	43db      	mvns	r3, r3
 8002c74:	b25a      	sxtb	r2, r3
 8002c76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	b25b      	sxtb	r3, r3
 8002c7e:	73fb      	strb	r3, [r7, #15]
  
  /* Write back the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_IO_AF, tmp); 
 8002c80:	88fb      	ldrh	r3, [r7, #6]
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	7bfa      	ldrb	r2, [r7, #15]
 8002c86:	2117      	movs	r1, #23
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f000 fd22 	bl	80036d2 <IOE_Write>
}
 8002c8e:	bf00      	nop
 8002c90:	3710      	adds	r7, #16
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <stmpe811_TS_Start>:
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b084      	sub	sp, #16
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;
  
  /* Get the current register value */
  mode = IOE_Read(DeviceAddr, STMPE811_REG_SYS_CTRL2);
 8002ca0:	88fb      	ldrh	r3, [r7, #6]
 8002ca2:	b2db      	uxtb	r3, r3
 8002ca4:	2104      	movs	r1, #4
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f000 fd26 	bl	80036f8 <IOE_Read>
 8002cac:	4603      	mov	r3, r0
 8002cae:	73fb      	strb	r3, [r7, #15]
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_IO_FCT);  
 8002cb0:	7bfb      	ldrb	r3, [r7, #15]
 8002cb2:	f023 0304 	bic.w	r3, r3, #4
 8002cb6:	73fb      	strb	r3, [r7, #15]
  
  /* Write the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8002cb8:	88fb      	ldrh	r3, [r7, #6]
 8002cba:	b2db      	uxtb	r3, r3
 8002cbc:	7bfa      	ldrb	r2, [r7, #15]
 8002cbe:	2104      	movs	r1, #4
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f000 fd06 	bl	80036d2 <IOE_Write>

  /* Select TSC pins in TSC alternate mode */  
  stmpe811_IO_EnableAF(DeviceAddr, STMPE811_TOUCH_IO_ALL);
 8002cc6:	88fb      	ldrh	r3, [r7, #6]
 8002cc8:	21f0      	movs	r1, #240	; 0xf0
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7ff ffbf 	bl	8002c4e <stmpe811_IO_EnableAF>
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_TS_FCT | STMPE811_ADC_FCT);  
 8002cd0:	7bfb      	ldrb	r3, [r7, #15]
 8002cd2:	f023 0303 	bic.w	r3, r3, #3
 8002cd6:	73fb      	strb	r3, [r7, #15]
  
  /* Set the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8002cd8:	88fb      	ldrh	r3, [r7, #6]
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	7bfa      	ldrb	r2, [r7, #15]
 8002cde:	2104      	movs	r1, #4
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f000 fcf6 	bl	80036d2 <IOE_Write>
  
  /* Select Sample Time, bit number and ADC Reference */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL1, 0x49);
 8002ce6:	88fb      	ldrh	r3, [r7, #6]
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2249      	movs	r2, #73	; 0x49
 8002cec:	2120      	movs	r1, #32
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f000 fcef 	bl	80036d2 <IOE_Write>
  
  /* Wait for 2 ms */
  IOE_Delay(2); 
 8002cf4:	2002      	movs	r0, #2
 8002cf6:	f000 fd29 	bl	800374c <IOE_Delay>
  
  /* Select the ADC clock speed: 3.25 MHz */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL2, 0x01);
 8002cfa:	88fb      	ldrh	r3, [r7, #6]
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	2201      	movs	r2, #1
 8002d00:	2121      	movs	r1, #33	; 0x21
 8002d02:	4618      	mov	r0, r3
 8002d04:	f000 fce5 	bl	80036d2 <IOE_Write>
  /* Configuration: 
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CFG, 0x9A); 
 8002d08:	88fb      	ldrh	r3, [r7, #6]
 8002d0a:	b2db      	uxtb	r3, r3
 8002d0c:	229a      	movs	r2, #154	; 0x9a
 8002d0e:	2141      	movs	r1, #65	; 0x41
 8002d10:	4618      	mov	r0, r3
 8002d12:	f000 fcde 	bl	80036d2 <IOE_Write>
  
  /* Configure the Touch FIFO threshold: single point reading */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_TH, 0x01);
 8002d16:	88fb      	ldrh	r3, [r7, #6]
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	214a      	movs	r1, #74	; 0x4a
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f000 fcd7 	bl	80036d2 <IOE_Write>
  
  /* Clear the FIFO memory content. */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002d24:	88fb      	ldrh	r3, [r7, #6]
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	2201      	movs	r2, #1
 8002d2a:	214b      	movs	r1, #75	; 0x4b
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f000 fcd0 	bl	80036d2 <IOE_Write>
  
  /* Put the FIFO back into operation mode  */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002d32:	88fb      	ldrh	r3, [r7, #6]
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	2200      	movs	r2, #0
 8002d38:	214b      	movs	r1, #75	; 0x4b
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f000 fcc9 	bl	80036d2 <IOE_Write>
  
  /* Set the range and accuracy pf the pressure measurement (Z) : 
     - Fractional part :7 
     - Whole part      :1 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_FRACT_XYZ, 0x01);
 8002d40:	88fb      	ldrh	r3, [r7, #6]
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	2201      	movs	r2, #1
 8002d46:	2156      	movs	r1, #86	; 0x56
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f000 fcc2 	bl	80036d2 <IOE_Write>
  
  /* Set the driving capability (limit) of the device for TSC pins: 50mA */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_I_DRIVE, 0x01);
 8002d4e:	88fb      	ldrh	r3, [r7, #6]
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	2201      	movs	r2, #1
 8002d54:	2158      	movs	r1, #88	; 0x58
 8002d56:	4618      	mov	r0, r3
 8002d58:	f000 fcbb 	bl	80036d2 <IOE_Write>
  
  /* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CTRL, 0x01);
 8002d5c:	88fb      	ldrh	r3, [r7, #6]
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2201      	movs	r2, #1
 8002d62:	2140      	movs	r1, #64	; 0x40
 8002d64:	4618      	mov	r0, r3
 8002d66:	f000 fcb4 	bl	80036d2 <IOE_Write>
  
  /*  Clear all the status pending bits if any */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, 0xFF);
 8002d6a:	88fb      	ldrh	r3, [r7, #6]
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	22ff      	movs	r2, #255	; 0xff
 8002d70:	210b      	movs	r1, #11
 8002d72:	4618      	mov	r0, r3
 8002d74:	f000 fcad 	bl	80036d2 <IOE_Write>

  /* Wait for 2 ms delay */
  IOE_Delay(2); 
 8002d78:	2002      	movs	r0, #2
 8002d7a:	f000 fce7 	bl	800374c <IOE_Delay>
}
 8002d7e:	bf00      	nop
 8002d80:	3710      	adds	r7, #16
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <stmpe811_TS_DetectTouch>:
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  */
uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b084      	sub	sp, #16
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t ret = 0;
 8002d90:	2300      	movs	r3, #0
 8002d92:	73fb      	strb	r3, [r7, #15]
  
  state = ((IOE_Read(DeviceAddr, STMPE811_REG_TSC_CTRL) & (uint8_t)STMPE811_TS_CTRL_STATUS) == (uint8_t)0x80);
 8002d94:	88fb      	ldrh	r3, [r7, #6]
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	2140      	movs	r1, #64	; 0x40
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f000 fcac 	bl	80036f8 <IOE_Read>
 8002da0:	4603      	mov	r3, r0
 8002da2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002da6:	2b80      	cmp	r3, #128	; 0x80
 8002da8:	bf0c      	ite	eq
 8002daa:	2301      	moveq	r3, #1
 8002dac:	2300      	movne	r3, #0
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	73bb      	strb	r3, [r7, #14]
  
  if(state > 0)
 8002db2:	7bbb      	ldrb	r3, [r7, #14]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d00b      	beq.n	8002dd0 <stmpe811_TS_DetectTouch+0x4a>
  {
    if(IOE_Read(DeviceAddr, STMPE811_REG_FIFO_SIZE) > 0)
 8002db8:	88fb      	ldrh	r3, [r7, #6]
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	214c      	movs	r1, #76	; 0x4c
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f000 fc9a 	bl	80036f8 <IOE_Read>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d010      	beq.n	8002dec <stmpe811_TS_DetectTouch+0x66>
    {
      ret = 1;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	73fb      	strb	r3, [r7, #15]
 8002dce:	e00d      	b.n	8002dec <stmpe811_TS_DetectTouch+0x66>
    }
  }
  else
  {
    /* Reset FIFO */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002dd0:	88fb      	ldrh	r3, [r7, #6]
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	214b      	movs	r1, #75	; 0x4b
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f000 fc7a 	bl	80036d2 <IOE_Write>
    /* Enable the FIFO again */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002dde:	88fb      	ldrh	r3, [r7, #6]
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2200      	movs	r2, #0
 8002de4:	214b      	movs	r1, #75	; 0x4b
 8002de6:	4618      	mov	r0, r3
 8002de8:	f000 fc73 	bl	80036d2 <IOE_Write>
  }
  
  return ret;
 8002dec:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3710      	adds	r7, #16
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}

08002df6 <stmpe811_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value   
  * @retval None.
  */
void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8002df6:	b580      	push	{r7, lr}
 8002df8:	b086      	sub	sp, #24
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	60b9      	str	r1, [r7, #8]
 8002e00:	607a      	str	r2, [r7, #4]
 8002e02:	81fb      	strh	r3, [r7, #14]
  uint8_t  dataXYZ[4];
  uint32_t uldataXYZ;
  
  IOE_ReadMultiple(DeviceAddr, STMPE811_REG_TSC_DATA_NON_INC, dataXYZ, sizeof(dataXYZ)) ;
 8002e04:	89fb      	ldrh	r3, [r7, #14]
 8002e06:	b2d8      	uxtb	r0, r3
 8002e08:	f107 0210 	add.w	r2, r7, #16
 8002e0c:	2304      	movs	r3, #4
 8002e0e:	21d7      	movs	r1, #215	; 0xd7
 8002e10:	f000 fc85 	bl	800371e <IOE_ReadMultiple>
  
  /* Calculate positions values */
  uldataXYZ = (dataXYZ[0] << 24)|(dataXYZ[1] << 16)|(dataXYZ[2] << 8)|(dataXYZ[3] << 0);     
 8002e14:	7c3b      	ldrb	r3, [r7, #16]
 8002e16:	061a      	lsls	r2, r3, #24
 8002e18:	7c7b      	ldrb	r3, [r7, #17]
 8002e1a:	041b      	lsls	r3, r3, #16
 8002e1c:	431a      	orrs	r2, r3
 8002e1e:	7cbb      	ldrb	r3, [r7, #18]
 8002e20:	021b      	lsls	r3, r3, #8
 8002e22:	4313      	orrs	r3, r2
 8002e24:	7cfa      	ldrb	r2, [r7, #19]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	617b      	str	r3, [r7, #20]
  *X = (uldataXYZ >> 20) & 0x00000FFF;     
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	0d1b      	lsrs	r3, r3, #20
 8002e2e:	b29a      	uxth	r2, r3
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	801a      	strh	r2, [r3, #0]
  *Y = (uldataXYZ >>  8) & 0x00000FFF;     
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	0a1b      	lsrs	r3, r3, #8
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e3e:	b29a      	uxth	r2, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	801a      	strh	r2, [r3, #0]
  
  /* Reset FIFO */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8002e44:	89fb      	ldrh	r3, [r7, #14]
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	2201      	movs	r2, #1
 8002e4a:	214b      	movs	r1, #75	; 0x4b
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f000 fc40 	bl	80036d2 <IOE_Write>
  /* Enable the FIFO again */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 8002e52:	89fb      	ldrh	r3, [r7, #14]
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2200      	movs	r2, #0
 8002e58:	214b      	movs	r1, #75	; 0x4b
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f000 fc39 	bl	80036d2 <IOE_Write>
}
 8002e60:	bf00      	nop
 8002e62:	3718      	adds	r7, #24
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <stmpe811_TS_EnableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_EnableIT(uint16_t DeviceAddr)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b082      	sub	sp, #8
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	4603      	mov	r3, r0
 8002e70:	80fb      	strh	r3, [r7, #6]
  IOE_ITConfig();
 8002e72:	f000 fc28 	bl	80036c6 <IOE_ITConfig>
  
  /* Enable global TS IT source */
  stmpe811_EnableITSource(DeviceAddr, STMPE811_TS_IT); 
 8002e76:	88fb      	ldrh	r3, [r7, #6]
 8002e78:	211f      	movs	r1, #31
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f7ff fe76 	bl	8002b6c <stmpe811_EnableITSource>
  
  /* Enable global interrupt */
  stmpe811_EnableGlobalIT(DeviceAddr);
 8002e80:	88fb      	ldrh	r3, [r7, #6]
 8002e82:	4618      	mov	r0, r3
 8002e84:	f7ff fe36 	bl	8002af4 <stmpe811_EnableGlobalIT>
}
 8002e88:	bf00      	nop
 8002e8a:	3708      	adds	r7, #8
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <stmpe811_TS_DisableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval None
  */
void stmpe811_TS_DisableIT(uint16_t DeviceAddr)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	4603      	mov	r3, r0
 8002e98:	80fb      	strh	r3, [r7, #6]
  /* Disable global interrupt */
  stmpe811_DisableGlobalIT(DeviceAddr);
 8002e9a:	88fb      	ldrh	r3, [r7, #6]
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f7ff fe47 	bl	8002b30 <stmpe811_DisableGlobalIT>
  
  /* Disable global TS IT source */
  stmpe811_DisableITSource(DeviceAddr, STMPE811_TS_IT); 
 8002ea2:	88fb      	ldrh	r3, [r7, #6]
 8002ea4:	211f      	movs	r1, #31
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7ff fe81 	bl	8002bae <stmpe811_DisableITSource>
}
 8002eac:	bf00      	nop
 8002eae:	3708      	adds	r7, #8
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <stmpe811_TS_ITStatus>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval TS interrupts status
  */
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	4603      	mov	r3, r0
 8002ebc:	80fb      	strh	r3, [r7, #6]
  /* Return TS interrupts status */
  return(stmpe811_ReadGITStatus(DeviceAddr, STMPE811_TS_IT));
 8002ebe:	88fb      	ldrh	r3, [r7, #6]
 8002ec0:	211f      	movs	r1, #31
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7ff fe99 	bl	8002bfa <stmpe811_ReadGITStatus>
 8002ec8:	4603      	mov	r3, r0
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3708      	adds	r7, #8
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}

08002ed2 <stmpe811_TS_ClearIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_ClearIT(uint16_t DeviceAddr)
{
 8002ed2:	b580      	push	{r7, lr}
 8002ed4:	b082      	sub	sp, #8
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	4603      	mov	r3, r0
 8002eda:	80fb      	strh	r3, [r7, #6]
  /* Clear the global TS IT source */
  stmpe811_ClearGlobalIT(DeviceAddr, STMPE811_TS_IT);
 8002edc:	88fb      	ldrh	r3, [r7, #6]
 8002ede:	211f      	movs	r1, #31
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7ff fea1 	bl	8002c28 <stmpe811_ClearGlobalIT>
}
 8002ee6:	bf00      	nop
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
	...

08002ef0 <stmpe811_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t stmpe811_GetInstance(uint16_t DeviceAddr)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 8002efa:	2300      	movs	r3, #0
 8002efc:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8002efe:	2300      	movs	r3, #0
 8002f00:	73fb      	strb	r3, [r7, #15]
 8002f02:	e00b      	b.n	8002f1c <stmpe811_GetInstance+0x2c>
  {
    if(stmpe811[idx] == DeviceAddr)
 8002f04:	7bfb      	ldrb	r3, [r7, #15]
 8002f06:	4a0a      	ldr	r2, [pc, #40]	; (8002f30 <stmpe811_GetInstance+0x40>)
 8002f08:	5cd3      	ldrb	r3, [r2, r3]
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	88fa      	ldrh	r2, [r7, #6]
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d101      	bne.n	8002f16 <stmpe811_GetInstance+0x26>
    {
      return idx; 
 8002f12:	7bfb      	ldrb	r3, [r7, #15]
 8002f14:	e006      	b.n	8002f24 <stmpe811_GetInstance+0x34>
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8002f16:	7bfb      	ldrb	r3, [r7, #15]
 8002f18:	3301      	adds	r3, #1
 8002f1a:	73fb      	strb	r3, [r7, #15]
 8002f1c:	7bfb      	ldrb	r3, [r7, #15]
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d9f0      	bls.n	8002f04 <stmpe811_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 8002f22:	23ff      	movs	r3, #255	; 0xff
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3714      	adds	r7, #20
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr
 8002f30:	2000085c 	.word	0x2000085c

08002f34 <BSP_LED_Init>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b08a      	sub	sp, #40	; 0x28
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8002f3e:	79fb      	ldrb	r3, [r7, #7]
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d10e      	bne.n	8002f62 <BSP_LED_Init+0x2e>
 8002f44:	2300      	movs	r3, #0
 8002f46:	613b      	str	r3, [r7, #16]
 8002f48:	4b21      	ldr	r3, [pc, #132]	; (8002fd0 <BSP_LED_Init+0x9c>)
 8002f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4c:	4a20      	ldr	r2, [pc, #128]	; (8002fd0 <BSP_LED_Init+0x9c>)
 8002f4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f52:	6313      	str	r3, [r2, #48]	; 0x30
 8002f54:	4b1e      	ldr	r3, [pc, #120]	; (8002fd0 <BSP_LED_Init+0x9c>)
 8002f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f5c:	613b      	str	r3, [r7, #16]
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	e010      	b.n	8002f84 <BSP_LED_Init+0x50>
 8002f62:	79fb      	ldrb	r3, [r7, #7]
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d10d      	bne.n	8002f84 <BSP_LED_Init+0x50>
 8002f68:	2300      	movs	r3, #0
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	4b18      	ldr	r3, [pc, #96]	; (8002fd0 <BSP_LED_Init+0x9c>)
 8002f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f70:	4a17      	ldr	r2, [pc, #92]	; (8002fd0 <BSP_LED_Init+0x9c>)
 8002f72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f76:	6313      	str	r3, [r2, #48]	; 0x30
 8002f78:	4b15      	ldr	r3, [pc, #84]	; (8002fd0 <BSP_LED_Init+0x9c>)
 8002f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f80:	60fb      	str	r3, [r7, #12]
 8002f82:	68fb      	ldr	r3, [r7, #12]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = GPIO_PIN[Led];
 8002f84:	79fb      	ldrb	r3, [r7, #7]
 8002f86:	4a13      	ldr	r2, [pc, #76]	; (8002fd4 <BSP_LED_Init+0xa0>)
 8002f88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002f8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f92:	2301      	movs	r3, #1
 8002f94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8002f96:	2302      	movs	r3, #2
 8002f98:	623b      	str	r3, [r7, #32]
  
  HAL_GPIO_Init(GPIO_PORT[Led], &GPIO_InitStruct);
 8002f9a:	79fb      	ldrb	r3, [r7, #7]
 8002f9c:	4a0e      	ldr	r2, [pc, #56]	; (8002fd8 <BSP_LED_Init+0xa4>)
 8002f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fa2:	f107 0214 	add.w	r2, r7, #20
 8002fa6:	4611      	mov	r1, r2
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f002 fa89 	bl	80054c0 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 8002fae:	79fb      	ldrb	r3, [r7, #7]
 8002fb0:	4a09      	ldr	r2, [pc, #36]	; (8002fd8 <BSP_LED_Init+0xa4>)
 8002fb2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002fb6:	79fb      	ldrb	r3, [r7, #7]
 8002fb8:	4a06      	ldr	r2, [pc, #24]	; (8002fd4 <BSP_LED_Init+0xa0>)
 8002fba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	f002 fc29 	bl	8005818 <HAL_GPIO_WritePin>
}
 8002fc6:	bf00      	nop
 8002fc8:	3728      	adds	r7, #40	; 0x28
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}
 8002fce:	bf00      	nop
 8002fd0:	40023800 	.word	0x40023800
 8002fd4:	0800dfe8 	.word	0x0800dfe8
 8002fd8:	20000098 	.word	0x20000098

08002fdc <BSP_LED_On>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4 
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8002fe6:	79fb      	ldrb	r3, [r7, #7]
 8002fe8:	4a07      	ldr	r2, [pc, #28]	; (8003008 <BSP_LED_On+0x2c>)
 8002fea:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8002fee:	79fb      	ldrb	r3, [r7, #7]
 8002ff0:	4a06      	ldr	r2, [pc, #24]	; (800300c <BSP_LED_On+0x30>)
 8002ff2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	f002 fc0d 	bl	8005818 <HAL_GPIO_WritePin>
}
 8002ffe:	bf00      	nop
 8003000:	3708      	adds	r7, #8
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	20000098 	.word	0x20000098
 800300c:	0800dfe8 	.word	0x0800dfe8

08003010 <BSP_LED_Off>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	4603      	mov	r3, r0
 8003018:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 800301a:	79fb      	ldrb	r3, [r7, #7]
 800301c:	4a07      	ldr	r2, [pc, #28]	; (800303c <BSP_LED_Off+0x2c>)
 800301e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8003022:	79fb      	ldrb	r3, [r7, #7]
 8003024:	4a06      	ldr	r2, [pc, #24]	; (8003040 <BSP_LED_Off+0x30>)
 8003026:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800302a:	2200      	movs	r2, #0
 800302c:	4619      	mov	r1, r3
 800302e:	f002 fbf3 	bl	8005818 <HAL_GPIO_WritePin>
}
 8003032:	bf00      	nop
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	20000098 	.word	0x20000098
 8003040:	0800dfe8 	.word	0x0800dfe8

08003044 <BSP_LED_Toggle>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4  
  */
void BSP_LED_Toggle(Led_TypeDef Led)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	4603      	mov	r3, r0
 800304c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]);
 800304e:	79fb      	ldrb	r3, [r7, #7]
 8003050:	4a07      	ldr	r2, [pc, #28]	; (8003070 <BSP_LED_Toggle+0x2c>)
 8003052:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003056:	79fb      	ldrb	r3, [r7, #7]
 8003058:	4906      	ldr	r1, [pc, #24]	; (8003074 <BSP_LED_Toggle+0x30>)
 800305a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800305e:	4619      	mov	r1, r3
 8003060:	4610      	mov	r0, r2
 8003062:	f002 fbf2 	bl	800584a <HAL_GPIO_TogglePin>
}
 8003066:	bf00      	nop
 8003068:	3708      	adds	r7, #8
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}
 800306e:	bf00      	nop
 8003070:	20000098 	.word	0x20000098
 8003074:	0800dfe8 	.word	0x0800dfe8

08003078 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Initialization
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b08a      	sub	sp, #40	; 0x28
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  
  I2C_HandleTypeDef* pI2cHandle;
  pI2cHandle = &I2cHandle;
#endif /* EE_M24LR64 */

  if (hi2c->Instance == DISCOVERY_I2Cx)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a33      	ldr	r2, [pc, #204]	; (8003154 <I2Cx_MspInit+0xdc>)
 8003086:	4293      	cmp	r3, r2
 8003088:	d15f      	bne.n	800314a <I2Cx_MspInit+0xd2>
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 800308a:	2300      	movs	r3, #0
 800308c:	613b      	str	r3, [r7, #16]
 800308e:	4b32      	ldr	r3, [pc, #200]	; (8003158 <I2Cx_MspInit+0xe0>)
 8003090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003092:	4a31      	ldr	r2, [pc, #196]	; (8003158 <I2Cx_MspInit+0xe0>)
 8003094:	f043 0304 	orr.w	r3, r3, #4
 8003098:	6313      	str	r3, [r2, #48]	; 0x30
 800309a:	4b2f      	ldr	r3, [pc, #188]	; (8003158 <I2Cx_MspInit+0xe0>)
 800309c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309e:	f003 0304 	and.w	r3, r3, #4
 80030a2:	613b      	str	r3, [r7, #16]
 80030a4:	693b      	ldr	r3, [r7, #16]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 80030a6:	2300      	movs	r3, #0
 80030a8:	60fb      	str	r3, [r7, #12]
 80030aa:	4b2b      	ldr	r3, [pc, #172]	; (8003158 <I2Cx_MspInit+0xe0>)
 80030ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ae:	4a2a      	ldr	r2, [pc, #168]	; (8003158 <I2Cx_MspInit+0xe0>)
 80030b0:	f043 0301 	orr.w	r3, r3, #1
 80030b4:	6313      	str	r3, [r2, #48]	; 0x30
 80030b6:	4b28      	ldr	r3, [pc, #160]	; (8003158 <I2Cx_MspInit+0xe0>)
 80030b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ba:	f003 0301 	and.w	r3, r3, #1
 80030be:	60fb      	str	r3, [r7, #12]
 80030c0:	68fb      	ldr	r3, [r7, #12]
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 80030c2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 80030c8:	2312      	movs	r3, #18
 80030ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80030cc:	2300      	movs	r3, #0
 80030ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 80030d0:	2302      	movs	r3, #2
 80030d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80030d4:	2304      	movs	r3, #4
 80030d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 80030d8:	f107 0314 	add.w	r3, r7, #20
 80030dc:	4619      	mov	r1, r3
 80030de:	481f      	ldr	r0, [pc, #124]	; (800315c <I2Cx_MspInit+0xe4>)
 80030e0:	f002 f9ee 	bl	80054c0 <HAL_GPIO_Init>
      
    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 80030e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80030e8:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 80030ea:	f107 0314 	add.w	r3, r7, #20
 80030ee:	4619      	mov	r1, r3
 80030f0:	481b      	ldr	r0, [pc, #108]	; (8003160 <I2Cx_MspInit+0xe8>)
 80030f2:	f002 f9e5 	bl	80054c0 <HAL_GPIO_Init>
    
    
    /* Configure the Discovery I2Cx peripheral -------------------------------*/ 
    /* Enable I2C3 clock */
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 80030f6:	2300      	movs	r3, #0
 80030f8:	60bb      	str	r3, [r7, #8]
 80030fa:	4b17      	ldr	r3, [pc, #92]	; (8003158 <I2Cx_MspInit+0xe0>)
 80030fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fe:	4a16      	ldr	r2, [pc, #88]	; (8003158 <I2Cx_MspInit+0xe0>)
 8003100:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003104:	6413      	str	r3, [r2, #64]	; 0x40
 8003106:	4b14      	ldr	r3, [pc, #80]	; (8003158 <I2Cx_MspInit+0xe0>)
 8003108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800310e:	60bb      	str	r3, [r7, #8]
 8003110:	68bb      	ldr	r3, [r7, #8]
    
    /* Force the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_FORCE_RESET();
 8003112:	4b11      	ldr	r3, [pc, #68]	; (8003158 <I2Cx_MspInit+0xe0>)
 8003114:	6a1b      	ldr	r3, [r3, #32]
 8003116:	4a10      	ldr	r2, [pc, #64]	; (8003158 <I2Cx_MspInit+0xe0>)
 8003118:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800311c:	6213      	str	r3, [r2, #32]
      
    /* Release the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_RELEASE_RESET(); 
 800311e:	4b0e      	ldr	r3, [pc, #56]	; (8003158 <I2Cx_MspInit+0xe0>)
 8003120:	6a1b      	ldr	r3, [r3, #32]
 8003122:	4a0d      	ldr	r2, [pc, #52]	; (8003158 <I2Cx_MspInit+0xe0>)
 8003124:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003128:	6213      	str	r3, [r2, #32]
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 800312a:	2200      	movs	r2, #0
 800312c:	210f      	movs	r1, #15
 800312e:	2048      	movs	r0, #72	; 0x48
 8003130:	f001 fd3b 	bl	8004baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8003134:	2048      	movs	r0, #72	; 0x48
 8003136:	f001 fd54 	bl	8004be2 <HAL_NVIC_EnableIRQ>
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 800313a:	2200      	movs	r2, #0
 800313c:	210f      	movs	r1, #15
 800313e:	2049      	movs	r0, #73	; 0x49
 8003140:	f001 fd33 	bl	8004baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);  
 8003144:	2049      	movs	r0, #73	; 0x49
 8003146:	f001 fd4c 	bl	8004be2 <HAL_NVIC_EnableIRQ>
    /* Configure and enable I2C DMA RX Channel interrupt */
    HAL_NVIC_SetPriority((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn), EEPROM_I2C_DMA_PREPRIO, 0);
    HAL_NVIC_EnableIRQ((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn));
#endif /* EE_M24LR64 */
  }
}
 800314a:	bf00      	nop
 800314c:	3728      	adds	r7, #40	; 0x28
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	40005c00 	.word	0x40005c00
 8003158:	40023800 	.word	0x40023800
 800315c:	40020000 	.word	0x40020000
 8003160:	40020800 	.word	0x40020800

08003164 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8003168:	4814      	ldr	r0, [pc, #80]	; (80031bc <I2Cx_Init+0x58>)
 800316a:	f003 f831 	bl	80061d0 <HAL_I2C_GetState>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d121      	bne.n	80031b8 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 8003174:	4b11      	ldr	r3, [pc, #68]	; (80031bc <I2Cx_Init+0x58>)
 8003176:	4a12      	ldr	r2, [pc, #72]	; (80031c0 <I2Cx_Init+0x5c>)
 8003178:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 800317a:	4b10      	ldr	r3, [pc, #64]	; (80031bc <I2Cx_Init+0x58>)
 800317c:	4a11      	ldr	r2, [pc, #68]	; (80031c4 <I2Cx_Init+0x60>)
 800317e:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 8003180:	4b0e      	ldr	r3, [pc, #56]	; (80031bc <I2Cx_Init+0x58>)
 8003182:	2200      	movs	r2, #0
 8003184:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1      = 0;
 8003186:	4b0d      	ldr	r3, [pc, #52]	; (80031bc <I2Cx_Init+0x58>)
 8003188:	2200      	movs	r2, #0
 800318a:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800318c:	4b0b      	ldr	r3, [pc, #44]	; (80031bc <I2Cx_Init+0x58>)
 800318e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003192:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 8003194:	4b09      	ldr	r3, [pc, #36]	; (80031bc <I2Cx_Init+0x58>)
 8003196:	2200      	movs	r2, #0
 8003198:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2      = 0;
 800319a:	4b08      	ldr	r3, [pc, #32]	; (80031bc <I2Cx_Init+0x58>)
 800319c:	2200      	movs	r2, #0
 800319e:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 80031a0:	4b06      	ldr	r3, [pc, #24]	; (80031bc <I2Cx_Init+0x58>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
 80031a6:	4b05      	ldr	r3, [pc, #20]	; (80031bc <I2Cx_Init+0x58>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	621a      	str	r2, [r3, #32]
    
    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 80031ac:	4803      	ldr	r0, [pc, #12]	; (80031bc <I2Cx_Init+0x58>)
 80031ae:	f7ff ff63 	bl	8003078 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 80031b2:	4802      	ldr	r0, [pc, #8]	; (80031bc <I2Cx_Init+0x58>)
 80031b4:	f002 fb64 	bl	8005880 <HAL_I2C_Init>
  }
}
 80031b8:	bf00      	nop
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	20000860 	.word	0x20000860
 80031c0:	40005c00 	.word	0x40005c00
 80031c4:	000186a0 	.word	0x000186a0

080031c8 <I2Cx_ITConfig>:

/**
  * @brief  Configures Interruption pin for I2C communication.
  */
static void I2Cx_ITConfig(void)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b086      	sub	sp, #24
 80031cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 80031ce:	2300      	movs	r3, #0
 80031d0:	603b      	str	r3, [r7, #0]
 80031d2:	4b13      	ldr	r3, [pc, #76]	; (8003220 <I2Cx_ITConfig+0x58>)
 80031d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d6:	4a12      	ldr	r2, [pc, #72]	; (8003220 <I2Cx_ITConfig+0x58>)
 80031d8:	f043 0301 	orr.w	r3, r3, #1
 80031dc:	6313      	str	r3, [r2, #48]	; 0x30
 80031de:	4b10      	ldr	r3, [pc, #64]	; (8003220 <I2Cx_ITConfig+0x58>)
 80031e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e2:	f003 0301 	and.w	r3, r3, #1
 80031e6:	603b      	str	r3, [r7, #0]
 80031e8:	683b      	ldr	r3, [r7, #0]
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 80031ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80031ee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 80031f0:	2301      	movs	r3, #1
 80031f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 80031f4:	2300      	movs	r3, #0
 80031f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 80031f8:	4b0a      	ldr	r3, [pc, #40]	; (8003224 <I2Cx_ITConfig+0x5c>)
 80031fa:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 80031fc:	1d3b      	adds	r3, r7, #4
 80031fe:	4619      	mov	r1, r3
 8003200:	4809      	ldr	r0, [pc, #36]	; (8003228 <I2Cx_ITConfig+0x60>)
 8003202:	f002 f95d 	bl	80054c0 <HAL_GPIO_Init>
    
  /* Enable and set GPIO EXTI Interrupt to the highest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x0F, 0x00);
 8003206:	2200      	movs	r2, #0
 8003208:	210f      	movs	r1, #15
 800320a:	2028      	movs	r0, #40	; 0x28
 800320c:	f001 fccd 	bl	8004baa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 8003210:	2028      	movs	r0, #40	; 0x28
 8003212:	f001 fce6 	bl	8004be2 <HAL_NVIC_EnableIRQ>
}
 8003216:	bf00      	nop
 8003218:	3718      	adds	r7, #24
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	40023800 	.word	0x40023800
 8003224:	10210000 	.word	0x10210000
 8003228:	40020000 	.word	0x40020000

0800322c <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
  {
 800322c:	b580      	push	{r7, lr}
 800322e:	b088      	sub	sp, #32
 8003230:	af04      	add	r7, sp, #16
 8003232:	4603      	mov	r3, r0
 8003234:	71fb      	strb	r3, [r7, #7]
 8003236:	460b      	mov	r3, r1
 8003238:	71bb      	strb	r3, [r7, #6]
 800323a:	4613      	mov	r3, r2
 800323c:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 800323e:	2300      	movs	r3, #0
 8003240:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 8003242:	79fb      	ldrb	r3, [r7, #7]
 8003244:	b299      	uxth	r1, r3
 8003246:	79bb      	ldrb	r3, [r7, #6]
 8003248:	b29a      	uxth	r2, r3
 800324a:	4b0b      	ldr	r3, [pc, #44]	; (8003278 <I2Cx_WriteData+0x4c>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	9302      	str	r3, [sp, #8]
 8003250:	2301      	movs	r3, #1
 8003252:	9301      	str	r3, [sp, #4]
 8003254:	1d7b      	adds	r3, r7, #5
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	2301      	movs	r3, #1
 800325a:	4808      	ldr	r0, [pc, #32]	; (800327c <I2Cx_WriteData+0x50>)
 800325c:	f002 fc98 	bl	8005b90 <HAL_I2C_Mem_Write>
 8003260:	4603      	mov	r3, r0
 8003262:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8003264:	7bfb      	ldrb	r3, [r7, #15]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d001      	beq.n	800326e <I2Cx_WriteData+0x42>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 800326a:	f000 f863 	bl	8003334 <I2Cx_Error>
  }        
}
 800326e:	bf00      	nop
 8003270:	3710      	adds	r7, #16
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	200000a0 	.word	0x200000a0
 800327c:	20000860 	.word	0x20000860

08003280 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b088      	sub	sp, #32
 8003284:	af04      	add	r7, sp, #16
 8003286:	4603      	mov	r3, r0
 8003288:	460a      	mov	r2, r1
 800328a:	71fb      	strb	r3, [r7, #7]
 800328c:	4613      	mov	r3, r2
 800328e:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003290:	2300      	movs	r3, #0
 8003292:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8003294:	2300      	movs	r3, #0
 8003296:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8003298:	79fb      	ldrb	r3, [r7, #7]
 800329a:	b299      	uxth	r1, r3
 800329c:	79bb      	ldrb	r3, [r7, #6]
 800329e:	b29a      	uxth	r2, r3
 80032a0:	4b0b      	ldr	r3, [pc, #44]	; (80032d0 <I2Cx_ReadData+0x50>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	9302      	str	r3, [sp, #8]
 80032a6:	2301      	movs	r3, #1
 80032a8:	9301      	str	r3, [sp, #4]
 80032aa:	f107 030e 	add.w	r3, r7, #14
 80032ae:	9300      	str	r3, [sp, #0]
 80032b0:	2301      	movs	r3, #1
 80032b2:	4808      	ldr	r0, [pc, #32]	; (80032d4 <I2Cx_ReadData+0x54>)
 80032b4:	f002 fd66 	bl	8005d84 <HAL_I2C_Mem_Read>
 80032b8:	4603      	mov	r3, r0
 80032ba:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 80032bc:	7bfb      	ldrb	r3, [r7, #15]
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d001      	beq.n	80032c6 <I2Cx_ReadData+0x46>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 80032c2:	f000 f837 	bl	8003334 <I2Cx_Error>
  
  }
  return value;
 80032c6:	7bbb      	ldrb	r3, [r7, #14]
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3710      	adds	r7, #16
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	200000a0 	.word	0x200000a0
 80032d4:	20000860 	.word	0x20000860

080032d8 <I2Cx_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static uint8_t I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b088      	sub	sp, #32
 80032dc:	af04      	add	r7, sp, #16
 80032de:	603a      	str	r2, [r7, #0]
 80032e0:	461a      	mov	r2, r3
 80032e2:	4603      	mov	r3, r0
 80032e4:	71fb      	strb	r3, [r7, #7]
 80032e6:	460b      	mov	r3, r1
 80032e8:	71bb      	strb	r3, [r7, #6]
 80032ea:	4613      	mov	r3, r2
 80032ec:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032ee:	2300      	movs	r3, #0
 80032f0:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 80032f2:	79fb      	ldrb	r3, [r7, #7]
 80032f4:	b299      	uxth	r1, r3
 80032f6:	79bb      	ldrb	r3, [r7, #6]
 80032f8:	b29a      	uxth	r2, r3
 80032fa:	4b0c      	ldr	r3, [pc, #48]	; (800332c <I2Cx_ReadBuffer+0x54>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	9302      	str	r3, [sp, #8]
 8003300:	88bb      	ldrh	r3, [r7, #4]
 8003302:	9301      	str	r3, [sp, #4]
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	9300      	str	r3, [sp, #0]
 8003308:	2301      	movs	r3, #1
 800330a:	4809      	ldr	r0, [pc, #36]	; (8003330 <I2Cx_ReadBuffer+0x58>)
 800330c:	f002 fd3a 	bl	8005d84 <HAL_I2C_Mem_Read>
 8003310:	4603      	mov	r3, r0
 8003312:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status == HAL_OK)
 8003314:	7bfb      	ldrb	r3, [r7, #15]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d101      	bne.n	800331e <I2Cx_ReadBuffer+0x46>
  {
    return 0;
 800331a:	2300      	movs	r3, #0
 800331c:	e002      	b.n	8003324 <I2Cx_ReadBuffer+0x4c>
  }
  else
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 800331e:	f000 f809 	bl	8003334 <I2Cx_Error>

    return 1;
 8003322:	2301      	movs	r3, #1
  }
}
 8003324:	4618      	mov	r0, r3
 8003326:	3710      	adds	r7, #16
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	200000a0 	.word	0x200000a0
 8003330:	20000860 	.word	0x20000860

08003334 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8003338:	4803      	ldr	r0, [pc, #12]	; (8003348 <I2Cx_Error+0x14>)
 800333a:	f002 fbe5 	bl	8005b08 <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 800333e:	f7ff ff11 	bl	8003164 <I2Cx_Init>
}
 8003342:	bf00      	nop
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	20000860 	.word	0x20000860

0800334c <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8003350:	4819      	ldr	r0, [pc, #100]	; (80033b8 <SPIx_Init+0x6c>)
 8003352:	f005 f9ca 	bl	80086ea <HAL_SPI_GetState>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d12b      	bne.n	80033b4 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 800335c:	4b16      	ldr	r3, [pc, #88]	; (80033b8 <SPIx_Init+0x6c>)
 800335e:	4a17      	ldr	r2, [pc, #92]	; (80033bc <SPIx_Init+0x70>)
 8003360:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003362:	4b15      	ldr	r3, [pc, #84]	; (80033b8 <SPIx_Init+0x6c>)
 8003364:	2218      	movs	r2, #24
 8003366:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8003368:	4b13      	ldr	r3, [pc, #76]	; (80033b8 <SPIx_Init+0x6c>)
 800336a:	2200      	movs	r2, #0
 800336c:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 800336e:	4b12      	ldr	r3, [pc, #72]	; (80033b8 <SPIx_Init+0x6c>)
 8003370:	2200      	movs	r2, #0
 8003372:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8003374:	4b10      	ldr	r3, [pc, #64]	; (80033b8 <SPIx_Init+0x6c>)
 8003376:	2200      	movs	r2, #0
 8003378:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800337a:	4b0f      	ldr	r3, [pc, #60]	; (80033b8 <SPIx_Init+0x6c>)
 800337c:	2200      	movs	r2, #0
 800337e:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8003380:	4b0d      	ldr	r3, [pc, #52]	; (80033b8 <SPIx_Init+0x6c>)
 8003382:	2207      	movs	r2, #7
 8003384:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8003386:	4b0c      	ldr	r3, [pc, #48]	; (80033b8 <SPIx_Init+0x6c>)
 8003388:	2200      	movs	r2, #0
 800338a:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 800338c:	4b0a      	ldr	r3, [pc, #40]	; (80033b8 <SPIx_Init+0x6c>)
 800338e:	2200      	movs	r2, #0
 8003390:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8003392:	4b09      	ldr	r3, [pc, #36]	; (80033b8 <SPIx_Init+0x6c>)
 8003394:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003398:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800339a:	4b07      	ldr	r3, [pc, #28]	; (80033b8 <SPIx_Init+0x6c>)
 800339c:	2200      	movs	r2, #0
 800339e:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80033a0:	4b05      	ldr	r3, [pc, #20]	; (80033b8 <SPIx_Init+0x6c>)
 80033a2:	f44f 7282 	mov.w	r2, #260	; 0x104
 80033a6:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 80033a8:	4803      	ldr	r0, [pc, #12]	; (80033b8 <SPIx_Init+0x6c>)
 80033aa:	f000 f853 	bl	8003454 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80033ae:	4802      	ldr	r0, [pc, #8]	; (80033b8 <SPIx_Init+0x6c>)
 80033b0:	f004 fc11 	bl	8007bd6 <HAL_SPI_Init>
  } 
}
 80033b4:	bf00      	nop
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	200008b4 	.word	0x200008b4
 80033bc:	40015000 	.word	0x40015000

080033c0 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b084      	sub	sp, #16
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	4603      	mov	r3, r0
 80033c8:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80033ca:	2300      	movs	r3, #0
 80033cc:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 80033ce:	79fb      	ldrb	r3, [r7, #7]
 80033d0:	b29a      	uxth	r2, r3
 80033d2:	4b09      	ldr	r3, [pc, #36]	; (80033f8 <SPIx_Read+0x38>)
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f107 0108 	add.w	r1, r7, #8
 80033da:	4808      	ldr	r0, [pc, #32]	; (80033fc <SPIx_Read+0x3c>)
 80033dc:	f004 fdf8 	bl	8007fd0 <HAL_SPI_Receive>
 80033e0:	4603      	mov	r3, r0
 80033e2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80033e4:	7bfb      	ldrb	r3, [r7, #15]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 80033ea:	f000 f827 	bl	800343c <SPIx_Error>
  }
  
  return readvalue;
 80033ee:	68bb      	ldr	r3, [r7, #8]
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3710      	adds	r7, #16
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	200000a4 	.word	0x200000a4
 80033fc:	200008b4 	.word	0x200008b4

08003400 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
 8003406:	4603      	mov	r3, r0
 8003408:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800340a:	2300      	movs	r3, #0
 800340c:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 800340e:	4b09      	ldr	r3, [pc, #36]	; (8003434 <SPIx_Write+0x34>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	1db9      	adds	r1, r7, #6
 8003414:	2201      	movs	r2, #1
 8003416:	4808      	ldr	r0, [pc, #32]	; (8003438 <SPIx_Write+0x38>)
 8003418:	f004 fc84 	bl	8007d24 <HAL_SPI_Transmit>
 800341c:	4603      	mov	r3, r0
 800341e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8003420:	7bfb      	ldrb	r3, [r7, #15]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d001      	beq.n	800342a <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8003426:	f000 f809 	bl	800343c <SPIx_Error>
  }
}
 800342a:	bf00      	nop
 800342c:	3710      	adds	r7, #16
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	200000a4 	.word	0x200000a4
 8003438:	200008b4 	.word	0x200008b4

0800343c <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8003440:	4803      	ldr	r0, [pc, #12]	; (8003450 <SPIx_Error+0x14>)
 8003442:	f004 fc33 	bl	8007cac <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8003446:	f7ff ff81 	bl	800334c <SPIx_Init>
}
 800344a:	bf00      	nop
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	200008b4 	.word	0x200008b4

08003454 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b08a      	sub	sp, #40	; 0x28
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 800345c:	2300      	movs	r3, #0
 800345e:	613b      	str	r3, [r7, #16]
 8003460:	4b17      	ldr	r3, [pc, #92]	; (80034c0 <SPIx_MspInit+0x6c>)
 8003462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003464:	4a16      	ldr	r2, [pc, #88]	; (80034c0 <SPIx_MspInit+0x6c>)
 8003466:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800346a:	6453      	str	r3, [r2, #68]	; 0x44
 800346c:	4b14      	ldr	r3, [pc, #80]	; (80034c0 <SPIx_MspInit+0x6c>)
 800346e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003470:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003474:	613b      	str	r3, [r7, #16]
 8003476:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8003478:	2300      	movs	r3, #0
 800347a:	60fb      	str	r3, [r7, #12]
 800347c:	4b10      	ldr	r3, [pc, #64]	; (80034c0 <SPIx_MspInit+0x6c>)
 800347e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003480:	4a0f      	ldr	r2, [pc, #60]	; (80034c0 <SPIx_MspInit+0x6c>)
 8003482:	f043 0320 	orr.w	r3, r3, #32
 8003486:	6313      	str	r3, [r2, #48]	; 0x30
 8003488:	4b0d      	ldr	r3, [pc, #52]	; (80034c0 <SPIx_MspInit+0x6c>)
 800348a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800348c:	f003 0320 	and.w	r3, r3, #32
 8003490:	60fb      	str	r3, [r7, #12]
 8003492:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8003494:	f44f 7360 	mov.w	r3, #896	; 0x380
 8003498:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 800349a:	2302      	movs	r3, #2
 800349c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 800349e:	2302      	movs	r3, #2
 80034a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 80034a2:	2301      	movs	r3, #1
 80034a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 80034a6:	2305      	movs	r3, #5
 80034a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 80034aa:	f107 0314 	add.w	r3, r7, #20
 80034ae:	4619      	mov	r1, r3
 80034b0:	4804      	ldr	r0, [pc, #16]	; (80034c4 <SPIx_MspInit+0x70>)
 80034b2:	f002 f805 	bl	80054c0 <HAL_GPIO_Init>
}
 80034b6:	bf00      	nop
 80034b8:	3728      	adds	r7, #40	; 0x28
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	40023800 	.word	0x40023800
 80034c4:	40021400 	.word	0x40021400

080034c8 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b088      	sub	sp, #32
 80034cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 80034ce:	4b36      	ldr	r3, [pc, #216]	; (80035a8 <LCD_IO_Init+0xe0>)
 80034d0:	781b      	ldrb	r3, [r3, #0]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d164      	bne.n	80035a0 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 80034d6:	4b34      	ldr	r3, [pc, #208]	; (80035a8 <LCD_IO_Init+0xe0>)
 80034d8:	2201      	movs	r2, #1
 80034da:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 80034dc:	2300      	movs	r3, #0
 80034de:	60bb      	str	r3, [r7, #8]
 80034e0:	4b32      	ldr	r3, [pc, #200]	; (80035ac <LCD_IO_Init+0xe4>)
 80034e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e4:	4a31      	ldr	r2, [pc, #196]	; (80035ac <LCD_IO_Init+0xe4>)
 80034e6:	f043 0308 	orr.w	r3, r3, #8
 80034ea:	6313      	str	r3, [r2, #48]	; 0x30
 80034ec:	4b2f      	ldr	r3, [pc, #188]	; (80035ac <LCD_IO_Init+0xe4>)
 80034ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f0:	f003 0308 	and.w	r3, r3, #8
 80034f4:	60bb      	str	r3, [r7, #8]
 80034f6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80034f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80034fc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80034fe:	2301      	movs	r3, #1
 8003500:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8003502:	2300      	movs	r3, #0
 8003504:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8003506:	2302      	movs	r3, #2
 8003508:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 800350a:	f107 030c 	add.w	r3, r7, #12
 800350e:	4619      	mov	r1, r3
 8003510:	4827      	ldr	r0, [pc, #156]	; (80035b0 <LCD_IO_Init+0xe8>)
 8003512:	f001 ffd5 	bl	80054c0 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8003516:	2300      	movs	r3, #0
 8003518:	607b      	str	r3, [r7, #4]
 800351a:	4b24      	ldr	r3, [pc, #144]	; (80035ac <LCD_IO_Init+0xe4>)
 800351c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351e:	4a23      	ldr	r2, [pc, #140]	; (80035ac <LCD_IO_Init+0xe4>)
 8003520:	f043 0308 	orr.w	r3, r3, #8
 8003524:	6313      	str	r3, [r2, #48]	; 0x30
 8003526:	4b21      	ldr	r3, [pc, #132]	; (80035ac <LCD_IO_Init+0xe4>)
 8003528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800352a:	f003 0308 	and.w	r3, r3, #8
 800352e:	607b      	str	r3, [r7, #4]
 8003530:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8003532:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003536:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8003538:	2301      	movs	r3, #1
 800353a:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800353c:	2300      	movs	r3, #0
 800353e:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8003540:	2302      	movs	r3, #2
 8003542:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8003544:	f107 030c 	add.w	r3, r7, #12
 8003548:	4619      	mov	r1, r3
 800354a:	4819      	ldr	r0, [pc, #100]	; (80035b0 <LCD_IO_Init+0xe8>)
 800354c:	f001 ffb8 	bl	80054c0 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8003550:	2300      	movs	r3, #0
 8003552:	603b      	str	r3, [r7, #0]
 8003554:	4b15      	ldr	r3, [pc, #84]	; (80035ac <LCD_IO_Init+0xe4>)
 8003556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003558:	4a14      	ldr	r2, [pc, #80]	; (80035ac <LCD_IO_Init+0xe4>)
 800355a:	f043 0304 	orr.w	r3, r3, #4
 800355e:	6313      	str	r3, [r2, #48]	; 0x30
 8003560:	4b12      	ldr	r3, [pc, #72]	; (80035ac <LCD_IO_Init+0xe4>)
 8003562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003564:	f003 0304 	and.w	r3, r3, #4
 8003568:	603b      	str	r3, [r7, #0]
 800356a:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 800356c:	2304      	movs	r3, #4
 800356e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8003570:	2301      	movs	r3, #1
 8003572:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8003574:	2300      	movs	r3, #0
 8003576:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8003578:	2302      	movs	r3, #2
 800357a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 800357c:	f107 030c 	add.w	r3, r7, #12
 8003580:	4619      	mov	r1, r3
 8003582:	480c      	ldr	r0, [pc, #48]	; (80035b4 <LCD_IO_Init+0xec>)
 8003584:	f001 ff9c 	bl	80054c0 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8003588:	2200      	movs	r2, #0
 800358a:	2104      	movs	r1, #4
 800358c:	4809      	ldr	r0, [pc, #36]	; (80035b4 <LCD_IO_Init+0xec>)
 800358e:	f002 f943 	bl	8005818 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8003592:	2201      	movs	r2, #1
 8003594:	2104      	movs	r1, #4
 8003596:	4807      	ldr	r0, [pc, #28]	; (80035b4 <LCD_IO_Init+0xec>)
 8003598:	f002 f93e 	bl	8005818 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 800359c:	f7ff fed6 	bl	800334c <SPIx_Init>
  }
}
 80035a0:	bf00      	nop
 80035a2:	3720      	adds	r7, #32
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	2000090c 	.word	0x2000090c
 80035ac:	40023800 	.word	0x40023800
 80035b0:	40020c00 	.word	0x40020c00
 80035b4:	40020800 	.word	0x40020800

080035b8 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	4603      	mov	r3, r0
 80035c0:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80035c2:	2201      	movs	r2, #1
 80035c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80035c8:	480a      	ldr	r0, [pc, #40]	; (80035f4 <LCD_IO_WriteData+0x3c>)
 80035ca:	f002 f925 	bl	8005818 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 80035ce:	2200      	movs	r2, #0
 80035d0:	2104      	movs	r1, #4
 80035d2:	4809      	ldr	r0, [pc, #36]	; (80035f8 <LCD_IO_WriteData+0x40>)
 80035d4:	f002 f920 	bl	8005818 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 80035d8:	88fb      	ldrh	r3, [r7, #6]
 80035da:	4618      	mov	r0, r3
 80035dc:	f7ff ff10 	bl	8003400 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80035e0:	2201      	movs	r2, #1
 80035e2:	2104      	movs	r1, #4
 80035e4:	4804      	ldr	r0, [pc, #16]	; (80035f8 <LCD_IO_WriteData+0x40>)
 80035e6:	f002 f917 	bl	8005818 <HAL_GPIO_WritePin>
}
 80035ea:	bf00      	nop
 80035ec:	3708      	adds	r7, #8
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	40020c00 	.word	0x40020c00
 80035f8:	40020800 	.word	0x40020800

080035fc <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b082      	sub	sp, #8
 8003600:	af00      	add	r7, sp, #0
 8003602:	4603      	mov	r3, r0
 8003604:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8003606:	2200      	movs	r2, #0
 8003608:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800360c:	480a      	ldr	r0, [pc, #40]	; (8003638 <LCD_IO_WriteReg+0x3c>)
 800360e:	f002 f903 	bl	8005818 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8003612:	2200      	movs	r2, #0
 8003614:	2104      	movs	r1, #4
 8003616:	4809      	ldr	r0, [pc, #36]	; (800363c <LCD_IO_WriteReg+0x40>)
 8003618:	f002 f8fe 	bl	8005818 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 800361c:	79fb      	ldrb	r3, [r7, #7]
 800361e:	b29b      	uxth	r3, r3
 8003620:	4618      	mov	r0, r3
 8003622:	f7ff feed 	bl	8003400 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8003626:	2201      	movs	r2, #1
 8003628:	2104      	movs	r1, #4
 800362a:	4804      	ldr	r0, [pc, #16]	; (800363c <LCD_IO_WriteReg+0x40>)
 800362c:	f002 f8f4 	bl	8005818 <HAL_GPIO_WritePin>
}
 8003630:	bf00      	nop
 8003632:	3708      	adds	r7, #8
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}
 8003638:	40020c00 	.word	0x40020c00
 800363c:	40020800 	.word	0x40020800

08003640 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	4603      	mov	r3, r0
 8003648:	460a      	mov	r2, r1
 800364a:	80fb      	strh	r3, [r7, #6]
 800364c:	4613      	mov	r3, r2
 800364e:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8003650:	2300      	movs	r3, #0
 8003652:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8003654:	2200      	movs	r2, #0
 8003656:	2104      	movs	r1, #4
 8003658:	4810      	ldr	r0, [pc, #64]	; (800369c <LCD_IO_ReadData+0x5c>)
 800365a:	f002 f8dd 	bl	8005818 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800365e:	2200      	movs	r2, #0
 8003660:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003664:	480e      	ldr	r0, [pc, #56]	; (80036a0 <LCD_IO_ReadData+0x60>)
 8003666:	f002 f8d7 	bl	8005818 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 800366a:	88fb      	ldrh	r3, [r7, #6]
 800366c:	4618      	mov	r0, r3
 800366e:	f7ff fec7 	bl	8003400 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8003672:	797b      	ldrb	r3, [r7, #5]
 8003674:	4618      	mov	r0, r3
 8003676:	f7ff fea3 	bl	80033c0 <SPIx_Read>
 800367a:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800367c:	2201      	movs	r2, #1
 800367e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003682:	4807      	ldr	r0, [pc, #28]	; (80036a0 <LCD_IO_ReadData+0x60>)
 8003684:	f002 f8c8 	bl	8005818 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8003688:	2201      	movs	r2, #1
 800368a:	2104      	movs	r1, #4
 800368c:	4803      	ldr	r0, [pc, #12]	; (800369c <LCD_IO_ReadData+0x5c>)
 800368e:	f002 f8c3 	bl	8005818 <HAL_GPIO_WritePin>
  
  return readvalue;
 8003692:	68fb      	ldr	r3, [r7, #12]
}
 8003694:	4618      	mov	r0, r3
 8003696:	3710      	adds	r7, #16
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	40020800 	.word	0x40020800
 80036a0:	40020c00 	.word	0x40020c00

080036a4 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f001 f97d 	bl	80049ac <HAL_Delay>
}
 80036b2:	bf00      	nop
 80036b4:	3708      	adds	r7, #8
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}

080036ba <IOE_Init>:

/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void) 
{
 80036ba:	b580      	push	{r7, lr}
 80036bc:	af00      	add	r7, sp, #0
  I2Cx_Init();
 80036be:	f7ff fd51 	bl	8003164 <I2Cx_Init>
}
 80036c2:	bf00      	nop
 80036c4:	bd80      	pop	{r7, pc}

080036c6 <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 80036c6:	b580      	push	{r7, lr}
 80036c8:	af00      	add	r7, sp, #0
  I2Cx_ITConfig();
 80036ca:	f7ff fd7d 	bl	80031c8 <I2Cx_ITConfig>
}
 80036ce:	bf00      	nop
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b082      	sub	sp, #8
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	4603      	mov	r3, r0
 80036da:	71fb      	strb	r3, [r7, #7]
 80036dc:	460b      	mov	r3, r1
 80036de:	71bb      	strb	r3, [r7, #6]
 80036e0:	4613      	mov	r3, r2
 80036e2:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 80036e4:	797a      	ldrb	r2, [r7, #5]
 80036e6:	79b9      	ldrb	r1, [r7, #6]
 80036e8:	79fb      	ldrb	r3, [r7, #7]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f7ff fd9e 	bl	800322c <I2Cx_WriteData>
}
 80036f0:	bf00      	nop
 80036f2:	3708      	adds	r7, #8
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b082      	sub	sp, #8
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	4603      	mov	r3, r0
 8003700:	460a      	mov	r2, r1
 8003702:	71fb      	strb	r3, [r7, #7]
 8003704:	4613      	mov	r3, r2
 8003706:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8003708:	79ba      	ldrb	r2, [r7, #6]
 800370a:	79fb      	ldrb	r3, [r7, #7]
 800370c:	4611      	mov	r1, r2
 800370e:	4618      	mov	r0, r3
 8003710:	f7ff fdb6 	bl	8003280 <I2Cx_ReadData>
 8003714:	4603      	mov	r3, r0
}
 8003716:	4618      	mov	r0, r3
 8003718:	3708      	adds	r7, #8
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b082      	sub	sp, #8
 8003722:	af00      	add	r7, sp, #0
 8003724:	603a      	str	r2, [r7, #0]
 8003726:	461a      	mov	r2, r3
 8003728:	4603      	mov	r3, r0
 800372a:	71fb      	strb	r3, [r7, #7]
 800372c:	460b      	mov	r3, r1
 800372e:	71bb      	strb	r3, [r7, #6]
 8003730:	4613      	mov	r3, r2
 8003732:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
 8003734:	88bb      	ldrh	r3, [r7, #4]
 8003736:	79b9      	ldrb	r1, [r7, #6]
 8003738:	79f8      	ldrb	r0, [r7, #7]
 800373a:	683a      	ldr	r2, [r7, #0]
 800373c:	f7ff fdcc 	bl	80032d8 <I2Cx_ReadBuffer>
 8003740:	4603      	mov	r3, r0
 8003742:	b29b      	uxth	r3, r3
}
 8003744:	4618      	mov	r0, r3
 8003746:	3708      	adds	r7, #8
 8003748:	46bd      	mov	sp, r7
 800374a:	bd80      	pop	{r7, pc}

0800374c <IOE_Delay>:
/**
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8003754:	6878      	ldr	r0, [r7, #4]
 8003756:	f001 f929 	bl	80049ac <HAL_Delay>
}
 800375a:	bf00      	nop
 800375c:	3708      	adds	r7, #8
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}
	...

08003764 <BSP_LCD_Init_Flipped>:
/**
 * @brief  Initializes the LCD for flipped operation.
 * LCD orientation is rotated by 180.
 * @retval LCD state
 */
uint8_t BSP_LCD_Init_Flipped(void){
 8003764:	b580      	push	{r7, lr}
 8003766:	af00      	add	r7, sp, #0
	flippedLcd = true;
 8003768:	4b03      	ldr	r3, [pc, #12]	; (8003778 <BSP_LCD_Init_Flipped+0x14>)
 800376a:	2201      	movs	r2, #1
 800376c:	701a      	strb	r2, [r3, #0]
	return BSP_LCD_Init();
 800376e:	f000 f805 	bl	800377c <BSP_LCD_Init>
 8003772:	4603      	mov	r3, r0
}
 8003774:	4618      	mov	r0, r3
 8003776:	bd80      	pop	{r7, pc}
 8003778:	20000a48 	.word	0x20000a48

0800377c <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 800377c:	b580      	push	{r7, lr}
 800377e:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8003780:	4b2d      	ldr	r3, [pc, #180]	; (8003838 <BSP_LCD_Init+0xbc>)
 8003782:	4a2e      	ldr	r2, [pc, #184]	; (800383c <BSP_LCD_Init+0xc0>)
 8003784:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8003786:	4b2c      	ldr	r3, [pc, #176]	; (8003838 <BSP_LCD_Init+0xbc>)
 8003788:	2209      	movs	r2, #9
 800378a:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 800378c:	4b2a      	ldr	r3, [pc, #168]	; (8003838 <BSP_LCD_Init+0xbc>)
 800378e:	2201      	movs	r2, #1
 8003790:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8003792:	4b29      	ldr	r3, [pc, #164]	; (8003838 <BSP_LCD_Init+0xbc>)
 8003794:	221d      	movs	r2, #29
 8003796:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8003798:	4b27      	ldr	r3, [pc, #156]	; (8003838 <BSP_LCD_Init+0xbc>)
 800379a:	2203      	movs	r2, #3
 800379c:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 800379e:	4b26      	ldr	r3, [pc, #152]	; (8003838 <BSP_LCD_Init+0xbc>)
 80037a0:	f240 120d 	movw	r2, #269	; 0x10d
 80037a4:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 80037a6:	4b24      	ldr	r3, [pc, #144]	; (8003838 <BSP_LCD_Init+0xbc>)
 80037a8:	f240 1243 	movw	r2, #323	; 0x143
 80037ac:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 80037ae:	4b22      	ldr	r3, [pc, #136]	; (8003838 <BSP_LCD_Init+0xbc>)
 80037b0:	f240 1217 	movw	r2, #279	; 0x117
 80037b4:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 80037b6:	4b20      	ldr	r3, [pc, #128]	; (8003838 <BSP_LCD_Init+0xbc>)
 80037b8:	f240 1247 	movw	r2, #327	; 0x147
 80037bc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 80037be:	4b1e      	ldr	r3, [pc, #120]	; (8003838 <BSP_LCD_Init+0xbc>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 80037c6:	4b1c      	ldr	r3, [pc, #112]	; (8003838 <BSP_LCD_Init+0xbc>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 80037ce:	4b1a      	ldr	r3, [pc, #104]	; (8003838 <BSP_LCD_Init+0xbc>)
 80037d0:	2200      	movs	r2, #0
 80037d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80037d6:	4b1a      	ldr	r3, [pc, #104]	; (8003840 <BSP_LCD_Init+0xc4>)
 80037d8:	2208      	movs	r2, #8
 80037da:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80037dc:	4b18      	ldr	r3, [pc, #96]	; (8003840 <BSP_LCD_Init+0xc4>)
 80037de:	22c0      	movs	r2, #192	; 0xc0
 80037e0:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80037e2:	4b17      	ldr	r3, [pc, #92]	; (8003840 <BSP_LCD_Init+0xc4>)
 80037e4:	2204      	movs	r2, #4
 80037e6:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80037e8:	4b15      	ldr	r3, [pc, #84]	; (8003840 <BSP_LCD_Init+0xc4>)
 80037ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80037ee:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 80037f0:	4813      	ldr	r0, [pc, #76]	; (8003840 <BSP_LCD_Init+0xc4>)
 80037f2:	f003 ffa7 	bl	8007744 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80037f6:	4b10      	ldr	r3, [pc, #64]	; (8003838 <BSP_LCD_Init+0xbc>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80037fc:	4b0e      	ldr	r3, [pc, #56]	; (8003838 <BSP_LCD_Init+0xbc>)
 80037fe:	2200      	movs	r2, #0
 8003800:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8003802:	4b0d      	ldr	r3, [pc, #52]	; (8003838 <BSP_LCD_Init+0xbc>)
 8003804:	2200      	movs	r2, #0
 8003806:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8003808:	4b0b      	ldr	r3, [pc, #44]	; (8003838 <BSP_LCD_Init+0xbc>)
 800380a:	2200      	movs	r2, #0
 800380c:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 800380e:	f000 fb77 	bl	8003f00 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 8003812:	4809      	ldr	r0, [pc, #36]	; (8003838 <BSP_LCD_Init+0xbc>)
 8003814:	f003 f842 	bl	800689c <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8003818:	4b0a      	ldr	r3, [pc, #40]	; (8003844 <BSP_LCD_Init+0xc8>)
 800381a:	4a0b      	ldr	r2, [pc, #44]	; (8003848 <BSP_LCD_Init+0xcc>)
 800381c:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 800381e:	4b09      	ldr	r3, [pc, #36]	; (8003844 <BSP_LCD_Init+0xc8>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 8003826:	f000 fd79 	bl	800431c <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800382a:	4808      	ldr	r0, [pc, #32]	; (800384c <BSP_LCD_Init+0xd0>)
 800382c:	f000 f8ce 	bl	80039cc <BSP_LCD_SetFont>

  return LCD_OK;
 8003830:	2300      	movs	r3, #0
}  
 8003832:	4618      	mov	r0, r3
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	20000910 	.word	0x20000910
 800383c:	40016800 	.word	0x40016800
 8003840:	200009f8 	.word	0x200009f8
 8003844:	20000a44 	.word	0x20000a44
 8003848:	20000038 	.word	0x20000038
 800384c:	200000a8 	.word	0x200000a8

08003850 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8003854:	4b03      	ldr	r3, [pc, #12]	; (8003864 <BSP_LCD_GetXSize+0x14>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800385a:	4798      	blx	r3
 800385c:	4603      	mov	r3, r0
}
 800385e:	4618      	mov	r0, r3
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	20000a44 	.word	0x20000a44

08003868 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 800386c:	4b03      	ldr	r3, [pc, #12]	; (800387c <BSP_LCD_GetYSize+0x14>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003872:	4798      	blx	r3
 8003874:	4603      	mov	r3, r0
}
 8003876:	4618      	mov	r0, r3
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	20000a44 	.word	0x20000a44

08003880 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8003880:	b580      	push	{r7, lr}
 8003882:	b090      	sub	sp, #64	; 0x40
 8003884:	af00      	add	r7, sp, #0
 8003886:	4603      	mov	r3, r0
 8003888:	6039      	str	r1, [r7, #0]
 800388a:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 800388c:	2300      	movs	r3, #0
 800388e:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8003890:	f7ff ffde 	bl	8003850 <BSP_LCD_GetXSize>
 8003894:	4603      	mov	r3, r0
 8003896:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8003898:	2300      	movs	r3, #0
 800389a:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 800389c:	f7ff ffe4 	bl	8003868 <BSP_LCD_GetYSize>
 80038a0:	4603      	mov	r3, r0
 80038a2:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80038a4:	2300      	movs	r3, #0
 80038a6:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 80038ac:	23ff      	movs	r3, #255	; 0xff
 80038ae:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 80038b0:	2300      	movs	r3, #0
 80038b2:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 80038b4:	2300      	movs	r3, #0
 80038b6:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 80038ba:	2300      	movs	r3, #0
 80038bc:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 80038c0:	2300      	movs	r3, #0
 80038c2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80038c6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80038ca:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80038cc:	2307      	movs	r3, #7
 80038ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 80038d0:	f7ff ffbe 	bl	8003850 <BSP_LCD_GetXSize>
 80038d4:	4603      	mov	r3, r0
 80038d6:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80038d8:	f7ff ffc6 	bl	8003868 <BSP_LCD_GetYSize>
 80038dc:	4603      	mov	r3, r0
 80038de:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 80038e0:	88fa      	ldrh	r2, [r7, #6]
 80038e2:	f107 030c 	add.w	r3, r7, #12
 80038e6:	4619      	mov	r1, r3
 80038e8:	4814      	ldr	r0, [pc, #80]	; (800393c <BSP_LCD_LayerDefaultInit+0xbc>)
 80038ea:	f003 f8b1 	bl	8006a50 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80038ee:	88fa      	ldrh	r2, [r7, #6]
 80038f0:	4913      	ldr	r1, [pc, #76]	; (8003940 <BSP_LCD_LayerDefaultInit+0xc0>)
 80038f2:	4613      	mov	r3, r2
 80038f4:	005b      	lsls	r3, r3, #1
 80038f6:	4413      	add	r3, r2
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	440b      	add	r3, r1
 80038fc:	3304      	adds	r3, #4
 80038fe:	f04f 32ff 	mov.w	r2, #4294967295
 8003902:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8003904:	88fa      	ldrh	r2, [r7, #6]
 8003906:	490e      	ldr	r1, [pc, #56]	; (8003940 <BSP_LCD_LayerDefaultInit+0xc0>)
 8003908:	4613      	mov	r3, r2
 800390a:	005b      	lsls	r3, r3, #1
 800390c:	4413      	add	r3, r2
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	440b      	add	r3, r1
 8003912:	3308      	adds	r3, #8
 8003914:	4a0b      	ldr	r2, [pc, #44]	; (8003944 <BSP_LCD_LayerDefaultInit+0xc4>)
 8003916:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8003918:	88fa      	ldrh	r2, [r7, #6]
 800391a:	4909      	ldr	r1, [pc, #36]	; (8003940 <BSP_LCD_LayerDefaultInit+0xc0>)
 800391c:	4613      	mov	r3, r2
 800391e:	005b      	lsls	r3, r3, #1
 8003920:	4413      	add	r3, r2
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	440b      	add	r3, r1
 8003926:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800392a:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 800392c:	4803      	ldr	r0, [pc, #12]	; (800393c <BSP_LCD_LayerDefaultInit+0xbc>)
 800392e:	f003 f8cd 	bl	8006acc <HAL_LTDC_EnableDither>
}
 8003932:	bf00      	nop
 8003934:	3740      	adds	r7, #64	; 0x40
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
 800393a:	bf00      	nop
 800393c:	20000910 	.word	0x20000910
 8003940:	20000a2c 	.word	0x20000a2c
 8003944:	200000a8 	.word	0x200000a8

08003948 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8003948:	b480      	push	{r7}
 800394a:	b083      	sub	sp, #12
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8003950:	4a04      	ldr	r2, [pc, #16]	; (8003964 <BSP_LCD_SelectLayer+0x1c>)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6013      	str	r3, [r2, #0]
}
 8003956:	bf00      	nop
 8003958:	370c      	adds	r7, #12
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	20000a28 	.word	0x20000a28

08003968 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8003968:	b480      	push	{r7}
 800396a:	b083      	sub	sp, #12
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8003970:	4b07      	ldr	r3, [pc, #28]	; (8003990 <BSP_LCD_SetTextColor+0x28>)
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	4907      	ldr	r1, [pc, #28]	; (8003994 <BSP_LCD_SetTextColor+0x2c>)
 8003976:	4613      	mov	r3, r2
 8003978:	005b      	lsls	r3, r3, #1
 800397a:	4413      	add	r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	440b      	add	r3, r1
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	601a      	str	r2, [r3, #0]
}
 8003984:	bf00      	nop
 8003986:	370c      	adds	r7, #12
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr
 8003990:	20000a28 	.word	0x20000a28
 8003994:	20000a2c 	.word	0x20000a2c

08003998 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80039a0:	4b08      	ldr	r3, [pc, #32]	; (80039c4 <BSP_LCD_SetBackColor+0x2c>)
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	4908      	ldr	r1, [pc, #32]	; (80039c8 <BSP_LCD_SetBackColor+0x30>)
 80039a6:	4613      	mov	r3, r2
 80039a8:	005b      	lsls	r3, r3, #1
 80039aa:	4413      	add	r3, r2
 80039ac:	009b      	lsls	r3, r3, #2
 80039ae:	440b      	add	r3, r1
 80039b0:	3304      	adds	r3, #4
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	601a      	str	r2, [r3, #0]
}
 80039b6:	bf00      	nop
 80039b8:	370c      	adds	r7, #12
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr
 80039c2:	bf00      	nop
 80039c4:	20000a28 	.word	0x20000a28
 80039c8:	20000a2c 	.word	0x20000a2c

080039cc <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 80039d4:	4b08      	ldr	r3, [pc, #32]	; (80039f8 <BSP_LCD_SetFont+0x2c>)
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	4908      	ldr	r1, [pc, #32]	; (80039fc <BSP_LCD_SetFont+0x30>)
 80039da:	4613      	mov	r3, r2
 80039dc:	005b      	lsls	r3, r3, #1
 80039de:	4413      	add	r3, r2
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	440b      	add	r3, r1
 80039e4:	3308      	adds	r3, #8
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	601a      	str	r2, [r3, #0]
}
 80039ea:	bf00      	nop
 80039ec:	370c      	adds	r7, #12
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	20000a28 	.word	0x20000a28
 80039fc:	20000a2c 	.word	0x20000a2c

08003a00 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8003a00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a02:	b085      	sub	sp, #20
 8003a04:	af02      	add	r7, sp, #8
 8003a06:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8003a08:	4b0f      	ldr	r3, [pc, #60]	; (8003a48 <BSP_LCD_Clear+0x48>)
 8003a0a:	681c      	ldr	r4, [r3, #0]
 8003a0c:	4b0e      	ldr	r3, [pc, #56]	; (8003a48 <BSP_LCD_Clear+0x48>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a0e      	ldr	r2, [pc, #56]	; (8003a4c <BSP_LCD_Clear+0x4c>)
 8003a12:	2134      	movs	r1, #52	; 0x34
 8003a14:	fb01 f303 	mul.w	r3, r1, r3
 8003a18:	4413      	add	r3, r2
 8003a1a:	335c      	adds	r3, #92	; 0x5c
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	461e      	mov	r6, r3
 8003a20:	f7ff ff16 	bl	8003850 <BSP_LCD_GetXSize>
 8003a24:	4605      	mov	r5, r0
 8003a26:	f7ff ff1f 	bl	8003868 <BSP_LCD_GetYSize>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	9301      	str	r3, [sp, #4]
 8003a30:	2300      	movs	r3, #0
 8003a32:	9300      	str	r3, [sp, #0]
 8003a34:	4613      	mov	r3, r2
 8003a36:	462a      	mov	r2, r5
 8003a38:	4631      	mov	r1, r6
 8003a3a:	4620      	mov	r0, r4
 8003a3c:	f000 fc36 	bl	80042ac <FillBuffer>
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a48:	20000a28 	.word	0x20000a28
 8003a4c:	20000910 	.word	0x20000910

08003a50 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8003a50:	b590      	push	{r4, r7, lr}
 8003a52:	b083      	sub	sp, #12
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	4603      	mov	r3, r0
 8003a58:	80fb      	strh	r3, [r7, #6]
 8003a5a:	460b      	mov	r3, r1
 8003a5c:	80bb      	strh	r3, [r7, #4]
 8003a5e:	4613      	mov	r3, r2
 8003a60:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003a62:	4b1b      	ldr	r3, [pc, #108]	; (8003ad0 <BSP_LCD_DisplayChar+0x80>)
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	491b      	ldr	r1, [pc, #108]	; (8003ad4 <BSP_LCD_DisplayChar+0x84>)
 8003a68:	4613      	mov	r3, r2
 8003a6a:	005b      	lsls	r3, r3, #1
 8003a6c:	4413      	add	r3, r2
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	440b      	add	r3, r1
 8003a72:	3308      	adds	r3, #8
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	6819      	ldr	r1, [r3, #0]
 8003a78:	78fb      	ldrb	r3, [r7, #3]
 8003a7a:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8003a7e:	4b14      	ldr	r3, [pc, #80]	; (8003ad0 <BSP_LCD_DisplayChar+0x80>)
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	4c14      	ldr	r4, [pc, #80]	; (8003ad4 <BSP_LCD_DisplayChar+0x84>)
 8003a84:	4613      	mov	r3, r2
 8003a86:	005b      	lsls	r3, r3, #1
 8003a88:	4413      	add	r3, r2
 8003a8a:	009b      	lsls	r3, r3, #2
 8003a8c:	4423      	add	r3, r4
 8003a8e:	3308      	adds	r3, #8
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003a94:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8003a98:	4b0d      	ldr	r3, [pc, #52]	; (8003ad0 <BSP_LCD_DisplayChar+0x80>)
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	4c0d      	ldr	r4, [pc, #52]	; (8003ad4 <BSP_LCD_DisplayChar+0x84>)
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	005b      	lsls	r3, r3, #1
 8003aa2:	4413      	add	r3, r2
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	4423      	add	r3, r4
 8003aa8:	3308      	adds	r3, #8
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	889b      	ldrh	r3, [r3, #4]
 8003aae:	3307      	adds	r3, #7
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	da00      	bge.n	8003ab6 <BSP_LCD_DisplayChar+0x66>
 8003ab4:	3307      	adds	r3, #7
 8003ab6:	10db      	asrs	r3, r3, #3
 8003ab8:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003abc:	18ca      	adds	r2, r1, r3
 8003abe:	88b9      	ldrh	r1, [r7, #4]
 8003ac0:	88fb      	ldrh	r3, [r7, #6]
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	f000 fb38 	bl	8004138 <DrawChar>
}
 8003ac8:	bf00      	nop
 8003aca:	370c      	adds	r7, #12
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd90      	pop	{r4, r7, pc}
 8003ad0:	20000a28 	.word	0x20000a28
 8003ad4:	20000a2c 	.word	0x20000a2c

08003ad8 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8003ad8:	b5b0      	push	{r4, r5, r7, lr}
 8003ada:	b088      	sub	sp, #32
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60ba      	str	r2, [r7, #8]
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	81fb      	strh	r3, [r7, #14]
 8003ae6:	460b      	mov	r3, r1
 8003ae8:	81bb      	strh	r3, [r7, #12]
 8003aea:	4613      	mov	r3, r2
 8003aec:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8003aee:	2301      	movs	r3, #1
 8003af0:	83fb      	strh	r3, [r7, #30]
 8003af2:	2300      	movs	r3, #0
 8003af4:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8003af6:	2300      	movs	r3, #0
 8003af8:	61bb      	str	r3, [r7, #24]
 8003afa:	2300      	movs	r3, #0
 8003afc:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8003b02:	e002      	b.n	8003b0a <BSP_LCD_DisplayStringAt+0x32>
 8003b04:	69bb      	ldr	r3, [r7, #24]
 8003b06:	3301      	adds	r3, #1
 8003b08:	61bb      	str	r3, [r7, #24]
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	1c5a      	adds	r2, r3, #1
 8003b0e:	617a      	str	r2, [r7, #20]
 8003b10:	781b      	ldrb	r3, [r3, #0]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d1f6      	bne.n	8003b04 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8003b16:	f7ff fe9b 	bl	8003850 <BSP_LCD_GetXSize>
 8003b1a:	4601      	mov	r1, r0
 8003b1c:	4b4b      	ldr	r3, [pc, #300]	; (8003c4c <BSP_LCD_DisplayStringAt+0x174>)
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	484b      	ldr	r0, [pc, #300]	; (8003c50 <BSP_LCD_DisplayStringAt+0x178>)
 8003b22:	4613      	mov	r3, r2
 8003b24:	005b      	lsls	r3, r3, #1
 8003b26:	4413      	add	r3, r2
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	4403      	add	r3, r0
 8003b2c:	3308      	adds	r3, #8
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	889b      	ldrh	r3, [r3, #4]
 8003b32:	fbb1 f3f3 	udiv	r3, r1, r3
 8003b36:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 8003b38:	79fb      	ldrb	r3, [r7, #7]
 8003b3a:	2b03      	cmp	r3, #3
 8003b3c:	d01c      	beq.n	8003b78 <BSP_LCD_DisplayStringAt+0xa0>
 8003b3e:	2b03      	cmp	r3, #3
 8003b40:	dc33      	bgt.n	8003baa <BSP_LCD_DisplayStringAt+0xd2>
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d002      	beq.n	8003b4c <BSP_LCD_DisplayStringAt+0x74>
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d019      	beq.n	8003b7e <BSP_LCD_DisplayStringAt+0xa6>
 8003b4a:	e02e      	b.n	8003baa <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8003b4c:	693a      	ldr	r2, [r7, #16]
 8003b4e:	69bb      	ldr	r3, [r7, #24]
 8003b50:	1ad1      	subs	r1, r2, r3
 8003b52:	4b3e      	ldr	r3, [pc, #248]	; (8003c4c <BSP_LCD_DisplayStringAt+0x174>)
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	483e      	ldr	r0, [pc, #248]	; (8003c50 <BSP_LCD_DisplayStringAt+0x178>)
 8003b58:	4613      	mov	r3, r2
 8003b5a:	005b      	lsls	r3, r3, #1
 8003b5c:	4413      	add	r3, r2
 8003b5e:	009b      	lsls	r3, r3, #2
 8003b60:	4403      	add	r3, r0
 8003b62:	3308      	adds	r3, #8
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	889b      	ldrh	r3, [r3, #4]
 8003b68:	fb01 f303 	mul.w	r3, r1, r3
 8003b6c:	085b      	lsrs	r3, r3, #1
 8003b6e:	b29a      	uxth	r2, r3
 8003b70:	89fb      	ldrh	r3, [r7, #14]
 8003b72:	4413      	add	r3, r2
 8003b74:	83fb      	strh	r3, [r7, #30]
      break;
 8003b76:	e01b      	b.n	8003bb0 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 8003b78:	89fb      	ldrh	r3, [r7, #14]
 8003b7a:	83fb      	strh	r3, [r7, #30]
      break;
 8003b7c:	e018      	b.n	8003bb0 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8003b7e:	693a      	ldr	r2, [r7, #16]
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	b299      	uxth	r1, r3
 8003b86:	4b31      	ldr	r3, [pc, #196]	; (8003c4c <BSP_LCD_DisplayStringAt+0x174>)
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	4831      	ldr	r0, [pc, #196]	; (8003c50 <BSP_LCD_DisplayStringAt+0x178>)
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	005b      	lsls	r3, r3, #1
 8003b90:	4413      	add	r3, r2
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	4403      	add	r3, r0
 8003b96:	3308      	adds	r3, #8
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	889b      	ldrh	r3, [r3, #4]
 8003b9c:	fb11 f303 	smulbb	r3, r1, r3
 8003ba0:	b29a      	uxth	r2, r3
 8003ba2:	89fb      	ldrh	r3, [r7, #14]
 8003ba4:	4413      	add	r3, r2
 8003ba6:	83fb      	strh	r3, [r7, #30]
      break;
 8003ba8:	e002      	b.n	8003bb0 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 8003baa:	89fb      	ldrh	r3, [r7, #14]
 8003bac:	83fb      	strh	r3, [r7, #30]
      break;
 8003bae:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8003bb0:	e01a      	b.n	8003be8 <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	781a      	ldrb	r2, [r3, #0]
 8003bb6:	89b9      	ldrh	r1, [r7, #12]
 8003bb8:	8bfb      	ldrh	r3, [r7, #30]
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f7ff ff48 	bl	8003a50 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8003bc0:	4b22      	ldr	r3, [pc, #136]	; (8003c4c <BSP_LCD_DisplayStringAt+0x174>)
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	4922      	ldr	r1, [pc, #136]	; (8003c50 <BSP_LCD_DisplayStringAt+0x178>)
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	005b      	lsls	r3, r3, #1
 8003bca:	4413      	add	r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	440b      	add	r3, r1
 8003bd0:	3308      	adds	r3, #8
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	889a      	ldrh	r2, [r3, #4]
 8003bd6:	8bfb      	ldrh	r3, [r7, #30]
 8003bd8:	4413      	add	r3, r2
 8003bda:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	3301      	adds	r3, #1
 8003be0:	60bb      	str	r3, [r7, #8]
    i++;
 8003be2:	8bbb      	ldrh	r3, [r7, #28]
 8003be4:	3301      	adds	r3, #1
 8003be6:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	bf14      	ite	ne
 8003bf0:	2301      	movne	r3, #1
 8003bf2:	2300      	moveq	r3, #0
 8003bf4:	b2dc      	uxtb	r4, r3
 8003bf6:	f7ff fe2b 	bl	8003850 <BSP_LCD_GetXSize>
 8003bfa:	8bb9      	ldrh	r1, [r7, #28]
 8003bfc:	4b13      	ldr	r3, [pc, #76]	; (8003c4c <BSP_LCD_DisplayStringAt+0x174>)
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	4d13      	ldr	r5, [pc, #76]	; (8003c50 <BSP_LCD_DisplayStringAt+0x178>)
 8003c02:	4613      	mov	r3, r2
 8003c04:	005b      	lsls	r3, r3, #1
 8003c06:	4413      	add	r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	442b      	add	r3, r5
 8003c0c:	3308      	adds	r3, #8
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	889b      	ldrh	r3, [r3, #4]
 8003c12:	fb01 f303 	mul.w	r3, r1, r3
 8003c16:	1ac3      	subs	r3, r0, r3
 8003c18:	b299      	uxth	r1, r3
 8003c1a:	4b0c      	ldr	r3, [pc, #48]	; (8003c4c <BSP_LCD_DisplayStringAt+0x174>)
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	480c      	ldr	r0, [pc, #48]	; (8003c50 <BSP_LCD_DisplayStringAt+0x178>)
 8003c20:	4613      	mov	r3, r2
 8003c22:	005b      	lsls	r3, r3, #1
 8003c24:	4413      	add	r3, r2
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	4403      	add	r3, r0
 8003c2a:	3308      	adds	r3, #8
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	889b      	ldrh	r3, [r3, #4]
 8003c30:	4299      	cmp	r1, r3
 8003c32:	bf2c      	ite	cs
 8003c34:	2301      	movcs	r3, #1
 8003c36:	2300      	movcc	r3, #0
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	4023      	ands	r3, r4
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d1b7      	bne.n	8003bb2 <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 8003c42:	bf00      	nop
 8003c44:	bf00      	nop
 8003c46:	3720      	adds	r7, #32
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bdb0      	pop	{r4, r5, r7, pc}
 8003c4c:	20000a28 	.word	0x20000a28
 8003c50:	20000a2c 	.word	0x20000a2c

08003c54 <BSP_LCD_DrawLine>:
  * @param  Y1: the point 1 Y position
  * @param  X2: the point 2 X position
  * @param  Y2: the point 2 Y position
  */
void BSP_LCD_DrawLine(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8003c54:	b590      	push	{r4, r7, lr}
 8003c56:	b08b      	sub	sp, #44	; 0x2c
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	4604      	mov	r4, r0
 8003c5c:	4608      	mov	r0, r1
 8003c5e:	4611      	mov	r1, r2
 8003c60:	461a      	mov	r2, r3
 8003c62:	4623      	mov	r3, r4
 8003c64:	80fb      	strh	r3, [r7, #6]
 8003c66:	4603      	mov	r3, r0
 8003c68:	80bb      	strh	r3, [r7, #4]
 8003c6a:	460b      	mov	r3, r1
 8003c6c:	807b      	strh	r3, [r7, #2]
 8003c6e:	4613      	mov	r3, r2
 8003c70:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 8003c72:	2300      	movs	r3, #0
 8003c74:	823b      	strh	r3, [r7, #16]
 8003c76:	2300      	movs	r3, #0
 8003c78:	81fb      	strh	r3, [r7, #14]
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003c7e:	2300      	movs	r3, #0
 8003c80:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003c82:	2300      	movs	r3, #0
 8003c84:	847b      	strh	r3, [r7, #34]	; 0x22
 8003c86:	2300      	movs	r3, #0
 8003c88:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	83fb      	strh	r3, [r7, #30]
 8003c8e:	2300      	movs	r3, #0
 8003c90:	83bb      	strh	r3, [r7, #28]
 8003c92:	2300      	movs	r3, #0
 8003c94:	837b      	strh	r3, [r7, #26]
 8003c96:	2300      	movs	r3, #0
 8003c98:	833b      	strh	r3, [r7, #24]
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	82fb      	strh	r3, [r7, #22]
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 8003ca6:	887a      	ldrh	r2, [r7, #2]
 8003ca8:	88fb      	ldrh	r3, [r7, #6]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	bfb8      	it	lt
 8003cb0:	425b      	neglt	r3, r3
 8003cb2:	823b      	strh	r3, [r7, #16]
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 8003cb4:	883a      	ldrh	r2, [r7, #0]
 8003cb6:	88bb      	ldrh	r3, [r7, #4]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	bfb8      	it	lt
 8003cbe:	425b      	neglt	r3, r3
 8003cc0:	81fb      	strh	r3, [r7, #14]
  x = X1;                       /* Start x off at the first pixel */
 8003cc2:	88fb      	ldrh	r3, [r7, #6]
 8003cc4:	84fb      	strh	r3, [r7, #38]	; 0x26
  y = Y1;                       /* Start y off at the first pixel */
 8003cc6:	88bb      	ldrh	r3, [r7, #4]
 8003cc8:	84bb      	strh	r3, [r7, #36]	; 0x24
  
  if (X2 >= X1)                 /* The x-values are increasing */
 8003cca:	887a      	ldrh	r2, [r7, #2]
 8003ccc:	88fb      	ldrh	r3, [r7, #6]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d304      	bcc.n	8003cdc <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = 1;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	843b      	strh	r3, [r7, #32]
 8003cda:	e005      	b.n	8003ce8 <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8003cdc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ce0:	847b      	strh	r3, [r7, #34]	; 0x22
    xinc2 = -1;
 8003ce2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ce6:	843b      	strh	r3, [r7, #32]
  }
  
  if (Y2 >= Y1)                 /* The y-values are increasing */
 8003ce8:	883a      	ldrh	r2, [r7, #0]
 8003cea:	88bb      	ldrh	r3, [r7, #4]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d304      	bcc.n	8003cfa <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	83bb      	strh	r3, [r7, #28]
 8003cf8:	e005      	b.n	8003d06 <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8003cfa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003cfe:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8003d00:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d04:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8003d06:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003d0a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003d0e:	429a      	cmp	r2, r3
 8003d10:	db10      	blt.n	8003d34 <BSP_LCD_DrawLine+0xe0>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8003d12:	2300      	movs	r3, #0
 8003d14:	847b      	strh	r3, [r7, #34]	; 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8003d16:	2300      	movs	r3, #0
 8003d18:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 8003d1a:	8a3b      	ldrh	r3, [r7, #16]
 8003d1c:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 8003d1e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003d22:	0fda      	lsrs	r2, r3, #31
 8003d24:	4413      	add	r3, r2
 8003d26:	105b      	asrs	r3, r3, #1
 8003d28:	833b      	strh	r3, [r7, #24]
    numadd = deltay;
 8003d2a:	89fb      	ldrh	r3, [r7, #14]
 8003d2c:	82fb      	strh	r3, [r7, #22]
    numpixels = deltax;         /* There are more x-values than y-values */
 8003d2e:	8a3b      	ldrh	r3, [r7, #16]
 8003d30:	82bb      	strh	r3, [r7, #20]
 8003d32:	e00f      	b.n	8003d54 <BSP_LCD_DrawLine+0x100>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8003d34:	2300      	movs	r3, #0
 8003d36:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8003d38:	2300      	movs	r3, #0
 8003d3a:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8003d3c:	89fb      	ldrh	r3, [r7, #14]
 8003d3e:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 8003d40:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003d44:	0fda      	lsrs	r2, r3, #31
 8003d46:	4413      	add	r3, r2
 8003d48:	105b      	asrs	r3, r3, #1
 8003d4a:	833b      	strh	r3, [r7, #24]
    numadd = deltax;
 8003d4c:	8a3b      	ldrh	r3, [r7, #16]
 8003d4e:	82fb      	strh	r3, [r7, #22]
    numpixels = deltay;         /* There are more y-values than x-values */
 8003d50:	89fb      	ldrh	r3, [r7, #14]
 8003d52:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8003d54:	2300      	movs	r3, #0
 8003d56:	827b      	strh	r3, [r7, #18]
 8003d58:	e037      	b.n	8003dca <BSP_LCD_DrawLine+0x176>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 8003d5a:	8cf8      	ldrh	r0, [r7, #38]	; 0x26
 8003d5c:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8003d5e:	4b20      	ldr	r3, [pc, #128]	; (8003de0 <BSP_LCD_DrawLine+0x18c>)
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	4c20      	ldr	r4, [pc, #128]	; (8003de4 <BSP_LCD_DrawLine+0x190>)
 8003d64:	4613      	mov	r3, r2
 8003d66:	005b      	lsls	r3, r3, #1
 8003d68:	4413      	add	r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	4423      	add	r3, r4
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	461a      	mov	r2, r3
 8003d72:	f000 f99b 	bl	80040ac <BSP_LCD_DrawPixel>
    num += numadd;                            /* Increase the numerator by the top of the fraction */
 8003d76:	8b3a      	ldrh	r2, [r7, #24]
 8003d78:	8afb      	ldrh	r3, [r7, #22]
 8003d7a:	4413      	add	r3, r2
 8003d7c:	b29b      	uxth	r3, r3
 8003d7e:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 8003d80:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003d84:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	db0e      	blt.n	8003daa <BSP_LCD_DrawLine+0x156>
    {
      num -= den;                             /* Calculate the new numerator value */
 8003d8c:	8b3a      	ldrh	r2, [r7, #24]
 8003d8e:	8b7b      	ldrh	r3, [r7, #26]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 8003d96:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003d98:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003d9a:	4413      	add	r3, r2
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	84fb      	strh	r3, [r7, #38]	; 0x26
      y += yinc1;                             /* Change the y as appropriate */
 8003da0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003da2:	8bfb      	ldrh	r3, [r7, #30]
 8003da4:	4413      	add	r3, r2
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	84bb      	strh	r3, [r7, #36]	; 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 8003daa:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003dac:	8c3b      	ldrh	r3, [r7, #32]
 8003dae:	4413      	add	r3, r2
 8003db0:	b29b      	uxth	r3, r3
 8003db2:	84fb      	strh	r3, [r7, #38]	; 0x26
    y += yinc2;                               /* Change the y as appropriate */
 8003db4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003db6:	8bbb      	ldrh	r3, [r7, #28]
 8003db8:	4413      	add	r3, r2
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	84bb      	strh	r3, [r7, #36]	; 0x24
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8003dbe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	3301      	adds	r3, #1
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	827b      	strh	r3, [r7, #18]
 8003dca:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8003dce:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003dd2:	429a      	cmp	r2, r3
 8003dd4:	ddc1      	ble.n	8003d5a <BSP_LCD_DrawLine+0x106>
  }
}
 8003dd6:	bf00      	nop
 8003dd8:	bf00      	nop
 8003dda:	372c      	adds	r7, #44	; 0x2c
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd90      	pop	{r4, r7, pc}
 8003de0:	20000a28 	.word	0x20000a28
 8003de4:	20000a2c 	.word	0x20000a2c

08003de8 <BSP_LCD_FillRect>:
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8003de8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003dec:	b086      	sub	sp, #24
 8003dee:	af02      	add	r7, sp, #8
 8003df0:	4604      	mov	r4, r0
 8003df2:	4608      	mov	r0, r1
 8003df4:	4611      	mov	r1, r2
 8003df6:	461a      	mov	r2, r3
 8003df8:	4623      	mov	r3, r4
 8003dfa:	80fb      	strh	r3, [r7, #6]
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	80bb      	strh	r3, [r7, #4]
 8003e00:	460b      	mov	r3, r1
 8003e02:	807b      	strh	r3, [r7, #2]
 8003e04:	4613      	mov	r3, r2
 8003e06:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003e0c:	4b30      	ldr	r3, [pc, #192]	; (8003ed0 <BSP_LCD_FillRect+0xe8>)
 8003e0e:	681a      	ldr	r2, [r3, #0]
 8003e10:	4930      	ldr	r1, [pc, #192]	; (8003ed4 <BSP_LCD_FillRect+0xec>)
 8003e12:	4613      	mov	r3, r2
 8003e14:	005b      	lsls	r3, r3, #1
 8003e16:	4413      	add	r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	440b      	add	r3, r1
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f7ff fda2 	bl	8003968 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */

  if (flippedLcd)
 8003e24:	4b2c      	ldr	r3, [pc, #176]	; (8003ed8 <BSP_LCD_FillRect+0xf0>)
 8003e26:	781b      	ldrb	r3, [r3, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d01b      	beq.n	8003e64 <BSP_LCD_FillRect+0x7c>
  {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4 * (-BSP_LCD_GetXSize()*(Ypos+Height) - (Xpos+Width) +76800); //Rotate by 180
 8003e2c:	4b28      	ldr	r3, [pc, #160]	; (8003ed0 <BSP_LCD_FillRect+0xe8>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4a2a      	ldr	r2, [pc, #168]	; (8003edc <BSP_LCD_FillRect+0xf4>)
 8003e32:	2134      	movs	r1, #52	; 0x34
 8003e34:	fb01 f303 	mul.w	r3, r1, r3
 8003e38:	4413      	add	r3, r2
 8003e3a:	335c      	adds	r3, #92	; 0x5c
 8003e3c:	681c      	ldr	r4, [r3, #0]
 8003e3e:	f7ff fd07 	bl	8003850 <BSP_LCD_GetXSize>
 8003e42:	4603      	mov	r3, r0
 8003e44:	425b      	negs	r3, r3
 8003e46:	88b9      	ldrh	r1, [r7, #4]
 8003e48:	883a      	ldrh	r2, [r7, #0]
 8003e4a:	440a      	add	r2, r1
 8003e4c:	fb02 f303 	mul.w	r3, r2, r3
 8003e50:	88f9      	ldrh	r1, [r7, #6]
 8003e52:	887a      	ldrh	r2, [r7, #2]
 8003e54:	440a      	add	r2, r1
 8003e56:	1a9b      	subs	r3, r3, r2
 8003e58:	f503 3396 	add.w	r3, r3, #76800	; 0x12c00
 8003e5c:	009b      	lsls	r3, r3, #2
 8003e5e:	4423      	add	r3, r4
 8003e60:	60fb      	str	r3, [r7, #12]
 8003e62:	e013      	b.n	8003e8c <BSP_LCD_FillRect+0xa4>
   }
  else {
	  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003e64:	4b1a      	ldr	r3, [pc, #104]	; (8003ed0 <BSP_LCD_FillRect+0xe8>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4a1c      	ldr	r2, [pc, #112]	; (8003edc <BSP_LCD_FillRect+0xf4>)
 8003e6a:	2134      	movs	r1, #52	; 0x34
 8003e6c:	fb01 f303 	mul.w	r3, r1, r3
 8003e70:	4413      	add	r3, r2
 8003e72:	335c      	adds	r3, #92	; 0x5c
 8003e74:	681c      	ldr	r4, [r3, #0]
 8003e76:	f7ff fceb 	bl	8003850 <BSP_LCD_GetXSize>
 8003e7a:	4602      	mov	r2, r0
 8003e7c:	88bb      	ldrh	r3, [r7, #4]
 8003e7e:	fb03 f202 	mul.w	r2, r3, r2
 8003e82:	88fb      	ldrh	r3, [r7, #6]
 8003e84:	4413      	add	r3, r2
 8003e86:	009b      	lsls	r3, r3, #2
 8003e88:	4423      	add	r3, r4
 8003e8a:	60fb      	str	r3, [r7, #12]
  }

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8003e8c:	4b10      	ldr	r3, [pc, #64]	; (8003ed0 <BSP_LCD_FillRect+0xe8>)
 8003e8e:	681c      	ldr	r4, [r3, #0]
 8003e90:	68fd      	ldr	r5, [r7, #12]
 8003e92:	887e      	ldrh	r6, [r7, #2]
 8003e94:	f8b7 8000 	ldrh.w	r8, [r7]
 8003e98:	f7ff fcda 	bl	8003850 <BSP_LCD_GetXSize>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	887b      	ldrh	r3, [r7, #2]
 8003ea0:	1ad1      	subs	r1, r2, r3
 8003ea2:	4b0b      	ldr	r3, [pc, #44]	; (8003ed0 <BSP_LCD_FillRect+0xe8>)
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	480b      	ldr	r0, [pc, #44]	; (8003ed4 <BSP_LCD_FillRect+0xec>)
 8003ea8:	4613      	mov	r3, r2
 8003eaa:	005b      	lsls	r3, r3, #1
 8003eac:	4413      	add	r3, r2
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	4403      	add	r3, r0
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	9301      	str	r3, [sp, #4]
 8003eb6:	9100      	str	r1, [sp, #0]
 8003eb8:	4643      	mov	r3, r8
 8003eba:	4632      	mov	r2, r6
 8003ebc:	4629      	mov	r1, r5
 8003ebe:	4620      	mov	r0, r4
 8003ec0:	f000 f9f4 	bl	80042ac <FillBuffer>
}
 8003ec4:	bf00      	nop
 8003ec6:	3710      	adds	r7, #16
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ece:	bf00      	nop
 8003ed0:	20000a28 	.word	0x20000a28
 8003ed4:	20000a2c 	.word	0x20000a2c
 8003ed8:	20000a48 	.word	0x20000a48
 8003edc:	20000910 	.word	0x20000910

08003ee0 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8003ee4:	4b05      	ldr	r3, [pc, #20]	; (8003efc <BSP_LCD_DisplayOn+0x1c>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d003      	beq.n	8003ef6 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 8003eee:	4b03      	ldr	r3, [pc, #12]	; (8003efc <BSP_LCD_DisplayOn+0x1c>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	4798      	blx	r3
  }
}
 8003ef6:	bf00      	nop
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	20000a44 	.word	0x20000a44

08003f00 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b08e      	sub	sp, #56	; 0x38
 8003f04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8003f06:	2300      	movs	r3, #0
 8003f08:	623b      	str	r3, [r7, #32]
 8003f0a:	4b61      	ldr	r3, [pc, #388]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f0e:	4a60      	ldr	r2, [pc, #384]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003f10:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003f14:	6453      	str	r3, [r2, #68]	; 0x44
 8003f16:	4b5e      	ldr	r3, [pc, #376]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f1a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003f1e:	623b      	str	r3, [r7, #32]
 8003f20:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 8003f22:	2300      	movs	r3, #0
 8003f24:	61fb      	str	r3, [r7, #28]
 8003f26:	4b5a      	ldr	r3, [pc, #360]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f2a:	4a59      	ldr	r2, [pc, #356]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003f2c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003f30:	6313      	str	r3, [r2, #48]	; 0x30
 8003f32:	4b57      	ldr	r3, [pc, #348]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f36:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003f3a:	61fb      	str	r3, [r7, #28]
 8003f3c:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f3e:	2300      	movs	r3, #0
 8003f40:	61bb      	str	r3, [r7, #24]
 8003f42:	4b53      	ldr	r3, [pc, #332]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f46:	4a52      	ldr	r2, [pc, #328]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003f48:	f043 0301 	orr.w	r3, r3, #1
 8003f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f4e:	4b50      	ldr	r3, [pc, #320]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	61bb      	str	r3, [r7, #24]
 8003f58:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	617b      	str	r3, [r7, #20]
 8003f5e:	4b4c      	ldr	r3, [pc, #304]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f62:	4a4b      	ldr	r2, [pc, #300]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003f64:	f043 0302 	orr.w	r3, r3, #2
 8003f68:	6313      	str	r3, [r2, #48]	; 0x30
 8003f6a:	4b49      	ldr	r3, [pc, #292]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	617b      	str	r3, [r7, #20]
 8003f74:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f76:	2300      	movs	r3, #0
 8003f78:	613b      	str	r3, [r7, #16]
 8003f7a:	4b45      	ldr	r3, [pc, #276]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f7e:	4a44      	ldr	r2, [pc, #272]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003f80:	f043 0304 	orr.w	r3, r3, #4
 8003f84:	6313      	str	r3, [r2, #48]	; 0x30
 8003f86:	4b42      	ldr	r3, [pc, #264]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f8a:	f003 0304 	and.w	r3, r3, #4
 8003f8e:	613b      	str	r3, [r7, #16]
 8003f90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f92:	2300      	movs	r3, #0
 8003f94:	60fb      	str	r3, [r7, #12]
 8003f96:	4b3e      	ldr	r3, [pc, #248]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9a:	4a3d      	ldr	r2, [pc, #244]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003f9c:	f043 0308 	orr.w	r3, r3, #8
 8003fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8003fa2:	4b3b      	ldr	r3, [pc, #236]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa6:	f003 0308 	and.w	r3, r3, #8
 8003faa:	60fb      	str	r3, [r7, #12]
 8003fac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003fae:	2300      	movs	r3, #0
 8003fb0:	60bb      	str	r3, [r7, #8]
 8003fb2:	4b37      	ldr	r3, [pc, #220]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb6:	4a36      	ldr	r2, [pc, #216]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003fb8:	f043 0320 	orr.w	r3, r3, #32
 8003fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8003fbe:	4b34      	ldr	r3, [pc, #208]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fc2:	f003 0320 	and.w	r3, r3, #32
 8003fc6:	60bb      	str	r3, [r7, #8]
 8003fc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003fca:	2300      	movs	r3, #0
 8003fcc:	607b      	str	r3, [r7, #4]
 8003fce:	4b30      	ldr	r3, [pc, #192]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fd2:	4a2f      	ldr	r2, [pc, #188]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003fd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8003fda:	4b2d      	ldr	r3, [pc, #180]	; (8004090 <BSP_LCD_MspInit+0x190>)
 8003fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fe2:	607b      	str	r3, [r7, #4]
 8003fe4:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8003fe6:	f641 0358 	movw	r3, #6232	; 0x1858
 8003fea:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8003fec:	2302      	movs	r3, #2
 8003fee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8003ff4:	2302      	movs	r3, #2
 8003ff6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8003ff8:	230e      	movs	r3, #14
 8003ffa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003ffc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004000:	4619      	mov	r1, r3
 8004002:	4824      	ldr	r0, [pc, #144]	; (8004094 <BSP_LCD_MspInit+0x194>)
 8004004:	f001 fa5c 	bl	80054c0 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8004008:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800400c:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800400e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004012:	4619      	mov	r1, r3
 8004014:	4820      	ldr	r0, [pc, #128]	; (8004098 <BSP_LCD_MspInit+0x198>)
 8004016:	f001 fa53 	bl	80054c0 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 800401a:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 800401e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8004020:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004024:	4619      	mov	r1, r3
 8004026:	481d      	ldr	r0, [pc, #116]	; (800409c <BSP_LCD_MspInit+0x19c>)
 8004028:	f001 fa4a 	bl	80054c0 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 800402c:	2348      	movs	r3, #72	; 0x48
 800402e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8004030:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004034:	4619      	mov	r1, r3
 8004036:	481a      	ldr	r0, [pc, #104]	; (80040a0 <BSP_LCD_MspInit+0x1a0>)
 8004038:	f001 fa42 	bl	80054c0 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 800403c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004040:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 8004042:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004046:	4619      	mov	r1, r3
 8004048:	4816      	ldr	r0, [pc, #88]	; (80040a4 <BSP_LCD_MspInit+0x1a4>)
 800404a:	f001 fa39 	bl	80054c0 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800404e:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8004052:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8004054:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004058:	4619      	mov	r1, r3
 800405a:	4813      	ldr	r0, [pc, #76]	; (80040a8 <BSP_LCD_MspInit+0x1a8>)
 800405c:	f001 fa30 	bl	80054c0 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 8004060:	2303      	movs	r3, #3
 8004062:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8004064:	2309      	movs	r3, #9
 8004066:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8004068:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800406c:	4619      	mov	r1, r3
 800406e:	480a      	ldr	r0, [pc, #40]	; (8004098 <BSP_LCD_MspInit+0x198>)
 8004070:	f001 fa26 	bl	80054c0 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8004074:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004078:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800407a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800407e:	4619      	mov	r1, r3
 8004080:	4809      	ldr	r0, [pc, #36]	; (80040a8 <BSP_LCD_MspInit+0x1a8>)
 8004082:	f001 fa1d 	bl	80054c0 <HAL_GPIO_Init>
}
 8004086:	bf00      	nop
 8004088:	3738      	adds	r7, #56	; 0x38
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	40023800 	.word	0x40023800
 8004094:	40020000 	.word	0x40020000
 8004098:	40020400 	.word	0x40020400
 800409c:	40020800 	.word	0x40020800
 80040a0:	40020c00 	.word	0x40020c00
 80040a4:	40021400 	.word	0x40021400
 80040a8:	40021800 	.word	0x40021800

080040ac <BSP_LCD_DrawPixel>:
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  * @attention when flippedLcd is true, the LCD orientation is rotated by 180
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 80040ac:	b5b0      	push	{r4, r5, r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	4603      	mov	r3, r0
 80040b4:	603a      	str	r2, [r7, #0]
 80040b6:	80fb      	strh	r3, [r7, #6]
 80040b8:	460b      	mov	r3, r1
 80040ba:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if (flippedLcd){
 80040bc:	4b1b      	ldr	r3, [pc, #108]	; (800412c <BSP_LCD_DrawPixel+0x80>)
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d018      	beq.n	80040f6 <BSP_LCD_DrawPixel+0x4a>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + 4 * (76800 - Xpos - BSP_LCD_GetXSize() * Ypos)) = RGB_Code; //Rotate all Pixels by 180
 80040c4:	4b1a      	ldr	r3, [pc, #104]	; (8004130 <BSP_LCD_DrawPixel+0x84>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a1a      	ldr	r2, [pc, #104]	; (8004134 <BSP_LCD_DrawPixel+0x88>)
 80040ca:	2134      	movs	r1, #52	; 0x34
 80040cc:	fb01 f303 	mul.w	r3, r1, r3
 80040d0:	4413      	add	r3, r2
 80040d2:	335c      	adds	r3, #92	; 0x5c
 80040d4:	681c      	ldr	r4, [r3, #0]
 80040d6:	88fd      	ldrh	r5, [r7, #6]
 80040d8:	f7ff fbba 	bl	8003850 <BSP_LCD_GetXSize>
 80040dc:	4602      	mov	r2, r0
 80040de:	88bb      	ldrh	r3, [r7, #4]
 80040e0:	fb02 f303 	mul.w	r3, r2, r3
 80040e4:	442b      	add	r3, r5
 80040e6:	f5c3 3396 	rsb	r3, r3, #76800	; 0x12c00
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	4423      	add	r3, r4
 80040ee:	461a      	mov	r2, r3
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	6013      	str	r3, [r2, #0]
  }
  else {
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 80040f4:	e015      	b.n	8004122 <BSP_LCD_DrawPixel+0x76>
	  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80040f6:	4b0e      	ldr	r3, [pc, #56]	; (8004130 <BSP_LCD_DrawPixel+0x84>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a0e      	ldr	r2, [pc, #56]	; (8004134 <BSP_LCD_DrawPixel+0x88>)
 80040fc:	2134      	movs	r1, #52	; 0x34
 80040fe:	fb01 f303 	mul.w	r3, r1, r3
 8004102:	4413      	add	r3, r2
 8004104:	335c      	adds	r3, #92	; 0x5c
 8004106:	681c      	ldr	r4, [r3, #0]
 8004108:	88bd      	ldrh	r5, [r7, #4]
 800410a:	f7ff fba1 	bl	8003850 <BSP_LCD_GetXSize>
 800410e:	4603      	mov	r3, r0
 8004110:	fb03 f205 	mul.w	r2, r3, r5
 8004114:	88fb      	ldrh	r3, [r7, #6]
 8004116:	4413      	add	r3, r2
 8004118:	009b      	lsls	r3, r3, #2
 800411a:	4423      	add	r3, r4
 800411c:	461a      	mov	r2, r3
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	6013      	str	r3, [r2, #0]
}
 8004122:	bf00      	nop
 8004124:	3708      	adds	r7, #8
 8004126:	46bd      	mov	sp, r7
 8004128:	bdb0      	pop	{r4, r5, r7, pc}
 800412a:	bf00      	nop
 800412c:	20000a48 	.word	0x20000a48
 8004130:	20000a28 	.word	0x20000a28
 8004134:	20000910 	.word	0x20000910

08004138 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b088      	sub	sp, #32
 800413c:	af00      	add	r7, sp, #0
 800413e:	4603      	mov	r3, r0
 8004140:	603a      	str	r2, [r7, #0]
 8004142:	80fb      	strh	r3, [r7, #6]
 8004144:	460b      	mov	r3, r1
 8004146:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8004148:	2300      	movs	r3, #0
 800414a:	61fb      	str	r3, [r7, #28]
 800414c:	2300      	movs	r3, #0
 800414e:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8004150:	2300      	movs	r3, #0
 8004152:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8004154:	4b53      	ldr	r3, [pc, #332]	; (80042a4 <DrawChar+0x16c>)
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	4953      	ldr	r1, [pc, #332]	; (80042a8 <DrawChar+0x170>)
 800415a:	4613      	mov	r3, r2
 800415c:	005b      	lsls	r3, r3, #1
 800415e:	4413      	add	r3, r2
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	440b      	add	r3, r1
 8004164:	3308      	adds	r3, #8
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	88db      	ldrh	r3, [r3, #6]
 800416a:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 800416c:	4b4d      	ldr	r3, [pc, #308]	; (80042a4 <DrawChar+0x16c>)
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	494d      	ldr	r1, [pc, #308]	; (80042a8 <DrawChar+0x170>)
 8004172:	4613      	mov	r3, r2
 8004174:	005b      	lsls	r3, r3, #1
 8004176:	4413      	add	r3, r2
 8004178:	009b      	lsls	r3, r3, #2
 800417a:	440b      	add	r3, r1
 800417c:	3308      	adds	r3, #8
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	889b      	ldrh	r3, [r3, #4]
 8004182:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 8004184:	8a3b      	ldrh	r3, [r7, #16]
 8004186:	3307      	adds	r3, #7
 8004188:	2b00      	cmp	r3, #0
 800418a:	da00      	bge.n	800418e <DrawChar+0x56>
 800418c:	3307      	adds	r3, #7
 800418e:	10db      	asrs	r3, r3, #3
 8004190:	b2db      	uxtb	r3, r3
 8004192:	00db      	lsls	r3, r3, #3
 8004194:	b2da      	uxtb	r2, r3
 8004196:	8a3b      	ldrh	r3, [r7, #16]
 8004198:	b2db      	uxtb	r3, r3
 800419a:	1ad3      	subs	r3, r2, r3
 800419c:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 800419e:	2300      	movs	r3, #0
 80041a0:	61fb      	str	r3, [r7, #28]
 80041a2:	e076      	b.n	8004292 <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 80041a4:	8a3b      	ldrh	r3, [r7, #16]
 80041a6:	3307      	adds	r3, #7
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	da00      	bge.n	80041ae <DrawChar+0x76>
 80041ac:	3307      	adds	r3, #7
 80041ae:	10db      	asrs	r3, r3, #3
 80041b0:	461a      	mov	r2, r3
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	fb02 f303 	mul.w	r3, r2, r3
 80041b8:	683a      	ldr	r2, [r7, #0]
 80041ba:	4413      	add	r3, r2
 80041bc:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 80041be:	8a3b      	ldrh	r3, [r7, #16]
 80041c0:	3307      	adds	r3, #7
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	da00      	bge.n	80041c8 <DrawChar+0x90>
 80041c6:	3307      	adds	r3, #7
 80041c8:	10db      	asrs	r3, r3, #3
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d002      	beq.n	80041d4 <DrawChar+0x9c>
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d004      	beq.n	80041dc <DrawChar+0xa4>
 80041d2:	e00c      	b.n	80041ee <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	617b      	str	r3, [r7, #20]
      break;
 80041da:	e016      	b.n	800420a <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	021b      	lsls	r3, r3, #8
 80041e2:	68ba      	ldr	r2, [r7, #8]
 80041e4:	3201      	adds	r2, #1
 80041e6:	7812      	ldrb	r2, [r2, #0]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	617b      	str	r3, [r7, #20]
      break;
 80041ec:	e00d      	b.n	800420a <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	041a      	lsls	r2, r3, #16
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	3301      	adds	r3, #1
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	021b      	lsls	r3, r3, #8
 80041fc:	4313      	orrs	r3, r2
 80041fe:	68ba      	ldr	r2, [r7, #8]
 8004200:	3202      	adds	r2, #2
 8004202:	7812      	ldrb	r2, [r2, #0]
 8004204:	4313      	orrs	r3, r2
 8004206:	617b      	str	r3, [r7, #20]
      break;
 8004208:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 800420a:	2300      	movs	r3, #0
 800420c:	61bb      	str	r3, [r7, #24]
 800420e:	e036      	b.n	800427e <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8004210:	8a3a      	ldrh	r2, [r7, #16]
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	1ad2      	subs	r2, r2, r3
 8004216:	7bfb      	ldrb	r3, [r7, #15]
 8004218:	4413      	add	r3, r2
 800421a:	3b01      	subs	r3, #1
 800421c:	2201      	movs	r2, #1
 800421e:	fa02 f303 	lsl.w	r3, r2, r3
 8004222:	461a      	mov	r2, r3
 8004224:	697b      	ldr	r3, [r7, #20]
 8004226:	4013      	ands	r3, r2
 8004228:	2b00      	cmp	r3, #0
 800422a:	d012      	beq.n	8004252 <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	b29a      	uxth	r2, r3
 8004230:	88fb      	ldrh	r3, [r7, #6]
 8004232:	4413      	add	r3, r2
 8004234:	b298      	uxth	r0, r3
 8004236:	4b1b      	ldr	r3, [pc, #108]	; (80042a4 <DrawChar+0x16c>)
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	491b      	ldr	r1, [pc, #108]	; (80042a8 <DrawChar+0x170>)
 800423c:	4613      	mov	r3, r2
 800423e:	005b      	lsls	r3, r3, #1
 8004240:	4413      	add	r3, r2
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	440b      	add	r3, r1
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	88bb      	ldrh	r3, [r7, #4]
 800424a:	4619      	mov	r1, r3
 800424c:	f7ff ff2e 	bl	80040ac <BSP_LCD_DrawPixel>
 8004250:	e012      	b.n	8004278 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8004252:	69bb      	ldr	r3, [r7, #24]
 8004254:	b29a      	uxth	r2, r3
 8004256:	88fb      	ldrh	r3, [r7, #6]
 8004258:	4413      	add	r3, r2
 800425a:	b298      	uxth	r0, r3
 800425c:	4b11      	ldr	r3, [pc, #68]	; (80042a4 <DrawChar+0x16c>)
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	4911      	ldr	r1, [pc, #68]	; (80042a8 <DrawChar+0x170>)
 8004262:	4613      	mov	r3, r2
 8004264:	005b      	lsls	r3, r3, #1
 8004266:	4413      	add	r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	440b      	add	r3, r1
 800426c:	3304      	adds	r3, #4
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	88bb      	ldrh	r3, [r7, #4]
 8004272:	4619      	mov	r1, r3
 8004274:	f7ff ff1a 	bl	80040ac <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8004278:	69bb      	ldr	r3, [r7, #24]
 800427a:	3301      	adds	r3, #1
 800427c:	61bb      	str	r3, [r7, #24]
 800427e:	8a3b      	ldrh	r3, [r7, #16]
 8004280:	69ba      	ldr	r2, [r7, #24]
 8004282:	429a      	cmp	r2, r3
 8004284:	d3c4      	bcc.n	8004210 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 8004286:	88bb      	ldrh	r3, [r7, #4]
 8004288:	3301      	adds	r3, #1
 800428a:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	3301      	adds	r3, #1
 8004290:	61fb      	str	r3, [r7, #28]
 8004292:	8a7b      	ldrh	r3, [r7, #18]
 8004294:	69fa      	ldr	r2, [r7, #28]
 8004296:	429a      	cmp	r2, r3
 8004298:	d384      	bcc.n	80041a4 <DrawChar+0x6c>
  }
}
 800429a:	bf00      	nop
 800429c:	bf00      	nop
 800429e:	3720      	adds	r7, #32
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	20000a28 	.word	0x20000a28
 80042a8:	20000a2c 	.word	0x20000a2c

080042ac <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b086      	sub	sp, #24
 80042b0:	af02      	add	r7, sp, #8
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	60b9      	str	r1, [r7, #8]
 80042b6:	607a      	str	r2, [r7, #4]
 80042b8:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 80042ba:	4b16      	ldr	r3, [pc, #88]	; (8004314 <FillBuffer+0x68>)
 80042bc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80042c0:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 80042c2:	4b14      	ldr	r3, [pc, #80]	; (8004314 <FillBuffer+0x68>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 80042c8:	4a12      	ldr	r2, [pc, #72]	; (8004314 <FillBuffer+0x68>)
 80042ca:	69bb      	ldr	r3, [r7, #24]
 80042cc:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 80042ce:	4b11      	ldr	r3, [pc, #68]	; (8004314 <FillBuffer+0x68>)
 80042d0:	4a11      	ldr	r2, [pc, #68]	; (8004318 <FillBuffer+0x6c>)
 80042d2:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 80042d4:	480f      	ldr	r0, [pc, #60]	; (8004314 <FillBuffer+0x68>)
 80042d6:	f000 fe5d 	bl	8004f94 <HAL_DMA2D_Init>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d115      	bne.n	800430c <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 80042e0:	68f9      	ldr	r1, [r7, #12]
 80042e2:	480c      	ldr	r0, [pc, #48]	; (8004314 <FillBuffer+0x68>)
 80042e4:	f000 ffbe 	bl	8005264 <HAL_DMA2D_ConfigLayer>
 80042e8:	4603      	mov	r3, r0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d10e      	bne.n	800430c <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 80042ee:	68ba      	ldr	r2, [r7, #8]
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	9300      	str	r3, [sp, #0]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	69f9      	ldr	r1, [r7, #28]
 80042f8:	4806      	ldr	r0, [pc, #24]	; (8004314 <FillBuffer+0x68>)
 80042fa:	f000 fe9e 	bl	800503a <HAL_DMA2D_Start>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d103      	bne.n	800430c <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8004304:	210a      	movs	r1, #10
 8004306:	4803      	ldr	r0, [pc, #12]	; (8004314 <FillBuffer+0x68>)
 8004308:	f000 fec2 	bl	8005090 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 800430c:	bf00      	nop
 800430e:	3710      	adds	r7, #16
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}
 8004314:	200009b8 	.word	0x200009b8
 8004318:	4002b000 	.word	0x4002b000

0800431c <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8004320:	4b29      	ldr	r3, [pc, #164]	; (80043c8 <BSP_SDRAM_Init+0xac>)
 8004322:	4a2a      	ldr	r2, [pc, #168]	; (80043cc <BSP_SDRAM_Init+0xb0>)
 8004324:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8004326:	4b2a      	ldr	r3, [pc, #168]	; (80043d0 <BSP_SDRAM_Init+0xb4>)
 8004328:	2202      	movs	r2, #2
 800432a:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 800432c:	4b28      	ldr	r3, [pc, #160]	; (80043d0 <BSP_SDRAM_Init+0xb4>)
 800432e:	2207      	movs	r2, #7
 8004330:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8004332:	4b27      	ldr	r3, [pc, #156]	; (80043d0 <BSP_SDRAM_Init+0xb4>)
 8004334:	2204      	movs	r2, #4
 8004336:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8004338:	4b25      	ldr	r3, [pc, #148]	; (80043d0 <BSP_SDRAM_Init+0xb4>)
 800433a:	2207      	movs	r2, #7
 800433c:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 800433e:	4b24      	ldr	r3, [pc, #144]	; (80043d0 <BSP_SDRAM_Init+0xb4>)
 8004340:	2202      	movs	r2, #2
 8004342:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8004344:	4b22      	ldr	r3, [pc, #136]	; (80043d0 <BSP_SDRAM_Init+0xb4>)
 8004346:	2202      	movs	r2, #2
 8004348:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 800434a:	4b21      	ldr	r3, [pc, #132]	; (80043d0 <BSP_SDRAM_Init+0xb4>)
 800434c:	2202      	movs	r2, #2
 800434e:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8004350:	4b1d      	ldr	r3, [pc, #116]	; (80043c8 <BSP_SDRAM_Init+0xac>)
 8004352:	2201      	movs	r2, #1
 8004354:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8004356:	4b1c      	ldr	r3, [pc, #112]	; (80043c8 <BSP_SDRAM_Init+0xac>)
 8004358:	2200      	movs	r2, #0
 800435a:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 800435c:	4b1a      	ldr	r3, [pc, #104]	; (80043c8 <BSP_SDRAM_Init+0xac>)
 800435e:	2204      	movs	r2, #4
 8004360:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8004362:	4b19      	ldr	r3, [pc, #100]	; (80043c8 <BSP_SDRAM_Init+0xac>)
 8004364:	2210      	movs	r2, #16
 8004366:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8004368:	4b17      	ldr	r3, [pc, #92]	; (80043c8 <BSP_SDRAM_Init+0xac>)
 800436a:	2240      	movs	r2, #64	; 0x40
 800436c:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 800436e:	4b16      	ldr	r3, [pc, #88]	; (80043c8 <BSP_SDRAM_Init+0xac>)
 8004370:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8004374:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8004376:	4b14      	ldr	r3, [pc, #80]	; (80043c8 <BSP_SDRAM_Init+0xac>)
 8004378:	2200      	movs	r2, #0
 800437a:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 800437c:	4b12      	ldr	r3, [pc, #72]	; (80043c8 <BSP_SDRAM_Init+0xac>)
 800437e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004382:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8004384:	4b10      	ldr	r3, [pc, #64]	; (80043c8 <BSP_SDRAM_Init+0xac>)
 8004386:	2200      	movs	r2, #0
 8004388:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 800438a:	4b0f      	ldr	r3, [pc, #60]	; (80043c8 <BSP_SDRAM_Init+0xac>)
 800438c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004390:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8004392:	2100      	movs	r1, #0
 8004394:	480c      	ldr	r0, [pc, #48]	; (80043c8 <BSP_SDRAM_Init+0xac>)
 8004396:	f000 f87f 	bl	8004498 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 800439a:	490d      	ldr	r1, [pc, #52]	; (80043d0 <BSP_SDRAM_Init+0xb4>)
 800439c:	480a      	ldr	r0, [pc, #40]	; (80043c8 <BSP_SDRAM_Init+0xac>)
 800439e:	f003 fb91 	bl	8007ac4 <HAL_SDRAM_Init>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d003      	beq.n	80043b0 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 80043a8:	4b0a      	ldr	r3, [pc, #40]	; (80043d4 <BSP_SDRAM_Init+0xb8>)
 80043aa:	2201      	movs	r2, #1
 80043ac:	701a      	strb	r2, [r3, #0]
 80043ae:	e002      	b.n	80043b6 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 80043b0:	4b08      	ldr	r3, [pc, #32]	; (80043d4 <BSP_SDRAM_Init+0xb8>)
 80043b2:	2200      	movs	r2, #0
 80043b4:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 80043b6:	f240 506a 	movw	r0, #1386	; 0x56a
 80043ba:	f000 f80d 	bl	80043d8 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 80043be:	4b05      	ldr	r3, [pc, #20]	; (80043d4 <BSP_SDRAM_Init+0xb8>)
 80043c0:	781b      	ldrb	r3, [r3, #0]
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	bf00      	nop
 80043c8:	20000a4c 	.word	0x20000a4c
 80043cc:	a0000140 	.word	0xa0000140
 80043d0:	20000a80 	.word	0x20000a80
 80043d4:	200000c0 	.word	0x200000c0

080043d8 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b084      	sub	sp, #16
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 80043e0:	2300      	movs	r3, #0
 80043e2:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 80043e4:	4b2a      	ldr	r3, [pc, #168]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80043e6:	2201      	movs	r2, #1
 80043e8:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80043ea:	4b29      	ldr	r3, [pc, #164]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80043ec:	2208      	movs	r2, #8
 80043ee:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80043f0:	4b27      	ldr	r3, [pc, #156]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80043f2:	2201      	movs	r2, #1
 80043f4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80043f6:	4b26      	ldr	r3, [pc, #152]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80043f8:	2200      	movs	r2, #0
 80043fa:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80043fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004400:	4923      	ldr	r1, [pc, #140]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004402:	4824      	ldr	r0, [pc, #144]	; (8004494 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004404:	f003 fb9c 	bl	8007b40 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8004408:	2001      	movs	r0, #1
 800440a:	f000 facf 	bl	80049ac <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 800440e:	4b20      	ldr	r3, [pc, #128]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004410:	2202      	movs	r2, #2
 8004412:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8004414:	4b1e      	ldr	r3, [pc, #120]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004416:	2208      	movs	r2, #8
 8004418:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 800441a:	4b1d      	ldr	r3, [pc, #116]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800441c:	2201      	movs	r2, #1
 800441e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8004420:	4b1b      	ldr	r3, [pc, #108]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004422:	2200      	movs	r2, #0
 8004424:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8004426:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800442a:	4919      	ldr	r1, [pc, #100]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800442c:	4819      	ldr	r0, [pc, #100]	; (8004494 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800442e:	f003 fb87 	bl	8007b40 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8004432:	4b17      	ldr	r3, [pc, #92]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004434:	2203      	movs	r2, #3
 8004436:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8004438:	4b15      	ldr	r3, [pc, #84]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800443a:	2208      	movs	r2, #8
 800443c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 800443e:	4b14      	ldr	r3, [pc, #80]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004440:	2204      	movs	r2, #4
 8004442:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8004444:	4b12      	ldr	r3, [pc, #72]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004446:	2200      	movs	r2, #0
 8004448:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800444a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800444e:	4910      	ldr	r1, [pc, #64]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004450:	4810      	ldr	r0, [pc, #64]	; (8004494 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004452:	f003 fb75 	bl	8007b40 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8004456:	f44f 730c 	mov.w	r3, #560	; 0x230
 800445a:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 800445c:	4b0c      	ldr	r3, [pc, #48]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800445e:	2204      	movs	r2, #4
 8004460:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8004462:	4b0b      	ldr	r3, [pc, #44]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004464:	2208      	movs	r2, #8
 8004466:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8004468:	4b09      	ldr	r3, [pc, #36]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800446a:	2201      	movs	r2, #1
 800446c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	4a07      	ldr	r2, [pc, #28]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8004472:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8004474:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004478:	4905      	ldr	r1, [pc, #20]	; (8004490 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800447a:	4806      	ldr	r0, [pc, #24]	; (8004494 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800447c:	f003 fb60 	bl	8007b40 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8004480:	6879      	ldr	r1, [r7, #4]
 8004482:	4804      	ldr	r0, [pc, #16]	; (8004494 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8004484:	f003 fb87 	bl	8007b96 <HAL_SDRAM_ProgramRefreshRate>
}
 8004488:	bf00      	nop
 800448a:	3710      	adds	r7, #16
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}
 8004490:	20000a9c 	.word	0x20000a9c
 8004494:	20000a4c 	.word	0x20000a4c

08004498 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b090      	sub	sp, #64	; 0x40
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	f000 80ec 	beq.w	8004682 <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80044aa:	2300      	movs	r3, #0
 80044ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80044ae:	4b77      	ldr	r3, [pc, #476]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 80044b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044b2:	4a76      	ldr	r2, [pc, #472]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 80044b4:	f043 0301 	orr.w	r3, r3, #1
 80044b8:	6393      	str	r3, [r2, #56]	; 0x38
 80044ba:	4b74      	ldr	r3, [pc, #464]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 80044bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044be:	f003 0301 	and.w	r3, r3, #1
 80044c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80044c4:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 80044c6:	2300      	movs	r3, #0
 80044c8:	627b      	str	r3, [r7, #36]	; 0x24
 80044ca:	4b70      	ldr	r3, [pc, #448]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 80044cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ce:	4a6f      	ldr	r2, [pc, #444]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 80044d0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80044d4:	6313      	str	r3, [r2, #48]	; 0x30
 80044d6:	4b6d      	ldr	r3, [pc, #436]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 80044d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80044de:	627b      	str	r3, [r7, #36]	; 0x24
 80044e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80044e2:	2300      	movs	r3, #0
 80044e4:	623b      	str	r3, [r7, #32]
 80044e6:	4b69      	ldr	r3, [pc, #420]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 80044e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ea:	4a68      	ldr	r2, [pc, #416]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 80044ec:	f043 0302 	orr.w	r3, r3, #2
 80044f0:	6313      	str	r3, [r2, #48]	; 0x30
 80044f2:	4b66      	ldr	r3, [pc, #408]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 80044f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f6:	f003 0302 	and.w	r3, r3, #2
 80044fa:	623b      	str	r3, [r7, #32]
 80044fc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80044fe:	2300      	movs	r3, #0
 8004500:	61fb      	str	r3, [r7, #28]
 8004502:	4b62      	ldr	r3, [pc, #392]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 8004504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004506:	4a61      	ldr	r2, [pc, #388]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 8004508:	f043 0304 	orr.w	r3, r3, #4
 800450c:	6313      	str	r3, [r2, #48]	; 0x30
 800450e:	4b5f      	ldr	r3, [pc, #380]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 8004510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004512:	f003 0304 	and.w	r3, r3, #4
 8004516:	61fb      	str	r3, [r7, #28]
 8004518:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800451a:	2300      	movs	r3, #0
 800451c:	61bb      	str	r3, [r7, #24]
 800451e:	4b5b      	ldr	r3, [pc, #364]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 8004520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004522:	4a5a      	ldr	r2, [pc, #360]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 8004524:	f043 0308 	orr.w	r3, r3, #8
 8004528:	6313      	str	r3, [r2, #48]	; 0x30
 800452a:	4b58      	ldr	r3, [pc, #352]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 800452c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800452e:	f003 0308 	and.w	r3, r3, #8
 8004532:	61bb      	str	r3, [r7, #24]
 8004534:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004536:	2300      	movs	r3, #0
 8004538:	617b      	str	r3, [r7, #20]
 800453a:	4b54      	ldr	r3, [pc, #336]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 800453c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800453e:	4a53      	ldr	r2, [pc, #332]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 8004540:	f043 0310 	orr.w	r3, r3, #16
 8004544:	6313      	str	r3, [r2, #48]	; 0x30
 8004546:	4b51      	ldr	r3, [pc, #324]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 8004548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800454a:	f003 0310 	and.w	r3, r3, #16
 800454e:	617b      	str	r3, [r7, #20]
 8004550:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004552:	2300      	movs	r3, #0
 8004554:	613b      	str	r3, [r7, #16]
 8004556:	4b4d      	ldr	r3, [pc, #308]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 8004558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800455a:	4a4c      	ldr	r2, [pc, #304]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 800455c:	f043 0320 	orr.w	r3, r3, #32
 8004560:	6313      	str	r3, [r2, #48]	; 0x30
 8004562:	4b4a      	ldr	r3, [pc, #296]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 8004564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004566:	f003 0320 	and.w	r3, r3, #32
 800456a:	613b      	str	r3, [r7, #16]
 800456c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800456e:	2300      	movs	r3, #0
 8004570:	60fb      	str	r3, [r7, #12]
 8004572:	4b46      	ldr	r3, [pc, #280]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 8004574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004576:	4a45      	ldr	r2, [pc, #276]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 8004578:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800457c:	6313      	str	r3, [r2, #48]	; 0x30
 800457e:	4b43      	ldr	r3, [pc, #268]	; (800468c <BSP_SDRAM_MspInit+0x1f4>)
 8004580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004586:	60fb      	str	r3, [r7, #12]
 8004588:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 800458a:	2302      	movs	r3, #2
 800458c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800458e:	2302      	movs	r3, #2
 8004590:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8004592:	2300      	movs	r3, #0
 8004594:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8004596:	230c      	movs	r3, #12
 8004598:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 800459a:	2360      	movs	r3, #96	; 0x60
 800459c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 800459e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80045a2:	4619      	mov	r1, r3
 80045a4:	483a      	ldr	r0, [pc, #232]	; (8004690 <BSP_SDRAM_MspInit+0x1f8>)
 80045a6:	f000 ff8b 	bl	80054c0 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 80045aa:	2301      	movs	r3, #1
 80045ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 80045ae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80045b2:	4619      	mov	r1, r3
 80045b4:	4837      	ldr	r0, [pc, #220]	; (8004694 <BSP_SDRAM_MspInit+0x1fc>)
 80045b6:	f000 ff83 	bl	80054c0 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 80045ba:	f24c 7303 	movw	r3, #50947	; 0xc703
 80045be:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80045c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80045c4:	4619      	mov	r1, r3
 80045c6:	4834      	ldr	r0, [pc, #208]	; (8004698 <BSP_SDRAM_MspInit+0x200>)
 80045c8:	f000 ff7a 	bl	80054c0 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 80045cc:	f64f 7383 	movw	r3, #65411	; 0xff83
 80045d0:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 80045d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80045d6:	4619      	mov	r1, r3
 80045d8:	4830      	ldr	r0, [pc, #192]	; (800469c <BSP_SDRAM_MspInit+0x204>)
 80045da:	f000 ff71 	bl	80054c0 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 80045de:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80045e2:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80045e4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80045e8:	4619      	mov	r1, r3
 80045ea:	482d      	ldr	r0, [pc, #180]	; (80046a0 <BSP_SDRAM_MspInit+0x208>)
 80045ec:	f000 ff68 	bl	80054c0 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 80045f0:	f248 1333 	movw	r3, #33075	; 0x8133
 80045f4:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80045f6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80045fa:	4619      	mov	r1, r3
 80045fc:	4829      	ldr	r0, [pc, #164]	; (80046a4 <BSP_SDRAM_MspInit+0x20c>)
 80045fe:	f000 ff5f 	bl	80054c0 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8004602:	4b29      	ldr	r3, [pc, #164]	; (80046a8 <BSP_SDRAM_MspInit+0x210>)
 8004604:	2200      	movs	r2, #0
 8004606:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8004608:	4b27      	ldr	r3, [pc, #156]	; (80046a8 <BSP_SDRAM_MspInit+0x210>)
 800460a:	2280      	movs	r2, #128	; 0x80
 800460c:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800460e:	4b26      	ldr	r3, [pc, #152]	; (80046a8 <BSP_SDRAM_MspInit+0x210>)
 8004610:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004614:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8004616:	4b24      	ldr	r3, [pc, #144]	; (80046a8 <BSP_SDRAM_MspInit+0x210>)
 8004618:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800461c:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800461e:	4b22      	ldr	r3, [pc, #136]	; (80046a8 <BSP_SDRAM_MspInit+0x210>)
 8004620:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004624:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8004626:	4b20      	ldr	r3, [pc, #128]	; (80046a8 <BSP_SDRAM_MspInit+0x210>)
 8004628:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800462c:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 800462e:	4b1e      	ldr	r3, [pc, #120]	; (80046a8 <BSP_SDRAM_MspInit+0x210>)
 8004630:	2200      	movs	r2, #0
 8004632:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8004634:	4b1c      	ldr	r3, [pc, #112]	; (80046a8 <BSP_SDRAM_MspInit+0x210>)
 8004636:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800463a:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 800463c:	4b1a      	ldr	r3, [pc, #104]	; (80046a8 <BSP_SDRAM_MspInit+0x210>)
 800463e:	2200      	movs	r2, #0
 8004640:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8004642:	4b19      	ldr	r3, [pc, #100]	; (80046a8 <BSP_SDRAM_MspInit+0x210>)
 8004644:	2203      	movs	r2, #3
 8004646:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8004648:	4b17      	ldr	r3, [pc, #92]	; (80046a8 <BSP_SDRAM_MspInit+0x210>)
 800464a:	2200      	movs	r2, #0
 800464c:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800464e:	4b16      	ldr	r3, [pc, #88]	; (80046a8 <BSP_SDRAM_MspInit+0x210>)
 8004650:	2200      	movs	r2, #0
 8004652:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8004654:	4b14      	ldr	r3, [pc, #80]	; (80046a8 <BSP_SDRAM_MspInit+0x210>)
 8004656:	4a15      	ldr	r2, [pc, #84]	; (80046ac <BSP_SDRAM_MspInit+0x214>)
 8004658:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a12      	ldr	r2, [pc, #72]	; (80046a8 <BSP_SDRAM_MspInit+0x210>)
 800465e:	631a      	str	r2, [r3, #48]	; 0x30
 8004660:	4a11      	ldr	r2, [pc, #68]	; (80046a8 <BSP_SDRAM_MspInit+0x210>)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8004666:	4810      	ldr	r0, [pc, #64]	; (80046a8 <BSP_SDRAM_MspInit+0x210>)
 8004668:	f000 fb84 	bl	8004d74 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 800466c:	480e      	ldr	r0, [pc, #56]	; (80046a8 <BSP_SDRAM_MspInit+0x210>)
 800466e:	f000 fad3 	bl	8004c18 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8004672:	2200      	movs	r2, #0
 8004674:	210f      	movs	r1, #15
 8004676:	2038      	movs	r0, #56	; 0x38
 8004678:	f000 fa97 	bl	8004baa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 800467c:	2038      	movs	r0, #56	; 0x38
 800467e:	f000 fab0 	bl	8004be2 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8004682:	bf00      	nop
 8004684:	3740      	adds	r7, #64	; 0x40
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	40023800 	.word	0x40023800
 8004690:	40020400 	.word	0x40020400
 8004694:	40020800 	.word	0x40020800
 8004698:	40020c00 	.word	0x40020c00
 800469c:	40021000 	.word	0x40021000
 80046a0:	40021400 	.word	0x40021400
 80046a4:	40021800 	.word	0x40021800
 80046a8:	20000aac 	.word	0x20000aac
 80046ac:	40026410 	.word	0x40026410

080046b0 <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD  
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b084      	sub	sp, #16
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	4603      	mov	r3, r0
 80046b8:	460a      	mov	r2, r1
 80046ba:	80fb      	strh	r3, [r7, #6]
 80046bc:	4613      	mov	r3, r2
 80046be:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 80046c4:	4a13      	ldr	r2, [pc, #76]	; (8004714 <BSP_TS_Init+0x64>)
 80046c6:	88fb      	ldrh	r3, [r7, #6]
 80046c8:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 80046ca:	4a13      	ldr	r2, [pc, #76]	; (8004718 <BSP_TS_Init+0x68>)
 80046cc:	88bb      	ldrh	r3, [r7, #4]
 80046ce:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if(stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 80046d0:	4b12      	ldr	r3, [pc, #72]	; (800471c <BSP_TS_Init+0x6c>)
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	2082      	movs	r0, #130	; 0x82
 80046d6:	4798      	blx	r3
 80046d8:	4603      	mov	r3, r0
 80046da:	461a      	mov	r2, r3
 80046dc:	f640 0311 	movw	r3, #2065	; 0x811
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d104      	bne.n	80046ee <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 80046e4:	4b0e      	ldr	r3, [pc, #56]	; (8004720 <BSP_TS_Init+0x70>)
 80046e6:	4a0d      	ldr	r2, [pc, #52]	; (800471c <BSP_TS_Init+0x6c>)
 80046e8:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 80046ea:	2300      	movs	r3, #0
 80046ec:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == TS_OK)
 80046ee:	7bfb      	ldrb	r3, [r7, #15]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d109      	bne.n	8004708 <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 80046f4:	4b0a      	ldr	r3, [pc, #40]	; (8004720 <BSP_TS_Init+0x70>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2082      	movs	r0, #130	; 0x82
 80046fc:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 80046fe:	4b08      	ldr	r3, [pc, #32]	; (8004720 <BSP_TS_Init+0x70>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	2082      	movs	r0, #130	; 0x82
 8004706:	4798      	blx	r3
  }

  return ret;
 8004708:	7bfb      	ldrb	r3, [r7, #15]
}
 800470a:	4618      	mov	r0, r3
 800470c:	3710      	adds	r7, #16
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop
 8004714:	20000b10 	.word	0x20000b10
 8004718:	20000b12 	.word	0x20000b12
 800471c:	20000070 	.word	0x20000070
 8004720:	20000b0c 	.word	0x20000b0c

08004724 <BSP_TS_ITGetStatus>:
/**
  * @brief  Gets the TS IT status.
  * @retval Interrupt status.
  */  
uint8_t BSP_TS_ITGetStatus(void)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	af00      	add	r7, sp, #0
  /* Return the TS IT status */
  return (TsDrv->GetITStatus(TS_I2C_ADDRESS));
 8004728:	4b03      	ldr	r3, [pc, #12]	; (8004738 <BSP_TS_ITGetStatus+0x14>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	6a1b      	ldr	r3, [r3, #32]
 800472e:	2082      	movs	r0, #130	; 0x82
 8004730:	4798      	blx	r3
 8004732:	4603      	mov	r3, r0
}
 8004734:	4618      	mov	r0, r3
 8004736:	bd80      	pop	{r7, pc}
 8004738:	20000b0c 	.word	0x20000b0c

0800473c <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef* TsState)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b086      	sub	sp, #24
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  static uint32_t _x = 0, _y = 0;
  uint16_t xDiff, yDiff , x , y, xr, yr;
  
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 8004744:	4b4f      	ldr	r3, [pc, #316]	; (8004884 <BSP_TS_GetState+0x148>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	691b      	ldr	r3, [r3, #16]
 800474a:	2082      	movs	r0, #130	; 0x82
 800474c:	4798      	blx	r3
 800474e:	4603      	mov	r3, r0
 8004750:	b29a      	uxth	r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	801a      	strh	r2, [r3, #0]
  
  if(TsState->TouchDetected)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	881b      	ldrh	r3, [r3, #0]
 800475a:	2b00      	cmp	r3, #0
 800475c:	f000 808d 	beq.w	800487a <BSP_TS_GetState+0x13e>
  {
    TsDrv->GetXY(TS_I2C_ADDRESS, &x, &y);
 8004760:	4b48      	ldr	r3, [pc, #288]	; (8004884 <BSP_TS_GetState+0x148>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	695b      	ldr	r3, [r3, #20]
 8004766:	f107 020c 	add.w	r2, r7, #12
 800476a:	f107 010e 	add.w	r1, r7, #14
 800476e:	2082      	movs	r0, #130	; 0x82
 8004770:	4798      	blx	r3
    
    /* Y value first correction */
    y -= 360;  
 8004772:	89bb      	ldrh	r3, [r7, #12]
 8004774:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8004778:	b29b      	uxth	r3, r3
 800477a:	81bb      	strh	r3, [r7, #12]
    
    /* Y value second correction */
    yr = y / 11;
 800477c:	89bb      	ldrh	r3, [r7, #12]
 800477e:	4a42      	ldr	r2, [pc, #264]	; (8004888 <BSP_TS_GetState+0x14c>)
 8004780:	fba2 2303 	umull	r2, r3, r2, r3
 8004784:	08db      	lsrs	r3, r3, #3
 8004786:	82bb      	strh	r3, [r7, #20]
    
    /* Return y position value */
    if(yr <= 0)
 8004788:	8abb      	ldrh	r3, [r7, #20]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d102      	bne.n	8004794 <BSP_TS_GetState+0x58>
    {
      yr = 0;
 800478e:	2300      	movs	r3, #0
 8004790:	82bb      	strh	r3, [r7, #20]
 8004792:	e008      	b.n	80047a6 <BSP_TS_GetState+0x6a>
    }
    else if (yr > TsYBoundary)
 8004794:	4b3d      	ldr	r3, [pc, #244]	; (800488c <BSP_TS_GetState+0x150>)
 8004796:	881b      	ldrh	r3, [r3, #0]
 8004798:	8aba      	ldrh	r2, [r7, #20]
 800479a:	429a      	cmp	r2, r3
 800479c:	d903      	bls.n	80047a6 <BSP_TS_GetState+0x6a>
    {
      yr = TsYBoundary - 1;
 800479e:	4b3b      	ldr	r3, [pc, #236]	; (800488c <BSP_TS_GetState+0x150>)
 80047a0:	881b      	ldrh	r3, [r3, #0]
 80047a2:	3b01      	subs	r3, #1
 80047a4:	82bb      	strh	r3, [r7, #20]
    }
    else
    {}
    y = yr;
 80047a6:	8abb      	ldrh	r3, [r7, #20]
 80047a8:	81bb      	strh	r3, [r7, #12]
    
    /* X value first correction */
    if(x <= 3000)
 80047aa:	89fb      	ldrh	r3, [r7, #14]
 80047ac:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d806      	bhi.n	80047c2 <BSP_TS_GetState+0x86>
    {
      x = 3870 - x;
 80047b4:	89fb      	ldrh	r3, [r7, #14]
 80047b6:	f5c3 6371 	rsb	r3, r3, #3856	; 0xf10
 80047ba:	330e      	adds	r3, #14
 80047bc:	b29b      	uxth	r3, r3
 80047be:	81fb      	strh	r3, [r7, #14]
 80047c0:	e005      	b.n	80047ce <BSP_TS_GetState+0x92>
    }
    else
    {
      x = 3800 - x;
 80047c2:	89fb      	ldrh	r3, [r7, #14]
 80047c4:	f5c3 636d 	rsb	r3, r3, #3792	; 0xed0
 80047c8:	3308      	adds	r3, #8
 80047ca:	b29b      	uxth	r3, r3
 80047cc:	81fb      	strh	r3, [r7, #14]
    }
    
    /* X value second correction */  
    xr = x / 15;
 80047ce:	89fb      	ldrh	r3, [r7, #14]
 80047d0:	4a2f      	ldr	r2, [pc, #188]	; (8004890 <BSP_TS_GetState+0x154>)
 80047d2:	fba2 2303 	umull	r2, r3, r2, r3
 80047d6:	08db      	lsrs	r3, r3, #3
 80047d8:	82fb      	strh	r3, [r7, #22]
    
    /* Return X position value */
    if(xr <= 0)
 80047da:	8afb      	ldrh	r3, [r7, #22]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d102      	bne.n	80047e6 <BSP_TS_GetState+0xaa>
    {
      xr = 0;
 80047e0:	2300      	movs	r3, #0
 80047e2:	82fb      	strh	r3, [r7, #22]
 80047e4:	e008      	b.n	80047f8 <BSP_TS_GetState+0xbc>
    }
    else if (xr > TsXBoundary)
 80047e6:	4b2b      	ldr	r3, [pc, #172]	; (8004894 <BSP_TS_GetState+0x158>)
 80047e8:	881b      	ldrh	r3, [r3, #0]
 80047ea:	8afa      	ldrh	r2, [r7, #22]
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d903      	bls.n	80047f8 <BSP_TS_GetState+0xbc>
    {
      xr = TsXBoundary - 1;
 80047f0:	4b28      	ldr	r3, [pc, #160]	; (8004894 <BSP_TS_GetState+0x158>)
 80047f2:	881b      	ldrh	r3, [r3, #0]
 80047f4:	3b01      	subs	r3, #1
 80047f6:	82fb      	strh	r3, [r7, #22]
    }
    else 
    {}
    
    x = xr;
 80047f8:	8afb      	ldrh	r3, [r7, #22]
 80047fa:	81fb      	strh	r3, [r7, #14]
    xDiff = x > _x? (x - _x): (_x - x);
 80047fc:	89fb      	ldrh	r3, [r7, #14]
 80047fe:	461a      	mov	r2, r3
 8004800:	4b25      	ldr	r3, [pc, #148]	; (8004898 <BSP_TS_GetState+0x15c>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	429a      	cmp	r2, r3
 8004806:	d906      	bls.n	8004816 <BSP_TS_GetState+0xda>
 8004808:	89fa      	ldrh	r2, [r7, #14]
 800480a:	4b23      	ldr	r3, [pc, #140]	; (8004898 <BSP_TS_GetState+0x15c>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	b29b      	uxth	r3, r3
 8004810:	1ad3      	subs	r3, r2, r3
 8004812:	b29b      	uxth	r3, r3
 8004814:	e005      	b.n	8004822 <BSP_TS_GetState+0xe6>
 8004816:	4b20      	ldr	r3, [pc, #128]	; (8004898 <BSP_TS_GetState+0x15c>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	b29a      	uxth	r2, r3
 800481c:	89fb      	ldrh	r3, [r7, #14]
 800481e:	1ad3      	subs	r3, r2, r3
 8004820:	b29b      	uxth	r3, r3
 8004822:	827b      	strh	r3, [r7, #18]
    yDiff = y > _y? (y - _y): (_y - y); 
 8004824:	89bb      	ldrh	r3, [r7, #12]
 8004826:	461a      	mov	r2, r3
 8004828:	4b1c      	ldr	r3, [pc, #112]	; (800489c <BSP_TS_GetState+0x160>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	429a      	cmp	r2, r3
 800482e:	d906      	bls.n	800483e <BSP_TS_GetState+0x102>
 8004830:	89ba      	ldrh	r2, [r7, #12]
 8004832:	4b1a      	ldr	r3, [pc, #104]	; (800489c <BSP_TS_GetState+0x160>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	b29b      	uxth	r3, r3
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	b29b      	uxth	r3, r3
 800483c:	e005      	b.n	800484a <BSP_TS_GetState+0x10e>
 800483e:	4b17      	ldr	r3, [pc, #92]	; (800489c <BSP_TS_GetState+0x160>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	b29a      	uxth	r2, r3
 8004844:	89bb      	ldrh	r3, [r7, #12]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	b29b      	uxth	r3, r3
 800484a:	823b      	strh	r3, [r7, #16]
    
    if (xDiff + yDiff > 5)
 800484c:	8a7a      	ldrh	r2, [r7, #18]
 800484e:	8a3b      	ldrh	r3, [r7, #16]
 8004850:	4413      	add	r3, r2
 8004852:	2b05      	cmp	r3, #5
 8004854:	dd07      	ble.n	8004866 <BSP_TS_GetState+0x12a>
    {
      _x = x;
 8004856:	89fb      	ldrh	r3, [r7, #14]
 8004858:	461a      	mov	r2, r3
 800485a:	4b0f      	ldr	r3, [pc, #60]	; (8004898 <BSP_TS_GetState+0x15c>)
 800485c:	601a      	str	r2, [r3, #0]
      _y = y; 
 800485e:	89bb      	ldrh	r3, [r7, #12]
 8004860:	461a      	mov	r2, r3
 8004862:	4b0e      	ldr	r3, [pc, #56]	; (800489c <BSP_TS_GetState+0x160>)
 8004864:	601a      	str	r2, [r3, #0]
    }
    
    /* Update the X position */
    TsState->X = _x;
 8004866:	4b0c      	ldr	r3, [pc, #48]	; (8004898 <BSP_TS_GetState+0x15c>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	b29a      	uxth	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	805a      	strh	r2, [r3, #2]
    
    /* Update the Y position */  
    TsState->Y = _y;
 8004870:	4b0a      	ldr	r3, [pc, #40]	; (800489c <BSP_TS_GetState+0x160>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	b29a      	uxth	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	809a      	strh	r2, [r3, #4]
  }
}
 800487a:	bf00      	nop
 800487c:	3718      	adds	r7, #24
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	20000b0c 	.word	0x20000b0c
 8004888:	ba2e8ba3 	.word	0xba2e8ba3
 800488c:	20000b12 	.word	0x20000b12
 8004890:	88888889 	.word	0x88888889
 8004894:	20000b10 	.word	0x20000b10
 8004898:	20000b14 	.word	0x20000b14
 800489c:	20000b18 	.word	0x20000b18

080048a0 <BSP_TS_ITClear>:

/**
  * @brief  Clears all touch screen interrupts.
  */  
void BSP_TS_ITClear(void)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	af00      	add	r7, sp, #0
  /* Clear TS IT pending bits */
  TsDrv->ClearIT(TS_I2C_ADDRESS); 
 80048a4:	4b03      	ldr	r3, [pc, #12]	; (80048b4 <BSP_TS_ITClear+0x14>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	69db      	ldr	r3, [r3, #28]
 80048aa:	2082      	movs	r0, #130	; 0x82
 80048ac:	4798      	blx	r3
}
 80048ae:	bf00      	nop
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	20000b0c 	.word	0x20000b0c

080048b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80048bc:	4b0e      	ldr	r3, [pc, #56]	; (80048f8 <HAL_Init+0x40>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a0d      	ldr	r2, [pc, #52]	; (80048f8 <HAL_Init+0x40>)
 80048c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80048c8:	4b0b      	ldr	r3, [pc, #44]	; (80048f8 <HAL_Init+0x40>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a0a      	ldr	r2, [pc, #40]	; (80048f8 <HAL_Init+0x40>)
 80048ce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80048d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80048d4:	4b08      	ldr	r3, [pc, #32]	; (80048f8 <HAL_Init+0x40>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a07      	ldr	r2, [pc, #28]	; (80048f8 <HAL_Init+0x40>)
 80048da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80048e0:	2003      	movs	r0, #3
 80048e2:	f000 f957 	bl	8004b94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80048e6:	200f      	movs	r0, #15
 80048e8:	f000 f810 	bl	800490c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80048ec:	f000 f806 	bl	80048fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80048f0:	2300      	movs	r3, #0
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	40023c00 	.word	0x40023c00

080048fc <HAL_MspInit>:
/**
  * @brief  Initialize the MSP.
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 80048fc:	b480      	push	{r7}
 80048fe:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspInit could be implemented in the user file
   */
}
 8004900:	bf00      	nop
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
	...

0800490c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b082      	sub	sp, #8
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004914:	4b12      	ldr	r3, [pc, #72]	; (8004960 <HAL_InitTick+0x54>)
 8004916:	681a      	ldr	r2, [r3, #0]
 8004918:	4b12      	ldr	r3, [pc, #72]	; (8004964 <HAL_InitTick+0x58>)
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	4619      	mov	r1, r3
 800491e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004922:	fbb3 f3f1 	udiv	r3, r3, r1
 8004926:	fbb2 f3f3 	udiv	r3, r2, r3
 800492a:	4618      	mov	r0, r3
 800492c:	f000 f967 	bl	8004bfe <HAL_SYSTICK_Config>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d001      	beq.n	800493a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e00e      	b.n	8004958 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2b0f      	cmp	r3, #15
 800493e:	d80a      	bhi.n	8004956 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004940:	2200      	movs	r2, #0
 8004942:	6879      	ldr	r1, [r7, #4]
 8004944:	f04f 30ff 	mov.w	r0, #4294967295
 8004948:	f000 f92f 	bl	8004baa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800494c:	4a06      	ldr	r2, [pc, #24]	; (8004968 <HAL_InitTick+0x5c>)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004952:	2300      	movs	r3, #0
 8004954:	e000      	b.n	8004958 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
}
 8004958:	4618      	mov	r0, r3
 800495a:	3708      	adds	r7, #8
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}
 8004960:	20000034 	.word	0x20000034
 8004964:	200000c8 	.word	0x200000c8
 8004968:	200000c4 	.word	0x200000c4

0800496c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800496c:	b480      	push	{r7}
 800496e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004970:	4b06      	ldr	r3, [pc, #24]	; (800498c <HAL_IncTick+0x20>)
 8004972:	781b      	ldrb	r3, [r3, #0]
 8004974:	461a      	mov	r2, r3
 8004976:	4b06      	ldr	r3, [pc, #24]	; (8004990 <HAL_IncTick+0x24>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4413      	add	r3, r2
 800497c:	4a04      	ldr	r2, [pc, #16]	; (8004990 <HAL_IncTick+0x24>)
 800497e:	6013      	str	r3, [r2, #0]
}
 8004980:	bf00      	nop
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr
 800498a:	bf00      	nop
 800498c:	200000c8 	.word	0x200000c8
 8004990:	20000b1c 	.word	0x20000b1c

08004994 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004994:	b480      	push	{r7}
 8004996:	af00      	add	r7, sp, #0
  return uwTick;
 8004998:	4b03      	ldr	r3, [pc, #12]	; (80049a8 <HAL_GetTick+0x14>)
 800499a:	681b      	ldr	r3, [r3, #0]
}
 800499c:	4618      	mov	r0, r3
 800499e:	46bd      	mov	sp, r7
 80049a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a4:	4770      	bx	lr
 80049a6:	bf00      	nop
 80049a8:	20000b1c 	.word	0x20000b1c

080049ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80049b4:	f7ff ffee 	bl	8004994 <HAL_GetTick>
 80049b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049c4:	d005      	beq.n	80049d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80049c6:	4b0a      	ldr	r3, [pc, #40]	; (80049f0 <HAL_Delay+0x44>)
 80049c8:	781b      	ldrb	r3, [r3, #0]
 80049ca:	461a      	mov	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	4413      	add	r3, r2
 80049d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80049d2:	bf00      	nop
 80049d4:	f7ff ffde 	bl	8004994 <HAL_GetTick>
 80049d8:	4602      	mov	r2, r0
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	1ad3      	subs	r3, r2, r3
 80049de:	68fa      	ldr	r2, [r7, #12]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d8f7      	bhi.n	80049d4 <HAL_Delay+0x28>
  {
  }
}
 80049e4:	bf00      	nop
 80049e6:	bf00      	nop
 80049e8:	3710      	adds	r7, #16
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	200000c8 	.word	0x200000c8

080049f4 <__NVIC_SetPriorityGrouping>:
{
 80049f4:	b480      	push	{r7}
 80049f6:	b085      	sub	sp, #20
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	f003 0307 	and.w	r3, r3, #7
 8004a02:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a04:	4b0c      	ldr	r3, [pc, #48]	; (8004a38 <__NVIC_SetPriorityGrouping+0x44>)
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a0a:	68ba      	ldr	r2, [r7, #8]
 8004a0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a10:	4013      	ands	r3, r2
 8004a12:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004a20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a26:	4a04      	ldr	r2, [pc, #16]	; (8004a38 <__NVIC_SetPriorityGrouping+0x44>)
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	60d3      	str	r3, [r2, #12]
}
 8004a2c:	bf00      	nop
 8004a2e:	3714      	adds	r7, #20
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr
 8004a38:	e000ed00 	.word	0xe000ed00

08004a3c <__NVIC_GetPriorityGrouping>:
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a40:	4b04      	ldr	r3, [pc, #16]	; (8004a54 <__NVIC_GetPriorityGrouping+0x18>)
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	0a1b      	lsrs	r3, r3, #8
 8004a46:	f003 0307 	and.w	r3, r3, #7
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr
 8004a54:	e000ed00 	.word	0xe000ed00

08004a58 <__NVIC_EnableIRQ>:
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	4603      	mov	r3, r0
 8004a60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	db0b      	blt.n	8004a82 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a6a:	79fb      	ldrb	r3, [r7, #7]
 8004a6c:	f003 021f 	and.w	r2, r3, #31
 8004a70:	4907      	ldr	r1, [pc, #28]	; (8004a90 <__NVIC_EnableIRQ+0x38>)
 8004a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a76:	095b      	lsrs	r3, r3, #5
 8004a78:	2001      	movs	r0, #1
 8004a7a:	fa00 f202 	lsl.w	r2, r0, r2
 8004a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004a82:	bf00      	nop
 8004a84:	370c      	adds	r7, #12
 8004a86:	46bd      	mov	sp, r7
 8004a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8c:	4770      	bx	lr
 8004a8e:	bf00      	nop
 8004a90:	e000e100 	.word	0xe000e100

08004a94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b083      	sub	sp, #12
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	6039      	str	r1, [r7, #0]
 8004a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	db0a      	blt.n	8004abe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	b2da      	uxtb	r2, r3
 8004aac:	490c      	ldr	r1, [pc, #48]	; (8004ae0 <__NVIC_SetPriority+0x4c>)
 8004aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab2:	0112      	lsls	r2, r2, #4
 8004ab4:	b2d2      	uxtb	r2, r2
 8004ab6:	440b      	add	r3, r1
 8004ab8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004abc:	e00a      	b.n	8004ad4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	b2da      	uxtb	r2, r3
 8004ac2:	4908      	ldr	r1, [pc, #32]	; (8004ae4 <__NVIC_SetPriority+0x50>)
 8004ac4:	79fb      	ldrb	r3, [r7, #7]
 8004ac6:	f003 030f 	and.w	r3, r3, #15
 8004aca:	3b04      	subs	r3, #4
 8004acc:	0112      	lsls	r2, r2, #4
 8004ace:	b2d2      	uxtb	r2, r2
 8004ad0:	440b      	add	r3, r1
 8004ad2:	761a      	strb	r2, [r3, #24]
}
 8004ad4:	bf00      	nop
 8004ad6:	370c      	adds	r7, #12
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr
 8004ae0:	e000e100 	.word	0xe000e100
 8004ae4:	e000ed00 	.word	0xe000ed00

08004ae8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b089      	sub	sp, #36	; 0x24
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	60f8      	str	r0, [r7, #12]
 8004af0:	60b9      	str	r1, [r7, #8]
 8004af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f003 0307 	and.w	r3, r3, #7
 8004afa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004afc:	69fb      	ldr	r3, [r7, #28]
 8004afe:	f1c3 0307 	rsb	r3, r3, #7
 8004b02:	2b04      	cmp	r3, #4
 8004b04:	bf28      	it	cs
 8004b06:	2304      	movcs	r3, #4
 8004b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b0a:	69fb      	ldr	r3, [r7, #28]
 8004b0c:	3304      	adds	r3, #4
 8004b0e:	2b06      	cmp	r3, #6
 8004b10:	d902      	bls.n	8004b18 <NVIC_EncodePriority+0x30>
 8004b12:	69fb      	ldr	r3, [r7, #28]
 8004b14:	3b03      	subs	r3, #3
 8004b16:	e000      	b.n	8004b1a <NVIC_EncodePriority+0x32>
 8004b18:	2300      	movs	r3, #0
 8004b1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	fa02 f303 	lsl.w	r3, r2, r3
 8004b26:	43da      	mvns	r2, r3
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	401a      	ands	r2, r3
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b30:	f04f 31ff 	mov.w	r1, #4294967295
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	fa01 f303 	lsl.w	r3, r1, r3
 8004b3a:	43d9      	mvns	r1, r3
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b40:	4313      	orrs	r3, r2
         );
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3724      	adds	r7, #36	; 0x24
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
	...

08004b50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b082      	sub	sp, #8
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004b60:	d301      	bcc.n	8004b66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b62:	2301      	movs	r3, #1
 8004b64:	e00f      	b.n	8004b86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b66:	4a0a      	ldr	r2, [pc, #40]	; (8004b90 <SysTick_Config+0x40>)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b6e:	210f      	movs	r1, #15
 8004b70:	f04f 30ff 	mov.w	r0, #4294967295
 8004b74:	f7ff ff8e 	bl	8004a94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b78:	4b05      	ldr	r3, [pc, #20]	; (8004b90 <SysTick_Config+0x40>)
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b7e:	4b04      	ldr	r3, [pc, #16]	; (8004b90 <SysTick_Config+0x40>)
 8004b80:	2207      	movs	r2, #7
 8004b82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b84:	2300      	movs	r3, #0
}
 8004b86:	4618      	mov	r0, r3
 8004b88:	3708      	adds	r7, #8
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bd80      	pop	{r7, pc}
 8004b8e:	bf00      	nop
 8004b90:	e000e010 	.word	0xe000e010

08004b94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f7ff ff29 	bl	80049f4 <__NVIC_SetPriorityGrouping>
}
 8004ba2:	bf00      	nop
 8004ba4:	3708      	adds	r7, #8
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}

08004baa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004baa:	b580      	push	{r7, lr}
 8004bac:	b086      	sub	sp, #24
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	60b9      	str	r1, [r7, #8]
 8004bb4:	607a      	str	r2, [r7, #4]
 8004bb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004bbc:	f7ff ff3e 	bl	8004a3c <__NVIC_GetPriorityGrouping>
 8004bc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bc2:	687a      	ldr	r2, [r7, #4]
 8004bc4:	68b9      	ldr	r1, [r7, #8]
 8004bc6:	6978      	ldr	r0, [r7, #20]
 8004bc8:	f7ff ff8e 	bl	8004ae8 <NVIC_EncodePriority>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004bd2:	4611      	mov	r1, r2
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f7ff ff5d 	bl	8004a94 <__NVIC_SetPriority>
}
 8004bda:	bf00      	nop
 8004bdc:	3718      	adds	r7, #24
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bd80      	pop	{r7, pc}

08004be2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004be2:	b580      	push	{r7, lr}
 8004be4:	b082      	sub	sp, #8
 8004be6:	af00      	add	r7, sp, #0
 8004be8:	4603      	mov	r3, r0
 8004bea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004bec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f7ff ff31 	bl	8004a58 <__NVIC_EnableIRQ>
}
 8004bf6:	bf00      	nop
 8004bf8:	3708      	adds	r7, #8
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}

08004bfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004bfe:	b580      	push	{r7, lr}
 8004c00:	b082      	sub	sp, #8
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f7ff ffa2 	bl	8004b50 <SysTick_Config>
 8004c0c:	4603      	mov	r3, r0
}
 8004c0e:	4618      	mov	r0, r3
 8004c10:	3708      	adds	r7, #8
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
	...

08004c18 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004c20:	2300      	movs	r3, #0
 8004c22:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004c24:	f7ff feb6 	bl	8004994 <HAL_GetTick>
 8004c28:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d101      	bne.n	8004c34 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e099      	b.n	8004d68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2202      	movs	r2, #2
 8004c40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f022 0201 	bic.w	r2, r2, #1
 8004c52:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c54:	e00f      	b.n	8004c76 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c56:	f7ff fe9d 	bl	8004994 <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	2b05      	cmp	r3, #5
 8004c62:	d908      	bls.n	8004c76 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2220      	movs	r2, #32
 8004c68:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2203      	movs	r2, #3
 8004c6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e078      	b.n	8004d68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0301 	and.w	r3, r3, #1
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d1e8      	bne.n	8004c56 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004c8c:	697a      	ldr	r2, [r7, #20]
 8004c8e:	4b38      	ldr	r3, [pc, #224]	; (8004d70 <HAL_DMA_Init+0x158>)
 8004c90:	4013      	ands	r3, r2
 8004c92:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	685a      	ldr	r2, [r3, #4]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ca2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	699b      	ldr	r3, [r3, #24]
 8004cb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	6a1b      	ldr	r3, [r3, #32]
 8004cc0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cc2:	697a      	ldr	r2, [r7, #20]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ccc:	2b04      	cmp	r3, #4
 8004cce:	d107      	bne.n	8004ce0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	697a      	ldr	r2, [r7, #20]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	697a      	ldr	r2, [r7, #20]
 8004ce6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	695b      	ldr	r3, [r3, #20]
 8004cee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004cf0:	697b      	ldr	r3, [r7, #20]
 8004cf2:	f023 0307 	bic.w	r3, r3, #7
 8004cf6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cfc:	697a      	ldr	r2, [r7, #20]
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d06:	2b04      	cmp	r3, #4
 8004d08:	d117      	bne.n	8004d3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00e      	beq.n	8004d3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f000 f8bd 	bl	8004e9c <DMA_CheckFifoParam>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d008      	beq.n	8004d3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2240      	movs	r2, #64	; 0x40
 8004d2c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2201      	movs	r2, #1
 8004d32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004d36:	2301      	movs	r3, #1
 8004d38:	e016      	b.n	8004d68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f000 f874 	bl	8004e30 <DMA_CalcBaseAndBitshift>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d50:	223f      	movs	r2, #63	; 0x3f
 8004d52:	409a      	lsls	r2, r3
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2201      	movs	r2, #1
 8004d62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004d66:	2300      	movs	r3, #0
}
 8004d68:	4618      	mov	r0, r3
 8004d6a:	3718      	adds	r7, #24
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	f010803f 	.word	0xf010803f

08004d74 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b084      	sub	sp, #16
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d101      	bne.n	8004d86 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e050      	b.n	8004e28 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	2b02      	cmp	r3, #2
 8004d90:	d101      	bne.n	8004d96 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8004d92:	2302      	movs	r3, #2
 8004d94:	e048      	b.n	8004e28 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f022 0201 	bic.w	r2, r2, #1
 8004da4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	2200      	movs	r2, #0
 8004dac:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	2200      	movs	r2, #0
 8004db4:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	2221      	movs	r2, #33	; 0x21
 8004dd4:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004dd6:	6878      	ldr	r0, [r7, #4]
 8004dd8:	f000 f82a 	bl	8004e30 <DMA_CalcBaseAndBitshift>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e08:	223f      	movs	r2, #63	; 0x3f
 8004e0a:	409a      	lsls	r2, r3
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2200      	movs	r2, #0
 8004e14:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004e26:	2300      	movs	r3, #0
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3710      	adds	r7, #16
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b085      	sub	sp, #20
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	b2db      	uxtb	r3, r3
 8004e3e:	3b10      	subs	r3, #16
 8004e40:	4a14      	ldr	r2, [pc, #80]	; (8004e94 <DMA_CalcBaseAndBitshift+0x64>)
 8004e42:	fba2 2303 	umull	r2, r3, r2, r3
 8004e46:	091b      	lsrs	r3, r3, #4
 8004e48:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004e4a:	4a13      	ldr	r2, [pc, #76]	; (8004e98 <DMA_CalcBaseAndBitshift+0x68>)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	4413      	add	r3, r2
 8004e50:	781b      	ldrb	r3, [r3, #0]
 8004e52:	461a      	mov	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2b03      	cmp	r3, #3
 8004e5c:	d909      	bls.n	8004e72 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004e66:	f023 0303 	bic.w	r3, r3, #3
 8004e6a:	1d1a      	adds	r2, r3, #4
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	659a      	str	r2, [r3, #88]	; 0x58
 8004e70:	e007      	b.n	8004e82 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004e7a:	f023 0303 	bic.w	r3, r3, #3
 8004e7e:	687a      	ldr	r2, [r7, #4]
 8004e80:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3714      	adds	r7, #20
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
 8004e92:	bf00      	nop
 8004e94:	aaaaaaab 	.word	0xaaaaaaab
 8004e98:	08010af8 	.word	0x08010af8

08004e9c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b085      	sub	sp, #20
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	699b      	ldr	r3, [r3, #24]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d11f      	bne.n	8004ef6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004eb6:	68bb      	ldr	r3, [r7, #8]
 8004eb8:	2b03      	cmp	r3, #3
 8004eba:	d856      	bhi.n	8004f6a <DMA_CheckFifoParam+0xce>
 8004ebc:	a201      	add	r2, pc, #4	; (adr r2, 8004ec4 <DMA_CheckFifoParam+0x28>)
 8004ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec2:	bf00      	nop
 8004ec4:	08004ed5 	.word	0x08004ed5
 8004ec8:	08004ee7 	.word	0x08004ee7
 8004ecc:	08004ed5 	.word	0x08004ed5
 8004ed0:	08004f6b 	.word	0x08004f6b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d046      	beq.n	8004f6e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ee4:	e043      	b.n	8004f6e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004eee:	d140      	bne.n	8004f72 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ef4:	e03d      	b.n	8004f72 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004efe:	d121      	bne.n	8004f44 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	2b03      	cmp	r3, #3
 8004f04:	d837      	bhi.n	8004f76 <DMA_CheckFifoParam+0xda>
 8004f06:	a201      	add	r2, pc, #4	; (adr r2, 8004f0c <DMA_CheckFifoParam+0x70>)
 8004f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f0c:	08004f1d 	.word	0x08004f1d
 8004f10:	08004f23 	.word	0x08004f23
 8004f14:	08004f1d 	.word	0x08004f1d
 8004f18:	08004f35 	.word	0x08004f35
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f20:	e030      	b.n	8004f84 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d025      	beq.n	8004f7a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f32:	e022      	b.n	8004f7a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f38:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f3c:	d11f      	bne.n	8004f7e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004f42:	e01c      	b.n	8004f7e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	2b02      	cmp	r3, #2
 8004f48:	d903      	bls.n	8004f52 <DMA_CheckFifoParam+0xb6>
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	2b03      	cmp	r3, #3
 8004f4e:	d003      	beq.n	8004f58 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004f50:	e018      	b.n	8004f84 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	73fb      	strb	r3, [r7, #15]
      break;
 8004f56:	e015      	b.n	8004f84 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d00e      	beq.n	8004f82 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004f64:	2301      	movs	r3, #1
 8004f66:	73fb      	strb	r3, [r7, #15]
      break;
 8004f68:	e00b      	b.n	8004f82 <DMA_CheckFifoParam+0xe6>
      break;
 8004f6a:	bf00      	nop
 8004f6c:	e00a      	b.n	8004f84 <DMA_CheckFifoParam+0xe8>
      break;
 8004f6e:	bf00      	nop
 8004f70:	e008      	b.n	8004f84 <DMA_CheckFifoParam+0xe8>
      break;
 8004f72:	bf00      	nop
 8004f74:	e006      	b.n	8004f84 <DMA_CheckFifoParam+0xe8>
      break;
 8004f76:	bf00      	nop
 8004f78:	e004      	b.n	8004f84 <DMA_CheckFifoParam+0xe8>
      break;
 8004f7a:	bf00      	nop
 8004f7c:	e002      	b.n	8004f84 <DMA_CheckFifoParam+0xe8>
      break;   
 8004f7e:	bf00      	nop
 8004f80:	e000      	b.n	8004f84 <DMA_CheckFifoParam+0xe8>
      break;
 8004f82:	bf00      	nop
    }
  } 
  
  return status; 
 8004f84:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f86:	4618      	mov	r0, r3
 8004f88:	3714      	adds	r7, #20
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f90:	4770      	bx	lr
 8004f92:	bf00      	nop

08004f94 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d101      	bne.n	8004fa6 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e03b      	b.n	800501e <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d106      	bne.n	8004fc0 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8004fba:	6878      	ldr	r0, [r7, #4]
 8004fbc:	f000 f833 	bl	8005026 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2202      	movs	r2, #2
 8004fc4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685a      	ldr	r2, [r3, #4]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	430a      	orrs	r2, r1
 8004fdc:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fe4:	f023 0107 	bic.w	r1, r3, #7
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	689a      	ldr	r2, [r3, #8]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	430a      	orrs	r2, r1
 8004ff2:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ffa:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004ffe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	68d1      	ldr	r1, [r2, #12]
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	6812      	ldr	r2, [r2, #0]
 800500a:	430b      	orrs	r3, r1
 800500c:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	2200      	movs	r2, #0
 8005012:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2201      	movs	r2, #1
 8005018:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800501c:	2300      	movs	r3, #0
}
 800501e:	4618      	mov	r0, r3
 8005020:	3708      	adds	r7, #8
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}

08005026 <HAL_DMA2D_MspInit>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8005026:	b480      	push	{r7}
 8005028:	b083      	sub	sp, #12
 800502a:	af00      	add	r7, sp, #0
 800502c:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_MspInit can be implemented in the user file.
   */
}
 800502e:	bf00      	nop
 8005030:	370c      	adds	r7, #12
 8005032:	46bd      	mov	sp, r7
 8005034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005038:	4770      	bx	lr

0800503a <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 800503a:	b580      	push	{r7, lr}
 800503c:	b086      	sub	sp, #24
 800503e:	af02      	add	r7, sp, #8
 8005040:	60f8      	str	r0, [r7, #12]
 8005042:	60b9      	str	r1, [r7, #8]
 8005044:	607a      	str	r2, [r7, #4]
 8005046:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800504e:	2b01      	cmp	r3, #1
 8005050:	d101      	bne.n	8005056 <HAL_DMA2D_Start+0x1c>
 8005052:	2302      	movs	r3, #2
 8005054:	e018      	b.n	8005088 <HAL_DMA2D_Start+0x4e>
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	2201      	movs	r2, #1
 800505a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	2202      	movs	r2, #2
 8005062:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8005066:	69bb      	ldr	r3, [r7, #24]
 8005068:	9300      	str	r3, [sp, #0]
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	68b9      	ldr	r1, [r7, #8]
 8005070:	68f8      	ldr	r0, [r7, #12]
 8005072:	f000 f989 	bl	8005388 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	681a      	ldr	r2, [r3, #0]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f042 0201 	orr.w	r2, r2, #1
 8005084:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005086:	2300      	movs	r3, #0
}
 8005088:	4618      	mov	r0, r3
 800508a:	3710      	adds	r7, #16
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 800509a:	2300      	movs	r3, #0
 800509c:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	f003 0301 	and.w	r3, r3, #1
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d056      	beq.n	800515a <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 80050ac:	f7ff fc72 	bl	8004994 <HAL_GetTick>
 80050b0:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80050b2:	e04b      	b.n	800514c <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d023      	beq.n	800510e <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f003 0320 	and.w	r3, r3, #32
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d005      	beq.n	80050dc <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050d4:	f043 0202 	orr.w	r2, r3, #2
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f003 0301 	and.w	r3, r3, #1
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d005      	beq.n	80050f2 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050ea:	f043 0201 	orr.w	r2, r3, #1
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	2221      	movs	r2, #33	; 0x21
 80050f8:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2204      	movs	r2, #4
 80050fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e0a5      	b.n	800525a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005114:	d01a      	beq.n	800514c <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8005116:	f7ff fc3d 	bl	8004994 <HAL_GetTick>
 800511a:	4602      	mov	r2, r0
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	683a      	ldr	r2, [r7, #0]
 8005122:	429a      	cmp	r2, r3
 8005124:	d302      	bcc.n	800512c <HAL_DMA2D_PollForTransfer+0x9c>
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d10f      	bne.n	800514c <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005130:	f043 0220 	orr.w	r2, r3, #32
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2203      	movs	r2, #3
 800513c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8005148:	2303      	movs	r3, #3
 800514a:	e086      	b.n	800525a <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	f003 0302 	and.w	r3, r3, #2
 8005156:	2b00      	cmp	r3, #0
 8005158:	d0ac      	beq.n	80050b4 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	69db      	ldr	r3, [r3, #28]
 8005160:	f003 0320 	and.w	r3, r3, #32
 8005164:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800516c:	f003 0320 	and.w	r3, r3, #32
 8005170:	693a      	ldr	r2, [r7, #16]
 8005172:	4313      	orrs	r3, r2
 8005174:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d061      	beq.n	8005240 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800517c:	f7ff fc0a 	bl	8004994 <HAL_GetTick>
 8005180:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005182:	e056      	b.n	8005232 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8005192:	2b00      	cmp	r3, #0
 8005194:	d02e      	beq.n	80051f4 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	f003 0308 	and.w	r3, r3, #8
 800519c:	2b00      	cmp	r3, #0
 800519e:	d005      	beq.n	80051ac <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051a4:	f043 0204 	orr.w	r2, r3, #4
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f003 0320 	and.w	r3, r3, #32
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d005      	beq.n	80051c2 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051ba:	f043 0202 	orr.w	r2, r3, #2
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	f003 0301 	and.w	r3, r3, #1
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d005      	beq.n	80051d8 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051d0:	f043 0201 	orr.w	r2, r3, #1
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	2229      	movs	r2, #41	; 0x29
 80051de:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2204      	movs	r2, #4
 80051e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e032      	b.n	800525a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051fa:	d01a      	beq.n	8005232 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 80051fc:	f7ff fbca 	bl	8004994 <HAL_GetTick>
 8005200:	4602      	mov	r2, r0
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	1ad3      	subs	r3, r2, r3
 8005206:	683a      	ldr	r2, [r7, #0]
 8005208:	429a      	cmp	r2, r3
 800520a:	d302      	bcc.n	8005212 <HAL_DMA2D_PollForTransfer+0x182>
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d10f      	bne.n	8005232 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005216:	f043 0220 	orr.w	r2, r3, #32
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2203      	movs	r2, #3
 8005222:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e013      	b.n	800525a <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	f003 0310 	and.w	r3, r3, #16
 800523c:	2b00      	cmp	r3, #0
 800523e:	d0a1      	beq.n	8005184 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	2212      	movs	r2, #18
 8005246:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2200      	movs	r2, #0
 8005254:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005258:	2300      	movs	r3, #0
}
 800525a:	4618      	mov	r0, r3
 800525c:	3718      	adds	r7, #24
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}
	...

08005264 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8005264:	b480      	push	{r7}
 8005266:	b087      	sub	sp, #28
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
 800526c:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800527c:	2b01      	cmp	r3, #1
 800527e:	d101      	bne.n	8005284 <HAL_DMA2D_ConfigLayer+0x20>
 8005280:	2302      	movs	r3, #2
 8005282:	e079      	b.n	8005378 <HAL_DMA2D_ConfigLayer+0x114>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2202      	movs	r2, #2
 8005290:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	011b      	lsls	r3, r3, #4
 8005298:	3318      	adds	r3, #24
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	4413      	add	r3, r2
 800529e:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	685a      	ldr	r2, [r3, #4]
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	041b      	lsls	r3, r3, #16
 80052aa:	4313      	orrs	r3, r2
 80052ac:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80052ae:	4b35      	ldr	r3, [pc, #212]	; (8005384 <HAL_DMA2D_ConfigLayer+0x120>)
 80052b0:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	2b0a      	cmp	r3, #10
 80052b8:	d003      	beq.n	80052c2 <HAL_DMA2D_ConfigLayer+0x5e>
 80052ba:	693b      	ldr	r3, [r7, #16]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	2b09      	cmp	r3, #9
 80052c0:	d107      	bne.n	80052d2 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80052ca:	697a      	ldr	r2, [r7, #20]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	617b      	str	r3, [r7, #20]
 80052d0:	e005      	b.n	80052de <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 80052d2:	693b      	ldr	r3, [r7, #16]
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	061b      	lsls	r3, r3, #24
 80052d8:	697a      	ldr	r2, [r7, #20]
 80052da:	4313      	orrs	r3, r2
 80052dc:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d120      	bne.n	8005326 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	43db      	mvns	r3, r3
 80052ee:	ea02 0103 	and.w	r1, r2, r3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	697a      	ldr	r2, [r7, #20]
 80052f8:	430a      	orrs	r2, r1
 80052fa:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	693a      	ldr	r2, [r7, #16]
 8005302:	6812      	ldr	r2, [r2, #0]
 8005304:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	2b0a      	cmp	r3, #10
 800530c:	d003      	beq.n	8005316 <HAL_DMA2D_ConfigLayer+0xb2>
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	2b09      	cmp	r3, #9
 8005314:	d127      	bne.n	8005366 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8005316:	693b      	ldr	r3, [r7, #16]
 8005318:	68da      	ldr	r2, [r3, #12]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005322:	629a      	str	r2, [r3, #40]	; 0x28
 8005324:	e01f      	b.n	8005366 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	69da      	ldr	r2, [r3, #28]
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	43db      	mvns	r3, r3
 8005330:	ea02 0103 	and.w	r1, r2, r3
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	697a      	ldr	r2, [r7, #20]
 800533a:	430a      	orrs	r2, r1
 800533c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	693a      	ldr	r2, [r7, #16]
 8005344:	6812      	ldr	r2, [r2, #0]
 8005346:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	2b0a      	cmp	r3, #10
 800534e:	d003      	beq.n	8005358 <HAL_DMA2D_ConfigLayer+0xf4>
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	2b09      	cmp	r3, #9
 8005356:	d106      	bne.n	8005366 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	68da      	ldr	r2, [r3, #12]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8005364:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005376:	2300      	movs	r3, #0
}
 8005378:	4618      	mov	r0, r3
 800537a:	371c      	adds	r7, #28
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr
 8005384:	ff03000f 	.word	0xff03000f

08005388 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8005388:	b480      	push	{r7}
 800538a:	b08b      	sub	sp, #44	; 0x2c
 800538c:	af00      	add	r7, sp, #0
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	60b9      	str	r1, [r7, #8]
 8005392:	607a      	str	r2, [r7, #4]
 8005394:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800539c:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	041a      	lsls	r2, r3, #16
 80053a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053a6:	431a      	orrs	r2, r3
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	430a      	orrs	r2, r1
 80053ae:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80053c0:	d174      	bne.n	80054ac <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80053c8:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80053d0:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80053d8:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 80053da:	68bb      	ldr	r3, [r7, #8]
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d108      	bne.n	80053fa <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 80053e8:	69ba      	ldr	r2, [r7, #24]
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	431a      	orrs	r2, r3
 80053ee:	6a3b      	ldr	r3, [r7, #32]
 80053f0:	4313      	orrs	r3, r2
 80053f2:	697a      	ldr	r2, [r7, #20]
 80053f4:	4313      	orrs	r3, r2
 80053f6:	627b      	str	r3, [r7, #36]	; 0x24
 80053f8:	e053      	b.n	80054a2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d106      	bne.n	8005410 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8005402:	69ba      	ldr	r2, [r7, #24]
 8005404:	69fb      	ldr	r3, [r7, #28]
 8005406:	4313      	orrs	r3, r2
 8005408:	697a      	ldr	r2, [r7, #20]
 800540a:	4313      	orrs	r3, r2
 800540c:	627b      	str	r3, [r7, #36]	; 0x24
 800540e:	e048      	b.n	80054a2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	2b02      	cmp	r3, #2
 8005416:	d111      	bne.n	800543c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8005418:	69fb      	ldr	r3, [r7, #28]
 800541a:	0cdb      	lsrs	r3, r3, #19
 800541c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800541e:	69bb      	ldr	r3, [r7, #24]
 8005420:	0a9b      	lsrs	r3, r3, #10
 8005422:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	08db      	lsrs	r3, r3, #3
 8005428:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800542a:	69bb      	ldr	r3, [r7, #24]
 800542c:	015a      	lsls	r2, r3, #5
 800542e:	69fb      	ldr	r3, [r7, #28]
 8005430:	02db      	lsls	r3, r3, #11
 8005432:	4313      	orrs	r3, r2
 8005434:	697a      	ldr	r2, [r7, #20]
 8005436:	4313      	orrs	r3, r2
 8005438:	627b      	str	r3, [r7, #36]	; 0x24
 800543a:	e032      	b.n	80054a2 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	2b03      	cmp	r3, #3
 8005442:	d117      	bne.n	8005474 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8005444:	6a3b      	ldr	r3, [r7, #32]
 8005446:	0fdb      	lsrs	r3, r3, #31
 8005448:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800544a:	69fb      	ldr	r3, [r7, #28]
 800544c:	0cdb      	lsrs	r3, r3, #19
 800544e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8005450:	69bb      	ldr	r3, [r7, #24]
 8005452:	0adb      	lsrs	r3, r3, #11
 8005454:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8005456:	697b      	ldr	r3, [r7, #20]
 8005458:	08db      	lsrs	r3, r3, #3
 800545a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 800545c:	69bb      	ldr	r3, [r7, #24]
 800545e:	015a      	lsls	r2, r3, #5
 8005460:	69fb      	ldr	r3, [r7, #28]
 8005462:	029b      	lsls	r3, r3, #10
 8005464:	431a      	orrs	r2, r3
 8005466:	6a3b      	ldr	r3, [r7, #32]
 8005468:	03db      	lsls	r3, r3, #15
 800546a:	4313      	orrs	r3, r2
 800546c:	697a      	ldr	r2, [r7, #20]
 800546e:	4313      	orrs	r3, r2
 8005470:	627b      	str	r3, [r7, #36]	; 0x24
 8005472:	e016      	b.n	80054a2 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8005474:	6a3b      	ldr	r3, [r7, #32]
 8005476:	0f1b      	lsrs	r3, r3, #28
 8005478:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800547a:	69fb      	ldr	r3, [r7, #28]
 800547c:	0d1b      	lsrs	r3, r3, #20
 800547e:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8005480:	69bb      	ldr	r3, [r7, #24]
 8005482:	0b1b      	lsrs	r3, r3, #12
 8005484:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	091b      	lsrs	r3, r3, #4
 800548a:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 800548c:	69bb      	ldr	r3, [r7, #24]
 800548e:	011a      	lsls	r2, r3, #4
 8005490:	69fb      	ldr	r3, [r7, #28]
 8005492:	021b      	lsls	r3, r3, #8
 8005494:	431a      	orrs	r2, r3
 8005496:	6a3b      	ldr	r3, [r7, #32]
 8005498:	031b      	lsls	r3, r3, #12
 800549a:	4313      	orrs	r3, r2
 800549c:	697a      	ldr	r2, [r7, #20]
 800549e:	4313      	orrs	r3, r2
 80054a0:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054a8:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 80054aa:	e003      	b.n	80054b4 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	68ba      	ldr	r2, [r7, #8]
 80054b2:	60da      	str	r2, [r3, #12]
}
 80054b4:	bf00      	nop
 80054b6:	372c      	adds	r7, #44	; 0x2c
 80054b8:	46bd      	mov	sp, r7
 80054ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054be:	4770      	bx	lr

080054c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80054c0:	b480      	push	{r7}
 80054c2:	b089      	sub	sp, #36	; 0x24
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	6078      	str	r0, [r7, #4]
 80054c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80054ca:	2300      	movs	r3, #0
 80054cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80054ce:	2300      	movs	r3, #0
 80054d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80054d2:	2300      	movs	r3, #0
 80054d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80054d6:	2300      	movs	r3, #0
 80054d8:	61fb      	str	r3, [r7, #28]
 80054da:	e177      	b.n	80057cc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80054dc:	2201      	movs	r2, #1
 80054de:	69fb      	ldr	r3, [r7, #28]
 80054e0:	fa02 f303 	lsl.w	r3, r2, r3
 80054e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	697a      	ldr	r2, [r7, #20]
 80054ec:	4013      	ands	r3, r2
 80054ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80054f0:	693a      	ldr	r2, [r7, #16]
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	429a      	cmp	r2, r3
 80054f6:	f040 8166 	bne.w	80057c6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	2b01      	cmp	r3, #1
 8005500:	d00b      	beq.n	800551a <HAL_GPIO_Init+0x5a>
 8005502:	683b      	ldr	r3, [r7, #0]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	2b02      	cmp	r3, #2
 8005508:	d007      	beq.n	800551a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800550e:	2b11      	cmp	r3, #17
 8005510:	d003      	beq.n	800551a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	2b12      	cmp	r3, #18
 8005518:	d130      	bne.n	800557c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	689b      	ldr	r3, [r3, #8]
 800551e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005520:	69fb      	ldr	r3, [r7, #28]
 8005522:	005b      	lsls	r3, r3, #1
 8005524:	2203      	movs	r2, #3
 8005526:	fa02 f303 	lsl.w	r3, r2, r3
 800552a:	43db      	mvns	r3, r3
 800552c:	69ba      	ldr	r2, [r7, #24]
 800552e:	4013      	ands	r3, r2
 8005530:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	68da      	ldr	r2, [r3, #12]
 8005536:	69fb      	ldr	r3, [r7, #28]
 8005538:	005b      	lsls	r3, r3, #1
 800553a:	fa02 f303 	lsl.w	r3, r2, r3
 800553e:	69ba      	ldr	r2, [r7, #24]
 8005540:	4313      	orrs	r3, r2
 8005542:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	69ba      	ldr	r2, [r7, #24]
 8005548:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005550:	2201      	movs	r2, #1
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	fa02 f303 	lsl.w	r3, r2, r3
 8005558:	43db      	mvns	r3, r3
 800555a:	69ba      	ldr	r2, [r7, #24]
 800555c:	4013      	ands	r3, r2
 800555e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	091b      	lsrs	r3, r3, #4
 8005566:	f003 0201 	and.w	r2, r3, #1
 800556a:	69fb      	ldr	r3, [r7, #28]
 800556c:	fa02 f303 	lsl.w	r3, r2, r3
 8005570:	69ba      	ldr	r2, [r7, #24]
 8005572:	4313      	orrs	r3, r2
 8005574:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	69ba      	ldr	r2, [r7, #24]
 800557a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005582:	69fb      	ldr	r3, [r7, #28]
 8005584:	005b      	lsls	r3, r3, #1
 8005586:	2203      	movs	r2, #3
 8005588:	fa02 f303 	lsl.w	r3, r2, r3
 800558c:	43db      	mvns	r3, r3
 800558e:	69ba      	ldr	r2, [r7, #24]
 8005590:	4013      	ands	r3, r2
 8005592:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	689a      	ldr	r2, [r3, #8]
 8005598:	69fb      	ldr	r3, [r7, #28]
 800559a:	005b      	lsls	r3, r3, #1
 800559c:	fa02 f303 	lsl.w	r3, r2, r3
 80055a0:	69ba      	ldr	r2, [r7, #24]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	69ba      	ldr	r2, [r7, #24]
 80055aa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	2b02      	cmp	r3, #2
 80055b2:	d003      	beq.n	80055bc <HAL_GPIO_Init+0xfc>
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	2b12      	cmp	r3, #18
 80055ba:	d123      	bne.n	8005604 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80055bc:	69fb      	ldr	r3, [r7, #28]
 80055be:	08da      	lsrs	r2, r3, #3
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	3208      	adds	r2, #8
 80055c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80055ca:	69fb      	ldr	r3, [r7, #28]
 80055cc:	f003 0307 	and.w	r3, r3, #7
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	220f      	movs	r2, #15
 80055d4:	fa02 f303 	lsl.w	r3, r2, r3
 80055d8:	43db      	mvns	r3, r3
 80055da:	69ba      	ldr	r2, [r7, #24]
 80055dc:	4013      	ands	r3, r2
 80055de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80055e0:	683b      	ldr	r3, [r7, #0]
 80055e2:	691a      	ldr	r2, [r3, #16]
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	f003 0307 	and.w	r3, r3, #7
 80055ea:	009b      	lsls	r3, r3, #2
 80055ec:	fa02 f303 	lsl.w	r3, r2, r3
 80055f0:	69ba      	ldr	r2, [r7, #24]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	08da      	lsrs	r2, r3, #3
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	3208      	adds	r2, #8
 80055fe:	69b9      	ldr	r1, [r7, #24]
 8005600:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	005b      	lsls	r3, r3, #1
 800560e:	2203      	movs	r2, #3
 8005610:	fa02 f303 	lsl.w	r3, r2, r3
 8005614:	43db      	mvns	r3, r3
 8005616:	69ba      	ldr	r2, [r7, #24]
 8005618:	4013      	ands	r3, r2
 800561a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	f003 0203 	and.w	r2, r3, #3
 8005624:	69fb      	ldr	r3, [r7, #28]
 8005626:	005b      	lsls	r3, r3, #1
 8005628:	fa02 f303 	lsl.w	r3, r2, r3
 800562c:	69ba      	ldr	r2, [r7, #24]
 800562e:	4313      	orrs	r3, r2
 8005630:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	69ba      	ldr	r2, [r7, #24]
 8005636:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005640:	2b00      	cmp	r3, #0
 8005642:	f000 80c0 	beq.w	80057c6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005646:	2300      	movs	r3, #0
 8005648:	60fb      	str	r3, [r7, #12]
 800564a:	4b66      	ldr	r3, [pc, #408]	; (80057e4 <HAL_GPIO_Init+0x324>)
 800564c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800564e:	4a65      	ldr	r2, [pc, #404]	; (80057e4 <HAL_GPIO_Init+0x324>)
 8005650:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005654:	6453      	str	r3, [r2, #68]	; 0x44
 8005656:	4b63      	ldr	r3, [pc, #396]	; (80057e4 <HAL_GPIO_Init+0x324>)
 8005658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800565a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800565e:	60fb      	str	r3, [r7, #12]
 8005660:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005662:	4a61      	ldr	r2, [pc, #388]	; (80057e8 <HAL_GPIO_Init+0x328>)
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	089b      	lsrs	r3, r3, #2
 8005668:	3302      	adds	r3, #2
 800566a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800566e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005670:	69fb      	ldr	r3, [r7, #28]
 8005672:	f003 0303 	and.w	r3, r3, #3
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	220f      	movs	r2, #15
 800567a:	fa02 f303 	lsl.w	r3, r2, r3
 800567e:	43db      	mvns	r3, r3
 8005680:	69ba      	ldr	r2, [r7, #24]
 8005682:	4013      	ands	r3, r2
 8005684:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a58      	ldr	r2, [pc, #352]	; (80057ec <HAL_GPIO_Init+0x32c>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d037      	beq.n	80056fe <HAL_GPIO_Init+0x23e>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a57      	ldr	r2, [pc, #348]	; (80057f0 <HAL_GPIO_Init+0x330>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d031      	beq.n	80056fa <HAL_GPIO_Init+0x23a>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a56      	ldr	r2, [pc, #344]	; (80057f4 <HAL_GPIO_Init+0x334>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d02b      	beq.n	80056f6 <HAL_GPIO_Init+0x236>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a55      	ldr	r2, [pc, #340]	; (80057f8 <HAL_GPIO_Init+0x338>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d025      	beq.n	80056f2 <HAL_GPIO_Init+0x232>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	4a54      	ldr	r2, [pc, #336]	; (80057fc <HAL_GPIO_Init+0x33c>)
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d01f      	beq.n	80056ee <HAL_GPIO_Init+0x22e>
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	4a53      	ldr	r2, [pc, #332]	; (8005800 <HAL_GPIO_Init+0x340>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d019      	beq.n	80056ea <HAL_GPIO_Init+0x22a>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a52      	ldr	r2, [pc, #328]	; (8005804 <HAL_GPIO_Init+0x344>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d013      	beq.n	80056e6 <HAL_GPIO_Init+0x226>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a51      	ldr	r2, [pc, #324]	; (8005808 <HAL_GPIO_Init+0x348>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d00d      	beq.n	80056e2 <HAL_GPIO_Init+0x222>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a50      	ldr	r2, [pc, #320]	; (800580c <HAL_GPIO_Init+0x34c>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d007      	beq.n	80056de <HAL_GPIO_Init+0x21e>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a4f      	ldr	r2, [pc, #316]	; (8005810 <HAL_GPIO_Init+0x350>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d101      	bne.n	80056da <HAL_GPIO_Init+0x21a>
 80056d6:	2309      	movs	r3, #9
 80056d8:	e012      	b.n	8005700 <HAL_GPIO_Init+0x240>
 80056da:	230a      	movs	r3, #10
 80056dc:	e010      	b.n	8005700 <HAL_GPIO_Init+0x240>
 80056de:	2308      	movs	r3, #8
 80056e0:	e00e      	b.n	8005700 <HAL_GPIO_Init+0x240>
 80056e2:	2307      	movs	r3, #7
 80056e4:	e00c      	b.n	8005700 <HAL_GPIO_Init+0x240>
 80056e6:	2306      	movs	r3, #6
 80056e8:	e00a      	b.n	8005700 <HAL_GPIO_Init+0x240>
 80056ea:	2305      	movs	r3, #5
 80056ec:	e008      	b.n	8005700 <HAL_GPIO_Init+0x240>
 80056ee:	2304      	movs	r3, #4
 80056f0:	e006      	b.n	8005700 <HAL_GPIO_Init+0x240>
 80056f2:	2303      	movs	r3, #3
 80056f4:	e004      	b.n	8005700 <HAL_GPIO_Init+0x240>
 80056f6:	2302      	movs	r3, #2
 80056f8:	e002      	b.n	8005700 <HAL_GPIO_Init+0x240>
 80056fa:	2301      	movs	r3, #1
 80056fc:	e000      	b.n	8005700 <HAL_GPIO_Init+0x240>
 80056fe:	2300      	movs	r3, #0
 8005700:	69fa      	ldr	r2, [r7, #28]
 8005702:	f002 0203 	and.w	r2, r2, #3
 8005706:	0092      	lsls	r2, r2, #2
 8005708:	4093      	lsls	r3, r2
 800570a:	69ba      	ldr	r2, [r7, #24]
 800570c:	4313      	orrs	r3, r2
 800570e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005710:	4935      	ldr	r1, [pc, #212]	; (80057e8 <HAL_GPIO_Init+0x328>)
 8005712:	69fb      	ldr	r3, [r7, #28]
 8005714:	089b      	lsrs	r3, r3, #2
 8005716:	3302      	adds	r3, #2
 8005718:	69ba      	ldr	r2, [r7, #24]
 800571a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800571e:	4b3d      	ldr	r3, [pc, #244]	; (8005814 <HAL_GPIO_Init+0x354>)
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	43db      	mvns	r3, r3
 8005728:	69ba      	ldr	r2, [r7, #24]
 800572a:	4013      	ands	r3, r2
 800572c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005736:	2b00      	cmp	r3, #0
 8005738:	d003      	beq.n	8005742 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800573a:	69ba      	ldr	r2, [r7, #24]
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	4313      	orrs	r3, r2
 8005740:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005742:	4a34      	ldr	r2, [pc, #208]	; (8005814 <HAL_GPIO_Init+0x354>)
 8005744:	69bb      	ldr	r3, [r7, #24]
 8005746:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005748:	4b32      	ldr	r3, [pc, #200]	; (8005814 <HAL_GPIO_Init+0x354>)
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	43db      	mvns	r3, r3
 8005752:	69ba      	ldr	r2, [r7, #24]
 8005754:	4013      	ands	r3, r2
 8005756:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005760:	2b00      	cmp	r3, #0
 8005762:	d003      	beq.n	800576c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005764:	69ba      	ldr	r2, [r7, #24]
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	4313      	orrs	r3, r2
 800576a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800576c:	4a29      	ldr	r2, [pc, #164]	; (8005814 <HAL_GPIO_Init+0x354>)
 800576e:	69bb      	ldr	r3, [r7, #24]
 8005770:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005772:	4b28      	ldr	r3, [pc, #160]	; (8005814 <HAL_GPIO_Init+0x354>)
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005778:	693b      	ldr	r3, [r7, #16]
 800577a:	43db      	mvns	r3, r3
 800577c:	69ba      	ldr	r2, [r7, #24]
 800577e:	4013      	ands	r3, r2
 8005780:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800578a:	2b00      	cmp	r3, #0
 800578c:	d003      	beq.n	8005796 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800578e:	69ba      	ldr	r2, [r7, #24]
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	4313      	orrs	r3, r2
 8005794:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005796:	4a1f      	ldr	r2, [pc, #124]	; (8005814 <HAL_GPIO_Init+0x354>)
 8005798:	69bb      	ldr	r3, [r7, #24]
 800579a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800579c:	4b1d      	ldr	r3, [pc, #116]	; (8005814 <HAL_GPIO_Init+0x354>)
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	43db      	mvns	r3, r3
 80057a6:	69ba      	ldr	r2, [r7, #24]
 80057a8:	4013      	ands	r3, r2
 80057aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d003      	beq.n	80057c0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80057b8:	69ba      	ldr	r2, [r7, #24]
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	4313      	orrs	r3, r2
 80057be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80057c0:	4a14      	ldr	r2, [pc, #80]	; (8005814 <HAL_GPIO_Init+0x354>)
 80057c2:	69bb      	ldr	r3, [r7, #24]
 80057c4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	3301      	adds	r3, #1
 80057ca:	61fb      	str	r3, [r7, #28]
 80057cc:	69fb      	ldr	r3, [r7, #28]
 80057ce:	2b0f      	cmp	r3, #15
 80057d0:	f67f ae84 	bls.w	80054dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80057d4:	bf00      	nop
 80057d6:	bf00      	nop
 80057d8:	3724      	adds	r7, #36	; 0x24
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr
 80057e2:	bf00      	nop
 80057e4:	40023800 	.word	0x40023800
 80057e8:	40013800 	.word	0x40013800
 80057ec:	40020000 	.word	0x40020000
 80057f0:	40020400 	.word	0x40020400
 80057f4:	40020800 	.word	0x40020800
 80057f8:	40020c00 	.word	0x40020c00
 80057fc:	40021000 	.word	0x40021000
 8005800:	40021400 	.word	0x40021400
 8005804:	40021800 	.word	0x40021800
 8005808:	40021c00 	.word	0x40021c00
 800580c:	40022000 	.word	0x40022000
 8005810:	40022400 	.word	0x40022400
 8005814:	40013c00 	.word	0x40013c00

08005818 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005818:	b480      	push	{r7}
 800581a:	b083      	sub	sp, #12
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	460b      	mov	r3, r1
 8005822:	807b      	strh	r3, [r7, #2]
 8005824:	4613      	mov	r3, r2
 8005826:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005828:	787b      	ldrb	r3, [r7, #1]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d003      	beq.n	8005836 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800582e:	887a      	ldrh	r2, [r7, #2]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005834:	e003      	b.n	800583e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005836:	887b      	ldrh	r3, [r7, #2]
 8005838:	041a      	lsls	r2, r3, #16
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	619a      	str	r2, [r3, #24]
}
 800583e:	bf00      	nop
 8005840:	370c      	adds	r7, #12
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr

0800584a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800584a:	b480      	push	{r7}
 800584c:	b083      	sub	sp, #12
 800584e:	af00      	add	r7, sp, #0
 8005850:	6078      	str	r0, [r7, #4]
 8005852:	460b      	mov	r3, r1
 8005854:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	695a      	ldr	r2, [r3, #20]
 800585a:	887b      	ldrh	r3, [r7, #2]
 800585c:	401a      	ands	r2, r3
 800585e:	887b      	ldrh	r3, [r7, #2]
 8005860:	429a      	cmp	r2, r3
 8005862:	d104      	bne.n	800586e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005864:	887b      	ldrh	r3, [r7, #2]
 8005866:	041a      	lsls	r2, r3, #16
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800586c:	e002      	b.n	8005874 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800586e:	887a      	ldrh	r2, [r7, #2]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	619a      	str	r2, [r3, #24]
}
 8005874:	bf00      	nop
 8005876:	370c      	adds	r7, #12
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr

08005880 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b084      	sub	sp, #16
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d101      	bne.n	8005892 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800588e:	2301      	movs	r3, #1
 8005890:	e12b      	b.n	8005aea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005898:	b2db      	uxtb	r3, r3
 800589a:	2b00      	cmp	r3, #0
 800589c:	d106      	bne.n	80058ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2200      	movs	r2, #0
 80058a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f000 f95d 	bl	8005b66 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2224      	movs	r2, #36	; 0x24
 80058b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	681a      	ldr	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f022 0201 	bic.w	r2, r2, #1
 80058c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	681a      	ldr	r2, [r3, #0]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80058d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80058e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80058e4:	f001 ff1a 	bl	800771c <HAL_RCC_GetPCLK1Freq>
 80058e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	685b      	ldr	r3, [r3, #4]
 80058ee:	4a81      	ldr	r2, [pc, #516]	; (8005af4 <HAL_I2C_Init+0x274>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d807      	bhi.n	8005904 <HAL_I2C_Init+0x84>
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	4a80      	ldr	r2, [pc, #512]	; (8005af8 <HAL_I2C_Init+0x278>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	bf94      	ite	ls
 80058fc:	2301      	movls	r3, #1
 80058fe:	2300      	movhi	r3, #0
 8005900:	b2db      	uxtb	r3, r3
 8005902:	e006      	b.n	8005912 <HAL_I2C_Init+0x92>
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	4a7d      	ldr	r2, [pc, #500]	; (8005afc <HAL_I2C_Init+0x27c>)
 8005908:	4293      	cmp	r3, r2
 800590a:	bf94      	ite	ls
 800590c:	2301      	movls	r3, #1
 800590e:	2300      	movhi	r3, #0
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2b00      	cmp	r3, #0
 8005914:	d001      	beq.n	800591a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005916:	2301      	movs	r3, #1
 8005918:	e0e7      	b.n	8005aea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	4a78      	ldr	r2, [pc, #480]	; (8005b00 <HAL_I2C_Init+0x280>)
 800591e:	fba2 2303 	umull	r2, r3, r2, r3
 8005922:	0c9b      	lsrs	r3, r3, #18
 8005924:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	68ba      	ldr	r2, [r7, #8]
 8005936:	430a      	orrs	r2, r1
 8005938:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	6a1b      	ldr	r3, [r3, #32]
 8005940:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	4a6a      	ldr	r2, [pc, #424]	; (8005af4 <HAL_I2C_Init+0x274>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d802      	bhi.n	8005954 <HAL_I2C_Init+0xd4>
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	3301      	adds	r3, #1
 8005952:	e009      	b.n	8005968 <HAL_I2C_Init+0xe8>
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800595a:	fb02 f303 	mul.w	r3, r2, r3
 800595e:	4a69      	ldr	r2, [pc, #420]	; (8005b04 <HAL_I2C_Init+0x284>)
 8005960:	fba2 2303 	umull	r2, r3, r2, r3
 8005964:	099b      	lsrs	r3, r3, #6
 8005966:	3301      	adds	r3, #1
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	6812      	ldr	r2, [r2, #0]
 800596c:	430b      	orrs	r3, r1
 800596e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	69db      	ldr	r3, [r3, #28]
 8005976:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800597a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	495c      	ldr	r1, [pc, #368]	; (8005af4 <HAL_I2C_Init+0x274>)
 8005984:	428b      	cmp	r3, r1
 8005986:	d819      	bhi.n	80059bc <HAL_I2C_Init+0x13c>
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	1e59      	subs	r1, r3, #1
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	005b      	lsls	r3, r3, #1
 8005992:	fbb1 f3f3 	udiv	r3, r1, r3
 8005996:	1c59      	adds	r1, r3, #1
 8005998:	f640 73fc 	movw	r3, #4092	; 0xffc
 800599c:	400b      	ands	r3, r1
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d00a      	beq.n	80059b8 <HAL_I2C_Init+0x138>
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	1e59      	subs	r1, r3, #1
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	005b      	lsls	r3, r3, #1
 80059ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80059b0:	3301      	adds	r3, #1
 80059b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059b6:	e051      	b.n	8005a5c <HAL_I2C_Init+0x1dc>
 80059b8:	2304      	movs	r3, #4
 80059ba:	e04f      	b.n	8005a5c <HAL_I2C_Init+0x1dc>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d111      	bne.n	80059e8 <HAL_I2C_Init+0x168>
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	1e58      	subs	r0, r3, #1
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6859      	ldr	r1, [r3, #4]
 80059cc:	460b      	mov	r3, r1
 80059ce:	005b      	lsls	r3, r3, #1
 80059d0:	440b      	add	r3, r1
 80059d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80059d6:	3301      	adds	r3, #1
 80059d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059dc:	2b00      	cmp	r3, #0
 80059de:	bf0c      	ite	eq
 80059e0:	2301      	moveq	r3, #1
 80059e2:	2300      	movne	r3, #0
 80059e4:	b2db      	uxtb	r3, r3
 80059e6:	e012      	b.n	8005a0e <HAL_I2C_Init+0x18e>
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	1e58      	subs	r0, r3, #1
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6859      	ldr	r1, [r3, #4]
 80059f0:	460b      	mov	r3, r1
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	440b      	add	r3, r1
 80059f6:	0099      	lsls	r1, r3, #2
 80059f8:	440b      	add	r3, r1
 80059fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80059fe:	3301      	adds	r3, #1
 8005a00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	bf0c      	ite	eq
 8005a08:	2301      	moveq	r3, #1
 8005a0a:	2300      	movne	r3, #0
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d001      	beq.n	8005a16 <HAL_I2C_Init+0x196>
 8005a12:	2301      	movs	r3, #1
 8005a14:	e022      	b.n	8005a5c <HAL_I2C_Init+0x1dc>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d10e      	bne.n	8005a3c <HAL_I2C_Init+0x1bc>
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	1e58      	subs	r0, r3, #1
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6859      	ldr	r1, [r3, #4]
 8005a26:	460b      	mov	r3, r1
 8005a28:	005b      	lsls	r3, r3, #1
 8005a2a:	440b      	add	r3, r1
 8005a2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a30:	3301      	adds	r3, #1
 8005a32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a3a:	e00f      	b.n	8005a5c <HAL_I2C_Init+0x1dc>
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	1e58      	subs	r0, r3, #1
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6859      	ldr	r1, [r3, #4]
 8005a44:	460b      	mov	r3, r1
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	440b      	add	r3, r1
 8005a4a:	0099      	lsls	r1, r3, #2
 8005a4c:	440b      	add	r3, r1
 8005a4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a52:	3301      	adds	r3, #1
 8005a54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a58:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005a5c:	6879      	ldr	r1, [r7, #4]
 8005a5e:	6809      	ldr	r1, [r1, #0]
 8005a60:	4313      	orrs	r3, r2
 8005a62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	69da      	ldr	r2, [r3, #28]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a1b      	ldr	r3, [r3, #32]
 8005a76:	431a      	orrs	r2, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	430a      	orrs	r2, r1
 8005a7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005a8a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	6911      	ldr	r1, [r2, #16]
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	68d2      	ldr	r2, [r2, #12]
 8005a96:	4311      	orrs	r1, r2
 8005a98:	687a      	ldr	r2, [r7, #4]
 8005a9a:	6812      	ldr	r2, [r2, #0]
 8005a9c:	430b      	orrs	r3, r1
 8005a9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	695a      	ldr	r2, [r3, #20]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	699b      	ldr	r3, [r3, #24]
 8005ab2:	431a      	orrs	r2, r3
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	430a      	orrs	r2, r1
 8005aba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f042 0201 	orr.w	r2, r2, #1
 8005aca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2200      	movs	r2, #0
 8005ad0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2220      	movs	r2, #32
 8005ad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2200      	movs	r2, #0
 8005ade:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005ae8:	2300      	movs	r3, #0
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	3710      	adds	r7, #16
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bd80      	pop	{r7, pc}
 8005af2:	bf00      	nop
 8005af4:	000186a0 	.word	0x000186a0
 8005af8:	001e847f 	.word	0x001e847f
 8005afc:	003d08ff 	.word	0x003d08ff
 8005b00:	431bde83 	.word	0x431bde83
 8005b04:	10624dd3 	.word	0x10624dd3

08005b08 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b082      	sub	sp, #8
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d101      	bne.n	8005b1a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e021      	b.n	8005b5e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2224      	movs	r2, #36	; 0x24
 8005b1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f022 0201 	bic.w	r2, r2, #1
 8005b30:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f000 f821 	bl	8005b7a <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2200      	movs	r2, #0
 8005b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b5c:	2300      	movs	r3, #0
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	3708      	adds	r7, #8
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd80      	pop	{r7, pc}

08005b66 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8005b66:	b480      	push	{r7}
 8005b68:	b083      	sub	sp, #12
 8005b6a:	af00      	add	r7, sp, #0
 8005b6c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8005b6e:	bf00      	nop
 8005b70:	370c      	adds	r7, #12
 8005b72:	46bd      	mov	sp, r7
 8005b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b78:	4770      	bx	lr

08005b7a <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8005b7a:	b480      	push	{r7}
 8005b7c:	b083      	sub	sp, #12
 8005b7e:	af00      	add	r7, sp, #0
 8005b80:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8005b82:	bf00      	nop
 8005b84:	370c      	adds	r7, #12
 8005b86:	46bd      	mov	sp, r7
 8005b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8c:	4770      	bx	lr
	...

08005b90 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b088      	sub	sp, #32
 8005b94:	af02      	add	r7, sp, #8
 8005b96:	60f8      	str	r0, [r7, #12]
 8005b98:	4608      	mov	r0, r1
 8005b9a:	4611      	mov	r1, r2
 8005b9c:	461a      	mov	r2, r3
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	817b      	strh	r3, [r7, #10]
 8005ba2:	460b      	mov	r3, r1
 8005ba4:	813b      	strh	r3, [r7, #8]
 8005ba6:	4613      	mov	r3, r2
 8005ba8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005baa:	f7fe fef3 	bl	8004994 <HAL_GetTick>
 8005bae:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bb6:	b2db      	uxtb	r3, r3
 8005bb8:	2b20      	cmp	r3, #32
 8005bba:	f040 80d9 	bne.w	8005d70 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	9300      	str	r3, [sp, #0]
 8005bc2:	2319      	movs	r3, #25
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	496d      	ldr	r1, [pc, #436]	; (8005d7c <HAL_I2C_Mem_Write+0x1ec>)
 8005bc8:	68f8      	ldr	r0, [r7, #12]
 8005bca:	f000 fc89 	bl	80064e0 <I2C_WaitOnFlagUntilTimeout>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d001      	beq.n	8005bd8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005bd4:	2302      	movs	r3, #2
 8005bd6:	e0cc      	b.n	8005d72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d101      	bne.n	8005be6 <HAL_I2C_Mem_Write+0x56>
 8005be2:	2302      	movs	r3, #2
 8005be4:	e0c5      	b.n	8005d72 <HAL_I2C_Mem_Write+0x1e2>
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2201      	movs	r2, #1
 8005bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f003 0301 	and.w	r3, r3, #1
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d007      	beq.n	8005c0c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f042 0201 	orr.w	r2, r2, #1
 8005c0a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c1a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2221      	movs	r2, #33	; 0x21
 8005c20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	2240      	movs	r2, #64	; 0x40
 8005c28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	6a3a      	ldr	r2, [r7, #32]
 8005c36:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005c3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c42:	b29a      	uxth	r2, r3
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	4a4d      	ldr	r2, [pc, #308]	; (8005d80 <HAL_I2C_Mem_Write+0x1f0>)
 8005c4c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005c4e:	88f8      	ldrh	r0, [r7, #6]
 8005c50:	893a      	ldrh	r2, [r7, #8]
 8005c52:	8979      	ldrh	r1, [r7, #10]
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	9301      	str	r3, [sp, #4]
 8005c58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c5a:	9300      	str	r3, [sp, #0]
 8005c5c:	4603      	mov	r3, r0
 8005c5e:	68f8      	ldr	r0, [r7, #12]
 8005c60:	f000 fac4 	bl	80061ec <I2C_RequestMemoryWrite>
 8005c64:	4603      	mov	r3, r0
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d052      	beq.n	8005d10 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e081      	b.n	8005d72 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c6e:	697a      	ldr	r2, [r7, #20]
 8005c70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c72:	68f8      	ldr	r0, [r7, #12]
 8005c74:	f000 fd0a 	bl	800668c <I2C_WaitOnTXEFlagUntilTimeout>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00d      	beq.n	8005c9a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c82:	2b04      	cmp	r3, #4
 8005c84:	d107      	bne.n	8005c96 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c94:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e06b      	b.n	8005d72 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9e:	781a      	ldrb	r2, [r3, #0]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005caa:	1c5a      	adds	r2, r3, #1
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	b29a      	uxth	r2, r3
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	b29a      	uxth	r2, r3
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	695b      	ldr	r3, [r3, #20]
 8005cd0:	f003 0304 	and.w	r3, r3, #4
 8005cd4:	2b04      	cmp	r3, #4
 8005cd6:	d11b      	bne.n	8005d10 <HAL_I2C_Mem_Write+0x180>
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d017      	beq.n	8005d10 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ce4:	781a      	ldrb	r2, [r3, #0]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf0:	1c5a      	adds	r2, r3, #1
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cfa:	3b01      	subs	r3, #1
 8005cfc:	b29a      	uxth	r2, r3
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	3b01      	subs	r3, #1
 8005d0a:	b29a      	uxth	r2, r3
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d1aa      	bne.n	8005c6e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d18:	697a      	ldr	r2, [r7, #20]
 8005d1a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005d1c:	68f8      	ldr	r0, [r7, #12]
 8005d1e:	f000 fcf6 	bl	800670e <I2C_WaitOnBTFFlagUntilTimeout>
 8005d22:	4603      	mov	r3, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d00d      	beq.n	8005d44 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d2c:	2b04      	cmp	r3, #4
 8005d2e:	d107      	bne.n	8005d40 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d3e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005d40:	2301      	movs	r3, #1
 8005d42:	e016      	b.n	8005d72 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2220      	movs	r2, #32
 8005d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2200      	movs	r2, #0
 8005d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	e000      	b.n	8005d72 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005d70:	2302      	movs	r3, #2
  }
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	3718      	adds	r7, #24
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}
 8005d7a:	bf00      	nop
 8005d7c:	00100002 	.word	0x00100002
 8005d80:	ffff0000 	.word	0xffff0000

08005d84 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b08c      	sub	sp, #48	; 0x30
 8005d88:	af02      	add	r7, sp, #8
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	4608      	mov	r0, r1
 8005d8e:	4611      	mov	r1, r2
 8005d90:	461a      	mov	r2, r3
 8005d92:	4603      	mov	r3, r0
 8005d94:	817b      	strh	r3, [r7, #10]
 8005d96:	460b      	mov	r3, r1
 8005d98:	813b      	strh	r3, [r7, #8]
 8005d9a:	4613      	mov	r3, r2
 8005d9c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005d9e:	f7fe fdf9 	bl	8004994 <HAL_GetTick>
 8005da2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	2b20      	cmp	r3, #32
 8005dae:	f040 8208 	bne.w	80061c2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005db4:	9300      	str	r3, [sp, #0]
 8005db6:	2319      	movs	r3, #25
 8005db8:	2201      	movs	r2, #1
 8005dba:	497b      	ldr	r1, [pc, #492]	; (8005fa8 <HAL_I2C_Mem_Read+0x224>)
 8005dbc:	68f8      	ldr	r0, [r7, #12]
 8005dbe:	f000 fb8f 	bl	80064e0 <I2C_WaitOnFlagUntilTimeout>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d001      	beq.n	8005dcc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005dc8:	2302      	movs	r3, #2
 8005dca:	e1fb      	b.n	80061c4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005dd2:	2b01      	cmp	r3, #1
 8005dd4:	d101      	bne.n	8005dda <HAL_I2C_Mem_Read+0x56>
 8005dd6:	2302      	movs	r3, #2
 8005dd8:	e1f4      	b.n	80061c4 <HAL_I2C_Mem_Read+0x440>
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0301 	and.w	r3, r3, #1
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d007      	beq.n	8005e00 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f042 0201 	orr.w	r2, r2, #1
 8005dfe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	681a      	ldr	r2, [r3, #0]
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e0e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	2222      	movs	r2, #34	; 0x22
 8005e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2240      	movs	r2, #64	; 0x40
 8005e1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e2a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005e30:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e36:	b29a      	uxth	r2, r3
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	4a5b      	ldr	r2, [pc, #364]	; (8005fac <HAL_I2C_Mem_Read+0x228>)
 8005e40:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005e42:	88f8      	ldrh	r0, [r7, #6]
 8005e44:	893a      	ldrh	r2, [r7, #8]
 8005e46:	8979      	ldrh	r1, [r7, #10]
 8005e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e4a:	9301      	str	r3, [sp, #4]
 8005e4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e4e:	9300      	str	r3, [sp, #0]
 8005e50:	4603      	mov	r3, r0
 8005e52:	68f8      	ldr	r0, [r7, #12]
 8005e54:	f000 fa5e 	bl	8006314 <I2C_RequestMemoryRead>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d001      	beq.n	8005e62 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e1b0      	b.n	80061c4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d113      	bne.n	8005e92 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	623b      	str	r3, [r7, #32]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	695b      	ldr	r3, [r3, #20]
 8005e74:	623b      	str	r3, [r7, #32]
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	699b      	ldr	r3, [r3, #24]
 8005e7c:	623b      	str	r3, [r7, #32]
 8005e7e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e8e:	601a      	str	r2, [r3, #0]
 8005e90:	e184      	b.n	800619c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d11b      	bne.n	8005ed2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ea8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005eaa:	2300      	movs	r3, #0
 8005eac:	61fb      	str	r3, [r7, #28]
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	695b      	ldr	r3, [r3, #20]
 8005eb4:	61fb      	str	r3, [r7, #28]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	699b      	ldr	r3, [r3, #24]
 8005ebc:	61fb      	str	r3, [r7, #28]
 8005ebe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ece:	601a      	str	r2, [r3, #0]
 8005ed0:	e164      	b.n	800619c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d11b      	bne.n	8005f12 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	681a      	ldr	r2, [r3, #0]
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ee8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005ef8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005efa:	2300      	movs	r3, #0
 8005efc:	61bb      	str	r3, [r7, #24]
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	695b      	ldr	r3, [r3, #20]
 8005f04:	61bb      	str	r3, [r7, #24]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	699b      	ldr	r3, [r3, #24]
 8005f0c:	61bb      	str	r3, [r7, #24]
 8005f0e:	69bb      	ldr	r3, [r7, #24]
 8005f10:	e144      	b.n	800619c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f12:	2300      	movs	r3, #0
 8005f14:	617b      	str	r3, [r7, #20]
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	695b      	ldr	r3, [r3, #20]
 8005f1c:	617b      	str	r3, [r7, #20]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	699b      	ldr	r3, [r3, #24]
 8005f24:	617b      	str	r3, [r7, #20]
 8005f26:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005f28:	e138      	b.n	800619c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f2e:	2b03      	cmp	r3, #3
 8005f30:	f200 80f1 	bhi.w	8006116 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	d123      	bne.n	8005f84 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005f3e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005f40:	68f8      	ldr	r0, [r7, #12]
 8005f42:	f000 fc25 	bl	8006790 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005f46:	4603      	mov	r3, r0
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d001      	beq.n	8005f50 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e139      	b.n	80061c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	691a      	ldr	r2, [r3, #16]
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f5a:	b2d2      	uxtb	r2, r2
 8005f5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f62:	1c5a      	adds	r2, r3, #1
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f6c:	3b01      	subs	r3, #1
 8005f6e:	b29a      	uxth	r2, r3
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	3b01      	subs	r3, #1
 8005f7c:	b29a      	uxth	r2, r3
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005f82:	e10b      	b.n	800619c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f88:	2b02      	cmp	r3, #2
 8005f8a:	d14e      	bne.n	800602a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f8e:	9300      	str	r3, [sp, #0]
 8005f90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f92:	2200      	movs	r2, #0
 8005f94:	4906      	ldr	r1, [pc, #24]	; (8005fb0 <HAL_I2C_Mem_Read+0x22c>)
 8005f96:	68f8      	ldr	r0, [r7, #12]
 8005f98:	f000 faa2 	bl	80064e0 <I2C_WaitOnFlagUntilTimeout>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d008      	beq.n	8005fb4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	e10e      	b.n	80061c4 <HAL_I2C_Mem_Read+0x440>
 8005fa6:	bf00      	nop
 8005fa8:	00100002 	.word	0x00100002
 8005fac:	ffff0000 	.word	0xffff0000
 8005fb0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fc2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	691a      	ldr	r2, [r3, #16]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fce:	b2d2      	uxtb	r2, r2
 8005fd0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fd6:	1c5a      	adds	r2, r3, #1
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fe0:	3b01      	subs	r3, #1
 8005fe2:	b29a      	uxth	r2, r3
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fec:	b29b      	uxth	r3, r3
 8005fee:	3b01      	subs	r3, #1
 8005ff0:	b29a      	uxth	r2, r3
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	691a      	ldr	r2, [r3, #16]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006000:	b2d2      	uxtb	r2, r2
 8006002:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006008:	1c5a      	adds	r2, r3, #1
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006012:	3b01      	subs	r3, #1
 8006014:	b29a      	uxth	r2, r3
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800601e:	b29b      	uxth	r3, r3
 8006020:	3b01      	subs	r3, #1
 8006022:	b29a      	uxth	r2, r3
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006028:	e0b8      	b.n	800619c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800602a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800602c:	9300      	str	r3, [sp, #0]
 800602e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006030:	2200      	movs	r2, #0
 8006032:	4966      	ldr	r1, [pc, #408]	; (80061cc <HAL_I2C_Mem_Read+0x448>)
 8006034:	68f8      	ldr	r0, [r7, #12]
 8006036:	f000 fa53 	bl	80064e0 <I2C_WaitOnFlagUntilTimeout>
 800603a:	4603      	mov	r3, r0
 800603c:	2b00      	cmp	r3, #0
 800603e:	d001      	beq.n	8006044 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8006040:	2301      	movs	r3, #1
 8006042:	e0bf      	b.n	80061c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006052:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	691a      	ldr	r2, [r3, #16]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800605e:	b2d2      	uxtb	r2, r2
 8006060:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006066:	1c5a      	adds	r2, r3, #1
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006070:	3b01      	subs	r3, #1
 8006072:	b29a      	uxth	r2, r3
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800607c:	b29b      	uxth	r3, r3
 800607e:	3b01      	subs	r3, #1
 8006080:	b29a      	uxth	r2, r3
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006088:	9300      	str	r3, [sp, #0]
 800608a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800608c:	2200      	movs	r2, #0
 800608e:	494f      	ldr	r1, [pc, #316]	; (80061cc <HAL_I2C_Mem_Read+0x448>)
 8006090:	68f8      	ldr	r0, [r7, #12]
 8006092:	f000 fa25 	bl	80064e0 <I2C_WaitOnFlagUntilTimeout>
 8006096:	4603      	mov	r3, r0
 8006098:	2b00      	cmp	r3, #0
 800609a:	d001      	beq.n	80060a0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800609c:	2301      	movs	r3, #1
 800609e:	e091      	b.n	80061c4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	691a      	ldr	r2, [r3, #16]
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ba:	b2d2      	uxtb	r2, r2
 80060bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c2:	1c5a      	adds	r2, r3, #1
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060cc:	3b01      	subs	r3, #1
 80060ce:	b29a      	uxth	r2, r3
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060d8:	b29b      	uxth	r3, r3
 80060da:	3b01      	subs	r3, #1
 80060dc:	b29a      	uxth	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	691a      	ldr	r2, [r3, #16]
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ec:	b2d2      	uxtb	r2, r2
 80060ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f4:	1c5a      	adds	r2, r3, #1
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060fe:	3b01      	subs	r3, #1
 8006100:	b29a      	uxth	r2, r3
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800610a:	b29b      	uxth	r3, r3
 800610c:	3b01      	subs	r3, #1
 800610e:	b29a      	uxth	r2, r3
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006114:	e042      	b.n	800619c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006116:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006118:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800611a:	68f8      	ldr	r0, [r7, #12]
 800611c:	f000 fb38 	bl	8006790 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006120:	4603      	mov	r3, r0
 8006122:	2b00      	cmp	r3, #0
 8006124:	d001      	beq.n	800612a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e04c      	b.n	80061c4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	691a      	ldr	r2, [r3, #16]
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006134:	b2d2      	uxtb	r2, r2
 8006136:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800613c:	1c5a      	adds	r2, r3, #1
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006146:	3b01      	subs	r3, #1
 8006148:	b29a      	uxth	r2, r3
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006152:	b29b      	uxth	r3, r3
 8006154:	3b01      	subs	r3, #1
 8006156:	b29a      	uxth	r2, r3
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	695b      	ldr	r3, [r3, #20]
 8006162:	f003 0304 	and.w	r3, r3, #4
 8006166:	2b04      	cmp	r3, #4
 8006168:	d118      	bne.n	800619c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	691a      	ldr	r2, [r3, #16]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006174:	b2d2      	uxtb	r2, r2
 8006176:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800617c:	1c5a      	adds	r2, r3, #1
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006186:	3b01      	subs	r3, #1
 8006188:	b29a      	uxth	r2, r3
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006192:	b29b      	uxth	r3, r3
 8006194:	3b01      	subs	r3, #1
 8006196:	b29a      	uxth	r2, r3
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	f47f aec2 	bne.w	8005f2a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2220      	movs	r2, #32
 80061aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2200      	movs	r2, #0
 80061b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2200      	movs	r2, #0
 80061ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80061be:	2300      	movs	r3, #0
 80061c0:	e000      	b.n	80061c4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80061c2:	2302      	movs	r3, #2
  }
}
 80061c4:	4618      	mov	r0, r3
 80061c6:	3728      	adds	r7, #40	; 0x28
 80061c8:	46bd      	mov	sp, r7
 80061ca:	bd80      	pop	{r7, pc}
 80061cc:	00010004 	.word	0x00010004

080061d0 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061de:	b2db      	uxtb	r3, r3
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr

080061ec <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b088      	sub	sp, #32
 80061f0:	af02      	add	r7, sp, #8
 80061f2:	60f8      	str	r0, [r7, #12]
 80061f4:	4608      	mov	r0, r1
 80061f6:	4611      	mov	r1, r2
 80061f8:	461a      	mov	r2, r3
 80061fa:	4603      	mov	r3, r0
 80061fc:	817b      	strh	r3, [r7, #10]
 80061fe:	460b      	mov	r3, r1
 8006200:	813b      	strh	r3, [r7, #8]
 8006202:	4613      	mov	r3, r2
 8006204:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006214:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006218:	9300      	str	r3, [sp, #0]
 800621a:	6a3b      	ldr	r3, [r7, #32]
 800621c:	2200      	movs	r2, #0
 800621e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006222:	68f8      	ldr	r0, [r7, #12]
 8006224:	f000 f95c 	bl	80064e0 <I2C_WaitOnFlagUntilTimeout>
 8006228:	4603      	mov	r3, r0
 800622a:	2b00      	cmp	r3, #0
 800622c:	d00c      	beq.n	8006248 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006238:	2b00      	cmp	r3, #0
 800623a:	d003      	beq.n	8006244 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006242:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006244:	2303      	movs	r3, #3
 8006246:	e05f      	b.n	8006308 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006248:	897b      	ldrh	r3, [r7, #10]
 800624a:	b2db      	uxtb	r3, r3
 800624c:	461a      	mov	r2, r3
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006256:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800625a:	6a3a      	ldr	r2, [r7, #32]
 800625c:	492c      	ldr	r1, [pc, #176]	; (8006310 <I2C_RequestMemoryWrite+0x124>)
 800625e:	68f8      	ldr	r0, [r7, #12]
 8006260:	f000 f995 	bl	800658e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006264:	4603      	mov	r3, r0
 8006266:	2b00      	cmp	r3, #0
 8006268:	d001      	beq.n	800626e <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e04c      	b.n	8006308 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800626e:	2300      	movs	r3, #0
 8006270:	617b      	str	r3, [r7, #20]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	695b      	ldr	r3, [r3, #20]
 8006278:	617b      	str	r3, [r7, #20]
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	699b      	ldr	r3, [r3, #24]
 8006280:	617b      	str	r3, [r7, #20]
 8006282:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006284:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006286:	6a39      	ldr	r1, [r7, #32]
 8006288:	68f8      	ldr	r0, [r7, #12]
 800628a:	f000 f9ff 	bl	800668c <I2C_WaitOnTXEFlagUntilTimeout>
 800628e:	4603      	mov	r3, r0
 8006290:	2b00      	cmp	r3, #0
 8006292:	d00d      	beq.n	80062b0 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006298:	2b04      	cmp	r3, #4
 800629a:	d107      	bne.n	80062ac <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062aa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80062ac:	2301      	movs	r3, #1
 80062ae:	e02b      	b.n	8006308 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80062b0:	88fb      	ldrh	r3, [r7, #6]
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d105      	bne.n	80062c2 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80062b6:	893b      	ldrh	r3, [r7, #8]
 80062b8:	b2da      	uxtb	r2, r3
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	611a      	str	r2, [r3, #16]
 80062c0:	e021      	b.n	8006306 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80062c2:	893b      	ldrh	r3, [r7, #8]
 80062c4:	0a1b      	lsrs	r3, r3, #8
 80062c6:	b29b      	uxth	r3, r3
 80062c8:	b2da      	uxtb	r2, r3
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80062d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062d2:	6a39      	ldr	r1, [r7, #32]
 80062d4:	68f8      	ldr	r0, [r7, #12]
 80062d6:	f000 f9d9 	bl	800668c <I2C_WaitOnTXEFlagUntilTimeout>
 80062da:	4603      	mov	r3, r0
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d00d      	beq.n	80062fc <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062e4:	2b04      	cmp	r3, #4
 80062e6:	d107      	bne.n	80062f8 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062f6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80062f8:	2301      	movs	r3, #1
 80062fa:	e005      	b.n	8006308 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80062fc:	893b      	ldrh	r3, [r7, #8]
 80062fe:	b2da      	uxtb	r2, r3
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006306:	2300      	movs	r3, #0
}
 8006308:	4618      	mov	r0, r3
 800630a:	3718      	adds	r7, #24
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}
 8006310:	00010002 	.word	0x00010002

08006314 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b088      	sub	sp, #32
 8006318:	af02      	add	r7, sp, #8
 800631a:	60f8      	str	r0, [r7, #12]
 800631c:	4608      	mov	r0, r1
 800631e:	4611      	mov	r1, r2
 8006320:	461a      	mov	r2, r3
 8006322:	4603      	mov	r3, r0
 8006324:	817b      	strh	r3, [r7, #10]
 8006326:	460b      	mov	r3, r1
 8006328:	813b      	strh	r3, [r7, #8]
 800632a:	4613      	mov	r3, r2
 800632c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800633c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	681a      	ldr	r2, [r3, #0]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800634c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800634e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006350:	9300      	str	r3, [sp, #0]
 8006352:	6a3b      	ldr	r3, [r7, #32]
 8006354:	2200      	movs	r2, #0
 8006356:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800635a:	68f8      	ldr	r0, [r7, #12]
 800635c:	f000 f8c0 	bl	80064e0 <I2C_WaitOnFlagUntilTimeout>
 8006360:	4603      	mov	r3, r0
 8006362:	2b00      	cmp	r3, #0
 8006364:	d00c      	beq.n	8006380 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006370:	2b00      	cmp	r3, #0
 8006372:	d003      	beq.n	800637c <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	f44f 7200 	mov.w	r2, #512	; 0x200
 800637a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800637c:	2303      	movs	r3, #3
 800637e:	e0a9      	b.n	80064d4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006380:	897b      	ldrh	r3, [r7, #10]
 8006382:	b2db      	uxtb	r3, r3
 8006384:	461a      	mov	r2, r3
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800638e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006392:	6a3a      	ldr	r2, [r7, #32]
 8006394:	4951      	ldr	r1, [pc, #324]	; (80064dc <I2C_RequestMemoryRead+0x1c8>)
 8006396:	68f8      	ldr	r0, [r7, #12]
 8006398:	f000 f8f9 	bl	800658e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800639c:	4603      	mov	r3, r0
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d001      	beq.n	80063a6 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e096      	b.n	80064d4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063a6:	2300      	movs	r3, #0
 80063a8:	617b      	str	r3, [r7, #20]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	695b      	ldr	r3, [r3, #20]
 80063b0:	617b      	str	r3, [r7, #20]
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	699b      	ldr	r3, [r3, #24]
 80063b8:	617b      	str	r3, [r7, #20]
 80063ba:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063be:	6a39      	ldr	r1, [r7, #32]
 80063c0:	68f8      	ldr	r0, [r7, #12]
 80063c2:	f000 f963 	bl	800668c <I2C_WaitOnTXEFlagUntilTimeout>
 80063c6:	4603      	mov	r3, r0
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d00d      	beq.n	80063e8 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063d0:	2b04      	cmp	r3, #4
 80063d2:	d107      	bne.n	80063e4 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063e2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80063e4:	2301      	movs	r3, #1
 80063e6:	e075      	b.n	80064d4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80063e8:	88fb      	ldrh	r3, [r7, #6]
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d105      	bne.n	80063fa <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80063ee:	893b      	ldrh	r3, [r7, #8]
 80063f0:	b2da      	uxtb	r2, r3
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	611a      	str	r2, [r3, #16]
 80063f8:	e021      	b.n	800643e <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80063fa:	893b      	ldrh	r3, [r7, #8]
 80063fc:	0a1b      	lsrs	r3, r3, #8
 80063fe:	b29b      	uxth	r3, r3
 8006400:	b2da      	uxtb	r2, r3
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006408:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800640a:	6a39      	ldr	r1, [r7, #32]
 800640c:	68f8      	ldr	r0, [r7, #12]
 800640e:	f000 f93d 	bl	800668c <I2C_WaitOnTXEFlagUntilTimeout>
 8006412:	4603      	mov	r3, r0
 8006414:	2b00      	cmp	r3, #0
 8006416:	d00d      	beq.n	8006434 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800641c:	2b04      	cmp	r3, #4
 800641e:	d107      	bne.n	8006430 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800642e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006430:	2301      	movs	r3, #1
 8006432:	e04f      	b.n	80064d4 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006434:	893b      	ldrh	r3, [r7, #8]
 8006436:	b2da      	uxtb	r2, r3
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800643e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006440:	6a39      	ldr	r1, [r7, #32]
 8006442:	68f8      	ldr	r0, [r7, #12]
 8006444:	f000 f922 	bl	800668c <I2C_WaitOnTXEFlagUntilTimeout>
 8006448:	4603      	mov	r3, r0
 800644a:	2b00      	cmp	r3, #0
 800644c:	d00d      	beq.n	800646a <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006452:	2b04      	cmp	r3, #4
 8006454:	d107      	bne.n	8006466 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681a      	ldr	r2, [r3, #0]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006464:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	e034      	b.n	80064d4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006478:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800647a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800647c:	9300      	str	r3, [sp, #0]
 800647e:	6a3b      	ldr	r3, [r7, #32]
 8006480:	2200      	movs	r2, #0
 8006482:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006486:	68f8      	ldr	r0, [r7, #12]
 8006488:	f000 f82a 	bl	80064e0 <I2C_WaitOnFlagUntilTimeout>
 800648c:	4603      	mov	r3, r0
 800648e:	2b00      	cmp	r3, #0
 8006490:	d00c      	beq.n	80064ac <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800649c:	2b00      	cmp	r3, #0
 800649e:	d003      	beq.n	80064a8 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80064a6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80064a8:	2303      	movs	r3, #3
 80064aa:	e013      	b.n	80064d4 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80064ac:	897b      	ldrh	r3, [r7, #10]
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	f043 0301 	orr.w	r3, r3, #1
 80064b4:	b2da      	uxtb	r2, r3
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80064bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064be:	6a3a      	ldr	r2, [r7, #32]
 80064c0:	4906      	ldr	r1, [pc, #24]	; (80064dc <I2C_RequestMemoryRead+0x1c8>)
 80064c2:	68f8      	ldr	r0, [r7, #12]
 80064c4:	f000 f863 	bl	800658e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80064c8:	4603      	mov	r3, r0
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d001      	beq.n	80064d2 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 80064ce:	2301      	movs	r3, #1
 80064d0:	e000      	b.n	80064d4 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 80064d2:	2300      	movs	r3, #0
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	3718      	adds	r7, #24
 80064d8:	46bd      	mov	sp, r7
 80064da:	bd80      	pop	{r7, pc}
 80064dc:	00010002 	.word	0x00010002

080064e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	60f8      	str	r0, [r7, #12]
 80064e8:	60b9      	str	r1, [r7, #8]
 80064ea:	603b      	str	r3, [r7, #0]
 80064ec:	4613      	mov	r3, r2
 80064ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80064f0:	e025      	b.n	800653e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064f8:	d021      	beq.n	800653e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064fa:	f7fe fa4b 	bl	8004994 <HAL_GetTick>
 80064fe:	4602      	mov	r2, r0
 8006500:	69bb      	ldr	r3, [r7, #24]
 8006502:	1ad3      	subs	r3, r2, r3
 8006504:	683a      	ldr	r2, [r7, #0]
 8006506:	429a      	cmp	r2, r3
 8006508:	d302      	bcc.n	8006510 <I2C_WaitOnFlagUntilTimeout+0x30>
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d116      	bne.n	800653e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2200      	movs	r2, #0
 8006514:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2220      	movs	r2, #32
 800651a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2200      	movs	r2, #0
 8006522:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800652a:	f043 0220 	orr.w	r2, r3, #32
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2200      	movs	r2, #0
 8006536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	e023      	b.n	8006586 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	0c1b      	lsrs	r3, r3, #16
 8006542:	b2db      	uxtb	r3, r3
 8006544:	2b01      	cmp	r3, #1
 8006546:	d10d      	bne.n	8006564 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	695b      	ldr	r3, [r3, #20]
 800654e:	43da      	mvns	r2, r3
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	4013      	ands	r3, r2
 8006554:	b29b      	uxth	r3, r3
 8006556:	2b00      	cmp	r3, #0
 8006558:	bf0c      	ite	eq
 800655a:	2301      	moveq	r3, #1
 800655c:	2300      	movne	r3, #0
 800655e:	b2db      	uxtb	r3, r3
 8006560:	461a      	mov	r2, r3
 8006562:	e00c      	b.n	800657e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	43da      	mvns	r2, r3
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	4013      	ands	r3, r2
 8006570:	b29b      	uxth	r3, r3
 8006572:	2b00      	cmp	r3, #0
 8006574:	bf0c      	ite	eq
 8006576:	2301      	moveq	r3, #1
 8006578:	2300      	movne	r3, #0
 800657a:	b2db      	uxtb	r3, r3
 800657c:	461a      	mov	r2, r3
 800657e:	79fb      	ldrb	r3, [r7, #7]
 8006580:	429a      	cmp	r2, r3
 8006582:	d0b6      	beq.n	80064f2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006584:	2300      	movs	r3, #0
}
 8006586:	4618      	mov	r0, r3
 8006588:	3710      	adds	r7, #16
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}

0800658e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800658e:	b580      	push	{r7, lr}
 8006590:	b084      	sub	sp, #16
 8006592:	af00      	add	r7, sp, #0
 8006594:	60f8      	str	r0, [r7, #12]
 8006596:	60b9      	str	r1, [r7, #8]
 8006598:	607a      	str	r2, [r7, #4]
 800659a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800659c:	e051      	b.n	8006642 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	695b      	ldr	r3, [r3, #20]
 80065a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065ac:	d123      	bne.n	80065f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065bc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80065c6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2200      	movs	r2, #0
 80065cc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2220      	movs	r2, #32
 80065d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2200      	movs	r2, #0
 80065da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065e2:	f043 0204 	orr.w	r2, r3, #4
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2200      	movs	r2, #0
 80065ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80065f2:	2301      	movs	r3, #1
 80065f4:	e046      	b.n	8006684 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065fc:	d021      	beq.n	8006642 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065fe:	f7fe f9c9 	bl	8004994 <HAL_GetTick>
 8006602:	4602      	mov	r2, r0
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	1ad3      	subs	r3, r2, r3
 8006608:	687a      	ldr	r2, [r7, #4]
 800660a:	429a      	cmp	r2, r3
 800660c:	d302      	bcc.n	8006614 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d116      	bne.n	8006642 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2200      	movs	r2, #0
 8006618:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2220      	movs	r2, #32
 800661e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	2200      	movs	r2, #0
 8006626:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662e:	f043 0220 	orr.w	r2, r3, #32
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2200      	movs	r2, #0
 800663a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800663e:	2301      	movs	r3, #1
 8006640:	e020      	b.n	8006684 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	0c1b      	lsrs	r3, r3, #16
 8006646:	b2db      	uxtb	r3, r3
 8006648:	2b01      	cmp	r3, #1
 800664a:	d10c      	bne.n	8006666 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	695b      	ldr	r3, [r3, #20]
 8006652:	43da      	mvns	r2, r3
 8006654:	68bb      	ldr	r3, [r7, #8]
 8006656:	4013      	ands	r3, r2
 8006658:	b29b      	uxth	r3, r3
 800665a:	2b00      	cmp	r3, #0
 800665c:	bf14      	ite	ne
 800665e:	2301      	movne	r3, #1
 8006660:	2300      	moveq	r3, #0
 8006662:	b2db      	uxtb	r3, r3
 8006664:	e00b      	b.n	800667e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	699b      	ldr	r3, [r3, #24]
 800666c:	43da      	mvns	r2, r3
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	4013      	ands	r3, r2
 8006672:	b29b      	uxth	r3, r3
 8006674:	2b00      	cmp	r3, #0
 8006676:	bf14      	ite	ne
 8006678:	2301      	movne	r3, #1
 800667a:	2300      	moveq	r3, #0
 800667c:	b2db      	uxtb	r3, r3
 800667e:	2b00      	cmp	r3, #0
 8006680:	d18d      	bne.n	800659e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006682:	2300      	movs	r3, #0
}
 8006684:	4618      	mov	r0, r3
 8006686:	3710      	adds	r7, #16
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}

0800668c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b084      	sub	sp, #16
 8006690:	af00      	add	r7, sp, #0
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006698:	e02d      	b.n	80066f6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800669a:	68f8      	ldr	r0, [r7, #12]
 800669c:	f000 f8ce 	bl	800683c <I2C_IsAcknowledgeFailed>
 80066a0:	4603      	mov	r3, r0
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d001      	beq.n	80066aa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80066a6:	2301      	movs	r3, #1
 80066a8:	e02d      	b.n	8006706 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066b0:	d021      	beq.n	80066f6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066b2:	f7fe f96f 	bl	8004994 <HAL_GetTick>
 80066b6:	4602      	mov	r2, r0
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	1ad3      	subs	r3, r2, r3
 80066bc:	68ba      	ldr	r2, [r7, #8]
 80066be:	429a      	cmp	r2, r3
 80066c0:	d302      	bcc.n	80066c8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d116      	bne.n	80066f6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2200      	movs	r2, #0
 80066cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2220      	movs	r2, #32
 80066d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2200      	movs	r2, #0
 80066da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066e2:	f043 0220 	orr.w	r2, r3, #32
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2200      	movs	r2, #0
 80066ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	e007      	b.n	8006706 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	695b      	ldr	r3, [r3, #20]
 80066fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006700:	2b80      	cmp	r3, #128	; 0x80
 8006702:	d1ca      	bne.n	800669a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006704:	2300      	movs	r3, #0
}
 8006706:	4618      	mov	r0, r3
 8006708:	3710      	adds	r7, #16
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}

0800670e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800670e:	b580      	push	{r7, lr}
 8006710:	b084      	sub	sp, #16
 8006712:	af00      	add	r7, sp, #0
 8006714:	60f8      	str	r0, [r7, #12]
 8006716:	60b9      	str	r1, [r7, #8]
 8006718:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800671a:	e02d      	b.n	8006778 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f000 f88d 	bl	800683c <I2C_IsAcknowledgeFailed>
 8006722:	4603      	mov	r3, r0
 8006724:	2b00      	cmp	r3, #0
 8006726:	d001      	beq.n	800672c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006728:	2301      	movs	r3, #1
 800672a:	e02d      	b.n	8006788 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006732:	d021      	beq.n	8006778 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006734:	f7fe f92e 	bl	8004994 <HAL_GetTick>
 8006738:	4602      	mov	r2, r0
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	1ad3      	subs	r3, r2, r3
 800673e:	68ba      	ldr	r2, [r7, #8]
 8006740:	429a      	cmp	r2, r3
 8006742:	d302      	bcc.n	800674a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d116      	bne.n	8006778 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2200      	movs	r2, #0
 800674e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2220      	movs	r2, #32
 8006754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2200      	movs	r2, #0
 800675c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006764:	f043 0220 	orr.w	r2, r3, #32
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2200      	movs	r2, #0
 8006770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	e007      	b.n	8006788 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	695b      	ldr	r3, [r3, #20]
 800677e:	f003 0304 	and.w	r3, r3, #4
 8006782:	2b04      	cmp	r3, #4
 8006784:	d1ca      	bne.n	800671c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006786:	2300      	movs	r3, #0
}
 8006788:	4618      	mov	r0, r3
 800678a:	3710      	adds	r7, #16
 800678c:	46bd      	mov	sp, r7
 800678e:	bd80      	pop	{r7, pc}

08006790 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b084      	sub	sp, #16
 8006794:	af00      	add	r7, sp, #0
 8006796:	60f8      	str	r0, [r7, #12]
 8006798:	60b9      	str	r1, [r7, #8]
 800679a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800679c:	e042      	b.n	8006824 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	695b      	ldr	r3, [r3, #20]
 80067a4:	f003 0310 	and.w	r3, r3, #16
 80067a8:	2b10      	cmp	r3, #16
 80067aa:	d119      	bne.n	80067e0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f06f 0210 	mvn.w	r2, #16
 80067b4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2200      	movs	r2, #0
 80067ba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	2220      	movs	r2, #32
 80067c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	2200      	movs	r2, #0
 80067d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80067dc:	2301      	movs	r3, #1
 80067de:	e029      	b.n	8006834 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067e0:	f7fe f8d8 	bl	8004994 <HAL_GetTick>
 80067e4:	4602      	mov	r2, r0
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	68ba      	ldr	r2, [r7, #8]
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d302      	bcc.n	80067f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d116      	bne.n	8006824 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	2200      	movs	r2, #0
 80067fa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2220      	movs	r2, #32
 8006800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	2200      	movs	r2, #0
 8006808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006810:	f043 0220 	orr.w	r2, r3, #32
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2200      	movs	r2, #0
 800681c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006820:	2301      	movs	r3, #1
 8006822:	e007      	b.n	8006834 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	695b      	ldr	r3, [r3, #20]
 800682a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800682e:	2b40      	cmp	r3, #64	; 0x40
 8006830:	d1b5      	bne.n	800679e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006832:	2300      	movs	r3, #0
}
 8006834:	4618      	mov	r0, r3
 8006836:	3710      	adds	r7, #16
 8006838:	46bd      	mov	sp, r7
 800683a:	bd80      	pop	{r7, pc}

0800683c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800683c:	b480      	push	{r7}
 800683e:	b083      	sub	sp, #12
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	695b      	ldr	r3, [r3, #20]
 800684a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800684e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006852:	d11b      	bne.n	800688c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800685c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2220      	movs	r2, #32
 8006868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2200      	movs	r2, #0
 8006870:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006878:	f043 0204 	orr.w	r2, r3, #4
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2200      	movs	r2, #0
 8006884:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006888:	2301      	movs	r3, #1
 800688a:	e000      	b.n	800688e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800688c:	2300      	movs	r3, #0
}
 800688e:	4618      	mov	r0, r3
 8006890:	370c      	adds	r7, #12
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr
	...

0800689c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800689c:	b580      	push	{r7, lr}
 800689e:	b084      	sub	sp, #16
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d101      	bne.n	80068ae <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e0bf      	b.n	8006a2e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d106      	bne.n	80068c8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2200      	movs	r2, #0
 80068be:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 f8ba 	bl	8006a3c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2202      	movs	r2, #2
 80068cc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	699a      	ldr	r2, [r3, #24]
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80068de:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	6999      	ldr	r1, [r3, #24]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	685a      	ldr	r2, [r3, #4]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80068f4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	691b      	ldr	r3, [r3, #16]
 80068fa:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	430a      	orrs	r2, r1
 8006902:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	6899      	ldr	r1, [r3, #8]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681a      	ldr	r2, [r3, #0]
 800690e:	4b4a      	ldr	r3, [pc, #296]	; (8006a38 <HAL_LTDC_Init+0x19c>)
 8006910:	400b      	ands	r3, r1
 8006912:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	695b      	ldr	r3, [r3, #20]
 8006918:	041b      	lsls	r3, r3, #16
 800691a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	6899      	ldr	r1, [r3, #8]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	699a      	ldr	r2, [r3, #24]
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	431a      	orrs	r2, r3
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	430a      	orrs	r2, r1
 8006930:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	68d9      	ldr	r1, [r3, #12]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681a      	ldr	r2, [r3, #0]
 800693c:	4b3e      	ldr	r3, [pc, #248]	; (8006a38 <HAL_LTDC_Init+0x19c>)
 800693e:	400b      	ands	r3, r1
 8006940:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	69db      	ldr	r3, [r3, #28]
 8006946:	041b      	lsls	r3, r3, #16
 8006948:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	68d9      	ldr	r1, [r3, #12]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6a1a      	ldr	r2, [r3, #32]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	431a      	orrs	r2, r3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	430a      	orrs	r2, r1
 800695e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	6919      	ldr	r1, [r3, #16]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	4b33      	ldr	r3, [pc, #204]	; (8006a38 <HAL_LTDC_Init+0x19c>)
 800696c:	400b      	ands	r3, r1
 800696e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006974:	041b      	lsls	r3, r3, #16
 8006976:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	6919      	ldr	r1, [r3, #16]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	431a      	orrs	r2, r3
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	430a      	orrs	r2, r1
 800698c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	6959      	ldr	r1, [r3, #20]
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	4b27      	ldr	r3, [pc, #156]	; (8006a38 <HAL_LTDC_Init+0x19c>)
 800699a:	400b      	ands	r3, r1
 800699c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069a2:	041b      	lsls	r3, r3, #16
 80069a4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	6959      	ldr	r1, [r3, #20]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	431a      	orrs	r2, r3
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	430a      	orrs	r2, r1
 80069ba:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80069c2:	021b      	lsls	r3, r3, #8
 80069c4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 80069cc:	041b      	lsls	r3, r3, #16
 80069ce:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 80069de:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80069e6:	68ba      	ldr	r2, [r7, #8]
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	4313      	orrs	r3, r2
 80069ec:	687a      	ldr	r2, [r7, #4]
 80069ee:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 80069f2:	431a      	orrs	r2, r3
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	430a      	orrs	r2, r1
 80069fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f042 0206 	orr.w	r2, r2, #6
 8006a0a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	699a      	ldr	r2, [r3, #24]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f042 0201 	orr.w	r2, r2, #1
 8006a1a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8006a2c:	2300      	movs	r3, #0
}
 8006a2e:	4618      	mov	r0, r3
 8006a30:	3710      	adds	r7, #16
 8006a32:	46bd      	mov	sp, r7
 8006a34:	bd80      	pop	{r7, pc}
 8006a36:	bf00      	nop
 8006a38:	f000f800 	.word	0xf000f800

08006a3c <HAL_LTDC_MspInit>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_MspInit(LTDC_HandleTypeDef *hltdc)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b083      	sub	sp, #12
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_MspInit could be implemented in the user file
   */
}
 8006a44:	bf00      	nop
 8006a46:	370c      	adds	r7, #12
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr

08006a50 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006a50:	b5b0      	push	{r4, r5, r7, lr}
 8006a52:	b084      	sub	sp, #16
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	60f8      	str	r0, [r7, #12]
 8006a58:	60b9      	str	r1, [r7, #8]
 8006a5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8006a62:	2b01      	cmp	r3, #1
 8006a64:	d101      	bne.n	8006a6a <HAL_LTDC_ConfigLayer+0x1a>
 8006a66:	2302      	movs	r3, #2
 8006a68:	e02c      	b.n	8006ac4 <HAL_LTDC_ConfigLayer+0x74>
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2201      	movs	r2, #1
 8006a6e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	2202      	movs	r2, #2
 8006a76:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006a7a:	68fa      	ldr	r2, [r7, #12]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2134      	movs	r1, #52	; 0x34
 8006a80:	fb01 f303 	mul.w	r3, r1, r3
 8006a84:	4413      	add	r3, r2
 8006a86:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	4614      	mov	r4, r2
 8006a8e:	461d      	mov	r5, r3
 8006a90:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006a92:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006a94:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006a96:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006a98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006a9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006a9c:	682b      	ldr	r3, [r5, #0]
 8006a9e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006aa0:	687a      	ldr	r2, [r7, #4]
 8006aa2:	68b9      	ldr	r1, [r7, #8]
 8006aa4:	68f8      	ldr	r0, [r7, #12]
 8006aa6:	f000 f83b 	bl	8006b20 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	2201      	movs	r2, #1
 8006ab0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2200      	movs	r2, #0
 8006abe:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8006ac2:	2300      	movs	r3, #0
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3710      	adds	r7, #16
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bdb0      	pop	{r4, r5, r7, pc}

08006acc <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b083      	sub	sp, #12
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d101      	bne.n	8006ae2 <HAL_LTDC_EnableDither+0x16>
 8006ade:	2302      	movs	r3, #2
 8006ae0:	e016      	b.n	8006b10 <HAL_LTDC_EnableDither+0x44>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2202      	movs	r2, #2
 8006aee:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8006af2:	4b0a      	ldr	r3, [pc, #40]	; (8006b1c <HAL_LTDC_EnableDither+0x50>)
 8006af4:	699b      	ldr	r3, [r3, #24]
 8006af6:	4a09      	ldr	r2, [pc, #36]	; (8006b1c <HAL_LTDC_EnableDither+0x50>)
 8006af8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006afc:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2201      	movs	r2, #1
 8006b02:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8006b0e:	2300      	movs	r3, #0
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	370c      	adds	r7, #12
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr
 8006b1c:	40016800 	.word	0x40016800

08006b20 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006b20:	b480      	push	{r7}
 8006b22:	b089      	sub	sp, #36	; 0x24
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	60f8      	str	r0, [r7, #12]
 8006b28:	60b9      	str	r1, [r7, #8]
 8006b2a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006b2c:	68bb      	ldr	r3, [r7, #8]
 8006b2e:	685a      	ldr	r2, [r3, #4]
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	0c1b      	lsrs	r3, r3, #16
 8006b38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b3c:	4413      	add	r3, r2
 8006b3e:	041b      	lsls	r3, r3, #16
 8006b40:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	461a      	mov	r2, r3
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	01db      	lsls	r3, r3, #7
 8006b4c:	4413      	add	r3, r2
 8006b4e:	3384      	adds	r3, #132	; 0x84
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	68fa      	ldr	r2, [r7, #12]
 8006b54:	6812      	ldr	r2, [r2, #0]
 8006b56:	4611      	mov	r1, r2
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	01d2      	lsls	r2, r2, #7
 8006b5c:	440a      	add	r2, r1
 8006b5e:	3284      	adds	r2, #132	; 0x84
 8006b60:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006b64:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	68db      	ldr	r3, [r3, #12]
 8006b70:	0c1b      	lsrs	r3, r3, #16
 8006b72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b76:	4413      	add	r3, r2
 8006b78:	1c5a      	adds	r2, r3, #1
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4619      	mov	r1, r3
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	01db      	lsls	r3, r3, #7
 8006b84:	440b      	add	r3, r1
 8006b86:	3384      	adds	r3, #132	; 0x84
 8006b88:	4619      	mov	r1, r3
 8006b8a:	69fb      	ldr	r3, [r7, #28]
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	68da      	ldr	r2, [r3, #12]
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	68db      	ldr	r3, [r3, #12]
 8006b9a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006b9e:	4413      	add	r3, r2
 8006ba0:	041b      	lsls	r3, r3, #16
 8006ba2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	461a      	mov	r2, r3
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	01db      	lsls	r3, r3, #7
 8006bae:	4413      	add	r3, r2
 8006bb0:	3384      	adds	r3, #132	; 0x84
 8006bb2:	689b      	ldr	r3, [r3, #8]
 8006bb4:	68fa      	ldr	r2, [r7, #12]
 8006bb6:	6812      	ldr	r2, [r2, #0]
 8006bb8:	4611      	mov	r1, r2
 8006bba:	687a      	ldr	r2, [r7, #4]
 8006bbc:	01d2      	lsls	r2, r2, #7
 8006bbe:	440a      	add	r2, r1
 8006bc0:	3284      	adds	r2, #132	; 0x84
 8006bc2:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006bc6:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	689a      	ldr	r2, [r3, #8]
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	68db      	ldr	r3, [r3, #12]
 8006bd2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006bd6:	4413      	add	r3, r2
 8006bd8:	1c5a      	adds	r2, r3, #1
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4619      	mov	r1, r3
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	01db      	lsls	r3, r3, #7
 8006be4:	440b      	add	r3, r1
 8006be6:	3384      	adds	r3, #132	; 0x84
 8006be8:	4619      	mov	r1, r3
 8006bea:	69fb      	ldr	r3, [r7, #28]
 8006bec:	4313      	orrs	r3, r2
 8006bee:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	461a      	mov	r2, r3
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	01db      	lsls	r3, r3, #7
 8006bfa:	4413      	add	r3, r2
 8006bfc:	3384      	adds	r3, #132	; 0x84
 8006bfe:	691b      	ldr	r3, [r3, #16]
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	6812      	ldr	r2, [r2, #0]
 8006c04:	4611      	mov	r1, r2
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	01d2      	lsls	r2, r2, #7
 8006c0a:	440a      	add	r2, r1
 8006c0c:	3284      	adds	r2, #132	; 0x84
 8006c0e:	f023 0307 	bic.w	r3, r3, #7
 8006c12:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	461a      	mov	r2, r3
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	01db      	lsls	r3, r3, #7
 8006c1e:	4413      	add	r3, r2
 8006c20:	3384      	adds	r3, #132	; 0x84
 8006c22:	461a      	mov	r2, r3
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	691b      	ldr	r3, [r3, #16]
 8006c28:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006c30:	021b      	lsls	r3, r3, #8
 8006c32:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006c3a:	041b      	lsls	r3, r3, #16
 8006c3c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8006c3e:	68bb      	ldr	r3, [r7, #8]
 8006c40:	699b      	ldr	r3, [r3, #24]
 8006c42:	061b      	lsls	r3, r3, #24
 8006c44:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	461a      	mov	r2, r3
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	01db      	lsls	r3, r3, #7
 8006c50:	4413      	add	r3, r2
 8006c52:	3384      	adds	r3, #132	; 0x84
 8006c54:	699b      	ldr	r3, [r3, #24]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	01db      	lsls	r3, r3, #7
 8006c60:	4413      	add	r3, r2
 8006c62:	3384      	adds	r3, #132	; 0x84
 8006c64:	461a      	mov	r2, r3
 8006c66:	2300      	movs	r3, #0
 8006c68:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006c70:	461a      	mov	r2, r3
 8006c72:	69fb      	ldr	r3, [r7, #28]
 8006c74:	431a      	orrs	r2, r3
 8006c76:	69bb      	ldr	r3, [r7, #24]
 8006c78:	431a      	orrs	r2, r3
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	4619      	mov	r1, r3
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	01db      	lsls	r3, r3, #7
 8006c84:	440b      	add	r3, r1
 8006c86:	3384      	adds	r3, #132	; 0x84
 8006c88:	4619      	mov	r1, r3
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	461a      	mov	r2, r3
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	01db      	lsls	r3, r3, #7
 8006c9a:	4413      	add	r3, r2
 8006c9c:	3384      	adds	r3, #132	; 0x84
 8006c9e:	695b      	ldr	r3, [r3, #20]
 8006ca0:	68fa      	ldr	r2, [r7, #12]
 8006ca2:	6812      	ldr	r2, [r2, #0]
 8006ca4:	4611      	mov	r1, r2
 8006ca6:	687a      	ldr	r2, [r7, #4]
 8006ca8:	01d2      	lsls	r2, r2, #7
 8006caa:	440a      	add	r2, r1
 8006cac:	3284      	adds	r2, #132	; 0x84
 8006cae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006cb2:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	461a      	mov	r2, r3
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	01db      	lsls	r3, r3, #7
 8006cbe:	4413      	add	r3, r2
 8006cc0:	3384      	adds	r3, #132	; 0x84
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	695b      	ldr	r3, [r3, #20]
 8006cc8:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	461a      	mov	r2, r3
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	01db      	lsls	r3, r3, #7
 8006cd4:	4413      	add	r3, r2
 8006cd6:	3384      	adds	r3, #132	; 0x84
 8006cd8:	69db      	ldr	r3, [r3, #28]
 8006cda:	68fa      	ldr	r2, [r7, #12]
 8006cdc:	6812      	ldr	r2, [r2, #0]
 8006cde:	4611      	mov	r1, r2
 8006ce0:	687a      	ldr	r2, [r7, #4]
 8006ce2:	01d2      	lsls	r2, r2, #7
 8006ce4:	440a      	add	r2, r1
 8006ce6:	3284      	adds	r2, #132	; 0x84
 8006ce8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006cec:	f023 0307 	bic.w	r3, r3, #7
 8006cf0:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	69da      	ldr	r2, [r3, #28]
 8006cf6:	68bb      	ldr	r3, [r7, #8]
 8006cf8:	6a1b      	ldr	r3, [r3, #32]
 8006cfa:	68f9      	ldr	r1, [r7, #12]
 8006cfc:	6809      	ldr	r1, [r1, #0]
 8006cfe:	4608      	mov	r0, r1
 8006d00:	6879      	ldr	r1, [r7, #4]
 8006d02:	01c9      	lsls	r1, r1, #7
 8006d04:	4401      	add	r1, r0
 8006d06:	3184      	adds	r1, #132	; 0x84
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	461a      	mov	r2, r3
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	01db      	lsls	r3, r3, #7
 8006d16:	4413      	add	r3, r2
 8006d18:	3384      	adds	r3, #132	; 0x84
 8006d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	461a      	mov	r2, r3
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	01db      	lsls	r3, r3, #7
 8006d26:	4413      	add	r3, r2
 8006d28:	3384      	adds	r3, #132	; 0x84
 8006d2a:	461a      	mov	r2, r3
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	461a      	mov	r2, r3
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	01db      	lsls	r3, r3, #7
 8006d3a:	4413      	add	r3, r2
 8006d3c:	3384      	adds	r3, #132	; 0x84
 8006d3e:	461a      	mov	r2, r3
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d44:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	691b      	ldr	r3, [r3, #16]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d102      	bne.n	8006d54 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8006d4e:	2304      	movs	r3, #4
 8006d50:	61fb      	str	r3, [r7, #28]
 8006d52:	e01b      	b.n	8006d8c <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	691b      	ldr	r3, [r3, #16]
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d102      	bne.n	8006d62 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8006d5c:	2303      	movs	r3, #3
 8006d5e:	61fb      	str	r3, [r7, #28]
 8006d60:	e014      	b.n	8006d8c <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	691b      	ldr	r3, [r3, #16]
 8006d66:	2b04      	cmp	r3, #4
 8006d68:	d00b      	beq.n	8006d82 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006d6e:	2b02      	cmp	r3, #2
 8006d70:	d007      	beq.n	8006d82 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006d76:	2b03      	cmp	r3, #3
 8006d78:	d003      	beq.n	8006d82 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006d7e:	2b07      	cmp	r3, #7
 8006d80:	d102      	bne.n	8006d88 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8006d82:	2302      	movs	r3, #2
 8006d84:	61fb      	str	r3, [r7, #28]
 8006d86:	e001      	b.n	8006d8c <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	461a      	mov	r2, r3
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	01db      	lsls	r3, r3, #7
 8006d96:	4413      	add	r3, r2
 8006d98:	3384      	adds	r3, #132	; 0x84
 8006d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d9c:	68fa      	ldr	r2, [r7, #12]
 8006d9e:	6812      	ldr	r2, [r2, #0]
 8006da0:	4611      	mov	r1, r2
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	01d2      	lsls	r2, r2, #7
 8006da6:	440a      	add	r2, r1
 8006da8:	3284      	adds	r2, #132	; 0x84
 8006daa:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8006dae:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006db4:	69fa      	ldr	r2, [r7, #28]
 8006db6:	fb02 f303 	mul.w	r3, r2, r3
 8006dba:	041a      	lsls	r2, r3, #16
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	6859      	ldr	r1, [r3, #4]
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	1acb      	subs	r3, r1, r3
 8006dc6:	69f9      	ldr	r1, [r7, #28]
 8006dc8:	fb01 f303 	mul.w	r3, r1, r3
 8006dcc:	3303      	adds	r3, #3
 8006dce:	68f9      	ldr	r1, [r7, #12]
 8006dd0:	6809      	ldr	r1, [r1, #0]
 8006dd2:	4608      	mov	r0, r1
 8006dd4:	6879      	ldr	r1, [r7, #4]
 8006dd6:	01c9      	lsls	r1, r1, #7
 8006dd8:	4401      	add	r1, r0
 8006dda:	3184      	adds	r1, #132	; 0x84
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	461a      	mov	r2, r3
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	01db      	lsls	r3, r3, #7
 8006dea:	4413      	add	r3, r2
 8006dec:	3384      	adds	r3, #132	; 0x84
 8006dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006df0:	68fa      	ldr	r2, [r7, #12]
 8006df2:	6812      	ldr	r2, [r2, #0]
 8006df4:	4611      	mov	r1, r2
 8006df6:	687a      	ldr	r2, [r7, #4]
 8006df8:	01d2      	lsls	r2, r2, #7
 8006dfa:	440a      	add	r2, r1
 8006dfc:	3284      	adds	r2, #132	; 0x84
 8006dfe:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006e02:	f023 0307 	bic.w	r3, r3, #7
 8006e06:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	461a      	mov	r2, r3
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	01db      	lsls	r3, r3, #7
 8006e12:	4413      	add	r3, r2
 8006e14:	3384      	adds	r3, #132	; 0x84
 8006e16:	461a      	mov	r2, r3
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e1c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	461a      	mov	r2, r3
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	01db      	lsls	r3, r3, #7
 8006e28:	4413      	add	r3, r2
 8006e2a:	3384      	adds	r3, #132	; 0x84
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	68fa      	ldr	r2, [r7, #12]
 8006e30:	6812      	ldr	r2, [r2, #0]
 8006e32:	4611      	mov	r1, r2
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	01d2      	lsls	r2, r2, #7
 8006e38:	440a      	add	r2, r1
 8006e3a:	3284      	adds	r2, #132	; 0x84
 8006e3c:	f043 0301 	orr.w	r3, r3, #1
 8006e40:	6013      	str	r3, [r2, #0]
}
 8006e42:	bf00      	nop
 8006e44:	3724      	adds	r7, #36	; 0x24
 8006e46:	46bd      	mov	sp, r7
 8006e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4c:	4770      	bx	lr
	...

08006e50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b086      	sub	sp, #24
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d101      	bne.n	8006e62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006e5e:	2301      	movs	r3, #1
 8006e60:	e25e      	b.n	8007320 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f003 0301 	and.w	r3, r3, #1
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d075      	beq.n	8006f5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006e6e:	4b88      	ldr	r3, [pc, #544]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006e70:	689b      	ldr	r3, [r3, #8]
 8006e72:	f003 030c 	and.w	r3, r3, #12
 8006e76:	2b04      	cmp	r3, #4
 8006e78:	d00c      	beq.n	8006e94 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006e7a:	4b85      	ldr	r3, [pc, #532]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006e7c:	689b      	ldr	r3, [r3, #8]
 8006e7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006e82:	2b08      	cmp	r3, #8
 8006e84:	d112      	bne.n	8006eac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006e86:	4b82      	ldr	r3, [pc, #520]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006e8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006e92:	d10b      	bne.n	8006eac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e94:	4b7e      	ldr	r3, [pc, #504]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d05b      	beq.n	8006f58 <HAL_RCC_OscConfig+0x108>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d157      	bne.n	8006f58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	e239      	b.n	8007320 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006eb4:	d106      	bne.n	8006ec4 <HAL_RCC_OscConfig+0x74>
 8006eb6:	4b76      	ldr	r3, [pc, #472]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a75      	ldr	r2, [pc, #468]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006ebc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ec0:	6013      	str	r3, [r2, #0]
 8006ec2:	e01d      	b.n	8006f00 <HAL_RCC_OscConfig+0xb0>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006ecc:	d10c      	bne.n	8006ee8 <HAL_RCC_OscConfig+0x98>
 8006ece:	4b70      	ldr	r3, [pc, #448]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4a6f      	ldr	r2, [pc, #444]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006ed4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006ed8:	6013      	str	r3, [r2, #0]
 8006eda:	4b6d      	ldr	r3, [pc, #436]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a6c      	ldr	r2, [pc, #432]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006ee0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ee4:	6013      	str	r3, [r2, #0]
 8006ee6:	e00b      	b.n	8006f00 <HAL_RCC_OscConfig+0xb0>
 8006ee8:	4b69      	ldr	r3, [pc, #420]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4a68      	ldr	r2, [pc, #416]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006eee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ef2:	6013      	str	r3, [r2, #0]
 8006ef4:	4b66      	ldr	r3, [pc, #408]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	4a65      	ldr	r2, [pc, #404]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006efa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006efe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d013      	beq.n	8006f30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f08:	f7fd fd44 	bl	8004994 <HAL_GetTick>
 8006f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f0e:	e008      	b.n	8006f22 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006f10:	f7fd fd40 	bl	8004994 <HAL_GetTick>
 8006f14:	4602      	mov	r2, r0
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	1ad3      	subs	r3, r2, r3
 8006f1a:	2b64      	cmp	r3, #100	; 0x64
 8006f1c:	d901      	bls.n	8006f22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006f1e:	2303      	movs	r3, #3
 8006f20:	e1fe      	b.n	8007320 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f22:	4b5b      	ldr	r3, [pc, #364]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d0f0      	beq.n	8006f10 <HAL_RCC_OscConfig+0xc0>
 8006f2e:	e014      	b.n	8006f5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f30:	f7fd fd30 	bl	8004994 <HAL_GetTick>
 8006f34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f36:	e008      	b.n	8006f4a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006f38:	f7fd fd2c 	bl	8004994 <HAL_GetTick>
 8006f3c:	4602      	mov	r2, r0
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	1ad3      	subs	r3, r2, r3
 8006f42:	2b64      	cmp	r3, #100	; 0x64
 8006f44:	d901      	bls.n	8006f4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006f46:	2303      	movs	r3, #3
 8006f48:	e1ea      	b.n	8007320 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006f4a:	4b51      	ldr	r3, [pc, #324]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d1f0      	bne.n	8006f38 <HAL_RCC_OscConfig+0xe8>
 8006f56:	e000      	b.n	8006f5a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f003 0302 	and.w	r3, r3, #2
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d063      	beq.n	800702e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006f66:	4b4a      	ldr	r3, [pc, #296]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	f003 030c 	and.w	r3, r3, #12
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d00b      	beq.n	8006f8a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006f72:	4b47      	ldr	r3, [pc, #284]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006f74:	689b      	ldr	r3, [r3, #8]
 8006f76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006f7a:	2b08      	cmp	r3, #8
 8006f7c:	d11c      	bne.n	8006fb8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006f7e:	4b44      	ldr	r3, [pc, #272]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d116      	bne.n	8006fb8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f8a:	4b41      	ldr	r3, [pc, #260]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f003 0302 	and.w	r3, r3, #2
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d005      	beq.n	8006fa2 <HAL_RCC_OscConfig+0x152>
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	68db      	ldr	r3, [r3, #12]
 8006f9a:	2b01      	cmp	r3, #1
 8006f9c:	d001      	beq.n	8006fa2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	e1be      	b.n	8007320 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fa2:	4b3b      	ldr	r3, [pc, #236]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	691b      	ldr	r3, [r3, #16]
 8006fae:	00db      	lsls	r3, r3, #3
 8006fb0:	4937      	ldr	r1, [pc, #220]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006fb6:	e03a      	b.n	800702e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	68db      	ldr	r3, [r3, #12]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d020      	beq.n	8007002 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006fc0:	4b34      	ldr	r3, [pc, #208]	; (8007094 <HAL_RCC_OscConfig+0x244>)
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fc6:	f7fd fce5 	bl	8004994 <HAL_GetTick>
 8006fca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006fcc:	e008      	b.n	8006fe0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006fce:	f7fd fce1 	bl	8004994 <HAL_GetTick>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	1ad3      	subs	r3, r2, r3
 8006fd8:	2b02      	cmp	r3, #2
 8006fda:	d901      	bls.n	8006fe0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006fdc:	2303      	movs	r3, #3
 8006fde:	e19f      	b.n	8007320 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006fe0:	4b2b      	ldr	r3, [pc, #172]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f003 0302 	and.w	r3, r3, #2
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d0f0      	beq.n	8006fce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fec:	4b28      	ldr	r3, [pc, #160]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	691b      	ldr	r3, [r3, #16]
 8006ff8:	00db      	lsls	r3, r3, #3
 8006ffa:	4925      	ldr	r1, [pc, #148]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	600b      	str	r3, [r1, #0]
 8007000:	e015      	b.n	800702e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007002:	4b24      	ldr	r3, [pc, #144]	; (8007094 <HAL_RCC_OscConfig+0x244>)
 8007004:	2200      	movs	r2, #0
 8007006:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007008:	f7fd fcc4 	bl	8004994 <HAL_GetTick>
 800700c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800700e:	e008      	b.n	8007022 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007010:	f7fd fcc0 	bl	8004994 <HAL_GetTick>
 8007014:	4602      	mov	r2, r0
 8007016:	693b      	ldr	r3, [r7, #16]
 8007018:	1ad3      	subs	r3, r2, r3
 800701a:	2b02      	cmp	r3, #2
 800701c:	d901      	bls.n	8007022 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800701e:	2303      	movs	r3, #3
 8007020:	e17e      	b.n	8007320 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007022:	4b1b      	ldr	r3, [pc, #108]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f003 0302 	and.w	r3, r3, #2
 800702a:	2b00      	cmp	r3, #0
 800702c:	d1f0      	bne.n	8007010 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f003 0308 	and.w	r3, r3, #8
 8007036:	2b00      	cmp	r3, #0
 8007038:	d036      	beq.n	80070a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	695b      	ldr	r3, [r3, #20]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d016      	beq.n	8007070 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007042:	4b15      	ldr	r3, [pc, #84]	; (8007098 <HAL_RCC_OscConfig+0x248>)
 8007044:	2201      	movs	r2, #1
 8007046:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007048:	f7fd fca4 	bl	8004994 <HAL_GetTick>
 800704c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800704e:	e008      	b.n	8007062 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007050:	f7fd fca0 	bl	8004994 <HAL_GetTick>
 8007054:	4602      	mov	r2, r0
 8007056:	693b      	ldr	r3, [r7, #16]
 8007058:	1ad3      	subs	r3, r2, r3
 800705a:	2b02      	cmp	r3, #2
 800705c:	d901      	bls.n	8007062 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800705e:	2303      	movs	r3, #3
 8007060:	e15e      	b.n	8007320 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007062:	4b0b      	ldr	r3, [pc, #44]	; (8007090 <HAL_RCC_OscConfig+0x240>)
 8007064:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007066:	f003 0302 	and.w	r3, r3, #2
 800706a:	2b00      	cmp	r3, #0
 800706c:	d0f0      	beq.n	8007050 <HAL_RCC_OscConfig+0x200>
 800706e:	e01b      	b.n	80070a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007070:	4b09      	ldr	r3, [pc, #36]	; (8007098 <HAL_RCC_OscConfig+0x248>)
 8007072:	2200      	movs	r2, #0
 8007074:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007076:	f7fd fc8d 	bl	8004994 <HAL_GetTick>
 800707a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800707c:	e00e      	b.n	800709c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800707e:	f7fd fc89 	bl	8004994 <HAL_GetTick>
 8007082:	4602      	mov	r2, r0
 8007084:	693b      	ldr	r3, [r7, #16]
 8007086:	1ad3      	subs	r3, r2, r3
 8007088:	2b02      	cmp	r3, #2
 800708a:	d907      	bls.n	800709c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800708c:	2303      	movs	r3, #3
 800708e:	e147      	b.n	8007320 <HAL_RCC_OscConfig+0x4d0>
 8007090:	40023800 	.word	0x40023800
 8007094:	42470000 	.word	0x42470000
 8007098:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800709c:	4b88      	ldr	r3, [pc, #544]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 800709e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80070a0:	f003 0302 	and.w	r3, r3, #2
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d1ea      	bne.n	800707e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f003 0304 	and.w	r3, r3, #4
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	f000 8097 	beq.w	80071e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80070b6:	2300      	movs	r3, #0
 80070b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80070ba:	4b81      	ldr	r3, [pc, #516]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 80070bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d10f      	bne.n	80070e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80070c6:	2300      	movs	r3, #0
 80070c8:	60bb      	str	r3, [r7, #8]
 80070ca:	4b7d      	ldr	r3, [pc, #500]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 80070cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070ce:	4a7c      	ldr	r2, [pc, #496]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 80070d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070d4:	6413      	str	r3, [r2, #64]	; 0x40
 80070d6:	4b7a      	ldr	r3, [pc, #488]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 80070d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80070de:	60bb      	str	r3, [r7, #8]
 80070e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80070e2:	2301      	movs	r3, #1
 80070e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070e6:	4b77      	ldr	r3, [pc, #476]	; (80072c4 <HAL_RCC_OscConfig+0x474>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d118      	bne.n	8007124 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80070f2:	4b74      	ldr	r3, [pc, #464]	; (80072c4 <HAL_RCC_OscConfig+0x474>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4a73      	ldr	r2, [pc, #460]	; (80072c4 <HAL_RCC_OscConfig+0x474>)
 80070f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80070fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80070fe:	f7fd fc49 	bl	8004994 <HAL_GetTick>
 8007102:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007104:	e008      	b.n	8007118 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007106:	f7fd fc45 	bl	8004994 <HAL_GetTick>
 800710a:	4602      	mov	r2, r0
 800710c:	693b      	ldr	r3, [r7, #16]
 800710e:	1ad3      	subs	r3, r2, r3
 8007110:	2b02      	cmp	r3, #2
 8007112:	d901      	bls.n	8007118 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007114:	2303      	movs	r3, #3
 8007116:	e103      	b.n	8007320 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007118:	4b6a      	ldr	r3, [pc, #424]	; (80072c4 <HAL_RCC_OscConfig+0x474>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007120:	2b00      	cmp	r3, #0
 8007122:	d0f0      	beq.n	8007106 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	2b01      	cmp	r3, #1
 800712a:	d106      	bne.n	800713a <HAL_RCC_OscConfig+0x2ea>
 800712c:	4b64      	ldr	r3, [pc, #400]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 800712e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007130:	4a63      	ldr	r2, [pc, #396]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 8007132:	f043 0301 	orr.w	r3, r3, #1
 8007136:	6713      	str	r3, [r2, #112]	; 0x70
 8007138:	e01c      	b.n	8007174 <HAL_RCC_OscConfig+0x324>
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	689b      	ldr	r3, [r3, #8]
 800713e:	2b05      	cmp	r3, #5
 8007140:	d10c      	bne.n	800715c <HAL_RCC_OscConfig+0x30c>
 8007142:	4b5f      	ldr	r3, [pc, #380]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 8007144:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007146:	4a5e      	ldr	r2, [pc, #376]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 8007148:	f043 0304 	orr.w	r3, r3, #4
 800714c:	6713      	str	r3, [r2, #112]	; 0x70
 800714e:	4b5c      	ldr	r3, [pc, #368]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 8007150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007152:	4a5b      	ldr	r2, [pc, #364]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 8007154:	f043 0301 	orr.w	r3, r3, #1
 8007158:	6713      	str	r3, [r2, #112]	; 0x70
 800715a:	e00b      	b.n	8007174 <HAL_RCC_OscConfig+0x324>
 800715c:	4b58      	ldr	r3, [pc, #352]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 800715e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007160:	4a57      	ldr	r2, [pc, #348]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 8007162:	f023 0301 	bic.w	r3, r3, #1
 8007166:	6713      	str	r3, [r2, #112]	; 0x70
 8007168:	4b55      	ldr	r3, [pc, #340]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 800716a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800716c:	4a54      	ldr	r2, [pc, #336]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 800716e:	f023 0304 	bic.w	r3, r3, #4
 8007172:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d015      	beq.n	80071a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800717c:	f7fd fc0a 	bl	8004994 <HAL_GetTick>
 8007180:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007182:	e00a      	b.n	800719a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007184:	f7fd fc06 	bl	8004994 <HAL_GetTick>
 8007188:	4602      	mov	r2, r0
 800718a:	693b      	ldr	r3, [r7, #16]
 800718c:	1ad3      	subs	r3, r2, r3
 800718e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007192:	4293      	cmp	r3, r2
 8007194:	d901      	bls.n	800719a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007196:	2303      	movs	r3, #3
 8007198:	e0c2      	b.n	8007320 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800719a:	4b49      	ldr	r3, [pc, #292]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 800719c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800719e:	f003 0302 	and.w	r3, r3, #2
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d0ee      	beq.n	8007184 <HAL_RCC_OscConfig+0x334>
 80071a6:	e014      	b.n	80071d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80071a8:	f7fd fbf4 	bl	8004994 <HAL_GetTick>
 80071ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071ae:	e00a      	b.n	80071c6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80071b0:	f7fd fbf0 	bl	8004994 <HAL_GetTick>
 80071b4:	4602      	mov	r2, r0
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	1ad3      	subs	r3, r2, r3
 80071ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80071be:	4293      	cmp	r3, r2
 80071c0:	d901      	bls.n	80071c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80071c2:	2303      	movs	r3, #3
 80071c4:	e0ac      	b.n	8007320 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80071c6:	4b3e      	ldr	r3, [pc, #248]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 80071c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80071ca:	f003 0302 	and.w	r3, r3, #2
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d1ee      	bne.n	80071b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80071d2:	7dfb      	ldrb	r3, [r7, #23]
 80071d4:	2b01      	cmp	r3, #1
 80071d6:	d105      	bne.n	80071e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80071d8:	4b39      	ldr	r3, [pc, #228]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 80071da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071dc:	4a38      	ldr	r2, [pc, #224]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 80071de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80071e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	699b      	ldr	r3, [r3, #24]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	f000 8098 	beq.w	800731e <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80071ee:	4b34      	ldr	r3, [pc, #208]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	f003 030c 	and.w	r3, r3, #12
 80071f6:	2b08      	cmp	r3, #8
 80071f8:	d05c      	beq.n	80072b4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	699b      	ldr	r3, [r3, #24]
 80071fe:	2b02      	cmp	r3, #2
 8007200:	d141      	bne.n	8007286 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007202:	4b31      	ldr	r3, [pc, #196]	; (80072c8 <HAL_RCC_OscConfig+0x478>)
 8007204:	2200      	movs	r2, #0
 8007206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007208:	f7fd fbc4 	bl	8004994 <HAL_GetTick>
 800720c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800720e:	e008      	b.n	8007222 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007210:	f7fd fbc0 	bl	8004994 <HAL_GetTick>
 8007214:	4602      	mov	r2, r0
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	1ad3      	subs	r3, r2, r3
 800721a:	2b02      	cmp	r3, #2
 800721c:	d901      	bls.n	8007222 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800721e:	2303      	movs	r3, #3
 8007220:	e07e      	b.n	8007320 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007222:	4b27      	ldr	r3, [pc, #156]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800722a:	2b00      	cmp	r3, #0
 800722c:	d1f0      	bne.n	8007210 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	69da      	ldr	r2, [r3, #28]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6a1b      	ldr	r3, [r3, #32]
 8007236:	431a      	orrs	r2, r3
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800723c:	019b      	lsls	r3, r3, #6
 800723e:	431a      	orrs	r2, r3
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007244:	085b      	lsrs	r3, r3, #1
 8007246:	3b01      	subs	r3, #1
 8007248:	041b      	lsls	r3, r3, #16
 800724a:	431a      	orrs	r2, r3
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007250:	061b      	lsls	r3, r3, #24
 8007252:	491b      	ldr	r1, [pc, #108]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 8007254:	4313      	orrs	r3, r2
 8007256:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007258:	4b1b      	ldr	r3, [pc, #108]	; (80072c8 <HAL_RCC_OscConfig+0x478>)
 800725a:	2201      	movs	r2, #1
 800725c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800725e:	f7fd fb99 	bl	8004994 <HAL_GetTick>
 8007262:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007264:	e008      	b.n	8007278 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007266:	f7fd fb95 	bl	8004994 <HAL_GetTick>
 800726a:	4602      	mov	r2, r0
 800726c:	693b      	ldr	r3, [r7, #16]
 800726e:	1ad3      	subs	r3, r2, r3
 8007270:	2b02      	cmp	r3, #2
 8007272:	d901      	bls.n	8007278 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007274:	2303      	movs	r3, #3
 8007276:	e053      	b.n	8007320 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007278:	4b11      	ldr	r3, [pc, #68]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007280:	2b00      	cmp	r3, #0
 8007282:	d0f0      	beq.n	8007266 <HAL_RCC_OscConfig+0x416>
 8007284:	e04b      	b.n	800731e <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007286:	4b10      	ldr	r3, [pc, #64]	; (80072c8 <HAL_RCC_OscConfig+0x478>)
 8007288:	2200      	movs	r2, #0
 800728a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800728c:	f7fd fb82 	bl	8004994 <HAL_GetTick>
 8007290:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007292:	e008      	b.n	80072a6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007294:	f7fd fb7e 	bl	8004994 <HAL_GetTick>
 8007298:	4602      	mov	r2, r0
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	1ad3      	subs	r3, r2, r3
 800729e:	2b02      	cmp	r3, #2
 80072a0:	d901      	bls.n	80072a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80072a2:	2303      	movs	r3, #3
 80072a4:	e03c      	b.n	8007320 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80072a6:	4b06      	ldr	r3, [pc, #24]	; (80072c0 <HAL_RCC_OscConfig+0x470>)
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d1f0      	bne.n	8007294 <HAL_RCC_OscConfig+0x444>
 80072b2:	e034      	b.n	800731e <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	699b      	ldr	r3, [r3, #24]
 80072b8:	2b01      	cmp	r3, #1
 80072ba:	d107      	bne.n	80072cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
 80072be:	e02f      	b.n	8007320 <HAL_RCC_OscConfig+0x4d0>
 80072c0:	40023800 	.word	0x40023800
 80072c4:	40007000 	.word	0x40007000
 80072c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80072cc:	4b16      	ldr	r3, [pc, #88]	; (8007328 <HAL_RCC_OscConfig+0x4d8>)
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	69db      	ldr	r3, [r3, #28]
 80072dc:	429a      	cmp	r2, r3
 80072de:	d11c      	bne.n	800731a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80072ea:	429a      	cmp	r2, r3
 80072ec:	d115      	bne.n	800731a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80072ee:	68fa      	ldr	r2, [r7, #12]
 80072f0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80072f4:	4013      	ands	r3, r2
 80072f6:	687a      	ldr	r2, [r7, #4]
 80072f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d10d      	bne.n	800731a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007308:	429a      	cmp	r2, r3
 800730a:	d106      	bne.n	800731a <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007316:	429a      	cmp	r2, r3
 8007318:	d001      	beq.n	800731e <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 800731a:	2301      	movs	r3, #1
 800731c:	e000      	b.n	8007320 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 800731e:	2300      	movs	r3, #0
}
 8007320:	4618      	mov	r0, r3
 8007322:	3718      	adds	r7, #24
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}
 8007328:	40023800 	.word	0x40023800

0800732c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b084      	sub	sp, #16
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
 8007334:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d101      	bne.n	8007340 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	e0cc      	b.n	80074da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007340:	4b68      	ldr	r3, [pc, #416]	; (80074e4 <HAL_RCC_ClockConfig+0x1b8>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f003 030f 	and.w	r3, r3, #15
 8007348:	683a      	ldr	r2, [r7, #0]
 800734a:	429a      	cmp	r2, r3
 800734c:	d90c      	bls.n	8007368 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800734e:	4b65      	ldr	r3, [pc, #404]	; (80074e4 <HAL_RCC_ClockConfig+0x1b8>)
 8007350:	683a      	ldr	r2, [r7, #0]
 8007352:	b2d2      	uxtb	r2, r2
 8007354:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007356:	4b63      	ldr	r3, [pc, #396]	; (80074e4 <HAL_RCC_ClockConfig+0x1b8>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f003 030f 	and.w	r3, r3, #15
 800735e:	683a      	ldr	r2, [r7, #0]
 8007360:	429a      	cmp	r2, r3
 8007362:	d001      	beq.n	8007368 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	e0b8      	b.n	80074da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f003 0302 	and.w	r3, r3, #2
 8007370:	2b00      	cmp	r3, #0
 8007372:	d020      	beq.n	80073b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f003 0304 	and.w	r3, r3, #4
 800737c:	2b00      	cmp	r3, #0
 800737e:	d005      	beq.n	800738c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007380:	4b59      	ldr	r3, [pc, #356]	; (80074e8 <HAL_RCC_ClockConfig+0x1bc>)
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	4a58      	ldr	r2, [pc, #352]	; (80074e8 <HAL_RCC_ClockConfig+0x1bc>)
 8007386:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800738a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f003 0308 	and.w	r3, r3, #8
 8007394:	2b00      	cmp	r3, #0
 8007396:	d005      	beq.n	80073a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007398:	4b53      	ldr	r3, [pc, #332]	; (80074e8 <HAL_RCC_ClockConfig+0x1bc>)
 800739a:	689b      	ldr	r3, [r3, #8]
 800739c:	4a52      	ldr	r2, [pc, #328]	; (80074e8 <HAL_RCC_ClockConfig+0x1bc>)
 800739e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80073a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80073a4:	4b50      	ldr	r3, [pc, #320]	; (80074e8 <HAL_RCC_ClockConfig+0x1bc>)
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	689b      	ldr	r3, [r3, #8]
 80073b0:	494d      	ldr	r1, [pc, #308]	; (80074e8 <HAL_RCC_ClockConfig+0x1bc>)
 80073b2:	4313      	orrs	r3, r2
 80073b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f003 0301 	and.w	r3, r3, #1
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d044      	beq.n	800744c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	2b01      	cmp	r3, #1
 80073c8:	d107      	bne.n	80073da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073ca:	4b47      	ldr	r3, [pc, #284]	; (80074e8 <HAL_RCC_ClockConfig+0x1bc>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d119      	bne.n	800740a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80073d6:	2301      	movs	r3, #1
 80073d8:	e07f      	b.n	80074da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	2b02      	cmp	r3, #2
 80073e0:	d003      	beq.n	80073ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80073e6:	2b03      	cmp	r3, #3
 80073e8:	d107      	bne.n	80073fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80073ea:	4b3f      	ldr	r3, [pc, #252]	; (80074e8 <HAL_RCC_ClockConfig+0x1bc>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d109      	bne.n	800740a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80073f6:	2301      	movs	r3, #1
 80073f8:	e06f      	b.n	80074da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073fa:	4b3b      	ldr	r3, [pc, #236]	; (80074e8 <HAL_RCC_ClockConfig+0x1bc>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f003 0302 	and.w	r3, r3, #2
 8007402:	2b00      	cmp	r3, #0
 8007404:	d101      	bne.n	800740a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007406:	2301      	movs	r3, #1
 8007408:	e067      	b.n	80074da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800740a:	4b37      	ldr	r3, [pc, #220]	; (80074e8 <HAL_RCC_ClockConfig+0x1bc>)
 800740c:	689b      	ldr	r3, [r3, #8]
 800740e:	f023 0203 	bic.w	r2, r3, #3
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	4934      	ldr	r1, [pc, #208]	; (80074e8 <HAL_RCC_ClockConfig+0x1bc>)
 8007418:	4313      	orrs	r3, r2
 800741a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800741c:	f7fd faba 	bl	8004994 <HAL_GetTick>
 8007420:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007422:	e00a      	b.n	800743a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007424:	f7fd fab6 	bl	8004994 <HAL_GetTick>
 8007428:	4602      	mov	r2, r0
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	1ad3      	subs	r3, r2, r3
 800742e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007432:	4293      	cmp	r3, r2
 8007434:	d901      	bls.n	800743a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007436:	2303      	movs	r3, #3
 8007438:	e04f      	b.n	80074da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800743a:	4b2b      	ldr	r3, [pc, #172]	; (80074e8 <HAL_RCC_ClockConfig+0x1bc>)
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	f003 020c 	and.w	r2, r3, #12
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	009b      	lsls	r3, r3, #2
 8007448:	429a      	cmp	r2, r3
 800744a:	d1eb      	bne.n	8007424 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800744c:	4b25      	ldr	r3, [pc, #148]	; (80074e4 <HAL_RCC_ClockConfig+0x1b8>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f003 030f 	and.w	r3, r3, #15
 8007454:	683a      	ldr	r2, [r7, #0]
 8007456:	429a      	cmp	r2, r3
 8007458:	d20c      	bcs.n	8007474 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800745a:	4b22      	ldr	r3, [pc, #136]	; (80074e4 <HAL_RCC_ClockConfig+0x1b8>)
 800745c:	683a      	ldr	r2, [r7, #0]
 800745e:	b2d2      	uxtb	r2, r2
 8007460:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007462:	4b20      	ldr	r3, [pc, #128]	; (80074e4 <HAL_RCC_ClockConfig+0x1b8>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	f003 030f 	and.w	r3, r3, #15
 800746a:	683a      	ldr	r2, [r7, #0]
 800746c:	429a      	cmp	r2, r3
 800746e:	d001      	beq.n	8007474 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007470:	2301      	movs	r3, #1
 8007472:	e032      	b.n	80074da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f003 0304 	and.w	r3, r3, #4
 800747c:	2b00      	cmp	r3, #0
 800747e:	d008      	beq.n	8007492 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007480:	4b19      	ldr	r3, [pc, #100]	; (80074e8 <HAL_RCC_ClockConfig+0x1bc>)
 8007482:	689b      	ldr	r3, [r3, #8]
 8007484:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	68db      	ldr	r3, [r3, #12]
 800748c:	4916      	ldr	r1, [pc, #88]	; (80074e8 <HAL_RCC_ClockConfig+0x1bc>)
 800748e:	4313      	orrs	r3, r2
 8007490:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f003 0308 	and.w	r3, r3, #8
 800749a:	2b00      	cmp	r3, #0
 800749c:	d009      	beq.n	80074b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800749e:	4b12      	ldr	r3, [pc, #72]	; (80074e8 <HAL_RCC_ClockConfig+0x1bc>)
 80074a0:	689b      	ldr	r3, [r3, #8]
 80074a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	691b      	ldr	r3, [r3, #16]
 80074aa:	00db      	lsls	r3, r3, #3
 80074ac:	490e      	ldr	r1, [pc, #56]	; (80074e8 <HAL_RCC_ClockConfig+0x1bc>)
 80074ae:	4313      	orrs	r3, r2
 80074b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80074b2:	f000 f821 	bl	80074f8 <HAL_RCC_GetSysClockFreq>
 80074b6:	4602      	mov	r2, r0
 80074b8:	4b0b      	ldr	r3, [pc, #44]	; (80074e8 <HAL_RCC_ClockConfig+0x1bc>)
 80074ba:	689b      	ldr	r3, [r3, #8]
 80074bc:	091b      	lsrs	r3, r3, #4
 80074be:	f003 030f 	and.w	r3, r3, #15
 80074c2:	490a      	ldr	r1, [pc, #40]	; (80074ec <HAL_RCC_ClockConfig+0x1c0>)
 80074c4:	5ccb      	ldrb	r3, [r1, r3]
 80074c6:	fa22 f303 	lsr.w	r3, r2, r3
 80074ca:	4a09      	ldr	r2, [pc, #36]	; (80074f0 <HAL_RCC_ClockConfig+0x1c4>)
 80074cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80074ce:	4b09      	ldr	r3, [pc, #36]	; (80074f4 <HAL_RCC_ClockConfig+0x1c8>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	4618      	mov	r0, r3
 80074d4:	f7fd fa1a 	bl	800490c <HAL_InitTick>

  return HAL_OK;
 80074d8:	2300      	movs	r3, #0
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3710      	adds	r7, #16
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}
 80074e2:	bf00      	nop
 80074e4:	40023c00 	.word	0x40023c00
 80074e8:	40023800 	.word	0x40023800
 80074ec:	0800dfd0 	.word	0x0800dfd0
 80074f0:	20000034 	.word	0x20000034
 80074f4:	200000c4 	.word	0x200000c4

080074f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80074f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80074fc:	b094      	sub	sp, #80	; 0x50
 80074fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007500:	2300      	movs	r3, #0
 8007502:	647b      	str	r3, [r7, #68]	; 0x44
 8007504:	2300      	movs	r3, #0
 8007506:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007508:	2300      	movs	r3, #0
 800750a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800750c:	2300      	movs	r3, #0
 800750e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007510:	4b79      	ldr	r3, [pc, #484]	; (80076f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	f003 030c 	and.w	r3, r3, #12
 8007518:	2b08      	cmp	r3, #8
 800751a:	d00d      	beq.n	8007538 <HAL_RCC_GetSysClockFreq+0x40>
 800751c:	2b08      	cmp	r3, #8
 800751e:	f200 80e1 	bhi.w	80076e4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007522:	2b00      	cmp	r3, #0
 8007524:	d002      	beq.n	800752c <HAL_RCC_GetSysClockFreq+0x34>
 8007526:	2b04      	cmp	r3, #4
 8007528:	d003      	beq.n	8007532 <HAL_RCC_GetSysClockFreq+0x3a>
 800752a:	e0db      	b.n	80076e4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800752c:	4b73      	ldr	r3, [pc, #460]	; (80076fc <HAL_RCC_GetSysClockFreq+0x204>)
 800752e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007530:	e0db      	b.n	80076ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007532:	4b73      	ldr	r3, [pc, #460]	; (8007700 <HAL_RCC_GetSysClockFreq+0x208>)
 8007534:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007536:	e0d8      	b.n	80076ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007538:	4b6f      	ldr	r3, [pc, #444]	; (80076f8 <HAL_RCC_GetSysClockFreq+0x200>)
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007540:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007542:	4b6d      	ldr	r3, [pc, #436]	; (80076f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007544:	685b      	ldr	r3, [r3, #4]
 8007546:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800754a:	2b00      	cmp	r3, #0
 800754c:	d063      	beq.n	8007616 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800754e:	4b6a      	ldr	r3, [pc, #424]	; (80076f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007550:	685b      	ldr	r3, [r3, #4]
 8007552:	099b      	lsrs	r3, r3, #6
 8007554:	2200      	movs	r2, #0
 8007556:	63bb      	str	r3, [r7, #56]	; 0x38
 8007558:	63fa      	str	r2, [r7, #60]	; 0x3c
 800755a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800755c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007560:	633b      	str	r3, [r7, #48]	; 0x30
 8007562:	2300      	movs	r3, #0
 8007564:	637b      	str	r3, [r7, #52]	; 0x34
 8007566:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800756a:	4622      	mov	r2, r4
 800756c:	462b      	mov	r3, r5
 800756e:	f04f 0000 	mov.w	r0, #0
 8007572:	f04f 0100 	mov.w	r1, #0
 8007576:	0159      	lsls	r1, r3, #5
 8007578:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800757c:	0150      	lsls	r0, r2, #5
 800757e:	4602      	mov	r2, r0
 8007580:	460b      	mov	r3, r1
 8007582:	4621      	mov	r1, r4
 8007584:	1a51      	subs	r1, r2, r1
 8007586:	6139      	str	r1, [r7, #16]
 8007588:	4629      	mov	r1, r5
 800758a:	eb63 0301 	sbc.w	r3, r3, r1
 800758e:	617b      	str	r3, [r7, #20]
 8007590:	f04f 0200 	mov.w	r2, #0
 8007594:	f04f 0300 	mov.w	r3, #0
 8007598:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800759c:	4659      	mov	r1, fp
 800759e:	018b      	lsls	r3, r1, #6
 80075a0:	4651      	mov	r1, sl
 80075a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80075a6:	4651      	mov	r1, sl
 80075a8:	018a      	lsls	r2, r1, #6
 80075aa:	4651      	mov	r1, sl
 80075ac:	ebb2 0801 	subs.w	r8, r2, r1
 80075b0:	4659      	mov	r1, fp
 80075b2:	eb63 0901 	sbc.w	r9, r3, r1
 80075b6:	f04f 0200 	mov.w	r2, #0
 80075ba:	f04f 0300 	mov.w	r3, #0
 80075be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80075c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80075c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80075ca:	4690      	mov	r8, r2
 80075cc:	4699      	mov	r9, r3
 80075ce:	4623      	mov	r3, r4
 80075d0:	eb18 0303 	adds.w	r3, r8, r3
 80075d4:	60bb      	str	r3, [r7, #8]
 80075d6:	462b      	mov	r3, r5
 80075d8:	eb49 0303 	adc.w	r3, r9, r3
 80075dc:	60fb      	str	r3, [r7, #12]
 80075de:	f04f 0200 	mov.w	r2, #0
 80075e2:	f04f 0300 	mov.w	r3, #0
 80075e6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80075ea:	4629      	mov	r1, r5
 80075ec:	024b      	lsls	r3, r1, #9
 80075ee:	4621      	mov	r1, r4
 80075f0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80075f4:	4621      	mov	r1, r4
 80075f6:	024a      	lsls	r2, r1, #9
 80075f8:	4610      	mov	r0, r2
 80075fa:	4619      	mov	r1, r3
 80075fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80075fe:	2200      	movs	r2, #0
 8007600:	62bb      	str	r3, [r7, #40]	; 0x28
 8007602:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007604:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007608:	f7f9 fbe8 	bl	8000ddc <__aeabi_uldivmod>
 800760c:	4602      	mov	r2, r0
 800760e:	460b      	mov	r3, r1
 8007610:	4613      	mov	r3, r2
 8007612:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007614:	e058      	b.n	80076c8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007616:	4b38      	ldr	r3, [pc, #224]	; (80076f8 <HAL_RCC_GetSysClockFreq+0x200>)
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	099b      	lsrs	r3, r3, #6
 800761c:	2200      	movs	r2, #0
 800761e:	4618      	mov	r0, r3
 8007620:	4611      	mov	r1, r2
 8007622:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007626:	623b      	str	r3, [r7, #32]
 8007628:	2300      	movs	r3, #0
 800762a:	627b      	str	r3, [r7, #36]	; 0x24
 800762c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007630:	4642      	mov	r2, r8
 8007632:	464b      	mov	r3, r9
 8007634:	f04f 0000 	mov.w	r0, #0
 8007638:	f04f 0100 	mov.w	r1, #0
 800763c:	0159      	lsls	r1, r3, #5
 800763e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007642:	0150      	lsls	r0, r2, #5
 8007644:	4602      	mov	r2, r0
 8007646:	460b      	mov	r3, r1
 8007648:	4641      	mov	r1, r8
 800764a:	ebb2 0a01 	subs.w	sl, r2, r1
 800764e:	4649      	mov	r1, r9
 8007650:	eb63 0b01 	sbc.w	fp, r3, r1
 8007654:	f04f 0200 	mov.w	r2, #0
 8007658:	f04f 0300 	mov.w	r3, #0
 800765c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007660:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007664:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007668:	ebb2 040a 	subs.w	r4, r2, sl
 800766c:	eb63 050b 	sbc.w	r5, r3, fp
 8007670:	f04f 0200 	mov.w	r2, #0
 8007674:	f04f 0300 	mov.w	r3, #0
 8007678:	00eb      	lsls	r3, r5, #3
 800767a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800767e:	00e2      	lsls	r2, r4, #3
 8007680:	4614      	mov	r4, r2
 8007682:	461d      	mov	r5, r3
 8007684:	4643      	mov	r3, r8
 8007686:	18e3      	adds	r3, r4, r3
 8007688:	603b      	str	r3, [r7, #0]
 800768a:	464b      	mov	r3, r9
 800768c:	eb45 0303 	adc.w	r3, r5, r3
 8007690:	607b      	str	r3, [r7, #4]
 8007692:	f04f 0200 	mov.w	r2, #0
 8007696:	f04f 0300 	mov.w	r3, #0
 800769a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800769e:	4629      	mov	r1, r5
 80076a0:	028b      	lsls	r3, r1, #10
 80076a2:	4621      	mov	r1, r4
 80076a4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80076a8:	4621      	mov	r1, r4
 80076aa:	028a      	lsls	r2, r1, #10
 80076ac:	4610      	mov	r0, r2
 80076ae:	4619      	mov	r1, r3
 80076b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80076b2:	2200      	movs	r2, #0
 80076b4:	61bb      	str	r3, [r7, #24]
 80076b6:	61fa      	str	r2, [r7, #28]
 80076b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80076bc:	f7f9 fb8e 	bl	8000ddc <__aeabi_uldivmod>
 80076c0:	4602      	mov	r2, r0
 80076c2:	460b      	mov	r3, r1
 80076c4:	4613      	mov	r3, r2
 80076c6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80076c8:	4b0b      	ldr	r3, [pc, #44]	; (80076f8 <HAL_RCC_GetSysClockFreq+0x200>)
 80076ca:	685b      	ldr	r3, [r3, #4]
 80076cc:	0c1b      	lsrs	r3, r3, #16
 80076ce:	f003 0303 	and.w	r3, r3, #3
 80076d2:	3301      	adds	r3, #1
 80076d4:	005b      	lsls	r3, r3, #1
 80076d6:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80076d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80076da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80076dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80076e0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80076e2:	e002      	b.n	80076ea <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80076e4:	4b05      	ldr	r3, [pc, #20]	; (80076fc <HAL_RCC_GetSysClockFreq+0x204>)
 80076e6:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80076e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80076ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	3750      	adds	r7, #80	; 0x50
 80076f0:	46bd      	mov	sp, r7
 80076f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80076f6:	bf00      	nop
 80076f8:	40023800 	.word	0x40023800
 80076fc:	00f42400 	.word	0x00f42400
 8007700:	007a1200 	.word	0x007a1200

08007704 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007704:	b480      	push	{r7}
 8007706:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007708:	4b03      	ldr	r3, [pc, #12]	; (8007718 <HAL_RCC_GetHCLKFreq+0x14>)
 800770a:	681b      	ldr	r3, [r3, #0]
}
 800770c:	4618      	mov	r0, r3
 800770e:	46bd      	mov	sp, r7
 8007710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007714:	4770      	bx	lr
 8007716:	bf00      	nop
 8007718:	20000034 	.word	0x20000034

0800771c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007720:	f7ff fff0 	bl	8007704 <HAL_RCC_GetHCLKFreq>
 8007724:	4602      	mov	r2, r0
 8007726:	4b05      	ldr	r3, [pc, #20]	; (800773c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007728:	689b      	ldr	r3, [r3, #8]
 800772a:	0a9b      	lsrs	r3, r3, #10
 800772c:	f003 0307 	and.w	r3, r3, #7
 8007730:	4903      	ldr	r1, [pc, #12]	; (8007740 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007732:	5ccb      	ldrb	r3, [r1, r3]
 8007734:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007738:	4618      	mov	r0, r3
 800773a:	bd80      	pop	{r7, pc}
 800773c:	40023800 	.word	0x40023800
 8007740:	0800dfe0 	.word	0x0800dfe0

08007744 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b086      	sub	sp, #24
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800774c:	2300      	movs	r3, #0
 800774e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007750:	2300      	movs	r3, #0
 8007752:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f003 0301 	and.w	r3, r3, #1
 800775c:	2b00      	cmp	r3, #0
 800775e:	d10b      	bne.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007768:	2b00      	cmp	r3, #0
 800776a:	d105      	bne.n	8007778 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007774:	2b00      	cmp	r3, #0
 8007776:	d075      	beq.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007778:	4b91      	ldr	r3, [pc, #580]	; (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800777a:	2200      	movs	r2, #0
 800777c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800777e:	f7fd f909 	bl	8004994 <HAL_GetTick>
 8007782:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007784:	e008      	b.n	8007798 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007786:	f7fd f905 	bl	8004994 <HAL_GetTick>
 800778a:	4602      	mov	r2, r0
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	1ad3      	subs	r3, r2, r3
 8007790:	2b02      	cmp	r3, #2
 8007792:	d901      	bls.n	8007798 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007794:	2303      	movs	r3, #3
 8007796:	e189      	b.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007798:	4b8a      	ldr	r3, [pc, #552]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d1f0      	bne.n	8007786 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f003 0301 	and.w	r3, r3, #1
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d009      	beq.n	80077c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	019a      	lsls	r2, r3, #6
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	689b      	ldr	r3, [r3, #8]
 80077ba:	071b      	lsls	r3, r3, #28
 80077bc:	4981      	ldr	r1, [pc, #516]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80077be:	4313      	orrs	r3, r2
 80077c0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f003 0302 	and.w	r3, r3, #2
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d01f      	beq.n	8007810 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80077d0:	4b7c      	ldr	r3, [pc, #496]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80077d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80077d6:	0f1b      	lsrs	r3, r3, #28
 80077d8:	f003 0307 	and.w	r3, r3, #7
 80077dc:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	019a      	lsls	r2, r3, #6
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	68db      	ldr	r3, [r3, #12]
 80077e8:	061b      	lsls	r3, r3, #24
 80077ea:	431a      	orrs	r2, r3
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	071b      	lsls	r3, r3, #28
 80077f0:	4974      	ldr	r1, [pc, #464]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80077f2:	4313      	orrs	r3, r2
 80077f4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80077f8:	4b72      	ldr	r3, [pc, #456]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80077fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077fe:	f023 021f 	bic.w	r2, r3, #31
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	69db      	ldr	r3, [r3, #28]
 8007806:	3b01      	subs	r3, #1
 8007808:	496e      	ldr	r1, [pc, #440]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800780a:	4313      	orrs	r3, r2
 800780c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007818:	2b00      	cmp	r3, #0
 800781a:	d00d      	beq.n	8007838 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	685b      	ldr	r3, [r3, #4]
 8007820:	019a      	lsls	r2, r3, #6
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	68db      	ldr	r3, [r3, #12]
 8007826:	061b      	lsls	r3, r3, #24
 8007828:	431a      	orrs	r2, r3
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	071b      	lsls	r3, r3, #28
 8007830:	4964      	ldr	r1, [pc, #400]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007832:	4313      	orrs	r3, r2
 8007834:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007838:	4b61      	ldr	r3, [pc, #388]	; (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800783a:	2201      	movs	r2, #1
 800783c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800783e:	f7fd f8a9 	bl	8004994 <HAL_GetTick>
 8007842:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007844:	e008      	b.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007846:	f7fd f8a5 	bl	8004994 <HAL_GetTick>
 800784a:	4602      	mov	r2, r0
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	1ad3      	subs	r3, r2, r3
 8007850:	2b02      	cmp	r3, #2
 8007852:	d901      	bls.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007854:	2303      	movs	r3, #3
 8007856:	e129      	b.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007858:	4b5a      	ldr	r3, [pc, #360]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007860:	2b00      	cmp	r3, #0
 8007862:	d0f0      	beq.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f003 0304 	and.w	r3, r3, #4
 800786c:	2b00      	cmp	r3, #0
 800786e:	d105      	bne.n	800787c <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007878:	2b00      	cmp	r3, #0
 800787a:	d079      	beq.n	8007970 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800787c:	4b52      	ldr	r3, [pc, #328]	; (80079c8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800787e:	2200      	movs	r2, #0
 8007880:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007882:	f7fd f887 	bl	8004994 <HAL_GetTick>
 8007886:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007888:	e008      	b.n	800789c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800788a:	f7fd f883 	bl	8004994 <HAL_GetTick>
 800788e:	4602      	mov	r2, r0
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	1ad3      	subs	r3, r2, r3
 8007894:	2b02      	cmp	r3, #2
 8007896:	d901      	bls.n	800789c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007898:	2303      	movs	r3, #3
 800789a:	e107      	b.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800789c:	4b49      	ldr	r3, [pc, #292]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80078a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80078a8:	d0ef      	beq.n	800788a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f003 0304 	and.w	r3, r3, #4
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d020      	beq.n	80078f8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80078b6:	4b43      	ldr	r3, [pc, #268]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80078b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078bc:	0f1b      	lsrs	r3, r3, #28
 80078be:	f003 0307 	and.w	r3, r3, #7
 80078c2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	691b      	ldr	r3, [r3, #16]
 80078c8:	019a      	lsls	r2, r3, #6
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	695b      	ldr	r3, [r3, #20]
 80078ce:	061b      	lsls	r3, r3, #24
 80078d0:	431a      	orrs	r2, r3
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	071b      	lsls	r3, r3, #28
 80078d6:	493b      	ldr	r1, [pc, #236]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80078d8:	4313      	orrs	r3, r2
 80078da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80078de:	4b39      	ldr	r3, [pc, #228]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80078e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80078e4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6a1b      	ldr	r3, [r3, #32]
 80078ec:	3b01      	subs	r3, #1
 80078ee:	021b      	lsls	r3, r3, #8
 80078f0:	4934      	ldr	r1, [pc, #208]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80078f2:	4313      	orrs	r3, r2
 80078f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f003 0308 	and.w	r3, r3, #8
 8007900:	2b00      	cmp	r3, #0
 8007902:	d01e      	beq.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007904:	4b2f      	ldr	r3, [pc, #188]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007906:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800790a:	0e1b      	lsrs	r3, r3, #24
 800790c:	f003 030f 	and.w	r3, r3, #15
 8007910:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	691b      	ldr	r3, [r3, #16]
 8007916:	019a      	lsls	r2, r3, #6
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	061b      	lsls	r3, r3, #24
 800791c:	431a      	orrs	r2, r3
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	699b      	ldr	r3, [r3, #24]
 8007922:	071b      	lsls	r3, r3, #28
 8007924:	4927      	ldr	r1, [pc, #156]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007926:	4313      	orrs	r3, r2
 8007928:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800792c:	4b25      	ldr	r3, [pc, #148]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800792e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007932:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800793a:	4922      	ldr	r1, [pc, #136]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800793c:	4313      	orrs	r3, r2
 800793e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007942:	4b21      	ldr	r3, [pc, #132]	; (80079c8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007944:	2201      	movs	r2, #1
 8007946:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007948:	f7fd f824 	bl	8004994 <HAL_GetTick>
 800794c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800794e:	e008      	b.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007950:	f7fd f820 	bl	8004994 <HAL_GetTick>
 8007954:	4602      	mov	r2, r0
 8007956:	697b      	ldr	r3, [r7, #20]
 8007958:	1ad3      	subs	r3, r2, r3
 800795a:	2b02      	cmp	r3, #2
 800795c:	d901      	bls.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800795e:	2303      	movs	r3, #3
 8007960:	e0a4      	b.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007962:	4b18      	ldr	r3, [pc, #96]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800796a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800796e:	d1ef      	bne.n	8007950 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f003 0320 	and.w	r3, r3, #32
 8007978:	2b00      	cmp	r3, #0
 800797a:	f000 808b 	beq.w	8007a94 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800797e:	2300      	movs	r3, #0
 8007980:	60fb      	str	r3, [r7, #12]
 8007982:	4b10      	ldr	r3, [pc, #64]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007986:	4a0f      	ldr	r2, [pc, #60]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007988:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800798c:	6413      	str	r3, [r2, #64]	; 0x40
 800798e:	4b0d      	ldr	r3, [pc, #52]	; (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007996:	60fb      	str	r3, [r7, #12]
 8007998:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800799a:	4b0c      	ldr	r3, [pc, #48]	; (80079cc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	4a0b      	ldr	r2, [pc, #44]	; (80079cc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 80079a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80079a4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80079a6:	f7fc fff5 	bl	8004994 <HAL_GetTick>
 80079aa:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80079ac:	e010      	b.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80079ae:	f7fc fff1 	bl	8004994 <HAL_GetTick>
 80079b2:	4602      	mov	r2, r0
 80079b4:	697b      	ldr	r3, [r7, #20]
 80079b6:	1ad3      	subs	r3, r2, r3
 80079b8:	2b02      	cmp	r3, #2
 80079ba:	d909      	bls.n	80079d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80079bc:	2303      	movs	r3, #3
 80079be:	e075      	b.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x368>
 80079c0:	42470068 	.word	0x42470068
 80079c4:	40023800 	.word	0x40023800
 80079c8:	42470070 	.word	0x42470070
 80079cc:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80079d0:	4b38      	ldr	r3, [pc, #224]	; (8007ab4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d0e8      	beq.n	80079ae <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80079dc:	4b36      	ldr	r3, [pc, #216]	; (8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80079de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80079e4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80079e6:	693b      	ldr	r3, [r7, #16]
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d02f      	beq.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x308>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80079f4:	693a      	ldr	r2, [r7, #16]
 80079f6:	429a      	cmp	r2, r3
 80079f8:	d028      	beq.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80079fa:	4b2f      	ldr	r3, [pc, #188]	; (8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80079fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a02:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007a04:	4b2d      	ldr	r3, [pc, #180]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007a06:	2201      	movs	r2, #1
 8007a08:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007a0a:	4b2c      	ldr	r3, [pc, #176]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007a10:	4a29      	ldr	r2, [pc, #164]	; (8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007a16:	4b28      	ldr	r3, [pc, #160]	; (8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007a18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a1a:	f003 0301 	and.w	r3, r3, #1
 8007a1e:	2b01      	cmp	r3, #1
 8007a20:	d114      	bne.n	8007a4c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007a22:	f7fc ffb7 	bl	8004994 <HAL_GetTick>
 8007a26:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a28:	e00a      	b.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007a2a:	f7fc ffb3 	bl	8004994 <HAL_GetTick>
 8007a2e:	4602      	mov	r2, r0
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	1ad3      	subs	r3, r2, r3
 8007a34:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d901      	bls.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8007a3c:	2303      	movs	r3, #3
 8007a3e:	e035      	b.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007a40:	4b1d      	ldr	r3, [pc, #116]	; (8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007a42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a44:	f003 0302 	and.w	r3, r3, #2
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d0ee      	beq.n	8007a2a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a54:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a58:	d10d      	bne.n	8007a76 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8007a5a:	4b17      	ldr	r3, [pc, #92]	; (8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007a5c:	689b      	ldr	r3, [r3, #8]
 8007a5e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a66:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007a6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a6e:	4912      	ldr	r1, [pc, #72]	; (8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007a70:	4313      	orrs	r3, r2
 8007a72:	608b      	str	r3, [r1, #8]
 8007a74:	e005      	b.n	8007a82 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8007a76:	4b10      	ldr	r3, [pc, #64]	; (8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	4a0f      	ldr	r2, [pc, #60]	; (8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007a7c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007a80:	6093      	str	r3, [r2, #8]
 8007a82:	4b0d      	ldr	r3, [pc, #52]	; (8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007a84:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a8e:	490a      	ldr	r1, [pc, #40]	; (8007ab8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007a90:	4313      	orrs	r3, r2
 8007a92:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f003 0310 	and.w	r3, r3, #16
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d004      	beq.n	8007aaa <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8007aa6:	4b06      	ldr	r3, [pc, #24]	; (8007ac0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8007aa8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8007aaa:	2300      	movs	r3, #0
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	3718      	adds	r7, #24
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	bd80      	pop	{r7, pc}
 8007ab4:	40007000 	.word	0x40007000
 8007ab8:	40023800 	.word	0x40023800
 8007abc:	42470e40 	.word	0x42470e40
 8007ac0:	424711e0 	.word	0x424711e0

08007ac4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b082      	sub	sp, #8
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
 8007acc:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d101      	bne.n	8007ad8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8007ad4:	2301      	movs	r3, #1
 8007ad6:	e025      	b.n	8007b24 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d106      	bne.n	8007af2 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f000 f81d 	bl	8007b2c <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2202      	movs	r2, #2
 8007af6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	3304      	adds	r3, #4
 8007b02:	4619      	mov	r1, r3
 8007b04:	4610      	mov	r0, r2
 8007b06:	f000 ff0f 	bl	8008928 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6818      	ldr	r0, [r3, #0]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	461a      	mov	r2, r3
 8007b14:	6839      	ldr	r1, [r7, #0]
 8007b16:	f000 ff7a 	bl	8008a0e <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2201      	movs	r2, #1
 8007b1e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8007b22:	2300      	movs	r3, #0
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3708      	adds	r7, #8
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}

08007b2c <HAL_SDRAM_MspInit>:
  * @param  hsdram pointer to a SDRAM_HandleTypeDef structure that contains
  *                the configuration information for SDRAM module.
  * @retval None
  */
__weak void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef *hsdram)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b083      	sub	sp, #12
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hsdram);
  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_SDRAM_MspInit could be implemented in the user file
   */ 
}
 8007b34:	bf00      	nop
 8007b36:	370c      	adds	r7, #12
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3e:	4770      	bx	lr

08007b40 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b084      	sub	sp, #16
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	60f8      	str	r0, [r7, #12]
 8007b48:	60b9      	str	r1, [r7, #8]
 8007b4a:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007b52:	b2db      	uxtb	r3, r3
 8007b54:	2b02      	cmp	r3, #2
 8007b56:	d101      	bne.n	8007b5c <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8007b58:	2302      	movs	r3, #2
 8007b5a:	e018      	b.n	8007b8e <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	2202      	movs	r2, #2
 8007b60:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	687a      	ldr	r2, [r7, #4]
 8007b6a:	68b9      	ldr	r1, [r7, #8]
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	f000 ffcd 	bl	8008b0c <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	2b02      	cmp	r3, #2
 8007b78:	d104      	bne.n	8007b84 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	2205      	movs	r2, #5
 8007b7e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8007b82:	e003      	b.n	8007b8c <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2201      	movs	r2, #1
 8007b88:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8007b8c:	2300      	movs	r3, #0
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3710      	adds	r7, #16
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}

08007b96 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8007b96:	b580      	push	{r7, lr}
 8007b98:	b082      	sub	sp, #8
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6078      	str	r0, [r7, #4]
 8007b9e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007ba6:	b2db      	uxtb	r3, r3
 8007ba8:	2b02      	cmp	r3, #2
 8007baa:	d101      	bne.n	8007bb0 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8007bac:	2302      	movs	r3, #2
 8007bae:	e00e      	b.n	8007bce <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2202      	movs	r2, #2
 8007bb4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	6839      	ldr	r1, [r7, #0]
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	f000 ffe0 	bl	8008b84 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8007bcc:	2300      	movs	r3, #0
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3708      	adds	r7, #8
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}

08007bd6 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007bd6:	b580      	push	{r7, lr}
 8007bd8:	b082      	sub	sp, #8
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d101      	bne.n	8007be8 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007be4:	2301      	movs	r3, #1
 8007be6:	e05d      	b.n	8007ca4 <HAL_SPI_Init+0xce>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007bee:	b2db      	uxtb	r3, r3
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d106      	bne.n	8007c02 <HAL_SPI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2200      	movs	r2, #0
 8007bf8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007bfc:	6878      	ldr	r0, [r7, #4]
 8007bfe:	f000 f87d 	bl	8007cfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2202      	movs	r2, #2
 8007c06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	681a      	ldr	r2, [r3, #0]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c18:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	685a      	ldr	r2, [r3, #4]
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	689b      	ldr	r3, [r3, #8]
 8007c22:	431a      	orrs	r2, r3
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	68db      	ldr	r3, [r3, #12]
 8007c28:	431a      	orrs	r2, r3
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	691b      	ldr	r3, [r3, #16]
 8007c2e:	431a      	orrs	r2, r3
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	695b      	ldr	r3, [r3, #20]
 8007c34:	431a      	orrs	r2, r3
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	699b      	ldr	r3, [r3, #24]
 8007c3a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c3e:	431a      	orrs	r2, r3
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	69db      	ldr	r3, [r3, #28]
 8007c44:	431a      	orrs	r2, r3
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6a1b      	ldr	r3, [r3, #32]
 8007c4a:	ea42 0103 	orr.w	r1, r2, r3
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	430a      	orrs	r2, r1
 8007c58:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	699b      	ldr	r3, [r3, #24]
 8007c5e:	0c1b      	lsrs	r3, r3, #16
 8007c60:	f003 0104 	and.w	r1, r3, #4
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	430a      	orrs	r2, r1
 8007c6e:	605a      	str	r2, [r3, #4]

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c78:	d104      	bne.n	8007c84 <HAL_SPI_Init+0xae>
  {
    WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	687a      	ldr	r2, [r7, #4]
 8007c80:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007c82:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	69da      	ldr	r2, [r3, #28]
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007c92:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	2200      	movs	r2, #0
 8007c98:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007ca2:	2300      	movs	r3, #0
}
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	3708      	adds	r7, #8
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	bd80      	pop	{r7, pc}

08007cac <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b082      	sub	sp, #8
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d101      	bne.n	8007cbe <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	e01a      	b.n	8007cf4 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2202      	movs	r2, #2
 8007cc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	681a      	ldr	r2, [r3, #0]
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007cd4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f000 f81a 	bl	8007d10 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2200      	movs	r2, #0
 8007cee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8007cf2:	2300      	movs	r3, #0
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	3708      	adds	r7, #8
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	bd80      	pop	{r7, pc}

08007cfc <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b083      	sub	sp, #12
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8007d04:	bf00      	nop
 8007d06:	370c      	adds	r7, #12
 8007d08:	46bd      	mov	sp, r7
 8007d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0e:	4770      	bx	lr

08007d10 <HAL_SPI_MspDeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b083      	sub	sp, #12
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspDeInit should be implemented in the user file
   */
}
 8007d18:	bf00      	nop
 8007d1a:	370c      	adds	r7, #12
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	b088      	sub	sp, #32
 8007d28:	af00      	add	r7, sp, #0
 8007d2a:	60f8      	str	r0, [r7, #12]
 8007d2c:	60b9      	str	r1, [r7, #8]
 8007d2e:	603b      	str	r3, [r7, #0]
 8007d30:	4613      	mov	r3, r2
 8007d32:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007d34:	2300      	movs	r3, #0
 8007d36:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d101      	bne.n	8007d46 <HAL_SPI_Transmit+0x22>
 8007d42:	2302      	movs	r3, #2
 8007d44:	e140      	b.n	8007fc8 <HAL_SPI_Transmit+0x2a4>
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2201      	movs	r2, #1
 8007d4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007d4e:	f7fc fe21 	bl	8004994 <HAL_GetTick>
 8007d52:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007d54:	88fb      	ldrh	r3, [r7, #6]
 8007d56:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007d5e:	b2db      	uxtb	r3, r3
 8007d60:	2b01      	cmp	r3, #1
 8007d62:	d002      	beq.n	8007d6a <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007d64:	2302      	movs	r3, #2
 8007d66:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007d68:	e125      	b.n	8007fb6 <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d002      	beq.n	8007d76 <HAL_SPI_Transmit+0x52>
 8007d70:	88fb      	ldrh	r3, [r7, #6]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d102      	bne.n	8007d7c <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007d7a:	e11c      	b.n	8007fb6 <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	2203      	movs	r2, #3
 8007d80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	2200      	movs	r2, #0
 8007d88:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	68ba      	ldr	r2, [r7, #8]
 8007d8e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	88fa      	ldrh	r2, [r7, #6]
 8007d94:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	88fa      	ldrh	r2, [r7, #6]
 8007d9a:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	2200      	movs	r2, #0
 8007da6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2200      	movs	r2, #0
 8007dac:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2200      	movs	r2, #0
 8007db2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	2200      	movs	r2, #0
 8007db8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	689b      	ldr	r3, [r3, #8]
 8007dbe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dc2:	d107      	bne.n	8007dd4 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	681a      	ldr	r2, [r3, #0]
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007dd2:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007dd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007ddc:	d10f      	bne.n	8007dfe <HAL_SPI_Transmit+0xda>
  {
    SPI_RESET_CRC(hspi);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	681a      	ldr	r2, [r3, #0]
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007dec:	601a      	str	r2, [r3, #0]
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	681a      	ldr	r2, [r3, #0]
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007dfc:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e08:	2b40      	cmp	r3, #64	; 0x40
 8007e0a:	d007      	beq.n	8007e1c <HAL_SPI_Transmit+0xf8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	681a      	ldr	r2, [r3, #0]
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007e1a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	68db      	ldr	r3, [r3, #12]
 8007e20:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007e24:	d14b      	bne.n	8007ebe <HAL_SPI_Transmit+0x19a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	685b      	ldr	r3, [r3, #4]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d002      	beq.n	8007e34 <HAL_SPI_Transmit+0x110>
 8007e2e:	8afb      	ldrh	r3, [r7, #22]
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	d13e      	bne.n	8007eb2 <HAL_SPI_Transmit+0x18e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e38:	881a      	ldrh	r2, [r3, #0]
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e44:	1c9a      	adds	r2, r3, #2
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e4e:	b29b      	uxth	r3, r3
 8007e50:	3b01      	subs	r3, #1
 8007e52:	b29a      	uxth	r2, r3
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007e58:	e02b      	b.n	8007eb2 <HAL_SPI_Transmit+0x18e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	689b      	ldr	r3, [r3, #8]
 8007e60:	f003 0302 	and.w	r3, r3, #2
 8007e64:	2b02      	cmp	r3, #2
 8007e66:	d112      	bne.n	8007e8e <HAL_SPI_Transmit+0x16a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e6c:	881a      	ldrh	r2, [r3, #0]
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007e78:	1c9a      	adds	r2, r3, #2
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	3b01      	subs	r3, #1
 8007e86:	b29a      	uxth	r2, r3
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	86da      	strh	r2, [r3, #54]	; 0x36
 8007e8c:	e011      	b.n	8007eb2 <HAL_SPI_Transmit+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007e8e:	f7fc fd81 	bl	8004994 <HAL_GetTick>
 8007e92:	4602      	mov	r2, r0
 8007e94:	69bb      	ldr	r3, [r7, #24]
 8007e96:	1ad3      	subs	r3, r2, r3
 8007e98:	683a      	ldr	r2, [r7, #0]
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	d803      	bhi.n	8007ea6 <HAL_SPI_Transmit+0x182>
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ea4:	d102      	bne.n	8007eac <HAL_SPI_Transmit+0x188>
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d102      	bne.n	8007eb2 <HAL_SPI_Transmit+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 8007eac:	2303      	movs	r3, #3
 8007eae:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007eb0:	e081      	b.n	8007fb6 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d1ce      	bne.n	8007e5a <HAL_SPI_Transmit+0x136>
 8007ebc:	e04c      	b.n	8007f58 <HAL_SPI_Transmit+0x234>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	685b      	ldr	r3, [r3, #4]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d002      	beq.n	8007ecc <HAL_SPI_Transmit+0x1a8>
 8007ec6:	8afb      	ldrh	r3, [r7, #22]
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d140      	bne.n	8007f4e <HAL_SPI_Transmit+0x22a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	330c      	adds	r3, #12
 8007ed6:	7812      	ldrb	r2, [r2, #0]
 8007ed8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ede:	1c5a      	adds	r2, r3, #1
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ee8:	b29b      	uxth	r3, r3
 8007eea:	3b01      	subs	r3, #1
 8007eec:	b29a      	uxth	r2, r3
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007ef2:	e02c      	b.n	8007f4e <HAL_SPI_Transmit+0x22a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	689b      	ldr	r3, [r3, #8]
 8007efa:	f003 0302 	and.w	r3, r3, #2
 8007efe:	2b02      	cmp	r3, #2
 8007f00:	d113      	bne.n	8007f2a <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	330c      	adds	r3, #12
 8007f0c:	7812      	ldrb	r2, [r2, #0]
 8007f0e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f14:	1c5a      	adds	r2, r3, #1
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f1e:	b29b      	uxth	r3, r3
 8007f20:	3b01      	subs	r3, #1
 8007f22:	b29a      	uxth	r2, r3
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	86da      	strh	r2, [r3, #54]	; 0x36
 8007f28:	e011      	b.n	8007f4e <HAL_SPI_Transmit+0x22a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007f2a:	f7fc fd33 	bl	8004994 <HAL_GetTick>
 8007f2e:	4602      	mov	r2, r0
 8007f30:	69bb      	ldr	r3, [r7, #24]
 8007f32:	1ad3      	subs	r3, r2, r3
 8007f34:	683a      	ldr	r2, [r7, #0]
 8007f36:	429a      	cmp	r2, r3
 8007f38:	d803      	bhi.n	8007f42 <HAL_SPI_Transmit+0x21e>
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f40:	d102      	bne.n	8007f48 <HAL_SPI_Transmit+0x224>
 8007f42:	683b      	ldr	r3, [r7, #0]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d102      	bne.n	8007f4e <HAL_SPI_Transmit+0x22a>
        {
          errorcode = HAL_TIMEOUT;
 8007f48:	2303      	movs	r3, #3
 8007f4a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007f4c:	e033      	b.n	8007fb6 <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f52:	b29b      	uxth	r3, r3
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d1cd      	bne.n	8007ef4 <HAL_SPI_Transmit+0x1d0>
      }
    }
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007f60:	d107      	bne.n	8007f72 <HAL_SPI_Transmit+0x24e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	681a      	ldr	r2, [r3, #0]
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007f70:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007f72:	69ba      	ldr	r2, [r7, #24]
 8007f74:	6839      	ldr	r1, [r7, #0]
 8007f76:	68f8      	ldr	r0, [r7, #12]
 8007f78:	f000 fc94 	bl	80088a4 <SPI_EndRxTxTransaction>
 8007f7c:	4603      	mov	r3, r0
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d002      	beq.n	8007f88 <HAL_SPI_Transmit+0x264>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2220      	movs	r2, #32
 8007f86:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	689b      	ldr	r3, [r3, #8]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d10a      	bne.n	8007fa6 <HAL_SPI_Transmit+0x282>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007f90:	2300      	movs	r3, #0
 8007f92:	613b      	str	r3, [r7, #16]
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	68db      	ldr	r3, [r3, #12]
 8007f9a:	613b      	str	r3, [r7, #16]
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	689b      	ldr	r3, [r3, #8]
 8007fa2:	613b      	str	r3, [r7, #16]
 8007fa4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d002      	beq.n	8007fb4 <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8007fae:	2301      	movs	r3, #1
 8007fb0:	77fb      	strb	r3, [r7, #31]
 8007fb2:	e000      	b.n	8007fb6 <HAL_SPI_Transmit+0x292>
  }

error:
 8007fb4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2201      	movs	r2, #1
 8007fba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007fc6:	7ffb      	ldrb	r3, [r7, #31]
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3720      	adds	r7, #32
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}

08007fd0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b088      	sub	sp, #32
 8007fd4:	af02      	add	r7, sp, #8
 8007fd6:	60f8      	str	r0, [r7, #12]
 8007fd8:	60b9      	str	r1, [r7, #8]
 8007fda:	603b      	str	r3, [r7, #0]
 8007fdc:	4613      	mov	r3, r2
 8007fde:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007fe0:	2300      	movs	r3, #0
 8007fe2:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007fec:	d112      	bne.n	8008014 <HAL_SPI_Receive+0x44>
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	689b      	ldr	r3, [r3, #8]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d10e      	bne.n	8008014 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	2204      	movs	r2, #4
 8007ffa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007ffe:	88fa      	ldrh	r2, [r7, #6]
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	9300      	str	r3, [sp, #0]
 8008004:	4613      	mov	r3, r2
 8008006:	68ba      	ldr	r2, [r7, #8]
 8008008:	68b9      	ldr	r1, [r7, #8]
 800800a:	68f8      	ldr	r0, [r7, #12]
 800800c:	f000 f95f 	bl	80082ce <HAL_SPI_TransmitReceive>
 8008010:	4603      	mov	r3, r0
 8008012:	e158      	b.n	80082c6 <HAL_SPI_Receive+0x2f6>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800801a:	2b01      	cmp	r3, #1
 800801c:	d101      	bne.n	8008022 <HAL_SPI_Receive+0x52>
 800801e:	2302      	movs	r3, #2
 8008020:	e151      	b.n	80082c6 <HAL_SPI_Receive+0x2f6>
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	2201      	movs	r2, #1
 8008026:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800802a:	f7fc fcb3 	bl	8004994 <HAL_GetTick>
 800802e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008036:	b2db      	uxtb	r3, r3
 8008038:	2b01      	cmp	r3, #1
 800803a:	d002      	beq.n	8008042 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800803c:	2302      	movs	r3, #2
 800803e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008040:	e138      	b.n	80082b4 <HAL_SPI_Receive+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8008042:	68bb      	ldr	r3, [r7, #8]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d002      	beq.n	800804e <HAL_SPI_Receive+0x7e>
 8008048:	88fb      	ldrh	r3, [r7, #6]
 800804a:	2b00      	cmp	r3, #0
 800804c:	d102      	bne.n	8008054 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800804e:	2301      	movs	r3, #1
 8008050:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008052:	e12f      	b.n	80082b4 <HAL_SPI_Receive+0x2e4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	2204      	movs	r2, #4
 8008058:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	2200      	movs	r2, #0
 8008060:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	68ba      	ldr	r2, [r7, #8]
 8008066:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	88fa      	ldrh	r2, [r7, #6]
 800806c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	88fa      	ldrh	r2, [r7, #6]
 8008072:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2200      	movs	r2, #0
 8008078:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	2200      	movs	r2, #0
 800807e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2200      	movs	r2, #0
 8008084:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	2200      	movs	r2, #0
 800808a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2200      	movs	r2, #0
 8008090:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008096:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800809a:	d116      	bne.n	80080ca <HAL_SPI_Receive+0xfa>
  {
    SPI_RESET_CRC(hspi);
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	681a      	ldr	r2, [r3, #0]
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80080aa:	601a      	str	r2, [r3, #0]
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	681a      	ldr	r2, [r3, #0]
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80080ba:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080c0:	b29b      	uxth	r3, r3
 80080c2:	3b01      	subs	r3, #1
 80080c4:	b29a      	uxth	r2, r3
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80080d2:	d107      	bne.n	80080e4 <HAL_SPI_Receive+0x114>
  {
    SPI_1LINE_RX(hspi);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	681a      	ldr	r2, [r3, #0]
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80080e2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080ee:	2b40      	cmp	r3, #64	; 0x40
 80080f0:	d007      	beq.n	8008102 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	681a      	ldr	r2, [r3, #0]
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008100:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	68db      	ldr	r3, [r3, #12]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d162      	bne.n	80081d0 <HAL_SPI_Receive+0x200>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800810a:	e02e      	b.n	800816a <HAL_SPI_Receive+0x19a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	689b      	ldr	r3, [r3, #8]
 8008112:	f003 0301 	and.w	r3, r3, #1
 8008116:	2b01      	cmp	r3, #1
 8008118:	d115      	bne.n	8008146 <HAL_SPI_Receive+0x176>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f103 020c 	add.w	r2, r3, #12
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008126:	7812      	ldrb	r2, [r2, #0]
 8008128:	b2d2      	uxtb	r2, r2
 800812a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008130:	1c5a      	adds	r2, r3, #1
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800813a:	b29b      	uxth	r3, r3
 800813c:	3b01      	subs	r3, #1
 800813e:	b29a      	uxth	r2, r3
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008144:	e011      	b.n	800816a <HAL_SPI_Receive+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008146:	f7fc fc25 	bl	8004994 <HAL_GetTick>
 800814a:	4602      	mov	r2, r0
 800814c:	693b      	ldr	r3, [r7, #16]
 800814e:	1ad3      	subs	r3, r2, r3
 8008150:	683a      	ldr	r2, [r7, #0]
 8008152:	429a      	cmp	r2, r3
 8008154:	d803      	bhi.n	800815e <HAL_SPI_Receive+0x18e>
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800815c:	d102      	bne.n	8008164 <HAL_SPI_Receive+0x194>
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d102      	bne.n	800816a <HAL_SPI_Receive+0x19a>
        {
          errorcode = HAL_TIMEOUT;
 8008164:	2303      	movs	r3, #3
 8008166:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008168:	e0a4      	b.n	80082b4 <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800816e:	b29b      	uxth	r3, r3
 8008170:	2b00      	cmp	r3, #0
 8008172:	d1cb      	bne.n	800810c <HAL_SPI_Receive+0x13c>
 8008174:	e031      	b.n	80081da <HAL_SPI_Receive+0x20a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	689b      	ldr	r3, [r3, #8]
 800817c:	f003 0301 	and.w	r3, r3, #1
 8008180:	2b01      	cmp	r3, #1
 8008182:	d113      	bne.n	80081ac <HAL_SPI_Receive+0x1dc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	68da      	ldr	r2, [r3, #12]
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800818e:	b292      	uxth	r2, r2
 8008190:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008196:	1c9a      	adds	r2, r3, #2
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081a0:	b29b      	uxth	r3, r3
 80081a2:	3b01      	subs	r3, #1
 80081a4:	b29a      	uxth	r2, r3
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80081aa:	e011      	b.n	80081d0 <HAL_SPI_Receive+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80081ac:	f7fc fbf2 	bl	8004994 <HAL_GetTick>
 80081b0:	4602      	mov	r2, r0
 80081b2:	693b      	ldr	r3, [r7, #16]
 80081b4:	1ad3      	subs	r3, r2, r3
 80081b6:	683a      	ldr	r2, [r7, #0]
 80081b8:	429a      	cmp	r2, r3
 80081ba:	d803      	bhi.n	80081c4 <HAL_SPI_Receive+0x1f4>
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081c2:	d102      	bne.n	80081ca <HAL_SPI_Receive+0x1fa>
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d102      	bne.n	80081d0 <HAL_SPI_Receive+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80081ca:	2303      	movs	r3, #3
 80081cc:	75fb      	strb	r3, [r7, #23]
          goto error;
 80081ce:	e071      	b.n	80082b4 <HAL_SPI_Receive+0x2e4>
    while (hspi->RxXferCount > 0U)
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081d4:	b29b      	uxth	r3, r3
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d1cd      	bne.n	8008176 <HAL_SPI_Receive+0x1a6>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081de:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80081e2:	d142      	bne.n	800826a <HAL_SPI_Receive+0x29a>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	681a      	ldr	r2, [r3, #0]
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80081f2:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80081f4:	693b      	ldr	r3, [r7, #16]
 80081f6:	9300      	str	r3, [sp, #0]
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	2201      	movs	r2, #1
 80081fc:	2101      	movs	r1, #1
 80081fe:	68f8      	ldr	r0, [r7, #12]
 8008200:	f000 fa81 	bl	8008706 <SPI_WaitFlagStateUntilTimeout>
 8008204:	4603      	mov	r3, r0
 8008206:	2b00      	cmp	r3, #0
 8008208:	d002      	beq.n	8008210 <HAL_SPI_Receive+0x240>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 800820a:	2303      	movs	r3, #3
 800820c:	75fb      	strb	r3, [r7, #23]
      goto error;
 800820e:	e051      	b.n	80082b4 <HAL_SPI_Receive+0x2e4>
    }

    /* Receive last data in 16 Bit mode */
    if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	68db      	ldr	r3, [r3, #12]
 8008214:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008218:	d107      	bne.n	800822a <HAL_SPI_Receive+0x25a>
    {
      *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	68da      	ldr	r2, [r3, #12]
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008224:	b292      	uxth	r2, r2
 8008226:	801a      	strh	r2, [r3, #0]
 8008228:	e008      	b.n	800823c <HAL_SPI_Receive+0x26c>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f103 020c 	add.w	r2, r3, #12
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008236:	7812      	ldrb	r2, [r2, #0]
 8008238:	b2d2      	uxtb	r2, r2
 800823a:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	9300      	str	r3, [sp, #0]
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	2201      	movs	r2, #1
 8008244:	2101      	movs	r1, #1
 8008246:	68f8      	ldr	r0, [r7, #12]
 8008248:	f000 fa5d 	bl	8008706 <SPI_WaitFlagStateUntilTimeout>
 800824c:	4603      	mov	r3, r0
 800824e:	2b00      	cmp	r3, #0
 8008250:	d008      	beq.n	8008264 <HAL_SPI_Receive+0x294>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008256:	f043 0202 	orr.w	r2, r3, #2
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 800825e:	2303      	movs	r3, #3
 8008260:	75fb      	strb	r3, [r7, #23]
      goto error;
 8008262:	e027      	b.n	80082b4 <HAL_SPI_Receive+0x2e4>
    }

    /* Read CRC to Flush DR and RXNE flag */
    READ_REG(hspi->Instance->DR);
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	68db      	ldr	r3, [r3, #12]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800826a:	693a      	ldr	r2, [r7, #16]
 800826c:	6839      	ldr	r1, [r7, #0]
 800826e:	68f8      	ldr	r0, [r7, #12]
 8008270:	f000 fab3 	bl	80087da <SPI_EndRxTransaction>
 8008274:	4603      	mov	r3, r0
 8008276:	2b00      	cmp	r3, #0
 8008278:	d002      	beq.n	8008280 <HAL_SPI_Receive+0x2b0>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	2220      	movs	r2, #32
 800827e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if (USE_SPI_CRC != 0U)
  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	689b      	ldr	r3, [r3, #8]
 8008286:	f003 0310 	and.w	r3, r3, #16
 800828a:	2b10      	cmp	r3, #16
 800828c:	d10a      	bne.n	80082a4 <HAL_SPI_Receive+0x2d4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008292:	f043 0202 	orr.w	r2, r3, #2
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f64f 72ef 	movw	r2, #65519	; 0xffef
 80082a2:	609a      	str	r2, [r3, #8]
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d002      	beq.n	80082b2 <HAL_SPI_Receive+0x2e2>
  {
    errorcode = HAL_ERROR;
 80082ac:	2301      	movs	r3, #1
 80082ae:	75fb      	strb	r3, [r7, #23]
 80082b0:	e000      	b.n	80082b4 <HAL_SPI_Receive+0x2e4>
  }

error :
 80082b2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	2200      	movs	r2, #0
 80082c0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80082c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3718      	adds	r7, #24
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}

080082ce <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80082ce:	b580      	push	{r7, lr}
 80082d0:	b08e      	sub	sp, #56	; 0x38
 80082d2:	af02      	add	r7, sp, #8
 80082d4:	60f8      	str	r0, [r7, #12]
 80082d6:	60b9      	str	r1, [r7, #8]
 80082d8:	607a      	str	r2, [r7, #4]
 80082da:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80082dc:	2301      	movs	r3, #1
 80082de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80082e0:	2300      	movs	r3, #0
 80082e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	d101      	bne.n	80082f4 <HAL_SPI_TransmitReceive+0x26>
 80082f0:	2302      	movs	r3, #2
 80082f2:	e1f6      	b.n	80086e2 <HAL_SPI_TransmitReceive+0x414>
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	2201      	movs	r2, #1
 80082f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80082fc:	f7fc fb4a 	bl	8004994 <HAL_GetTick>
 8008300:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008308:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008312:	887b      	ldrh	r3, [r7, #2]
 8008314:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008316:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800831a:	2b01      	cmp	r3, #1
 800831c:	d00f      	beq.n	800833e <HAL_SPI_TransmitReceive+0x70>
 800831e:	69fb      	ldr	r3, [r7, #28]
 8008320:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008324:	d107      	bne.n	8008336 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	689b      	ldr	r3, [r3, #8]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d103      	bne.n	8008336 <HAL_SPI_TransmitReceive+0x68>
 800832e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008332:	2b04      	cmp	r3, #4
 8008334:	d003      	beq.n	800833e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008336:	2302      	movs	r3, #2
 8008338:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800833c:	e1c7      	b.n	80086ce <HAL_SPI_TransmitReceive+0x400>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800833e:	68bb      	ldr	r3, [r7, #8]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d005      	beq.n	8008350 <HAL_SPI_TransmitReceive+0x82>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d002      	beq.n	8008350 <HAL_SPI_TransmitReceive+0x82>
 800834a:	887b      	ldrh	r3, [r7, #2]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d103      	bne.n	8008358 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008350:	2301      	movs	r3, #1
 8008352:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008356:	e1ba      	b.n	80086ce <HAL_SPI_TransmitReceive+0x400>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800835e:	b2db      	uxtb	r3, r3
 8008360:	2b04      	cmp	r3, #4
 8008362:	d003      	beq.n	800836c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	2205      	movs	r2, #5
 8008368:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	2200      	movs	r2, #0
 8008370:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	687a      	ldr	r2, [r7, #4]
 8008376:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	887a      	ldrh	r2, [r7, #2]
 800837c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	887a      	ldrh	r2, [r7, #2]
 8008382:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	68ba      	ldr	r2, [r7, #8]
 8008388:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	887a      	ldrh	r2, [r7, #2]
 800838e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	887a      	ldrh	r2, [r7, #2]
 8008394:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	2200      	movs	r2, #0
 800839a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	2200      	movs	r2, #0
 80083a0:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80083aa:	d10f      	bne.n	80083cc <HAL_SPI_TransmitReceive+0xfe>
  {
    SPI_RESET_CRC(hspi);
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	681a      	ldr	r2, [r3, #0]
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80083ba:	601a      	str	r2, [r3, #0]
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	681a      	ldr	r2, [r3, #0]
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80083ca:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083d6:	2b40      	cmp	r3, #64	; 0x40
 80083d8:	d007      	beq.n	80083ea <HAL_SPI_TransmitReceive+0x11c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	681a      	ldr	r2, [r3, #0]
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80083e8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	68db      	ldr	r3, [r3, #12]
 80083ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80083f2:	f040 808b 	bne.w	800850c <HAL_SPI_TransmitReceive+0x23e>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	685b      	ldr	r3, [r3, #4]
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d002      	beq.n	8008404 <HAL_SPI_TransmitReceive+0x136>
 80083fe:	8b7b      	ldrh	r3, [r7, #26]
 8008400:	2b01      	cmp	r3, #1
 8008402:	d178      	bne.n	80084f6 <HAL_SPI_TransmitReceive+0x228>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008408:	881a      	ldrh	r2, [r3, #0]
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008414:	1c9a      	adds	r2, r3, #2
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800841e:	b29b      	uxth	r3, r3
 8008420:	3b01      	subs	r3, #1
 8008422:	b29a      	uxth	r2, r3
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008428:	e065      	b.n	80084f6 <HAL_SPI_TransmitReceive+0x228>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	689b      	ldr	r3, [r3, #8]
 8008430:	f003 0302 	and.w	r3, r3, #2
 8008434:	2b02      	cmp	r3, #2
 8008436:	d12d      	bne.n	8008494 <HAL_SPI_TransmitReceive+0x1c6>
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800843c:	b29b      	uxth	r3, r3
 800843e:	2b00      	cmp	r3, #0
 8008440:	d028      	beq.n	8008494 <HAL_SPI_TransmitReceive+0x1c6>
 8008442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008444:	2b01      	cmp	r3, #1
 8008446:	d125      	bne.n	8008494 <HAL_SPI_TransmitReceive+0x1c6>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800844c:	881a      	ldrh	r2, [r3, #0]
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008458:	1c9a      	adds	r2, r3, #2
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008462:	b29b      	uxth	r3, r3
 8008464:	3b01      	subs	r3, #1
 8008466:	b29a      	uxth	r2, r3
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800846c:	2300      	movs	r3, #0
 800846e:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008474:	b29b      	uxth	r3, r3
 8008476:	2b00      	cmp	r3, #0
 8008478:	d10c      	bne.n	8008494 <HAL_SPI_TransmitReceive+0x1c6>
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800847e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008482:	d107      	bne.n	8008494 <HAL_SPI_TransmitReceive+0x1c6>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	681a      	ldr	r2, [r3, #0]
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008492:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	689b      	ldr	r3, [r3, #8]
 800849a:	f003 0301 	and.w	r3, r3, #1
 800849e:	2b01      	cmp	r3, #1
 80084a0:	d119      	bne.n	80084d6 <HAL_SPI_TransmitReceive+0x208>
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80084a6:	b29b      	uxth	r3, r3
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d014      	beq.n	80084d6 <HAL_SPI_TransmitReceive+0x208>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	68da      	ldr	r2, [r3, #12]
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084b6:	b292      	uxth	r2, r2
 80084b8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084be:	1c9a      	adds	r2, r3, #2
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80084c8:	b29b      	uxth	r3, r3
 80084ca:	3b01      	subs	r3, #1
 80084cc:	b29a      	uxth	r2, r3
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80084d2:	2301      	movs	r3, #1
 80084d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80084d6:	f7fc fa5d 	bl	8004994 <HAL_GetTick>
 80084da:	4602      	mov	r2, r0
 80084dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084de:	1ad3      	subs	r3, r2, r3
 80084e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80084e2:	429a      	cmp	r2, r3
 80084e4:	d807      	bhi.n	80084f6 <HAL_SPI_TransmitReceive+0x228>
 80084e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084ec:	d003      	beq.n	80084f6 <HAL_SPI_TransmitReceive+0x228>
      {
        errorcode = HAL_TIMEOUT;
 80084ee:	2303      	movs	r3, #3
 80084f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80084f4:	e0eb      	b.n	80086ce <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084fa:	b29b      	uxth	r3, r3
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d194      	bne.n	800842a <HAL_SPI_TransmitReceive+0x15c>
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008504:	b29b      	uxth	r3, r3
 8008506:	2b00      	cmp	r3, #0
 8008508:	d18f      	bne.n	800842a <HAL_SPI_TransmitReceive+0x15c>
 800850a:	e08e      	b.n	800862a <HAL_SPI_TransmitReceive+0x35c>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	685b      	ldr	r3, [r3, #4]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d002      	beq.n	800851a <HAL_SPI_TransmitReceive+0x24c>
 8008514:	8b7b      	ldrh	r3, [r7, #26]
 8008516:	2b01      	cmp	r3, #1
 8008518:	d17d      	bne.n	8008616 <HAL_SPI_TransmitReceive+0x348>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	330c      	adds	r3, #12
 8008524:	7812      	ldrb	r2, [r2, #0]
 8008526:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800852c:	1c5a      	adds	r2, r3, #1
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008536:	b29b      	uxth	r3, r3
 8008538:	3b01      	subs	r3, #1
 800853a:	b29a      	uxth	r2, r3
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008540:	e069      	b.n	8008616 <HAL_SPI_TransmitReceive+0x348>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	689b      	ldr	r3, [r3, #8]
 8008548:	f003 0302 	and.w	r3, r3, #2
 800854c:	2b02      	cmp	r3, #2
 800854e:	d12e      	bne.n	80085ae <HAL_SPI_TransmitReceive+0x2e0>
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008554:	b29b      	uxth	r3, r3
 8008556:	2b00      	cmp	r3, #0
 8008558:	d029      	beq.n	80085ae <HAL_SPI_TransmitReceive+0x2e0>
 800855a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800855c:	2b01      	cmp	r3, #1
 800855e:	d126      	bne.n	80085ae <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	330c      	adds	r3, #12
 800856a:	7812      	ldrb	r2, [r2, #0]
 800856c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008572:	1c5a      	adds	r2, r3, #1
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800857c:	b29b      	uxth	r3, r3
 800857e:	3b01      	subs	r3, #1
 8008580:	b29a      	uxth	r2, r3
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008586:	2300      	movs	r3, #0
 8008588:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800858e:	b29b      	uxth	r3, r3
 8008590:	2b00      	cmp	r3, #0
 8008592:	d10c      	bne.n	80085ae <HAL_SPI_TransmitReceive+0x2e0>
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008598:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800859c:	d107      	bne.n	80085ae <HAL_SPI_TransmitReceive+0x2e0>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	681a      	ldr	r2, [r3, #0]
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80085ac:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	689b      	ldr	r3, [r3, #8]
 80085b4:	f003 0301 	and.w	r3, r3, #1
 80085b8:	2b01      	cmp	r3, #1
 80085ba:	d119      	bne.n	80085f0 <HAL_SPI_TransmitReceive+0x322>
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d014      	beq.n	80085f0 <HAL_SPI_TransmitReceive+0x322>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	68da      	ldr	r2, [r3, #12]
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085d0:	b2d2      	uxtb	r2, r2
 80085d2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085d8:	1c5a      	adds	r2, r3, #1
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	3b01      	subs	r3, #1
 80085e6:	b29a      	uxth	r2, r3
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80085ec:	2301      	movs	r3, #1
 80085ee:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80085f0:	f7fc f9d0 	bl	8004994 <HAL_GetTick>
 80085f4:	4602      	mov	r2, r0
 80085f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085f8:	1ad3      	subs	r3, r2, r3
 80085fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80085fc:	429a      	cmp	r2, r3
 80085fe:	d803      	bhi.n	8008608 <HAL_SPI_TransmitReceive+0x33a>
 8008600:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008606:	d102      	bne.n	800860e <HAL_SPI_TransmitReceive+0x340>
 8008608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800860a:	2b00      	cmp	r3, #0
 800860c:	d103      	bne.n	8008616 <HAL_SPI_TransmitReceive+0x348>
      {
        errorcode = HAL_TIMEOUT;
 800860e:	2303      	movs	r3, #3
 8008610:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008614:	e05b      	b.n	80086ce <HAL_SPI_TransmitReceive+0x400>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800861a:	b29b      	uxth	r3, r3
 800861c:	2b00      	cmp	r3, #0
 800861e:	d190      	bne.n	8008542 <HAL_SPI_TransmitReceive+0x274>
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008624:	b29b      	uxth	r3, r3
 8008626:	2b00      	cmp	r3, #0
 8008628:	d18b      	bne.n	8008542 <HAL_SPI_TransmitReceive+0x274>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800862e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008632:	d117      	bne.n	8008664 <HAL_SPI_TransmitReceive+0x396>
  {
    /* Wait until TXE flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8008634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008636:	9300      	str	r3, [sp, #0]
 8008638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800863a:	2201      	movs	r2, #1
 800863c:	2101      	movs	r1, #1
 800863e:	68f8      	ldr	r0, [r7, #12]
 8008640:	f000 f861 	bl	8008706 <SPI_WaitFlagStateUntilTimeout>
 8008644:	4603      	mov	r3, r0
 8008646:	2b00      	cmp	r3, #0
 8008648:	d009      	beq.n	800865e <HAL_SPI_TransmitReceive+0x390>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800864e:	f043 0202 	orr.w	r2, r3, #2
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 8008656:	2303      	movs	r3, #3
 8008658:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 800865c:	e037      	b.n	80086ce <HAL_SPI_TransmitReceive+0x400>
    }
    /* Read CRC */
    READ_REG(hspi->Instance->DR);
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	68db      	ldr	r3, [r3, #12]
  }

  /* Check if CRC error occurred */
  if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR))
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	689b      	ldr	r3, [r3, #8]
 800866a:	f003 0310 	and.w	r3, r3, #16
 800866e:	2b10      	cmp	r3, #16
 8008670:	d10d      	bne.n	800868e <HAL_SPI_TransmitReceive+0x3c0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008676:	f043 0202 	orr.w	r2, r3, #2
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8008686:	609a      	str	r2, [r3, #8]

    errorcode = HAL_ERROR;
 8008688:	2301      	movs	r3, #1
 800868a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800868e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008690:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008692:	68f8      	ldr	r0, [r7, #12]
 8008694:	f000 f906 	bl	80088a4 <SPI_EndRxTxTransaction>
 8008698:	4603      	mov	r3, r0
 800869a:	2b00      	cmp	r3, #0
 800869c:	d006      	beq.n	80086ac <HAL_SPI_TransmitReceive+0x3de>
  {
    errorcode = HAL_ERROR;
 800869e:	2301      	movs	r3, #1
 80086a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	2220      	movs	r2, #32
 80086a8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80086aa:	e010      	b.n	80086ce <HAL_SPI_TransmitReceive+0x400>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d10b      	bne.n	80086cc <HAL_SPI_TransmitReceive+0x3fe>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80086b4:	2300      	movs	r3, #0
 80086b6:	617b      	str	r3, [r7, #20]
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	68db      	ldr	r3, [r3, #12]
 80086be:	617b      	str	r3, [r7, #20]
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	689b      	ldr	r3, [r3, #8]
 80086c6:	617b      	str	r3, [r7, #20]
 80086c8:	697b      	ldr	r3, [r7, #20]
 80086ca:	e000      	b.n	80086ce <HAL_SPI_TransmitReceive+0x400>
  }

error :
 80086cc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	2201      	movs	r2, #1
 80086d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	2200      	movs	r2, #0
 80086da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80086de:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80086e2:	4618      	mov	r0, r3
 80086e4:	3730      	adds	r7, #48	; 0x30
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bd80      	pop	{r7, pc}

080086ea <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80086ea:	b480      	push	{r7}
 80086ec:	b083      	sub	sp, #12
 80086ee:	af00      	add	r7, sp, #0
 80086f0:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80086f8:	b2db      	uxtb	r3, r3
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	370c      	adds	r7, #12
 80086fe:	46bd      	mov	sp, r7
 8008700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008704:	4770      	bx	lr

08008706 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008706:	b580      	push	{r7, lr}
 8008708:	b084      	sub	sp, #16
 800870a:	af00      	add	r7, sp, #0
 800870c:	60f8      	str	r0, [r7, #12]
 800870e:	60b9      	str	r1, [r7, #8]
 8008710:	603b      	str	r3, [r7, #0]
 8008712:	4613      	mov	r3, r2
 8008714:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008716:	e04c      	b.n	80087b2 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800871e:	d048      	beq.n	80087b2 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8008720:	f7fc f938 	bl	8004994 <HAL_GetTick>
 8008724:	4602      	mov	r2, r0
 8008726:	69bb      	ldr	r3, [r7, #24]
 8008728:	1ad3      	subs	r3, r2, r3
 800872a:	683a      	ldr	r2, [r7, #0]
 800872c:	429a      	cmp	r2, r3
 800872e:	d902      	bls.n	8008736 <SPI_WaitFlagStateUntilTimeout+0x30>
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	2b00      	cmp	r3, #0
 8008734:	d13d      	bne.n	80087b2 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	685a      	ldr	r2, [r3, #4]
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008744:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	685b      	ldr	r3, [r3, #4]
 800874a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800874e:	d111      	bne.n	8008774 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	689b      	ldr	r3, [r3, #8]
 8008754:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008758:	d004      	beq.n	8008764 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	689b      	ldr	r3, [r3, #8]
 800875e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008762:	d107      	bne.n	8008774 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008772:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008778:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800877c:	d10f      	bne.n	800879e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	681a      	ldr	r2, [r3, #0]
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800878c:	601a      	str	r2, [r3, #0]
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	681a      	ldr	r2, [r3, #0]
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800879c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2201      	movs	r2, #1
 80087a2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	2200      	movs	r2, #0
 80087aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80087ae:	2303      	movs	r3, #3
 80087b0:	e00f      	b.n	80087d2 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	689a      	ldr	r2, [r3, #8]
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	4013      	ands	r3, r2
 80087bc:	68ba      	ldr	r2, [r7, #8]
 80087be:	429a      	cmp	r2, r3
 80087c0:	bf0c      	ite	eq
 80087c2:	2301      	moveq	r3, #1
 80087c4:	2300      	movne	r3, #0
 80087c6:	b2db      	uxtb	r3, r3
 80087c8:	461a      	mov	r2, r3
 80087ca:	79fb      	ldrb	r3, [r7, #7]
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d1a3      	bne.n	8008718 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80087d0:	2300      	movs	r3, #0
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	3710      	adds	r7, #16
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}

080087da <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80087da:	b580      	push	{r7, lr}
 80087dc:	b086      	sub	sp, #24
 80087de:	af02      	add	r7, sp, #8
 80087e0:	60f8      	str	r0, [r7, #12]
 80087e2:	60b9      	str	r1, [r7, #8]
 80087e4:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	685b      	ldr	r3, [r3, #4]
 80087ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80087ee:	d111      	bne.n	8008814 <SPI_EndRxTransaction+0x3a>
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	689b      	ldr	r3, [r3, #8]
 80087f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80087f8:	d004      	beq.n	8008804 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	689b      	ldr	r3, [r3, #8]
 80087fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008802:	d107      	bne.n	8008814 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	681a      	ldr	r2, [r3, #0]
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008812:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	685b      	ldr	r3, [r3, #4]
 8008818:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800881c:	d12a      	bne.n	8008874 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	689b      	ldr	r3, [r3, #8]
 8008822:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008826:	d012      	beq.n	800884e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	9300      	str	r3, [sp, #0]
 800882c:	68bb      	ldr	r3, [r7, #8]
 800882e:	2200      	movs	r2, #0
 8008830:	2180      	movs	r1, #128	; 0x80
 8008832:	68f8      	ldr	r0, [r7, #12]
 8008834:	f7ff ff67 	bl	8008706 <SPI_WaitFlagStateUntilTimeout>
 8008838:	4603      	mov	r3, r0
 800883a:	2b00      	cmp	r3, #0
 800883c:	d02d      	beq.n	800889a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008842:	f043 0220 	orr.w	r2, r3, #32
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800884a:	2303      	movs	r3, #3
 800884c:	e026      	b.n	800889c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	9300      	str	r3, [sp, #0]
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	2200      	movs	r2, #0
 8008856:	2101      	movs	r1, #1
 8008858:	68f8      	ldr	r0, [r7, #12]
 800885a:	f7ff ff54 	bl	8008706 <SPI_WaitFlagStateUntilTimeout>
 800885e:	4603      	mov	r3, r0
 8008860:	2b00      	cmp	r3, #0
 8008862:	d01a      	beq.n	800889a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008868:	f043 0220 	orr.w	r2, r3, #32
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008870:	2303      	movs	r3, #3
 8008872:	e013      	b.n	800889c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	9300      	str	r3, [sp, #0]
 8008878:	68bb      	ldr	r3, [r7, #8]
 800887a:	2200      	movs	r2, #0
 800887c:	2101      	movs	r1, #1
 800887e:	68f8      	ldr	r0, [r7, #12]
 8008880:	f7ff ff41 	bl	8008706 <SPI_WaitFlagStateUntilTimeout>
 8008884:	4603      	mov	r3, r0
 8008886:	2b00      	cmp	r3, #0
 8008888:	d007      	beq.n	800889a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800888e:	f043 0220 	orr.w	r2, r3, #32
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008896:	2303      	movs	r3, #3
 8008898:	e000      	b.n	800889c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800889a:	2300      	movs	r3, #0
}
 800889c:	4618      	mov	r0, r3
 800889e:	3710      	adds	r7, #16
 80088a0:	46bd      	mov	sp, r7
 80088a2:	bd80      	pop	{r7, pc}

080088a4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b088      	sub	sp, #32
 80088a8:	af02      	add	r7, sp, #8
 80088aa:	60f8      	str	r0, [r7, #12]
 80088ac:	60b9      	str	r1, [r7, #8]
 80088ae:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80088b0:	4b1b      	ldr	r3, [pc, #108]	; (8008920 <SPI_EndRxTxTransaction+0x7c>)
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	4a1b      	ldr	r2, [pc, #108]	; (8008924 <SPI_EndRxTxTransaction+0x80>)
 80088b6:	fba2 2303 	umull	r2, r3, r2, r3
 80088ba:	0d5b      	lsrs	r3, r3, #21
 80088bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80088c0:	fb02 f303 	mul.w	r3, r2, r3
 80088c4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	685b      	ldr	r3, [r3, #4]
 80088ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80088ce:	d112      	bne.n	80088f6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	9300      	str	r3, [sp, #0]
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	2200      	movs	r2, #0
 80088d8:	2180      	movs	r1, #128	; 0x80
 80088da:	68f8      	ldr	r0, [r7, #12]
 80088dc:	f7ff ff13 	bl	8008706 <SPI_WaitFlagStateUntilTimeout>
 80088e0:	4603      	mov	r3, r0
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d016      	beq.n	8008914 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088ea:	f043 0220 	orr.w	r2, r3, #32
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80088f2:	2303      	movs	r3, #3
 80088f4:	e00f      	b.n	8008916 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80088f6:	697b      	ldr	r3, [r7, #20]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d00a      	beq.n	8008912 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	3b01      	subs	r3, #1
 8008900:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	689b      	ldr	r3, [r3, #8]
 8008908:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800890c:	2b80      	cmp	r3, #128	; 0x80
 800890e:	d0f2      	beq.n	80088f6 <SPI_EndRxTxTransaction+0x52>
 8008910:	e000      	b.n	8008914 <SPI_EndRxTxTransaction+0x70>
        break;
 8008912:	bf00      	nop
  }

  return HAL_OK;
 8008914:	2300      	movs	r3, #0
}
 8008916:	4618      	mov	r0, r3
 8008918:	3718      	adds	r7, #24
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
 800891e:	bf00      	nop
 8008920:	20000034 	.word	0x20000034
 8008924:	165e9f81 	.word	0x165e9f81

08008928 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8008928:	b480      	push	{r7}
 800892a:	b085      	sub	sp, #20
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
 8008930:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8008932:	2300      	movs	r3, #0
 8008934:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 8008936:	2300      	movs	r3, #0
 8008938:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	2b01      	cmp	r3, #1
 8008940:	d029      	beq.n	8008996 <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800894e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008952:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800895c:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 8008962:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 8008968:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 800896e:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 8008974:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 800897a:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 8008980:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 8008986:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8008988:	68fa      	ldr	r2, [r7, #12]
 800898a:	4313      	orrs	r3, r2
 800898c:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	68fa      	ldr	r2, [r7, #12]
 8008992:	601a      	str	r2, [r3, #0]
 8008994:	e034      	b.n	8008a00 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80089a2:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80089ac:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 80089b2:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80089b4:	68fa      	ldr	r2, [r7, #12]
 80089b6:	4313      	orrs	r3, r2
 80089b8:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	685b      	ldr	r3, [r3, #4]
 80089be:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80089c6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80089ca:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80089d4:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 80089da:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 80089e0:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 80089e6:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 80089e8:	683b      	ldr	r3, [r7, #0]
 80089ea:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 80089ec:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80089ee:	68ba      	ldr	r2, [r7, #8]
 80089f0:	4313      	orrs	r3, r2
 80089f2:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	68fa      	ldr	r2, [r7, #12]
 80089f8:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	68ba      	ldr	r2, [r7, #8]
 80089fe:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 8008a00:	2300      	movs	r3, #0
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	3714      	adds	r7, #20
 8008a06:	46bd      	mov	sp, r7
 8008a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0c:	4770      	bx	lr

08008a0e <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008a0e:	b480      	push	{r7}
 8008a10:	b087      	sub	sp, #28
 8008a12:	af00      	add	r7, sp, #0
 8008a14:	60f8      	str	r0, [r7, #12]
 8008a16:	60b9      	str	r1, [r7, #8]
 8008a18:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2b01      	cmp	r3, #1
 8008a26:	d02e      	beq.n	8008a86 <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	689b      	ldr	r3, [r3, #8]
 8008a2c:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8008a2e:	697b      	ldr	r3, [r7, #20]
 8008a30:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008a34:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008a36:	68bb      	ldr	r3, [r7, #8]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	685b      	ldr	r3, [r3, #4]
 8008a40:	3b01      	subs	r3, #1
 8008a42:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008a44:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	689b      	ldr	r3, [r3, #8]
 8008a4a:	3b01      	subs	r3, #1
 8008a4c:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8008a4e:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	68db      	ldr	r3, [r3, #12]
 8008a54:	3b01      	subs	r3, #1
 8008a56:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8008a58:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	691b      	ldr	r3, [r3, #16]
 8008a5e:	3b01      	subs	r3, #1
 8008a60:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008a62:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	695b      	ldr	r3, [r3, #20]
 8008a68:	3b01      	subs	r3, #1
 8008a6a:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8008a6c:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	699b      	ldr	r3, [r3, #24]
 8008a72:	3b01      	subs	r3, #1
 8008a74:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8008a76:	4313      	orrs	r3, r2
 8008a78:	697a      	ldr	r2, [r7, #20]
 8008a7a:	4313      	orrs	r3, r2
 8008a7c:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	697a      	ldr	r2, [r7, #20]
 8008a82:	609a      	str	r2, [r3, #8]
 8008a84:	e03b      	b.n	8008afe <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	689b      	ldr	r3, [r3, #8]
 8008a8a:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008a92:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008a96:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	68db      	ldr	r3, [r3, #12]
 8008a9c:	3b01      	subs	r3, #1
 8008a9e:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	695b      	ldr	r3, [r3, #20]
 8008aa4:	3b01      	subs	r3, #1
 8008aa6:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	697a      	ldr	r2, [r7, #20]
 8008aac:	4313      	orrs	r3, r2
 8008aae:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	68db      	ldr	r3, [r3, #12]
 8008ab4:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008abc:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8008abe:	68bb      	ldr	r3, [r7, #8]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	685b      	ldr	r3, [r3, #4]
 8008ac8:	3b01      	subs	r3, #1
 8008aca:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8008acc:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	689b      	ldr	r3, [r3, #8]
 8008ad2:	3b01      	subs	r3, #1
 8008ad4:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8008ad6:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 8008ad8:	68bb      	ldr	r3, [r7, #8]
 8008ada:	691b      	ldr	r3, [r3, #16]
 8008adc:	3b01      	subs	r3, #1
 8008ade:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8008ae0:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	699b      	ldr	r3, [r3, #24]
 8008ae6:	3b01      	subs	r3, #1
 8008ae8:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8008aea:	4313      	orrs	r3, r2
 8008aec:	693a      	ldr	r2, [r7, #16]
 8008aee:	4313      	orrs	r3, r2
 8008af0:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	697a      	ldr	r2, [r7, #20]
 8008af6:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	693a      	ldr	r2, [r7, #16]
 8008afc:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 8008afe:	2300      	movs	r3, #0
}
 8008b00:	4618      	mov	r0, r3
 8008b02:	371c      	adds	r7, #28
 8008b04:	46bd      	mov	sp, r7
 8008b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0a:	4770      	bx	lr

08008b0c <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b086      	sub	sp, #24
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	60f8      	str	r0, [r7, #12]
 8008b14:	60b9      	str	r1, [r7, #8]
 8008b16:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 8008b18:	2300      	movs	r3, #0
 8008b1a:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 8008b1c:	2300      	movs	r3, #0
 8008b1e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008b28:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	689b      	ldr	r3, [r3, #8]
 8008b2e:	3b01      	subs	r3, #1
 8008b30:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8008b32:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 8008b34:	68bb      	ldr	r3, [r7, #8]
 8008b36:	68db      	ldr	r3, [r3, #12]
 8008b38:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8008b3a:	4313      	orrs	r3, r2
 8008b3c:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 8008b3e:	693a      	ldr	r2, [r7, #16]
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8008b44:	f7fb ff26 	bl	8004994 <HAL_GetTick>
 8008b48:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8008b4a:	e010      	b.n	8008b6e <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b52:	d00c      	beq.n	8008b6e <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d007      	beq.n	8008b6a <FMC_SDRAM_SendCommand+0x5e>
 8008b5a:	f7fb ff1b 	bl	8004994 <HAL_GetTick>
 8008b5e:	4602      	mov	r2, r0
 8008b60:	697b      	ldr	r3, [r7, #20]
 8008b62:	1ad3      	subs	r3, r2, r3
 8008b64:	687a      	ldr	r2, [r7, #4]
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d201      	bcs.n	8008b6e <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 8008b6a:	2303      	movs	r3, #3
 8008b6c:	e006      	b.n	8008b7c <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	699b      	ldr	r3, [r3, #24]
 8008b72:	f003 0320 	and.w	r3, r3, #32
 8008b76:	2b20      	cmp	r3, #32
 8008b78:	d0e8      	beq.n	8008b4c <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 8008b7a:	2300      	movs	r3, #0
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3718      	adds	r7, #24
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}

08008b84 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8008b84:	b480      	push	{r7}
 8008b86:	b083      	sub	sp, #12
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	6078      	str	r0, [r7, #4]
 8008b8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	695a      	ldr	r2, [r3, #20]
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	005b      	lsls	r3, r3, #1
 8008b96:	431a      	orrs	r2, r3
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8008b9c:	2300      	movs	r3, #0
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	370c      	adds	r7, #12
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba8:	4770      	bx	lr
	...

08008bac <arm_max_f32>:
 8008bac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb0:	1e4f      	subs	r7, r1, #1
 8008bb2:	ea5f 0897 	movs.w	r8, r7, lsr #2
 8008bb6:	f100 0e04 	add.w	lr, r0, #4
 8008bba:	edd0 7a00 	vldr	s15, [r0]
 8008bbe:	d058      	beq.n	8008c72 <arm_max_f32+0xc6>
 8008bc0:	3014      	adds	r0, #20
 8008bc2:	46c4      	mov	ip, r8
 8008bc4:	2604      	movs	r6, #4
 8008bc6:	2400      	movs	r4, #0
 8008bc8:	ed10 6a04 	vldr	s12, [r0, #-16]
 8008bcc:	ed50 6a03 	vldr	s13, [r0, #-12]
 8008bd0:	ed10 7a02 	vldr	s14, [r0, #-8]
 8008bd4:	ed50 5a01 	vldr	s11, [r0, #-4]
 8008bd8:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8008bdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008be0:	bfc8      	it	gt
 8008be2:	eef0 7a46 	vmovgt.f32	s15, s12
 8008be6:	f1a6 0503 	sub.w	r5, r6, #3
 8008bea:	eef4 7ae6 	vcmpe.f32	s15, s13
 8008bee:	bfc8      	it	gt
 8008bf0:	462c      	movgt	r4, r5
 8008bf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008bf6:	bf48      	it	mi
 8008bf8:	eef0 7a66 	vmovmi.f32	s15, s13
 8008bfc:	f1a6 0502 	sub.w	r5, r6, #2
 8008c00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008c04:	bf48      	it	mi
 8008c06:	462c      	movmi	r4, r5
 8008c08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c0c:	bf48      	it	mi
 8008c0e:	eef0 7a47 	vmovmi.f32	s15, s14
 8008c12:	f106 35ff 	add.w	r5, r6, #4294967295
 8008c16:	eef4 7ae5 	vcmpe.f32	s15, s11
 8008c1a:	bf48      	it	mi
 8008c1c:	462c      	movmi	r4, r5
 8008c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c22:	bf48      	it	mi
 8008c24:	4634      	movmi	r4, r6
 8008c26:	bf48      	it	mi
 8008c28:	eef0 7a65 	vmovmi.f32	s15, s11
 8008c2c:	f1bc 0c01 	subs.w	ip, ip, #1
 8008c30:	f100 0010 	add.w	r0, r0, #16
 8008c34:	f106 0604 	add.w	r6, r6, #4
 8008c38:	d1c6      	bne.n	8008bc8 <arm_max_f32+0x1c>
 8008c3a:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 8008c3e:	f017 0003 	ands.w	r0, r7, #3
 8008c42:	d018      	beq.n	8008c76 <arm_max_f32+0xca>
 8008c44:	1a08      	subs	r0, r1, r0
 8008c46:	ecbe 7a01 	vldmia	lr!, {s14}
 8008c4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008c4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c52:	bfc8      	it	gt
 8008c54:	4604      	movgt	r4, r0
 8008c56:	f100 0001 	add.w	r0, r0, #1
 8008c5a:	bfd8      	it	le
 8008c5c:	eeb0 7a67 	vmovle.f32	s14, s15
 8008c60:	4281      	cmp	r1, r0
 8008c62:	eef0 7a47 	vmov.f32	s15, s14
 8008c66:	d1ee      	bne.n	8008c46 <arm_max_f32+0x9a>
 8008c68:	ed82 7a00 	vstr	s14, [r2]
 8008c6c:	601c      	str	r4, [r3, #0]
 8008c6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c72:	4644      	mov	r4, r8
 8008c74:	e7e3      	b.n	8008c3e <arm_max_f32+0x92>
 8008c76:	eeb0 7a67 	vmov.f32	s14, s15
 8008c7a:	e7f5      	b.n	8008c68 <arm_max_f32+0xbc>

08008c7c <arm_cfft_radix8by2_f32>:
 8008c7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c80:	ed2d 8b08 	vpush	{d8-d11}
 8008c84:	4607      	mov	r7, r0
 8008c86:	4608      	mov	r0, r1
 8008c88:	f8b7 e000 	ldrh.w	lr, [r7]
 8008c8c:	687a      	ldr	r2, [r7, #4]
 8008c8e:	ea4f 015e 	mov.w	r1, lr, lsr #1
 8008c92:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 8008c96:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8008c9a:	f000 80b0 	beq.w	8008dfe <arm_cfft_radix8by2_f32+0x182>
 8008c9e:	008b      	lsls	r3, r1, #2
 8008ca0:	3310      	adds	r3, #16
 8008ca2:	18c6      	adds	r6, r0, r3
 8008ca4:	3210      	adds	r2, #16
 8008ca6:	4443      	add	r3, r8
 8008ca8:	f100 0510 	add.w	r5, r0, #16
 8008cac:	f108 0410 	add.w	r4, r8, #16
 8008cb0:	ed54 1a04 	vldr	s3, [r4, #-16]
 8008cb4:	ed54 6a03 	vldr	s13, [r4, #-12]
 8008cb8:	ed13 4a04 	vldr	s8, [r3, #-16]
 8008cbc:	ed53 3a03 	vldr	s7, [r3, #-12]
 8008cc0:	ed53 5a02 	vldr	s11, [r3, #-8]
 8008cc4:	ed13 5a01 	vldr	s10, [r3, #-4]
 8008cc8:	ed14 0a02 	vldr	s0, [r4, #-8]
 8008ccc:	ed54 7a01 	vldr	s15, [r4, #-4]
 8008cd0:	ed16 2a04 	vldr	s4, [r6, #-16]
 8008cd4:	ed56 2a03 	vldr	s5, [r6, #-12]
 8008cd8:	ed15 6a03 	vldr	s12, [r5, #-12]
 8008cdc:	ed15 7a01 	vldr	s14, [r5, #-4]
 8008ce0:	ed15 3a04 	vldr	s6, [r5, #-16]
 8008ce4:	ed56 0a02 	vldr	s1, [r6, #-8]
 8008ce8:	ed16 1a01 	vldr	s2, [r6, #-4]
 8008cec:	ed55 4a02 	vldr	s9, [r5, #-8]
 8008cf0:	ee73 ba21 	vadd.f32	s23, s6, s3
 8008cf4:	ee36 ba26 	vadd.f32	s22, s12, s13
 8008cf8:	ee37 aa27 	vadd.f32	s20, s14, s15
 8008cfc:	ee72 9a04 	vadd.f32	s19, s4, s8
 8008d00:	ee32 9aa3 	vadd.f32	s18, s5, s7
 8008d04:	ee31 8a05 	vadd.f32	s16, s2, s10
 8008d08:	ee74 aa80 	vadd.f32	s21, s9, s0
 8008d0c:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8008d10:	ed45 ba04 	vstr	s23, [r5, #-16]
 8008d14:	ed05 ba03 	vstr	s22, [r5, #-12]
 8008d18:	ed45 aa02 	vstr	s21, [r5, #-8]
 8008d1c:	ed05 aa01 	vstr	s20, [r5, #-4]
 8008d20:	ed06 8a01 	vstr	s16, [r6, #-4]
 8008d24:	ed46 9a04 	vstr	s19, [r6, #-16]
 8008d28:	ed06 9a03 	vstr	s18, [r6, #-12]
 8008d2c:	ed46 8a02 	vstr	s17, [r6, #-8]
 8008d30:	ee76 6a66 	vsub.f32	s13, s12, s13
 8008d34:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8008d38:	ed12 6a03 	vldr	s12, [r2, #-12]
 8008d3c:	ed52 2a04 	vldr	s5, [r2, #-16]
 8008d40:	ee33 3a61 	vsub.f32	s6, s6, s3
 8008d44:	ee34 4a42 	vsub.f32	s8, s8, s4
 8008d48:	ee26 8a86 	vmul.f32	s16, s13, s12
 8008d4c:	ee24 2a06 	vmul.f32	s4, s8, s12
 8008d50:	ee63 1a22 	vmul.f32	s3, s6, s5
 8008d54:	ee24 4a22 	vmul.f32	s8, s8, s5
 8008d58:	ee23 3a06 	vmul.f32	s6, s6, s12
 8008d5c:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8008d60:	ee23 6a86 	vmul.f32	s12, s7, s12
 8008d64:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8008d68:	ee36 6a04 	vadd.f32	s12, s12, s8
 8008d6c:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8008d70:	ee72 3a63 	vsub.f32	s7, s4, s7
 8008d74:	ee71 2a88 	vadd.f32	s5, s3, s16
 8008d78:	ed44 6a03 	vstr	s13, [r4, #-12]
 8008d7c:	ed44 2a04 	vstr	s5, [r4, #-16]
 8008d80:	ed43 3a04 	vstr	s7, [r3, #-16]
 8008d84:	ed03 6a03 	vstr	s12, [r3, #-12]
 8008d88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008d8c:	ee75 6ae0 	vsub.f32	s13, s11, s1
 8008d90:	ed12 7a01 	vldr	s14, [r2, #-4]
 8008d94:	ed52 5a02 	vldr	s11, [r2, #-8]
 8008d98:	ee35 6a41 	vsub.f32	s12, s10, s2
 8008d9c:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8008da0:	ee67 3a87 	vmul.f32	s7, s15, s14
 8008da4:	ee26 5a87 	vmul.f32	s10, s13, s14
 8008da8:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8008dac:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008db0:	ee64 4a87 	vmul.f32	s9, s9, s14
 8008db4:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8008db8:	ee26 7a07 	vmul.f32	s14, s12, s14
 8008dbc:	ee26 6a25 	vmul.f32	s12, s12, s11
 8008dc0:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8008dc4:	ee74 5a23 	vadd.f32	s11, s8, s7
 8008dc8:	ee35 6a46 	vsub.f32	s12, s10, s12
 8008dcc:	ee37 7a26 	vadd.f32	s14, s14, s13
 8008dd0:	f1be 0e01 	subs.w	lr, lr, #1
 8008dd4:	ed44 5a02 	vstr	s11, [r4, #-8]
 8008dd8:	f105 0510 	add.w	r5, r5, #16
 8008ddc:	ed44 7a01 	vstr	s15, [r4, #-4]
 8008de0:	f106 0610 	add.w	r6, r6, #16
 8008de4:	ed03 6a02 	vstr	s12, [r3, #-8]
 8008de8:	ed03 7a01 	vstr	s14, [r3, #-4]
 8008dec:	f102 0210 	add.w	r2, r2, #16
 8008df0:	f104 0410 	add.w	r4, r4, #16
 8008df4:	f103 0310 	add.w	r3, r3, #16
 8008df8:	f47f af5a 	bne.w	8008cb0 <arm_cfft_radix8by2_f32+0x34>
 8008dfc:	687a      	ldr	r2, [r7, #4]
 8008dfe:	b28c      	uxth	r4, r1
 8008e00:	4621      	mov	r1, r4
 8008e02:	2302      	movs	r3, #2
 8008e04:	f000 fbca 	bl	800959c <arm_radix8_butterfly_f32>
 8008e08:	ecbd 8b08 	vpop	{d8-d11}
 8008e0c:	4621      	mov	r1, r4
 8008e0e:	687a      	ldr	r2, [r7, #4]
 8008e10:	4640      	mov	r0, r8
 8008e12:	2302      	movs	r3, #2
 8008e14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e18:	f000 bbc0 	b.w	800959c <arm_radix8_butterfly_f32>

08008e1c <arm_cfft_radix8by4_f32>:
 8008e1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e20:	ed2d 8b0a 	vpush	{d8-d12}
 8008e24:	8802      	ldrh	r2, [r0, #0]
 8008e26:	ed91 6a00 	vldr	s12, [r1]
 8008e2a:	b08f      	sub	sp, #60	; 0x3c
 8008e2c:	460f      	mov	r7, r1
 8008e2e:	0852      	lsrs	r2, r2, #1
 8008e30:	6841      	ldr	r1, [r0, #4]
 8008e32:	900c      	str	r0, [sp, #48]	; 0x30
 8008e34:	0093      	lsls	r3, r2, #2
 8008e36:	4638      	mov	r0, r7
 8008e38:	4418      	add	r0, r3
 8008e3a:	4606      	mov	r6, r0
 8008e3c:	9009      	str	r0, [sp, #36]	; 0x24
 8008e3e:	4418      	add	r0, r3
 8008e40:	edd0 6a00 	vldr	s13, [r0]
 8008e44:	ed96 4a00 	vldr	s8, [r6]
 8008e48:	edd6 2a01 	vldr	s5, [r6, #4]
 8008e4c:	edd0 7a01 	vldr	s15, [r0, #4]
 8008e50:	900a      	str	r0, [sp, #40]	; 0x28
 8008e52:	ee76 5a26 	vadd.f32	s11, s12, s13
 8008e56:	4604      	mov	r4, r0
 8008e58:	4625      	mov	r5, r4
 8008e5a:	441c      	add	r4, r3
 8008e5c:	edd4 4a00 	vldr	s9, [r4]
 8008e60:	ed97 7a01 	vldr	s14, [r7, #4]
 8008e64:	ed94 3a01 	vldr	s6, [r4, #4]
 8008e68:	9401      	str	r4, [sp, #4]
 8008e6a:	ee35 5a84 	vadd.f32	s10, s11, s8
 8008e6e:	4630      	mov	r0, r6
 8008e70:	ee35 5a24 	vadd.f32	s10, s10, s9
 8008e74:	463e      	mov	r6, r7
 8008e76:	ee15 ea10 	vmov	lr, s10
 8008e7a:	ee76 6a66 	vsub.f32	s13, s12, s13
 8008e7e:	f846 eb08 	str.w	lr, [r6], #8
 8008e82:	ee37 6a27 	vadd.f32	s12, s14, s15
 8008e86:	ed90 5a01 	vldr	s10, [r0, #4]
 8008e8a:	9605      	str	r6, [sp, #20]
 8008e8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008e90:	9e01      	ldr	r6, [sp, #4]
 8008e92:	9707      	str	r7, [sp, #28]
 8008e94:	ee76 3aa2 	vadd.f32	s7, s13, s5
 8008e98:	ed96 2a01 	vldr	s4, [r6, #4]
 8008e9c:	ee36 7a05 	vadd.f32	s14, s12, s10
 8008ea0:	ee75 5ac4 	vsub.f32	s11, s11, s8
 8008ea4:	ee37 5ac4 	vsub.f32	s10, s15, s8
 8008ea8:	ee77 7a84 	vadd.f32	s15, s15, s8
 8008eac:	ee33 4ac3 	vsub.f32	s8, s7, s6
 8008eb0:	4604      	mov	r4, r0
 8008eb2:	46a3      	mov	fp, r4
 8008eb4:	ee37 7a02 	vadd.f32	s14, s14, s4
 8008eb8:	ee35 5a24 	vadd.f32	s10, s10, s9
 8008ebc:	ee14 8a10 	vmov	r8, s8
 8008ec0:	46a4      	mov	ip, r4
 8008ec2:	ee75 5ae4 	vsub.f32	s11, s11, s9
 8008ec6:	ed87 7a01 	vstr	s14, [r7, #4]
 8008eca:	f84b 8b08 	str.w	r8, [fp], #8
 8008ece:	f1ac 0704 	sub.w	r7, ip, #4
 8008ed2:	ed8c 5a01 	vstr	s10, [ip, #4]
 8008ed6:	f101 0c08 	add.w	ip, r1, #8
 8008eda:	462c      	mov	r4, r5
 8008edc:	f8cd c010 	str.w	ip, [sp, #16]
 8008ee0:	ee15 ca90 	vmov	ip, s11
 8008ee4:	ee36 6a62 	vsub.f32	s12, s12, s5
 8008ee8:	f844 cb08 	str.w	ip, [r4], #8
 8008eec:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8008ef0:	ee36 6a43 	vsub.f32	s12, s12, s6
 8008ef4:	9406      	str	r4, [sp, #24]
 8008ef6:	ee76 6a83 	vadd.f32	s13, s13, s6
 8008efa:	f101 0410 	add.w	r4, r1, #16
 8008efe:	0852      	lsrs	r2, r2, #1
 8008f00:	9402      	str	r4, [sp, #8]
 8008f02:	ed85 6a01 	vstr	s12, [r5, #4]
 8008f06:	462c      	mov	r4, r5
 8008f08:	f101 0518 	add.w	r5, r1, #24
 8008f0c:	920b      	str	r2, [sp, #44]	; 0x2c
 8008f0e:	46b2      	mov	sl, r6
 8008f10:	9503      	str	r5, [sp, #12]
 8008f12:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8008f16:	3a02      	subs	r2, #2
 8008f18:	ee16 5a90 	vmov	r5, s13
 8008f1c:	46b6      	mov	lr, r6
 8008f1e:	4630      	mov	r0, r6
 8008f20:	0852      	lsrs	r2, r2, #1
 8008f22:	f84a 5b08 	str.w	r5, [sl], #8
 8008f26:	f1a0 0604 	sub.w	r6, r0, #4
 8008f2a:	edce 7a01 	vstr	s15, [lr, #4]
 8008f2e:	9208      	str	r2, [sp, #32]
 8008f30:	f000 8130 	beq.w	8009194 <arm_cfft_radix8by4_f32+0x378>
 8008f34:	4691      	mov	r9, r2
 8008f36:	9a07      	ldr	r2, [sp, #28]
 8008f38:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008f3c:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008f40:	3b08      	subs	r3, #8
 8008f42:	f102 0510 	add.w	r5, r2, #16
 8008f46:	f101 0c20 	add.w	ip, r1, #32
 8008f4a:	f1a4 020c 	sub.w	r2, r4, #12
 8008f4e:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 8008f52:	4433      	add	r3, r6
 8008f54:	3410      	adds	r4, #16
 8008f56:	4650      	mov	r0, sl
 8008f58:	4659      	mov	r1, fp
 8008f5a:	ed55 3a02 	vldr	s7, [r5, #-8]
 8008f5e:	ed14 5a02 	vldr	s10, [r4, #-8]
 8008f62:	ed91 7a00 	vldr	s14, [r1]
 8008f66:	edd0 7a00 	vldr	s15, [r0]
 8008f6a:	ed54 5a01 	vldr	s11, [r4, #-4]
 8008f6e:	ed15 4a01 	vldr	s8, [r5, #-4]
 8008f72:	edd0 6a01 	vldr	s13, [r0, #4]
 8008f76:	ed91 6a01 	vldr	s12, [r1, #4]
 8008f7a:	ee33 8a85 	vadd.f32	s16, s7, s10
 8008f7e:	ee34 0a25 	vadd.f32	s0, s8, s11
 8008f82:	ee78 4a07 	vadd.f32	s9, s16, s14
 8008f86:	ee74 5a65 	vsub.f32	s11, s8, s11
 8008f8a:	ee74 4aa7 	vadd.f32	s9, s9, s15
 8008f8e:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8008f92:	ed45 4a02 	vstr	s9, [r5, #-8]
 8008f96:	edd1 4a01 	vldr	s9, [r1, #4]
 8008f9a:	ed90 4a01 	vldr	s8, [r0, #4]
 8008f9e:	ee70 4a24 	vadd.f32	s9, s0, s9
 8008fa2:	ee75 aa06 	vadd.f32	s21, s10, s12
 8008fa6:	ee74 4a84 	vadd.f32	s9, s9, s8
 8008faa:	ee35 aac7 	vsub.f32	s20, s11, s14
 8008fae:	ed45 4a01 	vstr	s9, [r5, #-4]
 8008fb2:	edd6 1a00 	vldr	s3, [r6]
 8008fb6:	edd7 0a00 	vldr	s1, [r7]
 8008fba:	ed92 4a02 	vldr	s8, [r2, #8]
 8008fbe:	edd3 3a02 	vldr	s7, [r3, #8]
 8008fc2:	ed93 2a01 	vldr	s4, [r3, #4]
 8008fc6:	ed16 1a01 	vldr	s2, [r6, #-4]
 8008fca:	edd2 2a01 	vldr	s5, [r2, #4]
 8008fce:	ed57 9a01 	vldr	s19, [r7, #-4]
 8008fd2:	ee70 4aa1 	vadd.f32	s9, s1, s3
 8008fd6:	ee39 3a81 	vadd.f32	s6, s19, s2
 8008fda:	ee74 8a84 	vadd.f32	s17, s9, s8
 8008fde:	ee70 1ae1 	vsub.f32	s3, s1, s3
 8008fe2:	ee78 8aa3 	vadd.f32	s17, s17, s7
 8008fe6:	ee7a aae6 	vsub.f32	s21, s21, s13
 8008fea:	ee18 aa90 	vmov	sl, s17
 8008fee:	f847 a908 	str.w	sl, [r7], #-8
 8008ff2:	edd2 8a01 	vldr	s17, [r2, #4]
 8008ff6:	ed93 9a01 	vldr	s18, [r3, #4]
 8008ffa:	ee73 8a28 	vadd.f32	s17, s6, s17
 8008ffe:	ee3a aa27 	vadd.f32	s20, s20, s15
 8009002:	ee78 8a89 	vadd.f32	s17, s17, s18
 8009006:	ee74 0a63 	vsub.f32	s1, s8, s7
 800900a:	edc7 8a01 	vstr	s17, [r7, #4]
 800900e:	ed18 ba02 	vldr	s22, [r8, #-8]
 8009012:	ed58 8a01 	vldr	s17, [r8, #-4]
 8009016:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800901a:	ee6a ba28 	vmul.f32	s23, s20, s17
 800901e:	ee2a ca8b 	vmul.f32	s24, s21, s22
 8009022:	ee71 9ae2 	vsub.f32	s19, s3, s5
 8009026:	ee31 9a20 	vadd.f32	s18, s2, s1
 800902a:	ee79 9a82 	vadd.f32	s19, s19, s4
 800902e:	ee3c ca2b 	vadd.f32	s24, s24, s23
 8009032:	ee6a aaa8 	vmul.f32	s21, s21, s17
 8009036:	ee69 baa8 	vmul.f32	s23, s19, s17
 800903a:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800903e:	ee69 9a8b 	vmul.f32	s19, s19, s22
 8009042:	ee69 8a28 	vmul.f32	s17, s18, s17
 8009046:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800904a:	ee1c aa10 	vmov	sl, s24
 800904e:	ee78 8aa9 	vadd.f32	s17, s17, s19
 8009052:	f841 ab08 	str.w	sl, [r1], #8
 8009056:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800905a:	ee3b bacb 	vsub.f32	s22, s23, s22
 800905e:	ee34 4ac4 	vsub.f32	s8, s9, s8
 8009062:	ee33 3a62 	vsub.f32	s6, s6, s5
 8009066:	ed01 aa01 	vstr	s20, [r1, #-4]
 800906a:	edc2 8a01 	vstr	s17, [r2, #4]
 800906e:	ed82 ba02 	vstr	s22, [r2, #8]
 8009072:	ed5c 4a04 	vldr	s9, [ip, #-16]
 8009076:	ee74 3a63 	vsub.f32	s7, s8, s7
 800907a:	ee38 8a47 	vsub.f32	s16, s16, s14
 800907e:	ed1c 4a03 	vldr	s8, [ip, #-12]
 8009082:	ee30 0a46 	vsub.f32	s0, s0, s12
 8009086:	ee33 3a42 	vsub.f32	s6, s6, s4
 800908a:	ee38 8a67 	vsub.f32	s16, s16, s15
 800908e:	ee30 0a66 	vsub.f32	s0, s0, s13
 8009092:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 8009096:	ee63 8a04 	vmul.f32	s17, s6, s8
 800909a:	ee28 aa24 	vmul.f32	s20, s16, s9
 800909e:	ee60 9a04 	vmul.f32	s19, s0, s8
 80090a2:	ee28 8a04 	vmul.f32	s16, s16, s8
 80090a6:	ee20 0a24 	vmul.f32	s0, s0, s9
 80090aa:	ee63 3a84 	vmul.f32	s7, s7, s8
 80090ae:	ee39 4a68 	vsub.f32	s8, s18, s17
 80090b2:	ee7a 9a29 	vadd.f32	s19, s20, s19
 80090b6:	ee14 aa10 	vmov	sl, s8
 80090ba:	ee30 0a48 	vsub.f32	s0, s0, s16
 80090be:	ee63 4a24 	vmul.f32	s9, s6, s9
 80090c2:	ed44 9a02 	vstr	s19, [r4, #-8]
 80090c6:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80090ca:	ed04 0a01 	vstr	s0, [r4, #-4]
 80090ce:	f846 a908 	str.w	sl, [r6], #-8
 80090d2:	ee35 6a46 	vsub.f32	s12, s10, s12
 80090d6:	ee35 7a87 	vadd.f32	s14, s11, s14
 80090da:	edc6 3a01 	vstr	s7, [r6, #4]
 80090de:	ee76 6a26 	vadd.f32	s13, s12, s13
 80090e2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80090e6:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 80090ea:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 80090ee:	ee67 5a86 	vmul.f32	s11, s15, s12
 80090f2:	ee26 5a87 	vmul.f32	s10, s13, s14
 80090f6:	ee72 2a62 	vsub.f32	s5, s4, s5
 80090fa:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80090fe:	ee72 2ae1 	vsub.f32	s5, s5, s3
 8009102:	ee75 5a25 	vadd.f32	s11, s10, s11
 8009106:	ee62 0a86 	vmul.f32	s1, s5, s12
 800910a:	ee66 6a86 	vmul.f32	s13, s13, s12
 800910e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009112:	ee21 6a06 	vmul.f32	s12, s2, s12
 8009116:	ee62 2a87 	vmul.f32	s5, s5, s14
 800911a:	ee21 1a07 	vmul.f32	s2, s2, s14
 800911e:	ee15 aa90 	vmov	sl, s11
 8009122:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009126:	f840 ab08 	str.w	sl, [r0], #8
 800912a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800912e:	ee76 2a22 	vadd.f32	s5, s12, s5
 8009132:	f1b9 0901 	subs.w	r9, r9, #1
 8009136:	ed40 7a01 	vstr	s15, [r0, #-4]
 800913a:	f105 0508 	add.w	r5, r5, #8
 800913e:	ed83 1a02 	vstr	s2, [r3, #8]
 8009142:	edc3 2a01 	vstr	s5, [r3, #4]
 8009146:	f108 0808 	add.w	r8, r8, #8
 800914a:	f1a2 0208 	sub.w	r2, r2, #8
 800914e:	f10c 0c10 	add.w	ip, ip, #16
 8009152:	f104 0408 	add.w	r4, r4, #8
 8009156:	f10e 0e18 	add.w	lr, lr, #24
 800915a:	f1a3 0308 	sub.w	r3, r3, #8
 800915e:	f47f aefc 	bne.w	8008f5a <arm_cfft_radix8by4_f32+0x13e>
 8009162:	9908      	ldr	r1, [sp, #32]
 8009164:	9802      	ldr	r0, [sp, #8]
 8009166:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 800916a:	00cb      	lsls	r3, r1, #3
 800916c:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8009170:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8009174:	9102      	str	r1, [sp, #8]
 8009176:	9905      	ldr	r1, [sp, #20]
 8009178:	4419      	add	r1, r3
 800917a:	9105      	str	r1, [sp, #20]
 800917c:	9904      	ldr	r1, [sp, #16]
 800917e:	4419      	add	r1, r3
 8009180:	9104      	str	r1, [sp, #16]
 8009182:	9906      	ldr	r1, [sp, #24]
 8009184:	449b      	add	fp, r3
 8009186:	4419      	add	r1, r3
 8009188:	449a      	add	sl, r3
 800918a:	9b03      	ldr	r3, [sp, #12]
 800918c:	9106      	str	r1, [sp, #24]
 800918e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009192:	9303      	str	r3, [sp, #12]
 8009194:	9a05      	ldr	r2, [sp, #20]
 8009196:	9806      	ldr	r0, [sp, #24]
 8009198:	ed92 4a00 	vldr	s8, [r2]
 800919c:	ed90 7a00 	vldr	s14, [r0]
 80091a0:	ed9b 3a00 	vldr	s6, [fp]
 80091a4:	edda 3a00 	vldr	s7, [sl]
 80091a8:	edd2 4a01 	vldr	s9, [r2, #4]
 80091ac:	edd0 6a01 	vldr	s13, [r0, #4]
 80091b0:	ed9a 2a01 	vldr	s4, [sl, #4]
 80091b4:	eddb 7a01 	vldr	s15, [fp, #4]
 80091b8:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 80091bc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80091be:	ee34 6a07 	vadd.f32	s12, s8, s14
 80091c2:	ee74 5aa6 	vadd.f32	s11, s9, s13
 80091c6:	ee36 5a03 	vadd.f32	s10, s12, s6
 80091ca:	ee74 6ae6 	vsub.f32	s13, s9, s13
 80091ce:	ee35 5a23 	vadd.f32	s10, s10, s7
 80091d2:	ee34 7a47 	vsub.f32	s14, s8, s14
 80091d6:	ed82 5a00 	vstr	s10, [r2]
 80091da:	ed9b 5a01 	vldr	s10, [fp, #4]
 80091de:	edda 4a01 	vldr	s9, [sl, #4]
 80091e2:	ee35 5a85 	vadd.f32	s10, s11, s10
 80091e6:	ee37 4a27 	vadd.f32	s8, s14, s15
 80091ea:	ee35 5a24 	vadd.f32	s10, s10, s9
 80091ee:	ee76 4ac3 	vsub.f32	s9, s13, s6
 80091f2:	ed82 5a01 	vstr	s10, [r2, #4]
 80091f6:	9a04      	ldr	r2, [sp, #16]
 80091f8:	ee34 5aa3 	vadd.f32	s10, s9, s7
 80091fc:	edd2 1a00 	vldr	s3, [r2]
 8009200:	edd2 2a01 	vldr	s5, [r2, #4]
 8009204:	9a02      	ldr	r2, [sp, #8]
 8009206:	ee34 4a42 	vsub.f32	s8, s8, s4
 800920a:	ee36 6a43 	vsub.f32	s12, s12, s6
 800920e:	ee64 4a21 	vmul.f32	s9, s8, s3
 8009212:	ee24 4a22 	vmul.f32	s8, s8, s5
 8009216:	ee65 2a22 	vmul.f32	s5, s10, s5
 800921a:	ee25 5a21 	vmul.f32	s10, s10, s3
 800921e:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8009222:	ee35 5a44 	vsub.f32	s10, s10, s8
 8009226:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800922a:	edcb 2a00 	vstr	s5, [fp]
 800922e:	ed8b 5a01 	vstr	s10, [fp, #4]
 8009232:	ed92 4a01 	vldr	s8, [r2, #4]
 8009236:	ed92 5a00 	vldr	s10, [r2]
 800923a:	9a03      	ldr	r2, [sp, #12]
 800923c:	ee36 6a63 	vsub.f32	s12, s12, s7
 8009240:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8009244:	ee66 4a05 	vmul.f32	s9, s12, s10
 8009248:	ee25 5a85 	vmul.f32	s10, s11, s10
 800924c:	ee26 6a04 	vmul.f32	s12, s12, s8
 8009250:	ee65 5a84 	vmul.f32	s11, s11, s8
 8009254:	ee35 6a46 	vsub.f32	s12, s10, s12
 8009258:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800925c:	ee76 6a83 	vadd.f32	s13, s13, s6
 8009260:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009264:	ed80 6a01 	vstr	s12, [r0, #4]
 8009268:	edc0 5a00 	vstr	s11, [r0]
 800926c:	edd2 5a01 	vldr	s11, [r2, #4]
 8009270:	9807      	ldr	r0, [sp, #28]
 8009272:	ee77 7a02 	vadd.f32	s15, s14, s4
 8009276:	ee36 7ae3 	vsub.f32	s14, s13, s7
 800927a:	edd2 6a00 	vldr	s13, [r2]
 800927e:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8009282:	ee67 6a26 	vmul.f32	s13, s14, s13
 8009286:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800928a:	ee27 7a25 	vmul.f32	s14, s14, s11
 800928e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8009292:	ee36 7a07 	vadd.f32	s14, s12, s14
 8009296:	edca 7a01 	vstr	s15, [sl, #4]
 800929a:	ed8a 7a00 	vstr	s14, [sl]
 800929e:	6872      	ldr	r2, [r6, #4]
 80092a0:	4621      	mov	r1, r4
 80092a2:	2304      	movs	r3, #4
 80092a4:	f000 f97a 	bl	800959c <arm_radix8_butterfly_f32>
 80092a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80092aa:	6872      	ldr	r2, [r6, #4]
 80092ac:	4621      	mov	r1, r4
 80092ae:	2304      	movs	r3, #4
 80092b0:	f000 f974 	bl	800959c <arm_radix8_butterfly_f32>
 80092b4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80092b6:	6872      	ldr	r2, [r6, #4]
 80092b8:	4621      	mov	r1, r4
 80092ba:	2304      	movs	r3, #4
 80092bc:	f000 f96e 	bl	800959c <arm_radix8_butterfly_f32>
 80092c0:	6872      	ldr	r2, [r6, #4]
 80092c2:	9801      	ldr	r0, [sp, #4]
 80092c4:	4621      	mov	r1, r4
 80092c6:	2304      	movs	r3, #4
 80092c8:	b00f      	add	sp, #60	; 0x3c
 80092ca:	ecbd 8b0a 	vpop	{d8-d12}
 80092ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092d2:	f000 b963 	b.w	800959c <arm_radix8_butterfly_f32>
 80092d6:	bf00      	nop

080092d8 <arm_cfft_f32>:
 80092d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092dc:	2a01      	cmp	r2, #1
 80092de:	4606      	mov	r6, r0
 80092e0:	4617      	mov	r7, r2
 80092e2:	460c      	mov	r4, r1
 80092e4:	4698      	mov	r8, r3
 80092e6:	8805      	ldrh	r5, [r0, #0]
 80092e8:	d054      	beq.n	8009394 <arm_cfft_f32+0xbc>
 80092ea:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80092ee:	d04c      	beq.n	800938a <arm_cfft_f32+0xb2>
 80092f0:	d916      	bls.n	8009320 <arm_cfft_f32+0x48>
 80092f2:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 80092f6:	d01a      	beq.n	800932e <arm_cfft_f32+0x56>
 80092f8:	d95c      	bls.n	80093b4 <arm_cfft_f32+0xdc>
 80092fa:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 80092fe:	d044      	beq.n	800938a <arm_cfft_f32+0xb2>
 8009300:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8009304:	d105      	bne.n	8009312 <arm_cfft_f32+0x3a>
 8009306:	2301      	movs	r3, #1
 8009308:	6872      	ldr	r2, [r6, #4]
 800930a:	4629      	mov	r1, r5
 800930c:	4620      	mov	r0, r4
 800930e:	f000 f945 	bl	800959c <arm_radix8_butterfly_f32>
 8009312:	f1b8 0f00 	cmp.w	r8, #0
 8009316:	d111      	bne.n	800933c <arm_cfft_f32+0x64>
 8009318:	2f01      	cmp	r7, #1
 800931a:	d016      	beq.n	800934a <arm_cfft_f32+0x72>
 800931c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009320:	2d20      	cmp	r5, #32
 8009322:	d032      	beq.n	800938a <arm_cfft_f32+0xb2>
 8009324:	d94a      	bls.n	80093bc <arm_cfft_f32+0xe4>
 8009326:	2d40      	cmp	r5, #64	; 0x40
 8009328:	d0ed      	beq.n	8009306 <arm_cfft_f32+0x2e>
 800932a:	2d80      	cmp	r5, #128	; 0x80
 800932c:	d1f1      	bne.n	8009312 <arm_cfft_f32+0x3a>
 800932e:	4621      	mov	r1, r4
 8009330:	4630      	mov	r0, r6
 8009332:	f7ff fca3 	bl	8008c7c <arm_cfft_radix8by2_f32>
 8009336:	f1b8 0f00 	cmp.w	r8, #0
 800933a:	d0ed      	beq.n	8009318 <arm_cfft_f32+0x40>
 800933c:	68b2      	ldr	r2, [r6, #8]
 800933e:	89b1      	ldrh	r1, [r6, #12]
 8009340:	4620      	mov	r0, r4
 8009342:	f7f6 ff55 	bl	80001f0 <arm_bitreversal_32>
 8009346:	2f01      	cmp	r7, #1
 8009348:	d1e8      	bne.n	800931c <arm_cfft_f32+0x44>
 800934a:	ee07 5a90 	vmov	s15, r5
 800934e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009352:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009356:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800935a:	2d00      	cmp	r5, #0
 800935c:	d0de      	beq.n	800931c <arm_cfft_f32+0x44>
 800935e:	f104 0108 	add.w	r1, r4, #8
 8009362:	2300      	movs	r3, #0
 8009364:	3301      	adds	r3, #1
 8009366:	429d      	cmp	r5, r3
 8009368:	f101 0108 	add.w	r1, r1, #8
 800936c:	ed11 7a04 	vldr	s14, [r1, #-16]
 8009370:	ed51 7a03 	vldr	s15, [r1, #-12]
 8009374:	ee27 7a26 	vmul.f32	s14, s14, s13
 8009378:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800937c:	ed01 7a04 	vstr	s14, [r1, #-16]
 8009380:	ed41 7a03 	vstr	s15, [r1, #-12]
 8009384:	d1ee      	bne.n	8009364 <arm_cfft_f32+0x8c>
 8009386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800938a:	4621      	mov	r1, r4
 800938c:	4630      	mov	r0, r6
 800938e:	f7ff fd45 	bl	8008e1c <arm_cfft_radix8by4_f32>
 8009392:	e7be      	b.n	8009312 <arm_cfft_f32+0x3a>
 8009394:	b1ad      	cbz	r5, 80093c2 <arm_cfft_f32+0xea>
 8009396:	f101 030c 	add.w	r3, r1, #12
 800939a:	2200      	movs	r2, #0
 800939c:	ed53 7a02 	vldr	s15, [r3, #-8]
 80093a0:	3201      	adds	r2, #1
 80093a2:	eef1 7a67 	vneg.f32	s15, s15
 80093a6:	4295      	cmp	r5, r2
 80093a8:	ed43 7a02 	vstr	s15, [r3, #-8]
 80093ac:	f103 0308 	add.w	r3, r3, #8
 80093b0:	d1f4      	bne.n	800939c <arm_cfft_f32+0xc4>
 80093b2:	e79a      	b.n	80092ea <arm_cfft_f32+0x12>
 80093b4:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 80093b8:	d0a5      	beq.n	8009306 <arm_cfft_f32+0x2e>
 80093ba:	e7aa      	b.n	8009312 <arm_cfft_f32+0x3a>
 80093bc:	2d10      	cmp	r5, #16
 80093be:	d0b6      	beq.n	800932e <arm_cfft_f32+0x56>
 80093c0:	e7a7      	b.n	8009312 <arm_cfft_f32+0x3a>
 80093c2:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80093c6:	d894      	bhi.n	80092f2 <arm_cfft_f32+0x1a>
 80093c8:	e7aa      	b.n	8009320 <arm_cfft_f32+0x48>
 80093ca:	bf00      	nop

080093cc <arm_cmplx_mag_f32>:
 80093cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093d0:	ea5f 0892 	movs.w	r8, r2, lsr #2
 80093d4:	b084      	sub	sp, #16
 80093d6:	d07f      	beq.n	80094d8 <arm_cmplx_mag_f32+0x10c>
 80093d8:	2700      	movs	r7, #0
 80093da:	f100 0420 	add.w	r4, r0, #32
 80093de:	f101 0510 	add.w	r5, r1, #16
 80093e2:	4646      	mov	r6, r8
 80093e4:	e05a      	b.n	800949c <arm_cmplx_mag_f32+0xd0>
 80093e6:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80093ea:	eeb4 0a40 	vcmp.f32	s0, s0
 80093ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093f2:	f040 80a4 	bne.w	800953e <arm_cmplx_mag_f32+0x172>
 80093f6:	ed05 0a04 	vstr	s0, [r5, #-16]
 80093fa:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 80093fe:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 8009402:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009406:	ee20 0a00 	vmul.f32	s0, s0, s0
 800940a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800940e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009416:	f2c0 808f 	blt.w	8009538 <arm_cmplx_mag_f32+0x16c>
 800941a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800941e:	eeb4 0a40 	vcmp.f32	s0, s0
 8009422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009426:	f040 80af 	bne.w	8009588 <arm_cmplx_mag_f32+0x1bc>
 800942a:	ed05 0a03 	vstr	s0, [r5, #-12]
 800942e:	ed54 7a04 	vldr	s15, [r4, #-16]
 8009432:	ed14 0a03 	vldr	s0, [r4, #-12]
 8009436:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800943a:	ee20 0a00 	vmul.f32	s0, s0, s0
 800943e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009442:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009446:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800944a:	db72      	blt.n	8009532 <arm_cmplx_mag_f32+0x166>
 800944c:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8009450:	eeb4 0a40 	vcmp.f32	s0, s0
 8009454:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009458:	f040 808c 	bne.w	8009574 <arm_cmplx_mag_f32+0x1a8>
 800945c:	ed05 0a02 	vstr	s0, [r5, #-8]
 8009460:	ed54 7a02 	vldr	s15, [r4, #-8]
 8009464:	ed14 0a01 	vldr	s0, [r4, #-4]
 8009468:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800946c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009470:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009474:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800947c:	db20      	blt.n	80094c0 <arm_cmplx_mag_f32+0xf4>
 800947e:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8009482:	eeb4 0a40 	vcmp.f32	s0, s0
 8009486:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800948a:	d169      	bne.n	8009560 <arm_cmplx_mag_f32+0x194>
 800948c:	3e01      	subs	r6, #1
 800948e:	ed05 0a01 	vstr	s0, [r5, #-4]
 8009492:	f104 0420 	add.w	r4, r4, #32
 8009496:	f105 0510 	add.w	r5, r5, #16
 800949a:	d019      	beq.n	80094d0 <arm_cmplx_mag_f32+0x104>
 800949c:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 80094a0:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 80094a4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80094a8:	ee20 0a00 	vmul.f32	s0, s0, s0
 80094ac:	ee77 7a80 	vadd.f32	s15, s15, s0
 80094b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80094b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094b8:	da95      	bge.n	80093e6 <arm_cmplx_mag_f32+0x1a>
 80094ba:	f845 7c10 	str.w	r7, [r5, #-16]
 80094be:	e79c      	b.n	80093fa <arm_cmplx_mag_f32+0x2e>
 80094c0:	3e01      	subs	r6, #1
 80094c2:	f845 7c04 	str.w	r7, [r5, #-4]
 80094c6:	f104 0420 	add.w	r4, r4, #32
 80094ca:	f105 0510 	add.w	r5, r5, #16
 80094ce:	d1e5      	bne.n	800949c <arm_cmplx_mag_f32+0xd0>
 80094d0:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 80094d4:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 80094d8:	f012 0503 	ands.w	r5, r2, #3
 80094dc:	d026      	beq.n	800952c <arm_cmplx_mag_f32+0x160>
 80094de:	2600      	movs	r6, #0
 80094e0:	f100 0408 	add.w	r4, r0, #8
 80094e4:	e00c      	b.n	8009500 <arm_cmplx_mag_f32+0x134>
 80094e6:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80094ea:	eeb4 0a40 	vcmp.f32	s0, s0
 80094ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094f2:	d12e      	bne.n	8009552 <arm_cmplx_mag_f32+0x186>
 80094f4:	3d01      	subs	r5, #1
 80094f6:	ed01 0a01 	vstr	s0, [r1, #-4]
 80094fa:	f104 0408 	add.w	r4, r4, #8
 80094fe:	d015      	beq.n	800952c <arm_cmplx_mag_f32+0x160>
 8009500:	ed54 7a02 	vldr	s15, [r4, #-8]
 8009504:	ed14 0a01 	vldr	s0, [r4, #-4]
 8009508:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800950c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8009510:	3104      	adds	r1, #4
 8009512:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009516:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800951a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800951e:	dae2      	bge.n	80094e6 <arm_cmplx_mag_f32+0x11a>
 8009520:	3d01      	subs	r5, #1
 8009522:	f841 6c04 	str.w	r6, [r1, #-4]
 8009526:	f104 0408 	add.w	r4, r4, #8
 800952a:	d1e9      	bne.n	8009500 <arm_cmplx_mag_f32+0x134>
 800952c:	b004      	add	sp, #16
 800952e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009532:	f845 7c08 	str.w	r7, [r5, #-8]
 8009536:	e793      	b.n	8009460 <arm_cmplx_mag_f32+0x94>
 8009538:	f845 7c0c 	str.w	r7, [r5, #-12]
 800953c:	e777      	b.n	800942e <arm_cmplx_mag_f32+0x62>
 800953e:	eeb0 0a67 	vmov.f32	s0, s15
 8009542:	9203      	str	r2, [sp, #12]
 8009544:	9102      	str	r1, [sp, #8]
 8009546:	9001      	str	r0, [sp, #4]
 8009548:	f004 fc60 	bl	800de0c <sqrtf>
 800954c:	a801      	add	r0, sp, #4
 800954e:	c807      	ldmia	r0, {r0, r1, r2}
 8009550:	e751      	b.n	80093f6 <arm_cmplx_mag_f32+0x2a>
 8009552:	eeb0 0a67 	vmov.f32	s0, s15
 8009556:	9101      	str	r1, [sp, #4]
 8009558:	f004 fc58 	bl	800de0c <sqrtf>
 800955c:	9901      	ldr	r1, [sp, #4]
 800955e:	e7c9      	b.n	80094f4 <arm_cmplx_mag_f32+0x128>
 8009560:	eeb0 0a67 	vmov.f32	s0, s15
 8009564:	9203      	str	r2, [sp, #12]
 8009566:	9102      	str	r1, [sp, #8]
 8009568:	9001      	str	r0, [sp, #4]
 800956a:	f004 fc4f 	bl	800de0c <sqrtf>
 800956e:	a801      	add	r0, sp, #4
 8009570:	c807      	ldmia	r0, {r0, r1, r2}
 8009572:	e78b      	b.n	800948c <arm_cmplx_mag_f32+0xc0>
 8009574:	eeb0 0a67 	vmov.f32	s0, s15
 8009578:	9203      	str	r2, [sp, #12]
 800957a:	9102      	str	r1, [sp, #8]
 800957c:	9001      	str	r0, [sp, #4]
 800957e:	f004 fc45 	bl	800de0c <sqrtf>
 8009582:	a801      	add	r0, sp, #4
 8009584:	c807      	ldmia	r0, {r0, r1, r2}
 8009586:	e769      	b.n	800945c <arm_cmplx_mag_f32+0x90>
 8009588:	eeb0 0a67 	vmov.f32	s0, s15
 800958c:	9203      	str	r2, [sp, #12]
 800958e:	9102      	str	r1, [sp, #8]
 8009590:	9001      	str	r0, [sp, #4]
 8009592:	f004 fc3b 	bl	800de0c <sqrtf>
 8009596:	a801      	add	r0, sp, #4
 8009598:	c807      	ldmia	r0, {r0, r1, r2}
 800959a:	e746      	b.n	800942a <arm_cmplx_mag_f32+0x5e>

0800959c <arm_radix8_butterfly_f32>:
 800959c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095a0:	ed2d 8b10 	vpush	{d8-d15}
 80095a4:	461c      	mov	r4, r3
 80095a6:	b09d      	sub	sp, #116	; 0x74
 80095a8:	4603      	mov	r3, r0
 80095aa:	3304      	adds	r3, #4
 80095ac:	ed9f bac4 	vldr	s22, [pc, #784]	; 80098c0 <arm_radix8_butterfly_f32+0x324>
 80095b0:	9019      	str	r0, [sp, #100]	; 0x64
 80095b2:	921a      	str	r2, [sp, #104]	; 0x68
 80095b4:	468b      	mov	fp, r1
 80095b6:	931b      	str	r3, [sp, #108]	; 0x6c
 80095b8:	468a      	mov	sl, r1
 80095ba:	46a1      	mov	r9, r4
 80095bc:	4607      	mov	r7, r0
 80095be:	ea4f 03db 	mov.w	r3, fp, lsr #3
 80095c2:	ea4f 0843 	mov.w	r8, r3, lsl #1
 80095c6:	eb03 0508 	add.w	r5, r3, r8
 80095ca:	195c      	adds	r4, r3, r5
 80095cc:	00de      	lsls	r6, r3, #3
 80095ce:	191a      	adds	r2, r3, r4
 80095d0:	9600      	str	r6, [sp, #0]
 80095d2:	1898      	adds	r0, r3, r2
 80095d4:	4619      	mov	r1, r3
 80095d6:	9e00      	ldr	r6, [sp, #0]
 80095d8:	9311      	str	r3, [sp, #68]	; 0x44
 80095da:	4401      	add	r1, r0
 80095dc:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 80095e0:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 80095e4:	19be      	adds	r6, r7, r6
 80095e6:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 80095ea:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 80095ee:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 80095f2:	9f00      	ldr	r7, [sp, #0]
 80095f4:	011b      	lsls	r3, r3, #4
 80095f6:	eb06 0e07 	add.w	lr, r6, r7
 80095fa:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 80095fc:	9302      	str	r3, [sp, #8]
 80095fe:	3204      	adds	r2, #4
 8009600:	3104      	adds	r1, #4
 8009602:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009606:	f04f 0c00 	mov.w	ip, #0
 800960a:	edde 7a00 	vldr	s15, [lr]
 800960e:	edd6 6a00 	vldr	s13, [r6]
 8009612:	ed95 2a00 	vldr	s4, [r5]
 8009616:	ed17 aa01 	vldr	s20, [r7, #-4]
 800961a:	edd4 4a00 	vldr	s9, [r4]
 800961e:	ed90 5a00 	vldr	s10, [r0]
 8009622:	ed12 7a01 	vldr	s14, [r2, #-4]
 8009626:	ed51 0a01 	vldr	s1, [r1, #-4]
 800962a:	ee77 8a85 	vadd.f32	s17, s15, s10
 800962e:	ee76 3a87 	vadd.f32	s7, s13, s14
 8009632:	ee32 4a20 	vadd.f32	s8, s4, s1
 8009636:	ee3a 3a24 	vadd.f32	s6, s20, s9
 800963a:	ee33 6a84 	vadd.f32	s12, s7, s8
 800963e:	ee73 5a28 	vadd.f32	s11, s6, s17
 8009642:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8009646:	ee75 6a86 	vadd.f32	s13, s11, s12
 800964a:	ee75 5ac6 	vsub.f32	s11, s11, s12
 800964e:	ed47 6a01 	vstr	s13, [r7, #-4]
 8009652:	edc4 5a00 	vstr	s11, [r4]
 8009656:	ed92 9a00 	vldr	s18, [r2]
 800965a:	ed95 1a01 	vldr	s2, [r5, #4]
 800965e:	edd6 5a01 	vldr	s11, [r6, #4]
 8009662:	ed91 6a00 	vldr	s12, [r1]
 8009666:	edd7 2a00 	vldr	s5, [r7]
 800966a:	edd4 1a01 	vldr	s3, [r4, #4]
 800966e:	edde 6a01 	vldr	s13, [lr, #4]
 8009672:	edd0 9a01 	vldr	s19, [r0, #4]
 8009676:	ee72 0a60 	vsub.f32	s1, s4, s1
 800967a:	ee71 aa46 	vsub.f32	s21, s2, s12
 800967e:	ee35 2ac9 	vsub.f32	s4, s11, s18
 8009682:	ee37 0a60 	vsub.f32	s0, s14, s1
 8009686:	ee32 8a2a 	vadd.f32	s16, s4, s21
 800968a:	ee37 7a20 	vadd.f32	s14, s14, s1
 800968e:	ee32 2a6a 	vsub.f32	s4, s4, s21
 8009692:	ee37 5ac5 	vsub.f32	s10, s15, s10
 8009696:	ee75 5a89 	vadd.f32	s11, s11, s18
 800969a:	ee60 0a0b 	vmul.f32	s1, s0, s22
 800969e:	ee7a 4a64 	vsub.f32	s9, s20, s9
 80096a2:	ee31 6a06 	vadd.f32	s12, s2, s12
 80096a6:	ee36 9aa9 	vadd.f32	s18, s13, s19
 80096aa:	ee32 1aa1 	vadd.f32	s2, s5, s3
 80096ae:	ee76 6ae9 	vsub.f32	s13, s13, s19
 80096b2:	ee72 1ae1 	vsub.f32	s3, s5, s3
 80096b6:	ee28 8a0b 	vmul.f32	s16, s16, s22
 80096ba:	ee62 2a0b 	vmul.f32	s5, s4, s22
 80096be:	ee67 7a0b 	vmul.f32	s15, s14, s22
 80096c2:	ee33 3a68 	vsub.f32	s6, s6, s17
 80096c6:	ee36 0a88 	vadd.f32	s0, s13, s16
 80096ca:	ee75 8a86 	vadd.f32	s17, s11, s12
 80096ce:	ee36 7ac8 	vsub.f32	s14, s13, s16
 80096d2:	ee33 4ac4 	vsub.f32	s8, s7, s8
 80096d6:	ee74 6ae0 	vsub.f32	s13, s9, s1
 80096da:	ee74 3aa0 	vadd.f32	s7, s9, s1
 80096de:	ee35 6ac6 	vsub.f32	s12, s11, s12
 80096e2:	ee75 4a27 	vadd.f32	s9, s10, s15
 80096e6:	ee71 5a49 	vsub.f32	s11, s2, s18
 80096ea:	ee31 2a09 	vadd.f32	s4, s2, s18
 80096ee:	ee75 7a67 	vsub.f32	s15, s10, s15
 80096f2:	ee31 1aa2 	vadd.f32	s2, s3, s5
 80096f6:	ee71 2ae2 	vsub.f32	s5, s3, s5
 80096fa:	ee73 0a06 	vadd.f32	s1, s6, s12
 80096fe:	ee75 1ac4 	vsub.f32	s3, s11, s8
 8009702:	ee36 5a87 	vadd.f32	s10, s13, s14
 8009706:	ee32 8a28 	vadd.f32	s16, s4, s17
 800970a:	ee33 6a46 	vsub.f32	s12, s6, s12
 800970e:	ee34 4a25 	vadd.f32	s8, s8, s11
 8009712:	ee33 3a80 	vadd.f32	s6, s7, s0
 8009716:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800971a:	ee71 5a64 	vsub.f32	s11, s2, s9
 800971e:	ee72 6ae7 	vsub.f32	s13, s5, s15
 8009722:	ee32 2a68 	vsub.f32	s4, s4, s17
 8009726:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800972a:	ee74 4a81 	vadd.f32	s9, s9, s2
 800972e:	ee77 7aa2 	vadd.f32	s15, s15, s5
 8009732:	44dc      	add	ip, fp
 8009734:	45e2      	cmp	sl, ip
 8009736:	ed87 8a00 	vstr	s16, [r7]
 800973a:	ed84 2a01 	vstr	s4, [r4, #4]
 800973e:	441f      	add	r7, r3
 8009740:	edce 0a00 	vstr	s1, [lr]
 8009744:	441c      	add	r4, r3
 8009746:	ed80 6a00 	vstr	s12, [r0]
 800974a:	edce 1a01 	vstr	s3, [lr, #4]
 800974e:	ed80 4a01 	vstr	s8, [r0, #4]
 8009752:	449e      	add	lr, r3
 8009754:	ed86 3a00 	vstr	s6, [r6]
 8009758:	4418      	add	r0, r3
 800975a:	ed41 3a01 	vstr	s7, [r1, #-4]
 800975e:	ed02 5a01 	vstr	s10, [r2, #-4]
 8009762:	ed85 7a00 	vstr	s14, [r5]
 8009766:	edc6 5a01 	vstr	s11, [r6, #4]
 800976a:	edc1 4a00 	vstr	s9, [r1]
 800976e:	441e      	add	r6, r3
 8009770:	edc2 6a00 	vstr	s13, [r2]
 8009774:	4419      	add	r1, r3
 8009776:	edc5 7a01 	vstr	s15, [r5, #4]
 800977a:	441a      	add	r2, r3
 800977c:	441d      	add	r5, r3
 800977e:	f63f af44 	bhi.w	800960a <arm_radix8_butterfly_f32+0x6e>
 8009782:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009784:	2a07      	cmp	r2, #7
 8009786:	f240 81f5 	bls.w	8009b74 <arm_radix8_butterfly_f32+0x5d8>
 800978a:	f108 0101 	add.w	r1, r8, #1
 800978e:	188f      	adds	r7, r1, r2
 8009790:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 8009794:	19d6      	adds	r6, r2, r7
 8009796:	eb08 0c09 	add.w	ip, r8, r9
 800979a:	1994      	adds	r4, r2, r6
 800979c:	eb0c 0e09 	add.w	lr, ip, r9
 80097a0:	4610      	mov	r0, r2
 80097a2:	9701      	str	r7, [sp, #4]
 80097a4:	4420      	add	r0, r4
 80097a6:	eb0e 0709 	add.w	r7, lr, r9
 80097aa:	1815      	adds	r5, r2, r0
 80097ac:	eb07 0209 	add.w	r2, r7, r9
 80097b0:	9203      	str	r2, [sp, #12]
 80097b2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80097b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80097b8:	9117      	str	r1, [sp, #92]	; 0x5c
 80097ba:	440a      	add	r2, r1
 80097bc:	9900      	ldr	r1, [sp, #0]
 80097be:	3108      	adds	r1, #8
 80097c0:	9100      	str	r1, [sp, #0]
 80097c2:	9902      	ldr	r1, [sp, #8]
 80097c4:	3108      	adds	r1, #8
 80097c6:	9102      	str	r1, [sp, #8]
 80097c8:	9919      	ldr	r1, [sp, #100]	; 0x64
 80097ca:	00ff      	lsls	r7, r7, #3
 80097cc:	9715      	str	r7, [sp, #84]	; 0x54
 80097ce:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 80097d2:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80097d6:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 80097da:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 80097dc:	9903      	ldr	r1, [sp, #12]
 80097de:	19d7      	adds	r7, r2, r7
 80097e0:	00c9      	lsls	r1, r1, #3
 80097e2:	9114      	str	r1, [sp, #80]	; 0x50
 80097e4:	9710      	str	r7, [sp, #64]	; 0x40
 80097e6:	9919      	ldr	r1, [sp, #100]	; 0x64
 80097e8:	9f00      	ldr	r7, [sp, #0]
 80097ea:	19cf      	adds	r7, r1, r7
 80097ec:	970d      	str	r7, [sp, #52]	; 0x34
 80097ee:	9f02      	ldr	r7, [sp, #8]
 80097f0:	19cf      	adds	r7, r1, r7
 80097f2:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 80097f6:	970c      	str	r7, [sp, #48]	; 0x30
 80097f8:	9f01      	ldr	r7, [sp, #4]
 80097fa:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 80097fe:	3504      	adds	r5, #4
 8009800:	3004      	adds	r0, #4
 8009802:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 8009806:	9508      	str	r5, [sp, #32]
 8009808:	9009      	str	r0, [sp, #36]	; 0x24
 800980a:	9d16      	ldr	r5, [sp, #88]	; 0x58
 800980c:	981a      	ldr	r0, [sp, #104]	; 0x68
 800980e:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 8009812:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 8009816:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 800981a:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800981c:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 8009820:	1945      	adds	r5, r0, r5
 8009822:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8009826:	460f      	mov	r7, r1
 8009828:	3404      	adds	r4, #4
 800982a:	4641      	mov	r1, r8
 800982c:	1841      	adds	r1, r0, r1
 800982e:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 8009832:	940a      	str	r4, [sp, #40]	; 0x28
 8009834:	eb00 0c06 	add.w	ip, r0, r6
 8009838:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800983c:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800983e:	9506      	str	r5, [sp, #24]
 8009840:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8009842:	9105      	str	r1, [sp, #20]
 8009844:	4639      	mov	r1, r7
 8009846:	1905      	adds	r5, r0, r4
 8009848:	3108      	adds	r1, #8
 800984a:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800984c:	9507      	str	r5, [sp, #28]
 800984e:	910f      	str	r1, [sp, #60]	; 0x3c
 8009850:	ea4f 1509 	mov.w	r5, r9, lsl #4
 8009854:	2101      	movs	r1, #1
 8009856:	eb00 0e06 	add.w	lr, r0, r6
 800985a:	9518      	str	r5, [sp, #96]	; 0x60
 800985c:	9404      	str	r4, [sp, #16]
 800985e:	9103      	str	r1, [sp, #12]
 8009860:	4620      	mov	r0, r4
 8009862:	4689      	mov	r9, r1
 8009864:	9e06      	ldr	r6, [sp, #24]
 8009866:	ed90 fa00 	vldr	s30, [r0]
 800986a:	edd6 7a01 	vldr	s15, [r6, #4]
 800986e:	edd0 ba01 	vldr	s23, [r0, #4]
 8009872:	edcd 7a00 	vstr	s15, [sp]
 8009876:	a80d      	add	r0, sp, #52	; 0x34
 8009878:	edde 7a01 	vldr	s15, [lr, #4]
 800987c:	9c05      	ldr	r4, [sp, #20]
 800987e:	9d07      	ldr	r5, [sp, #28]
 8009880:	edd2 fa00 	vldr	s31, [r2]
 8009884:	ed92 ca01 	vldr	s24, [r2, #4]
 8009888:	edcd 7a01 	vstr	s15, [sp, #4]
 800988c:	c807      	ldmia	r0, {r0, r1, r2}
 800988e:	eddc 7a01 	vldr	s15, [ip, #4]
 8009892:	edd4 ea00 	vldr	s29, [r4]
 8009896:	ed95 ea00 	vldr	s28, [r5]
 800989a:	edd6 da00 	vldr	s27, [r6]
 800989e:	edd4 aa01 	vldr	s21, [r4, #4]
 80098a2:	ed95 aa01 	vldr	s20, [r5, #4]
 80098a6:	ed9e da00 	vldr	s26, [lr]
 80098aa:	eddc ca00 	vldr	s25, [ip]
 80098ae:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80098b2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80098b4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80098b6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80098b8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80098ba:	edcd 7a02 	vstr	s15, [sp, #8]
 80098be:	e001      	b.n	80098c4 <arm_radix8_butterfly_f32+0x328>
 80098c0:	3f3504f3 	.word	0x3f3504f3
 80098c4:	ed16 6a01 	vldr	s12, [r6, #-4]
 80098c8:	ed91 5a00 	vldr	s10, [r1]
 80098cc:	ed57 9a01 	vldr	s19, [r7, #-4]
 80098d0:	edd5 7a00 	vldr	s15, [r5]
 80098d4:	ed18 7a01 	vldr	s14, [r8, #-4]
 80098d8:	edd2 3a00 	vldr	s7, [r2]
 80098dc:	ed94 3a00 	vldr	s6, [r4]
 80098e0:	ed90 2a00 	vldr	s4, [r0]
 80098e4:	ed92 0a01 	vldr	s0, [r2, #4]
 80098e8:	ee33 8a85 	vadd.f32	s16, s7, s10
 80098ec:	ee32 1a06 	vadd.f32	s2, s4, s12
 80098f0:	ee33 4a29 	vadd.f32	s8, s6, s19
 80098f4:	ee77 4a87 	vadd.f32	s9, s15, s14
 80098f8:	ee78 1a04 	vadd.f32	s3, s16, s8
 80098fc:	ee71 6a24 	vadd.f32	s13, s2, s9
 8009900:	ee32 2a46 	vsub.f32	s4, s4, s12
 8009904:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8009908:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800990c:	ed82 6a00 	vstr	s12, [r2]
 8009910:	edd5 8a01 	vldr	s17, [r5, #4]
 8009914:	ed90 9a01 	vldr	s18, [r0, #4]
 8009918:	edd6 2a00 	vldr	s5, [r6]
 800991c:	ed98 7a00 	vldr	s14, [r8]
 8009920:	edd4 0a01 	vldr	s1, [r4, #4]
 8009924:	ed91 6a01 	vldr	s12, [r1, #4]
 8009928:	edd7 5a00 	vldr	s11, [r7]
 800992c:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8009930:	ee33 3a69 	vsub.f32	s6, s6, s19
 8009934:	ee39 5a62 	vsub.f32	s10, s18, s5
 8009938:	ee78 9ac7 	vsub.f32	s19, s17, s14
 800993c:	ee38 4a44 	vsub.f32	s8, s16, s8
 8009940:	ee38 7a87 	vadd.f32	s14, s17, s14
 8009944:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8009948:	ee79 2a22 	vadd.f32	s5, s18, s5
 800994c:	ee75 8a69 	vsub.f32	s17, s10, s19
 8009950:	ee32 9a27 	vadd.f32	s18, s4, s15
 8009954:	ee35 5a29 	vadd.f32	s10, s10, s19
 8009958:	ee72 7a67 	vsub.f32	s15, s4, s15
 800995c:	ee30 2a06 	vadd.f32	s4, s0, s12
 8009960:	ee69 9a0b 	vmul.f32	s19, s18, s22
 8009964:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8009968:	ee32 9a08 	vadd.f32	s18, s4, s16
 800996c:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8009970:	ee32 2a48 	vsub.f32	s4, s4, s16
 8009974:	ee71 4a64 	vsub.f32	s9, s2, s9
 8009978:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800997c:	ee32 1a87 	vadd.f32	s2, s5, s14
 8009980:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8009984:	ee72 2ac7 	vsub.f32	s5, s5, s14
 8009988:	ee30 6a46 	vsub.f32	s12, s0, s12
 800998c:	ee73 0a29 	vadd.f32	s1, s6, s19
 8009990:	ee36 0a28 	vadd.f32	s0, s12, s17
 8009994:	ee33 3a69 	vsub.f32	s6, s6, s19
 8009998:	ee32 7a64 	vsub.f32	s14, s4, s9
 800999c:	ee73 9aa7 	vadd.f32	s19, s7, s15
 80099a0:	ee36 6a68 	vsub.f32	s12, s12, s17
 80099a4:	ee73 7ae7 	vsub.f32	s15, s7, s15
 80099a8:	ee75 8a85 	vadd.f32	s17, s11, s10
 80099ac:	ee74 3a22 	vadd.f32	s7, s8, s5
 80099b0:	ee35 5ac5 	vsub.f32	s10, s11, s10
 80099b4:	ee71 6ae6 	vsub.f32	s13, s3, s13
 80099b8:	ee79 1a41 	vsub.f32	s3, s18, s2
 80099bc:	ee39 8aa8 	vadd.f32	s16, s19, s17
 80099c0:	ee76 5a43 	vsub.f32	s11, s12, s6
 80099c4:	ee74 2a62 	vsub.f32	s5, s8, s5
 80099c8:	ee74 4a82 	vadd.f32	s9, s9, s4
 80099cc:	ee30 4a60 	vsub.f32	s8, s0, s1
 80099d0:	ee79 8ae8 	vsub.f32	s17, s19, s17
 80099d4:	ee30 0a80 	vadd.f32	s0, s1, s0
 80099d8:	ee77 9a85 	vadd.f32	s19, s15, s10
 80099dc:	ee33 6a06 	vadd.f32	s12, s6, s12
 80099e0:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80099e4:	ee2e 2a21 	vmul.f32	s4, s28, s3
 80099e8:	ee2e 5a26 	vmul.f32	s10, s28, s13
 80099ec:	ee6f 0a23 	vmul.f32	s1, s30, s7
 80099f0:	ee2a 3a21 	vmul.f32	s6, s20, s3
 80099f4:	ee39 1a01 	vadd.f32	s2, s18, s2
 80099f8:	ee6a 6a26 	vmul.f32	s13, s20, s13
 80099fc:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8009a00:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 8009a04:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8009a08:	ee6f 1a84 	vmul.f32	s3, s31, s8
 8009a0c:	ee35 3a03 	vadd.f32	s6, s10, s6
 8009a10:	ee72 6a66 	vsub.f32	s13, s4, s13
 8009a14:	ee2c 5a04 	vmul.f32	s10, s24, s8
 8009a18:	ee2f 2a88 	vmul.f32	s4, s31, s16
 8009a1c:	ed9d 4a02 	vldr	s8, [sp, #8]
 8009a20:	ed82 1a01 	vstr	s2, [r2, #4]
 8009a24:	ee77 3a63 	vsub.f32	s7, s14, s7
 8009a28:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8009a2c:	ed9d 7a01 	vldr	s14, [sp, #4]
 8009a30:	ed81 3a00 	vstr	s6, [r1]
 8009a34:	ee30 9a89 	vadd.f32	s18, s1, s18
 8009a38:	ee32 2a05 	vadd.f32	s4, s4, s10
 8009a3c:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8009a40:	ee31 8ac8 	vsub.f32	s16, s3, s16
 8009a44:	ee67 2a22 	vmul.f32	s5, s14, s5
 8009a48:	ee64 1a00 	vmul.f32	s3, s8, s0
 8009a4c:	ee27 7a24 	vmul.f32	s14, s14, s9
 8009a50:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 8009a54:	ee6d 4a24 	vmul.f32	s9, s26, s9
 8009a58:	ee64 8a28 	vmul.f32	s17, s8, s17
 8009a5c:	ed9d 4a00 	vldr	s8, [sp]
 8009a60:	edc1 6a01 	vstr	s13, [r1, #4]
 8009a64:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8009a68:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 8009a6c:	ee64 9a29 	vmul.f32	s19, s8, s19
 8009a70:	ee24 4a25 	vmul.f32	s8, s8, s11
 8009a74:	ee30 7a87 	vadd.f32	s14, s1, s14
 8009a78:	ee74 4a84 	vadd.f32	s9, s9, s8
 8009a7c:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 8009a80:	ee2a 4a86 	vmul.f32	s8, s21, s12
 8009a84:	ee2c 0a80 	vmul.f32	s0, s25, s0
 8009a88:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 8009a8c:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8009a90:	ee2e 6a86 	vmul.f32	s12, s29, s12
 8009a94:	ee75 1a21 	vadd.f32	s3, s10, s3
 8009a98:	ee30 0a68 	vsub.f32	s0, s0, s17
 8009a9c:	ee75 9ae9 	vsub.f32	s19, s11, s19
 8009aa0:	ee70 0a84 	vadd.f32	s1, s1, s8
 8009aa4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8009aa8:	44d9      	add	r9, fp
 8009aaa:	45ca      	cmp	sl, r9
 8009aac:	ed84 9a00 	vstr	s18, [r4]
 8009ab0:	edc4 3a01 	vstr	s7, [r4, #4]
 8009ab4:	441a      	add	r2, r3
 8009ab6:	ed07 7a01 	vstr	s14, [r7, #-4]
 8009aba:	edc7 2a00 	vstr	s5, [r7]
 8009abe:	4419      	add	r1, r3
 8009ac0:	ed80 2a00 	vstr	s4, [r0]
 8009ac4:	ed80 8a01 	vstr	s16, [r0, #4]
 8009ac8:	441c      	add	r4, r3
 8009aca:	ed48 1a01 	vstr	s3, [r8, #-4]
 8009ace:	ed88 0a00 	vstr	s0, [r8]
 8009ad2:	441f      	add	r7, r3
 8009ad4:	ed46 4a01 	vstr	s9, [r6, #-4]
 8009ad8:	4418      	add	r0, r3
 8009ada:	edc6 9a00 	vstr	s19, [r6]
 8009ade:	4498      	add	r8, r3
 8009ae0:	edc5 0a00 	vstr	s1, [r5]
 8009ae4:	ed85 6a01 	vstr	s12, [r5, #4]
 8009ae8:	441e      	add	r6, r3
 8009aea:	441d      	add	r5, r3
 8009aec:	f63f aeea 	bhi.w	80098c4 <arm_radix8_butterfly_f32+0x328>
 8009af0:	9a03      	ldr	r2, [sp, #12]
 8009af2:	9818      	ldr	r0, [sp, #96]	; 0x60
 8009af4:	3201      	adds	r2, #1
 8009af6:	4611      	mov	r1, r2
 8009af8:	9203      	str	r2, [sp, #12]
 8009afa:	9a04      	ldr	r2, [sp, #16]
 8009afc:	4402      	add	r2, r0
 8009afe:	9204      	str	r2, [sp, #16]
 8009b00:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8009b02:	9a05      	ldr	r2, [sp, #20]
 8009b04:	4402      	add	r2, r0
 8009b06:	9205      	str	r2, [sp, #20]
 8009b08:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009b0a:	9a07      	ldr	r2, [sp, #28]
 8009b0c:	4402      	add	r2, r0
 8009b0e:	9207      	str	r2, [sp, #28]
 8009b10:	9816      	ldr	r0, [sp, #88]	; 0x58
 8009b12:	9a06      	ldr	r2, [sp, #24]
 8009b14:	4402      	add	r2, r0
 8009b16:	9206      	str	r2, [sp, #24]
 8009b18:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009b1a:	4496      	add	lr, r2
 8009b1c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009b1e:	4494      	add	ip, r2
 8009b20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009b22:	3208      	adds	r2, #8
 8009b24:	920f      	str	r2, [sp, #60]	; 0x3c
 8009b26:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009b28:	3208      	adds	r2, #8
 8009b2a:	920e      	str	r2, [sp, #56]	; 0x38
 8009b2c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009b2e:	3208      	adds	r2, #8
 8009b30:	920d      	str	r2, [sp, #52]	; 0x34
 8009b32:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009b34:	3208      	adds	r2, #8
 8009b36:	920c      	str	r2, [sp, #48]	; 0x30
 8009b38:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009b3a:	3208      	adds	r2, #8
 8009b3c:	920b      	str	r2, [sp, #44]	; 0x2c
 8009b3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b40:	3208      	adds	r2, #8
 8009b42:	920a      	str	r2, [sp, #40]	; 0x28
 8009b44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009b46:	3208      	adds	r2, #8
 8009b48:	9209      	str	r2, [sp, #36]	; 0x24
 8009b4a:	9a08      	ldr	r2, [sp, #32]
 8009b4c:	3208      	adds	r2, #8
 8009b4e:	9208      	str	r2, [sp, #32]
 8009b50:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8009b52:	9811      	ldr	r0, [sp, #68]	; 0x44
 8009b54:	4288      	cmp	r0, r1
 8009b56:	4622      	mov	r2, r4
 8009b58:	d007      	beq.n	8009b6a <arm_radix8_butterfly_f32+0x5ce>
 8009b5a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009b5c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8009b60:	4621      	mov	r1, r4
 8009b62:	4401      	add	r1, r0
 8009b64:	9110      	str	r1, [sp, #64]	; 0x40
 8009b66:	9804      	ldr	r0, [sp, #16]
 8009b68:	e67c      	b.n	8009864 <arm_radix8_butterfly_f32+0x2c8>
 8009b6a:	4683      	mov	fp, r0
 8009b6c:	f8bd 905c 	ldrh.w	r9, [sp, #92]	; 0x5c
 8009b70:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8009b72:	e524      	b.n	80095be <arm_radix8_butterfly_f32+0x22>
 8009b74:	b01d      	add	sp, #116	; 0x74
 8009b76:	ecbd 8b10 	vpop	{d8-d15}
 8009b7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b7e:	bf00      	nop

08009b80 <ctime>:
 8009b80:	b508      	push	{r3, lr}
 8009b82:	f000 f831 	bl	8009be8 <localtime>
 8009b86:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8009b8a:	f001 b953 	b.w	800ae34 <asctime>

08009b8e <difftime>:
 8009b8e:	1a80      	subs	r0, r0, r2
 8009b90:	b508      	push	{r3, lr}
 8009b92:	eb61 0103 	sbc.w	r1, r1, r3
 8009b96:	f7f6 fd7b 	bl	8000690 <__aeabi_l2d>
 8009b9a:	ec41 0b10 	vmov	d0, r0, r1
 8009b9e:	bd08      	pop	{r3, pc}

08009ba0 <__libc_init_array>:
 8009ba0:	b570      	push	{r4, r5, r6, lr}
 8009ba2:	4d0d      	ldr	r5, [pc, #52]	; (8009bd8 <__libc_init_array+0x38>)
 8009ba4:	4c0d      	ldr	r4, [pc, #52]	; (8009bdc <__libc_init_array+0x3c>)
 8009ba6:	1b64      	subs	r4, r4, r5
 8009ba8:	10a4      	asrs	r4, r4, #2
 8009baa:	2600      	movs	r6, #0
 8009bac:	42a6      	cmp	r6, r4
 8009bae:	d109      	bne.n	8009bc4 <__libc_init_array+0x24>
 8009bb0:	4d0b      	ldr	r5, [pc, #44]	; (8009be0 <__libc_init_array+0x40>)
 8009bb2:	4c0c      	ldr	r4, [pc, #48]	; (8009be4 <__libc_init_array+0x44>)
 8009bb4:	f004 f9a4 	bl	800df00 <_init>
 8009bb8:	1b64      	subs	r4, r4, r5
 8009bba:	10a4      	asrs	r4, r4, #2
 8009bbc:	2600      	movs	r6, #0
 8009bbe:	42a6      	cmp	r6, r4
 8009bc0:	d105      	bne.n	8009bce <__libc_init_array+0x2e>
 8009bc2:	bd70      	pop	{r4, r5, r6, pc}
 8009bc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bc8:	4798      	blx	r3
 8009bca:	3601      	adds	r6, #1
 8009bcc:	e7ee      	b.n	8009bac <__libc_init_array+0xc>
 8009bce:	f855 3b04 	ldr.w	r3, [r5], #4
 8009bd2:	4798      	blx	r3
 8009bd4:	3601      	adds	r6, #1
 8009bd6:	e7f2      	b.n	8009bbe <__libc_init_array+0x1e>
 8009bd8:	08026594 	.word	0x08026594
 8009bdc:	08026594 	.word	0x08026594
 8009be0:	08026594 	.word	0x08026594
 8009be4:	08026598 	.word	0x08026598

08009be8 <localtime>:
 8009be8:	b538      	push	{r3, r4, r5, lr}
 8009bea:	4b0b      	ldr	r3, [pc, #44]	; (8009c18 <localtime+0x30>)
 8009bec:	681d      	ldr	r5, [r3, #0]
 8009bee:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8009bf0:	4604      	mov	r4, r0
 8009bf2:	b953      	cbnz	r3, 8009c0a <localtime+0x22>
 8009bf4:	2024      	movs	r0, #36	; 0x24
 8009bf6:	f000 f909 	bl	8009e0c <malloc>
 8009bfa:	4602      	mov	r2, r0
 8009bfc:	63e8      	str	r0, [r5, #60]	; 0x3c
 8009bfe:	b920      	cbnz	r0, 8009c0a <localtime+0x22>
 8009c00:	4b06      	ldr	r3, [pc, #24]	; (8009c1c <localtime+0x34>)
 8009c02:	4807      	ldr	r0, [pc, #28]	; (8009c20 <localtime+0x38>)
 8009c04:	2132      	movs	r1, #50	; 0x32
 8009c06:	f001 f95d 	bl	800aec4 <__assert_func>
 8009c0a:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 8009c0c:	4620      	mov	r0, r4
 8009c0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009c12:	f000 b807 	b.w	8009c24 <localtime_r>
 8009c16:	bf00      	nop
 8009c18:	200000cc 	.word	0x200000cc
 8009c1c:	08025fec 	.word	0x08025fec
 8009c20:	08026003 	.word	0x08026003

08009c24 <localtime_r>:
 8009c24:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009c28:	4680      	mov	r8, r0
 8009c2a:	9101      	str	r1, [sp, #4]
 8009c2c:	f002 f940 	bl	800beb0 <__gettzinfo>
 8009c30:	9901      	ldr	r1, [sp, #4]
 8009c32:	4605      	mov	r5, r0
 8009c34:	4640      	mov	r0, r8
 8009c36:	f002 f93f 	bl	800beb8 <gmtime_r>
 8009c3a:	6943      	ldr	r3, [r0, #20]
 8009c3c:	0799      	lsls	r1, r3, #30
 8009c3e:	4604      	mov	r4, r0
 8009c40:	f203 776c 	addw	r7, r3, #1900	; 0x76c
 8009c44:	d105      	bne.n	8009c52 <localtime_r+0x2e>
 8009c46:	2264      	movs	r2, #100	; 0x64
 8009c48:	fb97 f3f2 	sdiv	r3, r7, r2
 8009c4c:	fb02 7313 	mls	r3, r2, r3, r7
 8009c50:	bb73      	cbnz	r3, 8009cb0 <localtime_r+0x8c>
 8009c52:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8009c56:	fb97 f6f3 	sdiv	r6, r7, r3
 8009c5a:	fb03 7616 	mls	r6, r3, r6, r7
 8009c5e:	fab6 f386 	clz	r3, r6
 8009c62:	095b      	lsrs	r3, r3, #5
 8009c64:	4e67      	ldr	r6, [pc, #412]	; (8009e04 <localtime_r+0x1e0>)
 8009c66:	2230      	movs	r2, #48	; 0x30
 8009c68:	fb02 6603 	mla	r6, r2, r3, r6
 8009c6c:	f000 ff50 	bl	800ab10 <__tz_lock>
 8009c70:	f000 ff5a 	bl	800ab28 <_tzset_unlocked>
 8009c74:	4b64      	ldr	r3, [pc, #400]	; (8009e08 <localtime_r+0x1e4>)
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	b34b      	cbz	r3, 8009cce <localtime_r+0xaa>
 8009c7a:	686b      	ldr	r3, [r5, #4]
 8009c7c:	42bb      	cmp	r3, r7
 8009c7e:	d119      	bne.n	8009cb4 <localtime_r+0x90>
 8009c80:	682f      	ldr	r7, [r5, #0]
 8009c82:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009c86:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 8009c8a:	b9df      	cbnz	r7, 8009cc4 <localtime_r+0xa0>
 8009c8c:	4282      	cmp	r2, r0
 8009c8e:	eb73 0101 	sbcs.w	r1, r3, r1
 8009c92:	da23      	bge.n	8009cdc <localtime_r+0xb8>
 8009c94:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 8009c98:	4282      	cmp	r2, r0
 8009c9a:	eb73 0701 	sbcs.w	r7, r3, r1
 8009c9e:	bfb4      	ite	lt
 8009ca0:	2701      	movlt	r7, #1
 8009ca2:	2700      	movge	r7, #0
 8009ca4:	4282      	cmp	r2, r0
 8009ca6:	418b      	sbcs	r3, r1
 8009ca8:	6227      	str	r7, [r4, #32]
 8009caa:	db19      	blt.n	8009ce0 <localtime_r+0xbc>
 8009cac:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8009cae:	e018      	b.n	8009ce2 <localtime_r+0xbe>
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	e7d7      	b.n	8009c64 <localtime_r+0x40>
 8009cb4:	4638      	mov	r0, r7
 8009cb6:	f000 fe81 	bl	800a9bc <__tzcalc_limits>
 8009cba:	2800      	cmp	r0, #0
 8009cbc:	d1e0      	bne.n	8009c80 <localtime_r+0x5c>
 8009cbe:	f04f 33ff 	mov.w	r3, #4294967295
 8009cc2:	e004      	b.n	8009cce <localtime_r+0xaa>
 8009cc4:	4282      	cmp	r2, r0
 8009cc6:	eb73 0101 	sbcs.w	r1, r3, r1
 8009cca:	da02      	bge.n	8009cd2 <localtime_r+0xae>
 8009ccc:	2300      	movs	r3, #0
 8009cce:	6223      	str	r3, [r4, #32]
 8009cd0:	e7ec      	b.n	8009cac <localtime_r+0x88>
 8009cd2:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	; 0x48
 8009cd6:	4282      	cmp	r2, r0
 8009cd8:	418b      	sbcs	r3, r1
 8009cda:	daf7      	bge.n	8009ccc <localtime_r+0xa8>
 8009cdc:	2301      	movs	r3, #1
 8009cde:	6223      	str	r3, [r4, #32]
 8009ce0:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8009ce2:	6861      	ldr	r1, [r4, #4]
 8009ce4:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8009ce8:	203c      	movs	r0, #60	; 0x3c
 8009cea:	fb93 f5f2 	sdiv	r5, r3, r2
 8009cee:	fb02 3315 	mls	r3, r2, r5, r3
 8009cf2:	fb93 f2f0 	sdiv	r2, r3, r0
 8009cf6:	fb00 3012 	mls	r0, r0, r2, r3
 8009cfa:	6823      	ldr	r3, [r4, #0]
 8009cfc:	1a89      	subs	r1, r1, r2
 8009cfe:	68a2      	ldr	r2, [r4, #8]
 8009d00:	6061      	str	r1, [r4, #4]
 8009d02:	1a1b      	subs	r3, r3, r0
 8009d04:	1b52      	subs	r2, r2, r5
 8009d06:	2b3b      	cmp	r3, #59	; 0x3b
 8009d08:	6023      	str	r3, [r4, #0]
 8009d0a:	60a2      	str	r2, [r4, #8]
 8009d0c:	dd35      	ble.n	8009d7a <localtime_r+0x156>
 8009d0e:	3101      	adds	r1, #1
 8009d10:	6061      	str	r1, [r4, #4]
 8009d12:	3b3c      	subs	r3, #60	; 0x3c
 8009d14:	6023      	str	r3, [r4, #0]
 8009d16:	6863      	ldr	r3, [r4, #4]
 8009d18:	2b3b      	cmp	r3, #59	; 0x3b
 8009d1a:	dd34      	ble.n	8009d86 <localtime_r+0x162>
 8009d1c:	3201      	adds	r2, #1
 8009d1e:	60a2      	str	r2, [r4, #8]
 8009d20:	3b3c      	subs	r3, #60	; 0x3c
 8009d22:	6063      	str	r3, [r4, #4]
 8009d24:	68a3      	ldr	r3, [r4, #8]
 8009d26:	2b17      	cmp	r3, #23
 8009d28:	dd33      	ble.n	8009d92 <localtime_r+0x16e>
 8009d2a:	69e2      	ldr	r2, [r4, #28]
 8009d2c:	3201      	adds	r2, #1
 8009d2e:	61e2      	str	r2, [r4, #28]
 8009d30:	69a2      	ldr	r2, [r4, #24]
 8009d32:	3201      	adds	r2, #1
 8009d34:	2a06      	cmp	r2, #6
 8009d36:	bfc8      	it	gt
 8009d38:	2200      	movgt	r2, #0
 8009d3a:	61a2      	str	r2, [r4, #24]
 8009d3c:	68e2      	ldr	r2, [r4, #12]
 8009d3e:	3b18      	subs	r3, #24
 8009d40:	3201      	adds	r2, #1
 8009d42:	60a3      	str	r3, [r4, #8]
 8009d44:	6923      	ldr	r3, [r4, #16]
 8009d46:	60e2      	str	r2, [r4, #12]
 8009d48:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8009d4c:	428a      	cmp	r2, r1
 8009d4e:	dd0e      	ble.n	8009d6e <localtime_r+0x14a>
 8009d50:	2b0b      	cmp	r3, #11
 8009d52:	eba2 0201 	sub.w	r2, r2, r1
 8009d56:	60e2      	str	r2, [r4, #12]
 8009d58:	f103 0201 	add.w	r2, r3, #1
 8009d5c:	bf09      	itett	eq
 8009d5e:	6963      	ldreq	r3, [r4, #20]
 8009d60:	6122      	strne	r2, [r4, #16]
 8009d62:	2200      	moveq	r2, #0
 8009d64:	3301      	addeq	r3, #1
 8009d66:	bf02      	ittt	eq
 8009d68:	6122      	streq	r2, [r4, #16]
 8009d6a:	6163      	streq	r3, [r4, #20]
 8009d6c:	61e2      	streq	r2, [r4, #28]
 8009d6e:	f000 fed5 	bl	800ab1c <__tz_unlock>
 8009d72:	4620      	mov	r0, r4
 8009d74:	b002      	add	sp, #8
 8009d76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	dacb      	bge.n	8009d16 <localtime_r+0xf2>
 8009d7e:	3901      	subs	r1, #1
 8009d80:	6061      	str	r1, [r4, #4]
 8009d82:	333c      	adds	r3, #60	; 0x3c
 8009d84:	e7c6      	b.n	8009d14 <localtime_r+0xf0>
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	dacc      	bge.n	8009d24 <localtime_r+0x100>
 8009d8a:	3a01      	subs	r2, #1
 8009d8c:	60a2      	str	r2, [r4, #8]
 8009d8e:	333c      	adds	r3, #60	; 0x3c
 8009d90:	e7c7      	b.n	8009d22 <localtime_r+0xfe>
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	daeb      	bge.n	8009d6e <localtime_r+0x14a>
 8009d96:	69e2      	ldr	r2, [r4, #28]
 8009d98:	3a01      	subs	r2, #1
 8009d9a:	61e2      	str	r2, [r4, #28]
 8009d9c:	69a2      	ldr	r2, [r4, #24]
 8009d9e:	3a01      	subs	r2, #1
 8009da0:	bf48      	it	mi
 8009da2:	2206      	movmi	r2, #6
 8009da4:	61a2      	str	r2, [r4, #24]
 8009da6:	68e2      	ldr	r2, [r4, #12]
 8009da8:	3318      	adds	r3, #24
 8009daa:	3a01      	subs	r2, #1
 8009dac:	60e2      	str	r2, [r4, #12]
 8009dae:	60a3      	str	r3, [r4, #8]
 8009db0:	2a00      	cmp	r2, #0
 8009db2:	d1dc      	bne.n	8009d6e <localtime_r+0x14a>
 8009db4:	6923      	ldr	r3, [r4, #16]
 8009db6:	3b01      	subs	r3, #1
 8009db8:	d405      	bmi.n	8009dc6 <localtime_r+0x1a2>
 8009dba:	6123      	str	r3, [r4, #16]
 8009dbc:	6923      	ldr	r3, [r4, #16]
 8009dbe:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8009dc2:	60e3      	str	r3, [r4, #12]
 8009dc4:	e7d3      	b.n	8009d6e <localtime_r+0x14a>
 8009dc6:	230b      	movs	r3, #11
 8009dc8:	6123      	str	r3, [r4, #16]
 8009dca:	6963      	ldr	r3, [r4, #20]
 8009dcc:	1e5a      	subs	r2, r3, #1
 8009dce:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 8009dd2:	6162      	str	r2, [r4, #20]
 8009dd4:	079a      	lsls	r2, r3, #30
 8009dd6:	d105      	bne.n	8009de4 <localtime_r+0x1c0>
 8009dd8:	2164      	movs	r1, #100	; 0x64
 8009dda:	fb93 f2f1 	sdiv	r2, r3, r1
 8009dde:	fb01 3212 	mls	r2, r1, r2, r3
 8009de2:	b962      	cbnz	r2, 8009dfe <localtime_r+0x1da>
 8009de4:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8009de8:	fb93 f1f2 	sdiv	r1, r3, r2
 8009dec:	fb02 3311 	mls	r3, r2, r1, r3
 8009df0:	fab3 f383 	clz	r3, r3
 8009df4:	095b      	lsrs	r3, r3, #5
 8009df6:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 8009dfa:	61e3      	str	r3, [r4, #28]
 8009dfc:	e7de      	b.n	8009dbc <localtime_r+0x198>
 8009dfe:	2301      	movs	r3, #1
 8009e00:	e7f9      	b.n	8009df6 <localtime_r+0x1d2>
 8009e02:	bf00      	nop
 8009e04:	08026060 	.word	0x08026060
 8009e08:	20000b44 	.word	0x20000b44

08009e0c <malloc>:
 8009e0c:	4b02      	ldr	r3, [pc, #8]	; (8009e18 <malloc+0xc>)
 8009e0e:	4601      	mov	r1, r0
 8009e10:	6818      	ldr	r0, [r3, #0]
 8009e12:	f000 b87f 	b.w	8009f14 <_malloc_r>
 8009e16:	bf00      	nop
 8009e18:	200000cc 	.word	0x200000cc

08009e1c <free>:
 8009e1c:	4b02      	ldr	r3, [pc, #8]	; (8009e28 <free+0xc>)
 8009e1e:	4601      	mov	r1, r0
 8009e20:	6818      	ldr	r0, [r3, #0]
 8009e22:	f000 b80b 	b.w	8009e3c <_free_r>
 8009e26:	bf00      	nop
 8009e28:	200000cc 	.word	0x200000cc

08009e2c <memset>:
 8009e2c:	4402      	add	r2, r0
 8009e2e:	4603      	mov	r3, r0
 8009e30:	4293      	cmp	r3, r2
 8009e32:	d100      	bne.n	8009e36 <memset+0xa>
 8009e34:	4770      	bx	lr
 8009e36:	f803 1b01 	strb.w	r1, [r3], #1
 8009e3a:	e7f9      	b.n	8009e30 <memset+0x4>

08009e3c <_free_r>:
 8009e3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009e3e:	2900      	cmp	r1, #0
 8009e40:	d044      	beq.n	8009ecc <_free_r+0x90>
 8009e42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e46:	9001      	str	r0, [sp, #4]
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	f1a1 0404 	sub.w	r4, r1, #4
 8009e4e:	bfb8      	it	lt
 8009e50:	18e4      	addlt	r4, r4, r3
 8009e52:	f002 f8f5 	bl	800c040 <__malloc_lock>
 8009e56:	4a1e      	ldr	r2, [pc, #120]	; (8009ed0 <_free_r+0x94>)
 8009e58:	9801      	ldr	r0, [sp, #4]
 8009e5a:	6813      	ldr	r3, [r2, #0]
 8009e5c:	b933      	cbnz	r3, 8009e6c <_free_r+0x30>
 8009e5e:	6063      	str	r3, [r4, #4]
 8009e60:	6014      	str	r4, [r2, #0]
 8009e62:	b003      	add	sp, #12
 8009e64:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e68:	f002 b8f0 	b.w	800c04c <__malloc_unlock>
 8009e6c:	42a3      	cmp	r3, r4
 8009e6e:	d908      	bls.n	8009e82 <_free_r+0x46>
 8009e70:	6825      	ldr	r5, [r4, #0]
 8009e72:	1961      	adds	r1, r4, r5
 8009e74:	428b      	cmp	r3, r1
 8009e76:	bf01      	itttt	eq
 8009e78:	6819      	ldreq	r1, [r3, #0]
 8009e7a:	685b      	ldreq	r3, [r3, #4]
 8009e7c:	1949      	addeq	r1, r1, r5
 8009e7e:	6021      	streq	r1, [r4, #0]
 8009e80:	e7ed      	b.n	8009e5e <_free_r+0x22>
 8009e82:	461a      	mov	r2, r3
 8009e84:	685b      	ldr	r3, [r3, #4]
 8009e86:	b10b      	cbz	r3, 8009e8c <_free_r+0x50>
 8009e88:	42a3      	cmp	r3, r4
 8009e8a:	d9fa      	bls.n	8009e82 <_free_r+0x46>
 8009e8c:	6811      	ldr	r1, [r2, #0]
 8009e8e:	1855      	adds	r5, r2, r1
 8009e90:	42a5      	cmp	r5, r4
 8009e92:	d10b      	bne.n	8009eac <_free_r+0x70>
 8009e94:	6824      	ldr	r4, [r4, #0]
 8009e96:	4421      	add	r1, r4
 8009e98:	1854      	adds	r4, r2, r1
 8009e9a:	42a3      	cmp	r3, r4
 8009e9c:	6011      	str	r1, [r2, #0]
 8009e9e:	d1e0      	bne.n	8009e62 <_free_r+0x26>
 8009ea0:	681c      	ldr	r4, [r3, #0]
 8009ea2:	685b      	ldr	r3, [r3, #4]
 8009ea4:	6053      	str	r3, [r2, #4]
 8009ea6:	4421      	add	r1, r4
 8009ea8:	6011      	str	r1, [r2, #0]
 8009eaa:	e7da      	b.n	8009e62 <_free_r+0x26>
 8009eac:	d902      	bls.n	8009eb4 <_free_r+0x78>
 8009eae:	230c      	movs	r3, #12
 8009eb0:	6003      	str	r3, [r0, #0]
 8009eb2:	e7d6      	b.n	8009e62 <_free_r+0x26>
 8009eb4:	6825      	ldr	r5, [r4, #0]
 8009eb6:	1961      	adds	r1, r4, r5
 8009eb8:	428b      	cmp	r3, r1
 8009eba:	bf04      	itt	eq
 8009ebc:	6819      	ldreq	r1, [r3, #0]
 8009ebe:	685b      	ldreq	r3, [r3, #4]
 8009ec0:	6063      	str	r3, [r4, #4]
 8009ec2:	bf04      	itt	eq
 8009ec4:	1949      	addeq	r1, r1, r5
 8009ec6:	6021      	streq	r1, [r4, #0]
 8009ec8:	6054      	str	r4, [r2, #4]
 8009eca:	e7ca      	b.n	8009e62 <_free_r+0x26>
 8009ecc:	b003      	add	sp, #12
 8009ece:	bd30      	pop	{r4, r5, pc}
 8009ed0:	20000b20 	.word	0x20000b20

08009ed4 <sbrk_aligned>:
 8009ed4:	b570      	push	{r4, r5, r6, lr}
 8009ed6:	4e0e      	ldr	r6, [pc, #56]	; (8009f10 <sbrk_aligned+0x3c>)
 8009ed8:	460c      	mov	r4, r1
 8009eda:	6831      	ldr	r1, [r6, #0]
 8009edc:	4605      	mov	r5, r0
 8009ede:	b911      	cbnz	r1, 8009ee6 <sbrk_aligned+0x12>
 8009ee0:	f000 fd0e 	bl	800a900 <_sbrk_r>
 8009ee4:	6030      	str	r0, [r6, #0]
 8009ee6:	4621      	mov	r1, r4
 8009ee8:	4628      	mov	r0, r5
 8009eea:	f000 fd09 	bl	800a900 <_sbrk_r>
 8009eee:	1c43      	adds	r3, r0, #1
 8009ef0:	d00a      	beq.n	8009f08 <sbrk_aligned+0x34>
 8009ef2:	1cc4      	adds	r4, r0, #3
 8009ef4:	f024 0403 	bic.w	r4, r4, #3
 8009ef8:	42a0      	cmp	r0, r4
 8009efa:	d007      	beq.n	8009f0c <sbrk_aligned+0x38>
 8009efc:	1a21      	subs	r1, r4, r0
 8009efe:	4628      	mov	r0, r5
 8009f00:	f000 fcfe 	bl	800a900 <_sbrk_r>
 8009f04:	3001      	adds	r0, #1
 8009f06:	d101      	bne.n	8009f0c <sbrk_aligned+0x38>
 8009f08:	f04f 34ff 	mov.w	r4, #4294967295
 8009f0c:	4620      	mov	r0, r4
 8009f0e:	bd70      	pop	{r4, r5, r6, pc}
 8009f10:	20000b24 	.word	0x20000b24

08009f14 <_malloc_r>:
 8009f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f18:	1ccd      	adds	r5, r1, #3
 8009f1a:	f025 0503 	bic.w	r5, r5, #3
 8009f1e:	3508      	adds	r5, #8
 8009f20:	2d0c      	cmp	r5, #12
 8009f22:	bf38      	it	cc
 8009f24:	250c      	movcc	r5, #12
 8009f26:	2d00      	cmp	r5, #0
 8009f28:	4607      	mov	r7, r0
 8009f2a:	db01      	blt.n	8009f30 <_malloc_r+0x1c>
 8009f2c:	42a9      	cmp	r1, r5
 8009f2e:	d905      	bls.n	8009f3c <_malloc_r+0x28>
 8009f30:	230c      	movs	r3, #12
 8009f32:	603b      	str	r3, [r7, #0]
 8009f34:	2600      	movs	r6, #0
 8009f36:	4630      	mov	r0, r6
 8009f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f3c:	4e2e      	ldr	r6, [pc, #184]	; (8009ff8 <_malloc_r+0xe4>)
 8009f3e:	f002 f87f 	bl	800c040 <__malloc_lock>
 8009f42:	6833      	ldr	r3, [r6, #0]
 8009f44:	461c      	mov	r4, r3
 8009f46:	bb34      	cbnz	r4, 8009f96 <_malloc_r+0x82>
 8009f48:	4629      	mov	r1, r5
 8009f4a:	4638      	mov	r0, r7
 8009f4c:	f7ff ffc2 	bl	8009ed4 <sbrk_aligned>
 8009f50:	1c43      	adds	r3, r0, #1
 8009f52:	4604      	mov	r4, r0
 8009f54:	d14d      	bne.n	8009ff2 <_malloc_r+0xde>
 8009f56:	6834      	ldr	r4, [r6, #0]
 8009f58:	4626      	mov	r6, r4
 8009f5a:	2e00      	cmp	r6, #0
 8009f5c:	d140      	bne.n	8009fe0 <_malloc_r+0xcc>
 8009f5e:	6823      	ldr	r3, [r4, #0]
 8009f60:	4631      	mov	r1, r6
 8009f62:	4638      	mov	r0, r7
 8009f64:	eb04 0803 	add.w	r8, r4, r3
 8009f68:	f000 fcca 	bl	800a900 <_sbrk_r>
 8009f6c:	4580      	cmp	r8, r0
 8009f6e:	d13a      	bne.n	8009fe6 <_malloc_r+0xd2>
 8009f70:	6821      	ldr	r1, [r4, #0]
 8009f72:	3503      	adds	r5, #3
 8009f74:	1a6d      	subs	r5, r5, r1
 8009f76:	f025 0503 	bic.w	r5, r5, #3
 8009f7a:	3508      	adds	r5, #8
 8009f7c:	2d0c      	cmp	r5, #12
 8009f7e:	bf38      	it	cc
 8009f80:	250c      	movcc	r5, #12
 8009f82:	4629      	mov	r1, r5
 8009f84:	4638      	mov	r0, r7
 8009f86:	f7ff ffa5 	bl	8009ed4 <sbrk_aligned>
 8009f8a:	3001      	adds	r0, #1
 8009f8c:	d02b      	beq.n	8009fe6 <_malloc_r+0xd2>
 8009f8e:	6823      	ldr	r3, [r4, #0]
 8009f90:	442b      	add	r3, r5
 8009f92:	6023      	str	r3, [r4, #0]
 8009f94:	e00e      	b.n	8009fb4 <_malloc_r+0xa0>
 8009f96:	6822      	ldr	r2, [r4, #0]
 8009f98:	1b52      	subs	r2, r2, r5
 8009f9a:	d41e      	bmi.n	8009fda <_malloc_r+0xc6>
 8009f9c:	2a0b      	cmp	r2, #11
 8009f9e:	d916      	bls.n	8009fce <_malloc_r+0xba>
 8009fa0:	1961      	adds	r1, r4, r5
 8009fa2:	42a3      	cmp	r3, r4
 8009fa4:	6025      	str	r5, [r4, #0]
 8009fa6:	bf18      	it	ne
 8009fa8:	6059      	strne	r1, [r3, #4]
 8009faa:	6863      	ldr	r3, [r4, #4]
 8009fac:	bf08      	it	eq
 8009fae:	6031      	streq	r1, [r6, #0]
 8009fb0:	5162      	str	r2, [r4, r5]
 8009fb2:	604b      	str	r3, [r1, #4]
 8009fb4:	4638      	mov	r0, r7
 8009fb6:	f104 060b 	add.w	r6, r4, #11
 8009fba:	f002 f847 	bl	800c04c <__malloc_unlock>
 8009fbe:	f026 0607 	bic.w	r6, r6, #7
 8009fc2:	1d23      	adds	r3, r4, #4
 8009fc4:	1af2      	subs	r2, r6, r3
 8009fc6:	d0b6      	beq.n	8009f36 <_malloc_r+0x22>
 8009fc8:	1b9b      	subs	r3, r3, r6
 8009fca:	50a3      	str	r3, [r4, r2]
 8009fcc:	e7b3      	b.n	8009f36 <_malloc_r+0x22>
 8009fce:	6862      	ldr	r2, [r4, #4]
 8009fd0:	42a3      	cmp	r3, r4
 8009fd2:	bf0c      	ite	eq
 8009fd4:	6032      	streq	r2, [r6, #0]
 8009fd6:	605a      	strne	r2, [r3, #4]
 8009fd8:	e7ec      	b.n	8009fb4 <_malloc_r+0xa0>
 8009fda:	4623      	mov	r3, r4
 8009fdc:	6864      	ldr	r4, [r4, #4]
 8009fde:	e7b2      	b.n	8009f46 <_malloc_r+0x32>
 8009fe0:	4634      	mov	r4, r6
 8009fe2:	6876      	ldr	r6, [r6, #4]
 8009fe4:	e7b9      	b.n	8009f5a <_malloc_r+0x46>
 8009fe6:	230c      	movs	r3, #12
 8009fe8:	603b      	str	r3, [r7, #0]
 8009fea:	4638      	mov	r0, r7
 8009fec:	f002 f82e 	bl	800c04c <__malloc_unlock>
 8009ff0:	e7a1      	b.n	8009f36 <_malloc_r+0x22>
 8009ff2:	6025      	str	r5, [r4, #0]
 8009ff4:	e7de      	b.n	8009fb4 <_malloc_r+0xa0>
 8009ff6:	bf00      	nop
 8009ff8:	20000b20 	.word	0x20000b20

08009ffc <__cvt>:
 8009ffc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a000:	ec55 4b10 	vmov	r4, r5, d0
 800a004:	2d00      	cmp	r5, #0
 800a006:	460e      	mov	r6, r1
 800a008:	4619      	mov	r1, r3
 800a00a:	462b      	mov	r3, r5
 800a00c:	bfbb      	ittet	lt
 800a00e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a012:	461d      	movlt	r5, r3
 800a014:	2300      	movge	r3, #0
 800a016:	232d      	movlt	r3, #45	; 0x2d
 800a018:	700b      	strb	r3, [r1, #0]
 800a01a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a01c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a020:	4691      	mov	r9, r2
 800a022:	f023 0820 	bic.w	r8, r3, #32
 800a026:	bfbc      	itt	lt
 800a028:	4622      	movlt	r2, r4
 800a02a:	4614      	movlt	r4, r2
 800a02c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a030:	d005      	beq.n	800a03e <__cvt+0x42>
 800a032:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a036:	d100      	bne.n	800a03a <__cvt+0x3e>
 800a038:	3601      	adds	r6, #1
 800a03a:	2102      	movs	r1, #2
 800a03c:	e000      	b.n	800a040 <__cvt+0x44>
 800a03e:	2103      	movs	r1, #3
 800a040:	ab03      	add	r3, sp, #12
 800a042:	9301      	str	r3, [sp, #4]
 800a044:	ab02      	add	r3, sp, #8
 800a046:	9300      	str	r3, [sp, #0]
 800a048:	ec45 4b10 	vmov	d0, r4, r5
 800a04c:	4653      	mov	r3, sl
 800a04e:	4632      	mov	r2, r6
 800a050:	f000 ffe2 	bl	800b018 <_dtoa_r>
 800a054:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a058:	4607      	mov	r7, r0
 800a05a:	d102      	bne.n	800a062 <__cvt+0x66>
 800a05c:	f019 0f01 	tst.w	r9, #1
 800a060:	d022      	beq.n	800a0a8 <__cvt+0xac>
 800a062:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a066:	eb07 0906 	add.w	r9, r7, r6
 800a06a:	d110      	bne.n	800a08e <__cvt+0x92>
 800a06c:	783b      	ldrb	r3, [r7, #0]
 800a06e:	2b30      	cmp	r3, #48	; 0x30
 800a070:	d10a      	bne.n	800a088 <__cvt+0x8c>
 800a072:	2200      	movs	r2, #0
 800a074:	2300      	movs	r3, #0
 800a076:	4620      	mov	r0, r4
 800a078:	4629      	mov	r1, r5
 800a07a:	f7f6 fd9f 	bl	8000bbc <__aeabi_dcmpeq>
 800a07e:	b918      	cbnz	r0, 800a088 <__cvt+0x8c>
 800a080:	f1c6 0601 	rsb	r6, r6, #1
 800a084:	f8ca 6000 	str.w	r6, [sl]
 800a088:	f8da 3000 	ldr.w	r3, [sl]
 800a08c:	4499      	add	r9, r3
 800a08e:	2200      	movs	r2, #0
 800a090:	2300      	movs	r3, #0
 800a092:	4620      	mov	r0, r4
 800a094:	4629      	mov	r1, r5
 800a096:	f7f6 fd91 	bl	8000bbc <__aeabi_dcmpeq>
 800a09a:	b108      	cbz	r0, 800a0a0 <__cvt+0xa4>
 800a09c:	f8cd 900c 	str.w	r9, [sp, #12]
 800a0a0:	2230      	movs	r2, #48	; 0x30
 800a0a2:	9b03      	ldr	r3, [sp, #12]
 800a0a4:	454b      	cmp	r3, r9
 800a0a6:	d307      	bcc.n	800a0b8 <__cvt+0xbc>
 800a0a8:	9b03      	ldr	r3, [sp, #12]
 800a0aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a0ac:	1bdb      	subs	r3, r3, r7
 800a0ae:	4638      	mov	r0, r7
 800a0b0:	6013      	str	r3, [r2, #0]
 800a0b2:	b004      	add	sp, #16
 800a0b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0b8:	1c59      	adds	r1, r3, #1
 800a0ba:	9103      	str	r1, [sp, #12]
 800a0bc:	701a      	strb	r2, [r3, #0]
 800a0be:	e7f0      	b.n	800a0a2 <__cvt+0xa6>

0800a0c0 <__exponent>:
 800a0c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a0c2:	4603      	mov	r3, r0
 800a0c4:	2900      	cmp	r1, #0
 800a0c6:	bfb8      	it	lt
 800a0c8:	4249      	neglt	r1, r1
 800a0ca:	f803 2b02 	strb.w	r2, [r3], #2
 800a0ce:	bfb4      	ite	lt
 800a0d0:	222d      	movlt	r2, #45	; 0x2d
 800a0d2:	222b      	movge	r2, #43	; 0x2b
 800a0d4:	2909      	cmp	r1, #9
 800a0d6:	7042      	strb	r2, [r0, #1]
 800a0d8:	dd2a      	ble.n	800a130 <__exponent+0x70>
 800a0da:	f10d 0407 	add.w	r4, sp, #7
 800a0de:	46a4      	mov	ip, r4
 800a0e0:	270a      	movs	r7, #10
 800a0e2:	46a6      	mov	lr, r4
 800a0e4:	460a      	mov	r2, r1
 800a0e6:	fb91 f6f7 	sdiv	r6, r1, r7
 800a0ea:	fb07 1516 	mls	r5, r7, r6, r1
 800a0ee:	3530      	adds	r5, #48	; 0x30
 800a0f0:	2a63      	cmp	r2, #99	; 0x63
 800a0f2:	f104 34ff 	add.w	r4, r4, #4294967295
 800a0f6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a0fa:	4631      	mov	r1, r6
 800a0fc:	dcf1      	bgt.n	800a0e2 <__exponent+0x22>
 800a0fe:	3130      	adds	r1, #48	; 0x30
 800a100:	f1ae 0502 	sub.w	r5, lr, #2
 800a104:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a108:	1c44      	adds	r4, r0, #1
 800a10a:	4629      	mov	r1, r5
 800a10c:	4561      	cmp	r1, ip
 800a10e:	d30a      	bcc.n	800a126 <__exponent+0x66>
 800a110:	f10d 0209 	add.w	r2, sp, #9
 800a114:	eba2 020e 	sub.w	r2, r2, lr
 800a118:	4565      	cmp	r5, ip
 800a11a:	bf88      	it	hi
 800a11c:	2200      	movhi	r2, #0
 800a11e:	4413      	add	r3, r2
 800a120:	1a18      	subs	r0, r3, r0
 800a122:	b003      	add	sp, #12
 800a124:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a126:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a12a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a12e:	e7ed      	b.n	800a10c <__exponent+0x4c>
 800a130:	2330      	movs	r3, #48	; 0x30
 800a132:	3130      	adds	r1, #48	; 0x30
 800a134:	7083      	strb	r3, [r0, #2]
 800a136:	70c1      	strb	r1, [r0, #3]
 800a138:	1d03      	adds	r3, r0, #4
 800a13a:	e7f1      	b.n	800a120 <__exponent+0x60>

0800a13c <_printf_float>:
 800a13c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a140:	ed2d 8b02 	vpush	{d8}
 800a144:	b08d      	sub	sp, #52	; 0x34
 800a146:	460c      	mov	r4, r1
 800a148:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a14c:	4616      	mov	r6, r2
 800a14e:	461f      	mov	r7, r3
 800a150:	4605      	mov	r5, r0
 800a152:	f001 ff5d 	bl	800c010 <_localeconv_r>
 800a156:	f8d0 a000 	ldr.w	sl, [r0]
 800a15a:	4650      	mov	r0, sl
 800a15c:	f7f6 f8a8 	bl	80002b0 <strlen>
 800a160:	2300      	movs	r3, #0
 800a162:	930a      	str	r3, [sp, #40]	; 0x28
 800a164:	6823      	ldr	r3, [r4, #0]
 800a166:	9305      	str	r3, [sp, #20]
 800a168:	f8d8 3000 	ldr.w	r3, [r8]
 800a16c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a170:	3307      	adds	r3, #7
 800a172:	f023 0307 	bic.w	r3, r3, #7
 800a176:	f103 0208 	add.w	r2, r3, #8
 800a17a:	f8c8 2000 	str.w	r2, [r8]
 800a17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a182:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a186:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a18a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a18e:	9307      	str	r3, [sp, #28]
 800a190:	f8cd 8018 	str.w	r8, [sp, #24]
 800a194:	ee08 0a10 	vmov	s16, r0
 800a198:	4b9f      	ldr	r3, [pc, #636]	; (800a418 <_printf_float+0x2dc>)
 800a19a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a19e:	f04f 32ff 	mov.w	r2, #4294967295
 800a1a2:	f7f6 fd3d 	bl	8000c20 <__aeabi_dcmpun>
 800a1a6:	bb88      	cbnz	r0, 800a20c <_printf_float+0xd0>
 800a1a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a1ac:	4b9a      	ldr	r3, [pc, #616]	; (800a418 <_printf_float+0x2dc>)
 800a1ae:	f04f 32ff 	mov.w	r2, #4294967295
 800a1b2:	f7f6 fd17 	bl	8000be4 <__aeabi_dcmple>
 800a1b6:	bb48      	cbnz	r0, 800a20c <_printf_float+0xd0>
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	4640      	mov	r0, r8
 800a1be:	4649      	mov	r1, r9
 800a1c0:	f7f6 fd06 	bl	8000bd0 <__aeabi_dcmplt>
 800a1c4:	b110      	cbz	r0, 800a1cc <_printf_float+0x90>
 800a1c6:	232d      	movs	r3, #45	; 0x2d
 800a1c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a1cc:	4b93      	ldr	r3, [pc, #588]	; (800a41c <_printf_float+0x2e0>)
 800a1ce:	4894      	ldr	r0, [pc, #592]	; (800a420 <_printf_float+0x2e4>)
 800a1d0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a1d4:	bf94      	ite	ls
 800a1d6:	4698      	movls	r8, r3
 800a1d8:	4680      	movhi	r8, r0
 800a1da:	2303      	movs	r3, #3
 800a1dc:	6123      	str	r3, [r4, #16]
 800a1de:	9b05      	ldr	r3, [sp, #20]
 800a1e0:	f023 0204 	bic.w	r2, r3, #4
 800a1e4:	6022      	str	r2, [r4, #0]
 800a1e6:	f04f 0900 	mov.w	r9, #0
 800a1ea:	9700      	str	r7, [sp, #0]
 800a1ec:	4633      	mov	r3, r6
 800a1ee:	aa0b      	add	r2, sp, #44	; 0x2c
 800a1f0:	4621      	mov	r1, r4
 800a1f2:	4628      	mov	r0, r5
 800a1f4:	f000 f9d8 	bl	800a5a8 <_printf_common>
 800a1f8:	3001      	adds	r0, #1
 800a1fa:	f040 8090 	bne.w	800a31e <_printf_float+0x1e2>
 800a1fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a202:	b00d      	add	sp, #52	; 0x34
 800a204:	ecbd 8b02 	vpop	{d8}
 800a208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a20c:	4642      	mov	r2, r8
 800a20e:	464b      	mov	r3, r9
 800a210:	4640      	mov	r0, r8
 800a212:	4649      	mov	r1, r9
 800a214:	f7f6 fd04 	bl	8000c20 <__aeabi_dcmpun>
 800a218:	b140      	cbz	r0, 800a22c <_printf_float+0xf0>
 800a21a:	464b      	mov	r3, r9
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	bfbc      	itt	lt
 800a220:	232d      	movlt	r3, #45	; 0x2d
 800a222:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a226:	487f      	ldr	r0, [pc, #508]	; (800a424 <_printf_float+0x2e8>)
 800a228:	4b7f      	ldr	r3, [pc, #508]	; (800a428 <_printf_float+0x2ec>)
 800a22a:	e7d1      	b.n	800a1d0 <_printf_float+0x94>
 800a22c:	6863      	ldr	r3, [r4, #4]
 800a22e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a232:	9206      	str	r2, [sp, #24]
 800a234:	1c5a      	adds	r2, r3, #1
 800a236:	d13f      	bne.n	800a2b8 <_printf_float+0x17c>
 800a238:	2306      	movs	r3, #6
 800a23a:	6063      	str	r3, [r4, #4]
 800a23c:	9b05      	ldr	r3, [sp, #20]
 800a23e:	6861      	ldr	r1, [r4, #4]
 800a240:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a244:	2300      	movs	r3, #0
 800a246:	9303      	str	r3, [sp, #12]
 800a248:	ab0a      	add	r3, sp, #40	; 0x28
 800a24a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a24e:	ab09      	add	r3, sp, #36	; 0x24
 800a250:	ec49 8b10 	vmov	d0, r8, r9
 800a254:	9300      	str	r3, [sp, #0]
 800a256:	6022      	str	r2, [r4, #0]
 800a258:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a25c:	4628      	mov	r0, r5
 800a25e:	f7ff fecd 	bl	8009ffc <__cvt>
 800a262:	9b06      	ldr	r3, [sp, #24]
 800a264:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a266:	2b47      	cmp	r3, #71	; 0x47
 800a268:	4680      	mov	r8, r0
 800a26a:	d108      	bne.n	800a27e <_printf_float+0x142>
 800a26c:	1cc8      	adds	r0, r1, #3
 800a26e:	db02      	blt.n	800a276 <_printf_float+0x13a>
 800a270:	6863      	ldr	r3, [r4, #4]
 800a272:	4299      	cmp	r1, r3
 800a274:	dd41      	ble.n	800a2fa <_printf_float+0x1be>
 800a276:	f1ab 0b02 	sub.w	fp, fp, #2
 800a27a:	fa5f fb8b 	uxtb.w	fp, fp
 800a27e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a282:	d820      	bhi.n	800a2c6 <_printf_float+0x18a>
 800a284:	3901      	subs	r1, #1
 800a286:	465a      	mov	r2, fp
 800a288:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a28c:	9109      	str	r1, [sp, #36]	; 0x24
 800a28e:	f7ff ff17 	bl	800a0c0 <__exponent>
 800a292:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a294:	1813      	adds	r3, r2, r0
 800a296:	2a01      	cmp	r2, #1
 800a298:	4681      	mov	r9, r0
 800a29a:	6123      	str	r3, [r4, #16]
 800a29c:	dc02      	bgt.n	800a2a4 <_printf_float+0x168>
 800a29e:	6822      	ldr	r2, [r4, #0]
 800a2a0:	07d2      	lsls	r2, r2, #31
 800a2a2:	d501      	bpl.n	800a2a8 <_printf_float+0x16c>
 800a2a4:	3301      	adds	r3, #1
 800a2a6:	6123      	str	r3, [r4, #16]
 800a2a8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d09c      	beq.n	800a1ea <_printf_float+0xae>
 800a2b0:	232d      	movs	r3, #45	; 0x2d
 800a2b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a2b6:	e798      	b.n	800a1ea <_printf_float+0xae>
 800a2b8:	9a06      	ldr	r2, [sp, #24]
 800a2ba:	2a47      	cmp	r2, #71	; 0x47
 800a2bc:	d1be      	bne.n	800a23c <_printf_float+0x100>
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d1bc      	bne.n	800a23c <_printf_float+0x100>
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	e7b9      	b.n	800a23a <_printf_float+0xfe>
 800a2c6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a2ca:	d118      	bne.n	800a2fe <_printf_float+0x1c2>
 800a2cc:	2900      	cmp	r1, #0
 800a2ce:	6863      	ldr	r3, [r4, #4]
 800a2d0:	dd0b      	ble.n	800a2ea <_printf_float+0x1ae>
 800a2d2:	6121      	str	r1, [r4, #16]
 800a2d4:	b913      	cbnz	r3, 800a2dc <_printf_float+0x1a0>
 800a2d6:	6822      	ldr	r2, [r4, #0]
 800a2d8:	07d0      	lsls	r0, r2, #31
 800a2da:	d502      	bpl.n	800a2e2 <_printf_float+0x1a6>
 800a2dc:	3301      	adds	r3, #1
 800a2de:	440b      	add	r3, r1
 800a2e0:	6123      	str	r3, [r4, #16]
 800a2e2:	65a1      	str	r1, [r4, #88]	; 0x58
 800a2e4:	f04f 0900 	mov.w	r9, #0
 800a2e8:	e7de      	b.n	800a2a8 <_printf_float+0x16c>
 800a2ea:	b913      	cbnz	r3, 800a2f2 <_printf_float+0x1b6>
 800a2ec:	6822      	ldr	r2, [r4, #0]
 800a2ee:	07d2      	lsls	r2, r2, #31
 800a2f0:	d501      	bpl.n	800a2f6 <_printf_float+0x1ba>
 800a2f2:	3302      	adds	r3, #2
 800a2f4:	e7f4      	b.n	800a2e0 <_printf_float+0x1a4>
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	e7f2      	b.n	800a2e0 <_printf_float+0x1a4>
 800a2fa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a2fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a300:	4299      	cmp	r1, r3
 800a302:	db05      	blt.n	800a310 <_printf_float+0x1d4>
 800a304:	6823      	ldr	r3, [r4, #0]
 800a306:	6121      	str	r1, [r4, #16]
 800a308:	07d8      	lsls	r0, r3, #31
 800a30a:	d5ea      	bpl.n	800a2e2 <_printf_float+0x1a6>
 800a30c:	1c4b      	adds	r3, r1, #1
 800a30e:	e7e7      	b.n	800a2e0 <_printf_float+0x1a4>
 800a310:	2900      	cmp	r1, #0
 800a312:	bfd4      	ite	le
 800a314:	f1c1 0202 	rsble	r2, r1, #2
 800a318:	2201      	movgt	r2, #1
 800a31a:	4413      	add	r3, r2
 800a31c:	e7e0      	b.n	800a2e0 <_printf_float+0x1a4>
 800a31e:	6823      	ldr	r3, [r4, #0]
 800a320:	055a      	lsls	r2, r3, #21
 800a322:	d407      	bmi.n	800a334 <_printf_float+0x1f8>
 800a324:	6923      	ldr	r3, [r4, #16]
 800a326:	4642      	mov	r2, r8
 800a328:	4631      	mov	r1, r6
 800a32a:	4628      	mov	r0, r5
 800a32c:	47b8      	blx	r7
 800a32e:	3001      	adds	r0, #1
 800a330:	d12c      	bne.n	800a38c <_printf_float+0x250>
 800a332:	e764      	b.n	800a1fe <_printf_float+0xc2>
 800a334:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a338:	f240 80e0 	bls.w	800a4fc <_printf_float+0x3c0>
 800a33c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a340:	2200      	movs	r2, #0
 800a342:	2300      	movs	r3, #0
 800a344:	f7f6 fc3a 	bl	8000bbc <__aeabi_dcmpeq>
 800a348:	2800      	cmp	r0, #0
 800a34a:	d034      	beq.n	800a3b6 <_printf_float+0x27a>
 800a34c:	4a37      	ldr	r2, [pc, #220]	; (800a42c <_printf_float+0x2f0>)
 800a34e:	2301      	movs	r3, #1
 800a350:	4631      	mov	r1, r6
 800a352:	4628      	mov	r0, r5
 800a354:	47b8      	blx	r7
 800a356:	3001      	adds	r0, #1
 800a358:	f43f af51 	beq.w	800a1fe <_printf_float+0xc2>
 800a35c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a360:	429a      	cmp	r2, r3
 800a362:	db02      	blt.n	800a36a <_printf_float+0x22e>
 800a364:	6823      	ldr	r3, [r4, #0]
 800a366:	07d8      	lsls	r0, r3, #31
 800a368:	d510      	bpl.n	800a38c <_printf_float+0x250>
 800a36a:	ee18 3a10 	vmov	r3, s16
 800a36e:	4652      	mov	r2, sl
 800a370:	4631      	mov	r1, r6
 800a372:	4628      	mov	r0, r5
 800a374:	47b8      	blx	r7
 800a376:	3001      	adds	r0, #1
 800a378:	f43f af41 	beq.w	800a1fe <_printf_float+0xc2>
 800a37c:	f04f 0800 	mov.w	r8, #0
 800a380:	f104 091a 	add.w	r9, r4, #26
 800a384:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a386:	3b01      	subs	r3, #1
 800a388:	4543      	cmp	r3, r8
 800a38a:	dc09      	bgt.n	800a3a0 <_printf_float+0x264>
 800a38c:	6823      	ldr	r3, [r4, #0]
 800a38e:	079b      	lsls	r3, r3, #30
 800a390:	f100 8105 	bmi.w	800a59e <_printf_float+0x462>
 800a394:	68e0      	ldr	r0, [r4, #12]
 800a396:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a398:	4298      	cmp	r0, r3
 800a39a:	bfb8      	it	lt
 800a39c:	4618      	movlt	r0, r3
 800a39e:	e730      	b.n	800a202 <_printf_float+0xc6>
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	464a      	mov	r2, r9
 800a3a4:	4631      	mov	r1, r6
 800a3a6:	4628      	mov	r0, r5
 800a3a8:	47b8      	blx	r7
 800a3aa:	3001      	adds	r0, #1
 800a3ac:	f43f af27 	beq.w	800a1fe <_printf_float+0xc2>
 800a3b0:	f108 0801 	add.w	r8, r8, #1
 800a3b4:	e7e6      	b.n	800a384 <_printf_float+0x248>
 800a3b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	dc39      	bgt.n	800a430 <_printf_float+0x2f4>
 800a3bc:	4a1b      	ldr	r2, [pc, #108]	; (800a42c <_printf_float+0x2f0>)
 800a3be:	2301      	movs	r3, #1
 800a3c0:	4631      	mov	r1, r6
 800a3c2:	4628      	mov	r0, r5
 800a3c4:	47b8      	blx	r7
 800a3c6:	3001      	adds	r0, #1
 800a3c8:	f43f af19 	beq.w	800a1fe <_printf_float+0xc2>
 800a3cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a3d0:	4313      	orrs	r3, r2
 800a3d2:	d102      	bne.n	800a3da <_printf_float+0x29e>
 800a3d4:	6823      	ldr	r3, [r4, #0]
 800a3d6:	07d9      	lsls	r1, r3, #31
 800a3d8:	d5d8      	bpl.n	800a38c <_printf_float+0x250>
 800a3da:	ee18 3a10 	vmov	r3, s16
 800a3de:	4652      	mov	r2, sl
 800a3e0:	4631      	mov	r1, r6
 800a3e2:	4628      	mov	r0, r5
 800a3e4:	47b8      	blx	r7
 800a3e6:	3001      	adds	r0, #1
 800a3e8:	f43f af09 	beq.w	800a1fe <_printf_float+0xc2>
 800a3ec:	f04f 0900 	mov.w	r9, #0
 800a3f0:	f104 0a1a 	add.w	sl, r4, #26
 800a3f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3f6:	425b      	negs	r3, r3
 800a3f8:	454b      	cmp	r3, r9
 800a3fa:	dc01      	bgt.n	800a400 <_printf_float+0x2c4>
 800a3fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3fe:	e792      	b.n	800a326 <_printf_float+0x1ea>
 800a400:	2301      	movs	r3, #1
 800a402:	4652      	mov	r2, sl
 800a404:	4631      	mov	r1, r6
 800a406:	4628      	mov	r0, r5
 800a408:	47b8      	blx	r7
 800a40a:	3001      	adds	r0, #1
 800a40c:	f43f aef7 	beq.w	800a1fe <_printf_float+0xc2>
 800a410:	f109 0901 	add.w	r9, r9, #1
 800a414:	e7ee      	b.n	800a3f4 <_printf_float+0x2b8>
 800a416:	bf00      	nop
 800a418:	7fefffff 	.word	0x7fefffff
 800a41c:	080260c0 	.word	0x080260c0
 800a420:	080260c4 	.word	0x080260c4
 800a424:	080260cc 	.word	0x080260cc
 800a428:	080260c8 	.word	0x080260c8
 800a42c:	08026574 	.word	0x08026574
 800a430:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a432:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a434:	429a      	cmp	r2, r3
 800a436:	bfa8      	it	ge
 800a438:	461a      	movge	r2, r3
 800a43a:	2a00      	cmp	r2, #0
 800a43c:	4691      	mov	r9, r2
 800a43e:	dc37      	bgt.n	800a4b0 <_printf_float+0x374>
 800a440:	f04f 0b00 	mov.w	fp, #0
 800a444:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a448:	f104 021a 	add.w	r2, r4, #26
 800a44c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a44e:	9305      	str	r3, [sp, #20]
 800a450:	eba3 0309 	sub.w	r3, r3, r9
 800a454:	455b      	cmp	r3, fp
 800a456:	dc33      	bgt.n	800a4c0 <_printf_float+0x384>
 800a458:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a45c:	429a      	cmp	r2, r3
 800a45e:	db3b      	blt.n	800a4d8 <_printf_float+0x39c>
 800a460:	6823      	ldr	r3, [r4, #0]
 800a462:	07da      	lsls	r2, r3, #31
 800a464:	d438      	bmi.n	800a4d8 <_printf_float+0x39c>
 800a466:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a468:	9a05      	ldr	r2, [sp, #20]
 800a46a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a46c:	1a9a      	subs	r2, r3, r2
 800a46e:	eba3 0901 	sub.w	r9, r3, r1
 800a472:	4591      	cmp	r9, r2
 800a474:	bfa8      	it	ge
 800a476:	4691      	movge	r9, r2
 800a478:	f1b9 0f00 	cmp.w	r9, #0
 800a47c:	dc35      	bgt.n	800a4ea <_printf_float+0x3ae>
 800a47e:	f04f 0800 	mov.w	r8, #0
 800a482:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a486:	f104 0a1a 	add.w	sl, r4, #26
 800a48a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a48e:	1a9b      	subs	r3, r3, r2
 800a490:	eba3 0309 	sub.w	r3, r3, r9
 800a494:	4543      	cmp	r3, r8
 800a496:	f77f af79 	ble.w	800a38c <_printf_float+0x250>
 800a49a:	2301      	movs	r3, #1
 800a49c:	4652      	mov	r2, sl
 800a49e:	4631      	mov	r1, r6
 800a4a0:	4628      	mov	r0, r5
 800a4a2:	47b8      	blx	r7
 800a4a4:	3001      	adds	r0, #1
 800a4a6:	f43f aeaa 	beq.w	800a1fe <_printf_float+0xc2>
 800a4aa:	f108 0801 	add.w	r8, r8, #1
 800a4ae:	e7ec      	b.n	800a48a <_printf_float+0x34e>
 800a4b0:	4613      	mov	r3, r2
 800a4b2:	4631      	mov	r1, r6
 800a4b4:	4642      	mov	r2, r8
 800a4b6:	4628      	mov	r0, r5
 800a4b8:	47b8      	blx	r7
 800a4ba:	3001      	adds	r0, #1
 800a4bc:	d1c0      	bne.n	800a440 <_printf_float+0x304>
 800a4be:	e69e      	b.n	800a1fe <_printf_float+0xc2>
 800a4c0:	2301      	movs	r3, #1
 800a4c2:	4631      	mov	r1, r6
 800a4c4:	4628      	mov	r0, r5
 800a4c6:	9205      	str	r2, [sp, #20]
 800a4c8:	47b8      	blx	r7
 800a4ca:	3001      	adds	r0, #1
 800a4cc:	f43f ae97 	beq.w	800a1fe <_printf_float+0xc2>
 800a4d0:	9a05      	ldr	r2, [sp, #20]
 800a4d2:	f10b 0b01 	add.w	fp, fp, #1
 800a4d6:	e7b9      	b.n	800a44c <_printf_float+0x310>
 800a4d8:	ee18 3a10 	vmov	r3, s16
 800a4dc:	4652      	mov	r2, sl
 800a4de:	4631      	mov	r1, r6
 800a4e0:	4628      	mov	r0, r5
 800a4e2:	47b8      	blx	r7
 800a4e4:	3001      	adds	r0, #1
 800a4e6:	d1be      	bne.n	800a466 <_printf_float+0x32a>
 800a4e8:	e689      	b.n	800a1fe <_printf_float+0xc2>
 800a4ea:	9a05      	ldr	r2, [sp, #20]
 800a4ec:	464b      	mov	r3, r9
 800a4ee:	4442      	add	r2, r8
 800a4f0:	4631      	mov	r1, r6
 800a4f2:	4628      	mov	r0, r5
 800a4f4:	47b8      	blx	r7
 800a4f6:	3001      	adds	r0, #1
 800a4f8:	d1c1      	bne.n	800a47e <_printf_float+0x342>
 800a4fa:	e680      	b.n	800a1fe <_printf_float+0xc2>
 800a4fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a4fe:	2a01      	cmp	r2, #1
 800a500:	dc01      	bgt.n	800a506 <_printf_float+0x3ca>
 800a502:	07db      	lsls	r3, r3, #31
 800a504:	d538      	bpl.n	800a578 <_printf_float+0x43c>
 800a506:	2301      	movs	r3, #1
 800a508:	4642      	mov	r2, r8
 800a50a:	4631      	mov	r1, r6
 800a50c:	4628      	mov	r0, r5
 800a50e:	47b8      	blx	r7
 800a510:	3001      	adds	r0, #1
 800a512:	f43f ae74 	beq.w	800a1fe <_printf_float+0xc2>
 800a516:	ee18 3a10 	vmov	r3, s16
 800a51a:	4652      	mov	r2, sl
 800a51c:	4631      	mov	r1, r6
 800a51e:	4628      	mov	r0, r5
 800a520:	47b8      	blx	r7
 800a522:	3001      	adds	r0, #1
 800a524:	f43f ae6b 	beq.w	800a1fe <_printf_float+0xc2>
 800a528:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a52c:	2200      	movs	r2, #0
 800a52e:	2300      	movs	r3, #0
 800a530:	f7f6 fb44 	bl	8000bbc <__aeabi_dcmpeq>
 800a534:	b9d8      	cbnz	r0, 800a56e <_printf_float+0x432>
 800a536:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a538:	f108 0201 	add.w	r2, r8, #1
 800a53c:	3b01      	subs	r3, #1
 800a53e:	4631      	mov	r1, r6
 800a540:	4628      	mov	r0, r5
 800a542:	47b8      	blx	r7
 800a544:	3001      	adds	r0, #1
 800a546:	d10e      	bne.n	800a566 <_printf_float+0x42a>
 800a548:	e659      	b.n	800a1fe <_printf_float+0xc2>
 800a54a:	2301      	movs	r3, #1
 800a54c:	4652      	mov	r2, sl
 800a54e:	4631      	mov	r1, r6
 800a550:	4628      	mov	r0, r5
 800a552:	47b8      	blx	r7
 800a554:	3001      	adds	r0, #1
 800a556:	f43f ae52 	beq.w	800a1fe <_printf_float+0xc2>
 800a55a:	f108 0801 	add.w	r8, r8, #1
 800a55e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a560:	3b01      	subs	r3, #1
 800a562:	4543      	cmp	r3, r8
 800a564:	dcf1      	bgt.n	800a54a <_printf_float+0x40e>
 800a566:	464b      	mov	r3, r9
 800a568:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a56c:	e6dc      	b.n	800a328 <_printf_float+0x1ec>
 800a56e:	f04f 0800 	mov.w	r8, #0
 800a572:	f104 0a1a 	add.w	sl, r4, #26
 800a576:	e7f2      	b.n	800a55e <_printf_float+0x422>
 800a578:	2301      	movs	r3, #1
 800a57a:	4642      	mov	r2, r8
 800a57c:	e7df      	b.n	800a53e <_printf_float+0x402>
 800a57e:	2301      	movs	r3, #1
 800a580:	464a      	mov	r2, r9
 800a582:	4631      	mov	r1, r6
 800a584:	4628      	mov	r0, r5
 800a586:	47b8      	blx	r7
 800a588:	3001      	adds	r0, #1
 800a58a:	f43f ae38 	beq.w	800a1fe <_printf_float+0xc2>
 800a58e:	f108 0801 	add.w	r8, r8, #1
 800a592:	68e3      	ldr	r3, [r4, #12]
 800a594:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a596:	1a5b      	subs	r3, r3, r1
 800a598:	4543      	cmp	r3, r8
 800a59a:	dcf0      	bgt.n	800a57e <_printf_float+0x442>
 800a59c:	e6fa      	b.n	800a394 <_printf_float+0x258>
 800a59e:	f04f 0800 	mov.w	r8, #0
 800a5a2:	f104 0919 	add.w	r9, r4, #25
 800a5a6:	e7f4      	b.n	800a592 <_printf_float+0x456>

0800a5a8 <_printf_common>:
 800a5a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5ac:	4616      	mov	r6, r2
 800a5ae:	4699      	mov	r9, r3
 800a5b0:	688a      	ldr	r2, [r1, #8]
 800a5b2:	690b      	ldr	r3, [r1, #16]
 800a5b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a5b8:	4293      	cmp	r3, r2
 800a5ba:	bfb8      	it	lt
 800a5bc:	4613      	movlt	r3, r2
 800a5be:	6033      	str	r3, [r6, #0]
 800a5c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a5c4:	4607      	mov	r7, r0
 800a5c6:	460c      	mov	r4, r1
 800a5c8:	b10a      	cbz	r2, 800a5ce <_printf_common+0x26>
 800a5ca:	3301      	adds	r3, #1
 800a5cc:	6033      	str	r3, [r6, #0]
 800a5ce:	6823      	ldr	r3, [r4, #0]
 800a5d0:	0699      	lsls	r1, r3, #26
 800a5d2:	bf42      	ittt	mi
 800a5d4:	6833      	ldrmi	r3, [r6, #0]
 800a5d6:	3302      	addmi	r3, #2
 800a5d8:	6033      	strmi	r3, [r6, #0]
 800a5da:	6825      	ldr	r5, [r4, #0]
 800a5dc:	f015 0506 	ands.w	r5, r5, #6
 800a5e0:	d106      	bne.n	800a5f0 <_printf_common+0x48>
 800a5e2:	f104 0a19 	add.w	sl, r4, #25
 800a5e6:	68e3      	ldr	r3, [r4, #12]
 800a5e8:	6832      	ldr	r2, [r6, #0]
 800a5ea:	1a9b      	subs	r3, r3, r2
 800a5ec:	42ab      	cmp	r3, r5
 800a5ee:	dc26      	bgt.n	800a63e <_printf_common+0x96>
 800a5f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a5f4:	1e13      	subs	r3, r2, #0
 800a5f6:	6822      	ldr	r2, [r4, #0]
 800a5f8:	bf18      	it	ne
 800a5fa:	2301      	movne	r3, #1
 800a5fc:	0692      	lsls	r2, r2, #26
 800a5fe:	d42b      	bmi.n	800a658 <_printf_common+0xb0>
 800a600:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a604:	4649      	mov	r1, r9
 800a606:	4638      	mov	r0, r7
 800a608:	47c0      	blx	r8
 800a60a:	3001      	adds	r0, #1
 800a60c:	d01e      	beq.n	800a64c <_printf_common+0xa4>
 800a60e:	6823      	ldr	r3, [r4, #0]
 800a610:	68e5      	ldr	r5, [r4, #12]
 800a612:	6832      	ldr	r2, [r6, #0]
 800a614:	f003 0306 	and.w	r3, r3, #6
 800a618:	2b04      	cmp	r3, #4
 800a61a:	bf08      	it	eq
 800a61c:	1aad      	subeq	r5, r5, r2
 800a61e:	68a3      	ldr	r3, [r4, #8]
 800a620:	6922      	ldr	r2, [r4, #16]
 800a622:	bf0c      	ite	eq
 800a624:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a628:	2500      	movne	r5, #0
 800a62a:	4293      	cmp	r3, r2
 800a62c:	bfc4      	itt	gt
 800a62e:	1a9b      	subgt	r3, r3, r2
 800a630:	18ed      	addgt	r5, r5, r3
 800a632:	2600      	movs	r6, #0
 800a634:	341a      	adds	r4, #26
 800a636:	42b5      	cmp	r5, r6
 800a638:	d11a      	bne.n	800a670 <_printf_common+0xc8>
 800a63a:	2000      	movs	r0, #0
 800a63c:	e008      	b.n	800a650 <_printf_common+0xa8>
 800a63e:	2301      	movs	r3, #1
 800a640:	4652      	mov	r2, sl
 800a642:	4649      	mov	r1, r9
 800a644:	4638      	mov	r0, r7
 800a646:	47c0      	blx	r8
 800a648:	3001      	adds	r0, #1
 800a64a:	d103      	bne.n	800a654 <_printf_common+0xac>
 800a64c:	f04f 30ff 	mov.w	r0, #4294967295
 800a650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a654:	3501      	adds	r5, #1
 800a656:	e7c6      	b.n	800a5e6 <_printf_common+0x3e>
 800a658:	18e1      	adds	r1, r4, r3
 800a65a:	1c5a      	adds	r2, r3, #1
 800a65c:	2030      	movs	r0, #48	; 0x30
 800a65e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a662:	4422      	add	r2, r4
 800a664:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a668:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a66c:	3302      	adds	r3, #2
 800a66e:	e7c7      	b.n	800a600 <_printf_common+0x58>
 800a670:	2301      	movs	r3, #1
 800a672:	4622      	mov	r2, r4
 800a674:	4649      	mov	r1, r9
 800a676:	4638      	mov	r0, r7
 800a678:	47c0      	blx	r8
 800a67a:	3001      	adds	r0, #1
 800a67c:	d0e6      	beq.n	800a64c <_printf_common+0xa4>
 800a67e:	3601      	adds	r6, #1
 800a680:	e7d9      	b.n	800a636 <_printf_common+0x8e>
	...

0800a684 <_printf_i>:
 800a684:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a688:	7e0f      	ldrb	r7, [r1, #24]
 800a68a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a68c:	2f78      	cmp	r7, #120	; 0x78
 800a68e:	4691      	mov	r9, r2
 800a690:	4680      	mov	r8, r0
 800a692:	460c      	mov	r4, r1
 800a694:	469a      	mov	sl, r3
 800a696:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a69a:	d807      	bhi.n	800a6ac <_printf_i+0x28>
 800a69c:	2f62      	cmp	r7, #98	; 0x62
 800a69e:	d80a      	bhi.n	800a6b6 <_printf_i+0x32>
 800a6a0:	2f00      	cmp	r7, #0
 800a6a2:	f000 80d8 	beq.w	800a856 <_printf_i+0x1d2>
 800a6a6:	2f58      	cmp	r7, #88	; 0x58
 800a6a8:	f000 80a3 	beq.w	800a7f2 <_printf_i+0x16e>
 800a6ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a6b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a6b4:	e03a      	b.n	800a72c <_printf_i+0xa8>
 800a6b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a6ba:	2b15      	cmp	r3, #21
 800a6bc:	d8f6      	bhi.n	800a6ac <_printf_i+0x28>
 800a6be:	a101      	add	r1, pc, #4	; (adr r1, 800a6c4 <_printf_i+0x40>)
 800a6c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a6c4:	0800a71d 	.word	0x0800a71d
 800a6c8:	0800a731 	.word	0x0800a731
 800a6cc:	0800a6ad 	.word	0x0800a6ad
 800a6d0:	0800a6ad 	.word	0x0800a6ad
 800a6d4:	0800a6ad 	.word	0x0800a6ad
 800a6d8:	0800a6ad 	.word	0x0800a6ad
 800a6dc:	0800a731 	.word	0x0800a731
 800a6e0:	0800a6ad 	.word	0x0800a6ad
 800a6e4:	0800a6ad 	.word	0x0800a6ad
 800a6e8:	0800a6ad 	.word	0x0800a6ad
 800a6ec:	0800a6ad 	.word	0x0800a6ad
 800a6f0:	0800a83d 	.word	0x0800a83d
 800a6f4:	0800a761 	.word	0x0800a761
 800a6f8:	0800a81f 	.word	0x0800a81f
 800a6fc:	0800a6ad 	.word	0x0800a6ad
 800a700:	0800a6ad 	.word	0x0800a6ad
 800a704:	0800a85f 	.word	0x0800a85f
 800a708:	0800a6ad 	.word	0x0800a6ad
 800a70c:	0800a761 	.word	0x0800a761
 800a710:	0800a6ad 	.word	0x0800a6ad
 800a714:	0800a6ad 	.word	0x0800a6ad
 800a718:	0800a827 	.word	0x0800a827
 800a71c:	682b      	ldr	r3, [r5, #0]
 800a71e:	1d1a      	adds	r2, r3, #4
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	602a      	str	r2, [r5, #0]
 800a724:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a728:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a72c:	2301      	movs	r3, #1
 800a72e:	e0a3      	b.n	800a878 <_printf_i+0x1f4>
 800a730:	6820      	ldr	r0, [r4, #0]
 800a732:	6829      	ldr	r1, [r5, #0]
 800a734:	0606      	lsls	r6, r0, #24
 800a736:	f101 0304 	add.w	r3, r1, #4
 800a73a:	d50a      	bpl.n	800a752 <_printf_i+0xce>
 800a73c:	680e      	ldr	r6, [r1, #0]
 800a73e:	602b      	str	r3, [r5, #0]
 800a740:	2e00      	cmp	r6, #0
 800a742:	da03      	bge.n	800a74c <_printf_i+0xc8>
 800a744:	232d      	movs	r3, #45	; 0x2d
 800a746:	4276      	negs	r6, r6
 800a748:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a74c:	485e      	ldr	r0, [pc, #376]	; (800a8c8 <_printf_i+0x244>)
 800a74e:	230a      	movs	r3, #10
 800a750:	e019      	b.n	800a786 <_printf_i+0x102>
 800a752:	680e      	ldr	r6, [r1, #0]
 800a754:	602b      	str	r3, [r5, #0]
 800a756:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a75a:	bf18      	it	ne
 800a75c:	b236      	sxthne	r6, r6
 800a75e:	e7ef      	b.n	800a740 <_printf_i+0xbc>
 800a760:	682b      	ldr	r3, [r5, #0]
 800a762:	6820      	ldr	r0, [r4, #0]
 800a764:	1d19      	adds	r1, r3, #4
 800a766:	6029      	str	r1, [r5, #0]
 800a768:	0601      	lsls	r1, r0, #24
 800a76a:	d501      	bpl.n	800a770 <_printf_i+0xec>
 800a76c:	681e      	ldr	r6, [r3, #0]
 800a76e:	e002      	b.n	800a776 <_printf_i+0xf2>
 800a770:	0646      	lsls	r6, r0, #25
 800a772:	d5fb      	bpl.n	800a76c <_printf_i+0xe8>
 800a774:	881e      	ldrh	r6, [r3, #0]
 800a776:	4854      	ldr	r0, [pc, #336]	; (800a8c8 <_printf_i+0x244>)
 800a778:	2f6f      	cmp	r7, #111	; 0x6f
 800a77a:	bf0c      	ite	eq
 800a77c:	2308      	moveq	r3, #8
 800a77e:	230a      	movne	r3, #10
 800a780:	2100      	movs	r1, #0
 800a782:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a786:	6865      	ldr	r5, [r4, #4]
 800a788:	60a5      	str	r5, [r4, #8]
 800a78a:	2d00      	cmp	r5, #0
 800a78c:	bfa2      	ittt	ge
 800a78e:	6821      	ldrge	r1, [r4, #0]
 800a790:	f021 0104 	bicge.w	r1, r1, #4
 800a794:	6021      	strge	r1, [r4, #0]
 800a796:	b90e      	cbnz	r6, 800a79c <_printf_i+0x118>
 800a798:	2d00      	cmp	r5, #0
 800a79a:	d04d      	beq.n	800a838 <_printf_i+0x1b4>
 800a79c:	4615      	mov	r5, r2
 800a79e:	fbb6 f1f3 	udiv	r1, r6, r3
 800a7a2:	fb03 6711 	mls	r7, r3, r1, r6
 800a7a6:	5dc7      	ldrb	r7, [r0, r7]
 800a7a8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a7ac:	4637      	mov	r7, r6
 800a7ae:	42bb      	cmp	r3, r7
 800a7b0:	460e      	mov	r6, r1
 800a7b2:	d9f4      	bls.n	800a79e <_printf_i+0x11a>
 800a7b4:	2b08      	cmp	r3, #8
 800a7b6:	d10b      	bne.n	800a7d0 <_printf_i+0x14c>
 800a7b8:	6823      	ldr	r3, [r4, #0]
 800a7ba:	07de      	lsls	r6, r3, #31
 800a7bc:	d508      	bpl.n	800a7d0 <_printf_i+0x14c>
 800a7be:	6923      	ldr	r3, [r4, #16]
 800a7c0:	6861      	ldr	r1, [r4, #4]
 800a7c2:	4299      	cmp	r1, r3
 800a7c4:	bfde      	ittt	le
 800a7c6:	2330      	movle	r3, #48	; 0x30
 800a7c8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a7cc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a7d0:	1b52      	subs	r2, r2, r5
 800a7d2:	6122      	str	r2, [r4, #16]
 800a7d4:	f8cd a000 	str.w	sl, [sp]
 800a7d8:	464b      	mov	r3, r9
 800a7da:	aa03      	add	r2, sp, #12
 800a7dc:	4621      	mov	r1, r4
 800a7de:	4640      	mov	r0, r8
 800a7e0:	f7ff fee2 	bl	800a5a8 <_printf_common>
 800a7e4:	3001      	adds	r0, #1
 800a7e6:	d14c      	bne.n	800a882 <_printf_i+0x1fe>
 800a7e8:	f04f 30ff 	mov.w	r0, #4294967295
 800a7ec:	b004      	add	sp, #16
 800a7ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7f2:	4835      	ldr	r0, [pc, #212]	; (800a8c8 <_printf_i+0x244>)
 800a7f4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a7f8:	6829      	ldr	r1, [r5, #0]
 800a7fa:	6823      	ldr	r3, [r4, #0]
 800a7fc:	f851 6b04 	ldr.w	r6, [r1], #4
 800a800:	6029      	str	r1, [r5, #0]
 800a802:	061d      	lsls	r5, r3, #24
 800a804:	d514      	bpl.n	800a830 <_printf_i+0x1ac>
 800a806:	07df      	lsls	r7, r3, #31
 800a808:	bf44      	itt	mi
 800a80a:	f043 0320 	orrmi.w	r3, r3, #32
 800a80e:	6023      	strmi	r3, [r4, #0]
 800a810:	b91e      	cbnz	r6, 800a81a <_printf_i+0x196>
 800a812:	6823      	ldr	r3, [r4, #0]
 800a814:	f023 0320 	bic.w	r3, r3, #32
 800a818:	6023      	str	r3, [r4, #0]
 800a81a:	2310      	movs	r3, #16
 800a81c:	e7b0      	b.n	800a780 <_printf_i+0xfc>
 800a81e:	6823      	ldr	r3, [r4, #0]
 800a820:	f043 0320 	orr.w	r3, r3, #32
 800a824:	6023      	str	r3, [r4, #0]
 800a826:	2378      	movs	r3, #120	; 0x78
 800a828:	4828      	ldr	r0, [pc, #160]	; (800a8cc <_printf_i+0x248>)
 800a82a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a82e:	e7e3      	b.n	800a7f8 <_printf_i+0x174>
 800a830:	0659      	lsls	r1, r3, #25
 800a832:	bf48      	it	mi
 800a834:	b2b6      	uxthmi	r6, r6
 800a836:	e7e6      	b.n	800a806 <_printf_i+0x182>
 800a838:	4615      	mov	r5, r2
 800a83a:	e7bb      	b.n	800a7b4 <_printf_i+0x130>
 800a83c:	682b      	ldr	r3, [r5, #0]
 800a83e:	6826      	ldr	r6, [r4, #0]
 800a840:	6961      	ldr	r1, [r4, #20]
 800a842:	1d18      	adds	r0, r3, #4
 800a844:	6028      	str	r0, [r5, #0]
 800a846:	0635      	lsls	r5, r6, #24
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	d501      	bpl.n	800a850 <_printf_i+0x1cc>
 800a84c:	6019      	str	r1, [r3, #0]
 800a84e:	e002      	b.n	800a856 <_printf_i+0x1d2>
 800a850:	0670      	lsls	r0, r6, #25
 800a852:	d5fb      	bpl.n	800a84c <_printf_i+0x1c8>
 800a854:	8019      	strh	r1, [r3, #0]
 800a856:	2300      	movs	r3, #0
 800a858:	6123      	str	r3, [r4, #16]
 800a85a:	4615      	mov	r5, r2
 800a85c:	e7ba      	b.n	800a7d4 <_printf_i+0x150>
 800a85e:	682b      	ldr	r3, [r5, #0]
 800a860:	1d1a      	adds	r2, r3, #4
 800a862:	602a      	str	r2, [r5, #0]
 800a864:	681d      	ldr	r5, [r3, #0]
 800a866:	6862      	ldr	r2, [r4, #4]
 800a868:	2100      	movs	r1, #0
 800a86a:	4628      	mov	r0, r5
 800a86c:	f7f5 fd28 	bl	80002c0 <memchr>
 800a870:	b108      	cbz	r0, 800a876 <_printf_i+0x1f2>
 800a872:	1b40      	subs	r0, r0, r5
 800a874:	6060      	str	r0, [r4, #4]
 800a876:	6863      	ldr	r3, [r4, #4]
 800a878:	6123      	str	r3, [r4, #16]
 800a87a:	2300      	movs	r3, #0
 800a87c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a880:	e7a8      	b.n	800a7d4 <_printf_i+0x150>
 800a882:	6923      	ldr	r3, [r4, #16]
 800a884:	462a      	mov	r2, r5
 800a886:	4649      	mov	r1, r9
 800a888:	4640      	mov	r0, r8
 800a88a:	47d0      	blx	sl
 800a88c:	3001      	adds	r0, #1
 800a88e:	d0ab      	beq.n	800a7e8 <_printf_i+0x164>
 800a890:	6823      	ldr	r3, [r4, #0]
 800a892:	079b      	lsls	r3, r3, #30
 800a894:	d413      	bmi.n	800a8be <_printf_i+0x23a>
 800a896:	68e0      	ldr	r0, [r4, #12]
 800a898:	9b03      	ldr	r3, [sp, #12]
 800a89a:	4298      	cmp	r0, r3
 800a89c:	bfb8      	it	lt
 800a89e:	4618      	movlt	r0, r3
 800a8a0:	e7a4      	b.n	800a7ec <_printf_i+0x168>
 800a8a2:	2301      	movs	r3, #1
 800a8a4:	4632      	mov	r2, r6
 800a8a6:	4649      	mov	r1, r9
 800a8a8:	4640      	mov	r0, r8
 800a8aa:	47d0      	blx	sl
 800a8ac:	3001      	adds	r0, #1
 800a8ae:	d09b      	beq.n	800a7e8 <_printf_i+0x164>
 800a8b0:	3501      	adds	r5, #1
 800a8b2:	68e3      	ldr	r3, [r4, #12]
 800a8b4:	9903      	ldr	r1, [sp, #12]
 800a8b6:	1a5b      	subs	r3, r3, r1
 800a8b8:	42ab      	cmp	r3, r5
 800a8ba:	dcf2      	bgt.n	800a8a2 <_printf_i+0x21e>
 800a8bc:	e7eb      	b.n	800a896 <_printf_i+0x212>
 800a8be:	2500      	movs	r5, #0
 800a8c0:	f104 0619 	add.w	r6, r4, #25
 800a8c4:	e7f5      	b.n	800a8b2 <_printf_i+0x22e>
 800a8c6:	bf00      	nop
 800a8c8:	080260d0 	.word	0x080260d0
 800a8cc:	080260e1 	.word	0x080260e1

0800a8d0 <iprintf>:
 800a8d0:	b40f      	push	{r0, r1, r2, r3}
 800a8d2:	4b0a      	ldr	r3, [pc, #40]	; (800a8fc <iprintf+0x2c>)
 800a8d4:	b513      	push	{r0, r1, r4, lr}
 800a8d6:	681c      	ldr	r4, [r3, #0]
 800a8d8:	b124      	cbz	r4, 800a8e4 <iprintf+0x14>
 800a8da:	69a3      	ldr	r3, [r4, #24]
 800a8dc:	b913      	cbnz	r3, 800a8e4 <iprintf+0x14>
 800a8de:	4620      	mov	r0, r4
 800a8e0:	f001 f9e0 	bl	800bca4 <__sinit>
 800a8e4:	ab05      	add	r3, sp, #20
 800a8e6:	9a04      	ldr	r2, [sp, #16]
 800a8e8:	68a1      	ldr	r1, [r4, #8]
 800a8ea:	9301      	str	r3, [sp, #4]
 800a8ec:	4620      	mov	r0, r4
 800a8ee:	f002 f8d3 	bl	800ca98 <_vfiprintf_r>
 800a8f2:	b002      	add	sp, #8
 800a8f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a8f8:	b004      	add	sp, #16
 800a8fa:	4770      	bx	lr
 800a8fc:	200000cc 	.word	0x200000cc

0800a900 <_sbrk_r>:
 800a900:	b538      	push	{r3, r4, r5, lr}
 800a902:	4d06      	ldr	r5, [pc, #24]	; (800a91c <_sbrk_r+0x1c>)
 800a904:	2300      	movs	r3, #0
 800a906:	4604      	mov	r4, r0
 800a908:	4608      	mov	r0, r1
 800a90a:	602b      	str	r3, [r5, #0]
 800a90c:	f003 fae0 	bl	800ded0 <_sbrk>
 800a910:	1c43      	adds	r3, r0, #1
 800a912:	d102      	bne.n	800a91a <_sbrk_r+0x1a>
 800a914:	682b      	ldr	r3, [r5, #0]
 800a916:	b103      	cbz	r3, 800a91a <_sbrk_r+0x1a>
 800a918:	6023      	str	r3, [r4, #0]
 800a91a:	bd38      	pop	{r3, r4, r5, pc}
 800a91c:	20000b54 	.word	0x20000b54

0800a920 <sniprintf>:
 800a920:	b40c      	push	{r2, r3}
 800a922:	b530      	push	{r4, r5, lr}
 800a924:	4b17      	ldr	r3, [pc, #92]	; (800a984 <sniprintf+0x64>)
 800a926:	1e0c      	subs	r4, r1, #0
 800a928:	681d      	ldr	r5, [r3, #0]
 800a92a:	b09d      	sub	sp, #116	; 0x74
 800a92c:	da08      	bge.n	800a940 <sniprintf+0x20>
 800a92e:	238b      	movs	r3, #139	; 0x8b
 800a930:	602b      	str	r3, [r5, #0]
 800a932:	f04f 30ff 	mov.w	r0, #4294967295
 800a936:	b01d      	add	sp, #116	; 0x74
 800a938:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a93c:	b002      	add	sp, #8
 800a93e:	4770      	bx	lr
 800a940:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a944:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a948:	bf14      	ite	ne
 800a94a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a94e:	4623      	moveq	r3, r4
 800a950:	9304      	str	r3, [sp, #16]
 800a952:	9307      	str	r3, [sp, #28]
 800a954:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a958:	9002      	str	r0, [sp, #8]
 800a95a:	9006      	str	r0, [sp, #24]
 800a95c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a960:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a962:	ab21      	add	r3, sp, #132	; 0x84
 800a964:	a902      	add	r1, sp, #8
 800a966:	4628      	mov	r0, r5
 800a968:	9301      	str	r3, [sp, #4]
 800a96a:	f001 ff6b 	bl	800c844 <_svfiprintf_r>
 800a96e:	1c43      	adds	r3, r0, #1
 800a970:	bfbc      	itt	lt
 800a972:	238b      	movlt	r3, #139	; 0x8b
 800a974:	602b      	strlt	r3, [r5, #0]
 800a976:	2c00      	cmp	r4, #0
 800a978:	d0dd      	beq.n	800a936 <sniprintf+0x16>
 800a97a:	9b02      	ldr	r3, [sp, #8]
 800a97c:	2200      	movs	r2, #0
 800a97e:	701a      	strb	r2, [r3, #0]
 800a980:	e7d9      	b.n	800a936 <sniprintf+0x16>
 800a982:	bf00      	nop
 800a984:	200000cc 	.word	0x200000cc

0800a988 <time>:
 800a988:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a98a:	4b0b      	ldr	r3, [pc, #44]	; (800a9b8 <time+0x30>)
 800a98c:	2200      	movs	r2, #0
 800a98e:	4669      	mov	r1, sp
 800a990:	4604      	mov	r4, r0
 800a992:	6818      	ldr	r0, [r3, #0]
 800a994:	f001 fa7a 	bl	800be8c <_gettimeofday_r>
 800a998:	2800      	cmp	r0, #0
 800a99a:	bfbe      	ittt	lt
 800a99c:	f04f 32ff 	movlt.w	r2, #4294967295
 800a9a0:	f04f 33ff 	movlt.w	r3, #4294967295
 800a9a4:	e9cd 2300 	strdlt	r2, r3, [sp]
 800a9a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a9ac:	b10c      	cbz	r4, 800a9b2 <time+0x2a>
 800a9ae:	e9c4 0100 	strd	r0, r1, [r4]
 800a9b2:	b004      	add	sp, #16
 800a9b4:	bd10      	pop	{r4, pc}
 800a9b6:	bf00      	nop
 800a9b8:	200000cc 	.word	0x200000cc

0800a9bc <__tzcalc_limits>:
 800a9bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9c0:	4605      	mov	r5, r0
 800a9c2:	f001 fa75 	bl	800beb0 <__gettzinfo>
 800a9c6:	f240 73b1 	movw	r3, #1969	; 0x7b1
 800a9ca:	429d      	cmp	r5, r3
 800a9cc:	f340 8099 	ble.w	800ab02 <__tzcalc_limits+0x146>
 800a9d0:	f46f 62f6 	mvn.w	r2, #1968	; 0x7b0
 800a9d4:	18ac      	adds	r4, r5, r2
 800a9d6:	f2a5 73b2 	subw	r3, r5, #1970	; 0x7b2
 800a9da:	f240 126d 	movw	r2, #365	; 0x16d
 800a9de:	10a4      	asrs	r4, r4, #2
 800a9e0:	fb02 4403 	mla	r4, r2, r3, r4
 800a9e4:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800a9e8:	f2a5 736d 	subw	r3, r5, #1901	; 0x76d
 800a9ec:	fb93 f3f2 	sdiv	r3, r3, r2
 800a9f0:	441c      	add	r4, r3
 800a9f2:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800a9f6:	f46f 61c8 	mvn.w	r1, #1600	; 0x640
 800a9fa:	fb95 fcf3 	sdiv	ip, r5, r3
 800a9fe:	fb03 5c1c 	mls	ip, r3, ip, r5
 800aa02:	186a      	adds	r2, r5, r1
 800aa04:	fabc f68c 	clz	r6, ip
 800aa08:	fbb2 f2f3 	udiv	r2, r2, r3
 800aa0c:	f005 0303 	and.w	r3, r5, #3
 800aa10:	4414      	add	r4, r2
 800aa12:	2264      	movs	r2, #100	; 0x64
 800aa14:	6045      	str	r5, [r0, #4]
 800aa16:	fb95 f7f2 	sdiv	r7, r5, r2
 800aa1a:	0976      	lsrs	r6, r6, #5
 800aa1c:	fb02 5717 	mls	r7, r2, r7, r5
 800aa20:	4601      	mov	r1, r0
 800aa22:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 800aa26:	9300      	str	r3, [sp, #0]
 800aa28:	f04f 0a07 	mov.w	sl, #7
 800aa2c:	7a0d      	ldrb	r5, [r1, #8]
 800aa2e:	694b      	ldr	r3, [r1, #20]
 800aa30:	2d4a      	cmp	r5, #74	; 0x4a
 800aa32:	d12d      	bne.n	800aa90 <__tzcalc_limits+0xd4>
 800aa34:	9a00      	ldr	r2, [sp, #0]
 800aa36:	eb04 0e03 	add.w	lr, r4, r3
 800aa3a:	b902      	cbnz	r2, 800aa3e <__tzcalc_limits+0x82>
 800aa3c:	b917      	cbnz	r7, 800aa44 <__tzcalc_limits+0x88>
 800aa3e:	f1bc 0f00 	cmp.w	ip, #0
 800aa42:	d123      	bne.n	800aa8c <__tzcalc_limits+0xd0>
 800aa44:	2b3b      	cmp	r3, #59	; 0x3b
 800aa46:	bfd4      	ite	le
 800aa48:	2300      	movle	r3, #0
 800aa4a:	2301      	movgt	r3, #1
 800aa4c:	4473      	add	r3, lr
 800aa4e:	3b01      	subs	r3, #1
 800aa50:	698d      	ldr	r5, [r1, #24]
 800aa52:	4a2d      	ldr	r2, [pc, #180]	; (800ab08 <__tzcalc_limits+0x14c>)
 800aa54:	ea4f 7ee5 	mov.w	lr, r5, asr #31
 800aa58:	fbc3 5e02 	smlal	r5, lr, r3, r2
 800aa5c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 800aa5e:	18ed      	adds	r5, r5, r3
 800aa60:	eb4e 73e3 	adc.w	r3, lr, r3, asr #31
 800aa64:	e9c1 5308 	strd	r5, r3, [r1, #32]
 800aa68:	3128      	adds	r1, #40	; 0x28
 800aa6a:	458b      	cmp	fp, r1
 800aa6c:	d1de      	bne.n	800aa2c <__tzcalc_limits+0x70>
 800aa6e:	e9d0 1312 	ldrd	r1, r3, [r0, #72]	; 0x48
 800aa72:	e9d0 4208 	ldrd	r4, r2, [r0, #32]
 800aa76:	428c      	cmp	r4, r1
 800aa78:	eb72 0303 	sbcs.w	r3, r2, r3
 800aa7c:	bfb4      	ite	lt
 800aa7e:	2301      	movlt	r3, #1
 800aa80:	2300      	movge	r3, #0
 800aa82:	6003      	str	r3, [r0, #0]
 800aa84:	2001      	movs	r0, #1
 800aa86:	b003      	add	sp, #12
 800aa88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	e7dd      	b.n	800aa4c <__tzcalc_limits+0x90>
 800aa90:	2d44      	cmp	r5, #68	; 0x44
 800aa92:	d101      	bne.n	800aa98 <__tzcalc_limits+0xdc>
 800aa94:	4423      	add	r3, r4
 800aa96:	e7db      	b.n	800aa50 <__tzcalc_limits+0x94>
 800aa98:	9a00      	ldr	r2, [sp, #0]
 800aa9a:	bb62      	cbnz	r2, 800aaf6 <__tzcalc_limits+0x13a>
 800aa9c:	2f00      	cmp	r7, #0
 800aa9e:	bf0c      	ite	eq
 800aaa0:	4635      	moveq	r5, r6
 800aaa2:	2501      	movne	r5, #1
 800aaa4:	68ca      	ldr	r2, [r1, #12]
 800aaa6:	9201      	str	r2, [sp, #4]
 800aaa8:	4a18      	ldr	r2, [pc, #96]	; (800ab0c <__tzcalc_limits+0x150>)
 800aaaa:	f04f 0930 	mov.w	r9, #48	; 0x30
 800aaae:	fb09 2505 	mla	r5, r9, r5, r2
 800aab2:	46a6      	mov	lr, r4
 800aab4:	f04f 0800 	mov.w	r8, #0
 800aab8:	3d04      	subs	r5, #4
 800aaba:	9a01      	ldr	r2, [sp, #4]
 800aabc:	f108 0801 	add.w	r8, r8, #1
 800aac0:	4542      	cmp	r2, r8
 800aac2:	f855 9028 	ldr.w	r9, [r5, r8, lsl #2]
 800aac6:	dc18      	bgt.n	800aafa <__tzcalc_limits+0x13e>
 800aac8:	f10e 0504 	add.w	r5, lr, #4
 800aacc:	fb95 f8fa 	sdiv	r8, r5, sl
 800aad0:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 800aad4:	eba5 0808 	sub.w	r8, r5, r8
 800aad8:	ebb3 0808 	subs.w	r8, r3, r8
 800aadc:	690b      	ldr	r3, [r1, #16]
 800aade:	f103 33ff 	add.w	r3, r3, #4294967295
 800aae2:	bf48      	it	mi
 800aae4:	f108 0807 	addmi.w	r8, r8, #7
 800aae8:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800aaec:	4443      	add	r3, r8
 800aaee:	454b      	cmp	r3, r9
 800aaf0:	da05      	bge.n	800aafe <__tzcalc_limits+0x142>
 800aaf2:	4473      	add	r3, lr
 800aaf4:	e7ac      	b.n	800aa50 <__tzcalc_limits+0x94>
 800aaf6:	4635      	mov	r5, r6
 800aaf8:	e7d4      	b.n	800aaa4 <__tzcalc_limits+0xe8>
 800aafa:	44ce      	add	lr, r9
 800aafc:	e7dd      	b.n	800aaba <__tzcalc_limits+0xfe>
 800aafe:	3b07      	subs	r3, #7
 800ab00:	e7f5      	b.n	800aaee <__tzcalc_limits+0x132>
 800ab02:	2000      	movs	r0, #0
 800ab04:	e7bf      	b.n	800aa86 <__tzcalc_limits+0xca>
 800ab06:	bf00      	nop
 800ab08:	00015180 	.word	0x00015180
 800ab0c:	08026060 	.word	0x08026060

0800ab10 <__tz_lock>:
 800ab10:	4801      	ldr	r0, [pc, #4]	; (800ab18 <__tz_lock+0x8>)
 800ab12:	f001 ba82 	b.w	800c01a <__retarget_lock_acquire>
 800ab16:	bf00      	nop
 800ab18:	20000b50 	.word	0x20000b50

0800ab1c <__tz_unlock>:
 800ab1c:	4801      	ldr	r0, [pc, #4]	; (800ab24 <__tz_unlock+0x8>)
 800ab1e:	f001 ba7e 	b.w	800c01e <__retarget_lock_release>
 800ab22:	bf00      	nop
 800ab24:	20000b50 	.word	0x20000b50

0800ab28 <_tzset_unlocked>:
 800ab28:	4b01      	ldr	r3, [pc, #4]	; (800ab30 <_tzset_unlocked+0x8>)
 800ab2a:	6818      	ldr	r0, [r3, #0]
 800ab2c:	f000 b802 	b.w	800ab34 <_tzset_unlocked_r>
 800ab30:	200000cc 	.word	0x200000cc

0800ab34 <_tzset_unlocked_r>:
 800ab34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab38:	b08d      	sub	sp, #52	; 0x34
 800ab3a:	4607      	mov	r7, r0
 800ab3c:	f001 f9b8 	bl	800beb0 <__gettzinfo>
 800ab40:	49b0      	ldr	r1, [pc, #704]	; (800ae04 <_tzset_unlocked_r+0x2d0>)
 800ab42:	4eb1      	ldr	r6, [pc, #708]	; (800ae08 <_tzset_unlocked_r+0x2d4>)
 800ab44:	4605      	mov	r5, r0
 800ab46:	4638      	mov	r0, r7
 800ab48:	f001 f998 	bl	800be7c <_getenv_r>
 800ab4c:	4604      	mov	r4, r0
 800ab4e:	b970      	cbnz	r0, 800ab6e <_tzset_unlocked_r+0x3a>
 800ab50:	4bae      	ldr	r3, [pc, #696]	; (800ae0c <_tzset_unlocked_r+0x2d8>)
 800ab52:	4aaf      	ldr	r2, [pc, #700]	; (800ae10 <_tzset_unlocked_r+0x2dc>)
 800ab54:	6018      	str	r0, [r3, #0]
 800ab56:	4baf      	ldr	r3, [pc, #700]	; (800ae14 <_tzset_unlocked_r+0x2e0>)
 800ab58:	6018      	str	r0, [r3, #0]
 800ab5a:	4baf      	ldr	r3, [pc, #700]	; (800ae18 <_tzset_unlocked_r+0x2e4>)
 800ab5c:	6830      	ldr	r0, [r6, #0]
 800ab5e:	e9c3 2200 	strd	r2, r2, [r3]
 800ab62:	f7ff f95b 	bl	8009e1c <free>
 800ab66:	6034      	str	r4, [r6, #0]
 800ab68:	b00d      	add	sp, #52	; 0x34
 800ab6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab6e:	6831      	ldr	r1, [r6, #0]
 800ab70:	2900      	cmp	r1, #0
 800ab72:	d162      	bne.n	800ac3a <_tzset_unlocked_r+0x106>
 800ab74:	6830      	ldr	r0, [r6, #0]
 800ab76:	f7ff f951 	bl	8009e1c <free>
 800ab7a:	4620      	mov	r0, r4
 800ab7c:	f7f5 fb98 	bl	80002b0 <strlen>
 800ab80:	1c41      	adds	r1, r0, #1
 800ab82:	4638      	mov	r0, r7
 800ab84:	f7ff f9c6 	bl	8009f14 <_malloc_r>
 800ab88:	6030      	str	r0, [r6, #0]
 800ab8a:	2800      	cmp	r0, #0
 800ab8c:	d15a      	bne.n	800ac44 <_tzset_unlocked_r+0x110>
 800ab8e:	7823      	ldrb	r3, [r4, #0]
 800ab90:	4aa2      	ldr	r2, [pc, #648]	; (800ae1c <_tzset_unlocked_r+0x2e8>)
 800ab92:	49a3      	ldr	r1, [pc, #652]	; (800ae20 <_tzset_unlocked_r+0x2ec>)
 800ab94:	2b3a      	cmp	r3, #58	; 0x3a
 800ab96:	bf08      	it	eq
 800ab98:	3401      	addeq	r4, #1
 800ab9a:	ae0a      	add	r6, sp, #40	; 0x28
 800ab9c:	4633      	mov	r3, r6
 800ab9e:	4620      	mov	r0, r4
 800aba0:	f002 f8ca 	bl	800cd38 <siscanf>
 800aba4:	2800      	cmp	r0, #0
 800aba6:	dddf      	ble.n	800ab68 <_tzset_unlocked_r+0x34>
 800aba8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800abaa:	18e7      	adds	r7, r4, r3
 800abac:	5ce3      	ldrb	r3, [r4, r3]
 800abae:	2b2d      	cmp	r3, #45	; 0x2d
 800abb0:	d14c      	bne.n	800ac4c <_tzset_unlocked_r+0x118>
 800abb2:	3701      	adds	r7, #1
 800abb4:	f04f 38ff 	mov.w	r8, #4294967295
 800abb8:	f10d 0a20 	add.w	sl, sp, #32
 800abbc:	f10d 0b1e 	add.w	fp, sp, #30
 800abc0:	2400      	movs	r4, #0
 800abc2:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 800abc6:	4997      	ldr	r1, [pc, #604]	; (800ae24 <_tzset_unlocked_r+0x2f0>)
 800abc8:	9603      	str	r6, [sp, #12]
 800abca:	f8cd b000 	str.w	fp, [sp]
 800abce:	4633      	mov	r3, r6
 800abd0:	aa07      	add	r2, sp, #28
 800abd2:	4638      	mov	r0, r7
 800abd4:	f8ad 401e 	strh.w	r4, [sp, #30]
 800abd8:	f8ad 4020 	strh.w	r4, [sp, #32]
 800abdc:	f002 f8ac 	bl	800cd38 <siscanf>
 800abe0:	42a0      	cmp	r0, r4
 800abe2:	ddc1      	ble.n	800ab68 <_tzset_unlocked_r+0x34>
 800abe4:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800abe8:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800abec:	f8df 9240 	ldr.w	r9, [pc, #576]	; 800ae30 <_tzset_unlocked_r+0x2fc>
 800abf0:	213c      	movs	r1, #60	; 0x3c
 800abf2:	fb01 3302 	mla	r3, r1, r2, r3
 800abf6:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800abfa:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800abfe:	fb01 3302 	mla	r3, r1, r2, r3
 800ac02:	fb08 f303 	mul.w	r3, r8, r3
 800ac06:	f8df 8210 	ldr.w	r8, [pc, #528]	; 800ae18 <_tzset_unlocked_r+0x2e4>
 800ac0a:	62ab      	str	r3, [r5, #40]	; 0x28
 800ac0c:	4b83      	ldr	r3, [pc, #524]	; (800ae1c <_tzset_unlocked_r+0x2e8>)
 800ac0e:	f8c8 3000 	str.w	r3, [r8]
 800ac12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac14:	4982      	ldr	r1, [pc, #520]	; (800ae20 <_tzset_unlocked_r+0x2ec>)
 800ac16:	441f      	add	r7, r3
 800ac18:	464a      	mov	r2, r9
 800ac1a:	4633      	mov	r3, r6
 800ac1c:	4638      	mov	r0, r7
 800ac1e:	f002 f88b 	bl	800cd38 <siscanf>
 800ac22:	42a0      	cmp	r0, r4
 800ac24:	dc18      	bgt.n	800ac58 <_tzset_unlocked_r+0x124>
 800ac26:	f8d8 3000 	ldr.w	r3, [r8]
 800ac2a:	f8c8 3004 	str.w	r3, [r8, #4]
 800ac2e:	4b77      	ldr	r3, [pc, #476]	; (800ae0c <_tzset_unlocked_r+0x2d8>)
 800ac30:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800ac32:	601a      	str	r2, [r3, #0]
 800ac34:	4b77      	ldr	r3, [pc, #476]	; (800ae14 <_tzset_unlocked_r+0x2e0>)
 800ac36:	601c      	str	r4, [r3, #0]
 800ac38:	e796      	b.n	800ab68 <_tzset_unlocked_r+0x34>
 800ac3a:	f7f5 fb91 	bl	8000360 <strcmp>
 800ac3e:	2800      	cmp	r0, #0
 800ac40:	d198      	bne.n	800ab74 <_tzset_unlocked_r+0x40>
 800ac42:	e791      	b.n	800ab68 <_tzset_unlocked_r+0x34>
 800ac44:	4621      	mov	r1, r4
 800ac46:	f002 f8e8 	bl	800ce1a <strcpy>
 800ac4a:	e7a0      	b.n	800ab8e <_tzset_unlocked_r+0x5a>
 800ac4c:	2b2b      	cmp	r3, #43	; 0x2b
 800ac4e:	bf08      	it	eq
 800ac50:	3701      	addeq	r7, #1
 800ac52:	f04f 0801 	mov.w	r8, #1
 800ac56:	e7af      	b.n	800abb8 <_tzset_unlocked_r+0x84>
 800ac58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac5a:	f8c8 9004 	str.w	r9, [r8, #4]
 800ac5e:	18fc      	adds	r4, r7, r3
 800ac60:	5cfb      	ldrb	r3, [r7, r3]
 800ac62:	2b2d      	cmp	r3, #45	; 0x2d
 800ac64:	f040 808b 	bne.w	800ad7e <_tzset_unlocked_r+0x24a>
 800ac68:	3401      	adds	r4, #1
 800ac6a:	f04f 37ff 	mov.w	r7, #4294967295
 800ac6e:	2300      	movs	r3, #0
 800ac70:	f8ad 301c 	strh.w	r3, [sp, #28]
 800ac74:	f8ad 301e 	strh.w	r3, [sp, #30]
 800ac78:	f8ad 3020 	strh.w	r3, [sp, #32]
 800ac7c:	930a      	str	r3, [sp, #40]	; 0x28
 800ac7e:	e9cd a602 	strd	sl, r6, [sp, #8]
 800ac82:	e9cd b600 	strd	fp, r6, [sp]
 800ac86:	4967      	ldr	r1, [pc, #412]	; (800ae24 <_tzset_unlocked_r+0x2f0>)
 800ac88:	4633      	mov	r3, r6
 800ac8a:	aa07      	add	r2, sp, #28
 800ac8c:	4620      	mov	r0, r4
 800ac8e:	f002 f853 	bl	800cd38 <siscanf>
 800ac92:	2800      	cmp	r0, #0
 800ac94:	dc78      	bgt.n	800ad88 <_tzset_unlocked_r+0x254>
 800ac96:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800ac98:	f5a3 6361 	sub.w	r3, r3, #3600	; 0xe10
 800ac9c:	652b      	str	r3, [r5, #80]	; 0x50
 800ac9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aca0:	462f      	mov	r7, r5
 800aca2:	441c      	add	r4, r3
 800aca4:	f04f 0900 	mov.w	r9, #0
 800aca8:	7823      	ldrb	r3, [r4, #0]
 800acaa:	2b2c      	cmp	r3, #44	; 0x2c
 800acac:	bf08      	it	eq
 800acae:	3401      	addeq	r4, #1
 800acb0:	f894 8000 	ldrb.w	r8, [r4]
 800acb4:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 800acb8:	d178      	bne.n	800adac <_tzset_unlocked_r+0x278>
 800acba:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 800acbe:	e9cd 6301 	strd	r6, r3, [sp, #4]
 800acc2:	ab09      	add	r3, sp, #36	; 0x24
 800acc4:	9300      	str	r3, [sp, #0]
 800acc6:	4958      	ldr	r1, [pc, #352]	; (800ae28 <_tzset_unlocked_r+0x2f4>)
 800acc8:	9603      	str	r6, [sp, #12]
 800acca:	4633      	mov	r3, r6
 800accc:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 800acd0:	4620      	mov	r0, r4
 800acd2:	f002 f831 	bl	800cd38 <siscanf>
 800acd6:	2803      	cmp	r0, #3
 800acd8:	f47f af46 	bne.w	800ab68 <_tzset_unlocked_r+0x34>
 800acdc:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 800ace0:	1e4b      	subs	r3, r1, #1
 800ace2:	2b0b      	cmp	r3, #11
 800ace4:	f63f af40 	bhi.w	800ab68 <_tzset_unlocked_r+0x34>
 800ace8:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 800acec:	1e53      	subs	r3, r2, #1
 800acee:	2b04      	cmp	r3, #4
 800acf0:	f63f af3a 	bhi.w	800ab68 <_tzset_unlocked_r+0x34>
 800acf4:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 800acf8:	2b06      	cmp	r3, #6
 800acfa:	f63f af35 	bhi.w	800ab68 <_tzset_unlocked_r+0x34>
 800acfe:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800ad02:	f887 8008 	strb.w	r8, [r7, #8]
 800ad06:	617b      	str	r3, [r7, #20]
 800ad08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad0a:	eb04 0803 	add.w	r8, r4, r3
 800ad0e:	2302      	movs	r3, #2
 800ad10:	f8ad 301c 	strh.w	r3, [sp, #28]
 800ad14:	2300      	movs	r3, #0
 800ad16:	f8ad 301e 	strh.w	r3, [sp, #30]
 800ad1a:	f8ad 3020 	strh.w	r3, [sp, #32]
 800ad1e:	930a      	str	r3, [sp, #40]	; 0x28
 800ad20:	f898 3000 	ldrb.w	r3, [r8]
 800ad24:	2b2f      	cmp	r3, #47	; 0x2f
 800ad26:	d109      	bne.n	800ad3c <_tzset_unlocked_r+0x208>
 800ad28:	e9cd a602 	strd	sl, r6, [sp, #8]
 800ad2c:	e9cd b600 	strd	fp, r6, [sp]
 800ad30:	493e      	ldr	r1, [pc, #248]	; (800ae2c <_tzset_unlocked_r+0x2f8>)
 800ad32:	4633      	mov	r3, r6
 800ad34:	aa07      	add	r2, sp, #28
 800ad36:	4640      	mov	r0, r8
 800ad38:	f001 fffe 	bl	800cd38 <siscanf>
 800ad3c:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800ad40:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800ad44:	213c      	movs	r1, #60	; 0x3c
 800ad46:	fb01 3302 	mla	r3, r1, r2, r3
 800ad4a:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800ad4e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800ad52:	fb01 3302 	mla	r3, r1, r2, r3
 800ad56:	61bb      	str	r3, [r7, #24]
 800ad58:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800ad5a:	3728      	adds	r7, #40	; 0x28
 800ad5c:	4444      	add	r4, r8
 800ad5e:	f1b9 0f00 	cmp.w	r9, #0
 800ad62:	d020      	beq.n	800ada6 <_tzset_unlocked_r+0x272>
 800ad64:	6868      	ldr	r0, [r5, #4]
 800ad66:	f7ff fe29 	bl	800a9bc <__tzcalc_limits>
 800ad6a:	4b28      	ldr	r3, [pc, #160]	; (800ae0c <_tzset_unlocked_r+0x2d8>)
 800ad6c:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 800ad6e:	601a      	str	r2, [r3, #0]
 800ad70:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800ad72:	1a9b      	subs	r3, r3, r2
 800ad74:	4a27      	ldr	r2, [pc, #156]	; (800ae14 <_tzset_unlocked_r+0x2e0>)
 800ad76:	bf18      	it	ne
 800ad78:	2301      	movne	r3, #1
 800ad7a:	6013      	str	r3, [r2, #0]
 800ad7c:	e6f4      	b.n	800ab68 <_tzset_unlocked_r+0x34>
 800ad7e:	2b2b      	cmp	r3, #43	; 0x2b
 800ad80:	bf08      	it	eq
 800ad82:	3401      	addeq	r4, #1
 800ad84:	2701      	movs	r7, #1
 800ad86:	e772      	b.n	800ac6e <_tzset_unlocked_r+0x13a>
 800ad88:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800ad8c:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800ad90:	213c      	movs	r1, #60	; 0x3c
 800ad92:	fb01 3302 	mla	r3, r1, r2, r3
 800ad96:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800ad9a:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800ad9e:	fb01 3302 	mla	r3, r1, r2, r3
 800ada2:	437b      	muls	r3, r7
 800ada4:	e77a      	b.n	800ac9c <_tzset_unlocked_r+0x168>
 800ada6:	f04f 0901 	mov.w	r9, #1
 800adaa:	e77d      	b.n	800aca8 <_tzset_unlocked_r+0x174>
 800adac:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 800adb0:	bf06      	itte	eq
 800adb2:	3401      	addeq	r4, #1
 800adb4:	4643      	moveq	r3, r8
 800adb6:	2344      	movne	r3, #68	; 0x44
 800adb8:	220a      	movs	r2, #10
 800adba:	a90b      	add	r1, sp, #44	; 0x2c
 800adbc:	4620      	mov	r0, r4
 800adbe:	9305      	str	r3, [sp, #20]
 800adc0:	f002 f8bc 	bl	800cf3c <strtoul>
 800adc4:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 800adc8:	9b05      	ldr	r3, [sp, #20]
 800adca:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 800adce:	45a0      	cmp	r8, r4
 800add0:	d114      	bne.n	800adfc <_tzset_unlocked_r+0x2c8>
 800add2:	234d      	movs	r3, #77	; 0x4d
 800add4:	f1b9 0f00 	cmp.w	r9, #0
 800add8:	d107      	bne.n	800adea <_tzset_unlocked_r+0x2b6>
 800adda:	722b      	strb	r3, [r5, #8]
 800addc:	2103      	movs	r1, #3
 800adde:	2302      	movs	r3, #2
 800ade0:	e9c5 1303 	strd	r1, r3, [r5, #12]
 800ade4:	f8c5 9014 	str.w	r9, [r5, #20]
 800ade8:	e791      	b.n	800ad0e <_tzset_unlocked_r+0x1da>
 800adea:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 800adee:	220b      	movs	r2, #11
 800adf0:	2301      	movs	r3, #1
 800adf2:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 800adf6:	2300      	movs	r3, #0
 800adf8:	63eb      	str	r3, [r5, #60]	; 0x3c
 800adfa:	e788      	b.n	800ad0e <_tzset_unlocked_r+0x1da>
 800adfc:	b280      	uxth	r0, r0
 800adfe:	723b      	strb	r3, [r7, #8]
 800ae00:	6178      	str	r0, [r7, #20]
 800ae02:	e784      	b.n	800ad0e <_tzset_unlocked_r+0x1da>
 800ae04:	080260f2 	.word	0x080260f2
 800ae08:	20000b40 	.word	0x20000b40
 800ae0c:	20000b48 	.word	0x20000b48
 800ae10:	080260f5 	.word	0x080260f5
 800ae14:	20000b44 	.word	0x20000b44
 800ae18:	20000130 	.word	0x20000130
 800ae1c:	20000b33 	.word	0x20000b33
 800ae20:	080260f9 	.word	0x080260f9
 800ae24:	0802611c 	.word	0x0802611c
 800ae28:	08026108 	.word	0x08026108
 800ae2c:	0802611b 	.word	0x0802611b
 800ae30:	20000b28 	.word	0x20000b28

0800ae34 <asctime>:
 800ae34:	4b0d      	ldr	r3, [pc, #52]	; (800ae6c <asctime+0x38>)
 800ae36:	b570      	push	{r4, r5, r6, lr}
 800ae38:	681d      	ldr	r5, [r3, #0]
 800ae3a:	6c2e      	ldr	r6, [r5, #64]	; 0x40
 800ae3c:	4604      	mov	r4, r0
 800ae3e:	b976      	cbnz	r6, 800ae5e <asctime+0x2a>
 800ae40:	201a      	movs	r0, #26
 800ae42:	f7fe ffe3 	bl	8009e0c <malloc>
 800ae46:	4602      	mov	r2, r0
 800ae48:	6428      	str	r0, [r5, #64]	; 0x40
 800ae4a:	b920      	cbnz	r0, 800ae56 <asctime+0x22>
 800ae4c:	4b08      	ldr	r3, [pc, #32]	; (800ae70 <asctime+0x3c>)
 800ae4e:	4809      	ldr	r0, [pc, #36]	; (800ae74 <asctime+0x40>)
 800ae50:	2137      	movs	r1, #55	; 0x37
 800ae52:	f000 f837 	bl	800aec4 <__assert_func>
 800ae56:	221a      	movs	r2, #26
 800ae58:	4631      	mov	r1, r6
 800ae5a:	f7fe ffe7 	bl	8009e2c <memset>
 800ae5e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800ae60:	4620      	mov	r0, r4
 800ae62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800ae66:	f000 b807 	b.w	800ae78 <asctime_r>
 800ae6a:	bf00      	nop
 800ae6c:	200000cc 	.word	0x200000cc
 800ae70:	08025fec 	.word	0x08025fec
 800ae74:	0802612e 	.word	0x0802612e

0800ae78 <asctime_r>:
 800ae78:	b510      	push	{r4, lr}
 800ae7a:	460c      	mov	r4, r1
 800ae7c:	6941      	ldr	r1, [r0, #20]
 800ae7e:	6903      	ldr	r3, [r0, #16]
 800ae80:	6982      	ldr	r2, [r0, #24]
 800ae82:	b086      	sub	sp, #24
 800ae84:	f201 716c 	addw	r1, r1, #1900	; 0x76c
 800ae88:	9104      	str	r1, [sp, #16]
 800ae8a:	6801      	ldr	r1, [r0, #0]
 800ae8c:	9103      	str	r1, [sp, #12]
 800ae8e:	6841      	ldr	r1, [r0, #4]
 800ae90:	9102      	str	r1, [sp, #8]
 800ae92:	6881      	ldr	r1, [r0, #8]
 800ae94:	9101      	str	r1, [sp, #4]
 800ae96:	68c1      	ldr	r1, [r0, #12]
 800ae98:	9100      	str	r1, [sp, #0]
 800ae9a:	4907      	ldr	r1, [pc, #28]	; (800aeb8 <asctime_r+0x40>)
 800ae9c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800aea0:	440b      	add	r3, r1
 800aea2:	4906      	ldr	r1, [pc, #24]	; (800aebc <asctime_r+0x44>)
 800aea4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800aea8:	440a      	add	r2, r1
 800aeaa:	4620      	mov	r0, r4
 800aeac:	4904      	ldr	r1, [pc, #16]	; (800aec0 <asctime_r+0x48>)
 800aeae:	f001 ff23 	bl	800ccf8 <siprintf>
 800aeb2:	4620      	mov	r0, r4
 800aeb4:	b006      	add	sp, #24
 800aeb6:	bd10      	pop	{r4, pc}
 800aeb8:	080261bf 	.word	0x080261bf
 800aebc:	080261aa 	.word	0x080261aa
 800aec0:	0802618a 	.word	0x0802618a

0800aec4 <__assert_func>:
 800aec4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aec6:	4614      	mov	r4, r2
 800aec8:	461a      	mov	r2, r3
 800aeca:	4b09      	ldr	r3, [pc, #36]	; (800aef0 <__assert_func+0x2c>)
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	4605      	mov	r5, r0
 800aed0:	68d8      	ldr	r0, [r3, #12]
 800aed2:	b14c      	cbz	r4, 800aee8 <__assert_func+0x24>
 800aed4:	4b07      	ldr	r3, [pc, #28]	; (800aef4 <__assert_func+0x30>)
 800aed6:	9100      	str	r1, [sp, #0]
 800aed8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aedc:	4906      	ldr	r1, [pc, #24]	; (800aef8 <__assert_func+0x34>)
 800aede:	462b      	mov	r3, r5
 800aee0:	f000 ff5e 	bl	800bda0 <fiprintf>
 800aee4:	f002 f906 	bl	800d0f4 <abort>
 800aee8:	4b04      	ldr	r3, [pc, #16]	; (800aefc <__assert_func+0x38>)
 800aeea:	461c      	mov	r4, r3
 800aeec:	e7f3      	b.n	800aed6 <__assert_func+0x12>
 800aeee:	bf00      	nop
 800aef0:	200000cc 	.word	0x200000cc
 800aef4:	080261e3 	.word	0x080261e3
 800aef8:	080261f0 	.word	0x080261f0
 800aefc:	080261a9 	.word	0x080261a9

0800af00 <quorem>:
 800af00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af04:	6903      	ldr	r3, [r0, #16]
 800af06:	690c      	ldr	r4, [r1, #16]
 800af08:	42a3      	cmp	r3, r4
 800af0a:	4607      	mov	r7, r0
 800af0c:	f2c0 8081 	blt.w	800b012 <quorem+0x112>
 800af10:	3c01      	subs	r4, #1
 800af12:	f101 0814 	add.w	r8, r1, #20
 800af16:	f100 0514 	add.w	r5, r0, #20
 800af1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800af1e:	9301      	str	r3, [sp, #4]
 800af20:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800af24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800af28:	3301      	adds	r3, #1
 800af2a:	429a      	cmp	r2, r3
 800af2c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800af30:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800af34:	fbb2 f6f3 	udiv	r6, r2, r3
 800af38:	d331      	bcc.n	800af9e <quorem+0x9e>
 800af3a:	f04f 0e00 	mov.w	lr, #0
 800af3e:	4640      	mov	r0, r8
 800af40:	46ac      	mov	ip, r5
 800af42:	46f2      	mov	sl, lr
 800af44:	f850 2b04 	ldr.w	r2, [r0], #4
 800af48:	b293      	uxth	r3, r2
 800af4a:	fb06 e303 	mla	r3, r6, r3, lr
 800af4e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800af52:	b29b      	uxth	r3, r3
 800af54:	ebaa 0303 	sub.w	r3, sl, r3
 800af58:	f8dc a000 	ldr.w	sl, [ip]
 800af5c:	0c12      	lsrs	r2, r2, #16
 800af5e:	fa13 f38a 	uxtah	r3, r3, sl
 800af62:	fb06 e202 	mla	r2, r6, r2, lr
 800af66:	9300      	str	r3, [sp, #0]
 800af68:	9b00      	ldr	r3, [sp, #0]
 800af6a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800af6e:	b292      	uxth	r2, r2
 800af70:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800af74:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800af78:	f8bd 3000 	ldrh.w	r3, [sp]
 800af7c:	4581      	cmp	r9, r0
 800af7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af82:	f84c 3b04 	str.w	r3, [ip], #4
 800af86:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800af8a:	d2db      	bcs.n	800af44 <quorem+0x44>
 800af8c:	f855 300b 	ldr.w	r3, [r5, fp]
 800af90:	b92b      	cbnz	r3, 800af9e <quorem+0x9e>
 800af92:	9b01      	ldr	r3, [sp, #4]
 800af94:	3b04      	subs	r3, #4
 800af96:	429d      	cmp	r5, r3
 800af98:	461a      	mov	r2, r3
 800af9a:	d32e      	bcc.n	800affa <quorem+0xfa>
 800af9c:	613c      	str	r4, [r7, #16]
 800af9e:	4638      	mov	r0, r7
 800afa0:	f001 fadc 	bl	800c55c <__mcmp>
 800afa4:	2800      	cmp	r0, #0
 800afa6:	db24      	blt.n	800aff2 <quorem+0xf2>
 800afa8:	3601      	adds	r6, #1
 800afaa:	4628      	mov	r0, r5
 800afac:	f04f 0c00 	mov.w	ip, #0
 800afb0:	f858 2b04 	ldr.w	r2, [r8], #4
 800afb4:	f8d0 e000 	ldr.w	lr, [r0]
 800afb8:	b293      	uxth	r3, r2
 800afba:	ebac 0303 	sub.w	r3, ip, r3
 800afbe:	0c12      	lsrs	r2, r2, #16
 800afc0:	fa13 f38e 	uxtah	r3, r3, lr
 800afc4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800afc8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800afcc:	b29b      	uxth	r3, r3
 800afce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800afd2:	45c1      	cmp	r9, r8
 800afd4:	f840 3b04 	str.w	r3, [r0], #4
 800afd8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800afdc:	d2e8      	bcs.n	800afb0 <quorem+0xb0>
 800afde:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800afe2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800afe6:	b922      	cbnz	r2, 800aff2 <quorem+0xf2>
 800afe8:	3b04      	subs	r3, #4
 800afea:	429d      	cmp	r5, r3
 800afec:	461a      	mov	r2, r3
 800afee:	d30a      	bcc.n	800b006 <quorem+0x106>
 800aff0:	613c      	str	r4, [r7, #16]
 800aff2:	4630      	mov	r0, r6
 800aff4:	b003      	add	sp, #12
 800aff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800affa:	6812      	ldr	r2, [r2, #0]
 800affc:	3b04      	subs	r3, #4
 800affe:	2a00      	cmp	r2, #0
 800b000:	d1cc      	bne.n	800af9c <quorem+0x9c>
 800b002:	3c01      	subs	r4, #1
 800b004:	e7c7      	b.n	800af96 <quorem+0x96>
 800b006:	6812      	ldr	r2, [r2, #0]
 800b008:	3b04      	subs	r3, #4
 800b00a:	2a00      	cmp	r2, #0
 800b00c:	d1f0      	bne.n	800aff0 <quorem+0xf0>
 800b00e:	3c01      	subs	r4, #1
 800b010:	e7eb      	b.n	800afea <quorem+0xea>
 800b012:	2000      	movs	r0, #0
 800b014:	e7ee      	b.n	800aff4 <quorem+0xf4>
	...

0800b018 <_dtoa_r>:
 800b018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b01c:	ed2d 8b04 	vpush	{d8-d9}
 800b020:	ec57 6b10 	vmov	r6, r7, d0
 800b024:	b093      	sub	sp, #76	; 0x4c
 800b026:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b028:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800b02c:	9106      	str	r1, [sp, #24]
 800b02e:	ee10 aa10 	vmov	sl, s0
 800b032:	4604      	mov	r4, r0
 800b034:	9209      	str	r2, [sp, #36]	; 0x24
 800b036:	930c      	str	r3, [sp, #48]	; 0x30
 800b038:	46bb      	mov	fp, r7
 800b03a:	b975      	cbnz	r5, 800b05a <_dtoa_r+0x42>
 800b03c:	2010      	movs	r0, #16
 800b03e:	f7fe fee5 	bl	8009e0c <malloc>
 800b042:	4602      	mov	r2, r0
 800b044:	6260      	str	r0, [r4, #36]	; 0x24
 800b046:	b920      	cbnz	r0, 800b052 <_dtoa_r+0x3a>
 800b048:	4ba7      	ldr	r3, [pc, #668]	; (800b2e8 <_dtoa_r+0x2d0>)
 800b04a:	21ea      	movs	r1, #234	; 0xea
 800b04c:	48a7      	ldr	r0, [pc, #668]	; (800b2ec <_dtoa_r+0x2d4>)
 800b04e:	f7ff ff39 	bl	800aec4 <__assert_func>
 800b052:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b056:	6005      	str	r5, [r0, #0]
 800b058:	60c5      	str	r5, [r0, #12]
 800b05a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b05c:	6819      	ldr	r1, [r3, #0]
 800b05e:	b151      	cbz	r1, 800b076 <_dtoa_r+0x5e>
 800b060:	685a      	ldr	r2, [r3, #4]
 800b062:	604a      	str	r2, [r1, #4]
 800b064:	2301      	movs	r3, #1
 800b066:	4093      	lsls	r3, r2
 800b068:	608b      	str	r3, [r1, #8]
 800b06a:	4620      	mov	r0, r4
 800b06c:	f001 f834 	bl	800c0d8 <_Bfree>
 800b070:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b072:	2200      	movs	r2, #0
 800b074:	601a      	str	r2, [r3, #0]
 800b076:	1e3b      	subs	r3, r7, #0
 800b078:	bfaa      	itet	ge
 800b07a:	2300      	movge	r3, #0
 800b07c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800b080:	f8c8 3000 	strge.w	r3, [r8]
 800b084:	4b9a      	ldr	r3, [pc, #616]	; (800b2f0 <_dtoa_r+0x2d8>)
 800b086:	bfbc      	itt	lt
 800b088:	2201      	movlt	r2, #1
 800b08a:	f8c8 2000 	strlt.w	r2, [r8]
 800b08e:	ea33 030b 	bics.w	r3, r3, fp
 800b092:	d11b      	bne.n	800b0cc <_dtoa_r+0xb4>
 800b094:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b096:	f242 730f 	movw	r3, #9999	; 0x270f
 800b09a:	6013      	str	r3, [r2, #0]
 800b09c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b0a0:	4333      	orrs	r3, r6
 800b0a2:	f000 8592 	beq.w	800bbca <_dtoa_r+0xbb2>
 800b0a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0a8:	b963      	cbnz	r3, 800b0c4 <_dtoa_r+0xac>
 800b0aa:	4b92      	ldr	r3, [pc, #584]	; (800b2f4 <_dtoa_r+0x2dc>)
 800b0ac:	e022      	b.n	800b0f4 <_dtoa_r+0xdc>
 800b0ae:	4b92      	ldr	r3, [pc, #584]	; (800b2f8 <_dtoa_r+0x2e0>)
 800b0b0:	9301      	str	r3, [sp, #4]
 800b0b2:	3308      	adds	r3, #8
 800b0b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b0b6:	6013      	str	r3, [r2, #0]
 800b0b8:	9801      	ldr	r0, [sp, #4]
 800b0ba:	b013      	add	sp, #76	; 0x4c
 800b0bc:	ecbd 8b04 	vpop	{d8-d9}
 800b0c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0c4:	4b8b      	ldr	r3, [pc, #556]	; (800b2f4 <_dtoa_r+0x2dc>)
 800b0c6:	9301      	str	r3, [sp, #4]
 800b0c8:	3303      	adds	r3, #3
 800b0ca:	e7f3      	b.n	800b0b4 <_dtoa_r+0x9c>
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	4650      	mov	r0, sl
 800b0d2:	4659      	mov	r1, fp
 800b0d4:	f7f5 fd72 	bl	8000bbc <__aeabi_dcmpeq>
 800b0d8:	ec4b ab19 	vmov	d9, sl, fp
 800b0dc:	4680      	mov	r8, r0
 800b0de:	b158      	cbz	r0, 800b0f8 <_dtoa_r+0xe0>
 800b0e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	6013      	str	r3, [r2, #0]
 800b0e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	f000 856b 	beq.w	800bbc4 <_dtoa_r+0xbac>
 800b0ee:	4883      	ldr	r0, [pc, #524]	; (800b2fc <_dtoa_r+0x2e4>)
 800b0f0:	6018      	str	r0, [r3, #0]
 800b0f2:	1e43      	subs	r3, r0, #1
 800b0f4:	9301      	str	r3, [sp, #4]
 800b0f6:	e7df      	b.n	800b0b8 <_dtoa_r+0xa0>
 800b0f8:	ec4b ab10 	vmov	d0, sl, fp
 800b0fc:	aa10      	add	r2, sp, #64	; 0x40
 800b0fe:	a911      	add	r1, sp, #68	; 0x44
 800b100:	4620      	mov	r0, r4
 800b102:	f001 fad1 	bl	800c6a8 <__d2b>
 800b106:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800b10a:	ee08 0a10 	vmov	s16, r0
 800b10e:	2d00      	cmp	r5, #0
 800b110:	f000 8084 	beq.w	800b21c <_dtoa_r+0x204>
 800b114:	ee19 3a90 	vmov	r3, s19
 800b118:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b11c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800b120:	4656      	mov	r6, sl
 800b122:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800b126:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b12a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800b12e:	4b74      	ldr	r3, [pc, #464]	; (800b300 <_dtoa_r+0x2e8>)
 800b130:	2200      	movs	r2, #0
 800b132:	4630      	mov	r0, r6
 800b134:	4639      	mov	r1, r7
 800b136:	f7f5 f921 	bl	800037c <__aeabi_dsub>
 800b13a:	a365      	add	r3, pc, #404	; (adr r3, 800b2d0 <_dtoa_r+0x2b8>)
 800b13c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b140:	f7f5 fad4 	bl	80006ec <__aeabi_dmul>
 800b144:	a364      	add	r3, pc, #400	; (adr r3, 800b2d8 <_dtoa_r+0x2c0>)
 800b146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b14a:	f7f5 f919 	bl	8000380 <__adddf3>
 800b14e:	4606      	mov	r6, r0
 800b150:	4628      	mov	r0, r5
 800b152:	460f      	mov	r7, r1
 800b154:	f7f5 fa60 	bl	8000618 <__aeabi_i2d>
 800b158:	a361      	add	r3, pc, #388	; (adr r3, 800b2e0 <_dtoa_r+0x2c8>)
 800b15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b15e:	f7f5 fac5 	bl	80006ec <__aeabi_dmul>
 800b162:	4602      	mov	r2, r0
 800b164:	460b      	mov	r3, r1
 800b166:	4630      	mov	r0, r6
 800b168:	4639      	mov	r1, r7
 800b16a:	f7f5 f909 	bl	8000380 <__adddf3>
 800b16e:	4606      	mov	r6, r0
 800b170:	460f      	mov	r7, r1
 800b172:	f7f5 fd6b 	bl	8000c4c <__aeabi_d2iz>
 800b176:	2200      	movs	r2, #0
 800b178:	9000      	str	r0, [sp, #0]
 800b17a:	2300      	movs	r3, #0
 800b17c:	4630      	mov	r0, r6
 800b17e:	4639      	mov	r1, r7
 800b180:	f7f5 fd26 	bl	8000bd0 <__aeabi_dcmplt>
 800b184:	b150      	cbz	r0, 800b19c <_dtoa_r+0x184>
 800b186:	9800      	ldr	r0, [sp, #0]
 800b188:	f7f5 fa46 	bl	8000618 <__aeabi_i2d>
 800b18c:	4632      	mov	r2, r6
 800b18e:	463b      	mov	r3, r7
 800b190:	f7f5 fd14 	bl	8000bbc <__aeabi_dcmpeq>
 800b194:	b910      	cbnz	r0, 800b19c <_dtoa_r+0x184>
 800b196:	9b00      	ldr	r3, [sp, #0]
 800b198:	3b01      	subs	r3, #1
 800b19a:	9300      	str	r3, [sp, #0]
 800b19c:	9b00      	ldr	r3, [sp, #0]
 800b19e:	2b16      	cmp	r3, #22
 800b1a0:	d85a      	bhi.n	800b258 <_dtoa_r+0x240>
 800b1a2:	9a00      	ldr	r2, [sp, #0]
 800b1a4:	4b57      	ldr	r3, [pc, #348]	; (800b304 <_dtoa_r+0x2ec>)
 800b1a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ae:	ec51 0b19 	vmov	r0, r1, d9
 800b1b2:	f7f5 fd0d 	bl	8000bd0 <__aeabi_dcmplt>
 800b1b6:	2800      	cmp	r0, #0
 800b1b8:	d050      	beq.n	800b25c <_dtoa_r+0x244>
 800b1ba:	9b00      	ldr	r3, [sp, #0]
 800b1bc:	3b01      	subs	r3, #1
 800b1be:	9300      	str	r3, [sp, #0]
 800b1c0:	2300      	movs	r3, #0
 800b1c2:	930b      	str	r3, [sp, #44]	; 0x2c
 800b1c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b1c6:	1b5d      	subs	r5, r3, r5
 800b1c8:	1e6b      	subs	r3, r5, #1
 800b1ca:	9305      	str	r3, [sp, #20]
 800b1cc:	bf45      	ittet	mi
 800b1ce:	f1c5 0301 	rsbmi	r3, r5, #1
 800b1d2:	9304      	strmi	r3, [sp, #16]
 800b1d4:	2300      	movpl	r3, #0
 800b1d6:	2300      	movmi	r3, #0
 800b1d8:	bf4c      	ite	mi
 800b1da:	9305      	strmi	r3, [sp, #20]
 800b1dc:	9304      	strpl	r3, [sp, #16]
 800b1de:	9b00      	ldr	r3, [sp, #0]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	db3d      	blt.n	800b260 <_dtoa_r+0x248>
 800b1e4:	9b05      	ldr	r3, [sp, #20]
 800b1e6:	9a00      	ldr	r2, [sp, #0]
 800b1e8:	920a      	str	r2, [sp, #40]	; 0x28
 800b1ea:	4413      	add	r3, r2
 800b1ec:	9305      	str	r3, [sp, #20]
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	9307      	str	r3, [sp, #28]
 800b1f2:	9b06      	ldr	r3, [sp, #24]
 800b1f4:	2b09      	cmp	r3, #9
 800b1f6:	f200 8089 	bhi.w	800b30c <_dtoa_r+0x2f4>
 800b1fa:	2b05      	cmp	r3, #5
 800b1fc:	bfc4      	itt	gt
 800b1fe:	3b04      	subgt	r3, #4
 800b200:	9306      	strgt	r3, [sp, #24]
 800b202:	9b06      	ldr	r3, [sp, #24]
 800b204:	f1a3 0302 	sub.w	r3, r3, #2
 800b208:	bfcc      	ite	gt
 800b20a:	2500      	movgt	r5, #0
 800b20c:	2501      	movle	r5, #1
 800b20e:	2b03      	cmp	r3, #3
 800b210:	f200 8087 	bhi.w	800b322 <_dtoa_r+0x30a>
 800b214:	e8df f003 	tbb	[pc, r3]
 800b218:	59383a2d 	.word	0x59383a2d
 800b21c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800b220:	441d      	add	r5, r3
 800b222:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b226:	2b20      	cmp	r3, #32
 800b228:	bfc1      	itttt	gt
 800b22a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800b22e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800b232:	fa0b f303 	lslgt.w	r3, fp, r3
 800b236:	fa26 f000 	lsrgt.w	r0, r6, r0
 800b23a:	bfda      	itte	le
 800b23c:	f1c3 0320 	rsble	r3, r3, #32
 800b240:	fa06 f003 	lslle.w	r0, r6, r3
 800b244:	4318      	orrgt	r0, r3
 800b246:	f7f5 f9d7 	bl	80005f8 <__aeabi_ui2d>
 800b24a:	2301      	movs	r3, #1
 800b24c:	4606      	mov	r6, r0
 800b24e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800b252:	3d01      	subs	r5, #1
 800b254:	930e      	str	r3, [sp, #56]	; 0x38
 800b256:	e76a      	b.n	800b12e <_dtoa_r+0x116>
 800b258:	2301      	movs	r3, #1
 800b25a:	e7b2      	b.n	800b1c2 <_dtoa_r+0x1aa>
 800b25c:	900b      	str	r0, [sp, #44]	; 0x2c
 800b25e:	e7b1      	b.n	800b1c4 <_dtoa_r+0x1ac>
 800b260:	9b04      	ldr	r3, [sp, #16]
 800b262:	9a00      	ldr	r2, [sp, #0]
 800b264:	1a9b      	subs	r3, r3, r2
 800b266:	9304      	str	r3, [sp, #16]
 800b268:	4253      	negs	r3, r2
 800b26a:	9307      	str	r3, [sp, #28]
 800b26c:	2300      	movs	r3, #0
 800b26e:	930a      	str	r3, [sp, #40]	; 0x28
 800b270:	e7bf      	b.n	800b1f2 <_dtoa_r+0x1da>
 800b272:	2300      	movs	r3, #0
 800b274:	9308      	str	r3, [sp, #32]
 800b276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b278:	2b00      	cmp	r3, #0
 800b27a:	dc55      	bgt.n	800b328 <_dtoa_r+0x310>
 800b27c:	2301      	movs	r3, #1
 800b27e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b282:	461a      	mov	r2, r3
 800b284:	9209      	str	r2, [sp, #36]	; 0x24
 800b286:	e00c      	b.n	800b2a2 <_dtoa_r+0x28a>
 800b288:	2301      	movs	r3, #1
 800b28a:	e7f3      	b.n	800b274 <_dtoa_r+0x25c>
 800b28c:	2300      	movs	r3, #0
 800b28e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b290:	9308      	str	r3, [sp, #32]
 800b292:	9b00      	ldr	r3, [sp, #0]
 800b294:	4413      	add	r3, r2
 800b296:	9302      	str	r3, [sp, #8]
 800b298:	3301      	adds	r3, #1
 800b29a:	2b01      	cmp	r3, #1
 800b29c:	9303      	str	r3, [sp, #12]
 800b29e:	bfb8      	it	lt
 800b2a0:	2301      	movlt	r3, #1
 800b2a2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	6042      	str	r2, [r0, #4]
 800b2a8:	2204      	movs	r2, #4
 800b2aa:	f102 0614 	add.w	r6, r2, #20
 800b2ae:	429e      	cmp	r6, r3
 800b2b0:	6841      	ldr	r1, [r0, #4]
 800b2b2:	d93d      	bls.n	800b330 <_dtoa_r+0x318>
 800b2b4:	4620      	mov	r0, r4
 800b2b6:	f000 fecf 	bl	800c058 <_Balloc>
 800b2ba:	9001      	str	r0, [sp, #4]
 800b2bc:	2800      	cmp	r0, #0
 800b2be:	d13b      	bne.n	800b338 <_dtoa_r+0x320>
 800b2c0:	4b11      	ldr	r3, [pc, #68]	; (800b308 <_dtoa_r+0x2f0>)
 800b2c2:	4602      	mov	r2, r0
 800b2c4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b2c8:	e6c0      	b.n	800b04c <_dtoa_r+0x34>
 800b2ca:	2301      	movs	r3, #1
 800b2cc:	e7df      	b.n	800b28e <_dtoa_r+0x276>
 800b2ce:	bf00      	nop
 800b2d0:	636f4361 	.word	0x636f4361
 800b2d4:	3fd287a7 	.word	0x3fd287a7
 800b2d8:	8b60c8b3 	.word	0x8b60c8b3
 800b2dc:	3fc68a28 	.word	0x3fc68a28
 800b2e0:	509f79fb 	.word	0x509f79fb
 800b2e4:	3fd34413 	.word	0x3fd34413
 800b2e8:	08025fec 	.word	0x08025fec
 800b2ec:	0802622c 	.word	0x0802622c
 800b2f0:	7ff00000 	.word	0x7ff00000
 800b2f4:	08026228 	.word	0x08026228
 800b2f8:	0802621f 	.word	0x0802621f
 800b2fc:	08026575 	.word	0x08026575
 800b300:	3ff80000 	.word	0x3ff80000
 800b304:	08026380 	.word	0x08026380
 800b308:	08026287 	.word	0x08026287
 800b30c:	2501      	movs	r5, #1
 800b30e:	2300      	movs	r3, #0
 800b310:	9306      	str	r3, [sp, #24]
 800b312:	9508      	str	r5, [sp, #32]
 800b314:	f04f 33ff 	mov.w	r3, #4294967295
 800b318:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b31c:	2200      	movs	r2, #0
 800b31e:	2312      	movs	r3, #18
 800b320:	e7b0      	b.n	800b284 <_dtoa_r+0x26c>
 800b322:	2301      	movs	r3, #1
 800b324:	9308      	str	r3, [sp, #32]
 800b326:	e7f5      	b.n	800b314 <_dtoa_r+0x2fc>
 800b328:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b32a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800b32e:	e7b8      	b.n	800b2a2 <_dtoa_r+0x28a>
 800b330:	3101      	adds	r1, #1
 800b332:	6041      	str	r1, [r0, #4]
 800b334:	0052      	lsls	r2, r2, #1
 800b336:	e7b8      	b.n	800b2aa <_dtoa_r+0x292>
 800b338:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b33a:	9a01      	ldr	r2, [sp, #4]
 800b33c:	601a      	str	r2, [r3, #0]
 800b33e:	9b03      	ldr	r3, [sp, #12]
 800b340:	2b0e      	cmp	r3, #14
 800b342:	f200 809d 	bhi.w	800b480 <_dtoa_r+0x468>
 800b346:	2d00      	cmp	r5, #0
 800b348:	f000 809a 	beq.w	800b480 <_dtoa_r+0x468>
 800b34c:	9b00      	ldr	r3, [sp, #0]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	dd32      	ble.n	800b3b8 <_dtoa_r+0x3a0>
 800b352:	4ab7      	ldr	r2, [pc, #732]	; (800b630 <_dtoa_r+0x618>)
 800b354:	f003 030f 	and.w	r3, r3, #15
 800b358:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b35c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b360:	9b00      	ldr	r3, [sp, #0]
 800b362:	05d8      	lsls	r0, r3, #23
 800b364:	ea4f 1723 	mov.w	r7, r3, asr #4
 800b368:	d516      	bpl.n	800b398 <_dtoa_r+0x380>
 800b36a:	4bb2      	ldr	r3, [pc, #712]	; (800b634 <_dtoa_r+0x61c>)
 800b36c:	ec51 0b19 	vmov	r0, r1, d9
 800b370:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b374:	f7f5 fae4 	bl	8000940 <__aeabi_ddiv>
 800b378:	f007 070f 	and.w	r7, r7, #15
 800b37c:	4682      	mov	sl, r0
 800b37e:	468b      	mov	fp, r1
 800b380:	2503      	movs	r5, #3
 800b382:	4eac      	ldr	r6, [pc, #688]	; (800b634 <_dtoa_r+0x61c>)
 800b384:	b957      	cbnz	r7, 800b39c <_dtoa_r+0x384>
 800b386:	4642      	mov	r2, r8
 800b388:	464b      	mov	r3, r9
 800b38a:	4650      	mov	r0, sl
 800b38c:	4659      	mov	r1, fp
 800b38e:	f7f5 fad7 	bl	8000940 <__aeabi_ddiv>
 800b392:	4682      	mov	sl, r0
 800b394:	468b      	mov	fp, r1
 800b396:	e028      	b.n	800b3ea <_dtoa_r+0x3d2>
 800b398:	2502      	movs	r5, #2
 800b39a:	e7f2      	b.n	800b382 <_dtoa_r+0x36a>
 800b39c:	07f9      	lsls	r1, r7, #31
 800b39e:	d508      	bpl.n	800b3b2 <_dtoa_r+0x39a>
 800b3a0:	4640      	mov	r0, r8
 800b3a2:	4649      	mov	r1, r9
 800b3a4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b3a8:	f7f5 f9a0 	bl	80006ec <__aeabi_dmul>
 800b3ac:	3501      	adds	r5, #1
 800b3ae:	4680      	mov	r8, r0
 800b3b0:	4689      	mov	r9, r1
 800b3b2:	107f      	asrs	r7, r7, #1
 800b3b4:	3608      	adds	r6, #8
 800b3b6:	e7e5      	b.n	800b384 <_dtoa_r+0x36c>
 800b3b8:	f000 809b 	beq.w	800b4f2 <_dtoa_r+0x4da>
 800b3bc:	9b00      	ldr	r3, [sp, #0]
 800b3be:	4f9d      	ldr	r7, [pc, #628]	; (800b634 <_dtoa_r+0x61c>)
 800b3c0:	425e      	negs	r6, r3
 800b3c2:	4b9b      	ldr	r3, [pc, #620]	; (800b630 <_dtoa_r+0x618>)
 800b3c4:	f006 020f 	and.w	r2, r6, #15
 800b3c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b3cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3d0:	ec51 0b19 	vmov	r0, r1, d9
 800b3d4:	f7f5 f98a 	bl	80006ec <__aeabi_dmul>
 800b3d8:	1136      	asrs	r6, r6, #4
 800b3da:	4682      	mov	sl, r0
 800b3dc:	468b      	mov	fp, r1
 800b3de:	2300      	movs	r3, #0
 800b3e0:	2502      	movs	r5, #2
 800b3e2:	2e00      	cmp	r6, #0
 800b3e4:	d17a      	bne.n	800b4dc <_dtoa_r+0x4c4>
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d1d3      	bne.n	800b392 <_dtoa_r+0x37a>
 800b3ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	f000 8082 	beq.w	800b4f6 <_dtoa_r+0x4de>
 800b3f2:	4b91      	ldr	r3, [pc, #580]	; (800b638 <_dtoa_r+0x620>)
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	4650      	mov	r0, sl
 800b3f8:	4659      	mov	r1, fp
 800b3fa:	f7f5 fbe9 	bl	8000bd0 <__aeabi_dcmplt>
 800b3fe:	2800      	cmp	r0, #0
 800b400:	d079      	beq.n	800b4f6 <_dtoa_r+0x4de>
 800b402:	9b03      	ldr	r3, [sp, #12]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d076      	beq.n	800b4f6 <_dtoa_r+0x4de>
 800b408:	9b02      	ldr	r3, [sp, #8]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	dd36      	ble.n	800b47c <_dtoa_r+0x464>
 800b40e:	9b00      	ldr	r3, [sp, #0]
 800b410:	4650      	mov	r0, sl
 800b412:	4659      	mov	r1, fp
 800b414:	1e5f      	subs	r7, r3, #1
 800b416:	2200      	movs	r2, #0
 800b418:	4b88      	ldr	r3, [pc, #544]	; (800b63c <_dtoa_r+0x624>)
 800b41a:	f7f5 f967 	bl	80006ec <__aeabi_dmul>
 800b41e:	9e02      	ldr	r6, [sp, #8]
 800b420:	4682      	mov	sl, r0
 800b422:	468b      	mov	fp, r1
 800b424:	3501      	adds	r5, #1
 800b426:	4628      	mov	r0, r5
 800b428:	f7f5 f8f6 	bl	8000618 <__aeabi_i2d>
 800b42c:	4652      	mov	r2, sl
 800b42e:	465b      	mov	r3, fp
 800b430:	f7f5 f95c 	bl	80006ec <__aeabi_dmul>
 800b434:	4b82      	ldr	r3, [pc, #520]	; (800b640 <_dtoa_r+0x628>)
 800b436:	2200      	movs	r2, #0
 800b438:	f7f4 ffa2 	bl	8000380 <__adddf3>
 800b43c:	46d0      	mov	r8, sl
 800b43e:	46d9      	mov	r9, fp
 800b440:	4682      	mov	sl, r0
 800b442:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800b446:	2e00      	cmp	r6, #0
 800b448:	d158      	bne.n	800b4fc <_dtoa_r+0x4e4>
 800b44a:	4b7e      	ldr	r3, [pc, #504]	; (800b644 <_dtoa_r+0x62c>)
 800b44c:	2200      	movs	r2, #0
 800b44e:	4640      	mov	r0, r8
 800b450:	4649      	mov	r1, r9
 800b452:	f7f4 ff93 	bl	800037c <__aeabi_dsub>
 800b456:	4652      	mov	r2, sl
 800b458:	465b      	mov	r3, fp
 800b45a:	4680      	mov	r8, r0
 800b45c:	4689      	mov	r9, r1
 800b45e:	f7f5 fbd5 	bl	8000c0c <__aeabi_dcmpgt>
 800b462:	2800      	cmp	r0, #0
 800b464:	f040 8295 	bne.w	800b992 <_dtoa_r+0x97a>
 800b468:	4652      	mov	r2, sl
 800b46a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800b46e:	4640      	mov	r0, r8
 800b470:	4649      	mov	r1, r9
 800b472:	f7f5 fbad 	bl	8000bd0 <__aeabi_dcmplt>
 800b476:	2800      	cmp	r0, #0
 800b478:	f040 8289 	bne.w	800b98e <_dtoa_r+0x976>
 800b47c:	ec5b ab19 	vmov	sl, fp, d9
 800b480:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b482:	2b00      	cmp	r3, #0
 800b484:	f2c0 8148 	blt.w	800b718 <_dtoa_r+0x700>
 800b488:	9a00      	ldr	r2, [sp, #0]
 800b48a:	2a0e      	cmp	r2, #14
 800b48c:	f300 8144 	bgt.w	800b718 <_dtoa_r+0x700>
 800b490:	4b67      	ldr	r3, [pc, #412]	; (800b630 <_dtoa_r+0x618>)
 800b492:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b496:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b49a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	f280 80d5 	bge.w	800b64c <_dtoa_r+0x634>
 800b4a2:	9b03      	ldr	r3, [sp, #12]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	f300 80d1 	bgt.w	800b64c <_dtoa_r+0x634>
 800b4aa:	f040 826f 	bne.w	800b98c <_dtoa_r+0x974>
 800b4ae:	4b65      	ldr	r3, [pc, #404]	; (800b644 <_dtoa_r+0x62c>)
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	4640      	mov	r0, r8
 800b4b4:	4649      	mov	r1, r9
 800b4b6:	f7f5 f919 	bl	80006ec <__aeabi_dmul>
 800b4ba:	4652      	mov	r2, sl
 800b4bc:	465b      	mov	r3, fp
 800b4be:	f7f5 fb9b 	bl	8000bf8 <__aeabi_dcmpge>
 800b4c2:	9e03      	ldr	r6, [sp, #12]
 800b4c4:	4637      	mov	r7, r6
 800b4c6:	2800      	cmp	r0, #0
 800b4c8:	f040 8245 	bne.w	800b956 <_dtoa_r+0x93e>
 800b4cc:	9d01      	ldr	r5, [sp, #4]
 800b4ce:	2331      	movs	r3, #49	; 0x31
 800b4d0:	f805 3b01 	strb.w	r3, [r5], #1
 800b4d4:	9b00      	ldr	r3, [sp, #0]
 800b4d6:	3301      	adds	r3, #1
 800b4d8:	9300      	str	r3, [sp, #0]
 800b4da:	e240      	b.n	800b95e <_dtoa_r+0x946>
 800b4dc:	07f2      	lsls	r2, r6, #31
 800b4de:	d505      	bpl.n	800b4ec <_dtoa_r+0x4d4>
 800b4e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b4e4:	f7f5 f902 	bl	80006ec <__aeabi_dmul>
 800b4e8:	3501      	adds	r5, #1
 800b4ea:	2301      	movs	r3, #1
 800b4ec:	1076      	asrs	r6, r6, #1
 800b4ee:	3708      	adds	r7, #8
 800b4f0:	e777      	b.n	800b3e2 <_dtoa_r+0x3ca>
 800b4f2:	2502      	movs	r5, #2
 800b4f4:	e779      	b.n	800b3ea <_dtoa_r+0x3d2>
 800b4f6:	9f00      	ldr	r7, [sp, #0]
 800b4f8:	9e03      	ldr	r6, [sp, #12]
 800b4fa:	e794      	b.n	800b426 <_dtoa_r+0x40e>
 800b4fc:	9901      	ldr	r1, [sp, #4]
 800b4fe:	4b4c      	ldr	r3, [pc, #304]	; (800b630 <_dtoa_r+0x618>)
 800b500:	4431      	add	r1, r6
 800b502:	910d      	str	r1, [sp, #52]	; 0x34
 800b504:	9908      	ldr	r1, [sp, #32]
 800b506:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b50a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b50e:	2900      	cmp	r1, #0
 800b510:	d043      	beq.n	800b59a <_dtoa_r+0x582>
 800b512:	494d      	ldr	r1, [pc, #308]	; (800b648 <_dtoa_r+0x630>)
 800b514:	2000      	movs	r0, #0
 800b516:	f7f5 fa13 	bl	8000940 <__aeabi_ddiv>
 800b51a:	4652      	mov	r2, sl
 800b51c:	465b      	mov	r3, fp
 800b51e:	f7f4 ff2d 	bl	800037c <__aeabi_dsub>
 800b522:	9d01      	ldr	r5, [sp, #4]
 800b524:	4682      	mov	sl, r0
 800b526:	468b      	mov	fp, r1
 800b528:	4649      	mov	r1, r9
 800b52a:	4640      	mov	r0, r8
 800b52c:	f7f5 fb8e 	bl	8000c4c <__aeabi_d2iz>
 800b530:	4606      	mov	r6, r0
 800b532:	f7f5 f871 	bl	8000618 <__aeabi_i2d>
 800b536:	4602      	mov	r2, r0
 800b538:	460b      	mov	r3, r1
 800b53a:	4640      	mov	r0, r8
 800b53c:	4649      	mov	r1, r9
 800b53e:	f7f4 ff1d 	bl	800037c <__aeabi_dsub>
 800b542:	3630      	adds	r6, #48	; 0x30
 800b544:	f805 6b01 	strb.w	r6, [r5], #1
 800b548:	4652      	mov	r2, sl
 800b54a:	465b      	mov	r3, fp
 800b54c:	4680      	mov	r8, r0
 800b54e:	4689      	mov	r9, r1
 800b550:	f7f5 fb3e 	bl	8000bd0 <__aeabi_dcmplt>
 800b554:	2800      	cmp	r0, #0
 800b556:	d163      	bne.n	800b620 <_dtoa_r+0x608>
 800b558:	4642      	mov	r2, r8
 800b55a:	464b      	mov	r3, r9
 800b55c:	4936      	ldr	r1, [pc, #216]	; (800b638 <_dtoa_r+0x620>)
 800b55e:	2000      	movs	r0, #0
 800b560:	f7f4 ff0c 	bl	800037c <__aeabi_dsub>
 800b564:	4652      	mov	r2, sl
 800b566:	465b      	mov	r3, fp
 800b568:	f7f5 fb32 	bl	8000bd0 <__aeabi_dcmplt>
 800b56c:	2800      	cmp	r0, #0
 800b56e:	f040 80b5 	bne.w	800b6dc <_dtoa_r+0x6c4>
 800b572:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b574:	429d      	cmp	r5, r3
 800b576:	d081      	beq.n	800b47c <_dtoa_r+0x464>
 800b578:	4b30      	ldr	r3, [pc, #192]	; (800b63c <_dtoa_r+0x624>)
 800b57a:	2200      	movs	r2, #0
 800b57c:	4650      	mov	r0, sl
 800b57e:	4659      	mov	r1, fp
 800b580:	f7f5 f8b4 	bl	80006ec <__aeabi_dmul>
 800b584:	4b2d      	ldr	r3, [pc, #180]	; (800b63c <_dtoa_r+0x624>)
 800b586:	4682      	mov	sl, r0
 800b588:	468b      	mov	fp, r1
 800b58a:	4640      	mov	r0, r8
 800b58c:	4649      	mov	r1, r9
 800b58e:	2200      	movs	r2, #0
 800b590:	f7f5 f8ac 	bl	80006ec <__aeabi_dmul>
 800b594:	4680      	mov	r8, r0
 800b596:	4689      	mov	r9, r1
 800b598:	e7c6      	b.n	800b528 <_dtoa_r+0x510>
 800b59a:	4650      	mov	r0, sl
 800b59c:	4659      	mov	r1, fp
 800b59e:	f7f5 f8a5 	bl	80006ec <__aeabi_dmul>
 800b5a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b5a4:	9d01      	ldr	r5, [sp, #4]
 800b5a6:	930f      	str	r3, [sp, #60]	; 0x3c
 800b5a8:	4682      	mov	sl, r0
 800b5aa:	468b      	mov	fp, r1
 800b5ac:	4649      	mov	r1, r9
 800b5ae:	4640      	mov	r0, r8
 800b5b0:	f7f5 fb4c 	bl	8000c4c <__aeabi_d2iz>
 800b5b4:	4606      	mov	r6, r0
 800b5b6:	f7f5 f82f 	bl	8000618 <__aeabi_i2d>
 800b5ba:	3630      	adds	r6, #48	; 0x30
 800b5bc:	4602      	mov	r2, r0
 800b5be:	460b      	mov	r3, r1
 800b5c0:	4640      	mov	r0, r8
 800b5c2:	4649      	mov	r1, r9
 800b5c4:	f7f4 feda 	bl	800037c <__aeabi_dsub>
 800b5c8:	f805 6b01 	strb.w	r6, [r5], #1
 800b5cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b5ce:	429d      	cmp	r5, r3
 800b5d0:	4680      	mov	r8, r0
 800b5d2:	4689      	mov	r9, r1
 800b5d4:	f04f 0200 	mov.w	r2, #0
 800b5d8:	d124      	bne.n	800b624 <_dtoa_r+0x60c>
 800b5da:	4b1b      	ldr	r3, [pc, #108]	; (800b648 <_dtoa_r+0x630>)
 800b5dc:	4650      	mov	r0, sl
 800b5de:	4659      	mov	r1, fp
 800b5e0:	f7f4 fece 	bl	8000380 <__adddf3>
 800b5e4:	4602      	mov	r2, r0
 800b5e6:	460b      	mov	r3, r1
 800b5e8:	4640      	mov	r0, r8
 800b5ea:	4649      	mov	r1, r9
 800b5ec:	f7f5 fb0e 	bl	8000c0c <__aeabi_dcmpgt>
 800b5f0:	2800      	cmp	r0, #0
 800b5f2:	d173      	bne.n	800b6dc <_dtoa_r+0x6c4>
 800b5f4:	4652      	mov	r2, sl
 800b5f6:	465b      	mov	r3, fp
 800b5f8:	4913      	ldr	r1, [pc, #76]	; (800b648 <_dtoa_r+0x630>)
 800b5fa:	2000      	movs	r0, #0
 800b5fc:	f7f4 febe 	bl	800037c <__aeabi_dsub>
 800b600:	4602      	mov	r2, r0
 800b602:	460b      	mov	r3, r1
 800b604:	4640      	mov	r0, r8
 800b606:	4649      	mov	r1, r9
 800b608:	f7f5 fae2 	bl	8000bd0 <__aeabi_dcmplt>
 800b60c:	2800      	cmp	r0, #0
 800b60e:	f43f af35 	beq.w	800b47c <_dtoa_r+0x464>
 800b612:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800b614:	1e6b      	subs	r3, r5, #1
 800b616:	930f      	str	r3, [sp, #60]	; 0x3c
 800b618:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b61c:	2b30      	cmp	r3, #48	; 0x30
 800b61e:	d0f8      	beq.n	800b612 <_dtoa_r+0x5fa>
 800b620:	9700      	str	r7, [sp, #0]
 800b622:	e049      	b.n	800b6b8 <_dtoa_r+0x6a0>
 800b624:	4b05      	ldr	r3, [pc, #20]	; (800b63c <_dtoa_r+0x624>)
 800b626:	f7f5 f861 	bl	80006ec <__aeabi_dmul>
 800b62a:	4680      	mov	r8, r0
 800b62c:	4689      	mov	r9, r1
 800b62e:	e7bd      	b.n	800b5ac <_dtoa_r+0x594>
 800b630:	08026380 	.word	0x08026380
 800b634:	08026358 	.word	0x08026358
 800b638:	3ff00000 	.word	0x3ff00000
 800b63c:	40240000 	.word	0x40240000
 800b640:	401c0000 	.word	0x401c0000
 800b644:	40140000 	.word	0x40140000
 800b648:	3fe00000 	.word	0x3fe00000
 800b64c:	9d01      	ldr	r5, [sp, #4]
 800b64e:	4656      	mov	r6, sl
 800b650:	465f      	mov	r7, fp
 800b652:	4642      	mov	r2, r8
 800b654:	464b      	mov	r3, r9
 800b656:	4630      	mov	r0, r6
 800b658:	4639      	mov	r1, r7
 800b65a:	f7f5 f971 	bl	8000940 <__aeabi_ddiv>
 800b65e:	f7f5 faf5 	bl	8000c4c <__aeabi_d2iz>
 800b662:	4682      	mov	sl, r0
 800b664:	f7f4 ffd8 	bl	8000618 <__aeabi_i2d>
 800b668:	4642      	mov	r2, r8
 800b66a:	464b      	mov	r3, r9
 800b66c:	f7f5 f83e 	bl	80006ec <__aeabi_dmul>
 800b670:	4602      	mov	r2, r0
 800b672:	460b      	mov	r3, r1
 800b674:	4630      	mov	r0, r6
 800b676:	4639      	mov	r1, r7
 800b678:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800b67c:	f7f4 fe7e 	bl	800037c <__aeabi_dsub>
 800b680:	f805 6b01 	strb.w	r6, [r5], #1
 800b684:	9e01      	ldr	r6, [sp, #4]
 800b686:	9f03      	ldr	r7, [sp, #12]
 800b688:	1bae      	subs	r6, r5, r6
 800b68a:	42b7      	cmp	r7, r6
 800b68c:	4602      	mov	r2, r0
 800b68e:	460b      	mov	r3, r1
 800b690:	d135      	bne.n	800b6fe <_dtoa_r+0x6e6>
 800b692:	f7f4 fe75 	bl	8000380 <__adddf3>
 800b696:	4642      	mov	r2, r8
 800b698:	464b      	mov	r3, r9
 800b69a:	4606      	mov	r6, r0
 800b69c:	460f      	mov	r7, r1
 800b69e:	f7f5 fab5 	bl	8000c0c <__aeabi_dcmpgt>
 800b6a2:	b9d0      	cbnz	r0, 800b6da <_dtoa_r+0x6c2>
 800b6a4:	4642      	mov	r2, r8
 800b6a6:	464b      	mov	r3, r9
 800b6a8:	4630      	mov	r0, r6
 800b6aa:	4639      	mov	r1, r7
 800b6ac:	f7f5 fa86 	bl	8000bbc <__aeabi_dcmpeq>
 800b6b0:	b110      	cbz	r0, 800b6b8 <_dtoa_r+0x6a0>
 800b6b2:	f01a 0f01 	tst.w	sl, #1
 800b6b6:	d110      	bne.n	800b6da <_dtoa_r+0x6c2>
 800b6b8:	4620      	mov	r0, r4
 800b6ba:	ee18 1a10 	vmov	r1, s16
 800b6be:	f000 fd0b 	bl	800c0d8 <_Bfree>
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	9800      	ldr	r0, [sp, #0]
 800b6c6:	702b      	strb	r3, [r5, #0]
 800b6c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b6ca:	3001      	adds	r0, #1
 800b6cc:	6018      	str	r0, [r3, #0]
 800b6ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	f43f acf1 	beq.w	800b0b8 <_dtoa_r+0xa0>
 800b6d6:	601d      	str	r5, [r3, #0]
 800b6d8:	e4ee      	b.n	800b0b8 <_dtoa_r+0xa0>
 800b6da:	9f00      	ldr	r7, [sp, #0]
 800b6dc:	462b      	mov	r3, r5
 800b6de:	461d      	mov	r5, r3
 800b6e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b6e4:	2a39      	cmp	r2, #57	; 0x39
 800b6e6:	d106      	bne.n	800b6f6 <_dtoa_r+0x6de>
 800b6e8:	9a01      	ldr	r2, [sp, #4]
 800b6ea:	429a      	cmp	r2, r3
 800b6ec:	d1f7      	bne.n	800b6de <_dtoa_r+0x6c6>
 800b6ee:	9901      	ldr	r1, [sp, #4]
 800b6f0:	2230      	movs	r2, #48	; 0x30
 800b6f2:	3701      	adds	r7, #1
 800b6f4:	700a      	strb	r2, [r1, #0]
 800b6f6:	781a      	ldrb	r2, [r3, #0]
 800b6f8:	3201      	adds	r2, #1
 800b6fa:	701a      	strb	r2, [r3, #0]
 800b6fc:	e790      	b.n	800b620 <_dtoa_r+0x608>
 800b6fe:	4ba6      	ldr	r3, [pc, #664]	; (800b998 <_dtoa_r+0x980>)
 800b700:	2200      	movs	r2, #0
 800b702:	f7f4 fff3 	bl	80006ec <__aeabi_dmul>
 800b706:	2200      	movs	r2, #0
 800b708:	2300      	movs	r3, #0
 800b70a:	4606      	mov	r6, r0
 800b70c:	460f      	mov	r7, r1
 800b70e:	f7f5 fa55 	bl	8000bbc <__aeabi_dcmpeq>
 800b712:	2800      	cmp	r0, #0
 800b714:	d09d      	beq.n	800b652 <_dtoa_r+0x63a>
 800b716:	e7cf      	b.n	800b6b8 <_dtoa_r+0x6a0>
 800b718:	9a08      	ldr	r2, [sp, #32]
 800b71a:	2a00      	cmp	r2, #0
 800b71c:	f000 80d7 	beq.w	800b8ce <_dtoa_r+0x8b6>
 800b720:	9a06      	ldr	r2, [sp, #24]
 800b722:	2a01      	cmp	r2, #1
 800b724:	f300 80ba 	bgt.w	800b89c <_dtoa_r+0x884>
 800b728:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b72a:	2a00      	cmp	r2, #0
 800b72c:	f000 80b2 	beq.w	800b894 <_dtoa_r+0x87c>
 800b730:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b734:	9e07      	ldr	r6, [sp, #28]
 800b736:	9d04      	ldr	r5, [sp, #16]
 800b738:	9a04      	ldr	r2, [sp, #16]
 800b73a:	441a      	add	r2, r3
 800b73c:	9204      	str	r2, [sp, #16]
 800b73e:	9a05      	ldr	r2, [sp, #20]
 800b740:	2101      	movs	r1, #1
 800b742:	441a      	add	r2, r3
 800b744:	4620      	mov	r0, r4
 800b746:	9205      	str	r2, [sp, #20]
 800b748:	f000 fd7e 	bl	800c248 <__i2b>
 800b74c:	4607      	mov	r7, r0
 800b74e:	2d00      	cmp	r5, #0
 800b750:	dd0c      	ble.n	800b76c <_dtoa_r+0x754>
 800b752:	9b05      	ldr	r3, [sp, #20]
 800b754:	2b00      	cmp	r3, #0
 800b756:	dd09      	ble.n	800b76c <_dtoa_r+0x754>
 800b758:	42ab      	cmp	r3, r5
 800b75a:	9a04      	ldr	r2, [sp, #16]
 800b75c:	bfa8      	it	ge
 800b75e:	462b      	movge	r3, r5
 800b760:	1ad2      	subs	r2, r2, r3
 800b762:	9204      	str	r2, [sp, #16]
 800b764:	9a05      	ldr	r2, [sp, #20]
 800b766:	1aed      	subs	r5, r5, r3
 800b768:	1ad3      	subs	r3, r2, r3
 800b76a:	9305      	str	r3, [sp, #20]
 800b76c:	9b07      	ldr	r3, [sp, #28]
 800b76e:	b31b      	cbz	r3, 800b7b8 <_dtoa_r+0x7a0>
 800b770:	9b08      	ldr	r3, [sp, #32]
 800b772:	2b00      	cmp	r3, #0
 800b774:	f000 80af 	beq.w	800b8d6 <_dtoa_r+0x8be>
 800b778:	2e00      	cmp	r6, #0
 800b77a:	dd13      	ble.n	800b7a4 <_dtoa_r+0x78c>
 800b77c:	4639      	mov	r1, r7
 800b77e:	4632      	mov	r2, r6
 800b780:	4620      	mov	r0, r4
 800b782:	f000 fe21 	bl	800c3c8 <__pow5mult>
 800b786:	ee18 2a10 	vmov	r2, s16
 800b78a:	4601      	mov	r1, r0
 800b78c:	4607      	mov	r7, r0
 800b78e:	4620      	mov	r0, r4
 800b790:	f000 fd70 	bl	800c274 <__multiply>
 800b794:	ee18 1a10 	vmov	r1, s16
 800b798:	4680      	mov	r8, r0
 800b79a:	4620      	mov	r0, r4
 800b79c:	f000 fc9c 	bl	800c0d8 <_Bfree>
 800b7a0:	ee08 8a10 	vmov	s16, r8
 800b7a4:	9b07      	ldr	r3, [sp, #28]
 800b7a6:	1b9a      	subs	r2, r3, r6
 800b7a8:	d006      	beq.n	800b7b8 <_dtoa_r+0x7a0>
 800b7aa:	ee18 1a10 	vmov	r1, s16
 800b7ae:	4620      	mov	r0, r4
 800b7b0:	f000 fe0a 	bl	800c3c8 <__pow5mult>
 800b7b4:	ee08 0a10 	vmov	s16, r0
 800b7b8:	2101      	movs	r1, #1
 800b7ba:	4620      	mov	r0, r4
 800b7bc:	f000 fd44 	bl	800c248 <__i2b>
 800b7c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	4606      	mov	r6, r0
 800b7c6:	f340 8088 	ble.w	800b8da <_dtoa_r+0x8c2>
 800b7ca:	461a      	mov	r2, r3
 800b7cc:	4601      	mov	r1, r0
 800b7ce:	4620      	mov	r0, r4
 800b7d0:	f000 fdfa 	bl	800c3c8 <__pow5mult>
 800b7d4:	9b06      	ldr	r3, [sp, #24]
 800b7d6:	2b01      	cmp	r3, #1
 800b7d8:	4606      	mov	r6, r0
 800b7da:	f340 8081 	ble.w	800b8e0 <_dtoa_r+0x8c8>
 800b7de:	f04f 0800 	mov.w	r8, #0
 800b7e2:	6933      	ldr	r3, [r6, #16]
 800b7e4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b7e8:	6918      	ldr	r0, [r3, #16]
 800b7ea:	f000 fcdd 	bl	800c1a8 <__hi0bits>
 800b7ee:	f1c0 0020 	rsb	r0, r0, #32
 800b7f2:	9b05      	ldr	r3, [sp, #20]
 800b7f4:	4418      	add	r0, r3
 800b7f6:	f010 001f 	ands.w	r0, r0, #31
 800b7fa:	f000 8092 	beq.w	800b922 <_dtoa_r+0x90a>
 800b7fe:	f1c0 0320 	rsb	r3, r0, #32
 800b802:	2b04      	cmp	r3, #4
 800b804:	f340 808a 	ble.w	800b91c <_dtoa_r+0x904>
 800b808:	f1c0 001c 	rsb	r0, r0, #28
 800b80c:	9b04      	ldr	r3, [sp, #16]
 800b80e:	4403      	add	r3, r0
 800b810:	9304      	str	r3, [sp, #16]
 800b812:	9b05      	ldr	r3, [sp, #20]
 800b814:	4403      	add	r3, r0
 800b816:	4405      	add	r5, r0
 800b818:	9305      	str	r3, [sp, #20]
 800b81a:	9b04      	ldr	r3, [sp, #16]
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	dd07      	ble.n	800b830 <_dtoa_r+0x818>
 800b820:	ee18 1a10 	vmov	r1, s16
 800b824:	461a      	mov	r2, r3
 800b826:	4620      	mov	r0, r4
 800b828:	f000 fe28 	bl	800c47c <__lshift>
 800b82c:	ee08 0a10 	vmov	s16, r0
 800b830:	9b05      	ldr	r3, [sp, #20]
 800b832:	2b00      	cmp	r3, #0
 800b834:	dd05      	ble.n	800b842 <_dtoa_r+0x82a>
 800b836:	4631      	mov	r1, r6
 800b838:	461a      	mov	r2, r3
 800b83a:	4620      	mov	r0, r4
 800b83c:	f000 fe1e 	bl	800c47c <__lshift>
 800b840:	4606      	mov	r6, r0
 800b842:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b844:	2b00      	cmp	r3, #0
 800b846:	d06e      	beq.n	800b926 <_dtoa_r+0x90e>
 800b848:	ee18 0a10 	vmov	r0, s16
 800b84c:	4631      	mov	r1, r6
 800b84e:	f000 fe85 	bl	800c55c <__mcmp>
 800b852:	2800      	cmp	r0, #0
 800b854:	da67      	bge.n	800b926 <_dtoa_r+0x90e>
 800b856:	9b00      	ldr	r3, [sp, #0]
 800b858:	3b01      	subs	r3, #1
 800b85a:	ee18 1a10 	vmov	r1, s16
 800b85e:	9300      	str	r3, [sp, #0]
 800b860:	220a      	movs	r2, #10
 800b862:	2300      	movs	r3, #0
 800b864:	4620      	mov	r0, r4
 800b866:	f000 fc59 	bl	800c11c <__multadd>
 800b86a:	9b08      	ldr	r3, [sp, #32]
 800b86c:	ee08 0a10 	vmov	s16, r0
 800b870:	2b00      	cmp	r3, #0
 800b872:	f000 81b1 	beq.w	800bbd8 <_dtoa_r+0xbc0>
 800b876:	2300      	movs	r3, #0
 800b878:	4639      	mov	r1, r7
 800b87a:	220a      	movs	r2, #10
 800b87c:	4620      	mov	r0, r4
 800b87e:	f000 fc4d 	bl	800c11c <__multadd>
 800b882:	9b02      	ldr	r3, [sp, #8]
 800b884:	2b00      	cmp	r3, #0
 800b886:	4607      	mov	r7, r0
 800b888:	f300 808e 	bgt.w	800b9a8 <_dtoa_r+0x990>
 800b88c:	9b06      	ldr	r3, [sp, #24]
 800b88e:	2b02      	cmp	r3, #2
 800b890:	dc51      	bgt.n	800b936 <_dtoa_r+0x91e>
 800b892:	e089      	b.n	800b9a8 <_dtoa_r+0x990>
 800b894:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b896:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b89a:	e74b      	b.n	800b734 <_dtoa_r+0x71c>
 800b89c:	9b03      	ldr	r3, [sp, #12]
 800b89e:	1e5e      	subs	r6, r3, #1
 800b8a0:	9b07      	ldr	r3, [sp, #28]
 800b8a2:	42b3      	cmp	r3, r6
 800b8a4:	bfbf      	itttt	lt
 800b8a6:	9b07      	ldrlt	r3, [sp, #28]
 800b8a8:	9607      	strlt	r6, [sp, #28]
 800b8aa:	1af2      	sublt	r2, r6, r3
 800b8ac:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b8ae:	bfb6      	itet	lt
 800b8b0:	189b      	addlt	r3, r3, r2
 800b8b2:	1b9e      	subge	r6, r3, r6
 800b8b4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b8b6:	9b03      	ldr	r3, [sp, #12]
 800b8b8:	bfb8      	it	lt
 800b8ba:	2600      	movlt	r6, #0
 800b8bc:	2b00      	cmp	r3, #0
 800b8be:	bfb7      	itett	lt
 800b8c0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b8c4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b8c8:	1a9d      	sublt	r5, r3, r2
 800b8ca:	2300      	movlt	r3, #0
 800b8cc:	e734      	b.n	800b738 <_dtoa_r+0x720>
 800b8ce:	9e07      	ldr	r6, [sp, #28]
 800b8d0:	9d04      	ldr	r5, [sp, #16]
 800b8d2:	9f08      	ldr	r7, [sp, #32]
 800b8d4:	e73b      	b.n	800b74e <_dtoa_r+0x736>
 800b8d6:	9a07      	ldr	r2, [sp, #28]
 800b8d8:	e767      	b.n	800b7aa <_dtoa_r+0x792>
 800b8da:	9b06      	ldr	r3, [sp, #24]
 800b8dc:	2b01      	cmp	r3, #1
 800b8de:	dc18      	bgt.n	800b912 <_dtoa_r+0x8fa>
 800b8e0:	f1ba 0f00 	cmp.w	sl, #0
 800b8e4:	d115      	bne.n	800b912 <_dtoa_r+0x8fa>
 800b8e6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b8ea:	b993      	cbnz	r3, 800b912 <_dtoa_r+0x8fa>
 800b8ec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b8f0:	0d1b      	lsrs	r3, r3, #20
 800b8f2:	051b      	lsls	r3, r3, #20
 800b8f4:	b183      	cbz	r3, 800b918 <_dtoa_r+0x900>
 800b8f6:	9b04      	ldr	r3, [sp, #16]
 800b8f8:	3301      	adds	r3, #1
 800b8fa:	9304      	str	r3, [sp, #16]
 800b8fc:	9b05      	ldr	r3, [sp, #20]
 800b8fe:	3301      	adds	r3, #1
 800b900:	9305      	str	r3, [sp, #20]
 800b902:	f04f 0801 	mov.w	r8, #1
 800b906:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b908:	2b00      	cmp	r3, #0
 800b90a:	f47f af6a 	bne.w	800b7e2 <_dtoa_r+0x7ca>
 800b90e:	2001      	movs	r0, #1
 800b910:	e76f      	b.n	800b7f2 <_dtoa_r+0x7da>
 800b912:	f04f 0800 	mov.w	r8, #0
 800b916:	e7f6      	b.n	800b906 <_dtoa_r+0x8ee>
 800b918:	4698      	mov	r8, r3
 800b91a:	e7f4      	b.n	800b906 <_dtoa_r+0x8ee>
 800b91c:	f43f af7d 	beq.w	800b81a <_dtoa_r+0x802>
 800b920:	4618      	mov	r0, r3
 800b922:	301c      	adds	r0, #28
 800b924:	e772      	b.n	800b80c <_dtoa_r+0x7f4>
 800b926:	9b03      	ldr	r3, [sp, #12]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	dc37      	bgt.n	800b99c <_dtoa_r+0x984>
 800b92c:	9b06      	ldr	r3, [sp, #24]
 800b92e:	2b02      	cmp	r3, #2
 800b930:	dd34      	ble.n	800b99c <_dtoa_r+0x984>
 800b932:	9b03      	ldr	r3, [sp, #12]
 800b934:	9302      	str	r3, [sp, #8]
 800b936:	9b02      	ldr	r3, [sp, #8]
 800b938:	b96b      	cbnz	r3, 800b956 <_dtoa_r+0x93e>
 800b93a:	4631      	mov	r1, r6
 800b93c:	2205      	movs	r2, #5
 800b93e:	4620      	mov	r0, r4
 800b940:	f000 fbec 	bl	800c11c <__multadd>
 800b944:	4601      	mov	r1, r0
 800b946:	4606      	mov	r6, r0
 800b948:	ee18 0a10 	vmov	r0, s16
 800b94c:	f000 fe06 	bl	800c55c <__mcmp>
 800b950:	2800      	cmp	r0, #0
 800b952:	f73f adbb 	bgt.w	800b4cc <_dtoa_r+0x4b4>
 800b956:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b958:	9d01      	ldr	r5, [sp, #4]
 800b95a:	43db      	mvns	r3, r3
 800b95c:	9300      	str	r3, [sp, #0]
 800b95e:	f04f 0800 	mov.w	r8, #0
 800b962:	4631      	mov	r1, r6
 800b964:	4620      	mov	r0, r4
 800b966:	f000 fbb7 	bl	800c0d8 <_Bfree>
 800b96a:	2f00      	cmp	r7, #0
 800b96c:	f43f aea4 	beq.w	800b6b8 <_dtoa_r+0x6a0>
 800b970:	f1b8 0f00 	cmp.w	r8, #0
 800b974:	d005      	beq.n	800b982 <_dtoa_r+0x96a>
 800b976:	45b8      	cmp	r8, r7
 800b978:	d003      	beq.n	800b982 <_dtoa_r+0x96a>
 800b97a:	4641      	mov	r1, r8
 800b97c:	4620      	mov	r0, r4
 800b97e:	f000 fbab 	bl	800c0d8 <_Bfree>
 800b982:	4639      	mov	r1, r7
 800b984:	4620      	mov	r0, r4
 800b986:	f000 fba7 	bl	800c0d8 <_Bfree>
 800b98a:	e695      	b.n	800b6b8 <_dtoa_r+0x6a0>
 800b98c:	2600      	movs	r6, #0
 800b98e:	4637      	mov	r7, r6
 800b990:	e7e1      	b.n	800b956 <_dtoa_r+0x93e>
 800b992:	9700      	str	r7, [sp, #0]
 800b994:	4637      	mov	r7, r6
 800b996:	e599      	b.n	800b4cc <_dtoa_r+0x4b4>
 800b998:	40240000 	.word	0x40240000
 800b99c:	9b08      	ldr	r3, [sp, #32]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	f000 80ca 	beq.w	800bb38 <_dtoa_r+0xb20>
 800b9a4:	9b03      	ldr	r3, [sp, #12]
 800b9a6:	9302      	str	r3, [sp, #8]
 800b9a8:	2d00      	cmp	r5, #0
 800b9aa:	dd05      	ble.n	800b9b8 <_dtoa_r+0x9a0>
 800b9ac:	4639      	mov	r1, r7
 800b9ae:	462a      	mov	r2, r5
 800b9b0:	4620      	mov	r0, r4
 800b9b2:	f000 fd63 	bl	800c47c <__lshift>
 800b9b6:	4607      	mov	r7, r0
 800b9b8:	f1b8 0f00 	cmp.w	r8, #0
 800b9bc:	d05b      	beq.n	800ba76 <_dtoa_r+0xa5e>
 800b9be:	6879      	ldr	r1, [r7, #4]
 800b9c0:	4620      	mov	r0, r4
 800b9c2:	f000 fb49 	bl	800c058 <_Balloc>
 800b9c6:	4605      	mov	r5, r0
 800b9c8:	b928      	cbnz	r0, 800b9d6 <_dtoa_r+0x9be>
 800b9ca:	4b87      	ldr	r3, [pc, #540]	; (800bbe8 <_dtoa_r+0xbd0>)
 800b9cc:	4602      	mov	r2, r0
 800b9ce:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b9d2:	f7ff bb3b 	b.w	800b04c <_dtoa_r+0x34>
 800b9d6:	693a      	ldr	r2, [r7, #16]
 800b9d8:	3202      	adds	r2, #2
 800b9da:	0092      	lsls	r2, r2, #2
 800b9dc:	f107 010c 	add.w	r1, r7, #12
 800b9e0:	300c      	adds	r0, #12
 800b9e2:	f000 fb1e 	bl	800c022 <memcpy>
 800b9e6:	2201      	movs	r2, #1
 800b9e8:	4629      	mov	r1, r5
 800b9ea:	4620      	mov	r0, r4
 800b9ec:	f000 fd46 	bl	800c47c <__lshift>
 800b9f0:	9b01      	ldr	r3, [sp, #4]
 800b9f2:	f103 0901 	add.w	r9, r3, #1
 800b9f6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b9fa:	4413      	add	r3, r2
 800b9fc:	9305      	str	r3, [sp, #20]
 800b9fe:	f00a 0301 	and.w	r3, sl, #1
 800ba02:	46b8      	mov	r8, r7
 800ba04:	9304      	str	r3, [sp, #16]
 800ba06:	4607      	mov	r7, r0
 800ba08:	4631      	mov	r1, r6
 800ba0a:	ee18 0a10 	vmov	r0, s16
 800ba0e:	f7ff fa77 	bl	800af00 <quorem>
 800ba12:	4641      	mov	r1, r8
 800ba14:	9002      	str	r0, [sp, #8]
 800ba16:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ba1a:	ee18 0a10 	vmov	r0, s16
 800ba1e:	f000 fd9d 	bl	800c55c <__mcmp>
 800ba22:	463a      	mov	r2, r7
 800ba24:	9003      	str	r0, [sp, #12]
 800ba26:	4631      	mov	r1, r6
 800ba28:	4620      	mov	r0, r4
 800ba2a:	f000 fdb3 	bl	800c594 <__mdiff>
 800ba2e:	68c2      	ldr	r2, [r0, #12]
 800ba30:	f109 3bff 	add.w	fp, r9, #4294967295
 800ba34:	4605      	mov	r5, r0
 800ba36:	bb02      	cbnz	r2, 800ba7a <_dtoa_r+0xa62>
 800ba38:	4601      	mov	r1, r0
 800ba3a:	ee18 0a10 	vmov	r0, s16
 800ba3e:	f000 fd8d 	bl	800c55c <__mcmp>
 800ba42:	4602      	mov	r2, r0
 800ba44:	4629      	mov	r1, r5
 800ba46:	4620      	mov	r0, r4
 800ba48:	9207      	str	r2, [sp, #28]
 800ba4a:	f000 fb45 	bl	800c0d8 <_Bfree>
 800ba4e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ba52:	ea43 0102 	orr.w	r1, r3, r2
 800ba56:	9b04      	ldr	r3, [sp, #16]
 800ba58:	430b      	orrs	r3, r1
 800ba5a:	464d      	mov	r5, r9
 800ba5c:	d10f      	bne.n	800ba7e <_dtoa_r+0xa66>
 800ba5e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ba62:	d02a      	beq.n	800baba <_dtoa_r+0xaa2>
 800ba64:	9b03      	ldr	r3, [sp, #12]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	dd02      	ble.n	800ba70 <_dtoa_r+0xa58>
 800ba6a:	9b02      	ldr	r3, [sp, #8]
 800ba6c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800ba70:	f88b a000 	strb.w	sl, [fp]
 800ba74:	e775      	b.n	800b962 <_dtoa_r+0x94a>
 800ba76:	4638      	mov	r0, r7
 800ba78:	e7ba      	b.n	800b9f0 <_dtoa_r+0x9d8>
 800ba7a:	2201      	movs	r2, #1
 800ba7c:	e7e2      	b.n	800ba44 <_dtoa_r+0xa2c>
 800ba7e:	9b03      	ldr	r3, [sp, #12]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	db04      	blt.n	800ba8e <_dtoa_r+0xa76>
 800ba84:	9906      	ldr	r1, [sp, #24]
 800ba86:	430b      	orrs	r3, r1
 800ba88:	9904      	ldr	r1, [sp, #16]
 800ba8a:	430b      	orrs	r3, r1
 800ba8c:	d122      	bne.n	800bad4 <_dtoa_r+0xabc>
 800ba8e:	2a00      	cmp	r2, #0
 800ba90:	ddee      	ble.n	800ba70 <_dtoa_r+0xa58>
 800ba92:	ee18 1a10 	vmov	r1, s16
 800ba96:	2201      	movs	r2, #1
 800ba98:	4620      	mov	r0, r4
 800ba9a:	f000 fcef 	bl	800c47c <__lshift>
 800ba9e:	4631      	mov	r1, r6
 800baa0:	ee08 0a10 	vmov	s16, r0
 800baa4:	f000 fd5a 	bl	800c55c <__mcmp>
 800baa8:	2800      	cmp	r0, #0
 800baaa:	dc03      	bgt.n	800bab4 <_dtoa_r+0xa9c>
 800baac:	d1e0      	bne.n	800ba70 <_dtoa_r+0xa58>
 800baae:	f01a 0f01 	tst.w	sl, #1
 800bab2:	d0dd      	beq.n	800ba70 <_dtoa_r+0xa58>
 800bab4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800bab8:	d1d7      	bne.n	800ba6a <_dtoa_r+0xa52>
 800baba:	2339      	movs	r3, #57	; 0x39
 800babc:	f88b 3000 	strb.w	r3, [fp]
 800bac0:	462b      	mov	r3, r5
 800bac2:	461d      	mov	r5, r3
 800bac4:	3b01      	subs	r3, #1
 800bac6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800baca:	2a39      	cmp	r2, #57	; 0x39
 800bacc:	d071      	beq.n	800bbb2 <_dtoa_r+0xb9a>
 800bace:	3201      	adds	r2, #1
 800bad0:	701a      	strb	r2, [r3, #0]
 800bad2:	e746      	b.n	800b962 <_dtoa_r+0x94a>
 800bad4:	2a00      	cmp	r2, #0
 800bad6:	dd07      	ble.n	800bae8 <_dtoa_r+0xad0>
 800bad8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800badc:	d0ed      	beq.n	800baba <_dtoa_r+0xaa2>
 800bade:	f10a 0301 	add.w	r3, sl, #1
 800bae2:	f88b 3000 	strb.w	r3, [fp]
 800bae6:	e73c      	b.n	800b962 <_dtoa_r+0x94a>
 800bae8:	9b05      	ldr	r3, [sp, #20]
 800baea:	f809 ac01 	strb.w	sl, [r9, #-1]
 800baee:	4599      	cmp	r9, r3
 800baf0:	d047      	beq.n	800bb82 <_dtoa_r+0xb6a>
 800baf2:	ee18 1a10 	vmov	r1, s16
 800baf6:	2300      	movs	r3, #0
 800baf8:	220a      	movs	r2, #10
 800bafa:	4620      	mov	r0, r4
 800bafc:	f000 fb0e 	bl	800c11c <__multadd>
 800bb00:	45b8      	cmp	r8, r7
 800bb02:	ee08 0a10 	vmov	s16, r0
 800bb06:	f04f 0300 	mov.w	r3, #0
 800bb0a:	f04f 020a 	mov.w	r2, #10
 800bb0e:	4641      	mov	r1, r8
 800bb10:	4620      	mov	r0, r4
 800bb12:	d106      	bne.n	800bb22 <_dtoa_r+0xb0a>
 800bb14:	f000 fb02 	bl	800c11c <__multadd>
 800bb18:	4680      	mov	r8, r0
 800bb1a:	4607      	mov	r7, r0
 800bb1c:	f109 0901 	add.w	r9, r9, #1
 800bb20:	e772      	b.n	800ba08 <_dtoa_r+0x9f0>
 800bb22:	f000 fafb 	bl	800c11c <__multadd>
 800bb26:	4639      	mov	r1, r7
 800bb28:	4680      	mov	r8, r0
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	220a      	movs	r2, #10
 800bb2e:	4620      	mov	r0, r4
 800bb30:	f000 faf4 	bl	800c11c <__multadd>
 800bb34:	4607      	mov	r7, r0
 800bb36:	e7f1      	b.n	800bb1c <_dtoa_r+0xb04>
 800bb38:	9b03      	ldr	r3, [sp, #12]
 800bb3a:	9302      	str	r3, [sp, #8]
 800bb3c:	9d01      	ldr	r5, [sp, #4]
 800bb3e:	ee18 0a10 	vmov	r0, s16
 800bb42:	4631      	mov	r1, r6
 800bb44:	f7ff f9dc 	bl	800af00 <quorem>
 800bb48:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800bb4c:	9b01      	ldr	r3, [sp, #4]
 800bb4e:	f805 ab01 	strb.w	sl, [r5], #1
 800bb52:	1aea      	subs	r2, r5, r3
 800bb54:	9b02      	ldr	r3, [sp, #8]
 800bb56:	4293      	cmp	r3, r2
 800bb58:	dd09      	ble.n	800bb6e <_dtoa_r+0xb56>
 800bb5a:	ee18 1a10 	vmov	r1, s16
 800bb5e:	2300      	movs	r3, #0
 800bb60:	220a      	movs	r2, #10
 800bb62:	4620      	mov	r0, r4
 800bb64:	f000 fada 	bl	800c11c <__multadd>
 800bb68:	ee08 0a10 	vmov	s16, r0
 800bb6c:	e7e7      	b.n	800bb3e <_dtoa_r+0xb26>
 800bb6e:	9b02      	ldr	r3, [sp, #8]
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	bfc8      	it	gt
 800bb74:	461d      	movgt	r5, r3
 800bb76:	9b01      	ldr	r3, [sp, #4]
 800bb78:	bfd8      	it	le
 800bb7a:	2501      	movle	r5, #1
 800bb7c:	441d      	add	r5, r3
 800bb7e:	f04f 0800 	mov.w	r8, #0
 800bb82:	ee18 1a10 	vmov	r1, s16
 800bb86:	2201      	movs	r2, #1
 800bb88:	4620      	mov	r0, r4
 800bb8a:	f000 fc77 	bl	800c47c <__lshift>
 800bb8e:	4631      	mov	r1, r6
 800bb90:	ee08 0a10 	vmov	s16, r0
 800bb94:	f000 fce2 	bl	800c55c <__mcmp>
 800bb98:	2800      	cmp	r0, #0
 800bb9a:	dc91      	bgt.n	800bac0 <_dtoa_r+0xaa8>
 800bb9c:	d102      	bne.n	800bba4 <_dtoa_r+0xb8c>
 800bb9e:	f01a 0f01 	tst.w	sl, #1
 800bba2:	d18d      	bne.n	800bac0 <_dtoa_r+0xaa8>
 800bba4:	462b      	mov	r3, r5
 800bba6:	461d      	mov	r5, r3
 800bba8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bbac:	2a30      	cmp	r2, #48	; 0x30
 800bbae:	d0fa      	beq.n	800bba6 <_dtoa_r+0xb8e>
 800bbb0:	e6d7      	b.n	800b962 <_dtoa_r+0x94a>
 800bbb2:	9a01      	ldr	r2, [sp, #4]
 800bbb4:	429a      	cmp	r2, r3
 800bbb6:	d184      	bne.n	800bac2 <_dtoa_r+0xaaa>
 800bbb8:	9b00      	ldr	r3, [sp, #0]
 800bbba:	3301      	adds	r3, #1
 800bbbc:	9300      	str	r3, [sp, #0]
 800bbbe:	2331      	movs	r3, #49	; 0x31
 800bbc0:	7013      	strb	r3, [r2, #0]
 800bbc2:	e6ce      	b.n	800b962 <_dtoa_r+0x94a>
 800bbc4:	4b09      	ldr	r3, [pc, #36]	; (800bbec <_dtoa_r+0xbd4>)
 800bbc6:	f7ff ba95 	b.w	800b0f4 <_dtoa_r+0xdc>
 800bbca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	f47f aa6e 	bne.w	800b0ae <_dtoa_r+0x96>
 800bbd2:	4b07      	ldr	r3, [pc, #28]	; (800bbf0 <_dtoa_r+0xbd8>)
 800bbd4:	f7ff ba8e 	b.w	800b0f4 <_dtoa_r+0xdc>
 800bbd8:	9b02      	ldr	r3, [sp, #8]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	dcae      	bgt.n	800bb3c <_dtoa_r+0xb24>
 800bbde:	9b06      	ldr	r3, [sp, #24]
 800bbe0:	2b02      	cmp	r3, #2
 800bbe2:	f73f aea8 	bgt.w	800b936 <_dtoa_r+0x91e>
 800bbe6:	e7a9      	b.n	800bb3c <_dtoa_r+0xb24>
 800bbe8:	08026287 	.word	0x08026287
 800bbec:	08026574 	.word	0x08026574
 800bbf0:	0802621f 	.word	0x0802621f

0800bbf4 <std>:
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	b510      	push	{r4, lr}
 800bbf8:	4604      	mov	r4, r0
 800bbfa:	e9c0 3300 	strd	r3, r3, [r0]
 800bbfe:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bc02:	6083      	str	r3, [r0, #8]
 800bc04:	8181      	strh	r1, [r0, #12]
 800bc06:	6643      	str	r3, [r0, #100]	; 0x64
 800bc08:	81c2      	strh	r2, [r0, #14]
 800bc0a:	6183      	str	r3, [r0, #24]
 800bc0c:	4619      	mov	r1, r3
 800bc0e:	2208      	movs	r2, #8
 800bc10:	305c      	adds	r0, #92	; 0x5c
 800bc12:	f7fe f90b 	bl	8009e2c <memset>
 800bc16:	4b05      	ldr	r3, [pc, #20]	; (800bc2c <std+0x38>)
 800bc18:	6263      	str	r3, [r4, #36]	; 0x24
 800bc1a:	4b05      	ldr	r3, [pc, #20]	; (800bc30 <std+0x3c>)
 800bc1c:	62a3      	str	r3, [r4, #40]	; 0x28
 800bc1e:	4b05      	ldr	r3, [pc, #20]	; (800bc34 <std+0x40>)
 800bc20:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bc22:	4b05      	ldr	r3, [pc, #20]	; (800bc38 <std+0x44>)
 800bc24:	6224      	str	r4, [r4, #32]
 800bc26:	6323      	str	r3, [r4, #48]	; 0x30
 800bc28:	bd10      	pop	{r4, pc}
 800bc2a:	bf00      	nop
 800bc2c:	0800cd91 	.word	0x0800cd91
 800bc30:	0800cdb7 	.word	0x0800cdb7
 800bc34:	0800cdef 	.word	0x0800cdef
 800bc38:	0800ce13 	.word	0x0800ce13

0800bc3c <_cleanup_r>:
 800bc3c:	4901      	ldr	r1, [pc, #4]	; (800bc44 <_cleanup_r+0x8>)
 800bc3e:	f000 b8c1 	b.w	800bdc4 <_fwalk_reent>
 800bc42:	bf00      	nop
 800bc44:	0800d249 	.word	0x0800d249

0800bc48 <__sfmoreglue>:
 800bc48:	b570      	push	{r4, r5, r6, lr}
 800bc4a:	2268      	movs	r2, #104	; 0x68
 800bc4c:	1e4d      	subs	r5, r1, #1
 800bc4e:	4355      	muls	r5, r2
 800bc50:	460e      	mov	r6, r1
 800bc52:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bc56:	f7fe f95d 	bl	8009f14 <_malloc_r>
 800bc5a:	4604      	mov	r4, r0
 800bc5c:	b140      	cbz	r0, 800bc70 <__sfmoreglue+0x28>
 800bc5e:	2100      	movs	r1, #0
 800bc60:	e9c0 1600 	strd	r1, r6, [r0]
 800bc64:	300c      	adds	r0, #12
 800bc66:	60a0      	str	r0, [r4, #8]
 800bc68:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bc6c:	f7fe f8de 	bl	8009e2c <memset>
 800bc70:	4620      	mov	r0, r4
 800bc72:	bd70      	pop	{r4, r5, r6, pc}

0800bc74 <__sfp_lock_acquire>:
 800bc74:	4801      	ldr	r0, [pc, #4]	; (800bc7c <__sfp_lock_acquire+0x8>)
 800bc76:	f000 b9d1 	b.w	800c01c <__retarget_lock_acquire_recursive>
 800bc7a:	bf00      	nop
 800bc7c:	20000b4e 	.word	0x20000b4e

0800bc80 <__sfp_lock_release>:
 800bc80:	4801      	ldr	r0, [pc, #4]	; (800bc88 <__sfp_lock_release+0x8>)
 800bc82:	f000 b9cd 	b.w	800c020 <__retarget_lock_release_recursive>
 800bc86:	bf00      	nop
 800bc88:	20000b4e 	.word	0x20000b4e

0800bc8c <__sinit_lock_acquire>:
 800bc8c:	4801      	ldr	r0, [pc, #4]	; (800bc94 <__sinit_lock_acquire+0x8>)
 800bc8e:	f000 b9c5 	b.w	800c01c <__retarget_lock_acquire_recursive>
 800bc92:	bf00      	nop
 800bc94:	20000b4f 	.word	0x20000b4f

0800bc98 <__sinit_lock_release>:
 800bc98:	4801      	ldr	r0, [pc, #4]	; (800bca0 <__sinit_lock_release+0x8>)
 800bc9a:	f000 b9c1 	b.w	800c020 <__retarget_lock_release_recursive>
 800bc9e:	bf00      	nop
 800bca0:	20000b4f 	.word	0x20000b4f

0800bca4 <__sinit>:
 800bca4:	b510      	push	{r4, lr}
 800bca6:	4604      	mov	r4, r0
 800bca8:	f7ff fff0 	bl	800bc8c <__sinit_lock_acquire>
 800bcac:	69a3      	ldr	r3, [r4, #24]
 800bcae:	b11b      	cbz	r3, 800bcb8 <__sinit+0x14>
 800bcb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bcb4:	f7ff bff0 	b.w	800bc98 <__sinit_lock_release>
 800bcb8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800bcbc:	6523      	str	r3, [r4, #80]	; 0x50
 800bcbe:	4b13      	ldr	r3, [pc, #76]	; (800bd0c <__sinit+0x68>)
 800bcc0:	4a13      	ldr	r2, [pc, #76]	; (800bd10 <__sinit+0x6c>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	62a2      	str	r2, [r4, #40]	; 0x28
 800bcc6:	42a3      	cmp	r3, r4
 800bcc8:	bf04      	itt	eq
 800bcca:	2301      	moveq	r3, #1
 800bccc:	61a3      	streq	r3, [r4, #24]
 800bcce:	4620      	mov	r0, r4
 800bcd0:	f000 f820 	bl	800bd14 <__sfp>
 800bcd4:	6060      	str	r0, [r4, #4]
 800bcd6:	4620      	mov	r0, r4
 800bcd8:	f000 f81c 	bl	800bd14 <__sfp>
 800bcdc:	60a0      	str	r0, [r4, #8]
 800bcde:	4620      	mov	r0, r4
 800bce0:	f000 f818 	bl	800bd14 <__sfp>
 800bce4:	2200      	movs	r2, #0
 800bce6:	60e0      	str	r0, [r4, #12]
 800bce8:	2104      	movs	r1, #4
 800bcea:	6860      	ldr	r0, [r4, #4]
 800bcec:	f7ff ff82 	bl	800bbf4 <std>
 800bcf0:	68a0      	ldr	r0, [r4, #8]
 800bcf2:	2201      	movs	r2, #1
 800bcf4:	2109      	movs	r1, #9
 800bcf6:	f7ff ff7d 	bl	800bbf4 <std>
 800bcfa:	68e0      	ldr	r0, [r4, #12]
 800bcfc:	2202      	movs	r2, #2
 800bcfe:	2112      	movs	r1, #18
 800bd00:	f7ff ff78 	bl	800bbf4 <std>
 800bd04:	2301      	movs	r3, #1
 800bd06:	61a3      	str	r3, [r4, #24]
 800bd08:	e7d2      	b.n	800bcb0 <__sinit+0xc>
 800bd0a:	bf00      	nop
 800bd0c:	08025fe8 	.word	0x08025fe8
 800bd10:	0800bc3d 	.word	0x0800bc3d

0800bd14 <__sfp>:
 800bd14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd16:	4607      	mov	r7, r0
 800bd18:	f7ff ffac 	bl	800bc74 <__sfp_lock_acquire>
 800bd1c:	4b1e      	ldr	r3, [pc, #120]	; (800bd98 <__sfp+0x84>)
 800bd1e:	681e      	ldr	r6, [r3, #0]
 800bd20:	69b3      	ldr	r3, [r6, #24]
 800bd22:	b913      	cbnz	r3, 800bd2a <__sfp+0x16>
 800bd24:	4630      	mov	r0, r6
 800bd26:	f7ff ffbd 	bl	800bca4 <__sinit>
 800bd2a:	3648      	adds	r6, #72	; 0x48
 800bd2c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bd30:	3b01      	subs	r3, #1
 800bd32:	d503      	bpl.n	800bd3c <__sfp+0x28>
 800bd34:	6833      	ldr	r3, [r6, #0]
 800bd36:	b30b      	cbz	r3, 800bd7c <__sfp+0x68>
 800bd38:	6836      	ldr	r6, [r6, #0]
 800bd3a:	e7f7      	b.n	800bd2c <__sfp+0x18>
 800bd3c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bd40:	b9d5      	cbnz	r5, 800bd78 <__sfp+0x64>
 800bd42:	4b16      	ldr	r3, [pc, #88]	; (800bd9c <__sfp+0x88>)
 800bd44:	60e3      	str	r3, [r4, #12]
 800bd46:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bd4a:	6665      	str	r5, [r4, #100]	; 0x64
 800bd4c:	f000 f964 	bl	800c018 <__retarget_lock_init_recursive>
 800bd50:	f7ff ff96 	bl	800bc80 <__sfp_lock_release>
 800bd54:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bd58:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bd5c:	6025      	str	r5, [r4, #0]
 800bd5e:	61a5      	str	r5, [r4, #24]
 800bd60:	2208      	movs	r2, #8
 800bd62:	4629      	mov	r1, r5
 800bd64:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bd68:	f7fe f860 	bl	8009e2c <memset>
 800bd6c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bd70:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bd74:	4620      	mov	r0, r4
 800bd76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd78:	3468      	adds	r4, #104	; 0x68
 800bd7a:	e7d9      	b.n	800bd30 <__sfp+0x1c>
 800bd7c:	2104      	movs	r1, #4
 800bd7e:	4638      	mov	r0, r7
 800bd80:	f7ff ff62 	bl	800bc48 <__sfmoreglue>
 800bd84:	4604      	mov	r4, r0
 800bd86:	6030      	str	r0, [r6, #0]
 800bd88:	2800      	cmp	r0, #0
 800bd8a:	d1d5      	bne.n	800bd38 <__sfp+0x24>
 800bd8c:	f7ff ff78 	bl	800bc80 <__sfp_lock_release>
 800bd90:	230c      	movs	r3, #12
 800bd92:	603b      	str	r3, [r7, #0]
 800bd94:	e7ee      	b.n	800bd74 <__sfp+0x60>
 800bd96:	bf00      	nop
 800bd98:	08025fe8 	.word	0x08025fe8
 800bd9c:	ffff0001 	.word	0xffff0001

0800bda0 <fiprintf>:
 800bda0:	b40e      	push	{r1, r2, r3}
 800bda2:	b503      	push	{r0, r1, lr}
 800bda4:	4601      	mov	r1, r0
 800bda6:	ab03      	add	r3, sp, #12
 800bda8:	4805      	ldr	r0, [pc, #20]	; (800bdc0 <fiprintf+0x20>)
 800bdaa:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdae:	6800      	ldr	r0, [r0, #0]
 800bdb0:	9301      	str	r3, [sp, #4]
 800bdb2:	f000 fe71 	bl	800ca98 <_vfiprintf_r>
 800bdb6:	b002      	add	sp, #8
 800bdb8:	f85d eb04 	ldr.w	lr, [sp], #4
 800bdbc:	b003      	add	sp, #12
 800bdbe:	4770      	bx	lr
 800bdc0:	200000cc 	.word	0x200000cc

0800bdc4 <_fwalk_reent>:
 800bdc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdc8:	4606      	mov	r6, r0
 800bdca:	4688      	mov	r8, r1
 800bdcc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bdd0:	2700      	movs	r7, #0
 800bdd2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bdd6:	f1b9 0901 	subs.w	r9, r9, #1
 800bdda:	d505      	bpl.n	800bde8 <_fwalk_reent+0x24>
 800bddc:	6824      	ldr	r4, [r4, #0]
 800bdde:	2c00      	cmp	r4, #0
 800bde0:	d1f7      	bne.n	800bdd2 <_fwalk_reent+0xe>
 800bde2:	4638      	mov	r0, r7
 800bde4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bde8:	89ab      	ldrh	r3, [r5, #12]
 800bdea:	2b01      	cmp	r3, #1
 800bdec:	d907      	bls.n	800bdfe <_fwalk_reent+0x3a>
 800bdee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bdf2:	3301      	adds	r3, #1
 800bdf4:	d003      	beq.n	800bdfe <_fwalk_reent+0x3a>
 800bdf6:	4629      	mov	r1, r5
 800bdf8:	4630      	mov	r0, r6
 800bdfa:	47c0      	blx	r8
 800bdfc:	4307      	orrs	r7, r0
 800bdfe:	3568      	adds	r5, #104	; 0x68
 800be00:	e7e9      	b.n	800bdd6 <_fwalk_reent+0x12>
	...

0800be04 <_findenv_r>:
 800be04:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be08:	f8df a06c 	ldr.w	sl, [pc, #108]	; 800be78 <_findenv_r+0x74>
 800be0c:	4607      	mov	r7, r0
 800be0e:	4689      	mov	r9, r1
 800be10:	4616      	mov	r6, r2
 800be12:	f001 f987 	bl	800d124 <__env_lock>
 800be16:	f8da 4000 	ldr.w	r4, [sl]
 800be1a:	b134      	cbz	r4, 800be2a <_findenv_r+0x26>
 800be1c:	464b      	mov	r3, r9
 800be1e:	4698      	mov	r8, r3
 800be20:	f813 2b01 	ldrb.w	r2, [r3], #1
 800be24:	b13a      	cbz	r2, 800be36 <_findenv_r+0x32>
 800be26:	2a3d      	cmp	r2, #61	; 0x3d
 800be28:	d1f9      	bne.n	800be1e <_findenv_r+0x1a>
 800be2a:	4638      	mov	r0, r7
 800be2c:	f001 f980 	bl	800d130 <__env_unlock>
 800be30:	2000      	movs	r0, #0
 800be32:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be36:	eba8 0809 	sub.w	r8, r8, r9
 800be3a:	46a3      	mov	fp, r4
 800be3c:	f854 0b04 	ldr.w	r0, [r4], #4
 800be40:	2800      	cmp	r0, #0
 800be42:	d0f2      	beq.n	800be2a <_findenv_r+0x26>
 800be44:	4642      	mov	r2, r8
 800be46:	4649      	mov	r1, r9
 800be48:	f000 ffef 	bl	800ce2a <strncmp>
 800be4c:	2800      	cmp	r0, #0
 800be4e:	d1f4      	bne.n	800be3a <_findenv_r+0x36>
 800be50:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800be54:	eb03 0508 	add.w	r5, r3, r8
 800be58:	f813 3008 	ldrb.w	r3, [r3, r8]
 800be5c:	2b3d      	cmp	r3, #61	; 0x3d
 800be5e:	d1ec      	bne.n	800be3a <_findenv_r+0x36>
 800be60:	f8da 3000 	ldr.w	r3, [sl]
 800be64:	ebab 0303 	sub.w	r3, fp, r3
 800be68:	109b      	asrs	r3, r3, #2
 800be6a:	4638      	mov	r0, r7
 800be6c:	6033      	str	r3, [r6, #0]
 800be6e:	f001 f95f 	bl	800d130 <__env_unlock>
 800be72:	1c68      	adds	r0, r5, #1
 800be74:	e7dd      	b.n	800be32 <_findenv_r+0x2e>
 800be76:	bf00      	nop
 800be78:	20000190 	.word	0x20000190

0800be7c <_getenv_r>:
 800be7c:	b507      	push	{r0, r1, r2, lr}
 800be7e:	aa01      	add	r2, sp, #4
 800be80:	f7ff ffc0 	bl	800be04 <_findenv_r>
 800be84:	b003      	add	sp, #12
 800be86:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800be8c <_gettimeofday_r>:
 800be8c:	b538      	push	{r3, r4, r5, lr}
 800be8e:	4d07      	ldr	r5, [pc, #28]	; (800beac <_gettimeofday_r+0x20>)
 800be90:	2300      	movs	r3, #0
 800be92:	4604      	mov	r4, r0
 800be94:	4608      	mov	r0, r1
 800be96:	4611      	mov	r1, r2
 800be98:	602b      	str	r3, [r5, #0]
 800be9a:	f001 fff1 	bl	800de80 <_gettimeofday>
 800be9e:	1c43      	adds	r3, r0, #1
 800bea0:	d102      	bne.n	800bea8 <_gettimeofday_r+0x1c>
 800bea2:	682b      	ldr	r3, [r5, #0]
 800bea4:	b103      	cbz	r3, 800bea8 <_gettimeofday_r+0x1c>
 800bea6:	6023      	str	r3, [r4, #0]
 800bea8:	bd38      	pop	{r3, r4, r5, pc}
 800beaa:	bf00      	nop
 800beac:	20000b54 	.word	0x20000b54

0800beb0 <__gettzinfo>:
 800beb0:	4800      	ldr	r0, [pc, #0]	; (800beb4 <__gettzinfo+0x4>)
 800beb2:	4770      	bx	lr
 800beb4:	20000138 	.word	0x20000138

0800beb8 <gmtime_r>:
 800beb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bebc:	e9d0 6700 	ldrd	r6, r7, [r0]
 800bec0:	460c      	mov	r4, r1
 800bec2:	4a4f      	ldr	r2, [pc, #316]	; (800c000 <gmtime_r+0x148>)
 800bec4:	2300      	movs	r3, #0
 800bec6:	4630      	mov	r0, r6
 800bec8:	4639      	mov	r1, r7
 800beca:	f7f4 ff37 	bl	8000d3c <__aeabi_ldivmod>
 800bece:	4639      	mov	r1, r7
 800bed0:	4605      	mov	r5, r0
 800bed2:	4a4b      	ldr	r2, [pc, #300]	; (800c000 <gmtime_r+0x148>)
 800bed4:	4630      	mov	r0, r6
 800bed6:	2300      	movs	r3, #0
 800bed8:	f7f4 ff30 	bl	8000d3c <__aeabi_ldivmod>
 800bedc:	2a00      	cmp	r2, #0
 800bede:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 800bee2:	bfb7      	itett	lt
 800bee4:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 800bee8:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 800beec:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 800bef0:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 800bef4:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 800bef8:	fbb2 f1f0 	udiv	r1, r2, r0
 800befc:	fb00 2211 	mls	r2, r0, r1, r2
 800bf00:	203c      	movs	r0, #60	; 0x3c
 800bf02:	60a1      	str	r1, [r4, #8]
 800bf04:	fbb2 f1f0 	udiv	r1, r2, r0
 800bf08:	fb00 2211 	mls	r2, r0, r1, r2
 800bf0c:	6061      	str	r1, [r4, #4]
 800bf0e:	6022      	str	r2, [r4, #0]
 800bf10:	2107      	movs	r1, #7
 800bf12:	1cda      	adds	r2, r3, #3
 800bf14:	fb92 f1f1 	sdiv	r1, r2, r1
 800bf18:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800bf1c:	1a52      	subs	r2, r2, r1
 800bf1e:	bf48      	it	mi
 800bf20:	3207      	addmi	r2, #7
 800bf22:	4d38      	ldr	r5, [pc, #224]	; (800c004 <gmtime_r+0x14c>)
 800bf24:	4838      	ldr	r0, [pc, #224]	; (800c008 <gmtime_r+0x150>)
 800bf26:	61a2      	str	r2, [r4, #24]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	bfb7      	itett	lt
 800bf2c:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 800bf30:	fb93 f5f5 	sdivge	r5, r3, r5
 800bf34:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 800bf38:	fb92 f5f5 	sdivlt	r5, r2, r5
 800bf3c:	fb00 3005 	mla	r0, r0, r5, r3
 800bf40:	f648 62ac 	movw	r2, #36524	; 0x8eac
 800bf44:	fbb0 f2f2 	udiv	r2, r0, r2
 800bf48:	4402      	add	r2, r0
 800bf4a:	f240 53b4 	movw	r3, #1460	; 0x5b4
 800bf4e:	fbb0 f1f3 	udiv	r1, r0, r3
 800bf52:	1a52      	subs	r2, r2, r1
 800bf54:	f240 1c6d 	movw	ip, #365	; 0x16d
 800bf58:	492c      	ldr	r1, [pc, #176]	; (800c00c <gmtime_r+0x154>)
 800bf5a:	fbb0 f1f1 	udiv	r1, r0, r1
 800bf5e:	2764      	movs	r7, #100	; 0x64
 800bf60:	1a52      	subs	r2, r2, r1
 800bf62:	fbb2 f1fc 	udiv	r1, r2, ip
 800bf66:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf6a:	fbb1 f6f7 	udiv	r6, r1, r7
 800bf6e:	1af3      	subs	r3, r6, r3
 800bf70:	4403      	add	r3, r0
 800bf72:	fb0c 3311 	mls	r3, ip, r1, r3
 800bf76:	2299      	movs	r2, #153	; 0x99
 800bf78:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 800bf7c:	f10e 0e02 	add.w	lr, lr, #2
 800bf80:	f103 0c01 	add.w	ip, r3, #1
 800bf84:	fbbe f0f2 	udiv	r0, lr, r2
 800bf88:	4342      	muls	r2, r0
 800bf8a:	3202      	adds	r2, #2
 800bf8c:	f04f 0805 	mov.w	r8, #5
 800bf90:	fbb2 f2f8 	udiv	r2, r2, r8
 800bf94:	ebac 0c02 	sub.w	ip, ip, r2
 800bf98:	f240 52f9 	movw	r2, #1529	; 0x5f9
 800bf9c:	4596      	cmp	lr, r2
 800bf9e:	bf94      	ite	ls
 800bfa0:	2202      	movls	r2, #2
 800bfa2:	f06f 0209 	mvnhi.w	r2, #9
 800bfa6:	4410      	add	r0, r2
 800bfa8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800bfac:	fb02 1505 	mla	r5, r2, r5, r1
 800bfb0:	2801      	cmp	r0, #1
 800bfb2:	bf98      	it	ls
 800bfb4:	3501      	addls	r5, #1
 800bfb6:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 800bfba:	d30d      	bcc.n	800bfd8 <gmtime_r+0x120>
 800bfbc:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800bfc0:	61e3      	str	r3, [r4, #28]
 800bfc2:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 800bfc6:	2300      	movs	r3, #0
 800bfc8:	e9c4 0504 	strd	r0, r5, [r4, #16]
 800bfcc:	f8c4 c00c 	str.w	ip, [r4, #12]
 800bfd0:	6223      	str	r3, [r4, #32]
 800bfd2:	4620      	mov	r0, r4
 800bfd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfd8:	078a      	lsls	r2, r1, #30
 800bfda:	d102      	bne.n	800bfe2 <gmtime_r+0x12a>
 800bfdc:	fb07 1616 	mls	r6, r7, r6, r1
 800bfe0:	b95e      	cbnz	r6, 800bffa <gmtime_r+0x142>
 800bfe2:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800bfe6:	fbb1 f6f2 	udiv	r6, r1, r2
 800bfea:	fb02 1216 	mls	r2, r2, r6, r1
 800bfee:	fab2 f282 	clz	r2, r2
 800bff2:	0952      	lsrs	r2, r2, #5
 800bff4:	333b      	adds	r3, #59	; 0x3b
 800bff6:	4413      	add	r3, r2
 800bff8:	e7e2      	b.n	800bfc0 <gmtime_r+0x108>
 800bffa:	2201      	movs	r2, #1
 800bffc:	e7fa      	b.n	800bff4 <gmtime_r+0x13c>
 800bffe:	bf00      	nop
 800c000:	00015180 	.word	0x00015180
 800c004:	00023ab1 	.word	0x00023ab1
 800c008:	fffdc54f 	.word	0xfffdc54f
 800c00c:	00023ab0 	.word	0x00023ab0

0800c010 <_localeconv_r>:
 800c010:	4800      	ldr	r0, [pc, #0]	; (800c014 <_localeconv_r+0x4>)
 800c012:	4770      	bx	lr
 800c014:	20000284 	.word	0x20000284

0800c018 <__retarget_lock_init_recursive>:
 800c018:	4770      	bx	lr

0800c01a <__retarget_lock_acquire>:
 800c01a:	4770      	bx	lr

0800c01c <__retarget_lock_acquire_recursive>:
 800c01c:	4770      	bx	lr

0800c01e <__retarget_lock_release>:
 800c01e:	4770      	bx	lr

0800c020 <__retarget_lock_release_recursive>:
 800c020:	4770      	bx	lr

0800c022 <memcpy>:
 800c022:	440a      	add	r2, r1
 800c024:	4291      	cmp	r1, r2
 800c026:	f100 33ff 	add.w	r3, r0, #4294967295
 800c02a:	d100      	bne.n	800c02e <memcpy+0xc>
 800c02c:	4770      	bx	lr
 800c02e:	b510      	push	{r4, lr}
 800c030:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c034:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c038:	4291      	cmp	r1, r2
 800c03a:	d1f9      	bne.n	800c030 <memcpy+0xe>
 800c03c:	bd10      	pop	{r4, pc}
	...

0800c040 <__malloc_lock>:
 800c040:	4801      	ldr	r0, [pc, #4]	; (800c048 <__malloc_lock+0x8>)
 800c042:	f7ff bfeb 	b.w	800c01c <__retarget_lock_acquire_recursive>
 800c046:	bf00      	nop
 800c048:	20000b4d 	.word	0x20000b4d

0800c04c <__malloc_unlock>:
 800c04c:	4801      	ldr	r0, [pc, #4]	; (800c054 <__malloc_unlock+0x8>)
 800c04e:	f7ff bfe7 	b.w	800c020 <__retarget_lock_release_recursive>
 800c052:	bf00      	nop
 800c054:	20000b4d 	.word	0x20000b4d

0800c058 <_Balloc>:
 800c058:	b570      	push	{r4, r5, r6, lr}
 800c05a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c05c:	4604      	mov	r4, r0
 800c05e:	460d      	mov	r5, r1
 800c060:	b976      	cbnz	r6, 800c080 <_Balloc+0x28>
 800c062:	2010      	movs	r0, #16
 800c064:	f7fd fed2 	bl	8009e0c <malloc>
 800c068:	4602      	mov	r2, r0
 800c06a:	6260      	str	r0, [r4, #36]	; 0x24
 800c06c:	b920      	cbnz	r0, 800c078 <_Balloc+0x20>
 800c06e:	4b18      	ldr	r3, [pc, #96]	; (800c0d0 <_Balloc+0x78>)
 800c070:	4818      	ldr	r0, [pc, #96]	; (800c0d4 <_Balloc+0x7c>)
 800c072:	2166      	movs	r1, #102	; 0x66
 800c074:	f7fe ff26 	bl	800aec4 <__assert_func>
 800c078:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c07c:	6006      	str	r6, [r0, #0]
 800c07e:	60c6      	str	r6, [r0, #12]
 800c080:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c082:	68f3      	ldr	r3, [r6, #12]
 800c084:	b183      	cbz	r3, 800c0a8 <_Balloc+0x50>
 800c086:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c088:	68db      	ldr	r3, [r3, #12]
 800c08a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c08e:	b9b8      	cbnz	r0, 800c0c0 <_Balloc+0x68>
 800c090:	2101      	movs	r1, #1
 800c092:	fa01 f605 	lsl.w	r6, r1, r5
 800c096:	1d72      	adds	r2, r6, #5
 800c098:	0092      	lsls	r2, r2, #2
 800c09a:	4620      	mov	r0, r4
 800c09c:	f000 fb60 	bl	800c760 <_calloc_r>
 800c0a0:	b160      	cbz	r0, 800c0bc <_Balloc+0x64>
 800c0a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c0a6:	e00e      	b.n	800c0c6 <_Balloc+0x6e>
 800c0a8:	2221      	movs	r2, #33	; 0x21
 800c0aa:	2104      	movs	r1, #4
 800c0ac:	4620      	mov	r0, r4
 800c0ae:	f000 fb57 	bl	800c760 <_calloc_r>
 800c0b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c0b4:	60f0      	str	r0, [r6, #12]
 800c0b6:	68db      	ldr	r3, [r3, #12]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	d1e4      	bne.n	800c086 <_Balloc+0x2e>
 800c0bc:	2000      	movs	r0, #0
 800c0be:	bd70      	pop	{r4, r5, r6, pc}
 800c0c0:	6802      	ldr	r2, [r0, #0]
 800c0c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c0cc:	e7f7      	b.n	800c0be <_Balloc+0x66>
 800c0ce:	bf00      	nop
 800c0d0:	08025fec 	.word	0x08025fec
 800c0d4:	080262f8 	.word	0x080262f8

0800c0d8 <_Bfree>:
 800c0d8:	b570      	push	{r4, r5, r6, lr}
 800c0da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c0dc:	4605      	mov	r5, r0
 800c0de:	460c      	mov	r4, r1
 800c0e0:	b976      	cbnz	r6, 800c100 <_Bfree+0x28>
 800c0e2:	2010      	movs	r0, #16
 800c0e4:	f7fd fe92 	bl	8009e0c <malloc>
 800c0e8:	4602      	mov	r2, r0
 800c0ea:	6268      	str	r0, [r5, #36]	; 0x24
 800c0ec:	b920      	cbnz	r0, 800c0f8 <_Bfree+0x20>
 800c0ee:	4b09      	ldr	r3, [pc, #36]	; (800c114 <_Bfree+0x3c>)
 800c0f0:	4809      	ldr	r0, [pc, #36]	; (800c118 <_Bfree+0x40>)
 800c0f2:	218a      	movs	r1, #138	; 0x8a
 800c0f4:	f7fe fee6 	bl	800aec4 <__assert_func>
 800c0f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c0fc:	6006      	str	r6, [r0, #0]
 800c0fe:	60c6      	str	r6, [r0, #12]
 800c100:	b13c      	cbz	r4, 800c112 <_Bfree+0x3a>
 800c102:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c104:	6862      	ldr	r2, [r4, #4]
 800c106:	68db      	ldr	r3, [r3, #12]
 800c108:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c10c:	6021      	str	r1, [r4, #0]
 800c10e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c112:	bd70      	pop	{r4, r5, r6, pc}
 800c114:	08025fec 	.word	0x08025fec
 800c118:	080262f8 	.word	0x080262f8

0800c11c <__multadd>:
 800c11c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c120:	690d      	ldr	r5, [r1, #16]
 800c122:	4607      	mov	r7, r0
 800c124:	460c      	mov	r4, r1
 800c126:	461e      	mov	r6, r3
 800c128:	f101 0c14 	add.w	ip, r1, #20
 800c12c:	2000      	movs	r0, #0
 800c12e:	f8dc 3000 	ldr.w	r3, [ip]
 800c132:	b299      	uxth	r1, r3
 800c134:	fb02 6101 	mla	r1, r2, r1, r6
 800c138:	0c1e      	lsrs	r6, r3, #16
 800c13a:	0c0b      	lsrs	r3, r1, #16
 800c13c:	fb02 3306 	mla	r3, r2, r6, r3
 800c140:	b289      	uxth	r1, r1
 800c142:	3001      	adds	r0, #1
 800c144:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c148:	4285      	cmp	r5, r0
 800c14a:	f84c 1b04 	str.w	r1, [ip], #4
 800c14e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c152:	dcec      	bgt.n	800c12e <__multadd+0x12>
 800c154:	b30e      	cbz	r6, 800c19a <__multadd+0x7e>
 800c156:	68a3      	ldr	r3, [r4, #8]
 800c158:	42ab      	cmp	r3, r5
 800c15a:	dc19      	bgt.n	800c190 <__multadd+0x74>
 800c15c:	6861      	ldr	r1, [r4, #4]
 800c15e:	4638      	mov	r0, r7
 800c160:	3101      	adds	r1, #1
 800c162:	f7ff ff79 	bl	800c058 <_Balloc>
 800c166:	4680      	mov	r8, r0
 800c168:	b928      	cbnz	r0, 800c176 <__multadd+0x5a>
 800c16a:	4602      	mov	r2, r0
 800c16c:	4b0c      	ldr	r3, [pc, #48]	; (800c1a0 <__multadd+0x84>)
 800c16e:	480d      	ldr	r0, [pc, #52]	; (800c1a4 <__multadd+0x88>)
 800c170:	21b5      	movs	r1, #181	; 0xb5
 800c172:	f7fe fea7 	bl	800aec4 <__assert_func>
 800c176:	6922      	ldr	r2, [r4, #16]
 800c178:	3202      	adds	r2, #2
 800c17a:	f104 010c 	add.w	r1, r4, #12
 800c17e:	0092      	lsls	r2, r2, #2
 800c180:	300c      	adds	r0, #12
 800c182:	f7ff ff4e 	bl	800c022 <memcpy>
 800c186:	4621      	mov	r1, r4
 800c188:	4638      	mov	r0, r7
 800c18a:	f7ff ffa5 	bl	800c0d8 <_Bfree>
 800c18e:	4644      	mov	r4, r8
 800c190:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c194:	3501      	adds	r5, #1
 800c196:	615e      	str	r6, [r3, #20]
 800c198:	6125      	str	r5, [r4, #16]
 800c19a:	4620      	mov	r0, r4
 800c19c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1a0:	08026287 	.word	0x08026287
 800c1a4:	080262f8 	.word	0x080262f8

0800c1a8 <__hi0bits>:
 800c1a8:	0c03      	lsrs	r3, r0, #16
 800c1aa:	041b      	lsls	r3, r3, #16
 800c1ac:	b9d3      	cbnz	r3, 800c1e4 <__hi0bits+0x3c>
 800c1ae:	0400      	lsls	r0, r0, #16
 800c1b0:	2310      	movs	r3, #16
 800c1b2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c1b6:	bf04      	itt	eq
 800c1b8:	0200      	lsleq	r0, r0, #8
 800c1ba:	3308      	addeq	r3, #8
 800c1bc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c1c0:	bf04      	itt	eq
 800c1c2:	0100      	lsleq	r0, r0, #4
 800c1c4:	3304      	addeq	r3, #4
 800c1c6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c1ca:	bf04      	itt	eq
 800c1cc:	0080      	lsleq	r0, r0, #2
 800c1ce:	3302      	addeq	r3, #2
 800c1d0:	2800      	cmp	r0, #0
 800c1d2:	db05      	blt.n	800c1e0 <__hi0bits+0x38>
 800c1d4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c1d8:	f103 0301 	add.w	r3, r3, #1
 800c1dc:	bf08      	it	eq
 800c1de:	2320      	moveq	r3, #32
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	4770      	bx	lr
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	e7e4      	b.n	800c1b2 <__hi0bits+0xa>

0800c1e8 <__lo0bits>:
 800c1e8:	6803      	ldr	r3, [r0, #0]
 800c1ea:	f013 0207 	ands.w	r2, r3, #7
 800c1ee:	4601      	mov	r1, r0
 800c1f0:	d00b      	beq.n	800c20a <__lo0bits+0x22>
 800c1f2:	07da      	lsls	r2, r3, #31
 800c1f4:	d423      	bmi.n	800c23e <__lo0bits+0x56>
 800c1f6:	0798      	lsls	r0, r3, #30
 800c1f8:	bf49      	itett	mi
 800c1fa:	085b      	lsrmi	r3, r3, #1
 800c1fc:	089b      	lsrpl	r3, r3, #2
 800c1fe:	2001      	movmi	r0, #1
 800c200:	600b      	strmi	r3, [r1, #0]
 800c202:	bf5c      	itt	pl
 800c204:	600b      	strpl	r3, [r1, #0]
 800c206:	2002      	movpl	r0, #2
 800c208:	4770      	bx	lr
 800c20a:	b298      	uxth	r0, r3
 800c20c:	b9a8      	cbnz	r0, 800c23a <__lo0bits+0x52>
 800c20e:	0c1b      	lsrs	r3, r3, #16
 800c210:	2010      	movs	r0, #16
 800c212:	b2da      	uxtb	r2, r3
 800c214:	b90a      	cbnz	r2, 800c21a <__lo0bits+0x32>
 800c216:	3008      	adds	r0, #8
 800c218:	0a1b      	lsrs	r3, r3, #8
 800c21a:	071a      	lsls	r2, r3, #28
 800c21c:	bf04      	itt	eq
 800c21e:	091b      	lsreq	r3, r3, #4
 800c220:	3004      	addeq	r0, #4
 800c222:	079a      	lsls	r2, r3, #30
 800c224:	bf04      	itt	eq
 800c226:	089b      	lsreq	r3, r3, #2
 800c228:	3002      	addeq	r0, #2
 800c22a:	07da      	lsls	r2, r3, #31
 800c22c:	d403      	bmi.n	800c236 <__lo0bits+0x4e>
 800c22e:	085b      	lsrs	r3, r3, #1
 800c230:	f100 0001 	add.w	r0, r0, #1
 800c234:	d005      	beq.n	800c242 <__lo0bits+0x5a>
 800c236:	600b      	str	r3, [r1, #0]
 800c238:	4770      	bx	lr
 800c23a:	4610      	mov	r0, r2
 800c23c:	e7e9      	b.n	800c212 <__lo0bits+0x2a>
 800c23e:	2000      	movs	r0, #0
 800c240:	4770      	bx	lr
 800c242:	2020      	movs	r0, #32
 800c244:	4770      	bx	lr
	...

0800c248 <__i2b>:
 800c248:	b510      	push	{r4, lr}
 800c24a:	460c      	mov	r4, r1
 800c24c:	2101      	movs	r1, #1
 800c24e:	f7ff ff03 	bl	800c058 <_Balloc>
 800c252:	4602      	mov	r2, r0
 800c254:	b928      	cbnz	r0, 800c262 <__i2b+0x1a>
 800c256:	4b05      	ldr	r3, [pc, #20]	; (800c26c <__i2b+0x24>)
 800c258:	4805      	ldr	r0, [pc, #20]	; (800c270 <__i2b+0x28>)
 800c25a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c25e:	f7fe fe31 	bl	800aec4 <__assert_func>
 800c262:	2301      	movs	r3, #1
 800c264:	6144      	str	r4, [r0, #20]
 800c266:	6103      	str	r3, [r0, #16]
 800c268:	bd10      	pop	{r4, pc}
 800c26a:	bf00      	nop
 800c26c:	08026287 	.word	0x08026287
 800c270:	080262f8 	.word	0x080262f8

0800c274 <__multiply>:
 800c274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c278:	4691      	mov	r9, r2
 800c27a:	690a      	ldr	r2, [r1, #16]
 800c27c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c280:	429a      	cmp	r2, r3
 800c282:	bfb8      	it	lt
 800c284:	460b      	movlt	r3, r1
 800c286:	460c      	mov	r4, r1
 800c288:	bfbc      	itt	lt
 800c28a:	464c      	movlt	r4, r9
 800c28c:	4699      	movlt	r9, r3
 800c28e:	6927      	ldr	r7, [r4, #16]
 800c290:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c294:	68a3      	ldr	r3, [r4, #8]
 800c296:	6861      	ldr	r1, [r4, #4]
 800c298:	eb07 060a 	add.w	r6, r7, sl
 800c29c:	42b3      	cmp	r3, r6
 800c29e:	b085      	sub	sp, #20
 800c2a0:	bfb8      	it	lt
 800c2a2:	3101      	addlt	r1, #1
 800c2a4:	f7ff fed8 	bl	800c058 <_Balloc>
 800c2a8:	b930      	cbnz	r0, 800c2b8 <__multiply+0x44>
 800c2aa:	4602      	mov	r2, r0
 800c2ac:	4b44      	ldr	r3, [pc, #272]	; (800c3c0 <__multiply+0x14c>)
 800c2ae:	4845      	ldr	r0, [pc, #276]	; (800c3c4 <__multiply+0x150>)
 800c2b0:	f240 115d 	movw	r1, #349	; 0x15d
 800c2b4:	f7fe fe06 	bl	800aec4 <__assert_func>
 800c2b8:	f100 0514 	add.w	r5, r0, #20
 800c2bc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c2c0:	462b      	mov	r3, r5
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	4543      	cmp	r3, r8
 800c2c6:	d321      	bcc.n	800c30c <__multiply+0x98>
 800c2c8:	f104 0314 	add.w	r3, r4, #20
 800c2cc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c2d0:	f109 0314 	add.w	r3, r9, #20
 800c2d4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c2d8:	9202      	str	r2, [sp, #8]
 800c2da:	1b3a      	subs	r2, r7, r4
 800c2dc:	3a15      	subs	r2, #21
 800c2de:	f022 0203 	bic.w	r2, r2, #3
 800c2e2:	3204      	adds	r2, #4
 800c2e4:	f104 0115 	add.w	r1, r4, #21
 800c2e8:	428f      	cmp	r7, r1
 800c2ea:	bf38      	it	cc
 800c2ec:	2204      	movcc	r2, #4
 800c2ee:	9201      	str	r2, [sp, #4]
 800c2f0:	9a02      	ldr	r2, [sp, #8]
 800c2f2:	9303      	str	r3, [sp, #12]
 800c2f4:	429a      	cmp	r2, r3
 800c2f6:	d80c      	bhi.n	800c312 <__multiply+0x9e>
 800c2f8:	2e00      	cmp	r6, #0
 800c2fa:	dd03      	ble.n	800c304 <__multiply+0x90>
 800c2fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c300:	2b00      	cmp	r3, #0
 800c302:	d05a      	beq.n	800c3ba <__multiply+0x146>
 800c304:	6106      	str	r6, [r0, #16]
 800c306:	b005      	add	sp, #20
 800c308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c30c:	f843 2b04 	str.w	r2, [r3], #4
 800c310:	e7d8      	b.n	800c2c4 <__multiply+0x50>
 800c312:	f8b3 a000 	ldrh.w	sl, [r3]
 800c316:	f1ba 0f00 	cmp.w	sl, #0
 800c31a:	d024      	beq.n	800c366 <__multiply+0xf2>
 800c31c:	f104 0e14 	add.w	lr, r4, #20
 800c320:	46a9      	mov	r9, r5
 800c322:	f04f 0c00 	mov.w	ip, #0
 800c326:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c32a:	f8d9 1000 	ldr.w	r1, [r9]
 800c32e:	fa1f fb82 	uxth.w	fp, r2
 800c332:	b289      	uxth	r1, r1
 800c334:	fb0a 110b 	mla	r1, sl, fp, r1
 800c338:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c33c:	f8d9 2000 	ldr.w	r2, [r9]
 800c340:	4461      	add	r1, ip
 800c342:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c346:	fb0a c20b 	mla	r2, sl, fp, ip
 800c34a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c34e:	b289      	uxth	r1, r1
 800c350:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c354:	4577      	cmp	r7, lr
 800c356:	f849 1b04 	str.w	r1, [r9], #4
 800c35a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c35e:	d8e2      	bhi.n	800c326 <__multiply+0xb2>
 800c360:	9a01      	ldr	r2, [sp, #4]
 800c362:	f845 c002 	str.w	ip, [r5, r2]
 800c366:	9a03      	ldr	r2, [sp, #12]
 800c368:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c36c:	3304      	adds	r3, #4
 800c36e:	f1b9 0f00 	cmp.w	r9, #0
 800c372:	d020      	beq.n	800c3b6 <__multiply+0x142>
 800c374:	6829      	ldr	r1, [r5, #0]
 800c376:	f104 0c14 	add.w	ip, r4, #20
 800c37a:	46ae      	mov	lr, r5
 800c37c:	f04f 0a00 	mov.w	sl, #0
 800c380:	f8bc b000 	ldrh.w	fp, [ip]
 800c384:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c388:	fb09 220b 	mla	r2, r9, fp, r2
 800c38c:	4492      	add	sl, r2
 800c38e:	b289      	uxth	r1, r1
 800c390:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c394:	f84e 1b04 	str.w	r1, [lr], #4
 800c398:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c39c:	f8be 1000 	ldrh.w	r1, [lr]
 800c3a0:	0c12      	lsrs	r2, r2, #16
 800c3a2:	fb09 1102 	mla	r1, r9, r2, r1
 800c3a6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c3aa:	4567      	cmp	r7, ip
 800c3ac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c3b0:	d8e6      	bhi.n	800c380 <__multiply+0x10c>
 800c3b2:	9a01      	ldr	r2, [sp, #4]
 800c3b4:	50a9      	str	r1, [r5, r2]
 800c3b6:	3504      	adds	r5, #4
 800c3b8:	e79a      	b.n	800c2f0 <__multiply+0x7c>
 800c3ba:	3e01      	subs	r6, #1
 800c3bc:	e79c      	b.n	800c2f8 <__multiply+0x84>
 800c3be:	bf00      	nop
 800c3c0:	08026287 	.word	0x08026287
 800c3c4:	080262f8 	.word	0x080262f8

0800c3c8 <__pow5mult>:
 800c3c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3cc:	4615      	mov	r5, r2
 800c3ce:	f012 0203 	ands.w	r2, r2, #3
 800c3d2:	4606      	mov	r6, r0
 800c3d4:	460f      	mov	r7, r1
 800c3d6:	d007      	beq.n	800c3e8 <__pow5mult+0x20>
 800c3d8:	4c25      	ldr	r4, [pc, #148]	; (800c470 <__pow5mult+0xa8>)
 800c3da:	3a01      	subs	r2, #1
 800c3dc:	2300      	movs	r3, #0
 800c3de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c3e2:	f7ff fe9b 	bl	800c11c <__multadd>
 800c3e6:	4607      	mov	r7, r0
 800c3e8:	10ad      	asrs	r5, r5, #2
 800c3ea:	d03d      	beq.n	800c468 <__pow5mult+0xa0>
 800c3ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c3ee:	b97c      	cbnz	r4, 800c410 <__pow5mult+0x48>
 800c3f0:	2010      	movs	r0, #16
 800c3f2:	f7fd fd0b 	bl	8009e0c <malloc>
 800c3f6:	4602      	mov	r2, r0
 800c3f8:	6270      	str	r0, [r6, #36]	; 0x24
 800c3fa:	b928      	cbnz	r0, 800c408 <__pow5mult+0x40>
 800c3fc:	4b1d      	ldr	r3, [pc, #116]	; (800c474 <__pow5mult+0xac>)
 800c3fe:	481e      	ldr	r0, [pc, #120]	; (800c478 <__pow5mult+0xb0>)
 800c400:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c404:	f7fe fd5e 	bl	800aec4 <__assert_func>
 800c408:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c40c:	6004      	str	r4, [r0, #0]
 800c40e:	60c4      	str	r4, [r0, #12]
 800c410:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c414:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c418:	b94c      	cbnz	r4, 800c42e <__pow5mult+0x66>
 800c41a:	f240 2171 	movw	r1, #625	; 0x271
 800c41e:	4630      	mov	r0, r6
 800c420:	f7ff ff12 	bl	800c248 <__i2b>
 800c424:	2300      	movs	r3, #0
 800c426:	f8c8 0008 	str.w	r0, [r8, #8]
 800c42a:	4604      	mov	r4, r0
 800c42c:	6003      	str	r3, [r0, #0]
 800c42e:	f04f 0900 	mov.w	r9, #0
 800c432:	07eb      	lsls	r3, r5, #31
 800c434:	d50a      	bpl.n	800c44c <__pow5mult+0x84>
 800c436:	4639      	mov	r1, r7
 800c438:	4622      	mov	r2, r4
 800c43a:	4630      	mov	r0, r6
 800c43c:	f7ff ff1a 	bl	800c274 <__multiply>
 800c440:	4639      	mov	r1, r7
 800c442:	4680      	mov	r8, r0
 800c444:	4630      	mov	r0, r6
 800c446:	f7ff fe47 	bl	800c0d8 <_Bfree>
 800c44a:	4647      	mov	r7, r8
 800c44c:	106d      	asrs	r5, r5, #1
 800c44e:	d00b      	beq.n	800c468 <__pow5mult+0xa0>
 800c450:	6820      	ldr	r0, [r4, #0]
 800c452:	b938      	cbnz	r0, 800c464 <__pow5mult+0x9c>
 800c454:	4622      	mov	r2, r4
 800c456:	4621      	mov	r1, r4
 800c458:	4630      	mov	r0, r6
 800c45a:	f7ff ff0b 	bl	800c274 <__multiply>
 800c45e:	6020      	str	r0, [r4, #0]
 800c460:	f8c0 9000 	str.w	r9, [r0]
 800c464:	4604      	mov	r4, r0
 800c466:	e7e4      	b.n	800c432 <__pow5mult+0x6a>
 800c468:	4638      	mov	r0, r7
 800c46a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c46e:	bf00      	nop
 800c470:	08026448 	.word	0x08026448
 800c474:	08025fec 	.word	0x08025fec
 800c478:	080262f8 	.word	0x080262f8

0800c47c <__lshift>:
 800c47c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c480:	460c      	mov	r4, r1
 800c482:	6849      	ldr	r1, [r1, #4]
 800c484:	6923      	ldr	r3, [r4, #16]
 800c486:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c48a:	68a3      	ldr	r3, [r4, #8]
 800c48c:	4607      	mov	r7, r0
 800c48e:	4691      	mov	r9, r2
 800c490:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c494:	f108 0601 	add.w	r6, r8, #1
 800c498:	42b3      	cmp	r3, r6
 800c49a:	db0b      	blt.n	800c4b4 <__lshift+0x38>
 800c49c:	4638      	mov	r0, r7
 800c49e:	f7ff fddb 	bl	800c058 <_Balloc>
 800c4a2:	4605      	mov	r5, r0
 800c4a4:	b948      	cbnz	r0, 800c4ba <__lshift+0x3e>
 800c4a6:	4602      	mov	r2, r0
 800c4a8:	4b2a      	ldr	r3, [pc, #168]	; (800c554 <__lshift+0xd8>)
 800c4aa:	482b      	ldr	r0, [pc, #172]	; (800c558 <__lshift+0xdc>)
 800c4ac:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c4b0:	f7fe fd08 	bl	800aec4 <__assert_func>
 800c4b4:	3101      	adds	r1, #1
 800c4b6:	005b      	lsls	r3, r3, #1
 800c4b8:	e7ee      	b.n	800c498 <__lshift+0x1c>
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	f100 0114 	add.w	r1, r0, #20
 800c4c0:	f100 0210 	add.w	r2, r0, #16
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	4553      	cmp	r3, sl
 800c4c8:	db37      	blt.n	800c53a <__lshift+0xbe>
 800c4ca:	6920      	ldr	r0, [r4, #16]
 800c4cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c4d0:	f104 0314 	add.w	r3, r4, #20
 800c4d4:	f019 091f 	ands.w	r9, r9, #31
 800c4d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c4dc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c4e0:	d02f      	beq.n	800c542 <__lshift+0xc6>
 800c4e2:	f1c9 0e20 	rsb	lr, r9, #32
 800c4e6:	468a      	mov	sl, r1
 800c4e8:	f04f 0c00 	mov.w	ip, #0
 800c4ec:	681a      	ldr	r2, [r3, #0]
 800c4ee:	fa02 f209 	lsl.w	r2, r2, r9
 800c4f2:	ea42 020c 	orr.w	r2, r2, ip
 800c4f6:	f84a 2b04 	str.w	r2, [sl], #4
 800c4fa:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4fe:	4298      	cmp	r0, r3
 800c500:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c504:	d8f2      	bhi.n	800c4ec <__lshift+0x70>
 800c506:	1b03      	subs	r3, r0, r4
 800c508:	3b15      	subs	r3, #21
 800c50a:	f023 0303 	bic.w	r3, r3, #3
 800c50e:	3304      	adds	r3, #4
 800c510:	f104 0215 	add.w	r2, r4, #21
 800c514:	4290      	cmp	r0, r2
 800c516:	bf38      	it	cc
 800c518:	2304      	movcc	r3, #4
 800c51a:	f841 c003 	str.w	ip, [r1, r3]
 800c51e:	f1bc 0f00 	cmp.w	ip, #0
 800c522:	d001      	beq.n	800c528 <__lshift+0xac>
 800c524:	f108 0602 	add.w	r6, r8, #2
 800c528:	3e01      	subs	r6, #1
 800c52a:	4638      	mov	r0, r7
 800c52c:	612e      	str	r6, [r5, #16]
 800c52e:	4621      	mov	r1, r4
 800c530:	f7ff fdd2 	bl	800c0d8 <_Bfree>
 800c534:	4628      	mov	r0, r5
 800c536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c53a:	f842 0f04 	str.w	r0, [r2, #4]!
 800c53e:	3301      	adds	r3, #1
 800c540:	e7c1      	b.n	800c4c6 <__lshift+0x4a>
 800c542:	3904      	subs	r1, #4
 800c544:	f853 2b04 	ldr.w	r2, [r3], #4
 800c548:	f841 2f04 	str.w	r2, [r1, #4]!
 800c54c:	4298      	cmp	r0, r3
 800c54e:	d8f9      	bhi.n	800c544 <__lshift+0xc8>
 800c550:	e7ea      	b.n	800c528 <__lshift+0xac>
 800c552:	bf00      	nop
 800c554:	08026287 	.word	0x08026287
 800c558:	080262f8 	.word	0x080262f8

0800c55c <__mcmp>:
 800c55c:	b530      	push	{r4, r5, lr}
 800c55e:	6902      	ldr	r2, [r0, #16]
 800c560:	690c      	ldr	r4, [r1, #16]
 800c562:	1b12      	subs	r2, r2, r4
 800c564:	d10e      	bne.n	800c584 <__mcmp+0x28>
 800c566:	f100 0314 	add.w	r3, r0, #20
 800c56a:	3114      	adds	r1, #20
 800c56c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c570:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c574:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c578:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c57c:	42a5      	cmp	r5, r4
 800c57e:	d003      	beq.n	800c588 <__mcmp+0x2c>
 800c580:	d305      	bcc.n	800c58e <__mcmp+0x32>
 800c582:	2201      	movs	r2, #1
 800c584:	4610      	mov	r0, r2
 800c586:	bd30      	pop	{r4, r5, pc}
 800c588:	4283      	cmp	r3, r0
 800c58a:	d3f3      	bcc.n	800c574 <__mcmp+0x18>
 800c58c:	e7fa      	b.n	800c584 <__mcmp+0x28>
 800c58e:	f04f 32ff 	mov.w	r2, #4294967295
 800c592:	e7f7      	b.n	800c584 <__mcmp+0x28>

0800c594 <__mdiff>:
 800c594:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c598:	460c      	mov	r4, r1
 800c59a:	4606      	mov	r6, r0
 800c59c:	4611      	mov	r1, r2
 800c59e:	4620      	mov	r0, r4
 800c5a0:	4690      	mov	r8, r2
 800c5a2:	f7ff ffdb 	bl	800c55c <__mcmp>
 800c5a6:	1e05      	subs	r5, r0, #0
 800c5a8:	d110      	bne.n	800c5cc <__mdiff+0x38>
 800c5aa:	4629      	mov	r1, r5
 800c5ac:	4630      	mov	r0, r6
 800c5ae:	f7ff fd53 	bl	800c058 <_Balloc>
 800c5b2:	b930      	cbnz	r0, 800c5c2 <__mdiff+0x2e>
 800c5b4:	4b3a      	ldr	r3, [pc, #232]	; (800c6a0 <__mdiff+0x10c>)
 800c5b6:	4602      	mov	r2, r0
 800c5b8:	f240 2132 	movw	r1, #562	; 0x232
 800c5bc:	4839      	ldr	r0, [pc, #228]	; (800c6a4 <__mdiff+0x110>)
 800c5be:	f7fe fc81 	bl	800aec4 <__assert_func>
 800c5c2:	2301      	movs	r3, #1
 800c5c4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c5c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5cc:	bfa4      	itt	ge
 800c5ce:	4643      	movge	r3, r8
 800c5d0:	46a0      	movge	r8, r4
 800c5d2:	4630      	mov	r0, r6
 800c5d4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c5d8:	bfa6      	itte	ge
 800c5da:	461c      	movge	r4, r3
 800c5dc:	2500      	movge	r5, #0
 800c5de:	2501      	movlt	r5, #1
 800c5e0:	f7ff fd3a 	bl	800c058 <_Balloc>
 800c5e4:	b920      	cbnz	r0, 800c5f0 <__mdiff+0x5c>
 800c5e6:	4b2e      	ldr	r3, [pc, #184]	; (800c6a0 <__mdiff+0x10c>)
 800c5e8:	4602      	mov	r2, r0
 800c5ea:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c5ee:	e7e5      	b.n	800c5bc <__mdiff+0x28>
 800c5f0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c5f4:	6926      	ldr	r6, [r4, #16]
 800c5f6:	60c5      	str	r5, [r0, #12]
 800c5f8:	f104 0914 	add.w	r9, r4, #20
 800c5fc:	f108 0514 	add.w	r5, r8, #20
 800c600:	f100 0e14 	add.w	lr, r0, #20
 800c604:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c608:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c60c:	f108 0210 	add.w	r2, r8, #16
 800c610:	46f2      	mov	sl, lr
 800c612:	2100      	movs	r1, #0
 800c614:	f859 3b04 	ldr.w	r3, [r9], #4
 800c618:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c61c:	fa1f f883 	uxth.w	r8, r3
 800c620:	fa11 f18b 	uxtah	r1, r1, fp
 800c624:	0c1b      	lsrs	r3, r3, #16
 800c626:	eba1 0808 	sub.w	r8, r1, r8
 800c62a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c62e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c632:	fa1f f888 	uxth.w	r8, r8
 800c636:	1419      	asrs	r1, r3, #16
 800c638:	454e      	cmp	r6, r9
 800c63a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c63e:	f84a 3b04 	str.w	r3, [sl], #4
 800c642:	d8e7      	bhi.n	800c614 <__mdiff+0x80>
 800c644:	1b33      	subs	r3, r6, r4
 800c646:	3b15      	subs	r3, #21
 800c648:	f023 0303 	bic.w	r3, r3, #3
 800c64c:	3304      	adds	r3, #4
 800c64e:	3415      	adds	r4, #21
 800c650:	42a6      	cmp	r6, r4
 800c652:	bf38      	it	cc
 800c654:	2304      	movcc	r3, #4
 800c656:	441d      	add	r5, r3
 800c658:	4473      	add	r3, lr
 800c65a:	469e      	mov	lr, r3
 800c65c:	462e      	mov	r6, r5
 800c65e:	4566      	cmp	r6, ip
 800c660:	d30e      	bcc.n	800c680 <__mdiff+0xec>
 800c662:	f10c 0203 	add.w	r2, ip, #3
 800c666:	1b52      	subs	r2, r2, r5
 800c668:	f022 0203 	bic.w	r2, r2, #3
 800c66c:	3d03      	subs	r5, #3
 800c66e:	45ac      	cmp	ip, r5
 800c670:	bf38      	it	cc
 800c672:	2200      	movcc	r2, #0
 800c674:	441a      	add	r2, r3
 800c676:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c67a:	b17b      	cbz	r3, 800c69c <__mdiff+0x108>
 800c67c:	6107      	str	r7, [r0, #16]
 800c67e:	e7a3      	b.n	800c5c8 <__mdiff+0x34>
 800c680:	f856 8b04 	ldr.w	r8, [r6], #4
 800c684:	fa11 f288 	uxtah	r2, r1, r8
 800c688:	1414      	asrs	r4, r2, #16
 800c68a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c68e:	b292      	uxth	r2, r2
 800c690:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c694:	f84e 2b04 	str.w	r2, [lr], #4
 800c698:	1421      	asrs	r1, r4, #16
 800c69a:	e7e0      	b.n	800c65e <__mdiff+0xca>
 800c69c:	3f01      	subs	r7, #1
 800c69e:	e7ea      	b.n	800c676 <__mdiff+0xe2>
 800c6a0:	08026287 	.word	0x08026287
 800c6a4:	080262f8 	.word	0x080262f8

0800c6a8 <__d2b>:
 800c6a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c6ac:	4689      	mov	r9, r1
 800c6ae:	2101      	movs	r1, #1
 800c6b0:	ec57 6b10 	vmov	r6, r7, d0
 800c6b4:	4690      	mov	r8, r2
 800c6b6:	f7ff fccf 	bl	800c058 <_Balloc>
 800c6ba:	4604      	mov	r4, r0
 800c6bc:	b930      	cbnz	r0, 800c6cc <__d2b+0x24>
 800c6be:	4602      	mov	r2, r0
 800c6c0:	4b25      	ldr	r3, [pc, #148]	; (800c758 <__d2b+0xb0>)
 800c6c2:	4826      	ldr	r0, [pc, #152]	; (800c75c <__d2b+0xb4>)
 800c6c4:	f240 310a 	movw	r1, #778	; 0x30a
 800c6c8:	f7fe fbfc 	bl	800aec4 <__assert_func>
 800c6cc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c6d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c6d4:	bb35      	cbnz	r5, 800c724 <__d2b+0x7c>
 800c6d6:	2e00      	cmp	r6, #0
 800c6d8:	9301      	str	r3, [sp, #4]
 800c6da:	d028      	beq.n	800c72e <__d2b+0x86>
 800c6dc:	4668      	mov	r0, sp
 800c6de:	9600      	str	r6, [sp, #0]
 800c6e0:	f7ff fd82 	bl	800c1e8 <__lo0bits>
 800c6e4:	9900      	ldr	r1, [sp, #0]
 800c6e6:	b300      	cbz	r0, 800c72a <__d2b+0x82>
 800c6e8:	9a01      	ldr	r2, [sp, #4]
 800c6ea:	f1c0 0320 	rsb	r3, r0, #32
 800c6ee:	fa02 f303 	lsl.w	r3, r2, r3
 800c6f2:	430b      	orrs	r3, r1
 800c6f4:	40c2      	lsrs	r2, r0
 800c6f6:	6163      	str	r3, [r4, #20]
 800c6f8:	9201      	str	r2, [sp, #4]
 800c6fa:	9b01      	ldr	r3, [sp, #4]
 800c6fc:	61a3      	str	r3, [r4, #24]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	bf14      	ite	ne
 800c702:	2202      	movne	r2, #2
 800c704:	2201      	moveq	r2, #1
 800c706:	6122      	str	r2, [r4, #16]
 800c708:	b1d5      	cbz	r5, 800c740 <__d2b+0x98>
 800c70a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c70e:	4405      	add	r5, r0
 800c710:	f8c9 5000 	str.w	r5, [r9]
 800c714:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c718:	f8c8 0000 	str.w	r0, [r8]
 800c71c:	4620      	mov	r0, r4
 800c71e:	b003      	add	sp, #12
 800c720:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c724:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c728:	e7d5      	b.n	800c6d6 <__d2b+0x2e>
 800c72a:	6161      	str	r1, [r4, #20]
 800c72c:	e7e5      	b.n	800c6fa <__d2b+0x52>
 800c72e:	a801      	add	r0, sp, #4
 800c730:	f7ff fd5a 	bl	800c1e8 <__lo0bits>
 800c734:	9b01      	ldr	r3, [sp, #4]
 800c736:	6163      	str	r3, [r4, #20]
 800c738:	2201      	movs	r2, #1
 800c73a:	6122      	str	r2, [r4, #16]
 800c73c:	3020      	adds	r0, #32
 800c73e:	e7e3      	b.n	800c708 <__d2b+0x60>
 800c740:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c744:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c748:	f8c9 0000 	str.w	r0, [r9]
 800c74c:	6918      	ldr	r0, [r3, #16]
 800c74e:	f7ff fd2b 	bl	800c1a8 <__hi0bits>
 800c752:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c756:	e7df      	b.n	800c718 <__d2b+0x70>
 800c758:	08026287 	.word	0x08026287
 800c75c:	080262f8 	.word	0x080262f8

0800c760 <_calloc_r>:
 800c760:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c762:	fba1 2402 	umull	r2, r4, r1, r2
 800c766:	b94c      	cbnz	r4, 800c77c <_calloc_r+0x1c>
 800c768:	4611      	mov	r1, r2
 800c76a:	9201      	str	r2, [sp, #4]
 800c76c:	f7fd fbd2 	bl	8009f14 <_malloc_r>
 800c770:	9a01      	ldr	r2, [sp, #4]
 800c772:	4605      	mov	r5, r0
 800c774:	b930      	cbnz	r0, 800c784 <_calloc_r+0x24>
 800c776:	4628      	mov	r0, r5
 800c778:	b003      	add	sp, #12
 800c77a:	bd30      	pop	{r4, r5, pc}
 800c77c:	220c      	movs	r2, #12
 800c77e:	6002      	str	r2, [r0, #0]
 800c780:	2500      	movs	r5, #0
 800c782:	e7f8      	b.n	800c776 <_calloc_r+0x16>
 800c784:	4621      	mov	r1, r4
 800c786:	f7fd fb51 	bl	8009e2c <memset>
 800c78a:	e7f4      	b.n	800c776 <_calloc_r+0x16>

0800c78c <__ssputs_r>:
 800c78c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c790:	688e      	ldr	r6, [r1, #8]
 800c792:	429e      	cmp	r6, r3
 800c794:	4682      	mov	sl, r0
 800c796:	460c      	mov	r4, r1
 800c798:	4690      	mov	r8, r2
 800c79a:	461f      	mov	r7, r3
 800c79c:	d838      	bhi.n	800c810 <__ssputs_r+0x84>
 800c79e:	898a      	ldrh	r2, [r1, #12]
 800c7a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c7a4:	d032      	beq.n	800c80c <__ssputs_r+0x80>
 800c7a6:	6825      	ldr	r5, [r4, #0]
 800c7a8:	6909      	ldr	r1, [r1, #16]
 800c7aa:	eba5 0901 	sub.w	r9, r5, r1
 800c7ae:	6965      	ldr	r5, [r4, #20]
 800c7b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c7b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c7b8:	3301      	adds	r3, #1
 800c7ba:	444b      	add	r3, r9
 800c7bc:	106d      	asrs	r5, r5, #1
 800c7be:	429d      	cmp	r5, r3
 800c7c0:	bf38      	it	cc
 800c7c2:	461d      	movcc	r5, r3
 800c7c4:	0553      	lsls	r3, r2, #21
 800c7c6:	d531      	bpl.n	800c82c <__ssputs_r+0xa0>
 800c7c8:	4629      	mov	r1, r5
 800c7ca:	f7fd fba3 	bl	8009f14 <_malloc_r>
 800c7ce:	4606      	mov	r6, r0
 800c7d0:	b950      	cbnz	r0, 800c7e8 <__ssputs_r+0x5c>
 800c7d2:	230c      	movs	r3, #12
 800c7d4:	f8ca 3000 	str.w	r3, [sl]
 800c7d8:	89a3      	ldrh	r3, [r4, #12]
 800c7da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c7de:	81a3      	strh	r3, [r4, #12]
 800c7e0:	f04f 30ff 	mov.w	r0, #4294967295
 800c7e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7e8:	6921      	ldr	r1, [r4, #16]
 800c7ea:	464a      	mov	r2, r9
 800c7ec:	f7ff fc19 	bl	800c022 <memcpy>
 800c7f0:	89a3      	ldrh	r3, [r4, #12]
 800c7f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c7f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c7fa:	81a3      	strh	r3, [r4, #12]
 800c7fc:	6126      	str	r6, [r4, #16]
 800c7fe:	6165      	str	r5, [r4, #20]
 800c800:	444e      	add	r6, r9
 800c802:	eba5 0509 	sub.w	r5, r5, r9
 800c806:	6026      	str	r6, [r4, #0]
 800c808:	60a5      	str	r5, [r4, #8]
 800c80a:	463e      	mov	r6, r7
 800c80c:	42be      	cmp	r6, r7
 800c80e:	d900      	bls.n	800c812 <__ssputs_r+0x86>
 800c810:	463e      	mov	r6, r7
 800c812:	6820      	ldr	r0, [r4, #0]
 800c814:	4632      	mov	r2, r6
 800c816:	4641      	mov	r1, r8
 800c818:	f000 fddc 	bl	800d3d4 <memmove>
 800c81c:	68a3      	ldr	r3, [r4, #8]
 800c81e:	1b9b      	subs	r3, r3, r6
 800c820:	60a3      	str	r3, [r4, #8]
 800c822:	6823      	ldr	r3, [r4, #0]
 800c824:	4433      	add	r3, r6
 800c826:	6023      	str	r3, [r4, #0]
 800c828:	2000      	movs	r0, #0
 800c82a:	e7db      	b.n	800c7e4 <__ssputs_r+0x58>
 800c82c:	462a      	mov	r2, r5
 800c82e:	f000 fdeb 	bl	800d408 <_realloc_r>
 800c832:	4606      	mov	r6, r0
 800c834:	2800      	cmp	r0, #0
 800c836:	d1e1      	bne.n	800c7fc <__ssputs_r+0x70>
 800c838:	6921      	ldr	r1, [r4, #16]
 800c83a:	4650      	mov	r0, sl
 800c83c:	f7fd fafe 	bl	8009e3c <_free_r>
 800c840:	e7c7      	b.n	800c7d2 <__ssputs_r+0x46>
	...

0800c844 <_svfiprintf_r>:
 800c844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c848:	4698      	mov	r8, r3
 800c84a:	898b      	ldrh	r3, [r1, #12]
 800c84c:	061b      	lsls	r3, r3, #24
 800c84e:	b09d      	sub	sp, #116	; 0x74
 800c850:	4607      	mov	r7, r0
 800c852:	460d      	mov	r5, r1
 800c854:	4614      	mov	r4, r2
 800c856:	d50e      	bpl.n	800c876 <_svfiprintf_r+0x32>
 800c858:	690b      	ldr	r3, [r1, #16]
 800c85a:	b963      	cbnz	r3, 800c876 <_svfiprintf_r+0x32>
 800c85c:	2140      	movs	r1, #64	; 0x40
 800c85e:	f7fd fb59 	bl	8009f14 <_malloc_r>
 800c862:	6028      	str	r0, [r5, #0]
 800c864:	6128      	str	r0, [r5, #16]
 800c866:	b920      	cbnz	r0, 800c872 <_svfiprintf_r+0x2e>
 800c868:	230c      	movs	r3, #12
 800c86a:	603b      	str	r3, [r7, #0]
 800c86c:	f04f 30ff 	mov.w	r0, #4294967295
 800c870:	e0d1      	b.n	800ca16 <_svfiprintf_r+0x1d2>
 800c872:	2340      	movs	r3, #64	; 0x40
 800c874:	616b      	str	r3, [r5, #20]
 800c876:	2300      	movs	r3, #0
 800c878:	9309      	str	r3, [sp, #36]	; 0x24
 800c87a:	2320      	movs	r3, #32
 800c87c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c880:	f8cd 800c 	str.w	r8, [sp, #12]
 800c884:	2330      	movs	r3, #48	; 0x30
 800c886:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ca30 <_svfiprintf_r+0x1ec>
 800c88a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c88e:	f04f 0901 	mov.w	r9, #1
 800c892:	4623      	mov	r3, r4
 800c894:	469a      	mov	sl, r3
 800c896:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c89a:	b10a      	cbz	r2, 800c8a0 <_svfiprintf_r+0x5c>
 800c89c:	2a25      	cmp	r2, #37	; 0x25
 800c89e:	d1f9      	bne.n	800c894 <_svfiprintf_r+0x50>
 800c8a0:	ebba 0b04 	subs.w	fp, sl, r4
 800c8a4:	d00b      	beq.n	800c8be <_svfiprintf_r+0x7a>
 800c8a6:	465b      	mov	r3, fp
 800c8a8:	4622      	mov	r2, r4
 800c8aa:	4629      	mov	r1, r5
 800c8ac:	4638      	mov	r0, r7
 800c8ae:	f7ff ff6d 	bl	800c78c <__ssputs_r>
 800c8b2:	3001      	adds	r0, #1
 800c8b4:	f000 80aa 	beq.w	800ca0c <_svfiprintf_r+0x1c8>
 800c8b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c8ba:	445a      	add	r2, fp
 800c8bc:	9209      	str	r2, [sp, #36]	; 0x24
 800c8be:	f89a 3000 	ldrb.w	r3, [sl]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	f000 80a2 	beq.w	800ca0c <_svfiprintf_r+0x1c8>
 800c8c8:	2300      	movs	r3, #0
 800c8ca:	f04f 32ff 	mov.w	r2, #4294967295
 800c8ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c8d2:	f10a 0a01 	add.w	sl, sl, #1
 800c8d6:	9304      	str	r3, [sp, #16]
 800c8d8:	9307      	str	r3, [sp, #28]
 800c8da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c8de:	931a      	str	r3, [sp, #104]	; 0x68
 800c8e0:	4654      	mov	r4, sl
 800c8e2:	2205      	movs	r2, #5
 800c8e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8e8:	4851      	ldr	r0, [pc, #324]	; (800ca30 <_svfiprintf_r+0x1ec>)
 800c8ea:	f7f3 fce9 	bl	80002c0 <memchr>
 800c8ee:	9a04      	ldr	r2, [sp, #16]
 800c8f0:	b9d8      	cbnz	r0, 800c92a <_svfiprintf_r+0xe6>
 800c8f2:	06d0      	lsls	r0, r2, #27
 800c8f4:	bf44      	itt	mi
 800c8f6:	2320      	movmi	r3, #32
 800c8f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c8fc:	0711      	lsls	r1, r2, #28
 800c8fe:	bf44      	itt	mi
 800c900:	232b      	movmi	r3, #43	; 0x2b
 800c902:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c906:	f89a 3000 	ldrb.w	r3, [sl]
 800c90a:	2b2a      	cmp	r3, #42	; 0x2a
 800c90c:	d015      	beq.n	800c93a <_svfiprintf_r+0xf6>
 800c90e:	9a07      	ldr	r2, [sp, #28]
 800c910:	4654      	mov	r4, sl
 800c912:	2000      	movs	r0, #0
 800c914:	f04f 0c0a 	mov.w	ip, #10
 800c918:	4621      	mov	r1, r4
 800c91a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c91e:	3b30      	subs	r3, #48	; 0x30
 800c920:	2b09      	cmp	r3, #9
 800c922:	d94e      	bls.n	800c9c2 <_svfiprintf_r+0x17e>
 800c924:	b1b0      	cbz	r0, 800c954 <_svfiprintf_r+0x110>
 800c926:	9207      	str	r2, [sp, #28]
 800c928:	e014      	b.n	800c954 <_svfiprintf_r+0x110>
 800c92a:	eba0 0308 	sub.w	r3, r0, r8
 800c92e:	fa09 f303 	lsl.w	r3, r9, r3
 800c932:	4313      	orrs	r3, r2
 800c934:	9304      	str	r3, [sp, #16]
 800c936:	46a2      	mov	sl, r4
 800c938:	e7d2      	b.n	800c8e0 <_svfiprintf_r+0x9c>
 800c93a:	9b03      	ldr	r3, [sp, #12]
 800c93c:	1d19      	adds	r1, r3, #4
 800c93e:	681b      	ldr	r3, [r3, #0]
 800c940:	9103      	str	r1, [sp, #12]
 800c942:	2b00      	cmp	r3, #0
 800c944:	bfbb      	ittet	lt
 800c946:	425b      	neglt	r3, r3
 800c948:	f042 0202 	orrlt.w	r2, r2, #2
 800c94c:	9307      	strge	r3, [sp, #28]
 800c94e:	9307      	strlt	r3, [sp, #28]
 800c950:	bfb8      	it	lt
 800c952:	9204      	strlt	r2, [sp, #16]
 800c954:	7823      	ldrb	r3, [r4, #0]
 800c956:	2b2e      	cmp	r3, #46	; 0x2e
 800c958:	d10c      	bne.n	800c974 <_svfiprintf_r+0x130>
 800c95a:	7863      	ldrb	r3, [r4, #1]
 800c95c:	2b2a      	cmp	r3, #42	; 0x2a
 800c95e:	d135      	bne.n	800c9cc <_svfiprintf_r+0x188>
 800c960:	9b03      	ldr	r3, [sp, #12]
 800c962:	1d1a      	adds	r2, r3, #4
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	9203      	str	r2, [sp, #12]
 800c968:	2b00      	cmp	r3, #0
 800c96a:	bfb8      	it	lt
 800c96c:	f04f 33ff 	movlt.w	r3, #4294967295
 800c970:	3402      	adds	r4, #2
 800c972:	9305      	str	r3, [sp, #20]
 800c974:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ca40 <_svfiprintf_r+0x1fc>
 800c978:	7821      	ldrb	r1, [r4, #0]
 800c97a:	2203      	movs	r2, #3
 800c97c:	4650      	mov	r0, sl
 800c97e:	f7f3 fc9f 	bl	80002c0 <memchr>
 800c982:	b140      	cbz	r0, 800c996 <_svfiprintf_r+0x152>
 800c984:	2340      	movs	r3, #64	; 0x40
 800c986:	eba0 000a 	sub.w	r0, r0, sl
 800c98a:	fa03 f000 	lsl.w	r0, r3, r0
 800c98e:	9b04      	ldr	r3, [sp, #16]
 800c990:	4303      	orrs	r3, r0
 800c992:	3401      	adds	r4, #1
 800c994:	9304      	str	r3, [sp, #16]
 800c996:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c99a:	4826      	ldr	r0, [pc, #152]	; (800ca34 <_svfiprintf_r+0x1f0>)
 800c99c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c9a0:	2206      	movs	r2, #6
 800c9a2:	f7f3 fc8d 	bl	80002c0 <memchr>
 800c9a6:	2800      	cmp	r0, #0
 800c9a8:	d038      	beq.n	800ca1c <_svfiprintf_r+0x1d8>
 800c9aa:	4b23      	ldr	r3, [pc, #140]	; (800ca38 <_svfiprintf_r+0x1f4>)
 800c9ac:	bb1b      	cbnz	r3, 800c9f6 <_svfiprintf_r+0x1b2>
 800c9ae:	9b03      	ldr	r3, [sp, #12]
 800c9b0:	3307      	adds	r3, #7
 800c9b2:	f023 0307 	bic.w	r3, r3, #7
 800c9b6:	3308      	adds	r3, #8
 800c9b8:	9303      	str	r3, [sp, #12]
 800c9ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9bc:	4433      	add	r3, r6
 800c9be:	9309      	str	r3, [sp, #36]	; 0x24
 800c9c0:	e767      	b.n	800c892 <_svfiprintf_r+0x4e>
 800c9c2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c9c6:	460c      	mov	r4, r1
 800c9c8:	2001      	movs	r0, #1
 800c9ca:	e7a5      	b.n	800c918 <_svfiprintf_r+0xd4>
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	3401      	adds	r4, #1
 800c9d0:	9305      	str	r3, [sp, #20]
 800c9d2:	4619      	mov	r1, r3
 800c9d4:	f04f 0c0a 	mov.w	ip, #10
 800c9d8:	4620      	mov	r0, r4
 800c9da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c9de:	3a30      	subs	r2, #48	; 0x30
 800c9e0:	2a09      	cmp	r2, #9
 800c9e2:	d903      	bls.n	800c9ec <_svfiprintf_r+0x1a8>
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d0c5      	beq.n	800c974 <_svfiprintf_r+0x130>
 800c9e8:	9105      	str	r1, [sp, #20]
 800c9ea:	e7c3      	b.n	800c974 <_svfiprintf_r+0x130>
 800c9ec:	fb0c 2101 	mla	r1, ip, r1, r2
 800c9f0:	4604      	mov	r4, r0
 800c9f2:	2301      	movs	r3, #1
 800c9f4:	e7f0      	b.n	800c9d8 <_svfiprintf_r+0x194>
 800c9f6:	ab03      	add	r3, sp, #12
 800c9f8:	9300      	str	r3, [sp, #0]
 800c9fa:	462a      	mov	r2, r5
 800c9fc:	4b0f      	ldr	r3, [pc, #60]	; (800ca3c <_svfiprintf_r+0x1f8>)
 800c9fe:	a904      	add	r1, sp, #16
 800ca00:	4638      	mov	r0, r7
 800ca02:	f7fd fb9b 	bl	800a13c <_printf_float>
 800ca06:	1c42      	adds	r2, r0, #1
 800ca08:	4606      	mov	r6, r0
 800ca0a:	d1d6      	bne.n	800c9ba <_svfiprintf_r+0x176>
 800ca0c:	89ab      	ldrh	r3, [r5, #12]
 800ca0e:	065b      	lsls	r3, r3, #25
 800ca10:	f53f af2c 	bmi.w	800c86c <_svfiprintf_r+0x28>
 800ca14:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ca16:	b01d      	add	sp, #116	; 0x74
 800ca18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca1c:	ab03      	add	r3, sp, #12
 800ca1e:	9300      	str	r3, [sp, #0]
 800ca20:	462a      	mov	r2, r5
 800ca22:	4b06      	ldr	r3, [pc, #24]	; (800ca3c <_svfiprintf_r+0x1f8>)
 800ca24:	a904      	add	r1, sp, #16
 800ca26:	4638      	mov	r0, r7
 800ca28:	f7fd fe2c 	bl	800a684 <_printf_i>
 800ca2c:	e7eb      	b.n	800ca06 <_svfiprintf_r+0x1c2>
 800ca2e:	bf00      	nop
 800ca30:	08026454 	.word	0x08026454
 800ca34:	0802645e 	.word	0x0802645e
 800ca38:	0800a13d 	.word	0x0800a13d
 800ca3c:	0800c78d 	.word	0x0800c78d
 800ca40:	0802645a 	.word	0x0802645a

0800ca44 <__sfputc_r>:
 800ca44:	6893      	ldr	r3, [r2, #8]
 800ca46:	3b01      	subs	r3, #1
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	b410      	push	{r4}
 800ca4c:	6093      	str	r3, [r2, #8]
 800ca4e:	da08      	bge.n	800ca62 <__sfputc_r+0x1e>
 800ca50:	6994      	ldr	r4, [r2, #24]
 800ca52:	42a3      	cmp	r3, r4
 800ca54:	db01      	blt.n	800ca5a <__sfputc_r+0x16>
 800ca56:	290a      	cmp	r1, #10
 800ca58:	d103      	bne.n	800ca62 <__sfputc_r+0x1e>
 800ca5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca5e:	f000 ba77 	b.w	800cf50 <__swbuf_r>
 800ca62:	6813      	ldr	r3, [r2, #0]
 800ca64:	1c58      	adds	r0, r3, #1
 800ca66:	6010      	str	r0, [r2, #0]
 800ca68:	7019      	strb	r1, [r3, #0]
 800ca6a:	4608      	mov	r0, r1
 800ca6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca70:	4770      	bx	lr

0800ca72 <__sfputs_r>:
 800ca72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca74:	4606      	mov	r6, r0
 800ca76:	460f      	mov	r7, r1
 800ca78:	4614      	mov	r4, r2
 800ca7a:	18d5      	adds	r5, r2, r3
 800ca7c:	42ac      	cmp	r4, r5
 800ca7e:	d101      	bne.n	800ca84 <__sfputs_r+0x12>
 800ca80:	2000      	movs	r0, #0
 800ca82:	e007      	b.n	800ca94 <__sfputs_r+0x22>
 800ca84:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca88:	463a      	mov	r2, r7
 800ca8a:	4630      	mov	r0, r6
 800ca8c:	f7ff ffda 	bl	800ca44 <__sfputc_r>
 800ca90:	1c43      	adds	r3, r0, #1
 800ca92:	d1f3      	bne.n	800ca7c <__sfputs_r+0xa>
 800ca94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ca98 <_vfiprintf_r>:
 800ca98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca9c:	460d      	mov	r5, r1
 800ca9e:	b09d      	sub	sp, #116	; 0x74
 800caa0:	4614      	mov	r4, r2
 800caa2:	4698      	mov	r8, r3
 800caa4:	4606      	mov	r6, r0
 800caa6:	b118      	cbz	r0, 800cab0 <_vfiprintf_r+0x18>
 800caa8:	6983      	ldr	r3, [r0, #24]
 800caaa:	b90b      	cbnz	r3, 800cab0 <_vfiprintf_r+0x18>
 800caac:	f7ff f8fa 	bl	800bca4 <__sinit>
 800cab0:	4b89      	ldr	r3, [pc, #548]	; (800ccd8 <_vfiprintf_r+0x240>)
 800cab2:	429d      	cmp	r5, r3
 800cab4:	d11b      	bne.n	800caee <_vfiprintf_r+0x56>
 800cab6:	6875      	ldr	r5, [r6, #4]
 800cab8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800caba:	07d9      	lsls	r1, r3, #31
 800cabc:	d405      	bmi.n	800caca <_vfiprintf_r+0x32>
 800cabe:	89ab      	ldrh	r3, [r5, #12]
 800cac0:	059a      	lsls	r2, r3, #22
 800cac2:	d402      	bmi.n	800caca <_vfiprintf_r+0x32>
 800cac4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cac6:	f7ff faa9 	bl	800c01c <__retarget_lock_acquire_recursive>
 800caca:	89ab      	ldrh	r3, [r5, #12]
 800cacc:	071b      	lsls	r3, r3, #28
 800cace:	d501      	bpl.n	800cad4 <_vfiprintf_r+0x3c>
 800cad0:	692b      	ldr	r3, [r5, #16]
 800cad2:	b9eb      	cbnz	r3, 800cb10 <_vfiprintf_r+0x78>
 800cad4:	4629      	mov	r1, r5
 800cad6:	4630      	mov	r0, r6
 800cad8:	f000 fa9e 	bl	800d018 <__swsetup_r>
 800cadc:	b1c0      	cbz	r0, 800cb10 <_vfiprintf_r+0x78>
 800cade:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cae0:	07dc      	lsls	r4, r3, #31
 800cae2:	d50e      	bpl.n	800cb02 <_vfiprintf_r+0x6a>
 800cae4:	f04f 30ff 	mov.w	r0, #4294967295
 800cae8:	b01d      	add	sp, #116	; 0x74
 800caea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800caee:	4b7b      	ldr	r3, [pc, #492]	; (800ccdc <_vfiprintf_r+0x244>)
 800caf0:	429d      	cmp	r5, r3
 800caf2:	d101      	bne.n	800caf8 <_vfiprintf_r+0x60>
 800caf4:	68b5      	ldr	r5, [r6, #8]
 800caf6:	e7df      	b.n	800cab8 <_vfiprintf_r+0x20>
 800caf8:	4b79      	ldr	r3, [pc, #484]	; (800cce0 <_vfiprintf_r+0x248>)
 800cafa:	429d      	cmp	r5, r3
 800cafc:	bf08      	it	eq
 800cafe:	68f5      	ldreq	r5, [r6, #12]
 800cb00:	e7da      	b.n	800cab8 <_vfiprintf_r+0x20>
 800cb02:	89ab      	ldrh	r3, [r5, #12]
 800cb04:	0598      	lsls	r0, r3, #22
 800cb06:	d4ed      	bmi.n	800cae4 <_vfiprintf_r+0x4c>
 800cb08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cb0a:	f7ff fa89 	bl	800c020 <__retarget_lock_release_recursive>
 800cb0e:	e7e9      	b.n	800cae4 <_vfiprintf_r+0x4c>
 800cb10:	2300      	movs	r3, #0
 800cb12:	9309      	str	r3, [sp, #36]	; 0x24
 800cb14:	2320      	movs	r3, #32
 800cb16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cb1a:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb1e:	2330      	movs	r3, #48	; 0x30
 800cb20:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cce4 <_vfiprintf_r+0x24c>
 800cb24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cb28:	f04f 0901 	mov.w	r9, #1
 800cb2c:	4623      	mov	r3, r4
 800cb2e:	469a      	mov	sl, r3
 800cb30:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb34:	b10a      	cbz	r2, 800cb3a <_vfiprintf_r+0xa2>
 800cb36:	2a25      	cmp	r2, #37	; 0x25
 800cb38:	d1f9      	bne.n	800cb2e <_vfiprintf_r+0x96>
 800cb3a:	ebba 0b04 	subs.w	fp, sl, r4
 800cb3e:	d00b      	beq.n	800cb58 <_vfiprintf_r+0xc0>
 800cb40:	465b      	mov	r3, fp
 800cb42:	4622      	mov	r2, r4
 800cb44:	4629      	mov	r1, r5
 800cb46:	4630      	mov	r0, r6
 800cb48:	f7ff ff93 	bl	800ca72 <__sfputs_r>
 800cb4c:	3001      	adds	r0, #1
 800cb4e:	f000 80aa 	beq.w	800cca6 <_vfiprintf_r+0x20e>
 800cb52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb54:	445a      	add	r2, fp
 800cb56:	9209      	str	r2, [sp, #36]	; 0x24
 800cb58:	f89a 3000 	ldrb.w	r3, [sl]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	f000 80a2 	beq.w	800cca6 <_vfiprintf_r+0x20e>
 800cb62:	2300      	movs	r3, #0
 800cb64:	f04f 32ff 	mov.w	r2, #4294967295
 800cb68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cb6c:	f10a 0a01 	add.w	sl, sl, #1
 800cb70:	9304      	str	r3, [sp, #16]
 800cb72:	9307      	str	r3, [sp, #28]
 800cb74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cb78:	931a      	str	r3, [sp, #104]	; 0x68
 800cb7a:	4654      	mov	r4, sl
 800cb7c:	2205      	movs	r2, #5
 800cb7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb82:	4858      	ldr	r0, [pc, #352]	; (800cce4 <_vfiprintf_r+0x24c>)
 800cb84:	f7f3 fb9c 	bl	80002c0 <memchr>
 800cb88:	9a04      	ldr	r2, [sp, #16]
 800cb8a:	b9d8      	cbnz	r0, 800cbc4 <_vfiprintf_r+0x12c>
 800cb8c:	06d1      	lsls	r1, r2, #27
 800cb8e:	bf44      	itt	mi
 800cb90:	2320      	movmi	r3, #32
 800cb92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb96:	0713      	lsls	r3, r2, #28
 800cb98:	bf44      	itt	mi
 800cb9a:	232b      	movmi	r3, #43	; 0x2b
 800cb9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cba0:	f89a 3000 	ldrb.w	r3, [sl]
 800cba4:	2b2a      	cmp	r3, #42	; 0x2a
 800cba6:	d015      	beq.n	800cbd4 <_vfiprintf_r+0x13c>
 800cba8:	9a07      	ldr	r2, [sp, #28]
 800cbaa:	4654      	mov	r4, sl
 800cbac:	2000      	movs	r0, #0
 800cbae:	f04f 0c0a 	mov.w	ip, #10
 800cbb2:	4621      	mov	r1, r4
 800cbb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cbb8:	3b30      	subs	r3, #48	; 0x30
 800cbba:	2b09      	cmp	r3, #9
 800cbbc:	d94e      	bls.n	800cc5c <_vfiprintf_r+0x1c4>
 800cbbe:	b1b0      	cbz	r0, 800cbee <_vfiprintf_r+0x156>
 800cbc0:	9207      	str	r2, [sp, #28]
 800cbc2:	e014      	b.n	800cbee <_vfiprintf_r+0x156>
 800cbc4:	eba0 0308 	sub.w	r3, r0, r8
 800cbc8:	fa09 f303 	lsl.w	r3, r9, r3
 800cbcc:	4313      	orrs	r3, r2
 800cbce:	9304      	str	r3, [sp, #16]
 800cbd0:	46a2      	mov	sl, r4
 800cbd2:	e7d2      	b.n	800cb7a <_vfiprintf_r+0xe2>
 800cbd4:	9b03      	ldr	r3, [sp, #12]
 800cbd6:	1d19      	adds	r1, r3, #4
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	9103      	str	r1, [sp, #12]
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	bfbb      	ittet	lt
 800cbe0:	425b      	neglt	r3, r3
 800cbe2:	f042 0202 	orrlt.w	r2, r2, #2
 800cbe6:	9307      	strge	r3, [sp, #28]
 800cbe8:	9307      	strlt	r3, [sp, #28]
 800cbea:	bfb8      	it	lt
 800cbec:	9204      	strlt	r2, [sp, #16]
 800cbee:	7823      	ldrb	r3, [r4, #0]
 800cbf0:	2b2e      	cmp	r3, #46	; 0x2e
 800cbf2:	d10c      	bne.n	800cc0e <_vfiprintf_r+0x176>
 800cbf4:	7863      	ldrb	r3, [r4, #1]
 800cbf6:	2b2a      	cmp	r3, #42	; 0x2a
 800cbf8:	d135      	bne.n	800cc66 <_vfiprintf_r+0x1ce>
 800cbfa:	9b03      	ldr	r3, [sp, #12]
 800cbfc:	1d1a      	adds	r2, r3, #4
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	9203      	str	r2, [sp, #12]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	bfb8      	it	lt
 800cc06:	f04f 33ff 	movlt.w	r3, #4294967295
 800cc0a:	3402      	adds	r4, #2
 800cc0c:	9305      	str	r3, [sp, #20]
 800cc0e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ccf4 <_vfiprintf_r+0x25c>
 800cc12:	7821      	ldrb	r1, [r4, #0]
 800cc14:	2203      	movs	r2, #3
 800cc16:	4650      	mov	r0, sl
 800cc18:	f7f3 fb52 	bl	80002c0 <memchr>
 800cc1c:	b140      	cbz	r0, 800cc30 <_vfiprintf_r+0x198>
 800cc1e:	2340      	movs	r3, #64	; 0x40
 800cc20:	eba0 000a 	sub.w	r0, r0, sl
 800cc24:	fa03 f000 	lsl.w	r0, r3, r0
 800cc28:	9b04      	ldr	r3, [sp, #16]
 800cc2a:	4303      	orrs	r3, r0
 800cc2c:	3401      	adds	r4, #1
 800cc2e:	9304      	str	r3, [sp, #16]
 800cc30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc34:	482c      	ldr	r0, [pc, #176]	; (800cce8 <_vfiprintf_r+0x250>)
 800cc36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cc3a:	2206      	movs	r2, #6
 800cc3c:	f7f3 fb40 	bl	80002c0 <memchr>
 800cc40:	2800      	cmp	r0, #0
 800cc42:	d03f      	beq.n	800ccc4 <_vfiprintf_r+0x22c>
 800cc44:	4b29      	ldr	r3, [pc, #164]	; (800ccec <_vfiprintf_r+0x254>)
 800cc46:	bb1b      	cbnz	r3, 800cc90 <_vfiprintf_r+0x1f8>
 800cc48:	9b03      	ldr	r3, [sp, #12]
 800cc4a:	3307      	adds	r3, #7
 800cc4c:	f023 0307 	bic.w	r3, r3, #7
 800cc50:	3308      	adds	r3, #8
 800cc52:	9303      	str	r3, [sp, #12]
 800cc54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc56:	443b      	add	r3, r7
 800cc58:	9309      	str	r3, [sp, #36]	; 0x24
 800cc5a:	e767      	b.n	800cb2c <_vfiprintf_r+0x94>
 800cc5c:	fb0c 3202 	mla	r2, ip, r2, r3
 800cc60:	460c      	mov	r4, r1
 800cc62:	2001      	movs	r0, #1
 800cc64:	e7a5      	b.n	800cbb2 <_vfiprintf_r+0x11a>
 800cc66:	2300      	movs	r3, #0
 800cc68:	3401      	adds	r4, #1
 800cc6a:	9305      	str	r3, [sp, #20]
 800cc6c:	4619      	mov	r1, r3
 800cc6e:	f04f 0c0a 	mov.w	ip, #10
 800cc72:	4620      	mov	r0, r4
 800cc74:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc78:	3a30      	subs	r2, #48	; 0x30
 800cc7a:	2a09      	cmp	r2, #9
 800cc7c:	d903      	bls.n	800cc86 <_vfiprintf_r+0x1ee>
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d0c5      	beq.n	800cc0e <_vfiprintf_r+0x176>
 800cc82:	9105      	str	r1, [sp, #20]
 800cc84:	e7c3      	b.n	800cc0e <_vfiprintf_r+0x176>
 800cc86:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc8a:	4604      	mov	r4, r0
 800cc8c:	2301      	movs	r3, #1
 800cc8e:	e7f0      	b.n	800cc72 <_vfiprintf_r+0x1da>
 800cc90:	ab03      	add	r3, sp, #12
 800cc92:	9300      	str	r3, [sp, #0]
 800cc94:	462a      	mov	r2, r5
 800cc96:	4b16      	ldr	r3, [pc, #88]	; (800ccf0 <_vfiprintf_r+0x258>)
 800cc98:	a904      	add	r1, sp, #16
 800cc9a:	4630      	mov	r0, r6
 800cc9c:	f7fd fa4e 	bl	800a13c <_printf_float>
 800cca0:	4607      	mov	r7, r0
 800cca2:	1c78      	adds	r0, r7, #1
 800cca4:	d1d6      	bne.n	800cc54 <_vfiprintf_r+0x1bc>
 800cca6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cca8:	07d9      	lsls	r1, r3, #31
 800ccaa:	d405      	bmi.n	800ccb8 <_vfiprintf_r+0x220>
 800ccac:	89ab      	ldrh	r3, [r5, #12]
 800ccae:	059a      	lsls	r2, r3, #22
 800ccb0:	d402      	bmi.n	800ccb8 <_vfiprintf_r+0x220>
 800ccb2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ccb4:	f7ff f9b4 	bl	800c020 <__retarget_lock_release_recursive>
 800ccb8:	89ab      	ldrh	r3, [r5, #12]
 800ccba:	065b      	lsls	r3, r3, #25
 800ccbc:	f53f af12 	bmi.w	800cae4 <_vfiprintf_r+0x4c>
 800ccc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ccc2:	e711      	b.n	800cae8 <_vfiprintf_r+0x50>
 800ccc4:	ab03      	add	r3, sp, #12
 800ccc6:	9300      	str	r3, [sp, #0]
 800ccc8:	462a      	mov	r2, r5
 800ccca:	4b09      	ldr	r3, [pc, #36]	; (800ccf0 <_vfiprintf_r+0x258>)
 800cccc:	a904      	add	r1, sp, #16
 800ccce:	4630      	mov	r0, r6
 800ccd0:	f7fd fcd8 	bl	800a684 <_printf_i>
 800ccd4:	e7e4      	b.n	800cca0 <_vfiprintf_r+0x208>
 800ccd6:	bf00      	nop
 800ccd8:	080262b8 	.word	0x080262b8
 800ccdc:	080262d8 	.word	0x080262d8
 800cce0:	08026298 	.word	0x08026298
 800cce4:	08026454 	.word	0x08026454
 800cce8:	0802645e 	.word	0x0802645e
 800ccec:	0800a13d 	.word	0x0800a13d
 800ccf0:	0800ca73 	.word	0x0800ca73
 800ccf4:	0802645a 	.word	0x0802645a

0800ccf8 <siprintf>:
 800ccf8:	b40e      	push	{r1, r2, r3}
 800ccfa:	b500      	push	{lr}
 800ccfc:	b09c      	sub	sp, #112	; 0x70
 800ccfe:	ab1d      	add	r3, sp, #116	; 0x74
 800cd00:	9002      	str	r0, [sp, #8]
 800cd02:	9006      	str	r0, [sp, #24]
 800cd04:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800cd08:	4809      	ldr	r0, [pc, #36]	; (800cd30 <siprintf+0x38>)
 800cd0a:	9107      	str	r1, [sp, #28]
 800cd0c:	9104      	str	r1, [sp, #16]
 800cd0e:	4909      	ldr	r1, [pc, #36]	; (800cd34 <siprintf+0x3c>)
 800cd10:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd14:	9105      	str	r1, [sp, #20]
 800cd16:	6800      	ldr	r0, [r0, #0]
 800cd18:	9301      	str	r3, [sp, #4]
 800cd1a:	a902      	add	r1, sp, #8
 800cd1c:	f7ff fd92 	bl	800c844 <_svfiprintf_r>
 800cd20:	9b02      	ldr	r3, [sp, #8]
 800cd22:	2200      	movs	r2, #0
 800cd24:	701a      	strb	r2, [r3, #0]
 800cd26:	b01c      	add	sp, #112	; 0x70
 800cd28:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd2c:	b003      	add	sp, #12
 800cd2e:	4770      	bx	lr
 800cd30:	200000cc 	.word	0x200000cc
 800cd34:	ffff0208 	.word	0xffff0208

0800cd38 <siscanf>:
 800cd38:	b40e      	push	{r1, r2, r3}
 800cd3a:	b510      	push	{r4, lr}
 800cd3c:	b09f      	sub	sp, #124	; 0x7c
 800cd3e:	ac21      	add	r4, sp, #132	; 0x84
 800cd40:	f44f 7101 	mov.w	r1, #516	; 0x204
 800cd44:	f854 2b04 	ldr.w	r2, [r4], #4
 800cd48:	9201      	str	r2, [sp, #4]
 800cd4a:	f8ad 101c 	strh.w	r1, [sp, #28]
 800cd4e:	9004      	str	r0, [sp, #16]
 800cd50:	9008      	str	r0, [sp, #32]
 800cd52:	f7f3 faad 	bl	80002b0 <strlen>
 800cd56:	4b0c      	ldr	r3, [pc, #48]	; (800cd88 <siscanf+0x50>)
 800cd58:	9005      	str	r0, [sp, #20]
 800cd5a:	9009      	str	r0, [sp, #36]	; 0x24
 800cd5c:	930d      	str	r3, [sp, #52]	; 0x34
 800cd5e:	480b      	ldr	r0, [pc, #44]	; (800cd8c <siscanf+0x54>)
 800cd60:	9a01      	ldr	r2, [sp, #4]
 800cd62:	6800      	ldr	r0, [r0, #0]
 800cd64:	9403      	str	r4, [sp, #12]
 800cd66:	2300      	movs	r3, #0
 800cd68:	9311      	str	r3, [sp, #68]	; 0x44
 800cd6a:	9316      	str	r3, [sp, #88]	; 0x58
 800cd6c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800cd70:	f8ad 301e 	strh.w	r3, [sp, #30]
 800cd74:	a904      	add	r1, sp, #16
 800cd76:	4623      	mov	r3, r4
 800cd78:	f000 fbd0 	bl	800d51c <__ssvfiscanf_r>
 800cd7c:	b01f      	add	sp, #124	; 0x7c
 800cd7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cd82:	b003      	add	sp, #12
 800cd84:	4770      	bx	lr
 800cd86:	bf00      	nop
 800cd88:	0800cdb3 	.word	0x0800cdb3
 800cd8c:	200000cc 	.word	0x200000cc

0800cd90 <__sread>:
 800cd90:	b510      	push	{r4, lr}
 800cd92:	460c      	mov	r4, r1
 800cd94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd98:	f000 fe8a 	bl	800dab0 <_read_r>
 800cd9c:	2800      	cmp	r0, #0
 800cd9e:	bfab      	itete	ge
 800cda0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800cda2:	89a3      	ldrhlt	r3, [r4, #12]
 800cda4:	181b      	addge	r3, r3, r0
 800cda6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800cdaa:	bfac      	ite	ge
 800cdac:	6563      	strge	r3, [r4, #84]	; 0x54
 800cdae:	81a3      	strhlt	r3, [r4, #12]
 800cdb0:	bd10      	pop	{r4, pc}

0800cdb2 <__seofread>:
 800cdb2:	2000      	movs	r0, #0
 800cdb4:	4770      	bx	lr

0800cdb6 <__swrite>:
 800cdb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdba:	461f      	mov	r7, r3
 800cdbc:	898b      	ldrh	r3, [r1, #12]
 800cdbe:	05db      	lsls	r3, r3, #23
 800cdc0:	4605      	mov	r5, r0
 800cdc2:	460c      	mov	r4, r1
 800cdc4:	4616      	mov	r6, r2
 800cdc6:	d505      	bpl.n	800cdd4 <__swrite+0x1e>
 800cdc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdcc:	2302      	movs	r3, #2
 800cdce:	2200      	movs	r2, #0
 800cdd0:	f000 fa76 	bl	800d2c0 <_lseek_r>
 800cdd4:	89a3      	ldrh	r3, [r4, #12]
 800cdd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cdda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800cdde:	81a3      	strh	r3, [r4, #12]
 800cde0:	4632      	mov	r2, r6
 800cde2:	463b      	mov	r3, r7
 800cde4:	4628      	mov	r0, r5
 800cde6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cdea:	f000 b903 	b.w	800cff4 <_write_r>

0800cdee <__sseek>:
 800cdee:	b510      	push	{r4, lr}
 800cdf0:	460c      	mov	r4, r1
 800cdf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdf6:	f000 fa63 	bl	800d2c0 <_lseek_r>
 800cdfa:	1c43      	adds	r3, r0, #1
 800cdfc:	89a3      	ldrh	r3, [r4, #12]
 800cdfe:	bf15      	itete	ne
 800ce00:	6560      	strne	r0, [r4, #84]	; 0x54
 800ce02:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ce06:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ce0a:	81a3      	strheq	r3, [r4, #12]
 800ce0c:	bf18      	it	ne
 800ce0e:	81a3      	strhne	r3, [r4, #12]
 800ce10:	bd10      	pop	{r4, pc}

0800ce12 <__sclose>:
 800ce12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce16:	f000 b975 	b.w	800d104 <_close_r>

0800ce1a <strcpy>:
 800ce1a:	4603      	mov	r3, r0
 800ce1c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ce20:	f803 2b01 	strb.w	r2, [r3], #1
 800ce24:	2a00      	cmp	r2, #0
 800ce26:	d1f9      	bne.n	800ce1c <strcpy+0x2>
 800ce28:	4770      	bx	lr

0800ce2a <strncmp>:
 800ce2a:	b510      	push	{r4, lr}
 800ce2c:	b17a      	cbz	r2, 800ce4e <strncmp+0x24>
 800ce2e:	4603      	mov	r3, r0
 800ce30:	3901      	subs	r1, #1
 800ce32:	1884      	adds	r4, r0, r2
 800ce34:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ce38:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ce3c:	4290      	cmp	r0, r2
 800ce3e:	d101      	bne.n	800ce44 <strncmp+0x1a>
 800ce40:	42a3      	cmp	r3, r4
 800ce42:	d101      	bne.n	800ce48 <strncmp+0x1e>
 800ce44:	1a80      	subs	r0, r0, r2
 800ce46:	bd10      	pop	{r4, pc}
 800ce48:	2800      	cmp	r0, #0
 800ce4a:	d1f3      	bne.n	800ce34 <strncmp+0xa>
 800ce4c:	e7fa      	b.n	800ce44 <strncmp+0x1a>
 800ce4e:	4610      	mov	r0, r2
 800ce50:	e7f9      	b.n	800ce46 <strncmp+0x1c>
	...

0800ce54 <_strtoul_l.constprop.0>:
 800ce54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ce58:	4f36      	ldr	r7, [pc, #216]	; (800cf34 <_strtoul_l.constprop.0+0xe0>)
 800ce5a:	4686      	mov	lr, r0
 800ce5c:	460d      	mov	r5, r1
 800ce5e:	4628      	mov	r0, r5
 800ce60:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ce64:	5de6      	ldrb	r6, [r4, r7]
 800ce66:	f016 0608 	ands.w	r6, r6, #8
 800ce6a:	d1f8      	bne.n	800ce5e <_strtoul_l.constprop.0+0xa>
 800ce6c:	2c2d      	cmp	r4, #45	; 0x2d
 800ce6e:	d12f      	bne.n	800ced0 <_strtoul_l.constprop.0+0x7c>
 800ce70:	782c      	ldrb	r4, [r5, #0]
 800ce72:	2601      	movs	r6, #1
 800ce74:	1c85      	adds	r5, r0, #2
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d057      	beq.n	800cf2a <_strtoul_l.constprop.0+0xd6>
 800ce7a:	2b10      	cmp	r3, #16
 800ce7c:	d109      	bne.n	800ce92 <_strtoul_l.constprop.0+0x3e>
 800ce7e:	2c30      	cmp	r4, #48	; 0x30
 800ce80:	d107      	bne.n	800ce92 <_strtoul_l.constprop.0+0x3e>
 800ce82:	7828      	ldrb	r0, [r5, #0]
 800ce84:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800ce88:	2858      	cmp	r0, #88	; 0x58
 800ce8a:	d149      	bne.n	800cf20 <_strtoul_l.constprop.0+0xcc>
 800ce8c:	786c      	ldrb	r4, [r5, #1]
 800ce8e:	2310      	movs	r3, #16
 800ce90:	3502      	adds	r5, #2
 800ce92:	f04f 38ff 	mov.w	r8, #4294967295
 800ce96:	2700      	movs	r7, #0
 800ce98:	fbb8 f8f3 	udiv	r8, r8, r3
 800ce9c:	fb03 f908 	mul.w	r9, r3, r8
 800cea0:	ea6f 0909 	mvn.w	r9, r9
 800cea4:	4638      	mov	r0, r7
 800cea6:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800ceaa:	f1bc 0f09 	cmp.w	ip, #9
 800ceae:	d814      	bhi.n	800ceda <_strtoul_l.constprop.0+0x86>
 800ceb0:	4664      	mov	r4, ip
 800ceb2:	42a3      	cmp	r3, r4
 800ceb4:	dd22      	ble.n	800cefc <_strtoul_l.constprop.0+0xa8>
 800ceb6:	2f00      	cmp	r7, #0
 800ceb8:	db1d      	blt.n	800cef6 <_strtoul_l.constprop.0+0xa2>
 800ceba:	4580      	cmp	r8, r0
 800cebc:	d31b      	bcc.n	800cef6 <_strtoul_l.constprop.0+0xa2>
 800cebe:	d101      	bne.n	800cec4 <_strtoul_l.constprop.0+0x70>
 800cec0:	45a1      	cmp	r9, r4
 800cec2:	db18      	blt.n	800cef6 <_strtoul_l.constprop.0+0xa2>
 800cec4:	fb00 4003 	mla	r0, r0, r3, r4
 800cec8:	2701      	movs	r7, #1
 800ceca:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cece:	e7ea      	b.n	800cea6 <_strtoul_l.constprop.0+0x52>
 800ced0:	2c2b      	cmp	r4, #43	; 0x2b
 800ced2:	bf04      	itt	eq
 800ced4:	782c      	ldrbeq	r4, [r5, #0]
 800ced6:	1c85      	addeq	r5, r0, #2
 800ced8:	e7cd      	b.n	800ce76 <_strtoul_l.constprop.0+0x22>
 800ceda:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800cede:	f1bc 0f19 	cmp.w	ip, #25
 800cee2:	d801      	bhi.n	800cee8 <_strtoul_l.constprop.0+0x94>
 800cee4:	3c37      	subs	r4, #55	; 0x37
 800cee6:	e7e4      	b.n	800ceb2 <_strtoul_l.constprop.0+0x5e>
 800cee8:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800ceec:	f1bc 0f19 	cmp.w	ip, #25
 800cef0:	d804      	bhi.n	800cefc <_strtoul_l.constprop.0+0xa8>
 800cef2:	3c57      	subs	r4, #87	; 0x57
 800cef4:	e7dd      	b.n	800ceb2 <_strtoul_l.constprop.0+0x5e>
 800cef6:	f04f 37ff 	mov.w	r7, #4294967295
 800cefa:	e7e6      	b.n	800ceca <_strtoul_l.constprop.0+0x76>
 800cefc:	2f00      	cmp	r7, #0
 800cefe:	da07      	bge.n	800cf10 <_strtoul_l.constprop.0+0xbc>
 800cf00:	2322      	movs	r3, #34	; 0x22
 800cf02:	f8ce 3000 	str.w	r3, [lr]
 800cf06:	f04f 30ff 	mov.w	r0, #4294967295
 800cf0a:	b932      	cbnz	r2, 800cf1a <_strtoul_l.constprop.0+0xc6>
 800cf0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf10:	b106      	cbz	r6, 800cf14 <_strtoul_l.constprop.0+0xc0>
 800cf12:	4240      	negs	r0, r0
 800cf14:	2a00      	cmp	r2, #0
 800cf16:	d0f9      	beq.n	800cf0c <_strtoul_l.constprop.0+0xb8>
 800cf18:	b107      	cbz	r7, 800cf1c <_strtoul_l.constprop.0+0xc8>
 800cf1a:	1e69      	subs	r1, r5, #1
 800cf1c:	6011      	str	r1, [r2, #0]
 800cf1e:	e7f5      	b.n	800cf0c <_strtoul_l.constprop.0+0xb8>
 800cf20:	2430      	movs	r4, #48	; 0x30
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d1b5      	bne.n	800ce92 <_strtoul_l.constprop.0+0x3e>
 800cf26:	2308      	movs	r3, #8
 800cf28:	e7b3      	b.n	800ce92 <_strtoul_l.constprop.0+0x3e>
 800cf2a:	2c30      	cmp	r4, #48	; 0x30
 800cf2c:	d0a9      	beq.n	800ce82 <_strtoul_l.constprop.0+0x2e>
 800cf2e:	230a      	movs	r3, #10
 800cf30:	e7af      	b.n	800ce92 <_strtoul_l.constprop.0+0x3e>
 800cf32:	bf00      	nop
 800cf34:	08026466 	.word	0x08026466

0800cf38 <_strtoul_r>:
 800cf38:	f7ff bf8c 	b.w	800ce54 <_strtoul_l.constprop.0>

0800cf3c <strtoul>:
 800cf3c:	4613      	mov	r3, r2
 800cf3e:	460a      	mov	r2, r1
 800cf40:	4601      	mov	r1, r0
 800cf42:	4802      	ldr	r0, [pc, #8]	; (800cf4c <strtoul+0x10>)
 800cf44:	6800      	ldr	r0, [r0, #0]
 800cf46:	f7ff bf85 	b.w	800ce54 <_strtoul_l.constprop.0>
 800cf4a:	bf00      	nop
 800cf4c:	200000cc 	.word	0x200000cc

0800cf50 <__swbuf_r>:
 800cf50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf52:	460e      	mov	r6, r1
 800cf54:	4614      	mov	r4, r2
 800cf56:	4605      	mov	r5, r0
 800cf58:	b118      	cbz	r0, 800cf62 <__swbuf_r+0x12>
 800cf5a:	6983      	ldr	r3, [r0, #24]
 800cf5c:	b90b      	cbnz	r3, 800cf62 <__swbuf_r+0x12>
 800cf5e:	f7fe fea1 	bl	800bca4 <__sinit>
 800cf62:	4b21      	ldr	r3, [pc, #132]	; (800cfe8 <__swbuf_r+0x98>)
 800cf64:	429c      	cmp	r4, r3
 800cf66:	d12b      	bne.n	800cfc0 <__swbuf_r+0x70>
 800cf68:	686c      	ldr	r4, [r5, #4]
 800cf6a:	69a3      	ldr	r3, [r4, #24]
 800cf6c:	60a3      	str	r3, [r4, #8]
 800cf6e:	89a3      	ldrh	r3, [r4, #12]
 800cf70:	071a      	lsls	r2, r3, #28
 800cf72:	d52f      	bpl.n	800cfd4 <__swbuf_r+0x84>
 800cf74:	6923      	ldr	r3, [r4, #16]
 800cf76:	b36b      	cbz	r3, 800cfd4 <__swbuf_r+0x84>
 800cf78:	6923      	ldr	r3, [r4, #16]
 800cf7a:	6820      	ldr	r0, [r4, #0]
 800cf7c:	1ac0      	subs	r0, r0, r3
 800cf7e:	6963      	ldr	r3, [r4, #20]
 800cf80:	b2f6      	uxtb	r6, r6
 800cf82:	4283      	cmp	r3, r0
 800cf84:	4637      	mov	r7, r6
 800cf86:	dc04      	bgt.n	800cf92 <__swbuf_r+0x42>
 800cf88:	4621      	mov	r1, r4
 800cf8a:	4628      	mov	r0, r5
 800cf8c:	f000 f95c 	bl	800d248 <_fflush_r>
 800cf90:	bb30      	cbnz	r0, 800cfe0 <__swbuf_r+0x90>
 800cf92:	68a3      	ldr	r3, [r4, #8]
 800cf94:	3b01      	subs	r3, #1
 800cf96:	60a3      	str	r3, [r4, #8]
 800cf98:	6823      	ldr	r3, [r4, #0]
 800cf9a:	1c5a      	adds	r2, r3, #1
 800cf9c:	6022      	str	r2, [r4, #0]
 800cf9e:	701e      	strb	r6, [r3, #0]
 800cfa0:	6963      	ldr	r3, [r4, #20]
 800cfa2:	3001      	adds	r0, #1
 800cfa4:	4283      	cmp	r3, r0
 800cfa6:	d004      	beq.n	800cfb2 <__swbuf_r+0x62>
 800cfa8:	89a3      	ldrh	r3, [r4, #12]
 800cfaa:	07db      	lsls	r3, r3, #31
 800cfac:	d506      	bpl.n	800cfbc <__swbuf_r+0x6c>
 800cfae:	2e0a      	cmp	r6, #10
 800cfb0:	d104      	bne.n	800cfbc <__swbuf_r+0x6c>
 800cfb2:	4621      	mov	r1, r4
 800cfb4:	4628      	mov	r0, r5
 800cfb6:	f000 f947 	bl	800d248 <_fflush_r>
 800cfba:	b988      	cbnz	r0, 800cfe0 <__swbuf_r+0x90>
 800cfbc:	4638      	mov	r0, r7
 800cfbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cfc0:	4b0a      	ldr	r3, [pc, #40]	; (800cfec <__swbuf_r+0x9c>)
 800cfc2:	429c      	cmp	r4, r3
 800cfc4:	d101      	bne.n	800cfca <__swbuf_r+0x7a>
 800cfc6:	68ac      	ldr	r4, [r5, #8]
 800cfc8:	e7cf      	b.n	800cf6a <__swbuf_r+0x1a>
 800cfca:	4b09      	ldr	r3, [pc, #36]	; (800cff0 <__swbuf_r+0xa0>)
 800cfcc:	429c      	cmp	r4, r3
 800cfce:	bf08      	it	eq
 800cfd0:	68ec      	ldreq	r4, [r5, #12]
 800cfd2:	e7ca      	b.n	800cf6a <__swbuf_r+0x1a>
 800cfd4:	4621      	mov	r1, r4
 800cfd6:	4628      	mov	r0, r5
 800cfd8:	f000 f81e 	bl	800d018 <__swsetup_r>
 800cfdc:	2800      	cmp	r0, #0
 800cfde:	d0cb      	beq.n	800cf78 <__swbuf_r+0x28>
 800cfe0:	f04f 37ff 	mov.w	r7, #4294967295
 800cfe4:	e7ea      	b.n	800cfbc <__swbuf_r+0x6c>
 800cfe6:	bf00      	nop
 800cfe8:	080262b8 	.word	0x080262b8
 800cfec:	080262d8 	.word	0x080262d8
 800cff0:	08026298 	.word	0x08026298

0800cff4 <_write_r>:
 800cff4:	b538      	push	{r3, r4, r5, lr}
 800cff6:	4d07      	ldr	r5, [pc, #28]	; (800d014 <_write_r+0x20>)
 800cff8:	4604      	mov	r4, r0
 800cffa:	4608      	mov	r0, r1
 800cffc:	4611      	mov	r1, r2
 800cffe:	2200      	movs	r2, #0
 800d000:	602a      	str	r2, [r5, #0]
 800d002:	461a      	mov	r2, r3
 800d004:	f000 ff72 	bl	800deec <_write>
 800d008:	1c43      	adds	r3, r0, #1
 800d00a:	d102      	bne.n	800d012 <_write_r+0x1e>
 800d00c:	682b      	ldr	r3, [r5, #0]
 800d00e:	b103      	cbz	r3, 800d012 <_write_r+0x1e>
 800d010:	6023      	str	r3, [r4, #0]
 800d012:	bd38      	pop	{r3, r4, r5, pc}
 800d014:	20000b54 	.word	0x20000b54

0800d018 <__swsetup_r>:
 800d018:	4b32      	ldr	r3, [pc, #200]	; (800d0e4 <__swsetup_r+0xcc>)
 800d01a:	b570      	push	{r4, r5, r6, lr}
 800d01c:	681d      	ldr	r5, [r3, #0]
 800d01e:	4606      	mov	r6, r0
 800d020:	460c      	mov	r4, r1
 800d022:	b125      	cbz	r5, 800d02e <__swsetup_r+0x16>
 800d024:	69ab      	ldr	r3, [r5, #24]
 800d026:	b913      	cbnz	r3, 800d02e <__swsetup_r+0x16>
 800d028:	4628      	mov	r0, r5
 800d02a:	f7fe fe3b 	bl	800bca4 <__sinit>
 800d02e:	4b2e      	ldr	r3, [pc, #184]	; (800d0e8 <__swsetup_r+0xd0>)
 800d030:	429c      	cmp	r4, r3
 800d032:	d10f      	bne.n	800d054 <__swsetup_r+0x3c>
 800d034:	686c      	ldr	r4, [r5, #4]
 800d036:	89a3      	ldrh	r3, [r4, #12]
 800d038:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d03c:	0719      	lsls	r1, r3, #28
 800d03e:	d42c      	bmi.n	800d09a <__swsetup_r+0x82>
 800d040:	06dd      	lsls	r5, r3, #27
 800d042:	d411      	bmi.n	800d068 <__swsetup_r+0x50>
 800d044:	2309      	movs	r3, #9
 800d046:	6033      	str	r3, [r6, #0]
 800d048:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d04c:	81a3      	strh	r3, [r4, #12]
 800d04e:	f04f 30ff 	mov.w	r0, #4294967295
 800d052:	e03e      	b.n	800d0d2 <__swsetup_r+0xba>
 800d054:	4b25      	ldr	r3, [pc, #148]	; (800d0ec <__swsetup_r+0xd4>)
 800d056:	429c      	cmp	r4, r3
 800d058:	d101      	bne.n	800d05e <__swsetup_r+0x46>
 800d05a:	68ac      	ldr	r4, [r5, #8]
 800d05c:	e7eb      	b.n	800d036 <__swsetup_r+0x1e>
 800d05e:	4b24      	ldr	r3, [pc, #144]	; (800d0f0 <__swsetup_r+0xd8>)
 800d060:	429c      	cmp	r4, r3
 800d062:	bf08      	it	eq
 800d064:	68ec      	ldreq	r4, [r5, #12]
 800d066:	e7e6      	b.n	800d036 <__swsetup_r+0x1e>
 800d068:	0758      	lsls	r0, r3, #29
 800d06a:	d512      	bpl.n	800d092 <__swsetup_r+0x7a>
 800d06c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d06e:	b141      	cbz	r1, 800d082 <__swsetup_r+0x6a>
 800d070:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d074:	4299      	cmp	r1, r3
 800d076:	d002      	beq.n	800d07e <__swsetup_r+0x66>
 800d078:	4630      	mov	r0, r6
 800d07a:	f7fc fedf 	bl	8009e3c <_free_r>
 800d07e:	2300      	movs	r3, #0
 800d080:	6363      	str	r3, [r4, #52]	; 0x34
 800d082:	89a3      	ldrh	r3, [r4, #12]
 800d084:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d088:	81a3      	strh	r3, [r4, #12]
 800d08a:	2300      	movs	r3, #0
 800d08c:	6063      	str	r3, [r4, #4]
 800d08e:	6923      	ldr	r3, [r4, #16]
 800d090:	6023      	str	r3, [r4, #0]
 800d092:	89a3      	ldrh	r3, [r4, #12]
 800d094:	f043 0308 	orr.w	r3, r3, #8
 800d098:	81a3      	strh	r3, [r4, #12]
 800d09a:	6923      	ldr	r3, [r4, #16]
 800d09c:	b94b      	cbnz	r3, 800d0b2 <__swsetup_r+0x9a>
 800d09e:	89a3      	ldrh	r3, [r4, #12]
 800d0a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d0a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d0a8:	d003      	beq.n	800d0b2 <__swsetup_r+0x9a>
 800d0aa:	4621      	mov	r1, r4
 800d0ac:	4630      	mov	r0, r6
 800d0ae:	f000 f93f 	bl	800d330 <__smakebuf_r>
 800d0b2:	89a0      	ldrh	r0, [r4, #12]
 800d0b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d0b8:	f010 0301 	ands.w	r3, r0, #1
 800d0bc:	d00a      	beq.n	800d0d4 <__swsetup_r+0xbc>
 800d0be:	2300      	movs	r3, #0
 800d0c0:	60a3      	str	r3, [r4, #8]
 800d0c2:	6963      	ldr	r3, [r4, #20]
 800d0c4:	425b      	negs	r3, r3
 800d0c6:	61a3      	str	r3, [r4, #24]
 800d0c8:	6923      	ldr	r3, [r4, #16]
 800d0ca:	b943      	cbnz	r3, 800d0de <__swsetup_r+0xc6>
 800d0cc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d0d0:	d1ba      	bne.n	800d048 <__swsetup_r+0x30>
 800d0d2:	bd70      	pop	{r4, r5, r6, pc}
 800d0d4:	0781      	lsls	r1, r0, #30
 800d0d6:	bf58      	it	pl
 800d0d8:	6963      	ldrpl	r3, [r4, #20]
 800d0da:	60a3      	str	r3, [r4, #8]
 800d0dc:	e7f4      	b.n	800d0c8 <__swsetup_r+0xb0>
 800d0de:	2000      	movs	r0, #0
 800d0e0:	e7f7      	b.n	800d0d2 <__swsetup_r+0xba>
 800d0e2:	bf00      	nop
 800d0e4:	200000cc 	.word	0x200000cc
 800d0e8:	080262b8 	.word	0x080262b8
 800d0ec:	080262d8 	.word	0x080262d8
 800d0f0:	08026298 	.word	0x08026298

0800d0f4 <abort>:
 800d0f4:	b508      	push	{r3, lr}
 800d0f6:	2006      	movs	r0, #6
 800d0f8:	f000 fd4c 	bl	800db94 <raise>
 800d0fc:	2001      	movs	r0, #1
 800d0fe:	f000 fefd 	bl	800defc <_exit>
	...

0800d104 <_close_r>:
 800d104:	b538      	push	{r3, r4, r5, lr}
 800d106:	4d06      	ldr	r5, [pc, #24]	; (800d120 <_close_r+0x1c>)
 800d108:	2300      	movs	r3, #0
 800d10a:	4604      	mov	r4, r0
 800d10c:	4608      	mov	r0, r1
 800d10e:	602b      	str	r3, [r5, #0]
 800d110:	f000 fe9e 	bl	800de50 <_close>
 800d114:	1c43      	adds	r3, r0, #1
 800d116:	d102      	bne.n	800d11e <_close_r+0x1a>
 800d118:	682b      	ldr	r3, [r5, #0]
 800d11a:	b103      	cbz	r3, 800d11e <_close_r+0x1a>
 800d11c:	6023      	str	r3, [r4, #0]
 800d11e:	bd38      	pop	{r3, r4, r5, pc}
 800d120:	20000b54 	.word	0x20000b54

0800d124 <__env_lock>:
 800d124:	4801      	ldr	r0, [pc, #4]	; (800d12c <__env_lock+0x8>)
 800d126:	f7fe bf79 	b.w	800c01c <__retarget_lock_acquire_recursive>
 800d12a:	bf00      	nop
 800d12c:	20000b4c 	.word	0x20000b4c

0800d130 <__env_unlock>:
 800d130:	4801      	ldr	r0, [pc, #4]	; (800d138 <__env_unlock+0x8>)
 800d132:	f7fe bf75 	b.w	800c020 <__retarget_lock_release_recursive>
 800d136:	bf00      	nop
 800d138:	20000b4c 	.word	0x20000b4c

0800d13c <__sflush_r>:
 800d13c:	898a      	ldrh	r2, [r1, #12]
 800d13e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d142:	4605      	mov	r5, r0
 800d144:	0710      	lsls	r0, r2, #28
 800d146:	460c      	mov	r4, r1
 800d148:	d458      	bmi.n	800d1fc <__sflush_r+0xc0>
 800d14a:	684b      	ldr	r3, [r1, #4]
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	dc05      	bgt.n	800d15c <__sflush_r+0x20>
 800d150:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d152:	2b00      	cmp	r3, #0
 800d154:	dc02      	bgt.n	800d15c <__sflush_r+0x20>
 800d156:	2000      	movs	r0, #0
 800d158:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d15c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d15e:	2e00      	cmp	r6, #0
 800d160:	d0f9      	beq.n	800d156 <__sflush_r+0x1a>
 800d162:	2300      	movs	r3, #0
 800d164:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d168:	682f      	ldr	r7, [r5, #0]
 800d16a:	602b      	str	r3, [r5, #0]
 800d16c:	d032      	beq.n	800d1d4 <__sflush_r+0x98>
 800d16e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d170:	89a3      	ldrh	r3, [r4, #12]
 800d172:	075a      	lsls	r2, r3, #29
 800d174:	d505      	bpl.n	800d182 <__sflush_r+0x46>
 800d176:	6863      	ldr	r3, [r4, #4]
 800d178:	1ac0      	subs	r0, r0, r3
 800d17a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d17c:	b10b      	cbz	r3, 800d182 <__sflush_r+0x46>
 800d17e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d180:	1ac0      	subs	r0, r0, r3
 800d182:	2300      	movs	r3, #0
 800d184:	4602      	mov	r2, r0
 800d186:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d188:	6a21      	ldr	r1, [r4, #32]
 800d18a:	4628      	mov	r0, r5
 800d18c:	47b0      	blx	r6
 800d18e:	1c43      	adds	r3, r0, #1
 800d190:	89a3      	ldrh	r3, [r4, #12]
 800d192:	d106      	bne.n	800d1a2 <__sflush_r+0x66>
 800d194:	6829      	ldr	r1, [r5, #0]
 800d196:	291d      	cmp	r1, #29
 800d198:	d82c      	bhi.n	800d1f4 <__sflush_r+0xb8>
 800d19a:	4a2a      	ldr	r2, [pc, #168]	; (800d244 <__sflush_r+0x108>)
 800d19c:	40ca      	lsrs	r2, r1
 800d19e:	07d6      	lsls	r6, r2, #31
 800d1a0:	d528      	bpl.n	800d1f4 <__sflush_r+0xb8>
 800d1a2:	2200      	movs	r2, #0
 800d1a4:	6062      	str	r2, [r4, #4]
 800d1a6:	04d9      	lsls	r1, r3, #19
 800d1a8:	6922      	ldr	r2, [r4, #16]
 800d1aa:	6022      	str	r2, [r4, #0]
 800d1ac:	d504      	bpl.n	800d1b8 <__sflush_r+0x7c>
 800d1ae:	1c42      	adds	r2, r0, #1
 800d1b0:	d101      	bne.n	800d1b6 <__sflush_r+0x7a>
 800d1b2:	682b      	ldr	r3, [r5, #0]
 800d1b4:	b903      	cbnz	r3, 800d1b8 <__sflush_r+0x7c>
 800d1b6:	6560      	str	r0, [r4, #84]	; 0x54
 800d1b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d1ba:	602f      	str	r7, [r5, #0]
 800d1bc:	2900      	cmp	r1, #0
 800d1be:	d0ca      	beq.n	800d156 <__sflush_r+0x1a>
 800d1c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d1c4:	4299      	cmp	r1, r3
 800d1c6:	d002      	beq.n	800d1ce <__sflush_r+0x92>
 800d1c8:	4628      	mov	r0, r5
 800d1ca:	f7fc fe37 	bl	8009e3c <_free_r>
 800d1ce:	2000      	movs	r0, #0
 800d1d0:	6360      	str	r0, [r4, #52]	; 0x34
 800d1d2:	e7c1      	b.n	800d158 <__sflush_r+0x1c>
 800d1d4:	6a21      	ldr	r1, [r4, #32]
 800d1d6:	2301      	movs	r3, #1
 800d1d8:	4628      	mov	r0, r5
 800d1da:	47b0      	blx	r6
 800d1dc:	1c41      	adds	r1, r0, #1
 800d1de:	d1c7      	bne.n	800d170 <__sflush_r+0x34>
 800d1e0:	682b      	ldr	r3, [r5, #0]
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d0c4      	beq.n	800d170 <__sflush_r+0x34>
 800d1e6:	2b1d      	cmp	r3, #29
 800d1e8:	d001      	beq.n	800d1ee <__sflush_r+0xb2>
 800d1ea:	2b16      	cmp	r3, #22
 800d1ec:	d101      	bne.n	800d1f2 <__sflush_r+0xb6>
 800d1ee:	602f      	str	r7, [r5, #0]
 800d1f0:	e7b1      	b.n	800d156 <__sflush_r+0x1a>
 800d1f2:	89a3      	ldrh	r3, [r4, #12]
 800d1f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d1f8:	81a3      	strh	r3, [r4, #12]
 800d1fa:	e7ad      	b.n	800d158 <__sflush_r+0x1c>
 800d1fc:	690f      	ldr	r7, [r1, #16]
 800d1fe:	2f00      	cmp	r7, #0
 800d200:	d0a9      	beq.n	800d156 <__sflush_r+0x1a>
 800d202:	0793      	lsls	r3, r2, #30
 800d204:	680e      	ldr	r6, [r1, #0]
 800d206:	bf08      	it	eq
 800d208:	694b      	ldreq	r3, [r1, #20]
 800d20a:	600f      	str	r7, [r1, #0]
 800d20c:	bf18      	it	ne
 800d20e:	2300      	movne	r3, #0
 800d210:	eba6 0807 	sub.w	r8, r6, r7
 800d214:	608b      	str	r3, [r1, #8]
 800d216:	f1b8 0f00 	cmp.w	r8, #0
 800d21a:	dd9c      	ble.n	800d156 <__sflush_r+0x1a>
 800d21c:	6a21      	ldr	r1, [r4, #32]
 800d21e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d220:	4643      	mov	r3, r8
 800d222:	463a      	mov	r2, r7
 800d224:	4628      	mov	r0, r5
 800d226:	47b0      	blx	r6
 800d228:	2800      	cmp	r0, #0
 800d22a:	dc06      	bgt.n	800d23a <__sflush_r+0xfe>
 800d22c:	89a3      	ldrh	r3, [r4, #12]
 800d22e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d232:	81a3      	strh	r3, [r4, #12]
 800d234:	f04f 30ff 	mov.w	r0, #4294967295
 800d238:	e78e      	b.n	800d158 <__sflush_r+0x1c>
 800d23a:	4407      	add	r7, r0
 800d23c:	eba8 0800 	sub.w	r8, r8, r0
 800d240:	e7e9      	b.n	800d216 <__sflush_r+0xda>
 800d242:	bf00      	nop
 800d244:	20400001 	.word	0x20400001

0800d248 <_fflush_r>:
 800d248:	b538      	push	{r3, r4, r5, lr}
 800d24a:	690b      	ldr	r3, [r1, #16]
 800d24c:	4605      	mov	r5, r0
 800d24e:	460c      	mov	r4, r1
 800d250:	b913      	cbnz	r3, 800d258 <_fflush_r+0x10>
 800d252:	2500      	movs	r5, #0
 800d254:	4628      	mov	r0, r5
 800d256:	bd38      	pop	{r3, r4, r5, pc}
 800d258:	b118      	cbz	r0, 800d262 <_fflush_r+0x1a>
 800d25a:	6983      	ldr	r3, [r0, #24]
 800d25c:	b90b      	cbnz	r3, 800d262 <_fflush_r+0x1a>
 800d25e:	f7fe fd21 	bl	800bca4 <__sinit>
 800d262:	4b14      	ldr	r3, [pc, #80]	; (800d2b4 <_fflush_r+0x6c>)
 800d264:	429c      	cmp	r4, r3
 800d266:	d11b      	bne.n	800d2a0 <_fflush_r+0x58>
 800d268:	686c      	ldr	r4, [r5, #4]
 800d26a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d0ef      	beq.n	800d252 <_fflush_r+0xa>
 800d272:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d274:	07d0      	lsls	r0, r2, #31
 800d276:	d404      	bmi.n	800d282 <_fflush_r+0x3a>
 800d278:	0599      	lsls	r1, r3, #22
 800d27a:	d402      	bmi.n	800d282 <_fflush_r+0x3a>
 800d27c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d27e:	f7fe fecd 	bl	800c01c <__retarget_lock_acquire_recursive>
 800d282:	4628      	mov	r0, r5
 800d284:	4621      	mov	r1, r4
 800d286:	f7ff ff59 	bl	800d13c <__sflush_r>
 800d28a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d28c:	07da      	lsls	r2, r3, #31
 800d28e:	4605      	mov	r5, r0
 800d290:	d4e0      	bmi.n	800d254 <_fflush_r+0xc>
 800d292:	89a3      	ldrh	r3, [r4, #12]
 800d294:	059b      	lsls	r3, r3, #22
 800d296:	d4dd      	bmi.n	800d254 <_fflush_r+0xc>
 800d298:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d29a:	f7fe fec1 	bl	800c020 <__retarget_lock_release_recursive>
 800d29e:	e7d9      	b.n	800d254 <_fflush_r+0xc>
 800d2a0:	4b05      	ldr	r3, [pc, #20]	; (800d2b8 <_fflush_r+0x70>)
 800d2a2:	429c      	cmp	r4, r3
 800d2a4:	d101      	bne.n	800d2aa <_fflush_r+0x62>
 800d2a6:	68ac      	ldr	r4, [r5, #8]
 800d2a8:	e7df      	b.n	800d26a <_fflush_r+0x22>
 800d2aa:	4b04      	ldr	r3, [pc, #16]	; (800d2bc <_fflush_r+0x74>)
 800d2ac:	429c      	cmp	r4, r3
 800d2ae:	bf08      	it	eq
 800d2b0:	68ec      	ldreq	r4, [r5, #12]
 800d2b2:	e7da      	b.n	800d26a <_fflush_r+0x22>
 800d2b4:	080262b8 	.word	0x080262b8
 800d2b8:	080262d8 	.word	0x080262d8
 800d2bc:	08026298 	.word	0x08026298

0800d2c0 <_lseek_r>:
 800d2c0:	b538      	push	{r3, r4, r5, lr}
 800d2c2:	4d07      	ldr	r5, [pc, #28]	; (800d2e0 <_lseek_r+0x20>)
 800d2c4:	4604      	mov	r4, r0
 800d2c6:	4608      	mov	r0, r1
 800d2c8:	4611      	mov	r1, r2
 800d2ca:	2200      	movs	r2, #0
 800d2cc:	602a      	str	r2, [r5, #0]
 800d2ce:	461a      	mov	r2, r3
 800d2d0:	f000 fdee 	bl	800deb0 <_lseek>
 800d2d4:	1c43      	adds	r3, r0, #1
 800d2d6:	d102      	bne.n	800d2de <_lseek_r+0x1e>
 800d2d8:	682b      	ldr	r3, [r5, #0]
 800d2da:	b103      	cbz	r3, 800d2de <_lseek_r+0x1e>
 800d2dc:	6023      	str	r3, [r4, #0]
 800d2de:	bd38      	pop	{r3, r4, r5, pc}
 800d2e0:	20000b54 	.word	0x20000b54

0800d2e4 <__swhatbuf_r>:
 800d2e4:	b570      	push	{r4, r5, r6, lr}
 800d2e6:	460e      	mov	r6, r1
 800d2e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d2ec:	2900      	cmp	r1, #0
 800d2ee:	b096      	sub	sp, #88	; 0x58
 800d2f0:	4614      	mov	r4, r2
 800d2f2:	461d      	mov	r5, r3
 800d2f4:	da08      	bge.n	800d308 <__swhatbuf_r+0x24>
 800d2f6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d2fa:	2200      	movs	r2, #0
 800d2fc:	602a      	str	r2, [r5, #0]
 800d2fe:	061a      	lsls	r2, r3, #24
 800d300:	d410      	bmi.n	800d324 <__swhatbuf_r+0x40>
 800d302:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d306:	e00e      	b.n	800d326 <__swhatbuf_r+0x42>
 800d308:	466a      	mov	r2, sp
 800d30a:	f000 fd31 	bl	800dd70 <_fstat_r>
 800d30e:	2800      	cmp	r0, #0
 800d310:	dbf1      	blt.n	800d2f6 <__swhatbuf_r+0x12>
 800d312:	9a01      	ldr	r2, [sp, #4]
 800d314:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d318:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d31c:	425a      	negs	r2, r3
 800d31e:	415a      	adcs	r2, r3
 800d320:	602a      	str	r2, [r5, #0]
 800d322:	e7ee      	b.n	800d302 <__swhatbuf_r+0x1e>
 800d324:	2340      	movs	r3, #64	; 0x40
 800d326:	2000      	movs	r0, #0
 800d328:	6023      	str	r3, [r4, #0]
 800d32a:	b016      	add	sp, #88	; 0x58
 800d32c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d330 <__smakebuf_r>:
 800d330:	898b      	ldrh	r3, [r1, #12]
 800d332:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d334:	079d      	lsls	r5, r3, #30
 800d336:	4606      	mov	r6, r0
 800d338:	460c      	mov	r4, r1
 800d33a:	d507      	bpl.n	800d34c <__smakebuf_r+0x1c>
 800d33c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d340:	6023      	str	r3, [r4, #0]
 800d342:	6123      	str	r3, [r4, #16]
 800d344:	2301      	movs	r3, #1
 800d346:	6163      	str	r3, [r4, #20]
 800d348:	b002      	add	sp, #8
 800d34a:	bd70      	pop	{r4, r5, r6, pc}
 800d34c:	ab01      	add	r3, sp, #4
 800d34e:	466a      	mov	r2, sp
 800d350:	f7ff ffc8 	bl	800d2e4 <__swhatbuf_r>
 800d354:	9900      	ldr	r1, [sp, #0]
 800d356:	4605      	mov	r5, r0
 800d358:	4630      	mov	r0, r6
 800d35a:	f7fc fddb 	bl	8009f14 <_malloc_r>
 800d35e:	b948      	cbnz	r0, 800d374 <__smakebuf_r+0x44>
 800d360:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d364:	059a      	lsls	r2, r3, #22
 800d366:	d4ef      	bmi.n	800d348 <__smakebuf_r+0x18>
 800d368:	f023 0303 	bic.w	r3, r3, #3
 800d36c:	f043 0302 	orr.w	r3, r3, #2
 800d370:	81a3      	strh	r3, [r4, #12]
 800d372:	e7e3      	b.n	800d33c <__smakebuf_r+0xc>
 800d374:	4b0d      	ldr	r3, [pc, #52]	; (800d3ac <__smakebuf_r+0x7c>)
 800d376:	62b3      	str	r3, [r6, #40]	; 0x28
 800d378:	89a3      	ldrh	r3, [r4, #12]
 800d37a:	6020      	str	r0, [r4, #0]
 800d37c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d380:	81a3      	strh	r3, [r4, #12]
 800d382:	9b00      	ldr	r3, [sp, #0]
 800d384:	6163      	str	r3, [r4, #20]
 800d386:	9b01      	ldr	r3, [sp, #4]
 800d388:	6120      	str	r0, [r4, #16]
 800d38a:	b15b      	cbz	r3, 800d3a4 <__smakebuf_r+0x74>
 800d38c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d390:	4630      	mov	r0, r6
 800d392:	f000 fcff 	bl	800dd94 <_isatty_r>
 800d396:	b128      	cbz	r0, 800d3a4 <__smakebuf_r+0x74>
 800d398:	89a3      	ldrh	r3, [r4, #12]
 800d39a:	f023 0303 	bic.w	r3, r3, #3
 800d39e:	f043 0301 	orr.w	r3, r3, #1
 800d3a2:	81a3      	strh	r3, [r4, #12]
 800d3a4:	89a0      	ldrh	r0, [r4, #12]
 800d3a6:	4305      	orrs	r5, r0
 800d3a8:	81a5      	strh	r5, [r4, #12]
 800d3aa:	e7cd      	b.n	800d348 <__smakebuf_r+0x18>
 800d3ac:	0800bc3d 	.word	0x0800bc3d

0800d3b0 <__ascii_mbtowc>:
 800d3b0:	b082      	sub	sp, #8
 800d3b2:	b901      	cbnz	r1, 800d3b6 <__ascii_mbtowc+0x6>
 800d3b4:	a901      	add	r1, sp, #4
 800d3b6:	b142      	cbz	r2, 800d3ca <__ascii_mbtowc+0x1a>
 800d3b8:	b14b      	cbz	r3, 800d3ce <__ascii_mbtowc+0x1e>
 800d3ba:	7813      	ldrb	r3, [r2, #0]
 800d3bc:	600b      	str	r3, [r1, #0]
 800d3be:	7812      	ldrb	r2, [r2, #0]
 800d3c0:	1e10      	subs	r0, r2, #0
 800d3c2:	bf18      	it	ne
 800d3c4:	2001      	movne	r0, #1
 800d3c6:	b002      	add	sp, #8
 800d3c8:	4770      	bx	lr
 800d3ca:	4610      	mov	r0, r2
 800d3cc:	e7fb      	b.n	800d3c6 <__ascii_mbtowc+0x16>
 800d3ce:	f06f 0001 	mvn.w	r0, #1
 800d3d2:	e7f8      	b.n	800d3c6 <__ascii_mbtowc+0x16>

0800d3d4 <memmove>:
 800d3d4:	4288      	cmp	r0, r1
 800d3d6:	b510      	push	{r4, lr}
 800d3d8:	eb01 0402 	add.w	r4, r1, r2
 800d3dc:	d902      	bls.n	800d3e4 <memmove+0x10>
 800d3de:	4284      	cmp	r4, r0
 800d3e0:	4623      	mov	r3, r4
 800d3e2:	d807      	bhi.n	800d3f4 <memmove+0x20>
 800d3e4:	1e43      	subs	r3, r0, #1
 800d3e6:	42a1      	cmp	r1, r4
 800d3e8:	d008      	beq.n	800d3fc <memmove+0x28>
 800d3ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d3ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d3f2:	e7f8      	b.n	800d3e6 <memmove+0x12>
 800d3f4:	4402      	add	r2, r0
 800d3f6:	4601      	mov	r1, r0
 800d3f8:	428a      	cmp	r2, r1
 800d3fa:	d100      	bne.n	800d3fe <memmove+0x2a>
 800d3fc:	bd10      	pop	{r4, pc}
 800d3fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d402:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d406:	e7f7      	b.n	800d3f8 <memmove+0x24>

0800d408 <_realloc_r>:
 800d408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d40c:	4680      	mov	r8, r0
 800d40e:	4614      	mov	r4, r2
 800d410:	460e      	mov	r6, r1
 800d412:	b921      	cbnz	r1, 800d41e <_realloc_r+0x16>
 800d414:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d418:	4611      	mov	r1, r2
 800d41a:	f7fc bd7b 	b.w	8009f14 <_malloc_r>
 800d41e:	b92a      	cbnz	r2, 800d42c <_realloc_r+0x24>
 800d420:	f7fc fd0c 	bl	8009e3c <_free_r>
 800d424:	4625      	mov	r5, r4
 800d426:	4628      	mov	r0, r5
 800d428:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d42c:	f000 fcc2 	bl	800ddb4 <_malloc_usable_size_r>
 800d430:	4284      	cmp	r4, r0
 800d432:	4607      	mov	r7, r0
 800d434:	d802      	bhi.n	800d43c <_realloc_r+0x34>
 800d436:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d43a:	d812      	bhi.n	800d462 <_realloc_r+0x5a>
 800d43c:	4621      	mov	r1, r4
 800d43e:	4640      	mov	r0, r8
 800d440:	f7fc fd68 	bl	8009f14 <_malloc_r>
 800d444:	4605      	mov	r5, r0
 800d446:	2800      	cmp	r0, #0
 800d448:	d0ed      	beq.n	800d426 <_realloc_r+0x1e>
 800d44a:	42bc      	cmp	r4, r7
 800d44c:	4622      	mov	r2, r4
 800d44e:	4631      	mov	r1, r6
 800d450:	bf28      	it	cs
 800d452:	463a      	movcs	r2, r7
 800d454:	f7fe fde5 	bl	800c022 <memcpy>
 800d458:	4631      	mov	r1, r6
 800d45a:	4640      	mov	r0, r8
 800d45c:	f7fc fcee 	bl	8009e3c <_free_r>
 800d460:	e7e1      	b.n	800d426 <_realloc_r+0x1e>
 800d462:	4635      	mov	r5, r6
 800d464:	e7df      	b.n	800d426 <_realloc_r+0x1e>

0800d466 <_sungetc_r>:
 800d466:	b538      	push	{r3, r4, r5, lr}
 800d468:	1c4b      	adds	r3, r1, #1
 800d46a:	4614      	mov	r4, r2
 800d46c:	d103      	bne.n	800d476 <_sungetc_r+0x10>
 800d46e:	f04f 35ff 	mov.w	r5, #4294967295
 800d472:	4628      	mov	r0, r5
 800d474:	bd38      	pop	{r3, r4, r5, pc}
 800d476:	8993      	ldrh	r3, [r2, #12]
 800d478:	f023 0320 	bic.w	r3, r3, #32
 800d47c:	8193      	strh	r3, [r2, #12]
 800d47e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d480:	6852      	ldr	r2, [r2, #4]
 800d482:	b2cd      	uxtb	r5, r1
 800d484:	b18b      	cbz	r3, 800d4aa <_sungetc_r+0x44>
 800d486:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800d488:	4293      	cmp	r3, r2
 800d48a:	dd08      	ble.n	800d49e <_sungetc_r+0x38>
 800d48c:	6823      	ldr	r3, [r4, #0]
 800d48e:	1e5a      	subs	r2, r3, #1
 800d490:	6022      	str	r2, [r4, #0]
 800d492:	f803 5c01 	strb.w	r5, [r3, #-1]
 800d496:	6863      	ldr	r3, [r4, #4]
 800d498:	3301      	adds	r3, #1
 800d49a:	6063      	str	r3, [r4, #4]
 800d49c:	e7e9      	b.n	800d472 <_sungetc_r+0xc>
 800d49e:	4621      	mov	r1, r4
 800d4a0:	f000 fc18 	bl	800dcd4 <__submore>
 800d4a4:	2800      	cmp	r0, #0
 800d4a6:	d0f1      	beq.n	800d48c <_sungetc_r+0x26>
 800d4a8:	e7e1      	b.n	800d46e <_sungetc_r+0x8>
 800d4aa:	6921      	ldr	r1, [r4, #16]
 800d4ac:	6823      	ldr	r3, [r4, #0]
 800d4ae:	b151      	cbz	r1, 800d4c6 <_sungetc_r+0x60>
 800d4b0:	4299      	cmp	r1, r3
 800d4b2:	d208      	bcs.n	800d4c6 <_sungetc_r+0x60>
 800d4b4:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800d4b8:	42a9      	cmp	r1, r5
 800d4ba:	d104      	bne.n	800d4c6 <_sungetc_r+0x60>
 800d4bc:	3b01      	subs	r3, #1
 800d4be:	3201      	adds	r2, #1
 800d4c0:	6023      	str	r3, [r4, #0]
 800d4c2:	6062      	str	r2, [r4, #4]
 800d4c4:	e7d5      	b.n	800d472 <_sungetc_r+0xc>
 800d4c6:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800d4ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d4ce:	6363      	str	r3, [r4, #52]	; 0x34
 800d4d0:	2303      	movs	r3, #3
 800d4d2:	63a3      	str	r3, [r4, #56]	; 0x38
 800d4d4:	4623      	mov	r3, r4
 800d4d6:	f803 5f46 	strb.w	r5, [r3, #70]!
 800d4da:	6023      	str	r3, [r4, #0]
 800d4dc:	2301      	movs	r3, #1
 800d4de:	e7dc      	b.n	800d49a <_sungetc_r+0x34>

0800d4e0 <__ssrefill_r>:
 800d4e0:	b510      	push	{r4, lr}
 800d4e2:	460c      	mov	r4, r1
 800d4e4:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800d4e6:	b169      	cbz	r1, 800d504 <__ssrefill_r+0x24>
 800d4e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d4ec:	4299      	cmp	r1, r3
 800d4ee:	d001      	beq.n	800d4f4 <__ssrefill_r+0x14>
 800d4f0:	f7fc fca4 	bl	8009e3c <_free_r>
 800d4f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d4f6:	6063      	str	r3, [r4, #4]
 800d4f8:	2000      	movs	r0, #0
 800d4fa:	6360      	str	r0, [r4, #52]	; 0x34
 800d4fc:	b113      	cbz	r3, 800d504 <__ssrefill_r+0x24>
 800d4fe:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800d500:	6023      	str	r3, [r4, #0]
 800d502:	bd10      	pop	{r4, pc}
 800d504:	6923      	ldr	r3, [r4, #16]
 800d506:	6023      	str	r3, [r4, #0]
 800d508:	2300      	movs	r3, #0
 800d50a:	6063      	str	r3, [r4, #4]
 800d50c:	89a3      	ldrh	r3, [r4, #12]
 800d50e:	f043 0320 	orr.w	r3, r3, #32
 800d512:	81a3      	strh	r3, [r4, #12]
 800d514:	f04f 30ff 	mov.w	r0, #4294967295
 800d518:	e7f3      	b.n	800d502 <__ssrefill_r+0x22>
	...

0800d51c <__ssvfiscanf_r>:
 800d51c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d520:	460c      	mov	r4, r1
 800d522:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800d526:	2100      	movs	r1, #0
 800d528:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800d52c:	49a6      	ldr	r1, [pc, #664]	; (800d7c8 <__ssvfiscanf_r+0x2ac>)
 800d52e:	91a0      	str	r1, [sp, #640]	; 0x280
 800d530:	f10d 0804 	add.w	r8, sp, #4
 800d534:	49a5      	ldr	r1, [pc, #660]	; (800d7cc <__ssvfiscanf_r+0x2b0>)
 800d536:	4fa6      	ldr	r7, [pc, #664]	; (800d7d0 <__ssvfiscanf_r+0x2b4>)
 800d538:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800d7d4 <__ssvfiscanf_r+0x2b8>
 800d53c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800d540:	4606      	mov	r6, r0
 800d542:	91a1      	str	r1, [sp, #644]	; 0x284
 800d544:	9300      	str	r3, [sp, #0]
 800d546:	7813      	ldrb	r3, [r2, #0]
 800d548:	2b00      	cmp	r3, #0
 800d54a:	f000 815a 	beq.w	800d802 <__ssvfiscanf_r+0x2e6>
 800d54e:	5dd9      	ldrb	r1, [r3, r7]
 800d550:	f011 0108 	ands.w	r1, r1, #8
 800d554:	f102 0501 	add.w	r5, r2, #1
 800d558:	d019      	beq.n	800d58e <__ssvfiscanf_r+0x72>
 800d55a:	6863      	ldr	r3, [r4, #4]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	dd0f      	ble.n	800d580 <__ssvfiscanf_r+0x64>
 800d560:	6823      	ldr	r3, [r4, #0]
 800d562:	781a      	ldrb	r2, [r3, #0]
 800d564:	5cba      	ldrb	r2, [r7, r2]
 800d566:	0712      	lsls	r2, r2, #28
 800d568:	d401      	bmi.n	800d56e <__ssvfiscanf_r+0x52>
 800d56a:	462a      	mov	r2, r5
 800d56c:	e7eb      	b.n	800d546 <__ssvfiscanf_r+0x2a>
 800d56e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d570:	3201      	adds	r2, #1
 800d572:	9245      	str	r2, [sp, #276]	; 0x114
 800d574:	6862      	ldr	r2, [r4, #4]
 800d576:	3301      	adds	r3, #1
 800d578:	3a01      	subs	r2, #1
 800d57a:	6062      	str	r2, [r4, #4]
 800d57c:	6023      	str	r3, [r4, #0]
 800d57e:	e7ec      	b.n	800d55a <__ssvfiscanf_r+0x3e>
 800d580:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d582:	4621      	mov	r1, r4
 800d584:	4630      	mov	r0, r6
 800d586:	4798      	blx	r3
 800d588:	2800      	cmp	r0, #0
 800d58a:	d0e9      	beq.n	800d560 <__ssvfiscanf_r+0x44>
 800d58c:	e7ed      	b.n	800d56a <__ssvfiscanf_r+0x4e>
 800d58e:	2b25      	cmp	r3, #37	; 0x25
 800d590:	d012      	beq.n	800d5b8 <__ssvfiscanf_r+0x9c>
 800d592:	469a      	mov	sl, r3
 800d594:	6863      	ldr	r3, [r4, #4]
 800d596:	2b00      	cmp	r3, #0
 800d598:	f340 8091 	ble.w	800d6be <__ssvfiscanf_r+0x1a2>
 800d59c:	6822      	ldr	r2, [r4, #0]
 800d59e:	7813      	ldrb	r3, [r2, #0]
 800d5a0:	4553      	cmp	r3, sl
 800d5a2:	f040 812e 	bne.w	800d802 <__ssvfiscanf_r+0x2e6>
 800d5a6:	6863      	ldr	r3, [r4, #4]
 800d5a8:	3b01      	subs	r3, #1
 800d5aa:	6063      	str	r3, [r4, #4]
 800d5ac:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800d5ae:	3201      	adds	r2, #1
 800d5b0:	3301      	adds	r3, #1
 800d5b2:	6022      	str	r2, [r4, #0]
 800d5b4:	9345      	str	r3, [sp, #276]	; 0x114
 800d5b6:	e7d8      	b.n	800d56a <__ssvfiscanf_r+0x4e>
 800d5b8:	9141      	str	r1, [sp, #260]	; 0x104
 800d5ba:	9143      	str	r1, [sp, #268]	; 0x10c
 800d5bc:	7853      	ldrb	r3, [r2, #1]
 800d5be:	2b2a      	cmp	r3, #42	; 0x2a
 800d5c0:	bf02      	ittt	eq
 800d5c2:	2310      	moveq	r3, #16
 800d5c4:	1c95      	addeq	r5, r2, #2
 800d5c6:	9341      	streq	r3, [sp, #260]	; 0x104
 800d5c8:	220a      	movs	r2, #10
 800d5ca:	46aa      	mov	sl, r5
 800d5cc:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800d5d0:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800d5d4:	2b09      	cmp	r3, #9
 800d5d6:	d91d      	bls.n	800d614 <__ssvfiscanf_r+0xf8>
 800d5d8:	487e      	ldr	r0, [pc, #504]	; (800d7d4 <__ssvfiscanf_r+0x2b8>)
 800d5da:	2203      	movs	r2, #3
 800d5dc:	f7f2 fe70 	bl	80002c0 <memchr>
 800d5e0:	b140      	cbz	r0, 800d5f4 <__ssvfiscanf_r+0xd8>
 800d5e2:	2301      	movs	r3, #1
 800d5e4:	eba0 0009 	sub.w	r0, r0, r9
 800d5e8:	fa03 f000 	lsl.w	r0, r3, r0
 800d5ec:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d5ee:	4318      	orrs	r0, r3
 800d5f0:	9041      	str	r0, [sp, #260]	; 0x104
 800d5f2:	4655      	mov	r5, sl
 800d5f4:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d5f8:	2b78      	cmp	r3, #120	; 0x78
 800d5fa:	d806      	bhi.n	800d60a <__ssvfiscanf_r+0xee>
 800d5fc:	2b57      	cmp	r3, #87	; 0x57
 800d5fe:	d810      	bhi.n	800d622 <__ssvfiscanf_r+0x106>
 800d600:	2b25      	cmp	r3, #37	; 0x25
 800d602:	d0c6      	beq.n	800d592 <__ssvfiscanf_r+0x76>
 800d604:	d856      	bhi.n	800d6b4 <__ssvfiscanf_r+0x198>
 800d606:	2b00      	cmp	r3, #0
 800d608:	d064      	beq.n	800d6d4 <__ssvfiscanf_r+0x1b8>
 800d60a:	2303      	movs	r3, #3
 800d60c:	9347      	str	r3, [sp, #284]	; 0x11c
 800d60e:	230a      	movs	r3, #10
 800d610:	9342      	str	r3, [sp, #264]	; 0x108
 800d612:	e071      	b.n	800d6f8 <__ssvfiscanf_r+0x1dc>
 800d614:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800d616:	fb02 1103 	mla	r1, r2, r3, r1
 800d61a:	3930      	subs	r1, #48	; 0x30
 800d61c:	9143      	str	r1, [sp, #268]	; 0x10c
 800d61e:	4655      	mov	r5, sl
 800d620:	e7d3      	b.n	800d5ca <__ssvfiscanf_r+0xae>
 800d622:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800d626:	2a20      	cmp	r2, #32
 800d628:	d8ef      	bhi.n	800d60a <__ssvfiscanf_r+0xee>
 800d62a:	a101      	add	r1, pc, #4	; (adr r1, 800d630 <__ssvfiscanf_r+0x114>)
 800d62c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d630:	0800d6e3 	.word	0x0800d6e3
 800d634:	0800d60b 	.word	0x0800d60b
 800d638:	0800d60b 	.word	0x0800d60b
 800d63c:	0800d741 	.word	0x0800d741
 800d640:	0800d60b 	.word	0x0800d60b
 800d644:	0800d60b 	.word	0x0800d60b
 800d648:	0800d60b 	.word	0x0800d60b
 800d64c:	0800d60b 	.word	0x0800d60b
 800d650:	0800d60b 	.word	0x0800d60b
 800d654:	0800d60b 	.word	0x0800d60b
 800d658:	0800d60b 	.word	0x0800d60b
 800d65c:	0800d757 	.word	0x0800d757
 800d660:	0800d72d 	.word	0x0800d72d
 800d664:	0800d6bb 	.word	0x0800d6bb
 800d668:	0800d6bb 	.word	0x0800d6bb
 800d66c:	0800d6bb 	.word	0x0800d6bb
 800d670:	0800d60b 	.word	0x0800d60b
 800d674:	0800d731 	.word	0x0800d731
 800d678:	0800d60b 	.word	0x0800d60b
 800d67c:	0800d60b 	.word	0x0800d60b
 800d680:	0800d60b 	.word	0x0800d60b
 800d684:	0800d60b 	.word	0x0800d60b
 800d688:	0800d767 	.word	0x0800d767
 800d68c:	0800d739 	.word	0x0800d739
 800d690:	0800d6db 	.word	0x0800d6db
 800d694:	0800d60b 	.word	0x0800d60b
 800d698:	0800d60b 	.word	0x0800d60b
 800d69c:	0800d763 	.word	0x0800d763
 800d6a0:	0800d60b 	.word	0x0800d60b
 800d6a4:	0800d72d 	.word	0x0800d72d
 800d6a8:	0800d60b 	.word	0x0800d60b
 800d6ac:	0800d60b 	.word	0x0800d60b
 800d6b0:	0800d6e3 	.word	0x0800d6e3
 800d6b4:	3b45      	subs	r3, #69	; 0x45
 800d6b6:	2b02      	cmp	r3, #2
 800d6b8:	d8a7      	bhi.n	800d60a <__ssvfiscanf_r+0xee>
 800d6ba:	2305      	movs	r3, #5
 800d6bc:	e01b      	b.n	800d6f6 <__ssvfiscanf_r+0x1da>
 800d6be:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d6c0:	4621      	mov	r1, r4
 800d6c2:	4630      	mov	r0, r6
 800d6c4:	4798      	blx	r3
 800d6c6:	2800      	cmp	r0, #0
 800d6c8:	f43f af68 	beq.w	800d59c <__ssvfiscanf_r+0x80>
 800d6cc:	9844      	ldr	r0, [sp, #272]	; 0x110
 800d6ce:	2800      	cmp	r0, #0
 800d6d0:	f040 808d 	bne.w	800d7ee <__ssvfiscanf_r+0x2d2>
 800d6d4:	f04f 30ff 	mov.w	r0, #4294967295
 800d6d8:	e08f      	b.n	800d7fa <__ssvfiscanf_r+0x2de>
 800d6da:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d6dc:	f042 0220 	orr.w	r2, r2, #32
 800d6e0:	9241      	str	r2, [sp, #260]	; 0x104
 800d6e2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d6e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d6e8:	9241      	str	r2, [sp, #260]	; 0x104
 800d6ea:	2210      	movs	r2, #16
 800d6ec:	2b6f      	cmp	r3, #111	; 0x6f
 800d6ee:	9242      	str	r2, [sp, #264]	; 0x108
 800d6f0:	bf34      	ite	cc
 800d6f2:	2303      	movcc	r3, #3
 800d6f4:	2304      	movcs	r3, #4
 800d6f6:	9347      	str	r3, [sp, #284]	; 0x11c
 800d6f8:	6863      	ldr	r3, [r4, #4]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	dd42      	ble.n	800d784 <__ssvfiscanf_r+0x268>
 800d6fe:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d700:	0659      	lsls	r1, r3, #25
 800d702:	d404      	bmi.n	800d70e <__ssvfiscanf_r+0x1f2>
 800d704:	6823      	ldr	r3, [r4, #0]
 800d706:	781a      	ldrb	r2, [r3, #0]
 800d708:	5cba      	ldrb	r2, [r7, r2]
 800d70a:	0712      	lsls	r2, r2, #28
 800d70c:	d441      	bmi.n	800d792 <__ssvfiscanf_r+0x276>
 800d70e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800d710:	2b02      	cmp	r3, #2
 800d712:	dc50      	bgt.n	800d7b6 <__ssvfiscanf_r+0x29a>
 800d714:	466b      	mov	r3, sp
 800d716:	4622      	mov	r2, r4
 800d718:	a941      	add	r1, sp, #260	; 0x104
 800d71a:	4630      	mov	r0, r6
 800d71c:	f000 f876 	bl	800d80c <_scanf_chars>
 800d720:	2801      	cmp	r0, #1
 800d722:	d06e      	beq.n	800d802 <__ssvfiscanf_r+0x2e6>
 800d724:	2802      	cmp	r0, #2
 800d726:	f47f af20 	bne.w	800d56a <__ssvfiscanf_r+0x4e>
 800d72a:	e7cf      	b.n	800d6cc <__ssvfiscanf_r+0x1b0>
 800d72c:	220a      	movs	r2, #10
 800d72e:	e7dd      	b.n	800d6ec <__ssvfiscanf_r+0x1d0>
 800d730:	2300      	movs	r3, #0
 800d732:	9342      	str	r3, [sp, #264]	; 0x108
 800d734:	2303      	movs	r3, #3
 800d736:	e7de      	b.n	800d6f6 <__ssvfiscanf_r+0x1da>
 800d738:	2308      	movs	r3, #8
 800d73a:	9342      	str	r3, [sp, #264]	; 0x108
 800d73c:	2304      	movs	r3, #4
 800d73e:	e7da      	b.n	800d6f6 <__ssvfiscanf_r+0x1da>
 800d740:	4629      	mov	r1, r5
 800d742:	4640      	mov	r0, r8
 800d744:	f000 f9c6 	bl	800dad4 <__sccl>
 800d748:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d74a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d74e:	9341      	str	r3, [sp, #260]	; 0x104
 800d750:	4605      	mov	r5, r0
 800d752:	2301      	movs	r3, #1
 800d754:	e7cf      	b.n	800d6f6 <__ssvfiscanf_r+0x1da>
 800d756:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d758:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d75c:	9341      	str	r3, [sp, #260]	; 0x104
 800d75e:	2300      	movs	r3, #0
 800d760:	e7c9      	b.n	800d6f6 <__ssvfiscanf_r+0x1da>
 800d762:	2302      	movs	r3, #2
 800d764:	e7c7      	b.n	800d6f6 <__ssvfiscanf_r+0x1da>
 800d766:	9841      	ldr	r0, [sp, #260]	; 0x104
 800d768:	06c3      	lsls	r3, r0, #27
 800d76a:	f53f aefe 	bmi.w	800d56a <__ssvfiscanf_r+0x4e>
 800d76e:	9b00      	ldr	r3, [sp, #0]
 800d770:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d772:	1d19      	adds	r1, r3, #4
 800d774:	9100      	str	r1, [sp, #0]
 800d776:	681b      	ldr	r3, [r3, #0]
 800d778:	f010 0f01 	tst.w	r0, #1
 800d77c:	bf14      	ite	ne
 800d77e:	801a      	strhne	r2, [r3, #0]
 800d780:	601a      	streq	r2, [r3, #0]
 800d782:	e6f2      	b.n	800d56a <__ssvfiscanf_r+0x4e>
 800d784:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d786:	4621      	mov	r1, r4
 800d788:	4630      	mov	r0, r6
 800d78a:	4798      	blx	r3
 800d78c:	2800      	cmp	r0, #0
 800d78e:	d0b6      	beq.n	800d6fe <__ssvfiscanf_r+0x1e2>
 800d790:	e79c      	b.n	800d6cc <__ssvfiscanf_r+0x1b0>
 800d792:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d794:	3201      	adds	r2, #1
 800d796:	9245      	str	r2, [sp, #276]	; 0x114
 800d798:	6862      	ldr	r2, [r4, #4]
 800d79a:	3a01      	subs	r2, #1
 800d79c:	2a00      	cmp	r2, #0
 800d79e:	6062      	str	r2, [r4, #4]
 800d7a0:	dd02      	ble.n	800d7a8 <__ssvfiscanf_r+0x28c>
 800d7a2:	3301      	adds	r3, #1
 800d7a4:	6023      	str	r3, [r4, #0]
 800d7a6:	e7ad      	b.n	800d704 <__ssvfiscanf_r+0x1e8>
 800d7a8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d7aa:	4621      	mov	r1, r4
 800d7ac:	4630      	mov	r0, r6
 800d7ae:	4798      	blx	r3
 800d7b0:	2800      	cmp	r0, #0
 800d7b2:	d0a7      	beq.n	800d704 <__ssvfiscanf_r+0x1e8>
 800d7b4:	e78a      	b.n	800d6cc <__ssvfiscanf_r+0x1b0>
 800d7b6:	2b04      	cmp	r3, #4
 800d7b8:	dc0e      	bgt.n	800d7d8 <__ssvfiscanf_r+0x2bc>
 800d7ba:	466b      	mov	r3, sp
 800d7bc:	4622      	mov	r2, r4
 800d7be:	a941      	add	r1, sp, #260	; 0x104
 800d7c0:	4630      	mov	r0, r6
 800d7c2:	f000 f87d 	bl	800d8c0 <_scanf_i>
 800d7c6:	e7ab      	b.n	800d720 <__ssvfiscanf_r+0x204>
 800d7c8:	0800d467 	.word	0x0800d467
 800d7cc:	0800d4e1 	.word	0x0800d4e1
 800d7d0:	08026466 	.word	0x08026466
 800d7d4:	0802645a 	.word	0x0802645a
 800d7d8:	4b0b      	ldr	r3, [pc, #44]	; (800d808 <__ssvfiscanf_r+0x2ec>)
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	f43f aec5 	beq.w	800d56a <__ssvfiscanf_r+0x4e>
 800d7e0:	466b      	mov	r3, sp
 800d7e2:	4622      	mov	r2, r4
 800d7e4:	a941      	add	r1, sp, #260	; 0x104
 800d7e6:	4630      	mov	r0, r6
 800d7e8:	f3af 8000 	nop.w
 800d7ec:	e798      	b.n	800d720 <__ssvfiscanf_r+0x204>
 800d7ee:	89a3      	ldrh	r3, [r4, #12]
 800d7f0:	f013 0f40 	tst.w	r3, #64	; 0x40
 800d7f4:	bf18      	it	ne
 800d7f6:	f04f 30ff 	movne.w	r0, #4294967295
 800d7fa:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800d7fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d802:	9844      	ldr	r0, [sp, #272]	; 0x110
 800d804:	e7f9      	b.n	800d7fa <__ssvfiscanf_r+0x2de>
 800d806:	bf00      	nop
 800d808:	00000000 	.word	0x00000000

0800d80c <_scanf_chars>:
 800d80c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d810:	4615      	mov	r5, r2
 800d812:	688a      	ldr	r2, [r1, #8]
 800d814:	4680      	mov	r8, r0
 800d816:	460c      	mov	r4, r1
 800d818:	b932      	cbnz	r2, 800d828 <_scanf_chars+0x1c>
 800d81a:	698a      	ldr	r2, [r1, #24]
 800d81c:	2a00      	cmp	r2, #0
 800d81e:	bf0c      	ite	eq
 800d820:	2201      	moveq	r2, #1
 800d822:	f04f 32ff 	movne.w	r2, #4294967295
 800d826:	608a      	str	r2, [r1, #8]
 800d828:	6822      	ldr	r2, [r4, #0]
 800d82a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800d8bc <_scanf_chars+0xb0>
 800d82e:	06d1      	lsls	r1, r2, #27
 800d830:	bf5f      	itttt	pl
 800d832:	681a      	ldrpl	r2, [r3, #0]
 800d834:	1d11      	addpl	r1, r2, #4
 800d836:	6019      	strpl	r1, [r3, #0]
 800d838:	6816      	ldrpl	r6, [r2, #0]
 800d83a:	2700      	movs	r7, #0
 800d83c:	69a0      	ldr	r0, [r4, #24]
 800d83e:	b188      	cbz	r0, 800d864 <_scanf_chars+0x58>
 800d840:	2801      	cmp	r0, #1
 800d842:	d107      	bne.n	800d854 <_scanf_chars+0x48>
 800d844:	682a      	ldr	r2, [r5, #0]
 800d846:	7811      	ldrb	r1, [r2, #0]
 800d848:	6962      	ldr	r2, [r4, #20]
 800d84a:	5c52      	ldrb	r2, [r2, r1]
 800d84c:	b952      	cbnz	r2, 800d864 <_scanf_chars+0x58>
 800d84e:	2f00      	cmp	r7, #0
 800d850:	d031      	beq.n	800d8b6 <_scanf_chars+0xaa>
 800d852:	e022      	b.n	800d89a <_scanf_chars+0x8e>
 800d854:	2802      	cmp	r0, #2
 800d856:	d120      	bne.n	800d89a <_scanf_chars+0x8e>
 800d858:	682b      	ldr	r3, [r5, #0]
 800d85a:	781b      	ldrb	r3, [r3, #0]
 800d85c:	f813 3009 	ldrb.w	r3, [r3, r9]
 800d860:	071b      	lsls	r3, r3, #28
 800d862:	d41a      	bmi.n	800d89a <_scanf_chars+0x8e>
 800d864:	6823      	ldr	r3, [r4, #0]
 800d866:	06da      	lsls	r2, r3, #27
 800d868:	bf5e      	ittt	pl
 800d86a:	682b      	ldrpl	r3, [r5, #0]
 800d86c:	781b      	ldrbpl	r3, [r3, #0]
 800d86e:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d872:	682a      	ldr	r2, [r5, #0]
 800d874:	686b      	ldr	r3, [r5, #4]
 800d876:	3201      	adds	r2, #1
 800d878:	602a      	str	r2, [r5, #0]
 800d87a:	68a2      	ldr	r2, [r4, #8]
 800d87c:	3b01      	subs	r3, #1
 800d87e:	3a01      	subs	r2, #1
 800d880:	606b      	str	r3, [r5, #4]
 800d882:	3701      	adds	r7, #1
 800d884:	60a2      	str	r2, [r4, #8]
 800d886:	b142      	cbz	r2, 800d89a <_scanf_chars+0x8e>
 800d888:	2b00      	cmp	r3, #0
 800d88a:	dcd7      	bgt.n	800d83c <_scanf_chars+0x30>
 800d88c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d890:	4629      	mov	r1, r5
 800d892:	4640      	mov	r0, r8
 800d894:	4798      	blx	r3
 800d896:	2800      	cmp	r0, #0
 800d898:	d0d0      	beq.n	800d83c <_scanf_chars+0x30>
 800d89a:	6823      	ldr	r3, [r4, #0]
 800d89c:	f013 0310 	ands.w	r3, r3, #16
 800d8a0:	d105      	bne.n	800d8ae <_scanf_chars+0xa2>
 800d8a2:	68e2      	ldr	r2, [r4, #12]
 800d8a4:	3201      	adds	r2, #1
 800d8a6:	60e2      	str	r2, [r4, #12]
 800d8a8:	69a2      	ldr	r2, [r4, #24]
 800d8aa:	b102      	cbz	r2, 800d8ae <_scanf_chars+0xa2>
 800d8ac:	7033      	strb	r3, [r6, #0]
 800d8ae:	6923      	ldr	r3, [r4, #16]
 800d8b0:	443b      	add	r3, r7
 800d8b2:	6123      	str	r3, [r4, #16]
 800d8b4:	2000      	movs	r0, #0
 800d8b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d8ba:	bf00      	nop
 800d8bc:	08026466 	.word	0x08026466

0800d8c0 <_scanf_i>:
 800d8c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8c4:	4698      	mov	r8, r3
 800d8c6:	4b76      	ldr	r3, [pc, #472]	; (800daa0 <_scanf_i+0x1e0>)
 800d8c8:	460c      	mov	r4, r1
 800d8ca:	4682      	mov	sl, r0
 800d8cc:	4616      	mov	r6, r2
 800d8ce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d8d2:	b087      	sub	sp, #28
 800d8d4:	ab03      	add	r3, sp, #12
 800d8d6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d8da:	4b72      	ldr	r3, [pc, #456]	; (800daa4 <_scanf_i+0x1e4>)
 800d8dc:	69a1      	ldr	r1, [r4, #24]
 800d8de:	4a72      	ldr	r2, [pc, #456]	; (800daa8 <_scanf_i+0x1e8>)
 800d8e0:	2903      	cmp	r1, #3
 800d8e2:	bf18      	it	ne
 800d8e4:	461a      	movne	r2, r3
 800d8e6:	68a3      	ldr	r3, [r4, #8]
 800d8e8:	9201      	str	r2, [sp, #4]
 800d8ea:	1e5a      	subs	r2, r3, #1
 800d8ec:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800d8f0:	bf88      	it	hi
 800d8f2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d8f6:	4627      	mov	r7, r4
 800d8f8:	bf82      	ittt	hi
 800d8fa:	eb03 0905 	addhi.w	r9, r3, r5
 800d8fe:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d902:	60a3      	strhi	r3, [r4, #8]
 800d904:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d908:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800d90c:	bf98      	it	ls
 800d90e:	f04f 0900 	movls.w	r9, #0
 800d912:	6023      	str	r3, [r4, #0]
 800d914:	463d      	mov	r5, r7
 800d916:	f04f 0b00 	mov.w	fp, #0
 800d91a:	6831      	ldr	r1, [r6, #0]
 800d91c:	ab03      	add	r3, sp, #12
 800d91e:	7809      	ldrb	r1, [r1, #0]
 800d920:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d924:	2202      	movs	r2, #2
 800d926:	f7f2 fccb 	bl	80002c0 <memchr>
 800d92a:	b328      	cbz	r0, 800d978 <_scanf_i+0xb8>
 800d92c:	f1bb 0f01 	cmp.w	fp, #1
 800d930:	d159      	bne.n	800d9e6 <_scanf_i+0x126>
 800d932:	6862      	ldr	r2, [r4, #4]
 800d934:	b92a      	cbnz	r2, 800d942 <_scanf_i+0x82>
 800d936:	6822      	ldr	r2, [r4, #0]
 800d938:	2308      	movs	r3, #8
 800d93a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d93e:	6063      	str	r3, [r4, #4]
 800d940:	6022      	str	r2, [r4, #0]
 800d942:	6822      	ldr	r2, [r4, #0]
 800d944:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800d948:	6022      	str	r2, [r4, #0]
 800d94a:	68a2      	ldr	r2, [r4, #8]
 800d94c:	1e51      	subs	r1, r2, #1
 800d94e:	60a1      	str	r1, [r4, #8]
 800d950:	b192      	cbz	r2, 800d978 <_scanf_i+0xb8>
 800d952:	6832      	ldr	r2, [r6, #0]
 800d954:	1c51      	adds	r1, r2, #1
 800d956:	6031      	str	r1, [r6, #0]
 800d958:	7812      	ldrb	r2, [r2, #0]
 800d95a:	f805 2b01 	strb.w	r2, [r5], #1
 800d95e:	6872      	ldr	r2, [r6, #4]
 800d960:	3a01      	subs	r2, #1
 800d962:	2a00      	cmp	r2, #0
 800d964:	6072      	str	r2, [r6, #4]
 800d966:	dc07      	bgt.n	800d978 <_scanf_i+0xb8>
 800d968:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800d96c:	4631      	mov	r1, r6
 800d96e:	4650      	mov	r0, sl
 800d970:	4790      	blx	r2
 800d972:	2800      	cmp	r0, #0
 800d974:	f040 8085 	bne.w	800da82 <_scanf_i+0x1c2>
 800d978:	f10b 0b01 	add.w	fp, fp, #1
 800d97c:	f1bb 0f03 	cmp.w	fp, #3
 800d980:	d1cb      	bne.n	800d91a <_scanf_i+0x5a>
 800d982:	6863      	ldr	r3, [r4, #4]
 800d984:	b90b      	cbnz	r3, 800d98a <_scanf_i+0xca>
 800d986:	230a      	movs	r3, #10
 800d988:	6063      	str	r3, [r4, #4]
 800d98a:	6863      	ldr	r3, [r4, #4]
 800d98c:	4947      	ldr	r1, [pc, #284]	; (800daac <_scanf_i+0x1ec>)
 800d98e:	6960      	ldr	r0, [r4, #20]
 800d990:	1ac9      	subs	r1, r1, r3
 800d992:	f000 f89f 	bl	800dad4 <__sccl>
 800d996:	f04f 0b00 	mov.w	fp, #0
 800d99a:	68a3      	ldr	r3, [r4, #8]
 800d99c:	6822      	ldr	r2, [r4, #0]
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d03d      	beq.n	800da1e <_scanf_i+0x15e>
 800d9a2:	6831      	ldr	r1, [r6, #0]
 800d9a4:	6960      	ldr	r0, [r4, #20]
 800d9a6:	f891 c000 	ldrb.w	ip, [r1]
 800d9aa:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d9ae:	2800      	cmp	r0, #0
 800d9b0:	d035      	beq.n	800da1e <_scanf_i+0x15e>
 800d9b2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800d9b6:	d124      	bne.n	800da02 <_scanf_i+0x142>
 800d9b8:	0510      	lsls	r0, r2, #20
 800d9ba:	d522      	bpl.n	800da02 <_scanf_i+0x142>
 800d9bc:	f10b 0b01 	add.w	fp, fp, #1
 800d9c0:	f1b9 0f00 	cmp.w	r9, #0
 800d9c4:	d003      	beq.n	800d9ce <_scanf_i+0x10e>
 800d9c6:	3301      	adds	r3, #1
 800d9c8:	f109 39ff 	add.w	r9, r9, #4294967295
 800d9cc:	60a3      	str	r3, [r4, #8]
 800d9ce:	6873      	ldr	r3, [r6, #4]
 800d9d0:	3b01      	subs	r3, #1
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	6073      	str	r3, [r6, #4]
 800d9d6:	dd1b      	ble.n	800da10 <_scanf_i+0x150>
 800d9d8:	6833      	ldr	r3, [r6, #0]
 800d9da:	3301      	adds	r3, #1
 800d9dc:	6033      	str	r3, [r6, #0]
 800d9de:	68a3      	ldr	r3, [r4, #8]
 800d9e0:	3b01      	subs	r3, #1
 800d9e2:	60a3      	str	r3, [r4, #8]
 800d9e4:	e7d9      	b.n	800d99a <_scanf_i+0xda>
 800d9e6:	f1bb 0f02 	cmp.w	fp, #2
 800d9ea:	d1ae      	bne.n	800d94a <_scanf_i+0x8a>
 800d9ec:	6822      	ldr	r2, [r4, #0]
 800d9ee:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800d9f2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d9f6:	d1bf      	bne.n	800d978 <_scanf_i+0xb8>
 800d9f8:	2310      	movs	r3, #16
 800d9fa:	6063      	str	r3, [r4, #4]
 800d9fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800da00:	e7a2      	b.n	800d948 <_scanf_i+0x88>
 800da02:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800da06:	6022      	str	r2, [r4, #0]
 800da08:	780b      	ldrb	r3, [r1, #0]
 800da0a:	f805 3b01 	strb.w	r3, [r5], #1
 800da0e:	e7de      	b.n	800d9ce <_scanf_i+0x10e>
 800da10:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800da14:	4631      	mov	r1, r6
 800da16:	4650      	mov	r0, sl
 800da18:	4798      	blx	r3
 800da1a:	2800      	cmp	r0, #0
 800da1c:	d0df      	beq.n	800d9de <_scanf_i+0x11e>
 800da1e:	6823      	ldr	r3, [r4, #0]
 800da20:	05db      	lsls	r3, r3, #23
 800da22:	d50d      	bpl.n	800da40 <_scanf_i+0x180>
 800da24:	42bd      	cmp	r5, r7
 800da26:	d909      	bls.n	800da3c <_scanf_i+0x17c>
 800da28:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800da2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800da30:	4632      	mov	r2, r6
 800da32:	4650      	mov	r0, sl
 800da34:	4798      	blx	r3
 800da36:	f105 39ff 	add.w	r9, r5, #4294967295
 800da3a:	464d      	mov	r5, r9
 800da3c:	42bd      	cmp	r5, r7
 800da3e:	d02d      	beq.n	800da9c <_scanf_i+0x1dc>
 800da40:	6822      	ldr	r2, [r4, #0]
 800da42:	f012 0210 	ands.w	r2, r2, #16
 800da46:	d113      	bne.n	800da70 <_scanf_i+0x1b0>
 800da48:	702a      	strb	r2, [r5, #0]
 800da4a:	6863      	ldr	r3, [r4, #4]
 800da4c:	9e01      	ldr	r6, [sp, #4]
 800da4e:	4639      	mov	r1, r7
 800da50:	4650      	mov	r0, sl
 800da52:	47b0      	blx	r6
 800da54:	6821      	ldr	r1, [r4, #0]
 800da56:	f8d8 3000 	ldr.w	r3, [r8]
 800da5a:	f011 0f20 	tst.w	r1, #32
 800da5e:	d013      	beq.n	800da88 <_scanf_i+0x1c8>
 800da60:	1d1a      	adds	r2, r3, #4
 800da62:	f8c8 2000 	str.w	r2, [r8]
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	6018      	str	r0, [r3, #0]
 800da6a:	68e3      	ldr	r3, [r4, #12]
 800da6c:	3301      	adds	r3, #1
 800da6e:	60e3      	str	r3, [r4, #12]
 800da70:	1bed      	subs	r5, r5, r7
 800da72:	44ab      	add	fp, r5
 800da74:	6925      	ldr	r5, [r4, #16]
 800da76:	445d      	add	r5, fp
 800da78:	6125      	str	r5, [r4, #16]
 800da7a:	2000      	movs	r0, #0
 800da7c:	b007      	add	sp, #28
 800da7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da82:	f04f 0b00 	mov.w	fp, #0
 800da86:	e7ca      	b.n	800da1e <_scanf_i+0x15e>
 800da88:	1d1a      	adds	r2, r3, #4
 800da8a:	f8c8 2000 	str.w	r2, [r8]
 800da8e:	681b      	ldr	r3, [r3, #0]
 800da90:	f011 0f01 	tst.w	r1, #1
 800da94:	bf14      	ite	ne
 800da96:	8018      	strhne	r0, [r3, #0]
 800da98:	6018      	streq	r0, [r3, #0]
 800da9a:	e7e6      	b.n	800da6a <_scanf_i+0x1aa>
 800da9c:	2001      	movs	r0, #1
 800da9e:	e7ed      	b.n	800da7c <_scanf_i+0x1bc>
 800daa0:	0800dfc4 	.word	0x0800dfc4
 800daa4:	0800cf39 	.word	0x0800cf39
 800daa8:	0800dcd1 	.word	0x0800dcd1
 800daac:	08026589 	.word	0x08026589

0800dab0 <_read_r>:
 800dab0:	b538      	push	{r3, r4, r5, lr}
 800dab2:	4d07      	ldr	r5, [pc, #28]	; (800dad0 <_read_r+0x20>)
 800dab4:	4604      	mov	r4, r0
 800dab6:	4608      	mov	r0, r1
 800dab8:	4611      	mov	r1, r2
 800daba:	2200      	movs	r2, #0
 800dabc:	602a      	str	r2, [r5, #0]
 800dabe:	461a      	mov	r2, r3
 800dac0:	f000 f9fe 	bl	800dec0 <_read>
 800dac4:	1c43      	adds	r3, r0, #1
 800dac6:	d102      	bne.n	800dace <_read_r+0x1e>
 800dac8:	682b      	ldr	r3, [r5, #0]
 800daca:	b103      	cbz	r3, 800dace <_read_r+0x1e>
 800dacc:	6023      	str	r3, [r4, #0]
 800dace:	bd38      	pop	{r3, r4, r5, pc}
 800dad0:	20000b54 	.word	0x20000b54

0800dad4 <__sccl>:
 800dad4:	b570      	push	{r4, r5, r6, lr}
 800dad6:	780b      	ldrb	r3, [r1, #0]
 800dad8:	4604      	mov	r4, r0
 800dada:	2b5e      	cmp	r3, #94	; 0x5e
 800dadc:	bf0b      	itete	eq
 800dade:	784b      	ldrbeq	r3, [r1, #1]
 800dae0:	1c48      	addne	r0, r1, #1
 800dae2:	1c88      	addeq	r0, r1, #2
 800dae4:	2200      	movne	r2, #0
 800dae6:	bf08      	it	eq
 800dae8:	2201      	moveq	r2, #1
 800daea:	1e61      	subs	r1, r4, #1
 800daec:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800daf0:	f801 2f01 	strb.w	r2, [r1, #1]!
 800daf4:	42a9      	cmp	r1, r5
 800daf6:	d1fb      	bne.n	800daf0 <__sccl+0x1c>
 800daf8:	b90b      	cbnz	r3, 800dafe <__sccl+0x2a>
 800dafa:	3801      	subs	r0, #1
 800dafc:	bd70      	pop	{r4, r5, r6, pc}
 800dafe:	f082 0201 	eor.w	r2, r2, #1
 800db02:	54e2      	strb	r2, [r4, r3]
 800db04:	4605      	mov	r5, r0
 800db06:	4628      	mov	r0, r5
 800db08:	f810 1b01 	ldrb.w	r1, [r0], #1
 800db0c:	292d      	cmp	r1, #45	; 0x2d
 800db0e:	d006      	beq.n	800db1e <__sccl+0x4a>
 800db10:	295d      	cmp	r1, #93	; 0x5d
 800db12:	d0f3      	beq.n	800dafc <__sccl+0x28>
 800db14:	b909      	cbnz	r1, 800db1a <__sccl+0x46>
 800db16:	4628      	mov	r0, r5
 800db18:	e7f0      	b.n	800dafc <__sccl+0x28>
 800db1a:	460b      	mov	r3, r1
 800db1c:	e7f1      	b.n	800db02 <__sccl+0x2e>
 800db1e:	786e      	ldrb	r6, [r5, #1]
 800db20:	2e5d      	cmp	r6, #93	; 0x5d
 800db22:	d0fa      	beq.n	800db1a <__sccl+0x46>
 800db24:	42b3      	cmp	r3, r6
 800db26:	dcf8      	bgt.n	800db1a <__sccl+0x46>
 800db28:	3502      	adds	r5, #2
 800db2a:	4619      	mov	r1, r3
 800db2c:	3101      	adds	r1, #1
 800db2e:	428e      	cmp	r6, r1
 800db30:	5462      	strb	r2, [r4, r1]
 800db32:	dcfb      	bgt.n	800db2c <__sccl+0x58>
 800db34:	1af1      	subs	r1, r6, r3
 800db36:	3901      	subs	r1, #1
 800db38:	1c58      	adds	r0, r3, #1
 800db3a:	42b3      	cmp	r3, r6
 800db3c:	bfa8      	it	ge
 800db3e:	2100      	movge	r1, #0
 800db40:	1843      	adds	r3, r0, r1
 800db42:	e7e0      	b.n	800db06 <__sccl+0x32>

0800db44 <_raise_r>:
 800db44:	291f      	cmp	r1, #31
 800db46:	b538      	push	{r3, r4, r5, lr}
 800db48:	4604      	mov	r4, r0
 800db4a:	460d      	mov	r5, r1
 800db4c:	d904      	bls.n	800db58 <_raise_r+0x14>
 800db4e:	2316      	movs	r3, #22
 800db50:	6003      	str	r3, [r0, #0]
 800db52:	f04f 30ff 	mov.w	r0, #4294967295
 800db56:	bd38      	pop	{r3, r4, r5, pc}
 800db58:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800db5a:	b112      	cbz	r2, 800db62 <_raise_r+0x1e>
 800db5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800db60:	b94b      	cbnz	r3, 800db76 <_raise_r+0x32>
 800db62:	4620      	mov	r0, r4
 800db64:	f000 f830 	bl	800dbc8 <_getpid_r>
 800db68:	462a      	mov	r2, r5
 800db6a:	4601      	mov	r1, r0
 800db6c:	4620      	mov	r0, r4
 800db6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800db72:	f000 b817 	b.w	800dba4 <_kill_r>
 800db76:	2b01      	cmp	r3, #1
 800db78:	d00a      	beq.n	800db90 <_raise_r+0x4c>
 800db7a:	1c59      	adds	r1, r3, #1
 800db7c:	d103      	bne.n	800db86 <_raise_r+0x42>
 800db7e:	2316      	movs	r3, #22
 800db80:	6003      	str	r3, [r0, #0]
 800db82:	2001      	movs	r0, #1
 800db84:	e7e7      	b.n	800db56 <_raise_r+0x12>
 800db86:	2400      	movs	r4, #0
 800db88:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800db8c:	4628      	mov	r0, r5
 800db8e:	4798      	blx	r3
 800db90:	2000      	movs	r0, #0
 800db92:	e7e0      	b.n	800db56 <_raise_r+0x12>

0800db94 <raise>:
 800db94:	4b02      	ldr	r3, [pc, #8]	; (800dba0 <raise+0xc>)
 800db96:	4601      	mov	r1, r0
 800db98:	6818      	ldr	r0, [r3, #0]
 800db9a:	f7ff bfd3 	b.w	800db44 <_raise_r>
 800db9e:	bf00      	nop
 800dba0:	200000cc 	.word	0x200000cc

0800dba4 <_kill_r>:
 800dba4:	b538      	push	{r3, r4, r5, lr}
 800dba6:	4d07      	ldr	r5, [pc, #28]	; (800dbc4 <_kill_r+0x20>)
 800dba8:	2300      	movs	r3, #0
 800dbaa:	4604      	mov	r4, r0
 800dbac:	4608      	mov	r0, r1
 800dbae:	4611      	mov	r1, r2
 800dbb0:	602b      	str	r3, [r5, #0]
 800dbb2:	f000 f975 	bl	800dea0 <_kill>
 800dbb6:	1c43      	adds	r3, r0, #1
 800dbb8:	d102      	bne.n	800dbc0 <_kill_r+0x1c>
 800dbba:	682b      	ldr	r3, [r5, #0]
 800dbbc:	b103      	cbz	r3, 800dbc0 <_kill_r+0x1c>
 800dbbe:	6023      	str	r3, [r4, #0]
 800dbc0:	bd38      	pop	{r3, r4, r5, pc}
 800dbc2:	bf00      	nop
 800dbc4:	20000b54 	.word	0x20000b54

0800dbc8 <_getpid_r>:
 800dbc8:	f000 b952 	b.w	800de70 <_getpid>

0800dbcc <_strtol_l.constprop.0>:
 800dbcc:	2b01      	cmp	r3, #1
 800dbce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dbd2:	d001      	beq.n	800dbd8 <_strtol_l.constprop.0+0xc>
 800dbd4:	2b24      	cmp	r3, #36	; 0x24
 800dbd6:	d906      	bls.n	800dbe6 <_strtol_l.constprop.0+0x1a>
 800dbd8:	f000 f8c4 	bl	800dd64 <__errno>
 800dbdc:	2316      	movs	r3, #22
 800dbde:	6003      	str	r3, [r0, #0]
 800dbe0:	2000      	movs	r0, #0
 800dbe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dbe6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800dccc <_strtol_l.constprop.0+0x100>
 800dbea:	460d      	mov	r5, r1
 800dbec:	462e      	mov	r6, r5
 800dbee:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dbf2:	f814 700c 	ldrb.w	r7, [r4, ip]
 800dbf6:	f017 0708 	ands.w	r7, r7, #8
 800dbfa:	d1f7      	bne.n	800dbec <_strtol_l.constprop.0+0x20>
 800dbfc:	2c2d      	cmp	r4, #45	; 0x2d
 800dbfe:	d132      	bne.n	800dc66 <_strtol_l.constprop.0+0x9a>
 800dc00:	782c      	ldrb	r4, [r5, #0]
 800dc02:	2701      	movs	r7, #1
 800dc04:	1cb5      	adds	r5, r6, #2
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d05b      	beq.n	800dcc2 <_strtol_l.constprop.0+0xf6>
 800dc0a:	2b10      	cmp	r3, #16
 800dc0c:	d109      	bne.n	800dc22 <_strtol_l.constprop.0+0x56>
 800dc0e:	2c30      	cmp	r4, #48	; 0x30
 800dc10:	d107      	bne.n	800dc22 <_strtol_l.constprop.0+0x56>
 800dc12:	782c      	ldrb	r4, [r5, #0]
 800dc14:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800dc18:	2c58      	cmp	r4, #88	; 0x58
 800dc1a:	d14d      	bne.n	800dcb8 <_strtol_l.constprop.0+0xec>
 800dc1c:	786c      	ldrb	r4, [r5, #1]
 800dc1e:	2310      	movs	r3, #16
 800dc20:	3502      	adds	r5, #2
 800dc22:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800dc26:	f108 38ff 	add.w	r8, r8, #4294967295
 800dc2a:	f04f 0c00 	mov.w	ip, #0
 800dc2e:	fbb8 f9f3 	udiv	r9, r8, r3
 800dc32:	4666      	mov	r6, ip
 800dc34:	fb03 8a19 	mls	sl, r3, r9, r8
 800dc38:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800dc3c:	f1be 0f09 	cmp.w	lr, #9
 800dc40:	d816      	bhi.n	800dc70 <_strtol_l.constprop.0+0xa4>
 800dc42:	4674      	mov	r4, lr
 800dc44:	42a3      	cmp	r3, r4
 800dc46:	dd24      	ble.n	800dc92 <_strtol_l.constprop.0+0xc6>
 800dc48:	f1bc 0f00 	cmp.w	ip, #0
 800dc4c:	db1e      	blt.n	800dc8c <_strtol_l.constprop.0+0xc0>
 800dc4e:	45b1      	cmp	r9, r6
 800dc50:	d31c      	bcc.n	800dc8c <_strtol_l.constprop.0+0xc0>
 800dc52:	d101      	bne.n	800dc58 <_strtol_l.constprop.0+0x8c>
 800dc54:	45a2      	cmp	sl, r4
 800dc56:	db19      	blt.n	800dc8c <_strtol_l.constprop.0+0xc0>
 800dc58:	fb06 4603 	mla	r6, r6, r3, r4
 800dc5c:	f04f 0c01 	mov.w	ip, #1
 800dc60:	f815 4b01 	ldrb.w	r4, [r5], #1
 800dc64:	e7e8      	b.n	800dc38 <_strtol_l.constprop.0+0x6c>
 800dc66:	2c2b      	cmp	r4, #43	; 0x2b
 800dc68:	bf04      	itt	eq
 800dc6a:	782c      	ldrbeq	r4, [r5, #0]
 800dc6c:	1cb5      	addeq	r5, r6, #2
 800dc6e:	e7ca      	b.n	800dc06 <_strtol_l.constprop.0+0x3a>
 800dc70:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800dc74:	f1be 0f19 	cmp.w	lr, #25
 800dc78:	d801      	bhi.n	800dc7e <_strtol_l.constprop.0+0xb2>
 800dc7a:	3c37      	subs	r4, #55	; 0x37
 800dc7c:	e7e2      	b.n	800dc44 <_strtol_l.constprop.0+0x78>
 800dc7e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800dc82:	f1be 0f19 	cmp.w	lr, #25
 800dc86:	d804      	bhi.n	800dc92 <_strtol_l.constprop.0+0xc6>
 800dc88:	3c57      	subs	r4, #87	; 0x57
 800dc8a:	e7db      	b.n	800dc44 <_strtol_l.constprop.0+0x78>
 800dc8c:	f04f 3cff 	mov.w	ip, #4294967295
 800dc90:	e7e6      	b.n	800dc60 <_strtol_l.constprop.0+0x94>
 800dc92:	f1bc 0f00 	cmp.w	ip, #0
 800dc96:	da05      	bge.n	800dca4 <_strtol_l.constprop.0+0xd8>
 800dc98:	2322      	movs	r3, #34	; 0x22
 800dc9a:	6003      	str	r3, [r0, #0]
 800dc9c:	4646      	mov	r6, r8
 800dc9e:	b942      	cbnz	r2, 800dcb2 <_strtol_l.constprop.0+0xe6>
 800dca0:	4630      	mov	r0, r6
 800dca2:	e79e      	b.n	800dbe2 <_strtol_l.constprop.0+0x16>
 800dca4:	b107      	cbz	r7, 800dca8 <_strtol_l.constprop.0+0xdc>
 800dca6:	4276      	negs	r6, r6
 800dca8:	2a00      	cmp	r2, #0
 800dcaa:	d0f9      	beq.n	800dca0 <_strtol_l.constprop.0+0xd4>
 800dcac:	f1bc 0f00 	cmp.w	ip, #0
 800dcb0:	d000      	beq.n	800dcb4 <_strtol_l.constprop.0+0xe8>
 800dcb2:	1e69      	subs	r1, r5, #1
 800dcb4:	6011      	str	r1, [r2, #0]
 800dcb6:	e7f3      	b.n	800dca0 <_strtol_l.constprop.0+0xd4>
 800dcb8:	2430      	movs	r4, #48	; 0x30
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d1b1      	bne.n	800dc22 <_strtol_l.constprop.0+0x56>
 800dcbe:	2308      	movs	r3, #8
 800dcc0:	e7af      	b.n	800dc22 <_strtol_l.constprop.0+0x56>
 800dcc2:	2c30      	cmp	r4, #48	; 0x30
 800dcc4:	d0a5      	beq.n	800dc12 <_strtol_l.constprop.0+0x46>
 800dcc6:	230a      	movs	r3, #10
 800dcc8:	e7ab      	b.n	800dc22 <_strtol_l.constprop.0+0x56>
 800dcca:	bf00      	nop
 800dccc:	08026466 	.word	0x08026466

0800dcd0 <_strtol_r>:
 800dcd0:	f7ff bf7c 	b.w	800dbcc <_strtol_l.constprop.0>

0800dcd4 <__submore>:
 800dcd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dcd8:	460c      	mov	r4, r1
 800dcda:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800dcdc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dce0:	4299      	cmp	r1, r3
 800dce2:	d11d      	bne.n	800dd20 <__submore+0x4c>
 800dce4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800dce8:	f7fc f914 	bl	8009f14 <_malloc_r>
 800dcec:	b918      	cbnz	r0, 800dcf6 <__submore+0x22>
 800dcee:	f04f 30ff 	mov.w	r0, #4294967295
 800dcf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dcf6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dcfa:	63a3      	str	r3, [r4, #56]	; 0x38
 800dcfc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800dd00:	6360      	str	r0, [r4, #52]	; 0x34
 800dd02:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800dd06:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800dd0a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800dd0e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800dd12:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800dd16:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800dd1a:	6020      	str	r0, [r4, #0]
 800dd1c:	2000      	movs	r0, #0
 800dd1e:	e7e8      	b.n	800dcf2 <__submore+0x1e>
 800dd20:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800dd22:	0077      	lsls	r7, r6, #1
 800dd24:	463a      	mov	r2, r7
 800dd26:	f7ff fb6f 	bl	800d408 <_realloc_r>
 800dd2a:	4605      	mov	r5, r0
 800dd2c:	2800      	cmp	r0, #0
 800dd2e:	d0de      	beq.n	800dcee <__submore+0x1a>
 800dd30:	eb00 0806 	add.w	r8, r0, r6
 800dd34:	4601      	mov	r1, r0
 800dd36:	4632      	mov	r2, r6
 800dd38:	4640      	mov	r0, r8
 800dd3a:	f7fe f972 	bl	800c022 <memcpy>
 800dd3e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800dd42:	f8c4 8000 	str.w	r8, [r4]
 800dd46:	e7e9      	b.n	800dd1c <__submore+0x48>

0800dd48 <__ascii_wctomb>:
 800dd48:	b149      	cbz	r1, 800dd5e <__ascii_wctomb+0x16>
 800dd4a:	2aff      	cmp	r2, #255	; 0xff
 800dd4c:	bf85      	ittet	hi
 800dd4e:	238a      	movhi	r3, #138	; 0x8a
 800dd50:	6003      	strhi	r3, [r0, #0]
 800dd52:	700a      	strbls	r2, [r1, #0]
 800dd54:	f04f 30ff 	movhi.w	r0, #4294967295
 800dd58:	bf98      	it	ls
 800dd5a:	2001      	movls	r0, #1
 800dd5c:	4770      	bx	lr
 800dd5e:	4608      	mov	r0, r1
 800dd60:	4770      	bx	lr
	...

0800dd64 <__errno>:
 800dd64:	4b01      	ldr	r3, [pc, #4]	; (800dd6c <__errno+0x8>)
 800dd66:	6818      	ldr	r0, [r3, #0]
 800dd68:	4770      	bx	lr
 800dd6a:	bf00      	nop
 800dd6c:	200000cc 	.word	0x200000cc

0800dd70 <_fstat_r>:
 800dd70:	b538      	push	{r3, r4, r5, lr}
 800dd72:	4d07      	ldr	r5, [pc, #28]	; (800dd90 <_fstat_r+0x20>)
 800dd74:	2300      	movs	r3, #0
 800dd76:	4604      	mov	r4, r0
 800dd78:	4608      	mov	r0, r1
 800dd7a:	4611      	mov	r1, r2
 800dd7c:	602b      	str	r3, [r5, #0]
 800dd7e:	f000 f86f 	bl	800de60 <_fstat>
 800dd82:	1c43      	adds	r3, r0, #1
 800dd84:	d102      	bne.n	800dd8c <_fstat_r+0x1c>
 800dd86:	682b      	ldr	r3, [r5, #0]
 800dd88:	b103      	cbz	r3, 800dd8c <_fstat_r+0x1c>
 800dd8a:	6023      	str	r3, [r4, #0]
 800dd8c:	bd38      	pop	{r3, r4, r5, pc}
 800dd8e:	bf00      	nop
 800dd90:	20000b54 	.word	0x20000b54

0800dd94 <_isatty_r>:
 800dd94:	b538      	push	{r3, r4, r5, lr}
 800dd96:	4d06      	ldr	r5, [pc, #24]	; (800ddb0 <_isatty_r+0x1c>)
 800dd98:	2300      	movs	r3, #0
 800dd9a:	4604      	mov	r4, r0
 800dd9c:	4608      	mov	r0, r1
 800dd9e:	602b      	str	r3, [r5, #0]
 800dda0:	f000 f876 	bl	800de90 <_isatty>
 800dda4:	1c43      	adds	r3, r0, #1
 800dda6:	d102      	bne.n	800ddae <_isatty_r+0x1a>
 800dda8:	682b      	ldr	r3, [r5, #0]
 800ddaa:	b103      	cbz	r3, 800ddae <_isatty_r+0x1a>
 800ddac:	6023      	str	r3, [r4, #0]
 800ddae:	bd38      	pop	{r3, r4, r5, pc}
 800ddb0:	20000b54 	.word	0x20000b54

0800ddb4 <_malloc_usable_size_r>:
 800ddb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ddb8:	1f18      	subs	r0, r3, #4
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	bfbc      	itt	lt
 800ddbe:	580b      	ldrlt	r3, [r1, r0]
 800ddc0:	18c0      	addlt	r0, r0, r3
 800ddc2:	4770      	bx	lr

0800ddc4 <roundf>:
 800ddc4:	ee10 0a10 	vmov	r0, s0
 800ddc8:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800ddcc:	3a7f      	subs	r2, #127	; 0x7f
 800ddce:	2a16      	cmp	r2, #22
 800ddd0:	dc15      	bgt.n	800ddfe <roundf+0x3a>
 800ddd2:	2a00      	cmp	r2, #0
 800ddd4:	da08      	bge.n	800dde8 <roundf+0x24>
 800ddd6:	3201      	adds	r2, #1
 800ddd8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800dddc:	d101      	bne.n	800dde2 <roundf+0x1e>
 800ddde:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800dde2:	ee00 3a10 	vmov	s0, r3
 800dde6:	4770      	bx	lr
 800dde8:	4907      	ldr	r1, [pc, #28]	; (800de08 <roundf+0x44>)
 800ddea:	4111      	asrs	r1, r2
 800ddec:	4208      	tst	r0, r1
 800ddee:	d0fa      	beq.n	800dde6 <roundf+0x22>
 800ddf0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800ddf4:	4113      	asrs	r3, r2
 800ddf6:	4403      	add	r3, r0
 800ddf8:	ea23 0301 	bic.w	r3, r3, r1
 800ddfc:	e7f1      	b.n	800dde2 <roundf+0x1e>
 800ddfe:	2a80      	cmp	r2, #128	; 0x80
 800de00:	d1f1      	bne.n	800dde6 <roundf+0x22>
 800de02:	ee30 0a00 	vadd.f32	s0, s0, s0
 800de06:	4770      	bx	lr
 800de08:	007fffff 	.word	0x007fffff

0800de0c <sqrtf>:
 800de0c:	b508      	push	{r3, lr}
 800de0e:	ed2d 8b02 	vpush	{d8}
 800de12:	eeb0 8a40 	vmov.f32	s16, s0
 800de16:	f000 f817 	bl	800de48 <__ieee754_sqrtf>
 800de1a:	eeb4 8a48 	vcmp.f32	s16, s16
 800de1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de22:	d60c      	bvs.n	800de3e <sqrtf+0x32>
 800de24:	eddf 8a07 	vldr	s17, [pc, #28]	; 800de44 <sqrtf+0x38>
 800de28:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800de2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de30:	d505      	bpl.n	800de3e <sqrtf+0x32>
 800de32:	f7ff ff97 	bl	800dd64 <__errno>
 800de36:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800de3a:	2321      	movs	r3, #33	; 0x21
 800de3c:	6003      	str	r3, [r0, #0]
 800de3e:	ecbd 8b02 	vpop	{d8}
 800de42:	bd08      	pop	{r3, pc}
 800de44:	00000000 	.word	0x00000000

0800de48 <__ieee754_sqrtf>:
 800de48:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800de4c:	4770      	bx	lr
	...

0800de50 <_close>:
 800de50:	4b02      	ldr	r3, [pc, #8]	; (800de5c <_close+0xc>)
 800de52:	2258      	movs	r2, #88	; 0x58
 800de54:	601a      	str	r2, [r3, #0]
 800de56:	f04f 30ff 	mov.w	r0, #4294967295
 800de5a:	4770      	bx	lr
 800de5c:	20000b54 	.word	0x20000b54

0800de60 <_fstat>:
 800de60:	4b02      	ldr	r3, [pc, #8]	; (800de6c <_fstat+0xc>)
 800de62:	2258      	movs	r2, #88	; 0x58
 800de64:	601a      	str	r2, [r3, #0]
 800de66:	f04f 30ff 	mov.w	r0, #4294967295
 800de6a:	4770      	bx	lr
 800de6c:	20000b54 	.word	0x20000b54

0800de70 <_getpid>:
 800de70:	4b02      	ldr	r3, [pc, #8]	; (800de7c <_getpid+0xc>)
 800de72:	2258      	movs	r2, #88	; 0x58
 800de74:	601a      	str	r2, [r3, #0]
 800de76:	f04f 30ff 	mov.w	r0, #4294967295
 800de7a:	4770      	bx	lr
 800de7c:	20000b54 	.word	0x20000b54

0800de80 <_gettimeofday>:
 800de80:	4b02      	ldr	r3, [pc, #8]	; (800de8c <_gettimeofday+0xc>)
 800de82:	2258      	movs	r2, #88	; 0x58
 800de84:	601a      	str	r2, [r3, #0]
 800de86:	f04f 30ff 	mov.w	r0, #4294967295
 800de8a:	4770      	bx	lr
 800de8c:	20000b54 	.word	0x20000b54

0800de90 <_isatty>:
 800de90:	4b02      	ldr	r3, [pc, #8]	; (800de9c <_isatty+0xc>)
 800de92:	2258      	movs	r2, #88	; 0x58
 800de94:	601a      	str	r2, [r3, #0]
 800de96:	2000      	movs	r0, #0
 800de98:	4770      	bx	lr
 800de9a:	bf00      	nop
 800de9c:	20000b54 	.word	0x20000b54

0800dea0 <_kill>:
 800dea0:	4b02      	ldr	r3, [pc, #8]	; (800deac <_kill+0xc>)
 800dea2:	2258      	movs	r2, #88	; 0x58
 800dea4:	601a      	str	r2, [r3, #0]
 800dea6:	f04f 30ff 	mov.w	r0, #4294967295
 800deaa:	4770      	bx	lr
 800deac:	20000b54 	.word	0x20000b54

0800deb0 <_lseek>:
 800deb0:	4b02      	ldr	r3, [pc, #8]	; (800debc <_lseek+0xc>)
 800deb2:	2258      	movs	r2, #88	; 0x58
 800deb4:	601a      	str	r2, [r3, #0]
 800deb6:	f04f 30ff 	mov.w	r0, #4294967295
 800deba:	4770      	bx	lr
 800debc:	20000b54 	.word	0x20000b54

0800dec0 <_read>:
 800dec0:	4b02      	ldr	r3, [pc, #8]	; (800decc <_read+0xc>)
 800dec2:	2258      	movs	r2, #88	; 0x58
 800dec4:	601a      	str	r2, [r3, #0]
 800dec6:	f04f 30ff 	mov.w	r0, #4294967295
 800deca:	4770      	bx	lr
 800decc:	20000b54 	.word	0x20000b54

0800ded0 <_sbrk>:
 800ded0:	4a04      	ldr	r2, [pc, #16]	; (800dee4 <_sbrk+0x14>)
 800ded2:	6811      	ldr	r1, [r2, #0]
 800ded4:	4603      	mov	r3, r0
 800ded6:	b909      	cbnz	r1, 800dedc <_sbrk+0xc>
 800ded8:	4903      	ldr	r1, [pc, #12]	; (800dee8 <_sbrk+0x18>)
 800deda:	6011      	str	r1, [r2, #0]
 800dedc:	6810      	ldr	r0, [r2, #0]
 800dede:	4403      	add	r3, r0
 800dee0:	6013      	str	r3, [r2, #0]
 800dee2:	4770      	bx	lr
 800dee4:	20000b5c 	.word	0x20000b5c
 800dee8:	20000b60 	.word	0x20000b60

0800deec <_write>:
 800deec:	4b02      	ldr	r3, [pc, #8]	; (800def8 <_write+0xc>)
 800deee:	2258      	movs	r2, #88	; 0x58
 800def0:	601a      	str	r2, [r3, #0]
 800def2:	f04f 30ff 	mov.w	r0, #4294967295
 800def6:	4770      	bx	lr
 800def8:	20000b54 	.word	0x20000b54

0800defc <_exit>:
 800defc:	e7fe      	b.n	800defc <_exit>
	...

0800df00 <_init>:
 800df00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df02:	bf00      	nop
 800df04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df06:	bc08      	pop	{r3}
 800df08:	469e      	mov	lr, r3
 800df0a:	4770      	bx	lr

0800df0c <_fini>:
 800df0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800df0e:	bf00      	nop
 800df10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800df12:	bc08      	pop	{r3}
 800df14:	469e      	mov	lr, r3
 800df16:	4770      	bx	lr
