{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 17:29:21 2015 " "Info: Processing started: Thu May 14 17:29:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "vga_control:U1\|hsync_control:U2\|h_clk " "Info: Detected ripple clock \"vga_control:U1\|hsync_control:U2\|h_clk\" as buffer" {  } { { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 12 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_control:U1\|hsync_control:U2\|h_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 register vga_control:U1\|hsync_control:U2\|point_count\[8\] register vga_control:U1\|hsync_control:U2\|x\[10\] 7.605 ns " "Info: Slack time is 7.605 ns for clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" between source register \"vga_control:U1\|hsync_control:U2\|point_count\[8\]\" and destination register \"vga_control:U1\|hsync_control:U2\|x\[10\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "240.44 MHz 4.159 ns " "Info: Fmax is 240.44 MHz (period= 4.159 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "11.547 ns + Largest register register " "Info: + Largest register to register requirement is 11.547 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "11.764 ns + " "Info: + Setup relationship between source and destination is 11.764 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 9.406 ns " "Info: + Latch edge is 9.406 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 11.764 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" is 11.764 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 11.764 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" is 11.764 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns + Largest " "Info: + Largest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 destination 2.642 ns + Shortest register " "Info: + Shortest clock path from clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" to destination register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.642 ns vga_control:U1\|hsync_control:U2\|x\[10\] 3 REG LCFF_X37_Y22_N25 3 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X37_Y22_N25; Fanout = 3; REG Node = 'vga_control:U1\|hsync_control:U2\|x\[10\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|x[10] } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.105 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.105 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|x[10] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|x[10] {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 source 2.645 ns - Longest register " "Info: - Longest clock path from clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" to source register is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.645 ns vga_control:U1\|hsync_control:U2\|point_count\[8\] 3 REG LCFF_X37_Y21_N17 6 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X37_Y21_N17; Fanout = 6; REG Node = 'vga_control:U1\|hsync_control:U2\|point_count\[8\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|point_count[8] } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.30 % ) " "Info: Total cell delay = 0.537 ns ( 20.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.108 ns ( 79.70 % ) " "Info: Total interconnect delay = 2.108 ns ( 79.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|point_count[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|point_count[8] {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|x[10] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|x[10] {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|point_count[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|point_count[8] {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|x[10] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|x[10] {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|point_count[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|point_count[8] {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.942 ns - Longest register register " "Info: - Longest register to register delay is 3.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:U1\|hsync_control:U2\|point_count\[8\] 1 REG LCFF_X37_Y21_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y21_N17; Fanout = 6; REG Node = 'vga_control:U1\|hsync_control:U2\|point_count\[8\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:U1|hsync_control:U2|point_count[8] } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.437 ns) 0.977 ns vga_control:U1\|hsync_control:U2\|process_0~4 2 COMB LCCOMB_X36_Y21_N26 1 " "Info: 2: + IC(0.540 ns) + CELL(0.437 ns) = 0.977 ns; Loc. = LCCOMB_X36_Y21_N26; Fanout = 1; COMB Node = 'vga_control:U1\|hsync_control:U2\|process_0~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { vga_control:U1|hsync_control:U2|point_count[8] vga_control:U1|hsync_control:U2|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.438 ns) 1.856 ns vga_control:U1\|hsync_control:U2\|process_0~6 3 COMB LCCOMB_X36_Y21_N8 1 " "Info: 3: + IC(0.441 ns) + CELL(0.438 ns) = 1.856 ns; Loc. = LCCOMB_X36_Y21_N8; Fanout = 1; COMB Node = 'vga_control:U1\|hsync_control:U2\|process_0~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.879 ns" { vga_control:U1|hsync_control:U2|process_0~4 vga_control:U1|hsync_control:U2|process_0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.410 ns) 2.714 ns vga_control:U1\|hsync_control:U2\|process_0~7 4 COMB LCCOMB_X36_Y21_N30 12 " "Info: 4: + IC(0.448 ns) + CELL(0.410 ns) = 2.714 ns; Loc. = LCCOMB_X36_Y21_N30; Fanout = 12; COMB Node = 'vga_control:U1\|hsync_control:U2\|process_0~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { vga_control:U1|hsync_control:U2|process_0~6 vga_control:U1|hsync_control:U2|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.510 ns) 3.942 ns vga_control:U1\|hsync_control:U2\|x\[10\] 5 REG LCFF_X37_Y22_N25 3 " "Info: 5: + IC(0.718 ns) + CELL(0.510 ns) = 3.942 ns; Loc. = LCFF_X37_Y22_N25; Fanout = 3; REG Node = 'vga_control:U1\|hsync_control:U2\|x\[10\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.228 ns" { vga_control:U1|hsync_control:U2|process_0~7 vga_control:U1|hsync_control:U2|x[10] } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.795 ns ( 45.54 % ) " "Info: Total cell delay = 1.795 ns ( 45.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.147 ns ( 54.46 % ) " "Info: Total interconnect delay = 2.147 ns ( 54.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.942 ns" { vga_control:U1|hsync_control:U2|point_count[8] vga_control:U1|hsync_control:U2|process_0~4 vga_control:U1|hsync_control:U2|process_0~6 vga_control:U1|hsync_control:U2|process_0~7 vga_control:U1|hsync_control:U2|x[10] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.942 ns" { vga_control:U1|hsync_control:U2|point_count[8] {} vga_control:U1|hsync_control:U2|process_0~4 {} vga_control:U1|hsync_control:U2|process_0~6 {} vga_control:U1|hsync_control:U2|process_0~7 {} vga_control:U1|hsync_control:U2|x[10] {} } { 0.000ns 0.540ns 0.441ns 0.448ns 0.718ns } { 0.000ns 0.437ns 0.438ns 0.410ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|x[10] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|x[10] {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|point_count[8] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|point_count[8] {} } { 0.000ns 1.091ns 1.017ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.942 ns" { vga_control:U1|hsync_control:U2|point_count[8] vga_control:U1|hsync_control:U2|process_0~4 vga_control:U1|hsync_control:U2|process_0~6 vga_control:U1|hsync_control:U2|process_0~7 vga_control:U1|hsync_control:U2|x[10] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.942 ns" { vga_control:U1|hsync_control:U2|point_count[8] {} vga_control:U1|hsync_control:U2|process_0~4 {} vga_control:U1|hsync_control:U2|process_0~6 {} vga_control:U1|hsync_control:U2|process_0~7 {} vga_control:U1|hsync_control:U2|x[10] {} } { 0.000ns 0.540ns 0.441ns 0.448ns 0.718ns } { 0.000ns 0.437ns 0.438ns 0.410ns 0.510ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 register vga_control:U1\|hsync_control:U2\|h_blank register vga_control:U1\|hsync_control:U2\|h_blank 391 ps " "Info: Minimum slack time is 391 ps for clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" between source register \"vga_control:U1\|hsync_control:U2\|h_blank\" and destination register \"vga_control:U1\|hsync_control:U2\|h_blank\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:U1\|hsync_control:U2\|h_blank 1 REG LCFF_X36_Y21_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y21_N11; Fanout = 2; REG Node = 'vga_control:U1\|hsync_control:U2\|h_blank'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns vga_control:U1\|hsync_control:U2\|h_blank~0 2 COMB LCCOMB_X36_Y21_N10 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y21_N10; Fanout = 1; COMB Node = 'vga_control:U1\|hsync_control:U2\|h_blank~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { vga_control:U1|hsync_control:U2|h_blank vga_control:U1|hsync_control:U2|h_blank~0 } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns vga_control:U1\|hsync_control:U2\|h_blank 3 REG LCFF_X36_Y21_N11 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X36_Y21_N11; Fanout = 2; REG Node = 'vga_control:U1\|hsync_control:U2\|h_blank'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_control:U1|hsync_control:U2|h_blank~0 vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_control:U1|hsync_control:U2|h_blank vga_control:U1|hsync_control:U2|h_blank~0 vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_control:U1|hsync_control:U2|h_blank {} vga_control:U1|hsync_control:U2|h_blank~0 {} vga_control:U1|hsync_control:U2|h_blank {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 11.764 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" is 11.764 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 11.764 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" is 11.764 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 destination 2.641 ns + Longest register " "Info: + Longest clock path from clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" to destination register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.641 ns vga_control:U1\|hsync_control:U2\|h_blank 3 REG LCFF_X36_Y21_N11 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X36_Y21_N11; Fanout = 2; REG Node = 'vga_control:U1\|hsync_control:U2\|h_blank'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.104 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|h_blank {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 source 2.641 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" to source register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.641 ns vga_control:U1\|hsync_control:U2\|h_blank 3 REG LCFF_X36_Y21_N11 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X36_Y21_N11; Fanout = 2; REG Node = 'vga_control:U1\|hsync_control:U2\|h_blank'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.104 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|h_blank {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|h_blank {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|h_blank {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_control:U1|hsync_control:U2|h_blank vga_control:U1|hsync_control:U2|h_blank~0 vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_control:U1|hsync_control:U2|h_blank {} vga_control:U1|hsync_control:U2|h_blank~0 {} vga_control:U1|hsync_control:U2|h_blank {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|h_blank {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_B\[9\] vga_control:U1\|vsync_control:U3\|y\[5\] 17.921 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_B\[9\]\" through register \"vga_control:U1\|vsync_control:U3\|y\[5\]\" is 17.921 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "vga.vhd" "" { Text "G:/vhdl/vga/vga.vhd" 7 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 source 5.830 ns + Longest register " "Info: + Longest clock path from clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" to source register is 5.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.787 ns) 2.891 ns vga_control:U1\|hsync_control:U2\|h_clk 3 REG LCFF_X36_Y21_N23 1 " "Info: 3: + IC(1.013 ns) + CELL(0.787 ns) = 2.891 ns; Loc. = LCFF_X36_Y21_N23; Fanout = 1; REG Node = 'vga_control:U1\|hsync_control:U2\|h_clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_clk } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 4.291 ns vga_control:U1\|hsync_control:U2\|h_clk~clkctrl 4 COMB CLKCTRL_G8 22 " "Info: 4: + IC(1.400 ns) + CELL(0.000 ns) = 4.291 ns; Loc. = CLKCTRL_G8; Fanout = 22; COMB Node = 'vga_control:U1\|hsync_control:U2\|h_clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { vga_control:U1|hsync_control:U2|h_clk vga_control:U1|hsync_control:U2|h_clk~clkctrl } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 5.830 ns vga_control:U1\|vsync_control:U3\|y\[5\] 5 REG LCFF_X37_Y23_N15 6 " "Info: 5: + IC(1.002 ns) + CELL(0.537 ns) = 5.830 ns; Loc. = LCFF_X37_Y23_N15; Fanout = 6; REG Node = 'vga_control:U1\|vsync_control:U3\|y\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { vga_control:U1|hsync_control:U2|h_clk~clkctrl vga_control:U1|vsync_control:U3|y[5] } "NODE_NAME" } } { "vsync_control.vhd" "" { Text "G:/vhdl/vga/vsync_control.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 22.71 % ) " "Info: Total cell delay = 1.324 ns ( 22.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.506 ns ( 77.29 % ) " "Info: Total interconnect delay = 4.506 ns ( 77.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.830 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_clk vga_control:U1|hsync_control:U2|h_clk~clkctrl vga_control:U1|vsync_control:U3|y[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.830 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|h_clk {} vga_control:U1|hsync_control:U2|h_clk~clkctrl {} vga_control:U1|vsync_control:U3|y[5] {} } { 0.000ns 1.091ns 1.013ns 1.400ns 1.002ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vsync_control.vhd" "" { Text "G:/vhdl/vga/vsync_control.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.199 ns + Longest register pin " "Info: + Longest register to pin delay is 14.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:U1\|vsync_control:U3\|y\[5\] 1 REG LCFF_X37_Y23_N15 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y23_N15; Fanout = 6; REG Node = 'vga_control:U1\|vsync_control:U3\|y\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:U1|vsync_control:U3|y[5] } "NODE_NAME" } } { "vsync_control.vhd" "" { Text "G:/vhdl/vga/vsync_control.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.438 ns) 0.958 ns graph_control:U2\|Add1~3 2 COMB LCCOMB_X38_Y23_N6 3 " "Info: 2: + IC(0.520 ns) + CELL(0.438 ns) = 0.958 ns; Loc. = LCCOMB_X38_Y23_N6; Fanout = 3; COMB Node = 'graph_control:U2\|Add1~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.958 ns" { vga_control:U1|vsync_control:U3|y[5] graph_control:U2|Add1~3 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.438 ns) 1.669 ns graph_control:U2\|Add1~5 3 COMB LCCOMB_X38_Y23_N2 26 " "Info: 3: + IC(0.273 ns) + CELL(0.438 ns) = 1.669 ns; Loc. = LCCOMB_X38_Y23_N2; Fanout = 26; COMB Node = 'graph_control:U2\|Add1~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { graph_control:U2|Add1~3 graph_control:U2|Add1~5 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(2.679 ns) 4.784 ns graph_control:U2\|lpm_mult:Mult1\|mult_rn01:auto_generated\|mac_mult1~DATAOUT9 4 COMB DSPMULT_X39_Y23_N0 1 " "Info: 4: + IC(0.436 ns) + CELL(2.679 ns) = 4.784 ns; Loc. = DSPMULT_X39_Y23_N0; Fanout = 1; COMB Node = 'graph_control:U2\|lpm_mult:Mult1\|mult_rn01:auto_generated\|mac_mult1~DATAOUT9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { graph_control:U2|Add1~5 graph_control:U2|lpm_mult:Mult1|mult_rn01:auto_generated|mac_mult1~DATAOUT9 } "NODE_NAME" } } { "db/mult_rn01.tdf" "" { Text "G:/vhdl/vga/db/mult_rn01.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 5.008 ns graph_control:U2\|lpm_mult:Mult1\|mult_rn01:auto_generated\|mac_out2~DATAOUT9 5 COMB DSPOUT_X39_Y23_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.224 ns) = 5.008 ns; Loc. = DSPOUT_X39_Y23_N2; Fanout = 2; COMB Node = 'graph_control:U2\|lpm_mult:Mult1\|mult_rn01:auto_generated\|mac_out2~DATAOUT9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { graph_control:U2|lpm_mult:Mult1|mult_rn01:auto_generated|mac_mult1~DATAOUT9 graph_control:U2|lpm_mult:Mult1|mult_rn01:auto_generated|mac_out2~DATAOUT9 } "NODE_NAME" } } { "db/mult_rn01.tdf" "" { Text "G:/vhdl/vga/db/mult_rn01.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.609 ns) + CELL(0.393 ns) 6.010 ns graph_control:U2\|Add2~15 6 COMB LCCOMB_X40_Y23_N24 2 " "Info: 6: + IC(0.609 ns) + CELL(0.393 ns) = 6.010 ns; Loc. = LCCOMB_X40_Y23_N24; Fanout = 2; COMB Node = 'graph_control:U2\|Add2~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { graph_control:U2|lpm_mult:Mult1|mult_rn01:auto_generated|mac_out2~DATAOUT9 graph_control:U2|Add2~15 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.081 ns graph_control:U2\|Add2~17 7 COMB LCCOMB_X40_Y23_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 6.081 ns; Loc. = LCCOMB_X40_Y23_N26; Fanout = 2; COMB Node = 'graph_control:U2\|Add2~17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { graph_control:U2|Add2~15 graph_control:U2|Add2~17 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.152 ns graph_control:U2\|Add2~19 8 COMB LCCOMB_X40_Y23_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.152 ns; Loc. = LCCOMB_X40_Y23_N28; Fanout = 2; COMB Node = 'graph_control:U2\|Add2~19'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { graph_control:U2|Add2~17 graph_control:U2|Add2~19 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.298 ns graph_control:U2\|Add2~21 9 COMB LCCOMB_X40_Y23_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.146 ns) = 6.298 ns; Loc. = LCCOMB_X40_Y23_N30; Fanout = 2; COMB Node = 'graph_control:U2\|Add2~21'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { graph_control:U2|Add2~19 graph_control:U2|Add2~21 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.369 ns graph_control:U2\|Add2~23 10 COMB LCCOMB_X40_Y22_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.369 ns; Loc. = LCCOMB_X40_Y22_N0; Fanout = 2; COMB Node = 'graph_control:U2\|Add2~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { graph_control:U2|Add2~21 graph_control:U2|Add2~23 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.440 ns graph_control:U2\|Add2~25 11 COMB LCCOMB_X40_Y22_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.440 ns; Loc. = LCCOMB_X40_Y22_N2; Fanout = 2; COMB Node = 'graph_control:U2\|Add2~25'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { graph_control:U2|Add2~23 graph_control:U2|Add2~25 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.511 ns graph_control:U2\|Add2~27 12 COMB LCCOMB_X40_Y22_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.511 ns; Loc. = LCCOMB_X40_Y22_N4; Fanout = 2; COMB Node = 'graph_control:U2\|Add2~27'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { graph_control:U2|Add2~25 graph_control:U2|Add2~27 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.582 ns graph_control:U2\|Add2~29 13 COMB LCCOMB_X40_Y22_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.582 ns; Loc. = LCCOMB_X40_Y22_N6; Fanout = 2; COMB Node = 'graph_control:U2\|Add2~29'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { graph_control:U2|Add2~27 graph_control:U2|Add2~29 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.653 ns graph_control:U2\|Add2~31 14 COMB LCCOMB_X40_Y22_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 6.653 ns; Loc. = LCCOMB_X40_Y22_N8; Fanout = 2; COMB Node = 'graph_control:U2\|Add2~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { graph_control:U2|Add2~29 graph_control:U2|Add2~31 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.724 ns graph_control:U2\|Add2~37 15 COMB LCCOMB_X40_Y22_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 6.724 ns; Loc. = LCCOMB_X40_Y22_N10; Fanout = 2; COMB Node = 'graph_control:U2\|Add2~37'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { graph_control:U2|Add2~31 graph_control:U2|Add2~37 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.795 ns graph_control:U2\|Add2~39 16 COMB LCCOMB_X40_Y22_N12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 6.795 ns; Loc. = LCCOMB_X40_Y22_N12; Fanout = 2; COMB Node = 'graph_control:U2\|Add2~39'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { graph_control:U2|Add2~37 graph_control:U2|Add2~39 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 6.954 ns graph_control:U2\|Add2~41 17 COMB LCCOMB_X40_Y22_N14 2 " "Info: 17: + IC(0.000 ns) + CELL(0.159 ns) = 6.954 ns; Loc. = LCCOMB_X40_Y22_N14; Fanout = 2; COMB Node = 'graph_control:U2\|Add2~41'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { graph_control:U2|Add2~39 graph_control:U2|Add2~41 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.025 ns graph_control:U2\|Add2~43 18 COMB LCCOMB_X40_Y22_N16 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 7.025 ns; Loc. = LCCOMB_X40_Y22_N16; Fanout = 2; COMB Node = 'graph_control:U2\|Add2~43'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { graph_control:U2|Add2~41 graph_control:U2|Add2~43 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.435 ns graph_control:U2\|Add2~44 19 COMB LCCOMB_X40_Y22_N18 1 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 7.435 ns; Loc. = LCCOMB_X40_Y22_N18; Fanout = 1; COMB Node = 'graph_control:U2\|Add2~44'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { graph_control:U2|Add2~43 graph_control:U2|Add2~44 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.398 ns) 8.281 ns graph_control:U2\|Equal0~6 20 COMB LCCOMB_X40_Y22_N30 1 " "Info: 20: + IC(0.448 ns) + CELL(0.398 ns) = 8.281 ns; Loc. = LCCOMB_X40_Y22_N30; Fanout = 1; COMB Node = 'graph_control:U2\|Equal0~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.846 ns" { graph_control:U2|Add2~44 graph_control:U2|Equal0~6 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.691 ns) + CELL(0.410 ns) 9.382 ns graph_control:U2\|Equal0~7 21 COMB LCCOMB_X37_Y22_N30 30 " "Info: 21: + IC(0.691 ns) + CELL(0.410 ns) = 9.382 ns; Loc. = LCCOMB_X37_Y22_N30; Fanout = 30; COMB Node = 'graph_control:U2\|Equal0~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { graph_control:U2|Equal0~6 graph_control:U2|Equal0~7 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(2.788 ns) 14.199 ns VGA_B\[9\] 22 PIN PIN_B12 0 " "Info: 22: + IC(2.029 ns) + CELL(2.788 ns) = 14.199 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'VGA_B\[9\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "4.817 ns" { graph_control:U2|Equal0~7 VGA_B[9] } "NODE_NAME" } } { "vga.vhd" "" { Text "G:/vhdl/vga/vga.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.193 ns ( 64.74 % ) " "Info: Total cell delay = 9.193 ns ( 64.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.006 ns ( 35.26 % ) " "Info: Total interconnect delay = 5.006 ns ( 35.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.199 ns" { vga_control:U1|vsync_control:U3|y[5] graph_control:U2|Add1~3 graph_control:U2|Add1~5 graph_control:U2|lpm_mult:Mult1|mult_rn01:auto_generated|mac_mult1~DATAOUT9 graph_control:U2|lpm_mult:Mult1|mult_rn01:auto_generated|mac_out2~DATAOUT9 graph_control:U2|Add2~15 graph_control:U2|Add2~17 graph_control:U2|Add2~19 graph_control:U2|Add2~21 graph_control:U2|Add2~23 graph_control:U2|Add2~25 graph_control:U2|Add2~27 graph_control:U2|Add2~29 graph_control:U2|Add2~31 graph_control:U2|Add2~37 graph_control:U2|Add2~39 graph_control:U2|Add2~41 graph_control:U2|Add2~43 graph_control:U2|Add2~44 graph_control:U2|Equal0~6 graph_control:U2|Equal0~7 VGA_B[9] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "14.199 ns" { vga_control:U1|vsync_control:U3|y[5] {} graph_control:U2|Add1~3 {} graph_control:U2|Add1~5 {} graph_control:U2|lpm_mult:Mult1|mult_rn01:auto_generated|mac_mult1~DATAOUT9 {} graph_control:U2|lpm_mult:Mult1|mult_rn01:auto_generated|mac_out2~DATAOUT9 {} graph_control:U2|Add2~15 {} graph_control:U2|Add2~17 {} graph_control:U2|Add2~19 {} graph_control:U2|Add2~21 {} graph_control:U2|Add2~23 {} graph_control:U2|Add2~25 {} graph_control:U2|Add2~27 {} graph_control:U2|Add2~29 {} graph_control:U2|Add2~31 {} graph_control:U2|Add2~37 {} graph_control:U2|Add2~39 {} graph_control:U2|Add2~41 {} graph_control:U2|Add2~43 {} graph_control:U2|Add2~44 {} graph_control:U2|Equal0~6 {} graph_control:U2|Equal0~7 {} VGA_B[9] {} } { 0.000ns 0.520ns 0.273ns 0.436ns 0.000ns 0.609ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.448ns 0.691ns 2.029ns } { 0.000ns 0.438ns 0.438ns 2.679ns 0.224ns 0.393ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.398ns 0.410ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.830 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_clk vga_control:U1|hsync_control:U2|h_clk~clkctrl vga_control:U1|vsync_control:U3|y[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.830 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|h_clk {} vga_control:U1|hsync_control:U2|h_clk~clkctrl {} vga_control:U1|vsync_control:U3|y[5] {} } { 0.000ns 1.091ns 1.013ns 1.400ns 1.002ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.199 ns" { vga_control:U1|vsync_control:U3|y[5] graph_control:U2|Add1~3 graph_control:U2|Add1~5 graph_control:U2|lpm_mult:Mult1|mult_rn01:auto_generated|mac_mult1~DATAOUT9 graph_control:U2|lpm_mult:Mult1|mult_rn01:auto_generated|mac_out2~DATAOUT9 graph_control:U2|Add2~15 graph_control:U2|Add2~17 graph_control:U2|Add2~19 graph_control:U2|Add2~21 graph_control:U2|Add2~23 graph_control:U2|Add2~25 graph_control:U2|Add2~27 graph_control:U2|Add2~29 graph_control:U2|Add2~31 graph_control:U2|Add2~37 graph_control:U2|Add2~39 graph_control:U2|Add2~41 graph_control:U2|Add2~43 graph_control:U2|Add2~44 graph_control:U2|Equal0~6 graph_control:U2|Equal0~7 VGA_B[9] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "14.199 ns" { vga_control:U1|vsync_control:U3|y[5] {} graph_control:U2|Add1~3 {} graph_control:U2|Add1~5 {} graph_control:U2|lpm_mult:Mult1|mult_rn01:auto_generated|mac_mult1~DATAOUT9 {} graph_control:U2|lpm_mult:Mult1|mult_rn01:auto_generated|mac_out2~DATAOUT9 {} graph_control:U2|Add2~15 {} graph_control:U2|Add2~17 {} graph_control:U2|Add2~19 {} graph_control:U2|Add2~21 {} graph_control:U2|Add2~23 {} graph_control:U2|Add2~25 {} graph_control:U2|Add2~27 {} graph_control:U2|Add2~29 {} graph_control:U2|Add2~31 {} graph_control:U2|Add2~37 {} graph_control:U2|Add2~39 {} graph_control:U2|Add2~41 {} graph_control:U2|Add2~43 {} graph_control:U2|Add2~44 {} graph_control:U2|Equal0~6 {} graph_control:U2|Equal0~7 {} VGA_B[9] {} } { 0.000ns 0.520ns 0.273ns 0.436ns 0.000ns 0.609ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.448ns 0.691ns 2.029ns } { 0.000ns 0.438ns 0.438ns 2.679ns 0.224ns 0.393ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.398ns 0.410ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 17:29:21 2015 " "Info: Processing ended: Thu May 14 17:29:21 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
