# svnet_engine_vivado_scripts

build_bd_Lv112_pre.tcl :
  build block design in vivado 17.3.1 for SVNet Engine
  3 DMA, 4 BRAM Controller with Zynq
  
  usage > source build_bd/Lv112_pre.tcl
  
build_bd_Lv112_post.tcl :
  source after adding SVNet Engine to connect wires to pre-built system
  
  usage > source build_bd/Lv112_post.tcl
  
ip_pack_Lv112.tcl :
  
