<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/samr21/include/instance/tc4.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_a16eefe5050975c4ef64b033435b8bdb.html">samr21</a></li><li class="navelem"><a class="el" href="dir_4a6467e0db24cdfe8ab5f48447a7f0aa.html">include</a></li><li class="navelem"><a class="el" href="dir_072811d6a81496172287ace473deaa67.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tc4.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="samr21_2include_2instance_2tc4_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifndef _SAMR21_TC4_INSTANCE_</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define _SAMR21_TC4_INSTANCE_</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* ========== Register definition for TC4 peripheral ========== */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define REG_TC4_CTRLA              (0x42003000U) </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define REG_TC4_READREQ            (0x42003002U) </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define REG_TC4_CTRLBCLR           (0x42003004U) </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define REG_TC4_CTRLBSET           (0x42003005U) </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define REG_TC4_CTRLC              (0x42003006U) </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define REG_TC4_DBGCTRL            (0x42003008U) </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define REG_TC4_EVCTRL             (0x4200300AU) </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define REG_TC4_INTENCLR           (0x4200300CU) </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define REG_TC4_INTENSET           (0x4200300DU) </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define REG_TC4_INTFLAG            (0x4200300EU) </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define REG_TC4_STATUS             (0x4200300FU) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define REG_TC4_COUNT16_COUNT      (0x42003010U) </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define REG_TC4_COUNT16_CC0        (0x42003018U) </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define REG_TC4_COUNT16_CC1        (0x4200301AU) </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define REG_TC4_COUNT32_COUNT      (0x42003010U) </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define REG_TC4_COUNT32_CC0        (0x42003018U) </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define REG_TC4_COUNT32_CC1        (0x4200301CU) </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define REG_TC4_COUNT8_COUNT       (0x42003010U) </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define REG_TC4_COUNT8_PER         (0x42003014U) </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define REG_TC4_COUNT8_CC0         (0x42003018U) </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define REG_TC4_COUNT8_CC1         (0x42003019U) </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#aeb2ed74f8a2ebe4ce05c145f57b5a45a">   74</a></span>&#160;<span class="preprocessor">#define REG_TC4_CTRLA              (*(RwReg16*)0x42003000U) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a08950d6aae664dcdf547ae7ee0db72fa">   75</a></span>&#160;<span class="preprocessor">#define REG_TC4_READREQ            (*(RwReg16*)0x42003002U) </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a09057ff1fc6bbdf2ef3463d73f155659">   76</a></span>&#160;<span class="preprocessor">#define REG_TC4_CTRLBCLR           (*(RwReg8 *)0x42003004U) </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#abb2bf637ab6784861bbccd5f5301136a">   77</a></span>&#160;<span class="preprocessor">#define REG_TC4_CTRLBSET           (*(RwReg8 *)0x42003005U) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#ac8a0f2c806ba3bda2484066c281d6e8f">   78</a></span>&#160;<span class="preprocessor">#define REG_TC4_CTRLC              (*(RwReg8 *)0x42003006U) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#af4e1a0e36abf3f084dd9269a57519325">   79</a></span>&#160;<span class="preprocessor">#define REG_TC4_DBGCTRL            (*(RwReg8 *)0x42003008U) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a61fb8f2937cc13a511227fe2fa7afc99">   80</a></span>&#160;<span class="preprocessor">#define REG_TC4_EVCTRL             (*(RwReg16*)0x4200300AU) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a48ee902839144b17e521d7cbd6f850b5">   81</a></span>&#160;<span class="preprocessor">#define REG_TC4_INTENCLR           (*(RwReg8 *)0x4200300CU) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a194d2f57c7415ad7fb9591667d428bca">   82</a></span>&#160;<span class="preprocessor">#define REG_TC4_INTENSET           (*(RwReg8 *)0x4200300DU) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#ade0fcb831a1eb8cebd9982961a0a06c6">   83</a></span>&#160;<span class="preprocessor">#define REG_TC4_INTFLAG            (*(RwReg8 *)0x4200300EU) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#aabd96a26edc3a37b6ec5b93cf068f810">   84</a></span>&#160;<span class="preprocessor">#define REG_TC4_STATUS             (*(RoReg8 *)0x4200300FU) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a2dc7994edac0cb1f7991b510eb0fd04e">   85</a></span>&#160;<span class="preprocessor">#define REG_TC4_COUNT16_COUNT      (*(RwReg16*)0x42003010U) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a2ed6cd8e548b63e9eed3bcf826b5a550">   86</a></span>&#160;<span class="preprocessor">#define REG_TC4_COUNT16_CC0        (*(RwReg16*)0x42003018U) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#aa8dd0b4c944b9c9ea0a4cee755144e26">   87</a></span>&#160;<span class="preprocessor">#define REG_TC4_COUNT16_CC1        (*(RwReg16*)0x4200301AU) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a25777ad4f95b66dadc5d8b99649b8f60">   88</a></span>&#160;<span class="preprocessor">#define REG_TC4_COUNT32_COUNT      (*(RwReg  *)0x42003010U) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#aed64c81c373cf527bd068cafa06a4f5f">   89</a></span>&#160;<span class="preprocessor">#define REG_TC4_COUNT32_CC0        (*(RwReg  *)0x42003018U) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a0150fbd9f5ba7242037e98e887fe5441">   90</a></span>&#160;<span class="preprocessor">#define REG_TC4_COUNT32_CC1        (*(RwReg  *)0x4200301CU) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#af96d6e554d369671d066be6614b1155e">   91</a></span>&#160;<span class="preprocessor">#define REG_TC4_COUNT8_COUNT       (*(RwReg8 *)0x42003010U) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#ac6a241b3fe2247fa35aa7cfa0be6e07e">   92</a></span>&#160;<span class="preprocessor">#define REG_TC4_COUNT8_PER         (*(RwReg8 *)0x42003014U) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#acd41910eb23c87470aedd2fb435c8a8d">   93</a></span>&#160;<span class="preprocessor">#define REG_TC4_COUNT8_CC0         (*(RwReg8 *)0x42003018U) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a149083f8edf0aaa3860ed31af76b3197">   94</a></span>&#160;<span class="preprocessor">#define REG_TC4_COUNT8_CC1         (*(RwReg8 *)0x42003019U) </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* ========== Instance parameters for TC4 peripheral ========== */</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#aaeac6ef87f5f01aeddd91d0ef07d13e6">   98</a></span>&#160;<span class="preprocessor">#define TC4_CC8_NUM                 2        // Number of 8-bit Counters</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#adbc2e2810e3418112f27bf64a4200d27">   99</a></span>&#160;<span class="preprocessor">#define TC4_CC16_NUM                2        // Number of 16-bit Counters</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#afd0fdd102a4ef3b95335550e94b8ed5a">  100</a></span>&#160;<span class="preprocessor">#define TC4_CC32_NUM                2        // Number of 32-bit Counters</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#af3c3c31629c744f5600d46f5cbb40d46">  101</a></span>&#160;<span class="preprocessor">#define TC4_DITHERING_EXT           0        // Dithering feature implemented</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a0efac127ab03667ce0add7ff9d94febf">  102</a></span>&#160;<span class="preprocessor">#define TC4_DMAC_ID_MC_0            28</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a01ed0221fa8924e010d6f033b3db431a">  103</a></span>&#160;<span class="preprocessor">#define TC4_DMAC_ID_MC_1            29</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#aba5a4ec4ec97330aac8269aea714ceaf">  104</a></span>&#160;<span class="preprocessor">#define TC4_DMAC_ID_MC_LSB          28</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a7eb816e864163ed9acd55243f075ffdf">  105</a></span>&#160;<span class="preprocessor">#define TC4_DMAC_ID_MC_MSB          29</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a978b3f5e42d349af821765caa3c18ebf">  106</a></span>&#160;<span class="preprocessor">#define TC4_DMAC_ID_MC_SIZE         2</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a7f833f45d75d291bdbfdc98b7335ef81">  107</a></span>&#160;<span class="preprocessor">#define TC4_DMAC_ID_OVF             27       // Indexes of DMA Overflow trigger</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a9cc05bf9d32b790d5baf4f33de57d3cb">  108</a></span>&#160;<span class="preprocessor">#define TC4_GCLK_ID                 28       // Index of Generic Clock</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a8a75987e511d427e998a5706c54f4679">  109</a></span>&#160;<span class="preprocessor">#define TC4_MASTER                  1</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#ae1cdec5112d8d13febfebb17d66842ff">  110</a></span>&#160;<span class="preprocessor">#define TC4_OW_NUM                  2        // Number of Output Waveforms</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a79e7e77edeeed9b250493fa5438e8e63">  111</a></span>&#160;<span class="preprocessor">#define TC4_PERIOD_EXT              0        // Period feature implemented</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2tc4_8h.html#a46183136b82eaf58ae491f7c8b5a7d82">  112</a></span>&#160;<span class="preprocessor">#define TC4_SHADOW_EXT              0        // Shadow feature implemented</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_TC4_INSTANCE_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:02 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
