<!doctype html>
<html>
<head>
<title>RDIMMCR0 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; RDIMMCR0 (DDR_PHY) Register</p><h1>RDIMMCR0 (DDR_PHY) Register</h1>
<h2>RDIMMCR0 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>RDIMMCR0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000150</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080150 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>RDIMM Control Register 0</td></tr>
</table>
<p></p>
<h2>RDIMMCR0 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>RC7</td><td class="center">31:28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Control Word 7: RESERVED, free to use by vendor.</td></tr>
<tr valign=top><td>RC6</td><td class="center">27:24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Control Word 6: RESERVED, free to use by vendor.</td></tr>
<tr valign=top><td>RC5</td><td class="center">23:20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Control Word 5 (CK Driver Characteristics Control Word): RC5[1:0] is<br/>driver settings for clock Y1, Y1#, Y3, and Y3# outputs, and RC5[3:2] is<br/>driver settings for clock Y0, Y0#, Y2, and Y2# outputs. Bit definitions are:<br/>00 = Light drive (4 or 5 DRAM loads)<br/>01 = Moderate drive (8 or 10 DRAM loads)<br/>10 = Strong drive (16 or 20 DRAM loads)<br/>11 = RESERVED</td></tr>
<tr valign=top><td>RC4</td><td class="center">19:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Control Word 4 (Control Signals Driver Characteristics Control Word):<br/>RC4[1:0] is driver settings for control A outputs, and RC4[3:2] is driver<br/>settings for control B outputs. Bit definitions are:<br/>00 = Light drive (4 or 5 DRAM loads)<br/>01 = Moderate drive (8 or 10 DRAM loads)<br/>10 = RESERVED<br/>11 = RESERVED</td></tr>
<tr valign=top><td>RC3</td><td class="center">15:12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Control Word 3 (Command/Address Signals Driver Characteristics<br/>Control Word): RC3[1:0] is driver settings for command/address A<br/>outputs, and RC3[3:2] is driver settings for command/address B<br/>outputs. Bit definitions are:<br/>00 = Light drive (4 or 5 DRAM loads)<br/>01 = Moderate drive (8 or 10 DRAM loads)<br/>10 = Strong drive (16 or 20 DRAM loads)<br/>11 = RESERVED</td></tr>
<tr valign=top><td>RC2</td><td class="center">11:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Control Word 2 (Timing Control Word): Bit definitions are:<br/>RC2[0]: 0 = Standard (1/2 clock) pre-launch, 1 = Prelaunch controlled by RC12.<br/>RC2[1]: 0 = RESERVED.<br/>RC2[2]: 0 = 100 Ohm input bus termination, 1 = 150 Ohm input bus<br/>termination.<br/>RC2[3]: 0 = Operation frequency band 1, 1 = Test mode frequency<br/>band 2.</td></tr>
<tr valign=top><td>RC1</td><td class="center"> 7:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Control Word 1 (Clock Driver Enable Control Word): Bit definitions are:<br/>RC1[0]: 0 = Y0/Y0# clock enabled, 1 = Y0/Y0# clock disabled.<br/>RC1[1]: 0 = Y1/Y1# clock enabled, 1 = Y1/Y1# clock disabled.<br/>RC1[2]: 0 = Y2/Y2# clock enabled, 1 = Y2/Y2# clock disabled.<br/>RC1[3]: 0 = Y3/Y3# clock enabled, 1 = Y3/Y3# clock disabled.</td></tr>
<tr valign=top><td>RC0</td><td class="center"> 3:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Control Word 0 (Global Features Control Word): Bit definitions are:<br/>RC0[0]: 0 = Output inversion enabled, 1 = Output inversion disabled.<br/>RC0[1]: 0 = Floating outputs disabled, 1 = Floating outputs enabled.<br/>RC0[2]: 0 = A outputs enabled, 1 = A outputs disabled.<br/>RC0[3]: 0 = B outputs enabled, 1 = B outputs disabled.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>