{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683208058489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683208058497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 21:47:38 2023 " "Processing started: Thu May 04 21:47:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683208058497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683208058497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft_myown -c fft_myown " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft_myown -c fft_myown" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683208058497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683208059184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683208059184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/testbench/tb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/testbench/tb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "../testbench/tb_top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/testbench/tb_top.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683208075611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683208075611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683208075616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683208075616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/rtl/ram_contral.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/rtl/ram_contral.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_contral " "Found entity 1: ram_contral" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683208075622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683208075622 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "A_RAM.v(81) " "Verilog HDL information at A_RAM.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/A_RAM.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/A_RAM.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683208075627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/rtl/a_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/rtl/a_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 A_RAM " "Found entity 1: A_RAM" {  } { { "../rtl/A_RAM.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/A_RAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683208075628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683208075628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/rtl/butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/fft/fft_verilog/rtl/butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683208075632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683208075632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ip_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ip_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_multi " "Found entity 1: ip_multi" {  } { { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683208075638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683208075638 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683208075752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_contral ram_contral:ctrl " "Elaborating entity \"ram_contral\" for hierarchy \"ram_contral:ctrl\"" {  } { { "../rtl/top.v" "ctrl" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683208075756 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 255 ram_contral.v(51) " "Verilog HDL warning at ram_contral.v(51): number of words (4) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 51 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1683208075759 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "factor_rom ram_contral.v(50) " "Verilog HDL warning at ram_contral.v(50): initial value for variable factor_rom should be constant" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 50 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1683208075759 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ram_contral.v(109) " "Verilog HDL assignment warning at ram_contral.v(109): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683208075759 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ram_contral.v(110) " "Verilog HDL assignment warning at ram_contral.v(110): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683208075760 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ram_contral.v(123) " "Verilog HDL assignment warning at ram_contral.v(123): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683208075760 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ram_contral.v(124) " "Verilog HDL assignment warning at ram_contral.v(124): truncated value with size 32 to match size of target (3)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683208075760 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_fftfinish ram_contral.v(54) " "Verilog HDL Always Construct warning at ram_contral.v(54): inferring latch(es) for variable \"flag_fftfinish\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1683208075760 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "factor_rom\[3\] 0 ram_contral.v(49) " "Net \"factor_rom\[3\]\" at ram_contral.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683208075760 "|top|ram_contral:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_fftfinish ram_contral.v(54) " "Inferred latch for \"flag_fftfinish\" at ram_contral.v(54)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/ram_contral.v" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683208075760 "|top|ram_contral:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_RAM A_RAM:ram1 " "Elaborating entity \"A_RAM\" for hierarchy \"A_RAM:ram1\"" {  } { { "../rtl/top.v" "ram1" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683208075763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:butterfly1 " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:butterfly1\"" {  } { { "../rtl/top.v" "butterfly1" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683208076115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_multi butterfly:butterfly1\|ip_multi:mult0 " "Elaborating entity \"ip_multi\" for hierarchy \"butterfly:butterfly1\|ip_multi:mult0\"" {  } { { "../rtl/butterfly.v" "mult0" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/butterfly.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683208076128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\"" {  } { { "ip/ip_multi.v" "lpm_mult_component" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683208076202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\"" {  } { { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683208076206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683208076207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683208076207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683208076207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683208076207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683208076207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683208076207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 40 " "Parameter \"lpm_widthp\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1683208076207 ""}  } { { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1683208076207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q5q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q5q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q5q " "Found entity 1: mult_q5q" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683208076308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683208076308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_q5q butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated " "Elaborating entity \"mult_q5q\" for hierarchy \"butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683208076309 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "296 " "Ignored 296 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "296 " "Ignored 296 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1683208077220 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1683208077220 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flag_fftfinish GND " "Pin \"flag_fftfinish\" is stuck at GND" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/rtl/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683208079274 "|top|flag_fftfinish"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683208079274 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683208079455 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/output_files/fft_myown.map.smsg " "Generated suppressed messages file F:/Lab_Work/1_Learning/4_Signal_Processing_Code/FFT/FFT_Verilog/prj/output_files/fft_myown.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683208080732 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683208080965 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683208080965 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1790 " "Implemented 1790 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683208081221 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683208081221 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1671 " "Implemented 1671 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683208081221 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1683208081221 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683208081221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683208081248 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 21:48:01 2023 " "Processing ended: Thu May 04 21:48:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683208081248 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683208081248 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683208081248 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683208081248 ""}
