//---------------------------------------------------------------------------------
// HDMI2.1 DSCD
//---------------------------------------------------------------------------------

#include "rbus/dscd_p0_reg.h"
#include "rbus/dscd_p1_reg.h"



struct dscd_reg_st
{
    uint32_t     pps_dw00;
    uint32_t     pps_dw01;
    uint32_t     pps_dw02;
    uint32_t     pps_dw03;
    uint32_t     pps_dw04;
    uint32_t     pps_dw05;
    uint32_t     pps_dw06;
    uint32_t     pps_dw07;
    uint32_t     pps_dw08;
    uint32_t     pps_dw09;
    uint32_t     pps_dw10;
    uint32_t     pps_dw11;
    uint32_t     pps_dw12;
    uint32_t     pps_dw13;
    uint32_t     pps_dw14;
    uint32_t     pps_dw15;
    uint32_t     pps_dw16;
    uint32_t     pps_dw17;
    uint32_t     pps_dw18;
    uint32_t     pps_dw19;
    uint32_t     pps_dw20;
    uint32_t     pps_dw21;
    uint32_t     pps_dw22;
    uint32_t     pps_dw23;
    uint32_t     pps_dw24;
    uint32_t     pps_dw25;
    uint32_t     pps_dw26;
    uint32_t     pps_dw27;
    uint32_t     pps_dw28;
    uint32_t     pps_dw29;
    uint32_t     pps_dw30;
    uint32_t     pps_dw31;
    uint32_t     pps_dw32;
    uint32_t     pps_dw33;
    uint32_t     pps_dw00_cur;
    uint32_t     pps_dw01_cur;
    uint32_t     pps_dw02_cur;
    uint32_t     pps_dw03_cur;
    uint32_t     pps_dw04_cur;
    uint32_t     pps_dw05_cur;
    uint32_t     pps_dw06_cur;
    uint32_t     pps_dw07_cur;
    uint32_t     pps_dw08_cur;
    uint32_t     pps_dw09_cur;
    uint32_t     pps_dw10_cur;
    uint32_t     pps_dw11_cur;
    uint32_t     pps_dw12_cur;
    uint32_t     pps_dw13_cur;
    uint32_t     pps_dw14_cur;
    uint32_t     pps_dw15_cur;
    uint32_t     pps_dw16_cur;
    uint32_t     pps_dw17_cur;
    uint32_t     pps_dw18_cur;
    uint32_t     pps_dw19_cur;
    uint32_t     pps_dw20_cur;
    uint32_t     pps_dw21_cur;
    uint32_t     pps_dw22_cur;
    uint32_t     pps_dw23_cur;
    uint32_t     pps_dw24_cur;
    uint32_t     pps_dw25_cur;
    uint32_t     pps_dw26_cur;
    uint32_t     pps_dw27_cur;
    uint32_t     pps_dw28_cur;
    uint32_t     pps_dw29_cur;
    uint32_t     pps_dw30_cur;
    uint32_t     pps_dw31_cur;
    uint32_t     pps_dw32_cur;
    uint32_t     pps_dw33_cur;
    uint32_t     db_ctrl;
    uint32_t     ctrl;
    uint32_t     status;
    uint32_t     wde_dscd;
    uint32_t     inte_dscd;
    uint32_t     ints_dscd;
    uint32_t     inte_dscd_2;
    uint32_t     ints_dscd_2;
    uint32_t     dummy;
    uint32_t     debug;
    uint32_t     performance;
    uint32_t     out_iv_delay;
    uint32_t     out_vs_width;
    uint32_t     out_den_delay;
    uint32_t     out_swap;
    uint32_t     gt_cycle_measure_ctrl;
    uint32_t     gt_cycle_measure_result_0;
    uint32_t     gt_cycle_measure_result_1;
    uint32_t     gt_cycle_measure_result_2;
    uint32_t     out_measure;
    uint32_t     out_measure_outbuf1;
    uint32_t     dscd_timing_monitor_ctrl;
    uint32_t     dscd_timing_monitor_multi;
    uint32_t     dscd_timing_monitor_compare_th;
    uint32_t     dscd_timing_monitor_golden;
    uint32_t     dscd_timing_monitor_result1;
    uint32_t     dscd_timing_monitor_result2;
    uint32_t     dscd_timing_monitor_result3;
    uint32_t     dscd_timing_monitor_result4;
    uint32_t     dscd_timing_monitor_max;
    uint32_t     dscd_timing_monitor_min;
    uint32_t     dscd_timing_monitor_st;
    uint32_t     dscd_out_crc_en;
    uint32_t     dscd_out_crc_result;
    uint32_t     dscd_in_crc_en;
    uint32_t     dscd_in_crc_result;
    uint32_t     dscd_pps_crc_en;
    uint32_t     dscd_pps_crc_result;
    uint32_t     dscd_dbg_en;
    uint32_t     dscd_dbg1;
    uint32_t     dscd_dbg1_size;
    uint32_t     dscd_dbg_sram;
    uint32_t     dscd_sram_d0;
    uint32_t     dscd_sram_d1;
    uint32_t     dscd_sram_d2;
    uint32_t     dscd_sram_d3;
    uint32_t     dscd_sram_d4;
    uint32_t     dscd_sram_d5;
    uint32_t     dscd_sram_d6;
    uint32_t     dscd_sram_d7;
    uint32_t     dscd_dbg_sram_rw;
    uint32_t     dscd_sram_q0;
    uint32_t     dscd_sram_q1;
    uint32_t     dscd_sram_q2;
    uint32_t     dscd_sram_q3;
    uint32_t     dscd_sram_q4;
    uint32_t     dscd_sram_q5;
    uint32_t     dscd_sram_q6;
    uint32_t     dscd_sram_q7;
    uint32_t     dscd_timing_gen_ctrl;
    uint32_t     dscd_timing_gen_sta;
    uint32_t     dscd_timing_gen_size;
    uint32_t     dscd_timing_gen_end;
    uint32_t     dscd_timing_gen_frame_rate;
    uint32_t     dscd_pattern_gen_ctrl;
    uint32_t     dscd_pattern_gen_c0_rgb;
    uint32_t     dscd_pattern_gen_c1_rgb;
    uint32_t     dscd_pattern_gen_c2_rgb;
    uint32_t     dscd_pattern_gen_c3_rgb;
    uint32_t     dscd_pattern_gen_c4_rgb;
    uint32_t     dscd_pattern_gen_c5_rgb;
    uint32_t     dscd_pattern_gen_c6_rgb;
    uint32_t     dscd_pattern_gen_c7_rgb;
    uint32_t     dscd_pattern_gen_b_msb;
    uint32_t     dscd_mbist_read_margin_0;
    uint32_t     dscd_mbist_read_margin_1;
    uint32_t     dscd_bist_mode;
    uint32_t     dscd_bist_done;
    uint32_t     dscd_bist_fail_group;
    uint32_t     dscd_bist_fail;
    uint32_t     dscd_drf_bist_mode;
    uint32_t     dscd_drf_bist_resume;
    uint32_t     dscd_drf_bist_done;
    uint32_t     dscd_drf_bist_fail_group;
    uint32_t     dscd_drf_bist_fail;
    uint32_t     dscd_drf_bist_pause;
    uint32_t     dscd_bist_t12_test;
};



#define DSCD_NUM   2
extern const struct dscd_reg_st dscd_hw[DSCD_NUM];

#define  DSCD_PPS_DW00_reg                                                                (dscd_hw[dscd_port].pps_dw00)
#define  DSCD_PPS_DW01_reg                                                                (dscd_hw[dscd_port].pps_dw01)
#define  DSCD_PPS_DW02_reg                                                                (dscd_hw[dscd_port].pps_dw02)
#define  DSCD_PPS_DW03_reg                                                                (dscd_hw[dscd_port].pps_dw03)
#define  DSCD_PPS_DW04_reg                                                                (dscd_hw[dscd_port].pps_dw04)
#define  DSCD_PPS_DW05_reg                                                                (dscd_hw[dscd_port].pps_dw05)
#define  DSCD_PPS_DW06_reg                                                                (dscd_hw[dscd_port].pps_dw06)
#define  DSCD_PPS_DW07_reg                                                                (dscd_hw[dscd_port].pps_dw07)
#define  DSCD_PPS_DW08_reg                                                                (dscd_hw[dscd_port].pps_dw08)
#define  DSCD_PPS_DW09_reg                                                                (dscd_hw[dscd_port].pps_dw09)
#define  DSCD_PPS_DW10_reg                                                                (dscd_hw[dscd_port].pps_dw10)
#define  DSCD_PPS_DW11_reg                                                                (dscd_hw[dscd_port].pps_dw11)
#define  DSCD_PPS_DW12_reg                                                                (dscd_hw[dscd_port].pps_dw12)
#define  DSCD_PPS_DW13_reg                                                                (dscd_hw[dscd_port].pps_dw13)
#define  DSCD_PPS_DW14_reg                                                                (dscd_hw[dscd_port].pps_dw14)
#define  DSCD_PPS_DW15_reg                                                                (dscd_hw[dscd_port].pps_dw15)
#define  DSCD_PPS_DW16_reg                                                                (dscd_hw[dscd_port].pps_dw16)
#define  DSCD_PPS_DW17_reg                                                                (dscd_hw[dscd_port].pps_dw17)
#define  DSCD_PPS_DW18_reg                                                                (dscd_hw[dscd_port].pps_dw18)
#define  DSCD_PPS_DW19_reg                                                                (dscd_hw[dscd_port].pps_dw19)
#define  DSCD_PPS_DW20_reg                                                                (dscd_hw[dscd_port].pps_dw20)
#define  DSCD_PPS_DW21_reg                                                                (dscd_hw[dscd_port].pps_dw21)
#define  DSCD_PPS_DW22_reg                                                                (dscd_hw[dscd_port].pps_dw22)
#define  DSCD_PPS_DW23_reg                                                                (dscd_hw[dscd_port].pps_dw23)
#define  DSCD_PPS_DW24_reg                                                                (dscd_hw[dscd_port].pps_dw24)
#define  DSCD_PPS_DW25_reg                                                                (dscd_hw[dscd_port].pps_dw25)
#define  DSCD_PPS_DW26_reg                                                                (dscd_hw[dscd_port].pps_dw26)
#define  DSCD_PPS_DW27_reg                                                                (dscd_hw[dscd_port].pps_dw27)
#define  DSCD_PPS_DW28_reg                                                                (dscd_hw[dscd_port].pps_dw28)
#define  DSCD_PPS_DW29_reg                                                                (dscd_hw[dscd_port].pps_dw29)
#define  DSCD_PPS_DW30_reg                                                                (dscd_hw[dscd_port].pps_dw30)
#define  DSCD_PPS_DW31_reg                                                                (dscd_hw[dscd_port].pps_dw31)
#define  DSCD_PPS_DW32_reg                                                                (dscd_hw[dscd_port].pps_dw32)
#define  DSCD_PPS_DW33_reg                                                                (dscd_hw[dscd_port].pps_dw33)
#define  DSCD_PPS_DW00_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw00_cur)
#define  DSCD_PPS_DW01_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw01_cur)
#define  DSCD_PPS_DW02_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw02_cur)
#define  DSCD_PPS_DW03_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw03_cur)
#define  DSCD_PPS_DW04_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw04_cur)
#define  DSCD_PPS_DW05_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw05_cur)
#define  DSCD_PPS_DW06_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw06_cur)
#define  DSCD_PPS_DW07_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw07_cur)
#define  DSCD_PPS_DW08_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw08_cur)
#define  DSCD_PPS_DW09_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw09_cur)
#define  DSCD_PPS_DW10_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw10_cur)
#define  DSCD_PPS_DW11_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw11_cur)
#define  DSCD_PPS_DW12_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw12_cur)
#define  DSCD_PPS_DW13_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw13_cur)
#define  DSCD_PPS_DW14_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw14_cur)
#define  DSCD_PPS_DW15_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw15_cur)
#define  DSCD_PPS_DW16_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw16_cur)
#define  DSCD_PPS_DW17_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw17_cur)
#define  DSCD_PPS_DW18_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw18_cur)
#define  DSCD_PPS_DW19_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw19_cur)
#define  DSCD_PPS_DW20_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw20_cur)
#define  DSCD_PPS_DW21_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw21_cur)
#define  DSCD_PPS_DW22_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw22_cur)
#define  DSCD_PPS_DW23_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw23_cur)
#define  DSCD_PPS_DW24_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw24_cur)
#define  DSCD_PPS_DW25_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw25_cur)
#define  DSCD_PPS_DW26_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw26_cur)
#define  DSCD_PPS_DW27_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw27_cur)
#define  DSCD_PPS_DW28_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw28_cur)
#define  DSCD_PPS_DW29_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw29_cur)
#define  DSCD_PPS_DW30_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw30_cur)
#define  DSCD_PPS_DW31_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw31_cur)
#define  DSCD_PPS_DW32_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw32_cur)
#define  DSCD_PPS_DW33_CUR_reg                                                            (dscd_hw[dscd_port].pps_dw33_cur)
#define  DSCD_DB_CTRL_reg                                                                 (dscd_hw[dscd_port].db_ctrl)
#define  DSCD_CTRL_reg                                                                    (dscd_hw[dscd_port].ctrl)
#define  DSCD_STATUS_reg                                                                  (dscd_hw[dscd_port].status)
#define  DSCD_WDE_DSCD_reg                                                                (dscd_hw[dscd_port].wde_dscd)
#define  DSCD_INTE_DSCD_reg                                                               (dscd_hw[dscd_port].inte_dscd)
#define  DSCD_INTS_DSCD_reg                                                               (dscd_hw[dscd_port].ints_dscd)
#define  DSCD_INTE_DSCD_2_reg                                                             (dscd_hw[dscd_port].inte_dscd_2)
#define  DSCD_INTS_DSCD_2_reg                                                             (dscd_hw[dscd_port].ints_dscd_2)
#define  DSCD_dummy_reg                                                                   (dscd_hw[dscd_port].dummy)
#define  DSCD_debug_reg                                                                   (dscd_hw[dscd_port].debug)
#define  DSCD_performance_reg                                                             (dscd_hw[dscd_port].performance)
#define  DSCD_OUT_IV_DELAY_reg                                                            (dscd_hw[dscd_port].out_iv_delay)
#define  DSCD_OUT_VS_WIDTH_reg                                                            (dscd_hw[dscd_port].out_vs_width)
#define  DSCD_OUT_DEN_DELAY_reg                                                           (dscd_hw[dscd_port].out_den_delay)
#define  DSCD_OUT_SWAP_reg                                                                (dscd_hw[dscd_port].out_swap)
#define  DSCD_GT_CYCLE_MEASURE_CTRL_reg                                                   (dscd_hw[dscd_port].gt_cycle_measure_ctrl)
#define  DSCD_GT_CYCLE_MEASURE_RESULT_0_reg                                               (dscd_hw[dscd_port].gt_cycle_measure_result_0)
#define  DSCD_GT_CYCLE_MEASURE_RESULT_1_reg                                               (dscd_hw[dscd_port].gt_cycle_measure_result_1)
#define  DSCD_GT_CYCLE_MEASURE_RESULT_2_reg                                               (dscd_hw[dscd_port].gt_cycle_measure_result_2)
#define  DSCD_OUT_MEASURE_reg                                                             (dscd_hw[dscd_port].out_measure)
#define  DSCD_OUT_MEASURE_OUTBUF1_reg                                                     (dscd_hw[dscd_port].out_measure_outbuf1)
#define  DSCD_DSCD_Timing_monitor_ctrl_reg                                                (dscd_hw[dscd_port].dscd_timing_monitor_ctrl)
#define  DSCD_DSCD_Timing_monitor_multi_reg                                               (dscd_hw[dscd_port].dscd_timing_monitor_multi)
#define  DSCD_DSCD_Timing_monitor_compare_th_reg                                          (dscd_hw[dscd_port].dscd_timing_monitor_compare_th)
#define  DSCD_DSCD_Timing_monitor_golden_reg                                              (dscd_hw[dscd_port].dscd_timing_monitor_golden)
#define  DSCD_DSCD_Timing_monitor_result1_reg                                             (dscd_hw[dscd_port].dscd_timing_monitor_result1)
#define  DSCD_DSCD_Timing_monitor_result2_reg                                             (dscd_hw[dscd_port].dscd_timing_monitor_result2)
#define  DSCD_DSCD_Timing_monitor_result3_reg                                             (dscd_hw[dscd_port].dscd_timing_monitor_result3)
#define  DSCD_DSCD_Timing_monitor_result4_reg                                             (dscd_hw[dscd_port].dscd_timing_monitor_result4)
#define  DSCD_DSCD_Timing_monitor_max_reg                                                 (dscd_hw[dscd_port].dscd_timing_monitor_max)
#define  DSCD_DSCD_Timing_monitor_min_reg                                                 (dscd_hw[dscd_port].dscd_timing_monitor_min)
#define  DSCD_DSCD_Timing_monitor_st_reg                                                  (dscd_hw[dscd_port].dscd_timing_monitor_st)
#define  DSCD_DSCD_out_crc_en_reg                                                         (dscd_hw[dscd_port].dscd_out_crc_en)
#define  DSCD_DSCD_out_crc_result_reg                                                     (dscd_hw[dscd_port].dscd_out_crc_result)
#define  DSCD_Dscd_in_crc_en_reg                                                          (dscd_hw[dscd_port].dscd_in_crc_en)
#define  DSCD_Dscd_in_crc_result_reg                                                      (dscd_hw[dscd_port].dscd_in_crc_result)
#define  DSCD_DSCD_pps_crc_en_reg                                                         (dscd_hw[dscd_port].dscd_pps_crc_en)
#define  DSCD_DSCD_pps_crc_result_reg                                                     (dscd_hw[dscd_port].dscd_pps_crc_result)
#define  DSCD_DSCD_dbg_en_reg                                                             (dscd_hw[dscd_port].dscd_dbg_en)
#define  DSCD_DSCD_dbg1_reg                                                               (dscd_hw[dscd_port].dscd_dbg1)
#define  DSCD_DSCD_dbg1_size_reg                                                          (dscd_hw[dscd_port].dscd_dbg1_size)
#define  DSCD_DSCD_dbg_sram_reg                                                           (dscd_hw[dscd_port].dscd_dbg_sram)
#define  DSCD_DSCD_sram_d0_reg                                                            (dscd_hw[dscd_port].dscd_sram_d0)
#define  DSCD_DSCD_sram_d1_reg                                                            (dscd_hw[dscd_port].dscd_sram_d1)
#define  DSCD_DSCD_sram_d2_reg                                                            (dscd_hw[dscd_port].dscd_sram_d2)
#define  DSCD_DSCD_sram_d3_reg                                                            (dscd_hw[dscd_port].dscd_sram_d3)
#define  DSCD_DSCD_sram_d4_reg                                                            (dscd_hw[dscd_port].dscd_sram_d4)
#define  DSCD_DSCD_sram_d5_reg                                                            (dscd_hw[dscd_port].dscd_sram_d5)
#define  DSCD_DSCD_sram_d6_reg                                                            (dscd_hw[dscd_port].dscd_sram_d6)
#define  DSCD_DSCD_sram_d7_reg                                                            (dscd_hw[dscd_port].dscd_sram_d7)
#define  DSCD_DSCD_dbg_sram_rw_reg                                                        (dscd_hw[dscd_port].dscd_dbg_sram_rw)
#define  DSCD_DSCD_sram_q0_reg                                                            (dscd_hw[dscd_port].dscd_sram_q0)
#define  DSCD_DSCD_sram_q1_reg                                                            (dscd_hw[dscd_port].dscd_sram_q1)
#define  DSCD_DSCD_sram_q2_reg                                                            (dscd_hw[dscd_port].dscd_sram_q2)
#define  DSCD_DSCD_sram_q3_reg                                                            (dscd_hw[dscd_port].dscd_sram_q3)
#define  DSCD_DSCD_sram_q4_reg                                                            (dscd_hw[dscd_port].dscd_sram_q4)
#define  DSCD_DSCD_sram_q5_reg                                                            (dscd_hw[dscd_port].dscd_sram_q5)
#define  DSCD_DSCD_sram_q6_reg                                                            (dscd_hw[dscd_port].dscd_sram_q6)
#define  DSCD_DSCD_sram_q7_reg                                                            (dscd_hw[dscd_port].dscd_sram_q7)
#define  DSCD_DSCD_TIMING_GEN_CTRL_reg                                                    (dscd_hw[dscd_port].dscd_timing_gen_ctrl)
#define  DSCD_DSCD_TIMING_GEN_STA_reg                                                     (dscd_hw[dscd_port].dscd_timing_gen_sta)
#define  DSCD_DSCD_TIMING_GEN_SIZE_reg                                                    (dscd_hw[dscd_port].dscd_timing_gen_size)
#define  DSCD_DSCD_TIMING_GEN_END_reg                                                     (dscd_hw[dscd_port].dscd_timing_gen_end)
#define  DSCD_DSCD_TIMING_GEN_FRAME_RATE_reg                                              (dscd_hw[dscd_port].dscd_timing_gen_frame_rate)
#define  DSCD_DSCD_PATTERN_GEN_CTRL_reg                                                   (dscd_hw[dscd_port].dscd_pattern_gen_ctrl)
#define  DSCD_DSCD_PATTERN_GEN_C0_RGB_reg                                                 (dscd_hw[dscd_port].dscd_pattern_gen_c0_rgb)
#define  DSCD_DSCD_PATTERN_GEN_C1_RGB_reg                                                 (dscd_hw[dscd_port].dscd_pattern_gen_c1_rgb)
#define  DSCD_DSCD_PATTERN_GEN_C2_RGB_reg                                                 (dscd_hw[dscd_port].dscd_pattern_gen_c2_rgb)
#define  DSCD_DSCD_PATTERN_GEN_C3_RGB_reg                                                 (dscd_hw[dscd_port].dscd_pattern_gen_c3_rgb)
#define  DSCD_DSCD_PATTERN_GEN_C4_RGB_reg                                                 (dscd_hw[dscd_port].dscd_pattern_gen_c4_rgb)
#define  DSCD_DSCD_PATTERN_GEN_C5_RGB_reg                                                 (dscd_hw[dscd_port].dscd_pattern_gen_c5_rgb)
#define  DSCD_DSCD_PATTERN_GEN_C6_RGB_reg                                                 (dscd_hw[dscd_port].dscd_pattern_gen_c6_rgb)
#define  DSCD_DSCD_PATTERN_GEN_C7_RGB_reg                                                 (dscd_hw[dscd_port].dscd_pattern_gen_c7_rgb)
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_reg                                                  (dscd_hw[dscd_port].dscd_pattern_gen_b_msb)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_reg                                                (dscd_hw[dscd_port].dscd_mbist_read_margin_0)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_reg                                                (dscd_hw[dscd_port].dscd_mbist_read_margin_1)
#define  DSCD_DSCD_BIST_MODE_reg                                                          (dscd_hw[dscd_port].dscd_bist_mode)
#define  DSCD_DSCD_BIST_DONE_reg                                                          (dscd_hw[dscd_port].dscd_bist_done)
#define  DSCD_DSCD_BIST_FAIL_GROUP_reg                                                    (dscd_hw[dscd_port].dscd_bist_fail_group)
#define  DSCD_DSCD_BIST_FAIL_reg                                                          (dscd_hw[dscd_port].dscd_bist_fail)
#define  DSCD_DSCD_DRF_BIST_MODE_reg                                                      (dscd_hw[dscd_port].dscd_drf_bist_mode)
#define  DSCD_DSCD_DRF_BIST_RESUME_reg                                                    (dscd_hw[dscd_port].dscd_drf_bist_resume)
#define  DSCD_DSCD_DRF_BIST_DONE_reg                                                      (dscd_hw[dscd_port].dscd_drf_bist_done)
#define  DSCD_DSCD_DRF_BIST_FAIL_GROUP_reg                                                (dscd_hw[dscd_port].dscd_drf_bist_fail_group)
#define  DSCD_DSCD_DRF_BIST_FAIL_reg                                                      (dscd_hw[dscd_port].dscd_drf_bist_fail)
#define  DSCD_DSCD_DRF_BIST_PAUSE_reg                                                     (dscd_hw[dscd_port].dscd_drf_bist_pause)
#define  DSCD_DSCD_BIST_T12_TEST_reg                                                      (dscd_hw[dscd_port].dscd_bist_t12_test)





#define  DSCD_PPS_DW00_fw_pps003_mask                                                  DSCD_P0_PPS_DW00_fw_pps003_mask
#define  DSCD_PPS_DW00_fw_pps002_mask                                                  DSCD_P0_PPS_DW00_fw_pps002_mask
#define  DSCD_PPS_DW00_fw_pps001_mask                                                  DSCD_P0_PPS_DW00_fw_pps001_mask
#define  DSCD_PPS_DW00_fw_pps000_mask                                                  DSCD_P0_PPS_DW00_fw_pps000_mask
#define  DSCD_PPS_DW00_fw_pps003(data)                                                 DSCD_P0_PPS_DW00_fw_pps003(data)
#define  DSCD_PPS_DW00_fw_pps002(data)                                                 DSCD_P0_PPS_DW00_fw_pps002(data)
#define  DSCD_PPS_DW00_fw_pps001(data)                                                 DSCD_P0_PPS_DW00_fw_pps001(data)
#define  DSCD_PPS_DW00_fw_pps000(data)                                                 DSCD_P0_PPS_DW00_fw_pps000(data)
#define  DSCD_PPS_DW00_get_fw_pps003(data)                                             DSCD_P0_PPS_DW00_get_fw_pps003(data)
#define  DSCD_PPS_DW00_get_fw_pps002(data)                                             DSCD_P0_PPS_DW00_get_fw_pps002(data)
#define  DSCD_PPS_DW00_get_fw_pps001(data)                                             DSCD_P0_PPS_DW00_get_fw_pps001(data)
#define  DSCD_PPS_DW00_get_fw_pps000(data)                                             DSCD_P0_PPS_DW00_get_fw_pps000(data)
#define  DSCD_PPS_DW01_fw_pps007_mask                                                  DSCD_P0_PPS_DW01_fw_pps007_mask
#define  DSCD_PPS_DW01_fw_pps006_mask                                                  DSCD_P0_PPS_DW01_fw_pps006_mask
#define  DSCD_PPS_DW01_fw_pps005_mask                                                  DSCD_P0_PPS_DW01_fw_pps005_mask
#define  DSCD_PPS_DW01_fw_pps004_mask                                                  DSCD_P0_PPS_DW01_fw_pps004_mask
#define  DSCD_PPS_DW01_fw_pps007(data)                                                 DSCD_P0_PPS_DW01_fw_pps007(data)
#define  DSCD_PPS_DW01_fw_pps006(data)                                                 DSCD_P0_PPS_DW01_fw_pps006(data)
#define  DSCD_PPS_DW01_fw_pps005(data)                                                 DSCD_P0_PPS_DW01_fw_pps005(data)
#define  DSCD_PPS_DW01_fw_pps004(data)                                                 DSCD_P0_PPS_DW01_fw_pps004(data)
#define  DSCD_PPS_DW01_get_fw_pps007(data)                                             DSCD_P0_PPS_DW01_get_fw_pps007(data)
#define  DSCD_PPS_DW01_get_fw_pps006(data)                                             DSCD_P0_PPS_DW01_get_fw_pps006(data)
#define  DSCD_PPS_DW01_get_fw_pps005(data)                                             DSCD_P0_PPS_DW01_get_fw_pps005(data)
#define  DSCD_PPS_DW01_get_fw_pps004(data)                                             DSCD_P0_PPS_DW01_get_fw_pps004(data)
#define  DSCD_PPS_DW02_fw_pps011_mask                                                  DSCD_P0_PPS_DW02_fw_pps011_mask
#define  DSCD_PPS_DW02_fw_pps010_mask                                                  DSCD_P0_PPS_DW02_fw_pps010_mask
#define  DSCD_PPS_DW02_fw_pps009_mask                                                  DSCD_P0_PPS_DW02_fw_pps009_mask
#define  DSCD_PPS_DW02_fw_pps008_mask                                                  DSCD_P0_PPS_DW02_fw_pps008_mask
#define  DSCD_PPS_DW02_fw_pps011(data)                                                 DSCD_P0_PPS_DW02_fw_pps011(data)
#define  DSCD_PPS_DW02_fw_pps010(data)                                                 DSCD_P0_PPS_DW02_fw_pps010(data)
#define  DSCD_PPS_DW02_fw_pps009(data)                                                 DSCD_P0_PPS_DW02_fw_pps009(data)
#define  DSCD_PPS_DW02_fw_pps008(data)                                                 DSCD_P0_PPS_DW02_fw_pps008(data)
#define  DSCD_PPS_DW02_get_fw_pps011(data)                                             DSCD_P0_PPS_DW02_get_fw_pps011(data)
#define  DSCD_PPS_DW02_get_fw_pps010(data)                                             DSCD_P0_PPS_DW02_get_fw_pps010(data)
#define  DSCD_PPS_DW02_get_fw_pps009(data)                                             DSCD_P0_PPS_DW02_get_fw_pps009(data)
#define  DSCD_PPS_DW02_get_fw_pps008(data)                                             DSCD_P0_PPS_DW02_get_fw_pps008(data)
#define  DSCD_PPS_DW03_fw_pps015_mask                                                  DSCD_P0_PPS_DW03_fw_pps015_mask
#define  DSCD_PPS_DW03_fw_pps014_mask                                                  DSCD_P0_PPS_DW03_fw_pps014_mask
#define  DSCD_PPS_DW03_fw_pps013_mask                                                  DSCD_P0_PPS_DW03_fw_pps013_mask
#define  DSCD_PPS_DW03_fw_pps012_mask                                                  DSCD_P0_PPS_DW03_fw_pps012_mask
#define  DSCD_PPS_DW03_fw_pps015(data)                                                 DSCD_P0_PPS_DW03_fw_pps015(data)
#define  DSCD_PPS_DW03_fw_pps014(data)                                                 DSCD_P0_PPS_DW03_fw_pps014(data)
#define  DSCD_PPS_DW03_fw_pps013(data)                                                 DSCD_P0_PPS_DW03_fw_pps013(data)
#define  DSCD_PPS_DW03_fw_pps012(data)                                                 DSCD_P0_PPS_DW03_fw_pps012(data)
#define  DSCD_PPS_DW03_get_fw_pps015(data)                                             DSCD_P0_PPS_DW03_get_fw_pps015(data)
#define  DSCD_PPS_DW03_get_fw_pps014(data)                                             DSCD_P0_PPS_DW03_get_fw_pps014(data)
#define  DSCD_PPS_DW03_get_fw_pps013(data)                                             DSCD_P0_PPS_DW03_get_fw_pps013(data)
#define  DSCD_PPS_DW03_get_fw_pps012(data)                                             DSCD_P0_PPS_DW03_get_fw_pps012(data)
#define  DSCD_PPS_DW04_fw_pps019_mask                                                  DSCD_P0_PPS_DW04_fw_pps019_mask
#define  DSCD_PPS_DW04_fw_pps018_mask                                                  DSCD_P0_PPS_DW04_fw_pps018_mask
#define  DSCD_PPS_DW04_fw_pps017_mask                                                  DSCD_P0_PPS_DW04_fw_pps017_mask
#define  DSCD_PPS_DW04_fw_pps016_mask                                                  DSCD_P0_PPS_DW04_fw_pps016_mask
#define  DSCD_PPS_DW04_fw_pps019(data)                                                 DSCD_P0_PPS_DW04_fw_pps019(data)
#define  DSCD_PPS_DW04_fw_pps018(data)                                                 DSCD_P0_PPS_DW04_fw_pps018(data)
#define  DSCD_PPS_DW04_fw_pps017(data)                                                 DSCD_P0_PPS_DW04_fw_pps017(data)
#define  DSCD_PPS_DW04_fw_pps016(data)                                                 DSCD_P0_PPS_DW04_fw_pps016(data)
#define  DSCD_PPS_DW04_get_fw_pps019(data)                                             DSCD_P0_PPS_DW04_get_fw_pps019(data)
#define  DSCD_PPS_DW04_get_fw_pps018(data)                                             DSCD_P0_PPS_DW04_get_fw_pps018(data)
#define  DSCD_PPS_DW04_get_fw_pps017(data)                                             DSCD_P0_PPS_DW04_get_fw_pps017(data)
#define  DSCD_PPS_DW04_get_fw_pps016(data)                                             DSCD_P0_PPS_DW04_get_fw_pps016(data)
#define  DSCD_PPS_DW05_fw_pps023_mask                                                  DSCD_P0_PPS_DW05_fw_pps023_mask
#define  DSCD_PPS_DW05_fw_pps022_mask                                                  DSCD_P0_PPS_DW05_fw_pps022_mask
#define  DSCD_PPS_DW05_fw_pps021_mask                                                  DSCD_P0_PPS_DW05_fw_pps021_mask
#define  DSCD_PPS_DW05_fw_pps020_mask                                                  DSCD_P0_PPS_DW05_fw_pps020_mask
#define  DSCD_PPS_DW05_fw_pps023(data)                                                 DSCD_P0_PPS_DW05_fw_pps023(data)
#define  DSCD_PPS_DW05_fw_pps022(data)                                                 DSCD_P0_PPS_DW05_fw_pps022(data)
#define  DSCD_PPS_DW05_fw_pps021(data)                                                 DSCD_P0_PPS_DW05_fw_pps021(data)
#define  DSCD_PPS_DW05_fw_pps020(data)                                                 DSCD_P0_PPS_DW05_fw_pps020(data)
#define  DSCD_PPS_DW05_get_fw_pps023(data)                                             DSCD_P0_PPS_DW05_get_fw_pps023(data)
#define  DSCD_PPS_DW05_get_fw_pps022(data)                                             DSCD_P0_PPS_DW05_get_fw_pps022(data)
#define  DSCD_PPS_DW05_get_fw_pps021(data)                                             DSCD_P0_PPS_DW05_get_fw_pps021(data)
#define  DSCD_PPS_DW05_get_fw_pps020(data)                                             DSCD_P0_PPS_DW05_get_fw_pps020(data)
#define  DSCD_PPS_DW06_fw_pps027_mask                                                  DSCD_P0_PPS_DW06_fw_pps027_mask
#define  DSCD_PPS_DW06_fw_pps026_mask                                                  DSCD_P0_PPS_DW06_fw_pps026_mask
#define  DSCD_PPS_DW06_fw_pps025_mask                                                  DSCD_P0_PPS_DW06_fw_pps025_mask
#define  DSCD_PPS_DW06_fw_pps024_mask                                                  DSCD_P0_PPS_DW06_fw_pps024_mask
#define  DSCD_PPS_DW06_fw_pps027(data)                                                 DSCD_P0_PPS_DW06_fw_pps027(data)
#define  DSCD_PPS_DW06_fw_pps026(data)                                                 DSCD_P0_PPS_DW06_fw_pps026(data)
#define  DSCD_PPS_DW06_fw_pps025(data)                                                 DSCD_P0_PPS_DW06_fw_pps025(data)
#define  DSCD_PPS_DW06_fw_pps024(data)                                                 DSCD_P0_PPS_DW06_fw_pps024(data)
#define  DSCD_PPS_DW06_get_fw_pps027(data)                                             DSCD_P0_PPS_DW06_get_fw_pps027(data)
#define  DSCD_PPS_DW06_get_fw_pps026(data)                                             DSCD_P0_PPS_DW06_get_fw_pps026(data)
#define  DSCD_PPS_DW06_get_fw_pps025(data)                                             DSCD_P0_PPS_DW06_get_fw_pps025(data)
#define  DSCD_PPS_DW06_get_fw_pps024(data)                                             DSCD_P0_PPS_DW06_get_fw_pps024(data)
#define  DSCD_PPS_DW07_fw_pps031_mask                                                  DSCD_P0_PPS_DW07_fw_pps031_mask
#define  DSCD_PPS_DW07_fw_pps030_mask                                                  DSCD_P0_PPS_DW07_fw_pps030_mask
#define  DSCD_PPS_DW07_fw_pps029_mask                                                  DSCD_P0_PPS_DW07_fw_pps029_mask
#define  DSCD_PPS_DW07_fw_pps028_mask                                                  DSCD_P0_PPS_DW07_fw_pps028_mask
#define  DSCD_PPS_DW07_fw_pps031(data)                                                 DSCD_P0_PPS_DW07_fw_pps031(data)
#define  DSCD_PPS_DW07_fw_pps030(data)                                                 DSCD_P0_PPS_DW07_fw_pps030(data)
#define  DSCD_PPS_DW07_fw_pps029(data)                                                 DSCD_P0_PPS_DW07_fw_pps029(data)
#define  DSCD_PPS_DW07_fw_pps028(data)                                                 DSCD_P0_PPS_DW07_fw_pps028(data)
#define  DSCD_PPS_DW07_get_fw_pps031(data)                                             DSCD_P0_PPS_DW07_get_fw_pps031(data)
#define  DSCD_PPS_DW07_get_fw_pps030(data)                                             DSCD_P0_PPS_DW07_get_fw_pps030(data)
#define  DSCD_PPS_DW07_get_fw_pps029(data)                                             DSCD_P0_PPS_DW07_get_fw_pps029(data)
#define  DSCD_PPS_DW07_get_fw_pps028(data)                                             DSCD_P0_PPS_DW07_get_fw_pps028(data)
#define  DSCD_PPS_DW08_fw_pps035_mask                                                  DSCD_P0_PPS_DW08_fw_pps035_mask
#define  DSCD_PPS_DW08_fw_pps034_mask                                                  DSCD_P0_PPS_DW08_fw_pps034_mask
#define  DSCD_PPS_DW08_fw_pps033_mask                                                  DSCD_P0_PPS_DW08_fw_pps033_mask
#define  DSCD_PPS_DW08_fw_pps032_mask                                                  DSCD_P0_PPS_DW08_fw_pps032_mask
#define  DSCD_PPS_DW08_fw_pps035(data)                                                 DSCD_P0_PPS_DW08_fw_pps035(data)
#define  DSCD_PPS_DW08_fw_pps034(data)                                                 DSCD_P0_PPS_DW08_fw_pps034(data)
#define  DSCD_PPS_DW08_fw_pps033(data)                                                 DSCD_P0_PPS_DW08_fw_pps033(data)
#define  DSCD_PPS_DW08_fw_pps032(data)                                                 DSCD_P0_PPS_DW08_fw_pps032(data)
#define  DSCD_PPS_DW08_get_fw_pps035(data)                                             DSCD_P0_PPS_DW08_get_fw_pps035(data)
#define  DSCD_PPS_DW08_get_fw_pps034(data)                                             DSCD_P0_PPS_DW08_get_fw_pps034(data)
#define  DSCD_PPS_DW08_get_fw_pps033(data)                                             DSCD_P0_PPS_DW08_get_fw_pps033(data)
#define  DSCD_PPS_DW08_get_fw_pps032(data)                                             DSCD_P0_PPS_DW08_get_fw_pps032(data)
#define  DSCD_PPS_DW09_fw_pps039_mask                                                  DSCD_P0_PPS_DW09_fw_pps039_mask
#define  DSCD_PPS_DW09_fw_pps038_mask                                                  DSCD_P0_PPS_DW09_fw_pps038_mask
#define  DSCD_PPS_DW09_fw_pps037_mask                                                  DSCD_P0_PPS_DW09_fw_pps037_mask
#define  DSCD_PPS_DW09_fw_pps036_mask                                                  DSCD_P0_PPS_DW09_fw_pps036_mask
#define  DSCD_PPS_DW09_fw_pps039(data)                                                 DSCD_P0_PPS_DW09_fw_pps039(data)
#define  DSCD_PPS_DW09_fw_pps038(data)                                                 DSCD_P0_PPS_DW09_fw_pps038(data)
#define  DSCD_PPS_DW09_fw_pps037(data)                                                 DSCD_P0_PPS_DW09_fw_pps037(data)
#define  DSCD_PPS_DW09_fw_pps036(data)                                                 DSCD_P0_PPS_DW09_fw_pps036(data)
#define  DSCD_PPS_DW09_get_fw_pps039(data)                                             DSCD_P0_PPS_DW09_get_fw_pps039(data)
#define  DSCD_PPS_DW09_get_fw_pps038(data)                                             DSCD_P0_PPS_DW09_get_fw_pps038(data)
#define  DSCD_PPS_DW09_get_fw_pps037(data)                                             DSCD_P0_PPS_DW09_get_fw_pps037(data)
#define  DSCD_PPS_DW09_get_fw_pps036(data)                                             DSCD_P0_PPS_DW09_get_fw_pps036(data)
#define  DSCD_PPS_DW10_fw_pps043_mask                                                  DSCD_P0_PPS_DW10_fw_pps043_mask
#define  DSCD_PPS_DW10_fw_pps042_mask                                                  DSCD_P0_PPS_DW10_fw_pps042_mask
#define  DSCD_PPS_DW10_fw_pps041_mask                                                  DSCD_P0_PPS_DW10_fw_pps041_mask
#define  DSCD_PPS_DW10_fw_pps040_mask                                                  DSCD_P0_PPS_DW10_fw_pps040_mask
#define  DSCD_PPS_DW10_fw_pps043(data)                                                 DSCD_P0_PPS_DW10_fw_pps043(data)
#define  DSCD_PPS_DW10_fw_pps042(data)                                                 DSCD_P0_PPS_DW10_fw_pps042(data)
#define  DSCD_PPS_DW10_fw_pps041(data)                                                 DSCD_P0_PPS_DW10_fw_pps041(data)
#define  DSCD_PPS_DW10_fw_pps040(data)                                                 DSCD_P0_PPS_DW10_fw_pps040(data)
#define  DSCD_PPS_DW10_get_fw_pps043(data)                                             DSCD_P0_PPS_DW10_get_fw_pps043(data)
#define  DSCD_PPS_DW10_get_fw_pps042(data)                                             DSCD_P0_PPS_DW10_get_fw_pps042(data)
#define  DSCD_PPS_DW10_get_fw_pps041(data)                                             DSCD_P0_PPS_DW10_get_fw_pps041(data)
#define  DSCD_PPS_DW10_get_fw_pps040(data)                                             DSCD_P0_PPS_DW10_get_fw_pps040(data)
#define  DSCD_PPS_DW11_fw_pps047_mask                                                  DSCD_P0_PPS_DW11_fw_pps047_mask
#define  DSCD_PPS_DW11_fw_pps046_mask                                                  DSCD_P0_PPS_DW11_fw_pps046_mask
#define  DSCD_PPS_DW11_fw_pps045_mask                                                  DSCD_P0_PPS_DW11_fw_pps045_mask
#define  DSCD_PPS_DW11_fw_pps044_mask                                                  DSCD_P0_PPS_DW11_fw_pps044_mask
#define  DSCD_PPS_DW11_fw_pps047(data)                                                 DSCD_P0_PPS_DW11_fw_pps047(data)
#define  DSCD_PPS_DW11_fw_pps046(data)                                                 DSCD_P0_PPS_DW11_fw_pps046(data)
#define  DSCD_PPS_DW11_fw_pps045(data)                                                 DSCD_P0_PPS_DW11_fw_pps045(data)
#define  DSCD_PPS_DW11_fw_pps044(data)                                                 DSCD_P0_PPS_DW11_fw_pps044(data)
#define  DSCD_PPS_DW11_get_fw_pps047(data)                                             DSCD_P0_PPS_DW11_get_fw_pps047(data)
#define  DSCD_PPS_DW11_get_fw_pps046(data)                                             DSCD_P0_PPS_DW11_get_fw_pps046(data)
#define  DSCD_PPS_DW11_get_fw_pps045(data)                                             DSCD_P0_PPS_DW11_get_fw_pps045(data)
#define  DSCD_PPS_DW11_get_fw_pps044(data)                                             DSCD_P0_PPS_DW11_get_fw_pps044(data)
#define  DSCD_PPS_DW12_fw_pps051_mask                                                  DSCD_P0_PPS_DW12_fw_pps051_mask
#define  DSCD_PPS_DW12_fw_pps050_mask                                                  DSCD_P0_PPS_DW12_fw_pps050_mask
#define  DSCD_PPS_DW12_fw_pps049_mask                                                  DSCD_P0_PPS_DW12_fw_pps049_mask
#define  DSCD_PPS_DW12_fw_pps048_mask                                                  DSCD_P0_PPS_DW12_fw_pps048_mask
#define  DSCD_PPS_DW12_fw_pps051(data)                                                 DSCD_P0_PPS_DW12_fw_pps051(data)
#define  DSCD_PPS_DW12_fw_pps050(data)                                                 DSCD_P0_PPS_DW12_fw_pps050(data)
#define  DSCD_PPS_DW12_fw_pps049(data)                                                 DSCD_P0_PPS_DW12_fw_pps049(data)
#define  DSCD_PPS_DW12_fw_pps048(data)                                                 DSCD_P0_PPS_DW12_fw_pps048(data)
#define  DSCD_PPS_DW12_get_fw_pps051(data)                                             DSCD_P0_PPS_DW12_get_fw_pps051(data)
#define  DSCD_PPS_DW12_get_fw_pps050(data)                                             DSCD_P0_PPS_DW12_get_fw_pps050(data)
#define  DSCD_PPS_DW12_get_fw_pps049(data)                                             DSCD_P0_PPS_DW12_get_fw_pps049(data)
#define  DSCD_PPS_DW12_get_fw_pps048(data)                                             DSCD_P0_PPS_DW12_get_fw_pps048(data)
#define  DSCD_PPS_DW13_fw_pps055_mask                                                  DSCD_P0_PPS_DW13_fw_pps055_mask
#define  DSCD_PPS_DW13_fw_pps054_mask                                                  DSCD_P0_PPS_DW13_fw_pps054_mask
#define  DSCD_PPS_DW13_fw_pps053_mask                                                  DSCD_P0_PPS_DW13_fw_pps053_mask
#define  DSCD_PPS_DW13_fw_pps052_mask                                                  DSCD_P0_PPS_DW13_fw_pps052_mask
#define  DSCD_PPS_DW13_fw_pps055(data)                                                 DSCD_P0_PPS_DW13_fw_pps055(data)
#define  DSCD_PPS_DW13_fw_pps054(data)                                                 DSCD_P0_PPS_DW13_fw_pps054(data)
#define  DSCD_PPS_DW13_fw_pps053(data)                                                 DSCD_P0_PPS_DW13_fw_pps053(data)
#define  DSCD_PPS_DW13_fw_pps052(data)                                                 DSCD_P0_PPS_DW13_fw_pps052(data)
#define  DSCD_PPS_DW13_get_fw_pps055(data)                                             DSCD_P0_PPS_DW13_get_fw_pps055(data)
#define  DSCD_PPS_DW13_get_fw_pps054(data)                                             DSCD_P0_PPS_DW13_get_fw_pps054(data)
#define  DSCD_PPS_DW13_get_fw_pps053(data)                                             DSCD_P0_PPS_DW13_get_fw_pps053(data)
#define  DSCD_PPS_DW13_get_fw_pps052(data)                                             DSCD_P0_PPS_DW13_get_fw_pps052(data)
#define  DSCD_PPS_DW14_fw_pps059_mask                                                  DSCD_P0_PPS_DW14_fw_pps059_mask
#define  DSCD_PPS_DW14_fw_pps058_mask                                                  DSCD_P0_PPS_DW14_fw_pps058_mask
#define  DSCD_PPS_DW14_fw_pps057_mask                                                  DSCD_P0_PPS_DW14_fw_pps057_mask
#define  DSCD_PPS_DW14_fw_pps056_mask                                                  DSCD_P0_PPS_DW14_fw_pps056_mask
#define  DSCD_PPS_DW14_fw_pps059(data)                                                 DSCD_P0_PPS_DW14_fw_pps059(data)
#define  DSCD_PPS_DW14_fw_pps058(data)                                                 DSCD_P0_PPS_DW14_fw_pps058(data)
#define  DSCD_PPS_DW14_fw_pps057(data)                                                 DSCD_P0_PPS_DW14_fw_pps057(data)
#define  DSCD_PPS_DW14_fw_pps056(data)                                                 DSCD_P0_PPS_DW14_fw_pps056(data)
#define  DSCD_PPS_DW14_get_fw_pps059(data)                                             DSCD_P0_PPS_DW14_get_fw_pps059(data)
#define  DSCD_PPS_DW14_get_fw_pps058(data)                                             DSCD_P0_PPS_DW14_get_fw_pps058(data)
#define  DSCD_PPS_DW14_get_fw_pps057(data)                                             DSCD_P0_PPS_DW14_get_fw_pps057(data)
#define  DSCD_PPS_DW14_get_fw_pps056(data)                                             DSCD_P0_PPS_DW14_get_fw_pps056(data)
#define  DSCD_PPS_DW15_fw_pps063_mask                                                  DSCD_P0_PPS_DW15_fw_pps063_mask
#define  DSCD_PPS_DW15_fw_pps062_mask                                                  DSCD_P0_PPS_DW15_fw_pps062_mask
#define  DSCD_PPS_DW15_fw_pps061_mask                                                  DSCD_P0_PPS_DW15_fw_pps061_mask
#define  DSCD_PPS_DW15_fw_pps060_mask                                                  DSCD_P0_PPS_DW15_fw_pps060_mask
#define  DSCD_PPS_DW15_fw_pps063(data)                                                 DSCD_P0_PPS_DW15_fw_pps063(data)
#define  DSCD_PPS_DW15_fw_pps062(data)                                                 DSCD_P0_PPS_DW15_fw_pps062(data)
#define  DSCD_PPS_DW15_fw_pps061(data)                                                 DSCD_P0_PPS_DW15_fw_pps061(data)
#define  DSCD_PPS_DW15_fw_pps060(data)                                                 DSCD_P0_PPS_DW15_fw_pps060(data)
#define  DSCD_PPS_DW15_get_fw_pps063(data)                                             DSCD_P0_PPS_DW15_get_fw_pps063(data)
#define  DSCD_PPS_DW15_get_fw_pps062(data)                                             DSCD_P0_PPS_DW15_get_fw_pps062(data)
#define  DSCD_PPS_DW15_get_fw_pps061(data)                                             DSCD_P0_PPS_DW15_get_fw_pps061(data)
#define  DSCD_PPS_DW15_get_fw_pps060(data)                                             DSCD_P0_PPS_DW15_get_fw_pps060(data)
#define  DSCD_PPS_DW16_fw_pps067_mask                                                  DSCD_P0_PPS_DW16_fw_pps067_mask
#define  DSCD_PPS_DW16_fw_pps066_mask                                                  DSCD_P0_PPS_DW16_fw_pps066_mask
#define  DSCD_PPS_DW16_fw_pps065_mask                                                  DSCD_P0_PPS_DW16_fw_pps065_mask
#define  DSCD_PPS_DW16_fw_pps064_mask                                                  DSCD_P0_PPS_DW16_fw_pps064_mask
#define  DSCD_PPS_DW16_fw_pps067(data)                                                 DSCD_P0_PPS_DW16_fw_pps067(data)
#define  DSCD_PPS_DW16_fw_pps066(data)                                                 DSCD_P0_PPS_DW16_fw_pps066(data)
#define  DSCD_PPS_DW16_fw_pps065(data)                                                 DSCD_P0_PPS_DW16_fw_pps065(data)
#define  DSCD_PPS_DW16_fw_pps064(data)                                                 DSCD_P0_PPS_DW16_fw_pps064(data)
#define  DSCD_PPS_DW16_get_fw_pps067(data)                                             DSCD_P0_PPS_DW16_get_fw_pps067(data)
#define  DSCD_PPS_DW16_get_fw_pps066(data)                                             DSCD_P0_PPS_DW16_get_fw_pps066(data)
#define  DSCD_PPS_DW16_get_fw_pps065(data)                                             DSCD_P0_PPS_DW16_get_fw_pps065(data)
#define  DSCD_PPS_DW16_get_fw_pps064(data)                                             DSCD_P0_PPS_DW16_get_fw_pps064(data)
#define  DSCD_PPS_DW17_fw_pps071_mask                                                  DSCD_P0_PPS_DW17_fw_pps071_mask
#define  DSCD_PPS_DW17_fw_pps070_mask                                                  DSCD_P0_PPS_DW17_fw_pps070_mask
#define  DSCD_PPS_DW17_fw_pps069_mask                                                  DSCD_P0_PPS_DW17_fw_pps069_mask
#define  DSCD_PPS_DW17_fw_pps068_mask                                                  DSCD_P0_PPS_DW17_fw_pps068_mask
#define  DSCD_PPS_DW17_fw_pps071(data)                                                 DSCD_P0_PPS_DW17_fw_pps071(data)
#define  DSCD_PPS_DW17_fw_pps070(data)                                                 DSCD_P0_PPS_DW17_fw_pps070(data)
#define  DSCD_PPS_DW17_fw_pps069(data)                                                 DSCD_P0_PPS_DW17_fw_pps069(data)
#define  DSCD_PPS_DW17_fw_pps068(data)                                                 DSCD_P0_PPS_DW17_fw_pps068(data)
#define  DSCD_PPS_DW17_get_fw_pps071(data)                                             DSCD_P0_PPS_DW17_get_fw_pps071(data)
#define  DSCD_PPS_DW17_get_fw_pps070(data)                                             DSCD_P0_PPS_DW17_get_fw_pps070(data)
#define  DSCD_PPS_DW17_get_fw_pps069(data)                                             DSCD_P0_PPS_DW17_get_fw_pps069(data)
#define  DSCD_PPS_DW17_get_fw_pps068(data)                                             DSCD_P0_PPS_DW17_get_fw_pps068(data)
#define  DSCD_PPS_DW18_fw_pps075_mask                                                  DSCD_P0_PPS_DW18_fw_pps075_mask
#define  DSCD_PPS_DW18_fw_pps074_mask                                                  DSCD_P0_PPS_DW18_fw_pps074_mask
#define  DSCD_PPS_DW18_fw_pps073_mask                                                  DSCD_P0_PPS_DW18_fw_pps073_mask
#define  DSCD_PPS_DW18_fw_pps072_mask                                                  DSCD_P0_PPS_DW18_fw_pps072_mask
#define  DSCD_PPS_DW18_fw_pps075(data)                                                 DSCD_P0_PPS_DW18_fw_pps075(data)
#define  DSCD_PPS_DW18_fw_pps074(data)                                                 DSCD_P0_PPS_DW18_fw_pps074(data)
#define  DSCD_PPS_DW18_fw_pps073(data)                                                 DSCD_P0_PPS_DW18_fw_pps073(data)
#define  DSCD_PPS_DW18_fw_pps072(data)                                                 DSCD_P0_PPS_DW18_fw_pps072(data)
#define  DSCD_PPS_DW18_get_fw_pps075(data)                                             DSCD_P0_PPS_DW18_get_fw_pps075(data)
#define  DSCD_PPS_DW18_get_fw_pps074(data)                                             DSCD_P0_PPS_DW18_get_fw_pps074(data)
#define  DSCD_PPS_DW18_get_fw_pps073(data)                                             DSCD_P0_PPS_DW18_get_fw_pps073(data)
#define  DSCD_PPS_DW18_get_fw_pps072(data)                                             DSCD_P0_PPS_DW18_get_fw_pps072(data)
#define  DSCD_PPS_DW19_fw_pps079_mask                                                  DSCD_P0_PPS_DW19_fw_pps079_mask
#define  DSCD_PPS_DW19_fw_pps078_mask                                                  DSCD_P0_PPS_DW19_fw_pps078_mask
#define  DSCD_PPS_DW19_fw_pps077_mask                                                  DSCD_P0_PPS_DW19_fw_pps077_mask
#define  DSCD_PPS_DW19_fw_pps076_mask                                                  DSCD_P0_PPS_DW19_fw_pps076_mask
#define  DSCD_PPS_DW19_fw_pps079(data)                                                 DSCD_P0_PPS_DW19_fw_pps079(data)
#define  DSCD_PPS_DW19_fw_pps078(data)                                                 DSCD_P0_PPS_DW19_fw_pps078(data)
#define  DSCD_PPS_DW19_fw_pps077(data)                                                 DSCD_P0_PPS_DW19_fw_pps077(data)
#define  DSCD_PPS_DW19_fw_pps076(data)                                                 DSCD_P0_PPS_DW19_fw_pps076(data)
#define  DSCD_PPS_DW19_get_fw_pps079(data)                                             DSCD_P0_PPS_DW19_get_fw_pps079(data)
#define  DSCD_PPS_DW19_get_fw_pps078(data)                                             DSCD_P0_PPS_DW19_get_fw_pps078(data)
#define  DSCD_PPS_DW19_get_fw_pps077(data)                                             DSCD_P0_PPS_DW19_get_fw_pps077(data)
#define  DSCD_PPS_DW19_get_fw_pps076(data)                                             DSCD_P0_PPS_DW19_get_fw_pps076(data)
#define  DSCD_PPS_DW20_fw_pps083_mask                                                  DSCD_P0_PPS_DW20_fw_pps083_mask
#define  DSCD_PPS_DW20_fw_pps082_mask                                                  DSCD_P0_PPS_DW20_fw_pps082_mask
#define  DSCD_PPS_DW20_fw_pps081_mask                                                  DSCD_P0_PPS_DW20_fw_pps081_mask
#define  DSCD_PPS_DW20_fw_pps080_mask                                                  DSCD_P0_PPS_DW20_fw_pps080_mask
#define  DSCD_PPS_DW20_fw_pps083(data)                                                 DSCD_P0_PPS_DW20_fw_pps083(data)
#define  DSCD_PPS_DW20_fw_pps082(data)                                                 DSCD_P0_PPS_DW20_fw_pps082(data)
#define  DSCD_PPS_DW20_fw_pps081(data)                                                 DSCD_P0_PPS_DW20_fw_pps081(data)
#define  DSCD_PPS_DW20_fw_pps080(data)                                                 DSCD_P0_PPS_DW20_fw_pps080(data)
#define  DSCD_PPS_DW20_get_fw_pps083(data)                                             DSCD_P0_PPS_DW20_get_fw_pps083(data)
#define  DSCD_PPS_DW20_get_fw_pps082(data)                                             DSCD_P0_PPS_DW20_get_fw_pps082(data)
#define  DSCD_PPS_DW20_get_fw_pps081(data)                                             DSCD_P0_PPS_DW20_get_fw_pps081(data)
#define  DSCD_PPS_DW20_get_fw_pps080(data)                                             DSCD_P0_PPS_DW20_get_fw_pps080(data)
#define  DSCD_PPS_DW21_fw_pps087_mask                                                  DSCD_P0_PPS_DW21_fw_pps087_mask
#define  DSCD_PPS_DW21_fw_pps086_mask                                                  DSCD_P0_PPS_DW21_fw_pps086_mask
#define  DSCD_PPS_DW21_fw_pps085_mask                                                  DSCD_P0_PPS_DW21_fw_pps085_mask
#define  DSCD_PPS_DW21_fw_pps084_mask                                                  DSCD_P0_PPS_DW21_fw_pps084_mask
#define  DSCD_PPS_DW21_fw_pps087(data)                                                 DSCD_P0_PPS_DW21_fw_pps087(data)
#define  DSCD_PPS_DW21_fw_pps086(data)                                                 DSCD_P0_PPS_DW21_fw_pps086(data)
#define  DSCD_PPS_DW21_fw_pps085(data)                                                 DSCD_P0_PPS_DW21_fw_pps085(data)
#define  DSCD_PPS_DW21_fw_pps084(data)                                                 DSCD_P0_PPS_DW21_fw_pps084(data)
#define  DSCD_PPS_DW21_get_fw_pps087(data)                                             DSCD_P0_PPS_DW21_get_fw_pps087(data)
#define  DSCD_PPS_DW21_get_fw_pps086(data)                                             DSCD_P0_PPS_DW21_get_fw_pps086(data)
#define  DSCD_PPS_DW21_get_fw_pps085(data)                                             DSCD_P0_PPS_DW21_get_fw_pps085(data)
#define  DSCD_PPS_DW21_get_fw_pps084(data)                                             DSCD_P0_PPS_DW21_get_fw_pps084(data)
#define  DSCD_PPS_DW22_fw_pps091_mask                                                  DSCD_P0_PPS_DW22_fw_pps091_mask
#define  DSCD_PPS_DW22_fw_pps090_mask                                                  DSCD_P0_PPS_DW22_fw_pps090_mask
#define  DSCD_PPS_DW22_fw_pps089_mask                                                  DSCD_P0_PPS_DW22_fw_pps089_mask
#define  DSCD_PPS_DW22_fw_pps088_mask                                                  DSCD_P0_PPS_DW22_fw_pps088_mask
#define  DSCD_PPS_DW22_fw_pps091(data)                                                 DSCD_P0_PPS_DW22_fw_pps091(data)
#define  DSCD_PPS_DW22_fw_pps090(data)                                                 DSCD_P0_PPS_DW22_fw_pps090(data)
#define  DSCD_PPS_DW22_fw_pps089(data)                                                 DSCD_P0_PPS_DW22_fw_pps089(data)
#define  DSCD_PPS_DW22_fw_pps088(data)                                                 DSCD_P0_PPS_DW22_fw_pps088(data)
#define  DSCD_PPS_DW22_get_fw_pps091(data)                                             DSCD_P0_PPS_DW22_get_fw_pps091(data)
#define  DSCD_PPS_DW22_get_fw_pps090(data)                                             DSCD_P0_PPS_DW22_get_fw_pps090(data)
#define  DSCD_PPS_DW22_get_fw_pps089(data)                                             DSCD_P0_PPS_DW22_get_fw_pps089(data)
#define  DSCD_PPS_DW22_get_fw_pps088(data)                                             DSCD_P0_PPS_DW22_get_fw_pps088(data)
#define  DSCD_PPS_DW23_fw_pps095_mask                                                  DSCD_P0_PPS_DW23_fw_pps095_mask
#define  DSCD_PPS_DW23_fw_pps094_mask                                                  DSCD_P0_PPS_DW23_fw_pps094_mask
#define  DSCD_PPS_DW23_fw_pps093_mask                                                  DSCD_P0_PPS_DW23_fw_pps093_mask
#define  DSCD_PPS_DW23_fw_pps092_mask                                                  DSCD_P0_PPS_DW23_fw_pps092_mask
#define  DSCD_PPS_DW23_fw_pps095(data)                                                 DSCD_P0_PPS_DW23_fw_pps095(data)
#define  DSCD_PPS_DW23_fw_pps094(data)                                                 DSCD_P0_PPS_DW23_fw_pps094(data)
#define  DSCD_PPS_DW23_fw_pps093(data)                                                 DSCD_P0_PPS_DW23_fw_pps093(data)
#define  DSCD_PPS_DW23_fw_pps092(data)                                                 DSCD_P0_PPS_DW23_fw_pps092(data)
#define  DSCD_PPS_DW23_get_fw_pps095(data)                                             DSCD_P0_PPS_DW23_get_fw_pps095(data)
#define  DSCD_PPS_DW23_get_fw_pps094(data)                                             DSCD_P0_PPS_DW23_get_fw_pps094(data)
#define  DSCD_PPS_DW23_get_fw_pps093(data)                                             DSCD_P0_PPS_DW23_get_fw_pps093(data)
#define  DSCD_PPS_DW23_get_fw_pps092(data)                                             DSCD_P0_PPS_DW23_get_fw_pps092(data)
#define  DSCD_PPS_DW24_fw_pps099_mask                                                  DSCD_P0_PPS_DW24_fw_pps099_mask
#define  DSCD_PPS_DW24_fw_pps098_mask                                                  DSCD_P0_PPS_DW24_fw_pps098_mask
#define  DSCD_PPS_DW24_fw_pps097_mask                                                  DSCD_P0_PPS_DW24_fw_pps097_mask
#define  DSCD_PPS_DW24_fw_pps096_mask                                                  DSCD_P0_PPS_DW24_fw_pps096_mask
#define  DSCD_PPS_DW24_fw_pps099(data)                                                 DSCD_P0_PPS_DW24_fw_pps099(data)
#define  DSCD_PPS_DW24_fw_pps098(data)                                                 DSCD_P0_PPS_DW24_fw_pps098(data)
#define  DSCD_PPS_DW24_fw_pps097(data)                                                 DSCD_P0_PPS_DW24_fw_pps097(data)
#define  DSCD_PPS_DW24_fw_pps096(data)                                                 DSCD_P0_PPS_DW24_fw_pps096(data)
#define  DSCD_PPS_DW24_get_fw_pps099(data)                                             DSCD_P0_PPS_DW24_get_fw_pps099(data)
#define  DSCD_PPS_DW24_get_fw_pps098(data)                                             DSCD_P0_PPS_DW24_get_fw_pps098(data)
#define  DSCD_PPS_DW24_get_fw_pps097(data)                                             DSCD_P0_PPS_DW24_get_fw_pps097(data)
#define  DSCD_PPS_DW24_get_fw_pps096(data)                                             DSCD_P0_PPS_DW24_get_fw_pps096(data)
#define  DSCD_PPS_DW25_fw_pps103_mask                                                  DSCD_P0_PPS_DW25_fw_pps103_mask
#define  DSCD_PPS_DW25_fw_pps102_mask                                                  DSCD_P0_PPS_DW25_fw_pps102_mask
#define  DSCD_PPS_DW25_fw_pps101_mask                                                  DSCD_P0_PPS_DW25_fw_pps101_mask
#define  DSCD_PPS_DW25_fw_pps100_mask                                                  DSCD_P0_PPS_DW25_fw_pps100_mask
#define  DSCD_PPS_DW25_fw_pps103(data)                                                 DSCD_P0_PPS_DW25_fw_pps103(data)
#define  DSCD_PPS_DW25_fw_pps102(data)                                                 DSCD_P0_PPS_DW25_fw_pps102(data)
#define  DSCD_PPS_DW25_fw_pps101(data)                                                 DSCD_P0_PPS_DW25_fw_pps101(data)
#define  DSCD_PPS_DW25_fw_pps100(data)                                                 DSCD_P0_PPS_DW25_fw_pps100(data)
#define  DSCD_PPS_DW25_get_fw_pps103(data)                                             DSCD_P0_PPS_DW25_get_fw_pps103(data)
#define  DSCD_PPS_DW25_get_fw_pps102(data)                                             DSCD_P0_PPS_DW25_get_fw_pps102(data)
#define  DSCD_PPS_DW25_get_fw_pps101(data)                                             DSCD_P0_PPS_DW25_get_fw_pps101(data)
#define  DSCD_PPS_DW25_get_fw_pps100(data)                                             DSCD_P0_PPS_DW25_get_fw_pps100(data)
#define  DSCD_PPS_DW26_fw_pps107_mask                                                  DSCD_P0_PPS_DW26_fw_pps107_mask
#define  DSCD_PPS_DW26_fw_pps106_mask                                                  DSCD_P0_PPS_DW26_fw_pps106_mask
#define  DSCD_PPS_DW26_fw_pps105_mask                                                  DSCD_P0_PPS_DW26_fw_pps105_mask
#define  DSCD_PPS_DW26_fw_pps104_mask                                                  DSCD_P0_PPS_DW26_fw_pps104_mask
#define  DSCD_PPS_DW26_fw_pps107(data)                                                 DSCD_P0_PPS_DW26_fw_pps107(data)
#define  DSCD_PPS_DW26_fw_pps106(data)                                                 DSCD_P0_PPS_DW26_fw_pps106(data)
#define  DSCD_PPS_DW26_fw_pps105(data)                                                 DSCD_P0_PPS_DW26_fw_pps105(data)
#define  DSCD_PPS_DW26_fw_pps104(data)                                                 DSCD_P0_PPS_DW26_fw_pps104(data)
#define  DSCD_PPS_DW26_get_fw_pps107(data)                                             DSCD_P0_PPS_DW26_get_fw_pps107(data)
#define  DSCD_PPS_DW26_get_fw_pps106(data)                                             DSCD_P0_PPS_DW26_get_fw_pps106(data)
#define  DSCD_PPS_DW26_get_fw_pps105(data)                                             DSCD_P0_PPS_DW26_get_fw_pps105(data)
#define  DSCD_PPS_DW26_get_fw_pps104(data)                                             DSCD_P0_PPS_DW26_get_fw_pps104(data)
#define  DSCD_PPS_DW27_fw_pps111_mask                                                  DSCD_P0_PPS_DW27_fw_pps111_mask
#define  DSCD_PPS_DW27_fw_pps110_mask                                                  DSCD_P0_PPS_DW27_fw_pps110_mask
#define  DSCD_PPS_DW27_fw_pps109_mask                                                  DSCD_P0_PPS_DW27_fw_pps109_mask
#define  DSCD_PPS_DW27_fw_pps108_mask                                                  DSCD_P0_PPS_DW27_fw_pps108_mask
#define  DSCD_PPS_DW27_fw_pps111(data)                                                 DSCD_P0_PPS_DW27_fw_pps111(data)
#define  DSCD_PPS_DW27_fw_pps110(data)                                                 DSCD_P0_PPS_DW27_fw_pps110(data)
#define  DSCD_PPS_DW27_fw_pps109(data)                                                 DSCD_P0_PPS_DW27_fw_pps109(data)
#define  DSCD_PPS_DW27_fw_pps108(data)                                                 DSCD_P0_PPS_DW27_fw_pps108(data)
#define  DSCD_PPS_DW27_get_fw_pps111(data)                                             DSCD_P0_PPS_DW27_get_fw_pps111(data)
#define  DSCD_PPS_DW27_get_fw_pps110(data)                                             DSCD_P0_PPS_DW27_get_fw_pps110(data)
#define  DSCD_PPS_DW27_get_fw_pps109(data)                                             DSCD_P0_PPS_DW27_get_fw_pps109(data)
#define  DSCD_PPS_DW27_get_fw_pps108(data)                                             DSCD_P0_PPS_DW27_get_fw_pps108(data)
#define  DSCD_PPS_DW28_fw_pps115_mask                                                  DSCD_P0_PPS_DW28_fw_pps115_mask
#define  DSCD_PPS_DW28_fw_pps114_mask                                                  DSCD_P0_PPS_DW28_fw_pps114_mask
#define  DSCD_PPS_DW28_fw_pps113_mask                                                  DSCD_P0_PPS_DW28_fw_pps113_mask
#define  DSCD_PPS_DW28_fw_pps112_mask                                                  DSCD_P0_PPS_DW28_fw_pps112_mask
#define  DSCD_PPS_DW28_fw_pps115(data)                                                 DSCD_P0_PPS_DW28_fw_pps115(data)
#define  DSCD_PPS_DW28_fw_pps114(data)                                                 DSCD_P0_PPS_DW28_fw_pps114(data)
#define  DSCD_PPS_DW28_fw_pps113(data)                                                 DSCD_P0_PPS_DW28_fw_pps113(data)
#define  DSCD_PPS_DW28_fw_pps112(data)                                                 DSCD_P0_PPS_DW28_fw_pps112(data)
#define  DSCD_PPS_DW28_get_fw_pps115(data)                                             DSCD_P0_PPS_DW28_get_fw_pps115(data)
#define  DSCD_PPS_DW28_get_fw_pps114(data)                                             DSCD_P0_PPS_DW28_get_fw_pps114(data)
#define  DSCD_PPS_DW28_get_fw_pps113(data)                                             DSCD_P0_PPS_DW28_get_fw_pps113(data)
#define  DSCD_PPS_DW28_get_fw_pps112(data)                                             DSCD_P0_PPS_DW28_get_fw_pps112(data)
#define  DSCD_PPS_DW29_fw_pps119_mask                                                  DSCD_P0_PPS_DW29_fw_pps119_mask
#define  DSCD_PPS_DW29_fw_pps118_mask                                                  DSCD_P0_PPS_DW29_fw_pps118_mask
#define  DSCD_PPS_DW29_fw_pps117_mask                                                  DSCD_P0_PPS_DW29_fw_pps117_mask
#define  DSCD_PPS_DW29_fw_pps116_mask                                                  DSCD_P0_PPS_DW29_fw_pps116_mask
#define  DSCD_PPS_DW29_fw_pps119(data)                                                 DSCD_P0_PPS_DW29_fw_pps119(data)
#define  DSCD_PPS_DW29_fw_pps118(data)                                                 DSCD_P0_PPS_DW29_fw_pps118(data)
#define  DSCD_PPS_DW29_fw_pps117(data)                                                 DSCD_P0_PPS_DW29_fw_pps117(data)
#define  DSCD_PPS_DW29_fw_pps116(data)                                                 DSCD_P0_PPS_DW29_fw_pps116(data)
#define  DSCD_PPS_DW29_get_fw_pps119(data)                                             DSCD_P0_PPS_DW29_get_fw_pps119(data)
#define  DSCD_PPS_DW29_get_fw_pps118(data)                                             DSCD_P0_PPS_DW29_get_fw_pps118(data)
#define  DSCD_PPS_DW29_get_fw_pps117(data)                                             DSCD_P0_PPS_DW29_get_fw_pps117(data)
#define  DSCD_PPS_DW29_get_fw_pps116(data)                                             DSCD_P0_PPS_DW29_get_fw_pps116(data)
#define  DSCD_PPS_DW30_fw_pps123_mask                                                  DSCD_P0_PPS_DW30_fw_pps123_mask
#define  DSCD_PPS_DW30_fw_pps122_mask                                                  DSCD_P0_PPS_DW30_fw_pps122_mask
#define  DSCD_PPS_DW30_fw_pps121_mask                                                  DSCD_P0_PPS_DW30_fw_pps121_mask
#define  DSCD_PPS_DW30_fw_pps120_mask                                                  DSCD_P0_PPS_DW30_fw_pps120_mask
#define  DSCD_PPS_DW30_fw_pps123(data)                                                 DSCD_P0_PPS_DW30_fw_pps123(data)
#define  DSCD_PPS_DW30_fw_pps122(data)                                                 DSCD_P0_PPS_DW30_fw_pps122(data)
#define  DSCD_PPS_DW30_fw_pps121(data)                                                 DSCD_P0_PPS_DW30_fw_pps121(data)
#define  DSCD_PPS_DW30_fw_pps120(data)                                                 DSCD_P0_PPS_DW30_fw_pps120(data)
#define  DSCD_PPS_DW30_get_fw_pps123(data)                                             DSCD_P0_PPS_DW30_get_fw_pps123(data)
#define  DSCD_PPS_DW30_get_fw_pps122(data)                                             DSCD_P0_PPS_DW30_get_fw_pps122(data)
#define  DSCD_PPS_DW30_get_fw_pps121(data)                                             DSCD_P0_PPS_DW30_get_fw_pps121(data)
#define  DSCD_PPS_DW30_get_fw_pps120(data)                                             DSCD_P0_PPS_DW30_get_fw_pps120(data)
#define  DSCD_PPS_DW31_fw_pps127_mask                                                  DSCD_P0_PPS_DW31_fw_pps127_mask
#define  DSCD_PPS_DW31_fw_pps126_mask                                                  DSCD_P0_PPS_DW31_fw_pps126_mask
#define  DSCD_PPS_DW31_fw_pps125_mask                                                  DSCD_P0_PPS_DW31_fw_pps125_mask
#define  DSCD_PPS_DW31_fw_pps124_mask                                                  DSCD_P0_PPS_DW31_fw_pps124_mask
#define  DSCD_PPS_DW31_fw_pps127(data)                                                 DSCD_P0_PPS_DW31_fw_pps127(data)
#define  DSCD_PPS_DW31_fw_pps126(data)                                                 DSCD_P0_PPS_DW31_fw_pps126(data)
#define  DSCD_PPS_DW31_fw_pps125(data)                                                 DSCD_P0_PPS_DW31_fw_pps125(data)
#define  DSCD_PPS_DW31_fw_pps124(data)                                                 DSCD_P0_PPS_DW31_fw_pps124(data)
#define  DSCD_PPS_DW31_get_fw_pps127(data)                                             DSCD_P0_PPS_DW31_get_fw_pps127(data)
#define  DSCD_PPS_DW31_get_fw_pps126(data)                                             DSCD_P0_PPS_DW31_get_fw_pps126(data)
#define  DSCD_PPS_DW31_get_fw_pps125(data)                                             DSCD_P0_PPS_DW31_get_fw_pps125(data)
#define  DSCD_PPS_DW31_get_fw_pps124(data)                                             DSCD_P0_PPS_DW31_get_fw_pps124(data)
#define  DSCD_PPS_DW32_fw_pps131_mask                                                  DSCD_P0_PPS_DW32_fw_pps131_mask
#define  DSCD_PPS_DW32_fw_pps130_mask                                                  DSCD_P0_PPS_DW32_fw_pps130_mask
#define  DSCD_PPS_DW32_fw_pps129_mask                                                  DSCD_P0_PPS_DW32_fw_pps129_mask
#define  DSCD_PPS_DW32_fw_pps128_mask                                                  DSCD_P0_PPS_DW32_fw_pps128_mask
#define  DSCD_PPS_DW32_fw_pps131(data)                                                 DSCD_P0_PPS_DW32_fw_pps131(data)
#define  DSCD_PPS_DW32_fw_pps130(data)                                                 DSCD_P0_PPS_DW32_fw_pps130(data)
#define  DSCD_PPS_DW32_fw_pps129(data)                                                 DSCD_P0_PPS_DW32_fw_pps129(data)
#define  DSCD_PPS_DW32_fw_pps128(data)                                                 DSCD_P0_PPS_DW32_fw_pps128(data)
#define  DSCD_PPS_DW32_get_fw_pps131(data)                                             DSCD_P0_PPS_DW32_get_fw_pps131(data)
#define  DSCD_PPS_DW32_get_fw_pps130(data)                                             DSCD_P0_PPS_DW32_get_fw_pps130(data)
#define  DSCD_PPS_DW32_get_fw_pps129(data)                                             DSCD_P0_PPS_DW32_get_fw_pps129(data)
#define  DSCD_PPS_DW32_get_fw_pps128(data)                                             DSCD_P0_PPS_DW32_get_fw_pps128(data)
#define  DSCD_PPS_DW33_fw_pps135_mask                                                  DSCD_P0_PPS_DW33_fw_pps135_mask
#define  DSCD_PPS_DW33_fw_pps134_mask                                                  DSCD_P0_PPS_DW33_fw_pps134_mask
#define  DSCD_PPS_DW33_fw_pps133_mask                                                  DSCD_P0_PPS_DW33_fw_pps133_mask
#define  DSCD_PPS_DW33_fw_pps132_mask                                                  DSCD_P0_PPS_DW33_fw_pps132_mask
#define  DSCD_PPS_DW33_fw_pps135(data)                                                 DSCD_P0_PPS_DW33_fw_pps135(data)
#define  DSCD_PPS_DW33_fw_pps134(data)                                                 DSCD_P0_PPS_DW33_fw_pps134(data)
#define  DSCD_PPS_DW33_fw_pps133(data)                                                 DSCD_P0_PPS_DW33_fw_pps133(data)
#define  DSCD_PPS_DW33_fw_pps132(data)                                                 DSCD_P0_PPS_DW33_fw_pps132(data)
#define  DSCD_PPS_DW33_get_fw_pps135(data)                                             DSCD_P0_PPS_DW33_get_fw_pps135(data)
#define  DSCD_PPS_DW33_get_fw_pps134(data)                                             DSCD_P0_PPS_DW33_get_fw_pps134(data)
#define  DSCD_PPS_DW33_get_fw_pps133(data)                                             DSCD_P0_PPS_DW33_get_fw_pps133(data)
#define  DSCD_PPS_DW33_get_fw_pps132(data)                                             DSCD_P0_PPS_DW33_get_fw_pps132(data)
#define  DSCD_PPS_DW00_CUR_pps003_mask                                                 DSCD_P0_PPS_DW00_CUR_pps003_mask
#define  DSCD_PPS_DW00_CUR_pps002_mask                                                 DSCD_P0_PPS_DW00_CUR_pps002_mask
#define  DSCD_PPS_DW00_CUR_pps001_mask                                                 DSCD_P0_PPS_DW00_CUR_pps001_mask
#define  DSCD_PPS_DW00_CUR_pps000_mask                                                 DSCD_P0_PPS_DW00_CUR_pps000_mask
#define  DSCD_PPS_DW00_CUR_pps003(data)                                                DSCD_P0_PPS_DW00_CUR_pps003(data)
#define  DSCD_PPS_DW00_CUR_pps002(data)                                                DSCD_P0_PPS_DW00_CUR_pps002(data)
#define  DSCD_PPS_DW00_CUR_pps001(data)                                                DSCD_P0_PPS_DW00_CUR_pps001(data)
#define  DSCD_PPS_DW00_CUR_pps000(data)                                                DSCD_P0_PPS_DW00_CUR_pps000(data)
#define  DSCD_PPS_DW00_CUR_get_pps003(data)                                            DSCD_P0_PPS_DW00_CUR_get_pps003(data)
#define  DSCD_PPS_DW00_CUR_get_pps002(data)                                            DSCD_P0_PPS_DW00_CUR_get_pps002(data)
#define  DSCD_PPS_DW00_CUR_get_pps001(data)                                            DSCD_P0_PPS_DW00_CUR_get_pps001(data)
#define  DSCD_PPS_DW00_CUR_get_pps000(data)                                            DSCD_P0_PPS_DW00_CUR_get_pps000(data)
#define  DSCD_PPS_DW01_CUR_pps007_mask                                                 DSCD_P0_PPS_DW01_CUR_pps007_mask
#define  DSCD_PPS_DW01_CUR_pps006_mask                                                 DSCD_P0_PPS_DW01_CUR_pps006_mask
#define  DSCD_PPS_DW01_CUR_pps005_mask                                                 DSCD_P0_PPS_DW01_CUR_pps005_mask
#define  DSCD_PPS_DW01_CUR_pps004_mask                                                 DSCD_P0_PPS_DW01_CUR_pps004_mask
#define  DSCD_PPS_DW01_CUR_pps007(data)                                                DSCD_P0_PPS_DW01_CUR_pps007(data)
#define  DSCD_PPS_DW01_CUR_pps006(data)                                                DSCD_P0_PPS_DW01_CUR_pps006(data)
#define  DSCD_PPS_DW01_CUR_pps005(data)                                                DSCD_P0_PPS_DW01_CUR_pps005(data)
#define  DSCD_PPS_DW01_CUR_pps004(data)                                                DSCD_P0_PPS_DW01_CUR_pps004(data)
#define  DSCD_PPS_DW01_CUR_get_pps007(data)                                            DSCD_P0_PPS_DW01_CUR_get_pps007(data)
#define  DSCD_PPS_DW01_CUR_get_pps006(data)                                            DSCD_P0_PPS_DW01_CUR_get_pps006(data)
#define  DSCD_PPS_DW01_CUR_get_pps005(data)                                            DSCD_P0_PPS_DW01_CUR_get_pps005(data)
#define  DSCD_PPS_DW01_CUR_get_pps004(data)                                            DSCD_P0_PPS_DW01_CUR_get_pps004(data)
#define  DSCD_PPS_DW02_CUR_pps011_mask                                                 DSCD_P0_PPS_DW02_CUR_pps011_mask
#define  DSCD_PPS_DW02_CUR_pps010_mask                                                 DSCD_P0_PPS_DW02_CUR_pps010_mask
#define  DSCD_PPS_DW02_CUR_pps009_mask                                                 DSCD_P0_PPS_DW02_CUR_pps009_mask
#define  DSCD_PPS_DW02_CUR_pps008_mask                                                 DSCD_P0_PPS_DW02_CUR_pps008_mask
#define  DSCD_PPS_DW02_CUR_pps011(data)                                                DSCD_P0_PPS_DW02_CUR_pps011(data)
#define  DSCD_PPS_DW02_CUR_pps010(data)                                                DSCD_P0_PPS_DW02_CUR_pps010(data)
#define  DSCD_PPS_DW02_CUR_pps009(data)                                                DSCD_P0_PPS_DW02_CUR_pps009(data)
#define  DSCD_PPS_DW02_CUR_pps008(data)                                                DSCD_P0_PPS_DW02_CUR_pps008(data)
#define  DSCD_PPS_DW02_CUR_get_pps011(data)                                            DSCD_P0_PPS_DW02_CUR_get_pps011(data)
#define  DSCD_PPS_DW02_CUR_get_pps010(data)                                            DSCD_P0_PPS_DW02_CUR_get_pps010(data)
#define  DSCD_PPS_DW02_CUR_get_pps009(data)                                            DSCD_P0_PPS_DW02_CUR_get_pps009(data)
#define  DSCD_PPS_DW02_CUR_get_pps008(data)                                            DSCD_P0_PPS_DW02_CUR_get_pps008(data)
#define  DSCD_PPS_DW03_CUR_pps015_mask                                                 DSCD_P0_PPS_DW03_CUR_pps015_mask
#define  DSCD_PPS_DW03_CUR_pps014_mask                                                 DSCD_P0_PPS_DW03_CUR_pps014_mask
#define  DSCD_PPS_DW03_CUR_pps013_mask                                                 DSCD_P0_PPS_DW03_CUR_pps013_mask
#define  DSCD_PPS_DW03_CUR_pps012_mask                                                 DSCD_P0_PPS_DW03_CUR_pps012_mask
#define  DSCD_PPS_DW03_CUR_pps015(data)                                                DSCD_P0_PPS_DW03_CUR_pps015(data)
#define  DSCD_PPS_DW03_CUR_pps014(data)                                                DSCD_P0_PPS_DW03_CUR_pps014(data)
#define  DSCD_PPS_DW03_CUR_pps013(data)                                                DSCD_P0_PPS_DW03_CUR_pps013(data)
#define  DSCD_PPS_DW03_CUR_pps012(data)                                                DSCD_P0_PPS_DW03_CUR_pps012(data)
#define  DSCD_PPS_DW03_CUR_get_pps015(data)                                            DSCD_P0_PPS_DW03_CUR_get_pps015(data)
#define  DSCD_PPS_DW03_CUR_get_pps014(data)                                            DSCD_P0_PPS_DW03_CUR_get_pps014(data)
#define  DSCD_PPS_DW03_CUR_get_pps013(data)                                            DSCD_P0_PPS_DW03_CUR_get_pps013(data)
#define  DSCD_PPS_DW03_CUR_get_pps012(data)                                            DSCD_P0_PPS_DW03_CUR_get_pps012(data)
#define  DSCD_PPS_DW04_CUR_pps019_mask                                                 DSCD_P0_PPS_DW04_CUR_pps019_mask
#define  DSCD_PPS_DW04_CUR_pps018_mask                                                 DSCD_P0_PPS_DW04_CUR_pps018_mask
#define  DSCD_PPS_DW04_CUR_pps017_mask                                                 DSCD_P0_PPS_DW04_CUR_pps017_mask
#define  DSCD_PPS_DW04_CUR_pps016_mask                                                 DSCD_P0_PPS_DW04_CUR_pps016_mask
#define  DSCD_PPS_DW04_CUR_pps019(data)                                                DSCD_P0_PPS_DW04_CUR_pps019(data)
#define  DSCD_PPS_DW04_CUR_pps018(data)                                                DSCD_P0_PPS_DW04_CUR_pps018(data)
#define  DSCD_PPS_DW04_CUR_pps017(data)                                                DSCD_P0_PPS_DW04_CUR_pps017(data)
#define  DSCD_PPS_DW04_CUR_pps016(data)                                                DSCD_P0_PPS_DW04_CUR_pps016(data)
#define  DSCD_PPS_DW04_CUR_get_pps019(data)                                            DSCD_P0_PPS_DW04_CUR_get_pps019(data)
#define  DSCD_PPS_DW04_CUR_get_pps018(data)                                            DSCD_P0_PPS_DW04_CUR_get_pps018(data)
#define  DSCD_PPS_DW04_CUR_get_pps017(data)                                            DSCD_P0_PPS_DW04_CUR_get_pps017(data)
#define  DSCD_PPS_DW04_CUR_get_pps016(data)                                            DSCD_P0_PPS_DW04_CUR_get_pps016(data)
#define  DSCD_PPS_DW05_CUR_pps023_mask                                                 DSCD_P0_PPS_DW05_CUR_pps023_mask
#define  DSCD_PPS_DW05_CUR_pps022_mask                                                 DSCD_P0_PPS_DW05_CUR_pps022_mask
#define  DSCD_PPS_DW05_CUR_pps021_mask                                                 DSCD_P0_PPS_DW05_CUR_pps021_mask
#define  DSCD_PPS_DW05_CUR_pps020_mask                                                 DSCD_P0_PPS_DW05_CUR_pps020_mask
#define  DSCD_PPS_DW05_CUR_pps023(data)                                                DSCD_P0_PPS_DW05_CUR_pps023(data)
#define  DSCD_PPS_DW05_CUR_pps022(data)                                                DSCD_P0_PPS_DW05_CUR_pps022(data)
#define  DSCD_PPS_DW05_CUR_pps021(data)                                                DSCD_P0_PPS_DW05_CUR_pps021(data)
#define  DSCD_PPS_DW05_CUR_pps020(data)                                                DSCD_P0_PPS_DW05_CUR_pps020(data)
#define  DSCD_PPS_DW05_CUR_get_pps023(data)                                            DSCD_P0_PPS_DW05_CUR_get_pps023(data)
#define  DSCD_PPS_DW05_CUR_get_pps022(data)                                            DSCD_P0_PPS_DW05_CUR_get_pps022(data)
#define  DSCD_PPS_DW05_CUR_get_pps021(data)                                            DSCD_P0_PPS_DW05_CUR_get_pps021(data)
#define  DSCD_PPS_DW05_CUR_get_pps020(data)                                            DSCD_P0_PPS_DW05_CUR_get_pps020(data)
#define  DSCD_PPS_DW06_CUR_pps027_mask                                                 DSCD_P0_PPS_DW06_CUR_pps027_mask
#define  DSCD_PPS_DW06_CUR_pps026_mask                                                 DSCD_P0_PPS_DW06_CUR_pps026_mask
#define  DSCD_PPS_DW06_CUR_pps025_mask                                                 DSCD_P0_PPS_DW06_CUR_pps025_mask
#define  DSCD_PPS_DW06_CUR_pps024_mask                                                 DSCD_P0_PPS_DW06_CUR_pps024_mask
#define  DSCD_PPS_DW06_CUR_pps027(data)                                                DSCD_P0_PPS_DW06_CUR_pps027(data)
#define  DSCD_PPS_DW06_CUR_pps026(data)                                                DSCD_P0_PPS_DW06_CUR_pps026(data)
#define  DSCD_PPS_DW06_CUR_pps025(data)                                                DSCD_P0_PPS_DW06_CUR_pps025(data)
#define  DSCD_PPS_DW06_CUR_pps024(data)                                                DSCD_P0_PPS_DW06_CUR_pps024(data)
#define  DSCD_PPS_DW06_CUR_get_pps027(data)                                            DSCD_P0_PPS_DW06_CUR_get_pps027(data)
#define  DSCD_PPS_DW06_CUR_get_pps026(data)                                            DSCD_P0_PPS_DW06_CUR_get_pps026(data)
#define  DSCD_PPS_DW06_CUR_get_pps025(data)                                            DSCD_P0_PPS_DW06_CUR_get_pps025(data)
#define  DSCD_PPS_DW06_CUR_get_pps024(data)                                            DSCD_P0_PPS_DW06_CUR_get_pps024(data)
#define  DSCD_PPS_DW07_CUR_pps031_mask                                                 DSCD_P0_PPS_DW07_CUR_pps031_mask
#define  DSCD_PPS_DW07_CUR_pps030_mask                                                 DSCD_P0_PPS_DW07_CUR_pps030_mask
#define  DSCD_PPS_DW07_CUR_pps029_mask                                                 DSCD_P0_PPS_DW07_CUR_pps029_mask
#define  DSCD_PPS_DW07_CUR_pps028_mask                                                 DSCD_P0_PPS_DW07_CUR_pps028_mask
#define  DSCD_PPS_DW07_CUR_pps031(data)                                                DSCD_P0_PPS_DW07_CUR_pps031(data)
#define  DSCD_PPS_DW07_CUR_pps030(data)                                                DSCD_P0_PPS_DW07_CUR_pps030(data)
#define  DSCD_PPS_DW07_CUR_pps029(data)                                                DSCD_P0_PPS_DW07_CUR_pps029(data)
#define  DSCD_PPS_DW07_CUR_pps028(data)                                                DSCD_P0_PPS_DW07_CUR_pps028(data)
#define  DSCD_PPS_DW07_CUR_get_pps031(data)                                            DSCD_P0_PPS_DW07_CUR_get_pps031(data)
#define  DSCD_PPS_DW07_CUR_get_pps030(data)                                            DSCD_P0_PPS_DW07_CUR_get_pps030(data)
#define  DSCD_PPS_DW07_CUR_get_pps029(data)                                            DSCD_P0_PPS_DW07_CUR_get_pps029(data)
#define  DSCD_PPS_DW07_CUR_get_pps028(data)                                            DSCD_P0_PPS_DW07_CUR_get_pps028(data)
#define  DSCD_PPS_DW08_CUR_pps035_mask                                                 DSCD_P0_PPS_DW08_CUR_pps035_mask
#define  DSCD_PPS_DW08_CUR_pps034_mask                                                 DSCD_P0_PPS_DW08_CUR_pps034_mask
#define  DSCD_PPS_DW08_CUR_pps033_mask                                                 DSCD_P0_PPS_DW08_CUR_pps033_mask
#define  DSCD_PPS_DW08_CUR_pps032_mask                                                 DSCD_P0_PPS_DW08_CUR_pps032_mask
#define  DSCD_PPS_DW08_CUR_pps035(data)                                                DSCD_P0_PPS_DW08_CUR_pps035(data)
#define  DSCD_PPS_DW08_CUR_pps034(data)                                                DSCD_P0_PPS_DW08_CUR_pps034(data)
#define  DSCD_PPS_DW08_CUR_pps033(data)                                                DSCD_P0_PPS_DW08_CUR_pps033(data)
#define  DSCD_PPS_DW08_CUR_pps032(data)                                                DSCD_P0_PPS_DW08_CUR_pps032(data)
#define  DSCD_PPS_DW08_CUR_get_pps035(data)                                            DSCD_P0_PPS_DW08_CUR_get_pps035(data)
#define  DSCD_PPS_DW08_CUR_get_pps034(data)                                            DSCD_P0_PPS_DW08_CUR_get_pps034(data)
#define  DSCD_PPS_DW08_CUR_get_pps033(data)                                            DSCD_P0_PPS_DW08_CUR_get_pps033(data)
#define  DSCD_PPS_DW08_CUR_get_pps032(data)                                            DSCD_P0_PPS_DW08_CUR_get_pps032(data)
#define  DSCD_PPS_DW09_CUR_pps039_mask                                                 DSCD_P0_PPS_DW09_CUR_pps039_mask
#define  DSCD_PPS_DW09_CUR_pps038_mask                                                 DSCD_P0_PPS_DW09_CUR_pps038_mask
#define  DSCD_PPS_DW09_CUR_pps037_mask                                                 DSCD_P0_PPS_DW09_CUR_pps037_mask
#define  DSCD_PPS_DW09_CUR_pps036_mask                                                 DSCD_P0_PPS_DW09_CUR_pps036_mask
#define  DSCD_PPS_DW09_CUR_pps039(data)                                                DSCD_P0_PPS_DW09_CUR_pps039(data)
#define  DSCD_PPS_DW09_CUR_pps038(data)                                                DSCD_P0_PPS_DW09_CUR_pps038(data)
#define  DSCD_PPS_DW09_CUR_pps037(data)                                                DSCD_P0_PPS_DW09_CUR_pps037(data)
#define  DSCD_PPS_DW09_CUR_pps036(data)                                                DSCD_P0_PPS_DW09_CUR_pps036(data)
#define  DSCD_PPS_DW09_CUR_get_pps039(data)                                            DSCD_P0_PPS_DW09_CUR_get_pps039(data)
#define  DSCD_PPS_DW09_CUR_get_pps038(data)                                            DSCD_P0_PPS_DW09_CUR_get_pps038(data)
#define  DSCD_PPS_DW09_CUR_get_pps037(data)                                            DSCD_P0_PPS_DW09_CUR_get_pps037(data)
#define  DSCD_PPS_DW09_CUR_get_pps036(data)                                            DSCD_P0_PPS_DW09_CUR_get_pps036(data)
#define  DSCD_PPS_DW10_CUR_pps043_mask                                                 DSCD_P0_PPS_DW10_CUR_pps043_mask
#define  DSCD_PPS_DW10_CUR_pps042_mask                                                 DSCD_P0_PPS_DW10_CUR_pps042_mask
#define  DSCD_PPS_DW10_CUR_pps041_mask                                                 DSCD_P0_PPS_DW10_CUR_pps041_mask
#define  DSCD_PPS_DW10_CUR_pps040_mask                                                 DSCD_P0_PPS_DW10_CUR_pps040_mask
#define  DSCD_PPS_DW10_CUR_pps043(data)                                                DSCD_P0_PPS_DW10_CUR_pps043(data)
#define  DSCD_PPS_DW10_CUR_pps042(data)                                                DSCD_P0_PPS_DW10_CUR_pps042(data)
#define  DSCD_PPS_DW10_CUR_pps041(data)                                                DSCD_P0_PPS_DW10_CUR_pps041(data)
#define  DSCD_PPS_DW10_CUR_pps040(data)                                                DSCD_P0_PPS_DW10_CUR_pps040(data)
#define  DSCD_PPS_DW10_CUR_get_pps043(data)                                            DSCD_P0_PPS_DW10_CUR_get_pps043(data)
#define  DSCD_PPS_DW10_CUR_get_pps042(data)                                            DSCD_P0_PPS_DW10_CUR_get_pps042(data)
#define  DSCD_PPS_DW10_CUR_get_pps041(data)                                            DSCD_P0_PPS_DW10_CUR_get_pps041(data)
#define  DSCD_PPS_DW10_CUR_get_pps040(data)                                            DSCD_P0_PPS_DW10_CUR_get_pps040(data)
#define  DSCD_PPS_DW11_CUR_pps047_mask                                                 DSCD_P0_PPS_DW11_CUR_pps047_mask
#define  DSCD_PPS_DW11_CUR_pps046_mask                                                 DSCD_P0_PPS_DW11_CUR_pps046_mask
#define  DSCD_PPS_DW11_CUR_pps045_mask                                                 DSCD_P0_PPS_DW11_CUR_pps045_mask
#define  DSCD_PPS_DW11_CUR_pps044_mask                                                 DSCD_P0_PPS_DW11_CUR_pps044_mask
#define  DSCD_PPS_DW11_CUR_pps047(data)                                                DSCD_P0_PPS_DW11_CUR_pps047(data)
#define  DSCD_PPS_DW11_CUR_pps046(data)                                                DSCD_P0_PPS_DW11_CUR_pps046(data)
#define  DSCD_PPS_DW11_CUR_pps045(data)                                                DSCD_P0_PPS_DW11_CUR_pps045(data)
#define  DSCD_PPS_DW11_CUR_pps044(data)                                                DSCD_P0_PPS_DW11_CUR_pps044(data)
#define  DSCD_PPS_DW11_CUR_get_pps047(data)                                            DSCD_P0_PPS_DW11_CUR_get_pps047(data)
#define  DSCD_PPS_DW11_CUR_get_pps046(data)                                            DSCD_P0_PPS_DW11_CUR_get_pps046(data)
#define  DSCD_PPS_DW11_CUR_get_pps045(data)                                            DSCD_P0_PPS_DW11_CUR_get_pps045(data)
#define  DSCD_PPS_DW11_CUR_get_pps044(data)                                            DSCD_P0_PPS_DW11_CUR_get_pps044(data)
#define  DSCD_PPS_DW12_CUR_pps051_mask                                                 DSCD_P0_PPS_DW12_CUR_pps051_mask
#define  DSCD_PPS_DW12_CUR_pps050_mask                                                 DSCD_P0_PPS_DW12_CUR_pps050_mask
#define  DSCD_PPS_DW12_CUR_pps049_mask                                                 DSCD_P0_PPS_DW12_CUR_pps049_mask
#define  DSCD_PPS_DW12_CUR_pps048_mask                                                 DSCD_P0_PPS_DW12_CUR_pps048_mask
#define  DSCD_PPS_DW12_CUR_pps051(data)                                                DSCD_P0_PPS_DW12_CUR_pps051(data)
#define  DSCD_PPS_DW12_CUR_pps050(data)                                                DSCD_P0_PPS_DW12_CUR_pps050(data)
#define  DSCD_PPS_DW12_CUR_pps049(data)                                                DSCD_P0_PPS_DW12_CUR_pps049(data)
#define  DSCD_PPS_DW12_CUR_pps048(data)                                                DSCD_P0_PPS_DW12_CUR_pps048(data)
#define  DSCD_PPS_DW12_CUR_get_pps051(data)                                            DSCD_P0_PPS_DW12_CUR_get_pps051(data)
#define  DSCD_PPS_DW12_CUR_get_pps050(data)                                            DSCD_P0_PPS_DW12_CUR_get_pps050(data)
#define  DSCD_PPS_DW12_CUR_get_pps049(data)                                            DSCD_P0_PPS_DW12_CUR_get_pps049(data)
#define  DSCD_PPS_DW12_CUR_get_pps048(data)                                            DSCD_P0_PPS_DW12_CUR_get_pps048(data)
#define  DSCD_PPS_DW13_CUR_pps055_mask                                                 DSCD_P0_PPS_DW13_CUR_pps055_mask
#define  DSCD_PPS_DW13_CUR_pps054_mask                                                 DSCD_P0_PPS_DW13_CUR_pps054_mask
#define  DSCD_PPS_DW13_CUR_pps053_mask                                                 DSCD_P0_PPS_DW13_CUR_pps053_mask
#define  DSCD_PPS_DW13_CUR_pps052_mask                                                 DSCD_P0_PPS_DW13_CUR_pps052_mask
#define  DSCD_PPS_DW13_CUR_pps055(data)                                                DSCD_P0_PPS_DW13_CUR_pps055(data)
#define  DSCD_PPS_DW13_CUR_pps054(data)                                                DSCD_P0_PPS_DW13_CUR_pps054(data)
#define  DSCD_PPS_DW13_CUR_pps053(data)                                                DSCD_P0_PPS_DW13_CUR_pps053(data)
#define  DSCD_PPS_DW13_CUR_pps052(data)                                                DSCD_P0_PPS_DW13_CUR_pps052(data)
#define  DSCD_PPS_DW13_CUR_get_pps055(data)                                            DSCD_P0_PPS_DW13_CUR_get_pps055(data)
#define  DSCD_PPS_DW13_CUR_get_pps054(data)                                            DSCD_P0_PPS_DW13_CUR_get_pps054(data)
#define  DSCD_PPS_DW13_CUR_get_pps053(data)                                            DSCD_P0_PPS_DW13_CUR_get_pps053(data)
#define  DSCD_PPS_DW13_CUR_get_pps052(data)                                            DSCD_P0_PPS_DW13_CUR_get_pps052(data)
#define  DSCD_PPS_DW14_CUR_pps059_mask                                                 DSCD_P0_PPS_DW14_CUR_pps059_mask
#define  DSCD_PPS_DW14_CUR_pps058_mask                                                 DSCD_P0_PPS_DW14_CUR_pps058_mask
#define  DSCD_PPS_DW14_CUR_pps057_mask                                                 DSCD_P0_PPS_DW14_CUR_pps057_mask
#define  DSCD_PPS_DW14_CUR_pps056_mask                                                 DSCD_P0_PPS_DW14_CUR_pps056_mask
#define  DSCD_PPS_DW14_CUR_pps059(data)                                                DSCD_P0_PPS_DW14_CUR_pps059(data)
#define  DSCD_PPS_DW14_CUR_pps058(data)                                                DSCD_P0_PPS_DW14_CUR_pps058(data)
#define  DSCD_PPS_DW14_CUR_pps057(data)                                                DSCD_P0_PPS_DW14_CUR_pps057(data)
#define  DSCD_PPS_DW14_CUR_pps056(data)                                                DSCD_P0_PPS_DW14_CUR_pps056(data)
#define  DSCD_PPS_DW14_CUR_get_pps059(data)                                            DSCD_P0_PPS_DW14_CUR_get_pps059(data)
#define  DSCD_PPS_DW14_CUR_get_pps058(data)                                            DSCD_P0_PPS_DW14_CUR_get_pps058(data)
#define  DSCD_PPS_DW14_CUR_get_pps057(data)                                            DSCD_P0_PPS_DW14_CUR_get_pps057(data)
#define  DSCD_PPS_DW14_CUR_get_pps056(data)                                            DSCD_P0_PPS_DW14_CUR_get_pps056(data)
#define  DSCD_PPS_DW15_CUR_pps063_mask                                                 DSCD_P0_PPS_DW15_CUR_pps063_mask
#define  DSCD_PPS_DW15_CUR_pps062_mask                                                 DSCD_P0_PPS_DW15_CUR_pps062_mask
#define  DSCD_PPS_DW15_CUR_pps061_mask                                                 DSCD_P0_PPS_DW15_CUR_pps061_mask
#define  DSCD_PPS_DW15_CUR_pps060_mask                                                 DSCD_P0_PPS_DW15_CUR_pps060_mask
#define  DSCD_PPS_DW15_CUR_pps063(data)                                                DSCD_P0_PPS_DW15_CUR_pps063(data)
#define  DSCD_PPS_DW15_CUR_pps062(data)                                                DSCD_P0_PPS_DW15_CUR_pps062(data)
#define  DSCD_PPS_DW15_CUR_pps061(data)                                                DSCD_P0_PPS_DW15_CUR_pps061(data)
#define  DSCD_PPS_DW15_CUR_pps060(data)                                                DSCD_P0_PPS_DW15_CUR_pps060(data)
#define  DSCD_PPS_DW15_CUR_get_pps063(data)                                            DSCD_P0_PPS_DW15_CUR_get_pps063(data)
#define  DSCD_PPS_DW15_CUR_get_pps062(data)                                            DSCD_P0_PPS_DW15_CUR_get_pps062(data)
#define  DSCD_PPS_DW15_CUR_get_pps061(data)                                            DSCD_P0_PPS_DW15_CUR_get_pps061(data)
#define  DSCD_PPS_DW15_CUR_get_pps060(data)                                            DSCD_P0_PPS_DW15_CUR_get_pps060(data)
#define  DSCD_PPS_DW16_CUR_pps067_mask                                                 DSCD_P0_PPS_DW16_CUR_pps067_mask
#define  DSCD_PPS_DW16_CUR_pps066_mask                                                 DSCD_P0_PPS_DW16_CUR_pps066_mask
#define  DSCD_PPS_DW16_CUR_pps065_mask                                                 DSCD_P0_PPS_DW16_CUR_pps065_mask
#define  DSCD_PPS_DW16_CUR_pps064_mask                                                 DSCD_P0_PPS_DW16_CUR_pps064_mask
#define  DSCD_PPS_DW16_CUR_pps067(data)                                                DSCD_P0_PPS_DW16_CUR_pps067(data)
#define  DSCD_PPS_DW16_CUR_pps066(data)                                                DSCD_P0_PPS_DW16_CUR_pps066(data)
#define  DSCD_PPS_DW16_CUR_pps065(data)                                                DSCD_P0_PPS_DW16_CUR_pps065(data)
#define  DSCD_PPS_DW16_CUR_pps064(data)                                                DSCD_P0_PPS_DW16_CUR_pps064(data)
#define  DSCD_PPS_DW16_CUR_get_pps067(data)                                            DSCD_P0_PPS_DW16_CUR_get_pps067(data)
#define  DSCD_PPS_DW16_CUR_get_pps066(data)                                            DSCD_P0_PPS_DW16_CUR_get_pps066(data)
#define  DSCD_PPS_DW16_CUR_get_pps065(data)                                            DSCD_P0_PPS_DW16_CUR_get_pps065(data)
#define  DSCD_PPS_DW16_CUR_get_pps064(data)                                            DSCD_P0_PPS_DW16_CUR_get_pps064(data)
#define  DSCD_PPS_DW17_CUR_pps071_mask                                                 DSCD_P0_PPS_DW17_CUR_pps071_mask
#define  DSCD_PPS_DW17_CUR_pps070_mask                                                 DSCD_P0_PPS_DW17_CUR_pps070_mask
#define  DSCD_PPS_DW17_CUR_pps069_mask                                                 DSCD_P0_PPS_DW17_CUR_pps069_mask
#define  DSCD_PPS_DW17_CUR_pps068_mask                                                 DSCD_P0_PPS_DW17_CUR_pps068_mask
#define  DSCD_PPS_DW17_CUR_pps071(data)                                                DSCD_P0_PPS_DW17_CUR_pps071(data)
#define  DSCD_PPS_DW17_CUR_pps070(data)                                                DSCD_P0_PPS_DW17_CUR_pps070(data)
#define  DSCD_PPS_DW17_CUR_pps069(data)                                                DSCD_P0_PPS_DW17_CUR_pps069(data)
#define  DSCD_PPS_DW17_CUR_pps068(data)                                                DSCD_P0_PPS_DW17_CUR_pps068(data)
#define  DSCD_PPS_DW17_CUR_get_pps071(data)                                            DSCD_P0_PPS_DW17_CUR_get_pps071(data)
#define  DSCD_PPS_DW17_CUR_get_pps070(data)                                            DSCD_P0_PPS_DW17_CUR_get_pps070(data)
#define  DSCD_PPS_DW17_CUR_get_pps069(data)                                            DSCD_P0_PPS_DW17_CUR_get_pps069(data)
#define  DSCD_PPS_DW17_CUR_get_pps068(data)                                            DSCD_P0_PPS_DW17_CUR_get_pps068(data)
#define  DSCD_PPS_DW18_CUR_pps075_mask                                                 DSCD_P0_PPS_DW18_CUR_pps075_mask
#define  DSCD_PPS_DW18_CUR_pps074_mask                                                 DSCD_P0_PPS_DW18_CUR_pps074_mask
#define  DSCD_PPS_DW18_CUR_pps073_mask                                                 DSCD_P0_PPS_DW18_CUR_pps073_mask
#define  DSCD_PPS_DW18_CUR_pps072_mask                                                 DSCD_P0_PPS_DW18_CUR_pps072_mask
#define  DSCD_PPS_DW18_CUR_pps075(data)                                                DSCD_P0_PPS_DW18_CUR_pps075(data)
#define  DSCD_PPS_DW18_CUR_pps074(data)                                                DSCD_P0_PPS_DW18_CUR_pps074(data)
#define  DSCD_PPS_DW18_CUR_pps073(data)                                                DSCD_P0_PPS_DW18_CUR_pps073(data)
#define  DSCD_PPS_DW18_CUR_pps072(data)                                                DSCD_P0_PPS_DW18_CUR_pps072(data)
#define  DSCD_PPS_DW18_CUR_get_pps075(data)                                            DSCD_P0_PPS_DW18_CUR_get_pps075(data)
#define  DSCD_PPS_DW18_CUR_get_pps074(data)                                            DSCD_P0_PPS_DW18_CUR_get_pps074(data)
#define  DSCD_PPS_DW18_CUR_get_pps073(data)                                            DSCD_P0_PPS_DW18_CUR_get_pps073(data)
#define  DSCD_PPS_DW18_CUR_get_pps072(data)                                            DSCD_P0_PPS_DW18_CUR_get_pps072(data)
#define  DSCD_PPS_DW19_CUR_pps079_mask                                                 DSCD_P0_PPS_DW19_CUR_pps079_mask
#define  DSCD_PPS_DW19_CUR_pps078_mask                                                 DSCD_P0_PPS_DW19_CUR_pps078_mask
#define  DSCD_PPS_DW19_CUR_pps077_mask                                                 DSCD_P0_PPS_DW19_CUR_pps077_mask
#define  DSCD_PPS_DW19_CUR_pps076_mask                                                 DSCD_P0_PPS_DW19_CUR_pps076_mask
#define  DSCD_PPS_DW19_CUR_pps079(data)                                                DSCD_P0_PPS_DW19_CUR_pps079(data)
#define  DSCD_PPS_DW19_CUR_pps078(data)                                                DSCD_P0_PPS_DW19_CUR_pps078(data)
#define  DSCD_PPS_DW19_CUR_pps077(data)                                                DSCD_P0_PPS_DW19_CUR_pps077(data)
#define  DSCD_PPS_DW19_CUR_pps076(data)                                                DSCD_P0_PPS_DW19_CUR_pps076(data)
#define  DSCD_PPS_DW19_CUR_get_pps079(data)                                            DSCD_P0_PPS_DW19_CUR_get_pps079(data)
#define  DSCD_PPS_DW19_CUR_get_pps078(data)                                            DSCD_P0_PPS_DW19_CUR_get_pps078(data)
#define  DSCD_PPS_DW19_CUR_get_pps077(data)                                            DSCD_P0_PPS_DW19_CUR_get_pps077(data)
#define  DSCD_PPS_DW19_CUR_get_pps076(data)                                            DSCD_P0_PPS_DW19_CUR_get_pps076(data)
#define  DSCD_PPS_DW20_CUR_pps083_mask                                                 DSCD_P0_PPS_DW20_CUR_pps083_mask
#define  DSCD_PPS_DW20_CUR_pps082_mask                                                 DSCD_P0_PPS_DW20_CUR_pps082_mask
#define  DSCD_PPS_DW20_CUR_pps081_mask                                                 DSCD_P0_PPS_DW20_CUR_pps081_mask
#define  DSCD_PPS_DW20_CUR_pps080_mask                                                 DSCD_P0_PPS_DW20_CUR_pps080_mask
#define  DSCD_PPS_DW20_CUR_pps083(data)                                                DSCD_P0_PPS_DW20_CUR_pps083(data)
#define  DSCD_PPS_DW20_CUR_pps082(data)                                                DSCD_P0_PPS_DW20_CUR_pps082(data)
#define  DSCD_PPS_DW20_CUR_pps081(data)                                                DSCD_P0_PPS_DW20_CUR_pps081(data)
#define  DSCD_PPS_DW20_CUR_pps080(data)                                                DSCD_P0_PPS_DW20_CUR_pps080(data)
#define  DSCD_PPS_DW20_CUR_get_pps083(data)                                            DSCD_P0_PPS_DW20_CUR_get_pps083(data)
#define  DSCD_PPS_DW20_CUR_get_pps082(data)                                            DSCD_P0_PPS_DW20_CUR_get_pps082(data)
#define  DSCD_PPS_DW20_CUR_get_pps081(data)                                            DSCD_P0_PPS_DW20_CUR_get_pps081(data)
#define  DSCD_PPS_DW20_CUR_get_pps080(data)                                            DSCD_P0_PPS_DW20_CUR_get_pps080(data)
#define  DSCD_PPS_DW21_CUR_pps087_mask                                                 DSCD_P0_PPS_DW21_CUR_pps087_mask
#define  DSCD_PPS_DW21_CUR_pps086_mask                                                 DSCD_P0_PPS_DW21_CUR_pps086_mask
#define  DSCD_PPS_DW21_CUR_pps085_mask                                                 DSCD_P0_PPS_DW21_CUR_pps085_mask
#define  DSCD_PPS_DW21_CUR_pps084_mask                                                 DSCD_P0_PPS_DW21_CUR_pps084_mask
#define  DSCD_PPS_DW21_CUR_pps087(data)                                                DSCD_P0_PPS_DW21_CUR_pps087(data)
#define  DSCD_PPS_DW21_CUR_pps086(data)                                                DSCD_P0_PPS_DW21_CUR_pps086(data)
#define  DSCD_PPS_DW21_CUR_pps085(data)                                                DSCD_P0_PPS_DW21_CUR_pps085(data)
#define  DSCD_PPS_DW21_CUR_pps084(data)                                                DSCD_P0_PPS_DW21_CUR_pps084(data)
#define  DSCD_PPS_DW21_CUR_get_pps087(data)                                            DSCD_P0_PPS_DW21_CUR_get_pps087(data)
#define  DSCD_PPS_DW21_CUR_get_pps086(data)                                            DSCD_P0_PPS_DW21_CUR_get_pps086(data)
#define  DSCD_PPS_DW21_CUR_get_pps085(data)                                            DSCD_P0_PPS_DW21_CUR_get_pps085(data)
#define  DSCD_PPS_DW21_CUR_get_pps084(data)                                            DSCD_P0_PPS_DW21_CUR_get_pps084(data)
#define  DSCD_PPS_DW22_CUR_pps091_mask                                                 DSCD_P0_PPS_DW22_CUR_pps091_mask
#define  DSCD_PPS_DW22_CUR_pps090_mask                                                 DSCD_P0_PPS_DW22_CUR_pps090_mask
#define  DSCD_PPS_DW22_CUR_pps089_mask                                                 DSCD_P0_PPS_DW22_CUR_pps089_mask
#define  DSCD_PPS_DW22_CUR_pps088_mask                                                 DSCD_P0_PPS_DW22_CUR_pps088_mask
#define  DSCD_PPS_DW22_CUR_pps091(data)                                                DSCD_P0_PPS_DW22_CUR_pps091(data)
#define  DSCD_PPS_DW22_CUR_pps090(data)                                                DSCD_P0_PPS_DW22_CUR_pps090(data)
#define  DSCD_PPS_DW22_CUR_pps089(data)                                                DSCD_P0_PPS_DW22_CUR_pps089(data)
#define  DSCD_PPS_DW22_CUR_pps088(data)                                                DSCD_P0_PPS_DW22_CUR_pps088(data)
#define  DSCD_PPS_DW22_CUR_get_pps091(data)                                            DSCD_P0_PPS_DW22_CUR_get_pps091(data)
#define  DSCD_PPS_DW22_CUR_get_pps090(data)                                            DSCD_P0_PPS_DW22_CUR_get_pps090(data)
#define  DSCD_PPS_DW22_CUR_get_pps089(data)                                            DSCD_P0_PPS_DW22_CUR_get_pps089(data)
#define  DSCD_PPS_DW22_CUR_get_pps088(data)                                            DSCD_P0_PPS_DW22_CUR_get_pps088(data)
#define  DSCD_PPS_DW23_CUR_pps095_mask                                                 DSCD_P0_PPS_DW23_CUR_pps095_mask
#define  DSCD_PPS_DW23_CUR_pps094_mask                                                 DSCD_P0_PPS_DW23_CUR_pps094_mask
#define  DSCD_PPS_DW23_CUR_pps093_mask                                                 DSCD_P0_PPS_DW23_CUR_pps093_mask
#define  DSCD_PPS_DW23_CUR_pps092_mask                                                 DSCD_P0_PPS_DW23_CUR_pps092_mask
#define  DSCD_PPS_DW23_CUR_pps095(data)                                                DSCD_P0_PPS_DW23_CUR_pps095(data)
#define  DSCD_PPS_DW23_CUR_pps094(data)                                                DSCD_P0_PPS_DW23_CUR_pps094(data)
#define  DSCD_PPS_DW23_CUR_pps093(data)                                                DSCD_P0_PPS_DW23_CUR_pps093(data)
#define  DSCD_PPS_DW23_CUR_pps092(data)                                                DSCD_P0_PPS_DW23_CUR_pps092(data)
#define  DSCD_PPS_DW23_CUR_get_pps095(data)                                            DSCD_P0_PPS_DW23_CUR_get_pps095(data)
#define  DSCD_PPS_DW23_CUR_get_pps094(data)                                            DSCD_P0_PPS_DW23_CUR_get_pps094(data)
#define  DSCD_PPS_DW23_CUR_get_pps093(data)                                            DSCD_P0_PPS_DW23_CUR_get_pps093(data)
#define  DSCD_PPS_DW23_CUR_get_pps092(data)                                            DSCD_P0_PPS_DW23_CUR_get_pps092(data)
#define  DSCD_PPS_DW24_CUR_pps099_mask                                                 DSCD_P0_PPS_DW24_CUR_pps099_mask
#define  DSCD_PPS_DW24_CUR_pps098_mask                                                 DSCD_P0_PPS_DW24_CUR_pps098_mask
#define  DSCD_PPS_DW24_CUR_pps097_mask                                                 DSCD_P0_PPS_DW24_CUR_pps097_mask
#define  DSCD_PPS_DW24_CUR_pps096_mask                                                 DSCD_P0_PPS_DW24_CUR_pps096_mask
#define  DSCD_PPS_DW24_CUR_pps099(data)                                                DSCD_P0_PPS_DW24_CUR_pps099(data)
#define  DSCD_PPS_DW24_CUR_pps098(data)                                                DSCD_P0_PPS_DW24_CUR_pps098(data)
#define  DSCD_PPS_DW24_CUR_pps097(data)                                                DSCD_P0_PPS_DW24_CUR_pps097(data)
#define  DSCD_PPS_DW24_CUR_pps096(data)                                                DSCD_P0_PPS_DW24_CUR_pps096(data)
#define  DSCD_PPS_DW24_CUR_get_pps099(data)                                            DSCD_P0_PPS_DW24_CUR_get_pps099(data)
#define  DSCD_PPS_DW24_CUR_get_pps098(data)                                            DSCD_P0_PPS_DW24_CUR_get_pps098(data)
#define  DSCD_PPS_DW24_CUR_get_pps097(data)                                            DSCD_P0_PPS_DW24_CUR_get_pps097(data)
#define  DSCD_PPS_DW24_CUR_get_pps096(data)                                            DSCD_P0_PPS_DW24_CUR_get_pps096(data)
#define  DSCD_PPS_DW25_CUR_pps103_mask                                                 DSCD_P0_PPS_DW25_CUR_pps103_mask
#define  DSCD_PPS_DW25_CUR_pps102_mask                                                 DSCD_P0_PPS_DW25_CUR_pps102_mask
#define  DSCD_PPS_DW25_CUR_pps101_mask                                                 DSCD_P0_PPS_DW25_CUR_pps101_mask
#define  DSCD_PPS_DW25_CUR_pps100_mask                                                 DSCD_P0_PPS_DW25_CUR_pps100_mask
#define  DSCD_PPS_DW25_CUR_pps103(data)                                                DSCD_P0_PPS_DW25_CUR_pps103(data)
#define  DSCD_PPS_DW25_CUR_pps102(data)                                                DSCD_P0_PPS_DW25_CUR_pps102(data)
#define  DSCD_PPS_DW25_CUR_pps101(data)                                                DSCD_P0_PPS_DW25_CUR_pps101(data)
#define  DSCD_PPS_DW25_CUR_pps100(data)                                                DSCD_P0_PPS_DW25_CUR_pps100(data)
#define  DSCD_PPS_DW25_CUR_get_pps103(data)                                            DSCD_P0_PPS_DW25_CUR_get_pps103(data)
#define  DSCD_PPS_DW25_CUR_get_pps102(data)                                            DSCD_P0_PPS_DW25_CUR_get_pps102(data)
#define  DSCD_PPS_DW25_CUR_get_pps101(data)                                            DSCD_P0_PPS_DW25_CUR_get_pps101(data)
#define  DSCD_PPS_DW25_CUR_get_pps100(data)                                            DSCD_P0_PPS_DW25_CUR_get_pps100(data)
#define  DSCD_PPS_DW26_CUR_pps107_mask                                                 DSCD_P0_PPS_DW26_CUR_pps107_mask
#define  DSCD_PPS_DW26_CUR_pps106_mask                                                 DSCD_P0_PPS_DW26_CUR_pps106_mask
#define  DSCD_PPS_DW26_CUR_pps105_mask                                                 DSCD_P0_PPS_DW26_CUR_pps105_mask
#define  DSCD_PPS_DW26_CUR_pps104_mask                                                 DSCD_P0_PPS_DW26_CUR_pps104_mask
#define  DSCD_PPS_DW26_CUR_pps107(data)                                                DSCD_P0_PPS_DW26_CUR_pps107(data)
#define  DSCD_PPS_DW26_CUR_pps106(data)                                                DSCD_P0_PPS_DW26_CUR_pps106(data)
#define  DSCD_PPS_DW26_CUR_pps105(data)                                                DSCD_P0_PPS_DW26_CUR_pps105(data)
#define  DSCD_PPS_DW26_CUR_pps104(data)                                                DSCD_P0_PPS_DW26_CUR_pps104(data)
#define  DSCD_PPS_DW26_CUR_get_pps107(data)                                            DSCD_P0_PPS_DW26_CUR_get_pps107(data)
#define  DSCD_PPS_DW26_CUR_get_pps106(data)                                            DSCD_P0_PPS_DW26_CUR_get_pps106(data)
#define  DSCD_PPS_DW26_CUR_get_pps105(data)                                            DSCD_P0_PPS_DW26_CUR_get_pps105(data)
#define  DSCD_PPS_DW26_CUR_get_pps104(data)                                            DSCD_P0_PPS_DW26_CUR_get_pps104(data)
#define  DSCD_PPS_DW27_CUR_pps111_mask                                                 DSCD_P0_PPS_DW27_CUR_pps111_mask
#define  DSCD_PPS_DW27_CUR_pps110_mask                                                 DSCD_P0_PPS_DW27_CUR_pps110_mask
#define  DSCD_PPS_DW27_CUR_pps109_mask                                                 DSCD_P0_PPS_DW27_CUR_pps109_mask
#define  DSCD_PPS_DW27_CUR_pps108_mask                                                 DSCD_P0_PPS_DW27_CUR_pps108_mask
#define  DSCD_PPS_DW27_CUR_pps111(data)                                                DSCD_P0_PPS_DW27_CUR_pps111(data)
#define  DSCD_PPS_DW27_CUR_pps110(data)                                                DSCD_P0_PPS_DW27_CUR_pps110(data)
#define  DSCD_PPS_DW27_CUR_pps109(data)                                                DSCD_P0_PPS_DW27_CUR_pps109(data)
#define  DSCD_PPS_DW27_CUR_pps108(data)                                                DSCD_P0_PPS_DW27_CUR_pps108(data)
#define  DSCD_PPS_DW27_CUR_get_pps111(data)                                            DSCD_P0_PPS_DW27_CUR_get_pps111(data)
#define  DSCD_PPS_DW27_CUR_get_pps110(data)                                            DSCD_P0_PPS_DW27_CUR_get_pps110(data)
#define  DSCD_PPS_DW27_CUR_get_pps109(data)                                            DSCD_P0_PPS_DW27_CUR_get_pps109(data)
#define  DSCD_PPS_DW27_CUR_get_pps108(data)                                            DSCD_P0_PPS_DW27_CUR_get_pps108(data)
#define  DSCD_PPS_DW28_CUR_pps115_mask                                                 DSCD_P0_PPS_DW28_CUR_pps115_mask
#define  DSCD_PPS_DW28_CUR_pps114_mask                                                 DSCD_P0_PPS_DW28_CUR_pps114_mask
#define  DSCD_PPS_DW28_CUR_pps113_mask                                                 DSCD_P0_PPS_DW28_CUR_pps113_mask
#define  DSCD_PPS_DW28_CUR_pps112_mask                                                 DSCD_P0_PPS_DW28_CUR_pps112_mask
#define  DSCD_PPS_DW28_CUR_pps115(data)                                                DSCD_P0_PPS_DW28_CUR_pps115(data)
#define  DSCD_PPS_DW28_CUR_pps114(data)                                                DSCD_P0_PPS_DW28_CUR_pps114(data)
#define  DSCD_PPS_DW28_CUR_pps113(data)                                                DSCD_P0_PPS_DW28_CUR_pps113(data)
#define  DSCD_PPS_DW28_CUR_pps112(data)                                                DSCD_P0_PPS_DW28_CUR_pps112(data)
#define  DSCD_PPS_DW28_CUR_get_pps115(data)                                            DSCD_P0_PPS_DW28_CUR_get_pps115(data)
#define  DSCD_PPS_DW28_CUR_get_pps114(data)                                            DSCD_P0_PPS_DW28_CUR_get_pps114(data)
#define  DSCD_PPS_DW28_CUR_get_pps113(data)                                            DSCD_P0_PPS_DW28_CUR_get_pps113(data)
#define  DSCD_PPS_DW28_CUR_get_pps112(data)                                            DSCD_P0_PPS_DW28_CUR_get_pps112(data)
#define  DSCD_PPS_DW29_CUR_pps119_mask                                                 DSCD_P0_PPS_DW29_CUR_pps119_mask
#define  DSCD_PPS_DW29_CUR_pps118_mask                                                 DSCD_P0_PPS_DW29_CUR_pps118_mask
#define  DSCD_PPS_DW29_CUR_pps117_mask                                                 DSCD_P0_PPS_DW29_CUR_pps117_mask
#define  DSCD_PPS_DW29_CUR_pps116_mask                                                 DSCD_P0_PPS_DW29_CUR_pps116_mask
#define  DSCD_PPS_DW29_CUR_pps119(data)                                                DSCD_P0_PPS_DW29_CUR_pps119(data)
#define  DSCD_PPS_DW29_CUR_pps118(data)                                                DSCD_P0_PPS_DW29_CUR_pps118(data)
#define  DSCD_PPS_DW29_CUR_pps117(data)                                                DSCD_P0_PPS_DW29_CUR_pps117(data)
#define  DSCD_PPS_DW29_CUR_pps116(data)                                                DSCD_P0_PPS_DW29_CUR_pps116(data)
#define  DSCD_PPS_DW29_CUR_get_pps119(data)                                            DSCD_P0_PPS_DW29_CUR_get_pps119(data)
#define  DSCD_PPS_DW29_CUR_get_pps118(data)                                            DSCD_P0_PPS_DW29_CUR_get_pps118(data)
#define  DSCD_PPS_DW29_CUR_get_pps117(data)                                            DSCD_P0_PPS_DW29_CUR_get_pps117(data)
#define  DSCD_PPS_DW29_CUR_get_pps116(data)                                            DSCD_P0_PPS_DW29_CUR_get_pps116(data)
#define  DSCD_PPS_DW30_CUR_pps123_mask                                                 DSCD_P0_PPS_DW30_CUR_pps123_mask
#define  DSCD_PPS_DW30_CUR_pps122_mask                                                 DSCD_P0_PPS_DW30_CUR_pps122_mask
#define  DSCD_PPS_DW30_CUR_pps121_mask                                                 DSCD_P0_PPS_DW30_CUR_pps121_mask
#define  DSCD_PPS_DW30_CUR_pps120_mask                                                 DSCD_P0_PPS_DW30_CUR_pps120_mask
#define  DSCD_PPS_DW30_CUR_pps123(data)                                                DSCD_P0_PPS_DW30_CUR_pps123(data)
#define  DSCD_PPS_DW30_CUR_pps122(data)                                                DSCD_P0_PPS_DW30_CUR_pps122(data)
#define  DSCD_PPS_DW30_CUR_pps121(data)                                                DSCD_P0_PPS_DW30_CUR_pps121(data)
#define  DSCD_PPS_DW30_CUR_pps120(data)                                                DSCD_P0_PPS_DW30_CUR_pps120(data)
#define  DSCD_PPS_DW30_CUR_get_pps123(data)                                            DSCD_P0_PPS_DW30_CUR_get_pps123(data)
#define  DSCD_PPS_DW30_CUR_get_pps122(data)                                            DSCD_P0_PPS_DW30_CUR_get_pps122(data)
#define  DSCD_PPS_DW30_CUR_get_pps121(data)                                            DSCD_P0_PPS_DW30_CUR_get_pps121(data)
#define  DSCD_PPS_DW30_CUR_get_pps120(data)                                            DSCD_P0_PPS_DW30_CUR_get_pps120(data)
#define  DSCD_PPS_DW31_CUR_pps127_mask                                                 DSCD_P0_PPS_DW31_CUR_pps127_mask
#define  DSCD_PPS_DW31_CUR_pps126_mask                                                 DSCD_P0_PPS_DW31_CUR_pps126_mask
#define  DSCD_PPS_DW31_CUR_pps125_mask                                                 DSCD_P0_PPS_DW31_CUR_pps125_mask
#define  DSCD_PPS_DW31_CUR_pps124_mask                                                 DSCD_P0_PPS_DW31_CUR_pps124_mask
#define  DSCD_PPS_DW31_CUR_pps127(data)                                                DSCD_P0_PPS_DW31_CUR_pps127(data)
#define  DSCD_PPS_DW31_CUR_pps126(data)                                                DSCD_P0_PPS_DW31_CUR_pps126(data)
#define  DSCD_PPS_DW31_CUR_pps125(data)                                                DSCD_P0_PPS_DW31_CUR_pps125(data)
#define  DSCD_PPS_DW31_CUR_pps124(data)                                                DSCD_P0_PPS_DW31_CUR_pps124(data)
#define  DSCD_PPS_DW31_CUR_get_pps127(data)                                            DSCD_P0_PPS_DW31_CUR_get_pps127(data)
#define  DSCD_PPS_DW31_CUR_get_pps126(data)                                            DSCD_P0_PPS_DW31_CUR_get_pps126(data)
#define  DSCD_PPS_DW31_CUR_get_pps125(data)                                            DSCD_P0_PPS_DW31_CUR_get_pps125(data)
#define  DSCD_PPS_DW31_CUR_get_pps124(data)                                            DSCD_P0_PPS_DW31_CUR_get_pps124(data)
#define  DSCD_PPS_DW32_CUR_pps131_mask                                                 DSCD_P0_PPS_DW32_CUR_pps131_mask
#define  DSCD_PPS_DW32_CUR_pps130_mask                                                 DSCD_P0_PPS_DW32_CUR_pps130_mask
#define  DSCD_PPS_DW32_CUR_pps129_mask                                                 DSCD_P0_PPS_DW32_CUR_pps129_mask
#define  DSCD_PPS_DW32_CUR_pps128_mask                                                 DSCD_P0_PPS_DW32_CUR_pps128_mask
#define  DSCD_PPS_DW32_CUR_pps131(data)                                                DSCD_P0_PPS_DW32_CUR_pps131(data)
#define  DSCD_PPS_DW32_CUR_pps130(data)                                                DSCD_P0_PPS_DW32_CUR_pps130(data)
#define  DSCD_PPS_DW32_CUR_pps129(data)                                                DSCD_P0_PPS_DW32_CUR_pps129(data)
#define  DSCD_PPS_DW32_CUR_pps128(data)                                                DSCD_P0_PPS_DW32_CUR_pps128(data)
#define  DSCD_PPS_DW32_CUR_get_pps131(data)                                            DSCD_P0_PPS_DW32_CUR_get_pps131(data)
#define  DSCD_PPS_DW32_CUR_get_pps130(data)                                            DSCD_P0_PPS_DW32_CUR_get_pps130(data)
#define  DSCD_PPS_DW32_CUR_get_pps129(data)                                            DSCD_P0_PPS_DW32_CUR_get_pps129(data)
#define  DSCD_PPS_DW32_CUR_get_pps128(data)                                            DSCD_P0_PPS_DW32_CUR_get_pps128(data)
#define  DSCD_PPS_DW33_CUR_pps135_mask                                                 DSCD_P0_PPS_DW33_CUR_pps135_mask
#define  DSCD_PPS_DW33_CUR_pps134_mask                                                 DSCD_P0_PPS_DW33_CUR_pps134_mask
#define  DSCD_PPS_DW33_CUR_pps133_mask                                                 DSCD_P0_PPS_DW33_CUR_pps133_mask
#define  DSCD_PPS_DW33_CUR_pps132_mask                                                 DSCD_P0_PPS_DW33_CUR_pps132_mask
#define  DSCD_PPS_DW33_CUR_pps135(data)                                                DSCD_P0_PPS_DW33_CUR_pps135(data)
#define  DSCD_PPS_DW33_CUR_pps134(data)                                                DSCD_P0_PPS_DW33_CUR_pps134(data)
#define  DSCD_PPS_DW33_CUR_pps133(data)                                                DSCD_P0_PPS_DW33_CUR_pps133(data)
#define  DSCD_PPS_DW33_CUR_pps132(data)                                                DSCD_P0_PPS_DW33_CUR_pps132(data)
#define  DSCD_PPS_DW33_CUR_get_pps135(data)                                            DSCD_P0_PPS_DW33_CUR_get_pps135(data)
#define  DSCD_PPS_DW33_CUR_get_pps134(data)                                            DSCD_P0_PPS_DW33_CUR_get_pps134(data)
#define  DSCD_PPS_DW33_CUR_get_pps133(data)                                            DSCD_P0_PPS_DW33_CUR_get_pps133(data)
#define  DSCD_PPS_DW33_CUR_get_pps132(data)                                            DSCD_P0_PPS_DW33_CUR_get_pps132(data)
#define  DSCD_DB_CTRL_db_en_mask                                                       DSCD_P0_DB_CTRL_db_en_mask
#define  DSCD_DB_CTRL_db_read_level_mask                                               DSCD_P0_DB_CTRL_db_read_level_mask
#define  DSCD_DB_CTRL_db_apply_mask                                                    DSCD_P0_DB_CTRL_db_apply_mask
#define  DSCD_DB_CTRL_db_en(data)                                                      DSCD_P0_DB_CTRL_db_en(data)
#define  DSCD_DB_CTRL_db_read_level(data)                                              DSCD_P0_DB_CTRL_db_read_level(data)
#define  DSCD_DB_CTRL_db_apply(data)                                                   DSCD_P0_DB_CTRL_db_apply(data)
#define  DSCD_DB_CTRL_get_db_en(data)                                                  DSCD_P0_DB_CTRL_get_db_en(data)
#define  DSCD_DB_CTRL_get_db_read_level(data)                                          DSCD_P0_DB_CTRL_get_db_read_level(data)
#define  DSCD_DB_CTRL_get_db_apply(data)                                               DSCD_P0_DB_CTRL_get_db_apply(data)
#define  DSCD_CTRL_dscd_decode_fail_fw_value_mask                                      DSCD_P0_CTRL_dscd_decode_fail_fw_value_mask
#define  DSCD_CTRL_dscd_decode_fail_fw_mode_mask                                       DSCD_P0_CTRL_dscd_decode_fail_fw_mode_mask
#define  DSCD_CTRL_dscd_decode_fail_clr_fw_mask                                        DSCD_P0_CTRL_dscd_decode_fail_clr_fw_mask
#define  DSCD_CTRL_dscd_enable_mask                                                    DSCD_P0_CTRL_dscd_enable_mask
#define  DSCD_CTRL_pps_fw_mode_mask                                                    DSCD_P0_CTRL_pps_fw_mode_mask
#define  DSCD_CTRL_dscd_decode_fail_fw_value(data)                                     DSCD_P0_CTRL_dscd_decode_fail_fw_value(data)
#define  DSCD_CTRL_dscd_decode_fail_fw_mode(data)                                      DSCD_P0_CTRL_dscd_decode_fail_fw_mode(data)
#define  DSCD_CTRL_dscd_decode_fail_clr_fw(data)                                       DSCD_P0_CTRL_dscd_decode_fail_clr_fw(data)
#define  DSCD_CTRL_dscd_enable(data)                                                   DSCD_P0_CTRL_dscd_enable(data)
#define  DSCD_CTRL_pps_fw_mode(data)                                                   DSCD_P0_CTRL_pps_fw_mode(data)
#define  DSCD_CTRL_get_dscd_decode_fail_fw_value(data)                                 DSCD_P0_CTRL_get_dscd_decode_fail_fw_value(data)
#define  DSCD_CTRL_get_dscd_decode_fail_fw_mode(data)                                  DSCD_P0_CTRL_get_dscd_decode_fail_fw_mode(data)
#define  DSCD_CTRL_get_dscd_decode_fail_clr_fw(data)                                   DSCD_P0_CTRL_get_dscd_decode_fail_clr_fw(data)
#define  DSCD_CTRL_get_dscd_enable(data)                                               DSCD_P0_CTRL_get_dscd_enable(data)
#define  DSCD_CTRL_get_pps_fw_mode(data)                                               DSCD_P0_CTRL_get_pps_fw_mode(data)
#define  DSCD_STATUS_em_pack_loss_dscd_mask                                            DSCD_P0_STATUS_em_pack_loss_dscd_mask
#define  DSCD_STATUS_em_pack_bch_err_dscd_mask                                         DSCD_P0_STATUS_em_pack_bch_err_dscd_mask
#define  DSCD_STATUS_dscd_decode_update_mask                                           DSCD_P0_STATUS_dscd_decode_update_mask
#define  DSCD_STATUS_dscd_decode_fail_mask                                             DSCD_P0_STATUS_dscd_decode_fail_mask
#define  DSCD_STATUS_idle_mask                                                         DSCD_P0_STATUS_idle_mask
#define  DSCD_STATUS_em_pack_loss_dscd(data)                                           DSCD_P0_STATUS_em_pack_loss_dscd(data)
#define  DSCD_STATUS_em_pack_bch_err_dscd(data)                                        DSCD_P0_STATUS_em_pack_bch_err_dscd(data)
#define  DSCD_STATUS_dscd_decode_update(data)                                          DSCD_P0_STATUS_dscd_decode_update(data)
#define  DSCD_STATUS_dscd_decode_fail(data)                                            DSCD_P0_STATUS_dscd_decode_fail(data)
#define  DSCD_STATUS_idle(data)                                                        DSCD_P0_STATUS_idle(data)
#define  DSCD_STATUS_get_em_pack_loss_dscd(data)                                       DSCD_P0_STATUS_get_em_pack_loss_dscd(data)
#define  DSCD_STATUS_get_em_pack_bch_err_dscd(data)                                    DSCD_P0_STATUS_get_em_pack_bch_err_dscd(data)
#define  DSCD_STATUS_get_dscd_decode_update(data)                                      DSCD_P0_STATUS_get_dscd_decode_update(data)
#define  DSCD_STATUS_get_dscd_decode_fail(data)                                        DSCD_P0_STATUS_get_dscd_decode_fail(data)
#define  DSCD_STATUS_get_idle(data)                                                    DSCD_P0_STATUS_get_idle(data)
#define  DSCD_WDE_DSCD_p_n_s_not_finish_even_wd_en_mask                                DSCD_P0_WDE_DSCD_p_n_s_not_finish_even_wd_en_mask
#define  DSCD_WDE_DSCD_pic_not_finish_even_wd_en_mask                                  DSCD_P0_WDE_DSCD_pic_not_finish_even_wd_en_mask
#define  DSCD_WDE_DSCD_rc_fifo_overflow_even_wd_en_mask                                DSCD_P0_WDE_DSCD_rc_fifo_overflow_even_wd_en_mask
#define  DSCD_WDE_DSCD_bs_demux_overflow_even_wd_en_mask                               DSCD_P0_WDE_DSCD_bs_demux_overflow_even_wd_en_mask
#define  DSCD_WDE_DSCD_in_async_overflow_even_wd_en_mask                               DSCD_P0_WDE_DSCD_in_async_overflow_even_wd_en_mask
#define  DSCD_WDE_DSCD_dec_not_finish_even_wd_en_mask                                  DSCD_P0_WDE_DSCD_dec_not_finish_even_wd_en_mask
#define  DSCD_WDE_DSCD_p_n_s_not_finish_even_wd_en(data)                               DSCD_P0_WDE_DSCD_p_n_s_not_finish_even_wd_en(data)
#define  DSCD_WDE_DSCD_pic_not_finish_even_wd_en(data)                                 DSCD_P0_WDE_DSCD_pic_not_finish_even_wd_en(data)
#define  DSCD_WDE_DSCD_rc_fifo_overflow_even_wd_en(data)                               DSCD_P0_WDE_DSCD_rc_fifo_overflow_even_wd_en(data)
#define  DSCD_WDE_DSCD_bs_demux_overflow_even_wd_en(data)                              DSCD_P0_WDE_DSCD_bs_demux_overflow_even_wd_en(data)
#define  DSCD_WDE_DSCD_in_async_overflow_even_wd_en(data)                              DSCD_P0_WDE_DSCD_in_async_overflow_even_wd_en(data)
#define  DSCD_WDE_DSCD_dec_not_finish_even_wd_en(data)                                 DSCD_P0_WDE_DSCD_dec_not_finish_even_wd_en(data)
#define  DSCD_WDE_DSCD_get_p_n_s_not_finish_even_wd_en(data)                           DSCD_P0_WDE_DSCD_get_p_n_s_not_finish_even_wd_en(data)
#define  DSCD_WDE_DSCD_get_pic_not_finish_even_wd_en(data)                             DSCD_P0_WDE_DSCD_get_pic_not_finish_even_wd_en(data)
#define  DSCD_WDE_DSCD_get_rc_fifo_overflow_even_wd_en(data)                           DSCD_P0_WDE_DSCD_get_rc_fifo_overflow_even_wd_en(data)
#define  DSCD_WDE_DSCD_get_bs_demux_overflow_even_wd_en(data)                          DSCD_P0_WDE_DSCD_get_bs_demux_overflow_even_wd_en(data)
#define  DSCD_WDE_DSCD_get_in_async_overflow_even_wd_en(data)                          DSCD_P0_WDE_DSCD_get_in_async_overflow_even_wd_en(data)
#define  DSCD_WDE_DSCD_get_dec_not_finish_even_wd_en(data)                             DSCD_P0_WDE_DSCD_get_dec_not_finish_even_wd_en(data)
#define  DSCD_INTE_DSCD_out_vsync_hit_vact_irq_en_mask                                 DSCD_P0_INTE_DSCD_out_vsync_hit_vact_irq_en_mask
#define  DSCD_INTE_DSCD_dscd_in_vsync_irq_en_mask                                      DSCD_P0_INTE_DSCD_dscd_in_vsync_irq_en_mask
#define  DSCD_INTE_DSCD_p_n_s_not_finish_even_irq_en_mask                              DSCD_P0_INTE_DSCD_p_n_s_not_finish_even_irq_en_mask
#define  DSCD_INTE_DSCD_pic_not_finish_even_irq_en_mask                                DSCD_P0_INTE_DSCD_pic_not_finish_even_irq_en_mask
#define  DSCD_INTE_DSCD_out_buf_overflow_even_irq_en_mask                              DSCD_P0_INTE_DSCD_out_buf_overflow_even_irq_en_mask
#define  DSCD_INTE_DSCD_out_buf_underflow_even_irq_en_mask                             DSCD_P0_INTE_DSCD_out_buf_underflow_even_irq_en_mask
#define  DSCD_INTE_DSCD_ich_entry_repeat_even_irq_en_mask                              DSCD_P0_INTE_DSCD_ich_entry_repeat_even_irq_en_mask
#define  DSCD_INTE_DSCD_ich_use_invalid_even_irq_en_mask                               DSCD_P0_INTE_DSCD_ich_use_invalid_even_irq_en_mask
#define  DSCD_INTE_DSCD_dscd_core_vsync_irq_en_mask                                    DSCD_P0_INTE_DSCD_dscd_core_vsync_irq_en_mask
#define  DSCD_INTE_DSCD_rc_fifo_overflow_even_irq_en_mask                              DSCD_P0_INTE_DSCD_rc_fifo_overflow_even_irq_en_mask
#define  DSCD_INTE_DSCD_bs_demux_overflow_even_irq_en_mask                             DSCD_P0_INTE_DSCD_bs_demux_overflow_even_irq_en_mask
#define  DSCD_INTE_DSCD_in_async_overflow_even_irq_en_mask                             DSCD_P0_INTE_DSCD_in_async_overflow_even_irq_en_mask
#define  DSCD_INTE_DSCD_dec_not_finish_even_irq_en_mask                                DSCD_P0_INTE_DSCD_dec_not_finish_even_irq_en_mask
#define  DSCD_INTE_DSCD_out_vsync_hit_vact_irq_en(data)                                DSCD_P0_INTE_DSCD_out_vsync_hit_vact_irq_en(data)
#define  DSCD_INTE_DSCD_dscd_in_vsync_irq_en(data)                                     DSCD_P0_INTE_DSCD_dscd_in_vsync_irq_en(data)
#define  DSCD_INTE_DSCD_p_n_s_not_finish_even_irq_en(data)                             DSCD_P0_INTE_DSCD_p_n_s_not_finish_even_irq_en(data)
#define  DSCD_INTE_DSCD_pic_not_finish_even_irq_en(data)                               DSCD_P0_INTE_DSCD_pic_not_finish_even_irq_en(data)
#define  DSCD_INTE_DSCD_out_buf_overflow_even_irq_en(data)                             DSCD_P0_INTE_DSCD_out_buf_overflow_even_irq_en(data)
#define  DSCD_INTE_DSCD_out_buf_underflow_even_irq_en(data)                            DSCD_P0_INTE_DSCD_out_buf_underflow_even_irq_en(data)
#define  DSCD_INTE_DSCD_ich_entry_repeat_even_irq_en(data)                             DSCD_P0_INTE_DSCD_ich_entry_repeat_even_irq_en(data)
#define  DSCD_INTE_DSCD_ich_use_invalid_even_irq_en(data)                              DSCD_P0_INTE_DSCD_ich_use_invalid_even_irq_en(data)
#define  DSCD_INTE_DSCD_dscd_core_vsync_irq_en(data)                                   DSCD_P0_INTE_DSCD_dscd_core_vsync_irq_en(data)
#define  DSCD_INTE_DSCD_rc_fifo_overflow_even_irq_en(data)                             DSCD_P0_INTE_DSCD_rc_fifo_overflow_even_irq_en(data)
#define  DSCD_INTE_DSCD_bs_demux_overflow_even_irq_en(data)                            DSCD_P0_INTE_DSCD_bs_demux_overflow_even_irq_en(data)
#define  DSCD_INTE_DSCD_in_async_overflow_even_irq_en(data)                            DSCD_P0_INTE_DSCD_in_async_overflow_even_irq_en(data)
#define  DSCD_INTE_DSCD_dec_not_finish_even_irq_en(data)                               DSCD_P0_INTE_DSCD_dec_not_finish_even_irq_en(data)
#define  DSCD_INTE_DSCD_get_out_vsync_hit_vact_irq_en(data)                            DSCD_P0_INTE_DSCD_get_out_vsync_hit_vact_irq_en(data)
#define  DSCD_INTE_DSCD_get_dscd_in_vsync_irq_en(data)                                 DSCD_P0_INTE_DSCD_get_dscd_in_vsync_irq_en(data)
#define  DSCD_INTE_DSCD_get_p_n_s_not_finish_even_irq_en(data)                         DSCD_P0_INTE_DSCD_get_p_n_s_not_finish_even_irq_en(data)
#define  DSCD_INTE_DSCD_get_pic_not_finish_even_irq_en(data)                           DSCD_P0_INTE_DSCD_get_pic_not_finish_even_irq_en(data)
#define  DSCD_INTE_DSCD_get_out_buf_overflow_even_irq_en(data)                         DSCD_P0_INTE_DSCD_get_out_buf_overflow_even_irq_en(data)
#define  DSCD_INTE_DSCD_get_out_buf_underflow_even_irq_en(data)                        DSCD_P0_INTE_DSCD_get_out_buf_underflow_even_irq_en(data)
#define  DSCD_INTE_DSCD_get_ich_entry_repeat_even_irq_en(data)                         DSCD_P0_INTE_DSCD_get_ich_entry_repeat_even_irq_en(data)
#define  DSCD_INTE_DSCD_get_ich_use_invalid_even_irq_en(data)                          DSCD_P0_INTE_DSCD_get_ich_use_invalid_even_irq_en(data)
#define  DSCD_INTE_DSCD_get_dscd_core_vsync_irq_en(data)                               DSCD_P0_INTE_DSCD_get_dscd_core_vsync_irq_en(data)
#define  DSCD_INTE_DSCD_get_rc_fifo_overflow_even_irq_en(data)                         DSCD_P0_INTE_DSCD_get_rc_fifo_overflow_even_irq_en(data)
#define  DSCD_INTE_DSCD_get_bs_demux_overflow_even_irq_en(data)                        DSCD_P0_INTE_DSCD_get_bs_demux_overflow_even_irq_en(data)
#define  DSCD_INTE_DSCD_get_in_async_overflow_even_irq_en(data)                        DSCD_P0_INTE_DSCD_get_in_async_overflow_even_irq_en(data)
#define  DSCD_INTE_DSCD_get_dec_not_finish_even_irq_en(data)                           DSCD_P0_INTE_DSCD_get_dec_not_finish_even_irq_en(data)
#define  DSCD_INTS_DSCD_out_vsync_hit_vact_irq_mask                                    DSCD_P0_INTS_DSCD_out_vsync_hit_vact_irq_mask
#define  DSCD_INTS_DSCD_dscd_in_vsync_irq_mask                                         DSCD_P0_INTS_DSCD_dscd_in_vsync_irq_mask
#define  DSCD_INTS_DSCD_p_n_s_not_finish_even_irq_mask                                 DSCD_P0_INTS_DSCD_p_n_s_not_finish_even_irq_mask
#define  DSCD_INTS_DSCD_pic_not_finish_even_irq_mask                                   DSCD_P0_INTS_DSCD_pic_not_finish_even_irq_mask
#define  DSCD_INTS_DSCD_out_buf_overflow_even_irq_mask                                 DSCD_P0_INTS_DSCD_out_buf_overflow_even_irq_mask
#define  DSCD_INTS_DSCD_out_buf_underflow_even_irq_mask                                DSCD_P0_INTS_DSCD_out_buf_underflow_even_irq_mask
#define  DSCD_INTS_DSCD_ich_entry_repeat_even_irq_mask                                 DSCD_P0_INTS_DSCD_ich_entry_repeat_even_irq_mask
#define  DSCD_INTS_DSCD_ich_use_invalid_even_irq_mask                                  DSCD_P0_INTS_DSCD_ich_use_invalid_even_irq_mask
#define  DSCD_INTS_DSCD_dscd_core_vsync_irq_mask                                       DSCD_P0_INTS_DSCD_dscd_core_vsync_irq_mask
#define  DSCD_INTS_DSCD_rc_fifo_overflow_even_irq_mask                                 DSCD_P0_INTS_DSCD_rc_fifo_overflow_even_irq_mask
#define  DSCD_INTS_DSCD_bs_demux_overflow_even_irq_mask                                DSCD_P0_INTS_DSCD_bs_demux_overflow_even_irq_mask
#define  DSCD_INTS_DSCD_in_async_overflow_even_irq_mask                                DSCD_P0_INTS_DSCD_in_async_overflow_even_irq_mask
#define  DSCD_INTS_DSCD_dec_not_finish_even_irq_mask                                   DSCD_P0_INTS_DSCD_dec_not_finish_even_irq_mask
#define  DSCD_INTS_DSCD_out_vsync_hit_vact_irq(data)                                   DSCD_P0_INTS_DSCD_out_vsync_hit_vact_irq(data)
#define  DSCD_INTS_DSCD_dscd_in_vsync_irq(data)                                        DSCD_P0_INTS_DSCD_dscd_in_vsync_irq(data)
#define  DSCD_INTS_DSCD_p_n_s_not_finish_even_irq(data)                                DSCD_P0_INTS_DSCD_p_n_s_not_finish_even_irq(data)
#define  DSCD_INTS_DSCD_pic_not_finish_even_irq(data)                                  DSCD_P0_INTS_DSCD_pic_not_finish_even_irq(data)
#define  DSCD_INTS_DSCD_out_buf_overflow_even_irq(data)                                DSCD_P0_INTS_DSCD_out_buf_overflow_even_irq(data)
#define  DSCD_INTS_DSCD_out_buf_underflow_even_irq(data)                               DSCD_P0_INTS_DSCD_out_buf_underflow_even_irq(data)
#define  DSCD_INTS_DSCD_ich_entry_repeat_even_irq(data)                                DSCD_P0_INTS_DSCD_ich_entry_repeat_even_irq(data)
#define  DSCD_INTS_DSCD_ich_use_invalid_even_irq(data)                                 DSCD_P0_INTS_DSCD_ich_use_invalid_even_irq(data)
#define  DSCD_INTS_DSCD_dscd_core_vsync_irq(data)                                      DSCD_P0_INTS_DSCD_dscd_core_vsync_irq(data)
#define  DSCD_INTS_DSCD_rc_fifo_overflow_even_irq(data)                                DSCD_P0_INTS_DSCD_rc_fifo_overflow_even_irq(data)
#define  DSCD_INTS_DSCD_bs_demux_overflow_even_irq(data)                               DSCD_P0_INTS_DSCD_bs_demux_overflow_even_irq(data)
#define  DSCD_INTS_DSCD_in_async_overflow_even_irq(data)                               DSCD_P0_INTS_DSCD_in_async_overflow_even_irq(data)
#define  DSCD_INTS_DSCD_dec_not_finish_even_irq(data)                                  DSCD_P0_INTS_DSCD_dec_not_finish_even_irq(data)
#define  DSCD_INTS_DSCD_get_out_vsync_hit_vact_irq(data)                               DSCD_P0_INTS_DSCD_get_out_vsync_hit_vact_irq(data)
#define  DSCD_INTS_DSCD_get_dscd_in_vsync_irq(data)                                    DSCD_P0_INTS_DSCD_get_dscd_in_vsync_irq(data)
#define  DSCD_INTS_DSCD_get_p_n_s_not_finish_even_irq(data)                            DSCD_P0_INTS_DSCD_get_p_n_s_not_finish_even_irq(data)
#define  DSCD_INTS_DSCD_get_pic_not_finish_even_irq(data)                              DSCD_P0_INTS_DSCD_get_pic_not_finish_even_irq(data)
#define  DSCD_INTS_DSCD_get_out_buf_overflow_even_irq(data)                            DSCD_P0_INTS_DSCD_get_out_buf_overflow_even_irq(data)
#define  DSCD_INTS_DSCD_get_out_buf_underflow_even_irq(data)                           DSCD_P0_INTS_DSCD_get_out_buf_underflow_even_irq(data)
#define  DSCD_INTS_DSCD_get_ich_entry_repeat_even_irq(data)                            DSCD_P0_INTS_DSCD_get_ich_entry_repeat_even_irq(data)
#define  DSCD_INTS_DSCD_get_ich_use_invalid_even_irq(data)                             DSCD_P0_INTS_DSCD_get_ich_use_invalid_even_irq(data)
#define  DSCD_INTS_DSCD_get_dscd_core_vsync_irq(data)                                  DSCD_P0_INTS_DSCD_get_dscd_core_vsync_irq(data)
#define  DSCD_INTS_DSCD_get_rc_fifo_overflow_even_irq(data)                            DSCD_P0_INTS_DSCD_get_rc_fifo_overflow_even_irq(data)
#define  DSCD_INTS_DSCD_get_bs_demux_overflow_even_irq(data)                           DSCD_P0_INTS_DSCD_get_bs_demux_overflow_even_irq(data)
#define  DSCD_INTS_DSCD_get_in_async_overflow_even_irq(data)                           DSCD_P0_INTS_DSCD_get_in_async_overflow_even_irq(data)
#define  DSCD_INTS_DSCD_get_dec_not_finish_even_irq(data)                              DSCD_P0_INTS_DSCD_get_dec_not_finish_even_irq(data)
#define  DSCD_INTE_DSCD_2_dscd_out_gating_detect_irq_en_mask                           DSCD_P0_INTE_DSCD_2_dscd_out_gating_detect_irq_en_mask
#define  DSCD_INTE_DSCD_2_out_afifo_overflow_even_irq_en_mask                          DSCD_P0_INTE_DSCD_2_out_afifo_overflow_even_irq_en_mask
#define  DSCD_INTE_DSCD_2_dscd_out_pic_finish_irq_en_mask                              DSCD_P0_INTE_DSCD_2_dscd_out_pic_finish_irq_en_mask
#define  DSCD_INTE_DSCD_2_dscd_emp_loss_irq_en_mask                                    DSCD_P0_INTE_DSCD_2_dscd_emp_loss_irq_en_mask
#define  DSCD_INTE_DSCD_2_dscd_emp_bch_err_irq_en_mask                                 DSCD_P0_INTE_DSCD_2_dscd_emp_bch_err_irq_en_mask
#define  DSCD_INTE_DSCD_2_dscd_out_valid_out_win_irq_en_mask                           DSCD_P0_INTE_DSCD_2_dscd_out_valid_out_win_irq_en_mask
#define  DSCD_INTE_DSCD_2_dscd_out_gating_detect_irq_en(data)                          DSCD_P0_INTE_DSCD_2_dscd_out_gating_detect_irq_en(data)
#define  DSCD_INTE_DSCD_2_out_afifo_overflow_even_irq_en(data)                         DSCD_P0_INTE_DSCD_2_out_afifo_overflow_even_irq_en(data)
#define  DSCD_INTE_DSCD_2_dscd_out_pic_finish_irq_en(data)                             DSCD_P0_INTE_DSCD_2_dscd_out_pic_finish_irq_en(data)
#define  DSCD_INTE_DSCD_2_dscd_emp_loss_irq_en(data)                                   DSCD_P0_INTE_DSCD_2_dscd_emp_loss_irq_en(data)
#define  DSCD_INTE_DSCD_2_dscd_emp_bch_err_irq_en(data)                                DSCD_P0_INTE_DSCD_2_dscd_emp_bch_err_irq_en(data)
#define  DSCD_INTE_DSCD_2_dscd_out_valid_out_win_irq_en(data)                          DSCD_P0_INTE_DSCD_2_dscd_out_valid_out_win_irq_en(data)
#define  DSCD_INTE_DSCD_2_get_dscd_out_gating_detect_irq_en(data)                      DSCD_P0_INTE_DSCD_2_get_dscd_out_gating_detect_irq_en(data)
#define  DSCD_INTE_DSCD_2_get_out_afifo_overflow_even_irq_en(data)                     DSCD_P0_INTE_DSCD_2_get_out_afifo_overflow_even_irq_en(data)
#define  DSCD_INTE_DSCD_2_get_dscd_out_pic_finish_irq_en(data)                         DSCD_P0_INTE_DSCD_2_get_dscd_out_pic_finish_irq_en(data)
#define  DSCD_INTE_DSCD_2_get_dscd_emp_loss_irq_en(data)                               DSCD_P0_INTE_DSCD_2_get_dscd_emp_loss_irq_en(data)
#define  DSCD_INTE_DSCD_2_get_dscd_emp_bch_err_irq_en(data)                            DSCD_P0_INTE_DSCD_2_get_dscd_emp_bch_err_irq_en(data)
#define  DSCD_INTE_DSCD_2_get_dscd_out_valid_out_win_irq_en(data)                      DSCD_P0_INTE_DSCD_2_get_dscd_out_valid_out_win_irq_en(data)
#define  DSCD_INTS_DSCD_2_dscd_out_gating_detect_irq_mask                              DSCD_P0_INTS_DSCD_2_dscd_out_gating_detect_irq_mask
#define  DSCD_INTS_DSCD_2_out_afifo_overflow_even_irq_mask                             DSCD_P0_INTS_DSCD_2_out_afifo_overflow_even_irq_mask
#define  DSCD_INTS_DSCD_2_dscd_out_pic_finish_irq_mask                                 DSCD_P0_INTS_DSCD_2_dscd_out_pic_finish_irq_mask
#define  DSCD_INTS_DSCD_2_dscd_emp_loss_irq_mask                                       DSCD_P0_INTS_DSCD_2_dscd_emp_loss_irq_mask
#define  DSCD_INTS_DSCD_2_dscd_emp_bch_err_irq_mask                                    DSCD_P0_INTS_DSCD_2_dscd_emp_bch_err_irq_mask
#define  DSCD_INTS_DSCD_2_dscd_out_valid_out_win_irq_mask                              DSCD_P0_INTS_DSCD_2_dscd_out_valid_out_win_irq_mask
#define  DSCD_INTS_DSCD_2_dscd_out_gating_detect_irq(data)                             DSCD_P0_INTS_DSCD_2_dscd_out_gating_detect_irq(data)
#define  DSCD_INTS_DSCD_2_out_afifo_overflow_even_irq(data)                            DSCD_P0_INTS_DSCD_2_out_afifo_overflow_even_irq(data)
#define  DSCD_INTS_DSCD_2_dscd_out_pic_finish_irq(data)                                DSCD_P0_INTS_DSCD_2_dscd_out_pic_finish_irq(data)
#define  DSCD_INTS_DSCD_2_dscd_emp_loss_irq(data)                                      DSCD_P0_INTS_DSCD_2_dscd_emp_loss_irq(data)
#define  DSCD_INTS_DSCD_2_dscd_emp_bch_err_irq(data)                                   DSCD_P0_INTS_DSCD_2_dscd_emp_bch_err_irq(data)
#define  DSCD_INTS_DSCD_2_dscd_out_valid_out_win_irq(data)                             DSCD_P0_INTS_DSCD_2_dscd_out_valid_out_win_irq(data)
#define  DSCD_INTS_DSCD_2_get_dscd_out_gating_detect_irq(data)                         DSCD_P0_INTS_DSCD_2_get_dscd_out_gating_detect_irq(data)
#define  DSCD_INTS_DSCD_2_get_out_afifo_overflow_even_irq(data)                        DSCD_P0_INTS_DSCD_2_get_out_afifo_overflow_even_irq(data)
#define  DSCD_INTS_DSCD_2_get_dscd_out_pic_finish_irq(data)                            DSCD_P0_INTS_DSCD_2_get_dscd_out_pic_finish_irq(data)
#define  DSCD_INTS_DSCD_2_get_dscd_emp_loss_irq(data)                                  DSCD_P0_INTS_DSCD_2_get_dscd_emp_loss_irq(data)
#define  DSCD_INTS_DSCD_2_get_dscd_emp_bch_err_irq(data)                               DSCD_P0_INTS_DSCD_2_get_dscd_emp_bch_err_irq(data)
#define  DSCD_INTS_DSCD_2_get_dscd_out_valid_out_win_irq(data)                         DSCD_P0_INTS_DSCD_2_get_dscd_out_valid_out_win_irq(data)
#define  DSCD_dummy_dummy_31_0_mask                                                    DSCD_P0_dummy_dummy_31_0_mask
#define  DSCD_dummy_dummy_31_0(data)                                                   DSCD_P0_dummy_dummy_31_0(data)
#define  DSCD_dummy_get_dummy_31_0(data)                                               DSCD_P0_dummy_get_dummy_31_0(data)
#define  DSCD_debug_hardware_option_mask                                               DSCD_P0_debug_hardware_option_mask
#define  DSCD_debug_rc_fifo_empty_fix_off_mask                                         DSCD_P0_debug_rc_fifo_empty_fix_off_mask
#define  DSCD_debug_dscd_out_vs_rise_sel_mask                                          DSCD_P0_debug_dscd_out_vs_rise_sel_mask
#define  DSCD_debug_rc_mw_fifo_fast_restore_off_mask                                   DSCD_P0_debug_rc_mw_fifo_fast_restore_off_mask
#define  DSCD_debug_dbg_sel_mask                                                       DSCD_P0_debug_dbg_sel_mask
#define  DSCD_debug_dscd_out_const_phase_mask                                          DSCD_P0_debug_dscd_out_const_phase_mask
#define  DSCD_debug_outwrap_fapa_done_off_mask                                         DSCD_P0_debug_outwrap_fapa_done_off_mask
#define  DSCD_debug_dec_fsm_trig_vsync_en_mask                                         DSCD_P0_debug_dec_fsm_trig_vsync_en_mask
#define  DSCD_debug_dbg_en_mask                                                        DSCD_P0_debug_dbg_en_mask
#define  DSCD_debug_hardware_option(data)                                              DSCD_P0_debug_hardware_option(data)
#define  DSCD_debug_rc_fifo_empty_fix_off(data)                                        DSCD_P0_debug_rc_fifo_empty_fix_off(data)
#define  DSCD_debug_dscd_out_vs_rise_sel(data)                                         DSCD_P0_debug_dscd_out_vs_rise_sel(data)
#define  DSCD_debug_rc_mw_fifo_fast_restore_off(data)                                  DSCD_P0_debug_rc_mw_fifo_fast_restore_off(data)
#define  DSCD_debug_dbg_sel(data)                                                      DSCD_P0_debug_dbg_sel(data)
#define  DSCD_debug_dscd_out_const_phase(data)                                         DSCD_P0_debug_dscd_out_const_phase(data)
#define  DSCD_debug_outwrap_fapa_done_off(data)                                        DSCD_P0_debug_outwrap_fapa_done_off(data)
#define  DSCD_debug_dec_fsm_trig_vsync_en(data)                                        DSCD_P0_debug_dec_fsm_trig_vsync_en(data)
#define  DSCD_debug_dbg_en(data)                                                       DSCD_P0_debug_dbg_en(data)
#define  DSCD_debug_get_hardware_option(data)                                          DSCD_P0_debug_get_hardware_option(data)
#define  DSCD_debug_get_rc_fifo_empty_fix_off(data)                                    DSCD_P0_debug_get_rc_fifo_empty_fix_off(data)
#define  DSCD_debug_get_dscd_out_vs_rise_sel(data)                                     DSCD_P0_debug_get_dscd_out_vs_rise_sel(data)
#define  DSCD_debug_get_rc_mw_fifo_fast_restore_off(data)                              DSCD_P0_debug_get_rc_mw_fifo_fast_restore_off(data)
#define  DSCD_debug_get_dbg_sel(data)                                                  DSCD_P0_debug_get_dbg_sel(data)
#define  DSCD_debug_get_dscd_out_const_phase(data)                                     DSCD_P0_debug_get_dscd_out_const_phase(data)
#define  DSCD_debug_get_outwrap_fapa_done_off(data)                                    DSCD_P0_debug_get_outwrap_fapa_done_off(data)
#define  DSCD_debug_get_dec_fsm_trig_vsync_en(data)                                    DSCD_P0_debug_get_dec_fsm_trig_vsync_en(data)
#define  DSCD_debug_get_dbg_en(data)                                                   DSCD_P0_debug_get_dbg_en(data)
#define  DSCD_performance_dscd_out_fifo_half_stop_mask                                 DSCD_P0_performance_dscd_out_fifo_half_stop_mask
#define  DSCD_performance_ctx_rb_flush_cycle_mask                                      DSCD_P0_performance_ctx_rb_flush_cycle_mask
#define  DSCD_performance_dscd_out_fifo_half_stop(data)                                DSCD_P0_performance_dscd_out_fifo_half_stop(data)
#define  DSCD_performance_ctx_rb_flush_cycle(data)                                     DSCD_P0_performance_ctx_rb_flush_cycle(data)
#define  DSCD_performance_get_dscd_out_fifo_half_stop(data)                            DSCD_P0_performance_get_dscd_out_fifo_half_stop(data)
#define  DSCD_performance_get_ctx_rb_flush_cycle(data)                                 DSCD_P0_performance_get_ctx_rb_flush_cycle(data)
#define  DSCD_OUT_IV_DELAY_dscd_iv_delay_mask                                          DSCD_P0_OUT_IV_DELAY_dscd_iv_delay_mask
#define  DSCD_OUT_IV_DELAY_dscd_iv_delay(data)                                         DSCD_P0_OUT_IV_DELAY_dscd_iv_delay(data)
#define  DSCD_OUT_IV_DELAY_get_dscd_iv_delay(data)                                     DSCD_P0_OUT_IV_DELAY_get_dscd_iv_delay(data)
#define  DSCD_OUT_VS_WIDTH_dscd_out_dly_hw_mode_mask                                   DSCD_P0_OUT_VS_WIDTH_dscd_out_dly_hw_mode_mask
#define  DSCD_OUT_VS_WIDTH_dscd_vs_width_mask                                          DSCD_P0_OUT_VS_WIDTH_dscd_vs_width_mask
#define  DSCD_OUT_VS_WIDTH_dscd_out_dly_hw_mode(data)                                  DSCD_P0_OUT_VS_WIDTH_dscd_out_dly_hw_mode(data)
#define  DSCD_OUT_VS_WIDTH_dscd_vs_width(data)                                         DSCD_P0_OUT_VS_WIDTH_dscd_vs_width(data)
#define  DSCD_OUT_VS_WIDTH_get_dscd_out_dly_hw_mode(data)                              DSCD_P0_OUT_VS_WIDTH_get_dscd_out_dly_hw_mode(data)
#define  DSCD_OUT_VS_WIDTH_get_dscd_vs_width(data)                                     DSCD_P0_OUT_VS_WIDTH_get_dscd_vs_width(data)
#define  DSCD_OUT_DEN_DELAY_dscd_hporch_mask                                           DSCD_P0_OUT_DEN_DELAY_dscd_hporch_mask
#define  DSCD_OUT_DEN_DELAY_dscd_out_den_delay_mask                                    DSCD_P0_OUT_DEN_DELAY_dscd_out_den_delay_mask
#define  DSCD_OUT_DEN_DELAY_dscd_hporch(data)                                          DSCD_P0_OUT_DEN_DELAY_dscd_hporch(data)
#define  DSCD_OUT_DEN_DELAY_dscd_out_den_delay(data)                                   DSCD_P0_OUT_DEN_DELAY_dscd_out_den_delay(data)
#define  DSCD_OUT_DEN_DELAY_get_dscd_hporch(data)                                      DSCD_P0_OUT_DEN_DELAY_get_dscd_hporch(data)
#define  DSCD_OUT_DEN_DELAY_get_dscd_out_den_delay(data)                               DSCD_P0_OUT_DEN_DELAY_get_dscd_out_den_delay(data)
#define  DSCD_OUT_SWAP_dscd_out_swap_444_rgb_mask                                      DSCD_P0_OUT_SWAP_dscd_out_swap_444_rgb_mask
#define  DSCD_OUT_SWAP_dscd_out_swap_444_mask                                          DSCD_P0_OUT_SWAP_dscd_out_swap_444_mask
#define  DSCD_OUT_SWAP_dscd_out_swap_422_mask                                          DSCD_P0_OUT_SWAP_dscd_out_swap_422_mask
#define  DSCD_OUT_SWAP_dscd_out_swap_420_mask                                          DSCD_P0_OUT_SWAP_dscd_out_swap_420_mask
#define  DSCD_OUT_SWAP_dscd_out_swap_444_rgb(data)                                     DSCD_P0_OUT_SWAP_dscd_out_swap_444_rgb(data)
#define  DSCD_OUT_SWAP_dscd_out_swap_444(data)                                         DSCD_P0_OUT_SWAP_dscd_out_swap_444(data)
#define  DSCD_OUT_SWAP_dscd_out_swap_422(data)                                         DSCD_P0_OUT_SWAP_dscd_out_swap_422(data)
#define  DSCD_OUT_SWAP_dscd_out_swap_420(data)                                         DSCD_P0_OUT_SWAP_dscd_out_swap_420(data)
#define  DSCD_OUT_SWAP_get_dscd_out_swap_444_rgb(data)                                 DSCD_P0_OUT_SWAP_get_dscd_out_swap_444_rgb(data)
#define  DSCD_OUT_SWAP_get_dscd_out_swap_444(data)                                     DSCD_P0_OUT_SWAP_get_dscd_out_swap_444(data)
#define  DSCD_OUT_SWAP_get_dscd_out_swap_422(data)                                     DSCD_P0_OUT_SWAP_get_dscd_out_swap_422(data)
#define  DSCD_OUT_SWAP_get_dscd_out_swap_420(data)                                     DSCD_P0_OUT_SWAP_get_dscd_out_swap_420(data)
#define  DSCD_GT_CYCLE_MEASURE_CTRL_gt_cycle_measure_en_mask                           DSCD_P0_GT_CYCLE_MEASURE_CTRL_gt_cycle_measure_en_mask
#define  DSCD_GT_CYCLE_MEASURE_CTRL_gt_cycle_measure_sta_mask                          DSCD_P0_GT_CYCLE_MEASURE_CTRL_gt_cycle_measure_sta_mask
#define  DSCD_GT_CYCLE_MEASURE_CTRL_gt_cyc_ms_result_0_mask                            DSCD_P0_GT_CYCLE_MEASURE_CTRL_gt_cyc_ms_result_0_mask
#define  DSCD_GT_CYCLE_MEASURE_CTRL_gt_cycle_measure_en(data)                          DSCD_P0_GT_CYCLE_MEASURE_CTRL_gt_cycle_measure_en(data)
#define  DSCD_GT_CYCLE_MEASURE_CTRL_gt_cycle_measure_sta(data)                         DSCD_P0_GT_CYCLE_MEASURE_CTRL_gt_cycle_measure_sta(data)
#define  DSCD_GT_CYCLE_MEASURE_CTRL_gt_cyc_ms_result_0(data)                           DSCD_P0_GT_CYCLE_MEASURE_CTRL_gt_cyc_ms_result_0(data)
#define  DSCD_GT_CYCLE_MEASURE_CTRL_get_gt_cycle_measure_en(data)                      DSCD_P0_GT_CYCLE_MEASURE_CTRL_get_gt_cycle_measure_en(data)
#define  DSCD_GT_CYCLE_MEASURE_CTRL_get_gt_cycle_measure_sta(data)                     DSCD_P0_GT_CYCLE_MEASURE_CTRL_get_gt_cycle_measure_sta(data)
#define  DSCD_GT_CYCLE_MEASURE_CTRL_get_gt_cyc_ms_result_0(data)                       DSCD_P0_GT_CYCLE_MEASURE_CTRL_get_gt_cyc_ms_result_0(data)
#define  DSCD_GT_CYCLE_MEASURE_RESULT_0_gt_cyc_ms_result_2_mask                        DSCD_P0_GT_CYCLE_MEASURE_RESULT_0_gt_cyc_ms_result_2_mask
#define  DSCD_GT_CYCLE_MEASURE_RESULT_0_gt_cyc_ms_result_1_mask                        DSCD_P0_GT_CYCLE_MEASURE_RESULT_0_gt_cyc_ms_result_1_mask
#define  DSCD_GT_CYCLE_MEASURE_RESULT_0_gt_cyc_ms_result_2(data)                       DSCD_P0_GT_CYCLE_MEASURE_RESULT_0_gt_cyc_ms_result_2(data)
#define  DSCD_GT_CYCLE_MEASURE_RESULT_0_gt_cyc_ms_result_1(data)                       DSCD_P0_GT_CYCLE_MEASURE_RESULT_0_gt_cyc_ms_result_1(data)
#define  DSCD_GT_CYCLE_MEASURE_RESULT_0_get_gt_cyc_ms_result_2(data)                   DSCD_P0_GT_CYCLE_MEASURE_RESULT_0_get_gt_cyc_ms_result_2(data)
#define  DSCD_GT_CYCLE_MEASURE_RESULT_0_get_gt_cyc_ms_result_1(data)                   DSCD_P0_GT_CYCLE_MEASURE_RESULT_0_get_gt_cyc_ms_result_1(data)
#define  DSCD_GT_CYCLE_MEASURE_RESULT_1_gt_cyc_ms_result_4_mask                        DSCD_P0_GT_CYCLE_MEASURE_RESULT_1_gt_cyc_ms_result_4_mask
#define  DSCD_GT_CYCLE_MEASURE_RESULT_1_gt_cyc_ms_result_3_mask                        DSCD_P0_GT_CYCLE_MEASURE_RESULT_1_gt_cyc_ms_result_3_mask
#define  DSCD_GT_CYCLE_MEASURE_RESULT_1_gt_cyc_ms_result_4(data)                       DSCD_P0_GT_CYCLE_MEASURE_RESULT_1_gt_cyc_ms_result_4(data)
#define  DSCD_GT_CYCLE_MEASURE_RESULT_1_gt_cyc_ms_result_3(data)                       DSCD_P0_GT_CYCLE_MEASURE_RESULT_1_gt_cyc_ms_result_3(data)
#define  DSCD_GT_CYCLE_MEASURE_RESULT_1_get_gt_cyc_ms_result_4(data)                   DSCD_P0_GT_CYCLE_MEASURE_RESULT_1_get_gt_cyc_ms_result_4(data)
#define  DSCD_GT_CYCLE_MEASURE_RESULT_1_get_gt_cyc_ms_result_3(data)                   DSCD_P0_GT_CYCLE_MEASURE_RESULT_1_get_gt_cyc_ms_result_3(data)
#define  DSCD_GT_CYCLE_MEASURE_RESULT_2_gt_cyc_ms_result_frame_mask                    DSCD_P0_GT_CYCLE_MEASURE_RESULT_2_gt_cyc_ms_result_frame_mask
#define  DSCD_GT_CYCLE_MEASURE_RESULT_2_gt_cyc_ms_result_frame(data)                   DSCD_P0_GT_CYCLE_MEASURE_RESULT_2_gt_cyc_ms_result_frame(data)
#define  DSCD_GT_CYCLE_MEASURE_RESULT_2_get_gt_cyc_ms_result_frame(data)               DSCD_P0_GT_CYCLE_MEASURE_RESULT_2_get_gt_cyc_ms_result_frame(data)
#define  DSCD_OUT_MEASURE_out_measure_long_term_mask                                   DSCD_P0_OUT_MEASURE_out_measure_long_term_mask
#define  DSCD_OUT_MEASURE_out_measure_en_mask                                          DSCD_P0_OUT_MEASURE_out_measure_en_mask
#define  DSCD_OUT_MEASURE_out_measure_long_term(data)                                  DSCD_P0_OUT_MEASURE_out_measure_long_term(data)
#define  DSCD_OUT_MEASURE_out_measure_en(data)                                         DSCD_P0_OUT_MEASURE_out_measure_en(data)
#define  DSCD_OUT_MEASURE_get_out_measure_long_term(data)                              DSCD_P0_OUT_MEASURE_get_out_measure_long_term(data)
#define  DSCD_OUT_MEASURE_get_out_measure_en(data)                                     DSCD_P0_OUT_MEASURE_get_out_measure_en(data)
#define  DSCD_OUT_MEASURE_OUTBUF1_out_buf_max_wl_even_mask                             DSCD_P0_OUT_MEASURE_OUTBUF1_out_buf_max_wl_even_mask
#define  DSCD_OUT_MEASURE_OUTBUF1_out_buf_min_wl_even_mask                             DSCD_P0_OUT_MEASURE_OUTBUF1_out_buf_min_wl_even_mask
#define  DSCD_OUT_MEASURE_OUTBUF1_out_buf_max_wl_even(data)                            DSCD_P0_OUT_MEASURE_OUTBUF1_out_buf_max_wl_even(data)
#define  DSCD_OUT_MEASURE_OUTBUF1_out_buf_min_wl_even(data)                            DSCD_P0_OUT_MEASURE_OUTBUF1_out_buf_min_wl_even(data)
#define  DSCD_OUT_MEASURE_OUTBUF1_get_out_buf_max_wl_even(data)                        DSCD_P0_OUT_MEASURE_OUTBUF1_get_out_buf_max_wl_even(data)
#define  DSCD_OUT_MEASURE_OUTBUF1_get_out_buf_min_wl_even(data)                        DSCD_P0_OUT_MEASURE_OUTBUF1_get_out_buf_min_wl_even(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_en_mask                          DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_en_mask
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_i2rnd_mode_mask                  DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_i2rnd_mode_mask
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_src_mask                         DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_src_mask
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_unit_mask                        DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_unit_mask
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_multi_mode_mask                  DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_multi_mode_mask
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_compare_mask                     DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_compare_mask
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_sta0_mask                        DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_sta0_mask
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_end0_mask                        DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_end0_mask
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_sta1_mask                        DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_sta1_mask
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_end1_mask                        DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_end1_mask
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_en(data)                         DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_en(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_i2rnd_mode(data)                 DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_i2rnd_mode(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_src(data)                        DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_src(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_unit(data)                       DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_unit(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_multi_mode(data)                 DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_multi_mode(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_compare(data)                    DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_compare(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_sta0(data)                       DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_sta0(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_end0(data)                       DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_end0(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_sta1(data)                       DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_sta1(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_timing_monitor_end1(data)                       DSCD_P0_DSCD_Timing_monitor_ctrl_timing_monitor_end1(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_get_timing_monitor_en(data)                     DSCD_P0_DSCD_Timing_monitor_ctrl_get_timing_monitor_en(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_get_timing_monitor_i2rnd_mode(data)             DSCD_P0_DSCD_Timing_monitor_ctrl_get_timing_monitor_i2rnd_mode(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_get_timing_monitor_src(data)                    DSCD_P0_DSCD_Timing_monitor_ctrl_get_timing_monitor_src(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_get_timing_monitor_unit(data)                   DSCD_P0_DSCD_Timing_monitor_ctrl_get_timing_monitor_unit(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_get_timing_monitor_multi_mode(data)             DSCD_P0_DSCD_Timing_monitor_ctrl_get_timing_monitor_multi_mode(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_get_timing_monitor_compare(data)                DSCD_P0_DSCD_Timing_monitor_ctrl_get_timing_monitor_compare(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_get_timing_monitor_sta0(data)                   DSCD_P0_DSCD_Timing_monitor_ctrl_get_timing_monitor_sta0(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_get_timing_monitor_end0(data)                   DSCD_P0_DSCD_Timing_monitor_ctrl_get_timing_monitor_end0(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_get_timing_monitor_sta1(data)                   DSCD_P0_DSCD_Timing_monitor_ctrl_get_timing_monitor_sta1(data)
#define  DSCD_DSCD_Timing_monitor_ctrl_get_timing_monitor_end1(data)                   DSCD_P0_DSCD_Timing_monitor_ctrl_get_timing_monitor_end1(data)
#define  DSCD_DSCD_Timing_monitor_multi_timing_monitor_sta2_mask                       DSCD_P0_DSCD_Timing_monitor_multi_timing_monitor_sta2_mask
#define  DSCD_DSCD_Timing_monitor_multi_timing_monitor_end2_mask                       DSCD_P0_DSCD_Timing_monitor_multi_timing_monitor_end2_mask
#define  DSCD_DSCD_Timing_monitor_multi_timing_monitor_sta3_mask                       DSCD_P0_DSCD_Timing_monitor_multi_timing_monitor_sta3_mask
#define  DSCD_DSCD_Timing_monitor_multi_timing_monitor_end3_mask                       DSCD_P0_DSCD_Timing_monitor_multi_timing_monitor_end3_mask
#define  DSCD_DSCD_Timing_monitor_multi_timing_monitor_sta4_mask                       DSCD_P0_DSCD_Timing_monitor_multi_timing_monitor_sta4_mask
#define  DSCD_DSCD_Timing_monitor_multi_timing_monitor_end4_mask                       DSCD_P0_DSCD_Timing_monitor_multi_timing_monitor_end4_mask
#define  DSCD_DSCD_Timing_monitor_multi_timing_monitor_sta5_mask                       DSCD_P0_DSCD_Timing_monitor_multi_timing_monitor_sta5_mask
#define  DSCD_DSCD_Timing_monitor_multi_timing_monitor_end5_mask                       DSCD_P0_DSCD_Timing_monitor_multi_timing_monitor_end5_mask
#define  DSCD_DSCD_Timing_monitor_multi_timing_monitor_sta2(data)                      DSCD_P0_DSCD_Timing_monitor_multi_timing_monitor_sta2(data)
#define  DSCD_DSCD_Timing_monitor_multi_timing_monitor_end2(data)                      DSCD_P0_DSCD_Timing_monitor_multi_timing_monitor_end2(data)
#define  DSCD_DSCD_Timing_monitor_multi_timing_monitor_sta3(data)                      DSCD_P0_DSCD_Timing_monitor_multi_timing_monitor_sta3(data)
#define  DSCD_DSCD_Timing_monitor_multi_timing_monitor_end3(data)                      DSCD_P0_DSCD_Timing_monitor_multi_timing_monitor_end3(data)
#define  DSCD_DSCD_Timing_monitor_multi_timing_monitor_sta4(data)                      DSCD_P0_DSCD_Timing_monitor_multi_timing_monitor_sta4(data)
#define  DSCD_DSCD_Timing_monitor_multi_timing_monitor_end4(data)                      DSCD_P0_DSCD_Timing_monitor_multi_timing_monitor_end4(data)
#define  DSCD_DSCD_Timing_monitor_multi_timing_monitor_sta5(data)                      DSCD_P0_DSCD_Timing_monitor_multi_timing_monitor_sta5(data)
#define  DSCD_DSCD_Timing_monitor_multi_timing_monitor_end5(data)                      DSCD_P0_DSCD_Timing_monitor_multi_timing_monitor_end5(data)
#define  DSCD_DSCD_Timing_monitor_multi_get_timing_monitor_sta2(data)                  DSCD_P0_DSCD_Timing_monitor_multi_get_timing_monitor_sta2(data)
#define  DSCD_DSCD_Timing_monitor_multi_get_timing_monitor_end2(data)                  DSCD_P0_DSCD_Timing_monitor_multi_get_timing_monitor_end2(data)
#define  DSCD_DSCD_Timing_monitor_multi_get_timing_monitor_sta3(data)                  DSCD_P0_DSCD_Timing_monitor_multi_get_timing_monitor_sta3(data)
#define  DSCD_DSCD_Timing_monitor_multi_get_timing_monitor_end3(data)                  DSCD_P0_DSCD_Timing_monitor_multi_get_timing_monitor_end3(data)
#define  DSCD_DSCD_Timing_monitor_multi_get_timing_monitor_sta4(data)                  DSCD_P0_DSCD_Timing_monitor_multi_get_timing_monitor_sta4(data)
#define  DSCD_DSCD_Timing_monitor_multi_get_timing_monitor_end4(data)                  DSCD_P0_DSCD_Timing_monitor_multi_get_timing_monitor_end4(data)
#define  DSCD_DSCD_Timing_monitor_multi_get_timing_monitor_sta5(data)                  DSCD_P0_DSCD_Timing_monitor_multi_get_timing_monitor_sta5(data)
#define  DSCD_DSCD_Timing_monitor_multi_get_timing_monitor_end5(data)                  DSCD_P0_DSCD_Timing_monitor_multi_get_timing_monitor_end5(data)
#define  DSCD_DSCD_Timing_monitor_compare_th_t_m_compare_th_mask                       DSCD_P0_DSCD_Timing_monitor_compare_th_t_m_compare_th_mask
#define  DSCD_DSCD_Timing_monitor_compare_th_t_m_compare_th(data)                      DSCD_P0_DSCD_Timing_monitor_compare_th_t_m_compare_th(data)
#define  DSCD_DSCD_Timing_monitor_compare_th_get_t_m_compare_th(data)                  DSCD_P0_DSCD_Timing_monitor_compare_th_get_t_m_compare_th(data)
#define  DSCD_DSCD_Timing_monitor_golden_t_m_golden_mask                               DSCD_P0_DSCD_Timing_monitor_golden_t_m_golden_mask
#define  DSCD_DSCD_Timing_monitor_golden_t_m_golden(data)                              DSCD_P0_DSCD_Timing_monitor_golden_t_m_golden(data)
#define  DSCD_DSCD_Timing_monitor_golden_get_t_m_golden(data)                          DSCD_P0_DSCD_Timing_monitor_golden_get_t_m_golden(data)
#define  DSCD_DSCD_Timing_monitor_result1_t_m_result_previous1_mask                    DSCD_P0_DSCD_Timing_monitor_result1_t_m_result_previous1_mask
#define  DSCD_DSCD_Timing_monitor_result1_t_m_result_previous1(data)                   DSCD_P0_DSCD_Timing_monitor_result1_t_m_result_previous1(data)
#define  DSCD_DSCD_Timing_monitor_result1_get_t_m_result_previous1(data)               DSCD_P0_DSCD_Timing_monitor_result1_get_t_m_result_previous1(data)
#define  DSCD_DSCD_Timing_monitor_result2_t_m_result_previous2_mask                    DSCD_P0_DSCD_Timing_monitor_result2_t_m_result_previous2_mask
#define  DSCD_DSCD_Timing_monitor_result2_t_m_result_previous2(data)                   DSCD_P0_DSCD_Timing_monitor_result2_t_m_result_previous2(data)
#define  DSCD_DSCD_Timing_monitor_result2_get_t_m_result_previous2(data)               DSCD_P0_DSCD_Timing_monitor_result2_get_t_m_result_previous2(data)
#define  DSCD_DSCD_Timing_monitor_result3_t_m_result_previous3_mask                    DSCD_P0_DSCD_Timing_monitor_result3_t_m_result_previous3_mask
#define  DSCD_DSCD_Timing_monitor_result3_t_m_result_previous3(data)                   DSCD_P0_DSCD_Timing_monitor_result3_t_m_result_previous3(data)
#define  DSCD_DSCD_Timing_monitor_result3_get_t_m_result_previous3(data)               DSCD_P0_DSCD_Timing_monitor_result3_get_t_m_result_previous3(data)
#define  DSCD_DSCD_Timing_monitor_result4_t_m_result_previous4_mask                    DSCD_P0_DSCD_Timing_monitor_result4_t_m_result_previous4_mask
#define  DSCD_DSCD_Timing_monitor_result4_t_m_result_previous4(data)                   DSCD_P0_DSCD_Timing_monitor_result4_t_m_result_previous4(data)
#define  DSCD_DSCD_Timing_monitor_result4_get_t_m_result_previous4(data)               DSCD_P0_DSCD_Timing_monitor_result4_get_t_m_result_previous4(data)
#define  DSCD_DSCD_Timing_monitor_max_t_m_result_max_mask                              DSCD_P0_DSCD_Timing_monitor_max_t_m_result_max_mask
#define  DSCD_DSCD_Timing_monitor_max_t_m_result_max(data)                             DSCD_P0_DSCD_Timing_monitor_max_t_m_result_max(data)
#define  DSCD_DSCD_Timing_monitor_max_get_t_m_result_max(data)                         DSCD_P0_DSCD_Timing_monitor_max_get_t_m_result_max(data)
#define  DSCD_DSCD_Timing_monitor_min_t_m_result_min_mask                              DSCD_P0_DSCD_Timing_monitor_min_t_m_result_min_mask
#define  DSCD_DSCD_Timing_monitor_min_t_m_result_min(data)                             DSCD_P0_DSCD_Timing_monitor_min_t_m_result_min(data)
#define  DSCD_DSCD_Timing_monitor_min_get_t_m_result_min(data)                         DSCD_P0_DSCD_Timing_monitor_min_get_t_m_result_min(data)
#define  DSCD_DSCD_Timing_monitor_st_compare_hit_mask                                  DSCD_P0_DSCD_Timing_monitor_st_compare_hit_mask
#define  DSCD_DSCD_Timing_monitor_st_hsync_hit_den_error_mask                          DSCD_P0_DSCD_Timing_monitor_st_hsync_hit_den_error_mask
#define  DSCD_DSCD_Timing_monitor_st_vsync_hit_den_error_mask                          DSCD_P0_DSCD_Timing_monitor_st_vsync_hit_den_error_mask
#define  DSCD_DSCD_Timing_monitor_st_compare_hit(data)                                 DSCD_P0_DSCD_Timing_monitor_st_compare_hit(data)
#define  DSCD_DSCD_Timing_monitor_st_hsync_hit_den_error(data)                         DSCD_P0_DSCD_Timing_monitor_st_hsync_hit_den_error(data)
#define  DSCD_DSCD_Timing_monitor_st_vsync_hit_den_error(data)                         DSCD_P0_DSCD_Timing_monitor_st_vsync_hit_den_error(data)
#define  DSCD_DSCD_Timing_monitor_st_get_compare_hit(data)                             DSCD_P0_DSCD_Timing_monitor_st_get_compare_hit(data)
#define  DSCD_DSCD_Timing_monitor_st_get_hsync_hit_den_error(data)                     DSCD_P0_DSCD_Timing_monitor_st_get_hsync_hit_den_error(data)
#define  DSCD_DSCD_Timing_monitor_st_get_vsync_hit_den_error(data)                     DSCD_P0_DSCD_Timing_monitor_st_get_vsync_hit_den_error(data)
#define  DSCD_DSCD_out_crc_en_dscd_out_crc_en_mask                                     DSCD_P0_DSCD_out_crc_en_dscd_out_crc_en_mask
#define  DSCD_DSCD_out_crc_en_dscd_out_crc_sel_mask                                    DSCD_P0_DSCD_out_crc_en_dscd_out_crc_sel_mask
#define  DSCD_DSCD_out_crc_en_dscd_out_crc_en(data)                                    DSCD_P0_DSCD_out_crc_en_dscd_out_crc_en(data)
#define  DSCD_DSCD_out_crc_en_dscd_out_crc_sel(data)                                   DSCD_P0_DSCD_out_crc_en_dscd_out_crc_sel(data)
#define  DSCD_DSCD_out_crc_en_get_dscd_out_crc_en(data)                                DSCD_P0_DSCD_out_crc_en_get_dscd_out_crc_en(data)
#define  DSCD_DSCD_out_crc_en_get_dscd_out_crc_sel(data)                               DSCD_P0_DSCD_out_crc_en_get_dscd_out_crc_sel(data)
#define  DSCD_DSCD_out_crc_result_dscd_out_crc_result_mask                             DSCD_P0_DSCD_out_crc_result_dscd_out_crc_result_mask
#define  DSCD_DSCD_out_crc_result_dscd_out_crc_result(data)                            DSCD_P0_DSCD_out_crc_result_dscd_out_crc_result(data)
#define  DSCD_DSCD_out_crc_result_get_dscd_out_crc_result(data)                        DSCD_P0_DSCD_out_crc_result_get_dscd_out_crc_result(data)
#define  DSCD_Dscd_in_crc_en_dscd_in_crc_en_mask                                       DSCD_P0_Dscd_in_crc_en_dscd_in_crc_en_mask
#define  DSCD_Dscd_in_crc_en_dscd_in_crc_sel_mask                                      DSCD_P0_Dscd_in_crc_en_dscd_in_crc_sel_mask
#define  DSCD_Dscd_in_crc_en_dscd_in_crc_en(data)                                      DSCD_P0_Dscd_in_crc_en_dscd_in_crc_en(data)
#define  DSCD_Dscd_in_crc_en_dscd_in_crc_sel(data)                                     DSCD_P0_Dscd_in_crc_en_dscd_in_crc_sel(data)
#define  DSCD_Dscd_in_crc_en_get_dscd_in_crc_en(data)                                  DSCD_P0_Dscd_in_crc_en_get_dscd_in_crc_en(data)
#define  DSCD_Dscd_in_crc_en_get_dscd_in_crc_sel(data)                                 DSCD_P0_Dscd_in_crc_en_get_dscd_in_crc_sel(data)
#define  DSCD_Dscd_in_crc_result_dscd_in_crc_result_mask                               DSCD_P0_Dscd_in_crc_result_dscd_in_crc_result_mask
#define  DSCD_Dscd_in_crc_result_dscd_in_crc_result(data)                              DSCD_P0_Dscd_in_crc_result_dscd_in_crc_result(data)
#define  DSCD_Dscd_in_crc_result_get_dscd_in_crc_result(data)                          DSCD_P0_Dscd_in_crc_result_get_dscd_in_crc_result(data)
#define  DSCD_DSCD_pps_crc_en_dscd_pps_crc_en_mask                                     DSCD_P0_DSCD_pps_crc_en_dscd_pps_crc_en_mask
#define  DSCD_DSCD_pps_crc_en_dscd_pps_crc_sel_mask                                    DSCD_P0_DSCD_pps_crc_en_dscd_pps_crc_sel_mask
#define  DSCD_DSCD_pps_crc_en_dscd_pps_crc_en(data)                                    DSCD_P0_DSCD_pps_crc_en_dscd_pps_crc_en(data)
#define  DSCD_DSCD_pps_crc_en_dscd_pps_crc_sel(data)                                   DSCD_P0_DSCD_pps_crc_en_dscd_pps_crc_sel(data)
#define  DSCD_DSCD_pps_crc_en_get_dscd_pps_crc_en(data)                                DSCD_P0_DSCD_pps_crc_en_get_dscd_pps_crc_en(data)
#define  DSCD_DSCD_pps_crc_en_get_dscd_pps_crc_sel(data)                               DSCD_P0_DSCD_pps_crc_en_get_dscd_pps_crc_sel(data)
#define  DSCD_DSCD_pps_crc_result_dscd_pps_crc_resul_mask                              DSCD_P0_DSCD_pps_crc_result_dscd_pps_crc_resul_mask
#define  DSCD_DSCD_pps_crc_result_dscd_pps_crc_resul(data)                             DSCD_P0_DSCD_pps_crc_result_dscd_pps_crc_resul(data)
#define  DSCD_DSCD_pps_crc_result_get_dscd_pps_crc_resul(data)                         DSCD_P0_DSCD_pps_crc_result_get_dscd_pps_crc_resul(data)
#define  DSCD_DSCD_dbg_en_dbg_out_sel_mask                                             DSCD_P0_DSCD_dbg_en_dbg_out_sel_mask
#define  DSCD_DSCD_dbg_en_dbg_mode1_mask                                               DSCD_P0_DSCD_dbg_en_dbg_mode1_mask
#define  DSCD_DSCD_dbg_en_dbg_out_sel(data)                                            DSCD_P0_DSCD_dbg_en_dbg_out_sel(data)
#define  DSCD_DSCD_dbg_en_dbg_mode1(data)                                              DSCD_P0_DSCD_dbg_en_dbg_mode1(data)
#define  DSCD_DSCD_dbg_en_get_dbg_out_sel(data)                                        DSCD_P0_DSCD_dbg_en_get_dbg_out_sel(data)
#define  DSCD_DSCD_dbg_en_get_dbg_mode1(data)                                          DSCD_P0_DSCD_dbg_en_get_dbg_mode1(data)
#define  DSCD_DSCD_dbg1_dbg1_sel_v_slice_mask                                          DSCD_P0_DSCD_dbg1_dbg1_sel_v_slice_mask
#define  DSCD_DSCD_dbg1_dbg1_sel_v_slice(data)                                         DSCD_P0_DSCD_dbg1_dbg1_sel_v_slice(data)
#define  DSCD_DSCD_dbg1_get_dbg1_sel_v_slice(data)                                     DSCD_P0_DSCD_dbg1_get_dbg1_sel_v_slice(data)
#define  DSCD_DSCD_dbg1_size_dbg1_pic_height_mask                                      DSCD_P0_DSCD_dbg1_size_dbg1_pic_height_mask
#define  DSCD_DSCD_dbg1_size_dbg1_pic_width_mask                                       DSCD_P0_DSCD_dbg1_size_dbg1_pic_width_mask
#define  DSCD_DSCD_dbg1_size_dbg1_pic_height(data)                                     DSCD_P0_DSCD_dbg1_size_dbg1_pic_height(data)
#define  DSCD_DSCD_dbg1_size_dbg1_pic_width(data)                                      DSCD_P0_DSCD_dbg1_size_dbg1_pic_width(data)
#define  DSCD_DSCD_dbg1_size_get_dbg1_pic_height(data)                                 DSCD_P0_DSCD_dbg1_size_get_dbg1_pic_height(data)
#define  DSCD_DSCD_dbg1_size_get_dbg1_pic_width(data)                                  DSCD_P0_DSCD_dbg1_size_get_dbg1_pic_width(data)
#define  DSCD_DSCD_dbg_sram_dbg_sram_owner_mask                                        DSCD_P0_DSCD_dbg_sram_dbg_sram_owner_mask
#define  DSCD_DSCD_dbg_sram_dbg_sram_is_write_mask                                     DSCD_P0_DSCD_dbg_sram_dbg_sram_is_write_mask
#define  DSCD_DSCD_dbg_sram_dbg_sram_addr_mask                                         DSCD_P0_DSCD_dbg_sram_dbg_sram_addr_mask
#define  DSCD_DSCD_dbg_sram_dbg_sram_owner(data)                                       DSCD_P0_DSCD_dbg_sram_dbg_sram_owner(data)
#define  DSCD_DSCD_dbg_sram_dbg_sram_is_write(data)                                    DSCD_P0_DSCD_dbg_sram_dbg_sram_is_write(data)
#define  DSCD_DSCD_dbg_sram_dbg_sram_addr(data)                                        DSCD_P0_DSCD_dbg_sram_dbg_sram_addr(data)
#define  DSCD_DSCD_dbg_sram_get_dbg_sram_owner(data)                                   DSCD_P0_DSCD_dbg_sram_get_dbg_sram_owner(data)
#define  DSCD_DSCD_dbg_sram_get_dbg_sram_is_write(data)                                DSCD_P0_DSCD_dbg_sram_get_dbg_sram_is_write(data)
#define  DSCD_DSCD_dbg_sram_get_dbg_sram_addr(data)                                    DSCD_P0_DSCD_dbg_sram_get_dbg_sram_addr(data)
#define  DSCD_DSCD_sram_d0_dbg_sram_d0_mask                                            DSCD_P0_DSCD_sram_d0_dbg_sram_d0_mask
#define  DSCD_DSCD_sram_d0_dbg_sram_d0(data)                                           DSCD_P0_DSCD_sram_d0_dbg_sram_d0(data)
#define  DSCD_DSCD_sram_d0_get_dbg_sram_d0(data)                                       DSCD_P0_DSCD_sram_d0_get_dbg_sram_d0(data)
#define  DSCD_DSCD_sram_d1_dbg_sram_d1_mask                                            DSCD_P0_DSCD_sram_d1_dbg_sram_d1_mask
#define  DSCD_DSCD_sram_d1_dbg_sram_d1(data)                                           DSCD_P0_DSCD_sram_d1_dbg_sram_d1(data)
#define  DSCD_DSCD_sram_d1_get_dbg_sram_d1(data)                                       DSCD_P0_DSCD_sram_d1_get_dbg_sram_d1(data)
#define  DSCD_DSCD_sram_d2_dbg_sram_d2_mask                                            DSCD_P0_DSCD_sram_d2_dbg_sram_d2_mask
#define  DSCD_DSCD_sram_d2_dbg_sram_d2(data)                                           DSCD_P0_DSCD_sram_d2_dbg_sram_d2(data)
#define  DSCD_DSCD_sram_d2_get_dbg_sram_d2(data)                                       DSCD_P0_DSCD_sram_d2_get_dbg_sram_d2(data)
#define  DSCD_DSCD_sram_d3_dbg_sram_d3_mask                                            DSCD_P0_DSCD_sram_d3_dbg_sram_d3_mask
#define  DSCD_DSCD_sram_d3_dbg_sram_d3(data)                                           DSCD_P0_DSCD_sram_d3_dbg_sram_d3(data)
#define  DSCD_DSCD_sram_d3_get_dbg_sram_d3(data)                                       DSCD_P0_DSCD_sram_d3_get_dbg_sram_d3(data)
#define  DSCD_DSCD_sram_d4_dbg_sram_d4_mask                                            DSCD_P0_DSCD_sram_d4_dbg_sram_d4_mask
#define  DSCD_DSCD_sram_d4_dbg_sram_d4(data)                                           DSCD_P0_DSCD_sram_d4_dbg_sram_d4(data)
#define  DSCD_DSCD_sram_d4_get_dbg_sram_d4(data)                                       DSCD_P0_DSCD_sram_d4_get_dbg_sram_d4(data)
#define  DSCD_DSCD_sram_d5_dbg_sram_d5_mask                                            DSCD_P0_DSCD_sram_d5_dbg_sram_d5_mask
#define  DSCD_DSCD_sram_d5_dbg_sram_d5(data)                                           DSCD_P0_DSCD_sram_d5_dbg_sram_d5(data)
#define  DSCD_DSCD_sram_d5_get_dbg_sram_d5(data)                                       DSCD_P0_DSCD_sram_d5_get_dbg_sram_d5(data)
#define  DSCD_DSCD_sram_d6_dbg_sram_d6_mask                                            DSCD_P0_DSCD_sram_d6_dbg_sram_d6_mask
#define  DSCD_DSCD_sram_d6_dbg_sram_d6(data)                                           DSCD_P0_DSCD_sram_d6_dbg_sram_d6(data)
#define  DSCD_DSCD_sram_d6_get_dbg_sram_d6(data)                                       DSCD_P0_DSCD_sram_d6_get_dbg_sram_d6(data)
#define  DSCD_DSCD_sram_d7_dbg_sram_d7_mask                                            DSCD_P0_DSCD_sram_d7_dbg_sram_d7_mask
#define  DSCD_DSCD_sram_d7_dbg_sram_d7(data)                                           DSCD_P0_DSCD_sram_d7_dbg_sram_d7(data)
#define  DSCD_DSCD_sram_d7_get_dbg_sram_d7(data)                                       DSCD_P0_DSCD_sram_d7_get_dbg_sram_d7(data)
#define  DSCD_DSCD_dbg_sram_rw_dbg_sram_rw_now_mask                                    DSCD_P0_DSCD_dbg_sram_rw_dbg_sram_rw_now_mask
#define  DSCD_DSCD_dbg_sram_rw_dbg_sram_rw_now(data)                                   DSCD_P0_DSCD_dbg_sram_rw_dbg_sram_rw_now(data)
#define  DSCD_DSCD_dbg_sram_rw_get_dbg_sram_rw_now(data)                               DSCD_P0_DSCD_dbg_sram_rw_get_dbg_sram_rw_now(data)
#define  DSCD_DSCD_sram_q0_dbg_sram_q0_mask                                            DSCD_P0_DSCD_sram_q0_dbg_sram_q0_mask
#define  DSCD_DSCD_sram_q0_dbg_sram_q0(data)                                           DSCD_P0_DSCD_sram_q0_dbg_sram_q0(data)
#define  DSCD_DSCD_sram_q0_get_dbg_sram_q0(data)                                       DSCD_P0_DSCD_sram_q0_get_dbg_sram_q0(data)
#define  DSCD_DSCD_sram_q1_dbg_sram_q1_mask                                            DSCD_P0_DSCD_sram_q1_dbg_sram_q1_mask
#define  DSCD_DSCD_sram_q1_dbg_sram_q1(data)                                           DSCD_P0_DSCD_sram_q1_dbg_sram_q1(data)
#define  DSCD_DSCD_sram_q1_get_dbg_sram_q1(data)                                       DSCD_P0_DSCD_sram_q1_get_dbg_sram_q1(data)
#define  DSCD_DSCD_sram_q2_dbg_sram_q2_mask                                            DSCD_P0_DSCD_sram_q2_dbg_sram_q2_mask
#define  DSCD_DSCD_sram_q2_dbg_sram_q2(data)                                           DSCD_P0_DSCD_sram_q2_dbg_sram_q2(data)
#define  DSCD_DSCD_sram_q2_get_dbg_sram_q2(data)                                       DSCD_P0_DSCD_sram_q2_get_dbg_sram_q2(data)
#define  DSCD_DSCD_sram_q3_dbg_sram_q3_mask                                            DSCD_P0_DSCD_sram_q3_dbg_sram_q3_mask
#define  DSCD_DSCD_sram_q3_dbg_sram_q3(data)                                           DSCD_P0_DSCD_sram_q3_dbg_sram_q3(data)
#define  DSCD_DSCD_sram_q3_get_dbg_sram_q3(data)                                       DSCD_P0_DSCD_sram_q3_get_dbg_sram_q3(data)
#define  DSCD_DSCD_sram_q4_dbg_sram_q4_mask                                            DSCD_P0_DSCD_sram_q4_dbg_sram_q4_mask
#define  DSCD_DSCD_sram_q4_dbg_sram_q4(data)                                           DSCD_P0_DSCD_sram_q4_dbg_sram_q4(data)
#define  DSCD_DSCD_sram_q4_get_dbg_sram_q4(data)                                       DSCD_P0_DSCD_sram_q4_get_dbg_sram_q4(data)
#define  DSCD_DSCD_sram_q5_dbg_sram_q5_mask                                            DSCD_P0_DSCD_sram_q5_dbg_sram_q5_mask
#define  DSCD_DSCD_sram_q5_dbg_sram_q5(data)                                           DSCD_P0_DSCD_sram_q5_dbg_sram_q5(data)
#define  DSCD_DSCD_sram_q5_get_dbg_sram_q5(data)                                       DSCD_P0_DSCD_sram_q5_get_dbg_sram_q5(data)
#define  DSCD_DSCD_sram_q6_dbg_sram_q6_mask                                            DSCD_P0_DSCD_sram_q6_dbg_sram_q6_mask
#define  DSCD_DSCD_sram_q6_dbg_sram_q6(data)                                           DSCD_P0_DSCD_sram_q6_dbg_sram_q6(data)
#define  DSCD_DSCD_sram_q6_get_dbg_sram_q6(data)                                       DSCD_P0_DSCD_sram_q6_get_dbg_sram_q6(data)
#define  DSCD_DSCD_sram_q7_dbg_sram_q7_mask                                            DSCD_P0_DSCD_sram_q7_dbg_sram_q7_mask
#define  DSCD_DSCD_sram_q7_dbg_sram_q7(data)                                           DSCD_P0_DSCD_sram_q7_dbg_sram_q7(data)
#define  DSCD_DSCD_sram_q7_get_dbg_sram_q7(data)                                       DSCD_P0_DSCD_sram_q7_get_dbg_sram_q7(data)
#define  DSCD_DSCD_TIMING_GEN_CTRL_self_tg_gt_rate_mask                                DSCD_P0_DSCD_TIMING_GEN_CTRL_self_tg_gt_rate_mask
#define  DSCD_DSCD_TIMING_GEN_CTRL_frame_rate_ms_clk_sel_mask                          DSCD_P0_DSCD_TIMING_GEN_CTRL_frame_rate_ms_clk_sel_mask
#define  DSCD_DSCD_TIMING_GEN_CTRL_self_tg_en_mask                                     DSCD_P0_DSCD_TIMING_GEN_CTRL_self_tg_en_mask
#define  DSCD_DSCD_TIMING_GEN_CTRL_self_tg_gt_rate(data)                               DSCD_P0_DSCD_TIMING_GEN_CTRL_self_tg_gt_rate(data)
#define  DSCD_DSCD_TIMING_GEN_CTRL_frame_rate_ms_clk_sel(data)                         DSCD_P0_DSCD_TIMING_GEN_CTRL_frame_rate_ms_clk_sel(data)
#define  DSCD_DSCD_TIMING_GEN_CTRL_self_tg_en(data)                                    DSCD_P0_DSCD_TIMING_GEN_CTRL_self_tg_en(data)
#define  DSCD_DSCD_TIMING_GEN_CTRL_get_self_tg_gt_rate(data)                           DSCD_P0_DSCD_TIMING_GEN_CTRL_get_self_tg_gt_rate(data)
#define  DSCD_DSCD_TIMING_GEN_CTRL_get_frame_rate_ms_clk_sel(data)                     DSCD_P0_DSCD_TIMING_GEN_CTRL_get_frame_rate_ms_clk_sel(data)
#define  DSCD_DSCD_TIMING_GEN_CTRL_get_self_tg_en(data)                                DSCD_P0_DSCD_TIMING_GEN_CTRL_get_self_tg_en(data)
#define  DSCD_DSCD_TIMING_GEN_STA_self_tg_x_sta_mask                                   DSCD_P0_DSCD_TIMING_GEN_STA_self_tg_x_sta_mask
#define  DSCD_DSCD_TIMING_GEN_STA_self_tg_y_sta_mask                                   DSCD_P0_DSCD_TIMING_GEN_STA_self_tg_y_sta_mask
#define  DSCD_DSCD_TIMING_GEN_STA_self_tg_x_sta(data)                                  DSCD_P0_DSCD_TIMING_GEN_STA_self_tg_x_sta(data)
#define  DSCD_DSCD_TIMING_GEN_STA_self_tg_y_sta(data)                                  DSCD_P0_DSCD_TIMING_GEN_STA_self_tg_y_sta(data)
#define  DSCD_DSCD_TIMING_GEN_STA_get_self_tg_x_sta(data)                              DSCD_P0_DSCD_TIMING_GEN_STA_get_self_tg_x_sta(data)
#define  DSCD_DSCD_TIMING_GEN_STA_get_self_tg_y_sta(data)                              DSCD_P0_DSCD_TIMING_GEN_STA_get_self_tg_y_sta(data)
#define  DSCD_DSCD_TIMING_GEN_SIZE_self_tg_x_size_mask                                 DSCD_P0_DSCD_TIMING_GEN_SIZE_self_tg_x_size_mask
#define  DSCD_DSCD_TIMING_GEN_SIZE_self_tg_y_size_mask                                 DSCD_P0_DSCD_TIMING_GEN_SIZE_self_tg_y_size_mask
#define  DSCD_DSCD_TIMING_GEN_SIZE_self_tg_x_size(data)                                DSCD_P0_DSCD_TIMING_GEN_SIZE_self_tg_x_size(data)
#define  DSCD_DSCD_TIMING_GEN_SIZE_self_tg_y_size(data)                                DSCD_P0_DSCD_TIMING_GEN_SIZE_self_tg_y_size(data)
#define  DSCD_DSCD_TIMING_GEN_SIZE_get_self_tg_x_size(data)                            DSCD_P0_DSCD_TIMING_GEN_SIZE_get_self_tg_x_size(data)
#define  DSCD_DSCD_TIMING_GEN_SIZE_get_self_tg_y_size(data)                            DSCD_P0_DSCD_TIMING_GEN_SIZE_get_self_tg_y_size(data)
#define  DSCD_DSCD_TIMING_GEN_END_self_tg_x_end_mask                                   DSCD_P0_DSCD_TIMING_GEN_END_self_tg_x_end_mask
#define  DSCD_DSCD_TIMING_GEN_END_self_tg_y_end_mask                                   DSCD_P0_DSCD_TIMING_GEN_END_self_tg_y_end_mask
#define  DSCD_DSCD_TIMING_GEN_END_self_tg_x_end(data)                                  DSCD_P0_DSCD_TIMING_GEN_END_self_tg_x_end(data)
#define  DSCD_DSCD_TIMING_GEN_END_self_tg_y_end(data)                                  DSCD_P0_DSCD_TIMING_GEN_END_self_tg_y_end(data)
#define  DSCD_DSCD_TIMING_GEN_END_get_self_tg_x_end(data)                              DSCD_P0_DSCD_TIMING_GEN_END_get_self_tg_x_end(data)
#define  DSCD_DSCD_TIMING_GEN_END_get_self_tg_y_end(data)                              DSCD_P0_DSCD_TIMING_GEN_END_get_self_tg_y_end(data)
#define  DSCD_DSCD_TIMING_GEN_FRAME_RATE_frame_rate_measure_en_mask                    DSCD_P0_DSCD_TIMING_GEN_FRAME_RATE_frame_rate_measure_en_mask
#define  DSCD_DSCD_TIMING_GEN_FRAME_RATE_vs2vs_cycle_mask                              DSCD_P0_DSCD_TIMING_GEN_FRAME_RATE_vs2vs_cycle_mask
#define  DSCD_DSCD_TIMING_GEN_FRAME_RATE_frame_rate_measure_en(data)                   DSCD_P0_DSCD_TIMING_GEN_FRAME_RATE_frame_rate_measure_en(data)
#define  DSCD_DSCD_TIMING_GEN_FRAME_RATE_vs2vs_cycle(data)                             DSCD_P0_DSCD_TIMING_GEN_FRAME_RATE_vs2vs_cycle(data)
#define  DSCD_DSCD_TIMING_GEN_FRAME_RATE_get_frame_rate_measure_en(data)               DSCD_P0_DSCD_TIMING_GEN_FRAME_RATE_get_frame_rate_measure_en(data)
#define  DSCD_DSCD_TIMING_GEN_FRAME_RATE_get_vs2vs_cycle(data)                         DSCD_P0_DSCD_TIMING_GEN_FRAME_RATE_get_vs2vs_cycle(data)
#define  DSCD_DSCD_PATTERN_GEN_CTRL_patgen_en_mask                                     DSCD_P0_DSCD_PATTERN_GEN_CTRL_patgen_en_mask
#define  DSCD_DSCD_PATTERN_GEN_CTRL_patgen_rand_mode_mask                              DSCD_P0_DSCD_PATTERN_GEN_CTRL_patgen_rand_mode_mask
#define  DSCD_DSCD_PATTERN_GEN_CTRL_patgen_width_mask                                  DSCD_P0_DSCD_PATTERN_GEN_CTRL_patgen_width_mask
#define  DSCD_DSCD_PATTERN_GEN_CTRL_patgen_en(data)                                    DSCD_P0_DSCD_PATTERN_GEN_CTRL_patgen_en(data)
#define  DSCD_DSCD_PATTERN_GEN_CTRL_patgen_rand_mode(data)                             DSCD_P0_DSCD_PATTERN_GEN_CTRL_patgen_rand_mode(data)
#define  DSCD_DSCD_PATTERN_GEN_CTRL_patgen_width(data)                                 DSCD_P0_DSCD_PATTERN_GEN_CTRL_patgen_width(data)
#define  DSCD_DSCD_PATTERN_GEN_CTRL_get_patgen_en(data)                                DSCD_P0_DSCD_PATTERN_GEN_CTRL_get_patgen_en(data)
#define  DSCD_DSCD_PATTERN_GEN_CTRL_get_patgen_rand_mode(data)                         DSCD_P0_DSCD_PATTERN_GEN_CTRL_get_patgen_rand_mode(data)
#define  DSCD_DSCD_PATTERN_GEN_CTRL_get_patgen_width(data)                             DSCD_P0_DSCD_PATTERN_GEN_CTRL_get_patgen_width(data)
#define  DSCD_DSCD_PATTERN_GEN_C0_RGB_patgen_c0_b_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C0_RGB_patgen_c0_b_mask
#define  DSCD_DSCD_PATTERN_GEN_C0_RGB_patgen_c0_g_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C0_RGB_patgen_c0_g_mask
#define  DSCD_DSCD_PATTERN_GEN_C0_RGB_patgen_c0_r_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C0_RGB_patgen_c0_r_mask
#define  DSCD_DSCD_PATTERN_GEN_C0_RGB_patgen_c0_b(data)                                DSCD_P0_DSCD_PATTERN_GEN_C0_RGB_patgen_c0_b(data)
#define  DSCD_DSCD_PATTERN_GEN_C0_RGB_patgen_c0_g(data)                                DSCD_P0_DSCD_PATTERN_GEN_C0_RGB_patgen_c0_g(data)
#define  DSCD_DSCD_PATTERN_GEN_C0_RGB_patgen_c0_r(data)                                DSCD_P0_DSCD_PATTERN_GEN_C0_RGB_patgen_c0_r(data)
#define  DSCD_DSCD_PATTERN_GEN_C0_RGB_get_patgen_c0_b(data)                            DSCD_P0_DSCD_PATTERN_GEN_C0_RGB_get_patgen_c0_b(data)
#define  DSCD_DSCD_PATTERN_GEN_C0_RGB_get_patgen_c0_g(data)                            DSCD_P0_DSCD_PATTERN_GEN_C0_RGB_get_patgen_c0_g(data)
#define  DSCD_DSCD_PATTERN_GEN_C0_RGB_get_patgen_c0_r(data)                            DSCD_P0_DSCD_PATTERN_GEN_C0_RGB_get_patgen_c0_r(data)
#define  DSCD_DSCD_PATTERN_GEN_C1_RGB_patgen_c1_b_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C1_RGB_patgen_c1_b_mask
#define  DSCD_DSCD_PATTERN_GEN_C1_RGB_patgen_c1_g_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C1_RGB_patgen_c1_g_mask
#define  DSCD_DSCD_PATTERN_GEN_C1_RGB_patgen_c1_r_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C1_RGB_patgen_c1_r_mask
#define  DSCD_DSCD_PATTERN_GEN_C1_RGB_patgen_c1_b(data)                                DSCD_P0_DSCD_PATTERN_GEN_C1_RGB_patgen_c1_b(data)
#define  DSCD_DSCD_PATTERN_GEN_C1_RGB_patgen_c1_g(data)                                DSCD_P0_DSCD_PATTERN_GEN_C1_RGB_patgen_c1_g(data)
#define  DSCD_DSCD_PATTERN_GEN_C1_RGB_patgen_c1_r(data)                                DSCD_P0_DSCD_PATTERN_GEN_C1_RGB_patgen_c1_r(data)
#define  DSCD_DSCD_PATTERN_GEN_C1_RGB_get_patgen_c1_b(data)                            DSCD_P0_DSCD_PATTERN_GEN_C1_RGB_get_patgen_c1_b(data)
#define  DSCD_DSCD_PATTERN_GEN_C1_RGB_get_patgen_c1_g(data)                            DSCD_P0_DSCD_PATTERN_GEN_C1_RGB_get_patgen_c1_g(data)
#define  DSCD_DSCD_PATTERN_GEN_C1_RGB_get_patgen_c1_r(data)                            DSCD_P0_DSCD_PATTERN_GEN_C1_RGB_get_patgen_c1_r(data)
#define  DSCD_DSCD_PATTERN_GEN_C2_RGB_patgen_c2_b_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C2_RGB_patgen_c2_b_mask
#define  DSCD_DSCD_PATTERN_GEN_C2_RGB_patgen_c2_g_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C2_RGB_patgen_c2_g_mask
#define  DSCD_DSCD_PATTERN_GEN_C2_RGB_patgen_c2_r_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C2_RGB_patgen_c2_r_mask
#define  DSCD_DSCD_PATTERN_GEN_C2_RGB_patgen_c2_b(data)                                DSCD_P0_DSCD_PATTERN_GEN_C2_RGB_patgen_c2_b(data)
#define  DSCD_DSCD_PATTERN_GEN_C2_RGB_patgen_c2_g(data)                                DSCD_P0_DSCD_PATTERN_GEN_C2_RGB_patgen_c2_g(data)
#define  DSCD_DSCD_PATTERN_GEN_C2_RGB_patgen_c2_r(data)                                DSCD_P0_DSCD_PATTERN_GEN_C2_RGB_patgen_c2_r(data)
#define  DSCD_DSCD_PATTERN_GEN_C2_RGB_get_patgen_c2_b(data)                            DSCD_P0_DSCD_PATTERN_GEN_C2_RGB_get_patgen_c2_b(data)
#define  DSCD_DSCD_PATTERN_GEN_C2_RGB_get_patgen_c2_g(data)                            DSCD_P0_DSCD_PATTERN_GEN_C2_RGB_get_patgen_c2_g(data)
#define  DSCD_DSCD_PATTERN_GEN_C2_RGB_get_patgen_c2_r(data)                            DSCD_P0_DSCD_PATTERN_GEN_C2_RGB_get_patgen_c2_r(data)
#define  DSCD_DSCD_PATTERN_GEN_C3_RGB_patgen_c3_b_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C3_RGB_patgen_c3_b_mask
#define  DSCD_DSCD_PATTERN_GEN_C3_RGB_patgen_c3_g_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C3_RGB_patgen_c3_g_mask
#define  DSCD_DSCD_PATTERN_GEN_C3_RGB_patgen_c3_r_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C3_RGB_patgen_c3_r_mask
#define  DSCD_DSCD_PATTERN_GEN_C3_RGB_patgen_c3_b(data)                                DSCD_P0_DSCD_PATTERN_GEN_C3_RGB_patgen_c3_b(data)
#define  DSCD_DSCD_PATTERN_GEN_C3_RGB_patgen_c3_g(data)                                DSCD_P0_DSCD_PATTERN_GEN_C3_RGB_patgen_c3_g(data)
#define  DSCD_DSCD_PATTERN_GEN_C3_RGB_patgen_c3_r(data)                                DSCD_P0_DSCD_PATTERN_GEN_C3_RGB_patgen_c3_r(data)
#define  DSCD_DSCD_PATTERN_GEN_C3_RGB_get_patgen_c3_b(data)                            DSCD_P0_DSCD_PATTERN_GEN_C3_RGB_get_patgen_c3_b(data)
#define  DSCD_DSCD_PATTERN_GEN_C3_RGB_get_patgen_c3_g(data)                            DSCD_P0_DSCD_PATTERN_GEN_C3_RGB_get_patgen_c3_g(data)
#define  DSCD_DSCD_PATTERN_GEN_C3_RGB_get_patgen_c3_r(data)                            DSCD_P0_DSCD_PATTERN_GEN_C3_RGB_get_patgen_c3_r(data)
#define  DSCD_DSCD_PATTERN_GEN_C4_RGB_patgen_c4_b_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C4_RGB_patgen_c4_b_mask
#define  DSCD_DSCD_PATTERN_GEN_C4_RGB_patgen_c4_g_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C4_RGB_patgen_c4_g_mask
#define  DSCD_DSCD_PATTERN_GEN_C4_RGB_patgen_c4_r_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C4_RGB_patgen_c4_r_mask
#define  DSCD_DSCD_PATTERN_GEN_C4_RGB_patgen_c4_b(data)                                DSCD_P0_DSCD_PATTERN_GEN_C4_RGB_patgen_c4_b(data)
#define  DSCD_DSCD_PATTERN_GEN_C4_RGB_patgen_c4_g(data)                                DSCD_P0_DSCD_PATTERN_GEN_C4_RGB_patgen_c4_g(data)
#define  DSCD_DSCD_PATTERN_GEN_C4_RGB_patgen_c4_r(data)                                DSCD_P0_DSCD_PATTERN_GEN_C4_RGB_patgen_c4_r(data)
#define  DSCD_DSCD_PATTERN_GEN_C4_RGB_get_patgen_c4_b(data)                            DSCD_P0_DSCD_PATTERN_GEN_C4_RGB_get_patgen_c4_b(data)
#define  DSCD_DSCD_PATTERN_GEN_C4_RGB_get_patgen_c4_g(data)                            DSCD_P0_DSCD_PATTERN_GEN_C4_RGB_get_patgen_c4_g(data)
#define  DSCD_DSCD_PATTERN_GEN_C4_RGB_get_patgen_c4_r(data)                            DSCD_P0_DSCD_PATTERN_GEN_C4_RGB_get_patgen_c4_r(data)
#define  DSCD_DSCD_PATTERN_GEN_C5_RGB_patgen_c5_b_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C5_RGB_patgen_c5_b_mask
#define  DSCD_DSCD_PATTERN_GEN_C5_RGB_patgen_c5_g_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C5_RGB_patgen_c5_g_mask
#define  DSCD_DSCD_PATTERN_GEN_C5_RGB_patgen_c5_r_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C5_RGB_patgen_c5_r_mask
#define  DSCD_DSCD_PATTERN_GEN_C5_RGB_patgen_c5_b(data)                                DSCD_P0_DSCD_PATTERN_GEN_C5_RGB_patgen_c5_b(data)
#define  DSCD_DSCD_PATTERN_GEN_C5_RGB_patgen_c5_g(data)                                DSCD_P0_DSCD_PATTERN_GEN_C5_RGB_patgen_c5_g(data)
#define  DSCD_DSCD_PATTERN_GEN_C5_RGB_patgen_c5_r(data)                                DSCD_P0_DSCD_PATTERN_GEN_C5_RGB_patgen_c5_r(data)
#define  DSCD_DSCD_PATTERN_GEN_C5_RGB_get_patgen_c5_b(data)                            DSCD_P0_DSCD_PATTERN_GEN_C5_RGB_get_patgen_c5_b(data)
#define  DSCD_DSCD_PATTERN_GEN_C5_RGB_get_patgen_c5_g(data)                            DSCD_P0_DSCD_PATTERN_GEN_C5_RGB_get_patgen_c5_g(data)
#define  DSCD_DSCD_PATTERN_GEN_C5_RGB_get_patgen_c5_r(data)                            DSCD_P0_DSCD_PATTERN_GEN_C5_RGB_get_patgen_c5_r(data)
#define  DSCD_DSCD_PATTERN_GEN_C6_RGB_patgen_c6_b_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C6_RGB_patgen_c6_b_mask
#define  DSCD_DSCD_PATTERN_GEN_C6_RGB_patgen_c6_g_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C6_RGB_patgen_c6_g_mask
#define  DSCD_DSCD_PATTERN_GEN_C6_RGB_patgen_c6_r_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C6_RGB_patgen_c6_r_mask
#define  DSCD_DSCD_PATTERN_GEN_C6_RGB_patgen_c6_b(data)                                DSCD_P0_DSCD_PATTERN_GEN_C6_RGB_patgen_c6_b(data)
#define  DSCD_DSCD_PATTERN_GEN_C6_RGB_patgen_c6_g(data)                                DSCD_P0_DSCD_PATTERN_GEN_C6_RGB_patgen_c6_g(data)
#define  DSCD_DSCD_PATTERN_GEN_C6_RGB_patgen_c6_r(data)                                DSCD_P0_DSCD_PATTERN_GEN_C6_RGB_patgen_c6_r(data)
#define  DSCD_DSCD_PATTERN_GEN_C6_RGB_get_patgen_c6_b(data)                            DSCD_P0_DSCD_PATTERN_GEN_C6_RGB_get_patgen_c6_b(data)
#define  DSCD_DSCD_PATTERN_GEN_C6_RGB_get_patgen_c6_g(data)                            DSCD_P0_DSCD_PATTERN_GEN_C6_RGB_get_patgen_c6_g(data)
#define  DSCD_DSCD_PATTERN_GEN_C6_RGB_get_patgen_c6_r(data)                            DSCD_P0_DSCD_PATTERN_GEN_C6_RGB_get_patgen_c6_r(data)
#define  DSCD_DSCD_PATTERN_GEN_C7_RGB_patgen_c7_b_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C7_RGB_patgen_c7_b_mask
#define  DSCD_DSCD_PATTERN_GEN_C7_RGB_patgen_c7_g_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C7_RGB_patgen_c7_g_mask
#define  DSCD_DSCD_PATTERN_GEN_C7_RGB_patgen_c7_r_mask                                 DSCD_P0_DSCD_PATTERN_GEN_C7_RGB_patgen_c7_r_mask
#define  DSCD_DSCD_PATTERN_GEN_C7_RGB_patgen_c7_b(data)                                DSCD_P0_DSCD_PATTERN_GEN_C7_RGB_patgen_c7_b(data)
#define  DSCD_DSCD_PATTERN_GEN_C7_RGB_patgen_c7_g(data)                                DSCD_P0_DSCD_PATTERN_GEN_C7_RGB_patgen_c7_g(data)
#define  DSCD_DSCD_PATTERN_GEN_C7_RGB_patgen_c7_r(data)                                DSCD_P0_DSCD_PATTERN_GEN_C7_RGB_patgen_c7_r(data)
#define  DSCD_DSCD_PATTERN_GEN_C7_RGB_get_patgen_c7_b(data)                            DSCD_P0_DSCD_PATTERN_GEN_C7_RGB_get_patgen_c7_b(data)
#define  DSCD_DSCD_PATTERN_GEN_C7_RGB_get_patgen_c7_g(data)                            DSCD_P0_DSCD_PATTERN_GEN_C7_RGB_get_patgen_c7_g(data)
#define  DSCD_DSCD_PATTERN_GEN_C7_RGB_get_patgen_c7_r(data)                            DSCD_P0_DSCD_PATTERN_GEN_C7_RGB_get_patgen_c7_r(data)
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_patgen_c7_b_msb_mask                              DSCD_P0_DSCD_PATTERN_GEN_B_MSB_patgen_c7_b_msb_mask
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_patgen_c6_b_msb_mask                              DSCD_P0_DSCD_PATTERN_GEN_B_MSB_patgen_c6_b_msb_mask
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_patgen_c5_b_msb_mask                              DSCD_P0_DSCD_PATTERN_GEN_B_MSB_patgen_c5_b_msb_mask
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_patgen_c4_b_msb_mask                              DSCD_P0_DSCD_PATTERN_GEN_B_MSB_patgen_c4_b_msb_mask
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_patgen_c3_b_msb_mask                              DSCD_P0_DSCD_PATTERN_GEN_B_MSB_patgen_c3_b_msb_mask
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_patgen_c2_b_msb_mask                              DSCD_P0_DSCD_PATTERN_GEN_B_MSB_patgen_c2_b_msb_mask
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_patgen_c1_b_msb_mask                              DSCD_P0_DSCD_PATTERN_GEN_B_MSB_patgen_c1_b_msb_mask
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_patgen_c0_b_msb_mask                              DSCD_P0_DSCD_PATTERN_GEN_B_MSB_patgen_c0_b_msb_mask
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_patgen_c7_b_msb(data)                             DSCD_P0_DSCD_PATTERN_GEN_B_MSB_patgen_c7_b_msb(data)
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_patgen_c6_b_msb(data)                             DSCD_P0_DSCD_PATTERN_GEN_B_MSB_patgen_c6_b_msb(data)
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_patgen_c5_b_msb(data)                             DSCD_P0_DSCD_PATTERN_GEN_B_MSB_patgen_c5_b_msb(data)
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_patgen_c4_b_msb(data)                             DSCD_P0_DSCD_PATTERN_GEN_B_MSB_patgen_c4_b_msb(data)
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_patgen_c3_b_msb(data)                             DSCD_P0_DSCD_PATTERN_GEN_B_MSB_patgen_c3_b_msb(data)
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_patgen_c2_b_msb(data)                             DSCD_P0_DSCD_PATTERN_GEN_B_MSB_patgen_c2_b_msb(data)
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_patgen_c1_b_msb(data)                             DSCD_P0_DSCD_PATTERN_GEN_B_MSB_patgen_c1_b_msb(data)
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_patgen_c0_b_msb(data)                             DSCD_P0_DSCD_PATTERN_GEN_B_MSB_patgen_c0_b_msb(data)
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_get_patgen_c7_b_msb(data)                         DSCD_P0_DSCD_PATTERN_GEN_B_MSB_get_patgen_c7_b_msb(data)
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_get_patgen_c6_b_msb(data)                         DSCD_P0_DSCD_PATTERN_GEN_B_MSB_get_patgen_c6_b_msb(data)
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_get_patgen_c5_b_msb(data)                         DSCD_P0_DSCD_PATTERN_GEN_B_MSB_get_patgen_c5_b_msb(data)
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_get_patgen_c4_b_msb(data)                         DSCD_P0_DSCD_PATTERN_GEN_B_MSB_get_patgen_c4_b_msb(data)
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_get_patgen_c3_b_msb(data)                         DSCD_P0_DSCD_PATTERN_GEN_B_MSB_get_patgen_c3_b_msb(data)
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_get_patgen_c2_b_msb(data)                         DSCD_P0_DSCD_PATTERN_GEN_B_MSB_get_patgen_c2_b_msb(data)
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_get_patgen_c1_b_msb(data)                         DSCD_P0_DSCD_PATTERN_GEN_B_MSB_get_patgen_c1_b_msb(data)
#define  DSCD_DSCD_PATTERN_GEN_B_MSB_get_patgen_c0_b_msb(data)                         DSCD_P0_DSCD_PATTERN_GEN_B_MSB_get_patgen_c0_b_msb(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_test_rwm_1_mask                    DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_test_rwm_1_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_test1_1_mask                       DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_test1_1_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_ls_1_mask                          DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_ls_1_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_rm_1_mask                          DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_rm_1_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_rme_1_mask                         DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_rme_1_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_test_rwm_0_mask                    DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_test_rwm_0_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_test1_0_mask                       DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_test1_0_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_ls_0_mask                          DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_ls_0_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_rm_0_mask                          DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_rm_0_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_rme_0_mask                         DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_rme_0_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_test1_1_mask                      DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_test1_1_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_ls_1_mask                         DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_ls_1_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_rm_1_mask                         DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_rm_1_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_rme_1_mask                        DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_rme_1_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_test1_0_mask                      DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_test1_0_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_ls_0_mask                         DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_ls_0_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_rm_0_mask                         DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_rm_0_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_rme_0_mask                        DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_rme_0_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_test_rwm_1(data)                   DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_test_rwm_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_test1_1(data)                      DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_test1_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_ls_1(data)                         DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_ls_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_rm_1(data)                         DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_rm_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_rme_1(data)                        DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_rme_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_test_rwm_0(data)                   DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_test_rwm_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_test1_0(data)                      DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_test1_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_ls_0(data)                         DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_ls_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_rm_0(data)                         DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_rm_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_rme_0(data)                        DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_rc_fifo_rme_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_test1_1(data)                     DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_test1_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_ls_1(data)                        DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_ls_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_rm_1(data)                        DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_rm_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_rme_1(data)                       DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_rme_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_test1_0(data)                     DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_test1_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_ls_0(data)                        DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_ls_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_rm_0(data)                        DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_rm_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_rme_0(data)                       DSCD_P0_DSCD_MBIST_READ_MARGIN_0_dscd_in_async_rme_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_test_rwm_1(data)               DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_test_rwm_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_test1_1(data)                  DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_test1_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_ls_1(data)                     DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_ls_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_rm_1(data)                     DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_rm_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_rme_1(data)                    DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_rme_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_test_rwm_0(data)               DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_test_rwm_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_test1_0(data)                  DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_test1_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_ls_0(data)                     DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_ls_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_rm_0(data)                     DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_rm_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_rme_0(data)                    DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_rc_fifo_rme_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_in_async_test1_1(data)                 DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_in_async_test1_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_in_async_ls_1(data)                    DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_in_async_ls_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_in_async_rm_1(data)                    DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_in_async_rm_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_in_async_rme_1(data)                   DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_in_async_rme_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_in_async_test1_0(data)                 DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_in_async_test1_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_in_async_ls_0(data)                    DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_in_async_ls_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_in_async_rm_0(data)                    DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_in_async_rm_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_0_get_dscd_in_async_rme_0(data)                   DSCD_P0_DSCD_MBIST_READ_MARGIN_0_get_dscd_in_async_rme_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_test1_1_mask                     DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_test1_1_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_ls_1_mask                        DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_ls_1_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_rm_1_mask                        DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_rm_1_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_rme_1_mask                       DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_rme_1_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_test1_0_mask                     DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_test1_0_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_ls_0_mask                        DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_ls_0_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_rm_0_mask                        DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_rm_0_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_rme_0_mask                       DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_rme_0_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_test1_1_mask                           DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_test1_1_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_ls_1_mask                              DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_ls_1_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_rm_1_mask                              DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_rm_1_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_rme_1_mask                             DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_rme_1_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_test1_0_mask                           DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_test1_0_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_ls_0_mask                              DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_ls_0_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_rm_0_mask                              DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_rm_0_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_rme_0_mask                             DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_rme_0_mask
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_test1_1(data)                    DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_test1_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_ls_1(data)                       DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_ls_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_rm_1(data)                       DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_rm_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_rme_1(data)                      DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_rme_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_test1_0(data)                    DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_test1_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_ls_0(data)                       DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_ls_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_rm_0(data)                       DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_rm_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_rme_0(data)                      DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_out_async_rme_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_test1_1(data)                          DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_test1_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_ls_1(data)                             DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_ls_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_rm_1(data)                             DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_rm_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_rme_1(data)                            DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_rme_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_test1_0(data)                          DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_test1_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_ls_0(data)                             DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_ls_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_rm_0(data)                             DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_rm_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_rme_0(data)                            DSCD_P0_DSCD_MBIST_READ_MARGIN_1_dscd_lbs_rme_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_get_dscd_out_async_test1_1(data)                DSCD_P0_DSCD_MBIST_READ_MARGIN_1_get_dscd_out_async_test1_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_get_dscd_out_async_ls_1(data)                   DSCD_P0_DSCD_MBIST_READ_MARGIN_1_get_dscd_out_async_ls_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_get_dscd_out_async_rm_1(data)                   DSCD_P0_DSCD_MBIST_READ_MARGIN_1_get_dscd_out_async_rm_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_get_dscd_out_async_rme_1(data)                  DSCD_P0_DSCD_MBIST_READ_MARGIN_1_get_dscd_out_async_rme_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_get_dscd_out_async_test1_0(data)                DSCD_P0_DSCD_MBIST_READ_MARGIN_1_get_dscd_out_async_test1_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_get_dscd_out_async_ls_0(data)                   DSCD_P0_DSCD_MBIST_READ_MARGIN_1_get_dscd_out_async_ls_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_get_dscd_out_async_rm_0(data)                   DSCD_P0_DSCD_MBIST_READ_MARGIN_1_get_dscd_out_async_rm_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_get_dscd_out_async_rme_0(data)                  DSCD_P0_DSCD_MBIST_READ_MARGIN_1_get_dscd_out_async_rme_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_get_dscd_lbs_test1_1(data)                      DSCD_P0_DSCD_MBIST_READ_MARGIN_1_get_dscd_lbs_test1_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_get_dscd_lbs_ls_1(data)                         DSCD_P0_DSCD_MBIST_READ_MARGIN_1_get_dscd_lbs_ls_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_get_dscd_lbs_rm_1(data)                         DSCD_P0_DSCD_MBIST_READ_MARGIN_1_get_dscd_lbs_rm_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_get_dscd_lbs_rme_1(data)                        DSCD_P0_DSCD_MBIST_READ_MARGIN_1_get_dscd_lbs_rme_1(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_get_dscd_lbs_test1_0(data)                      DSCD_P0_DSCD_MBIST_READ_MARGIN_1_get_dscd_lbs_test1_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_get_dscd_lbs_ls_0(data)                         DSCD_P0_DSCD_MBIST_READ_MARGIN_1_get_dscd_lbs_ls_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_get_dscd_lbs_rm_0(data)                         DSCD_P0_DSCD_MBIST_READ_MARGIN_1_get_dscd_lbs_rm_0(data)
#define  DSCD_DSCD_MBIST_READ_MARGIN_1_get_dscd_lbs_rme_0(data)                        DSCD_P0_DSCD_MBIST_READ_MARGIN_1_get_dscd_lbs_rme_0(data)
#define  DSCD_DSCD_BIST_MODE_dscd_out_async_bist_mode_mask                             DSCD_P0_DSCD_BIST_MODE_dscd_out_async_bist_mode_mask
#define  DSCD_DSCD_BIST_MODE_dscd_lbs_bist_mode_1_mask                                 DSCD_P0_DSCD_BIST_MODE_dscd_lbs_bist_mode_1_mask
#define  DSCD_DSCD_BIST_MODE_dscd_lbs_bist_mode_0_mask                                 DSCD_P0_DSCD_BIST_MODE_dscd_lbs_bist_mode_0_mask
#define  DSCD_DSCD_BIST_MODE_dscd_rc_fifo_bist_mode_mask                               DSCD_P0_DSCD_BIST_MODE_dscd_rc_fifo_bist_mode_mask
#define  DSCD_DSCD_BIST_MODE_dscd_in_async_bist_mode_mask                              DSCD_P0_DSCD_BIST_MODE_dscd_in_async_bist_mode_mask
#define  DSCD_DSCD_BIST_MODE_dscd_out_async_bist_mode(data)                            DSCD_P0_DSCD_BIST_MODE_dscd_out_async_bist_mode(data)
#define  DSCD_DSCD_BIST_MODE_dscd_lbs_bist_mode_1(data)                                DSCD_P0_DSCD_BIST_MODE_dscd_lbs_bist_mode_1(data)
#define  DSCD_DSCD_BIST_MODE_dscd_lbs_bist_mode_0(data)                                DSCD_P0_DSCD_BIST_MODE_dscd_lbs_bist_mode_0(data)
#define  DSCD_DSCD_BIST_MODE_dscd_rc_fifo_bist_mode(data)                              DSCD_P0_DSCD_BIST_MODE_dscd_rc_fifo_bist_mode(data)
#define  DSCD_DSCD_BIST_MODE_dscd_in_async_bist_mode(data)                             DSCD_P0_DSCD_BIST_MODE_dscd_in_async_bist_mode(data)
#define  DSCD_DSCD_BIST_MODE_get_dscd_out_async_bist_mode(data)                        DSCD_P0_DSCD_BIST_MODE_get_dscd_out_async_bist_mode(data)
#define  DSCD_DSCD_BIST_MODE_get_dscd_lbs_bist_mode_1(data)                            DSCD_P0_DSCD_BIST_MODE_get_dscd_lbs_bist_mode_1(data)
#define  DSCD_DSCD_BIST_MODE_get_dscd_lbs_bist_mode_0(data)                            DSCD_P0_DSCD_BIST_MODE_get_dscd_lbs_bist_mode_0(data)
#define  DSCD_DSCD_BIST_MODE_get_dscd_rc_fifo_bist_mode(data)                          DSCD_P0_DSCD_BIST_MODE_get_dscd_rc_fifo_bist_mode(data)
#define  DSCD_DSCD_BIST_MODE_get_dscd_in_async_bist_mode(data)                         DSCD_P0_DSCD_BIST_MODE_get_dscd_in_async_bist_mode(data)
#define  DSCD_DSCD_BIST_DONE_dscd_out_async_bist_done_mask                             DSCD_P0_DSCD_BIST_DONE_dscd_out_async_bist_done_mask
#define  DSCD_DSCD_BIST_DONE_dscd_lbs_bist_done_1_mask                                 DSCD_P0_DSCD_BIST_DONE_dscd_lbs_bist_done_1_mask
#define  DSCD_DSCD_BIST_DONE_dscd_lbs_bist_done_0_mask                                 DSCD_P0_DSCD_BIST_DONE_dscd_lbs_bist_done_0_mask
#define  DSCD_DSCD_BIST_DONE_dscd_rc_fifo_bist_done_mask                               DSCD_P0_DSCD_BIST_DONE_dscd_rc_fifo_bist_done_mask
#define  DSCD_DSCD_BIST_DONE_dscd_in_async_bist_done_mask                              DSCD_P0_DSCD_BIST_DONE_dscd_in_async_bist_done_mask
#define  DSCD_DSCD_BIST_DONE_dscd_out_async_bist_done(data)                            DSCD_P0_DSCD_BIST_DONE_dscd_out_async_bist_done(data)
#define  DSCD_DSCD_BIST_DONE_dscd_lbs_bist_done_1(data)                                DSCD_P0_DSCD_BIST_DONE_dscd_lbs_bist_done_1(data)
#define  DSCD_DSCD_BIST_DONE_dscd_lbs_bist_done_0(data)                                DSCD_P0_DSCD_BIST_DONE_dscd_lbs_bist_done_0(data)
#define  DSCD_DSCD_BIST_DONE_dscd_rc_fifo_bist_done(data)                              DSCD_P0_DSCD_BIST_DONE_dscd_rc_fifo_bist_done(data)
#define  DSCD_DSCD_BIST_DONE_dscd_in_async_bist_done(data)                             DSCD_P0_DSCD_BIST_DONE_dscd_in_async_bist_done(data)
#define  DSCD_DSCD_BIST_DONE_get_dscd_out_async_bist_done(data)                        DSCD_P0_DSCD_BIST_DONE_get_dscd_out_async_bist_done(data)
#define  DSCD_DSCD_BIST_DONE_get_dscd_lbs_bist_done_1(data)                            DSCD_P0_DSCD_BIST_DONE_get_dscd_lbs_bist_done_1(data)
#define  DSCD_DSCD_BIST_DONE_get_dscd_lbs_bist_done_0(data)                            DSCD_P0_DSCD_BIST_DONE_get_dscd_lbs_bist_done_0(data)
#define  DSCD_DSCD_BIST_DONE_get_dscd_rc_fifo_bist_done(data)                          DSCD_P0_DSCD_BIST_DONE_get_dscd_rc_fifo_bist_done(data)
#define  DSCD_DSCD_BIST_DONE_get_dscd_in_async_bist_done(data)                         DSCD_P0_DSCD_BIST_DONE_get_dscd_in_async_bist_done(data)
#define  DSCD_DSCD_BIST_FAIL_GROUP_dscd_out_async_bist_fail_group_mask                 DSCD_P0_DSCD_BIST_FAIL_GROUP_dscd_out_async_bist_fail_group_mask
#define  DSCD_DSCD_BIST_FAIL_GROUP_dscd_lbs_bist_fail_group_1_mask                     DSCD_P0_DSCD_BIST_FAIL_GROUP_dscd_lbs_bist_fail_group_1_mask
#define  DSCD_DSCD_BIST_FAIL_GROUP_dscd_lbs_bist_fail_group_0_mask                     DSCD_P0_DSCD_BIST_FAIL_GROUP_dscd_lbs_bist_fail_group_0_mask
#define  DSCD_DSCD_BIST_FAIL_GROUP_dscd_rc_fifo_bist_fail_group_mask                   DSCD_P0_DSCD_BIST_FAIL_GROUP_dscd_rc_fifo_bist_fail_group_mask
#define  DSCD_DSCD_BIST_FAIL_GROUP_dscd_in_async_bist_fail_group_mask                  DSCD_P0_DSCD_BIST_FAIL_GROUP_dscd_in_async_bist_fail_group_mask
#define  DSCD_DSCD_BIST_FAIL_GROUP_dscd_out_async_bist_fail_group(data)                DSCD_P0_DSCD_BIST_FAIL_GROUP_dscd_out_async_bist_fail_group(data)
#define  DSCD_DSCD_BIST_FAIL_GROUP_dscd_lbs_bist_fail_group_1(data)                    DSCD_P0_DSCD_BIST_FAIL_GROUP_dscd_lbs_bist_fail_group_1(data)
#define  DSCD_DSCD_BIST_FAIL_GROUP_dscd_lbs_bist_fail_group_0(data)                    DSCD_P0_DSCD_BIST_FAIL_GROUP_dscd_lbs_bist_fail_group_0(data)
#define  DSCD_DSCD_BIST_FAIL_GROUP_dscd_rc_fifo_bist_fail_group(data)                  DSCD_P0_DSCD_BIST_FAIL_GROUP_dscd_rc_fifo_bist_fail_group(data)
#define  DSCD_DSCD_BIST_FAIL_GROUP_dscd_in_async_bist_fail_group(data)                 DSCD_P0_DSCD_BIST_FAIL_GROUP_dscd_in_async_bist_fail_group(data)
#define  DSCD_DSCD_BIST_FAIL_GROUP_get_dscd_out_async_bist_fail_group(data)            DSCD_P0_DSCD_BIST_FAIL_GROUP_get_dscd_out_async_bist_fail_group(data)
#define  DSCD_DSCD_BIST_FAIL_GROUP_get_dscd_lbs_bist_fail_group_1(data)                DSCD_P0_DSCD_BIST_FAIL_GROUP_get_dscd_lbs_bist_fail_group_1(data)
#define  DSCD_DSCD_BIST_FAIL_GROUP_get_dscd_lbs_bist_fail_group_0(data)                DSCD_P0_DSCD_BIST_FAIL_GROUP_get_dscd_lbs_bist_fail_group_0(data)
#define  DSCD_DSCD_BIST_FAIL_GROUP_get_dscd_rc_fifo_bist_fail_group(data)              DSCD_P0_DSCD_BIST_FAIL_GROUP_get_dscd_rc_fifo_bist_fail_group(data)
#define  DSCD_DSCD_BIST_FAIL_GROUP_get_dscd_in_async_bist_fail_group(data)             DSCD_P0_DSCD_BIST_FAIL_GROUP_get_dscd_in_async_bist_fail_group(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_out_async_bist_fail_0_mask                           DSCD_P0_DSCD_BIST_FAIL_dscd_out_async_bist_fail_0_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_in_async_bist_fail_2_mask                            DSCD_P0_DSCD_BIST_FAIL_dscd_in_async_bist_fail_2_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_5_1_mask                               DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_5_1_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_4_1_mask                               DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_4_1_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_3_1_mask                               DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_3_1_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_2_1_mask                               DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_2_1_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_1_1_mask                               DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_1_1_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_0_1_mask                               DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_0_1_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_5_0_mask                               DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_5_0_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_4_0_mask                               DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_4_0_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_3_0_mask                               DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_3_0_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_2_0_mask                               DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_2_0_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_1_0_mask                               DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_1_0_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_0_0_mask                               DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_0_0_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_rc_fifo_bist_fail_1_mask                             DSCD_P0_DSCD_BIST_FAIL_dscd_rc_fifo_bist_fail_1_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_rc_fifo_bist_fail_0_mask                             DSCD_P0_DSCD_BIST_FAIL_dscd_rc_fifo_bist_fail_0_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_in_async_bist_fail_1_mask                            DSCD_P0_DSCD_BIST_FAIL_dscd_in_async_bist_fail_1_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_in_async_bist_fail_0_mask                            DSCD_P0_DSCD_BIST_FAIL_dscd_in_async_bist_fail_0_mask
#define  DSCD_DSCD_BIST_FAIL_dscd_out_async_bist_fail_0(data)                          DSCD_P0_DSCD_BIST_FAIL_dscd_out_async_bist_fail_0(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_in_async_bist_fail_2(data)                           DSCD_P0_DSCD_BIST_FAIL_dscd_in_async_bist_fail_2(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_5_1(data)                              DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_5_1(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_4_1(data)                              DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_4_1(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_3_1(data)                              DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_3_1(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_2_1(data)                              DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_2_1(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_1_1(data)                              DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_1_1(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_0_1(data)                              DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_0_1(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_5_0(data)                              DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_5_0(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_4_0(data)                              DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_4_0(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_3_0(data)                              DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_3_0(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_2_0(data)                              DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_2_0(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_1_0(data)                              DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_1_0(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_lbs_bist_fail_0_0(data)                              DSCD_P0_DSCD_BIST_FAIL_dscd_lbs_bist_fail_0_0(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_rc_fifo_bist_fail_1(data)                            DSCD_P0_DSCD_BIST_FAIL_dscd_rc_fifo_bist_fail_1(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_rc_fifo_bist_fail_0(data)                            DSCD_P0_DSCD_BIST_FAIL_dscd_rc_fifo_bist_fail_0(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_in_async_bist_fail_1(data)                           DSCD_P0_DSCD_BIST_FAIL_dscd_in_async_bist_fail_1(data)
#define  DSCD_DSCD_BIST_FAIL_dscd_in_async_bist_fail_0(data)                           DSCD_P0_DSCD_BIST_FAIL_dscd_in_async_bist_fail_0(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_out_async_bist_fail_0(data)                      DSCD_P0_DSCD_BIST_FAIL_get_dscd_out_async_bist_fail_0(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_in_async_bist_fail_2(data)                       DSCD_P0_DSCD_BIST_FAIL_get_dscd_in_async_bist_fail_2(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_5_1(data)                          DSCD_P0_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_5_1(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_4_1(data)                          DSCD_P0_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_4_1(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_3_1(data)                          DSCD_P0_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_3_1(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_2_1(data)                          DSCD_P0_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_2_1(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_1_1(data)                          DSCD_P0_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_1_1(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_0_1(data)                          DSCD_P0_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_0_1(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_5_0(data)                          DSCD_P0_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_5_0(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_4_0(data)                          DSCD_P0_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_4_0(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_3_0(data)                          DSCD_P0_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_3_0(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_2_0(data)                          DSCD_P0_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_2_0(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_1_0(data)                          DSCD_P0_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_1_0(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_0_0(data)                          DSCD_P0_DSCD_BIST_FAIL_get_dscd_lbs_bist_fail_0_0(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_rc_fifo_bist_fail_1(data)                        DSCD_P0_DSCD_BIST_FAIL_get_dscd_rc_fifo_bist_fail_1(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_rc_fifo_bist_fail_0(data)                        DSCD_P0_DSCD_BIST_FAIL_get_dscd_rc_fifo_bist_fail_0(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_in_async_bist_fail_1(data)                       DSCD_P0_DSCD_BIST_FAIL_get_dscd_in_async_bist_fail_1(data)
#define  DSCD_DSCD_BIST_FAIL_get_dscd_in_async_bist_fail_0(data)                       DSCD_P0_DSCD_BIST_FAIL_get_dscd_in_async_bist_fail_0(data)
#define  DSCD_DSCD_DRF_BIST_MODE_dscd_out_async_drf_bist_mode_mask                     DSCD_P0_DSCD_DRF_BIST_MODE_dscd_out_async_drf_bist_mode_mask
#define  DSCD_DSCD_DRF_BIST_MODE_dscd_lbs_drf_bist_mode_1_mask                         DSCD_P0_DSCD_DRF_BIST_MODE_dscd_lbs_drf_bist_mode_1_mask
#define  DSCD_DSCD_DRF_BIST_MODE_dscd_lbs_drf_bist_mode_0_mask                         DSCD_P0_DSCD_DRF_BIST_MODE_dscd_lbs_drf_bist_mode_0_mask
#define  DSCD_DSCD_DRF_BIST_MODE_dscd_rc_fifo_drf_bist_mode_mask                       DSCD_P0_DSCD_DRF_BIST_MODE_dscd_rc_fifo_drf_bist_mode_mask
#define  DSCD_DSCD_DRF_BIST_MODE_dscd_in_async_drf_bist_mode_mask                      DSCD_P0_DSCD_DRF_BIST_MODE_dscd_in_async_drf_bist_mode_mask
#define  DSCD_DSCD_DRF_BIST_MODE_dscd_out_async_drf_bist_mode(data)                    DSCD_P0_DSCD_DRF_BIST_MODE_dscd_out_async_drf_bist_mode(data)
#define  DSCD_DSCD_DRF_BIST_MODE_dscd_lbs_drf_bist_mode_1(data)                        DSCD_P0_DSCD_DRF_BIST_MODE_dscd_lbs_drf_bist_mode_1(data)
#define  DSCD_DSCD_DRF_BIST_MODE_dscd_lbs_drf_bist_mode_0(data)                        DSCD_P0_DSCD_DRF_BIST_MODE_dscd_lbs_drf_bist_mode_0(data)
#define  DSCD_DSCD_DRF_BIST_MODE_dscd_rc_fifo_drf_bist_mode(data)                      DSCD_P0_DSCD_DRF_BIST_MODE_dscd_rc_fifo_drf_bist_mode(data)
#define  DSCD_DSCD_DRF_BIST_MODE_dscd_in_async_drf_bist_mode(data)                     DSCD_P0_DSCD_DRF_BIST_MODE_dscd_in_async_drf_bist_mode(data)
#define  DSCD_DSCD_DRF_BIST_MODE_get_dscd_out_async_drf_bist_mode(data)                DSCD_P0_DSCD_DRF_BIST_MODE_get_dscd_out_async_drf_bist_mode(data)
#define  DSCD_DSCD_DRF_BIST_MODE_get_dscd_lbs_drf_bist_mode_1(data)                    DSCD_P0_DSCD_DRF_BIST_MODE_get_dscd_lbs_drf_bist_mode_1(data)
#define  DSCD_DSCD_DRF_BIST_MODE_get_dscd_lbs_drf_bist_mode_0(data)                    DSCD_P0_DSCD_DRF_BIST_MODE_get_dscd_lbs_drf_bist_mode_0(data)
#define  DSCD_DSCD_DRF_BIST_MODE_get_dscd_rc_fifo_drf_bist_mode(data)                  DSCD_P0_DSCD_DRF_BIST_MODE_get_dscd_rc_fifo_drf_bist_mode(data)
#define  DSCD_DSCD_DRF_BIST_MODE_get_dscd_in_async_drf_bist_mode(data)                 DSCD_P0_DSCD_DRF_BIST_MODE_get_dscd_in_async_drf_bist_mode(data)
#define  DSCD_DSCD_DRF_BIST_RESUME_dscd_out_async_drf_bist_resume_mask                 DSCD_P0_DSCD_DRF_BIST_RESUME_dscd_out_async_drf_bist_resume_mask
#define  DSCD_DSCD_DRF_BIST_RESUME_dscd_lbs_drf_bist_resume_1_mask                     DSCD_P0_DSCD_DRF_BIST_RESUME_dscd_lbs_drf_bist_resume_1_mask
#define  DSCD_DSCD_DRF_BIST_RESUME_dscd_lbs_drf_bist_resume_0_mask                     DSCD_P0_DSCD_DRF_BIST_RESUME_dscd_lbs_drf_bist_resume_0_mask
#define  DSCD_DSCD_DRF_BIST_RESUME_dscd_rc_fifo_drf_bist_resume_mask                   DSCD_P0_DSCD_DRF_BIST_RESUME_dscd_rc_fifo_drf_bist_resume_mask
#define  DSCD_DSCD_DRF_BIST_RESUME_dscd_in_async_drf_bist_resume_mask                  DSCD_P0_DSCD_DRF_BIST_RESUME_dscd_in_async_drf_bist_resume_mask
#define  DSCD_DSCD_DRF_BIST_RESUME_dscd_out_async_drf_bist_resume(data)                DSCD_P0_DSCD_DRF_BIST_RESUME_dscd_out_async_drf_bist_resume(data)
#define  DSCD_DSCD_DRF_BIST_RESUME_dscd_lbs_drf_bist_resume_1(data)                    DSCD_P0_DSCD_DRF_BIST_RESUME_dscd_lbs_drf_bist_resume_1(data)
#define  DSCD_DSCD_DRF_BIST_RESUME_dscd_lbs_drf_bist_resume_0(data)                    DSCD_P0_DSCD_DRF_BIST_RESUME_dscd_lbs_drf_bist_resume_0(data)
#define  DSCD_DSCD_DRF_BIST_RESUME_dscd_rc_fifo_drf_bist_resume(data)                  DSCD_P0_DSCD_DRF_BIST_RESUME_dscd_rc_fifo_drf_bist_resume(data)
#define  DSCD_DSCD_DRF_BIST_RESUME_dscd_in_async_drf_bist_resume(data)                 DSCD_P0_DSCD_DRF_BIST_RESUME_dscd_in_async_drf_bist_resume(data)
#define  DSCD_DSCD_DRF_BIST_RESUME_get_dscd_out_async_drf_bist_resume(data)            DSCD_P0_DSCD_DRF_BIST_RESUME_get_dscd_out_async_drf_bist_resume(data)
#define  DSCD_DSCD_DRF_BIST_RESUME_get_dscd_lbs_drf_bist_resume_1(data)                DSCD_P0_DSCD_DRF_BIST_RESUME_get_dscd_lbs_drf_bist_resume_1(data)
#define  DSCD_DSCD_DRF_BIST_RESUME_get_dscd_lbs_drf_bist_resume_0(data)                DSCD_P0_DSCD_DRF_BIST_RESUME_get_dscd_lbs_drf_bist_resume_0(data)
#define  DSCD_DSCD_DRF_BIST_RESUME_get_dscd_rc_fifo_drf_bist_resume(data)              DSCD_P0_DSCD_DRF_BIST_RESUME_get_dscd_rc_fifo_drf_bist_resume(data)
#define  DSCD_DSCD_DRF_BIST_RESUME_get_dscd_in_async_drf_bist_resume(data)             DSCD_P0_DSCD_DRF_BIST_RESUME_get_dscd_in_async_drf_bist_resume(data)
#define  DSCD_DSCD_DRF_BIST_DONE_dscd_out_async_drf_bist_done_mask                     DSCD_P0_DSCD_DRF_BIST_DONE_dscd_out_async_drf_bist_done_mask
#define  DSCD_DSCD_DRF_BIST_DONE_dscd_lbs_drf_bist_done_1_mask                         DSCD_P0_DSCD_DRF_BIST_DONE_dscd_lbs_drf_bist_done_1_mask
#define  DSCD_DSCD_DRF_BIST_DONE_dscd_lbs_drf_bist_done_0_mask                         DSCD_P0_DSCD_DRF_BIST_DONE_dscd_lbs_drf_bist_done_0_mask
#define  DSCD_DSCD_DRF_BIST_DONE_dscd_rc_fifo_drf_bist_done_mask                       DSCD_P0_DSCD_DRF_BIST_DONE_dscd_rc_fifo_drf_bist_done_mask
#define  DSCD_DSCD_DRF_BIST_DONE_dscd_in_async_drf_bist_done_mask                      DSCD_P0_DSCD_DRF_BIST_DONE_dscd_in_async_drf_bist_done_mask
#define  DSCD_DSCD_DRF_BIST_DONE_dscd_out_async_drf_bist_done(data)                    DSCD_P0_DSCD_DRF_BIST_DONE_dscd_out_async_drf_bist_done(data)
#define  DSCD_DSCD_DRF_BIST_DONE_dscd_lbs_drf_bist_done_1(data)                        DSCD_P0_DSCD_DRF_BIST_DONE_dscd_lbs_drf_bist_done_1(data)
#define  DSCD_DSCD_DRF_BIST_DONE_dscd_lbs_drf_bist_done_0(data)                        DSCD_P0_DSCD_DRF_BIST_DONE_dscd_lbs_drf_bist_done_0(data)
#define  DSCD_DSCD_DRF_BIST_DONE_dscd_rc_fifo_drf_bist_done(data)                      DSCD_P0_DSCD_DRF_BIST_DONE_dscd_rc_fifo_drf_bist_done(data)
#define  DSCD_DSCD_DRF_BIST_DONE_dscd_in_async_drf_bist_done(data)                     DSCD_P0_DSCD_DRF_BIST_DONE_dscd_in_async_drf_bist_done(data)
#define  DSCD_DSCD_DRF_BIST_DONE_get_dscd_out_async_drf_bist_done(data)                DSCD_P0_DSCD_DRF_BIST_DONE_get_dscd_out_async_drf_bist_done(data)
#define  DSCD_DSCD_DRF_BIST_DONE_get_dscd_lbs_drf_bist_done_1(data)                    DSCD_P0_DSCD_DRF_BIST_DONE_get_dscd_lbs_drf_bist_done_1(data)
#define  DSCD_DSCD_DRF_BIST_DONE_get_dscd_lbs_drf_bist_done_0(data)                    DSCD_P0_DSCD_DRF_BIST_DONE_get_dscd_lbs_drf_bist_done_0(data)
#define  DSCD_DSCD_DRF_BIST_DONE_get_dscd_rc_fifo_drf_bist_done(data)                  DSCD_P0_DSCD_DRF_BIST_DONE_get_dscd_rc_fifo_drf_bist_done(data)
#define  DSCD_DSCD_DRF_BIST_DONE_get_dscd_in_async_drf_bist_done(data)                 DSCD_P0_DSCD_DRF_BIST_DONE_get_dscd_in_async_drf_bist_done(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_GROUP_dscd_out_async_drf_bist_fail_group_mask         DSCD_P0_DSCD_DRF_BIST_FAIL_GROUP_dscd_out_async_drf_bist_fail_group_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_GROUP_dscd_lbs_drf_bist_fail_group_1_mask             DSCD_P0_DSCD_DRF_BIST_FAIL_GROUP_dscd_lbs_drf_bist_fail_group_1_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_GROUP_dscd_lbs_drf_bist_fail_group_0_mask             DSCD_P0_DSCD_DRF_BIST_FAIL_GROUP_dscd_lbs_drf_bist_fail_group_0_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_GROUP_dscd_rc_fifo_drf_bist_fail_group_mask           DSCD_P0_DSCD_DRF_BIST_FAIL_GROUP_dscd_rc_fifo_drf_bist_fail_group_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_GROUP_dscd_in_async_drf_bist_fail_group_mask          DSCD_P0_DSCD_DRF_BIST_FAIL_GROUP_dscd_in_async_drf_bist_fail_group_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_GROUP_dscd_out_async_drf_bist_fail_group(data)        DSCD_P0_DSCD_DRF_BIST_FAIL_GROUP_dscd_out_async_drf_bist_fail_group(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_GROUP_dscd_lbs_drf_bist_fail_group_1(data)            DSCD_P0_DSCD_DRF_BIST_FAIL_GROUP_dscd_lbs_drf_bist_fail_group_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_GROUP_dscd_lbs_drf_bist_fail_group_0(data)            DSCD_P0_DSCD_DRF_BIST_FAIL_GROUP_dscd_lbs_drf_bist_fail_group_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_GROUP_dscd_rc_fifo_drf_bist_fail_group(data)          DSCD_P0_DSCD_DRF_BIST_FAIL_GROUP_dscd_rc_fifo_drf_bist_fail_group(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_GROUP_dscd_in_async_drf_bist_fail_group(data)         DSCD_P0_DSCD_DRF_BIST_FAIL_GROUP_dscd_in_async_drf_bist_fail_group(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_GROUP_get_dscd_out_async_drf_bist_fail_group(data)    DSCD_P0_DSCD_DRF_BIST_FAIL_GROUP_get_dscd_out_async_drf_bist_fail_group(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_GROUP_get_dscd_lbs_drf_bist_fail_group_1(data)        DSCD_P0_DSCD_DRF_BIST_FAIL_GROUP_get_dscd_lbs_drf_bist_fail_group_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_GROUP_get_dscd_lbs_drf_bist_fail_group_0(data)        DSCD_P0_DSCD_DRF_BIST_FAIL_GROUP_get_dscd_lbs_drf_bist_fail_group_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_GROUP_get_dscd_rc_fifo_drf_bist_fail_group(data)      DSCD_P0_DSCD_DRF_BIST_FAIL_GROUP_get_dscd_rc_fifo_drf_bist_fail_group(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_GROUP_get_dscd_in_async_drf_bist_fail_group(data)     DSCD_P0_DSCD_DRF_BIST_FAIL_GROUP_get_dscd_in_async_drf_bist_fail_group(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_out_async_drf_bist_fail_0_mask                   DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_out_async_drf_bist_fail_0_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_in_async_drf_bist_fail_2_mask                    DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_in_async_drf_bist_fail_2_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_5_1_mask                       DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_5_1_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_4_1_mask                       DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_4_1_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_3_1_mask                       DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_3_1_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_2_1_mask                       DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_2_1_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_1_1_mask                       DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_1_1_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_0_1_mask                       DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_0_1_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_5_0_mask                       DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_5_0_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_4_0_mask                       DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_4_0_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_3_0_mask                       DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_3_0_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_2_0_mask                       DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_2_0_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_1_0_mask                       DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_1_0_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_0_0_mask                       DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_0_0_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_rc_fifo_drf_bist_fail_1_mask                     DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_rc_fifo_drf_bist_fail_1_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_rc_fifo_drf_bist_fail_0_mask                     DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_rc_fifo_drf_bist_fail_0_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_in_async_drf_bist_fail_1_mask                    DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_in_async_drf_bist_fail_1_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_in_async_drf_bist_fail_0_mask                    DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_in_async_drf_bist_fail_0_mask
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_out_async_drf_bist_fail_0(data)                  DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_out_async_drf_bist_fail_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_in_async_drf_bist_fail_2(data)                   DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_in_async_drf_bist_fail_2(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_5_1(data)                      DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_5_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_4_1(data)                      DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_4_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_3_1(data)                      DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_3_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_2_1(data)                      DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_2_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_1_1(data)                      DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_1_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_0_1(data)                      DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_0_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_5_0(data)                      DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_5_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_4_0(data)                      DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_4_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_3_0(data)                      DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_3_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_2_0(data)                      DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_2_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_1_0(data)                      DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_1_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_0_0(data)                      DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_lbs_drf_bist_fail_0_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_rc_fifo_drf_bist_fail_1(data)                    DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_rc_fifo_drf_bist_fail_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_rc_fifo_drf_bist_fail_0(data)                    DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_rc_fifo_drf_bist_fail_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_in_async_drf_bist_fail_1(data)                   DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_in_async_drf_bist_fail_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_dscd_in_async_drf_bist_fail_0(data)                   DSCD_P0_DSCD_DRF_BIST_FAIL_dscd_in_async_drf_bist_fail_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_out_async_drf_bist_fail_0(data)              DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_out_async_drf_bist_fail_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_in_async_drf_bist_fail_2(data)               DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_in_async_drf_bist_fail_2(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_5_1(data)                  DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_5_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_4_1(data)                  DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_4_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_3_1(data)                  DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_3_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_2_1(data)                  DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_2_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_1_1(data)                  DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_1_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_0_1(data)                  DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_0_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_5_0(data)                  DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_5_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_4_0(data)                  DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_4_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_3_0(data)                  DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_3_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_2_0(data)                  DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_2_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_1_0(data)                  DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_1_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_0_0(data)                  DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_lbs_drf_bist_fail_0_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_rc_fifo_drf_bist_fail_1(data)                DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_rc_fifo_drf_bist_fail_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_rc_fifo_drf_bist_fail_0(data)                DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_rc_fifo_drf_bist_fail_0(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_in_async_drf_bist_fail_1(data)               DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_in_async_drf_bist_fail_1(data)
#define  DSCD_DSCD_DRF_BIST_FAIL_get_dscd_in_async_drf_bist_fail_0(data)               DSCD_P0_DSCD_DRF_BIST_FAIL_get_dscd_in_async_drf_bist_fail_0(data)
#define  DSCD_DSCD_DRF_BIST_PAUSE_dscd_out_async_drf_bist_pause_mask                   DSCD_P0_DSCD_DRF_BIST_PAUSE_dscd_out_async_drf_bist_pause_mask
#define  DSCD_DSCD_DRF_BIST_PAUSE_dscd_lbs_drf_bist_pause_1_mask                       DSCD_P0_DSCD_DRF_BIST_PAUSE_dscd_lbs_drf_bist_pause_1_mask
#define  DSCD_DSCD_DRF_BIST_PAUSE_dscd_lbs_drf_bist_pause_0_mask                       DSCD_P0_DSCD_DRF_BIST_PAUSE_dscd_lbs_drf_bist_pause_0_mask
#define  DSCD_DSCD_DRF_BIST_PAUSE_dscd_rc_fifo_drf_bist_pause_mask                     DSCD_P0_DSCD_DRF_BIST_PAUSE_dscd_rc_fifo_drf_bist_pause_mask
#define  DSCD_DSCD_DRF_BIST_PAUSE_dscd_in_async_drf_bist_pause_mask                    DSCD_P0_DSCD_DRF_BIST_PAUSE_dscd_in_async_drf_bist_pause_mask
#define  DSCD_DSCD_DRF_BIST_PAUSE_dscd_out_async_drf_bist_pause(data)                  DSCD_P0_DSCD_DRF_BIST_PAUSE_dscd_out_async_drf_bist_pause(data)
#define  DSCD_DSCD_DRF_BIST_PAUSE_dscd_lbs_drf_bist_pause_1(data)                      DSCD_P0_DSCD_DRF_BIST_PAUSE_dscd_lbs_drf_bist_pause_1(data)
#define  DSCD_DSCD_DRF_BIST_PAUSE_dscd_lbs_drf_bist_pause_0(data)                      DSCD_P0_DSCD_DRF_BIST_PAUSE_dscd_lbs_drf_bist_pause_0(data)
#define  DSCD_DSCD_DRF_BIST_PAUSE_dscd_rc_fifo_drf_bist_pause(data)                    DSCD_P0_DSCD_DRF_BIST_PAUSE_dscd_rc_fifo_drf_bist_pause(data)
#define  DSCD_DSCD_DRF_BIST_PAUSE_dscd_in_async_drf_bist_pause(data)                   DSCD_P0_DSCD_DRF_BIST_PAUSE_dscd_in_async_drf_bist_pause(data)
#define  DSCD_DSCD_DRF_BIST_PAUSE_get_dscd_out_async_drf_bist_pause(data)              DSCD_P0_DSCD_DRF_BIST_PAUSE_get_dscd_out_async_drf_bist_pause(data)
#define  DSCD_DSCD_DRF_BIST_PAUSE_get_dscd_lbs_drf_bist_pause_1(data)                  DSCD_P0_DSCD_DRF_BIST_PAUSE_get_dscd_lbs_drf_bist_pause_1(data)
#define  DSCD_DSCD_DRF_BIST_PAUSE_get_dscd_lbs_drf_bist_pause_0(data)                  DSCD_P0_DSCD_DRF_BIST_PAUSE_get_dscd_lbs_drf_bist_pause_0(data)
#define  DSCD_DSCD_DRF_BIST_PAUSE_get_dscd_rc_fifo_drf_bist_pause(data)                DSCD_P0_DSCD_DRF_BIST_PAUSE_get_dscd_rc_fifo_drf_bist_pause(data)
#define  DSCD_DSCD_DRF_BIST_PAUSE_get_dscd_in_async_drf_bist_pause(data)               DSCD_P0_DSCD_DRF_BIST_PAUSE_get_dscd_in_async_drf_bist_pause(data)
#define  DSCD_DSCD_BIST_T12_TEST_dscd_out_async_rnma_mask                              DSCD_P0_DSCD_BIST_T12_TEST_dscd_out_async_rnma_mask
#define  DSCD_DSCD_BIST_T12_TEST_dscd_lbs_wpulse_mask                                  DSCD_P0_DSCD_BIST_T12_TEST_dscd_lbs_wpulse_mask
#define  DSCD_DSCD_BIST_T12_TEST_dscd_lbs_wa_mask                                      DSCD_P0_DSCD_BIST_T12_TEST_dscd_lbs_wa_mask
#define  DSCD_DSCD_BIST_T12_TEST_dscd_lbs_bc2_mask                                     DSCD_P0_DSCD_BIST_T12_TEST_dscd_lbs_bc2_mask
#define  DSCD_DSCD_BIST_T12_TEST_dscd_lbs_bc1_mask                                     DSCD_P0_DSCD_BIST_T12_TEST_dscd_lbs_bc1_mask
#define  DSCD_DSCD_BIST_T12_TEST_dscd_lbs_rnm_mask                                     DSCD_P0_DSCD_BIST_T12_TEST_dscd_lbs_rnm_mask
#define  DSCD_DSCD_BIST_T12_TEST_dscd_rc_fifo_bc2_mask                                 DSCD_P0_DSCD_BIST_T12_TEST_dscd_rc_fifo_bc2_mask
#define  DSCD_DSCD_BIST_T12_TEST_dscd_rc_fifo_bc1_mask                                 DSCD_P0_DSCD_BIST_T12_TEST_dscd_rc_fifo_bc1_mask
#define  DSCD_DSCD_BIST_T12_TEST_dscd_rc_fifo_rnm_mask                                 DSCD_P0_DSCD_BIST_T12_TEST_dscd_rc_fifo_rnm_mask
#define  DSCD_DSCD_BIST_T12_TEST_dscd_in_async_rnma_mask                               DSCD_P0_DSCD_BIST_T12_TEST_dscd_in_async_rnma_mask
#define  DSCD_DSCD_BIST_T12_TEST_dscd_out_async_rnma(data)                             DSCD_P0_DSCD_BIST_T12_TEST_dscd_out_async_rnma(data)
#define  DSCD_DSCD_BIST_T12_TEST_dscd_lbs_wpulse(data)                                 DSCD_P0_DSCD_BIST_T12_TEST_dscd_lbs_wpulse(data)
#define  DSCD_DSCD_BIST_T12_TEST_dscd_lbs_wa(data)                                     DSCD_P0_DSCD_BIST_T12_TEST_dscd_lbs_wa(data)
#define  DSCD_DSCD_BIST_T12_TEST_dscd_lbs_bc2(data)                                    DSCD_P0_DSCD_BIST_T12_TEST_dscd_lbs_bc2(data)
#define  DSCD_DSCD_BIST_T12_TEST_dscd_lbs_bc1(data)                                    DSCD_P0_DSCD_BIST_T12_TEST_dscd_lbs_bc1(data)
#define  DSCD_DSCD_BIST_T12_TEST_dscd_lbs_rnm(data)                                    DSCD_P0_DSCD_BIST_T12_TEST_dscd_lbs_rnm(data)
#define  DSCD_DSCD_BIST_T12_TEST_dscd_rc_fifo_bc2(data)                                DSCD_P0_DSCD_BIST_T12_TEST_dscd_rc_fifo_bc2(data)
#define  DSCD_DSCD_BIST_T12_TEST_dscd_rc_fifo_bc1(data)                                DSCD_P0_DSCD_BIST_T12_TEST_dscd_rc_fifo_bc1(data)
#define  DSCD_DSCD_BIST_T12_TEST_dscd_rc_fifo_rnm(data)                                DSCD_P0_DSCD_BIST_T12_TEST_dscd_rc_fifo_rnm(data)
#define  DSCD_DSCD_BIST_T12_TEST_dscd_in_async_rnma(data)                              DSCD_P0_DSCD_BIST_T12_TEST_dscd_in_async_rnma(data)
#define  DSCD_DSCD_BIST_T12_TEST_get_dscd_out_async_rnma(data)                         DSCD_P0_DSCD_BIST_T12_TEST_get_dscd_out_async_rnma(data)
#define  DSCD_DSCD_BIST_T12_TEST_get_dscd_lbs_wpulse(data)                             DSCD_P0_DSCD_BIST_T12_TEST_get_dscd_lbs_wpulse(data)
#define  DSCD_DSCD_BIST_T12_TEST_get_dscd_lbs_wa(data)                                 DSCD_P0_DSCD_BIST_T12_TEST_get_dscd_lbs_wa(data)
#define  DSCD_DSCD_BIST_T12_TEST_get_dscd_lbs_bc2(data)                                DSCD_P0_DSCD_BIST_T12_TEST_get_dscd_lbs_bc2(data)
#define  DSCD_DSCD_BIST_T12_TEST_get_dscd_lbs_bc1(data)                                DSCD_P0_DSCD_BIST_T12_TEST_get_dscd_lbs_bc1(data)
#define  DSCD_DSCD_BIST_T12_TEST_get_dscd_lbs_rnm(data)                                DSCD_P0_DSCD_BIST_T12_TEST_get_dscd_lbs_rnm(data)
#define  DSCD_DSCD_BIST_T12_TEST_get_dscd_rc_fifo_bc2(data)                            DSCD_P0_DSCD_BIST_T12_TEST_get_dscd_rc_fifo_bc2(data)
#define  DSCD_DSCD_BIST_T12_TEST_get_dscd_rc_fifo_bc1(data)                            DSCD_P0_DSCD_BIST_T12_TEST_get_dscd_rc_fifo_bc1(data)
#define  DSCD_DSCD_BIST_T12_TEST_get_dscd_rc_fifo_rnm(data)                            DSCD_P0_DSCD_BIST_T12_TEST_get_dscd_rc_fifo_rnm(data)
#define  DSCD_DSCD_BIST_T12_TEST_get_dscd_in_async_rnma(data)                          DSCD_P0_DSCD_BIST_T12_TEST_get_dscd_in_async_rnma(data)


