Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 19 01:53:09 2023
| Host         : unbound-phoenix running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file interface_bd_wrapper_timing_summary_routed.rpt -pb interface_bd_wrapper_timing_summary_routed.pb -rpx interface_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : interface_bd_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: interface_bd_i/jstk_uart_bridge_0/U0/data_ready_rx_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.995        0.000                      0                 1337        0.033        0.000                      0                 1337        3.000        0.000                       0                   649  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
sys_clock                            {0.000 5.000}      10.000          100.000         
  clk_out1_interface_bd_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_interface_bd_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_interface_bd_clk_wiz_0_0        3.995        0.000                      0                 1315        0.033        0.000                      0                 1315        4.020        0.000                       0                   645  
  clkfbout_interface_bd_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_out1_interface_bd_clk_wiz_0_0  clk_out1_interface_bd_clk_wiz_0_0        7.204        0.000                      0                   22        0.542        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_interface_bd_clk_wiz_0_0
  To Clock:  clk_out1_interface_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_rx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 1.588ns (28.866%)  route 3.913ns (71.134%))
  Logic Levels:           4  (LUT3=3 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.553    -0.959    interface_bd_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X35Y98         FDRE                                         r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_rx_state_reg[0]/Q
                         net (fo=7, routed)           0.857     0.354    interface_bd_i/jstk_uart_bridge_0/U0/rx_state__0[0]
    SLICE_X33Y98         LUT3 (Prop_lut3_I1_O)        0.152     0.506 r  interface_bd_i/jstk_uart_bridge_0/U0/s_axis_tready_INST_0/O
                         net (fo=1, routed)           0.434     0.939    interface_bd_i/AXI4Stream_UART_0/U0/m00_axis_rx_tready
    SLICE_X32Y98         LUT3 (Prop_lut3_I0_O)        0.321     1.260 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.816     2.077    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rd_en
    SLICE_X33Y91         LUT3 (Prop_lut3_I2_O)        0.327     2.404 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.925     3.329    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    SLICE_X35Y98         LUT4 (Prop_lut4_I3_O)        0.332     3.661 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.882     4.542    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_REGCEB_cooolgate_en_sig_2
    RAMB18_X1Y38         RAMB18E1                                     r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.477     8.482    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.491     8.972    
                         clock uncertainty           -0.074     8.898    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.360     8.538    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -4.542    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             4.889ns  (required time - arrival time)
  Source:                 interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_rx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.261ns (27.872%)  route 3.263ns (72.128%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.553    -0.959    interface_bd_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X35Y98         FDRE                                         r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_rx_state_reg[0]/Q
                         net (fo=7, routed)           0.857     0.354    interface_bd_i/jstk_uart_bridge_0/U0/rx_state__0[0]
    SLICE_X33Y98         LUT3 (Prop_lut3_I1_O)        0.152     0.506 r  interface_bd_i/jstk_uart_bridge_0/U0/s_axis_tready_INST_0/O
                         net (fo=1, routed)           0.434     0.939    interface_bd_i/AXI4Stream_UART_0/U0/m00_axis_rx_tready
    SLICE_X32Y98         LUT3 (Prop_lut3_I0_O)        0.321     1.260 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX_i_1/O
                         net (fo=8, routed)           0.816     2.077    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X33Y91         LUT4 (Prop_lut4_I2_O)        0.332     2.409 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=24, routed)          1.157     3.565    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB18_X1Y38         RAMB18E1                                     r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.477     8.482    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.491     8.972    
                         clock uncertainty           -0.074     8.898    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.455    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.455    
                         arrival time                          -3.565    
  -------------------------------------------------------------------
                         slack                                  4.889    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_rx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.254ns (28.890%)  route 3.087ns (71.110%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.600    -0.911    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X1Y38         RAMB18E1                                     r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y38         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.882    -0.029 f  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOBDO[4]
                         net (fo=4, routed)           1.763     1.733    interface_bd_i/jstk_uart_bridge_0/U0/s_axis_tdata[4]
    SLICE_X33Y98         LUT6 (Prop_lut6_I3_O)        0.124     1.857 r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_rx_state[2]_i_3/O
                         net (fo=1, routed)           0.433     2.290    interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_rx_state[2]_i_3_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.414 r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_rx_state[2]_i_2/O
                         net (fo=3, routed)           0.311     2.725    interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_rx_state[2]_i_2_n_0
    SLICE_X35Y98         LUT6 (Prop_lut6_I1_O)        0.124     2.849 r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_rx_state[2]_i_1/O
                         net (fo=2, routed)           0.580     3.429    interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_rx_state[2]_i_1_n_0
    SLICE_X35Y98         FDRE                                         r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_rx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.435     8.439    interface_bd_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X35Y98         FDRE                                         r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.491     8.930    
                         clock uncertainty           -0.074     8.855    
    SLICE_X35Y98         FDRE (Setup_fdre_C_D)       -0.058     8.797    interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.797    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.828ns (21.444%)  route 3.033ns (78.556%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.740    -0.772    interface_bd_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X18Y103        FDRE                                         r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=16, routed)          0.855     0.539    interface_bd_i/jstk_uart_bridge_0/U0/tx_state__0[0]
    SLICE_X17Y103        LUT3 (Prop_lut3_I1_O)        0.124     0.663 r  interface_bd_i/jstk_uart_bridge_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=1, routed)           0.566     1.230    interface_bd_i/AXI4Stream_UART_0/U0/s00_axis_tx_tvalid
    SLICE_X15Y101        LUT3 (Prop_lut3_I2_O)        0.124     1.354 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.822     2.175    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.124     2.299 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=48, routed)          0.790     3.090    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X0Y40         RAMB18E1                                     r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.658     8.662    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y40         RAMB18E1                                     r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.571     9.233    
                         clock uncertainty           -0.074     9.159    
    RAMB18_X0Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.627    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -3.090    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.630ns  (required time - arrival time)
  Source:                 interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.828ns (21.469%)  route 3.029ns (78.531%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.740    -0.772    interface_bd_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X18Y103        FDRE                                         r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=16, routed)          0.855     0.539    interface_bd_i/jstk_uart_bridge_0/U0/tx_state__0[0]
    SLICE_X17Y103        LUT3 (Prop_lut3_I1_O)        0.124     0.663 r  interface_bd_i/jstk_uart_bridge_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=1, routed)           0.566     1.230    interface_bd_i/AXI4Stream_UART_0/U0/s00_axis_tx_tvalid
    SLICE_X15Y101        LUT3 (Prop_lut3_I2_O)        0.124     1.354 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.822     2.175    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.124     2.299 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=48, routed)          0.786     3.085    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/ena
    RAMB18_X0Y40         RAMB18E1                                     r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.658     8.662    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y40         RAMB18E1                                     r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.571     9.233    
                         clock uncertainty           -0.074     9.159    
    RAMB18_X0Y40         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.716    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  5.630    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.828ns (21.836%)  route 2.964ns (78.164%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.740    -0.772    interface_bd_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X18Y103        FDRE                                         r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=16, routed)          0.855     0.539    interface_bd_i/jstk_uart_bridge_0/U0/tx_state__0[0]
    SLICE_X17Y103        LUT3 (Prop_lut3_I1_O)        0.124     0.663 r  interface_bd_i/jstk_uart_bridge_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=1, routed)           0.566     1.230    interface_bd_i/AXI4Stream_UART_0/U0/s00_axis_tx_tvalid
    SLICE_X15Y101        LUT3 (Prop_lut3_I2_O)        0.124     1.354 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.822     2.175    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.124     2.299 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=48, routed)          0.721     3.020    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/E[0]
    SLICE_X13Y97         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.441     8.445    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y97         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/C
                         clock pessimism              0.491     8.936    
                         clock uncertainty           -0.074     8.861    
    SLICE_X13Y97         FDRE (Setup_fdre_C_CE)      -0.205     8.656    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.020    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.828ns (21.836%)  route 2.964ns (78.164%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.740    -0.772    interface_bd_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X18Y103        FDRE                                         r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=16, routed)          0.855     0.539    interface_bd_i/jstk_uart_bridge_0/U0/tx_state__0[0]
    SLICE_X17Y103        LUT3 (Prop_lut3_I1_O)        0.124     0.663 r  interface_bd_i/jstk_uart_bridge_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=1, routed)           0.566     1.230    interface_bd_i/AXI4Stream_UART_0/U0/s00_axis_tx_tvalid
    SLICE_X15Y101        LUT3 (Prop_lut3_I2_O)        0.124     1.354 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.822     2.175    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.124     2.299 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=48, routed)          0.721     3.020    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/E[0]
    SLICE_X13Y97         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.441     8.445    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y97         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]/C
                         clock pessimism              0.491     8.936    
                         clock uncertainty           -0.074     8.861    
    SLICE_X13Y97         FDRE (Setup_fdre_C_CE)      -0.205     8.656    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.020    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.828ns (21.836%)  route 2.964ns (78.164%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.740    -0.772    interface_bd_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X18Y103        FDRE                                         r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=16, routed)          0.855     0.539    interface_bd_i/jstk_uart_bridge_0/U0/tx_state__0[0]
    SLICE_X17Y103        LUT3 (Prop_lut3_I1_O)        0.124     0.663 r  interface_bd_i/jstk_uart_bridge_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=1, routed)           0.566     1.230    interface_bd_i/AXI4Stream_UART_0/U0/s00_axis_tx_tvalid
    SLICE_X15Y101        LUT3 (Prop_lut3_I2_O)        0.124     1.354 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.822     2.175    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.124     2.299 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=48, routed)          0.721     3.020    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/E[0]
    SLICE_X13Y97         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.441     8.445    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y97         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/C
                         clock pessimism              0.491     8.936    
                         clock uncertainty           -0.074     8.861    
    SLICE_X13Y97         FDRE (Setup_fdre_C_CE)      -0.205     8.656    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.020    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.636ns  (required time - arrival time)
  Source:                 interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.828ns (21.836%)  route 2.964ns (78.164%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.740    -0.772    interface_bd_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X18Y103        FDRE                                         r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=16, routed)          0.855     0.539    interface_bd_i/jstk_uart_bridge_0/U0/tx_state__0[0]
    SLICE_X17Y103        LUT3 (Prop_lut3_I1_O)        0.124     0.663 r  interface_bd_i/jstk_uart_bridge_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=1, routed)           0.566     1.230    interface_bd_i/AXI4Stream_UART_0/U0/s00_axis_tx_tvalid
    SLICE_X15Y101        LUT3 (Prop_lut3_I2_O)        0.124     1.354 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.822     2.175    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.124     2.299 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=48, routed)          0.721     3.020    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/E[0]
    SLICE_X13Y97         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.441     8.445    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X13Y97         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]/C
                         clock pessimism              0.491     8.936    
                         clock uncertainty           -0.074     8.861    
    SLICE_X13Y97         FDRE (Setup_fdre_C_CE)      -0.205     8.656    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                          8.656    
                         arrival time                          -3.020    
  -------------------------------------------------------------------
                         slack                                  5.636    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.828ns (20.669%)  route 3.178ns (79.331%))
  Logic Levels:           3  (LUT3=2 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 8.620 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.772ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.740    -0.772    interface_bd_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X18Y103        FDRE                                         r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.316 r  interface_bd_i/jstk_uart_bridge_0/U0/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=16, routed)          0.855     0.539    interface_bd_i/jstk_uart_bridge_0/U0/tx_state__0[0]
    SLICE_X17Y103        LUT3 (Prop_lut3_I1_O)        0.124     0.663 r  interface_bd_i/jstk_uart_bridge_0/U0/m_axis_tvalid_INST_0/O
                         net (fo=1, routed)           0.566     1.230    interface_bd_i/AXI4Stream_UART_0/U0/s00_axis_tx_tvalid
    SLICE_X15Y101        LUT3 (Prop_lut3_I2_O)        0.124     1.354 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX_i_2/O
                         net (fo=6, routed)           0.822     2.175    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.124     2.299 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=48, routed)          0.935     3.234    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/E[0]
    SLICE_X11Y103        FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.615     8.620    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X11Y103        FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                         clock pessimism              0.571     9.190    
                         clock uncertainty           -0.074     9.116    
    SLICE_X11Y103        FDRE (Setup_fdre_C_CE)      -0.205     8.911    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          8.911    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  5.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.187ns (46.206%)  route 0.218ns (53.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.642    -0.539    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X35Y104        FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick_reg/Q
                         net (fo=13, routed)          0.218    -0.180    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick__0
    SLICE_X37Y104        LUT3 (Prop_lut3_I1_O)        0.046    -0.134 r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr[1]_i_1_n_0
    SLICE_X37Y104        FDSE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.916    -0.773    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X37Y104        FDSE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[1]/C
                         clock pessimism              0.499    -0.274    
    SLICE_X37Y104        FDSE (Hold_fdse_C_D)         0.107    -0.167    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.073%)  route 0.218ns (53.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.642    -0.539    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X35Y104        FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick_reg/Q
                         net (fo=13, routed)          0.218    -0.180    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick__0
    SLICE_X37Y104        LUT3 (Prop_lut3_I1_O)        0.045    -0.135 r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr[0]_i_1_n_0
    SLICE_X37Y104        FDSE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.916    -0.773    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X37Y104        FDSE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/C
                         clock pessimism              0.499    -0.274    
    SLICE_X37Y104        FDSE (Hold_fdse_C_D)         0.091    -0.183    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.853%)  route 0.118ns (23.147%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.565    -0.616    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X15Y99         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/Q
                         net (fo=2, routed)           0.117    -0.358    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/Q[4]
    SLICE_X15Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.161 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.160    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__0_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.106 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.106    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]_i_1__0_n_7
    SLICE_X15Y100        FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.921    -0.768    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X15Y100        FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.503    -0.265    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.105    -0.160    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.575%)  route 0.126ns (23.425%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.565    -0.616    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/wr_clk
    SLICE_X14Y98         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[2]/Q
                         net (fo=2, routed)           0.126    -0.327    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/Q[2]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.171 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.171    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[3]_i_1__1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.131 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.130    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[7]_i_1__1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.077 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[10]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.077    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[10]_i_1__1_n_7
    SLICE_X14Y100        FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.921    -0.768    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/wr_clk
    SLICE_X14Y100        FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[8]/C
                         clock pessimism              0.503    -0.265    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134    -0.131    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.342%)  route 0.118ns (22.658%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.565    -0.616    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X15Y99         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/Q
                         net (fo=2, routed)           0.117    -0.358    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/Q[4]
    SLICE_X15Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.161 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001    -0.160    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]_i_1__0_n_0
    SLICE_X15Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.095 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    -0.095    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]_i_1__0_n_5
    SLICE_X15Y100        FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.921    -0.768    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X15Y100        FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]/C
                         clock pessimism              0.503    -0.265    
    SLICE_X15Y100        FDRE (Hold_fdre_C_D)         0.105    -0.160    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.126%)  route 0.126ns (22.874%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.565    -0.616    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/wr_clk
    SLICE_X14Y98         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[2]/Q
                         net (fo=2, routed)           0.126    -0.327    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/Q[2]
    SLICE_X14Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.171 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    -0.171    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[3]_i_1__1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.131 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.130    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[7]_i_1__1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.064 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[10]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.064    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[10]_i_1__1_n_5
    SLICE_X14Y100        FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.921    -0.768    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/wr_clk
    SLICE_X14Y100        FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[10]/C
                         clock pessimism              0.503    -0.265    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134    -0.131    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gaf_wptr_p3.wrpp3_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.131    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.209ns (48.931%)  route 0.218ns (51.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.560    -0.621    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X34Y94         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[6]/Q
                         net (fo=4, routed)           0.218    -0.239    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_in_bin[6]
    SLICE_X36Y94         LUT2 (Prop_lut2_I1_O)        0.045    -0.194 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/gray_enc[6]
    SLICE_X36Y94         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.829    -0.860    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X36Y94         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X36Y94         FDRE (Hold_fdre_C_D)         0.092    -0.264    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 interface_bd_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.227%)  route 0.311ns (68.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.646    -0.535    interface_bd_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X17Y104        FDRE                                         r  interface_bd_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  interface_bd_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[0]/Q
                         net (fo=1, routed)           0.311    -0.083    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[0]
    RAMB18_X0Y40         RAMB18E1                                     r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.964    -0.726    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y40         RAMB18E1                                     r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.270    -0.455    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.159    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.118%)  route 0.208ns (61.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.560    -0.621    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X35Y95         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.208    -0.285    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X37Y95         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.829    -0.860    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X37Y95         FDRE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)        -0.006    -0.362    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 interface_bd_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_interface_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.609%)  route 0.277ns (68.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.646    -0.535    interface_bd_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X16Y103        FDRE                                         r  interface_bd_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y103        FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  interface_bd_i/jstk_uart_bridge_0/U0/m_axis_tdata_reg[6]/Q
                         net (fo=1, routed)           0.277    -0.130    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[6]
    RAMB18_X0Y40         RAMB18E1                                     r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.964    -0.726    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X0Y40         RAMB18E1                                     r  interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.270    -0.455    
    RAMB18_X0Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.242    -0.213    interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_interface_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y40     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    interface_bd_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y90     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y90     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y93     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y92     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y108    interface_bd_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y108    interface_bd_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y90     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y90     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y93     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y93     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y94     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y94     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y94     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y93     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y108    interface_bd_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y108    interface_bd_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y93     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y92     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y93     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y94     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y94     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y94     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y92     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y91     interface_bd_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_interface_bd_clk_wiz_0_0
  To Clock:  clkfbout_interface_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_interface_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    interface_bd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_interface_bd_clk_wiz_0_0
  To Clock:  clk_out1_interface_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.542ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.456ns (19.396%)  route 1.895ns (80.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.736    -0.776    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.895     1.575    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X5Y101         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.683     8.688    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X5Y101         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism              0.571     9.258    
                         clock uncertainty           -0.074     9.184    
    SLICE_X5Y101         FDCE (Recov_fdce_C_CLR)     -0.405     8.779    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                  7.204    

Slack (MET) :             7.204ns  (required time - arrival time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.456ns (19.396%)  route 1.895ns (80.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.736    -0.776    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.895     1.575    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X5Y101         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.683     8.688    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X5Y101         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/C
                         clock pessimism              0.571     9.258    
                         clock uncertainty           -0.074     9.184    
    SLICE_X5Y101         FDCE (Recov_fdce_C_CLR)     -0.405     8.779    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -1.575    
  -------------------------------------------------------------------
                         slack                                  7.204    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.456ns (19.637%)  route 1.866ns (80.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.736    -0.776    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.866     1.547    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y102         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.683     8.688    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y102         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/C
                         clock pessimism              0.571     9.258    
                         clock uncertainty           -0.074     9.184    
    SLICE_X7Y102         FDCE (Recov_fdce_C_CLR)     -0.405     8.779    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.456ns (19.637%)  route 1.866ns (80.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.736    -0.776    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.866     1.547    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y102         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.683     8.688    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y102         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/C
                         clock pessimism              0.571     9.258    
                         clock uncertainty           -0.074     9.184    
    SLICE_X7Y102         FDCE (Recov_fdce_C_CLR)     -0.405     8.779    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.456ns (19.637%)  route 1.866ns (80.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.736    -0.776    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.866     1.547    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y102         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.683     8.688    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y102         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/C
                         clock pessimism              0.571     9.258    
                         clock uncertainty           -0.074     9.184    
    SLICE_X7Y102         FDCE (Recov_fdce_C_CLR)     -0.405     8.779    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.456ns (19.637%)  route 1.866ns (80.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.736    -0.776    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.866     1.547    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y102         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.683     8.688    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y102         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/C
                         clock pessimism              0.571     9.258    
                         clock uncertainty           -0.074     9.184    
    SLICE_X7Y102         FDCE (Recov_fdce_C_CLR)     -0.405     8.779    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.456ns (19.637%)  route 1.866ns (80.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.736    -0.776    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.866     1.547    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y102         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.683     8.688    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y102         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]/C
                         clock pessimism              0.571     9.258    
                         clock uncertainty           -0.074     9.184    
    SLICE_X7Y102         FDCE (Recov_fdce_C_CLR)     -0.405     8.779    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[6]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.456ns (19.637%)  route 1.866ns (80.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 8.688 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.736    -0.776    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.866     1.547    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X7Y102         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.683     8.688    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X7Y102         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]/C
                         clock pessimism              0.571     9.258    
                         clock uncertainty           -0.074     9.184    
    SLICE_X7Y102         FDCE (Recov_fdce_C_CLR)     -0.405     8.779    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[7]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.456ns (23.633%)  route 1.474ns (76.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.736    -0.776    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.474     1.154    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X40Y97         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.438     8.442    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X40Y97         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X40Y97         FDCE (Recov_fdce_C_CLR)     -0.405     8.453    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@10.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.456ns (23.633%)  route 1.474ns (76.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.776ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.736    -0.776    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.320 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.474     1.154    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X40Y97         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         1.438     8.442    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X40Y97         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                         clock pessimism              0.491     8.933    
                         clock uncertainty           -0.074     8.858    
    SLICE_X40Y97         FDCE (Recov_fdce_C_CLR)     -0.405     8.453    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]
  -------------------------------------------------------------------
                         required time                          8.453    
                         arrival time                          -1.154    
  -------------------------------------------------------------------
                         slack                                  7.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.285%)  route 0.492ns (77.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.643    -0.538    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.492     0.095    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X36Y97         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.830    -0.859    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X36Y97         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                         clock pessimism              0.503    -0.355    
    SLICE_X36Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.447    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 interface_bd_i/jstk_uart_bridge_0/U0/data_ready_rx_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/jstk_uart_bridge_0/U0/data_ready_rx_reg/CLR
                            (removal check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.535%)  route 0.336ns (70.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.562    -0.619    interface_bd_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X32Y98         FDCE                                         r  interface_bd_i/jstk_uart_bridge_0/U0/data_ready_rx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.478 f  interface_bd_i/jstk_uart_bridge_0/U0/data_ready_rx_reg/Q
                         net (fo=25, routed)          0.336    -0.142    interface_bd_i/jstk_uart_bridge_0/U0/data_ready_rx_reg_n_0
    SLICE_X32Y98         FDCE                                         f  interface_bd_i/jstk_uart_bridge_0/U0/data_ready_rx_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.830    -0.859    interface_bd_i/jstk_uart_bridge_0/U0/aclk
    SLICE_X32Y98         FDCE                                         r  interface_bd_i/jstk_uart_bridge_0/U0/data_ready_rx_reg/C
                         clock pessimism              0.240    -0.619    
    SLICE_X32Y98         FDCE (Remov_fdce_C_CLR)     -0.092    -0.711    interface_bd_i/jstk_uart_bridge_0/U0/data_ready_rx_reg
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.141ns (19.206%)  route 0.593ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.643    -0.538    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.593     0.196    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X41Y97         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.832    -0.858    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X41Y97         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X41Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.141ns (19.206%)  route 0.593ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.643    -0.538    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.593     0.196    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X41Y97         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.832    -0.858    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X41Y97         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X41Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.141ns (19.206%)  route 0.593ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.643    -0.538    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.593     0.196    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X41Y97         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.832    -0.858    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X41Y97         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X41Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.141ns (19.206%)  route 0.593ns (80.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.643    -0.538    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.593     0.196    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X41Y97         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.832    -0.858    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X41Y97         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X41Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.092%)  route 0.598ns (80.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.643    -0.538    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.598     0.201    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X40Y97         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.832    -0.858    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X40Y97         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X40Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.092%)  route 0.598ns (80.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.643    -0.538    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.598     0.201    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X40Y97         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.832    -0.858    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X40Y97         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X40Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.092%)  route 0.598ns (80.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.643    -0.538    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.598     0.201    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X40Y97         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.832    -0.858    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X40Y97         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X40Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_interface_bd_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_interface_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.141ns (19.092%)  route 0.598ns (80.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.643    -0.538    interface_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y106        FDRE                                         r  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.397 f  interface_bd_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.598     0.201    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X40Y97         FDCE                                         f  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_interface_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    interface_bd_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  interface_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    interface_bd_i/clk_wiz_0/inst/clk_in1_interface_bd_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  interface_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    interface_bd_i/clk_wiz_0/inst/clk_out1_interface_bd_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  interface_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=643, routed)         0.832    -0.858    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X40Y97         FDCE                                         r  interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X40Y97         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    interface_bd_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.647    





