// Seed: 444189329
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_12;
endmodule
module module_1 #(
    parameter id_22 = 32'd37,
    parameter id_25 = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    _id_22
);
  inout wire _id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout reg id_2;
  inout wire id_1;
  wire id_23;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_10,
      id_10,
      id_15,
      id_12,
      id_1,
      id_12,
      id_13,
      id_14,
      id_4
  );
  logic id_24 = -1;
  logic _id_25;
  task id_26;
    logic id_27;
    input [id_22 : id_25] id_28;
    id_2 <= id_14;
  endtask
  wire id_29;
endmodule
