$comment
	File created using the following command:
		vcd file InstructionRegister.msim.vcd -direction
$end
$date
	Sun Nov 30 04:00:39 2014
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module InstructionRegister_vlg_vec_tst $end
$var reg 1 ! Clear $end
$var reg 1 " IR0 $end
$var reg 1 # IR1 $end
$var reg 1 $ IR2 $end
$var reg 1 % IR3 $end
$var reg 1 & Load $end
$var wire 1 ' IRout0 $end
$var wire 1 ( IRout1 $end
$var wire 1 ) IRout2 $end
$var wire 1 * IRout3 $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 Load~combout $end
$var wire 1 3 Load~clkctrl_outclk $end
$var wire 1 4 IR3~combout $end
$var wire 1 5 inst~feeder_combout $end
$var wire 1 6 Clear~combout $end
$var wire 1 7 Clear~clkctrl_outclk $end
$var wire 1 8 inst~regout $end
$var wire 1 9 IR2~combout $end
$var wire 1 : inst2~feeder_combout $end
$var wire 1 ; inst2~regout $end
$var wire 1 < IR1~combout $end
$var wire 1 = inst3~feeder_combout $end
$var wire 1 > inst3~regout $end
$var wire 1 ? IR0~combout $end
$var wire 1 @ inst4~regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
x+
0,
1-
x.
1/
10
11
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
$end
#20000
1"
1#
1$
1%
1?
1<
19
14
0+
1=
1:
15
#40000
1!
1&
16
12
13
17
1+
1@
1>
1;
18
1'
1(
1)
1*
#60000
0"
0#
0$
0%
0?
0<
09
04
0+
0=
0:
05
#80000
0!
06
07
1+
08
0;
0>
0@
0*
0)
0(
0'
#100000
1"
1#
1$
1?
1<
19
0+
1=
1:
#120000
1!
16
17
1+
#140000
0"
0#
0$
0?
0<
09
0+
0=
0:
#160000
0!
06
07
1+
#200000
0&
02
03
0+
#1000000
