
UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002be0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08002db0  08002db0  00012db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e00  08002e00  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08002e00  08002e00  00012e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002e08  08002e08  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e08  08002e08  00012e08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e0c  08002e0c  00012e0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08002e10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  2000006c  08002e7c  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000224  08002e7c  00020224  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008286  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001718  00000000  00000000  00028365  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000710  00000000  00000000  00029a80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000055e  00000000  00000000  0002a190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002105b  00000000  00000000  0002a6ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009c11  00000000  00000000  0004b749  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c8398  00000000  00000000  0005535a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002094  00000000  00000000  0011d6f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  0011f788  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002d98 	.word	0x08002d98

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	08002d98 	.word	0x08002d98

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b0:	f000 f9fa 	bl	80009a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b4:	f000 f822 	bl	80005fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b8:	f000 f8bc 	bl	8000734 <MX_GPIO_Init>
  // UART is generated auto by IDE
  MX_USART2_UART_Init();
 80005bc:	f000 f890 	bl	80006e0 <MX_USART2_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Viết số cần gửi vào array char
	  sprintf(dataNumber, "%d\n", number);
 80005c0:	4b09      	ldr	r3, [pc, #36]	; (80005e8 <main+0x3c>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	461a      	mov	r2, r3
 80005c6:	4909      	ldr	r1, [pc, #36]	; (80005ec <main+0x40>)
 80005c8:	4809      	ldr	r0, [pc, #36]	; (80005f0 <main+0x44>)
 80005ca:	f001 ff41 	bl	8002450 <siprintf>
	  // Hàm gửi data thông qua UART, input:
	  //// huart2: pointer đến biến define UART đc generate sẵn
	  //// data: buffer chứa data cần gửi
	  //// 12: size của buffer đc declare ở trên
	  //// Timeout: 1s, function stop if after 1s data chưa đc gửi
	  HAL_UART_Transmit(&huart2, data, 12, 1000);
 80005ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005d2:	220c      	movs	r2, #12
 80005d4:	4907      	ldr	r1, [pc, #28]	; (80005f4 <main+0x48>)
 80005d6:	4808      	ldr	r0, [pc, #32]	; (80005f8 <main+0x4c>)
 80005d8:	f001 fb7e 	bl	8001cd8 <HAL_UART_Transmit>

	  // In case gửi số
	  // HAL_UART_Transmit(&huart2, dataNumber, 4, 1000);
	  HAL_Delay(1000);
 80005dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005e0:	f000 fa54 	bl	8000a8c <HAL_Delay>
	  sprintf(dataNumber, "%d\n", number);
 80005e4:	e7ec      	b.n	80005c0 <main+0x14>
 80005e6:	bf00      	nop
 80005e8:	2000000d 	.word	0x2000000d
 80005ec:	08002db0 	.word	0x08002db0
 80005f0:	200000d0 	.word	0x200000d0
 80005f4:	20000000 	.word	0x20000000
 80005f8:	20000088 	.word	0x20000088

080005fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b094      	sub	sp, #80	; 0x50
 8000600:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000602:	f107 031c 	add.w	r3, r7, #28
 8000606:	2234      	movs	r2, #52	; 0x34
 8000608:	2100      	movs	r1, #0
 800060a:	4618      	mov	r0, r3
 800060c:	f001 ff40 	bl	8002490 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000610:	f107 0308 	add.w	r3, r7, #8
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
 8000618:	605a      	str	r2, [r3, #4]
 800061a:	609a      	str	r2, [r3, #8]
 800061c:	60da      	str	r2, [r3, #12]
 800061e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000620:	2300      	movs	r3, #0
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	4b2c      	ldr	r3, [pc, #176]	; (80006d8 <SystemClock_Config+0xdc>)
 8000626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000628:	4a2b      	ldr	r2, [pc, #172]	; (80006d8 <SystemClock_Config+0xdc>)
 800062a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800062e:	6413      	str	r3, [r2, #64]	; 0x40
 8000630:	4b29      	ldr	r3, [pc, #164]	; (80006d8 <SystemClock_Config+0xdc>)
 8000632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000634:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000638:	607b      	str	r3, [r7, #4]
 800063a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800063c:	2300      	movs	r3, #0
 800063e:	603b      	str	r3, [r7, #0]
 8000640:	4b26      	ldr	r3, [pc, #152]	; (80006dc <SystemClock_Config+0xe0>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a25      	ldr	r2, [pc, #148]	; (80006dc <SystemClock_Config+0xe0>)
 8000646:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800064a:	6013      	str	r3, [r2, #0]
 800064c:	4b23      	ldr	r3, [pc, #140]	; (80006dc <SystemClock_Config+0xe0>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000654:	603b      	str	r3, [r7, #0]
 8000656:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000658:	2301      	movs	r3, #1
 800065a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800065c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000660:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000662:	2302      	movs	r3, #2
 8000664:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000666:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800066a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800066c:	2304      	movs	r3, #4
 800066e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000670:	23b4      	movs	r3, #180	; 0xb4
 8000672:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000674:	2302      	movs	r3, #2
 8000676:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000678:	2302      	movs	r3, #2
 800067a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800067c:	2302      	movs	r3, #2
 800067e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000680:	f107 031c 	add.w	r3, r7, #28
 8000684:	4618      	mov	r0, r3
 8000686:	f001 f839 	bl	80016fc <HAL_RCC_OscConfig>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d001      	beq.n	8000694 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000690:	f000 f878 	bl	8000784 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000694:	f000 fc98 	bl	8000fc8 <HAL_PWREx_EnableOverDrive>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800069e:	f000 f871 	bl	8000784 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006a2:	230f      	movs	r3, #15
 80006a4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006a6:	2302      	movs	r3, #2
 80006a8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006aa:	2300      	movs	r3, #0
 80006ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006ae:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006b8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006ba:	f107 0308 	add.w	r3, r7, #8
 80006be:	2105      	movs	r1, #5
 80006c0:	4618      	mov	r0, r3
 80006c2:	f000 fcd1 	bl	8001068 <HAL_RCC_ClockConfig>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80006cc:	f000 f85a 	bl	8000784 <Error_Handler>
  }
}
 80006d0:	bf00      	nop
 80006d2:	3750      	adds	r7, #80	; 0x50
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	40023800 	.word	0x40023800
 80006dc:	40007000 	.word	0x40007000

080006e0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006e4:	4b11      	ldr	r3, [pc, #68]	; (800072c <MX_USART2_UART_Init+0x4c>)
 80006e6:	4a12      	ldr	r2, [pc, #72]	; (8000730 <MX_USART2_UART_Init+0x50>)
 80006e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006ea:	4b10      	ldr	r3, [pc, #64]	; (800072c <MX_USART2_UART_Init+0x4c>)
 80006ec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006f2:	4b0e      	ldr	r3, [pc, #56]	; (800072c <MX_USART2_UART_Init+0x4c>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006f8:	4b0c      	ldr	r3, [pc, #48]	; (800072c <MX_USART2_UART_Init+0x4c>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006fe:	4b0b      	ldr	r3, [pc, #44]	; (800072c <MX_USART2_UART_Init+0x4c>)
 8000700:	2200      	movs	r2, #0
 8000702:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000704:	4b09      	ldr	r3, [pc, #36]	; (800072c <MX_USART2_UART_Init+0x4c>)
 8000706:	220c      	movs	r2, #12
 8000708:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800070a:	4b08      	ldr	r3, [pc, #32]	; (800072c <MX_USART2_UART_Init+0x4c>)
 800070c:	2200      	movs	r2, #0
 800070e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000710:	4b06      	ldr	r3, [pc, #24]	; (800072c <MX_USART2_UART_Init+0x4c>)
 8000712:	2200      	movs	r2, #0
 8000714:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000716:	4805      	ldr	r0, [pc, #20]	; (800072c <MX_USART2_UART_Init+0x4c>)
 8000718:	f001 fa8e 	bl	8001c38 <HAL_UART_Init>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d001      	beq.n	8000726 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000722:	f000 f82f 	bl	8000784 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000726:	bf00      	nop
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	20000088 	.word	0x20000088
 8000730:	40004400 	.word	0x40004400

08000734 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000734:	b480      	push	{r7}
 8000736:	b083      	sub	sp, #12
 8000738:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	607b      	str	r3, [r7, #4]
 800073e:	4b10      	ldr	r3, [pc, #64]	; (8000780 <MX_GPIO_Init+0x4c>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	4a0f      	ldr	r2, [pc, #60]	; (8000780 <MX_GPIO_Init+0x4c>)
 8000744:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000748:	6313      	str	r3, [r2, #48]	; 0x30
 800074a:	4b0d      	ldr	r3, [pc, #52]	; (8000780 <MX_GPIO_Init+0x4c>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000756:	2300      	movs	r3, #0
 8000758:	603b      	str	r3, [r7, #0]
 800075a:	4b09      	ldr	r3, [pc, #36]	; (8000780 <MX_GPIO_Init+0x4c>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	4a08      	ldr	r2, [pc, #32]	; (8000780 <MX_GPIO_Init+0x4c>)
 8000760:	f043 0301 	orr.w	r3, r3, #1
 8000764:	6313      	str	r3, [r2, #48]	; 0x30
 8000766:	4b06      	ldr	r3, [pc, #24]	; (8000780 <MX_GPIO_Init+0x4c>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076a:	f003 0301 	and.w	r3, r3, #1
 800076e:	603b      	str	r3, [r7, #0]
 8000770:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000772:	bf00      	nop
 8000774:	370c      	adds	r7, #12
 8000776:	46bd      	mov	sp, r7
 8000778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	40023800 	.word	0x40023800

08000784 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000784:	b480      	push	{r7}
 8000786:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000788:	b672      	cpsid	i
}
 800078a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800078c:	e7fe      	b.n	800078c <Error_Handler+0x8>
	...

08000790 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000796:	2300      	movs	r3, #0
 8000798:	607b      	str	r3, [r7, #4]
 800079a:	4b10      	ldr	r3, [pc, #64]	; (80007dc <HAL_MspInit+0x4c>)
 800079c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800079e:	4a0f      	ldr	r2, [pc, #60]	; (80007dc <HAL_MspInit+0x4c>)
 80007a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007a4:	6453      	str	r3, [r2, #68]	; 0x44
 80007a6:	4b0d      	ldr	r3, [pc, #52]	; (80007dc <HAL_MspInit+0x4c>)
 80007a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007ae:	607b      	str	r3, [r7, #4]
 80007b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	603b      	str	r3, [r7, #0]
 80007b6:	4b09      	ldr	r3, [pc, #36]	; (80007dc <HAL_MspInit+0x4c>)
 80007b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ba:	4a08      	ldr	r2, [pc, #32]	; (80007dc <HAL_MspInit+0x4c>)
 80007bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007c0:	6413      	str	r3, [r2, #64]	; 0x40
 80007c2:	4b06      	ldr	r3, [pc, #24]	; (80007dc <HAL_MspInit+0x4c>)
 80007c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007ca:	603b      	str	r3, [r7, #0]
 80007cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ce:	bf00      	nop
 80007d0:	370c      	adds	r7, #12
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	40023800 	.word	0x40023800

080007e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b08a      	sub	sp, #40	; 0x28
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e8:	f107 0314 	add.w	r3, r7, #20
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
 80007f0:	605a      	str	r2, [r3, #4]
 80007f2:	609a      	str	r2, [r3, #8]
 80007f4:	60da      	str	r2, [r3, #12]
 80007f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4a19      	ldr	r2, [pc, #100]	; (8000864 <HAL_UART_MspInit+0x84>)
 80007fe:	4293      	cmp	r3, r2
 8000800:	d12b      	bne.n	800085a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	613b      	str	r3, [r7, #16]
 8000806:	4b18      	ldr	r3, [pc, #96]	; (8000868 <HAL_UART_MspInit+0x88>)
 8000808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800080a:	4a17      	ldr	r2, [pc, #92]	; (8000868 <HAL_UART_MspInit+0x88>)
 800080c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000810:	6413      	str	r3, [r2, #64]	; 0x40
 8000812:	4b15      	ldr	r3, [pc, #84]	; (8000868 <HAL_UART_MspInit+0x88>)
 8000814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800081a:	613b      	str	r3, [r7, #16]
 800081c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	60fb      	str	r3, [r7, #12]
 8000822:	4b11      	ldr	r3, [pc, #68]	; (8000868 <HAL_UART_MspInit+0x88>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	4a10      	ldr	r2, [pc, #64]	; (8000868 <HAL_UART_MspInit+0x88>)
 8000828:	f043 0301 	orr.w	r3, r3, #1
 800082c:	6313      	str	r3, [r2, #48]	; 0x30
 800082e:	4b0e      	ldr	r3, [pc, #56]	; (8000868 <HAL_UART_MspInit+0x88>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	f003 0301 	and.w	r3, r3, #1
 8000836:	60fb      	str	r3, [r7, #12]
 8000838:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800083a:	230c      	movs	r3, #12
 800083c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800083e:	2302      	movs	r3, #2
 8000840:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000842:	2300      	movs	r3, #0
 8000844:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000846:	2303      	movs	r3, #3
 8000848:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800084a:	2307      	movs	r3, #7
 800084c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800084e:	f107 0314 	add.w	r3, r7, #20
 8000852:	4619      	mov	r1, r3
 8000854:	4805      	ldr	r0, [pc, #20]	; (800086c <HAL_UART_MspInit+0x8c>)
 8000856:	f000 fa23 	bl	8000ca0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800085a:	bf00      	nop
 800085c:	3728      	adds	r7, #40	; 0x28
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	40004400 	.word	0x40004400
 8000868:	40023800 	.word	0x40023800
 800086c:	40020000 	.word	0x40020000

08000870 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000874:	e7fe      	b.n	8000874 <NMI_Handler+0x4>

08000876 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000876:	b480      	push	{r7}
 8000878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800087a:	e7fe      	b.n	800087a <HardFault_Handler+0x4>

0800087c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000880:	e7fe      	b.n	8000880 <MemManage_Handler+0x4>

08000882 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000882:	b480      	push	{r7}
 8000884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000886:	e7fe      	b.n	8000886 <BusFault_Handler+0x4>

08000888 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800088c:	e7fe      	b.n	800088c <UsageFault_Handler+0x4>

0800088e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800088e:	b480      	push	{r7}
 8000890:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000892:	bf00      	nop
 8000894:	46bd      	mov	sp, r7
 8000896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089a:	4770      	bx	lr

0800089c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008a0:	bf00      	nop
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr

080008aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008aa:	b480      	push	{r7}
 80008ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008ae:	bf00      	nop
 80008b0:	46bd      	mov	sp, r7
 80008b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b6:	4770      	bx	lr

080008b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008bc:	f000 f8c6 	bl	8000a4c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008c0:	bf00      	nop
 80008c2:	bd80      	pop	{r7, pc}

080008c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b086      	sub	sp, #24
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008cc:	4a14      	ldr	r2, [pc, #80]	; (8000920 <_sbrk+0x5c>)
 80008ce:	4b15      	ldr	r3, [pc, #84]	; (8000924 <_sbrk+0x60>)
 80008d0:	1ad3      	subs	r3, r2, r3
 80008d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008d8:	4b13      	ldr	r3, [pc, #76]	; (8000928 <_sbrk+0x64>)
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d102      	bne.n	80008e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008e0:	4b11      	ldr	r3, [pc, #68]	; (8000928 <_sbrk+0x64>)
 80008e2:	4a12      	ldr	r2, [pc, #72]	; (800092c <_sbrk+0x68>)
 80008e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008e6:	4b10      	ldr	r3, [pc, #64]	; (8000928 <_sbrk+0x64>)
 80008e8:	681a      	ldr	r2, [r3, #0]
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	4413      	add	r3, r2
 80008ee:	693a      	ldr	r2, [r7, #16]
 80008f0:	429a      	cmp	r2, r3
 80008f2:	d207      	bcs.n	8000904 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008f4:	f001 fdd4 	bl	80024a0 <__errno>
 80008f8:	4603      	mov	r3, r0
 80008fa:	220c      	movs	r2, #12
 80008fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000902:	e009      	b.n	8000918 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000904:	4b08      	ldr	r3, [pc, #32]	; (8000928 <_sbrk+0x64>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800090a:	4b07      	ldr	r3, [pc, #28]	; (8000928 <_sbrk+0x64>)
 800090c:	681a      	ldr	r2, [r3, #0]
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4413      	add	r3, r2
 8000912:	4a05      	ldr	r2, [pc, #20]	; (8000928 <_sbrk+0x64>)
 8000914:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000916:	68fb      	ldr	r3, [r7, #12]
}
 8000918:	4618      	mov	r0, r3
 800091a:	3718      	adds	r7, #24
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	20020000 	.word	0x20020000
 8000924:	00000400 	.word	0x00000400
 8000928:	200000d4 	.word	0x200000d4
 800092c:	20000228 	.word	0x20000228

08000930 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000934:	4b06      	ldr	r3, [pc, #24]	; (8000950 <SystemInit+0x20>)
 8000936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800093a:	4a05      	ldr	r2, [pc, #20]	; (8000950 <SystemInit+0x20>)
 800093c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000940:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000944:	bf00      	nop
 8000946:	46bd      	mov	sp, r7
 8000948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	e000ed00 	.word	0xe000ed00

08000954 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000954:	f8df d034 	ldr.w	sp, [pc, #52]	; 800098c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000958:	f7ff ffea 	bl	8000930 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800095c:	480c      	ldr	r0, [pc, #48]	; (8000990 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800095e:	490d      	ldr	r1, [pc, #52]	; (8000994 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000960:	4a0d      	ldr	r2, [pc, #52]	; (8000998 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000962:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000964:	e002      	b.n	800096c <LoopCopyDataInit>

08000966 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000966:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000968:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800096a:	3304      	adds	r3, #4

0800096c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800096c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800096e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000970:	d3f9      	bcc.n	8000966 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000972:	4a0a      	ldr	r2, [pc, #40]	; (800099c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000974:	4c0a      	ldr	r4, [pc, #40]	; (80009a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000976:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000978:	e001      	b.n	800097e <LoopFillZerobss>

0800097a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800097a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800097c:	3204      	adds	r2, #4

0800097e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800097e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000980:	d3fb      	bcc.n	800097a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000982:	f001 fd93 	bl	80024ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000986:	f7ff fe11 	bl	80005ac <main>
  bx  lr    
 800098a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800098c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000990:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000994:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000998:	08002e10 	.word	0x08002e10
  ldr r2, =_sbss
 800099c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80009a0:	20000224 	.word	0x20000224

080009a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009a4:	e7fe      	b.n	80009a4 <ADC_IRQHandler>
	...

080009a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009ac:	4b0e      	ldr	r3, [pc, #56]	; (80009e8 <HAL_Init+0x40>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	4a0d      	ldr	r2, [pc, #52]	; (80009e8 <HAL_Init+0x40>)
 80009b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80009b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009b8:	4b0b      	ldr	r3, [pc, #44]	; (80009e8 <HAL_Init+0x40>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	4a0a      	ldr	r2, [pc, #40]	; (80009e8 <HAL_Init+0x40>)
 80009be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80009c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009c4:	4b08      	ldr	r3, [pc, #32]	; (80009e8 <HAL_Init+0x40>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4a07      	ldr	r2, [pc, #28]	; (80009e8 <HAL_Init+0x40>)
 80009ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009d0:	2003      	movs	r0, #3
 80009d2:	f000 f931 	bl	8000c38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009d6:	200f      	movs	r0, #15
 80009d8:	f000 f808 	bl	80009ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009dc:	f7ff fed8 	bl	8000790 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009e0:	2300      	movs	r3, #0
}
 80009e2:	4618      	mov	r0, r3
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	40023c00 	.word	0x40023c00

080009ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009f4:	4b12      	ldr	r3, [pc, #72]	; (8000a40 <HAL_InitTick+0x54>)
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	4b12      	ldr	r3, [pc, #72]	; (8000a44 <HAL_InitTick+0x58>)
 80009fa:	781b      	ldrb	r3, [r3, #0]
 80009fc:	4619      	mov	r1, r3
 80009fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a02:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a06:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a0a:	4618      	mov	r0, r3
 8000a0c:	f000 f93b 	bl	8000c86 <HAL_SYSTICK_Config>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000a16:	2301      	movs	r3, #1
 8000a18:	e00e      	b.n	8000a38 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	2b0f      	cmp	r3, #15
 8000a1e:	d80a      	bhi.n	8000a36 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a20:	2200      	movs	r2, #0
 8000a22:	6879      	ldr	r1, [r7, #4]
 8000a24:	f04f 30ff 	mov.w	r0, #4294967295
 8000a28:	f000 f911 	bl	8000c4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a2c:	4a06      	ldr	r2, [pc, #24]	; (8000a48 <HAL_InitTick+0x5c>)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a32:	2300      	movs	r3, #0
 8000a34:	e000      	b.n	8000a38 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a36:	2301      	movs	r3, #1
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	3708      	adds	r7, #8
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	20000010 	.word	0x20000010
 8000a44:	20000018 	.word	0x20000018
 8000a48:	20000014 	.word	0x20000014

08000a4c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a50:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <HAL_IncTick+0x20>)
 8000a52:	781b      	ldrb	r3, [r3, #0]
 8000a54:	461a      	mov	r2, r3
 8000a56:	4b06      	ldr	r3, [pc, #24]	; (8000a70 <HAL_IncTick+0x24>)
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4413      	add	r3, r2
 8000a5c:	4a04      	ldr	r2, [pc, #16]	; (8000a70 <HAL_IncTick+0x24>)
 8000a5e:	6013      	str	r3, [r2, #0]
}
 8000a60:	bf00      	nop
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	20000018 	.word	0x20000018
 8000a70:	200000d8 	.word	0x200000d8

08000a74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  return uwTick;
 8000a78:	4b03      	ldr	r3, [pc, #12]	; (8000a88 <HAL_GetTick+0x14>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	200000d8 	.word	0x200000d8

08000a8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b084      	sub	sp, #16
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a94:	f7ff ffee 	bl	8000a74 <HAL_GetTick>
 8000a98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000aa4:	d005      	beq.n	8000ab2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000aa6:	4b0a      	ldr	r3, [pc, #40]	; (8000ad0 <HAL_Delay+0x44>)
 8000aa8:	781b      	ldrb	r3, [r3, #0]
 8000aaa:	461a      	mov	r2, r3
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	4413      	add	r3, r2
 8000ab0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ab2:	bf00      	nop
 8000ab4:	f7ff ffde 	bl	8000a74 <HAL_GetTick>
 8000ab8:	4602      	mov	r2, r0
 8000aba:	68bb      	ldr	r3, [r7, #8]
 8000abc:	1ad3      	subs	r3, r2, r3
 8000abe:	68fa      	ldr	r2, [r7, #12]
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	d8f7      	bhi.n	8000ab4 <HAL_Delay+0x28>
  {
  }
}
 8000ac4:	bf00      	nop
 8000ac6:	bf00      	nop
 8000ac8:	3710      	adds	r7, #16
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	20000018 	.word	0x20000018

08000ad4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b085      	sub	sp, #20
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	f003 0307 	and.w	r3, r3, #7
 8000ae2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ae4:	4b0c      	ldr	r3, [pc, #48]	; (8000b18 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aea:	68ba      	ldr	r2, [r7, #8]
 8000aec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000af0:	4013      	ands	r3, r2
 8000af2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000afc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b00:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b06:	4a04      	ldr	r2, [pc, #16]	; (8000b18 <__NVIC_SetPriorityGrouping+0x44>)
 8000b08:	68bb      	ldr	r3, [r7, #8]
 8000b0a:	60d3      	str	r3, [r2, #12]
}
 8000b0c:	bf00      	nop
 8000b0e:	3714      	adds	r7, #20
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr
 8000b18:	e000ed00 	.word	0xe000ed00

08000b1c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b20:	4b04      	ldr	r3, [pc, #16]	; (8000b34 <__NVIC_GetPriorityGrouping+0x18>)
 8000b22:	68db      	ldr	r3, [r3, #12]
 8000b24:	0a1b      	lsrs	r3, r3, #8
 8000b26:	f003 0307 	and.w	r3, r3, #7
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr
 8000b34:	e000ed00 	.word	0xe000ed00

08000b38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	4603      	mov	r3, r0
 8000b40:	6039      	str	r1, [r7, #0]
 8000b42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	db0a      	blt.n	8000b62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	b2da      	uxtb	r2, r3
 8000b50:	490c      	ldr	r1, [pc, #48]	; (8000b84 <__NVIC_SetPriority+0x4c>)
 8000b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b56:	0112      	lsls	r2, r2, #4
 8000b58:	b2d2      	uxtb	r2, r2
 8000b5a:	440b      	add	r3, r1
 8000b5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b60:	e00a      	b.n	8000b78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	b2da      	uxtb	r2, r3
 8000b66:	4908      	ldr	r1, [pc, #32]	; (8000b88 <__NVIC_SetPriority+0x50>)
 8000b68:	79fb      	ldrb	r3, [r7, #7]
 8000b6a:	f003 030f 	and.w	r3, r3, #15
 8000b6e:	3b04      	subs	r3, #4
 8000b70:	0112      	lsls	r2, r2, #4
 8000b72:	b2d2      	uxtb	r2, r2
 8000b74:	440b      	add	r3, r1
 8000b76:	761a      	strb	r2, [r3, #24]
}
 8000b78:	bf00      	nop
 8000b7a:	370c      	adds	r7, #12
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr
 8000b84:	e000e100 	.word	0xe000e100
 8000b88:	e000ed00 	.word	0xe000ed00

08000b8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b089      	sub	sp, #36	; 0x24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	60f8      	str	r0, [r7, #12]
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	f003 0307 	and.w	r3, r3, #7
 8000b9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ba0:	69fb      	ldr	r3, [r7, #28]
 8000ba2:	f1c3 0307 	rsb	r3, r3, #7
 8000ba6:	2b04      	cmp	r3, #4
 8000ba8:	bf28      	it	cs
 8000baa:	2304      	movcs	r3, #4
 8000bac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bae:	69fb      	ldr	r3, [r7, #28]
 8000bb0:	3304      	adds	r3, #4
 8000bb2:	2b06      	cmp	r3, #6
 8000bb4:	d902      	bls.n	8000bbc <NVIC_EncodePriority+0x30>
 8000bb6:	69fb      	ldr	r3, [r7, #28]
 8000bb8:	3b03      	subs	r3, #3
 8000bba:	e000      	b.n	8000bbe <NVIC_EncodePriority+0x32>
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8000bc4:	69bb      	ldr	r3, [r7, #24]
 8000bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bca:	43da      	mvns	r2, r3
 8000bcc:	68bb      	ldr	r3, [r7, #8]
 8000bce:	401a      	ands	r2, r3
 8000bd0:	697b      	ldr	r3, [r7, #20]
 8000bd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	fa01 f303 	lsl.w	r3, r1, r3
 8000bde:	43d9      	mvns	r1, r3
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000be4:	4313      	orrs	r3, r2
         );
}
 8000be6:	4618      	mov	r0, r3
 8000be8:	3724      	adds	r7, #36	; 0x24
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
	...

08000bf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	3b01      	subs	r3, #1
 8000c00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c04:	d301      	bcc.n	8000c0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c06:	2301      	movs	r3, #1
 8000c08:	e00f      	b.n	8000c2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c0a:	4a0a      	ldr	r2, [pc, #40]	; (8000c34 <SysTick_Config+0x40>)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	3b01      	subs	r3, #1
 8000c10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c12:	210f      	movs	r1, #15
 8000c14:	f04f 30ff 	mov.w	r0, #4294967295
 8000c18:	f7ff ff8e 	bl	8000b38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c1c:	4b05      	ldr	r3, [pc, #20]	; (8000c34 <SysTick_Config+0x40>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c22:	4b04      	ldr	r3, [pc, #16]	; (8000c34 <SysTick_Config+0x40>)
 8000c24:	2207      	movs	r2, #7
 8000c26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c28:	2300      	movs	r3, #0
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	e000e010 	.word	0xe000e010

08000c38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c40:	6878      	ldr	r0, [r7, #4]
 8000c42:	f7ff ff47 	bl	8000ad4 <__NVIC_SetPriorityGrouping>
}
 8000c46:	bf00      	nop
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}

08000c4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c4e:	b580      	push	{r7, lr}
 8000c50:	b086      	sub	sp, #24
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	4603      	mov	r3, r0
 8000c56:	60b9      	str	r1, [r7, #8]
 8000c58:	607a      	str	r2, [r7, #4]
 8000c5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c60:	f7ff ff5c 	bl	8000b1c <__NVIC_GetPriorityGrouping>
 8000c64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c66:	687a      	ldr	r2, [r7, #4]
 8000c68:	68b9      	ldr	r1, [r7, #8]
 8000c6a:	6978      	ldr	r0, [r7, #20]
 8000c6c:	f7ff ff8e 	bl	8000b8c <NVIC_EncodePriority>
 8000c70:	4602      	mov	r2, r0
 8000c72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c76:	4611      	mov	r1, r2
 8000c78:	4618      	mov	r0, r3
 8000c7a:	f7ff ff5d 	bl	8000b38 <__NVIC_SetPriority>
}
 8000c7e:	bf00      	nop
 8000c80:	3718      	adds	r7, #24
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c86:	b580      	push	{r7, lr}
 8000c88:	b082      	sub	sp, #8
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c8e:	6878      	ldr	r0, [r7, #4]
 8000c90:	f7ff ffb0 	bl	8000bf4 <SysTick_Config>
 8000c94:	4603      	mov	r3, r0
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	3708      	adds	r7, #8
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
	...

08000ca0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b089      	sub	sp, #36	; 0x24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000caa:	2300      	movs	r3, #0
 8000cac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	61fb      	str	r3, [r7, #28]
 8000cba:	e165      	b.n	8000f88 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	697a      	ldr	r2, [r7, #20]
 8000ccc:	4013      	ands	r3, r2
 8000cce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000cd0:	693a      	ldr	r2, [r7, #16]
 8000cd2:	697b      	ldr	r3, [r7, #20]
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	f040 8154 	bne.w	8000f82 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	f003 0303 	and.w	r3, r3, #3
 8000ce2:	2b01      	cmp	r3, #1
 8000ce4:	d005      	beq.n	8000cf2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ce6:	683b      	ldr	r3, [r7, #0]
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000cee:	2b02      	cmp	r3, #2
 8000cf0:	d130      	bne.n	8000d54 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	689b      	ldr	r3, [r3, #8]
 8000cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000cf8:	69fb      	ldr	r3, [r7, #28]
 8000cfa:	005b      	lsls	r3, r3, #1
 8000cfc:	2203      	movs	r2, #3
 8000cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000d02:	43db      	mvns	r3, r3
 8000d04:	69ba      	ldr	r2, [r7, #24]
 8000d06:	4013      	ands	r3, r2
 8000d08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	68da      	ldr	r2, [r3, #12]
 8000d0e:	69fb      	ldr	r3, [r7, #28]
 8000d10:	005b      	lsls	r3, r3, #1
 8000d12:	fa02 f303 	lsl.w	r3, r2, r3
 8000d16:	69ba      	ldr	r2, [r7, #24]
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	69ba      	ldr	r2, [r7, #24]
 8000d20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d28:	2201      	movs	r2, #1
 8000d2a:	69fb      	ldr	r3, [r7, #28]
 8000d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d30:	43db      	mvns	r3, r3
 8000d32:	69ba      	ldr	r2, [r7, #24]
 8000d34:	4013      	ands	r3, r2
 8000d36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d38:	683b      	ldr	r3, [r7, #0]
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	091b      	lsrs	r3, r3, #4
 8000d3e:	f003 0201 	and.w	r2, r3, #1
 8000d42:	69fb      	ldr	r3, [r7, #28]
 8000d44:	fa02 f303 	lsl.w	r3, r2, r3
 8000d48:	69ba      	ldr	r2, [r7, #24]
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	69ba      	ldr	r2, [r7, #24]
 8000d52:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	f003 0303 	and.w	r3, r3, #3
 8000d5c:	2b03      	cmp	r3, #3
 8000d5e:	d017      	beq.n	8000d90 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	68db      	ldr	r3, [r3, #12]
 8000d64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000d66:	69fb      	ldr	r3, [r7, #28]
 8000d68:	005b      	lsls	r3, r3, #1
 8000d6a:	2203      	movs	r2, #3
 8000d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d70:	43db      	mvns	r3, r3
 8000d72:	69ba      	ldr	r2, [r7, #24]
 8000d74:	4013      	ands	r3, r2
 8000d76:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000d78:	683b      	ldr	r3, [r7, #0]
 8000d7a:	689a      	ldr	r2, [r3, #8]
 8000d7c:	69fb      	ldr	r3, [r7, #28]
 8000d7e:	005b      	lsls	r3, r3, #1
 8000d80:	fa02 f303 	lsl.w	r3, r2, r3
 8000d84:	69ba      	ldr	r2, [r7, #24]
 8000d86:	4313      	orrs	r3, r2
 8000d88:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	69ba      	ldr	r2, [r7, #24]
 8000d8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d90:	683b      	ldr	r3, [r7, #0]
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f003 0303 	and.w	r3, r3, #3
 8000d98:	2b02      	cmp	r3, #2
 8000d9a:	d123      	bne.n	8000de4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d9c:	69fb      	ldr	r3, [r7, #28]
 8000d9e:	08da      	lsrs	r2, r3, #3
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	3208      	adds	r2, #8
 8000da4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000da8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000daa:	69fb      	ldr	r3, [r7, #28]
 8000dac:	f003 0307 	and.w	r3, r3, #7
 8000db0:	009b      	lsls	r3, r3, #2
 8000db2:	220f      	movs	r2, #15
 8000db4:	fa02 f303 	lsl.w	r3, r2, r3
 8000db8:	43db      	mvns	r3, r3
 8000dba:	69ba      	ldr	r2, [r7, #24]
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	691a      	ldr	r2, [r3, #16]
 8000dc4:	69fb      	ldr	r3, [r7, #28]
 8000dc6:	f003 0307 	and.w	r3, r3, #7
 8000dca:	009b      	lsls	r3, r3, #2
 8000dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000dd0:	69ba      	ldr	r2, [r7, #24]
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000dd6:	69fb      	ldr	r3, [r7, #28]
 8000dd8:	08da      	lsrs	r2, r3, #3
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	3208      	adds	r2, #8
 8000dde:	69b9      	ldr	r1, [r7, #24]
 8000de0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	005b      	lsls	r3, r3, #1
 8000dee:	2203      	movs	r2, #3
 8000df0:	fa02 f303 	lsl.w	r3, r2, r3
 8000df4:	43db      	mvns	r3, r3
 8000df6:	69ba      	ldr	r2, [r7, #24]
 8000df8:	4013      	ands	r3, r2
 8000dfa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	f003 0203 	and.w	r2, r3, #3
 8000e04:	69fb      	ldr	r3, [r7, #28]
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0c:	69ba      	ldr	r2, [r7, #24]
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	69ba      	ldr	r2, [r7, #24]
 8000e16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	f000 80ae 	beq.w	8000f82 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e26:	2300      	movs	r3, #0
 8000e28:	60fb      	str	r3, [r7, #12]
 8000e2a:	4b5d      	ldr	r3, [pc, #372]	; (8000fa0 <HAL_GPIO_Init+0x300>)
 8000e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e2e:	4a5c      	ldr	r2, [pc, #368]	; (8000fa0 <HAL_GPIO_Init+0x300>)
 8000e30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e34:	6453      	str	r3, [r2, #68]	; 0x44
 8000e36:	4b5a      	ldr	r3, [pc, #360]	; (8000fa0 <HAL_GPIO_Init+0x300>)
 8000e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000e42:	4a58      	ldr	r2, [pc, #352]	; (8000fa4 <HAL_GPIO_Init+0x304>)
 8000e44:	69fb      	ldr	r3, [r7, #28]
 8000e46:	089b      	lsrs	r3, r3, #2
 8000e48:	3302      	adds	r3, #2
 8000e4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e50:	69fb      	ldr	r3, [r7, #28]
 8000e52:	f003 0303 	and.w	r3, r3, #3
 8000e56:	009b      	lsls	r3, r3, #2
 8000e58:	220f      	movs	r2, #15
 8000e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5e:	43db      	mvns	r3, r3
 8000e60:	69ba      	ldr	r2, [r7, #24]
 8000e62:	4013      	ands	r3, r2
 8000e64:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	4a4f      	ldr	r2, [pc, #316]	; (8000fa8 <HAL_GPIO_Init+0x308>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d025      	beq.n	8000eba <HAL_GPIO_Init+0x21a>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	4a4e      	ldr	r2, [pc, #312]	; (8000fac <HAL_GPIO_Init+0x30c>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d01f      	beq.n	8000eb6 <HAL_GPIO_Init+0x216>
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	4a4d      	ldr	r2, [pc, #308]	; (8000fb0 <HAL_GPIO_Init+0x310>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d019      	beq.n	8000eb2 <HAL_GPIO_Init+0x212>
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	4a4c      	ldr	r2, [pc, #304]	; (8000fb4 <HAL_GPIO_Init+0x314>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d013      	beq.n	8000eae <HAL_GPIO_Init+0x20e>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4a4b      	ldr	r2, [pc, #300]	; (8000fb8 <HAL_GPIO_Init+0x318>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d00d      	beq.n	8000eaa <HAL_GPIO_Init+0x20a>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	4a4a      	ldr	r2, [pc, #296]	; (8000fbc <HAL_GPIO_Init+0x31c>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d007      	beq.n	8000ea6 <HAL_GPIO_Init+0x206>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4a49      	ldr	r2, [pc, #292]	; (8000fc0 <HAL_GPIO_Init+0x320>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d101      	bne.n	8000ea2 <HAL_GPIO_Init+0x202>
 8000e9e:	2306      	movs	r3, #6
 8000ea0:	e00c      	b.n	8000ebc <HAL_GPIO_Init+0x21c>
 8000ea2:	2307      	movs	r3, #7
 8000ea4:	e00a      	b.n	8000ebc <HAL_GPIO_Init+0x21c>
 8000ea6:	2305      	movs	r3, #5
 8000ea8:	e008      	b.n	8000ebc <HAL_GPIO_Init+0x21c>
 8000eaa:	2304      	movs	r3, #4
 8000eac:	e006      	b.n	8000ebc <HAL_GPIO_Init+0x21c>
 8000eae:	2303      	movs	r3, #3
 8000eb0:	e004      	b.n	8000ebc <HAL_GPIO_Init+0x21c>
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	e002      	b.n	8000ebc <HAL_GPIO_Init+0x21c>
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e000      	b.n	8000ebc <HAL_GPIO_Init+0x21c>
 8000eba:	2300      	movs	r3, #0
 8000ebc:	69fa      	ldr	r2, [r7, #28]
 8000ebe:	f002 0203 	and.w	r2, r2, #3
 8000ec2:	0092      	lsls	r2, r2, #2
 8000ec4:	4093      	lsls	r3, r2
 8000ec6:	69ba      	ldr	r2, [r7, #24]
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ecc:	4935      	ldr	r1, [pc, #212]	; (8000fa4 <HAL_GPIO_Init+0x304>)
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	089b      	lsrs	r3, r3, #2
 8000ed2:	3302      	adds	r3, #2
 8000ed4:	69ba      	ldr	r2, [r7, #24]
 8000ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000eda:	4b3a      	ldr	r3, [pc, #232]	; (8000fc4 <HAL_GPIO_Init+0x324>)
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ee0:	693b      	ldr	r3, [r7, #16]
 8000ee2:	43db      	mvns	r3, r3
 8000ee4:	69ba      	ldr	r2, [r7, #24]
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d003      	beq.n	8000efe <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000ef6:	69ba      	ldr	r2, [r7, #24]
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	4313      	orrs	r3, r2
 8000efc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000efe:	4a31      	ldr	r2, [pc, #196]	; (8000fc4 <HAL_GPIO_Init+0x324>)
 8000f00:	69bb      	ldr	r3, [r7, #24]
 8000f02:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f04:	4b2f      	ldr	r3, [pc, #188]	; (8000fc4 <HAL_GPIO_Init+0x324>)
 8000f06:	68db      	ldr	r3, [r3, #12]
 8000f08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f0a:	693b      	ldr	r3, [r7, #16]
 8000f0c:	43db      	mvns	r3, r3
 8000f0e:	69ba      	ldr	r2, [r7, #24]
 8000f10:	4013      	ands	r3, r2
 8000f12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d003      	beq.n	8000f28 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	693b      	ldr	r3, [r7, #16]
 8000f24:	4313      	orrs	r3, r2
 8000f26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000f28:	4a26      	ldr	r2, [pc, #152]	; (8000fc4 <HAL_GPIO_Init+0x324>)
 8000f2a:	69bb      	ldr	r3, [r7, #24]
 8000f2c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000f2e:	4b25      	ldr	r3, [pc, #148]	; (8000fc4 <HAL_GPIO_Init+0x324>)
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	43db      	mvns	r3, r3
 8000f38:	69ba      	ldr	r2, [r7, #24]
 8000f3a:	4013      	ands	r3, r2
 8000f3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d003      	beq.n	8000f52 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000f4a:	69ba      	ldr	r2, [r7, #24]
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000f52:	4a1c      	ldr	r2, [pc, #112]	; (8000fc4 <HAL_GPIO_Init+0x324>)
 8000f54:	69bb      	ldr	r3, [r7, #24]
 8000f56:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f58:	4b1a      	ldr	r3, [pc, #104]	; (8000fc4 <HAL_GPIO_Init+0x324>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f5e:	693b      	ldr	r3, [r7, #16]
 8000f60:	43db      	mvns	r3, r3
 8000f62:	69ba      	ldr	r2, [r7, #24]
 8000f64:	4013      	ands	r3, r2
 8000f66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d003      	beq.n	8000f7c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000f74:	69ba      	ldr	r2, [r7, #24]
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f7c:	4a11      	ldr	r2, [pc, #68]	; (8000fc4 <HAL_GPIO_Init+0x324>)
 8000f7e:	69bb      	ldr	r3, [r7, #24]
 8000f80:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	3301      	adds	r3, #1
 8000f86:	61fb      	str	r3, [r7, #28]
 8000f88:	69fb      	ldr	r3, [r7, #28]
 8000f8a:	2b0f      	cmp	r3, #15
 8000f8c:	f67f ae96 	bls.w	8000cbc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000f90:	bf00      	nop
 8000f92:	bf00      	nop
 8000f94:	3724      	adds	r7, #36	; 0x24
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	40023800 	.word	0x40023800
 8000fa4:	40013800 	.word	0x40013800
 8000fa8:	40020000 	.word	0x40020000
 8000fac:	40020400 	.word	0x40020400
 8000fb0:	40020800 	.word	0x40020800
 8000fb4:	40020c00 	.word	0x40020c00
 8000fb8:	40021000 	.word	0x40021000
 8000fbc:	40021400 	.word	0x40021400
 8000fc0:	40021800 	.word	0x40021800
 8000fc4:	40013c00 	.word	0x40013c00

08000fc8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	603b      	str	r3, [r7, #0]
 8000fd6:	4b20      	ldr	r3, [pc, #128]	; (8001058 <HAL_PWREx_EnableOverDrive+0x90>)
 8000fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fda:	4a1f      	ldr	r2, [pc, #124]	; (8001058 <HAL_PWREx_EnableOverDrive+0x90>)
 8000fdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fe0:	6413      	str	r3, [r2, #64]	; 0x40
 8000fe2:	4b1d      	ldr	r3, [pc, #116]	; (8001058 <HAL_PWREx_EnableOverDrive+0x90>)
 8000fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fea:	603b      	str	r3, [r7, #0]
 8000fec:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8000fee:	4b1b      	ldr	r3, [pc, #108]	; (800105c <HAL_PWREx_EnableOverDrive+0x94>)
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000ff4:	f7ff fd3e 	bl	8000a74 <HAL_GetTick>
 8000ff8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000ffa:	e009      	b.n	8001010 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8000ffc:	f7ff fd3a 	bl	8000a74 <HAL_GetTick>
 8001000:	4602      	mov	r2, r0
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	1ad3      	subs	r3, r2, r3
 8001006:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800100a:	d901      	bls.n	8001010 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800100c:	2303      	movs	r3, #3
 800100e:	e01f      	b.n	8001050 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001010:	4b13      	ldr	r3, [pc, #76]	; (8001060 <HAL_PWREx_EnableOverDrive+0x98>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001018:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800101c:	d1ee      	bne.n	8000ffc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800101e:	4b11      	ldr	r3, [pc, #68]	; (8001064 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001020:	2201      	movs	r2, #1
 8001022:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001024:	f7ff fd26 	bl	8000a74 <HAL_GetTick>
 8001028:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800102a:	e009      	b.n	8001040 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800102c:	f7ff fd22 	bl	8000a74 <HAL_GetTick>
 8001030:	4602      	mov	r2, r0
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	1ad3      	subs	r3, r2, r3
 8001036:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800103a:	d901      	bls.n	8001040 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800103c:	2303      	movs	r3, #3
 800103e:	e007      	b.n	8001050 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001040:	4b07      	ldr	r3, [pc, #28]	; (8001060 <HAL_PWREx_EnableOverDrive+0x98>)
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001048:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800104c:	d1ee      	bne.n	800102c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800104e:	2300      	movs	r3, #0
}
 8001050:	4618      	mov	r0, r3
 8001052:	3708      	adds	r7, #8
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}
 8001058:	40023800 	.word	0x40023800
 800105c:	420e0040 	.word	0x420e0040
 8001060:	40007000 	.word	0x40007000
 8001064:	420e0044 	.word	0x420e0044

08001068 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
 8001070:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d101      	bne.n	800107c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001078:	2301      	movs	r3, #1
 800107a:	e0cc      	b.n	8001216 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800107c:	4b68      	ldr	r3, [pc, #416]	; (8001220 <HAL_RCC_ClockConfig+0x1b8>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f003 030f 	and.w	r3, r3, #15
 8001084:	683a      	ldr	r2, [r7, #0]
 8001086:	429a      	cmp	r2, r3
 8001088:	d90c      	bls.n	80010a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800108a:	4b65      	ldr	r3, [pc, #404]	; (8001220 <HAL_RCC_ClockConfig+0x1b8>)
 800108c:	683a      	ldr	r2, [r7, #0]
 800108e:	b2d2      	uxtb	r2, r2
 8001090:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001092:	4b63      	ldr	r3, [pc, #396]	; (8001220 <HAL_RCC_ClockConfig+0x1b8>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f003 030f 	and.w	r3, r3, #15
 800109a:	683a      	ldr	r2, [r7, #0]
 800109c:	429a      	cmp	r2, r3
 800109e:	d001      	beq.n	80010a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80010a0:	2301      	movs	r3, #1
 80010a2:	e0b8      	b.n	8001216 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f003 0302 	and.w	r3, r3, #2
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d020      	beq.n	80010f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 0304 	and.w	r3, r3, #4
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d005      	beq.n	80010c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80010bc:	4b59      	ldr	r3, [pc, #356]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	4a58      	ldr	r2, [pc, #352]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80010c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80010c6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f003 0308 	and.w	r3, r3, #8
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d005      	beq.n	80010e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80010d4:	4b53      	ldr	r3, [pc, #332]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80010d6:	689b      	ldr	r3, [r3, #8]
 80010d8:	4a52      	ldr	r2, [pc, #328]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80010da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80010de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80010e0:	4b50      	ldr	r3, [pc, #320]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80010e2:	689b      	ldr	r3, [r3, #8]
 80010e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	494d      	ldr	r1, [pc, #308]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80010ee:	4313      	orrs	r3, r2
 80010f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d044      	beq.n	8001188 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	2b01      	cmp	r3, #1
 8001104:	d107      	bne.n	8001116 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001106:	4b47      	ldr	r3, [pc, #284]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800110e:	2b00      	cmp	r3, #0
 8001110:	d119      	bne.n	8001146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001112:	2301      	movs	r3, #1
 8001114:	e07f      	b.n	8001216 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	2b02      	cmp	r3, #2
 800111c:	d003      	beq.n	8001126 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001122:	2b03      	cmp	r3, #3
 8001124:	d107      	bne.n	8001136 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001126:	4b3f      	ldr	r3, [pc, #252]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800112e:	2b00      	cmp	r3, #0
 8001130:	d109      	bne.n	8001146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e06f      	b.n	8001216 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001136:	4b3b      	ldr	r3, [pc, #236]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f003 0302 	and.w	r3, r3, #2
 800113e:	2b00      	cmp	r3, #0
 8001140:	d101      	bne.n	8001146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e067      	b.n	8001216 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001146:	4b37      	ldr	r3, [pc, #220]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 8001148:	689b      	ldr	r3, [r3, #8]
 800114a:	f023 0203 	bic.w	r2, r3, #3
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	4934      	ldr	r1, [pc, #208]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 8001154:	4313      	orrs	r3, r2
 8001156:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001158:	f7ff fc8c 	bl	8000a74 <HAL_GetTick>
 800115c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800115e:	e00a      	b.n	8001176 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001160:	f7ff fc88 	bl	8000a74 <HAL_GetTick>
 8001164:	4602      	mov	r2, r0
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	f241 3288 	movw	r2, #5000	; 0x1388
 800116e:	4293      	cmp	r3, r2
 8001170:	d901      	bls.n	8001176 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001172:	2303      	movs	r3, #3
 8001174:	e04f      	b.n	8001216 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001176:	4b2b      	ldr	r3, [pc, #172]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 8001178:	689b      	ldr	r3, [r3, #8]
 800117a:	f003 020c 	and.w	r2, r3, #12
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	429a      	cmp	r2, r3
 8001186:	d1eb      	bne.n	8001160 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001188:	4b25      	ldr	r3, [pc, #148]	; (8001220 <HAL_RCC_ClockConfig+0x1b8>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f003 030f 	and.w	r3, r3, #15
 8001190:	683a      	ldr	r2, [r7, #0]
 8001192:	429a      	cmp	r2, r3
 8001194:	d20c      	bcs.n	80011b0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001196:	4b22      	ldr	r3, [pc, #136]	; (8001220 <HAL_RCC_ClockConfig+0x1b8>)
 8001198:	683a      	ldr	r2, [r7, #0]
 800119a:	b2d2      	uxtb	r2, r2
 800119c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800119e:	4b20      	ldr	r3, [pc, #128]	; (8001220 <HAL_RCC_ClockConfig+0x1b8>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 030f 	and.w	r3, r3, #15
 80011a6:	683a      	ldr	r2, [r7, #0]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d001      	beq.n	80011b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80011ac:	2301      	movs	r3, #1
 80011ae:	e032      	b.n	8001216 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f003 0304 	and.w	r3, r3, #4
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d008      	beq.n	80011ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80011bc:	4b19      	ldr	r3, [pc, #100]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80011be:	689b      	ldr	r3, [r3, #8]
 80011c0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	4916      	ldr	r1, [pc, #88]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80011ca:	4313      	orrs	r3, r2
 80011cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 0308 	and.w	r3, r3, #8
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d009      	beq.n	80011ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80011da:	4b12      	ldr	r3, [pc, #72]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80011dc:	689b      	ldr	r3, [r3, #8]
 80011de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	691b      	ldr	r3, [r3, #16]
 80011e6:	00db      	lsls	r3, r3, #3
 80011e8:	490e      	ldr	r1, [pc, #56]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80011ea:	4313      	orrs	r3, r2
 80011ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80011ee:	f000 f855 	bl	800129c <HAL_RCC_GetSysClockFreq>
 80011f2:	4602      	mov	r2, r0
 80011f4:	4b0b      	ldr	r3, [pc, #44]	; (8001224 <HAL_RCC_ClockConfig+0x1bc>)
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	091b      	lsrs	r3, r3, #4
 80011fa:	f003 030f 	and.w	r3, r3, #15
 80011fe:	490a      	ldr	r1, [pc, #40]	; (8001228 <HAL_RCC_ClockConfig+0x1c0>)
 8001200:	5ccb      	ldrb	r3, [r1, r3]
 8001202:	fa22 f303 	lsr.w	r3, r2, r3
 8001206:	4a09      	ldr	r2, [pc, #36]	; (800122c <HAL_RCC_ClockConfig+0x1c4>)
 8001208:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800120a:	4b09      	ldr	r3, [pc, #36]	; (8001230 <HAL_RCC_ClockConfig+0x1c8>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff fbec 	bl	80009ec <HAL_InitTick>

  return HAL_OK;
 8001214:	2300      	movs	r3, #0
}
 8001216:	4618      	mov	r0, r3
 8001218:	3710      	adds	r7, #16
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	40023c00 	.word	0x40023c00
 8001224:	40023800 	.word	0x40023800
 8001228:	08002db4 	.word	0x08002db4
 800122c:	20000010 	.word	0x20000010
 8001230:	20000014 	.word	0x20000014

08001234 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001238:	4b03      	ldr	r3, [pc, #12]	; (8001248 <HAL_RCC_GetHCLKFreq+0x14>)
 800123a:	681b      	ldr	r3, [r3, #0]
}
 800123c:	4618      	mov	r0, r3
 800123e:	46bd      	mov	sp, r7
 8001240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001244:	4770      	bx	lr
 8001246:	bf00      	nop
 8001248:	20000010 	.word	0x20000010

0800124c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001250:	f7ff fff0 	bl	8001234 <HAL_RCC_GetHCLKFreq>
 8001254:	4602      	mov	r2, r0
 8001256:	4b05      	ldr	r3, [pc, #20]	; (800126c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001258:	689b      	ldr	r3, [r3, #8]
 800125a:	0a9b      	lsrs	r3, r3, #10
 800125c:	f003 0307 	and.w	r3, r3, #7
 8001260:	4903      	ldr	r1, [pc, #12]	; (8001270 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001262:	5ccb      	ldrb	r3, [r1, r3]
 8001264:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001268:	4618      	mov	r0, r3
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40023800 	.word	0x40023800
 8001270:	08002dc4 	.word	0x08002dc4

08001274 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001278:	f7ff ffdc 	bl	8001234 <HAL_RCC_GetHCLKFreq>
 800127c:	4602      	mov	r2, r0
 800127e:	4b05      	ldr	r3, [pc, #20]	; (8001294 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	0b5b      	lsrs	r3, r3, #13
 8001284:	f003 0307 	and.w	r3, r3, #7
 8001288:	4903      	ldr	r1, [pc, #12]	; (8001298 <HAL_RCC_GetPCLK2Freq+0x24>)
 800128a:	5ccb      	ldrb	r3, [r1, r3]
 800128c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001290:	4618      	mov	r0, r3
 8001292:	bd80      	pop	{r7, pc}
 8001294:	40023800 	.word	0x40023800
 8001298:	08002dc4 	.word	0x08002dc4

0800129c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800129c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80012a0:	b0ae      	sub	sp, #184	; 0xb8
 80012a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80012a4:	2300      	movs	r3, #0
 80012a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80012aa:	2300      	movs	r3, #0
 80012ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80012b0:	2300      	movs	r3, #0
 80012b2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80012b6:	2300      	movs	r3, #0
 80012b8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80012bc:	2300      	movs	r3, #0
 80012be:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80012c2:	4bcb      	ldr	r3, [pc, #812]	; (80015f0 <HAL_RCC_GetSysClockFreq+0x354>)
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	f003 030c 	and.w	r3, r3, #12
 80012ca:	2b0c      	cmp	r3, #12
 80012cc:	f200 8206 	bhi.w	80016dc <HAL_RCC_GetSysClockFreq+0x440>
 80012d0:	a201      	add	r2, pc, #4	; (adr r2, 80012d8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80012d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012d6:	bf00      	nop
 80012d8:	0800130d 	.word	0x0800130d
 80012dc:	080016dd 	.word	0x080016dd
 80012e0:	080016dd 	.word	0x080016dd
 80012e4:	080016dd 	.word	0x080016dd
 80012e8:	08001315 	.word	0x08001315
 80012ec:	080016dd 	.word	0x080016dd
 80012f0:	080016dd 	.word	0x080016dd
 80012f4:	080016dd 	.word	0x080016dd
 80012f8:	0800131d 	.word	0x0800131d
 80012fc:	080016dd 	.word	0x080016dd
 8001300:	080016dd 	.word	0x080016dd
 8001304:	080016dd 	.word	0x080016dd
 8001308:	0800150d 	.word	0x0800150d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800130c:	4bb9      	ldr	r3, [pc, #740]	; (80015f4 <HAL_RCC_GetSysClockFreq+0x358>)
 800130e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001312:	e1e7      	b.n	80016e4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001314:	4bb8      	ldr	r3, [pc, #736]	; (80015f8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001316:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800131a:	e1e3      	b.n	80016e4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800131c:	4bb4      	ldr	r3, [pc, #720]	; (80015f0 <HAL_RCC_GetSysClockFreq+0x354>)
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001324:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001328:	4bb1      	ldr	r3, [pc, #708]	; (80015f0 <HAL_RCC_GetSysClockFreq+0x354>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001330:	2b00      	cmp	r3, #0
 8001332:	d071      	beq.n	8001418 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001334:	4bae      	ldr	r3, [pc, #696]	; (80015f0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	099b      	lsrs	r3, r3, #6
 800133a:	2200      	movs	r2, #0
 800133c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001340:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001344:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001348:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800134c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001350:	2300      	movs	r3, #0
 8001352:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001356:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800135a:	4622      	mov	r2, r4
 800135c:	462b      	mov	r3, r5
 800135e:	f04f 0000 	mov.w	r0, #0
 8001362:	f04f 0100 	mov.w	r1, #0
 8001366:	0159      	lsls	r1, r3, #5
 8001368:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800136c:	0150      	lsls	r0, r2, #5
 800136e:	4602      	mov	r2, r0
 8001370:	460b      	mov	r3, r1
 8001372:	4621      	mov	r1, r4
 8001374:	1a51      	subs	r1, r2, r1
 8001376:	6439      	str	r1, [r7, #64]	; 0x40
 8001378:	4629      	mov	r1, r5
 800137a:	eb63 0301 	sbc.w	r3, r3, r1
 800137e:	647b      	str	r3, [r7, #68]	; 0x44
 8001380:	f04f 0200 	mov.w	r2, #0
 8001384:	f04f 0300 	mov.w	r3, #0
 8001388:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800138c:	4649      	mov	r1, r9
 800138e:	018b      	lsls	r3, r1, #6
 8001390:	4641      	mov	r1, r8
 8001392:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001396:	4641      	mov	r1, r8
 8001398:	018a      	lsls	r2, r1, #6
 800139a:	4641      	mov	r1, r8
 800139c:	1a51      	subs	r1, r2, r1
 800139e:	63b9      	str	r1, [r7, #56]	; 0x38
 80013a0:	4649      	mov	r1, r9
 80013a2:	eb63 0301 	sbc.w	r3, r3, r1
 80013a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80013a8:	f04f 0200 	mov.w	r2, #0
 80013ac:	f04f 0300 	mov.w	r3, #0
 80013b0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80013b4:	4649      	mov	r1, r9
 80013b6:	00cb      	lsls	r3, r1, #3
 80013b8:	4641      	mov	r1, r8
 80013ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80013be:	4641      	mov	r1, r8
 80013c0:	00ca      	lsls	r2, r1, #3
 80013c2:	4610      	mov	r0, r2
 80013c4:	4619      	mov	r1, r3
 80013c6:	4603      	mov	r3, r0
 80013c8:	4622      	mov	r2, r4
 80013ca:	189b      	adds	r3, r3, r2
 80013cc:	633b      	str	r3, [r7, #48]	; 0x30
 80013ce:	462b      	mov	r3, r5
 80013d0:	460a      	mov	r2, r1
 80013d2:	eb42 0303 	adc.w	r3, r2, r3
 80013d6:	637b      	str	r3, [r7, #52]	; 0x34
 80013d8:	f04f 0200 	mov.w	r2, #0
 80013dc:	f04f 0300 	mov.w	r3, #0
 80013e0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80013e4:	4629      	mov	r1, r5
 80013e6:	024b      	lsls	r3, r1, #9
 80013e8:	4621      	mov	r1, r4
 80013ea:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80013ee:	4621      	mov	r1, r4
 80013f0:	024a      	lsls	r2, r1, #9
 80013f2:	4610      	mov	r0, r2
 80013f4:	4619      	mov	r1, r3
 80013f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80013fa:	2200      	movs	r2, #0
 80013fc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001400:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001404:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001408:	f7fe ff52 	bl	80002b0 <__aeabi_uldivmod>
 800140c:	4602      	mov	r2, r0
 800140e:	460b      	mov	r3, r1
 8001410:	4613      	mov	r3, r2
 8001412:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001416:	e067      	b.n	80014e8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001418:	4b75      	ldr	r3, [pc, #468]	; (80015f0 <HAL_RCC_GetSysClockFreq+0x354>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	099b      	lsrs	r3, r3, #6
 800141e:	2200      	movs	r2, #0
 8001420:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001424:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001428:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800142c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001430:	67bb      	str	r3, [r7, #120]	; 0x78
 8001432:	2300      	movs	r3, #0
 8001434:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001436:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800143a:	4622      	mov	r2, r4
 800143c:	462b      	mov	r3, r5
 800143e:	f04f 0000 	mov.w	r0, #0
 8001442:	f04f 0100 	mov.w	r1, #0
 8001446:	0159      	lsls	r1, r3, #5
 8001448:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800144c:	0150      	lsls	r0, r2, #5
 800144e:	4602      	mov	r2, r0
 8001450:	460b      	mov	r3, r1
 8001452:	4621      	mov	r1, r4
 8001454:	1a51      	subs	r1, r2, r1
 8001456:	62b9      	str	r1, [r7, #40]	; 0x28
 8001458:	4629      	mov	r1, r5
 800145a:	eb63 0301 	sbc.w	r3, r3, r1
 800145e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001460:	f04f 0200 	mov.w	r2, #0
 8001464:	f04f 0300 	mov.w	r3, #0
 8001468:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800146c:	4649      	mov	r1, r9
 800146e:	018b      	lsls	r3, r1, #6
 8001470:	4641      	mov	r1, r8
 8001472:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001476:	4641      	mov	r1, r8
 8001478:	018a      	lsls	r2, r1, #6
 800147a:	4641      	mov	r1, r8
 800147c:	ebb2 0a01 	subs.w	sl, r2, r1
 8001480:	4649      	mov	r1, r9
 8001482:	eb63 0b01 	sbc.w	fp, r3, r1
 8001486:	f04f 0200 	mov.w	r2, #0
 800148a:	f04f 0300 	mov.w	r3, #0
 800148e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001492:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001496:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800149a:	4692      	mov	sl, r2
 800149c:	469b      	mov	fp, r3
 800149e:	4623      	mov	r3, r4
 80014a0:	eb1a 0303 	adds.w	r3, sl, r3
 80014a4:	623b      	str	r3, [r7, #32]
 80014a6:	462b      	mov	r3, r5
 80014a8:	eb4b 0303 	adc.w	r3, fp, r3
 80014ac:	627b      	str	r3, [r7, #36]	; 0x24
 80014ae:	f04f 0200 	mov.w	r2, #0
 80014b2:	f04f 0300 	mov.w	r3, #0
 80014b6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80014ba:	4629      	mov	r1, r5
 80014bc:	028b      	lsls	r3, r1, #10
 80014be:	4621      	mov	r1, r4
 80014c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80014c4:	4621      	mov	r1, r4
 80014c6:	028a      	lsls	r2, r1, #10
 80014c8:	4610      	mov	r0, r2
 80014ca:	4619      	mov	r1, r3
 80014cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80014d0:	2200      	movs	r2, #0
 80014d2:	673b      	str	r3, [r7, #112]	; 0x70
 80014d4:	677a      	str	r2, [r7, #116]	; 0x74
 80014d6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80014da:	f7fe fee9 	bl	80002b0 <__aeabi_uldivmod>
 80014de:	4602      	mov	r2, r0
 80014e0:	460b      	mov	r3, r1
 80014e2:	4613      	mov	r3, r2
 80014e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80014e8:	4b41      	ldr	r3, [pc, #260]	; (80015f0 <HAL_RCC_GetSysClockFreq+0x354>)
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	0c1b      	lsrs	r3, r3, #16
 80014ee:	f003 0303 	and.w	r3, r3, #3
 80014f2:	3301      	adds	r3, #1
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80014fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80014fe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001502:	fbb2 f3f3 	udiv	r3, r2, r3
 8001506:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800150a:	e0eb      	b.n	80016e4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800150c:	4b38      	ldr	r3, [pc, #224]	; (80015f0 <HAL_RCC_GetSysClockFreq+0x354>)
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001514:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001518:	4b35      	ldr	r3, [pc, #212]	; (80015f0 <HAL_RCC_GetSysClockFreq+0x354>)
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001520:	2b00      	cmp	r3, #0
 8001522:	d06b      	beq.n	80015fc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001524:	4b32      	ldr	r3, [pc, #200]	; (80015f0 <HAL_RCC_GetSysClockFreq+0x354>)
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	099b      	lsrs	r3, r3, #6
 800152a:	2200      	movs	r2, #0
 800152c:	66bb      	str	r3, [r7, #104]	; 0x68
 800152e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001530:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001532:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001536:	663b      	str	r3, [r7, #96]	; 0x60
 8001538:	2300      	movs	r3, #0
 800153a:	667b      	str	r3, [r7, #100]	; 0x64
 800153c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001540:	4622      	mov	r2, r4
 8001542:	462b      	mov	r3, r5
 8001544:	f04f 0000 	mov.w	r0, #0
 8001548:	f04f 0100 	mov.w	r1, #0
 800154c:	0159      	lsls	r1, r3, #5
 800154e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001552:	0150      	lsls	r0, r2, #5
 8001554:	4602      	mov	r2, r0
 8001556:	460b      	mov	r3, r1
 8001558:	4621      	mov	r1, r4
 800155a:	1a51      	subs	r1, r2, r1
 800155c:	61b9      	str	r1, [r7, #24]
 800155e:	4629      	mov	r1, r5
 8001560:	eb63 0301 	sbc.w	r3, r3, r1
 8001564:	61fb      	str	r3, [r7, #28]
 8001566:	f04f 0200 	mov.w	r2, #0
 800156a:	f04f 0300 	mov.w	r3, #0
 800156e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001572:	4659      	mov	r1, fp
 8001574:	018b      	lsls	r3, r1, #6
 8001576:	4651      	mov	r1, sl
 8001578:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800157c:	4651      	mov	r1, sl
 800157e:	018a      	lsls	r2, r1, #6
 8001580:	4651      	mov	r1, sl
 8001582:	ebb2 0801 	subs.w	r8, r2, r1
 8001586:	4659      	mov	r1, fp
 8001588:	eb63 0901 	sbc.w	r9, r3, r1
 800158c:	f04f 0200 	mov.w	r2, #0
 8001590:	f04f 0300 	mov.w	r3, #0
 8001594:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001598:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800159c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80015a0:	4690      	mov	r8, r2
 80015a2:	4699      	mov	r9, r3
 80015a4:	4623      	mov	r3, r4
 80015a6:	eb18 0303 	adds.w	r3, r8, r3
 80015aa:	613b      	str	r3, [r7, #16]
 80015ac:	462b      	mov	r3, r5
 80015ae:	eb49 0303 	adc.w	r3, r9, r3
 80015b2:	617b      	str	r3, [r7, #20]
 80015b4:	f04f 0200 	mov.w	r2, #0
 80015b8:	f04f 0300 	mov.w	r3, #0
 80015bc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80015c0:	4629      	mov	r1, r5
 80015c2:	024b      	lsls	r3, r1, #9
 80015c4:	4621      	mov	r1, r4
 80015c6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80015ca:	4621      	mov	r1, r4
 80015cc:	024a      	lsls	r2, r1, #9
 80015ce:	4610      	mov	r0, r2
 80015d0:	4619      	mov	r1, r3
 80015d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80015d6:	2200      	movs	r2, #0
 80015d8:	65bb      	str	r3, [r7, #88]	; 0x58
 80015da:	65fa      	str	r2, [r7, #92]	; 0x5c
 80015dc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80015e0:	f7fe fe66 	bl	80002b0 <__aeabi_uldivmod>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	4613      	mov	r3, r2
 80015ea:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80015ee:	e065      	b.n	80016bc <HAL_RCC_GetSysClockFreq+0x420>
 80015f0:	40023800 	.word	0x40023800
 80015f4:	00f42400 	.word	0x00f42400
 80015f8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015fc:	4b3d      	ldr	r3, [pc, #244]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x458>)
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	099b      	lsrs	r3, r3, #6
 8001602:	2200      	movs	r2, #0
 8001604:	4618      	mov	r0, r3
 8001606:	4611      	mov	r1, r2
 8001608:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800160c:	653b      	str	r3, [r7, #80]	; 0x50
 800160e:	2300      	movs	r3, #0
 8001610:	657b      	str	r3, [r7, #84]	; 0x54
 8001612:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001616:	4642      	mov	r2, r8
 8001618:	464b      	mov	r3, r9
 800161a:	f04f 0000 	mov.w	r0, #0
 800161e:	f04f 0100 	mov.w	r1, #0
 8001622:	0159      	lsls	r1, r3, #5
 8001624:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001628:	0150      	lsls	r0, r2, #5
 800162a:	4602      	mov	r2, r0
 800162c:	460b      	mov	r3, r1
 800162e:	4641      	mov	r1, r8
 8001630:	1a51      	subs	r1, r2, r1
 8001632:	60b9      	str	r1, [r7, #8]
 8001634:	4649      	mov	r1, r9
 8001636:	eb63 0301 	sbc.w	r3, r3, r1
 800163a:	60fb      	str	r3, [r7, #12]
 800163c:	f04f 0200 	mov.w	r2, #0
 8001640:	f04f 0300 	mov.w	r3, #0
 8001644:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001648:	4659      	mov	r1, fp
 800164a:	018b      	lsls	r3, r1, #6
 800164c:	4651      	mov	r1, sl
 800164e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001652:	4651      	mov	r1, sl
 8001654:	018a      	lsls	r2, r1, #6
 8001656:	4651      	mov	r1, sl
 8001658:	1a54      	subs	r4, r2, r1
 800165a:	4659      	mov	r1, fp
 800165c:	eb63 0501 	sbc.w	r5, r3, r1
 8001660:	f04f 0200 	mov.w	r2, #0
 8001664:	f04f 0300 	mov.w	r3, #0
 8001668:	00eb      	lsls	r3, r5, #3
 800166a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800166e:	00e2      	lsls	r2, r4, #3
 8001670:	4614      	mov	r4, r2
 8001672:	461d      	mov	r5, r3
 8001674:	4643      	mov	r3, r8
 8001676:	18e3      	adds	r3, r4, r3
 8001678:	603b      	str	r3, [r7, #0]
 800167a:	464b      	mov	r3, r9
 800167c:	eb45 0303 	adc.w	r3, r5, r3
 8001680:	607b      	str	r3, [r7, #4]
 8001682:	f04f 0200 	mov.w	r2, #0
 8001686:	f04f 0300 	mov.w	r3, #0
 800168a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800168e:	4629      	mov	r1, r5
 8001690:	028b      	lsls	r3, r1, #10
 8001692:	4621      	mov	r1, r4
 8001694:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001698:	4621      	mov	r1, r4
 800169a:	028a      	lsls	r2, r1, #10
 800169c:	4610      	mov	r0, r2
 800169e:	4619      	mov	r1, r3
 80016a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80016a4:	2200      	movs	r2, #0
 80016a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80016a8:	64fa      	str	r2, [r7, #76]	; 0x4c
 80016aa:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80016ae:	f7fe fdff 	bl	80002b0 <__aeabi_uldivmod>
 80016b2:	4602      	mov	r2, r0
 80016b4:	460b      	mov	r3, r1
 80016b6:	4613      	mov	r3, r2
 80016b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80016bc:	4b0d      	ldr	r3, [pc, #52]	; (80016f4 <HAL_RCC_GetSysClockFreq+0x458>)
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	0f1b      	lsrs	r3, r3, #28
 80016c2:	f003 0307 	and.w	r3, r3, #7
 80016c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80016ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80016ce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80016d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016d6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80016da:	e003      	b.n	80016e4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80016dc:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <HAL_RCC_GetSysClockFreq+0x45c>)
 80016de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80016e2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80016e4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	37b8      	adds	r7, #184	; 0xb8
 80016ec:	46bd      	mov	sp, r7
 80016ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80016f2:	bf00      	nop
 80016f4:	40023800 	.word	0x40023800
 80016f8:	00f42400 	.word	0x00f42400

080016fc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b086      	sub	sp, #24
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d101      	bne.n	800170e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e28d      	b.n	8001c2a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 0301 	and.w	r3, r3, #1
 8001716:	2b00      	cmp	r3, #0
 8001718:	f000 8083 	beq.w	8001822 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800171c:	4b94      	ldr	r3, [pc, #592]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	f003 030c 	and.w	r3, r3, #12
 8001724:	2b04      	cmp	r3, #4
 8001726:	d019      	beq.n	800175c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001728:	4b91      	ldr	r3, [pc, #580]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001730:	2b08      	cmp	r3, #8
 8001732:	d106      	bne.n	8001742 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001734:	4b8e      	ldr	r3, [pc, #568]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800173c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001740:	d00c      	beq.n	800175c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001742:	4b8b      	ldr	r3, [pc, #556]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800174a:	2b0c      	cmp	r3, #12
 800174c:	d112      	bne.n	8001774 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800174e:	4b88      	ldr	r3, [pc, #544]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001756:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800175a:	d10b      	bne.n	8001774 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800175c:	4b84      	ldr	r3, [pc, #528]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001764:	2b00      	cmp	r3, #0
 8001766:	d05b      	beq.n	8001820 <HAL_RCC_OscConfig+0x124>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d157      	bne.n	8001820 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	e25a      	b.n	8001c2a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800177c:	d106      	bne.n	800178c <HAL_RCC_OscConfig+0x90>
 800177e:	4b7c      	ldr	r3, [pc, #496]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a7b      	ldr	r2, [pc, #492]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 8001784:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001788:	6013      	str	r3, [r2, #0]
 800178a:	e01d      	b.n	80017c8 <HAL_RCC_OscConfig+0xcc>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001794:	d10c      	bne.n	80017b0 <HAL_RCC_OscConfig+0xb4>
 8001796:	4b76      	ldr	r3, [pc, #472]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a75      	ldr	r2, [pc, #468]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 800179c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80017a0:	6013      	str	r3, [r2, #0]
 80017a2:	4b73      	ldr	r3, [pc, #460]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a72      	ldr	r2, [pc, #456]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 80017a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017ac:	6013      	str	r3, [r2, #0]
 80017ae:	e00b      	b.n	80017c8 <HAL_RCC_OscConfig+0xcc>
 80017b0:	4b6f      	ldr	r3, [pc, #444]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a6e      	ldr	r2, [pc, #440]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 80017b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017ba:	6013      	str	r3, [r2, #0]
 80017bc:	4b6c      	ldr	r3, [pc, #432]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a6b      	ldr	r2, [pc, #428]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 80017c2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017c6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d013      	beq.n	80017f8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017d0:	f7ff f950 	bl	8000a74 <HAL_GetTick>
 80017d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017d6:	e008      	b.n	80017ea <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017d8:	f7ff f94c 	bl	8000a74 <HAL_GetTick>
 80017dc:	4602      	mov	r2, r0
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	2b64      	cmp	r3, #100	; 0x64
 80017e4:	d901      	bls.n	80017ea <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80017e6:	2303      	movs	r3, #3
 80017e8:	e21f      	b.n	8001c2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017ea:	4b61      	ldr	r3, [pc, #388]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d0f0      	beq.n	80017d8 <HAL_RCC_OscConfig+0xdc>
 80017f6:	e014      	b.n	8001822 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017f8:	f7ff f93c 	bl	8000a74 <HAL_GetTick>
 80017fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017fe:	e008      	b.n	8001812 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001800:	f7ff f938 	bl	8000a74 <HAL_GetTick>
 8001804:	4602      	mov	r2, r0
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	2b64      	cmp	r3, #100	; 0x64
 800180c:	d901      	bls.n	8001812 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800180e:	2303      	movs	r3, #3
 8001810:	e20b      	b.n	8001c2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001812:	4b57      	ldr	r3, [pc, #348]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d1f0      	bne.n	8001800 <HAL_RCC_OscConfig+0x104>
 800181e:	e000      	b.n	8001822 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001820:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 0302 	and.w	r3, r3, #2
 800182a:	2b00      	cmp	r3, #0
 800182c:	d06f      	beq.n	800190e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800182e:	4b50      	ldr	r3, [pc, #320]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f003 030c 	and.w	r3, r3, #12
 8001836:	2b00      	cmp	r3, #0
 8001838:	d017      	beq.n	800186a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800183a:	4b4d      	ldr	r3, [pc, #308]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001842:	2b08      	cmp	r3, #8
 8001844:	d105      	bne.n	8001852 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001846:	4b4a      	ldr	r3, [pc, #296]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d00b      	beq.n	800186a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001852:	4b47      	ldr	r3, [pc, #284]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 8001854:	689b      	ldr	r3, [r3, #8]
 8001856:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800185a:	2b0c      	cmp	r3, #12
 800185c:	d11c      	bne.n	8001898 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800185e:	4b44      	ldr	r3, [pc, #272]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d116      	bne.n	8001898 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800186a:	4b41      	ldr	r3, [pc, #260]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	2b00      	cmp	r3, #0
 8001874:	d005      	beq.n	8001882 <HAL_RCC_OscConfig+0x186>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	68db      	ldr	r3, [r3, #12]
 800187a:	2b01      	cmp	r3, #1
 800187c:	d001      	beq.n	8001882 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e1d3      	b.n	8001c2a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001882:	4b3b      	ldr	r3, [pc, #236]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	00db      	lsls	r3, r3, #3
 8001890:	4937      	ldr	r1, [pc, #220]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 8001892:	4313      	orrs	r3, r2
 8001894:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001896:	e03a      	b.n	800190e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d020      	beq.n	80018e2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018a0:	4b34      	ldr	r3, [pc, #208]	; (8001974 <HAL_RCC_OscConfig+0x278>)
 80018a2:	2201      	movs	r2, #1
 80018a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018a6:	f7ff f8e5 	bl	8000a74 <HAL_GetTick>
 80018aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018ac:	e008      	b.n	80018c0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018ae:	f7ff f8e1 	bl	8000a74 <HAL_GetTick>
 80018b2:	4602      	mov	r2, r0
 80018b4:	693b      	ldr	r3, [r7, #16]
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	2b02      	cmp	r3, #2
 80018ba:	d901      	bls.n	80018c0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80018bc:	2303      	movs	r3, #3
 80018be:	e1b4      	b.n	8001c2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c0:	4b2b      	ldr	r3, [pc, #172]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0302 	and.w	r3, r3, #2
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d0f0      	beq.n	80018ae <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018cc:	4b28      	ldr	r3, [pc, #160]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	691b      	ldr	r3, [r3, #16]
 80018d8:	00db      	lsls	r3, r3, #3
 80018da:	4925      	ldr	r1, [pc, #148]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 80018dc:	4313      	orrs	r3, r2
 80018de:	600b      	str	r3, [r1, #0]
 80018e0:	e015      	b.n	800190e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018e2:	4b24      	ldr	r3, [pc, #144]	; (8001974 <HAL_RCC_OscConfig+0x278>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018e8:	f7ff f8c4 	bl	8000a74 <HAL_GetTick>
 80018ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018ee:	e008      	b.n	8001902 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018f0:	f7ff f8c0 	bl	8000a74 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e193      	b.n	8001c2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001902:	4b1b      	ldr	r3, [pc, #108]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0302 	and.w	r3, r3, #2
 800190a:	2b00      	cmp	r3, #0
 800190c:	d1f0      	bne.n	80018f0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0308 	and.w	r3, r3, #8
 8001916:	2b00      	cmp	r3, #0
 8001918:	d036      	beq.n	8001988 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	695b      	ldr	r3, [r3, #20]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d016      	beq.n	8001950 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001922:	4b15      	ldr	r3, [pc, #84]	; (8001978 <HAL_RCC_OscConfig+0x27c>)
 8001924:	2201      	movs	r2, #1
 8001926:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001928:	f7ff f8a4 	bl	8000a74 <HAL_GetTick>
 800192c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800192e:	e008      	b.n	8001942 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001930:	f7ff f8a0 	bl	8000a74 <HAL_GetTick>
 8001934:	4602      	mov	r2, r0
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	1ad3      	subs	r3, r2, r3
 800193a:	2b02      	cmp	r3, #2
 800193c:	d901      	bls.n	8001942 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800193e:	2303      	movs	r3, #3
 8001940:	e173      	b.n	8001c2a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001942:	4b0b      	ldr	r3, [pc, #44]	; (8001970 <HAL_RCC_OscConfig+0x274>)
 8001944:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001946:	f003 0302 	and.w	r3, r3, #2
 800194a:	2b00      	cmp	r3, #0
 800194c:	d0f0      	beq.n	8001930 <HAL_RCC_OscConfig+0x234>
 800194e:	e01b      	b.n	8001988 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001950:	4b09      	ldr	r3, [pc, #36]	; (8001978 <HAL_RCC_OscConfig+0x27c>)
 8001952:	2200      	movs	r2, #0
 8001954:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001956:	f7ff f88d 	bl	8000a74 <HAL_GetTick>
 800195a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800195c:	e00e      	b.n	800197c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800195e:	f7ff f889 	bl	8000a74 <HAL_GetTick>
 8001962:	4602      	mov	r2, r0
 8001964:	693b      	ldr	r3, [r7, #16]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	2b02      	cmp	r3, #2
 800196a:	d907      	bls.n	800197c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800196c:	2303      	movs	r3, #3
 800196e:	e15c      	b.n	8001c2a <HAL_RCC_OscConfig+0x52e>
 8001970:	40023800 	.word	0x40023800
 8001974:	42470000 	.word	0x42470000
 8001978:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800197c:	4b8a      	ldr	r3, [pc, #552]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 800197e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001980:	f003 0302 	and.w	r3, r3, #2
 8001984:	2b00      	cmp	r3, #0
 8001986:	d1ea      	bne.n	800195e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0304 	and.w	r3, r3, #4
 8001990:	2b00      	cmp	r3, #0
 8001992:	f000 8097 	beq.w	8001ac4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001996:	2300      	movs	r3, #0
 8001998:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800199a:	4b83      	ldr	r3, [pc, #524]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d10f      	bne.n	80019c6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	60bb      	str	r3, [r7, #8]
 80019aa:	4b7f      	ldr	r3, [pc, #508]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 80019ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ae:	4a7e      	ldr	r2, [pc, #504]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 80019b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019b4:	6413      	str	r3, [r2, #64]	; 0x40
 80019b6:	4b7c      	ldr	r3, [pc, #496]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019be:	60bb      	str	r3, [r7, #8]
 80019c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019c2:	2301      	movs	r3, #1
 80019c4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019c6:	4b79      	ldr	r3, [pc, #484]	; (8001bac <HAL_RCC_OscConfig+0x4b0>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d118      	bne.n	8001a04 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019d2:	4b76      	ldr	r3, [pc, #472]	; (8001bac <HAL_RCC_OscConfig+0x4b0>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a75      	ldr	r2, [pc, #468]	; (8001bac <HAL_RCC_OscConfig+0x4b0>)
 80019d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019de:	f7ff f849 	bl	8000a74 <HAL_GetTick>
 80019e2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019e4:	e008      	b.n	80019f8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019e6:	f7ff f845 	bl	8000a74 <HAL_GetTick>
 80019ea:	4602      	mov	r2, r0
 80019ec:	693b      	ldr	r3, [r7, #16]
 80019ee:	1ad3      	subs	r3, r2, r3
 80019f0:	2b02      	cmp	r3, #2
 80019f2:	d901      	bls.n	80019f8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80019f4:	2303      	movs	r3, #3
 80019f6:	e118      	b.n	8001c2a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019f8:	4b6c      	ldr	r3, [pc, #432]	; (8001bac <HAL_RCC_OscConfig+0x4b0>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d0f0      	beq.n	80019e6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	2b01      	cmp	r3, #1
 8001a0a:	d106      	bne.n	8001a1a <HAL_RCC_OscConfig+0x31e>
 8001a0c:	4b66      	ldr	r3, [pc, #408]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a10:	4a65      	ldr	r2, [pc, #404]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001a12:	f043 0301 	orr.w	r3, r3, #1
 8001a16:	6713      	str	r3, [r2, #112]	; 0x70
 8001a18:	e01c      	b.n	8001a54 <HAL_RCC_OscConfig+0x358>
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	2b05      	cmp	r3, #5
 8001a20:	d10c      	bne.n	8001a3c <HAL_RCC_OscConfig+0x340>
 8001a22:	4b61      	ldr	r3, [pc, #388]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001a24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a26:	4a60      	ldr	r2, [pc, #384]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001a28:	f043 0304 	orr.w	r3, r3, #4
 8001a2c:	6713      	str	r3, [r2, #112]	; 0x70
 8001a2e:	4b5e      	ldr	r3, [pc, #376]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001a30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a32:	4a5d      	ldr	r2, [pc, #372]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001a34:	f043 0301 	orr.w	r3, r3, #1
 8001a38:	6713      	str	r3, [r2, #112]	; 0x70
 8001a3a:	e00b      	b.n	8001a54 <HAL_RCC_OscConfig+0x358>
 8001a3c:	4b5a      	ldr	r3, [pc, #360]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001a3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a40:	4a59      	ldr	r2, [pc, #356]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001a42:	f023 0301 	bic.w	r3, r3, #1
 8001a46:	6713      	str	r3, [r2, #112]	; 0x70
 8001a48:	4b57      	ldr	r3, [pc, #348]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001a4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a4c:	4a56      	ldr	r2, [pc, #344]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001a4e:	f023 0304 	bic.w	r3, r3, #4
 8001a52:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d015      	beq.n	8001a88 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a5c:	f7ff f80a 	bl	8000a74 <HAL_GetTick>
 8001a60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a62:	e00a      	b.n	8001a7a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a64:	f7ff f806 	bl	8000a74 <HAL_GetTick>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d901      	bls.n	8001a7a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e0d7      	b.n	8001c2a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a7a:	4b4b      	ldr	r3, [pc, #300]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a7e:	f003 0302 	and.w	r3, r3, #2
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d0ee      	beq.n	8001a64 <HAL_RCC_OscConfig+0x368>
 8001a86:	e014      	b.n	8001ab2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a88:	f7fe fff4 	bl	8000a74 <HAL_GetTick>
 8001a8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a8e:	e00a      	b.n	8001aa6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a90:	f7fe fff0 	bl	8000a74 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a9e:	4293      	cmp	r3, r2
 8001aa0:	d901      	bls.n	8001aa6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	e0c1      	b.n	8001c2a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aa6:	4b40      	ldr	r3, [pc, #256]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001aa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001aaa:	f003 0302 	and.w	r3, r3, #2
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d1ee      	bne.n	8001a90 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ab2:	7dfb      	ldrb	r3, [r7, #23]
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d105      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ab8:	4b3b      	ldr	r3, [pc, #236]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abc:	4a3a      	ldr	r2, [pc, #232]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001abe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ac2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	699b      	ldr	r3, [r3, #24]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	f000 80ad 	beq.w	8001c28 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ace:	4b36      	ldr	r3, [pc, #216]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	f003 030c 	and.w	r3, r3, #12
 8001ad6:	2b08      	cmp	r3, #8
 8001ad8:	d060      	beq.n	8001b9c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	699b      	ldr	r3, [r3, #24]
 8001ade:	2b02      	cmp	r3, #2
 8001ae0:	d145      	bne.n	8001b6e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ae2:	4b33      	ldr	r3, [pc, #204]	; (8001bb0 <HAL_RCC_OscConfig+0x4b4>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ae8:	f7fe ffc4 	bl	8000a74 <HAL_GetTick>
 8001aec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001aee:	e008      	b.n	8001b02 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001af0:	f7fe ffc0 	bl	8000a74 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d901      	bls.n	8001b02 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e093      	b.n	8001c2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b02:	4b29      	ldr	r3, [pc, #164]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d1f0      	bne.n	8001af0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	69da      	ldr	r2, [r3, #28]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6a1b      	ldr	r3, [r3, #32]
 8001b16:	431a      	orrs	r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b1c:	019b      	lsls	r3, r3, #6
 8001b1e:	431a      	orrs	r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b24:	085b      	lsrs	r3, r3, #1
 8001b26:	3b01      	subs	r3, #1
 8001b28:	041b      	lsls	r3, r3, #16
 8001b2a:	431a      	orrs	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b30:	061b      	lsls	r3, r3, #24
 8001b32:	431a      	orrs	r2, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b38:	071b      	lsls	r3, r3, #28
 8001b3a:	491b      	ldr	r1, [pc, #108]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b40:	4b1b      	ldr	r3, [pc, #108]	; (8001bb0 <HAL_RCC_OscConfig+0x4b4>)
 8001b42:	2201      	movs	r2, #1
 8001b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b46:	f7fe ff95 	bl	8000a74 <HAL_GetTick>
 8001b4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b4c:	e008      	b.n	8001b60 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b4e:	f7fe ff91 	bl	8000a74 <HAL_GetTick>
 8001b52:	4602      	mov	r2, r0
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	1ad3      	subs	r3, r2, r3
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d901      	bls.n	8001b60 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001b5c:	2303      	movs	r3, #3
 8001b5e:	e064      	b.n	8001c2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b60:	4b11      	ldr	r3, [pc, #68]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d0f0      	beq.n	8001b4e <HAL_RCC_OscConfig+0x452>
 8001b6c:	e05c      	b.n	8001c28 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b6e:	4b10      	ldr	r3, [pc, #64]	; (8001bb0 <HAL_RCC_OscConfig+0x4b4>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b74:	f7fe ff7e 	bl	8000a74 <HAL_GetTick>
 8001b78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b7a:	e008      	b.n	8001b8e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b7c:	f7fe ff7a 	bl	8000a74 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	2b02      	cmp	r3, #2
 8001b88:	d901      	bls.n	8001b8e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	e04d      	b.n	8001c2a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b8e:	4b06      	ldr	r3, [pc, #24]	; (8001ba8 <HAL_RCC_OscConfig+0x4ac>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d1f0      	bne.n	8001b7c <HAL_RCC_OscConfig+0x480>
 8001b9a:	e045      	b.n	8001c28 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	699b      	ldr	r3, [r3, #24]
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d107      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e040      	b.n	8001c2a <HAL_RCC_OscConfig+0x52e>
 8001ba8:	40023800 	.word	0x40023800
 8001bac:	40007000 	.word	0x40007000
 8001bb0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001bb4:	4b1f      	ldr	r3, [pc, #124]	; (8001c34 <HAL_RCC_OscConfig+0x538>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	699b      	ldr	r3, [r3, #24]
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d030      	beq.n	8001c24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d129      	bne.n	8001c24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d122      	bne.n	8001c24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001bde:	68fa      	ldr	r2, [r7, #12]
 8001be0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001be4:	4013      	ands	r3, r2
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001bea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d119      	bne.n	8001c24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bfa:	085b      	lsrs	r3, r3, #1
 8001bfc:	3b01      	subs	r3, #1
 8001bfe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d10f      	bne.n	8001c24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d107      	bne.n	8001c24 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d001      	beq.n	8001c28 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	e000      	b.n	8001c2a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3718      	adds	r7, #24
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40023800 	.word	0x40023800

08001c38 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d101      	bne.n	8001c4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e042      	b.n	8001cd0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d106      	bne.n	8001c64 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f7fe fdbe 	bl	80007e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2224      	movs	r2, #36	; 0x24
 8001c68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	68da      	ldr	r2, [r3, #12]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c7a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f000 f973 	bl	8001f68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	691a      	ldr	r2, [r3, #16]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c90:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	695a      	ldr	r2, [r3, #20]
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001ca0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	68da      	ldr	r2, [r3, #12]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001cb0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2220      	movs	r2, #32
 8001cbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2220      	movs	r2, #32
 8001cc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001cce:	2300      	movs	r3, #0
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b08a      	sub	sp, #40	; 0x28
 8001cdc:	af02      	add	r7, sp, #8
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	60b9      	str	r1, [r7, #8]
 8001ce2:	603b      	str	r3, [r7, #0]
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	2b20      	cmp	r3, #32
 8001cf6:	d175      	bne.n	8001de4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d002      	beq.n	8001d04 <HAL_UART_Transmit+0x2c>
 8001cfe:	88fb      	ldrh	r3, [r7, #6]
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d101      	bne.n	8001d08 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e06e      	b.n	8001de6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	2221      	movs	r2, #33	; 0x21
 8001d12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001d16:	f7fe fead 	bl	8000a74 <HAL_GetTick>
 8001d1a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	88fa      	ldrh	r2, [r7, #6]
 8001d20:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	88fa      	ldrh	r2, [r7, #6]
 8001d26:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d30:	d108      	bne.n	8001d44 <HAL_UART_Transmit+0x6c>
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	691b      	ldr	r3, [r3, #16]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d104      	bne.n	8001d44 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	61bb      	str	r3, [r7, #24]
 8001d42:	e003      	b.n	8001d4c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001d4c:	e02e      	b.n	8001dac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	9300      	str	r3, [sp, #0]
 8001d52:	697b      	ldr	r3, [r7, #20]
 8001d54:	2200      	movs	r2, #0
 8001d56:	2180      	movs	r1, #128	; 0x80
 8001d58:	68f8      	ldr	r0, [r7, #12]
 8001d5a:	f000 f848 	bl	8001dee <UART_WaitOnFlagUntilTimeout>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d005      	beq.n	8001d70 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	2220      	movs	r2, #32
 8001d68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	e03a      	b.n	8001de6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001d70:	69fb      	ldr	r3, [r7, #28]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d10b      	bne.n	8001d8e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001d76:	69bb      	ldr	r3, [r7, #24]
 8001d78:	881b      	ldrh	r3, [r3, #0]
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d84:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	3302      	adds	r3, #2
 8001d8a:	61bb      	str	r3, [r7, #24]
 8001d8c:	e007      	b.n	8001d9e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	781a      	ldrb	r2, [r3, #0]
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001da2:	b29b      	uxth	r3, r3
 8001da4:	3b01      	subs	r3, #1
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001db0:	b29b      	uxth	r3, r3
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d1cb      	bne.n	8001d4e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	9300      	str	r3, [sp, #0]
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2140      	movs	r1, #64	; 0x40
 8001dc0:	68f8      	ldr	r0, [r7, #12]
 8001dc2:	f000 f814 	bl	8001dee <UART_WaitOnFlagUntilTimeout>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d005      	beq.n	8001dd8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	2220      	movs	r2, #32
 8001dd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8001dd4:	2303      	movs	r3, #3
 8001dd6:	e006      	b.n	8001de6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2220      	movs	r2, #32
 8001ddc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001de0:	2300      	movs	r3, #0
 8001de2:	e000      	b.n	8001de6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001de4:	2302      	movs	r3, #2
  }
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3720      	adds	r7, #32
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b086      	sub	sp, #24
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	60f8      	str	r0, [r7, #12]
 8001df6:	60b9      	str	r1, [r7, #8]
 8001df8:	603b      	str	r3, [r7, #0]
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001dfe:	e03b      	b.n	8001e78 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001e00:	6a3b      	ldr	r3, [r7, #32]
 8001e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e06:	d037      	beq.n	8001e78 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001e08:	f7fe fe34 	bl	8000a74 <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	6a3a      	ldr	r2, [r7, #32]
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d302      	bcc.n	8001e1e <UART_WaitOnFlagUntilTimeout+0x30>
 8001e18:	6a3b      	ldr	r3, [r7, #32]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d101      	bne.n	8001e22 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e03a      	b.n	8001e98 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	f003 0304 	and.w	r3, r3, #4
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d023      	beq.n	8001e78 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	2b80      	cmp	r3, #128	; 0x80
 8001e34:	d020      	beq.n	8001e78 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	2b40      	cmp	r3, #64	; 0x40
 8001e3a:	d01d      	beq.n	8001e78 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f003 0308 	and.w	r3, r3, #8
 8001e46:	2b08      	cmp	r3, #8
 8001e48:	d116      	bne.n	8001e78 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	617b      	str	r3, [r7, #20]
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	617b      	str	r3, [r7, #20]
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	617b      	str	r3, [r7, #20]
 8001e5e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001e60:	68f8      	ldr	r0, [r7, #12]
 8001e62:	f000 f81d 	bl	8001ea0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	2208      	movs	r2, #8
 8001e6a:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	e00f      	b.n	8001e98 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	4013      	ands	r3, r2
 8001e82:	68ba      	ldr	r2, [r7, #8]
 8001e84:	429a      	cmp	r2, r3
 8001e86:	bf0c      	ite	eq
 8001e88:	2301      	moveq	r3, #1
 8001e8a:	2300      	movne	r3, #0
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	461a      	mov	r2, r3
 8001e90:	79fb      	ldrb	r3, [r7, #7]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d0b4      	beq.n	8001e00 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3718      	adds	r7, #24
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b095      	sub	sp, #84	; 0x54
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	330c      	adds	r3, #12
 8001eae:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001eb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001eb2:	e853 3f00 	ldrex	r3, [r3]
 8001eb6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8001eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001ebe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	330c      	adds	r3, #12
 8001ec6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001ec8:	643a      	str	r2, [r7, #64]	; 0x40
 8001eca:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ecc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001ece:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001ed0:	e841 2300 	strex	r3, r2, [r1]
 8001ed4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8001ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d1e5      	bne.n	8001ea8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	3314      	adds	r3, #20
 8001ee2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ee4:	6a3b      	ldr	r3, [r7, #32]
 8001ee6:	e853 3f00 	ldrex	r3, [r3]
 8001eea:	61fb      	str	r3, [r7, #28]
   return(result);
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	f023 0301 	bic.w	r3, r3, #1
 8001ef2:	64bb      	str	r3, [r7, #72]	; 0x48
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	3314      	adds	r3, #20
 8001efa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001efc:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001efe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f00:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001f02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f04:	e841 2300 	strex	r3, r2, [r1]
 8001f08:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d1e5      	bne.n	8001edc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d119      	bne.n	8001f4c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	330c      	adds	r3, #12
 8001f1e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	e853 3f00 	ldrex	r3, [r3]
 8001f26:	60bb      	str	r3, [r7, #8]
   return(result);
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	f023 0310 	bic.w	r3, r3, #16
 8001f2e:	647b      	str	r3, [r7, #68]	; 0x44
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	330c      	adds	r3, #12
 8001f36:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001f38:	61ba      	str	r2, [r7, #24]
 8001f3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f3c:	6979      	ldr	r1, [r7, #20]
 8001f3e:	69ba      	ldr	r2, [r7, #24]
 8001f40:	e841 2300 	strex	r3, r2, [r1]
 8001f44:	613b      	str	r3, [r7, #16]
   return(result);
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d1e5      	bne.n	8001f18 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2220      	movs	r2, #32
 8001f50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001f5a:	bf00      	nop
 8001f5c:	3754      	adds	r7, #84	; 0x54
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
	...

08001f68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f6c:	b0c0      	sub	sp, #256	; 0x100
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	691b      	ldr	r3, [r3, #16]
 8001f7c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f84:	68d9      	ldr	r1, [r3, #12]
 8001f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	ea40 0301 	orr.w	r3, r0, r1
 8001f90:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001f92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f96:	689a      	ldr	r2, [r3, #8]
 8001f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	431a      	orrs	r2, r3
 8001fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fa4:	695b      	ldr	r3, [r3, #20]
 8001fa6:	431a      	orrs	r2, r3
 8001fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fac:	69db      	ldr	r3, [r3, #28]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001fc0:	f021 010c 	bic.w	r1, r1, #12
 8001fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001fce:	430b      	orrs	r3, r1
 8001fd0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	695b      	ldr	r3, [r3, #20]
 8001fda:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001fde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fe2:	6999      	ldr	r1, [r3, #24]
 8001fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fe8:	681a      	ldr	r2, [r3, #0]
 8001fea:	ea40 0301 	orr.w	r3, r0, r1
 8001fee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	4b8f      	ldr	r3, [pc, #572]	; (8002234 <UART_SetConfig+0x2cc>)
 8001ff8:	429a      	cmp	r2, r3
 8001ffa:	d005      	beq.n	8002008 <UART_SetConfig+0xa0>
 8001ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	4b8d      	ldr	r3, [pc, #564]	; (8002238 <UART_SetConfig+0x2d0>)
 8002004:	429a      	cmp	r2, r3
 8002006:	d104      	bne.n	8002012 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002008:	f7ff f934 	bl	8001274 <HAL_RCC_GetPCLK2Freq>
 800200c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002010:	e003      	b.n	800201a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002012:	f7ff f91b 	bl	800124c <HAL_RCC_GetPCLK1Freq>
 8002016:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800201a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800201e:	69db      	ldr	r3, [r3, #28]
 8002020:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002024:	f040 810c 	bne.w	8002240 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002028:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800202c:	2200      	movs	r2, #0
 800202e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002032:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002036:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800203a:	4622      	mov	r2, r4
 800203c:	462b      	mov	r3, r5
 800203e:	1891      	adds	r1, r2, r2
 8002040:	65b9      	str	r1, [r7, #88]	; 0x58
 8002042:	415b      	adcs	r3, r3
 8002044:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002046:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800204a:	4621      	mov	r1, r4
 800204c:	eb12 0801 	adds.w	r8, r2, r1
 8002050:	4629      	mov	r1, r5
 8002052:	eb43 0901 	adc.w	r9, r3, r1
 8002056:	f04f 0200 	mov.w	r2, #0
 800205a:	f04f 0300 	mov.w	r3, #0
 800205e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002062:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002066:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800206a:	4690      	mov	r8, r2
 800206c:	4699      	mov	r9, r3
 800206e:	4623      	mov	r3, r4
 8002070:	eb18 0303 	adds.w	r3, r8, r3
 8002074:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002078:	462b      	mov	r3, r5
 800207a:	eb49 0303 	adc.w	r3, r9, r3
 800207e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800208e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002092:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002096:	460b      	mov	r3, r1
 8002098:	18db      	adds	r3, r3, r3
 800209a:	653b      	str	r3, [r7, #80]	; 0x50
 800209c:	4613      	mov	r3, r2
 800209e:	eb42 0303 	adc.w	r3, r2, r3
 80020a2:	657b      	str	r3, [r7, #84]	; 0x54
 80020a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80020a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80020ac:	f7fe f900 	bl	80002b0 <__aeabi_uldivmod>
 80020b0:	4602      	mov	r2, r0
 80020b2:	460b      	mov	r3, r1
 80020b4:	4b61      	ldr	r3, [pc, #388]	; (800223c <UART_SetConfig+0x2d4>)
 80020b6:	fba3 2302 	umull	r2, r3, r3, r2
 80020ba:	095b      	lsrs	r3, r3, #5
 80020bc:	011c      	lsls	r4, r3, #4
 80020be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80020c2:	2200      	movs	r2, #0
 80020c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80020c8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80020cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80020d0:	4642      	mov	r2, r8
 80020d2:	464b      	mov	r3, r9
 80020d4:	1891      	adds	r1, r2, r2
 80020d6:	64b9      	str	r1, [r7, #72]	; 0x48
 80020d8:	415b      	adcs	r3, r3
 80020da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80020dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80020e0:	4641      	mov	r1, r8
 80020e2:	eb12 0a01 	adds.w	sl, r2, r1
 80020e6:	4649      	mov	r1, r9
 80020e8:	eb43 0b01 	adc.w	fp, r3, r1
 80020ec:	f04f 0200 	mov.w	r2, #0
 80020f0:	f04f 0300 	mov.w	r3, #0
 80020f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80020f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80020fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002100:	4692      	mov	sl, r2
 8002102:	469b      	mov	fp, r3
 8002104:	4643      	mov	r3, r8
 8002106:	eb1a 0303 	adds.w	r3, sl, r3
 800210a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800210e:	464b      	mov	r3, r9
 8002110:	eb4b 0303 	adc.w	r3, fp, r3
 8002114:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002118:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	2200      	movs	r2, #0
 8002120:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002124:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002128:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800212c:	460b      	mov	r3, r1
 800212e:	18db      	adds	r3, r3, r3
 8002130:	643b      	str	r3, [r7, #64]	; 0x40
 8002132:	4613      	mov	r3, r2
 8002134:	eb42 0303 	adc.w	r3, r2, r3
 8002138:	647b      	str	r3, [r7, #68]	; 0x44
 800213a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800213e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002142:	f7fe f8b5 	bl	80002b0 <__aeabi_uldivmod>
 8002146:	4602      	mov	r2, r0
 8002148:	460b      	mov	r3, r1
 800214a:	4611      	mov	r1, r2
 800214c:	4b3b      	ldr	r3, [pc, #236]	; (800223c <UART_SetConfig+0x2d4>)
 800214e:	fba3 2301 	umull	r2, r3, r3, r1
 8002152:	095b      	lsrs	r3, r3, #5
 8002154:	2264      	movs	r2, #100	; 0x64
 8002156:	fb02 f303 	mul.w	r3, r2, r3
 800215a:	1acb      	subs	r3, r1, r3
 800215c:	00db      	lsls	r3, r3, #3
 800215e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002162:	4b36      	ldr	r3, [pc, #216]	; (800223c <UART_SetConfig+0x2d4>)
 8002164:	fba3 2302 	umull	r2, r3, r3, r2
 8002168:	095b      	lsrs	r3, r3, #5
 800216a:	005b      	lsls	r3, r3, #1
 800216c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002170:	441c      	add	r4, r3
 8002172:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002176:	2200      	movs	r2, #0
 8002178:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800217c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002180:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002184:	4642      	mov	r2, r8
 8002186:	464b      	mov	r3, r9
 8002188:	1891      	adds	r1, r2, r2
 800218a:	63b9      	str	r1, [r7, #56]	; 0x38
 800218c:	415b      	adcs	r3, r3
 800218e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002190:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002194:	4641      	mov	r1, r8
 8002196:	1851      	adds	r1, r2, r1
 8002198:	6339      	str	r1, [r7, #48]	; 0x30
 800219a:	4649      	mov	r1, r9
 800219c:	414b      	adcs	r3, r1
 800219e:	637b      	str	r3, [r7, #52]	; 0x34
 80021a0:	f04f 0200 	mov.w	r2, #0
 80021a4:	f04f 0300 	mov.w	r3, #0
 80021a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80021ac:	4659      	mov	r1, fp
 80021ae:	00cb      	lsls	r3, r1, #3
 80021b0:	4651      	mov	r1, sl
 80021b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80021b6:	4651      	mov	r1, sl
 80021b8:	00ca      	lsls	r2, r1, #3
 80021ba:	4610      	mov	r0, r2
 80021bc:	4619      	mov	r1, r3
 80021be:	4603      	mov	r3, r0
 80021c0:	4642      	mov	r2, r8
 80021c2:	189b      	adds	r3, r3, r2
 80021c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80021c8:	464b      	mov	r3, r9
 80021ca:	460a      	mov	r2, r1
 80021cc:	eb42 0303 	adc.w	r3, r2, r3
 80021d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80021d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80021e0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80021e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80021e8:	460b      	mov	r3, r1
 80021ea:	18db      	adds	r3, r3, r3
 80021ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80021ee:	4613      	mov	r3, r2
 80021f0:	eb42 0303 	adc.w	r3, r2, r3
 80021f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80021fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80021fe:	f7fe f857 	bl	80002b0 <__aeabi_uldivmod>
 8002202:	4602      	mov	r2, r0
 8002204:	460b      	mov	r3, r1
 8002206:	4b0d      	ldr	r3, [pc, #52]	; (800223c <UART_SetConfig+0x2d4>)
 8002208:	fba3 1302 	umull	r1, r3, r3, r2
 800220c:	095b      	lsrs	r3, r3, #5
 800220e:	2164      	movs	r1, #100	; 0x64
 8002210:	fb01 f303 	mul.w	r3, r1, r3
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	00db      	lsls	r3, r3, #3
 8002218:	3332      	adds	r3, #50	; 0x32
 800221a:	4a08      	ldr	r2, [pc, #32]	; (800223c <UART_SetConfig+0x2d4>)
 800221c:	fba2 2303 	umull	r2, r3, r2, r3
 8002220:	095b      	lsrs	r3, r3, #5
 8002222:	f003 0207 	and.w	r2, r3, #7
 8002226:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4422      	add	r2, r4
 800222e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002230:	e106      	b.n	8002440 <UART_SetConfig+0x4d8>
 8002232:	bf00      	nop
 8002234:	40011000 	.word	0x40011000
 8002238:	40011400 	.word	0x40011400
 800223c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002240:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002244:	2200      	movs	r2, #0
 8002246:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800224a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800224e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002252:	4642      	mov	r2, r8
 8002254:	464b      	mov	r3, r9
 8002256:	1891      	adds	r1, r2, r2
 8002258:	6239      	str	r1, [r7, #32]
 800225a:	415b      	adcs	r3, r3
 800225c:	627b      	str	r3, [r7, #36]	; 0x24
 800225e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002262:	4641      	mov	r1, r8
 8002264:	1854      	adds	r4, r2, r1
 8002266:	4649      	mov	r1, r9
 8002268:	eb43 0501 	adc.w	r5, r3, r1
 800226c:	f04f 0200 	mov.w	r2, #0
 8002270:	f04f 0300 	mov.w	r3, #0
 8002274:	00eb      	lsls	r3, r5, #3
 8002276:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800227a:	00e2      	lsls	r2, r4, #3
 800227c:	4614      	mov	r4, r2
 800227e:	461d      	mov	r5, r3
 8002280:	4643      	mov	r3, r8
 8002282:	18e3      	adds	r3, r4, r3
 8002284:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002288:	464b      	mov	r3, r9
 800228a:	eb45 0303 	adc.w	r3, r5, r3
 800228e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002292:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	2200      	movs	r2, #0
 800229a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800229e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80022a2:	f04f 0200 	mov.w	r2, #0
 80022a6:	f04f 0300 	mov.w	r3, #0
 80022aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80022ae:	4629      	mov	r1, r5
 80022b0:	008b      	lsls	r3, r1, #2
 80022b2:	4621      	mov	r1, r4
 80022b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80022b8:	4621      	mov	r1, r4
 80022ba:	008a      	lsls	r2, r1, #2
 80022bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80022c0:	f7fd fff6 	bl	80002b0 <__aeabi_uldivmod>
 80022c4:	4602      	mov	r2, r0
 80022c6:	460b      	mov	r3, r1
 80022c8:	4b60      	ldr	r3, [pc, #384]	; (800244c <UART_SetConfig+0x4e4>)
 80022ca:	fba3 2302 	umull	r2, r3, r3, r2
 80022ce:	095b      	lsrs	r3, r3, #5
 80022d0:	011c      	lsls	r4, r3, #4
 80022d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80022d6:	2200      	movs	r2, #0
 80022d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80022dc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80022e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80022e4:	4642      	mov	r2, r8
 80022e6:	464b      	mov	r3, r9
 80022e8:	1891      	adds	r1, r2, r2
 80022ea:	61b9      	str	r1, [r7, #24]
 80022ec:	415b      	adcs	r3, r3
 80022ee:	61fb      	str	r3, [r7, #28]
 80022f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80022f4:	4641      	mov	r1, r8
 80022f6:	1851      	adds	r1, r2, r1
 80022f8:	6139      	str	r1, [r7, #16]
 80022fa:	4649      	mov	r1, r9
 80022fc:	414b      	adcs	r3, r1
 80022fe:	617b      	str	r3, [r7, #20]
 8002300:	f04f 0200 	mov.w	r2, #0
 8002304:	f04f 0300 	mov.w	r3, #0
 8002308:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800230c:	4659      	mov	r1, fp
 800230e:	00cb      	lsls	r3, r1, #3
 8002310:	4651      	mov	r1, sl
 8002312:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002316:	4651      	mov	r1, sl
 8002318:	00ca      	lsls	r2, r1, #3
 800231a:	4610      	mov	r0, r2
 800231c:	4619      	mov	r1, r3
 800231e:	4603      	mov	r3, r0
 8002320:	4642      	mov	r2, r8
 8002322:	189b      	adds	r3, r3, r2
 8002324:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002328:	464b      	mov	r3, r9
 800232a:	460a      	mov	r2, r1
 800232c:	eb42 0303 	adc.w	r3, r2, r3
 8002330:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002334:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	67bb      	str	r3, [r7, #120]	; 0x78
 800233e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002340:	f04f 0200 	mov.w	r2, #0
 8002344:	f04f 0300 	mov.w	r3, #0
 8002348:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800234c:	4649      	mov	r1, r9
 800234e:	008b      	lsls	r3, r1, #2
 8002350:	4641      	mov	r1, r8
 8002352:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002356:	4641      	mov	r1, r8
 8002358:	008a      	lsls	r2, r1, #2
 800235a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800235e:	f7fd ffa7 	bl	80002b0 <__aeabi_uldivmod>
 8002362:	4602      	mov	r2, r0
 8002364:	460b      	mov	r3, r1
 8002366:	4611      	mov	r1, r2
 8002368:	4b38      	ldr	r3, [pc, #224]	; (800244c <UART_SetConfig+0x4e4>)
 800236a:	fba3 2301 	umull	r2, r3, r3, r1
 800236e:	095b      	lsrs	r3, r3, #5
 8002370:	2264      	movs	r2, #100	; 0x64
 8002372:	fb02 f303 	mul.w	r3, r2, r3
 8002376:	1acb      	subs	r3, r1, r3
 8002378:	011b      	lsls	r3, r3, #4
 800237a:	3332      	adds	r3, #50	; 0x32
 800237c:	4a33      	ldr	r2, [pc, #204]	; (800244c <UART_SetConfig+0x4e4>)
 800237e:	fba2 2303 	umull	r2, r3, r2, r3
 8002382:	095b      	lsrs	r3, r3, #5
 8002384:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002388:	441c      	add	r4, r3
 800238a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800238e:	2200      	movs	r2, #0
 8002390:	673b      	str	r3, [r7, #112]	; 0x70
 8002392:	677a      	str	r2, [r7, #116]	; 0x74
 8002394:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002398:	4642      	mov	r2, r8
 800239a:	464b      	mov	r3, r9
 800239c:	1891      	adds	r1, r2, r2
 800239e:	60b9      	str	r1, [r7, #8]
 80023a0:	415b      	adcs	r3, r3
 80023a2:	60fb      	str	r3, [r7, #12]
 80023a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023a8:	4641      	mov	r1, r8
 80023aa:	1851      	adds	r1, r2, r1
 80023ac:	6039      	str	r1, [r7, #0]
 80023ae:	4649      	mov	r1, r9
 80023b0:	414b      	adcs	r3, r1
 80023b2:	607b      	str	r3, [r7, #4]
 80023b4:	f04f 0200 	mov.w	r2, #0
 80023b8:	f04f 0300 	mov.w	r3, #0
 80023bc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80023c0:	4659      	mov	r1, fp
 80023c2:	00cb      	lsls	r3, r1, #3
 80023c4:	4651      	mov	r1, sl
 80023c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023ca:	4651      	mov	r1, sl
 80023cc:	00ca      	lsls	r2, r1, #3
 80023ce:	4610      	mov	r0, r2
 80023d0:	4619      	mov	r1, r3
 80023d2:	4603      	mov	r3, r0
 80023d4:	4642      	mov	r2, r8
 80023d6:	189b      	adds	r3, r3, r2
 80023d8:	66bb      	str	r3, [r7, #104]	; 0x68
 80023da:	464b      	mov	r3, r9
 80023dc:	460a      	mov	r2, r1
 80023de:	eb42 0303 	adc.w	r3, r2, r3
 80023e2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80023e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	2200      	movs	r2, #0
 80023ec:	663b      	str	r3, [r7, #96]	; 0x60
 80023ee:	667a      	str	r2, [r7, #100]	; 0x64
 80023f0:	f04f 0200 	mov.w	r2, #0
 80023f4:	f04f 0300 	mov.w	r3, #0
 80023f8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80023fc:	4649      	mov	r1, r9
 80023fe:	008b      	lsls	r3, r1, #2
 8002400:	4641      	mov	r1, r8
 8002402:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002406:	4641      	mov	r1, r8
 8002408:	008a      	lsls	r2, r1, #2
 800240a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800240e:	f7fd ff4f 	bl	80002b0 <__aeabi_uldivmod>
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	4b0d      	ldr	r3, [pc, #52]	; (800244c <UART_SetConfig+0x4e4>)
 8002418:	fba3 1302 	umull	r1, r3, r3, r2
 800241c:	095b      	lsrs	r3, r3, #5
 800241e:	2164      	movs	r1, #100	; 0x64
 8002420:	fb01 f303 	mul.w	r3, r1, r3
 8002424:	1ad3      	subs	r3, r2, r3
 8002426:	011b      	lsls	r3, r3, #4
 8002428:	3332      	adds	r3, #50	; 0x32
 800242a:	4a08      	ldr	r2, [pc, #32]	; (800244c <UART_SetConfig+0x4e4>)
 800242c:	fba2 2303 	umull	r2, r3, r2, r3
 8002430:	095b      	lsrs	r3, r3, #5
 8002432:	f003 020f 	and.w	r2, r3, #15
 8002436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4422      	add	r2, r4
 800243e:	609a      	str	r2, [r3, #8]
}
 8002440:	bf00      	nop
 8002442:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002446:	46bd      	mov	sp, r7
 8002448:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800244c:	51eb851f 	.word	0x51eb851f

08002450 <siprintf>:
 8002450:	b40e      	push	{r1, r2, r3}
 8002452:	b500      	push	{lr}
 8002454:	b09c      	sub	sp, #112	; 0x70
 8002456:	ab1d      	add	r3, sp, #116	; 0x74
 8002458:	9002      	str	r0, [sp, #8]
 800245a:	9006      	str	r0, [sp, #24]
 800245c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002460:	4809      	ldr	r0, [pc, #36]	; (8002488 <siprintf+0x38>)
 8002462:	9107      	str	r1, [sp, #28]
 8002464:	9104      	str	r1, [sp, #16]
 8002466:	4909      	ldr	r1, [pc, #36]	; (800248c <siprintf+0x3c>)
 8002468:	f853 2b04 	ldr.w	r2, [r3], #4
 800246c:	9105      	str	r1, [sp, #20]
 800246e:	6800      	ldr	r0, [r0, #0]
 8002470:	9301      	str	r3, [sp, #4]
 8002472:	a902      	add	r1, sp, #8
 8002474:	f000 f992 	bl	800279c <_svfiprintf_r>
 8002478:	9b02      	ldr	r3, [sp, #8]
 800247a:	2200      	movs	r2, #0
 800247c:	701a      	strb	r2, [r3, #0]
 800247e:	b01c      	add	sp, #112	; 0x70
 8002480:	f85d eb04 	ldr.w	lr, [sp], #4
 8002484:	b003      	add	sp, #12
 8002486:	4770      	bx	lr
 8002488:	20000068 	.word	0x20000068
 800248c:	ffff0208 	.word	0xffff0208

08002490 <memset>:
 8002490:	4402      	add	r2, r0
 8002492:	4603      	mov	r3, r0
 8002494:	4293      	cmp	r3, r2
 8002496:	d100      	bne.n	800249a <memset+0xa>
 8002498:	4770      	bx	lr
 800249a:	f803 1b01 	strb.w	r1, [r3], #1
 800249e:	e7f9      	b.n	8002494 <memset+0x4>

080024a0 <__errno>:
 80024a0:	4b01      	ldr	r3, [pc, #4]	; (80024a8 <__errno+0x8>)
 80024a2:	6818      	ldr	r0, [r3, #0]
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	20000068 	.word	0x20000068

080024ac <__libc_init_array>:
 80024ac:	b570      	push	{r4, r5, r6, lr}
 80024ae:	4d0d      	ldr	r5, [pc, #52]	; (80024e4 <__libc_init_array+0x38>)
 80024b0:	4c0d      	ldr	r4, [pc, #52]	; (80024e8 <__libc_init_array+0x3c>)
 80024b2:	1b64      	subs	r4, r4, r5
 80024b4:	10a4      	asrs	r4, r4, #2
 80024b6:	2600      	movs	r6, #0
 80024b8:	42a6      	cmp	r6, r4
 80024ba:	d109      	bne.n	80024d0 <__libc_init_array+0x24>
 80024bc:	4d0b      	ldr	r5, [pc, #44]	; (80024ec <__libc_init_array+0x40>)
 80024be:	4c0c      	ldr	r4, [pc, #48]	; (80024f0 <__libc_init_array+0x44>)
 80024c0:	f000 fc6a 	bl	8002d98 <_init>
 80024c4:	1b64      	subs	r4, r4, r5
 80024c6:	10a4      	asrs	r4, r4, #2
 80024c8:	2600      	movs	r6, #0
 80024ca:	42a6      	cmp	r6, r4
 80024cc:	d105      	bne.n	80024da <__libc_init_array+0x2e>
 80024ce:	bd70      	pop	{r4, r5, r6, pc}
 80024d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80024d4:	4798      	blx	r3
 80024d6:	3601      	adds	r6, #1
 80024d8:	e7ee      	b.n	80024b8 <__libc_init_array+0xc>
 80024da:	f855 3b04 	ldr.w	r3, [r5], #4
 80024de:	4798      	blx	r3
 80024e0:	3601      	adds	r6, #1
 80024e2:	e7f2      	b.n	80024ca <__libc_init_array+0x1e>
 80024e4:	08002e08 	.word	0x08002e08
 80024e8:	08002e08 	.word	0x08002e08
 80024ec:	08002e08 	.word	0x08002e08
 80024f0:	08002e0c 	.word	0x08002e0c

080024f4 <__retarget_lock_acquire_recursive>:
 80024f4:	4770      	bx	lr

080024f6 <__retarget_lock_release_recursive>:
 80024f6:	4770      	bx	lr

080024f8 <_free_r>:
 80024f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80024fa:	2900      	cmp	r1, #0
 80024fc:	d044      	beq.n	8002588 <_free_r+0x90>
 80024fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002502:	9001      	str	r0, [sp, #4]
 8002504:	2b00      	cmp	r3, #0
 8002506:	f1a1 0404 	sub.w	r4, r1, #4
 800250a:	bfb8      	it	lt
 800250c:	18e4      	addlt	r4, r4, r3
 800250e:	f000 f8df 	bl	80026d0 <__malloc_lock>
 8002512:	4a1e      	ldr	r2, [pc, #120]	; (800258c <_free_r+0x94>)
 8002514:	9801      	ldr	r0, [sp, #4]
 8002516:	6813      	ldr	r3, [r2, #0]
 8002518:	b933      	cbnz	r3, 8002528 <_free_r+0x30>
 800251a:	6063      	str	r3, [r4, #4]
 800251c:	6014      	str	r4, [r2, #0]
 800251e:	b003      	add	sp, #12
 8002520:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002524:	f000 b8da 	b.w	80026dc <__malloc_unlock>
 8002528:	42a3      	cmp	r3, r4
 800252a:	d908      	bls.n	800253e <_free_r+0x46>
 800252c:	6825      	ldr	r5, [r4, #0]
 800252e:	1961      	adds	r1, r4, r5
 8002530:	428b      	cmp	r3, r1
 8002532:	bf01      	itttt	eq
 8002534:	6819      	ldreq	r1, [r3, #0]
 8002536:	685b      	ldreq	r3, [r3, #4]
 8002538:	1949      	addeq	r1, r1, r5
 800253a:	6021      	streq	r1, [r4, #0]
 800253c:	e7ed      	b.n	800251a <_free_r+0x22>
 800253e:	461a      	mov	r2, r3
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	b10b      	cbz	r3, 8002548 <_free_r+0x50>
 8002544:	42a3      	cmp	r3, r4
 8002546:	d9fa      	bls.n	800253e <_free_r+0x46>
 8002548:	6811      	ldr	r1, [r2, #0]
 800254a:	1855      	adds	r5, r2, r1
 800254c:	42a5      	cmp	r5, r4
 800254e:	d10b      	bne.n	8002568 <_free_r+0x70>
 8002550:	6824      	ldr	r4, [r4, #0]
 8002552:	4421      	add	r1, r4
 8002554:	1854      	adds	r4, r2, r1
 8002556:	42a3      	cmp	r3, r4
 8002558:	6011      	str	r1, [r2, #0]
 800255a:	d1e0      	bne.n	800251e <_free_r+0x26>
 800255c:	681c      	ldr	r4, [r3, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	6053      	str	r3, [r2, #4]
 8002562:	440c      	add	r4, r1
 8002564:	6014      	str	r4, [r2, #0]
 8002566:	e7da      	b.n	800251e <_free_r+0x26>
 8002568:	d902      	bls.n	8002570 <_free_r+0x78>
 800256a:	230c      	movs	r3, #12
 800256c:	6003      	str	r3, [r0, #0]
 800256e:	e7d6      	b.n	800251e <_free_r+0x26>
 8002570:	6825      	ldr	r5, [r4, #0]
 8002572:	1961      	adds	r1, r4, r5
 8002574:	428b      	cmp	r3, r1
 8002576:	bf04      	itt	eq
 8002578:	6819      	ldreq	r1, [r3, #0]
 800257a:	685b      	ldreq	r3, [r3, #4]
 800257c:	6063      	str	r3, [r4, #4]
 800257e:	bf04      	itt	eq
 8002580:	1949      	addeq	r1, r1, r5
 8002582:	6021      	streq	r1, [r4, #0]
 8002584:	6054      	str	r4, [r2, #4]
 8002586:	e7ca      	b.n	800251e <_free_r+0x26>
 8002588:	b003      	add	sp, #12
 800258a:	bd30      	pop	{r4, r5, pc}
 800258c:	2000021c 	.word	0x2000021c

08002590 <sbrk_aligned>:
 8002590:	b570      	push	{r4, r5, r6, lr}
 8002592:	4e0e      	ldr	r6, [pc, #56]	; (80025cc <sbrk_aligned+0x3c>)
 8002594:	460c      	mov	r4, r1
 8002596:	6831      	ldr	r1, [r6, #0]
 8002598:	4605      	mov	r5, r0
 800259a:	b911      	cbnz	r1, 80025a2 <sbrk_aligned+0x12>
 800259c:	f000 fba6 	bl	8002cec <_sbrk_r>
 80025a0:	6030      	str	r0, [r6, #0]
 80025a2:	4621      	mov	r1, r4
 80025a4:	4628      	mov	r0, r5
 80025a6:	f000 fba1 	bl	8002cec <_sbrk_r>
 80025aa:	1c43      	adds	r3, r0, #1
 80025ac:	d00a      	beq.n	80025c4 <sbrk_aligned+0x34>
 80025ae:	1cc4      	adds	r4, r0, #3
 80025b0:	f024 0403 	bic.w	r4, r4, #3
 80025b4:	42a0      	cmp	r0, r4
 80025b6:	d007      	beq.n	80025c8 <sbrk_aligned+0x38>
 80025b8:	1a21      	subs	r1, r4, r0
 80025ba:	4628      	mov	r0, r5
 80025bc:	f000 fb96 	bl	8002cec <_sbrk_r>
 80025c0:	3001      	adds	r0, #1
 80025c2:	d101      	bne.n	80025c8 <sbrk_aligned+0x38>
 80025c4:	f04f 34ff 	mov.w	r4, #4294967295
 80025c8:	4620      	mov	r0, r4
 80025ca:	bd70      	pop	{r4, r5, r6, pc}
 80025cc:	20000220 	.word	0x20000220

080025d0 <_malloc_r>:
 80025d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80025d4:	1ccd      	adds	r5, r1, #3
 80025d6:	f025 0503 	bic.w	r5, r5, #3
 80025da:	3508      	adds	r5, #8
 80025dc:	2d0c      	cmp	r5, #12
 80025de:	bf38      	it	cc
 80025e0:	250c      	movcc	r5, #12
 80025e2:	2d00      	cmp	r5, #0
 80025e4:	4607      	mov	r7, r0
 80025e6:	db01      	blt.n	80025ec <_malloc_r+0x1c>
 80025e8:	42a9      	cmp	r1, r5
 80025ea:	d905      	bls.n	80025f8 <_malloc_r+0x28>
 80025ec:	230c      	movs	r3, #12
 80025ee:	603b      	str	r3, [r7, #0]
 80025f0:	2600      	movs	r6, #0
 80025f2:	4630      	mov	r0, r6
 80025f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80025f8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80026cc <_malloc_r+0xfc>
 80025fc:	f000 f868 	bl	80026d0 <__malloc_lock>
 8002600:	f8d8 3000 	ldr.w	r3, [r8]
 8002604:	461c      	mov	r4, r3
 8002606:	bb5c      	cbnz	r4, 8002660 <_malloc_r+0x90>
 8002608:	4629      	mov	r1, r5
 800260a:	4638      	mov	r0, r7
 800260c:	f7ff ffc0 	bl	8002590 <sbrk_aligned>
 8002610:	1c43      	adds	r3, r0, #1
 8002612:	4604      	mov	r4, r0
 8002614:	d155      	bne.n	80026c2 <_malloc_r+0xf2>
 8002616:	f8d8 4000 	ldr.w	r4, [r8]
 800261a:	4626      	mov	r6, r4
 800261c:	2e00      	cmp	r6, #0
 800261e:	d145      	bne.n	80026ac <_malloc_r+0xdc>
 8002620:	2c00      	cmp	r4, #0
 8002622:	d048      	beq.n	80026b6 <_malloc_r+0xe6>
 8002624:	6823      	ldr	r3, [r4, #0]
 8002626:	4631      	mov	r1, r6
 8002628:	4638      	mov	r0, r7
 800262a:	eb04 0903 	add.w	r9, r4, r3
 800262e:	f000 fb5d 	bl	8002cec <_sbrk_r>
 8002632:	4581      	cmp	r9, r0
 8002634:	d13f      	bne.n	80026b6 <_malloc_r+0xe6>
 8002636:	6821      	ldr	r1, [r4, #0]
 8002638:	1a6d      	subs	r5, r5, r1
 800263a:	4629      	mov	r1, r5
 800263c:	4638      	mov	r0, r7
 800263e:	f7ff ffa7 	bl	8002590 <sbrk_aligned>
 8002642:	3001      	adds	r0, #1
 8002644:	d037      	beq.n	80026b6 <_malloc_r+0xe6>
 8002646:	6823      	ldr	r3, [r4, #0]
 8002648:	442b      	add	r3, r5
 800264a:	6023      	str	r3, [r4, #0]
 800264c:	f8d8 3000 	ldr.w	r3, [r8]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d038      	beq.n	80026c6 <_malloc_r+0xf6>
 8002654:	685a      	ldr	r2, [r3, #4]
 8002656:	42a2      	cmp	r2, r4
 8002658:	d12b      	bne.n	80026b2 <_malloc_r+0xe2>
 800265a:	2200      	movs	r2, #0
 800265c:	605a      	str	r2, [r3, #4]
 800265e:	e00f      	b.n	8002680 <_malloc_r+0xb0>
 8002660:	6822      	ldr	r2, [r4, #0]
 8002662:	1b52      	subs	r2, r2, r5
 8002664:	d41f      	bmi.n	80026a6 <_malloc_r+0xd6>
 8002666:	2a0b      	cmp	r2, #11
 8002668:	d917      	bls.n	800269a <_malloc_r+0xca>
 800266a:	1961      	adds	r1, r4, r5
 800266c:	42a3      	cmp	r3, r4
 800266e:	6025      	str	r5, [r4, #0]
 8002670:	bf18      	it	ne
 8002672:	6059      	strne	r1, [r3, #4]
 8002674:	6863      	ldr	r3, [r4, #4]
 8002676:	bf08      	it	eq
 8002678:	f8c8 1000 	streq.w	r1, [r8]
 800267c:	5162      	str	r2, [r4, r5]
 800267e:	604b      	str	r3, [r1, #4]
 8002680:	4638      	mov	r0, r7
 8002682:	f104 060b 	add.w	r6, r4, #11
 8002686:	f000 f829 	bl	80026dc <__malloc_unlock>
 800268a:	f026 0607 	bic.w	r6, r6, #7
 800268e:	1d23      	adds	r3, r4, #4
 8002690:	1af2      	subs	r2, r6, r3
 8002692:	d0ae      	beq.n	80025f2 <_malloc_r+0x22>
 8002694:	1b9b      	subs	r3, r3, r6
 8002696:	50a3      	str	r3, [r4, r2]
 8002698:	e7ab      	b.n	80025f2 <_malloc_r+0x22>
 800269a:	42a3      	cmp	r3, r4
 800269c:	6862      	ldr	r2, [r4, #4]
 800269e:	d1dd      	bne.n	800265c <_malloc_r+0x8c>
 80026a0:	f8c8 2000 	str.w	r2, [r8]
 80026a4:	e7ec      	b.n	8002680 <_malloc_r+0xb0>
 80026a6:	4623      	mov	r3, r4
 80026a8:	6864      	ldr	r4, [r4, #4]
 80026aa:	e7ac      	b.n	8002606 <_malloc_r+0x36>
 80026ac:	4634      	mov	r4, r6
 80026ae:	6876      	ldr	r6, [r6, #4]
 80026b0:	e7b4      	b.n	800261c <_malloc_r+0x4c>
 80026b2:	4613      	mov	r3, r2
 80026b4:	e7cc      	b.n	8002650 <_malloc_r+0x80>
 80026b6:	230c      	movs	r3, #12
 80026b8:	603b      	str	r3, [r7, #0]
 80026ba:	4638      	mov	r0, r7
 80026bc:	f000 f80e 	bl	80026dc <__malloc_unlock>
 80026c0:	e797      	b.n	80025f2 <_malloc_r+0x22>
 80026c2:	6025      	str	r5, [r4, #0]
 80026c4:	e7dc      	b.n	8002680 <_malloc_r+0xb0>
 80026c6:	605b      	str	r3, [r3, #4]
 80026c8:	deff      	udf	#255	; 0xff
 80026ca:	bf00      	nop
 80026cc:	2000021c 	.word	0x2000021c

080026d0 <__malloc_lock>:
 80026d0:	4801      	ldr	r0, [pc, #4]	; (80026d8 <__malloc_lock+0x8>)
 80026d2:	f7ff bf0f 	b.w	80024f4 <__retarget_lock_acquire_recursive>
 80026d6:	bf00      	nop
 80026d8:	20000218 	.word	0x20000218

080026dc <__malloc_unlock>:
 80026dc:	4801      	ldr	r0, [pc, #4]	; (80026e4 <__malloc_unlock+0x8>)
 80026de:	f7ff bf0a 	b.w	80024f6 <__retarget_lock_release_recursive>
 80026e2:	bf00      	nop
 80026e4:	20000218 	.word	0x20000218

080026e8 <__ssputs_r>:
 80026e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80026ec:	688e      	ldr	r6, [r1, #8]
 80026ee:	461f      	mov	r7, r3
 80026f0:	42be      	cmp	r6, r7
 80026f2:	680b      	ldr	r3, [r1, #0]
 80026f4:	4682      	mov	sl, r0
 80026f6:	460c      	mov	r4, r1
 80026f8:	4690      	mov	r8, r2
 80026fa:	d82c      	bhi.n	8002756 <__ssputs_r+0x6e>
 80026fc:	898a      	ldrh	r2, [r1, #12]
 80026fe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002702:	d026      	beq.n	8002752 <__ssputs_r+0x6a>
 8002704:	6965      	ldr	r5, [r4, #20]
 8002706:	6909      	ldr	r1, [r1, #16]
 8002708:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800270c:	eba3 0901 	sub.w	r9, r3, r1
 8002710:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002714:	1c7b      	adds	r3, r7, #1
 8002716:	444b      	add	r3, r9
 8002718:	106d      	asrs	r5, r5, #1
 800271a:	429d      	cmp	r5, r3
 800271c:	bf38      	it	cc
 800271e:	461d      	movcc	r5, r3
 8002720:	0553      	lsls	r3, r2, #21
 8002722:	d527      	bpl.n	8002774 <__ssputs_r+0x8c>
 8002724:	4629      	mov	r1, r5
 8002726:	f7ff ff53 	bl	80025d0 <_malloc_r>
 800272a:	4606      	mov	r6, r0
 800272c:	b360      	cbz	r0, 8002788 <__ssputs_r+0xa0>
 800272e:	6921      	ldr	r1, [r4, #16]
 8002730:	464a      	mov	r2, r9
 8002732:	f000 faeb 	bl	8002d0c <memcpy>
 8002736:	89a3      	ldrh	r3, [r4, #12]
 8002738:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800273c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002740:	81a3      	strh	r3, [r4, #12]
 8002742:	6126      	str	r6, [r4, #16]
 8002744:	6165      	str	r5, [r4, #20]
 8002746:	444e      	add	r6, r9
 8002748:	eba5 0509 	sub.w	r5, r5, r9
 800274c:	6026      	str	r6, [r4, #0]
 800274e:	60a5      	str	r5, [r4, #8]
 8002750:	463e      	mov	r6, r7
 8002752:	42be      	cmp	r6, r7
 8002754:	d900      	bls.n	8002758 <__ssputs_r+0x70>
 8002756:	463e      	mov	r6, r7
 8002758:	6820      	ldr	r0, [r4, #0]
 800275a:	4632      	mov	r2, r6
 800275c:	4641      	mov	r1, r8
 800275e:	f000 faab 	bl	8002cb8 <memmove>
 8002762:	68a3      	ldr	r3, [r4, #8]
 8002764:	1b9b      	subs	r3, r3, r6
 8002766:	60a3      	str	r3, [r4, #8]
 8002768:	6823      	ldr	r3, [r4, #0]
 800276a:	4433      	add	r3, r6
 800276c:	6023      	str	r3, [r4, #0]
 800276e:	2000      	movs	r0, #0
 8002770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002774:	462a      	mov	r2, r5
 8002776:	f000 fad7 	bl	8002d28 <_realloc_r>
 800277a:	4606      	mov	r6, r0
 800277c:	2800      	cmp	r0, #0
 800277e:	d1e0      	bne.n	8002742 <__ssputs_r+0x5a>
 8002780:	6921      	ldr	r1, [r4, #16]
 8002782:	4650      	mov	r0, sl
 8002784:	f7ff feb8 	bl	80024f8 <_free_r>
 8002788:	230c      	movs	r3, #12
 800278a:	f8ca 3000 	str.w	r3, [sl]
 800278e:	89a3      	ldrh	r3, [r4, #12]
 8002790:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002794:	81a3      	strh	r3, [r4, #12]
 8002796:	f04f 30ff 	mov.w	r0, #4294967295
 800279a:	e7e9      	b.n	8002770 <__ssputs_r+0x88>

0800279c <_svfiprintf_r>:
 800279c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027a0:	4698      	mov	r8, r3
 80027a2:	898b      	ldrh	r3, [r1, #12]
 80027a4:	061b      	lsls	r3, r3, #24
 80027a6:	b09d      	sub	sp, #116	; 0x74
 80027a8:	4607      	mov	r7, r0
 80027aa:	460d      	mov	r5, r1
 80027ac:	4614      	mov	r4, r2
 80027ae:	d50e      	bpl.n	80027ce <_svfiprintf_r+0x32>
 80027b0:	690b      	ldr	r3, [r1, #16]
 80027b2:	b963      	cbnz	r3, 80027ce <_svfiprintf_r+0x32>
 80027b4:	2140      	movs	r1, #64	; 0x40
 80027b6:	f7ff ff0b 	bl	80025d0 <_malloc_r>
 80027ba:	6028      	str	r0, [r5, #0]
 80027bc:	6128      	str	r0, [r5, #16]
 80027be:	b920      	cbnz	r0, 80027ca <_svfiprintf_r+0x2e>
 80027c0:	230c      	movs	r3, #12
 80027c2:	603b      	str	r3, [r7, #0]
 80027c4:	f04f 30ff 	mov.w	r0, #4294967295
 80027c8:	e0d0      	b.n	800296c <_svfiprintf_r+0x1d0>
 80027ca:	2340      	movs	r3, #64	; 0x40
 80027cc:	616b      	str	r3, [r5, #20]
 80027ce:	2300      	movs	r3, #0
 80027d0:	9309      	str	r3, [sp, #36]	; 0x24
 80027d2:	2320      	movs	r3, #32
 80027d4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80027d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80027dc:	2330      	movs	r3, #48	; 0x30
 80027de:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002984 <_svfiprintf_r+0x1e8>
 80027e2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80027e6:	f04f 0901 	mov.w	r9, #1
 80027ea:	4623      	mov	r3, r4
 80027ec:	469a      	mov	sl, r3
 80027ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80027f2:	b10a      	cbz	r2, 80027f8 <_svfiprintf_r+0x5c>
 80027f4:	2a25      	cmp	r2, #37	; 0x25
 80027f6:	d1f9      	bne.n	80027ec <_svfiprintf_r+0x50>
 80027f8:	ebba 0b04 	subs.w	fp, sl, r4
 80027fc:	d00b      	beq.n	8002816 <_svfiprintf_r+0x7a>
 80027fe:	465b      	mov	r3, fp
 8002800:	4622      	mov	r2, r4
 8002802:	4629      	mov	r1, r5
 8002804:	4638      	mov	r0, r7
 8002806:	f7ff ff6f 	bl	80026e8 <__ssputs_r>
 800280a:	3001      	adds	r0, #1
 800280c:	f000 80a9 	beq.w	8002962 <_svfiprintf_r+0x1c6>
 8002810:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002812:	445a      	add	r2, fp
 8002814:	9209      	str	r2, [sp, #36]	; 0x24
 8002816:	f89a 3000 	ldrb.w	r3, [sl]
 800281a:	2b00      	cmp	r3, #0
 800281c:	f000 80a1 	beq.w	8002962 <_svfiprintf_r+0x1c6>
 8002820:	2300      	movs	r3, #0
 8002822:	f04f 32ff 	mov.w	r2, #4294967295
 8002826:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800282a:	f10a 0a01 	add.w	sl, sl, #1
 800282e:	9304      	str	r3, [sp, #16]
 8002830:	9307      	str	r3, [sp, #28]
 8002832:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002836:	931a      	str	r3, [sp, #104]	; 0x68
 8002838:	4654      	mov	r4, sl
 800283a:	2205      	movs	r2, #5
 800283c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002840:	4850      	ldr	r0, [pc, #320]	; (8002984 <_svfiprintf_r+0x1e8>)
 8002842:	f7fd fce5 	bl	8000210 <memchr>
 8002846:	9a04      	ldr	r2, [sp, #16]
 8002848:	b9d8      	cbnz	r0, 8002882 <_svfiprintf_r+0xe6>
 800284a:	06d0      	lsls	r0, r2, #27
 800284c:	bf44      	itt	mi
 800284e:	2320      	movmi	r3, #32
 8002850:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002854:	0711      	lsls	r1, r2, #28
 8002856:	bf44      	itt	mi
 8002858:	232b      	movmi	r3, #43	; 0x2b
 800285a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800285e:	f89a 3000 	ldrb.w	r3, [sl]
 8002862:	2b2a      	cmp	r3, #42	; 0x2a
 8002864:	d015      	beq.n	8002892 <_svfiprintf_r+0xf6>
 8002866:	9a07      	ldr	r2, [sp, #28]
 8002868:	4654      	mov	r4, sl
 800286a:	2000      	movs	r0, #0
 800286c:	f04f 0c0a 	mov.w	ip, #10
 8002870:	4621      	mov	r1, r4
 8002872:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002876:	3b30      	subs	r3, #48	; 0x30
 8002878:	2b09      	cmp	r3, #9
 800287a:	d94d      	bls.n	8002918 <_svfiprintf_r+0x17c>
 800287c:	b1b0      	cbz	r0, 80028ac <_svfiprintf_r+0x110>
 800287e:	9207      	str	r2, [sp, #28]
 8002880:	e014      	b.n	80028ac <_svfiprintf_r+0x110>
 8002882:	eba0 0308 	sub.w	r3, r0, r8
 8002886:	fa09 f303 	lsl.w	r3, r9, r3
 800288a:	4313      	orrs	r3, r2
 800288c:	9304      	str	r3, [sp, #16]
 800288e:	46a2      	mov	sl, r4
 8002890:	e7d2      	b.n	8002838 <_svfiprintf_r+0x9c>
 8002892:	9b03      	ldr	r3, [sp, #12]
 8002894:	1d19      	adds	r1, r3, #4
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	9103      	str	r1, [sp, #12]
 800289a:	2b00      	cmp	r3, #0
 800289c:	bfbb      	ittet	lt
 800289e:	425b      	neglt	r3, r3
 80028a0:	f042 0202 	orrlt.w	r2, r2, #2
 80028a4:	9307      	strge	r3, [sp, #28]
 80028a6:	9307      	strlt	r3, [sp, #28]
 80028a8:	bfb8      	it	lt
 80028aa:	9204      	strlt	r2, [sp, #16]
 80028ac:	7823      	ldrb	r3, [r4, #0]
 80028ae:	2b2e      	cmp	r3, #46	; 0x2e
 80028b0:	d10c      	bne.n	80028cc <_svfiprintf_r+0x130>
 80028b2:	7863      	ldrb	r3, [r4, #1]
 80028b4:	2b2a      	cmp	r3, #42	; 0x2a
 80028b6:	d134      	bne.n	8002922 <_svfiprintf_r+0x186>
 80028b8:	9b03      	ldr	r3, [sp, #12]
 80028ba:	1d1a      	adds	r2, r3, #4
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	9203      	str	r2, [sp, #12]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	bfb8      	it	lt
 80028c4:	f04f 33ff 	movlt.w	r3, #4294967295
 80028c8:	3402      	adds	r4, #2
 80028ca:	9305      	str	r3, [sp, #20]
 80028cc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8002994 <_svfiprintf_r+0x1f8>
 80028d0:	7821      	ldrb	r1, [r4, #0]
 80028d2:	2203      	movs	r2, #3
 80028d4:	4650      	mov	r0, sl
 80028d6:	f7fd fc9b 	bl	8000210 <memchr>
 80028da:	b138      	cbz	r0, 80028ec <_svfiprintf_r+0x150>
 80028dc:	9b04      	ldr	r3, [sp, #16]
 80028de:	eba0 000a 	sub.w	r0, r0, sl
 80028e2:	2240      	movs	r2, #64	; 0x40
 80028e4:	4082      	lsls	r2, r0
 80028e6:	4313      	orrs	r3, r2
 80028e8:	3401      	adds	r4, #1
 80028ea:	9304      	str	r3, [sp, #16]
 80028ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028f0:	4825      	ldr	r0, [pc, #148]	; (8002988 <_svfiprintf_r+0x1ec>)
 80028f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80028f6:	2206      	movs	r2, #6
 80028f8:	f7fd fc8a 	bl	8000210 <memchr>
 80028fc:	2800      	cmp	r0, #0
 80028fe:	d038      	beq.n	8002972 <_svfiprintf_r+0x1d6>
 8002900:	4b22      	ldr	r3, [pc, #136]	; (800298c <_svfiprintf_r+0x1f0>)
 8002902:	bb1b      	cbnz	r3, 800294c <_svfiprintf_r+0x1b0>
 8002904:	9b03      	ldr	r3, [sp, #12]
 8002906:	3307      	adds	r3, #7
 8002908:	f023 0307 	bic.w	r3, r3, #7
 800290c:	3308      	adds	r3, #8
 800290e:	9303      	str	r3, [sp, #12]
 8002910:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002912:	4433      	add	r3, r6
 8002914:	9309      	str	r3, [sp, #36]	; 0x24
 8002916:	e768      	b.n	80027ea <_svfiprintf_r+0x4e>
 8002918:	fb0c 3202 	mla	r2, ip, r2, r3
 800291c:	460c      	mov	r4, r1
 800291e:	2001      	movs	r0, #1
 8002920:	e7a6      	b.n	8002870 <_svfiprintf_r+0xd4>
 8002922:	2300      	movs	r3, #0
 8002924:	3401      	adds	r4, #1
 8002926:	9305      	str	r3, [sp, #20]
 8002928:	4619      	mov	r1, r3
 800292a:	f04f 0c0a 	mov.w	ip, #10
 800292e:	4620      	mov	r0, r4
 8002930:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002934:	3a30      	subs	r2, #48	; 0x30
 8002936:	2a09      	cmp	r2, #9
 8002938:	d903      	bls.n	8002942 <_svfiprintf_r+0x1a6>
 800293a:	2b00      	cmp	r3, #0
 800293c:	d0c6      	beq.n	80028cc <_svfiprintf_r+0x130>
 800293e:	9105      	str	r1, [sp, #20]
 8002940:	e7c4      	b.n	80028cc <_svfiprintf_r+0x130>
 8002942:	fb0c 2101 	mla	r1, ip, r1, r2
 8002946:	4604      	mov	r4, r0
 8002948:	2301      	movs	r3, #1
 800294a:	e7f0      	b.n	800292e <_svfiprintf_r+0x192>
 800294c:	ab03      	add	r3, sp, #12
 800294e:	9300      	str	r3, [sp, #0]
 8002950:	462a      	mov	r2, r5
 8002952:	4b0f      	ldr	r3, [pc, #60]	; (8002990 <_svfiprintf_r+0x1f4>)
 8002954:	a904      	add	r1, sp, #16
 8002956:	4638      	mov	r0, r7
 8002958:	f3af 8000 	nop.w
 800295c:	1c42      	adds	r2, r0, #1
 800295e:	4606      	mov	r6, r0
 8002960:	d1d6      	bne.n	8002910 <_svfiprintf_r+0x174>
 8002962:	89ab      	ldrh	r3, [r5, #12]
 8002964:	065b      	lsls	r3, r3, #25
 8002966:	f53f af2d 	bmi.w	80027c4 <_svfiprintf_r+0x28>
 800296a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800296c:	b01d      	add	sp, #116	; 0x74
 800296e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002972:	ab03      	add	r3, sp, #12
 8002974:	9300      	str	r3, [sp, #0]
 8002976:	462a      	mov	r2, r5
 8002978:	4b05      	ldr	r3, [pc, #20]	; (8002990 <_svfiprintf_r+0x1f4>)
 800297a:	a904      	add	r1, sp, #16
 800297c:	4638      	mov	r0, r7
 800297e:	f000 f879 	bl	8002a74 <_printf_i>
 8002982:	e7eb      	b.n	800295c <_svfiprintf_r+0x1c0>
 8002984:	08002dcc 	.word	0x08002dcc
 8002988:	08002dd6 	.word	0x08002dd6
 800298c:	00000000 	.word	0x00000000
 8002990:	080026e9 	.word	0x080026e9
 8002994:	08002dd2 	.word	0x08002dd2

08002998 <_printf_common>:
 8002998:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800299c:	4616      	mov	r6, r2
 800299e:	4699      	mov	r9, r3
 80029a0:	688a      	ldr	r2, [r1, #8]
 80029a2:	690b      	ldr	r3, [r1, #16]
 80029a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80029a8:	4293      	cmp	r3, r2
 80029aa:	bfb8      	it	lt
 80029ac:	4613      	movlt	r3, r2
 80029ae:	6033      	str	r3, [r6, #0]
 80029b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80029b4:	4607      	mov	r7, r0
 80029b6:	460c      	mov	r4, r1
 80029b8:	b10a      	cbz	r2, 80029be <_printf_common+0x26>
 80029ba:	3301      	adds	r3, #1
 80029bc:	6033      	str	r3, [r6, #0]
 80029be:	6823      	ldr	r3, [r4, #0]
 80029c0:	0699      	lsls	r1, r3, #26
 80029c2:	bf42      	ittt	mi
 80029c4:	6833      	ldrmi	r3, [r6, #0]
 80029c6:	3302      	addmi	r3, #2
 80029c8:	6033      	strmi	r3, [r6, #0]
 80029ca:	6825      	ldr	r5, [r4, #0]
 80029cc:	f015 0506 	ands.w	r5, r5, #6
 80029d0:	d106      	bne.n	80029e0 <_printf_common+0x48>
 80029d2:	f104 0a19 	add.w	sl, r4, #25
 80029d6:	68e3      	ldr	r3, [r4, #12]
 80029d8:	6832      	ldr	r2, [r6, #0]
 80029da:	1a9b      	subs	r3, r3, r2
 80029dc:	42ab      	cmp	r3, r5
 80029de:	dc26      	bgt.n	8002a2e <_printf_common+0x96>
 80029e0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80029e4:	1e13      	subs	r3, r2, #0
 80029e6:	6822      	ldr	r2, [r4, #0]
 80029e8:	bf18      	it	ne
 80029ea:	2301      	movne	r3, #1
 80029ec:	0692      	lsls	r2, r2, #26
 80029ee:	d42b      	bmi.n	8002a48 <_printf_common+0xb0>
 80029f0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80029f4:	4649      	mov	r1, r9
 80029f6:	4638      	mov	r0, r7
 80029f8:	47c0      	blx	r8
 80029fa:	3001      	adds	r0, #1
 80029fc:	d01e      	beq.n	8002a3c <_printf_common+0xa4>
 80029fe:	6823      	ldr	r3, [r4, #0]
 8002a00:	6922      	ldr	r2, [r4, #16]
 8002a02:	f003 0306 	and.w	r3, r3, #6
 8002a06:	2b04      	cmp	r3, #4
 8002a08:	bf02      	ittt	eq
 8002a0a:	68e5      	ldreq	r5, [r4, #12]
 8002a0c:	6833      	ldreq	r3, [r6, #0]
 8002a0e:	1aed      	subeq	r5, r5, r3
 8002a10:	68a3      	ldr	r3, [r4, #8]
 8002a12:	bf0c      	ite	eq
 8002a14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a18:	2500      	movne	r5, #0
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	bfc4      	itt	gt
 8002a1e:	1a9b      	subgt	r3, r3, r2
 8002a20:	18ed      	addgt	r5, r5, r3
 8002a22:	2600      	movs	r6, #0
 8002a24:	341a      	adds	r4, #26
 8002a26:	42b5      	cmp	r5, r6
 8002a28:	d11a      	bne.n	8002a60 <_printf_common+0xc8>
 8002a2a:	2000      	movs	r0, #0
 8002a2c:	e008      	b.n	8002a40 <_printf_common+0xa8>
 8002a2e:	2301      	movs	r3, #1
 8002a30:	4652      	mov	r2, sl
 8002a32:	4649      	mov	r1, r9
 8002a34:	4638      	mov	r0, r7
 8002a36:	47c0      	blx	r8
 8002a38:	3001      	adds	r0, #1
 8002a3a:	d103      	bne.n	8002a44 <_printf_common+0xac>
 8002a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a44:	3501      	adds	r5, #1
 8002a46:	e7c6      	b.n	80029d6 <_printf_common+0x3e>
 8002a48:	18e1      	adds	r1, r4, r3
 8002a4a:	1c5a      	adds	r2, r3, #1
 8002a4c:	2030      	movs	r0, #48	; 0x30
 8002a4e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002a52:	4422      	add	r2, r4
 8002a54:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002a58:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002a5c:	3302      	adds	r3, #2
 8002a5e:	e7c7      	b.n	80029f0 <_printf_common+0x58>
 8002a60:	2301      	movs	r3, #1
 8002a62:	4622      	mov	r2, r4
 8002a64:	4649      	mov	r1, r9
 8002a66:	4638      	mov	r0, r7
 8002a68:	47c0      	blx	r8
 8002a6a:	3001      	adds	r0, #1
 8002a6c:	d0e6      	beq.n	8002a3c <_printf_common+0xa4>
 8002a6e:	3601      	adds	r6, #1
 8002a70:	e7d9      	b.n	8002a26 <_printf_common+0x8e>
	...

08002a74 <_printf_i>:
 8002a74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a78:	7e0f      	ldrb	r7, [r1, #24]
 8002a7a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002a7c:	2f78      	cmp	r7, #120	; 0x78
 8002a7e:	4691      	mov	r9, r2
 8002a80:	4680      	mov	r8, r0
 8002a82:	460c      	mov	r4, r1
 8002a84:	469a      	mov	sl, r3
 8002a86:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002a8a:	d807      	bhi.n	8002a9c <_printf_i+0x28>
 8002a8c:	2f62      	cmp	r7, #98	; 0x62
 8002a8e:	d80a      	bhi.n	8002aa6 <_printf_i+0x32>
 8002a90:	2f00      	cmp	r7, #0
 8002a92:	f000 80d4 	beq.w	8002c3e <_printf_i+0x1ca>
 8002a96:	2f58      	cmp	r7, #88	; 0x58
 8002a98:	f000 80c0 	beq.w	8002c1c <_printf_i+0x1a8>
 8002a9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002aa0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002aa4:	e03a      	b.n	8002b1c <_printf_i+0xa8>
 8002aa6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002aaa:	2b15      	cmp	r3, #21
 8002aac:	d8f6      	bhi.n	8002a9c <_printf_i+0x28>
 8002aae:	a101      	add	r1, pc, #4	; (adr r1, 8002ab4 <_printf_i+0x40>)
 8002ab0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002ab4:	08002b0d 	.word	0x08002b0d
 8002ab8:	08002b21 	.word	0x08002b21
 8002abc:	08002a9d 	.word	0x08002a9d
 8002ac0:	08002a9d 	.word	0x08002a9d
 8002ac4:	08002a9d 	.word	0x08002a9d
 8002ac8:	08002a9d 	.word	0x08002a9d
 8002acc:	08002b21 	.word	0x08002b21
 8002ad0:	08002a9d 	.word	0x08002a9d
 8002ad4:	08002a9d 	.word	0x08002a9d
 8002ad8:	08002a9d 	.word	0x08002a9d
 8002adc:	08002a9d 	.word	0x08002a9d
 8002ae0:	08002c25 	.word	0x08002c25
 8002ae4:	08002b4d 	.word	0x08002b4d
 8002ae8:	08002bdf 	.word	0x08002bdf
 8002aec:	08002a9d 	.word	0x08002a9d
 8002af0:	08002a9d 	.word	0x08002a9d
 8002af4:	08002c47 	.word	0x08002c47
 8002af8:	08002a9d 	.word	0x08002a9d
 8002afc:	08002b4d 	.word	0x08002b4d
 8002b00:	08002a9d 	.word	0x08002a9d
 8002b04:	08002a9d 	.word	0x08002a9d
 8002b08:	08002be7 	.word	0x08002be7
 8002b0c:	682b      	ldr	r3, [r5, #0]
 8002b0e:	1d1a      	adds	r2, r3, #4
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	602a      	str	r2, [r5, #0]
 8002b14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e09f      	b.n	8002c60 <_printf_i+0x1ec>
 8002b20:	6820      	ldr	r0, [r4, #0]
 8002b22:	682b      	ldr	r3, [r5, #0]
 8002b24:	0607      	lsls	r7, r0, #24
 8002b26:	f103 0104 	add.w	r1, r3, #4
 8002b2a:	6029      	str	r1, [r5, #0]
 8002b2c:	d501      	bpl.n	8002b32 <_printf_i+0xbe>
 8002b2e:	681e      	ldr	r6, [r3, #0]
 8002b30:	e003      	b.n	8002b3a <_printf_i+0xc6>
 8002b32:	0646      	lsls	r6, r0, #25
 8002b34:	d5fb      	bpl.n	8002b2e <_printf_i+0xba>
 8002b36:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002b3a:	2e00      	cmp	r6, #0
 8002b3c:	da03      	bge.n	8002b46 <_printf_i+0xd2>
 8002b3e:	232d      	movs	r3, #45	; 0x2d
 8002b40:	4276      	negs	r6, r6
 8002b42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b46:	485a      	ldr	r0, [pc, #360]	; (8002cb0 <_printf_i+0x23c>)
 8002b48:	230a      	movs	r3, #10
 8002b4a:	e012      	b.n	8002b72 <_printf_i+0xfe>
 8002b4c:	682b      	ldr	r3, [r5, #0]
 8002b4e:	6820      	ldr	r0, [r4, #0]
 8002b50:	1d19      	adds	r1, r3, #4
 8002b52:	6029      	str	r1, [r5, #0]
 8002b54:	0605      	lsls	r5, r0, #24
 8002b56:	d501      	bpl.n	8002b5c <_printf_i+0xe8>
 8002b58:	681e      	ldr	r6, [r3, #0]
 8002b5a:	e002      	b.n	8002b62 <_printf_i+0xee>
 8002b5c:	0641      	lsls	r1, r0, #25
 8002b5e:	d5fb      	bpl.n	8002b58 <_printf_i+0xe4>
 8002b60:	881e      	ldrh	r6, [r3, #0]
 8002b62:	4853      	ldr	r0, [pc, #332]	; (8002cb0 <_printf_i+0x23c>)
 8002b64:	2f6f      	cmp	r7, #111	; 0x6f
 8002b66:	bf0c      	ite	eq
 8002b68:	2308      	moveq	r3, #8
 8002b6a:	230a      	movne	r3, #10
 8002b6c:	2100      	movs	r1, #0
 8002b6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002b72:	6865      	ldr	r5, [r4, #4]
 8002b74:	60a5      	str	r5, [r4, #8]
 8002b76:	2d00      	cmp	r5, #0
 8002b78:	bfa2      	ittt	ge
 8002b7a:	6821      	ldrge	r1, [r4, #0]
 8002b7c:	f021 0104 	bicge.w	r1, r1, #4
 8002b80:	6021      	strge	r1, [r4, #0]
 8002b82:	b90e      	cbnz	r6, 8002b88 <_printf_i+0x114>
 8002b84:	2d00      	cmp	r5, #0
 8002b86:	d04b      	beq.n	8002c20 <_printf_i+0x1ac>
 8002b88:	4615      	mov	r5, r2
 8002b8a:	fbb6 f1f3 	udiv	r1, r6, r3
 8002b8e:	fb03 6711 	mls	r7, r3, r1, r6
 8002b92:	5dc7      	ldrb	r7, [r0, r7]
 8002b94:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002b98:	4637      	mov	r7, r6
 8002b9a:	42bb      	cmp	r3, r7
 8002b9c:	460e      	mov	r6, r1
 8002b9e:	d9f4      	bls.n	8002b8a <_printf_i+0x116>
 8002ba0:	2b08      	cmp	r3, #8
 8002ba2:	d10b      	bne.n	8002bbc <_printf_i+0x148>
 8002ba4:	6823      	ldr	r3, [r4, #0]
 8002ba6:	07de      	lsls	r6, r3, #31
 8002ba8:	d508      	bpl.n	8002bbc <_printf_i+0x148>
 8002baa:	6923      	ldr	r3, [r4, #16]
 8002bac:	6861      	ldr	r1, [r4, #4]
 8002bae:	4299      	cmp	r1, r3
 8002bb0:	bfde      	ittt	le
 8002bb2:	2330      	movle	r3, #48	; 0x30
 8002bb4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002bb8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002bbc:	1b52      	subs	r2, r2, r5
 8002bbe:	6122      	str	r2, [r4, #16]
 8002bc0:	f8cd a000 	str.w	sl, [sp]
 8002bc4:	464b      	mov	r3, r9
 8002bc6:	aa03      	add	r2, sp, #12
 8002bc8:	4621      	mov	r1, r4
 8002bca:	4640      	mov	r0, r8
 8002bcc:	f7ff fee4 	bl	8002998 <_printf_common>
 8002bd0:	3001      	adds	r0, #1
 8002bd2:	d14a      	bne.n	8002c6a <_printf_i+0x1f6>
 8002bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8002bd8:	b004      	add	sp, #16
 8002bda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bde:	6823      	ldr	r3, [r4, #0]
 8002be0:	f043 0320 	orr.w	r3, r3, #32
 8002be4:	6023      	str	r3, [r4, #0]
 8002be6:	4833      	ldr	r0, [pc, #204]	; (8002cb4 <_printf_i+0x240>)
 8002be8:	2778      	movs	r7, #120	; 0x78
 8002bea:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002bee:	6823      	ldr	r3, [r4, #0]
 8002bf0:	6829      	ldr	r1, [r5, #0]
 8002bf2:	061f      	lsls	r7, r3, #24
 8002bf4:	f851 6b04 	ldr.w	r6, [r1], #4
 8002bf8:	d402      	bmi.n	8002c00 <_printf_i+0x18c>
 8002bfa:	065f      	lsls	r7, r3, #25
 8002bfc:	bf48      	it	mi
 8002bfe:	b2b6      	uxthmi	r6, r6
 8002c00:	07df      	lsls	r7, r3, #31
 8002c02:	bf48      	it	mi
 8002c04:	f043 0320 	orrmi.w	r3, r3, #32
 8002c08:	6029      	str	r1, [r5, #0]
 8002c0a:	bf48      	it	mi
 8002c0c:	6023      	strmi	r3, [r4, #0]
 8002c0e:	b91e      	cbnz	r6, 8002c18 <_printf_i+0x1a4>
 8002c10:	6823      	ldr	r3, [r4, #0]
 8002c12:	f023 0320 	bic.w	r3, r3, #32
 8002c16:	6023      	str	r3, [r4, #0]
 8002c18:	2310      	movs	r3, #16
 8002c1a:	e7a7      	b.n	8002b6c <_printf_i+0xf8>
 8002c1c:	4824      	ldr	r0, [pc, #144]	; (8002cb0 <_printf_i+0x23c>)
 8002c1e:	e7e4      	b.n	8002bea <_printf_i+0x176>
 8002c20:	4615      	mov	r5, r2
 8002c22:	e7bd      	b.n	8002ba0 <_printf_i+0x12c>
 8002c24:	682b      	ldr	r3, [r5, #0]
 8002c26:	6826      	ldr	r6, [r4, #0]
 8002c28:	6961      	ldr	r1, [r4, #20]
 8002c2a:	1d18      	adds	r0, r3, #4
 8002c2c:	6028      	str	r0, [r5, #0]
 8002c2e:	0635      	lsls	r5, r6, #24
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	d501      	bpl.n	8002c38 <_printf_i+0x1c4>
 8002c34:	6019      	str	r1, [r3, #0]
 8002c36:	e002      	b.n	8002c3e <_printf_i+0x1ca>
 8002c38:	0670      	lsls	r0, r6, #25
 8002c3a:	d5fb      	bpl.n	8002c34 <_printf_i+0x1c0>
 8002c3c:	8019      	strh	r1, [r3, #0]
 8002c3e:	2300      	movs	r3, #0
 8002c40:	6123      	str	r3, [r4, #16]
 8002c42:	4615      	mov	r5, r2
 8002c44:	e7bc      	b.n	8002bc0 <_printf_i+0x14c>
 8002c46:	682b      	ldr	r3, [r5, #0]
 8002c48:	1d1a      	adds	r2, r3, #4
 8002c4a:	602a      	str	r2, [r5, #0]
 8002c4c:	681d      	ldr	r5, [r3, #0]
 8002c4e:	6862      	ldr	r2, [r4, #4]
 8002c50:	2100      	movs	r1, #0
 8002c52:	4628      	mov	r0, r5
 8002c54:	f7fd fadc 	bl	8000210 <memchr>
 8002c58:	b108      	cbz	r0, 8002c5e <_printf_i+0x1ea>
 8002c5a:	1b40      	subs	r0, r0, r5
 8002c5c:	6060      	str	r0, [r4, #4]
 8002c5e:	6863      	ldr	r3, [r4, #4]
 8002c60:	6123      	str	r3, [r4, #16]
 8002c62:	2300      	movs	r3, #0
 8002c64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002c68:	e7aa      	b.n	8002bc0 <_printf_i+0x14c>
 8002c6a:	6923      	ldr	r3, [r4, #16]
 8002c6c:	462a      	mov	r2, r5
 8002c6e:	4649      	mov	r1, r9
 8002c70:	4640      	mov	r0, r8
 8002c72:	47d0      	blx	sl
 8002c74:	3001      	adds	r0, #1
 8002c76:	d0ad      	beq.n	8002bd4 <_printf_i+0x160>
 8002c78:	6823      	ldr	r3, [r4, #0]
 8002c7a:	079b      	lsls	r3, r3, #30
 8002c7c:	d413      	bmi.n	8002ca6 <_printf_i+0x232>
 8002c7e:	68e0      	ldr	r0, [r4, #12]
 8002c80:	9b03      	ldr	r3, [sp, #12]
 8002c82:	4298      	cmp	r0, r3
 8002c84:	bfb8      	it	lt
 8002c86:	4618      	movlt	r0, r3
 8002c88:	e7a6      	b.n	8002bd8 <_printf_i+0x164>
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	4632      	mov	r2, r6
 8002c8e:	4649      	mov	r1, r9
 8002c90:	4640      	mov	r0, r8
 8002c92:	47d0      	blx	sl
 8002c94:	3001      	adds	r0, #1
 8002c96:	d09d      	beq.n	8002bd4 <_printf_i+0x160>
 8002c98:	3501      	adds	r5, #1
 8002c9a:	68e3      	ldr	r3, [r4, #12]
 8002c9c:	9903      	ldr	r1, [sp, #12]
 8002c9e:	1a5b      	subs	r3, r3, r1
 8002ca0:	42ab      	cmp	r3, r5
 8002ca2:	dcf2      	bgt.n	8002c8a <_printf_i+0x216>
 8002ca4:	e7eb      	b.n	8002c7e <_printf_i+0x20a>
 8002ca6:	2500      	movs	r5, #0
 8002ca8:	f104 0619 	add.w	r6, r4, #25
 8002cac:	e7f5      	b.n	8002c9a <_printf_i+0x226>
 8002cae:	bf00      	nop
 8002cb0:	08002ddd 	.word	0x08002ddd
 8002cb4:	08002dee 	.word	0x08002dee

08002cb8 <memmove>:
 8002cb8:	4288      	cmp	r0, r1
 8002cba:	b510      	push	{r4, lr}
 8002cbc:	eb01 0402 	add.w	r4, r1, r2
 8002cc0:	d902      	bls.n	8002cc8 <memmove+0x10>
 8002cc2:	4284      	cmp	r4, r0
 8002cc4:	4623      	mov	r3, r4
 8002cc6:	d807      	bhi.n	8002cd8 <memmove+0x20>
 8002cc8:	1e43      	subs	r3, r0, #1
 8002cca:	42a1      	cmp	r1, r4
 8002ccc:	d008      	beq.n	8002ce0 <memmove+0x28>
 8002cce:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002cd2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002cd6:	e7f8      	b.n	8002cca <memmove+0x12>
 8002cd8:	4402      	add	r2, r0
 8002cda:	4601      	mov	r1, r0
 8002cdc:	428a      	cmp	r2, r1
 8002cde:	d100      	bne.n	8002ce2 <memmove+0x2a>
 8002ce0:	bd10      	pop	{r4, pc}
 8002ce2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002ce6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002cea:	e7f7      	b.n	8002cdc <memmove+0x24>

08002cec <_sbrk_r>:
 8002cec:	b538      	push	{r3, r4, r5, lr}
 8002cee:	4d06      	ldr	r5, [pc, #24]	; (8002d08 <_sbrk_r+0x1c>)
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	4604      	mov	r4, r0
 8002cf4:	4608      	mov	r0, r1
 8002cf6:	602b      	str	r3, [r5, #0]
 8002cf8:	f7fd fde4 	bl	80008c4 <_sbrk>
 8002cfc:	1c43      	adds	r3, r0, #1
 8002cfe:	d102      	bne.n	8002d06 <_sbrk_r+0x1a>
 8002d00:	682b      	ldr	r3, [r5, #0]
 8002d02:	b103      	cbz	r3, 8002d06 <_sbrk_r+0x1a>
 8002d04:	6023      	str	r3, [r4, #0]
 8002d06:	bd38      	pop	{r3, r4, r5, pc}
 8002d08:	20000214 	.word	0x20000214

08002d0c <memcpy>:
 8002d0c:	440a      	add	r2, r1
 8002d0e:	4291      	cmp	r1, r2
 8002d10:	f100 33ff 	add.w	r3, r0, #4294967295
 8002d14:	d100      	bne.n	8002d18 <memcpy+0xc>
 8002d16:	4770      	bx	lr
 8002d18:	b510      	push	{r4, lr}
 8002d1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002d1e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002d22:	4291      	cmp	r1, r2
 8002d24:	d1f9      	bne.n	8002d1a <memcpy+0xe>
 8002d26:	bd10      	pop	{r4, pc}

08002d28 <_realloc_r>:
 8002d28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d2c:	4680      	mov	r8, r0
 8002d2e:	4614      	mov	r4, r2
 8002d30:	460e      	mov	r6, r1
 8002d32:	b921      	cbnz	r1, 8002d3e <_realloc_r+0x16>
 8002d34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002d38:	4611      	mov	r1, r2
 8002d3a:	f7ff bc49 	b.w	80025d0 <_malloc_r>
 8002d3e:	b92a      	cbnz	r2, 8002d4c <_realloc_r+0x24>
 8002d40:	f7ff fbda 	bl	80024f8 <_free_r>
 8002d44:	4625      	mov	r5, r4
 8002d46:	4628      	mov	r0, r5
 8002d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d4c:	f000 f81b 	bl	8002d86 <_malloc_usable_size_r>
 8002d50:	4284      	cmp	r4, r0
 8002d52:	4607      	mov	r7, r0
 8002d54:	d802      	bhi.n	8002d5c <_realloc_r+0x34>
 8002d56:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002d5a:	d812      	bhi.n	8002d82 <_realloc_r+0x5a>
 8002d5c:	4621      	mov	r1, r4
 8002d5e:	4640      	mov	r0, r8
 8002d60:	f7ff fc36 	bl	80025d0 <_malloc_r>
 8002d64:	4605      	mov	r5, r0
 8002d66:	2800      	cmp	r0, #0
 8002d68:	d0ed      	beq.n	8002d46 <_realloc_r+0x1e>
 8002d6a:	42bc      	cmp	r4, r7
 8002d6c:	4622      	mov	r2, r4
 8002d6e:	4631      	mov	r1, r6
 8002d70:	bf28      	it	cs
 8002d72:	463a      	movcs	r2, r7
 8002d74:	f7ff ffca 	bl	8002d0c <memcpy>
 8002d78:	4631      	mov	r1, r6
 8002d7a:	4640      	mov	r0, r8
 8002d7c:	f7ff fbbc 	bl	80024f8 <_free_r>
 8002d80:	e7e1      	b.n	8002d46 <_realloc_r+0x1e>
 8002d82:	4635      	mov	r5, r6
 8002d84:	e7df      	b.n	8002d46 <_realloc_r+0x1e>

08002d86 <_malloc_usable_size_r>:
 8002d86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002d8a:	1f18      	subs	r0, r3, #4
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	bfbc      	itt	lt
 8002d90:	580b      	ldrlt	r3, [r1, r0]
 8002d92:	18c0      	addlt	r0, r0, r3
 8002d94:	4770      	bx	lr
	...

08002d98 <_init>:
 8002d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d9a:	bf00      	nop
 8002d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d9e:	bc08      	pop	{r3}
 8002da0:	469e      	mov	lr, r3
 8002da2:	4770      	bx	lr

08002da4 <_fini>:
 8002da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002da6:	bf00      	nop
 8002da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002daa:	bc08      	pop	{r3}
 8002dac:	469e      	mov	lr, r3
 8002dae:	4770      	bx	lr
