--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml tld_zxuno.twx tld_zxuno.ncd -o tld_zxuno.twr tld_zxuno.pcf
-ucf pines_zxuno.ucf

Design file:              tld_zxuno.ncd
Physical constraint file: tld_zxuno.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
sram_data<0>|    4.446(R)|      SLOW  |   -1.944(R)|      FAST  |sysclk            |   0.000|
sram_data<1>|    5.178(R)|      SLOW  |   -2.559(R)|      FAST  |sysclk            |   0.000|
sram_data<2>|    4.647(R)|      SLOW  |   -1.820(R)|      FAST  |sysclk            |   0.000|
sram_data<3>|    4.419(R)|      SLOW  |   -2.176(R)|      FAST  |sysclk            |   0.000|
sram_data<4>|    4.269(R)|      SLOW  |   -1.624(R)|      FAST  |sysclk            |   0.000|
sram_data<5>|    4.349(R)|      SLOW  |   -2.041(R)|      FAST  |sysclk            |   0.000|
sram_data<6>|    4.318(R)|      SLOW  |   -2.194(R)|      FAST  |sysclk            |   0.000|
sram_data<7>|    4.701(R)|      SLOW  |   -2.131(R)|      FAST  |sysclk            |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk50mhz to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
b<0>         |         8.048(R)|      SLOW  |         4.597(R)|      FAST  |wssclk            |   0.000|
b<1>         |         7.445(R)|      SLOW  |         4.376(R)|      FAST  |wssclk            |   0.000|
b<2>         |         8.208(R)|      SLOW  |         4.693(R)|      FAST  |wssclk            |   0.000|
g<0>         |         8.306(R)|      SLOW  |         4.628(R)|      FAST  |wssclk            |   0.000|
g<1>         |         7.464(R)|      SLOW  |         4.338(R)|      FAST  |wssclk            |   0.000|
g<2>         |         7.569(R)|      SLOW  |         4.333(R)|      FAST  |wssclk            |   0.000|
r<0>         |         8.463(R)|      SLOW  |         4.692(R)|      FAST  |wssclk            |   0.000|
r<1>         |         8.168(R)|      SLOW  |         4.874(R)|      FAST  |wssclk            |   0.000|
r<2>         |         8.268(R)|      SLOW  |         4.601(R)|      FAST  |wssclk            |   0.000|
sram_addr<0> |        10.626(R)|      SLOW  |         5.200(R)|      FAST  |sysclk            |   0.000|
sram_addr<1> |        11.109(R)|      SLOW  |         5.077(R)|      FAST  |sysclk            |   0.000|
sram_addr<2> |        11.087(R)|      SLOW  |         4.761(R)|      FAST  |sysclk            |   0.000|
sram_addr<3> |        11.196(R)|      SLOW  |         5.100(R)|      FAST  |sysclk            |   0.000|
sram_addr<4> |        11.215(R)|      SLOW  |         4.609(R)|      FAST  |sysclk            |   0.000|
sram_addr<5> |        10.667(R)|      SLOW  |         4.910(R)|      FAST  |sysclk            |   0.000|
sram_addr<6> |        10.853(R)|      SLOW  |         5.030(R)|      FAST  |sysclk            |   0.000|
sram_addr<7> |        10.277(R)|      SLOW  |         4.903(R)|      FAST  |sysclk            |   0.000|
sram_addr<8> |        11.549(R)|      SLOW  |         4.828(R)|      FAST  |sysclk            |   0.000|
sram_addr<9> |        11.627(R)|      SLOW  |         5.038(R)|      FAST  |sysclk            |   0.000|
sram_addr<10>|        12.192(R)|      SLOW  |         5.620(R)|      FAST  |sysclk            |   0.000|
sram_addr<11>|        11.593(R)|      SLOW  |         5.111(R)|      FAST  |sysclk            |   0.000|
sram_addr<12>|        11.541(R)|      SLOW  |         5.074(R)|      FAST  |sysclk            |   0.000|
sram_addr<13>|        11.327(R)|      SLOW  |         5.101(R)|      FAST  |sysclk            |   0.000|
sram_addr<14>|        10.105(R)|      SLOW  |         5.096(R)|      FAST  |sysclk            |   0.000|
sram_addr<15>|        13.131(R)|      SLOW  |         5.449(R)|      FAST  |sysclk            |   0.000|
sram_addr<16>|        10.389(R)|      SLOW  |         5.304(R)|      FAST  |sysclk            |   0.000|
sram_data<0> |        11.407(R)|      SLOW  |         5.527(R)|      FAST  |sysclk            |   0.000|
sram_data<1> |        11.340(R)|      SLOW  |         5.547(R)|      FAST  |sysclk            |   0.000|
sram_data<2> |        11.135(R)|      SLOW  |         5.547(R)|      FAST  |sysclk            |   0.000|
sram_data<3> |        10.669(R)|      SLOW  |         5.005(R)|      FAST  |sysclk            |   0.000|
sram_data<4> |        10.359(R)|      SLOW  |         5.005(R)|      FAST  |sysclk            |   0.000|
sram_data<5> |        10.669(R)|      SLOW  |         5.105(R)|      FAST  |sysclk            |   0.000|
sram_data<6> |        10.888(R)|      SLOW  |         5.105(R)|      FAST  |sysclk            |   0.000|
sram_data<7> |        11.562(R)|      SLOW  |         5.424(R)|      FAST  |sysclk            |   0.000|
sram_we_n    |        11.631(R)|      SLOW  |         6.352(R)|      FAST  |sysclk            |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk50mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50mhz       |    3.578|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Nov 29 19:51:58 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 260 MB



