
---------- Begin Simulation Statistics ----------
final_tick                                55526427000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82306                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738304                       # Number of bytes of host memory used
host_op_rate                                    82648                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   769.09                       # Real time elapsed on the host
host_tick_rate                               72197659                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63300812                       # Number of instructions simulated
sim_ops                                      63563798                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.055526                       # Number of seconds simulated
sim_ticks                                 55526427000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.465898                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               12800164                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15154239                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2842033                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         14187293                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1071290                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1077108                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            5818                       # Number of indirect misses.
system.cpu0.branchPred.lookups               17492467                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         3903                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         65828                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1540761                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   8107744                       # Number of branches committed
system.cpu0.commit.bw_lim_events               256766                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         197985                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       31932430                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            52854735                       # Number of instructions committed
system.cpu0.commit.committedOps              52920546                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    103923438                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.509226                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.007470                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     74055479     71.26%     71.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     15688966     15.10%     86.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8962208      8.62%     94.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3668939      3.53%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       586581      0.56%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       472112      0.45%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        87374      0.08%     99.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       145013      0.14%     99.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       256766      0.25%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    103923438                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   5636177                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1603935                       # Number of function calls committed.
system.cpu0.commit.int_insts                 50307499                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5139181                       # Number of loads committed
system.cpu0.commit.membars                     131682                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       131691      0.25%      0.25% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        39931725     75.46%     75.70% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6136      0.01%     75.72% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            8240      0.02%     75.73% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1572864      2.97%     78.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       2359302      4.46%     83.16% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        851984      1.61%     84.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       786432      1.49%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5139451      9.71%     95.97% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2067126      3.91%     99.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        65558      0.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         52920546                       # Class of committed instruction
system.cpu0.commit.refs                       7272164                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   52854735                       # Number of Instructions Simulated
system.cpu0.committedOps                     52920546                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.077281                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.077281                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             40983998                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1301754                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            11140988                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              92017560                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                16624694                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 48058287                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1541103                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2643566                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1396390                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   17492467                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 12684501                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     91061528                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               102956                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     104241683                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           53                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5684766                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.159321                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          14700317                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13871454                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.949429                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         108604472                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.960437                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.276709                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                50389009     46.40%     46.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                34094707     31.39%     77.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                13216615     12.17%     89.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5242477      4.83%     94.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2158719      1.99%     96.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1606541      1.48%     98.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1892802      1.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     875      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2727      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           108604472                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 12902785                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 4034892                       # number of floating regfile writes
system.cpu0.idleCycles                        1189661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1729869                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                12122544                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.704802                       # Inst execution rate
system.cpu0.iew.exec_refs                    11577889                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2887567                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               37436271                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9000414                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             66477                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           402063                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3612517                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           84852389                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              8690322                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1463827                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             77383071                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                173614                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents               102007                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1541103                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               563790                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         6131                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          343429                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         2121                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          406                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          114                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3861233                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1479534                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           406                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        73548                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1656321                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 59560362                       # num instructions consuming a value
system.cpu0.iew.wb_count                     76800787                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.818910                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 48774581                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.699498                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      76929058                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                88488167                       # number of integer regfile reads
system.cpu0.int_regfile_writes               59005735                       # number of integer regfile writes
system.cpu0.ipc                              0.481399                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.481399                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           131841      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             59470130     75.42%     75.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6170      0.01%     75.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 8250      0.01%     75.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1951207      2.47%     78.08% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3524592      4.47%     82.56% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            1041934      1.32%     83.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            975598      1.24%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     85.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             8790751     11.15%     96.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2879956      3.65%     99.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          66432      0.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            30      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              78846899                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                7560439                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           15120240                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      7559373                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10150713                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     587010                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007445                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 550288     93.74%     93.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  3713      0.63%     94.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                   8140      1.39%     95.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  239      0.04%     95.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  323      0.06%     95.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   70      0.01%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     95.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 22428      3.82%     99.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1803      0.31%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              71741629                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         252164696                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     69241414                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        106633774                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  84654113                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 78846899                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             198276                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       31931839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           399657                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           291                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9965929                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    108604472                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.726000                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.167427                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           63718285     58.67%     58.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           26125914     24.06%     82.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11528071     10.61%     93.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3055688      2.81%     96.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2007560      1.85%     98.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1099996      1.01%     99.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             623239      0.57%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             337627      0.31%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             108092      0.10%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      108604472                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.718134                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           507590                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          161686                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9000414                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3612517                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               11395810                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               5570590                       # number of misc regfile writes
system.cpu0.numCycles                       109794133                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1258723                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               39351220                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             43416201                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               1232070                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19544823                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                146422                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6654                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            116830029                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              88833579                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           72078676                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 46255442                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                121342                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1541103                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              1889333                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                28662470                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         13475167                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       103354862                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         22551                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               558                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3142868                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           557                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   188517906                       # The number of ROB reads
system.cpu0.rob.rob_writes                  174387320                       # The number of ROB writes
system.cpu0.timesIdled                          11720                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  141                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.101444                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                1030194                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             1083258                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           181335                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          1343939                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             11108                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          13953                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2845                       # Number of indirect misses.
system.cpu1.branchPred.lookups                1648972                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1778                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         65651                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           174241                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                    926714                       # Number of branches committed
system.cpu1.commit.bw_lim_events                22987                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         197225                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1576485                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             3801747                       # Number of instructions committed
system.cpu1.commit.committedOps               3867468                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     25439678                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.152025                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.627237                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     23421889     92.07%     92.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1059680      4.17%     96.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       392157      1.54%     97.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       383989      1.51%     99.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       120192      0.47%     99.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        29052      0.11%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         6541      0.03%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         3191      0.01%     99.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        22987      0.09%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     25439678                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               17114                       # Number of function calls committed.
system.cpu1.commit.int_insts                  3588098                       # Number of committed integer instructions.
system.cpu1.commit.loads                       986382                       # Number of loads committed
system.cpu1.commit.membars                     131327                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       131327      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2329812     60.24%     63.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.02%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.65% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1052027     27.20%     90.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        353610      9.14%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3867468                       # Class of committed instruction
system.cpu1.commit.refs                       1405661                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    3801747                       # Number of Instructions Simulated
system.cpu1.committedOps                      3867468                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.849631                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.849631                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             21036024                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 7279                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved              948920                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts               6123090                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1039250                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  3282396                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                174456                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13413                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               197312                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    1648972                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   790547                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     24634887                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                54903                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                       6428155                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 363100                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.063323                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            912973                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           1041302                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.246852                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          25729438                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.252402                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.654566                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                21237330     82.54%     82.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 3191257     12.40%     94.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  861443      3.35%     98.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  272931      1.06%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   90081      0.35%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   61058      0.24%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   13361      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     373      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1604      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            25729438                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu1.idleCycles                         311125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              181207                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 1117937                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.186416                       # Inst execution rate
system.cpu1.iew.exec_refs                     1696618                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    525726                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               19406366                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              1323964                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             66033                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           163882                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              621816                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts            5443367                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              1170892                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           220700                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts              4854367                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 45382                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                70590                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                174456                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               231202                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         3060                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           40296                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         1997                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          198                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       337582                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       202537                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           346                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        86036                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect         95171                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  2212127                       # num instructions consuming a value
system.cpu1.iew.wb_count                      4748975                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.784164                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  1734671                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.182368                       # insts written-back per cycle
system.cpu1.iew.wb_sent                       4754846                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                 6100520                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3056272                       # number of integer regfile writes
system.cpu1.ipc                              0.145993                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.145993                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           131415      2.59%      2.59% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              3164435     62.35%     64.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 642      0.01%     64.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1295676     25.53%     90.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             482834      9.51%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             17      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               5075067                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     41                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                30                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                      34025                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006704                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  11514     33.84%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 21381     62.84%     96.68% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1124      3.30%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses               4977636                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          35926729                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses      4748948                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes          7019403                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                   5245960                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                  5075067                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             197407                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1575898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            13208                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           182                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined       816757                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     25729438                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.197247                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.594816                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           22295240     86.65%     86.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            2373889      9.23%     95.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             674415      2.62%     98.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             253375      0.98%     99.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              97786      0.38%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              14362      0.06%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              15233      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3233      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1905      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       25729438                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.194891                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           579246                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          186913                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             1323964                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             621816                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     88                       # number of misc regfile reads
system.cpu1.numCycles                        26040563                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    85008361                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               20409906                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              2464388                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                513297                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 1208837                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                 57038                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  865                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups              7520655                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts               5872427                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands            3666357                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  3239937                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 52120                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                174456                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               687162                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1201969                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups         7520637                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          9140                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               309                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   986467                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           305                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    30860020                       # The number of ROB reads
system.cpu1.rob.rob_writes                   11177932                       # The number of ROB writes
system.cpu1.timesIdled                           3198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            96.208507                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 860816                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              894740                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           154496                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          1139626                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             10299                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13230                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2931                       # Number of indirect misses.
system.cpu2.branchPred.lookups                1379932                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1758                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         65660                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           147034                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    802981                       # Number of branches committed
system.cpu2.commit.bw_lim_events                20856                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         197230                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1272666                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             3418372                       # Number of instructions committed
system.cpu2.commit.committedOps               3484105                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     24519150                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.142097                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.608203                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     22702695     92.59%     92.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       955596      3.90%     96.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       353641      1.44%     97.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       336354      1.37%     99.30% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       114686      0.47%     99.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        27971      0.11%     99.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         4739      0.02%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         2612      0.01%     99.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        20856      0.09%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     24519150                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               16246                       # Number of function calls committed.
system.cpu2.commit.int_insts                  3234225                       # Number of committed integer instructions.
system.cpu2.commit.loads                       894056                       # Number of loads committed
system.cpu2.commit.membars                     131349                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       131349      3.77%      3.77% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2079246     59.68%     63.45% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.02%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.47% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         959710     27.55%     91.01% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        313108      8.99%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3484105                       # Class of committed instruction
system.cpu2.commit.refs                       1272842                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    3418372                       # Number of Instructions Simulated
system.cpu2.committedOps                      3484105                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.339670                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.339670                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             20806449                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 7641                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved              798307                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts               5336943                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  879757                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  2733859                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                147214                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13907                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               189712                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    1379932                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   652316                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     23829297                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                42298                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       5576499                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 309352                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.055000                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            772988                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            871115                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.222262                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          24756991                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.227918                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.633999                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                20908703     84.46%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2691458     10.87%     95.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  767643      3.10%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  232967      0.94%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   83833      0.34%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   56633      0.23%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   13591      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     423      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1740      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            24756991                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu2.idleCycles                         332731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              152814                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  952461                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.171084                       # Inst execution rate
system.cpu2.iew.exec_refs                     1519701                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    467717                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               19152123                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1161709                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             66022                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           136710                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              542121                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts            4756299                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1051984                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           180337                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              4292454                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 26601                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                53700                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                147214                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               180781                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         2813                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           34030                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         1641                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          280                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           95                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       267653                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       163335                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           280                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        71915                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect         80899                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  2052570                       # num instructions consuming a value
system.cpu2.iew.wb_count                      4201048                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.782358                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  1605844                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.167441                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       4205203                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                 5406320                       # number of integer regfile reads
system.cpu2.int_regfile_writes                2729725                       # number of integer regfile writes
system.cpu2.ipc                              0.136246                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.136246                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           131425      2.94%      2.94% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2755665     61.61%     64.55% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 643      0.01%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.56% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1164772     26.04%     90.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             420216      9.39%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             22      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               4472791                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 91                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                42                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                      32658                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007301                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  10946     33.52%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     33.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 20350     62.31%     95.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1354      4.15%     99.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                4      0.01%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses               4373976                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          33746730                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      4201019                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes          6028587                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                   4558888                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                  4472791                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             197411                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1272193                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            11590                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           181                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined       643646                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     24756991                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.180668                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.576184                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           21758422     87.89%     87.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            2054606      8.30%     96.19% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             594976      2.40%     98.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             224562      0.91%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              93316      0.38%     99.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              12244      0.05%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              13939      0.06%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               2979      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               1947      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       24756991                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.178272                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           521337                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          159850                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1161709                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             542121                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     76                       # number of misc regfile reads
system.cpu2.numCycles                        25089722                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    85956340                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               20180502                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              2244793                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                543423                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 1026068                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 39431                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  373                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups              6560726                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts               5121828                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands            3240789                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  2709959                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 39740                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                147214                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               685520                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                  995996                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups         6560708                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          7728                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               300                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                   968641                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           299                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    29254662                       # The number of ROB reads
system.cpu2.rob.rob_writes                    9751600                       # The number of ROB writes
system.cpu2.timesIdled                           3410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.759425                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                 782819                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              834923                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           142925                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          1043164                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             10383                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          13753                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            3370                       # Number of indirect misses.
system.cpu3.branchPred.lookups                1257454                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1776                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         65654                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           134751                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    744102                       # Number of branches committed
system.cpu3.commit.bw_lim_events                18390                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         197211                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1137646                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             3225958                       # Number of instructions committed
system.cpu3.commit.committedOps               3291679                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     24179089                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.136137                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.594370                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     22460497     92.89%     92.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       904211      3.74%     96.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       334765      1.38%     98.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       316999      1.31%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       110338      0.46%     99.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        27311      0.11%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         4132      0.02%     99.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         2446      0.01%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        18390      0.08%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     24179089                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               15666                       # Number of function calls committed.
system.cpu3.commit.int_insts                  3055464                       # Number of committed integer instructions.
system.cpu3.commit.loads                       851094                       # Number of loads committed
system.cpu3.commit.membars                     131334                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       131334      3.99%      3.99% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1950109     59.24%     63.23% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.02%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         916742     27.85%     91.10% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        292802      8.90%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3291679                       # Class of committed instruction
system.cpu3.commit.refs                       1209568                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    3225958                       # Number of Instructions Simulated
system.cpu3.committedOps                      3291679                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.669550                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.669550                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             20787329                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 8337                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved              728632                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts               4964105                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  809589                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  2476377                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                134916                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                14202                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               185091                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    1257454                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   594100                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     23537912                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                37877                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       5173897                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 286180                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.050823                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            712280                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            793202                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.209117                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          24393302                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.214811                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.621506                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                20853488     85.49%     85.49% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 2447486     10.03%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  720269      2.95%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  223511      0.92%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   79729      0.33%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   53780      0.22%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   13179      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     388      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1472      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            24393302                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu3.idleCycles                         348343                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              140108                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  876740                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.162619                       # Inst execution rate
system.cpu3.iew.exec_refs                     1438145                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    438900                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               19220536                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1087112                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             66012                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           125013                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              502092                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts            4428808                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts               999245                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           164097                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts              4023463                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 45081                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                54874                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                134916                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               213821                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         2706                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           32330                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         1567                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          231                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          120                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       236018                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       143618                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           231                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        65258                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect         74850                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  1943694                       # num instructions consuming a value
system.cpu3.iew.wb_count                      3937534                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.791707                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  1538837                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.159146                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       3940789                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                 5065993                       # number of integer regfile reads
system.cpu3.int_regfile_writes                2569535                       # number of integer regfile writes
system.cpu3.ipc                              0.130386                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.130386                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           131411      3.14%      3.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2560071     61.14%     64.27% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 643      0.02%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.29% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1105823     26.41%     90.70% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             389544      9.30%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             20      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               4187560                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     44                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 82                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                      31256                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007464                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  10250     32.79%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     32.79% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 20041     64.12%     96.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  959      3.07%     99.98% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.01%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses               4087361                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          32810563                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      3937505                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes          5566015                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                   4231420                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                  4187560                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             197388                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1137128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            10967                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           177                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined       559799                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     24393302                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.171668                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.564314                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           21597073     88.54%     88.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1908551      7.82%     96.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             556096      2.28%     98.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             211261      0.87%     99.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              91799      0.38%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              11183      0.05%     99.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              13205      0.05%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               2379      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               1755      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       24393302                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.169251                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           490152                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          147157                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1087112                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             502092                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     77                       # number of misc regfile reads
system.cpu3.numCycles                        24741645                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    86305351                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               20198909                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              2131278                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                504093                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  945425                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 38864                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  690                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups              6094240                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts               4764313                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands            3035725                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  2459096                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 44106                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                134916                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               646572                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                  904447                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups         6094222                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          8384                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               280                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                   958710                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           276                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    28589595                       # The number of ROB reads
system.cpu3.rob.rob_writes                    9073055                       # The number of ROB writes
system.cpu3.timesIdled                           3310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       753829                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1461041                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       105187                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        50203                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       856567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       727259                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1699840                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         777462                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             450436                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       429549                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict           277457                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              436                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            218                       # Transaction distribution
system.membus.trans_dist::ReadExReq            302923                       # Transaction distribution
system.membus.trans_dist::ReadExResp           302899                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        450436                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            21                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2214376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2214376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     75704640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                75704640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              581                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            754034                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  754034    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              754034                       # Request fanout histogram
system.membus.respLayer1.occupancy         3963950250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          3388694503                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 89                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    945468044.444444                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   6195703494.313158                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        37000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value  41581161000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             45                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    12980365000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  42546062000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       648102                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          648102                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       648102                       # number of overall hits
system.cpu2.icache.overall_hits::total         648102                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         4214                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          4214                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         4214                       # number of overall misses
system.cpu2.icache.overall_misses::total         4214                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    321680000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    321680000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    321680000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    321680000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       652316                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       652316                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       652316                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       652316                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006460                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006460                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006460                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006460                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 76336.022781                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 76336.022781                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 76336.022781                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 76336.022781                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          262                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          131                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3226                       # number of writebacks
system.cpu2.icache.writebacks::total             3226                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          956                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          956                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          956                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          956                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3258                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3258                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3258                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3258                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    259765500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    259765500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    259765500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    259765500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004995                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004995                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004995                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004995                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 79731.583794                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 79731.583794                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 79731.583794                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 79731.583794                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3226                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       648102                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         648102                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         4214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         4214                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    321680000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    321680000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       652316                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       652316                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006460                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006460                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 76336.022781                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 76336.022781                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          956                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          956                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3258                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3258                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    259765500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    259765500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004995                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004995                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 79731.583794                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 79731.583794                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.249298                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             626444                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3226                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           194.185989                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        435541000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.249298                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.945291                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.945291                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1307890                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1307890                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      1155241                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1155241                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      1155241                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1155241                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       161163                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        161163                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       161163                       # number of overall misses
system.cpu2.dcache.overall_misses::total       161163                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  15104152661                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  15104152661                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  15104152661                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  15104152661                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      1316404                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1316404                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      1316404                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1316404                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.122427                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.122427                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.122427                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.122427                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 93719.728852                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 93719.728852                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 93719.728852                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 93719.728852                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       172443                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       102822                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2400                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            571                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.851250                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   180.073555                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       117671                       # number of writebacks
system.cpu2.dcache.writebacks::total           117671                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        83412                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83412                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        83412                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83412                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data        77751                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77751                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data        77751                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        77751                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data   7043583858                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7043583858                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data   7043583858                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7043583858                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.059063                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059063                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.059063                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059063                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 90591.553266                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90591.553266                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 90591.553266                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90591.553266                       # average overall mshr miss latency
system.cpu2.dcache.replacements                117671                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       893369                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         893369                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       110054                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       110054                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  10255618500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10255618500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1003423                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1003423                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.109679                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.109679                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 93187.149036                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 93187.149036                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        67105                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        67105                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data        42949                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42949                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data   3616115500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3616115500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.042802                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042802                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 84195.569163                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84195.569163                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       261872                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        261872                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        51109                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        51109                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   4848534161                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4848534161                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       312981                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       312981                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.163297                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.163297                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 94866.543290                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 94866.543290                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        16307                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        16307                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        34802                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        34802                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   3427468358                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3427468358                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.111195                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.111195                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 98484.810011                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 98484.810011                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          154                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          154                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           46                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       523500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       523500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.230000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.230000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 11380.434783                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 11380.434783                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           16                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           30                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           30                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       183500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       183500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.150000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.150000                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6116.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6116.666667                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           71                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           61                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       420500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       420500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          132                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.462121                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.462121                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6893.442623                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6893.442623                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           60                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           60                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       373500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       373500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         6225                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         6225                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       267000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       267000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       254000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       254000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         5320                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           5320                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        60340                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        60340                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   4324320500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   4324320500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        65660                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        65660                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.918977                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.918977                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 71665.901558                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 71665.901558                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        60340                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        60340                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   4263980500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   4263980500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.918977                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.918977                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 70665.901558                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 70665.901558                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.674237                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1298475                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           138022                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.407739                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        435552500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.674237                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.927320                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.927320                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2902841                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2902841                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 87                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           44                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    970740545.454545                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   6265185891.518321                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        52000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  41579496000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             44                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    12813843000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  42712584000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       589646                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          589646                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       589646                       # number of overall hits
system.cpu3.icache.overall_hits::total         589646                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         4454                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4454                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         4454                       # number of overall misses
system.cpu3.icache.overall_misses::total         4454                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    351163499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    351163499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    351163499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    351163499                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       594100                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       594100                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       594100                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       594100                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.007497                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007497                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.007497                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007497                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 78842.276381                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 78842.276381                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 78842.276381                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 78842.276381                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          344                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           86                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         3197                       # number of writebacks
system.cpu3.icache.writebacks::total             3197                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1225                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1225                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1225                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1225                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3229                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3229                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3229                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3229                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    271638000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    271638000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    271638000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    271638000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.005435                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.005435                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.005435                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.005435                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 84124.496748                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 84124.496748                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 84124.496748                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 84124.496748                       # average overall mshr miss latency
system.cpu3.icache.replacements                  3197                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       589646                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         589646                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         4454                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4454                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    351163499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    351163499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       594100                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       594100                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.007497                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007497                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 78842.276381                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 78842.276381                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1225                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1225                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3229                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3229                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    271638000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    271638000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.005435                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.005435                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 84124.496748                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 84124.496748                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.743689                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             577842                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3197                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           180.745074                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        443057000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.743689                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.991990                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.991990                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1191429                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1191429                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      1090725                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1090725                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      1090725                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1090725                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       154137                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        154137                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       154137                       # number of overall misses
system.cpu3.dcache.overall_misses::total       154137                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  14703439664                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14703439664                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  14703439664                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14703439664                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      1244862                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1244862                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      1244862                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1244862                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.123819                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.123819                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.123819                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.123819                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 95392.019204                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 95392.019204                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 95392.019204                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 95392.019204                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       166145                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       101813                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             2314                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            571                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    71.799914                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   178.306480                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       116800                       # number of writebacks
system.cpu3.dcache.writebacks::total           116800                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        77109                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77109                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        77109                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77109                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data        77028                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        77028                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data        77028                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        77028                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data   6986648408                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6986648408                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data   6986648408                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6986648408                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.061877                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061877                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.061877                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061877                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 90702.710806                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90702.710806                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 90702.710806                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90702.710806                       # average overall mshr miss latency
system.cpu3.dcache.replacements                116800                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data       848552                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         848552                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       103636                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       103636                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data   9892461500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   9892461500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       952188                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       952188                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.108840                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.108840                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 95453.910803                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 95453.910803                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        61383                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        61383                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data        42253                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42253                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data   3547048500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3547048500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.044375                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044375                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 83947.849857                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83947.849857                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       242173                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        242173                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        50501                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        50501                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   4810978164                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4810978164                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       292674                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       292674                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.172550                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.172550                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 95265.007901                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 95265.007901                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        15726                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        15726                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        34775                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        34775                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   3439599908                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   3439599908                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.118818                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.118818                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 98910.133947                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 98910.133947                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          128                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          128                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           52                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       796000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       796000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.288889                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.288889                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 15307.692308                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 15307.692308                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           30                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           30                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           22                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       149000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       149000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.122222                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.122222                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6772.727273                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6772.727273                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           74                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           64                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       630000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       630000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          138                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.463768                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.463768                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9843.750000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9843.750000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           61                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           61                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       576000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       576000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.442029                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.442029                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  9442.622951                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9442.622951                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       158000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       158000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       151000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       151000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         5288                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           5288                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        60366                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        60366                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   4320796500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   4320796500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        65654                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        65654                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.919457                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.919457                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 71576.657390                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 71576.657390                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        60366                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        60366                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   4260430500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   4260430500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.919457                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.919457                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 70576.657390                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 70576.657390                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.164748                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1233492                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           137294                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.984311                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        443068500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.164748                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.973898                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.973898                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2758988                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2758988                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    78670687.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   212691341.813493                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    604939000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    54897061500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    629365500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     12671012                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12671012                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     12671012                       # number of overall hits
system.cpu0.icache.overall_hits::total       12671012                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13488                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13488                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13488                       # number of overall misses
system.cpu0.icache.overall_misses::total        13488                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1024953996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1024953996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1024953996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1024953996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     12684500                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12684500                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     12684500                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12684500                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001063                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001063                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001063                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001063                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75990.064947                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75990.064947                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75990.064947                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75990.064947                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5068                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    85.898305                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11623                       # number of writebacks
system.cpu0.icache.writebacks::total            11623                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1831                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1831                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1831                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1831                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11657                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11657                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11657                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11657                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    903344997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    903344997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    903344997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    903344997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000919                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000919                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000919                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000919                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77493.780304                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77493.780304                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77493.780304                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77493.780304                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11623                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     12671012                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12671012                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13488                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13488                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1024953996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1024953996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     12684500                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12684500                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001063                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001063                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75990.064947                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75990.064947                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1831                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1831                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11657                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11657                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    903344997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    903344997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000919                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000919                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77493.780304                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77493.780304                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998891                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12677153                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11623                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1090.695431                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998891                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999965                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         25380655                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        25380655                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8778139                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8778139                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8778139                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8778139                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1606671                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1606671                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1606671                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1606671                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  98093310148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  98093310148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  98093310148                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  98093310148                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     10384810                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     10384810                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     10384810                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     10384810                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.154714                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.154714                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.154714                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.154714                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 61053.762810                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61053.762810                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 61053.762810                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61053.762810                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       424462                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       113144                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5797                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            610                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    73.220976                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   185.481967                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       432594                       # number of writebacks
system.cpu0.dcache.writebacks::total           432594                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1213892                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1213892                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1213892                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1213892                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       392779                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       392779                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       392779                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       392779                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  27867711275                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  27867711275                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  27867711275                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  27867711275                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.037822                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.037822                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.037822                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.037822                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 70950.104957                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 70950.104957                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 70950.104957                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 70950.104957                       # average overall mshr miss latency
system.cpu0.dcache.replacements                432594                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6800602                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6800602                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1517378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1517378                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  90373654500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  90373654500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8317980                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8317980                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.182421                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.182421                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 59559.091077                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59559.091077                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1173668                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1173668                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       343710                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       343710                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  23344921500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  23344921500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.041321                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.041321                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 67920.402374                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67920.402374                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1977537                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1977537                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        89293                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89293                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   7719655648                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7719655648                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2066830                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2066830                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.043203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.043203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 86453.088686                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86453.088686                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        40224                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        40224                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        49069                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        49069                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4522789775                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4522789775                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023741                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 92172.038864                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 92172.038864                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          310                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          310                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           50                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1649500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1649500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          360                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.138889                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.138889                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data        32990                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        32990                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           33                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           33                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1008000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1008000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.047222                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.047222                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 59294.117647                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59294.117647                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          262                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          262                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           62                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       369500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       369500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          324                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          324                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.191358                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.191358                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5959.677419                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5959.677419                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           62                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           62                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       307500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       307500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.191358                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.191358                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4959.677419                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4959.677419                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5602                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5602                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        60226                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        60226                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   4319271500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   4319271500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        65828                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        65828                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.914899                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.914899                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 71717.721582                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 71717.721582                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        60226                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        60226                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   4259045500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   4259045500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.914899                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.914899                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 70717.721582                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 70717.721582                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.492552                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9236977                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           452829                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.398378                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.492552                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.984142                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984142                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         21355504                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        21355504                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1454                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               16395                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 772                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               11007                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 576                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               10558                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 470                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               10654                       # number of demand (read+write) hits
system.l2.demand_hits::total                    51886                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1454                       # number of overall hits
system.l2.overall_hits::.cpu0.data              16395                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                772                       # number of overall hits
system.l2.overall_hits::.cpu1.data              11007                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                576                       # number of overall hits
system.l2.overall_hits::.cpu2.data              10558                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                470                       # number of overall hits
system.l2.overall_hits::.cpu3.data              10654                       # number of overall hits
system.l2.overall_hits::total                   51886                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10202                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            416232                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2423                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            109689                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              2682                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            106958                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              2759                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            106081                       # number of demand (read+write) misses
system.l2.demand_misses::total                 757026                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10202                       # number of overall misses
system.l2.overall_misses::.cpu0.data           416232                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2423                       # number of overall misses
system.l2.overall_misses::.cpu1.data           109689                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             2682                       # number of overall misses
system.l2.overall_misses::.cpu2.data           106958                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             2759                       # number of overall misses
system.l2.overall_misses::.cpu3.data           106081                       # number of overall misses
system.l2.overall_misses::total                757026                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    868775000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  31149229500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    228146500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  11109120500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    247826500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  10884577000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    260998000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  10827632000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      65576305000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    868775000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  31149229500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    228146500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  11109120500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    247826500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  10884577000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    260998000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  10827632000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     65576305000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11656                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          432627                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            3195                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          120696                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3258                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          117516                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            3229                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          116735                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               808912                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11656                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         432627                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           3195                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         120696                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3258                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         117516                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           3229                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         116735                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              808912                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.875257                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.962104                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.758372                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.908804                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.823204                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.910157                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.854444                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.908733                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.935857                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.875257                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.962104                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.758372                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.908804                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.823204                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.910157                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.854444                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.908733                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.935857                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85157.322094                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 74836.219945                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94158.687577                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101278.346051                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92403.616704                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 101764.963818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 94598.767669                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 102069.475212                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86623.583602                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85157.322094                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 74836.219945                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94158.687577                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101278.346051                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92403.616704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 101764.963818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 94598.767669                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 102069.475212                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86623.583602                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              429549                       # number of writebacks
system.l2.writebacks::total                    429549                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            260                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            604                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            295                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            632                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            407                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            585                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            310                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            596                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3689                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           260                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           604                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           295                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           632                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           407                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           585                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           310                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           596                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3689                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         9942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       415628                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       109057                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       106373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2449                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       105485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            753337                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         9942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       415628                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       109057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       106373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2449                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       105485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           753337                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    748293001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  26962983500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    185373000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   9982123000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    194309000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data   9789097002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    213989500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data   9740555500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  57816723503                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    748293001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  26962983500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    185373000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   9982123000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    194309000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data   9789097002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    213989500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data   9740555500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  57816723503                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.852951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.960707                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.666041                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.903568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.698281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.905179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.758439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.903628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.931297                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.852951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.960707                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.666041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.903568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.698281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.905179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.758439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.903628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.931297                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75265.841984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 64872.875504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87111.372180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91531.245129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 85410.549451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 92026.143871                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87378.317681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 92340.669289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76747.489507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75265.841984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 64872.875504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87111.372180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91531.245129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 85410.549451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 92026.143871                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87378.317681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 92340.669289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76747.489507                       # average overall mshr miss latency
system.l2.replacements                        1483081                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       442136                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           442136                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       442136                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       442136                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       297163                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           297163                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks       297164                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       297164                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_misses::.cpu0.data            31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 70                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        88000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        88000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2838.709677                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1257.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           31                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       621000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       202500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       260500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       323499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1407499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20032.258065                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20038.461538                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20218.687500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20107.128571                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       144000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       144000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.870968                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data        14400                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5333.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        82000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       100500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       162000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       179500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       524000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.625000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.818182                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.838710                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20100                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19944.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20153.846154                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4401                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2331                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2229                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2188                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11149                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          84797                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          73043                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          72538                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          72521                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              302899                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   8476927500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   7503884500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   7443121000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   7457322000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30881255000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        89198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        75374                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        74767                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        74709                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            314048                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.950660                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.969074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.970187                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.970713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.964499                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99967.304268                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102732.424736                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 102609.956161                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 102829.828601                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101952.317439                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        84797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        73043                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        72538                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        72521                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         302899                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7628957500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6773454500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6717741000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6732112000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  27852265000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.950660                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.969074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.970187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.970713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.964499                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89967.304268                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92732.424736                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 92609.956161                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 92829.828601                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91952.317439                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1454                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           772                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           470                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3272                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10202                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         2682                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         2759                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18066                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    868775000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    228146500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    247826500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    260998000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1605746000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11656                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         3195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         3229                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          21338                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.875257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.758372                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.823204                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.854444                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.846659                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85157.322094                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94158.687577                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92403.616704                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 94598.767669                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88882.209676                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          260                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          295                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          407                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          310                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1272                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         9942                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2128                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2275                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2449                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16794                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    748293001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    185373000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    194309000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    213989500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1341964501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.852951                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.666041                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.698281                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.758439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.787047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75265.841984                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87111.372180                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 85410.549451                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87378.317681                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79907.377694                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        11994                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         8676                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         8329                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         8466                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             37465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       331435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        36646                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data        34420                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data        33560                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          436061                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  22672302000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   3605236000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data   3441456000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data   3370310000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  33089304000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       343429                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        45322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data        42749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data        42026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        473526                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.965076                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.808570                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.805165                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.798553                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.920881                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 68406.480909                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98380.068766                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 99984.195235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 100426.400477                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75882.282525                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          604                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          632                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          585                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          596                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2417                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       330831                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        36014                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data        33835                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data        32964                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       433644                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  19334026000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   3208668500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data   3071356002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data   3008443500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  28622494002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.963317                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.794625                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.791481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.784372                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.915777                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 58440.793033                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89095.032487                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90774.523482                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 91264.515835                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66004.589022                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            5                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              21                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.846154                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.913043                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            5                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       209500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        58000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        95500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       401500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.846154                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.913043                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19045.454545                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19100                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19119.047619                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998292                       # Cycle average of tags in use
system.l2.tags.total_refs                     1509936                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1483083                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.018106                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      19.851359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       20.991017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       20.274037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.323983                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.007978                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.538011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        1.003355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.002347                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.310177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.327985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.316782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.008406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.015677                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.015662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999973                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13869835                       # Number of tag accesses
system.l2.tags.data_accesses                 13869835                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        636224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      26600128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        136192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6979648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        145600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data       6807872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        156736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data       6751040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           48213440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       636224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       136192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       145600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       156736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1074752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     27491136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        27491136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           9941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         415627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         109057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         106373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         105485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              753335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       429549                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             429549                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         11458040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        479053478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2452742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        125699570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          2622175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        122605980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          2822728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        121582467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             868297180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     11458040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2452742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      2622175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      2822728                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19355684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      495100036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            495100036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      495100036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        11458040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       479053478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2452742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       125699570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         2622175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       122605980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         2822728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       121582467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1363397216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    425451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      9941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    305769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    102235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples     99840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples     99072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000592539750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        25808                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        25808                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1472976                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             400789                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      753335                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     429550                       # Number of write requests accepted
system.mem_ctrls.readBursts                    753335                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   429550                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 129626                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4099                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             54072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            126117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            140746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             35942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             35812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             84607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             87175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9465                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16226413500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3118545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             27920957250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26016.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44766.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   392707                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  344335                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                753335                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               429550                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  307967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  141908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   97837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   50564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   12647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  30736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  26667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  26437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  26542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       312078                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.145393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.725535                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.505230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       168954     54.14%     54.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        74677     23.93%     78.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18195      5.83%     83.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9974      3.20%     87.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6084      1.95%     89.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3674      1.18%     90.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2539      0.81%     91.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1905      0.61%     91.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        26076      8.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       312078                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        25808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.163476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.793621                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.177553                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         25806     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         25808                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        25808                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.484191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.459891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.922072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19776     76.63%     76.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              493      1.91%     78.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4857     18.82%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              527      2.04%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               92      0.36%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               41      0.16%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               19      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         25808                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               39917376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8296064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                27227136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                48213440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             27491200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       718.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       490.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    868.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    495.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   55526337500                       # Total gap between requests
system.mem_ctrls.avgGap                      46941.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       636224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     19569216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       136192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      6543040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       145600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data      6389760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       156736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data      6340608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     27227136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 11458039.610580381006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 352430672.335534930229                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2452742.006972643547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 117836503.328406125307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2622174.842980622314                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 115076015.966235309839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2822727.995806393214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 114190815.843418121338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 490345543.033049821854                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         9941                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       415627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       109057                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2275                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       106373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2449                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       105485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       429550                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    335827250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  10957857500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     95535500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   5502685250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     98279750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   5416665500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    110489750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   5403616750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1337302543000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33782.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     26364.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44894.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50456.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43199.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50921.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45116.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     51226.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3113263.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1185289980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            629977590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2490846120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1227733560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       4382997840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23491470990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1539856800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        34948172880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        629.397114                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3669946500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1854060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50002420500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1043039760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            554358420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1962436140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          992979720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       4382997840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16967644290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7033605600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32937061770                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.178123                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18104275500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1854060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  35568091500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 79                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           40                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      1051956975                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   6572509954.848579                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           40    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       106500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  41580162000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             40                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    13448148000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  42078279000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       786487                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          786487                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       786487                       # number of overall hits
system.cpu1.icache.overall_hits::total         786487                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4060                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4060                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4060                       # number of overall misses
system.cpu1.icache.overall_misses::total         4060                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    293195999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    293195999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    293195999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    293195999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       790547                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       790547                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       790547                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       790547                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005136                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005136                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005136                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005136                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72215.763300                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72215.763300                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72215.763300                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72215.763300                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          372                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         3163                       # number of writebacks
system.cpu1.icache.writebacks::total             3163                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          865                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          865                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          865                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          865                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         3195                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3195                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         3195                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3195                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    242065500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    242065500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    242065500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    242065500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004042                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004042                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004042                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004042                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75763.849765                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75763.849765                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75763.849765                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75763.849765                       # average overall mshr miss latency
system.cpu1.icache.replacements                  3163                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       786487                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         786487                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4060                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4060                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    293195999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    293195999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       790547                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       790547                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005136                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005136                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72215.763300                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72215.763300                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          865                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          865                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         3195                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3195                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    242065500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    242065500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004042                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004042                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75763.849765                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75763.849765                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.002109                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             773922                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3163                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           244.679734                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        427901000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.002109                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.968816                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.968816                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1584289                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1584289                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1294659                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1294659                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1294659                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1294659                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       172750                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        172750                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       172750                       # number of overall misses
system.cpu1.dcache.overall_misses::total       172750                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  15910599032                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15910599032                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  15910599032                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15910599032                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      1467409                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1467409                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      1467409                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1467409                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.117725                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.117725                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.117725                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.117725                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 92101.875728                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92101.875728                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 92101.875728                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92101.875728                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       184341                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       125731                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             2524                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            679                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.035261                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   185.170839                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       120477                       # number of writebacks
system.cpu1.dcache.writebacks::total           120477                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        92080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        92080                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        92080                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        92080                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        80670                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        80670                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        80670                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        80670                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   7278272896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7278272896                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   7278272896                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7278272896                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054974                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054974                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054974                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054974                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90222.795289                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90222.795289                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90222.795289                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90222.795289                       # average overall mshr miss latency
system.cpu1.dcache.replacements                120477                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       993393                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         993393                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       120547                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       120547                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  10939133500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10939133500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1113940                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1113940                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.108217                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.108217                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 90745.796245                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90745.796245                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data        75028                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        75028                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        45519                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45519                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   3788520000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3788520000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.040863                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040863                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83229.420681                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83229.420681                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       301266                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        301266                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        52203                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        52203                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4971465532                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4971465532                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       353469                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       353469                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.147688                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.147688                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 95233.330115                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 95233.330115                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        17052                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        17052                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        35151                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        35151                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3489752896                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3489752896                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.099446                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099446                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99278.908025                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99278.908025                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          144                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          144                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           63                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           63                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       930500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       930500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.304348                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.304348                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 14769.841270                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14769.841270                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           37                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           37                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           26                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       390000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       390000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.125604                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.125604                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        15000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        15000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           79                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           79                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           69                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           69                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       416000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       416000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.466216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.466216                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6028.985507                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6028.985507                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           65                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           65                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       356000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       356000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.439189                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.439189                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5476.923077                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5476.923077                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        28500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        28500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        23500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        23500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         5357                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           5357                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        60294                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        60294                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   4321898000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   4321898000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        65651                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        65651                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.918402                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.918402                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 71680.399376                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 71680.399376                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        60294                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        60294                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   4261604000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   4261604000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.918402                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.918402                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 70680.399376                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 70680.399376                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.658527                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1440848                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           140888                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.226904                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        427912500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.658527                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926829                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926829                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          3207749                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         3207749                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  55526427000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            495804                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       871685                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       366560                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1053532                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             435                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           223                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            658                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           25                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           25                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           394633                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          394633                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         21338                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       474467                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           23                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           23                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        34934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1318346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       382240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         9742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       373375                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         9655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       371030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2508875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1489792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     55373248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       406912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     15434368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       414976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     15050944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       411264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     14945344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103526848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1565189                       # Total snoops (count)
system.tol2bus.snoopTraffic                  32710400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2374225                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.448076                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.641278                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1443769     60.81%     60.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 846411     35.65%     96.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46611      1.96%     98.42% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  25536      1.08%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  11898      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2374225                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1658624982                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         207525206                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           5091532                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         206455673                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           5000626                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         679790691                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          17615206                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         211862151                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4942160                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               144769535500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73780                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                    73899                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2441.35                       # Real time elapsed on the host
host_tick_rate                               36554854                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   180123672                       # Number of instructions simulated
sim_ops                                     180413599                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089243                       # Number of seconds simulated
sim_ticks                                 89243108500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.713374                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                5042367                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             5108089                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           187857                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          5272677                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             29863                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36985                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            7122                       # Number of indirect misses.
system.cpu0.branchPred.lookups                5403730                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5631                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5653                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           181190                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   4199238                       # Number of branches committed
system.cpu0.commit.bw_lim_events               346971                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          22775                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        3125058                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            29820071                       # Number of instructions committed
system.cpu0.commit.committedOps              29825897                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    167348111                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.178227                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.992214                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    159588257     95.36%     95.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      3163478      1.89%     97.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       461702      0.28%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       191067      0.11%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       138832      0.08%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       143587      0.09%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2082736      1.24%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1231481      0.74%     99.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       346971      0.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    167348111                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   8874232                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               60061                       # Number of function calls committed.
system.cpu0.commit.int_insts                 25292113                       # Number of committed integer instructions.
system.cpu0.commit.loads                      8214470                       # Number of loads committed
system.cpu0.commit.membars                       9780                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        10263      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        16307756     54.68%     54.71% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6568      0.02%     54.73% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             792      0.00%     54.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       3925699     13.16%     67.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     67.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        441463      1.48%     69.38% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       119915      0.40%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        147505      0.49%     70.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       146579      0.49%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.77% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4438544     14.88%     85.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        187742      0.63%     86.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead      3781579     12.68%     98.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite       311026      1.04%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         29825897                       # Class of committed instruction
system.cpu0.commit.refs                       8718891                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   29820071                       # Number of Instructions Simulated
system.cpu0.committedOps                     29825897                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.914462                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.914462                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            157033682                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 6827                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             4474168                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              34398303                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3310464                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  4590979                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                187334                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                11976                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2729379                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    5403730                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   646345                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    165176317                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                13464                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      38434024                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 143                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          139                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                 388048                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.030639                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2481157                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           5072230                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.217917                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         167851838                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.229030                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.656224                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               141624480     84.37%     84.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20389732     12.15%     96.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  856254      0.51%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4427434      2.64%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  145373      0.09%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   20283      0.01%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  350488      0.21%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   29629      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8165      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           167851838                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9177929                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 8635532                       # number of floating regfile writes
system.cpu0.idleCycles                        8517850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              185437                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 4417492                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.317031                       # Inst execution rate
system.cpu0.iew.exec_refs                    34121240                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    510088                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               67206480                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              9101971                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             13922                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            85799                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              533616                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           32897742                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             33611152                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           149760                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             55914719                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                524224                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             53024019                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                187334                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             54103940                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2553826                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           11515                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3956                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       887501                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        29195                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3956                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        48518                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        136919                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 25579830                       # num instructions consuming a value
system.cpu0.iew.wb_count                     30611461                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.858758                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 21966878                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.173564                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      30642098                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                59472697                       # number of integer regfile reads
system.cpu0.int_regfile_writes               17115580                       # number of integer regfile writes
system.cpu0.ipc                              0.169077                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.169077                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            12707      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             17002197     30.33%     30.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6794      0.01%     30.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  794      0.00%     30.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            3940409      7.03%     37.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                466      0.00%     37.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             491749      0.88%     38.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            119979      0.21%     38.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             147505      0.26%     38.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            149047      0.27%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     39.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            20063638     35.79%     74.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             191921      0.34%     75.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       13622977     24.30%     99.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite        314295      0.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              56064478                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               21173371                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           39977279                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      8950424                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          10663796                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7362206                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.131317                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 326245      4.43%      4.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    2      0.00%      4.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1416      0.02%      4.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      4.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv               682489      9.27%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 122      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     13.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4641748     63.05%     76.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7269      0.10%     76.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1702913     23.13%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              42240606                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         247478847                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     21661037                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         25309750                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  32872962                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 56064478                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              24780                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        3071848                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           113125                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          2005                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      3129277                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    167851838                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.334012                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.106851                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          148546353     88.50%     88.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            6304283      3.76%     92.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            3065210      1.83%     94.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2137315      1.27%     95.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4102240      2.44%     97.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2436944      1.45%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             586822      0.35%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             278150      0.17%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             394521      0.24%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      167851838                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.317880                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           149814                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           91170                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             9101971                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             533616                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                9204333                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4781627                       # number of misc regfile writes
system.cpu0.numCycles                       176369688                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2116650                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              126208136                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             25154455                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7479006                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 4361480                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26812797                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               183873                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             47441959                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              33528208                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           28345834                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  5777922                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                260347                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                187334                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             31008978                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 3191384                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10239335                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        37202624                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        307988                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7614                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17573532                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7504                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   199925471                       # The number of ROB reads
system.cpu0.rob.rob_writes                   66405957                       # The number of ROB writes
system.cpu0.timesIdled                          78266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2421                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.558661                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                5005020                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5027207                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           178486                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5167173                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12977                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          14570                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            1593                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5246277                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1342                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          5274                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           172803                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4038679                       # Number of branches committed
system.cpu1.commit.bw_lim_events               329502                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          21658                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3164444                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            28966251                       # Number of instructions committed
system.cpu1.commit.committedOps              28973263                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    165497412                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175068                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.988105                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    158118860     95.54%     95.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      2949437      1.78%     97.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       397325      0.24%     97.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       153383      0.09%     97.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       116436      0.07%     97.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       137425      0.08%     97.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2085166      1.26%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1209878      0.73%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       329502      0.20%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    165497412                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   8868451                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               24900                       # Number of function calls committed.
system.cpu1.commit.int_insts                 24443885                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8035239                       # Number of loads committed
system.cpu1.commit.membars                      11385                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        11385      0.04%      0.04% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        15790470     54.50%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            256      0.00%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       3921730     13.54%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        443568      1.53%     69.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       121647      0.42%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       147840      0.51%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4266415     14.73%     85.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         35966      0.12%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead      3774098     13.03%     98.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite       312112      1.08%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         28973263                       # Class of committed instruction
system.cpu1.commit.refs                       8388591                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   28966251                       # Number of Instructions Simulated
system.cpu1.committedOps                     28973263                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.782724                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.782724                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            156970165                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5697                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4410980                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              33578264                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 1935356                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  4199178                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                178545                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                15399                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2715715                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5246277                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                   525239                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    164817878                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                 6614                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      37664426                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                 368456                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.031320                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles            996853                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           5017997                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.224857                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         165998959                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.227015                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.650769                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               140206685     84.46%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20104057     12.11%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  770836      0.46%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 4410864      2.66%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  123896      0.07%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   10398      0.01%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  348024      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   23300      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     899      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           165998959                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9176329                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 8629942                       # number of floating regfile writes
system.cpu1.idleCycles                        1504886                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              176862                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4255469                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.329097                       # Inst execution rate
system.cpu1.iew.exec_refs                    33869381                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    358528                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               67672680                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              8939016                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             11801                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts            78720                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              379284                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           32084804                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33510853                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           141283                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             55125039                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                528530                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             52747515                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                178545                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             53839656                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2556238                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            4311                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4355                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       903777                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        25932                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4355                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        39192                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        137670                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25255579                       # num instructions consuming a value
system.cpu1.iew.wb_count                     29736558                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.857544                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 21657771                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.177528                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      29766282                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                58421069                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16537002                       # number of integer regfile writes
system.cpu1.ipc                              0.172929                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.172929                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            13045      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             16462891     29.79%     29.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 259      0.00%     29.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     29.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            3935840      7.12%     36.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             494797      0.90%     37.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            121773      0.22%     38.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             147456      0.27%     38.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            150366      0.27%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     38.59% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19901268     36.01%     74.60% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              38356      0.07%     74.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       13684461     24.76%     99.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite        315490      0.57%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              55266322                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               21246323                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           40111723                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      8945157                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          10709183                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7374797                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.133441                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 324549      4.40%      4.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      4.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 1430      0.02%      4.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   1      0.00%      4.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv               677868      9.19%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                  93      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4654079     63.11%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   29      0.00%     76.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1716744     23.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              41381751                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         243909885                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     20791401                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         24491517                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  32060761                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 55266322                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              24043                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3111541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           115208                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          2385                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3225197                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    165998959                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.332932                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.108822                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          147194140     88.67%     88.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            5975654      3.60%     92.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2962513      1.78%     94.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2097605      1.26%     95.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4080014      2.46%     97.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2440066      1.47%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             581400      0.35%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             276495      0.17%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             391072      0.24%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      165998959                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.329941                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           145134                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           90315                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             8939016                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             379284                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                9200913                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4782241                       # number of misc regfile writes
system.cpu1.numCycles                       167503845                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10840369                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              126468472                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             24592317                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7404605                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2974608                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              26740687                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               184687                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             46401553                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              32714201                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           27831719                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  5379779                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 75692                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                178545                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             30767573                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3239402                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10263533                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        36138020                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        229982                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6285                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 17494386                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6251                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   197295594                       # The number of ROB reads
system.cpu1.rob.rob_writes                   64777294                       # The number of ROB writes
system.cpu1.timesIdled                          15996                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.419498                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                5010005                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             5039258                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           177963                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5172842                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             13079                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          14787                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            1708                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5252246                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1331                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          5290                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           172394                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   4047505                       # Number of branches committed
system.cpu2.commit.bw_lim_events               331048                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          21742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3160466                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            29025098                       # Number of instructions committed
system.cpu2.commit.committedOps              29032130                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    165586447                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.175329                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.989064                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    158199840     95.54%     95.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      2949771      1.78%     97.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       396183      0.24%     97.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       153382      0.09%     97.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       116925      0.07%     97.72% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       136774      0.08%     97.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      2087775      1.26%     99.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1214749      0.73%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       331048      0.20%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    165586447                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   8885071                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               24943                       # Number of function calls committed.
system.cpu2.commit.int_insts                 24494162                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8051657                       # Number of loads committed
system.cpu2.commit.membars                      11406                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        11406      0.04%      0.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        15824426     54.51%     54.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            258      0.00%     54.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       3930088     13.54%     68.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.08% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        443696      1.53%     69.61% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       121423      0.42%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       147904      0.51%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4274619     14.72%     85.77% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         36030      0.12%     85.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead      3782328     13.03%     98.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite       312176      1.08%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         29032130                       # Class of committed instruction
system.cpu2.commit.refs                       8405153                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   29025098                       # Number of Instructions Simulated
system.cpu2.committedOps                     29032130                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.775136                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.775136                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            157054411                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5589                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             4418391                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              33631688                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 1939528                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  4194068                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                178214                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                15336                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2720958                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5252246                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   526985                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    164894347                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 6697                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      37706801                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 367566                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.031334                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           1009046                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           5023084                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.224949                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         166087179                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.227147                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.651009                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               140268015     84.45%     84.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20124375     12.12%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  771680      0.46%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4416108      2.66%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  123806      0.07%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   10044      0.01%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  348273      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   23927      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     951      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           166087179                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9193697                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 8647364                       # number of floating regfile writes
system.cpu2.idleCycles                        1536712                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              176513                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4263573                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.329629                       # Inst execution rate
system.cpu2.iew.exec_refs                    33956620                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    358836                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               67441863                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              8954183                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             11808                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts            79218                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              379877                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           32140688                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             33597784                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           141996                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             55253680                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                529578                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             52959857                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                178214                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             54051619                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked      2561476                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            4336                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         4367                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       902526                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        26381                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          4367                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        39154                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        137359                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25284989                       # num instructions consuming a value
system.cpu2.iew.wb_count                     29795019                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.858230                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 21700346                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.177749                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      29824579                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                58556488                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16569516                       # number of integer regfile writes
system.cpu2.ipc                              0.173156                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.173156                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            13086      0.02%      0.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             16495675     29.78%     29.80% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 260      0.00%     29.80% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     29.80% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            3944464      7.12%     36.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     36.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             495260      0.89%     37.82% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            121564      0.22%     38.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     38.04% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             147456      0.27%     38.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            150521      0.27%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     38.57% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19966118     36.04%     74.62% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              38548      0.07%     74.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       13706799     24.74%     99.43% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite        315605      0.57%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              55395676                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses               21274326                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           40170974                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      8962695                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          10726421                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    7385186                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.133317                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 325039      4.40%      4.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      4.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      4.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    4      0.00%      4.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      4.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1363      0.02%      4.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      4.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      4.42% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv               675049      9.14%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                  88      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     13.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               4667436     63.20%     76.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   54      0.00%     76.76% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1716150     23.24%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              41493450                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         244208305                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     20832324                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24527192                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  32116553                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 55395676                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              24135                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3108558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           115562                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          2393                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      3221763                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    166087179                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.333534                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.109799                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          147242728     88.65%     88.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            5982394      3.60%     92.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2975188      1.79%     94.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2095441      1.26%     95.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            4093963      2.46%     97.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            2446207      1.47%     99.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             581183      0.35%     99.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             278002      0.17%     99.76% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             392073      0.24%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      166087179                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.330476                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           144796                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           91072                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             8954183                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             379877                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                9218347                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4790567                       # number of misc regfile writes
system.cpu2.numCycles                       167623891                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    10723512                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              126472992                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             24642266                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               7416437                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 2980867                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              26822331                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               182213                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             46479944                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              32768860                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           27877573                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  5378156                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 75839                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                178214                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             30845190                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3235307                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10282251                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        36197693                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        231760                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              6335                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 17524568                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          6313                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   197437816                       # The number of ROB reads
system.cpu2.rob.rob_writes                   64886287                       # The number of ROB writes
system.cpu2.timesIdled                          15951                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.421540                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                5008544                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             5037685                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           177422                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          5168213                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             13172                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          14894                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            1722                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5247545                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1424                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          5325                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           171661                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   4045752                       # Number of branches committed
system.cpu3.commit.bw_lim_events               329969                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          21909                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        3155365                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            29011440                       # Number of instructions committed
system.cpu3.commit.committedOps              29018511                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    165588103                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.175245                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.988715                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    158201336     95.54%     95.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      2951339      1.78%     97.32% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       396984      0.24%     97.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       154045      0.09%     97.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       116537      0.07%     97.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       136597      0.08%     97.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      2086888      1.26%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1214408      0.73%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       329969      0.20%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    165588103                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   8879949                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               25062                       # Number of function calls committed.
system.cpu3.commit.int_insts                 24483410                       # Number of committed integer instructions.
system.cpu3.commit.loads                      8047758                       # Number of loads committed
system.cpu3.commit.membars                      11435                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        11435      0.04%      0.04% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        15817749     54.51%     54.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            254      0.00%     54.55% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       3927715     13.54%     68.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        443312      1.53%     69.61% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       121431      0.42%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        147456      0.51%     70.54% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       147712      0.51%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        4272744     14.72%     85.77% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         36060      0.12%     85.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead      3780339     13.03%     98.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite       311984      1.08%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         29018511                       # Class of committed instruction
system.cpu3.commit.refs                       8401127                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   29011440                       # Number of Instructions Simulated
system.cpu3.committedOps                     29018511                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.777098                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.777098                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            157066046                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5793                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             4418333                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              33609808                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 1936418                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  4187565                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                177480                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                15717                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2720117                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5247545                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   522994                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    164912726                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 6949                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      37662749                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                 366482                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.031310                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            991659                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           5021716                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.224715                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         166087626                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.226882                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.650101                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               140284330     84.46%     84.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20114459     12.11%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  771735      0.46%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4414859      2.66%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  123896      0.07%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   10032      0.01%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  345142      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   22212      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     961      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           166087626                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9185755                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 8640734                       # number of floating regfile writes
system.cpu3.idleCycles                        1514294                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              175800                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 4261174                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.329279                       # Inst execution rate
system.cpu3.iew.exec_refs                    33903932                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    358228                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               67663731                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              8950650                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             11898                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts            76506                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              378798                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           32121441                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             33545704                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           141463                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             55187745                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                529232                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             52881352                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                177480                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             53973754                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked      2558202                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            4373                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           93                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         4372                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       902892                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        25429                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          4372                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        38043                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        137757                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 25281554                       # num instructions consuming a value
system.cpu3.iew.wb_count                     29777133                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.857882                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 21688600                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.177666                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      29806522                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58491645                       # number of integer regfile reads
system.cpu3.int_regfile_writes               16561203                       # number of integer regfile writes
system.cpu3.ipc                              0.173097                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.173097                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            13158      0.02%      0.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             16486593     29.80%     29.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 257      0.00%     29.82% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     29.82% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            3941292      7.12%     36.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     36.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             494257      0.89%     37.84% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            121543      0.22%     38.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     38.06% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             147456      0.27%     38.32% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            150147      0.27%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     38.60% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            19929636     36.02%     74.62% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              38389      0.07%     74.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       13691034     24.74%     99.43% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite        315126      0.57%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              55329208                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses               21253641                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           40128898                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      8955570                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          10709677                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    7377238                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.133334                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 325496      4.41%      4.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      4.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      4.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    2      0.00%      4.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      4.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1488      0.02%      4.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   1      0.00%      4.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      4.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv               677095      9.18%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                  91      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     13.61% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               4658938     63.15%     76.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   18      0.00%     76.76% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1714105     23.24%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              41439647                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         244109125                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     20821563                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24519066                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  32097254                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 55329208                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              24187                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        3102930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           114743                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          2278                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3218579                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    166087626                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.333133                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.109252                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          147268551     88.67%     88.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            5971206      3.60%     92.26% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2971008      1.79%     94.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2097456      1.26%     95.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            4086341      2.46%     97.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            2442608      1.47%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             580551      0.35%     99.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             277332      0.17%     99.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             392573      0.24%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      166087626                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.330123                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           144678                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           90285                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             8950650                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             378798                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                9210714                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4787626                       # number of misc regfile writes
system.cpu3.numCycles                       167601920                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    10745149                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              126605742                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             24630675                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7379992                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 2978613                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              26714993                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               181042                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             46445678                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              32746261                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           27858640                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  5369175                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 67060                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                177480                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             30736770                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3227965                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10263354                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        36182324                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        219846                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6422                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 17528048                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6392                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   197421454                       # The number of ROB reads
system.cpu3.rob.rob_writes                   64847591                       # The number of ROB writes
system.cpu3.timesIdled                          15707                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11058029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18692420                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4977696                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      3482342                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11033534                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7806729                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     23888530                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11289071                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10951036                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       235171                       # Transaction distribution
system.membus.trans_dist::WritebackClean           42                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7399725                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8892                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4696                       # Transaction distribution
system.membus.trans_dist::ReadExReq             92857                       # Transaction distribution
system.membus.trans_dist::ReadExResp            92077                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10951037                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     29735533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               29735533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    721812864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               721812864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            11421                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11057482                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11057482    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11057482                       # Request fanout histogram
system.membus.respLayer1.occupancy        56529288000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             63.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23695310522                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1796                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          899                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6041837.597330                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   9214442.845289                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          899    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     72803500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            899                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    83811496500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   5431612000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst       509504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          509504                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst       509504                       # number of overall hits
system.cpu2.icache.overall_hits::total         509504                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        17481                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17481                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        17481                       # number of overall misses
system.cpu2.icache.overall_misses::total        17481                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1263416000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1263416000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1263416000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1263416000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst       526985                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       526985                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst       526985                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       526985                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.033172                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.033172                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.033172                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.033172                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 72273.668554                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 72273.668554                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 72273.668554                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 72273.668554                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          238                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    23.800000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        16225                       # number of writebacks
system.cpu2.icache.writebacks::total            16225                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1256                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1256                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1256                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1256                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        16225                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        16225                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        16225                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        16225                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1172282000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1172282000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1172282000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1172282000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.030788                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.030788                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.030788                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.030788                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 72251.587057                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 72251.587057                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 72251.587057                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 72251.587057                       # average overall mshr miss latency
system.cpu2.icache.replacements                 16225                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst       509504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         509504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        17481                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17481                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1263416000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1263416000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       526985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       526985                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.033172                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.033172                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 72273.668554                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 72273.668554                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1256                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1256                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        16225                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        16225                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1172282000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1172282000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.030788                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.030788                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 72251.587057                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 72251.587057                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             550645                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16257                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            33.871255                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1070195                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1070195                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3014333                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3014333                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3014333                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3014333                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5608915                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5608915                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5608915                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5608915                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 488472524519                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 488472524519                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 488472524519                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 488472524519                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      8623248                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8623248                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      8623248                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8623248                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.650441                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.650441                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.650441                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.650441                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 87088.594589                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 87088.594589                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 87088.594589                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 87088.594589                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    136250089                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        11535                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          2589527                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            145                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.615821                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    79.551724                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2946914                       # number of writebacks
system.cpu2.dcache.writebacks::total          2946914                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2657323                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2657323                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2657323                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2657323                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      2951592                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2951592                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      2951592                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2951592                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 307153513189                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 307153513189                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 307153513189                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 307153513189                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.342283                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.342283                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.342283                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.342283                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 104063.675870                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 104063.675870                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 104063.675870                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 104063.675870                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2946913                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      2807151                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2807151                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      5471257                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      5471257                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 477664460000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 477664460000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      8278408                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8278408                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.660907                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.660907                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87304.336097                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87304.336097                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2541352                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2541352                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      2929905                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2929905                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 305456511500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 305456511500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.353921                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.353921                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 104254.749386                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 104254.749386                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       207182                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        207182                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       137658                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       137658                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10808064519                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10808064519                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       344840                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       344840                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.399194                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.399194                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 78513.886000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 78513.886000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       115971                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       115971                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        21687                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        21687                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   1697001689                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1697001689                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.062890                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.062890                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 78249.720524                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 78249.720524                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3282                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3282                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1000                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1000                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     29565500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     29565500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         4282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4282                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.233536                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.233536                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 29565.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 29565.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          410                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          410                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          590                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          590                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      5164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      5164000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.137786                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.137786                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  8752.542373                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8752.542373                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1471                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1471                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1527                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1527                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     14501000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     14501000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2998                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2998                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.509340                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.509340                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  9496.398166                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9496.398166                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1448                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1448                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     13295000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     13295000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.482989                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.482989                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  9181.629834                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  9181.629834                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      4034500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      4034500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      3792500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3792500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1129                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1129                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         4161                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         4161                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    129862000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    129862000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         5290                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         5290                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.786578                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.786578                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 31209.324682                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 31209.324682                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         4161                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         4161                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    125701000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    125701000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.786578                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.786578                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 30209.324682                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 30209.324682                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.590583                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5980172                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2954550                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             2.024055                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.590583                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.987206                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.987206                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20226159                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20226159                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1822                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          912                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5967767.543860                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   9162382.635541                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          912    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     72503500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            912                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    83800504500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   5442604000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst       505452                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          505452                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst       505452                       # number of overall hits
system.cpu3.icache.overall_hits::total         505452                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17542                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17542                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17542                       # number of overall misses
system.cpu3.icache.overall_misses::total        17542                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1261003500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1261003500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1261003500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1261003500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst       522994                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       522994                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst       522994                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       522994                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.033541                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.033541                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.033541                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.033541                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 71884.819291                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71884.819291                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 71884.819291                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71884.819291                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          568                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    40.571429                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16249                       # number of writebacks
system.cpu3.icache.writebacks::total            16249                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1293                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1293                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1293                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1293                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16249                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16249                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16249                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16249                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1166167500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1166167500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1166167500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1166167500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.031069                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.031069                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.031069                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.031069                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 71768.570374                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 71768.570374                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 71768.570374                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 71768.570374                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16249                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst       505452                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         505452                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17542                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17542                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1261003500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1261003500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       522994                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       522994                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.033541                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.033541                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 71884.819291                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71884.819291                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1293                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1293                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16249                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16249                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1166167500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1166167500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.031069                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.031069                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 71768.570374                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 71768.570374                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             536734                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16281                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            32.966894                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1062237                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1062237                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      3007284                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3007284                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      3007284                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3007284                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5611797                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5611797                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5611797                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5611797                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 488589345378                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 488589345378                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 488589345378                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 488589345378                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      8619081                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      8619081                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      8619081                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      8619081                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.651090                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.651090                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.651090                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.651090                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 87064.686299                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 87064.686299                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 87064.686299                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 87064.686299                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    136119271                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        10101                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          2586299                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            160                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.630910                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    63.131250                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      2945166                       # number of writebacks
system.cpu3.dcache.writebacks::total          2945166                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2661574                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2661574                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2661574                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2661574                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      2950223                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2950223                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      2950223                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2950223                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 306903346261                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 306903346261                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 306903346261                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 306903346261                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.342290                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.342290                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.342290                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.342290                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 104027.168882                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 104027.168882                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 104027.168882                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 104027.168882                       # average overall mshr miss latency
system.cpu3.dcache.replacements               2945165                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      2799667                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2799667                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      5474796                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      5474796                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 478146202500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 478146202500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      8274463                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8274463                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.661650                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.661650                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87335.893885                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87335.893885                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2546602                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2546602                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      2928194                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2928194                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 305235357500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 305235357500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.353883                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.353883                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 104240.141705                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104240.141705                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       207617                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        207617                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       137001                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       137001                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10443142878                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10443142878                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       344618                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       344618                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.397545                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.397545                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 76226.763878                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76226.763878                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       114972                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       114972                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        22029                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        22029                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   1667988761                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   1667988761                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.063923                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.063923                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 75717.861047                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 75717.861047                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3410                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3410                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          988                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          988                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     26140000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     26140000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.224648                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.224648                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26457.489879                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26457.489879                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          377                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          377                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          611                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          611                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      4974500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      4974500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.138927                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.138927                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  8141.571195                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8141.571195                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1520                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1520                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1562                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1562                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     14663000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     14663000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         3082                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3082                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.506814                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.506814                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9387.323944                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9387.323944                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1474                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1474                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     13461000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     13461000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.478261                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.478261                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  9132.293080                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9132.293080                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      4044500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      4044500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      3772500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3772500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1146                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1146                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         4179                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         4179                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    132937500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    132937500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         5325                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         5325                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.784789                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.784789                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 31810.839914                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 31810.839914                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         4179                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         4179                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    128758500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    128758500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.784789                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.784789                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 30810.839914                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 30810.839914                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.630275                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5971273                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2953030                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             2.022083                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.630275                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.988446                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.988446                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         20216776                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        20216776                       # Number of data accesses
system.cpu0.numPwrStateTransitions                744                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          372                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    2845459.677419                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4738435.696811                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          372    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     15781500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            372                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    88184597500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1058511000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       569892                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          569892                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       569892                       # number of overall hits
system.cpu0.icache.overall_hits::total         569892                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76452                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76452                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76452                       # number of overall misses
system.cpu0.icache.overall_misses::total        76452                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6036496497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6036496497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6036496497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6036496497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       646344                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       646344                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       646344                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       646344                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.118284                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.118284                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.118284                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.118284                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 78957.993211                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 78957.993211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 78957.993211                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 78957.993211                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2524                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    63.100000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        72225                       # number of writebacks
system.cpu0.icache.writebacks::total            72225                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4226                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4226                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4226                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4226                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        72226                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        72226                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        72226                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        72226                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5709193497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5709193497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5709193497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5709193497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111745                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111745                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111745                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111745                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 79046.236771                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 79046.236771                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 79046.236771                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 79046.236771                       # average overall mshr miss latency
system.cpu0.icache.replacements                 72225                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       569892                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         569892                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76452                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76452                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6036496497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6036496497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       646344                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       646344                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.118284                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.118284                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 78957.993211                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 78957.993211                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4226                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4226                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        72226                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        72226                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5709193497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5709193497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111745                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111745                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 79046.236771                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 79046.236771                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999992                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             647632                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72258                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.962772                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999992                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1364914                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1364914                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3249023                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3249023                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3249023                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3249023                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5685341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5685341                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5685341                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5685341                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 495022519395                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 495022519395                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 495022519395                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 495022519395                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      8934364                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      8934364                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      8934364                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      8934364                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.636345                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.636345                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.636345                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.636345                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87069.978634                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87069.978634                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87069.978634                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87069.978634                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    135963264                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        10132                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2582232                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            132                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.653388                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.757576                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2968530                       # number of writebacks
system.cpu0.dcache.writebacks::total          2968530                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2714276                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2714276                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2714276                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2714276                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      2971065                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2971065                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      2971065                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2971065                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 308478447946                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 308478447946                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 308478447946                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 308478447946                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.332544                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.332544                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.332544                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.332544                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 103827.566191                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103827.566191                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 103827.566191                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103827.566191                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2968530                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2935751                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2935751                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5504283                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5504283                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 481090834500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 481090834500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      8440034                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8440034                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.652164                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.652164                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87402.997720                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87402.997720                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2570768                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2570768                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      2933515                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2933515                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 305543304000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 305543304000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.347571                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.347571                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 104156.039427                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 104156.039427                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       313272                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        313272                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       181058                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       181058                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  13931684895                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  13931684895                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       494330                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       494330                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.366269                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.366269                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76945.978057                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76945.978057                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       143508                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       143508                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        37550                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        37550                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2935143946                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2935143946                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.075961                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.075961                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 78166.283515                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 78166.283515                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4119                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4119                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          808                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          808                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     32973500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     32973500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.163994                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.163994                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40808.787129                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40808.787129                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          690                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          690                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          118                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          118                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1211500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1211500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.023950                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.023950                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10266.949153                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10266.949153                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3249                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3249                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6076000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6076000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4400                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4400                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.261591                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.261591                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5278.887924                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5278.887924                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1118                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1118                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      4986000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4986000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.254091                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.254091                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4459.749553                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4459.749553                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       154000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       154000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       126000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       126000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2080                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2080                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3573                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3573                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    135996500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    135996500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5653                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5653                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.632054                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.632054                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 38062.272600                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 38062.272600                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3573                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3573                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    132423500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    132423500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.632054                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.632054                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 37062.272600                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 37062.272600                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.932988                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6236359                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2972500                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.098018                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.932988                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997906                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997906                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         20871157                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        20871157                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4405                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               93549                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3530                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               90584                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3578                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               90526                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                3672                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               90371                       # number of demand (read+write) hits
system.l2.demand_hits::total                   380215                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4405                       # number of overall hits
system.l2.overall_hits::.cpu0.data              93549                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3530                       # number of overall hits
system.l2.overall_hits::.cpu1.data              90584                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3578                       # number of overall hits
system.l2.overall_hits::.cpu2.data              90526                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               3672                       # number of overall hits
system.l2.overall_hits::.cpu3.data              90371                       # number of overall hits
system.l2.overall_hits::total                  380215                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             67822                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2872390                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12428                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2853105                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             12647                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           2857234                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             12577                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           2855017                       # number of demand (read+write) misses
system.l2.demand_misses::total               11543220                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            67822                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2872390                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12428                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2853105                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            12647                       # number of overall misses
system.l2.overall_misses::.cpu2.data          2857234                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            12577                       # number of overall misses
system.l2.overall_misses::.cpu3.data          2855017                       # number of overall misses
system.l2.overall_misses::total              11543220                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5542235000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 301406613499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1075528000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 299838798000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1102882500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 300154717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1095595000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 299910626999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1210126995998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5542235000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 301406613499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1075528000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 299838798000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1102882500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 300154717000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1095595000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 299910626999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1210126995998                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           72227                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2965939                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15958                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2943689                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           16225                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2947760                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16249                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         2945388                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11923435                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          72227                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2965939                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15958                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2943689                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          16225                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2947760                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16249                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        2945388                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11923435                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.939012                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.968459                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.778794                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.969228                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.779476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.969290                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.774017                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.969318                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.968112                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.939012                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.968459                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.778794                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.969228                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.779476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.969290                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.774017                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.969318                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.968112                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81717.363098                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104932.343275                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86540.714516                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105092.100711                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87205.068396                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 105050.799829                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87110.996263                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 105046.879580                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104834.439264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81717.363098                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104932.343275                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86540.714516                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105092.100711                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87205.068396                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 105050.799829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87110.996263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 105046.879580                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104834.439264                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              235170                       # number of writebacks
system.l2.writebacks::total                    235170                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            355                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         122033                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2016                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         123131                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1977                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         124577                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           1887                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         124102                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              500078                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           355                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        122033                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2016                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        123131                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1977                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        124577                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          1887                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        124102                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             500078                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        67467                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2750357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2729974                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        10670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      2732657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        10690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      2730915                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          11043142                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        67467                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2750357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2729974                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        10670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      2732657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        10690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      2730915                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11043142                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4848051529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 266620981510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    832378503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 265165529008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    860452004                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 265343392511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    860268504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 265174128510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1069705182079                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4848051529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 266620981510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    832378503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 265165529008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    860452004                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 265343392511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    860268504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 265174128510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1069705182079                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.934097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.927314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.652463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.927399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.657627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.927028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.657887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.927183                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.926171                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.934097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.927314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.652463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.927399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.657627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.927028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.657887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.927183                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.926171                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71858.116249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96940.499546                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79944.151268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97131.155464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 80642.174695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 97100.877465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 80474.135080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 97100.835621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96866.017124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71858.116249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96940.499546                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79944.151268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97131.155464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 80642.174695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 97100.877465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 80474.135080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 97100.835621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96866.017124                       # average overall mshr miss latency
system.l2.replacements                       18919981                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       255797                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           255797                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       255798                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       255798                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      7626131                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7626131                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           42                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             42                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      7626173                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7626173                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           42                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           42                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_misses::.cpu0.data           538                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           449                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           498                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           435                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1920                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       839000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       864000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       591000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       767500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3061500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          538                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          449                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          498                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          435                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1920                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1559.479554                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1924.276169                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1186.746988                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1764.367816                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1594.531250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              37                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          529                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          441                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          488                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          425                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1883                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     10817500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      8965500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      9961000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      8787000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     38531000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.983271                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.982183                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.979920                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.977011                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.980729                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20448.960302                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20329.931973                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20411.885246                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20675.294118                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20462.559745                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data           52                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          325                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          321                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          321                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1019                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       399500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       739000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       724500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       925500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2788500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          325                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          321                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          321                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1019                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  7682.692308                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2273.846154                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2257.009346                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2883.177570                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2736.506379                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            35                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          316                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          311                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          310                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          984                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1210500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      6730500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      6666000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      6708500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     21315500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.903846                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.972308                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.968847                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.965732                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.965653                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 25755.319149                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21299.050633                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21434.083601                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21640.322581                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21662.093496                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             3458                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2788                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2685                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2732                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11663                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33362                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19645                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19572                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               92085                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2899473500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1726767500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   1697319000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   1671129500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7994689500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        36820                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        22433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        22257                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        22238                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            103748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.906084                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.875719                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.879364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.877147                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.887583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86909.462862                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87898.574701                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 86721.796444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 85672.587922                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86818.586089                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        33360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19645                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19572                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19506                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          92083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2565829500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1530317500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   1501598501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   1476069500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7073815001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.906029                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.875719                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.879364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.877147                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.887564                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76913.354317                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77898.574701                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 76721.770948                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 75672.587922                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76819.988500                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4405                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3530                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3578                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          3672                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15185                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        67822                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12428                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        12647                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        12577                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           105474                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5542235000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1075528000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1102882500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1095595000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8816240500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        72227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15958                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        16225                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16249                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         120659                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.939012                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.778794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.779476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.774017                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.874149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81717.363098                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86540.714516                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87205.068396                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87110.996263                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83586.860269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          355                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2016                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1977                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         1887                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          6235                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        67467                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        10670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        10690                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        99239                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4848051529                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    832378503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    860452004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    860268504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7401150540                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.934097                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.652463                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.657627                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.657887                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.822475                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71858.116249                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79944.151268                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 80642.174695                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 80474.135080                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74579.051986                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        90091                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        87796                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        87841                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        87639                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            353367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2839028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      2833460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      2837662                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      2835511                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11345661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 298507139999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 298112030500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 298457398000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 298239497499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1193316065998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      2929119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2921256                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      2925503                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      2923150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11699028                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.969243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.969946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.969974                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.970019                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.969795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105144.133837                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105211.307200                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 105177.219133                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 105180.158885                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105178.188031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       122031                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       123131                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       124577                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       124102                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       493841                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2716997                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      2710329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      2713085                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      2711409                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     10851820                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 264055152010                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 263635211508                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 263841794010                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 263698059010                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1055230216538                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.927582                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.927796                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.927391                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.927564                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.927583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97186.398075                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97270.557009                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 97247.890873                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 97254.991412                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97239.929942                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                    19339899                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18920045                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.022191                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.981093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        8.058103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.737393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011729                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.728685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.011852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.729536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        4.012254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        4.729356                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.390330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.125908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.277147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.027011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.042649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.062691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.073896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 177386757                       # Number of tag accesses
system.l2.tags.data_accesses                177386757                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4317824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     176021952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        666368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     174718016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        682880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     174889664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        684160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     174778368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          706759232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4317824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       666368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       682880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       684160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6351232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     15050944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15050944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          67466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2750343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2729969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          10670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        2732651                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          10690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        2730912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11043113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       235171                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             235171                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         48382716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1972387056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7466885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1957776000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          7651907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       1959699376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          7666250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       1958452265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7919482455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     48382716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7466885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      7651907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      7666250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         71167759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      168651051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            168651051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      168651051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        48382716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1972387056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7466885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1957776000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         7651907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      1959699376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         7666250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      1958452265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8088133506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    117218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     67467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2715848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2698279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     10670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   2700447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     10690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   2699496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000536831750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7311                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7311                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            16082048                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110492                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11043114                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     235213                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11043114                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   235213                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 129805                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                117995                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             58207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             83947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             81268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             67080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            113241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            107042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3481788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           4840383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1378995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             59697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           117264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           133189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           132697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           134633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            64540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            59338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5339                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             18995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 403159654250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                54566545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            607784198000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36942.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55692.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9695788                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  106071                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11043114                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               235213                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  100956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  143477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  353715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  820967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1409019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1898001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1590827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1151108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1028583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  958078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 796679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 470169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 119925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  48931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  16679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   6185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1228667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    574.568595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   343.004346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   428.660529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       324136     26.38%     26.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       131867     10.73%     37.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        71506      5.82%     42.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        53302      4.34%     47.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        41970      3.42%     50.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        33679      2.74%     53.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27141      2.21%     55.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24331      1.98%     57.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       520735     42.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1228667                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1492.727807                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    300.764258                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1776.749606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4264     58.32%     58.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           46      0.63%     58.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           15      0.21%     59.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           13      0.18%     59.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            9      0.12%     59.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            8      0.11%     59.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           21      0.29%     59.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           27      0.37%     60.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           72      0.98%     61.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559          109      1.49%     62.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815          185      2.53%     65.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071          283      3.87%     69.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327          367      5.02%     74.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583          430      5.88%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839          391      5.35%     85.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095          347      4.75%     90.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351          298      4.08%     94.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607          230      3.15%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863          112      1.53%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119           43      0.59%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375           28      0.38%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631           10      0.14%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            3      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7311                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7311                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.033101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.030930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.277272                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7191     98.36%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      0.51%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               47      0.64%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      0.45%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7311                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              698451776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8307520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7501952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               706759296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15053632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7826.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        84.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7919.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        61.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    61.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   89243174500                       # Total gap between requests
system.mem_ctrls.avgGap                       7912.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4317888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    173814272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       666368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    172689856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       682880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    172828608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       684160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    172767744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7501952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 48383433.439008906484                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1947649235.010678768158                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7466884.683874497190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1935049763.534402132034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 7651907.373889828101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 1936604527.844298362732                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 7666250.218077062629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 1935922525.603195428848                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 84061975.496965125203                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        67467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2750343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10412                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2729969                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        10670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      2732651                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        10690                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      2730912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       235213                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2055025250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 151590844250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    395537250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 150960311750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    412642000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 151029341000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    411503000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 150928993500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2230374130500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30459.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55117.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37988.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55297.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     38673.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     55268.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     38494.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     55266.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9482359.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3297873180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1752857370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14853720420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          114370200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7044389040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      40123371600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        481251360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        67667833170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        758.241553                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    844040750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2979860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  85419207750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5474809200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2909933895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         63067298700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          497507760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7044389040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      40497417570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        166265280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       119657621445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1340.805172                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     58071500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2979860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  86205177000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1782                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          892                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6156538.116592                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9250893.586571                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          892    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     72967500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            892                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    83751476500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5491632000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       508037                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          508037                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       508037                       # number of overall hits
system.cpu1.icache.overall_hits::total         508037                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17202                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17202                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17202                       # number of overall misses
system.cpu1.icache.overall_misses::total        17202                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1233131500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1233131500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1233131500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1233131500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       525239                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       525239                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       525239                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       525239                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.032751                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.032751                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.032751                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.032751                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71685.356354                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71685.356354                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71685.356354                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71685.356354                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          413                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   103.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15958                       # number of writebacks
system.cpu1.icache.writebacks::total            15958                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1244                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1244                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1244                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1244                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15958                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15958                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15958                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15958                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1143984500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1143984500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1143984500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1143984500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.030382                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.030382                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.030382                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.030382                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71687.210177                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71687.210177                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71687.210177                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71687.210177                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15958                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       508037                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         508037                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17202                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17202                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1233131500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1233131500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       525239                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       525239                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.032751                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.032751                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71685.356354                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71685.356354                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1244                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1244                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15958                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15958                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1143984500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1143984500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.030382                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.030382                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71687.210177                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71687.210177                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             539755                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15990                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            33.755785                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1066436                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1066436                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      3010027                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3010027                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      3010027                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3010027                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5597374                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5597374                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5597374                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5597374                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 488304300015                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 488304300015                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 488304300015                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 488304300015                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8607401                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8607401                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8607401                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8607401                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.650298                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.650298                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.650298                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.650298                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 87238.104871                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87238.104871                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 87238.104871                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87238.104871                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    136067173                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        12139                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2584425                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            166                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.648915                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    73.126506                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2942686                       # number of writebacks
system.cpu1.dcache.writebacks::total          2942686                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2649963                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2649963                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2649963                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2649963                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2947411                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2947411                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2947411                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2947411                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 306831848745                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 306831848745                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 306831848745                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 306831848745                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.342428                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.342428                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.342428                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.342428                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104102.159063                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104102.159063                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104102.159063                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104102.159063                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2942686                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      2802961                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2802961                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5459701                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5459701                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 477278266000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 477278266000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      8262662                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8262662                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.660768                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.660768                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87418.389029                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87418.389029                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2534045                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2534045                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2925656                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2925656                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 305107473500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 305107473500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.354082                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.354082                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104286.858571                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104286.858571                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       207066                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        207066                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       137673                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       137673                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  11026034015                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  11026034015                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       344739                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       344739                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.399354                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.399354                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 80088.572305                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80088.572305                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       115918                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       115918                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        21755                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        21755                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   1724375245                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1724375245                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063106                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063106                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 79263.398989                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79263.398989                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3241                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3241                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1000                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1000                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     32058000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     32058000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4241                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.235793                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.235793                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        32058                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        32058                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          409                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          409                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          591                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          591                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      5224000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      5224000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.139354                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.139354                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8839.255499                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8839.255499                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1467                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1467                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1535                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1535                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     14560500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14560500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         3002                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3002                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.511326                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.511326                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9485.667752                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9485.667752                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1448                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1448                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13354500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13354500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.482345                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.482345                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9222.720994                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9222.720994                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      4343500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4343500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      4101500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4101500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1087                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1087                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         4187                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         4187                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    132354000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    132354000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         5274                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         5274                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.793895                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.793895                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 31610.699785                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 31610.699785                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         4187                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         4187                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    128167000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    128167000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.793895                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.793895                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 30610.699785                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 30610.699785                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.618352                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5970946                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2950370                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.023796                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.618352                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.988073                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988073                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         20190175                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        20190175                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  89243108500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11839775                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           12                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       490968                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     11668153                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        18684837                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8876                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4704                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          13580                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          784                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          784                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           110424                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          110424                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        120659                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11719129                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       216678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8910945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8840830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        48675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8853315                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8847836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              35814900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9244864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    379806016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2042624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    376727936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2076800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    377259136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2079872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    376995392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1526232640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        18958209                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16814784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         30884585                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.670485                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.795180                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15509874     50.22%     50.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10973472     35.53%     85.75% # Request fanout histogram
system.tol2bus.snoop_fanout::2                3557489     11.52%     97.27% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 755798      2.45%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  87952      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           30884585                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        23868267397                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        4497070111                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25336608                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        4494606217                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25327734                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4522706995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108541049                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4490051134                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          24957076                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
