#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x560d7a597120 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -12;
v0x560d7a5b8550_0 .var "ld_tx_data", 0 0;
v0x560d7a5b8610_0 .var "reset", 0 0;
v0x560d7a5b86e0_0 .var "tx_data", 7 0;
v0x560d7a5b87e0_0 .net "tx_empty", 0 0, v0x560d7a5b7e50_0;  1 drivers
v0x560d7a5b88b0_0 .var "tx_enable", 0 0;
v0x560d7a5b8950_0 .net "tx_out", 0 0, v0x560d7a5b7fd0_0;  1 drivers
v0x560d7a5b8a20_0 .var "txclk", 0 0;
S_0x560d7a5972a0 .scope task, "tx" "tx" 2 41, 2 41 0, S_0x560d7a597120;
 .timescale -9 -12;
E_0x560d7a588460 .event posedge, v0x560d7a5b8230_0;
TD_testbench.tx ;
    %wait E_0x560d7a588460;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d7a5b8550_0, 0, 1;
    %wait E_0x560d7a588460;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d7a5b88b0_0, 0, 1;
    %end;
S_0x560d7a597470 .scope module, "uut" "uart" 2 22, 3 7 0, S_0x560d7a597120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "txclk"
    .port_info 2 /INPUT 1 "ld_tx_data"
    .port_info 3 /INPUT 8 "tx_data"
    .port_info 4 /INPUT 1 "tx_enable"
    .port_info 5 /OUTPUT 1 "tx_out"
    .port_info 6 /OUTPUT 1 "tx_empty"
    .port_info 7 /INPUT 1 "rxclk"
    .port_info 8 /INPUT 1 "uld_rx_data"
    .port_info 9 /OUTPUT 8 "rx_data"
    .port_info 10 /INPUT 1 "rx_enable"
    .port_info 11 /INPUT 1 "rx_in"
    .port_info 12 /OUTPUT 1 "rx_empty"
v0x560d7a58e970_0 .net "ld_tx_data", 0 0, v0x560d7a5b8550_0;  1 drivers
v0x560d7a5b7160_0 .net "reset", 0 0, v0x560d7a5b8610_0;  1 drivers
v0x560d7a5b7220_0 .var "rx_busy", 0 0;
v0x560d7a5b72c0_0 .var "rx_cnt", 3 0;
v0x560d7a5b73a0_0 .var "rx_d1", 0 0;
v0x560d7a5b74b0_0 .var "rx_d2", 0 0;
v0x560d7a5b7570_0 .var "rx_data", 7 0;
v0x560d7a5b7650_0 .var "rx_empty", 0 0;
o0x7f62272d8198 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d7a5b7710_0 .net "rx_enable", 0 0, o0x7f62272d8198;  0 drivers
v0x560d7a5b77d0_0 .var "rx_frame_err", 0 0;
o0x7f62272d81f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d7a5b7890_0 .net "rx_in", 0 0, o0x7f62272d81f8;  0 drivers
v0x560d7a5b7950_0 .var "rx_over_run", 0 0;
v0x560d7a5b7a10_0 .var "rx_reg", 7 0;
v0x560d7a5b7af0_0 .var "rx_sample_cnt", 3 0;
o0x7f62272d82b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d7a5b7bd0_0 .net "rxclk", 0 0, o0x7f62272d82b8;  0 drivers
v0x560d7a5b7c90_0 .var "tx_cnt", 3 0;
v0x560d7a5b7d70_0 .net "tx_data", 7 0, v0x560d7a5b86e0_0;  1 drivers
v0x560d7a5b7e50_0 .var "tx_empty", 0 0;
v0x560d7a5b7f10_0 .net "tx_enable", 0 0, v0x560d7a5b88b0_0;  1 drivers
v0x560d7a5b7fd0_0 .var "tx_out", 0 0;
v0x560d7a5b8090_0 .var "tx_over_run", 0 0;
v0x560d7a5b8150_0 .var "tx_reg", 7 0;
v0x560d7a5b8230_0 .net "txclk", 0 0, v0x560d7a5b8a20_0;  1 drivers
o0x7f62272d8468 .functor BUFZ 1, C4<z>; HiZ drive
v0x560d7a5b82f0_0 .net "uld_rx_data", 0 0, o0x7f62272d8468;  0 drivers
E_0x560d7a5881e0 .event posedge, v0x560d7a5b7160_0, v0x560d7a5b8230_0;
E_0x560d7a5882f0 .event posedge, v0x560d7a5b7160_0, v0x560d7a5b7bd0_0;
    .scope S_0x560d7a597470;
T_1 ;
    %wait E_0x560d7a5882f0;
    %load/vec4 v0x560d7a5b7160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560d7a5b7a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560d7a5b7570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560d7a5b7af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560d7a5b72c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d7a5b77d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d7a5b7950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d7a5b7650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d7a5b73a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d7a5b74b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d7a5b7220_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x560d7a5b7890_0;
    %assign/vec4 v0x560d7a5b73a0_0, 0;
    %load/vec4 v0x560d7a5b73a0_0;
    %assign/vec4 v0x560d7a5b74b0_0, 0;
    %load/vec4 v0x560d7a5b82f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x560d7a5b7a10_0;
    %assign/vec4 v0x560d7a5b7570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d7a5b7650_0, 0;
T_1.2 ;
    %load/vec4 v0x560d7a5b7710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x560d7a5b7220_0;
    %nor/r;
    %load/vec4 v0x560d7a5b74b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d7a5b7220_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x560d7a5b7af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560d7a5b72c0_0, 0;
T_1.6 ;
    %load/vec4 v0x560d7a5b7220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x560d7a5b7af0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x560d7a5b7af0_0, 0;
    %load/vec4 v0x560d7a5b7af0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x560d7a5b74b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x560d7a5b72c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d7a5b7220_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x560d7a5b72c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x560d7a5b72c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x560d7a5b72c0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x560d7a5b72c0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v0x560d7a5b74b0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x560d7a5b72c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v0x560d7a5b7a10_0, 4, 5;
T_1.14 ;
    %load/vec4 v0x560d7a5b72c0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d7a5b7220_0, 0;
    %load/vec4 v0x560d7a5b74b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d7a5b77d0_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d7a5b7650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d7a5b77d0_0, 0;
    %load/vec4 v0x560d7a5b7650_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.20, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.21, 8;
T_1.20 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.21, 8;
 ; End of false expr.
    %blend;
T_1.21;
    %pad/s 1;
    %assign/vec4 v0x560d7a5b7950_0, 0;
T_1.19 ;
T_1.16 ;
T_1.13 ;
T_1.10 ;
T_1.8 ;
T_1.4 ;
    %load/vec4 v0x560d7a5b7710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d7a5b7220_0, 0;
T_1.22 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x560d7a597470;
T_2 ;
    %wait E_0x560d7a5881e0;
    %load/vec4 v0x560d7a5b7160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560d7a5b8150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d7a5b7e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d7a5b8090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d7a5b7fd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560d7a5b7c90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x560d7a58e970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x560d7a5b7e50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d7a5b8090_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x560d7a5b7d70_0;
    %assign/vec4 v0x560d7a5b8150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d7a5b7e50_0, 0;
T_2.5 ;
T_2.2 ;
    %load/vec4 v0x560d7a5b7f10_0;
    %load/vec4 v0x560d7a5b7e50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x560d7a5b7c90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x560d7a5b7c90_0, 0;
    %load/vec4 v0x560d7a5b7c90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560d7a5b7fd0_0, 0;
T_2.8 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x560d7a5b7c90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x560d7a5b7c90_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x560d7a5b8150_0;
    %load/vec4 v0x560d7a5b7c90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x560d7a5b7fd0_0, 0;
T_2.10 ;
    %load/vec4 v0x560d7a5b7c90_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d7a5b7fd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560d7a5b7c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560d7a5b7e50_0, 0;
T_2.12 ;
T_2.6 ;
    %load/vec4 v0x560d7a5b7f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x560d7a5b7c90_0, 0;
T_2.14 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560d7a597120;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d7a5b8a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d7a5b8610_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560d7a5b8610_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560d7a5b8610_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x560d7a5b86e0_0, 0, 8;
    %fork TD_testbench.tx, S_0x560d7a5972a0;
    %join;
    %delay 200000, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x560d7a597120;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v0x560d7a5b8a20_0;
    %inv;
    %store/vec4 v0x560d7a5b8a20_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560d7a597120;
T_5 ;
    %vpi_call 2 91 "$display", "-I- VCD dump started..." {0 0 0};
    %vpi_call 2 92 "$dumpfile", "uart_tb.vcd" {0 0 0};
    %vpi_call 2 93 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560d7a597120 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "uart_tb.v";
    "uart.v";
