

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Aug  4 16:01:30 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp3_u2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.781|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10181|  10181|  10181|  10181|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                                  |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  10179|  10179|        45|          5|          1|  2028|    yes   |
        +----------------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    769|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     20|    1486|   3131|    -|
|Memory           |        4|      -|      32|      3|    -|
|Multiplexer      |        -|      -|       -|    659|    -|
|Register         |        0|      -|    2787|    672|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     21|    4305|   5234|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      9|       4|      9|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U1  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32ncud_U2  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32ncud_U3  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fadd_32ns_32ncud_U4  |cnn_fadd_32ns_32ncud  |        0|      2|  227|  403|    0|
    |cnn_fcmp_32ns_32neOg_U9  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U5  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ndEe_U6  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ndEe_U7  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    |cnn_fmul_32ns_32ndEe_U8  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     20| 1486| 3131|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_6nfYi_U10  |cnn_mac_muladd_6nfYi  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_1_bias_U     |conv_1_conv_1_bias    |        0|  32|   3|    0|     6|   32|     1|          192|
    |conv_1_weights_U  |conv_1_conv_1_weibkb  |        4|   0|   0|    0|    54|   32|     1|         1728|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        4|  32|   3|    0|    60|   64|     2|         1920|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_915_p2        |     +    |      0|  0|  15|           1|           7|
    |add_ln14_fu_1094_p2       |     +    |      0|  0|  12|           2|           3|
    |add_ln23_10_fu_963_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_11_fu_727_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln23_12_fu_855_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_13_fu_968_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_14_fu_977_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln23_15_fu_750_p2     |     +    |      0|  0|  13|           3|           4|
    |add_ln23_16_fu_868_p2     |     +    |      0|  0|  15|           4|           5|
    |add_ln23_17_fu_879_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln23_18_fu_993_p2     |     +    |      0|  0|  15|           5|           6|
    |add_ln23_19_fu_1034_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln23_1_fu_551_p2      |     +    |      0|  0|  15|           5|           2|
    |add_ln23_20_fu_1044_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln23_21_fu_776_p2     |     +    |      0|  0|  13|           3|           4|
    |add_ln23_22_fu_893_p2     |     +    |      0|  0|  15|           4|           5|
    |add_ln23_23_fu_904_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln23_24_fu_1015_p2    |     +    |      0|  0|  15|           5|           6|
    |add_ln23_25_fu_1054_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln23_26_fu_1064_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln23_3_fu_655_p2      |     +    |      0|  0|  15|           1|           5|
    |add_ln23_4_fu_687_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln23_5_fu_842_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln23_6_fu_949_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln23_7_fu_698_p2      |     +    |      0|  0|  15|           2|           5|
    |add_ln23_8_fu_716_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln23_9_fu_954_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln23_fu_787_p2        |     +    |      0|  0|  15|           2|           5|
    |add_ln30_2_fu_1138_p2     |     +    |      0|  0|  17|          13|          13|
    |add_ln30_3_fu_1203_p2     |     +    |      0|  0|  17|          13|          13|
    |add_ln30_fu_836_p2        |     +    |      0|  0|  15|           5|           5|
    |add_ln8_fu_563_p2         |     +    |      0|  0|  13|          11|           1|
    |c_fu_545_p2               |     +    |      0|  0|  15|           5|           1|
    |r_fu_539_p2               |     +    |      0|  0|  15|           5|           1|
    |sub_ln23_1_fu_823_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln23_2_fu_943_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln23_fu_615_p2        |     -    |      0|  0|  13|          11|          11|
    |sub_ln30_fu_1129_p2       |     -    |      0|  0|  17|          13|          13|
    |and_ln29_3_fu_1248_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_1185_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln30_fu_649_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_569_p2       |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln14_fu_643_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln29_7_fu_1173_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_8_fu_1230_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_9_fu_1236_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_fu_1167_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_557_p2        |   icmp   |      0|  0|  13|          11|           6|
    |or_ln14_fu_761_p2         |    or    |      0|  0|   3|           3|           1|
    |or_ln29_3_fu_1242_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_1179_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln30_fu_661_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln11_fu_1099_p3    |  select  |      0|  0|   7|           1|           1|
    |select_ln29_1_fu_1254_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_fu_1191_p3    |  select  |      0|  0|  32|           1|          32|
    |select_ln30_1_fu_583_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_2_fu_793_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_3_fu_829_p3   |  select  |      0|  0|   2|           1|           2|
    |select_ln30_4_fu_621_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln30_5_fu_629_p3   |  select  |      0|  0|   5|           1|           2|
    |select_ln30_6_fu_667_p3   |  select  |      0|  0|   3|           1|           1|
    |select_ln30_7_fu_675_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_8_fu_704_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_9_fu_733_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln30_fu_575_p3     |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln30_fu_637_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 769|         377|         405|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter8                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_433_p4               |   9|          2|    5|         10|
    |ap_phi_mux_f_0_0_phi_fu_444_p4             |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten30_phi_fu_398_p4  |   9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten_phi_fu_421_p4    |   9|          2|    7|         14|
    |ap_phi_mux_r_0_phi_fu_409_p4               |   9|          2|    5|         10|
    |c_0_reg_429                                |   9|          2|    5|         10|
    |conv_1_bias_address0                       |  15|          3|    3|          9|
    |conv_1_weights_address0                    |  33|          6|    6|         36|
    |conv_1_weights_address1                    |  33|          6|    6|         36|
    |conv_1_weights_address2                    |  27|          5|    6|         30|
    |conv_1_weights_address3                    |  27|          5|    6|         30|
    |conv_out_address0                          |  15|          3|   12|         36|
    |conv_out_d0                                |  15|          3|   32|         96|
    |f_0_0_reg_440                              |   9|          2|    3|          6|
    |grp_fu_451_p0                              |  33|          6|   32|        192|
    |grp_fu_451_p1                              |  33|          6|   32|        192|
    |grp_fu_456_p0                              |  33|          6|   32|        192|
    |grp_fu_456_p1                              |  33|          6|   32|        192|
    |grp_fu_461_p0                              |  33|          6|   32|        192|
    |grp_fu_461_p1                              |  33|          6|   32|        192|
    |grp_fu_465_p0                              |  33|          6|   32|        192|
    |grp_fu_465_p1                              |  33|          6|   32|        192|
    |grp_fu_475_p1                              |  15|          3|   32|         96|
    |grp_fu_494_p0                              |  15|          3|   32|         96|
    |indvar_flatten30_reg_394                   |   9|          2|   11|         22|
    |indvar_flatten_reg_417                     |   9|          2|    7|         14|
    |input_r_address0                           |  33|          6|   10|         60|
    |input_r_address1                           |  27|          5|   10|         50|
    |r_0_reg_405                                |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 659|        126|  475|       2245|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln11_reg_1434            |   7|   0|    7|          0|
    |add_ln14_reg_1601            |   3|   0|    3|          0|
    |add_ln23_10_reg_1449         |  11|   0|   11|          0|
    |add_ln23_14_reg_1459         |  11|   0|   11|          0|
    |add_ln23_6_reg_1439          |  11|   0|   11|          0|
    |add_ln30_3_reg_1753          |  12|   0|   13|          1|
    |add_ln30_reg_1392            |   5|   0|    5|          0|
    |add_ln8_reg_1281             |  11|   0|   11|          0|
    |ap_CS_fsm                    |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |c_0_reg_429                  |   5|   0|    5|          0|
    |conv_1_bias_load_1_reg_1736  |  32|   0|   32|          0|
    |conv_1_bias_load_reg_1726    |  32|   0|   32|          0|
    |f_0_0_reg_440                |   3|   0|    3|          0|
    |icmp_ln11_reg_1286           |   1|   0|    1|          0|
    |icmp_ln8_reg_1277            |   1|   0|    1|          0|
    |indvar_flatten30_reg_394     |  11|   0|   11|          0|
    |indvar_flatten_reg_417       |   7|   0|    7|          0|
    |or_ln14_reg_1362             |   2|   0|    3|          1|
    |r_0_reg_405                  |   5|   0|    5|          0|
    |r_reg_1272                   |   5|   0|    5|          0|
    |reg_533                      |  32|   0|   32|          0|
    |select_ln11_reg_1606         |   7|   0|    7|          0|
    |select_ln30_1_reg_1293       |   5|   0|    5|          0|
    |select_ln30_6_reg_1304       |   3|   0|    3|          0|
    |select_ln30_7_reg_1314       |   5|   0|    5|          0|
    |select_ln30_9_reg_1342       |   5|   0|    5|          0|
    |sub_ln23_1_reg_1386          |   9|   0|   11|          2|
    |sub_ln23_reg_1299            |   9|   0|   11|          2|
    |tmp_0_0_1_reg_1485           |  32|   0|   32|          0|
    |tmp_0_0_2_reg_1536           |  32|   0|   32|          0|
    |tmp_0_1_1_reg_1576           |  32|   0|   32|          0|
    |tmp_0_1_2_reg_1581           |  32|   0|   32|          0|
    |tmp_0_1_reg_1541             |  32|   0|   32|          0|
    |tmp_0_2_1_reg_1616           |  32|   0|   32|          0|
    |tmp_0_2_2_reg_1636           |  32|   0|   32|          0|
    |tmp_0_2_reg_1611             |  32|   0|   32|          0|
    |tmp_1_0_1_reg_1511           |  32|   0|   32|          0|
    |tmp_1_0_2_reg_1556           |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1591           |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1596           |  32|   0|   32|          0|
    |tmp_1_1_reg_1561             |  32|   0|   32|          0|
    |tmp_1_2_1_reg_1626           |  32|   0|   32|          0|
    |tmp_1_2_2_reg_1646           |  32|   0|   32|          0|
    |tmp_1_2_reg_1621             |  32|   0|   32|          0|
    |tmp_1_39_reg_1506            |  32|   0|   32|          0|
    |tmp_1_reg_1480               |  32|   0|   32|          0|
    |w_sum_1_reg_1746             |  32|   0|   32|          0|
    |w_sum_4_0_0_1_reg_1651       |  32|   0|   32|          0|
    |w_sum_4_0_0_2_reg_1661       |  32|   0|   32|          0|
    |w_sum_4_0_1_1_reg_1681       |  32|   0|   32|          0|
    |w_sum_4_0_1_2_reg_1691       |  32|   0|   32|          0|
    |w_sum_4_0_1_reg_1671         |  32|   0|   32|          0|
    |w_sum_4_0_2_1_reg_1711       |  32|   0|   32|          0|
    |w_sum_4_0_2_reg_1701         |  32|   0|   32|          0|
    |w_sum_4_1_0_1_reg_1656       |  32|   0|   32|          0|
    |w_sum_4_1_0_2_reg_1666       |  32|   0|   32|          0|
    |w_sum_4_1_1_1_reg_1686       |  32|   0|   32|          0|
    |w_sum_4_1_1_2_reg_1696       |  32|   0|   32|          0|
    |w_sum_4_1_1_reg_1676         |  32|   0|   32|          0|
    |w_sum_4_1_2_1_reg_1716       |  32|   0|   32|          0|
    |w_sum_4_1_2_2_reg_1741       |  32|   0|   32|          0|
    |w_sum_4_1_2_reg_1706         |  32|   0|   32|          0|
    |w_sum_4_1_reg_1641           |  32|   0|   32|          0|
    |w_sum_4_reg_1631             |  32|   0|   32|          0|
    |zext_ln23_16_reg_1464        |   3|   0|    6|          3|
    |zext_ln23_26_reg_1490        |   2|   0|    6|          4|
    |zext_ln23_5_reg_1371         |   2|   0|   64|         62|
    |zext_ln23_reg_1347           |   3|   0|   64|         61|
    |zext_ln30_2_reg_1320         |   5|   0|   11|          6|
    |zext_ln30_4_reg_1331         |   5|   0|   11|          6|
    |zext_ln30_5_reg_1403         |   5|   0|   11|          6|
    |icmp_ln8_reg_1277            |  64|  32|    1|          0|
    |or_ln14_reg_1362             |  64|  32|    3|          1|
    |select_ln30_1_reg_1293       |  64|  32|    5|          0|
    |select_ln30_6_reg_1304       |  64|  32|    3|          0|
    |select_ln30_7_reg_1314       |  64|  32|    5|          0|
    |tmp_0_0_2_reg_1536           |  64|  32|   32|          0|
    |tmp_0_1_1_reg_1576           |  64|  32|   32|          0|
    |tmp_0_1_2_reg_1581           |  64|  32|   32|          0|
    |tmp_0_1_reg_1541             |  64|  32|   32|          0|
    |tmp_0_2_1_reg_1616           |  64|  32|   32|          0|
    |tmp_0_2_2_reg_1636           |  64|  32|   32|          0|
    |tmp_0_2_reg_1611             |  64|  32|   32|          0|
    |tmp_1_0_2_reg_1556           |  64|  32|   32|          0|
    |tmp_1_1_1_reg_1591           |  64|  32|   32|          0|
    |tmp_1_1_2_reg_1596           |  64|  32|   32|          0|
    |tmp_1_1_reg_1561             |  64|  32|   32|          0|
    |tmp_1_2_1_reg_1626           |  64|  32|   32|          0|
    |tmp_1_2_2_reg_1646           |  64|  32|   32|          0|
    |tmp_1_2_reg_1621             |  64|  32|   32|          0|
    |zext_ln23_5_reg_1371         |  64|  32|   64|         62|
    |zext_ln23_reg_1347           |  64|  32|   64|         61|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |2787| 672| 2190|        278|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |   12|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

