# VLSI Tutorial
Tutorial on getting started with testing, Cadence Virtuoso, VerilogA, and more for VLSI. Created for the course ECE 4740: Introduction to VLSI Design at Cornell University.

## Tutorial video

[![Tutorial video](https://raw.githubusercontent.com/NelsonOoi/vlsi-tutorial/main/video_thumbnail.png)](https://www.youtube.com/watch?v=cbTl3ACD9bU)


## Resources for learning
- Cadence Virtuoso
  - [Multi-bit bus wire naming from UMich](https://www.eecs.umich.edu/courses/eecs427/f10/Common/busnames.pdf)
- VerilogA
  - [VerilogA Language Reference Manual by Open Verilog International](https://www.siue.edu/~gengel/ece585WebStuff/OVI_VerilogA.pdf)
  - [Minimal example for writing an analog module](https://community.cadence.com/cadence_technology_forums/f/custom-ic-skill/42686/virtuoso-how-to-create-a-truly-parametric-component-i-e-with-dynamic-termorder)
  - [A Verilog Primer from UC Berkeley](https://inst.eecs.berkeley.edu/~eecs151/fa20/files/verilog/Verilog_Primer_Slides.pdf)
  - Explaining syntax
    - [```localparam``` vs ```parameter```](https://stackoverflow.com/questions/30288783/difference-between-parameter-and-localparam)
    - [```genvar``` vs ```int```](https://electronics.stackexchange.com/questions/520681/verilog-for-loop-genvar-vs-int)
    - [SystemVerilog Macros](https://www.systemverilog.io/verification/macros/)


## Credits

ECE 4740 course staff for providing foundational MATLAB and VerilogA code.

Music used in video: "Past Sadness" and "Late Night Radio" by Kevin MacLeod (incompetech.com).  
Licensed under Creative Commons: By Attribution 4.0 License.  
http://creativecommons.org/licenses/by/4.0/
