
IMU_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00010770  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00410770  00410770  00018770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009e4  20000000  00410778  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00003634  200009e8  00411160  000209e4  2**3
                  ALLOC
  4 .stack        00000804  2000401c  00414794  000209e4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000209e4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00020a0d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00013fd3  00000000  00000000  00020a68  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000039a7  00000000  00000000  00034a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006efe  00000000  00000000  000383e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001398  00000000  00000000  0003f2e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001178  00000000  00000000  00040678  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00016213  00000000  00000000  000417f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001811d  00000000  00000000  00057a03  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0004a924  00000000  00000000  0006fb20  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00004fd4  00000000  00000000  000ba444  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20004820 	.word	0x20004820
  400004:	00404705 	.word	0x00404705
  400008:	004046fd 	.word	0x004046fd
  40000c:	004046fd 	.word	0x004046fd
  400010:	004046fd 	.word	0x004046fd
  400014:	004046fd 	.word	0x004046fd
  400018:	004046fd 	.word	0x004046fd
	...
  40002c:	00404c2d 	.word	0x00404c2d
  400030:	004046fd 	.word	0x004046fd
  400034:	00000000 	.word	0x00000000
  400038:	00404d19 	.word	0x00404d19
  40003c:	00404d55 	.word	0x00404d55
  400040:	004046fd 	.word	0x004046fd
  400044:	004046fd 	.word	0x004046fd
  400048:	004046fd 	.word	0x004046fd
  40004c:	004046fd 	.word	0x004046fd
  400050:	004046fd 	.word	0x004046fd
  400054:	004046fd 	.word	0x004046fd
  400058:	004046fd 	.word	0x004046fd
  40005c:	004046fd 	.word	0x004046fd
  400060:	00402449 	.word	0x00402449
  400064:	00402459 	.word	0x00402459
  400068:	004046fd 	.word	0x004046fd
  40006c:	00403d51 	.word	0x00403d51
  400070:	00403d69 	.word	0x00403d69
  400074:	00403d81 	.word	0x00403d81
  400078:	004046fd 	.word	0x004046fd
  40007c:	004046fd 	.word	0x004046fd
  400080:	004046fd 	.word	0x004046fd
  400084:	004046fd 	.word	0x004046fd
  400088:	004046fd 	.word	0x004046fd
  40008c:	00401dd5 	.word	0x00401dd5
  400090:	00401de5 	.word	0x00401de5
  400094:	004004d9 	.word	0x004004d9
  400098:	004046fd 	.word	0x004046fd
  40009c:	004046fd 	.word	0x004046fd
  4000a0:	004046fd 	.word	0x004046fd
  4000a4:	004046fd 	.word	0x004046fd
  4000a8:	004046fd 	.word	0x004046fd
  4000ac:	004046fd 	.word	0x004046fd
  4000b0:	004046fd 	.word	0x004046fd
  4000b4:	004046fd 	.word	0x004046fd
  4000b8:	004046fd 	.word	0x004046fd
  4000bc:	004046fd 	.word	0x004046fd
  4000c0:	004046fd 	.word	0x004046fd

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	200009e8 	.word	0x200009e8
  4000e0:	00000000 	.word	0x00000000
  4000e4:	00410778 	.word	0x00410778

004000e8 <frame_dummy>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4b06      	ldr	r3, [pc, #24]	; (400104 <frame_dummy+0x1c>)
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4806      	ldr	r0, [pc, #24]	; (400108 <frame_dummy+0x20>)
  4000f0:	4906      	ldr	r1, [pc, #24]	; (40010c <frame_dummy+0x24>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x28>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b113      	cbz	r3, 400102 <frame_dummy+0x1a>
  4000fc:	4b05      	ldr	r3, [pc, #20]	; (400114 <frame_dummy+0x2c>)
  4000fe:	b103      	cbz	r3, 400102 <frame_dummy+0x1a>
  400100:	4798      	blx	r3
  400102:	bd08      	pop	{r3, pc}
  400104:	00000000 	.word	0x00000000
  400108:	00410778 	.word	0x00410778
  40010c:	200009ec 	.word	0x200009ec
  400110:	00410778 	.word	0x00410778
  400114:	00000000 	.word	0x00000000

00400118 <initKalman>:
double angle = 0;
double bias = 0;

double P[2][2] = {0};

void initKalman(KalmanConst *kalmanInit){
  400118:	b480      	push	{r7}
  40011a:	b083      	sub	sp, #12
  40011c:	af00      	add	r7, sp, #0
  40011e:	6078      	str	r0, [r7, #4]
	Qangle		=	kalmanInit->Qangle;
  400120:	687b      	ldr	r3, [r7, #4]
  400122:	e9d3 2300 	ldrd	r2, r3, [r3]
  400126:	491c      	ldr	r1, [pc, #112]	; (400198 <initKalman+0x80>)
  400128:	e9c1 2300 	strd	r2, r3, [r1]
	Qbias		=	kalmanInit->Qbias;
  40012c:	687b      	ldr	r3, [r7, #4]
  40012e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  400132:	491a      	ldr	r1, [pc, #104]	; (40019c <initKalman+0x84>)
  400134:	e9c1 2300 	strd	r2, r3, [r1]
	Rmeasure	=	kalmanInit->Rmeasure;
  400138:	687b      	ldr	r3, [r7, #4]
  40013a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  40013e:	4918      	ldr	r1, [pc, #96]	; (4001a0 <initKalman+0x88>)
  400140:	e9c1 2300 	strd	r2, r3, [r1]
	
	angle		=	kalmanInit->angleInit;	//Reset Angle
  400144:	687b      	ldr	r3, [r7, #4]
  400146:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  40014a:	4916      	ldr	r1, [pc, #88]	; (4001a4 <initKalman+0x8c>)
  40014c:	e9c1 2300 	strd	r2, r3, [r1]
	bias		=	kalmanInit->bias;		//Reset Bias
  400150:	687b      	ldr	r3, [r7, #4]
  400152:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  400156:	4914      	ldr	r1, [pc, #80]	; (4001a8 <initKalman+0x90>)
  400158:	e9c1 2300 	strd	r2, r3, [r1]
	
	P[0][0]		=	kalmanInit->P[0][0];	//Initialize Error Covariance Matrix
  40015c:	687b      	ldr	r3, [r7, #4]
  40015e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
  400162:	4912      	ldr	r1, [pc, #72]	; (4001ac <initKalman+0x94>)
  400164:	e9c1 2300 	strd	r2, r3, [r1]
	P[1][0]		=	kalmanInit->P[1][0];
  400168:	687b      	ldr	r3, [r7, #4]
  40016a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
  40016e:	490f      	ldr	r1, [pc, #60]	; (4001ac <initKalman+0x94>)
  400170:	e9c1 2304 	strd	r2, r3, [r1, #16]
	P[0][1]		=	kalmanInit->P[0][1];
  400174:	687b      	ldr	r3, [r7, #4]
  400176:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
  40017a:	490c      	ldr	r1, [pc, #48]	; (4001ac <initKalman+0x94>)
  40017c:	e9c1 2302 	strd	r2, r3, [r1, #8]
	P[1][1]		=	kalmanInit->P[1][1];
  400180:	687b      	ldr	r3, [r7, #4]
  400182:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
  400186:	4909      	ldr	r1, [pc, #36]	; (4001ac <initKalman+0x94>)
  400188:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
  40018c:	370c      	adds	r7, #12
  40018e:	46bd      	mov	sp, r7
  400190:	f85d 7b04 	ldr.w	r7, [sp], #4
  400194:	4770      	bx	lr
  400196:	bf00      	nop
  400198:	20000a08 	.word	0x20000a08
  40019c:	20000a10 	.word	0x20000a10
  4001a0:	20000a18 	.word	0x20000a18
  4001a4:	20000a20 	.word	0x20000a20
  4001a8:	20000a28 	.word	0x20000a28
  4001ac:	20000a30 	.word	0x20000a30

004001b0 <getKalmanAngle>:

double getKalmanAngle (float newAngle, float newRate, float dt){
  4001b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4001b4:	b093      	sub	sp, #76	; 0x4c
  4001b6:	af00      	add	r7, sp, #0
  4001b8:	60f8      	str	r0, [r7, #12]
  4001ba:	60b9      	str	r1, [r7, #8]
  4001bc:	607a      	str	r2, [r7, #4]
	
	double rate = newRate - bias;
  4001be:	4b7f      	ldr	r3, [pc, #508]	; (4003bc <getKalmanAngle+0x20c>)
  4001c0:	68b8      	ldr	r0, [r7, #8]
  4001c2:	4798      	blx	r3
  4001c4:	4b7e      	ldr	r3, [pc, #504]	; (4003c0 <getKalmanAngle+0x210>)
  4001c6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4001ca:	4c7e      	ldr	r4, [pc, #504]	; (4003c4 <getKalmanAngle+0x214>)
  4001cc:	47a0      	blx	r4
  4001ce:	4602      	mov	r2, r0
  4001d0:	460b      	mov	r3, r1
  4001d2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	angle += dt*rate;
  4001d6:	4b79      	ldr	r3, [pc, #484]	; (4003bc <getKalmanAngle+0x20c>)
  4001d8:	6878      	ldr	r0, [r7, #4]
  4001da:	4798      	blx	r3
  4001dc:	4602      	mov	r2, r0
  4001de:	460b      	mov	r3, r1
  4001e0:	4c79      	ldr	r4, [pc, #484]	; (4003c8 <getKalmanAngle+0x218>)
  4001e2:	4610      	mov	r0, r2
  4001e4:	4619      	mov	r1, r3
  4001e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
  4001ea:	47a0      	blx	r4
  4001ec:	4602      	mov	r2, r0
  4001ee:	460b      	mov	r3, r1
  4001f0:	4610      	mov	r0, r2
  4001f2:	4619      	mov	r1, r3
  4001f4:	4b75      	ldr	r3, [pc, #468]	; (4003cc <getKalmanAngle+0x21c>)
  4001f6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4001fa:	4c75      	ldr	r4, [pc, #468]	; (4003d0 <getKalmanAngle+0x220>)
  4001fc:	47a0      	blx	r4
  4001fe:	4602      	mov	r2, r0
  400200:	460b      	mov	r3, r1
  400202:	4972      	ldr	r1, [pc, #456]	; (4003cc <getKalmanAngle+0x21c>)
  400204:	e9c1 2300 	strd	r2, r3, [r1]
	
	P[0][0] += dt * (dt*P[1][1] - P[0][1] - P[1][0] + Qangle);
  400208:	4b72      	ldr	r3, [pc, #456]	; (4003d4 <getKalmanAngle+0x224>)
  40020a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40020e:	4b6b      	ldr	r3, [pc, #428]	; (4003bc <getKalmanAngle+0x20c>)
  400210:	6878      	ldr	r0, [r7, #4]
  400212:	4798      	blx	r3
  400214:	4680      	mov	r8, r0
  400216:	4689      	mov	r9, r1
  400218:	4b68      	ldr	r3, [pc, #416]	; (4003bc <getKalmanAngle+0x20c>)
  40021a:	6878      	ldr	r0, [r7, #4]
  40021c:	4798      	blx	r3
  40021e:	4b6d      	ldr	r3, [pc, #436]	; (4003d4 <getKalmanAngle+0x224>)
  400220:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  400224:	4e68      	ldr	r6, [pc, #416]	; (4003c8 <getKalmanAngle+0x218>)
  400226:	47b0      	blx	r6
  400228:	4602      	mov	r2, r0
  40022a:	460b      	mov	r3, r1
  40022c:	4610      	mov	r0, r2
  40022e:	4619      	mov	r1, r3
  400230:	4b68      	ldr	r3, [pc, #416]	; (4003d4 <getKalmanAngle+0x224>)
  400232:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  400236:	4e63      	ldr	r6, [pc, #396]	; (4003c4 <getKalmanAngle+0x214>)
  400238:	47b0      	blx	r6
  40023a:	4602      	mov	r2, r0
  40023c:	460b      	mov	r3, r1
  40023e:	4610      	mov	r0, r2
  400240:	4619      	mov	r1, r3
  400242:	4b64      	ldr	r3, [pc, #400]	; (4003d4 <getKalmanAngle+0x224>)
  400244:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  400248:	4e5e      	ldr	r6, [pc, #376]	; (4003c4 <getKalmanAngle+0x214>)
  40024a:	47b0      	blx	r6
  40024c:	4602      	mov	r2, r0
  40024e:	460b      	mov	r3, r1
  400250:	4610      	mov	r0, r2
  400252:	4619      	mov	r1, r3
  400254:	4b60      	ldr	r3, [pc, #384]	; (4003d8 <getKalmanAngle+0x228>)
  400256:	e9d3 2300 	ldrd	r2, r3, [r3]
  40025a:	4e5d      	ldr	r6, [pc, #372]	; (4003d0 <getKalmanAngle+0x220>)
  40025c:	47b0      	blx	r6
  40025e:	4602      	mov	r2, r0
  400260:	460b      	mov	r3, r1
  400262:	4e59      	ldr	r6, [pc, #356]	; (4003c8 <getKalmanAngle+0x218>)
  400264:	4640      	mov	r0, r8
  400266:	4649      	mov	r1, r9
  400268:	47b0      	blx	r6
  40026a:	4602      	mov	r2, r0
  40026c:	460b      	mov	r3, r1
  40026e:	4e58      	ldr	r6, [pc, #352]	; (4003d0 <getKalmanAngle+0x220>)
  400270:	4620      	mov	r0, r4
  400272:	4629      	mov	r1, r5
  400274:	47b0      	blx	r6
  400276:	4602      	mov	r2, r0
  400278:	460b      	mov	r3, r1
  40027a:	4956      	ldr	r1, [pc, #344]	; (4003d4 <getKalmanAngle+0x224>)
  40027c:	e9c1 2300 	strd	r2, r3, [r1]
	P[0][1] -= dt * P[1][1];
  400280:	4b54      	ldr	r3, [pc, #336]	; (4003d4 <getKalmanAngle+0x224>)
  400282:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
  400286:	4b4d      	ldr	r3, [pc, #308]	; (4003bc <getKalmanAngle+0x20c>)
  400288:	6878      	ldr	r0, [r7, #4]
  40028a:	4798      	blx	r3
  40028c:	4b51      	ldr	r3, [pc, #324]	; (4003d4 <getKalmanAngle+0x224>)
  40028e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  400292:	4e4d      	ldr	r6, [pc, #308]	; (4003c8 <getKalmanAngle+0x218>)
  400294:	47b0      	blx	r6
  400296:	4602      	mov	r2, r0
  400298:	460b      	mov	r3, r1
  40029a:	4e4a      	ldr	r6, [pc, #296]	; (4003c4 <getKalmanAngle+0x214>)
  40029c:	4620      	mov	r0, r4
  40029e:	4629      	mov	r1, r5
  4002a0:	47b0      	blx	r6
  4002a2:	4602      	mov	r2, r0
  4002a4:	460b      	mov	r3, r1
  4002a6:	494b      	ldr	r1, [pc, #300]	; (4003d4 <getKalmanAngle+0x224>)
  4002a8:	e9c1 2302 	strd	r2, r3, [r1, #8]
	P[1][0] -= dt * P[1][1];
  4002ac:	4b49      	ldr	r3, [pc, #292]	; (4003d4 <getKalmanAngle+0x224>)
  4002ae:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
  4002b2:	4b42      	ldr	r3, [pc, #264]	; (4003bc <getKalmanAngle+0x20c>)
  4002b4:	6878      	ldr	r0, [r7, #4]
  4002b6:	4798      	blx	r3
  4002b8:	4b46      	ldr	r3, [pc, #280]	; (4003d4 <getKalmanAngle+0x224>)
  4002ba:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  4002be:	4e42      	ldr	r6, [pc, #264]	; (4003c8 <getKalmanAngle+0x218>)
  4002c0:	47b0      	blx	r6
  4002c2:	4602      	mov	r2, r0
  4002c4:	460b      	mov	r3, r1
  4002c6:	4e3f      	ldr	r6, [pc, #252]	; (4003c4 <getKalmanAngle+0x214>)
  4002c8:	4620      	mov	r0, r4
  4002ca:	4629      	mov	r1, r5
  4002cc:	47b0      	blx	r6
  4002ce:	4602      	mov	r2, r0
  4002d0:	460b      	mov	r3, r1
  4002d2:	4940      	ldr	r1, [pc, #256]	; (4003d4 <getKalmanAngle+0x224>)
  4002d4:	e9c1 2304 	strd	r2, r3, [r1, #16]
	P[1][1] += Qbias * dt;
  4002d8:	4b3e      	ldr	r3, [pc, #248]	; (4003d4 <getKalmanAngle+0x224>)
  4002da:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
  4002de:	4b37      	ldr	r3, [pc, #220]	; (4003bc <getKalmanAngle+0x20c>)
  4002e0:	6878      	ldr	r0, [r7, #4]
  4002e2:	4798      	blx	r3
  4002e4:	4b3d      	ldr	r3, [pc, #244]	; (4003dc <getKalmanAngle+0x22c>)
  4002e6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4002ea:	4e37      	ldr	r6, [pc, #220]	; (4003c8 <getKalmanAngle+0x218>)
  4002ec:	47b0      	blx	r6
  4002ee:	4602      	mov	r2, r0
  4002f0:	460b      	mov	r3, r1
  4002f2:	4e37      	ldr	r6, [pc, #220]	; (4003d0 <getKalmanAngle+0x220>)
  4002f4:	4620      	mov	r0, r4
  4002f6:	4629      	mov	r1, r5
  4002f8:	47b0      	blx	r6
  4002fa:	4602      	mov	r2, r0
  4002fc:	460b      	mov	r3, r1
  4002fe:	4935      	ldr	r1, [pc, #212]	; (4003d4 <getKalmanAngle+0x224>)
  400300:	e9c1 2306 	strd	r2, r3, [r1, #24]
	
	double S = P[0][0] + Rmeasure;
  400304:	4b33      	ldr	r3, [pc, #204]	; (4003d4 <getKalmanAngle+0x224>)
  400306:	e9d3 0100 	ldrd	r0, r1, [r3]
  40030a:	4b35      	ldr	r3, [pc, #212]	; (4003e0 <getKalmanAngle+0x230>)
  40030c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400310:	4c2f      	ldr	r4, [pc, #188]	; (4003d0 <getKalmanAngle+0x220>)
  400312:	47a0      	blx	r4
  400314:	4602      	mov	r2, r0
  400316:	460b      	mov	r3, r1
  400318:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	
	double K[2];
	K[0] = P[0][0]/S;
  40031c:	4b2d      	ldr	r3, [pc, #180]	; (4003d4 <getKalmanAngle+0x224>)
  40031e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400322:	4c30      	ldr	r4, [pc, #192]	; (4003e4 <getKalmanAngle+0x234>)
  400324:	4610      	mov	r0, r2
  400326:	4619      	mov	r1, r3
  400328:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
  40032c:	47a0      	blx	r4
  40032e:	4602      	mov	r2, r0
  400330:	460b      	mov	r3, r1
  400332:	e9c7 2304 	strd	r2, r3, [r7, #16]
	K[1] = P[1][0]/S;
  400336:	4b27      	ldr	r3, [pc, #156]	; (4003d4 <getKalmanAngle+0x224>)
  400338:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  40033c:	4c29      	ldr	r4, [pc, #164]	; (4003e4 <getKalmanAngle+0x234>)
  40033e:	4610      	mov	r0, r2
  400340:	4619      	mov	r1, r3
  400342:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
  400346:	47a0      	blx	r4
  400348:	4602      	mov	r2, r0
  40034a:	460b      	mov	r3, r1
  40034c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	
	double y = newAngle - angle;
  400350:	4b1a      	ldr	r3, [pc, #104]	; (4003bc <getKalmanAngle+0x20c>)
  400352:	68f8      	ldr	r0, [r7, #12]
  400354:	4798      	blx	r3
  400356:	4b1d      	ldr	r3, [pc, #116]	; (4003cc <getKalmanAngle+0x21c>)
  400358:	e9d3 2300 	ldrd	r2, r3, [r3]
  40035c:	4c19      	ldr	r4, [pc, #100]	; (4003c4 <getKalmanAngle+0x214>)
  40035e:	47a0      	blx	r4
  400360:	4602      	mov	r2, r0
  400362:	460b      	mov	r3, r1
  400364:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	
	angle += K[0] * y;
  400368:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  40036c:	4c16      	ldr	r4, [pc, #88]	; (4003c8 <getKalmanAngle+0x218>)
  40036e:	4610      	mov	r0, r2
  400370:	4619      	mov	r1, r3
  400372:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  400376:	47a0      	blx	r4
  400378:	4602      	mov	r2, r0
  40037a:	460b      	mov	r3, r1
  40037c:	4610      	mov	r0, r2
  40037e:	4619      	mov	r1, r3
  400380:	4b12      	ldr	r3, [pc, #72]	; (4003cc <getKalmanAngle+0x21c>)
  400382:	e9d3 2300 	ldrd	r2, r3, [r3]
  400386:	4c12      	ldr	r4, [pc, #72]	; (4003d0 <getKalmanAngle+0x220>)
  400388:	47a0      	blx	r4
  40038a:	4602      	mov	r2, r0
  40038c:	460b      	mov	r3, r1
  40038e:	490f      	ldr	r1, [pc, #60]	; (4003cc <getKalmanAngle+0x21c>)
  400390:	e9c1 2300 	strd	r2, r3, [r1]
	bias += K[1] * y;
  400394:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  400398:	4c0b      	ldr	r4, [pc, #44]	; (4003c8 <getKalmanAngle+0x218>)
  40039a:	4610      	mov	r0, r2
  40039c:	4619      	mov	r1, r3
  40039e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  4003a2:	47a0      	blx	r4
  4003a4:	4602      	mov	r2, r0
  4003a6:	460b      	mov	r3, r1
  4003a8:	4610      	mov	r0, r2
  4003aa:	4619      	mov	r1, r3
  4003ac:	4b04      	ldr	r3, [pc, #16]	; (4003c0 <getKalmanAngle+0x210>)
  4003ae:	e9d3 2300 	ldrd	r2, r3, [r3]
  4003b2:	4c07      	ldr	r4, [pc, #28]	; (4003d0 <getKalmanAngle+0x220>)
  4003b4:	47a0      	blx	r4
  4003b6:	4602      	mov	r2, r0
  4003b8:	460b      	mov	r3, r1
  4003ba:	e015      	b.n	4003e8 <getKalmanAngle+0x238>
  4003bc:	00409365 	.word	0x00409365
  4003c0:	20000a28 	.word	0x20000a28
  4003c4:	004090a5 	.word	0x004090a5
  4003c8:	0040940d 	.word	0x0040940d
  4003cc:	20000a20 	.word	0x20000a20
  4003d0:	004090a9 	.word	0x004090a9
  4003d4:	20000a30 	.word	0x20000a30
  4003d8:	20000a08 	.word	0x20000a08
  4003dc:	20000a10 	.word	0x20000a10
  4003e0:	20000a18 	.word	0x20000a18
  4003e4:	00409661 	.word	0x00409661
  4003e8:	4936      	ldr	r1, [pc, #216]	; (4004c4 <getKalmanAngle+0x314>)
  4003ea:	e9c1 2300 	strd	r2, r3, [r1]
	
	double P00_temp = P[0][0];
  4003ee:	4b36      	ldr	r3, [pc, #216]	; (4004c8 <getKalmanAngle+0x318>)
  4003f0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4003f4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double P01_temp = P[0][1];
  4003f8:	4b33      	ldr	r3, [pc, #204]	; (4004c8 <getKalmanAngle+0x318>)
  4003fa:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  4003fe:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	P[0][0] -= K[0] * P00_temp;
  400402:	4b31      	ldr	r3, [pc, #196]	; (4004c8 <getKalmanAngle+0x318>)
  400404:	e9d3 4500 	ldrd	r4, r5, [r3]
  400408:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  40040c:	4e2f      	ldr	r6, [pc, #188]	; (4004cc <getKalmanAngle+0x31c>)
  40040e:	4610      	mov	r0, r2
  400410:	4619      	mov	r1, r3
  400412:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
  400416:	47b0      	blx	r6
  400418:	4602      	mov	r2, r0
  40041a:	460b      	mov	r3, r1
  40041c:	4e2c      	ldr	r6, [pc, #176]	; (4004d0 <getKalmanAngle+0x320>)
  40041e:	4620      	mov	r0, r4
  400420:	4629      	mov	r1, r5
  400422:	47b0      	blx	r6
  400424:	4602      	mov	r2, r0
  400426:	460b      	mov	r3, r1
  400428:	4927      	ldr	r1, [pc, #156]	; (4004c8 <getKalmanAngle+0x318>)
  40042a:	e9c1 2300 	strd	r2, r3, [r1]
	P[0][1] -= K[0] * P01_temp;
  40042e:	4b26      	ldr	r3, [pc, #152]	; (4004c8 <getKalmanAngle+0x318>)
  400430:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
  400434:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  400438:	4e24      	ldr	r6, [pc, #144]	; (4004cc <getKalmanAngle+0x31c>)
  40043a:	4610      	mov	r0, r2
  40043c:	4619      	mov	r1, r3
  40043e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  400442:	47b0      	blx	r6
  400444:	4602      	mov	r2, r0
  400446:	460b      	mov	r3, r1
  400448:	4e21      	ldr	r6, [pc, #132]	; (4004d0 <getKalmanAngle+0x320>)
  40044a:	4620      	mov	r0, r4
  40044c:	4629      	mov	r1, r5
  40044e:	47b0      	blx	r6
  400450:	4602      	mov	r2, r0
  400452:	460b      	mov	r3, r1
  400454:	491c      	ldr	r1, [pc, #112]	; (4004c8 <getKalmanAngle+0x318>)
  400456:	e9c1 2302 	strd	r2, r3, [r1, #8]
	P[1][0] -= K[1] * P00_temp;
  40045a:	4b1b      	ldr	r3, [pc, #108]	; (4004c8 <getKalmanAngle+0x318>)
  40045c:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
  400460:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  400464:	4e19      	ldr	r6, [pc, #100]	; (4004cc <getKalmanAngle+0x31c>)
  400466:	4610      	mov	r0, r2
  400468:	4619      	mov	r1, r3
  40046a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
  40046e:	47b0      	blx	r6
  400470:	4602      	mov	r2, r0
  400472:	460b      	mov	r3, r1
  400474:	4e16      	ldr	r6, [pc, #88]	; (4004d0 <getKalmanAngle+0x320>)
  400476:	4620      	mov	r0, r4
  400478:	4629      	mov	r1, r5
  40047a:	47b0      	blx	r6
  40047c:	4602      	mov	r2, r0
  40047e:	460b      	mov	r3, r1
  400480:	4911      	ldr	r1, [pc, #68]	; (4004c8 <getKalmanAngle+0x318>)
  400482:	e9c1 2304 	strd	r2, r3, [r1, #16]
	P[1][1] -= K[1] * P01_temp;
  400486:	4b10      	ldr	r3, [pc, #64]	; (4004c8 <getKalmanAngle+0x318>)
  400488:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
  40048c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  400490:	4e0e      	ldr	r6, [pc, #56]	; (4004cc <getKalmanAngle+0x31c>)
  400492:	4610      	mov	r0, r2
  400494:	4619      	mov	r1, r3
  400496:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  40049a:	47b0      	blx	r6
  40049c:	4602      	mov	r2, r0
  40049e:	460b      	mov	r3, r1
  4004a0:	4e0b      	ldr	r6, [pc, #44]	; (4004d0 <getKalmanAngle+0x320>)
  4004a2:	4620      	mov	r0, r4
  4004a4:	4629      	mov	r1, r5
  4004a6:	47b0      	blx	r6
  4004a8:	4602      	mov	r2, r0
  4004aa:	460b      	mov	r3, r1
  4004ac:	4906      	ldr	r1, [pc, #24]	; (4004c8 <getKalmanAngle+0x318>)
  4004ae:	e9c1 2306 	strd	r2, r3, [r1, #24]
	
	return angle;
  4004b2:	4b08      	ldr	r3, [pc, #32]	; (4004d4 <getKalmanAngle+0x324>)
  4004b4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4004b8:	4610      	mov	r0, r2
  4004ba:	4619      	mov	r1, r3
  4004bc:	374c      	adds	r7, #76	; 0x4c
  4004be:	46bd      	mov	sp, r7
  4004c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4004c4:	20000a28 	.word	0x20000a28
  4004c8:	20000a30 	.word	0x20000a30
  4004cc:	0040940d 	.word	0x0040940d
  4004d0:	004090a5 	.word	0x004090a5
  4004d4:	20000a20 	.word	0x20000a20

004004d8 <SPI_Handler>:
struct ili9225_opt_t g_ili9225_display_opt;
/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void)
{
  4004d8:	b580      	push	{r7, lr}
  4004da:	af00      	add	r7, sp, #0
	ili9225_spi_handler();
  4004dc:	4b01      	ldr	r3, [pc, #4]	; (4004e4 <SPI_Handler+0xc>)
  4004de:	4798      	blx	r3
}
  4004e0:	bd80      	pop	{r7, pc}
  4004e2:	bf00      	nop
  4004e4:	004030e1 	.word	0x004030e1

004004e8 <config_lcd>:

void config_lcd(void){
  4004e8:	b590      	push	{r4, r7, lr}
  4004ea:	b083      	sub	sp, #12
  4004ec:	af00      	add	r7, sp, #0
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  4004ee:	4b31      	ldr	r3, [pc, #196]	; (4005b4 <config_lcd+0xcc>)
  4004f0:	22b0      	movs	r2, #176	; 0xb0
  4004f2:	601a      	str	r2, [r3, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  4004f4:	4b2f      	ldr	r3, [pc, #188]	; (4005b4 <config_lcd+0xcc>)
  4004f6:	22dc      	movs	r2, #220	; 0xdc
  4004f8:	605a      	str	r2, [r3, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  4004fa:	4b2e      	ldr	r3, [pc, #184]	; (4005b4 <config_lcd+0xcc>)
  4004fc:	2200      	movs	r2, #0
  4004fe:	609a      	str	r2, [r3, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  400500:	4b2c      	ldr	r3, [pc, #176]	; (4005b4 <config_lcd+0xcc>)
  400502:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  400506:	60da      	str	r2, [r3, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  400508:	4b2b      	ldr	r3, [pc, #172]	; (4005b8 <config_lcd+0xd0>)
  40050a:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  40050c:	4829      	ldr	r0, [pc, #164]	; (4005b4 <config_lcd+0xcc>)
  40050e:	4b2b      	ldr	r3, [pc, #172]	; (4005bc <config_lcd+0xd4>)
  400510:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  400512:	2008      	movs	r0, #8
  400514:	4b2a      	ldr	r3, [pc, #168]	; (4005c0 <config_lcd+0xd8>)
  400516:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  400518:	4b2a      	ldr	r3, [pc, #168]	; (4005c4 <config_lcd+0xdc>)
  40051a:	4798      	blx	r3
	
	/* Draw filled rectangle with white color */
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
  40051c:	f64f 70ff 	movw	r0, #65535	; 0xffff
  400520:	4b29      	ldr	r3, [pc, #164]	; (4005c8 <config_lcd+0xe0>)
  400522:	4798      	blx	r3
	
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  400524:	2300      	movs	r3, #0
  400526:	71fb      	strb	r3, [r7, #7]
  400528:	e03e      	b.n	4005a8 <config_lcd+0xc0>
		xQueueAcel[i] = xQueueCreate(1, sizeof(double));
  40052a:	79fc      	ldrb	r4, [r7, #7]
  40052c:	2001      	movs	r0, #1
  40052e:	2108      	movs	r1, #8
  400530:	2200      	movs	r2, #0
  400532:	4b26      	ldr	r3, [pc, #152]	; (4005cc <config_lcd+0xe4>)
  400534:	4798      	blx	r3
  400536:	4602      	mov	r2, r0
  400538:	4b25      	ldr	r3, [pc, #148]	; (4005d0 <config_lcd+0xe8>)
  40053a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueAcel[i] == NULL){
  40053e:	79fa      	ldrb	r2, [r7, #7]
  400540:	4b23      	ldr	r3, [pc, #140]	; (4005d0 <config_lcd+0xe8>)
  400542:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400546:	2b00      	cmp	r3, #0
  400548:	d103      	bne.n	400552 <config_lcd+0x6a>
			LED_On(LED2_GPIO);
  40054a:	2019      	movs	r0, #25
  40054c:	4b21      	ldr	r3, [pc, #132]	; (4005d4 <config_lcd+0xec>)
  40054e:	4798      	blx	r3
			while(1);
  400550:	e7fe      	b.n	400550 <config_lcd+0x68>
		}
		xQueueAngle[i] = xQueueCreate(1, sizeof(double));
  400552:	79fc      	ldrb	r4, [r7, #7]
  400554:	2001      	movs	r0, #1
  400556:	2108      	movs	r1, #8
  400558:	2200      	movs	r2, #0
  40055a:	4b1c      	ldr	r3, [pc, #112]	; (4005cc <config_lcd+0xe4>)
  40055c:	4798      	blx	r3
  40055e:	4602      	mov	r2, r0
  400560:	4b1d      	ldr	r3, [pc, #116]	; (4005d8 <config_lcd+0xf0>)
  400562:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueAngle[i] == NULL){
  400566:	79fa      	ldrb	r2, [r7, #7]
  400568:	4b1b      	ldr	r3, [pc, #108]	; (4005d8 <config_lcd+0xf0>)
  40056a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40056e:	2b00      	cmp	r3, #0
  400570:	d103      	bne.n	40057a <config_lcd+0x92>
			LED_On(LED2_GPIO);
  400572:	2019      	movs	r0, #25
  400574:	4b17      	ldr	r3, [pc, #92]	; (4005d4 <config_lcd+0xec>)
  400576:	4798      	blx	r3
			while(1);
  400578:	e7fe      	b.n	400578 <config_lcd+0x90>
		}
		xQueueGyro[i] = xQueueCreate(1, sizeof(double));
  40057a:	79fc      	ldrb	r4, [r7, #7]
  40057c:	2001      	movs	r0, #1
  40057e:	2108      	movs	r1, #8
  400580:	2200      	movs	r2, #0
  400582:	4b12      	ldr	r3, [pc, #72]	; (4005cc <config_lcd+0xe4>)
  400584:	4798      	blx	r3
  400586:	4602      	mov	r2, r0
  400588:	4b14      	ldr	r3, [pc, #80]	; (4005dc <config_lcd+0xf4>)
  40058a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueGyro[i] == NULL){
  40058e:	79fa      	ldrb	r2, [r7, #7]
  400590:	4b12      	ldr	r3, [pc, #72]	; (4005dc <config_lcd+0xf4>)
  400592:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400596:	2b00      	cmp	r3, #0
  400598:	d103      	bne.n	4005a2 <config_lcd+0xba>
			LED_On(LED2_GPIO);
  40059a:	2019      	movs	r0, #25
  40059c:	4b0d      	ldr	r3, [pc, #52]	; (4005d4 <config_lcd+0xec>)
  40059e:	4798      	blx	r3
			while(1);
  4005a0:	e7fe      	b.n	4005a0 <config_lcd+0xb8>
	/* Draw filled rectangle with white color */
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
	
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  4005a2:	79fb      	ldrb	r3, [r7, #7]
  4005a4:	3301      	adds	r3, #1
  4005a6:	71fb      	strb	r3, [r7, #7]
  4005a8:	79fb      	ldrb	r3, [r7, #7]
  4005aa:	2b02      	cmp	r3, #2
  4005ac:	d9bd      	bls.n	40052a <config_lcd+0x42>
		if (xQueueGyro[i] == NULL){
			LED_On(LED2_GPIO);
			while(1);
		}
	}
}
  4005ae:	370c      	adds	r7, #12
  4005b0:	46bd      	mov	sp, r7
  4005b2:	bd90      	pop	{r4, r7, pc}
  4005b4:	20003f60 	.word	0x20003f60
  4005b8:	00402ab9 	.word	0x00402ab9
  4005bc:	00402e9d 	.word	0x00402e9d
  4005c0:	00402a31 	.word	0x00402a31
  4005c4:	00403115 	.word	0x00403115
  4005c8:	00403195 	.word	0x00403195
  4005cc:	00405115 	.word	0x00405115
  4005d0:	20003f50 	.word	0x20003f50
  4005d4:	0040296d 	.word	0x0040296d
  4005d8:	20003f34 	.word	0x20003f34
  4005dc:	20003f40 	.word	0x20003f40

004005e0 <LCDTask>:

void LCDTask(void *pvParameters){
  4005e0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4005e2:	b0a5      	sub	sp, #148	; 0x94
  4005e4:	af04      	add	r7, sp, #16
  4005e6:	6078      	str	r0, [r7, #4]
	
	double lcd_acel[3];
	double lcd_angle[3];
	double lcd_gyro[3];
	char lcd_buf[40];
	uint8_t i = 0;
  4005e8:	2300      	movs	r3, #0
  4005ea:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	signed portBASE_TYPE statusQueue;
	
	ili9225_set_foreground_color(COLOR_BLACK);
  4005ee:	2000      	movs	r0, #0
  4005f0:	4b66      	ldr	r3, [pc, #408]	; (40078c <LCDTask+0x1ac>)
  4005f2:	4798      	blx	r3
	ili9225_draw_string(5,10, (uint8_t *)"IMU FreeRTOS");
  4005f4:	2005      	movs	r0, #5
  4005f6:	210a      	movs	r1, #10
  4005f8:	4a65      	ldr	r2, [pc, #404]	; (400790 <LCDTask+0x1b0>)
  4005fa:	4b66      	ldr	r3, [pc, #408]	; (400794 <LCDTask+0x1b4>)
  4005fc:	4798      	blx	r3
	
	for (;;){
		vTaskDelay(TASK_DELAY);
  4005fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  400602:	4b65      	ldr	r3, [pc, #404]	; (400798 <LCDTask+0x1b8>)
  400604:	4798      	blx	r3
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
  400606:	f107 0360 	add.w	r3, r7, #96	; 0x60
  40060a:	4618      	mov	r0, r3
  40060c:	2100      	movs	r1, #0
  40060e:	2218      	movs	r2, #24
  400610:	4b62      	ldr	r3, [pc, #392]	; (40079c <LCDTask+0x1bc>)
  400612:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  400614:	2300      	movs	r3, #0
  400616:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  40061a:	e01d      	b.n	400658 <LCDTask+0x78>
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
  40061c:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
  400620:	4b5f      	ldr	r3, [pc, #380]	; (4007a0 <LCDTask+0x1c0>)
  400622:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400626:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  40062a:	f107 0160 	add.w	r1, r7, #96	; 0x60
  40062e:	00db      	lsls	r3, r3, #3
  400630:	440b      	add	r3, r1
  400632:	4610      	mov	r0, r2
  400634:	4619      	mov	r1, r3
  400636:	f04f 32ff 	mov.w	r2, #4294967295
  40063a:	2301      	movs	r3, #1
  40063c:	4c59      	ldr	r4, [pc, #356]	; (4007a4 <LCDTask+0x1c4>)
  40063e:	47a0      	blx	r4
  400640:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  400642:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  400644:	2b01      	cmp	r3, #1
  400646:	d002      	beq.n	40064e <LCDTask+0x6e>
  400648:	2000      	movs	r0, #0
  40064a:	4b57      	ldr	r3, [pc, #348]	; (4007a8 <LCDTask+0x1c8>)
  40064c:	4798      	blx	r3
	
	for (;;){
		vTaskDelay(TASK_DELAY);
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
		for (i = 0; i < NUM_AXIS; i++){
  40064e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  400652:	3301      	adds	r3, #1
  400654:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  400658:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  40065c:	2b02      	cmp	r3, #2
  40065e:	d9dd      	bls.n	40061c <LCDTask+0x3c>
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_angle, 0, sizeof(lcd_angle));
  400660:	f107 0348 	add.w	r3, r7, #72	; 0x48
  400664:	4618      	mov	r0, r3
  400666:	2100      	movs	r1, #0
  400668:	2218      	movs	r2, #24
  40066a:	4b4c      	ldr	r3, [pc, #304]	; (40079c <LCDTask+0x1bc>)
  40066c:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  40066e:	2300      	movs	r3, #0
  400670:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  400674:	e01d      	b.n	4006b2 <LCDTask+0xd2>
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
  400676:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
  40067a:	4b4c      	ldr	r3, [pc, #304]	; (4007ac <LCDTask+0x1cc>)
  40067c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400680:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  400684:	f107 0148 	add.w	r1, r7, #72	; 0x48
  400688:	00db      	lsls	r3, r3, #3
  40068a:	440b      	add	r3, r1
  40068c:	4610      	mov	r0, r2
  40068e:	4619      	mov	r1, r3
  400690:	f04f 32ff 	mov.w	r2, #4294967295
  400694:	2301      	movs	r3, #1
  400696:	4c43      	ldr	r4, [pc, #268]	; (4007a4 <LCDTask+0x1c4>)
  400698:	47a0      	blx	r4
  40069a:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  40069c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  40069e:	2b01      	cmp	r3, #1
  4006a0:	d002      	beq.n	4006a8 <LCDTask+0xc8>
  4006a2:	2000      	movs	r0, #0
  4006a4:	4b40      	ldr	r3, [pc, #256]	; (4007a8 <LCDTask+0x1c8>)
  4006a6:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_angle, 0, sizeof(lcd_angle));
		for (i = 0; i < NUM_AXIS; i++){
  4006a8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  4006ac:	3301      	adds	r3, #1
  4006ae:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  4006b2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  4006b6:	2b02      	cmp	r3, #2
  4006b8:	d9dd      	bls.n	400676 <LCDTask+0x96>
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
  4006ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
  4006be:	4618      	mov	r0, r3
  4006c0:	2100      	movs	r1, #0
  4006c2:	2218      	movs	r2, #24
  4006c4:	4b35      	ldr	r3, [pc, #212]	; (40079c <LCDTask+0x1bc>)
  4006c6:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  4006c8:	2300      	movs	r3, #0
  4006ca:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  4006ce:	e01d      	b.n	40070c <LCDTask+0x12c>
			statusQueue = xQueuePeek(xQueueGyro[i], &(lcd_gyro[i]),LCD_WAIT);
  4006d0:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
  4006d4:	4b36      	ldr	r3, [pc, #216]	; (4007b0 <LCDTask+0x1d0>)
  4006d6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4006da:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  4006de:	f107 0130 	add.w	r1, r7, #48	; 0x30
  4006e2:	00db      	lsls	r3, r3, #3
  4006e4:	440b      	add	r3, r1
  4006e6:	4610      	mov	r0, r2
  4006e8:	4619      	mov	r1, r3
  4006ea:	f04f 32ff 	mov.w	r2, #4294967295
  4006ee:	2301      	movs	r3, #1
  4006f0:	4c2c      	ldr	r4, [pc, #176]	; (4007a4 <LCDTask+0x1c4>)
  4006f2:	47a0      	blx	r4
  4006f4:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  4006f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  4006f8:	2b01      	cmp	r3, #1
  4006fa:	d002      	beq.n	400702 <LCDTask+0x122>
  4006fc:	2000      	movs	r0, #0
  4006fe:	4b2a      	ldr	r3, [pc, #168]	; (4007a8 <LCDTask+0x1c8>)
  400700:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  400702:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  400706:	3301      	adds	r3, #1
  400708:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  40070c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  400710:	2b02      	cmp	r3, #2
  400712:	d9dd      	bls.n	4006d0 <LCDTask+0xf0>
			statusQueue = xQueuePeek(xQueueGyro[i], &(lcd_gyro[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		ili9225_set_foreground_color(COLOR_WHITE);
  400714:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  400718:	4b1c      	ldr	r3, [pc, #112]	; (40078c <LCDTask+0x1ac>)
  40071a:	4798      	blx	r3
		ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
  40071c:	2000      	movs	r0, #0
  40071e:	211e      	movs	r1, #30
  400720:	22b0      	movs	r2, #176	; 0xb0
  400722:	23dc      	movs	r3, #220	; 0xdc
  400724:	4c23      	ldr	r4, [pc, #140]	; (4007b4 <LCDTask+0x1d4>)
  400726:	47a0      	blx	r4
		
		ili9225_set_foreground_color(COLOR_BLACK);
  400728:	2000      	movs	r0, #0
  40072a:	4b18      	ldr	r3, [pc, #96]	; (40078c <LCDTask+0x1ac>)
  40072c:	4798      	blx	r3
		sprintf(lcd_buf, "Acel:\nX=%0.3f mG\nY=%0.3f mG\nGyro:\n%0.3f Graus/s", lcd_acel[0], lcd_acel[1],lcd_gyro[2]);
  40072e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
  400732:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
  400736:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
  40073a:	f107 0608 	add.w	r6, r7, #8
  40073e:	e9cd 4500 	strd	r4, r5, [sp]
  400742:	e9cd 0102 	strd	r0, r1, [sp, #8]
  400746:	4630      	mov	r0, r6
  400748:	491b      	ldr	r1, [pc, #108]	; (4007b8 <LCDTask+0x1d8>)
  40074a:	4c1c      	ldr	r4, [pc, #112]	; (4007bc <LCDTask+0x1dc>)
  40074c:	47a0      	blx	r4
		ili9225_draw_string(5,30, lcd_buf);
  40074e:	f107 0308 	add.w	r3, r7, #8
  400752:	2005      	movs	r0, #5
  400754:	211e      	movs	r1, #30
  400756:	461a      	mov	r2, r3
  400758:	4b0e      	ldr	r3, [pc, #56]	; (400794 <LCDTask+0x1b4>)
  40075a:	4798      	blx	r3
		sprintf(lcd_buf, "Angle Pure:\n%0.3f Graus\nAngle Comp.:\n%0.3f Graus\nAngle Kalman:\n%0.3f Graus", lcd_angle[0], lcd_angle[1],lcd_angle[2]);
  40075c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
  400760:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
  400764:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
  400768:	f107 0608 	add.w	r6, r7, #8
  40076c:	e9cd 4500 	strd	r4, r5, [sp]
  400770:	e9cd 0102 	strd	r0, r1, [sp, #8]
  400774:	4630      	mov	r0, r6
  400776:	4912      	ldr	r1, [pc, #72]	; (4007c0 <LCDTask+0x1e0>)
  400778:	4c10      	ldr	r4, [pc, #64]	; (4007bc <LCDTask+0x1dc>)
  40077a:	47a0      	blx	r4
		ili9225_draw_string(5,110, lcd_buf);
  40077c:	f107 0308 	add.w	r3, r7, #8
  400780:	2005      	movs	r0, #5
  400782:	216e      	movs	r1, #110	; 0x6e
  400784:	461a      	mov	r2, r3
  400786:	4b03      	ldr	r3, [pc, #12]	; (400794 <LCDTask+0x1b4>)
  400788:	4798      	blx	r3
		/*sprintf(lcd_buf,"%u bytes Free", (uint32_t)xPortGetFreeHeapSize());
		ili9225_draw_string(5,200, lcd_buf);*/
	}
  40078a:	e738      	b.n	4005fe <LCDTask+0x1e>
  40078c:	0040313d 	.word	0x0040313d
  400790:	0040f960 	.word	0x0040f960
  400794:	0040346d 	.word	0x0040346d
  400798:	00405b8d 	.word	0x00405b8d
  40079c:	0040a361 	.word	0x0040a361
  4007a0:	20003f50 	.word	0x20003f50
  4007a4:	004054c1 	.word	0x004054c1
  4007a8:	00405ae1 	.word	0x00405ae1
  4007ac:	20003f34 	.word	0x20003f34
  4007b0:	20003f40 	.word	0x20003f40
  4007b4:	004032d1 	.word	0x004032d1
  4007b8:	0040f970 	.word	0x0040f970
  4007bc:	0040a8f1 	.word	0x0040a8f1
  4007c0:	0040f9a0 	.word	0x0040f9a0

004007c4 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4007c4:	b480      	push	{r7}
  4007c6:	b083      	sub	sp, #12
  4007c8:	af00      	add	r7, sp, #0
  4007ca:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4007cc:	687b      	ldr	r3, [r7, #4]
  4007ce:	2b07      	cmp	r3, #7
  4007d0:	d825      	bhi.n	40081e <osc_get_rate+0x5a>
  4007d2:	a201      	add	r2, pc, #4	; (adr r2, 4007d8 <osc_get_rate+0x14>)
  4007d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4007d8:	004007f9 	.word	0x004007f9
  4007dc:	004007ff 	.word	0x004007ff
  4007e0:	00400805 	.word	0x00400805
  4007e4:	0040080b 	.word	0x0040080b
  4007e8:	0040080f 	.word	0x0040080f
  4007ec:	00400813 	.word	0x00400813
  4007f0:	00400817 	.word	0x00400817
  4007f4:	0040081b 	.word	0x0040081b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4007f8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4007fc:	e010      	b.n	400820 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4007fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400802:	e00d      	b.n	400820 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400804:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400808:	e00a      	b.n	400820 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40080a:	4b08      	ldr	r3, [pc, #32]	; (40082c <osc_get_rate+0x68>)
  40080c:	e008      	b.n	400820 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40080e:	4b08      	ldr	r3, [pc, #32]	; (400830 <osc_get_rate+0x6c>)
  400810:	e006      	b.n	400820 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400812:	4b08      	ldr	r3, [pc, #32]	; (400834 <osc_get_rate+0x70>)
  400814:	e004      	b.n	400820 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400816:	4b07      	ldr	r3, [pc, #28]	; (400834 <osc_get_rate+0x70>)
  400818:	e002      	b.n	400820 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40081a:	4b06      	ldr	r3, [pc, #24]	; (400834 <osc_get_rate+0x70>)
  40081c:	e000      	b.n	400820 <osc_get_rate+0x5c>
	}

	return 0;
  40081e:	2300      	movs	r3, #0
}
  400820:	4618      	mov	r0, r3
  400822:	370c      	adds	r7, #12
  400824:	46bd      	mov	sp, r7
  400826:	f85d 7b04 	ldr.w	r7, [sp], #4
  40082a:	4770      	bx	lr
  40082c:	003d0900 	.word	0x003d0900
  400830:	007a1200 	.word	0x007a1200
  400834:	00b71b00 	.word	0x00b71b00

00400838 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400838:	b580      	push	{r7, lr}
  40083a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40083c:	2006      	movs	r0, #6
  40083e:	4b03      	ldr	r3, [pc, #12]	; (40084c <sysclk_get_main_hz+0x14>)
  400840:	4798      	blx	r3
  400842:	4603      	mov	r3, r0
  400844:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400846:	4618      	mov	r0, r3
  400848:	bd80      	pop	{r7, pc}
  40084a:	bf00      	nop
  40084c:	004007c5 	.word	0x004007c5

00400850 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  400850:	b580      	push	{r7, lr}
  400852:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400854:	4b02      	ldr	r3, [pc, #8]	; (400860 <sysclk_get_peripheral_hz+0x10>)
  400856:	4798      	blx	r3
  400858:	4603      	mov	r3, r0
  40085a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40085c:	4618      	mov	r0, r3
  40085e:	bd80      	pop	{r7, pc}
  400860:	00400839 	.word	0x00400839

00400864 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400864:	b580      	push	{r7, lr}
  400866:	b082      	sub	sp, #8
  400868:	af00      	add	r7, sp, #0
  40086a:	6078      	str	r0, [r7, #4]
  40086c:	460b      	mov	r3, r1
  40086e:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400870:	687a      	ldr	r2, [r7, #4]
  400872:	4b20      	ldr	r3, [pc, #128]	; (4008f4 <usart_serial_putchar+0x90>)
  400874:	429a      	cmp	r2, r3
  400876:	d10a      	bne.n	40088e <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400878:	bf00      	nop
  40087a:	78fb      	ldrb	r3, [r7, #3]
  40087c:	6878      	ldr	r0, [r7, #4]
  40087e:	4619      	mov	r1, r3
  400880:	4b1d      	ldr	r3, [pc, #116]	; (4008f8 <usart_serial_putchar+0x94>)
  400882:	4798      	blx	r3
  400884:	4603      	mov	r3, r0
  400886:	2b00      	cmp	r3, #0
  400888:	d1f7      	bne.n	40087a <usart_serial_putchar+0x16>
		return 1;
  40088a:	2301      	movs	r3, #1
  40088c:	e02d      	b.n	4008ea <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40088e:	687a      	ldr	r2, [r7, #4]
  400890:	4b1a      	ldr	r3, [pc, #104]	; (4008fc <usart_serial_putchar+0x98>)
  400892:	429a      	cmp	r2, r3
  400894:	d10a      	bne.n	4008ac <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  400896:	bf00      	nop
  400898:	78fb      	ldrb	r3, [r7, #3]
  40089a:	6878      	ldr	r0, [r7, #4]
  40089c:	4619      	mov	r1, r3
  40089e:	4b16      	ldr	r3, [pc, #88]	; (4008f8 <usart_serial_putchar+0x94>)
  4008a0:	4798      	blx	r3
  4008a2:	4603      	mov	r3, r0
  4008a4:	2b00      	cmp	r3, #0
  4008a6:	d1f7      	bne.n	400898 <usart_serial_putchar+0x34>
		return 1;
  4008a8:	2301      	movs	r3, #1
  4008aa:	e01e      	b.n	4008ea <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4008ac:	687a      	ldr	r2, [r7, #4]
  4008ae:	4b14      	ldr	r3, [pc, #80]	; (400900 <usart_serial_putchar+0x9c>)
  4008b0:	429a      	cmp	r2, r3
  4008b2:	d10a      	bne.n	4008ca <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  4008b4:	bf00      	nop
  4008b6:	78fb      	ldrb	r3, [r7, #3]
  4008b8:	6878      	ldr	r0, [r7, #4]
  4008ba:	4619      	mov	r1, r3
  4008bc:	4b11      	ldr	r3, [pc, #68]	; (400904 <usart_serial_putchar+0xa0>)
  4008be:	4798      	blx	r3
  4008c0:	4603      	mov	r3, r0
  4008c2:	2b00      	cmp	r3, #0
  4008c4:	d1f7      	bne.n	4008b6 <usart_serial_putchar+0x52>
		return 1;
  4008c6:	2301      	movs	r3, #1
  4008c8:	e00f      	b.n	4008ea <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4008ca:	687a      	ldr	r2, [r7, #4]
  4008cc:	4b0e      	ldr	r3, [pc, #56]	; (400908 <usart_serial_putchar+0xa4>)
  4008ce:	429a      	cmp	r2, r3
  4008d0:	d10a      	bne.n	4008e8 <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  4008d2:	bf00      	nop
  4008d4:	78fb      	ldrb	r3, [r7, #3]
  4008d6:	6878      	ldr	r0, [r7, #4]
  4008d8:	4619      	mov	r1, r3
  4008da:	4b0a      	ldr	r3, [pc, #40]	; (400904 <usart_serial_putchar+0xa0>)
  4008dc:	4798      	blx	r3
  4008de:	4603      	mov	r3, r0
  4008e0:	2b00      	cmp	r3, #0
  4008e2:	d1f7      	bne.n	4008d4 <usart_serial_putchar+0x70>
		return 1;
  4008e4:	2301      	movs	r3, #1
  4008e6:	e000      	b.n	4008ea <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4008e8:	2300      	movs	r3, #0
}
  4008ea:	4618      	mov	r0, r3
  4008ec:	3708      	adds	r7, #8
  4008ee:	46bd      	mov	sp, r7
  4008f0:	bd80      	pop	{r7, pc}
  4008f2:	bf00      	nop
  4008f4:	400e0600 	.word	0x400e0600
  4008f8:	00404631 	.word	0x00404631
  4008fc:	400e0800 	.word	0x400e0800
  400900:	40024000 	.word	0x40024000
  400904:	00404695 	.word	0x00404695
  400908:	40028000 	.word	0x40028000

0040090c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40090c:	b580      	push	{r7, lr}
  40090e:	b084      	sub	sp, #16
  400910:	af00      	add	r7, sp, #0
  400912:	6078      	str	r0, [r7, #4]
  400914:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  400916:	2300      	movs	r3, #0
  400918:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40091a:	687a      	ldr	r2, [r7, #4]
  40091c:	4b1e      	ldr	r3, [pc, #120]	; (400998 <usart_serial_getchar+0x8c>)
  40091e:	429a      	cmp	r2, r3
  400920:	d107      	bne.n	400932 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  400922:	bf00      	nop
  400924:	6878      	ldr	r0, [r7, #4]
  400926:	6839      	ldr	r1, [r7, #0]
  400928:	4b1c      	ldr	r3, [pc, #112]	; (40099c <usart_serial_getchar+0x90>)
  40092a:	4798      	blx	r3
  40092c:	4603      	mov	r3, r0
  40092e:	2b00      	cmp	r3, #0
  400930:	d1f8      	bne.n	400924 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400932:	687a      	ldr	r2, [r7, #4]
  400934:	4b1a      	ldr	r3, [pc, #104]	; (4009a0 <usart_serial_getchar+0x94>)
  400936:	429a      	cmp	r2, r3
  400938:	d107      	bne.n	40094a <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40093a:	bf00      	nop
  40093c:	6878      	ldr	r0, [r7, #4]
  40093e:	6839      	ldr	r1, [r7, #0]
  400940:	4b16      	ldr	r3, [pc, #88]	; (40099c <usart_serial_getchar+0x90>)
  400942:	4798      	blx	r3
  400944:	4603      	mov	r3, r0
  400946:	2b00      	cmp	r3, #0
  400948:	d1f8      	bne.n	40093c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40094a:	687a      	ldr	r2, [r7, #4]
  40094c:	4b15      	ldr	r3, [pc, #84]	; (4009a4 <usart_serial_getchar+0x98>)
  40094e:	429a      	cmp	r2, r3
  400950:	d10d      	bne.n	40096e <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  400952:	bf00      	nop
  400954:	f107 030c 	add.w	r3, r7, #12
  400958:	6878      	ldr	r0, [r7, #4]
  40095a:	4619      	mov	r1, r3
  40095c:	4b12      	ldr	r3, [pc, #72]	; (4009a8 <usart_serial_getchar+0x9c>)
  40095e:	4798      	blx	r3
  400960:	4603      	mov	r3, r0
  400962:	2b00      	cmp	r3, #0
  400964:	d1f6      	bne.n	400954 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  400966:	68fb      	ldr	r3, [r7, #12]
  400968:	b2da      	uxtb	r2, r3
  40096a:	683b      	ldr	r3, [r7, #0]
  40096c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40096e:	687a      	ldr	r2, [r7, #4]
  400970:	4b0e      	ldr	r3, [pc, #56]	; (4009ac <usart_serial_getchar+0xa0>)
  400972:	429a      	cmp	r2, r3
  400974:	d10d      	bne.n	400992 <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  400976:	bf00      	nop
  400978:	f107 030c 	add.w	r3, r7, #12
  40097c:	6878      	ldr	r0, [r7, #4]
  40097e:	4619      	mov	r1, r3
  400980:	4b09      	ldr	r3, [pc, #36]	; (4009a8 <usart_serial_getchar+0x9c>)
  400982:	4798      	blx	r3
  400984:	4603      	mov	r3, r0
  400986:	2b00      	cmp	r3, #0
  400988:	d1f6      	bne.n	400978 <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  40098a:	68fb      	ldr	r3, [r7, #12]
  40098c:	b2da      	uxtb	r2, r3
  40098e:	683b      	ldr	r3, [r7, #0]
  400990:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400992:	3710      	adds	r7, #16
  400994:	46bd      	mov	sp, r7
  400996:	bd80      	pop	{r7, pc}
  400998:	400e0600 	.word	0x400e0600
  40099c:	00404661 	.word	0x00404661
  4009a0:	400e0800 	.word	0x400e0800
  4009a4:	40024000 	.word	0x40024000
  4009a8:	004046c9 	.word	0x004046c9
  4009ac:	40028000 	.word	0x40028000

004009b0 <printf_mux>:
freertos_uart_if freertos_uart;

uint8_t recBuf[50];
uint32_t sizeRecBuf = sizeof(recBuf);

void printf_mux( const char * format, ... ){
  4009b0:	b40f      	push	{r0, r1, r2, r3}
  4009b2:	b590      	push	{r4, r7, lr}
  4009b4:	b0a5      	sub	sp, #148	; 0x94
  4009b6:	af02      	add	r7, sp, #8
	char buffer[128];
	uint32_t n = 0;
  4009b8:	2300      	movs	r3, #0
  4009ba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	va_list(args);
	va_start(args, format);
  4009be:	f107 039c 	add.w	r3, r7, #156	; 0x9c
  4009c2:	603b      	str	r3, [r7, #0]
	n = vsprintf(buffer, format, args);
  4009c4:	1d3b      	adds	r3, r7, #4
  4009c6:	4618      	mov	r0, r3
  4009c8:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
  4009cc:	683a      	ldr	r2, [r7, #0]
  4009ce:	4b0c      	ldr	r3, [pc, #48]	; (400a00 <printf_mux+0x50>)
  4009d0:	4798      	blx	r3
  4009d2:	4603      	mov	r3, r0
  4009d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	freertos_uart_write_packet(freertos_uart, buffer, n, UART_WAIT);
  4009d8:	4b0a      	ldr	r3, [pc, #40]	; (400a04 <printf_mux+0x54>)
  4009da:	681a      	ldr	r2, [r3, #0]
  4009dc:	1d3b      	adds	r3, r7, #4
  4009de:	2100      	movs	r1, #0
  4009e0:	9100      	str	r1, [sp, #0]
  4009e2:	4610      	mov	r0, r2
  4009e4:	4619      	mov	r1, r3
  4009e6:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
  4009ea:	f04f 33ff 	mov.w	r3, #4294967295
  4009ee:	4c06      	ldr	r4, [pc, #24]	; (400a08 <printf_mux+0x58>)
  4009f0:	47a0      	blx	r4
	va_end(args);
}
  4009f2:	378c      	adds	r7, #140	; 0x8c
  4009f4:	46bd      	mov	sp, r7
  4009f6:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
  4009fa:	b004      	add	sp, #16
  4009fc:	4770      	bx	lr
  4009fe:	bf00      	nop
  400a00:	0040cc5d 	.word	0x0040cc5d
  400a04:	20003fb4 	.word	0x20003fb4
  400a08:	004020c9 	.word	0x004020c9

00400a0c <configure_console>:

/**
 * \brief Configure the console UART.
 */
void configure_console(void){
  400a0c:	b580      	push	{r7, lr}
  400a0e:	b088      	sub	sp, #32
  400a10:	af00      	add	r7, sp, #0
		.charlength = CONF_UART_CHAR_LENGTH,
		.stopbits = CONF_UART_STOP_BITS,
		.paritytype = CONF_UART_PARITY,
	};
	
	freertos_peripheral_options_t driver_options = {
  400a12:	4b21      	ldr	r3, [pc, #132]	; (400a98 <configure_console+0x8c>)
  400a14:	613b      	str	r3, [r7, #16]
  400a16:	4b21      	ldr	r3, [pc, #132]	; (400a9c <configure_console+0x90>)
  400a18:	681b      	ldr	r3, [r3, #0]
  400a1a:	617b      	str	r3, [r7, #20]
  400a1c:	230a      	movs	r3, #10
  400a1e:	61bb      	str	r3, [r7, #24]
  400a20:	2301      	movs	r3, #1
  400a22:	773b      	strb	r3, [r7, #28]
  400a24:	2303      	movs	r3, #3
  400a26:	777b      	strb	r3, [r7, #29]
		UART_RS232,
		(USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX)
	};
	
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400a28:	4b1d      	ldr	r3, [pc, #116]	; (400aa0 <configure_console+0x94>)
  400a2a:	4798      	blx	r3
  400a2c:	4603      	mov	r3, r0
  400a2e:	607b      	str	r3, [r7, #4]
	uart_settings.ul_baudrate = CONF_UART_BAUDRATE;
  400a30:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400a34:	60bb      	str	r3, [r7, #8]
	uart_settings.ul_mode = UART_MR_PAR_NO;
  400a36:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400a3a:	60fb      	str	r3, [r7, #12]

	/* Configure console UART. */
	stdio_base = (void *)CONF_UART;
  400a3c:	4b19      	ldr	r3, [pc, #100]	; (400aa4 <configure_console+0x98>)
  400a3e:	4a1a      	ldr	r2, [pc, #104]	; (400aa8 <configure_console+0x9c>)
  400a40:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400a42:	4b1a      	ldr	r3, [pc, #104]	; (400aac <configure_console+0xa0>)
  400a44:	4a1a      	ldr	r2, [pc, #104]	; (400ab0 <configure_console+0xa4>)
  400a46:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400a48:	4b1a      	ldr	r3, [pc, #104]	; (400ab4 <configure_console+0xa8>)
  400a4a:	4a1b      	ldr	r2, [pc, #108]	; (400ab8 <configure_console+0xac>)
  400a4c:	601a      	str	r2, [r3, #0]
	setbuf(stdout, NULL);
  400a4e:	4b1b      	ldr	r3, [pc, #108]	; (400abc <configure_console+0xb0>)
  400a50:	681b      	ldr	r3, [r3, #0]
  400a52:	689b      	ldr	r3, [r3, #8]
  400a54:	4618      	mov	r0, r3
  400a56:	2100      	movs	r1, #0
  400a58:	4b19      	ldr	r3, [pc, #100]	; (400ac0 <configure_console+0xb4>)
  400a5a:	4798      	blx	r3
	setbuf(stdin, NULL);
  400a5c:	4b17      	ldr	r3, [pc, #92]	; (400abc <configure_console+0xb0>)
  400a5e:	681b      	ldr	r3, [r3, #0]
  400a60:	685b      	ldr	r3, [r3, #4]
  400a62:	4618      	mov	r0, r3
  400a64:	2100      	movs	r1, #0
  400a66:	4b16      	ldr	r3, [pc, #88]	; (400ac0 <configure_console+0xb4>)
  400a68:	4798      	blx	r3
	
	freertos_uart = freertos_uart_serial_init(UART0, 
  400a6a:	1d3a      	adds	r2, r7, #4
  400a6c:	f107 0310 	add.w	r3, r7, #16
  400a70:	480d      	ldr	r0, [pc, #52]	; (400aa8 <configure_console+0x9c>)
  400a72:	4611      	mov	r1, r2
  400a74:	461a      	mov	r2, r3
  400a76:	4b13      	ldr	r3, [pc, #76]	; (400ac4 <configure_console+0xb8>)
  400a78:	4798      	blx	r3
  400a7a:	4602      	mov	r2, r0
  400a7c:	4b12      	ldr	r3, [pc, #72]	; (400ac8 <configure_console+0xbc>)
  400a7e:	601a      	str	r2, [r3, #0]
											&uart_settings, 
											&driver_options);
	configASSERT(freertos_uart);
  400a80:	4b11      	ldr	r3, [pc, #68]	; (400ac8 <configure_console+0xbc>)
  400a82:	681b      	ldr	r3, [r3, #0]
  400a84:	2b00      	cmp	r3, #0
  400a86:	d103      	bne.n	400a90 <configure_console+0x84>
  400a88:	4b10      	ldr	r3, [pc, #64]	; (400acc <configure_console+0xc0>)
  400a8a:	4798      	blx	r3
  400a8c:	bf00      	nop
  400a8e:	e7fd      	b.n	400a8c <configure_console+0x80>
}
  400a90:	3720      	adds	r7, #32
  400a92:	46bd      	mov	sp, r7
  400a94:	bd80      	pop	{r7, pc}
  400a96:	bf00      	nop
  400a98:	20003f74 	.word	0x20003f74
  400a9c:	20000124 	.word	0x20000124
  400aa0:	00400851 	.word	0x00400851
  400aa4:	20003fcc 	.word	0x20003fcc
  400aa8:	400e0600 	.word	0x400e0600
  400aac:	20003fc8 	.word	0x20003fc8
  400ab0:	00400865 	.word	0x00400865
  400ab4:	20003fc4 	.word	0x20003fc4
  400ab8:	0040090d 	.word	0x0040090d
  400abc:	20000570 	.word	0x20000570
  400ac0:	0040a7e1 	.word	0x0040a7e1
  400ac4:	00401df5 	.word	0x00401df5
  400ac8:	20003fb4 	.word	0x20003fb4
  400acc:	00404cfd 	.word	0x00404cfd

00400ad0 <UARTTXTask>:

/**
 * \UART TX Task
 */
void UARTTXTask (void *pvParameters){
  400ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400ad4:	b0e5      	sub	sp, #404	; 0x194
  400ad6:	af0a      	add	r7, sp, #40	; 0x28
  400ad8:	f107 0314 	add.w	r3, r7, #20
  400adc:	6018      	str	r0, [r3, #0]
	UNUSED(pvParameters);
	
	double uart_acel[3];
	double uart_angle[3];
	double uart_gyro[3];
	char uartBuf[250] = {0};
  400ade:	f107 031c 	add.w	r3, r7, #28
  400ae2:	461a      	mov	r2, r3
  400ae4:	23fa      	movs	r3, #250	; 0xfa
  400ae6:	4610      	mov	r0, r2
  400ae8:	2100      	movs	r1, #0
  400aea:	461a      	mov	r2, r3
  400aec:	4b76      	ldr	r3, [pc, #472]	; (400cc8 <UARTTXTask+0x1f8>)
  400aee:	4798      	blx	r3
	uint8_t i = 0;
  400af0:	2300      	movs	r3, #0
  400af2:	f887 3167 	strb.w	r3, [r7, #359]	; 0x167
	signed portBASE_TYPE statusQueue;
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  400af6:	2312      	movs	r3, #18
  400af8:	f887 3166 	strb.w	r3, [r7, #358]	; 0x166
	
	for (;;){
		xSemaphoreTake(xseIMUValues, portMAX_DELAY);
  400afc:	4b73      	ldr	r3, [pc, #460]	; (400ccc <UARTTXTask+0x1fc>)
  400afe:	681b      	ldr	r3, [r3, #0]
  400b00:	4618      	mov	r0, r3
  400b02:	2100      	movs	r1, #0
  400b04:	f04f 32ff 	mov.w	r2, #4294967295
  400b08:	2300      	movs	r3, #0
  400b0a:	4c71      	ldr	r4, [pc, #452]	; (400cd0 <UARTTXTask+0x200>)
  400b0c:	47a0      	blx	r4
		
		memset(uart_acel, 0, sizeof(uart_acel));
  400b0e:	f507 73a4 	add.w	r3, r7, #328	; 0x148
  400b12:	4618      	mov	r0, r3
  400b14:	2100      	movs	r1, #0
  400b16:	2218      	movs	r2, #24
  400b18:	4b6b      	ldr	r3, [pc, #428]	; (400cc8 <UARTTXTask+0x1f8>)
  400b1a:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  400b1c:	2300      	movs	r3, #0
  400b1e:	f887 3167 	strb.w	r3, [r7, #359]	; 0x167
  400b22:	e01f      	b.n	400b64 <UARTTXTask+0x94>
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),UART_WAIT);
  400b24:	f897 2167 	ldrb.w	r2, [r7, #359]	; 0x167
  400b28:	4b6a      	ldr	r3, [pc, #424]	; (400cd4 <UARTTXTask+0x204>)
  400b2a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400b2e:	f897 3167 	ldrb.w	r3, [r7, #359]	; 0x167
  400b32:	f507 71a4 	add.w	r1, r7, #328	; 0x148
  400b36:	00db      	lsls	r3, r3, #3
  400b38:	440b      	add	r3, r1
  400b3a:	4610      	mov	r0, r2
  400b3c:	4619      	mov	r1, r3
  400b3e:	f04f 32ff 	mov.w	r2, #4294967295
  400b42:	2301      	movs	r3, #1
  400b44:	4c62      	ldr	r4, [pc, #392]	; (400cd0 <UARTTXTask+0x200>)
  400b46:	47a0      	blx	r4
  400b48:	f8c7 0160 	str.w	r0, [r7, #352]	; 0x160
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  400b4c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
  400b50:	2b01      	cmp	r3, #1
  400b52:	d002      	beq.n	400b5a <UARTTXTask+0x8a>
  400b54:	2000      	movs	r0, #0
  400b56:	4b60      	ldr	r3, [pc, #384]	; (400cd8 <UARTTXTask+0x208>)
  400b58:	4798      	blx	r3
	
	for (;;){
		xSemaphoreTake(xseIMUValues, portMAX_DELAY);
		
		memset(uart_acel, 0, sizeof(uart_acel));
		for (i = 0; i < NUM_AXIS; i++){
  400b5a:	f897 3167 	ldrb.w	r3, [r7, #359]	; 0x167
  400b5e:	3301      	adds	r3, #1
  400b60:	f887 3167 	strb.w	r3, [r7, #359]	; 0x167
  400b64:	f897 3167 	ldrb.w	r3, [r7, #359]	; 0x167
  400b68:	2b02      	cmp	r3, #2
  400b6a:	d9db      	bls.n	400b24 <UARTTXTask+0x54>
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_angle, 0, sizeof(uart_angle));
  400b6c:	f507 7398 	add.w	r3, r7, #304	; 0x130
  400b70:	4618      	mov	r0, r3
  400b72:	2100      	movs	r1, #0
  400b74:	2218      	movs	r2, #24
  400b76:	4b54      	ldr	r3, [pc, #336]	; (400cc8 <UARTTXTask+0x1f8>)
  400b78:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  400b7a:	2300      	movs	r3, #0
  400b7c:	f887 3167 	strb.w	r3, [r7, #359]	; 0x167
  400b80:	e01f      	b.n	400bc2 <UARTTXTask+0xf2>
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),UART_WAIT);
  400b82:	f897 2167 	ldrb.w	r2, [r7, #359]	; 0x167
  400b86:	4b55      	ldr	r3, [pc, #340]	; (400cdc <UARTTXTask+0x20c>)
  400b88:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400b8c:	f897 3167 	ldrb.w	r3, [r7, #359]	; 0x167
  400b90:	f507 7198 	add.w	r1, r7, #304	; 0x130
  400b94:	00db      	lsls	r3, r3, #3
  400b96:	440b      	add	r3, r1
  400b98:	4610      	mov	r0, r2
  400b9a:	4619      	mov	r1, r3
  400b9c:	f04f 32ff 	mov.w	r2, #4294967295
  400ba0:	2301      	movs	r3, #1
  400ba2:	4c4b      	ldr	r4, [pc, #300]	; (400cd0 <UARTTXTask+0x200>)
  400ba4:	47a0      	blx	r4
  400ba6:	f8c7 0160 	str.w	r0, [r7, #352]	; 0x160
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  400baa:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
  400bae:	2b01      	cmp	r3, #1
  400bb0:	d002      	beq.n	400bb8 <UARTTXTask+0xe8>
  400bb2:	2000      	movs	r0, #0
  400bb4:	4b48      	ldr	r3, [pc, #288]	; (400cd8 <UARTTXTask+0x208>)
  400bb6:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_angle, 0, sizeof(uart_angle));
		for (i = 0; i < NUM_AXIS; i++){
  400bb8:	f897 3167 	ldrb.w	r3, [r7, #359]	; 0x167
  400bbc:	3301      	adds	r3, #1
  400bbe:	f887 3167 	strb.w	r3, [r7, #359]	; 0x167
  400bc2:	f897 3167 	ldrb.w	r3, [r7, #359]	; 0x167
  400bc6:	2b02      	cmp	r3, #2
  400bc8:	d9db      	bls.n	400b82 <UARTTXTask+0xb2>
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_gyro, 0, sizeof(uart_gyro));
  400bca:	f507 738c 	add.w	r3, r7, #280	; 0x118
  400bce:	4618      	mov	r0, r3
  400bd0:	2100      	movs	r1, #0
  400bd2:	2218      	movs	r2, #24
  400bd4:	4b3c      	ldr	r3, [pc, #240]	; (400cc8 <UARTTXTask+0x1f8>)
  400bd6:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  400bd8:	2300      	movs	r3, #0
  400bda:	f887 3167 	strb.w	r3, [r7, #359]	; 0x167
  400bde:	e01f      	b.n	400c20 <UARTTXTask+0x150>
			statusQueue = xQueuePeek(xQueueGyro[i], &(uart_gyro[i]),UART_WAIT);
  400be0:	f897 2167 	ldrb.w	r2, [r7, #359]	; 0x167
  400be4:	4b3e      	ldr	r3, [pc, #248]	; (400ce0 <UARTTXTask+0x210>)
  400be6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400bea:	f897 3167 	ldrb.w	r3, [r7, #359]	; 0x167
  400bee:	f507 718c 	add.w	r1, r7, #280	; 0x118
  400bf2:	00db      	lsls	r3, r3, #3
  400bf4:	440b      	add	r3, r1
  400bf6:	4610      	mov	r0, r2
  400bf8:	4619      	mov	r1, r3
  400bfa:	f04f 32ff 	mov.w	r2, #4294967295
  400bfe:	2301      	movs	r3, #1
  400c00:	4c33      	ldr	r4, [pc, #204]	; (400cd0 <UARTTXTask+0x200>)
  400c02:	47a0      	blx	r4
  400c04:	f8c7 0160 	str.w	r0, [r7, #352]	; 0x160
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  400c08:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
  400c0c:	2b01      	cmp	r3, #1
  400c0e:	d002      	beq.n	400c16 <UARTTXTask+0x146>
  400c10:	2000      	movs	r0, #0
  400c12:	4b31      	ldr	r3, [pc, #196]	; (400cd8 <UARTTXTask+0x208>)
  400c14:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_gyro, 0, sizeof(uart_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  400c16:	f897 3167 	ldrb.w	r3, [r7, #359]	; 0x167
  400c1a:	3301      	adds	r3, #1
  400c1c:	f887 3167 	strb.w	r3, [r7, #359]	; 0x167
  400c20:	f897 3167 	ldrb.w	r3, [r7, #359]	; 0x167
  400c24:	2b02      	cmp	r3, #2
  400c26:	d9db      	bls.n	400be0 <UARTTXTask+0x110>
		
		/*sprintf(uartBuf, "Acel:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\nGyro:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\nAngle:\tP = %0.3f\tC = %0.3f\tK = %0.3f\n", 
				uart_acel[0], uart_acel[1], uart_acel[2],
				uart_gyro[0], uart_gyro[1], uart_gyro[2],
				uart_angle[0], uart_angle[1], uart_angle[2]);*/
		sprintf(uartBuf, "Acel:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\nAngle:\tP = %0.3f\tC = %0.3f\tK = %0.3f\n",
  400c28:	f507 73a4 	add.w	r3, r7, #328	; 0x148
  400c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400c30:	e9c7 2300 	strd	r2, r3, [r7]
  400c34:	f507 71a8 	add.w	r1, r7, #336	; 0x150
  400c38:	e9d1 0100 	ldrd	r0, r1, [r1]
  400c3c:	e9c7 0102 	strd	r0, r1, [r7, #8]
  400c40:	f507 72ac 	add.w	r2, r7, #344	; 0x158
  400c44:	e9d2 ab00 	ldrd	sl, fp, [r2]
  400c48:	f507 7398 	add.w	r3, r7, #304	; 0x130
  400c4c:	e9d3 8900 	ldrd	r8, r9, [r3]
  400c50:	f507 7c9c 	add.w	ip, r7, #312	; 0x138
  400c54:	e9dc 4500 	ldrd	r4, r5, [ip]
  400c58:	f507 72a0 	add.w	r2, r7, #320	; 0x140
  400c5c:	e9d2 0100 	ldrd	r0, r1, [r2]
  400c60:	f107 061c 	add.w	r6, r7, #28
  400c64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
  400c68:	e9cd 2300 	strd	r2, r3, [sp]
  400c6c:	e9cd ab02 	strd	sl, fp, [sp, #8]
  400c70:	e9cd 8904 	strd	r8, r9, [sp, #16]
  400c74:	e9cd 4506 	strd	r4, r5, [sp, #24]
  400c78:	e9cd 0108 	strd	r0, r1, [sp, #32]
  400c7c:	4630      	mov	r0, r6
  400c7e:	4919      	ldr	r1, [pc, #100]	; (400ce4 <UARTTXTask+0x214>)
  400c80:	e9d7 2300 	ldrd	r2, r3, [r7]
  400c84:	4c18      	ldr	r4, [pc, #96]	; (400ce8 <UARTTXTask+0x218>)
  400c86:	47a0      	blx	r4
				uart_acel[0], uart_acel[1], uart_acel[2],
				uart_angle[0], uart_angle[1], uart_angle[2]);
		result = freertos_uart_write_packet(freertos_uart, uartBuf, strlen((char *)uartBuf), UART_WAIT);
  400c88:	4b18      	ldr	r3, [pc, #96]	; (400cec <UARTTXTask+0x21c>)
  400c8a:	681c      	ldr	r4, [r3, #0]
  400c8c:	f107 031c 	add.w	r3, r7, #28
  400c90:	4618      	mov	r0, r3
  400c92:	4b17      	ldr	r3, [pc, #92]	; (400cf0 <UARTTXTask+0x220>)
  400c94:	4798      	blx	r3
  400c96:	4603      	mov	r3, r0
  400c98:	f107 021c 	add.w	r2, r7, #28
  400c9c:	2100      	movs	r1, #0
  400c9e:	9100      	str	r1, [sp, #0]
  400ca0:	4620      	mov	r0, r4
  400ca2:	4611      	mov	r1, r2
  400ca4:	461a      	mov	r2, r3
  400ca6:	f04f 33ff 	mov.w	r3, #4294967295
  400caa:	4c12      	ldr	r4, [pc, #72]	; (400cf4 <UARTTXTask+0x224>)
  400cac:	47a0      	blx	r4
  400cae:	4603      	mov	r3, r0
  400cb0:	f887 3166 	strb.w	r3, [r7, #358]	; 0x166
		if (result != STATUS_OK) LED_Toggle(LED2_GPIO);
  400cb4:	f997 3166 	ldrsb.w	r3, [r7, #358]	; 0x166
  400cb8:	2b00      	cmp	r3, #0
  400cba:	d003      	beq.n	400cc4 <UARTTXTask+0x1f4>
  400cbc:	2019      	movs	r0, #25
  400cbe:	4b0e      	ldr	r3, [pc, #56]	; (400cf8 <UARTTXTask+0x228>)
  400cc0:	4798      	blx	r3
	}
  400cc2:	e71b      	b.n	400afc <UARTTXTask+0x2c>
  400cc4:	e71a      	b.n	400afc <UARTTXTask+0x2c>
  400cc6:	bf00      	nop
  400cc8:	0040a361 	.word	0x0040a361
  400ccc:	20003f4c 	.word	0x20003f4c
  400cd0:	004054c1 	.word	0x004054c1
  400cd4:	20003f50 	.word	0x20003f50
  400cd8:	00405ae1 	.word	0x00405ae1
  400cdc:	20003f34 	.word	0x20003f34
  400ce0:	20003f40 	.word	0x20003f40
  400ce4:	0040f9ec 	.word	0x0040f9ec
  400ce8:	0040a8f1 	.word	0x0040a8f1
  400cec:	20003fb4 	.word	0x20003fb4
  400cf0:	0040a93d 	.word	0x0040a93d
  400cf4:	004020c9 	.word	0x004020c9
  400cf8:	004038e1 	.word	0x004038e1

00400cfc <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400cfc:	b580      	push	{r7, lr}
  400cfe:	b082      	sub	sp, #8
  400d00:	af00      	add	r7, sp, #0
  400d02:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400d04:	687b      	ldr	r3, [r7, #4]
  400d06:	2b07      	cmp	r3, #7
  400d08:	d830      	bhi.n	400d6c <osc_enable+0x70>
  400d0a:	a201      	add	r2, pc, #4	; (adr r2, 400d10 <osc_enable+0x14>)
  400d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400d10:	00400d6d 	.word	0x00400d6d
  400d14:	00400d31 	.word	0x00400d31
  400d18:	00400d39 	.word	0x00400d39
  400d1c:	00400d41 	.word	0x00400d41
  400d20:	00400d49 	.word	0x00400d49
  400d24:	00400d51 	.word	0x00400d51
  400d28:	00400d59 	.word	0x00400d59
  400d2c:	00400d63 	.word	0x00400d63
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400d30:	2000      	movs	r0, #0
  400d32:	4b10      	ldr	r3, [pc, #64]	; (400d74 <osc_enable+0x78>)
  400d34:	4798      	blx	r3
		break;
  400d36:	e019      	b.n	400d6c <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400d38:	2001      	movs	r0, #1
  400d3a:	4b0e      	ldr	r3, [pc, #56]	; (400d74 <osc_enable+0x78>)
  400d3c:	4798      	blx	r3
		break;
  400d3e:	e015      	b.n	400d6c <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400d40:	2000      	movs	r0, #0
  400d42:	4b0d      	ldr	r3, [pc, #52]	; (400d78 <osc_enable+0x7c>)
  400d44:	4798      	blx	r3
		break;
  400d46:	e011      	b.n	400d6c <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400d48:	2010      	movs	r0, #16
  400d4a:	4b0b      	ldr	r3, [pc, #44]	; (400d78 <osc_enable+0x7c>)
  400d4c:	4798      	blx	r3
		break;
  400d4e:	e00d      	b.n	400d6c <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400d50:	2020      	movs	r0, #32
  400d52:	4b09      	ldr	r3, [pc, #36]	; (400d78 <osc_enable+0x7c>)
  400d54:	4798      	blx	r3
		break;
  400d56:	e009      	b.n	400d6c <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400d58:	2000      	movs	r0, #0
  400d5a:	213e      	movs	r1, #62	; 0x3e
  400d5c:	4b07      	ldr	r3, [pc, #28]	; (400d7c <osc_enable+0x80>)
  400d5e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400d60:	e004      	b.n	400d6c <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400d62:	2001      	movs	r0, #1
  400d64:	213e      	movs	r1, #62	; 0x3e
  400d66:	4b05      	ldr	r3, [pc, #20]	; (400d7c <osc_enable+0x80>)
  400d68:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400d6a:	bf00      	nop
	}
}
  400d6c:	3708      	adds	r7, #8
  400d6e:	46bd      	mov	sp, r7
  400d70:	bd80      	pop	{r7, pc}
  400d72:	bf00      	nop
  400d74:	00403e1d 	.word	0x00403e1d
  400d78:	00403e89 	.word	0x00403e89
  400d7c:	00403ef9 	.word	0x00403ef9

00400d80 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400d80:	b580      	push	{r7, lr}
  400d82:	b082      	sub	sp, #8
  400d84:	af00      	add	r7, sp, #0
  400d86:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400d88:	687b      	ldr	r3, [r7, #4]
  400d8a:	2b07      	cmp	r3, #7
  400d8c:	d826      	bhi.n	400ddc <osc_is_ready+0x5c>
  400d8e:	a201      	add	r2, pc, #4	; (adr r2, 400d94 <osc_is_ready+0x14>)
  400d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400d94:	00400db5 	.word	0x00400db5
  400d98:	00400db9 	.word	0x00400db9
  400d9c:	00400db9 	.word	0x00400db9
  400da0:	00400dcb 	.word	0x00400dcb
  400da4:	00400dcb 	.word	0x00400dcb
  400da8:	00400dcb 	.word	0x00400dcb
  400dac:	00400dcb 	.word	0x00400dcb
  400db0:	00400dcb 	.word	0x00400dcb
	case OSC_SLCK_32K_RC:
		return 1;
  400db4:	2301      	movs	r3, #1
  400db6:	e012      	b.n	400dde <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400db8:	4b0b      	ldr	r3, [pc, #44]	; (400de8 <osc_is_ready+0x68>)
  400dba:	4798      	blx	r3
  400dbc:	4603      	mov	r3, r0
  400dbe:	2b00      	cmp	r3, #0
  400dc0:	bf0c      	ite	eq
  400dc2:	2300      	moveq	r3, #0
  400dc4:	2301      	movne	r3, #1
  400dc6:	b2db      	uxtb	r3, r3
  400dc8:	e009      	b.n	400dde <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400dca:	4b08      	ldr	r3, [pc, #32]	; (400dec <osc_is_ready+0x6c>)
  400dcc:	4798      	blx	r3
  400dce:	4603      	mov	r3, r0
  400dd0:	2b00      	cmp	r3, #0
  400dd2:	bf0c      	ite	eq
  400dd4:	2300      	moveq	r3, #0
  400dd6:	2301      	movne	r3, #1
  400dd8:	b2db      	uxtb	r3, r3
  400dda:	e000      	b.n	400dde <osc_is_ready+0x5e>
	}

	return 0;
  400ddc:	2300      	movs	r3, #0
}
  400dde:	4618      	mov	r0, r3
  400de0:	3708      	adds	r7, #8
  400de2:	46bd      	mov	sp, r7
  400de4:	bd80      	pop	{r7, pc}
  400de6:	bf00      	nop
  400de8:	00403e55 	.word	0x00403e55
  400dec:	00403f71 	.word	0x00403f71

00400df0 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400df0:	b480      	push	{r7}
  400df2:	b083      	sub	sp, #12
  400df4:	af00      	add	r7, sp, #0
  400df6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400df8:	687b      	ldr	r3, [r7, #4]
  400dfa:	2b07      	cmp	r3, #7
  400dfc:	d825      	bhi.n	400e4a <osc_get_rate+0x5a>
  400dfe:	a201      	add	r2, pc, #4	; (adr r2, 400e04 <osc_get_rate+0x14>)
  400e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400e04:	00400e25 	.word	0x00400e25
  400e08:	00400e2b 	.word	0x00400e2b
  400e0c:	00400e31 	.word	0x00400e31
  400e10:	00400e37 	.word	0x00400e37
  400e14:	00400e3b 	.word	0x00400e3b
  400e18:	00400e3f 	.word	0x00400e3f
  400e1c:	00400e43 	.word	0x00400e43
  400e20:	00400e47 	.word	0x00400e47
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400e24:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400e28:	e010      	b.n	400e4c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400e2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400e2e:	e00d      	b.n	400e4c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400e30:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400e34:	e00a      	b.n	400e4c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400e36:	4b08      	ldr	r3, [pc, #32]	; (400e58 <osc_get_rate+0x68>)
  400e38:	e008      	b.n	400e4c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400e3a:	4b08      	ldr	r3, [pc, #32]	; (400e5c <osc_get_rate+0x6c>)
  400e3c:	e006      	b.n	400e4c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400e3e:	4b08      	ldr	r3, [pc, #32]	; (400e60 <osc_get_rate+0x70>)
  400e40:	e004      	b.n	400e4c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400e42:	4b07      	ldr	r3, [pc, #28]	; (400e60 <osc_get_rate+0x70>)
  400e44:	e002      	b.n	400e4c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400e46:	4b06      	ldr	r3, [pc, #24]	; (400e60 <osc_get_rate+0x70>)
  400e48:	e000      	b.n	400e4c <osc_get_rate+0x5c>
	}

	return 0;
  400e4a:	2300      	movs	r3, #0
}
  400e4c:	4618      	mov	r0, r3
  400e4e:	370c      	adds	r7, #12
  400e50:	46bd      	mov	sp, r7
  400e52:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e56:	4770      	bx	lr
  400e58:	003d0900 	.word	0x003d0900
  400e5c:	007a1200 	.word	0x007a1200
  400e60:	00b71b00 	.word	0x00b71b00

00400e64 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400e64:	b580      	push	{r7, lr}
  400e66:	b082      	sub	sp, #8
  400e68:	af00      	add	r7, sp, #0
  400e6a:	4603      	mov	r3, r0
  400e6c:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400e6e:	bf00      	nop
  400e70:	79fb      	ldrb	r3, [r7, #7]
  400e72:	4618      	mov	r0, r3
  400e74:	4b05      	ldr	r3, [pc, #20]	; (400e8c <osc_wait_ready+0x28>)
  400e76:	4798      	blx	r3
  400e78:	4603      	mov	r3, r0
  400e7a:	f083 0301 	eor.w	r3, r3, #1
  400e7e:	b2db      	uxtb	r3, r3
  400e80:	2b00      	cmp	r3, #0
  400e82:	d1f5      	bne.n	400e70 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400e84:	3708      	adds	r7, #8
  400e86:	46bd      	mov	sp, r7
  400e88:	bd80      	pop	{r7, pc}
  400e8a:	bf00      	nop
  400e8c:	00400d81 	.word	0x00400d81

00400e90 <pll_config_init>:
 * \note The SAM3N PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400e90:	b580      	push	{r7, lr}
  400e92:	b086      	sub	sp, #24
  400e94:	af00      	add	r7, sp, #0
  400e96:	60f8      	str	r0, [r7, #12]
  400e98:	607a      	str	r2, [r7, #4]
  400e9a:	603b      	str	r3, [r7, #0]
  400e9c:	460b      	mov	r3, r1
  400e9e:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400ea0:	7afb      	ldrb	r3, [r7, #11]
  400ea2:	4618      	mov	r0, r3
  400ea4:	4b0d      	ldr	r3, [pc, #52]	; (400edc <pll_config_init+0x4c>)
  400ea6:	4798      	blx	r3
  400ea8:	4602      	mov	r2, r0
  400eaa:	687b      	ldr	r3, [r7, #4]
  400eac:	fbb2 f3f3 	udiv	r3, r2, r3
  400eb0:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400eb2:	697b      	ldr	r3, [r7, #20]
  400eb4:	683a      	ldr	r2, [r7, #0]
  400eb6:	fb02 f303 	mul.w	r3, r2, r3
  400eba:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400ebc:	683b      	ldr	r3, [r7, #0]
  400ebe:	3b01      	subs	r3, #1
  400ec0:	041a      	lsls	r2, r3, #16
  400ec2:	4b07      	ldr	r3, [pc, #28]	; (400ee0 <pll_config_init+0x50>)
  400ec4:	4013      	ands	r3, r2
  400ec6:	687a      	ldr	r2, [r7, #4]
  400ec8:	b2d2      	uxtb	r2, r2
  400eca:	4313      	orrs	r3, r2
  400ecc:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  400ed0:	68fb      	ldr	r3, [r7, #12]
  400ed2:	601a      	str	r2, [r3, #0]
}
  400ed4:	3718      	adds	r7, #24
  400ed6:	46bd      	mov	sp, r7
  400ed8:	bd80      	pop	{r7, pc}
  400eda:	bf00      	nop
  400edc:	00400df1 	.word	0x00400df1
  400ee0:	07ff0000 	.word	0x07ff0000

00400ee4 <pll_enable>:
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400ee4:	b580      	push	{r7, lr}
  400ee6:	b082      	sub	sp, #8
  400ee8:	af00      	add	r7, sp, #0
  400eea:	6078      	str	r0, [r7, #4]
  400eec:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400eee:	683b      	ldr	r3, [r7, #0]
  400ef0:	2b00      	cmp	r3, #0
  400ef2:	d107      	bne.n	400f04 <pll_enable+0x20>
		pmc_disable_pllack(); // Always stop PLL first!
  400ef4:	4b05      	ldr	r3, [pc, #20]	; (400f0c <pll_enable+0x28>)
  400ef6:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400ef8:	4b05      	ldr	r3, [pc, #20]	; (400f10 <pll_enable+0x2c>)
  400efa:	687a      	ldr	r2, [r7, #4]
  400efc:	6812      	ldr	r2, [r2, #0]
  400efe:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  400f02:	629a      	str	r2, [r3, #40]	; 0x28
	}
}
  400f04:	3708      	adds	r7, #8
  400f06:	46bd      	mov	sp, r7
  400f08:	bd80      	pop	{r7, pc}
  400f0a:	bf00      	nop
  400f0c:	00403f8d 	.word	0x00403f8d
  400f10:	400e0400 	.word	0x400e0400

00400f14 <pll_is_locked>:
		pmc_disable_pllack();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400f14:	b580      	push	{r7, lr}
  400f16:	b082      	sub	sp, #8
  400f18:	af00      	add	r7, sp, #0
  400f1a:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400f1c:	687b      	ldr	r3, [r7, #4]
  400f1e:	2b00      	cmp	r3, #0
  400f20:	d103      	bne.n	400f2a <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  400f22:	4b04      	ldr	r3, [pc, #16]	; (400f34 <pll_is_locked+0x20>)
  400f24:	4798      	blx	r3
  400f26:	4603      	mov	r3, r0
  400f28:	e000      	b.n	400f2c <pll_is_locked+0x18>
	}
	else {
		return 0;
  400f2a:	2300      	movs	r3, #0
	}
}
  400f2c:	4618      	mov	r0, r3
  400f2e:	3708      	adds	r7, #8
  400f30:	46bd      	mov	sp, r7
  400f32:	bd80      	pop	{r7, pc}
  400f34:	00403fa5 	.word	0x00403fa5

00400f38 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400f38:	b580      	push	{r7, lr}
  400f3a:	b082      	sub	sp, #8
  400f3c:	af00      	add	r7, sp, #0
  400f3e:	4603      	mov	r3, r0
  400f40:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400f42:	79fb      	ldrb	r3, [r7, #7]
  400f44:	3b03      	subs	r3, #3
  400f46:	2b04      	cmp	r3, #4
  400f48:	d808      	bhi.n	400f5c <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400f4a:	79fb      	ldrb	r3, [r7, #7]
  400f4c:	4618      	mov	r0, r3
  400f4e:	4b05      	ldr	r3, [pc, #20]	; (400f64 <pll_enable_source+0x2c>)
  400f50:	4798      	blx	r3
		osc_wait_ready(e_src);
  400f52:	79fb      	ldrb	r3, [r7, #7]
  400f54:	4618      	mov	r0, r3
  400f56:	4b04      	ldr	r3, [pc, #16]	; (400f68 <pll_enable_source+0x30>)
  400f58:	4798      	blx	r3
		break;
  400f5a:	e000      	b.n	400f5e <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400f5c:	bf00      	nop
	}
}
  400f5e:	3708      	adds	r7, #8
  400f60:	46bd      	mov	sp, r7
  400f62:	bd80      	pop	{r7, pc}
  400f64:	00400cfd 	.word	0x00400cfd
  400f68:	00400e65 	.word	0x00400e65

00400f6c <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400f6c:	b580      	push	{r7, lr}
  400f6e:	b082      	sub	sp, #8
  400f70:	af00      	add	r7, sp, #0
  400f72:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400f74:	bf00      	nop
  400f76:	6878      	ldr	r0, [r7, #4]
  400f78:	4b04      	ldr	r3, [pc, #16]	; (400f8c <pll_wait_for_lock+0x20>)
  400f7a:	4798      	blx	r3
  400f7c:	4603      	mov	r3, r0
  400f7e:	2b00      	cmp	r3, #0
  400f80:	d0f9      	beq.n	400f76 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400f82:	2300      	movs	r3, #0
}
  400f84:	4618      	mov	r0, r3
  400f86:	3708      	adds	r7, #8
  400f88:	46bd      	mov	sp, r7
  400f8a:	bd80      	pop	{r7, pc}
  400f8c:	00400f15 	.word	0x00400f15

00400f90 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400f90:	b580      	push	{r7, lr}
  400f92:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400f94:	2006      	movs	r0, #6
  400f96:	4b03      	ldr	r3, [pc, #12]	; (400fa4 <sysclk_get_main_hz+0x14>)
  400f98:	4798      	blx	r3
  400f9a:	4603      	mov	r3, r0
  400f9c:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400f9e:	4618      	mov	r0, r3
  400fa0:	bd80      	pop	{r7, pc}
  400fa2:	bf00      	nop
  400fa4:	00400df1 	.word	0x00400df1

00400fa8 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400fa8:	b580      	push	{r7, lr}
  400faa:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400fac:	4b02      	ldr	r3, [pc, #8]	; (400fb8 <sysclk_get_cpu_hz+0x10>)
  400fae:	4798      	blx	r3
  400fb0:	4603      	mov	r3, r0
  400fb2:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400fb4:	4618      	mov	r0, r3
  400fb6:	bd80      	pop	{r7, pc}
  400fb8:	00400f91 	.word	0x00400f91

00400fbc <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400fbc:	b590      	push	{r4, r7, lr}
  400fbe:	b083      	sub	sp, #12
  400fc0:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400fc2:	4811      	ldr	r0, [pc, #68]	; (401008 <sysclk_init+0x4c>)
  400fc4:	4b11      	ldr	r3, [pc, #68]	; (40100c <sysclk_init+0x50>)
  400fc6:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400fc8:	2006      	movs	r0, #6
  400fca:	4b11      	ldr	r3, [pc, #68]	; (401010 <sysclk_init+0x54>)
  400fcc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400fce:	1d3b      	adds	r3, r7, #4
  400fd0:	4618      	mov	r0, r3
  400fd2:	2106      	movs	r1, #6
  400fd4:	2201      	movs	r2, #1
  400fd6:	2308      	movs	r3, #8
  400fd8:	4c0e      	ldr	r4, [pc, #56]	; (401014 <sysclk_init+0x58>)
  400fda:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400fdc:	1d3b      	adds	r3, r7, #4
  400fde:	4618      	mov	r0, r3
  400fe0:	2100      	movs	r1, #0
  400fe2:	4b0d      	ldr	r3, [pc, #52]	; (401018 <sysclk_init+0x5c>)
  400fe4:	4798      	blx	r3
		pll_wait_for_lock(0);
  400fe6:	2000      	movs	r0, #0
  400fe8:	4b0c      	ldr	r3, [pc, #48]	; (40101c <sysclk_init+0x60>)
  400fea:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400fec:	2010      	movs	r0, #16
  400fee:	4b0c      	ldr	r3, [pc, #48]	; (401020 <sysclk_init+0x64>)
  400ff0:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400ff2:	4b0c      	ldr	r3, [pc, #48]	; (401024 <sysclk_init+0x68>)
  400ff4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400ff6:	4b0c      	ldr	r3, [pc, #48]	; (401028 <sysclk_init+0x6c>)
  400ff8:	4798      	blx	r3
  400ffa:	4603      	mov	r3, r0
  400ffc:	4618      	mov	r0, r3
  400ffe:	4b03      	ldr	r3, [pc, #12]	; (40100c <sysclk_init+0x50>)
  401000:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  401002:	370c      	adds	r7, #12
  401004:	46bd      	mov	sp, r7
  401006:	bd90      	pop	{r4, r7, pc}
  401008:	02dc6c00 	.word	0x02dc6c00
  40100c:	200000c5 	.word	0x200000c5
  401010:	00400f39 	.word	0x00400f39
  401014:	00400e91 	.word	0x00400e91
  401018:	00400ee5 	.word	0x00400ee5
  40101c:	00400f6d 	.word	0x00400f6d
  401020:	00403d99 	.word	0x00403d99
  401024:	004047ad 	.word	0x004047ad
  401028:	00400fa9 	.word	0x00400fa9

0040102c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  40102c:	b480      	push	{r7}
  40102e:	b083      	sub	sp, #12
  401030:	af00      	add	r7, sp, #0
  401032:	4603      	mov	r3, r0
  401034:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  401036:	4b08      	ldr	r3, [pc, #32]	; (401058 <NVIC_EnableIRQ+0x2c>)
  401038:	f997 2007 	ldrsb.w	r2, [r7, #7]
  40103c:	0952      	lsrs	r2, r2, #5
  40103e:	79f9      	ldrb	r1, [r7, #7]
  401040:	f001 011f 	and.w	r1, r1, #31
  401044:	2001      	movs	r0, #1
  401046:	fa00 f101 	lsl.w	r1, r0, r1
  40104a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40104e:	370c      	adds	r7, #12
  401050:	46bd      	mov	sp, r7
  401052:	f85d 7b04 	ldr.w	r7, [sp], #4
  401056:	4770      	bx	lr
  401058:	e000e100 	.word	0xe000e100

0040105c <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  40105c:	b480      	push	{r7}
  40105e:	b083      	sub	sp, #12
  401060:	af00      	add	r7, sp, #0
  401062:	4603      	mov	r3, r0
  401064:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401066:	4b09      	ldr	r3, [pc, #36]	; (40108c <NVIC_ClearPendingIRQ+0x30>)
  401068:	f997 2007 	ldrsb.w	r2, [r7, #7]
  40106c:	0952      	lsrs	r2, r2, #5
  40106e:	79f9      	ldrb	r1, [r7, #7]
  401070:	f001 011f 	and.w	r1, r1, #31
  401074:	2001      	movs	r0, #1
  401076:	fa00 f101 	lsl.w	r1, r0, r1
  40107a:	3260      	adds	r2, #96	; 0x60
  40107c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  401080:	370c      	adds	r7, #12
  401082:	46bd      	mov	sp, r7
  401084:	f85d 7b04 	ldr.w	r7, [sp], #4
  401088:	4770      	bx	lr
  40108a:	bf00      	nop
  40108c:	e000e100 	.word	0xe000e100

00401090 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401090:	b480      	push	{r7}
  401092:	b083      	sub	sp, #12
  401094:	af00      	add	r7, sp, #0
  401096:	4603      	mov	r3, r0
  401098:	6039      	str	r1, [r7, #0]
  40109a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  40109c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4010a0:	2b00      	cmp	r3, #0
  4010a2:	da0b      	bge.n	4010bc <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4010a4:	490d      	ldr	r1, [pc, #52]	; (4010dc <NVIC_SetPriority+0x4c>)
  4010a6:	79fb      	ldrb	r3, [r7, #7]
  4010a8:	f003 030f 	and.w	r3, r3, #15
  4010ac:	3b04      	subs	r3, #4
  4010ae:	683a      	ldr	r2, [r7, #0]
  4010b0:	b2d2      	uxtb	r2, r2
  4010b2:	0112      	lsls	r2, r2, #4
  4010b4:	b2d2      	uxtb	r2, r2
  4010b6:	440b      	add	r3, r1
  4010b8:	761a      	strb	r2, [r3, #24]
  4010ba:	e009      	b.n	4010d0 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4010bc:	4908      	ldr	r1, [pc, #32]	; (4010e0 <NVIC_SetPriority+0x50>)
  4010be:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4010c2:	683a      	ldr	r2, [r7, #0]
  4010c4:	b2d2      	uxtb	r2, r2
  4010c6:	0112      	lsls	r2, r2, #4
  4010c8:	b2d2      	uxtb	r2, r2
  4010ca:	440b      	add	r3, r1
  4010cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4010d0:	370c      	adds	r7, #12
  4010d2:	46bd      	mov	sp, r7
  4010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010d8:	4770      	bx	lr
  4010da:	bf00      	nop
  4010dc:	e000ed00 	.word	0xe000ed00
  4010e0:	e000e100 	.word	0xe000e100

004010e4 <get_pdc_peripheral_details>:
 * peripheral that has the start address specified by peripheral_to_find.
 */
portBASE_TYPE get_pdc_peripheral_details(
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
  4010e4:	b480      	push	{r7}
  4010e6:	b087      	sub	sp, #28
  4010e8:	af00      	add	r7, sp, #0
  4010ea:	60f8      	str	r0, [r7, #12]
  4010ec:	60b9      	str	r1, [r7, #8]
  4010ee:	607a      	str	r2, [r7, #4]
	size_t x;

	for (x = 0; x < array_size; x++) {
  4010f0:	2300      	movs	r3, #0
  4010f2:	617b      	str	r3, [r7, #20]
  4010f4:	e00b      	b.n	40110e <get_pdc_peripheral_details+0x2a>
		if (peripheral_array[x].peripheral_base_address ==
  4010f6:	697b      	ldr	r3, [r7, #20]
  4010f8:	011b      	lsls	r3, r3, #4
  4010fa:	68fa      	ldr	r2, [r7, #12]
  4010fc:	4413      	add	r3, r2
  4010fe:	681a      	ldr	r2, [r3, #0]
  401100:	687b      	ldr	r3, [r7, #4]
  401102:	429a      	cmp	r2, r3
  401104:	d100      	bne.n	401108 <get_pdc_peripheral_details+0x24>
				peripheral_to_find) {
			break;
  401106:	e006      	b.n	401116 <get_pdc_peripheral_details+0x32>
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
	size_t x;

	for (x = 0; x < array_size; x++) {
  401108:	697b      	ldr	r3, [r7, #20]
  40110a:	3301      	adds	r3, #1
  40110c:	617b      	str	r3, [r7, #20]
  40110e:	697a      	ldr	r2, [r7, #20]
  401110:	68bb      	ldr	r3, [r7, #8]
  401112:	429a      	cmp	r2, r3
  401114:	d3ef      	bcc.n	4010f6 <get_pdc_peripheral_details+0x12>
				peripheral_to_find) {
			break;
		}
	}

	return x;
  401116:	697b      	ldr	r3, [r7, #20]
}
  401118:	4618      	mov	r0, r3
  40111a:	371c      	adds	r7, #28
  40111c:	46bd      	mov	sp, r7
  40111e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401122:	4770      	bx	lr

00401124 <check_requested_operating_mode>:
 */
bool check_requested_operating_mode(
		const enum peripheral_operation_mode requested_operation_mode,
		const enum peripheral_operation_mode valid_operating_modes[],
		portBASE_TYPE num_valid_operating_modes)
{
  401124:	b480      	push	{r7}
  401126:	b087      	sub	sp, #28
  401128:	af00      	add	r7, sp, #0
  40112a:	4603      	mov	r3, r0
  40112c:	60b9      	str	r1, [r7, #8]
  40112e:	607a      	str	r2, [r7, #4]
  401130:	73fb      	strb	r3, [r7, #15]
	bool return_value = false;
  401132:	2300      	movs	r3, #0
  401134:	75fb      	strb	r3, [r7, #23]
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  401136:	2300      	movs	r3, #0
  401138:	613b      	str	r3, [r7, #16]
  40113a:	e00c      	b.n	401156 <check_requested_operating_mode+0x32>
			index_position++) {
		if (requested_operation_mode ==
				valid_operating_modes[index_position]) {
  40113c:	693b      	ldr	r3, [r7, #16]
  40113e:	68ba      	ldr	r2, [r7, #8]
  401140:	4413      	add	r3, r2
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
		if (requested_operation_mode ==
  401142:	781b      	ldrb	r3, [r3, #0]
  401144:	7bfa      	ldrb	r2, [r7, #15]
  401146:	429a      	cmp	r2, r3
  401148:	d102      	bne.n	401150 <check_requested_operating_mode+0x2c>
				valid_operating_modes[index_position]) {
			return_value = true;
  40114a:	2301      	movs	r3, #1
  40114c:	75fb      	strb	r3, [r7, #23]
			break;
  40114e:	e006      	b.n	40115e <check_requested_operating_mode+0x3a>
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
  401150:	693b      	ldr	r3, [r7, #16]
  401152:	3301      	adds	r3, #1
  401154:	613b      	str	r3, [r7, #16]
		portBASE_TYPE num_valid_operating_modes)
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  401156:	693a      	ldr	r2, [r7, #16]
  401158:	687b      	ldr	r3, [r7, #4]
  40115a:	429a      	cmp	r2, r3
  40115c:	dbee      	blt.n	40113c <check_requested_operating_mode+0x18>
			return_value = true;
			break;
		}
	}

	return return_value;
  40115e:	7dfb      	ldrb	r3, [r7, #23]
}
  401160:	4618      	mov	r0, r3
  401162:	371c      	adds	r7, #28
  401164:	46bd      	mov	sp, r7
  401166:	f85d 7b04 	ldr.w	r7, [sp], #4
  40116a:	4770      	bx	lr

0040116c <create_peripheral_control_semaphores>:
 * with the bits set in the options_flags value.
 */
void create_peripheral_control_semaphores(const uint8_t options_flags,
		freertos_dma_event_control_t *tx_dma_control,
		freertos_dma_event_control_t *rx_dma_control)
{
  40116c:	b590      	push	{r4, r7, lr}
  40116e:	b085      	sub	sp, #20
  401170:	af00      	add	r7, sp, #0
  401172:	4603      	mov	r3, r0
  401174:	60b9      	str	r1, [r7, #8]
  401176:	607a      	str	r2, [r7, #4]
  401178:	73fb      	strb	r3, [r7, #15]
	/* If the tx driver is to be thread aware then create an access control
	mutex.  An Rx access mutex is not created in this function as half duplex
	peripherals need only use a single access mutex, and the Tx mutex is used
	for the purpose.  Full duplex peripherals have extra configuration steps
	that are performed separately. */
	if ((options_flags & USE_TX_ACCESS_MUTEX) != 0) {
  40117a:	7bfb      	ldrb	r3, [r7, #15]
  40117c:	f003 0301 	and.w	r3, r3, #1
  401180:	2b00      	cmp	r3, #0
  401182:	d00d      	beq.n	4011a0 <create_peripheral_control_semaphores+0x34>
		tx_dma_control->peripheral_access_mutex = xSemaphoreCreateMutex();
  401184:	2001      	movs	r0, #1
  401186:	4b36      	ldr	r3, [pc, #216]	; (401260 <create_peripheral_control_semaphores+0xf4>)
  401188:	4798      	blx	r3
  40118a:	4602      	mov	r2, r0
  40118c:	68bb      	ldr	r3, [r7, #8]
  40118e:	605a      	str	r2, [r3, #4]
		configASSERT(tx_dma_control->peripheral_access_mutex);
  401190:	68bb      	ldr	r3, [r7, #8]
  401192:	685b      	ldr	r3, [r3, #4]
  401194:	2b00      	cmp	r3, #0
  401196:	d103      	bne.n	4011a0 <create_peripheral_control_semaphores+0x34>
  401198:	4b32      	ldr	r3, [pc, #200]	; (401264 <create_peripheral_control_semaphores+0xf8>)
  40119a:	4798      	blx	r3
  40119c:	bf00      	nop
  40119e:	e7fd      	b.n	40119c <create_peripheral_control_semaphores+0x30>
	}

	/* If the transmit function is only going to return once the transmit is
	complete then create an internal notification semaphore. */
	if ((options_flags & WAIT_TX_COMPLETE) != 0) {
  4011a0:	7bfb      	ldrb	r3, [r7, #15]
  4011a2:	f003 0304 	and.w	r3, r3, #4
  4011a6:	2b00      	cmp	r3, #0
  4011a8:	d024      	beq.n	4011f4 <create_peripheral_control_semaphores+0x88>
		vSemaphoreCreateBinary(
  4011aa:	2001      	movs	r0, #1
  4011ac:	2100      	movs	r1, #0
  4011ae:	2203      	movs	r2, #3
  4011b0:	4b2d      	ldr	r3, [pc, #180]	; (401268 <create_peripheral_control_semaphores+0xfc>)
  4011b2:	4798      	blx	r3
  4011b4:	4602      	mov	r2, r0
  4011b6:	68bb      	ldr	r3, [r7, #8]
  4011b8:	601a      	str	r2, [r3, #0]
  4011ba:	68bb      	ldr	r3, [r7, #8]
  4011bc:	681b      	ldr	r3, [r3, #0]
  4011be:	2b00      	cmp	r3, #0
  4011c0:	d007      	beq.n	4011d2 <create_peripheral_control_semaphores+0x66>
  4011c2:	68bb      	ldr	r3, [r7, #8]
  4011c4:	681b      	ldr	r3, [r3, #0]
  4011c6:	4618      	mov	r0, r3
  4011c8:	2100      	movs	r1, #0
  4011ca:	2200      	movs	r2, #0
  4011cc:	2300      	movs	r3, #0
  4011ce:	4c27      	ldr	r4, [pc, #156]	; (40126c <create_peripheral_control_semaphores+0x100>)
  4011d0:	47a0      	blx	r4
				tx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  4011d2:	68bb      	ldr	r3, [r7, #8]
  4011d4:	681b      	ldr	r3, [r3, #0]
  4011d6:	2b00      	cmp	r3, #0
  4011d8:	d103      	bne.n	4011e2 <create_peripheral_control_semaphores+0x76>
  4011da:	4b22      	ldr	r3, [pc, #136]	; (401264 <create_peripheral_control_semaphores+0xf8>)
  4011dc:	4798      	blx	r3
  4011de:	bf00      	nop
  4011e0:	e7fd      	b.n	4011de <create_peripheral_control_semaphores+0x72>
				tx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created). */
		xSemaphoreTake(
  4011e2:	68bb      	ldr	r3, [r7, #8]
  4011e4:	681b      	ldr	r3, [r3, #0]
  4011e6:	4618      	mov	r0, r3
  4011e8:	2100      	movs	r1, #0
  4011ea:	2200      	movs	r2, #0
  4011ec:	2300      	movs	r3, #0
  4011ee:	4c20      	ldr	r4, [pc, #128]	; (401270 <create_peripheral_control_semaphores+0x104>)
  4011f0:	47a0      	blx	r4
  4011f2:	e002      	b.n	4011fa <create_peripheral_control_semaphores+0x8e>
				tx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		tx_dma_control->transaction_complete_notification_semaphore = NULL;
  4011f4:	68bb      	ldr	r3, [r7, #8]
  4011f6:	2200      	movs	r2, #0
  4011f8:	601a      	str	r2, [r3, #0]
	}

	/* If the receive function is only going to return once the receive
	is complete then create an internal notification semaphore. */
	if (((options_flags & WAIT_RX_COMPLETE) != 0) &&
  4011fa:	7bfb      	ldrb	r3, [r7, #15]
  4011fc:	f003 0308 	and.w	r3, r3, #8
  401200:	2b00      	cmp	r3, #0
  401202:	d027      	beq.n	401254 <create_peripheral_control_semaphores+0xe8>
  401204:	687b      	ldr	r3, [r7, #4]
  401206:	2b00      	cmp	r3, #0
  401208:	d024      	beq.n	401254 <create_peripheral_control_semaphores+0xe8>
			(rx_dma_control != NULL)) {
		vSemaphoreCreateBinary(
  40120a:	2001      	movs	r0, #1
  40120c:	2100      	movs	r1, #0
  40120e:	2203      	movs	r2, #3
  401210:	4b15      	ldr	r3, [pc, #84]	; (401268 <create_peripheral_control_semaphores+0xfc>)
  401212:	4798      	blx	r3
  401214:	4602      	mov	r2, r0
  401216:	687b      	ldr	r3, [r7, #4]
  401218:	601a      	str	r2, [r3, #0]
  40121a:	687b      	ldr	r3, [r7, #4]
  40121c:	681b      	ldr	r3, [r3, #0]
  40121e:	2b00      	cmp	r3, #0
  401220:	d007      	beq.n	401232 <create_peripheral_control_semaphores+0xc6>
  401222:	687b      	ldr	r3, [r7, #4]
  401224:	681b      	ldr	r3, [r3, #0]
  401226:	4618      	mov	r0, r3
  401228:	2100      	movs	r1, #0
  40122a:	2200      	movs	r2, #0
  40122c:	2300      	movs	r3, #0
  40122e:	4c0f      	ldr	r4, [pc, #60]	; (40126c <create_peripheral_control_semaphores+0x100>)
  401230:	47a0      	blx	r4
				rx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  401232:	687b      	ldr	r3, [r7, #4]
  401234:	681b      	ldr	r3, [r3, #0]
  401236:	2b00      	cmp	r3, #0
  401238:	d103      	bne.n	401242 <create_peripheral_control_semaphores+0xd6>
  40123a:	4b0a      	ldr	r3, [pc, #40]	; (401264 <create_peripheral_control_semaphores+0xf8>)
  40123c:	4798      	blx	r3
  40123e:	bf00      	nop
  401240:	e7fd      	b.n	40123e <create_peripheral_control_semaphores+0xd2>
				rx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created. */
		xSemaphoreTake(
  401242:	687b      	ldr	r3, [r7, #4]
  401244:	681b      	ldr	r3, [r3, #0]
  401246:	4618      	mov	r0, r3
  401248:	2100      	movs	r1, #0
  40124a:	2200      	movs	r2, #0
  40124c:	2300      	movs	r3, #0
  40124e:	4c08      	ldr	r4, [pc, #32]	; (401270 <create_peripheral_control_semaphores+0x104>)
  401250:	47a0      	blx	r4
  401252:	e002      	b.n	40125a <create_peripheral_control_semaphores+0xee>
				rx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		rx_dma_control->transaction_complete_notification_semaphore = NULL;
  401254:	687b      	ldr	r3, [r7, #4]
  401256:	2200      	movs	r2, #0
  401258:	601a      	str	r2, [r3, #0]
	}
}
  40125a:	3714      	adds	r7, #20
  40125c:	46bd      	mov	sp, r7
  40125e:	bd90      	pop	{r4, r7, pc}
  401260:	004051ad 	.word	0x004051ad
  401264:	00404cfd 	.word	0x00404cfd
  401268:	00405115 	.word	0x00405115
  40126c:	00405295 	.word	0x00405295
  401270:	004054c1 	.word	0x004054c1

00401274 <configure_interrupt_controller>:
 * Configure the NVIC to enable, and set the priority of, the interrupt
 * specified by peripheral_irq.
 */
void configure_interrupt_controller(const enum IRQn peripheral_irq,
		uint32_t interrupt_priority)
{
  401274:	b580      	push	{r7, lr}
  401276:	b082      	sub	sp, #8
  401278:	af00      	add	r7, sp, #0
  40127a:	4603      	mov	r3, r0
  40127c:	6039      	str	r1, [r7, #0]
  40127e:	71fb      	strb	r3, [r7, #7]
	configASSERT(interrupt_priority <=
  401280:	683b      	ldr	r3, [r7, #0]
  401282:	2b0f      	cmp	r3, #15
  401284:	d903      	bls.n	40128e <configure_interrupt_controller+0x1a>
  401286:	4b0f      	ldr	r3, [pc, #60]	; (4012c4 <configure_interrupt_controller+0x50>)
  401288:	4798      	blx	r3
  40128a:	bf00      	nop
  40128c:	e7fd      	b.n	40128a <configure_interrupt_controller+0x16>
            configLIBRARY_LOWEST_INTERRUPT_PRIORITY);
	configASSERT(interrupt_priority >=
  40128e:	683b      	ldr	r3, [r7, #0]
  401290:	2b09      	cmp	r3, #9
  401292:	d803      	bhi.n	40129c <configure_interrupt_controller+0x28>
  401294:	4b0b      	ldr	r3, [pc, #44]	; (4012c4 <configure_interrupt_controller+0x50>)
  401296:	4798      	blx	r3
  401298:	bf00      	nop
  40129a:	e7fd      	b.n	401298 <configure_interrupt_controller+0x24>
			configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);

	NVIC_ClearPendingIRQ(peripheral_irq);
  40129c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4012a0:	4618      	mov	r0, r3
  4012a2:	4b09      	ldr	r3, [pc, #36]	; (4012c8 <configure_interrupt_controller+0x54>)
  4012a4:	4798      	blx	r3
	NVIC_SetPriority(peripheral_irq, interrupt_priority);
  4012a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4012aa:	4618      	mov	r0, r3
  4012ac:	6839      	ldr	r1, [r7, #0]
  4012ae:	4b07      	ldr	r3, [pc, #28]	; (4012cc <configure_interrupt_controller+0x58>)
  4012b0:	4798      	blx	r3
	NVIC_EnableIRQ(peripheral_irq);
  4012b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4012b6:	4618      	mov	r0, r3
  4012b8:	4b05      	ldr	r3, [pc, #20]	; (4012d0 <configure_interrupt_controller+0x5c>)
  4012ba:	4798      	blx	r3
}
  4012bc:	3708      	adds	r7, #8
  4012be:	46bd      	mov	sp, r7
  4012c0:	bd80      	pop	{r7, pc}
  4012c2:	bf00      	nop
  4012c4:	00404cfd 	.word	0x00404cfd
  4012c8:	0040105d 	.word	0x0040105d
  4012cc:	00401091 	.word	0x00401091
  4012d0:	0040102d 	.word	0x0040102d

004012d4 <freertos_obtain_peripheral_access_mutex>:
 * did not become available within max_block_time_ticks tick periods.
 */
status_code_t freertos_obtain_peripheral_access_mutex(
		freertos_dma_event_control_t *dma_event_control,
		portTickType *max_block_time_ticks)
{
  4012d4:	b590      	push	{r4, r7, lr}
  4012d6:	b087      	sub	sp, #28
  4012d8:	af00      	add	r7, sp, #0
  4012da:	6078      	str	r0, [r7, #4]
  4012dc:	6039      	str	r1, [r7, #0]
	status_code_t return_value = STATUS_OK;
  4012de:	2300      	movs	r3, #0
  4012e0:	75fb      	strb	r3, [r7, #23]
	xTimeOutType time_out_definition;

	if (dma_event_control->peripheral_access_mutex != NULL) {
  4012e2:	687b      	ldr	r3, [r7, #4]
  4012e4:	685b      	ldr	r3, [r3, #4]
  4012e6:	2b00      	cmp	r3, #0
  4012e8:	d020      	beq.n	40132c <freertos_obtain_peripheral_access_mutex+0x58>
		/* Remember the time on entry. */
		vTaskSetTimeOutState(&time_out_definition);
  4012ea:	f107 030c 	add.w	r3, r7, #12
  4012ee:	4618      	mov	r0, r3
  4012f0:	4b11      	ldr	r3, [pc, #68]	; (401338 <freertos_obtain_peripheral_access_mutex+0x64>)
  4012f2:	4798      	blx	r3

		/* Wait to get exclusive access to the peripheral. */
		if (xSemaphoreTake(dma_event_control->peripheral_access_mutex,
  4012f4:	687b      	ldr	r3, [r7, #4]
  4012f6:	685a      	ldr	r2, [r3, #4]
  4012f8:	683b      	ldr	r3, [r7, #0]
  4012fa:	681b      	ldr	r3, [r3, #0]
  4012fc:	4610      	mov	r0, r2
  4012fe:	2100      	movs	r1, #0
  401300:	461a      	mov	r2, r3
  401302:	2300      	movs	r3, #0
  401304:	4c0d      	ldr	r4, [pc, #52]	; (40133c <freertos_obtain_peripheral_access_mutex+0x68>)
  401306:	47a0      	blx	r4
  401308:	4603      	mov	r3, r0
  40130a:	2b00      	cmp	r3, #0
  40130c:	d102      	bne.n	401314 <freertos_obtain_peripheral_access_mutex+0x40>
				*max_block_time_ticks) == pdFAIL) {
			return_value = ERR_TIMEOUT;
  40130e:	23fd      	movs	r3, #253	; 0xfd
  401310:	75fb      	strb	r3, [r7, #23]
  401312:	e00b      	b.n	40132c <freertos_obtain_peripheral_access_mutex+0x58>
		} else {
			/* Adjust the time out value in case the task had to block to
			wait for the semaphore. */
			if (xTaskCheckForTimeOut(&time_out_definition,
  401314:	f107 030c 	add.w	r3, r7, #12
  401318:	4618      	mov	r0, r3
  40131a:	6839      	ldr	r1, [r7, #0]
  40131c:	4b08      	ldr	r3, [pc, #32]	; (401340 <freertos_obtain_peripheral_access_mutex+0x6c>)
  40131e:	4798      	blx	r3
  401320:	4603      	mov	r3, r0
  401322:	2b01      	cmp	r3, #1
  401324:	d102      	bne.n	40132c <freertos_obtain_peripheral_access_mutex+0x58>
					max_block_time_ticks) == pdTRUE) {
				*max_block_time_ticks = 0;
  401326:	683b      	ldr	r3, [r7, #0]
  401328:	2200      	movs	r2, #0
  40132a:	601a      	str	r2, [r3, #0]
			}
		}
	}

	return return_value;
  40132c:	7dfb      	ldrb	r3, [r7, #23]
  40132e:	b25b      	sxtb	r3, r3
}
  401330:	4618      	mov	r0, r3
  401332:	371c      	adds	r7, #28
  401334:	46bd      	mov	sp, r7
  401336:	bd90      	pop	{r4, r7, pc}
  401338:	0040619d 	.word	0x0040619d
  40133c:	004054c1 	.word	0x004054c1
  401340:	004061d5 	.word	0x004061d5

00401344 <freertos_start_pdc_transfer>:
 */
void freertos_start_pdc_transfer(
		freertos_dma_event_control_t *dma_event_control,
		const uint8_t *data, size_t len, void *pdc_base_address,
		xSemaphoreHandle notification_semaphore, bool is_transmitting)
{
  401344:	b590      	push	{r4, r7, lr}
  401346:	b087      	sub	sp, #28
  401348:	af00      	add	r7, sp, #0
  40134a:	60f8      	str	r0, [r7, #12]
  40134c:	60b9      	str	r1, [r7, #8]
  40134e:	607a      	str	r2, [r7, #4]
  401350:	603b      	str	r3, [r7, #0]
	/* Remember which semaphore is to be used to indicate the end of
	transmission.  If notification_semaphore is NULL then either no
	semaphore is being used, or the driver is using an internal notification
	semaphore because it is configured to wait until the transmit has
	completed before returning. */
	if (notification_semaphore != NULL) {
  401352:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401354:	2b00      	cmp	r3, #0
  401356:	d002      	beq.n	40135e <freertos_start_pdc_transfer+0x1a>
		dma_event_control->transaction_complete_notification_semaphore =
  401358:	68fb      	ldr	r3, [r7, #12]
  40135a:	6aba      	ldr	r2, [r7, #40]	; 0x28
  40135c:	601a      	str	r2, [r3, #0]
				notification_semaphore;
	}

	/* Ensure the notification semaphore starts in the expected state in case
	the previous PDC transfer didn't complete for any reason. */
	if (dma_event_control->transaction_complete_notification_semaphore !=
  40135e:	68fb      	ldr	r3, [r7, #12]
  401360:	681b      	ldr	r3, [r3, #0]
  401362:	2b00      	cmp	r3, #0
  401364:	d007      	beq.n	401376 <freertos_start_pdc_transfer+0x32>
			NULL) {
		xSemaphoreTake(
  401366:	68fb      	ldr	r3, [r7, #12]
  401368:	681b      	ldr	r3, [r3, #0]
  40136a:	4618      	mov	r0, r3
  40136c:	2100      	movs	r1, #0
  40136e:	2200      	movs	r2, #0
  401370:	2300      	movs	r3, #0
  401372:	4c17      	ldr	r4, [pc, #92]	; (4013d0 <freertos_start_pdc_transfer+0x8c>)
  401374:	47a0      	blx	r4
				dma_event_control->transaction_complete_notification_semaphore,
				0);
	}

	/* Configure the PDC to transmit or receive parameters. */
	pdc_packet.ul_addr = (uint32_t) data;
  401376:	68bb      	ldr	r3, [r7, #8]
  401378:	613b      	str	r3, [r7, #16]
	pdc_packet.ul_size = (uint32_t) len;
  40137a:	687b      	ldr	r3, [r7, #4]
  40137c:	617b      	str	r3, [r7, #20]

	if (is_transmitting == true) {
  40137e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
  401382:	2b00      	cmp	r3, #0
  401384:	d011      	beq.n	4013aa <freertos_start_pdc_transfer+0x66>
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_TXTDIS);
  401386:	6838      	ldr	r0, [r7, #0]
  401388:	f44f 7100 	mov.w	r1, #512	; 0x200
  40138c:	4b11      	ldr	r3, [pc, #68]	; (4013d4 <freertos_start_pdc_transfer+0x90>)
  40138e:	4798      	blx	r3
		pdc_tx_init(pdc_base_address, &pdc_packet, NULL);
  401390:	f107 0310 	add.w	r3, r7, #16
  401394:	6838      	ldr	r0, [r7, #0]
  401396:	4619      	mov	r1, r3
  401398:	2200      	movs	r2, #0
  40139a:	4b0f      	ldr	r3, [pc, #60]	; (4013d8 <freertos_start_pdc_transfer+0x94>)
  40139c:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_TXTEN);
  40139e:	6838      	ldr	r0, [r7, #0]
  4013a0:	f44f 7180 	mov.w	r1, #256	; 0x100
  4013a4:	4b0d      	ldr	r3, [pc, #52]	; (4013dc <freertos_start_pdc_transfer+0x98>)
  4013a6:	4798      	blx	r3
  4013a8:	e00e      	b.n	4013c8 <freertos_start_pdc_transfer+0x84>
	} else {
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_RXTDIS);
  4013aa:	6838      	ldr	r0, [r7, #0]
  4013ac:	2102      	movs	r1, #2
  4013ae:	4b09      	ldr	r3, [pc, #36]	; (4013d4 <freertos_start_pdc_transfer+0x90>)
  4013b0:	4798      	blx	r3
		pdc_rx_init(pdc_base_address, &pdc_packet, NULL);
  4013b2:	f107 0310 	add.w	r3, r7, #16
  4013b6:	6838      	ldr	r0, [r7, #0]
  4013b8:	4619      	mov	r1, r3
  4013ba:	2200      	movs	r2, #0
  4013bc:	4b08      	ldr	r3, [pc, #32]	; (4013e0 <freertos_start_pdc_transfer+0x9c>)
  4013be:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_RXTEN);
  4013c0:	6838      	ldr	r0, [r7, #0]
  4013c2:	2101      	movs	r1, #1
  4013c4:	4b05      	ldr	r3, [pc, #20]	; (4013dc <freertos_start_pdc_transfer+0x98>)
  4013c6:	4798      	blx	r3
	}
}
  4013c8:	371c      	adds	r7, #28
  4013ca:	46bd      	mov	sp, r7
  4013cc:	bd90      	pop	{r4, r7, pc}
  4013ce:	bf00      	nop
  4013d0:	004054c1 	.word	0x004054c1
  4013d4:	00403575 	.word	0x00403575
  4013d8:	004034cd 	.word	0x004034cd
  4013dc:	00403555 	.word	0x00403555
  4013e0:	00403511 	.word	0x00403511

004013e4 <freertos_optionally_wait_transfer_completion>:
 */
status_code_t freertos_optionally_wait_transfer_completion(
		freertos_dma_event_control_t *dma_event_control,
		xSemaphoreHandle notification_semaphore,
		portTickType max_block_time_ticks)
{
  4013e4:	b590      	push	{r4, r7, lr}
  4013e6:	b087      	sub	sp, #28
  4013e8:	af00      	add	r7, sp, #0
  4013ea:	60f8      	str	r0, [r7, #12]
  4013ec:	60b9      	str	r1, [r7, #8]
  4013ee:	607a      	str	r2, [r7, #4]
	status_code_t return_value = STATUS_OK;
  4013f0:	2300      	movs	r3, #0
  4013f2:	75fb      	strb	r3, [r7, #23]

	if (notification_semaphore == NULL) {
  4013f4:	68bb      	ldr	r3, [r7, #8]
  4013f6:	2b00      	cmp	r3, #0
  4013f8:	d110      	bne.n	40141c <freertos_optionally_wait_transfer_completion+0x38>
		if (dma_event_control->transaction_complete_notification_semaphore !=
  4013fa:	68fb      	ldr	r3, [r7, #12]
  4013fc:	681b      	ldr	r3, [r3, #0]
  4013fe:	2b00      	cmp	r3, #0
  401400:	d00c      	beq.n	40141c <freertos_optionally_wait_transfer_completion+0x38>
				NULL) {
			/* Wait until notified by the ISR that transmission is
			complete. */
			if (xSemaphoreTake(dma_event_control->
  401402:	68fb      	ldr	r3, [r7, #12]
  401404:	681b      	ldr	r3, [r3, #0]
  401406:	4618      	mov	r0, r3
  401408:	2100      	movs	r1, #0
  40140a:	687a      	ldr	r2, [r7, #4]
  40140c:	2300      	movs	r3, #0
  40140e:	4c06      	ldr	r4, [pc, #24]	; (401428 <freertos_optionally_wait_transfer_completion+0x44>)
  401410:	47a0      	blx	r4
  401412:	4603      	mov	r3, r0
  401414:	2b01      	cmp	r3, #1
  401416:	d001      	beq.n	40141c <freertos_optionally_wait_transfer_completion+0x38>
					transaction_complete_notification_semaphore,
					max_block_time_ticks) != pdPASS) {
				return_value = ERR_TIMEOUT;
  401418:	23fd      	movs	r3, #253	; 0xfd
  40141a:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	return return_value;
  40141c:	7dfb      	ldrb	r3, [r7, #23]
  40141e:	b25b      	sxtb	r3, r3
}
  401420:	4618      	mov	r0, r3
  401422:	371c      	adds	r7, #28
  401424:	46bd      	mov	sp, r7
  401426:	bd90      	pop	{r4, r7, pc}
  401428:	004054c1 	.word	0x004054c1

0040142c <freertos_twi_master_init>:
 *     be used with FreeRTOS TWI read and write functions is returned.  If
 *     the initialisation fails then NULL is returned.
 */
freertos_twi_if freertos_twi_master_init(Twi *p_twi,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  40142c:	b580      	push	{r7, lr}
  40142e:	b086      	sub	sp, #24
  401430:	af00      	add	r7, sp, #0
  401432:	6078      	str	r0, [r7, #4]
  401434:	6039      	str	r1, [r7, #0]
	portBASE_TYPE twi_index;
	bool is_valid_operating_mode;
	freertos_twi_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {TWI_I2C_MASTER};
  401436:	2303      	movs	r3, #3
  401438:	733b      	strb	r3, [r7, #12]

	/* Find the index into the all_twi_definitions array that holds details of
	the p_twi peripheral. */
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  40143a:	484d      	ldr	r0, [pc, #308]	; (401570 <freertos_twi_master_init+0x144>)
  40143c:	2101      	movs	r1, #1
  40143e:	687a      	ldr	r2, [r7, #4]
  401440:	4b4c      	ldr	r3, [pc, #304]	; (401574 <freertos_twi_master_init+0x148>)
  401442:	4798      	blx	r3
  401444:	6138      	str	r0, [r7, #16]
			(void *) p_twi);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  401446:	683b      	ldr	r3, [r7, #0]
  401448:	7b1a      	ldrb	r2, [r3, #12]
  40144a:	f107 030c 	add.w	r3, r7, #12
  40144e:	4610      	mov	r0, r2
  401450:	4619      	mov	r1, r3
  401452:	2201      	movs	r2, #1
  401454:	4b48      	ldr	r3, [pc, #288]	; (401578 <freertos_twi_master_init+0x14c>)
  401456:	4798      	blx	r3
  401458:	4603      	mov	r3, r0
  40145a:	73fb      	strb	r3, [r7, #15]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_twi pointer was used, and a valid
	operating mode was requested. */
	if ((twi_index < MAX_TWIS) && (is_valid_operating_mode == true)) {
  40145c:	693b      	ldr	r3, [r7, #16]
  40145e:	2b00      	cmp	r3, #0
  401460:	dc7e      	bgt.n	401560 <freertos_twi_master_init+0x134>
  401462:	7bfb      	ldrb	r3, [r7, #15]
  401464:	2b00      	cmp	r3, #0
  401466:	d07b      	beq.n	401560 <freertos_twi_master_init+0x134>
		/* This function must be called exactly once per supported twi.  Check
		it has not been called	before. */
		configASSERT(memcmp((void *)&(tx_dma_control[twi_index]),
  401468:	693b      	ldr	r3, [r7, #16]
  40146a:	00da      	lsls	r2, r3, #3
  40146c:	4b43      	ldr	r3, [pc, #268]	; (40157c <freertos_twi_master_init+0x150>)
  40146e:	4413      	add	r3, r2
  401470:	4618      	mov	r0, r3
  401472:	4943      	ldr	r1, [pc, #268]	; (401580 <freertos_twi_master_init+0x154>)
  401474:	2208      	movs	r2, #8
  401476:	4b43      	ldr	r3, [pc, #268]	; (401584 <freertos_twi_master_init+0x158>)
  401478:	4798      	blx	r3
  40147a:	4603      	mov	r3, r0
  40147c:	2b00      	cmp	r3, #0
  40147e:	d003      	beq.n	401488 <freertos_twi_master_init+0x5c>
  401480:	4b41      	ldr	r3, [pc, #260]	; (401588 <freertos_twi_master_init+0x15c>)
  401482:	4798      	blx	r3
  401484:	bf00      	nop
  401486:	e7fd      	b.n	401484 <freertos_twi_master_init+0x58>
				&null_dma_control,
				sizeof(null_dma_control)) == 0);
		configASSERT(memcmp((void *)&(rx_dma_control[twi_index]),
  401488:	693b      	ldr	r3, [r7, #16]
  40148a:	00da      	lsls	r2, r3, #3
  40148c:	4b3f      	ldr	r3, [pc, #252]	; (40158c <freertos_twi_master_init+0x160>)
  40148e:	4413      	add	r3, r2
  401490:	4618      	mov	r0, r3
  401492:	493b      	ldr	r1, [pc, #236]	; (401580 <freertos_twi_master_init+0x154>)
  401494:	2208      	movs	r2, #8
  401496:	4b3b      	ldr	r3, [pc, #236]	; (401584 <freertos_twi_master_init+0x158>)
  401498:	4798      	blx	r3
  40149a:	4603      	mov	r3, r0
  40149c:	2b00      	cmp	r3, #0
  40149e:	d003      	beq.n	4014a8 <freertos_twi_master_init+0x7c>
  4014a0:	4b39      	ldr	r3, [pc, #228]	; (401588 <freertos_twi_master_init+0x15c>)
  4014a2:	4798      	blx	r3
  4014a4:	bf00      	nop
  4014a6:	e7fd      	b.n	4014a4 <freertos_twi_master_init+0x78>
		uint32_t temp = (uint32_t)(all_twi_definitions[twi_index].peripheral_base_address - 0x600);
		Flexcom *p_flexcom = (Flexcom *)temp;
		flexcom_enable(p_flexcom);
		flexcom_set_opmode(p_flexcom, FLEXCOM_TWI);
#else
		pmc_enable_periph_clk(
  4014a8:	4a31      	ldr	r2, [pc, #196]	; (401570 <freertos_twi_master_init+0x144>)
  4014aa:	693b      	ldr	r3, [r7, #16]
  4014ac:	011b      	lsls	r3, r3, #4
  4014ae:	4413      	add	r3, r2
  4014b0:	3308      	adds	r3, #8
  4014b2:	681b      	ldr	r3, [r3, #0]
  4014b4:	4618      	mov	r0, r3
  4014b6:	4b36      	ldr	r3, [pc, #216]	; (401590 <freertos_twi_master_init+0x164>)
  4014b8:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_id);
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
  4014ba:	4a2d      	ldr	r2, [pc, #180]	; (401570 <freertos_twi_master_init+0x144>)
  4014bc:	693b      	ldr	r3, [r7, #16]
  4014be:	011b      	lsls	r3, r3, #4
  4014c0:	4413      	add	r3, r2
  4014c2:	685b      	ldr	r3, [r3, #4]
  4014c4:	4618      	mov	r0, r3
  4014c6:	f240 2102 	movw	r1, #514	; 0x202
  4014ca:	4b32      	ldr	r3, [pc, #200]	; (401594 <freertos_twi_master_init+0x168>)
  4014cc:	4798      	blx	r3
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  4014ce:	4a28      	ldr	r2, [pc, #160]	; (401570 <freertos_twi_master_init+0x144>)
  4014d0:	693b      	ldr	r3, [r7, #16]
  4014d2:	011b      	lsls	r3, r3, #4
  4014d4:	4413      	add	r3, r2
  4014d6:	681b      	ldr	r3, [r3, #0]
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
  4014d8:	4618      	mov	r0, r3
  4014da:	f04f 31ff 	mov.w	r1, #4294967295
  4014de:	4b2e      	ldr	r3, [pc, #184]	; (401598 <freertos_twi_master_init+0x16c>)
  4014e0:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
				all_twi_definitions[twi_index].peripheral_base_address);
  4014e2:	4a23      	ldr	r2, [pc, #140]	; (401570 <freertos_twi_master_init+0x144>)
  4014e4:	693b      	ldr	r3, [r7, #16]
  4014e6:	011b      	lsls	r3, r3, #4
  4014e8:	4413      	add	r3, r2
  4014ea:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
  4014ec:	4618      	mov	r0, r3
  4014ee:	4b2b      	ldr	r3, [pc, #172]	; (40159c <freertos_twi_master_init+0x170>)
  4014f0:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
  4014f2:	683b      	ldr	r3, [r7, #0]
  4014f4:	7b1b      	ldrb	r3, [r3, #12]
  4014f6:	2b03      	cmp	r3, #3
  4014f8:	d000      	beq.n	4014fc <freertos_twi_master_init+0xd0>
					all_twi_definitions[twi_index].peripheral_base_address);
			break;

		default:
			/* No other modes are currently supported. */
			break;
  4014fa:	e008      	b.n	40150e <freertos_twi_master_init+0xe2>

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
					all_twi_definitions[twi_index].peripheral_base_address);
  4014fc:	4a1c      	ldr	r2, [pc, #112]	; (401570 <freertos_twi_master_init+0x144>)
  4014fe:	693b      	ldr	r3, [r7, #16]
  401500:	011b      	lsls	r3, r3, #4
  401502:	4413      	add	r3, r2
  401504:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
  401506:	4618      	mov	r0, r3
  401508:	4b25      	ldr	r3, [pc, #148]	; (4015a0 <freertos_twi_master_init+0x174>)
  40150a:	4798      	blx	r3
					all_twi_definitions[twi_index].peripheral_base_address);
			break;
  40150c:	bf00      	nop
		}

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is half duplex so only a single access
		mutex is required. */
		create_peripheral_control_semaphores(
  40150e:	683b      	ldr	r3, [r7, #0]
  401510:	7b59      	ldrb	r1, [r3, #13]
  401512:	693b      	ldr	r3, [r7, #16]
  401514:	00da      	lsls	r2, r3, #3
  401516:	4b19      	ldr	r3, [pc, #100]	; (40157c <freertos_twi_master_init+0x150>)
  401518:	441a      	add	r2, r3
  40151a:	693b      	ldr	r3, [r7, #16]
  40151c:	00d8      	lsls	r0, r3, #3
  40151e:	4b1b      	ldr	r3, [pc, #108]	; (40158c <freertos_twi_master_init+0x160>)
  401520:	4403      	add	r3, r0
  401522:	4608      	mov	r0, r1
  401524:	4611      	mov	r1, r2
  401526:	461a      	mov	r2, r3
  401528:	4b1e      	ldr	r3, [pc, #120]	; (4015a4 <freertos_twi_master_init+0x178>)
  40152a:	4798      	blx	r3
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  40152c:	4a10      	ldr	r2, [pc, #64]	; (401570 <freertos_twi_master_init+0x144>)
  40152e:	693b      	ldr	r3, [r7, #16]
  401530:	011b      	lsls	r3, r3, #4
  401532:	4413      	add	r3, r2
  401534:	681b      	ldr	r3, [r3, #0]
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
  401536:	4618      	mov	r0, r3
  401538:	f44f 7150 	mov.w	r1, #832	; 0x340
  40153c:	4b1a      	ldr	r3, [pc, #104]	; (4015a8 <freertos_twi_master_init+0x17c>)
  40153e:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Configure and enable the TWI interrupt in the interrupt controller. */
		configure_interrupt_controller(
  401540:	4a0b      	ldr	r2, [pc, #44]	; (401570 <freertos_twi_master_init+0x144>)
  401542:	693b      	ldr	r3, [r7, #16]
  401544:	011b      	lsls	r3, r3, #4
  401546:	4413      	add	r3, r2
  401548:	3308      	adds	r3, #8
  40154a:	791a      	ldrb	r2, [r3, #4]
  40154c:	683b      	ldr	r3, [r7, #0]
  40154e:	689b      	ldr	r3, [r3, #8]
  401550:	b252      	sxtb	r2, r2
  401552:	4610      	mov	r0, r2
  401554:	4619      	mov	r1, r3
  401556:	4b15      	ldr	r3, [pc, #84]	; (4015ac <freertos_twi_master_init+0x180>)
  401558:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		return_value = (freertos_twi_if) p_twi;
  40155a:	687b      	ldr	r3, [r7, #4]
  40155c:	617b      	str	r3, [r7, #20]
  40155e:	e001      	b.n	401564 <freertos_twi_master_init+0x138>
	} else {
		return_value = NULL;
  401560:	2300      	movs	r3, #0
  401562:	617b      	str	r3, [r7, #20]
	}

	return return_value;
  401564:	697b      	ldr	r3, [r7, #20]
}
  401566:	4618      	mov	r0, r3
  401568:	3718      	adds	r7, #24
  40156a:	46bd      	mov	sp, r7
  40156c:	bd80      	pop	{r7, pc}
  40156e:	bf00      	nop
  401570:	0040fa5c 	.word	0x0040fa5c
  401574:	004010e5 	.word	0x004010e5
  401578:	00401125 	.word	0x00401125
  40157c:	20000a50 	.word	0x20000a50
  401580:	0040fa54 	.word	0x0040fa54
  401584:	0040a20d 	.word	0x0040a20d
  401588:	00404cfd 	.word	0x00404cfd
  40158c:	20000a58 	.word	0x20000a58
  401590:	00403fc1 	.word	0x00403fc1
  401594:	00403575 	.word	0x00403575
  401598:	00404461 	.word	0x00404461
  40159c:	004044cd 	.word	0x004044cd
  4015a0:	004043b1 	.word	0x004043b1
  4015a4:	0040116d 	.word	0x0040116d
  4015a8:	00404445 	.word	0x00404445
  4015ac:	00401275 	.word	0x00401275

004015b0 <freertos_twi_write_packet_async>:
 *     the PDC was successfully configured to perform the TWI write operation.
 */
status_code_t freertos_twi_write_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  4015b0:	b590      	push	{r4, r7, lr}
  4015b2:	b08d      	sub	sp, #52	; 0x34
  4015b4:	af02      	add	r7, sp, #8
  4015b6:	60f8      	str	r0, [r7, #12]
  4015b8:	60b9      	str	r1, [r7, #8]
  4015ba:	607a      	str	r2, [r7, #4]
  4015bc:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  4015be:	2300      	movs	r3, #0
  4015c0:	623b      	str	r3, [r7, #32]

	twi_base = (Twi *) p_twi;
  4015c2:	68fb      	ldr	r3, [r7, #12]
  4015c4:	61bb      	str	r3, [r7, #24]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  4015c6:	4881      	ldr	r0, [pc, #516]	; (4017cc <freertos_twi_write_packet_async+0x21c>)
  4015c8:	2101      	movs	r1, #1
  4015ca:	69ba      	ldr	r2, [r7, #24]
  4015cc:	4b80      	ldr	r3, [pc, #512]	; (4017d0 <freertos_twi_write_packet_async+0x220>)
  4015ce:	4798      	blx	r3
  4015d0:	6178      	str	r0, [r7, #20]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  4015d2:	697b      	ldr	r3, [r7, #20]
  4015d4:	2b00      	cmp	r3, #0
  4015d6:	f300 80ef 	bgt.w	4017b8 <freertos_twi_write_packet_async+0x208>
  4015da:	68bb      	ldr	r3, [r7, #8]
  4015dc:	68db      	ldr	r3, [r3, #12]
  4015de:	2b00      	cmp	r3, #0
  4015e0:	f000 80ea 	beq.w	4017b8 <freertos_twi_write_packet_async+0x208>
		return_value = freertos_obtain_peripheral_access_mutex(
  4015e4:	697b      	ldr	r3, [r7, #20]
  4015e6:	00da      	lsls	r2, r3, #3
  4015e8:	4b7a      	ldr	r3, [pc, #488]	; (4017d4 <freertos_twi_write_packet_async+0x224>)
  4015ea:	441a      	add	r2, r3
  4015ec:	1d3b      	adds	r3, r7, #4
  4015ee:	4610      	mov	r0, r2
  4015f0:	4619      	mov	r1, r3
  4015f2:	4b79      	ldr	r3, [pc, #484]	; (4017d8 <freertos_twi_write_packet_async+0x228>)
  4015f4:	4798      	blx	r3
  4015f6:	4603      	mov	r3, r0
  4015f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  4015fc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
  401600:	2b00      	cmp	r3, #0
  401602:	f040 80d8 	bne.w	4017b6 <freertos_twi_write_packet_async+0x206>
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
  401606:	69bb      	ldr	r3, [r7, #24]
  401608:	2200      	movs	r2, #0
  40160a:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  40160c:	68bb      	ldr	r3, [r7, #8]
  40160e:	7c1b      	ldrb	r3, [r3, #16]
  401610:	041b      	lsls	r3, r3, #16
  401612:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  401616:	68bb      	ldr	r3, [r7, #8]
  401618:	685b      	ldr	r3, [r3, #4]
  40161a:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  40161c:	f403 7340 	and.w	r3, r3, #768	; 0x300
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  401620:	431a      	orrs	r2, r3
  401622:	69bb      	ldr	r3, [r7, #24]
  401624:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length > 0) {
  401626:	68bb      	ldr	r3, [r7, #8]
  401628:	685b      	ldr	r3, [r3, #4]
  40162a:	2b00      	cmp	r3, #0
  40162c:	d01a      	beq.n	401664 <freertos_twi_write_packet_async+0xb4>
				internal_address = p_packet->addr[0];
  40162e:	68bb      	ldr	r3, [r7, #8]
  401630:	781b      	ldrb	r3, [r3, #0]
  401632:	623b      	str	r3, [r7, #32]
				if (p_packet->addr_length > 1) {
  401634:	68bb      	ldr	r3, [r7, #8]
  401636:	685b      	ldr	r3, [r3, #4]
  401638:	2b01      	cmp	r3, #1
  40163a:	d907      	bls.n	40164c <freertos_twi_write_packet_async+0x9c>
					internal_address <<= 8;
  40163c:	6a3b      	ldr	r3, [r7, #32]
  40163e:	021b      	lsls	r3, r3, #8
  401640:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[1];
  401642:	68bb      	ldr	r3, [r7, #8]
  401644:	785b      	ldrb	r3, [r3, #1]
  401646:	6a3a      	ldr	r2, [r7, #32]
  401648:	4313      	orrs	r3, r2
  40164a:	623b      	str	r3, [r7, #32]
				}

				if (p_packet->addr_length > 2) {
  40164c:	68bb      	ldr	r3, [r7, #8]
  40164e:	685b      	ldr	r3, [r3, #4]
  401650:	2b02      	cmp	r3, #2
  401652:	d907      	bls.n	401664 <freertos_twi_write_packet_async+0xb4>
					internal_address <<= 8;
  401654:	6a3b      	ldr	r3, [r7, #32]
  401656:	021b      	lsls	r3, r3, #8
  401658:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[2];
  40165a:	68bb      	ldr	r3, [r7, #8]
  40165c:	789b      	ldrb	r3, [r3, #2]
  40165e:	6a3a      	ldr	r2, [r7, #32]
  401660:	4313      	orrs	r3, r2
  401662:	623b      	str	r3, [r7, #32]
				}
			}
			twi_base->TWI_IADR = internal_address;
  401664:	69bb      	ldr	r3, [r7, #24]
  401666:	6a3a      	ldr	r2, [r7, #32]
  401668:	60da      	str	r2, [r3, #12]

			if (p_packet->length == 1) {
  40166a:	68bb      	ldr	r3, [r7, #8]
  40166c:	68db      	ldr	r3, [r3, #12]
  40166e:	2b01      	cmp	r3, #1
  401670:	d16d      	bne.n	40174e <freertos_twi_write_packet_async+0x19e>
				uint32_t status;
				uint32_t timeout_counter = 0;
  401672:	2300      	movs	r3, #0
  401674:	61fb      	str	r3, [r7, #28]
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  401676:	4a55      	ldr	r2, [pc, #340]	; (4017cc <freertos_twi_write_packet_async+0x21c>)
  401678:	697b      	ldr	r3, [r7, #20]
  40167a:	011b      	lsls	r3, r3, #4
  40167c:	4413      	add	r3, r2
  40167e:	681b      	ldr	r3, [r3, #0]

			if (p_packet->length == 1) {
				uint32_t status;
				uint32_t timeout_counter = 0;
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  401680:	4618      	mov	r0, r3
  401682:	f44f 7150 	mov.w	r1, #832	; 0x340
  401686:	4b55      	ldr	r3, [pc, #340]	; (4017dc <freertos_twi_write_packet_async+0x22c>)
  401688:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Send start condition */
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
  40168a:	68bb      	ldr	r3, [r7, #8]
  40168c:	689b      	ldr	r3, [r3, #8]
  40168e:	781b      	ldrb	r3, [r3, #0]
  401690:	461a      	mov	r2, r3
  401692:	69bb      	ldr	r3, [r7, #24]
  401694:	635a      	str	r2, [r3, #52]	; 0x34
				while (1) {
					status = twi_base->TWI_SR;
  401696:	69bb      	ldr	r3, [r7, #24]
  401698:	6a1b      	ldr	r3, [r3, #32]
  40169a:	613b      	str	r3, [r7, #16]
					if (status & TWI_SR_NACK) {
  40169c:	693b      	ldr	r3, [r7, #16]
  40169e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4016a2:	2b00      	cmp	r3, #0
  4016a4:	d016      	beq.n	4016d4 <freertos_twi_write_packet_async+0x124>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  4016a6:	4a49      	ldr	r2, [pc, #292]	; (4017cc <freertos_twi_write_packet_async+0x21c>)
  4016a8:	697b      	ldr	r3, [r7, #20]
  4016aa:	011b      	lsls	r3, r3, #4
  4016ac:	4413      	add	r3, r2
  4016ae:	681b      	ldr	r3, [r3, #0]
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
				while (1) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  4016b0:	4618      	mov	r0, r3
  4016b2:	f44f 7150 	mov.w	r1, #832	; 0x340
  4016b6:	4b4a      	ldr	r3, [pc, #296]	; (4017e0 <freertos_twi_write_packet_async+0x230>)
  4016b8:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  4016ba:	4a46      	ldr	r2, [pc, #280]	; (4017d4 <freertos_twi_write_packet_async+0x224>)
  4016bc:	697b      	ldr	r3, [r7, #20]
  4016be:	00db      	lsls	r3, r3, #3
  4016c0:	4413      	add	r3, r2
  4016c2:	685b      	ldr	r3, [r3, #4]
  4016c4:	4618      	mov	r0, r3
  4016c6:	2100      	movs	r1, #0
  4016c8:	2200      	movs	r2, #0
  4016ca:	2300      	movs	r3, #0
  4016cc:	4c45      	ldr	r4, [pc, #276]	; (4017e4 <freertos_twi_write_packet_async+0x234>)
  4016ce:	47a0      	blx	r4
						return ERR_BUSY;
  4016d0:	23f6      	movs	r3, #246	; 0xf6
  4016d2:	e076      	b.n	4017c2 <freertos_twi_write_packet_async+0x212>
					}
					if (status & TWI_SR_TXRDY) {
  4016d4:	693b      	ldr	r3, [r7, #16]
  4016d6:	f003 0304 	and.w	r3, r3, #4
  4016da:	2b00      	cmp	r3, #0
  4016dc:	d000      	beq.n	4016e0 <freertos_twi_write_packet_async+0x130>
						break;
  4016de:	e00b      	b.n	4016f8 <freertos_twi_write_packet_async+0x148>
					}
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4016e0:	69fb      	ldr	r3, [r7, #28]
  4016e2:	3301      	adds	r3, #1
  4016e4:	61fb      	str	r3, [r7, #28]
  4016e6:	69fb      	ldr	r3, [r7, #28]
  4016e8:	f1b3 3fff 	cmp.w	r3, #4294967295
  4016ec:	d103      	bne.n	4016f6 <freertos_twi_write_packet_async+0x146>
						return_value = ERR_TIMEOUT;
  4016ee:	23fd      	movs	r3, #253	; 0xfd
  4016f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  4016f4:	e000      	b.n	4016f8 <freertos_twi_write_packet_async+0x148>
					}
				}
  4016f6:	e7ce      	b.n	401696 <freertos_twi_write_packet_async+0xe6>
				twi_base->TWI_CR = TWI_CR_STOP;
  4016f8:	69bb      	ldr	r3, [r7, #24]
  4016fa:	2202      	movs	r2, #2
  4016fc:	601a      	str	r2, [r3, #0]
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  4016fe:	e00a      	b.n	401716 <freertos_twi_write_packet_async+0x166>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401700:	69fb      	ldr	r3, [r7, #28]
  401702:	3301      	adds	r3, #1
  401704:	61fb      	str	r3, [r7, #28]
  401706:	69fb      	ldr	r3, [r7, #28]
  401708:	f1b3 3fff 	cmp.w	r3, #4294967295
  40170c:	d103      	bne.n	401716 <freertos_twi_write_packet_async+0x166>
						return_value = ERR_TIMEOUT;
  40170e:	23fd      	movs	r3, #253	; 0xfd
  401710:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  401714:	e005      	b.n	401722 <freertos_twi_write_packet_async+0x172>
						break;
					}
				}
				twi_base->TWI_CR = TWI_CR_STOP;
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  401716:	69bb      	ldr	r3, [r7, #24]
  401718:	6a1b      	ldr	r3, [r3, #32]
  40171a:	f003 0301 	and.w	r3, r3, #1
  40171e:	2b00      	cmp	r3, #0
  401720:	d0ee      	beq.n	401700 <freertos_twi_write_packet_async+0x150>
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  401722:	4a2a      	ldr	r2, [pc, #168]	; (4017cc <freertos_twi_write_packet_async+0x21c>)
  401724:	697b      	ldr	r3, [r7, #20]
  401726:	011b      	lsls	r3, r3, #4
  401728:	4413      	add	r3, r2
  40172a:	681b      	ldr	r3, [r3, #0]
						break;
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
  40172c:	4618      	mov	r0, r3
  40172e:	f44f 7150 	mov.w	r1, #832	; 0x340
  401732:	4b2b      	ldr	r3, [pc, #172]	; (4017e0 <freertos_twi_write_packet_async+0x230>)
  401734:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  401736:	4a27      	ldr	r2, [pc, #156]	; (4017d4 <freertos_twi_write_packet_async+0x224>)
  401738:	697b      	ldr	r3, [r7, #20]
  40173a:	00db      	lsls	r3, r3, #3
  40173c:	4413      	add	r3, r2
  40173e:	685b      	ldr	r3, [r3, #4]
  401740:	4618      	mov	r0, r3
  401742:	2100      	movs	r1, #0
  401744:	2200      	movs	r2, #0
  401746:	2300      	movs	r3, #0
  401748:	4c26      	ldr	r4, [pc, #152]	; (4017e4 <freertos_twi_write_packet_async+0x234>)
  40174a:	47a0      	blx	r4
  40174c:	e033      	b.n	4017b6 <freertos_twi_write_packet_async+0x206>
			} else {

				twis[twi_index].buffer = p_packet->buffer;
  40174e:	68bb      	ldr	r3, [r7, #8]
  401750:	6899      	ldr	r1, [r3, #8]
  401752:	4b25      	ldr	r3, [pc, #148]	; (4017e8 <freertos_twi_write_packet_async+0x238>)
  401754:	697a      	ldr	r2, [r7, #20]
  401756:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				twis[twi_index].length = p_packet->length;
  40175a:	68bb      	ldr	r3, [r7, #8]
  40175c:	68da      	ldr	r2, [r3, #12]
  40175e:	4922      	ldr	r1, [pc, #136]	; (4017e8 <freertos_twi_write_packet_async+0x238>)
  401760:	697b      	ldr	r3, [r7, #20]
  401762:	00db      	lsls	r3, r3, #3
  401764:	440b      	add	r3, r1
  401766:	605a      	str	r2, [r3, #4]

				freertos_start_pdc_tx(&(tx_dma_control[twi_index]),
  401768:	697b      	ldr	r3, [r7, #20]
  40176a:	00da      	lsls	r2, r3, #3
  40176c:	4b19      	ldr	r3, [pc, #100]	; (4017d4 <freertos_twi_write_packet_async+0x224>)
  40176e:	18d0      	adds	r0, r2, r3
  401770:	68bb      	ldr	r3, [r7, #8]
  401772:	6899      	ldr	r1, [r3, #8]
  401774:	68bb      	ldr	r3, [r7, #8]
  401776:	68db      	ldr	r3, [r3, #12]
  401778:	1e5a      	subs	r2, r3, #1
  40177a:	4c14      	ldr	r4, [pc, #80]	; (4017cc <freertos_twi_write_packet_async+0x21c>)
  40177c:	697b      	ldr	r3, [r7, #20]
  40177e:	011b      	lsls	r3, r3, #4
  401780:	4423      	add	r3, r4
  401782:	685b      	ldr	r3, [r3, #4]
  401784:	683c      	ldr	r4, [r7, #0]
  401786:	9400      	str	r4, [sp, #0]
  401788:	2401      	movs	r4, #1
  40178a:	9401      	str	r4, [sp, #4]
  40178c:	4c17      	ldr	r4, [pc, #92]	; (4017ec <freertos_twi_write_packet_async+0x23c>)
  40178e:	47a0      	blx	r4
				/* Catch the end of transmission so the access mutex can be
				returned, and the task notified (if it supplied a notification
				semaphore).  The interrupt can be enabled here because the ENDTX
				signal from the PDC to the peripheral will have been de-asserted when
				the next transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDTX);
  401790:	69b8      	ldr	r0, [r7, #24]
  401792:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  401796:	4b12      	ldr	r3, [pc, #72]	; (4017e0 <freertos_twi_write_packet_async+0x230>)
  401798:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  40179a:	697b      	ldr	r3, [r7, #20]
  40179c:	00da      	lsls	r2, r3, #3
  40179e:	4b0d      	ldr	r3, [pc, #52]	; (4017d4 <freertos_twi_write_packet_async+0x224>)
  4017a0:	441a      	add	r2, r3
  4017a2:	687b      	ldr	r3, [r7, #4]
  4017a4:	4610      	mov	r0, r2
  4017a6:	6839      	ldr	r1, [r7, #0]
  4017a8:	461a      	mov	r2, r3
  4017aa:	4b11      	ldr	r3, [pc, #68]	; (4017f0 <freertos_twi_write_packet_async+0x240>)
  4017ac:	4798      	blx	r3
  4017ae:	4603      	mov	r3, r0
  4017b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  4017b4:	e003      	b.n	4017be <freertos_twi_write_packet_async+0x20e>
  4017b6:	e002      	b.n	4017be <freertos_twi_write_packet_async+0x20e>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  4017b8:	23f8      	movs	r3, #248	; 0xf8
  4017ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return return_value;
  4017be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  4017c2:	b25b      	sxtb	r3, r3
}
  4017c4:	4618      	mov	r0, r3
  4017c6:	372c      	adds	r7, #44	; 0x2c
  4017c8:	46bd      	mov	sp, r7
  4017ca:	bd90      	pop	{r4, r7, pc}
  4017cc:	0040fa5c 	.word	0x0040fa5c
  4017d0:	004010e5 	.word	0x004010e5
  4017d4:	20000a50 	.word	0x20000a50
  4017d8:	004012d5 	.word	0x004012d5
  4017dc:	00404461 	.word	0x00404461
  4017e0:	00404445 	.word	0x00404445
  4017e4:	00405295 	.word	0x00405295
  4017e8:	20000a60 	.word	0x20000a60
  4017ec:	00401345 	.word	0x00401345
  4017f0:	004013e5 	.word	0x004013e5

004017f4 <freertos_twi_read_packet_async>:
 *     the PDC was successfully configured to perform the TWI read operation.
 */
status_code_t freertos_twi_read_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  4017f4:	b590      	push	{r4, r7, lr}
  4017f6:	b091      	sub	sp, #68	; 0x44
  4017f8:	af02      	add	r7, sp, #8
  4017fa:	60f8      	str	r0, [r7, #12]
  4017fc:	60b9      	str	r1, [r7, #8]
  4017fe:	607a      	str	r2, [r7, #4]
  401800:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  401802:	2300      	movs	r3, #0
  401804:	633b      	str	r3, [r7, #48]	; 0x30

	twi_base = (Twi *) p_twi;
  401806:	68fb      	ldr	r3, [r7, #12]
  401808:	61fb      	str	r3, [r7, #28]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  40180a:	489b      	ldr	r0, [pc, #620]	; (401a78 <freertos_twi_read_packet_async+0x284>)
  40180c:	2101      	movs	r1, #1
  40180e:	69fa      	ldr	r2, [r7, #28]
  401810:	4b9a      	ldr	r3, [pc, #616]	; (401a7c <freertos_twi_read_packet_async+0x288>)
  401812:	4798      	blx	r3
  401814:	61b8      	str	r0, [r7, #24]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  401816:	69bb      	ldr	r3, [r7, #24]
  401818:	2b00      	cmp	r3, #0
  40181a:	f300 8123 	bgt.w	401a64 <freertos_twi_read_packet_async+0x270>
  40181e:	68bb      	ldr	r3, [r7, #8]
  401820:	68db      	ldr	r3, [r3, #12]
  401822:	2b00      	cmp	r3, #0
  401824:	f000 811e 	beq.w	401a64 <freertos_twi_read_packet_async+0x270>
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
  401828:	69bb      	ldr	r3, [r7, #24]
  40182a:	00da      	lsls	r2, r3, #3
  40182c:	4b94      	ldr	r3, [pc, #592]	; (401a80 <freertos_twi_read_packet_async+0x28c>)
  40182e:	441a      	add	r2, r3
  401830:	1d3b      	adds	r3, r7, #4
  401832:	4610      	mov	r0, r2
  401834:	4619      	mov	r1, r3
  401836:	4b93      	ldr	r3, [pc, #588]	; (401a84 <freertos_twi_read_packet_async+0x290>)
  401838:	4798      	blx	r3
  40183a:	4603      	mov	r3, r0
  40183c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  401840:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
  401844:	2b00      	cmp	r3, #0
  401846:	f040 810c 	bne.w	401a62 <freertos_twi_read_packet_async+0x26e>
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);
  40184a:	69f8      	ldr	r0, [r7, #28]
  40184c:	4b8e      	ldr	r3, [pc, #568]	; (401a88 <freertos_twi_read_packet_async+0x294>)
  40184e:	4798      	blx	r3

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
  401850:	69fb      	ldr	r3, [r7, #28]
  401852:	2200      	movs	r2, #0
  401854:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  401856:	68bb      	ldr	r3, [r7, #8]
  401858:	7c1b      	ldrb	r3, [r3, #16]
  40185a:	041b      	lsls	r3, r3, #16
					p_packet->chip) |
  40185c:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  401860:	68bb      	ldr	r3, [r7, #8]
  401862:	685b      	ldr	r3, [r3, #4]
  401864:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  401866:	f403 7340 	and.w	r3, r3, #768	; 0x300
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
					p_packet->chip) |
  40186a:	4313      	orrs	r3, r2
  40186c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  401870:	69fb      	ldr	r3, [r7, #28]
  401872:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length) {
  401874:	68bb      	ldr	r3, [r7, #8]
  401876:	685b      	ldr	r3, [r3, #4]
  401878:	2b00      	cmp	r3, #0
  40187a:	d01a      	beq.n	4018b2 <freertos_twi_read_packet_async+0xbe>
				internal_address = p_packet->addr [0];
  40187c:	68bb      	ldr	r3, [r7, #8]
  40187e:	781b      	ldrb	r3, [r3, #0]
  401880:	633b      	str	r3, [r7, #48]	; 0x30
				if (p_packet->addr_length > 1) {
  401882:	68bb      	ldr	r3, [r7, #8]
  401884:	685b      	ldr	r3, [r3, #4]
  401886:	2b01      	cmp	r3, #1
  401888:	d907      	bls.n	40189a <freertos_twi_read_packet_async+0xa6>
					internal_address <<= 8;
  40188a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40188c:	021b      	lsls	r3, r3, #8
  40188e:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[1];
  401890:	68bb      	ldr	r3, [r7, #8]
  401892:	785b      	ldrb	r3, [r3, #1]
  401894:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  401896:	4313      	orrs	r3, r2
  401898:	633b      	str	r3, [r7, #48]	; 0x30
				}

				if (p_packet->addr_length > 2) {
  40189a:	68bb      	ldr	r3, [r7, #8]
  40189c:	685b      	ldr	r3, [r3, #4]
  40189e:	2b02      	cmp	r3, #2
  4018a0:	d907      	bls.n	4018b2 <freertos_twi_read_packet_async+0xbe>
					internal_address <<= 8;
  4018a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4018a4:	021b      	lsls	r3, r3, #8
  4018a6:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[2];
  4018a8:	68bb      	ldr	r3, [r7, #8]
  4018aa:	789b      	ldrb	r3, [r3, #2]
  4018ac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  4018ae:	4313      	orrs	r3, r2
  4018b0:	633b      	str	r3, [r7, #48]	; 0x30
				}
			}
			twi_base->TWI_IADR = internal_address;
  4018b2:	69fb      	ldr	r3, [r7, #28]
  4018b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  4018b6:	60da      	str	r2, [r3, #12]

			if (p_packet->length <= 2) {
  4018b8:	68bb      	ldr	r3, [r7, #8]
  4018ba:	68db      	ldr	r3, [r3, #12]
  4018bc:	2b02      	cmp	r3, #2
  4018be:	f200 8099 	bhi.w	4019f4 <freertos_twi_read_packet_async+0x200>
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  4018c2:	4a6d      	ldr	r2, [pc, #436]	; (401a78 <freertos_twi_read_packet_async+0x284>)
  4018c4:	69bb      	ldr	r3, [r7, #24]
  4018c6:	011b      	lsls	r3, r3, #4
  4018c8:	4413      	add	r3, r2
  4018ca:	681b      	ldr	r3, [r3, #0]
			}
			twi_base->TWI_IADR = internal_address;

			if (p_packet->length <= 2) {
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  4018cc:	4618      	mov	r0, r3
  4018ce:	f44f 7150 	mov.w	r1, #832	; 0x340
  4018d2:	4b6e      	ldr	r3, [pc, #440]	; (401a8c <freertos_twi_read_packet_async+0x298>)
  4018d4:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);

				/* Cannot use PDC transfer, use normal transfer */
				uint8_t stop_sent = 0;
  4018d6:	2300      	movs	r3, #0
  4018d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				uint32_t cnt = p_packet->length;
  4018dc:	68bb      	ldr	r3, [r7, #8]
  4018de:	68db      	ldr	r3, [r3, #12]
  4018e0:	62bb      	str	r3, [r7, #40]	; 0x28
				uint32_t status;
				uint8_t *buffer = p_packet->buffer;
  4018e2:	68bb      	ldr	r3, [r7, #8]
  4018e4:	689b      	ldr	r3, [r3, #8]
  4018e6:	627b      	str	r3, [r7, #36]	; 0x24
				uint32_t timeout_counter = 0;
  4018e8:	2300      	movs	r3, #0
  4018ea:	623b      	str	r3, [r7, #32]

				/* Start the transfer. */
				if (cnt == 1) {
  4018ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4018ee:	2b01      	cmp	r3, #1
  4018f0:	d106      	bne.n	401900 <freertos_twi_read_packet_async+0x10c>
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4018f2:	69fb      	ldr	r3, [r7, #28]
  4018f4:	2203      	movs	r2, #3
  4018f6:	601a      	str	r2, [r3, #0]
					stop_sent = 1;
  4018f8:	2301      	movs	r3, #1
  4018fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  4018fe:	e04c      	b.n	40199a <freertos_twi_read_packet_async+0x1a6>
				/* Start the transfer. */
				if (cnt == 1) {
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
  401900:	69fb      	ldr	r3, [r7, #28]
  401902:	2201      	movs	r2, #1
  401904:	601a      	str	r2, [r3, #0]
				}

				while (cnt > 0) {
  401906:	e048      	b.n	40199a <freertos_twi_read_packet_async+0x1a6>
					status = twi_base->TWI_SR;
  401908:	69fb      	ldr	r3, [r7, #28]
  40190a:	6a1b      	ldr	r3, [r3, #32]
  40190c:	617b      	str	r3, [r7, #20]
					if (status & TWI_SR_NACK) {
  40190e:	697b      	ldr	r3, [r7, #20]
  401910:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401914:	2b00      	cmp	r3, #0
  401916:	d016      	beq.n	401946 <freertos_twi_read_packet_async+0x152>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  401918:	4a57      	ldr	r2, [pc, #348]	; (401a78 <freertos_twi_read_packet_async+0x284>)
  40191a:	69bb      	ldr	r3, [r7, #24]
  40191c:	011b      	lsls	r3, r3, #4
  40191e:	4413      	add	r3, r2
  401920:	681b      	ldr	r3, [r3, #0]

				while (cnt > 0) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  401922:	4618      	mov	r0, r3
  401924:	f44f 7150 	mov.w	r1, #832	; 0x340
  401928:	4b59      	ldr	r3, [pc, #356]	; (401a90 <freertos_twi_read_packet_async+0x29c>)
  40192a:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  40192c:	4a54      	ldr	r2, [pc, #336]	; (401a80 <freertos_twi_read_packet_async+0x28c>)
  40192e:	69bb      	ldr	r3, [r7, #24]
  401930:	00db      	lsls	r3, r3, #3
  401932:	4413      	add	r3, r2
  401934:	685b      	ldr	r3, [r3, #4]
  401936:	4618      	mov	r0, r3
  401938:	2100      	movs	r1, #0
  40193a:	2200      	movs	r2, #0
  40193c:	2300      	movs	r3, #0
  40193e:	4c55      	ldr	r4, [pc, #340]	; (401a94 <freertos_twi_read_packet_async+0x2a0>)
  401940:	47a0      	blx	r4
						return ERR_BUSY;
  401942:	23f6      	movs	r3, #246	; 0xf6
  401944:	e093      	b.n	401a6e <freertos_twi_read_packet_async+0x27a>
					}
					/* Last byte ? */
					if (cnt == 1 && !stop_sent) {
  401946:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401948:	2b01      	cmp	r3, #1
  40194a:	d109      	bne.n	401960 <freertos_twi_read_packet_async+0x16c>
  40194c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  401950:	2b00      	cmp	r3, #0
  401952:	d105      	bne.n	401960 <freertos_twi_read_packet_async+0x16c>
						twi_base->TWI_CR = TWI_CR_STOP;
  401954:	69fb      	ldr	r3, [r7, #28]
  401956:	2202      	movs	r2, #2
  401958:	601a      	str	r2, [r3, #0]
						stop_sent = 1;
  40195a:	2301      	movs	r3, #1
  40195c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					}
					if (!(status & TWI_SR_RXRDY)) {
  401960:	697b      	ldr	r3, [r7, #20]
  401962:	f003 0302 	and.w	r3, r3, #2
  401966:	2b00      	cmp	r3, #0
  401968:	d10b      	bne.n	401982 <freertos_twi_read_packet_async+0x18e>
						if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40196a:	6a3b      	ldr	r3, [r7, #32]
  40196c:	3301      	adds	r3, #1
  40196e:	623b      	str	r3, [r7, #32]
  401970:	6a3b      	ldr	r3, [r7, #32]
  401972:	f1b3 3fff 	cmp.w	r3, #4294967295
  401976:	d103      	bne.n	401980 <freertos_twi_read_packet_async+0x18c>
							return_value = ERR_TIMEOUT;
  401978:	23fd      	movs	r3, #253	; 0xfd
  40197a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
							break;
  40197e:	e00f      	b.n	4019a0 <freertos_twi_read_packet_async+0x1ac>
						}
						continue;
  401980:	e00b      	b.n	40199a <freertos_twi_read_packet_async+0x1a6>
					}
					*buffer++ = twi_base->TWI_RHR;
  401982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401984:	1c5a      	adds	r2, r3, #1
  401986:	627a      	str	r2, [r7, #36]	; 0x24
  401988:	69fa      	ldr	r2, [r7, #28]
  40198a:	6b12      	ldr	r2, [r2, #48]	; 0x30
  40198c:	b2d2      	uxtb	r2, r2
  40198e:	701a      	strb	r2, [r3, #0]
					cnt--;
  401990:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401992:	3b01      	subs	r3, #1
  401994:	62bb      	str	r3, [r7, #40]	; 0x28
					timeout_counter = 0;
  401996:	2300      	movs	r3, #0
  401998:	623b      	str	r3, [r7, #32]
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  40199a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40199c:	2b00      	cmp	r3, #0
  40199e:	d1b3      	bne.n	401908 <freertos_twi_read_packet_async+0x114>
					*buffer++ = twi_base->TWI_RHR;
					cnt--;
					timeout_counter = 0;
				}

				timeout_counter = 0;
  4019a0:	2300      	movs	r3, #0
  4019a2:	623b      	str	r3, [r7, #32]
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  4019a4:	e00a      	b.n	4019bc <freertos_twi_read_packet_async+0x1c8>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4019a6:	6a3b      	ldr	r3, [r7, #32]
  4019a8:	3301      	adds	r3, #1
  4019aa:	623b      	str	r3, [r7, #32]
  4019ac:	6a3b      	ldr	r3, [r7, #32]
  4019ae:	f1b3 3fff 	cmp.w	r3, #4294967295
  4019b2:	d103      	bne.n	4019bc <freertos_twi_read_packet_async+0x1c8>
						return_value = ERR_TIMEOUT;
  4019b4:	23fd      	movs	r3, #253	; 0xfd
  4019b6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						break;
  4019ba:	e005      	b.n	4019c8 <freertos_twi_read_packet_async+0x1d4>
					timeout_counter = 0;
				}

				timeout_counter = 0;
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  4019bc:	69fb      	ldr	r3, [r7, #28]
  4019be:	6a1b      	ldr	r3, [r3, #32]
  4019c0:	f003 0301 	and.w	r3, r3, #1
  4019c4:	2b00      	cmp	r3, #0
  4019c6:	d0ee      	beq.n	4019a6 <freertos_twi_read_packet_async+0x1b2>
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  4019c8:	4a2b      	ldr	r2, [pc, #172]	; (401a78 <freertos_twi_read_packet_async+0x284>)
  4019ca:	69bb      	ldr	r3, [r7, #24]
  4019cc:	011b      	lsls	r3, r3, #4
  4019ce:	4413      	add	r3, r2
  4019d0:	681b      	ldr	r3, [r3, #0]
						return_value = ERR_TIMEOUT;
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
  4019d2:	4618      	mov	r0, r3
  4019d4:	f44f 7150 	mov.w	r1, #832	; 0x340
  4019d8:	4b2d      	ldr	r3, [pc, #180]	; (401a90 <freertos_twi_read_packet_async+0x29c>)
  4019da:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  4019dc:	4a28      	ldr	r2, [pc, #160]	; (401a80 <freertos_twi_read_packet_async+0x28c>)
  4019de:	69bb      	ldr	r3, [r7, #24]
  4019e0:	00db      	lsls	r3, r3, #3
  4019e2:	4413      	add	r3, r2
  4019e4:	685b      	ldr	r3, [r3, #4]
  4019e6:	4618      	mov	r0, r3
  4019e8:	2100      	movs	r1, #0
  4019ea:	2200      	movs	r2, #0
  4019ec:	2300      	movs	r3, #0
  4019ee:	4c29      	ldr	r4, [pc, #164]	; (401a94 <freertos_twi_read_packet_async+0x2a0>)
  4019f0:	47a0      	blx	r4
  4019f2:	e036      	b.n	401a62 <freertos_twi_read_packet_async+0x26e>
			} else {
				/* Start the PDC reception. */
				twis[twi_index].buffer = p_packet->buffer;
  4019f4:	68bb      	ldr	r3, [r7, #8]
  4019f6:	6899      	ldr	r1, [r3, #8]
  4019f8:	4b27      	ldr	r3, [pc, #156]	; (401a98 <freertos_twi_read_packet_async+0x2a4>)
  4019fa:	69ba      	ldr	r2, [r7, #24]
  4019fc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				twis[twi_index].length = p_packet->length;
  401a00:	68bb      	ldr	r3, [r7, #8]
  401a02:	68da      	ldr	r2, [r3, #12]
  401a04:	4924      	ldr	r1, [pc, #144]	; (401a98 <freertos_twi_read_packet_async+0x2a4>)
  401a06:	69bb      	ldr	r3, [r7, #24]
  401a08:	00db      	lsls	r3, r3, #3
  401a0a:	440b      	add	r3, r1
  401a0c:	605a      	str	r2, [r3, #4]
				freertos_start_pdc_rx(&(rx_dma_control[twi_index]),
  401a0e:	69bb      	ldr	r3, [r7, #24]
  401a10:	00da      	lsls	r2, r3, #3
  401a12:	4b22      	ldr	r3, [pc, #136]	; (401a9c <freertos_twi_read_packet_async+0x2a8>)
  401a14:	18d0      	adds	r0, r2, r3
  401a16:	68bb      	ldr	r3, [r7, #8]
  401a18:	6899      	ldr	r1, [r3, #8]
  401a1a:	68bb      	ldr	r3, [r7, #8]
  401a1c:	68db      	ldr	r3, [r3, #12]
  401a1e:	1e9a      	subs	r2, r3, #2
  401a20:	4c15      	ldr	r4, [pc, #84]	; (401a78 <freertos_twi_read_packet_async+0x284>)
  401a22:	69bb      	ldr	r3, [r7, #24]
  401a24:	011b      	lsls	r3, r3, #4
  401a26:	4423      	add	r3, r4
  401a28:	685b      	ldr	r3, [r3, #4]
  401a2a:	683c      	ldr	r4, [r7, #0]
  401a2c:	9400      	str	r4, [sp, #0]
  401a2e:	2400      	movs	r4, #0
  401a30:	9401      	str	r4, [sp, #4]
  401a32:	4c1b      	ldr	r4, [pc, #108]	; (401aa0 <freertos_twi_read_packet_async+0x2ac>)
  401a34:	47a0      	blx	r4
						p_packet->buffer, (p_packet->length)-2,
						all_twi_definitions[twi_index].pdc_base_address,
						notification_semaphore);

				/* Start the transfer. */
				twi_base->TWI_CR = TWI_CR_START;
  401a36:	69fb      	ldr	r3, [r7, #28]
  401a38:	2201      	movs	r2, #1
  401a3a:	601a      	str	r2, [r3, #0]
				/* Catch the end of reception so the access mutex can be returned,
				and the task notified (if it supplied a notification semaphore).
				The interrupt can be enabled here because the ENDRX	signal from the
				PDC to the peripheral will have been de-asserted when the next
				transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDRX);
  401a3c:	69f8      	ldr	r0, [r7, #28]
  401a3e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401a42:	4b13      	ldr	r3, [pc, #76]	; (401a90 <freertos_twi_read_packet_async+0x29c>)
  401a44:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  401a46:	69bb      	ldr	r3, [r7, #24]
  401a48:	00da      	lsls	r2, r3, #3
  401a4a:	4b14      	ldr	r3, [pc, #80]	; (401a9c <freertos_twi_read_packet_async+0x2a8>)
  401a4c:	441a      	add	r2, r3
  401a4e:	687b      	ldr	r3, [r7, #4]
  401a50:	4610      	mov	r0, r2
  401a52:	6839      	ldr	r1, [r7, #0]
  401a54:	461a      	mov	r2, r3
  401a56:	4b13      	ldr	r3, [pc, #76]	; (401aa4 <freertos_twi_read_packet_async+0x2b0>)
  401a58:	4798      	blx	r3
  401a5a:	4603      	mov	r3, r0
  401a5c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  401a60:	e003      	b.n	401a6a <freertos_twi_read_packet_async+0x276>
  401a62:	e002      	b.n	401a6a <freertos_twi_read_packet_async+0x276>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  401a64:	23f8      	movs	r3, #248	; 0xf8
  401a66:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	}

	return return_value;
  401a6a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  401a6e:	b25b      	sxtb	r3, r3
}
  401a70:	4618      	mov	r0, r3
  401a72:	373c      	adds	r7, #60	; 0x3c
  401a74:	46bd      	mov	sp, r7
  401a76:	bd90      	pop	{r4, r7, pc}
  401a78:	0040fa5c 	.word	0x0040fa5c
  401a7c:	004010e5 	.word	0x004010e5
  401a80:	20000a50 	.word	0x20000a50
  401a84:	004012d5 	.word	0x004012d5
  401a88:	004044b1 	.word	0x004044b1
  401a8c:	00404461 	.word	0x00404461
  401a90:	00404445 	.word	0x00404445
  401a94:	00405295 	.word	0x00405295
  401a98:	20000a60 	.word	0x20000a60
  401a9c:	20000a58 	.word	0x20000a58
  401aa0:	00401345 	.word	0x00401345
  401aa4:	004013e5 	.word	0x004013e5

00401aa8 <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
  401aa8:	b590      	push	{r4, r7, lr}
  401aaa:	b08b      	sub	sp, #44	; 0x2c
  401aac:	af00      	add	r7, sp, #0
  401aae:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  401ab0:	2300      	movs	r3, #0
  401ab2:	60bb      	str	r3, [r7, #8]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  401ab4:	2300      	movs	r3, #0
  401ab6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
  401aba:	4a81      	ldr	r2, [pc, #516]	; (401cc0 <local_twi_handler+0x218>)
  401abc:	687b      	ldr	r3, [r7, #4]
  401abe:	011b      	lsls	r3, r3, #4
  401ac0:	4413      	add	r3, r2
  401ac2:	681b      	ldr	r3, [r3, #0]
  401ac4:	61bb      	str	r3, [r7, #24]

	twi_status = twi_get_interrupt_status(twi_port);
  401ac6:	69b8      	ldr	r0, [r7, #24]
  401ac8:	4b7e      	ldr	r3, [pc, #504]	; (401cc4 <local_twi_handler+0x21c>)
  401aca:	4798      	blx	r3
  401acc:	6178      	str	r0, [r7, #20]
	twi_status &= twi_get_interrupt_mask(twi_port);
  401ace:	69b8      	ldr	r0, [r7, #24]
  401ad0:	4b7d      	ldr	r3, [pc, #500]	; (401cc8 <local_twi_handler+0x220>)
  401ad2:	4798      	blx	r3
  401ad4:	4603      	mov	r3, r0
  401ad6:	697a      	ldr	r2, [r7, #20]
  401ad8:	4013      	ands	r3, r2
  401ada:	617b      	str	r3, [r7, #20]

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
  401adc:	697b      	ldr	r3, [r7, #20]
  401ade:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  401ae2:	2b00      	cmp	r3, #0
  401ae4:	d076      	beq.n	401bd4 <local_twi_handler+0x12c>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
  401ae6:	4a76      	ldr	r2, [pc, #472]	; (401cc0 <local_twi_handler+0x218>)
  401ae8:	687b      	ldr	r3, [r7, #4]
  401aea:	011b      	lsls	r3, r3, #4
  401aec:	4413      	add	r3, r2
  401aee:	685b      	ldr	r3, [r3, #4]
  401af0:	4618      	mov	r0, r3
  401af2:	f44f 7100 	mov.w	r1, #512	; 0x200
  401af6:	4b75      	ldr	r3, [pc, #468]	; (401ccc <local_twi_handler+0x224>)
  401af8:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  401afa:	69b8      	ldr	r0, [r7, #24]
  401afc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  401b00:	4b73      	ldr	r3, [pc, #460]	; (401cd0 <local_twi_handler+0x228>)
  401b02:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
  401b04:	2300      	movs	r3, #0
  401b06:	623b      	str	r3, [r7, #32]

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  401b08:	69bb      	ldr	r3, [r7, #24]
  401b0a:	6a1b      	ldr	r3, [r3, #32]
  401b0c:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXRDY) {
  401b0e:	7cfb      	ldrb	r3, [r7, #19]
  401b10:	f003 0304 	and.w	r3, r3, #4
  401b14:	2b00      	cmp	r3, #0
  401b16:	d000      	beq.n	401b1a <local_twi_handler+0x72>
				break;
  401b18:	e00b      	b.n	401b32 <local_twi_handler+0x8a>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401b1a:	6a3b      	ldr	r3, [r7, #32]
  401b1c:	3301      	adds	r3, #1
  401b1e:	623b      	str	r3, [r7, #32]
  401b20:	6a3b      	ldr	r3, [r7, #32]
  401b22:	f1b3 3fff 	cmp.w	r3, #4294967295
  401b26:	d103      	bne.n	401b30 <local_twi_handler+0x88>
				transfer_timeout = true;
  401b28:	2301      	movs	r3, #1
  401b2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  401b2e:	e000      	b.n	401b32 <local_twi_handler+0x8a>
			}
		}
  401b30:	e7ea      	b.n	401b08 <local_twi_handler+0x60>
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
  401b32:	69bb      	ldr	r3, [r7, #24]
  401b34:	2202      	movs	r2, #2
  401b36:	601a      	str	r2, [r3, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
  401b38:	4b66      	ldr	r3, [pc, #408]	; (401cd4 <local_twi_handler+0x22c>)
  401b3a:	687a      	ldr	r2, [r7, #4]
  401b3c:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  401b40:	4964      	ldr	r1, [pc, #400]	; (401cd4 <local_twi_handler+0x22c>)
  401b42:	687b      	ldr	r3, [r7, #4]
  401b44:	00db      	lsls	r3, r3, #3
  401b46:	440b      	add	r3, r1
  401b48:	685b      	ldr	r3, [r3, #4]
  401b4a:	3b01      	subs	r3, #1
  401b4c:	4413      	add	r3, r2
  401b4e:	781b      	ldrb	r3, [r3, #0]
  401b50:	461a      	mov	r2, r3
  401b52:	69bb      	ldr	r3, [r7, #24]
  401b54:	635a      	str	r2, [r3, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
  401b56:	69bb      	ldr	r3, [r7, #24]
  401b58:	6a1b      	ldr	r3, [r3, #32]
  401b5a:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXCOMP) {
  401b5c:	7cfb      	ldrb	r3, [r7, #19]
  401b5e:	f003 0301 	and.w	r3, r3, #1
  401b62:	2b00      	cmp	r3, #0
  401b64:	d000      	beq.n	401b68 <local_twi_handler+0xc0>
				break;
  401b66:	e00b      	b.n	401b80 <local_twi_handler+0xd8>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401b68:	6a3b      	ldr	r3, [r7, #32]
  401b6a:	3301      	adds	r3, #1
  401b6c:	623b      	str	r3, [r7, #32]
  401b6e:	6a3b      	ldr	r3, [r7, #32]
  401b70:	f1b3 3fff 	cmp.w	r3, #4294967295
  401b74:	d103      	bne.n	401b7e <local_twi_handler+0xd6>
				transfer_timeout = true;
  401b76:	2301      	movs	r3, #1
  401b78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  401b7c:	e000      	b.n	401b80 <local_twi_handler+0xd8>
			}
		}
  401b7e:	e7ea      	b.n	401b56 <local_twi_handler+0xae>
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  401b80:	4a55      	ldr	r2, [pc, #340]	; (401cd8 <local_twi_handler+0x230>)
  401b82:	687b      	ldr	r3, [r7, #4]
  401b84:	00db      	lsls	r3, r3, #3
  401b86:	4413      	add	r3, r2
  401b88:	685b      	ldr	r3, [r3, #4]
  401b8a:	2b00      	cmp	r3, #0
  401b8c:	d00c      	beq.n	401ba8 <local_twi_handler+0x100>
			xSemaphoreGiveFromISR(
  401b8e:	4a52      	ldr	r2, [pc, #328]	; (401cd8 <local_twi_handler+0x230>)
  401b90:	687b      	ldr	r3, [r7, #4]
  401b92:	00db      	lsls	r3, r3, #3
  401b94:	4413      	add	r3, r2
  401b96:	685a      	ldr	r2, [r3, #4]
  401b98:	f107 0308 	add.w	r3, r7, #8
  401b9c:	4610      	mov	r0, r2
  401b9e:	2100      	movs	r1, #0
  401ba0:	461a      	mov	r2, r3
  401ba2:	2300      	movs	r3, #0
  401ba4:	4c4d      	ldr	r4, [pc, #308]	; (401cdc <local_twi_handler+0x234>)
  401ba6:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  401ba8:	6a3b      	ldr	r3, [r7, #32]
  401baa:	f1b3 3fff 	cmp.w	r3, #4294967295
  401bae:	d011      	beq.n	401bd4 <local_twi_handler+0x12c>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
  401bb0:	4b49      	ldr	r3, [pc, #292]	; (401cd8 <local_twi_handler+0x230>)
  401bb2:	687a      	ldr	r2, [r7, #4]
  401bb4:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  401bb8:	2b00      	cmp	r3, #0
  401bba:	d00b      	beq.n	401bd4 <local_twi_handler+0x12c>
				xSemaphoreGiveFromISR(
  401bbc:	4b46      	ldr	r3, [pc, #280]	; (401cd8 <local_twi_handler+0x230>)
  401bbe:	687a      	ldr	r2, [r7, #4]
  401bc0:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  401bc4:	f107 0308 	add.w	r3, r7, #8
  401bc8:	4610      	mov	r0, r2
  401bca:	2100      	movs	r1, #0
  401bcc:	461a      	mov	r2, r3
  401bce:	2300      	movs	r3, #0
  401bd0:	4c42      	ldr	r4, [pc, #264]	; (401cdc <local_twi_handler+0x234>)
  401bd2:	47a0      	blx	r4
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
  401bd4:	697b      	ldr	r3, [r7, #20]
  401bd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  401bda:	2b00      	cmp	r3, #0
  401bdc:	f000 80aa 	beq.w	401d34 <local_twi_handler+0x28c>
		uint32_t timeout_counter = 0;
  401be0:	2300      	movs	r3, #0
  401be2:	61fb      	str	r3, [r7, #28]
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
  401be4:	4a36      	ldr	r2, [pc, #216]	; (401cc0 <local_twi_handler+0x218>)
  401be6:	687b      	ldr	r3, [r7, #4]
  401be8:	011b      	lsls	r3, r3, #4
  401bea:	4413      	add	r3, r2
  401bec:	685b      	ldr	r3, [r3, #4]
  401bee:	4618      	mov	r0, r3
  401bf0:	2102      	movs	r1, #2
  401bf2:	4b36      	ldr	r3, [pc, #216]	; (401ccc <local_twi_handler+0x224>)
  401bf4:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  401bf6:	69b8      	ldr	r0, [r7, #24]
  401bf8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401bfc:	4b34      	ldr	r3, [pc, #208]	; (401cd0 <local_twi_handler+0x228>)
  401bfe:	4798      	blx	r3

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  401c00:	69bb      	ldr	r3, [r7, #24]
  401c02:	6a1b      	ldr	r3, [r3, #32]
  401c04:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  401c06:	68fb      	ldr	r3, [r7, #12]
  401c08:	f003 0302 	and.w	r3, r3, #2
  401c0c:	2b00      	cmp	r3, #0
  401c0e:	d000      	beq.n	401c12 <local_twi_handler+0x16a>
				break;
  401c10:	e008      	b.n	401c24 <local_twi_handler+0x17c>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401c12:	69fb      	ldr	r3, [r7, #28]
  401c14:	3301      	adds	r3, #1
  401c16:	61fb      	str	r3, [r7, #28]
  401c18:	69fb      	ldr	r3, [r7, #28]
  401c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
  401c1e:	d100      	bne.n	401c22 <local_twi_handler+0x17a>
				break;
  401c20:	e000      	b.n	401c24 <local_twi_handler+0x17c>
			}
		}
  401c22:	e7ed      	b.n	401c00 <local_twi_handler+0x158>
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
  401c24:	69bb      	ldr	r3, [r7, #24]
  401c26:	2202      	movs	r2, #2
  401c28:	601a      	str	r2, [r3, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
  401c2a:	4b2a      	ldr	r3, [pc, #168]	; (401cd4 <local_twi_handler+0x22c>)
  401c2c:	687a      	ldr	r2, [r7, #4]
  401c2e:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  401c32:	4928      	ldr	r1, [pc, #160]	; (401cd4 <local_twi_handler+0x22c>)
  401c34:	687b      	ldr	r3, [r7, #4]
  401c36:	00db      	lsls	r3, r3, #3
  401c38:	440b      	add	r3, r1
  401c3a:	685b      	ldr	r3, [r3, #4]
  401c3c:	3b02      	subs	r3, #2
  401c3e:	4413      	add	r3, r2
  401c40:	69ba      	ldr	r2, [r7, #24]
  401c42:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401c44:	b2d2      	uxtb	r2, r2
  401c46:	701a      	strb	r2, [r3, #0]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  401c48:	69bb      	ldr	r3, [r7, #24]
  401c4a:	6a1b      	ldr	r3, [r3, #32]
  401c4c:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  401c4e:	68fb      	ldr	r3, [r7, #12]
  401c50:	f003 0302 	and.w	r3, r3, #2
  401c54:	2b00      	cmp	r3, #0
  401c56:	d000      	beq.n	401c5a <local_twi_handler+0x1b2>
				break;
  401c58:	e008      	b.n	401c6c <local_twi_handler+0x1c4>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401c5a:	69fb      	ldr	r3, [r7, #28]
  401c5c:	3301      	adds	r3, #1
  401c5e:	61fb      	str	r3, [r7, #28]
  401c60:	69fb      	ldr	r3, [r7, #28]
  401c62:	f1b3 3fff 	cmp.w	r3, #4294967295
  401c66:	d100      	bne.n	401c6a <local_twi_handler+0x1c2>
				break;
  401c68:	e000      	b.n	401c6c <local_twi_handler+0x1c4>
			}
		}
  401c6a:	e7ed      	b.n	401c48 <local_twi_handler+0x1a0>

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  401c6c:	69fb      	ldr	r3, [r7, #28]
  401c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401c72:	d035      	beq.n	401ce0 <local_twi_handler+0x238>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
  401c74:	4b17      	ldr	r3, [pc, #92]	; (401cd4 <local_twi_handler+0x22c>)
  401c76:	687a      	ldr	r2, [r7, #4]
  401c78:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  401c7c:	4915      	ldr	r1, [pc, #84]	; (401cd4 <local_twi_handler+0x22c>)
  401c7e:	687b      	ldr	r3, [r7, #4]
  401c80:	00db      	lsls	r3, r3, #3
  401c82:	440b      	add	r3, r1
  401c84:	685b      	ldr	r3, [r3, #4]
  401c86:	3b01      	subs	r3, #1
  401c88:	4413      	add	r3, r2
  401c8a:	69ba      	ldr	r2, [r7, #24]
  401c8c:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401c8e:	b2d2      	uxtb	r2, r2
  401c90:	701a      	strb	r2, [r3, #0]
			timeout_counter = 0;
  401c92:	2300      	movs	r3, #0
  401c94:	61fb      	str	r3, [r7, #28]
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
  401c96:	69bb      	ldr	r3, [r7, #24]
  401c98:	6a1b      	ldr	r3, [r3, #32]
  401c9a:	60fb      	str	r3, [r7, #12]
				if (status & TWI_SR_TXCOMP) {
  401c9c:	68fb      	ldr	r3, [r7, #12]
  401c9e:	f003 0301 	and.w	r3, r3, #1
  401ca2:	2b00      	cmp	r3, #0
  401ca4:	d000      	beq.n	401ca8 <local_twi_handler+0x200>
					break;
  401ca6:	e01b      	b.n	401ce0 <local_twi_handler+0x238>
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401ca8:	69fb      	ldr	r3, [r7, #28]
  401caa:	3301      	adds	r3, #1
  401cac:	61fb      	str	r3, [r7, #28]
  401cae:	69fb      	ldr	r3, [r7, #28]
  401cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
  401cb4:	d103      	bne.n	401cbe <local_twi_handler+0x216>
					transfer_timeout = true;
  401cb6:	2301      	movs	r3, #1
  401cb8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					break;
  401cbc:	e010      	b.n	401ce0 <local_twi_handler+0x238>
				}
			}
  401cbe:	e7ea      	b.n	401c96 <local_twi_handler+0x1ee>
  401cc0:	0040fa5c 	.word	0x0040fa5c
  401cc4:	00404481 	.word	0x00404481
  401cc8:	00404499 	.word	0x00404499
  401ccc:	00403575 	.word	0x00403575
  401cd0:	00404461 	.word	0x00404461
  401cd4:	20000a60 	.word	0x20000a60
  401cd8:	20000a50 	.word	0x20000a50
  401cdc:	00405405 	.word	0x00405405
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  401ce0:	4a35      	ldr	r2, [pc, #212]	; (401db8 <local_twi_handler+0x310>)
  401ce2:	687b      	ldr	r3, [r7, #4]
  401ce4:	00db      	lsls	r3, r3, #3
  401ce6:	4413      	add	r3, r2
  401ce8:	685b      	ldr	r3, [r3, #4]
  401cea:	2b00      	cmp	r3, #0
  401cec:	d00c      	beq.n	401d08 <local_twi_handler+0x260>
			xSemaphoreGiveFromISR(
  401cee:	4a32      	ldr	r2, [pc, #200]	; (401db8 <local_twi_handler+0x310>)
  401cf0:	687b      	ldr	r3, [r7, #4]
  401cf2:	00db      	lsls	r3, r3, #3
  401cf4:	4413      	add	r3, r2
  401cf6:	685a      	ldr	r2, [r3, #4]
  401cf8:	f107 0308 	add.w	r3, r7, #8
  401cfc:	4610      	mov	r0, r2
  401cfe:	2100      	movs	r1, #0
  401d00:	461a      	mov	r2, r3
  401d02:	2300      	movs	r3, #0
  401d04:	4c2d      	ldr	r4, [pc, #180]	; (401dbc <local_twi_handler+0x314>)
  401d06:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  401d08:	69fb      	ldr	r3, [r7, #28]
  401d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
  401d0e:	d011      	beq.n	401d34 <local_twi_handler+0x28c>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
  401d10:	4b2b      	ldr	r3, [pc, #172]	; (401dc0 <local_twi_handler+0x318>)
  401d12:	687a      	ldr	r2, [r7, #4]
  401d14:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  401d18:	2b00      	cmp	r3, #0
  401d1a:	d00b      	beq.n	401d34 <local_twi_handler+0x28c>
				xSemaphoreGiveFromISR(
  401d1c:	4b28      	ldr	r3, [pc, #160]	; (401dc0 <local_twi_handler+0x318>)
  401d1e:	687a      	ldr	r2, [r7, #4]
  401d20:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  401d24:	f107 0308 	add.w	r3, r7, #8
  401d28:	4610      	mov	r0, r2
  401d2a:	2100      	movs	r1, #0
  401d2c:	461a      	mov	r2, r3
  401d2e:	2300      	movs	r3, #0
  401d30:	4c22      	ldr	r4, [pc, #136]	; (401dbc <local_twi_handler+0x314>)
  401d32:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
  401d34:	697b      	ldr	r3, [r7, #20]
  401d36:	f403 7350 	and.w	r3, r3, #832	; 0x340
  401d3a:	2b00      	cmp	r3, #0
  401d3c:	d103      	bne.n	401d46 <local_twi_handler+0x29e>
  401d3e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  401d42:	2b00      	cmp	r3, #0
  401d44:	d02f      	beq.n	401da6 <local_twi_handler+0x2fe>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
  401d46:	4a1f      	ldr	r2, [pc, #124]	; (401dc4 <local_twi_handler+0x31c>)
  401d48:	687b      	ldr	r3, [r7, #4]
  401d4a:	011b      	lsls	r3, r3, #4
  401d4c:	4413      	add	r3, r2
  401d4e:	685b      	ldr	r3, [r3, #4]
  401d50:	4618      	mov	r0, r3
  401d52:	f240 2102 	movw	r1, #514	; 0x202
  401d56:	4b1c      	ldr	r3, [pc, #112]	; (401dc8 <local_twi_handler+0x320>)
  401d58:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
  401d5a:	697b      	ldr	r3, [r7, #20]
  401d5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401d60:	2b00      	cmp	r3, #0
  401d62:	d102      	bne.n	401d6a <local_twi_handler+0x2c2>
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
  401d64:	69bb      	ldr	r3, [r7, #24]
  401d66:	2202      	movs	r2, #2
  401d68:	601a      	str	r2, [r3, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  401d6a:	69b8      	ldr	r0, [r7, #24]
  401d6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  401d70:	4b16      	ldr	r3, [pc, #88]	; (401dcc <local_twi_handler+0x324>)
  401d72:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  401d74:	69b8      	ldr	r0, [r7, #24]
  401d76:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401d7a:	4b14      	ldr	r3, [pc, #80]	; (401dcc <local_twi_handler+0x324>)
  401d7c:	4798      	blx	r3

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  401d7e:	4a0e      	ldr	r2, [pc, #56]	; (401db8 <local_twi_handler+0x310>)
  401d80:	687b      	ldr	r3, [r7, #4]
  401d82:	00db      	lsls	r3, r3, #3
  401d84:	4413      	add	r3, r2
  401d86:	685b      	ldr	r3, [r3, #4]
  401d88:	2b00      	cmp	r3, #0
  401d8a:	d00c      	beq.n	401da6 <local_twi_handler+0x2fe>
			xSemaphoreGiveFromISR(
  401d8c:	4a0a      	ldr	r2, [pc, #40]	; (401db8 <local_twi_handler+0x310>)
  401d8e:	687b      	ldr	r3, [r7, #4]
  401d90:	00db      	lsls	r3, r3, #3
  401d92:	4413      	add	r3, r2
  401d94:	685a      	ldr	r2, [r3, #4]
  401d96:	f107 0308 	add.w	r3, r7, #8
  401d9a:	4610      	mov	r0, r2
  401d9c:	2100      	movs	r1, #0
  401d9e:	461a      	mov	r2, r3
  401da0:	2300      	movs	r3, #0
  401da2:	4c06      	ldr	r4, [pc, #24]	; (401dbc <local_twi_handler+0x314>)
  401da4:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  401da6:	68bb      	ldr	r3, [r7, #8]
  401da8:	2b00      	cmp	r3, #0
  401daa:	d001      	beq.n	401db0 <local_twi_handler+0x308>
  401dac:	4b08      	ldr	r3, [pc, #32]	; (401dd0 <local_twi_handler+0x328>)
  401dae:	4798      	blx	r3
}
  401db0:	372c      	adds	r7, #44	; 0x2c
  401db2:	46bd      	mov	sp, r7
  401db4:	bd90      	pop	{r4, r7, pc}
  401db6:	bf00      	nop
  401db8:	20000a50 	.word	0x20000a50
  401dbc:	00405405 	.word	0x00405405
  401dc0:	20000a58 	.word	0x20000a58
  401dc4:	0040fa5c 	.word	0x0040fa5c
  401dc8:	00403575 	.word	0x00403575
  401dcc:	00404461 	.word	0x00404461
  401dd0:	00404ca1 	.word	0x00404ca1

00401dd4 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
  401dd4:	b580      	push	{r7, lr}
  401dd6:	af00      	add	r7, sp, #0
	local_twi_handler(0);
  401dd8:	2000      	movs	r0, #0
  401dda:	4b01      	ldr	r3, [pc, #4]	; (401de0 <TWI0_Handler+0xc>)
  401ddc:	4798      	blx	r3
}
  401dde:	bd80      	pop	{r7, pc}
  401de0:	00401aa9 	.word	0x00401aa9

00401de4 <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
  401de4:	b580      	push	{r7, lr}
  401de6:	af00      	add	r7, sp, #0
	local_twi_handler(1);
  401de8:	2001      	movs	r0, #1
  401dea:	4b01      	ldr	r3, [pc, #4]	; (401df0 <TWI1_Handler+0xc>)
  401dec:	4798      	blx	r3
}
  401dee:	bd80      	pop	{r7, pc}
  401df0:	00401aa9 	.word	0x00401aa9

00401df4 <freertos_uart_serial_init>:
 *     the initialisation fails then NULL is returned.
 */
freertos_uart_if freertos_uart_serial_init(Uart *p_uart,
		const sam_uart_opt_t *const uart_parameters,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  401df4:	b580      	push	{r7, lr}
  401df6:	b088      	sub	sp, #32
  401df8:	af00      	add	r7, sp, #0
  401dfa:	60f8      	str	r0, [r7, #12]
  401dfc:	60b9      	str	r1, [r7, #8]
  401dfe:	607a      	str	r2, [r7, #4]
	portBASE_TYPE uart_index;
	bool is_valid_operating_mode;
	freertos_uart_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {UART_RS232};
  401e00:	2301      	movs	r3, #1
  401e02:	753b      	strb	r3, [r7, #20]

	/* Find the index into the all_uart_definitions array that holds details of
	the p_uart peripheral. */
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  401e04:	489b      	ldr	r0, [pc, #620]	; (402074 <freertos_uart_serial_init+0x280>)
  401e06:	2101      	movs	r1, #1
  401e08:	68fa      	ldr	r2, [r7, #12]
  401e0a:	4b9b      	ldr	r3, [pc, #620]	; (402078 <freertos_uart_serial_init+0x284>)
  401e0c:	4798      	blx	r3
  401e0e:	61b8      	str	r0, [r7, #24]
			MAX_UARTS,
			(void *) p_uart);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  401e10:	687b      	ldr	r3, [r7, #4]
  401e12:	7b1a      	ldrb	r2, [r3, #12]
  401e14:	f107 0314 	add.w	r3, r7, #20
  401e18:	4610      	mov	r0, r2
  401e1a:	4619      	mov	r1, r3
  401e1c:	2201      	movs	r2, #1
  401e1e:	4b97      	ldr	r3, [pc, #604]	; (40207c <freertos_uart_serial_init+0x288>)
  401e20:	4798      	blx	r3
  401e22:	4603      	mov	r3, r0
  401e24:	75fb      	strb	r3, [r7, #23]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_uart pointer was used, and a valid
	operating mode was requested. */
	if ((uart_index < MAX_UARTS) && (is_valid_operating_mode == true)) {
  401e26:	69bb      	ldr	r3, [r7, #24]
  401e28:	2b00      	cmp	r3, #0
  401e2a:	f300 811b 	bgt.w	402064 <freertos_uart_serial_init+0x270>
  401e2e:	7dfb      	ldrb	r3, [r7, #23]
  401e30:	2b00      	cmp	r3, #0
  401e32:	f000 8117 	beq.w	402064 <freertos_uart_serial_init+0x270>
		/* This function must be called exactly once per supported UART.  Check it
		has not been called	before. */
		configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read == NULL);
  401e36:	4992      	ldr	r1, [pc, #584]	; (402080 <freertos_uart_serial_init+0x28c>)
  401e38:	69ba      	ldr	r2, [r7, #24]
  401e3a:	4613      	mov	r3, r2
  401e3c:	00db      	lsls	r3, r3, #3
  401e3e:	1a9b      	subs	r3, r3, r2
  401e40:	009b      	lsls	r3, r3, #2
  401e42:	440b      	add	r3, r1
  401e44:	3318      	adds	r3, #24
  401e46:	681b      	ldr	r3, [r3, #0]
  401e48:	2b00      	cmp	r3, #0
  401e4a:	d003      	beq.n	401e54 <freertos_uart_serial_init+0x60>
  401e4c:	4b8d      	ldr	r3, [pc, #564]	; (402084 <freertos_uart_serial_init+0x290>)
  401e4e:	4798      	blx	r3
  401e50:	bf00      	nop
  401e52:	e7fd      	b.n	401e50 <freertos_uart_serial_init+0x5c>

		/* Disable everything before enabling the clock. */
		uart_disable_tx(p_uart);
  401e54:	68f8      	ldr	r0, [r7, #12]
  401e56:	4b8c      	ldr	r3, [pc, #560]	; (402088 <freertos_uart_serial_init+0x294>)
  401e58:	4798      	blx	r3
		uart_disable_rx(p_uart);
  401e5a:	68f8      	ldr	r0, [r7, #12]
  401e5c:	4b8b      	ldr	r3, [pc, #556]	; (40208c <freertos_uart_serial_init+0x298>)
  401e5e:	4798      	blx	r3
		pdc_disable_transfer(all_uart_definitions[uart_index].pdc_base_address,
  401e60:	4a84      	ldr	r2, [pc, #528]	; (402074 <freertos_uart_serial_init+0x280>)
  401e62:	69bb      	ldr	r3, [r7, #24]
  401e64:	011b      	lsls	r3, r3, #4
  401e66:	4413      	add	r3, r2
  401e68:	685b      	ldr	r3, [r3, #4]
  401e6a:	4618      	mov	r0, r3
  401e6c:	f240 2102 	movw	r1, #514	; 0x202
  401e70:	4b87      	ldr	r3, [pc, #540]	; (402090 <freertos_uart_serial_init+0x29c>)
  401e72:	4798      	blx	r3
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));

		/* Enable the peripheral clock in the PMC. */
		pmc_enable_periph_clk(
  401e74:	4a7f      	ldr	r2, [pc, #508]	; (402074 <freertos_uart_serial_init+0x280>)
  401e76:	69bb      	ldr	r3, [r7, #24]
  401e78:	011b      	lsls	r3, r3, #4
  401e7a:	4413      	add	r3, r2
  401e7c:	3308      	adds	r3, #8
  401e7e:	681b      	ldr	r3, [r3, #0]
  401e80:	4618      	mov	r0, r3
  401e82:	4b84      	ldr	r3, [pc, #528]	; (402094 <freertos_uart_serial_init+0x2a0>)
  401e84:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_id);

		switch (freertos_driver_parameters->operation_mode) {
  401e86:	687b      	ldr	r3, [r7, #4]
  401e88:	7b1b      	ldrb	r3, [r3, #12]
  401e8a:	2b01      	cmp	r3, #1
  401e8c:	d000      	beq.n	401e90 <freertos_uart_serial_init+0x9c>
			uart_init(p_uart, uart_parameters);
			break;

		default:
			/* Other modes are not currently supported. */
			break;
  401e8e:	e004      	b.n	401e9a <freertos_uart_serial_init+0xa6>
				all_uart_definitions[uart_index].peripheral_id);

		switch (freertos_driver_parameters->operation_mode) {
		case UART_RS232:
			/* Call the standard ASF init function. */
			uart_init(p_uart, uart_parameters);
  401e90:	68f8      	ldr	r0, [r7, #12]
  401e92:	68b9      	ldr	r1, [r7, #8]
  401e94:	4b80      	ldr	r3, [pc, #512]	; (402098 <freertos_uart_serial_init+0x2a4>)
  401e96:	4798      	blx	r3
			break;
  401e98:	bf00      	nop
			/* Other modes are not currently supported. */
			break;
		}

		/* Disable all the interrupts. */
		uart_disable_interrupt(p_uart, MASK_ALL_INTERRUPTS);
  401e9a:	68f8      	ldr	r0, [r7, #12]
  401e9c:	f04f 31ff 	mov.w	r1, #4294967295
  401ea0:	4b7e      	ldr	r3, [pc, #504]	; (40209c <freertos_uart_serial_init+0x2a8>)
  401ea2:	4798      	blx	r3

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is full duplex so only the Tx semaphores
		are created in the following function.  The the Rx semaphores are
		created	separately. */
		create_peripheral_control_semaphores(
  401ea4:	687b      	ldr	r3, [r7, #4]
  401ea6:	7b5a      	ldrb	r2, [r3, #13]
  401ea8:	69bb      	ldr	r3, [r7, #24]
  401eaa:	00d9      	lsls	r1, r3, #3
  401eac:	4b7c      	ldr	r3, [pc, #496]	; (4020a0 <freertos_uart_serial_init+0x2ac>)
  401eae:	440b      	add	r3, r1
  401eb0:	4610      	mov	r0, r2
  401eb2:	4619      	mov	r1, r3
  401eb4:	2200      	movs	r2, #0
  401eb6:	4b7b      	ldr	r3, [pc, #492]	; (4020a4 <freertos_uart_serial_init+0x2b0>)
  401eb8:	4798      	blx	r3
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[uart_index]),
				NULL /* The rx structures are not created in this function. */);

		/* Is the driver also going to receive? */
		if (freertos_driver_parameters->receive_buffer != NULL) {
  401eba:	687b      	ldr	r3, [r7, #4]
  401ebc:	681b      	ldr	r3, [r3, #0]
  401ebe:	2b00      	cmp	r3, #0
  401ec0:	f000 80a7 	beq.w	402012 <freertos_uart_serial_init+0x21e>
			capped to that available up to the end of the buffer only.  If this
			semaphore was a binary semaphore, it would then be 'taken' even
			though, unknown to the reading task, unread and therefore available
			data remained at the beginning of the buffer. */
			rx_buffer_definitions[uart_index].rx_event_semaphore =
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
  401ec4:	f04f 30ff 	mov.w	r0, #4294967295
  401ec8:	2100      	movs	r1, #0
  401eca:	4b77      	ldr	r3, [pc, #476]	; (4020a8 <freertos_uart_serial_init+0x2b4>)
  401ecc:	4798      	blx	r3
  401ece:	4601      	mov	r1, r0
			and the end of the buffer, the actual amount returned will be
			capped to that available up to the end of the buffer only.  If this
			semaphore was a binary semaphore, it would then be 'taken' even
			though, unknown to the reading task, unread and therefore available
			data remained at the beginning of the buffer. */
			rx_buffer_definitions[uart_index].rx_event_semaphore =
  401ed0:	486b      	ldr	r0, [pc, #428]	; (402080 <freertos_uart_serial_init+0x28c>)
  401ed2:	69ba      	ldr	r2, [r7, #24]
  401ed4:	4613      	mov	r3, r2
  401ed6:	00db      	lsls	r3, r3, #3
  401ed8:	1a9b      	subs	r3, r3, r2
  401eda:	009b      	lsls	r3, r3, #2
  401edc:	4403      	add	r3, r0
  401ede:	3310      	adds	r3, #16
  401ee0:	6019      	str	r1, [r3, #0]
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
			configASSERT(rx_buffer_definitions[uart_index].rx_event_semaphore);
  401ee2:	4967      	ldr	r1, [pc, #412]	; (402080 <freertos_uart_serial_init+0x28c>)
  401ee4:	69ba      	ldr	r2, [r7, #24]
  401ee6:	4613      	mov	r3, r2
  401ee8:	00db      	lsls	r3, r3, #3
  401eea:	1a9b      	subs	r3, r3, r2
  401eec:	009b      	lsls	r3, r3, #2
  401eee:	440b      	add	r3, r1
  401ef0:	3310      	adds	r3, #16
  401ef2:	681b      	ldr	r3, [r3, #0]
  401ef4:	2b00      	cmp	r3, #0
  401ef6:	d103      	bne.n	401f00 <freertos_uart_serial_init+0x10c>
  401ef8:	4b62      	ldr	r3, [pc, #392]	; (402084 <freertos_uart_serial_init+0x290>)
  401efa:	4798      	blx	r3
  401efc:	bf00      	nop
  401efe:	e7fd      	b.n	401efc <freertos_uart_serial_init+0x108>

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
					(uint32_t)freertos_driver_parameters->receive_buffer;
  401f00:	687b      	ldr	r3, [r7, #4]
  401f02:	681b      	ldr	r3, [r3, #0]
  401f04:	4619      	mov	r1, r3
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
			configASSERT(rx_buffer_definitions[uart_index].rx_event_semaphore);

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
  401f06:	485e      	ldr	r0, [pc, #376]	; (402080 <freertos_uart_serial_init+0x28c>)
  401f08:	69ba      	ldr	r2, [r7, #24]
  401f0a:	4613      	mov	r3, r2
  401f0c:	00db      	lsls	r3, r3, #3
  401f0e:	1a9b      	subs	r3, r3, r2
  401f10:	009b      	lsls	r3, r3, #2
  401f12:	4403      	add	r3, r0
  401f14:	3308      	adds	r3, #8
  401f16:	6019      	str	r1, [r3, #0]
					(uint32_t)freertos_driver_parameters->receive_buffer;
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size =
					freertos_driver_parameters->receive_buffer_size;
  401f18:	687b      	ldr	r3, [r7, #4]
  401f1a:	6859      	ldr	r1, [r3, #4]

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
					(uint32_t)freertos_driver_parameters->receive_buffer;
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size =
  401f1c:	4858      	ldr	r0, [pc, #352]	; (402080 <freertos_uart_serial_init+0x28c>)
  401f1e:	69ba      	ldr	r2, [r7, #24]
  401f20:	4613      	mov	r3, r2
  401f22:	00db      	lsls	r3, r3, #3
  401f24:	1a9b      	subs	r3, r3, r2
  401f26:	009b      	lsls	r3, r3, #2
  401f28:	4403      	add	r3, r0
  401f2a:	3308      	adds	r3, #8
  401f2c:	6059      	str	r1, [r3, #4]
					freertos_driver_parameters->receive_buffer_size;
			pdc_rx_init(
  401f2e:	4a51      	ldr	r2, [pc, #324]	; (402074 <freertos_uart_serial_init+0x280>)
  401f30:	69bb      	ldr	r3, [r7, #24]
  401f32:	011b      	lsls	r3, r3, #4
  401f34:	4413      	add	r3, r2
  401f36:	6859      	ldr	r1, [r3, #4]
  401f38:	69ba      	ldr	r2, [r7, #24]
  401f3a:	4613      	mov	r3, r2
  401f3c:	00db      	lsls	r3, r3, #3
  401f3e:	1a9b      	subs	r3, r3, r2
  401f40:	009b      	lsls	r3, r3, #2
  401f42:	f103 0208 	add.w	r2, r3, #8
  401f46:	4b4e      	ldr	r3, [pc, #312]	; (402080 <freertos_uart_serial_init+0x28c>)
  401f48:	4413      	add	r3, r2
  401f4a:	4608      	mov	r0, r1
  401f4c:	4619      	mov	r1, r3
  401f4e:	2200      	movs	r2, #0
  401f50:	4b56      	ldr	r3, [pc, #344]	; (4020ac <freertos_uart_serial_init+0x2b8>)
  401f52:	4798      	blx	r3
					NULL);

			/* Set the next byte to read to the start of the buffer as no data
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
					freertos_driver_parameters->receive_buffer;
  401f54:	687b      	ldr	r3, [r7, #4]
  401f56:	6819      	ldr	r1, [r3, #0]
					&(rx_buffer_definitions[uart_index].rx_pdc_parameters),
					NULL);

			/* Set the next byte to read to the start of the buffer as no data
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
  401f58:	4849      	ldr	r0, [pc, #292]	; (402080 <freertos_uart_serial_init+0x28c>)
  401f5a:	69ba      	ldr	r2, [r7, #24]
  401f5c:	4613      	mov	r3, r2
  401f5e:	00db      	lsls	r3, r3, #3
  401f60:	1a9b      	subs	r3, r3, r2
  401f62:	009b      	lsls	r3, r3, #2
  401f64:	4403      	add	r3, r0
  401f66:	3318      	adds	r3, #24
  401f68:	6019      	str	r1, [r3, #0]
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
  401f6a:	4945      	ldr	r1, [pc, #276]	; (402080 <freertos_uart_serial_init+0x28c>)
  401f6c:	69ba      	ldr	r2, [r7, #24]
  401f6e:	4613      	mov	r3, r2
  401f70:	00db      	lsls	r3, r3, #3
  401f72:	1a9b      	subs	r3, r3, r2
  401f74:	009b      	lsls	r3, r3, #2
  401f76:	440b      	add	r3, r1
  401f78:	3308      	adds	r3, #8
  401f7a:	6819      	ldr	r1, [r3, #0]
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
  401f7c:	4840      	ldr	r0, [pc, #256]	; (402080 <freertos_uart_serial_init+0x28c>)
  401f7e:	69ba      	ldr	r2, [r7, #24]
  401f80:	4613      	mov	r3, r2
  401f82:	00db      	lsls	r3, r3, #3
  401f84:	1a9b      	subs	r3, r3, r2
  401f86:	009b      	lsls	r3, r3, #2
  401f88:	4403      	add	r3, r0
  401f8a:	6019      	str	r1, [r3, #0]
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
  401f8c:	493c      	ldr	r1, [pc, #240]	; (402080 <freertos_uart_serial_init+0x28c>)
  401f8e:	69ba      	ldr	r2, [r7, #24]
  401f90:	4613      	mov	r3, r2
  401f92:	00db      	lsls	r3, r3, #3
  401f94:	1a9b      	subs	r3, r3, r2
  401f96:	009b      	lsls	r3, r3, #2
  401f98:	440b      	add	r3, r1
  401f9a:	681a      	ldr	r2, [r3, #0]
					freertos_driver_parameters->receive_buffer_size;
  401f9c:	687b      	ldr	r3, [r7, #4]
  401f9e:	685b      	ldr	r3, [r3, #4]

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
  401fa0:	18d1      	adds	r1, r2, r3
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
  401fa2:	4837      	ldr	r0, [pc, #220]	; (402080 <freertos_uart_serial_init+0x28c>)
  401fa4:	69ba      	ldr	r2, [r7, #24]
  401fa6:	4613      	mov	r3, r2
  401fa8:	00db      	lsls	r3, r3, #3
  401faa:	1a9b      	subs	r3, r3, r2
  401fac:	009b      	lsls	r3, r3, #2
  401fae:	4403      	add	r3, r0
  401fb0:	6059      	str	r1, [r3, #4]
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
					freertos_driver_parameters->receive_buffer_size;

			/* If the rx driver is to be thread aware, create an access control
			mutex. */
			if ((freertos_driver_parameters->options_flags &
  401fb2:	687b      	ldr	r3, [r7, #4]
  401fb4:	7b5b      	ldrb	r3, [r3, #13]
  401fb6:	f003 0302 	and.w	r3, r3, #2
  401fba:	2b00      	cmp	r3, #0
  401fbc:	d01b      	beq.n	401ff6 <freertos_uart_serial_init+0x202>
					USE_RX_ACCESS_MUTEX) != 0) {
				rx_buffer_definitions[uart_index].rx_access_mutex =
					xSemaphoreCreateMutex();
  401fbe:	2001      	movs	r0, #1
  401fc0:	4b3b      	ldr	r3, [pc, #236]	; (4020b0 <freertos_uart_serial_init+0x2bc>)
  401fc2:	4798      	blx	r3
  401fc4:	4601      	mov	r1, r0

			/* If the rx driver is to be thread aware, create an access control
			mutex. */
			if ((freertos_driver_parameters->options_flags &
					USE_RX_ACCESS_MUTEX) != 0) {
				rx_buffer_definitions[uart_index].rx_access_mutex =
  401fc6:	482e      	ldr	r0, [pc, #184]	; (402080 <freertos_uart_serial_init+0x28c>)
  401fc8:	69ba      	ldr	r2, [r7, #24]
  401fca:	4613      	mov	r3, r2
  401fcc:	00db      	lsls	r3, r3, #3
  401fce:	1a9b      	subs	r3, r3, r2
  401fd0:	009b      	lsls	r3, r3, #2
  401fd2:	4403      	add	r3, r0
  401fd4:	3310      	adds	r3, #16
  401fd6:	6059      	str	r1, [r3, #4]
					xSemaphoreCreateMutex();
				configASSERT(rx_buffer_definitions[uart_index].rx_access_mutex);
  401fd8:	4929      	ldr	r1, [pc, #164]	; (402080 <freertos_uart_serial_init+0x28c>)
  401fda:	69ba      	ldr	r2, [r7, #24]
  401fdc:	4613      	mov	r3, r2
  401fde:	00db      	lsls	r3, r3, #3
  401fe0:	1a9b      	subs	r3, r3, r2
  401fe2:	009b      	lsls	r3, r3, #2
  401fe4:	440b      	add	r3, r1
  401fe6:	3310      	adds	r3, #16
  401fe8:	685b      	ldr	r3, [r3, #4]
  401fea:	2b00      	cmp	r3, #0
  401fec:	d103      	bne.n	401ff6 <freertos_uart_serial_init+0x202>
  401fee:	4b25      	ldr	r3, [pc, #148]	; (402084 <freertos_uart_serial_init+0x290>)
  401ff0:	4798      	blx	r3
  401ff2:	bf00      	nop
  401ff4:	e7fd      	b.n	401ff2 <freertos_uart_serial_init+0x1fe>
			}

			/* Catch the DMA running out of Rx space, and gaps in the
			reception.  These events are both used to signal that there is
			data available in the Rx buffer. */
			uart_enable_interrupt(p_uart, UART_IER_ENDRX | UART_IER_RXRDY);
  401ff6:	68f8      	ldr	r0, [r7, #12]
  401ff8:	2109      	movs	r1, #9
  401ffa:	4b2e      	ldr	r3, [pc, #184]	; (4020b4 <freertos_uart_serial_init+0x2c0>)
  401ffc:	4798      	blx	r3

			/* The Rx DMA is running all the time, so enable it now. */
			pdc_enable_transfer(
  401ffe:	4a1d      	ldr	r2, [pc, #116]	; (402074 <freertos_uart_serial_init+0x280>)
  402000:	69bb      	ldr	r3, [r7, #24]
  402002:	011b      	lsls	r3, r3, #4
  402004:	4413      	add	r3, r2
  402006:	685b      	ldr	r3, [r3, #4]
  402008:	4618      	mov	r0, r3
  40200a:	2101      	movs	r1, #1
  40200c:	4b2a      	ldr	r3, [pc, #168]	; (4020b8 <freertos_uart_serial_init+0x2c4>)
  40200e:	4798      	blx	r3
  402010:	e009      	b.n	402026 <freertos_uart_serial_init+0x232>
		} else {
			/* next_byte_to_read is used to check to see if this function
			has been called before, so it must be set to something, even if
			it is not going to be used.  The value it is set to is not
			important, provided it is not zero (NULL). */
			rx_buffer_definitions[uart_index].next_byte_to_read = RX_NOT_USED;
  402012:	491b      	ldr	r1, [pc, #108]	; (402080 <freertos_uart_serial_init+0x28c>)
  402014:	69ba      	ldr	r2, [r7, #24]
  402016:	4613      	mov	r3, r2
  402018:	00db      	lsls	r3, r3, #3
  40201a:	1a9b      	subs	r3, r3, r2
  40201c:	009b      	lsls	r3, r3, #2
  40201e:	440b      	add	r3, r1
  402020:	3318      	adds	r3, #24
  402022:	2201      	movs	r2, #1
  402024:	601a      	str	r2, [r3, #0]
		}

		/* Configure and enable the UART interrupt in the interrupt controller. */
		configure_interrupt_controller(all_uart_definitions[uart_index].peripheral_irq,
  402026:	4a13      	ldr	r2, [pc, #76]	; (402074 <freertos_uart_serial_init+0x280>)
  402028:	69bb      	ldr	r3, [r7, #24]
  40202a:	011b      	lsls	r3, r3, #4
  40202c:	4413      	add	r3, r2
  40202e:	3308      	adds	r3, #8
  402030:	791a      	ldrb	r2, [r3, #4]
  402032:	687b      	ldr	r3, [r7, #4]
  402034:	689b      	ldr	r3, [r3, #8]
  402036:	b252      	sxtb	r2, r2
  402038:	4610      	mov	r0, r2
  40203a:	4619      	mov	r1, r3
  40203c:	4b1f      	ldr	r3, [pc, #124]	; (4020bc <freertos_uart_serial_init+0x2c8>)
  40203e:	4798      	blx	r3
				freertos_driver_parameters->interrupt_priority);

		/* Error interrupts are always enabled. */
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  402040:	4a0c      	ldr	r2, [pc, #48]	; (402074 <freertos_uart_serial_init+0x280>)
  402042:	69bb      	ldr	r3, [r7, #24]
  402044:	011b      	lsls	r3, r3, #4
  402046:	4413      	add	r3, r2
  402048:	681b      	ldr	r3, [r3, #0]
		/* Configure and enable the UART interrupt in the interrupt controller. */
		configure_interrupt_controller(all_uart_definitions[uart_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		/* Error interrupts are always enabled. */
		uart_enable_interrupt(
  40204a:	4618      	mov	r0, r3
  40204c:	21e0      	movs	r1, #224	; 0xe0
  40204e:	4b19      	ldr	r3, [pc, #100]	; (4020b4 <freertos_uart_serial_init+0x2c0>)
  402050:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Finally, enable the receiver and transmitter. */
		uart_enable_tx(p_uart);
  402052:	68f8      	ldr	r0, [r7, #12]
  402054:	4b1a      	ldr	r3, [pc, #104]	; (4020c0 <freertos_uart_serial_init+0x2cc>)
  402056:	4798      	blx	r3
		uart_enable_rx(p_uart);
  402058:	68f8      	ldr	r0, [r7, #12]
  40205a:	4b1a      	ldr	r3, [pc, #104]	; (4020c4 <freertos_uart_serial_init+0x2d0>)
  40205c:	4798      	blx	r3

		return_value = (freertos_uart_if) p_uart;
  40205e:	68fb      	ldr	r3, [r7, #12]
  402060:	61fb      	str	r3, [r7, #28]
  402062:	e001      	b.n	402068 <freertos_uart_serial_init+0x274>
	} else {
		return_value = NULL;
  402064:	2300      	movs	r3, #0
  402066:	61fb      	str	r3, [r7, #28]
	}

	return return_value;
  402068:	69fb      	ldr	r3, [r7, #28]
}
  40206a:	4618      	mov	r0, r3
  40206c:	3720      	adds	r7, #32
  40206e:	46bd      	mov	sp, r7
  402070:	bd80      	pop	{r7, pc}
  402072:	bf00      	nop
  402074:	0040fa6c 	.word	0x0040fa6c
  402078:	004010e5 	.word	0x004010e5
  40207c:	00401125 	.word	0x00401125
  402080:	20000a68 	.word	0x20000a68
  402084:	00404cfd 	.word	0x00404cfd
  402088:	00404565 	.word	0x00404565
  40208c:	00404595 	.word	0x00404595
  402090:	00403575 	.word	0x00403575
  402094:	00403fc1 	.word	0x00403fc1
  402098:	004044e9 	.word	0x004044e9
  40209c:	004045c9 	.word	0x004045c9
  4020a0:	20000a84 	.word	0x20000a84
  4020a4:	0040116d 	.word	0x0040116d
  4020a8:	00405251 	.word	0x00405251
  4020ac:	00403511 	.word	0x00403511
  4020b0:	004051ad 	.word	0x004051ad
  4020b4:	004045ad 	.word	0x004045ad
  4020b8:	00403555 	.word	0x00403555
  4020bc:	00401275 	.word	0x00401275
  4020c0:	0040454d 	.word	0x0040454d
  4020c4:	0040457d 	.word	0x0040457d

004020c8 <freertos_uart_write_packet_async>:
 *     operation.
 */
status_code_t freertos_uart_write_packet_async(freertos_uart_if p_uart,
		const uint8_t *data, size_t len, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  4020c8:	b590      	push	{r4, r7, lr}
  4020ca:	b08b      	sub	sp, #44	; 0x2c
  4020cc:	af02      	add	r7, sp, #8
  4020ce:	60f8      	str	r0, [r7, #12]
  4020d0:	60b9      	str	r1, [r7, #8]
  4020d2:	607a      	str	r2, [r7, #4]
  4020d4:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE uart_index;
	Uart *uart_base;

	uart_base = (Uart *) p_uart;
  4020d6:	68fb      	ldr	r3, [r7, #12]
  4020d8:	61bb      	str	r3, [r7, #24]
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  4020da:	4821      	ldr	r0, [pc, #132]	; (402160 <freertos_uart_write_packet_async+0x98>)
  4020dc:	2101      	movs	r1, #1
  4020de:	69ba      	ldr	r2, [r7, #24]
  4020e0:	4b20      	ldr	r3, [pc, #128]	; (402164 <freertos_uart_write_packet_async+0x9c>)
  4020e2:	4798      	blx	r3
  4020e4:	6178      	str	r0, [r7, #20]
			MAX_UARTS,
			(void *) uart_base);

	/* Don't do anything unless a valid UART pointer was used. */
	if (uart_index < MAX_UARTS) {
  4020e6:	697b      	ldr	r3, [r7, #20]
  4020e8:	2b00      	cmp	r3, #0
  4020ea:	dc31      	bgt.n	402150 <freertos_uart_write_packet_async+0x88>
		return_value = freertos_obtain_peripheral_access_mutex(
  4020ec:	697b      	ldr	r3, [r7, #20]
  4020ee:	00da      	lsls	r2, r3, #3
  4020f0:	4b1d      	ldr	r3, [pc, #116]	; (402168 <freertos_uart_write_packet_async+0xa0>)
  4020f2:	441a      	add	r2, r3
  4020f4:	463b      	mov	r3, r7
  4020f6:	4610      	mov	r0, r2
  4020f8:	4619      	mov	r1, r3
  4020fa:	4b1c      	ldr	r3, [pc, #112]	; (40216c <freertos_uart_write_packet_async+0xa4>)
  4020fc:	4798      	blx	r3
  4020fe:	4603      	mov	r3, r0
  402100:	77fb      	strb	r3, [r7, #31]
				&(tx_dma_control[uart_index]),
				&block_time_ticks);

		if (return_value == STATUS_OK) {
  402102:	f997 301f 	ldrsb.w	r3, [r7, #31]
  402106:	2b00      	cmp	r3, #0
  402108:	d124      	bne.n	402154 <freertos_uart_write_packet_async+0x8c>
			freertos_start_pdc_tx(&(tx_dma_control[uart_index]),
  40210a:	697b      	ldr	r3, [r7, #20]
  40210c:	00da      	lsls	r2, r3, #3
  40210e:	4b16      	ldr	r3, [pc, #88]	; (402168 <freertos_uart_write_packet_async+0xa0>)
  402110:	441a      	add	r2, r3
  402112:	4913      	ldr	r1, [pc, #76]	; (402160 <freertos_uart_write_packet_async+0x98>)
  402114:	697b      	ldr	r3, [r7, #20]
  402116:	011b      	lsls	r3, r3, #4
  402118:	440b      	add	r3, r1
  40211a:	685b      	ldr	r3, [r3, #4]
  40211c:	6b39      	ldr	r1, [r7, #48]	; 0x30
  40211e:	9100      	str	r1, [sp, #0]
  402120:	2101      	movs	r1, #1
  402122:	9101      	str	r1, [sp, #4]
  402124:	4610      	mov	r0, r2
  402126:	68b9      	ldr	r1, [r7, #8]
  402128:	687a      	ldr	r2, [r7, #4]
  40212a:	4c11      	ldr	r4, [pc, #68]	; (402170 <freertos_uart_write_packet_async+0xa8>)
  40212c:	47a0      	blx	r4
			/* Catch the end of transmission so the access mutex can be
			returned, and the task notified (if it supplied a notification
			semaphore).  The interrupt can be enabled here because the ENDTX
			signal from the PDC to the UART will have been de-asserted when
			the next transfer was configured. */
			uart_enable_interrupt(uart_base, UART_IER_ENDTX);
  40212e:	69b8      	ldr	r0, [r7, #24]
  402130:	2110      	movs	r1, #16
  402132:	4b10      	ldr	r3, [pc, #64]	; (402174 <freertos_uart_write_packet_async+0xac>)
  402134:	4798      	blx	r3

			return_value = freertos_optionally_wait_transfer_completion(
  402136:	697b      	ldr	r3, [r7, #20]
  402138:	00da      	lsls	r2, r3, #3
  40213a:	4b0b      	ldr	r3, [pc, #44]	; (402168 <freertos_uart_write_packet_async+0xa0>)
  40213c:	441a      	add	r2, r3
  40213e:	683b      	ldr	r3, [r7, #0]
  402140:	4610      	mov	r0, r2
  402142:	6b39      	ldr	r1, [r7, #48]	; 0x30
  402144:	461a      	mov	r2, r3
  402146:	4b0c      	ldr	r3, [pc, #48]	; (402178 <freertos_uart_write_packet_async+0xb0>)
  402148:	4798      	blx	r3
  40214a:	4603      	mov	r3, r0
  40214c:	77fb      	strb	r3, [r7, #31]
  40214e:	e001      	b.n	402154 <freertos_uart_write_packet_async+0x8c>
					&(tx_dma_control[uart_index]),
					notification_semaphore,
					block_time_ticks);
		}
	} else {
		return_value = ERR_INVALID_ARG;
  402150:	23f8      	movs	r3, #248	; 0xf8
  402152:	77fb      	strb	r3, [r7, #31]
	}

	return return_value;
  402154:	7ffb      	ldrb	r3, [r7, #31]
  402156:	b25b      	sxtb	r3, r3
}
  402158:	4618      	mov	r0, r3
  40215a:	3724      	adds	r7, #36	; 0x24
  40215c:	46bd      	mov	sp, r7
  40215e:	bd90      	pop	{r4, r7, pc}
  402160:	0040fa6c 	.word	0x0040fa6c
  402164:	004010e5 	.word	0x004010e5
  402168:	20000a84 	.word	0x20000a84
  40216c:	004012d5 	.word	0x004012d5
  402170:	00401345 	.word	0x00401345
  402174:	004045ad 	.word	0x004045ad
  402178:	004013e5 	.word	0x004013e5

0040217c <configure_rx_dma>:
 * For internal use only.
 * Configures the Rx DMA to receive data into free space within the Rx buffer.
 */
static void configure_rx_dma(uint32_t uart_index,
		enum buffer_operations operation_performed)
{
  40217c:	b580      	push	{r7, lr}
  40217e:	b084      	sub	sp, #16
  402180:	af00      	add	r7, sp, #0
  402182:	6078      	str	r0, [r7, #4]
  402184:	460b      	mov	r3, r1
  402186:	70fb      	strb	r3, [r7, #3]
	freertos_pdc_rx_control_t *rx_buffer_definition;

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  402188:	687a      	ldr	r2, [r7, #4]
  40218a:	4613      	mov	r3, r2
  40218c:	00db      	lsls	r3, r3, #3
  40218e:	1a9b      	subs	r3, r3, r2
  402190:	009b      	lsls	r3, r3, #2
  402192:	4a36      	ldr	r2, [pc, #216]	; (40226c <configure_rx_dma+0xf0>)
  402194:	4413      	add	r3, r2
  402196:	60fb      	str	r3, [r7, #12]

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  402198:	68fb      	ldr	r3, [r7, #12]
  40219a:	699b      	ldr	r3, [r3, #24]
  40219c:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  40219e:	68fb      	ldr	r3, [r7, #12]
  4021a0:	689b      	ldr	r3, [r3, #8]
	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  4021a2:	429a      	cmp	r2, r3
  4021a4:	d10e      	bne.n	4021c4 <configure_rx_dma+0x48>
		/* The read pointer and the write pointer are equal.  If this function
		was called because data was added to the buffer, then there is no free
		space in the buffer remaining.  If this function was called because data
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
  4021a6:	78fb      	ldrb	r3, [r7, #3]
  4021a8:	2b00      	cmp	r3, #0
  4021aa:	d103      	bne.n	4021b4 <configure_rx_dma+0x38>
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
  4021ac:	68fb      	ldr	r3, [r7, #12]
  4021ae:	2200      	movs	r2, #0
  4021b0:	60da      	str	r2, [r3, #12]
  4021b2:	e01e      	b.n	4021f2 <configure_rx_dma+0x76>
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  4021b4:	68fb      	ldr	r3, [r7, #12]
  4021b6:	685a      	ldr	r2, [r3, #4]
  4021b8:	68fb      	ldr	r3, [r7, #12]
  4021ba:	689b      	ldr	r3, [r3, #8]
  4021bc:	1ad2      	subs	r2, r2, r3
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
  4021be:	68fb      	ldr	r3, [r7, #12]
  4021c0:	60da      	str	r2, [r3, #12]
  4021c2:	e016      	b.n	4021f2 <configure_rx_dma+0x76>
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  4021c4:	68fb      	ldr	r3, [r7, #12]
  4021c6:	699b      	ldr	r3, [r3, #24]
  4021c8:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  4021ca:	68fb      	ldr	r3, [r7, #12]
  4021cc:	689b      	ldr	r3, [r3, #8]
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  4021ce:	429a      	cmp	r2, r3
  4021d0:	d908      	bls.n	4021e4 <configure_rx_dma+0x68>
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  4021d2:	68fb      	ldr	r3, [r7, #12]
  4021d4:	699b      	ldr	r3, [r3, #24]
  4021d6:	461a      	mov	r2, r3
  4021d8:	68fb      	ldr	r3, [r7, #12]
  4021da:	689b      	ldr	r3, [r3, #8]
  4021dc:	1ad2      	subs	r2, r2, r3
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  4021de:	68fb      	ldr	r3, [r7, #12]
  4021e0:	60da      	str	r2, [r3, #12]
  4021e2:	e006      	b.n	4021f2 <configure_rx_dma+0x76>
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  4021e4:	68fb      	ldr	r3, [r7, #12]
  4021e6:	685a      	ldr	r2, [r3, #4]
  4021e8:	68fb      	ldr	r3, [r7, #12]
  4021ea:	689b      	ldr	r3, [r3, #8]
  4021ec:	1ad2      	subs	r2, r2, r3
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  4021ee:	68fb      	ldr	r3, [r7, #12]
  4021f0:	60da      	str	r2, [r3, #12]
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	}

	configASSERT((rx_buffer_definition->rx_pdc_parameters.ul_addr+
  4021f2:	68fb      	ldr	r3, [r7, #12]
  4021f4:	689a      	ldr	r2, [r3, #8]
  4021f6:	68fb      	ldr	r3, [r7, #12]
  4021f8:	68db      	ldr	r3, [r3, #12]
  4021fa:	441a      	add	r2, r3
  4021fc:	68fb      	ldr	r3, [r7, #12]
  4021fe:	685b      	ldr	r3, [r3, #4]
  402200:	429a      	cmp	r2, r3
  402202:	d903      	bls.n	40220c <configure_rx_dma+0x90>
  402204:	4b1a      	ldr	r3, [pc, #104]	; (402270 <configure_rx_dma+0xf4>)
  402206:	4798      	blx	r3
  402208:	bf00      	nop
  40220a:	e7fd      	b.n	402208 <configure_rx_dma+0x8c>
			rx_buffer_definition->rx_pdc_parameters.ul_size) <=
			rx_buffer_definition->past_rx_buffer_end_address);

	if (rx_buffer_definition->rx_pdc_parameters.ul_size > 0) {
  40220c:	68fb      	ldr	r3, [r7, #12]
  40220e:	68db      	ldr	r3, [r3, #12]
  402210:	2b00      	cmp	r3, #0
  402212:	d01e      	beq.n	402252 <configure_rx_dma+0xd6>
		/* Restart the DMA to receive into whichever space was calculated
		as remaining.  First clear any characters that might already be in the
		registers. */
		pdc_rx_init(
  402214:	4a17      	ldr	r2, [pc, #92]	; (402274 <configure_rx_dma+0xf8>)
  402216:	687b      	ldr	r3, [r7, #4]
  402218:	011b      	lsls	r3, r3, #4
  40221a:	4413      	add	r3, r2
  40221c:	685a      	ldr	r2, [r3, #4]
  40221e:	68fb      	ldr	r3, [r7, #12]
  402220:	3308      	adds	r3, #8
  402222:	4610      	mov	r0, r2
  402224:	4619      	mov	r1, r3
  402226:	2200      	movs	r2, #0
  402228:	4b13      	ldr	r3, [pc, #76]	; (402278 <configure_rx_dma+0xfc>)
  40222a:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
  40222c:	4a11      	ldr	r2, [pc, #68]	; (402274 <configure_rx_dma+0xf8>)
  40222e:	687b      	ldr	r3, [r7, #4]
  402230:	011b      	lsls	r3, r3, #4
  402232:	4413      	add	r3, r2
  402234:	685b      	ldr	r3, [r3, #4]
  402236:	4618      	mov	r0, r3
  402238:	2101      	movs	r1, #1
  40223a:	4b10      	ldr	r3, [pc, #64]	; (40227c <configure_rx_dma+0x100>)
  40223c:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  40223e:	4a0d      	ldr	r2, [pc, #52]	; (402274 <configure_rx_dma+0xf8>)
  402240:	687b      	ldr	r3, [r7, #4]
  402242:	011b      	lsls	r3, r3, #4
  402244:	4413      	add	r3, r2
  402246:	681b      	ldr	r3, [r3, #0]
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
  402248:	4618      	mov	r0, r3
  40224a:	2109      	movs	r1, #9
  40224c:	4b0c      	ldr	r3, [pc, #48]	; (402280 <configure_rx_dma+0x104>)
  40224e:	4798      	blx	r3
  402250:	e008      	b.n	402264 <configure_rx_dma+0xe8>
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  402252:	4a08      	ldr	r2, [pc, #32]	; (402274 <configure_rx_dma+0xf8>)
  402254:	687b      	ldr	r3, [r7, #4]
  402256:	011b      	lsls	r3, r3, #4
  402258:	4413      	add	r3, r2
  40225a:	681b      	ldr	r3, [r3, #0]
				UART_IER_ENDRX | UART_IER_RXRDY);
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
  40225c:	4618      	mov	r0, r3
  40225e:	2109      	movs	r1, #9
  402260:	4b08      	ldr	r3, [pc, #32]	; (402284 <configure_rx_dma+0x108>)
  402262:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDRX | UART_IDR_RXRDY);
	}
}
  402264:	3710      	adds	r7, #16
  402266:	46bd      	mov	sp, r7
  402268:	bd80      	pop	{r7, pc}
  40226a:	bf00      	nop
  40226c:	20000a68 	.word	0x20000a68
  402270:	00404cfd 	.word	0x00404cfd
  402274:	0040fa6c 	.word	0x0040fa6c
  402278:	00403511 	.word	0x00403511
  40227c:	00403555 	.word	0x00403555
  402280:	004045ad 	.word	0x004045ad
  402284:	004045c9 	.word	0x004045c9

00402288 <local_uart_handler>:
/*
 * For internal use only.
 * A common UART interrupt handler that is called for all UART peripherals.
 */
static void local_uart_handler(const portBASE_TYPE uart_index)
{
  402288:	b590      	push	{r4, r7, lr}
  40228a:	b087      	sub	sp, #28
  40228c:	af00      	add	r7, sp, #0
  40228e:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  402290:	2300      	movs	r3, #0
  402292:	60fb      	str	r3, [r7, #12]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
  402294:	4a61      	ldr	r2, [pc, #388]	; (40241c <local_uart_handler+0x194>)
  402296:	687b      	ldr	r3, [r7, #4]
  402298:	011b      	lsls	r3, r3, #4
  40229a:	4413      	add	r3, r2
  40229c:	681b      	ldr	r3, [r3, #0]
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
  40229e:	4618      	mov	r0, r3
  4022a0:	4b5f      	ldr	r3, [pc, #380]	; (402420 <local_uart_handler+0x198>)
  4022a2:	4798      	blx	r3
  4022a4:	6178      	str	r0, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
			all_uart_definitions[uart_index].peripheral_base_address);
  4022a6:	4a5d      	ldr	r2, [pc, #372]	; (40241c <local_uart_handler+0x194>)
  4022a8:	687b      	ldr	r3, [r7, #4]
  4022aa:	011b      	lsls	r3, r3, #4
  4022ac:	4413      	add	r3, r2
  4022ae:	681b      	ldr	r3, [r3, #0]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
  4022b0:	4618      	mov	r0, r3
  4022b2:	4b5c      	ldr	r3, [pc, #368]	; (402424 <local_uart_handler+0x19c>)
  4022b4:	4798      	blx	r3
  4022b6:	4603      	mov	r3, r0
  4022b8:	697a      	ldr	r2, [r7, #20]
  4022ba:	4013      	ands	r3, r2
  4022bc:	617b      	str	r3, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  4022be:	687a      	ldr	r2, [r7, #4]
  4022c0:	4613      	mov	r3, r2
  4022c2:	00db      	lsls	r3, r3, #3
  4022c4:	1a9b      	subs	r3, r3, r2
  4022c6:	009b      	lsls	r3, r3, #2
  4022c8:	4a57      	ldr	r2, [pc, #348]	; (402428 <local_uart_handler+0x1a0>)
  4022ca:	4413      	add	r3, r2
  4022cc:	613b      	str	r3, [r7, #16]

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
  4022ce:	697b      	ldr	r3, [r7, #20]
  4022d0:	f003 0310 	and.w	r3, r3, #16
  4022d4:	2b00      	cmp	r3, #0
  4022d6:	d02e      	beq.n	402336 <local_uart_handler+0xae>
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  4022d8:	4a50      	ldr	r2, [pc, #320]	; (40241c <local_uart_handler+0x194>)
  4022da:	687b      	ldr	r3, [r7, #4]
  4022dc:	011b      	lsls	r3, r3, #4
  4022de:	4413      	add	r3, r2
  4022e0:	681b      	ldr	r3, [r3, #0]

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
		uart_disable_interrupt(
  4022e2:	4618      	mov	r0, r3
  4022e4:	2110      	movs	r1, #16
  4022e6:	4b51      	ldr	r3, [pc, #324]	; (40242c <local_uart_handler+0x1a4>)
  4022e8:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDTX);

		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  4022ea:	4a51      	ldr	r2, [pc, #324]	; (402430 <local_uart_handler+0x1a8>)
  4022ec:	687b      	ldr	r3, [r7, #4]
  4022ee:	00db      	lsls	r3, r3, #3
  4022f0:	4413      	add	r3, r2
  4022f2:	685b      	ldr	r3, [r3, #4]
  4022f4:	2b00      	cmp	r3, #0
  4022f6:	d00c      	beq.n	402312 <local_uart_handler+0x8a>
			xSemaphoreGiveFromISR(
  4022f8:	4a4d      	ldr	r2, [pc, #308]	; (402430 <local_uart_handler+0x1a8>)
  4022fa:	687b      	ldr	r3, [r7, #4]
  4022fc:	00db      	lsls	r3, r3, #3
  4022fe:	4413      	add	r3, r2
  402300:	685a      	ldr	r2, [r3, #4]
  402302:	f107 030c 	add.w	r3, r7, #12
  402306:	4610      	mov	r0, r2
  402308:	2100      	movs	r1, #0
  40230a:	461a      	mov	r2, r3
  40230c:	2300      	movs	r3, #0
  40230e:	4c49      	ldr	r4, [pc, #292]	; (402434 <local_uart_handler+0x1ac>)
  402310:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (tx_dma_control[uart_index].transaction_complete_notification_semaphore != NULL) {
  402312:	4b47      	ldr	r3, [pc, #284]	; (402430 <local_uart_handler+0x1a8>)
  402314:	687a      	ldr	r2, [r7, #4]
  402316:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  40231a:	2b00      	cmp	r3, #0
  40231c:	d00b      	beq.n	402336 <local_uart_handler+0xae>
			xSemaphoreGiveFromISR(
  40231e:	4b44      	ldr	r3, [pc, #272]	; (402430 <local_uart_handler+0x1a8>)
  402320:	687a      	ldr	r2, [r7, #4]
  402322:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402326:	f107 030c 	add.w	r3, r7, #12
  40232a:	4610      	mov	r0, r2
  40232c:	2100      	movs	r1, #0
  40232e:	461a      	mov	r2, r3
  402330:	2300      	movs	r3, #0
  402332:	4c40      	ldr	r4, [pc, #256]	; (402434 <local_uart_handler+0x1ac>)
  402334:	47a0      	blx	r4
					tx_dma_control[uart_index].transaction_complete_notification_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & UART_SR_ENDRX) != 0UL) {
  402336:	697b      	ldr	r3, [r7, #20]
  402338:	f003 0308 	and.w	r3, r3, #8
  40233c:	2b00      	cmp	r3, #0
  40233e:	d033      	beq.n	4023a8 <local_uart_handler+0x120>
		/* It is possible to initialise the peripheral to only use Tx and not Rx.
		Check that Rx has been initialised. */
		configASSERT(rx_buffer_definition->next_byte_to_read);
  402340:	693b      	ldr	r3, [r7, #16]
  402342:	699b      	ldr	r3, [r3, #24]
  402344:	2b00      	cmp	r3, #0
  402346:	d103      	bne.n	402350 <local_uart_handler+0xc8>
  402348:	4b3b      	ldr	r3, [pc, #236]	; (402438 <local_uart_handler+0x1b0>)
  40234a:	4798      	blx	r3
  40234c:	bf00      	nop
  40234e:	e7fd      	b.n	40234c <local_uart_handler+0xc4>
		configASSERT(rx_buffer_definition->next_byte_to_read !=
  402350:	693b      	ldr	r3, [r7, #16]
  402352:	699b      	ldr	r3, [r3, #24]
  402354:	2b01      	cmp	r3, #1
  402356:	d103      	bne.n	402360 <local_uart_handler+0xd8>
  402358:	4b37      	ldr	r3, [pc, #220]	; (402438 <local_uart_handler+0x1b0>)
  40235a:	4798      	blx	r3
  40235c:	bf00      	nop
  40235e:	e7fd      	b.n	40235c <local_uart_handler+0xd4>
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  402360:	693b      	ldr	r3, [r7, #16]
  402362:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;
  402364:	693b      	ldr	r3, [r7, #16]
  402366:	68db      	ldr	r3, [r3, #12]
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  402368:	441a      	add	r2, r3
  40236a:	693b      	ldr	r3, [r7, #16]
  40236c:	609a      	str	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  40236e:	693b      	ldr	r3, [r7, #16]
  402370:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->past_rx_buffer_end_address)
  402372:	693b      	ldr	r3, [r7, #16]
  402374:	685b      	ldr	r3, [r3, #4]
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  402376:	429a      	cmp	r2, r3
  402378:	d303      	bcc.n	402382 <local_uart_handler+0xfa>
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
					rx_buffer_definition->rx_buffer_start_address;
  40237a:	693b      	ldr	r3, [r7, #16]
  40237c:	681a      	ldr	r2, [r3, #0]

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
  40237e:	693b      	ldr	r3, [r7, #16]
  402380:	609a      	str	r2, [r3, #8]
					rx_buffer_definition->rx_buffer_start_address;
		}

		/* Reset the Rx DMA to receive data into whatever free space remains in
		the Rx buffer. */
		configure_rx_dma(uart_index, data_added);
  402382:	687b      	ldr	r3, [r7, #4]
  402384:	4618      	mov	r0, r3
  402386:	2100      	movs	r1, #0
  402388:	4b2c      	ldr	r3, [pc, #176]	; (40243c <local_uart_handler+0x1b4>)
  40238a:	4798      	blx	r3

		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  40238c:	693b      	ldr	r3, [r7, #16]
  40238e:	691b      	ldr	r3, [r3, #16]
  402390:	2b00      	cmp	r3, #0
  402392:	d009      	beq.n	4023a8 <local_uart_handler+0x120>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  402394:	693b      	ldr	r3, [r7, #16]
  402396:	691a      	ldr	r2, [r3, #16]
  402398:	f107 030c 	add.w	r3, r7, #12
  40239c:	4610      	mov	r0, r2
  40239e:	2100      	movs	r1, #0
  4023a0:	461a      	mov	r2, r3
  4023a2:	2300      	movs	r3, #0
  4023a4:	4c23      	ldr	r4, [pc, #140]	; (402434 <local_uart_handler+0x1ac>)
  4023a6:	47a0      	blx	r4
	 * It happened only when in PDC mode with TXRDY and RXRDY interrupts since
	 * the flags has been cleared by PDC.
	 * As the TXRDY is never enabled in this service, here we
	 * check the RXRDY interrupt case.
	 */
	if (uart_status == 0UL) {
  4023a8:	697b      	ldr	r3, [r7, #20]
  4023aa:	2b00      	cmp	r3, #0
  4023ac:	d10d      	bne.n	4023ca <local_uart_handler+0x142>
		/* Character has been placed into the Rx buffer. */
		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  4023ae:	693b      	ldr	r3, [r7, #16]
  4023b0:	691b      	ldr	r3, [r3, #16]
  4023b2:	2b00      	cmp	r3, #0
  4023b4:	d009      	beq.n	4023ca <local_uart_handler+0x142>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  4023b6:	693b      	ldr	r3, [r7, #16]
  4023b8:	691a      	ldr	r2, [r3, #16]
  4023ba:	f107 030c 	add.w	r3, r7, #12
  4023be:	4610      	mov	r0, r2
  4023c0:	2100      	movs	r1, #0
  4023c2:	461a      	mov	r2, r3
  4023c4:	2300      	movs	r3, #0
  4023c6:	4c1b      	ldr	r4, [pc, #108]	; (402434 <local_uart_handler+0x1ac>)
  4023c8:	47a0      	blx	r4
					rx_buffer_definition->rx_event_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
  4023ca:	697b      	ldr	r3, [r7, #20]
  4023cc:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
  4023d0:	2b00      	cmp	r3, #0
  4023d2:	d01b      	beq.n	40240c <local_uart_handler+0x184>
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
				all_uart_definitions[uart_index].peripheral_base_address);
  4023d4:	4a11      	ldr	r2, [pc, #68]	; (40241c <local_uart_handler+0x194>)
  4023d6:	687b      	ldr	r3, [r7, #4]
  4023d8:	011b      	lsls	r3, r3, #4
  4023da:	4413      	add	r3, r2
  4023dc:	681b      	ldr	r3, [r3, #0]
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
  4023de:	4618      	mov	r0, r3
  4023e0:	4b17      	ldr	r3, [pc, #92]	; (402440 <local_uart_handler+0x1b8>)
  4023e2:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address);
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  4023e4:	4a12      	ldr	r2, [pc, #72]	; (402430 <local_uart_handler+0x1a8>)
  4023e6:	687b      	ldr	r3, [r7, #4]
  4023e8:	00db      	lsls	r3, r3, #3
  4023ea:	4413      	add	r3, r2
  4023ec:	685b      	ldr	r3, [r3, #4]
  4023ee:	2b00      	cmp	r3, #0
  4023f0:	d00c      	beq.n	40240c <local_uart_handler+0x184>
			xSemaphoreGiveFromISR(
  4023f2:	4a0f      	ldr	r2, [pc, #60]	; (402430 <local_uart_handler+0x1a8>)
  4023f4:	687b      	ldr	r3, [r7, #4]
  4023f6:	00db      	lsls	r3, r3, #3
  4023f8:	4413      	add	r3, r2
  4023fa:	685a      	ldr	r2, [r3, #4]
  4023fc:	f107 030c 	add.w	r3, r7, #12
  402400:	4610      	mov	r0, r2
  402402:	2100      	movs	r1, #0
  402404:	461a      	mov	r2, r3
  402406:	2300      	movs	r3, #0
  402408:	4c0a      	ldr	r4, [pc, #40]	; (402434 <local_uart_handler+0x1ac>)
  40240a:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  40240c:	68fb      	ldr	r3, [r7, #12]
  40240e:	2b00      	cmp	r3, #0
  402410:	d001      	beq.n	402416 <local_uart_handler+0x18e>
  402412:	4b0c      	ldr	r3, [pc, #48]	; (402444 <local_uart_handler+0x1bc>)
  402414:	4798      	blx	r3
}
  402416:	371c      	adds	r7, #28
  402418:	46bd      	mov	sp, r7
  40241a:	bd90      	pop	{r4, r7, pc}
  40241c:	0040fa6c 	.word	0x0040fa6c
  402420:	004045fd 	.word	0x004045fd
  402424:	004045e5 	.word	0x004045e5
  402428:	20000a68 	.word	0x20000a68
  40242c:	004045c9 	.word	0x004045c9
  402430:	20000a84 	.word	0x20000a84
  402434:	00405405 	.word	0x00405405
  402438:	00404cfd 	.word	0x00404cfd
  40243c:	0040217d 	.word	0x0040217d
  402440:	00404615 	.word	0x00404615
  402444:	00404ca1 	.word	0x00404ca1

00402448 <UART0_Handler>:
#endif /* UART */

#ifdef UART0

void UART0_Handler(void)
{
  402448:	b580      	push	{r7, lr}
  40244a:	af00      	add	r7, sp, #0
	local_uart_handler(0);
  40244c:	2000      	movs	r0, #0
  40244e:	4b01      	ldr	r3, [pc, #4]	; (402454 <UART0_Handler+0xc>)
  402450:	4798      	blx	r3
}
  402452:	bd80      	pop	{r7, pc}
  402454:	00402289 	.word	0x00402289

00402458 <UART1_Handler>:
#endif /* UART0 */

#ifdef UART1

void UART1_Handler(void)
{
  402458:	b580      	push	{r7, lr}
  40245a:	af00      	add	r7, sp, #0
	local_uart_handler(1);
  40245c:	2001      	movs	r0, #1
  40245e:	4b01      	ldr	r3, [pc, #4]	; (402464 <UART1_Handler+0xc>)
  402460:	4798      	blx	r3
}
  402462:	bd80      	pop	{r7, pc}
  402464:	00402289 	.word	0x00402289

00402468 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  402468:	b480      	push	{r7}
  40246a:	b083      	sub	sp, #12
  40246c:	af00      	add	r7, sp, #0
  40246e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402470:	687b      	ldr	r3, [r7, #4]
  402472:	2b07      	cmp	r3, #7
  402474:	d825      	bhi.n	4024c2 <osc_get_rate+0x5a>
  402476:	a201      	add	r2, pc, #4	; (adr r2, 40247c <osc_get_rate+0x14>)
  402478:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40247c:	0040249d 	.word	0x0040249d
  402480:	004024a3 	.word	0x004024a3
  402484:	004024a9 	.word	0x004024a9
  402488:	004024af 	.word	0x004024af
  40248c:	004024b3 	.word	0x004024b3
  402490:	004024b7 	.word	0x004024b7
  402494:	004024bb 	.word	0x004024bb
  402498:	004024bf 	.word	0x004024bf
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40249c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4024a0:	e010      	b.n	4024c4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4024a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4024a6:	e00d      	b.n	4024c4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4024a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4024ac:	e00a      	b.n	4024c4 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4024ae:	4b08      	ldr	r3, [pc, #32]	; (4024d0 <osc_get_rate+0x68>)
  4024b0:	e008      	b.n	4024c4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4024b2:	4b08      	ldr	r3, [pc, #32]	; (4024d4 <osc_get_rate+0x6c>)
  4024b4:	e006      	b.n	4024c4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4024b6:	4b08      	ldr	r3, [pc, #32]	; (4024d8 <osc_get_rate+0x70>)
  4024b8:	e004      	b.n	4024c4 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4024ba:	4b07      	ldr	r3, [pc, #28]	; (4024d8 <osc_get_rate+0x70>)
  4024bc:	e002      	b.n	4024c4 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4024be:	4b06      	ldr	r3, [pc, #24]	; (4024d8 <osc_get_rate+0x70>)
  4024c0:	e000      	b.n	4024c4 <osc_get_rate+0x5c>
	}

	return 0;
  4024c2:	2300      	movs	r3, #0
}
  4024c4:	4618      	mov	r0, r3
  4024c6:	370c      	adds	r7, #12
  4024c8:	46bd      	mov	sp, r7
  4024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024ce:	4770      	bx	lr
  4024d0:	003d0900 	.word	0x003d0900
  4024d4:	007a1200 	.word	0x007a1200
  4024d8:	00b71b00 	.word	0x00b71b00

004024dc <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4024dc:	b580      	push	{r7, lr}
  4024de:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4024e0:	2006      	movs	r0, #6
  4024e2:	4b03      	ldr	r3, [pc, #12]	; (4024f0 <sysclk_get_main_hz+0x14>)
  4024e4:	4798      	blx	r3
  4024e6:	4603      	mov	r3, r0
  4024e8:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4024ea:	4618      	mov	r0, r3
  4024ec:	bd80      	pop	{r7, pc}
  4024ee:	bf00      	nop
  4024f0:	00402469 	.word	0x00402469

004024f4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4024f4:	b580      	push	{r7, lr}
  4024f6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4024f8:	4b02      	ldr	r3, [pc, #8]	; (402504 <sysclk_get_cpu_hz+0x10>)
  4024fa:	4798      	blx	r3
  4024fc:	4603      	mov	r3, r0
  4024fe:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402500:	4618      	mov	r0, r3
  402502:	bd80      	pop	{r7, pc}
  402504:	004024dd 	.word	0x004024dd

00402508 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  402508:	b480      	push	{r7}
  40250a:	b083      	sub	sp, #12
  40250c:	af00      	add	r7, sp, #0
  40250e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  402510:	687b      	ldr	r3, [r7, #4]
  402512:	2280      	movs	r2, #128	; 0x80
  402514:	601a      	str	r2, [r3, #0]
}
  402516:	370c      	adds	r7, #12
  402518:	46bd      	mov	sp, r7
  40251a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40251e:	4770      	bx	lr

00402520 <spi_set_master_mode>:
 * \brief Set SPI to Master mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
  402520:	b480      	push	{r7}
  402522:	b083      	sub	sp, #12
  402524:	af00      	add	r7, sp, #0
  402526:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  402528:	687b      	ldr	r3, [r7, #4]
  40252a:	685b      	ldr	r3, [r3, #4]
  40252c:	f043 0201 	orr.w	r2, r3, #1
  402530:	687b      	ldr	r3, [r7, #4]
  402532:	605a      	str	r2, [r3, #4]
}
  402534:	370c      	adds	r7, #12
  402536:	46bd      	mov	sp, r7
  402538:	f85d 7b04 	ldr.w	r7, [sp], #4
  40253c:	4770      	bx	lr
  40253e:	bf00      	nop

00402540 <spi_set_fixed_peripheral_select>:
 *  Peripheral Chip Select is controlled by SPI_MR.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
  402540:	b480      	push	{r7}
  402542:	b083      	sub	sp, #12
  402544:	af00      	add	r7, sp, #0
  402546:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  402548:	687b      	ldr	r3, [r7, #4]
  40254a:	685b      	ldr	r3, [r3, #4]
  40254c:	f023 0202 	bic.w	r2, r3, #2
  402550:	687b      	ldr	r3, [r7, #4]
  402552:	605a      	str	r2, [r3, #4]
}
  402554:	370c      	adds	r7, #12
  402556:	46bd      	mov	sp, r7
  402558:	f85d 7b04 	ldr.w	r7, [sp], #4
  40255c:	4770      	bx	lr
  40255e:	bf00      	nop

00402560 <spi_disable_peripheral_select_decode>:
 * \brief Disable Peripheral Select Decode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
  402560:	b480      	push	{r7}
  402562:	b083      	sub	sp, #12
  402564:	af00      	add	r7, sp, #0
  402566:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  402568:	687b      	ldr	r3, [r7, #4]
  40256a:	685b      	ldr	r3, [r3, #4]
  40256c:	f023 0204 	bic.w	r2, r3, #4
  402570:	687b      	ldr	r3, [r7, #4]
  402572:	605a      	str	r2, [r3, #4]
}
  402574:	370c      	adds	r7, #12
  402576:	46bd      	mov	sp, r7
  402578:	f85d 7b04 	ldr.w	r7, [sp], #4
  40257c:	4770      	bx	lr
  40257e:	bf00      	nop

00402580 <spi_get_peripheral_select_decode_setting>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
  402580:	b480      	push	{r7}
  402582:	b083      	sub	sp, #12
  402584:	af00      	add	r7, sp, #0
  402586:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  402588:	687b      	ldr	r3, [r7, #4]
  40258a:	685b      	ldr	r3, [r3, #4]
  40258c:	f003 0304 	and.w	r3, r3, #4
  402590:	2b00      	cmp	r3, #0
  402592:	d001      	beq.n	402598 <spi_get_peripheral_select_decode_setting+0x18>
		return 1;
  402594:	2301      	movs	r3, #1
  402596:	e000      	b.n	40259a <spi_get_peripheral_select_decode_setting+0x1a>
	} else {
		return 0;
  402598:	2300      	movs	r3, #0
	}
}
  40259a:	4618      	mov	r0, r3
  40259c:	370c      	adds	r7, #12
  40259e:	46bd      	mov	sp, r7
  4025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025a4:	4770      	bx	lr
  4025a6:	bf00      	nop

004025a8 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  4025a8:	b480      	push	{r7}
  4025aa:	b083      	sub	sp, #12
  4025ac:	af00      	add	r7, sp, #0
  4025ae:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4025b0:	687b      	ldr	r3, [r7, #4]
  4025b2:	685b      	ldr	r3, [r3, #4]
  4025b4:	f043 0210 	orr.w	r2, r3, #16
  4025b8:	687b      	ldr	r3, [r7, #4]
  4025ba:	605a      	str	r2, [r3, #4]
}
  4025bc:	370c      	adds	r7, #12
  4025be:	46bd      	mov	sp, r7
  4025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025c4:	4770      	bx	lr
  4025c6:	bf00      	nop

004025c8 <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  4025c8:	b480      	push	{r7}
  4025ca:	b083      	sub	sp, #12
  4025cc:	af00      	add	r7, sp, #0
  4025ce:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4025d0:	687b      	ldr	r3, [r7, #4]
  4025d2:	685b      	ldr	r3, [r3, #4]
  4025d4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  4025d8:	687b      	ldr	r3, [r7, #4]
  4025da:	605a      	str	r2, [r3, #4]
}
  4025dc:	370c      	adds	r7, #12
  4025de:	46bd      	mov	sp, r7
  4025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025e4:	4770      	bx	lr
  4025e6:	bf00      	nop

004025e8 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  4025e8:	b580      	push	{r7, lr}
  4025ea:	b082      	sub	sp, #8
  4025ec:	af00      	add	r7, sp, #0
  4025ee:	6078      	str	r0, [r7, #4]
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  4025f0:	6878      	ldr	r0, [r7, #4]
  4025f2:	4b0f      	ldr	r3, [pc, #60]	; (402630 <spi_master_init+0x48>)
  4025f4:	4798      	blx	r3
#endif
	spi_reset(p_spi);
  4025f6:	6878      	ldr	r0, [r7, #4]
  4025f8:	4b0e      	ldr	r3, [pc, #56]	; (402634 <spi_master_init+0x4c>)
  4025fa:	4798      	blx	r3
	spi_set_master_mode(p_spi);
  4025fc:	6878      	ldr	r0, [r7, #4]
  4025fe:	4b0e      	ldr	r3, [pc, #56]	; (402638 <spi_master_init+0x50>)
  402600:	4798      	blx	r3
	spi_disable_mode_fault_detect(p_spi);
  402602:	6878      	ldr	r0, [r7, #4]
  402604:	4b0d      	ldr	r3, [pc, #52]	; (40263c <spi_master_init+0x54>)
  402606:	4798      	blx	r3
	spi_disable_loopback(p_spi);
  402608:	6878      	ldr	r0, [r7, #4]
  40260a:	4b0d      	ldr	r3, [pc, #52]	; (402640 <spi_master_init+0x58>)
  40260c:	4798      	blx	r3
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  40260e:	6878      	ldr	r0, [r7, #4]
  402610:	2100      	movs	r1, #0
  402612:	4b0c      	ldr	r3, [pc, #48]	; (402644 <spi_master_init+0x5c>)
  402614:	4798      	blx	r3
	spi_set_fixed_peripheral_select(p_spi);
  402616:	6878      	ldr	r0, [r7, #4]
  402618:	4b0b      	ldr	r3, [pc, #44]	; (402648 <spi_master_init+0x60>)
  40261a:	4798      	blx	r3
	spi_disable_peripheral_select_decode(p_spi);
  40261c:	6878      	ldr	r0, [r7, #4]
  40261e:	4b0b      	ldr	r3, [pc, #44]	; (40264c <spi_master_init+0x64>)
  402620:	4798      	blx	r3
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  402622:	6878      	ldr	r0, [r7, #4]
  402624:	2100      	movs	r1, #0
  402626:	4b0a      	ldr	r3, [pc, #40]	; (402650 <spi_master_init+0x68>)
  402628:	4798      	blx	r3
}
  40262a:	3708      	adds	r7, #8
  40262c:	46bd      	mov	sp, r7
  40262e:	bd80      	pop	{r7, pc}
  402630:	00404051 	.word	0x00404051
  402634:	00402509 	.word	0x00402509
  402638:	00402521 	.word	0x00402521
  40263c:	004025a9 	.word	0x004025a9
  402640:	004025c9 	.word	0x004025c9
  402644:	00404069 	.word	0x00404069
  402648:	00402541 	.word	0x00402541
  40264c:	00402561 	.word	0x00402561
  402650:	0040409d 	.word	0x0040409d

00402654 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  402654:	b590      	push	{r4, r7, lr}
  402656:	b087      	sub	sp, #28
  402658:	af00      	add	r7, sp, #0
  40265a:	60f8      	str	r0, [r7, #12]
  40265c:	60b9      	str	r1, [r7, #8]
  40265e:	603b      	str	r3, [r7, #0]
  402660:	4613      	mov	r3, r2
  402662:	71fb      	strb	r3, [r7, #7]
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  402664:	4b21      	ldr	r3, [pc, #132]	; (4026ec <spi_master_setup_device+0x98>)
  402666:	4798      	blx	r3
  402668:	4603      	mov	r3, r0
  40266a:	6838      	ldr	r0, [r7, #0]
  40266c:	4619      	mov	r1, r3
  40266e:	4b20      	ldr	r3, [pc, #128]	; (4026f0 <spi_master_setup_device+0x9c>)
  402670:	4798      	blx	r3
  402672:	4603      	mov	r3, r0
  402674:	82fb      	strh	r3, [r7, #22]
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  402676:	68bb      	ldr	r3, [r7, #8]
  402678:	681b      	ldr	r3, [r3, #0]
  40267a:	68f8      	ldr	r0, [r7, #12]
  40267c:	4619      	mov	r1, r3
  40267e:	2200      	movs	r2, #0
  402680:	2300      	movs	r3, #0
  402682:	4c1c      	ldr	r4, [pc, #112]	; (4026f4 <spi_master_setup_device+0xa0>)
  402684:	47a0      	blx	r4
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  402686:	68bb      	ldr	r3, [r7, #8]
  402688:	681b      	ldr	r3, [r3, #0]
  40268a:	68f8      	ldr	r0, [r7, #12]
  40268c:	4619      	mov	r1, r3
  40268e:	2208      	movs	r2, #8
  402690:	4b19      	ldr	r3, [pc, #100]	; (4026f8 <spi_master_setup_device+0xa4>)
  402692:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  402694:	68bb      	ldr	r3, [r7, #8]
  402696:	681a      	ldr	r2, [r3, #0]
  402698:	8afb      	ldrh	r3, [r7, #22]
  40269a:	b2db      	uxtb	r3, r3
  40269c:	68f8      	ldr	r0, [r7, #12]
  40269e:	4611      	mov	r1, r2
  4026a0:	461a      	mov	r2, r3
  4026a2:	4b16      	ldr	r3, [pc, #88]	; (4026fc <spi_master_setup_device+0xa8>)
  4026a4:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4026a6:	68bb      	ldr	r3, [r7, #8]
  4026a8:	681b      	ldr	r3, [r3, #0]
  4026aa:	68f8      	ldr	r0, [r7, #12]
  4026ac:	4619      	mov	r1, r3
  4026ae:	2208      	movs	r2, #8
  4026b0:	4b13      	ldr	r3, [pc, #76]	; (402700 <spi_master_setup_device+0xac>)
  4026b2:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  4026b4:	68bb      	ldr	r3, [r7, #8]
  4026b6:	681a      	ldr	r2, [r3, #0]
  4026b8:	79fb      	ldrb	r3, [r7, #7]
  4026ba:	085b      	lsrs	r3, r3, #1
  4026bc:	b2db      	uxtb	r3, r3
  4026be:	68f8      	ldr	r0, [r7, #12]
  4026c0:	4611      	mov	r1, r2
  4026c2:	461a      	mov	r2, r3
  4026c4:	4b0f      	ldr	r3, [pc, #60]	; (402704 <spi_master_setup_device+0xb0>)
  4026c6:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  4026c8:	68bb      	ldr	r3, [r7, #8]
  4026ca:	681a      	ldr	r2, [r3, #0]
  4026cc:	79fb      	ldrb	r3, [r7, #7]
  4026ce:	f003 0301 	and.w	r3, r3, #1
  4026d2:	2b00      	cmp	r3, #0
  4026d4:	bf14      	ite	ne
  4026d6:	2300      	movne	r3, #0
  4026d8:	2301      	moveq	r3, #1
  4026da:	b2db      	uxtb	r3, r3
  4026dc:	68f8      	ldr	r0, [r7, #12]
  4026de:	4611      	mov	r1, r2
  4026e0:	461a      	mov	r2, r3
  4026e2:	4b09      	ldr	r3, [pc, #36]	; (402708 <spi_master_setup_device+0xb4>)
  4026e4:	4798      	blx	r3
}
  4026e6:	371c      	adds	r7, #28
  4026e8:	46bd      	mov	sp, r7
  4026ea:	bd90      	pop	{r4, r7, pc}
  4026ec:	004024f5 	.word	0x004024f5
  4026f0:	004042cd 	.word	0x004042cd
  4026f4:	0040435d 	.word	0x0040435d
  4026f8:	00404285 	.word	0x00404285
  4026fc:	0040430d 	.word	0x0040430d
  402700:	004041e1 	.word	0x004041e1
  402704:	00404141 	.word	0x00404141
  402708:	00404191 	.word	0x00404191

0040270c <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  40270c:	b580      	push	{r7, lr}
  40270e:	b082      	sub	sp, #8
  402710:	af00      	add	r7, sp, #0
  402712:	6078      	str	r0, [r7, #4]
  402714:	6039      	str	r1, [r7, #0]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  402716:	6878      	ldr	r0, [r7, #4]
  402718:	4b10      	ldr	r3, [pc, #64]	; (40275c <spi_select_device+0x50>)
  40271a:	4798      	blx	r3
  40271c:	4603      	mov	r3, r0
  40271e:	2b00      	cmp	r3, #0
  402720:	d00a      	beq.n	402738 <spi_select_device+0x2c>
		if (device->id < MAX_NUM_WITH_DECODER) {
  402722:	683b      	ldr	r3, [r7, #0]
  402724:	681b      	ldr	r3, [r3, #0]
  402726:	2b0f      	cmp	r3, #15
  402728:	d814      	bhi.n	402754 <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  40272a:	683b      	ldr	r3, [r7, #0]
  40272c:	681b      	ldr	r3, [r3, #0]
  40272e:	6878      	ldr	r0, [r7, #4]
  402730:	4619      	mov	r1, r3
  402732:	4b0b      	ldr	r3, [pc, #44]	; (402760 <spi_select_device+0x54>)
  402734:	4798      	blx	r3
  402736:	e00d      	b.n	402754 <spi_select_device+0x48>
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  402738:	683b      	ldr	r3, [r7, #0]
  40273a:	681b      	ldr	r3, [r3, #0]
  40273c:	2b03      	cmp	r3, #3
  40273e:	d809      	bhi.n	402754 <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  402740:	683b      	ldr	r3, [r7, #0]
  402742:	681b      	ldr	r3, [r3, #0]
  402744:	2201      	movs	r2, #1
  402746:	fa02 f303 	lsl.w	r3, r2, r3
  40274a:	43db      	mvns	r3, r3
  40274c:	6878      	ldr	r0, [r7, #4]
  40274e:	4619      	mov	r1, r3
  402750:	4b03      	ldr	r3, [pc, #12]	; (402760 <spi_select_device+0x54>)
  402752:	4798      	blx	r3
		}
	}
}
  402754:	3708      	adds	r7, #8
  402756:	46bd      	mov	sp, r7
  402758:	bd80      	pop	{r7, pc}
  40275a:	bf00      	nop
  40275c:	00402581 	.word	0x00402581
  402760:	00404069 	.word	0x00404069

00402764 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  402764:	b580      	push	{r7, lr}
  402766:	b086      	sub	sp, #24
  402768:	af00      	add	r7, sp, #0
  40276a:	60f8      	str	r0, [r7, #12]
  40276c:	60b9      	str	r1, [r7, #8]
  40276e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  402770:	2300      	movs	r3, #0
  402772:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  402774:	68fb      	ldr	r3, [r7, #12]
  402776:	2b00      	cmp	r3, #0
  402778:	d002      	beq.n	402780 <_read+0x1c>
		return -1;
  40277a:	f04f 33ff 	mov.w	r3, #4294967295
  40277e:	e014      	b.n	4027aa <_read+0x46>
	}

	for (; len > 0; --len) {
  402780:	e00f      	b.n	4027a2 <_read+0x3e>
		ptr_get(stdio_base, ptr);
  402782:	4b0c      	ldr	r3, [pc, #48]	; (4027b4 <_read+0x50>)
  402784:	681b      	ldr	r3, [r3, #0]
  402786:	4a0c      	ldr	r2, [pc, #48]	; (4027b8 <_read+0x54>)
  402788:	6812      	ldr	r2, [r2, #0]
  40278a:	4610      	mov	r0, r2
  40278c:	68b9      	ldr	r1, [r7, #8]
  40278e:	4798      	blx	r3
		ptr++;
  402790:	68bb      	ldr	r3, [r7, #8]
  402792:	3301      	adds	r3, #1
  402794:	60bb      	str	r3, [r7, #8]
		nChars++;
  402796:	697b      	ldr	r3, [r7, #20]
  402798:	3301      	adds	r3, #1
  40279a:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40279c:	687b      	ldr	r3, [r7, #4]
  40279e:	3b01      	subs	r3, #1
  4027a0:	607b      	str	r3, [r7, #4]
  4027a2:	687b      	ldr	r3, [r7, #4]
  4027a4:	2b00      	cmp	r3, #0
  4027a6:	dcec      	bgt.n	402782 <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4027a8:	697b      	ldr	r3, [r7, #20]
}
  4027aa:	4618      	mov	r0, r3
  4027ac:	3718      	adds	r7, #24
  4027ae:	46bd      	mov	sp, r7
  4027b0:	bd80      	pop	{r7, pc}
  4027b2:	bf00      	nop
  4027b4:	20003fc4 	.word	0x20003fc4
  4027b8:	20003fcc 	.word	0x20003fcc

004027bc <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4027bc:	b580      	push	{r7, lr}
  4027be:	b086      	sub	sp, #24
  4027c0:	af00      	add	r7, sp, #0
  4027c2:	60f8      	str	r0, [r7, #12]
  4027c4:	60b9      	str	r1, [r7, #8]
  4027c6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4027c8:	2300      	movs	r3, #0
  4027ca:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  4027cc:	68fb      	ldr	r3, [r7, #12]
  4027ce:	2b01      	cmp	r3, #1
  4027d0:	d008      	beq.n	4027e4 <_write+0x28>
  4027d2:	68fb      	ldr	r3, [r7, #12]
  4027d4:	2b02      	cmp	r3, #2
  4027d6:	d005      	beq.n	4027e4 <_write+0x28>
  4027d8:	68fb      	ldr	r3, [r7, #12]
  4027da:	2b03      	cmp	r3, #3
  4027dc:	d002      	beq.n	4027e4 <_write+0x28>
		return -1;
  4027de:	f04f 33ff 	mov.w	r3, #4294967295
  4027e2:	e01b      	b.n	40281c <_write+0x60>
	}

	for (; len != 0; --len) {
  4027e4:	e016      	b.n	402814 <_write+0x58>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4027e6:	4b0f      	ldr	r3, [pc, #60]	; (402824 <_write+0x68>)
  4027e8:	681a      	ldr	r2, [r3, #0]
  4027ea:	4b0f      	ldr	r3, [pc, #60]	; (402828 <_write+0x6c>)
  4027ec:	6819      	ldr	r1, [r3, #0]
  4027ee:	68bb      	ldr	r3, [r7, #8]
  4027f0:	1c58      	adds	r0, r3, #1
  4027f2:	60b8      	str	r0, [r7, #8]
  4027f4:	781b      	ldrb	r3, [r3, #0]
  4027f6:	4608      	mov	r0, r1
  4027f8:	4619      	mov	r1, r3
  4027fa:	4790      	blx	r2
  4027fc:	4603      	mov	r3, r0
  4027fe:	2b00      	cmp	r3, #0
  402800:	da02      	bge.n	402808 <_write+0x4c>
			return -1;
  402802:	f04f 33ff 	mov.w	r3, #4294967295
  402806:	e009      	b.n	40281c <_write+0x60>
		}
		++nChars;
  402808:	697b      	ldr	r3, [r7, #20]
  40280a:	3301      	adds	r3, #1
  40280c:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40280e:	687b      	ldr	r3, [r7, #4]
  402810:	3b01      	subs	r3, #1
  402812:	607b      	str	r3, [r7, #4]
  402814:	687b      	ldr	r3, [r7, #4]
  402816:	2b00      	cmp	r3, #0
  402818:	d1e5      	bne.n	4027e6 <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  40281a:	697b      	ldr	r3, [r7, #20]
}
  40281c:	4618      	mov	r0, r3
  40281e:	3718      	adds	r7, #24
  402820:	46bd      	mov	sp, r7
  402822:	bd80      	pop	{r7, pc}
  402824:	20003fc8 	.word	0x20003fc8
  402828:	20003fcc 	.word	0x20003fcc

0040282c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40282c:	b580      	push	{r7, lr}
  40282e:	b082      	sub	sp, #8
  402830:	af00      	add	r7, sp, #0
  402832:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  402834:	6878      	ldr	r0, [r7, #4]
  402836:	4b02      	ldr	r3, [pc, #8]	; (402840 <sysclk_enable_peripheral_clock+0x14>)
  402838:	4798      	blx	r3
}
  40283a:	3708      	adds	r7, #8
  40283c:	46bd      	mov	sp, r7
  40283e:	bd80      	pop	{r7, pc}
  402840:	00403fc1 	.word	0x00403fc1

00402844 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  402844:	b580      	push	{r7, lr}
  402846:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  402848:	200b      	movs	r0, #11
  40284a:	4b04      	ldr	r3, [pc, #16]	; (40285c <ioport_init+0x18>)
  40284c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  40284e:	200c      	movs	r0, #12
  402850:	4b02      	ldr	r3, [pc, #8]	; (40285c <ioport_init+0x18>)
  402852:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  402854:	200d      	movs	r0, #13
  402856:	4b01      	ldr	r3, [pc, #4]	; (40285c <ioport_init+0x18>)
  402858:	4798      	blx	r3
	arch_ioport_init();
}
  40285a:	bd80      	pop	{r7, pc}
  40285c:	0040282d 	.word	0x0040282d

00402860 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  402860:	b580      	push	{r7, lr}
  402862:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402864:	4b3a      	ldr	r3, [pc, #232]	; (402950 <board_init+0xf0>)
  402866:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40286a:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  40286c:	4b39      	ldr	r3, [pc, #228]	; (402954 <board_init+0xf4>)
  40286e:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  402870:	2017      	movs	r0, #23
  402872:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402876:	4b38      	ldr	r3, [pc, #224]	; (402958 <board_init+0xf8>)
  402878:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40287a:	202e      	movs	r0, #46	; 0x2e
  40287c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402880:	4b35      	ldr	r3, [pc, #212]	; (402958 <board_init+0xf8>)
  402882:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  402884:	2019      	movs	r0, #25
  402886:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40288a:	4b33      	ldr	r3, [pc, #204]	; (402958 <board_init+0xf8>)
  40288c:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  40288e:	200f      	movs	r0, #15
  402890:	4932      	ldr	r1, [pc, #200]	; (40295c <board_init+0xfc>)
  402892:	4b31      	ldr	r3, [pc, #196]	; (402958 <board_init+0xf8>)
  402894:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  402896:	2010      	movs	r0, #16
  402898:	4931      	ldr	r1, [pc, #196]	; (402960 <board_init+0x100>)
  40289a:	4b2f      	ldr	r3, [pc, #188]	; (402958 <board_init+0xf8>)
  40289c:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40289e:	4831      	ldr	r0, [pc, #196]	; (402964 <board_init+0x104>)
  4028a0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4028a4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4028a8:	4b2f      	ldr	r3, [pc, #188]	; (402968 <board_init+0x108>)
  4028aa:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  4028ac:	2000      	movs	r0, #0
  4028ae:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4028b2:	4b29      	ldr	r3, [pc, #164]	; (402958 <board_init+0xf8>)
  4028b4:	4798      	blx	r3

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  4028b6:	2008      	movs	r0, #8
  4028b8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4028bc:	4b26      	ldr	r3, [pc, #152]	; (402958 <board_init+0xf8>)
  4028be:	4798      	blx	r3
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  4028c0:	2003      	movs	r0, #3
  4028c2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4028c6:	4b24      	ldr	r3, [pc, #144]	; (402958 <board_init+0xf8>)
  4028c8:	4798      	blx	r3
		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  4028ca:	2004      	movs	r0, #4
  4028cc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4028d0:	4b21      	ldr	r3, [pc, #132]	; (402958 <board_init+0xf8>)
  4028d2:	4798      	blx	r3
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4028d4:	200c      	movs	r0, #12
  4028d6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4028da:	4b1f      	ldr	r3, [pc, #124]	; (402958 <board_init+0xf8>)
  4028dc:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4028de:	200d      	movs	r0, #13
  4028e0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4028e4:	4b1c      	ldr	r3, [pc, #112]	; (402958 <board_init+0xf8>)
  4028e6:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4028e8:	200e      	movs	r0, #14
  4028ea:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4028ee:	4b1a      	ldr	r3, [pc, #104]	; (402958 <board_init+0xf8>)
  4028f0:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  4028f2:	201f      	movs	r0, #31
  4028f4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4028f8:	4b17      	ldr	r3, [pc, #92]	; (402958 <board_init+0xf8>)
  4028fa:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  4028fc:	201e      	movs	r0, #30
  4028fe:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402902:	4b15      	ldr	r3, [pc, #84]	; (402958 <board_init+0xf8>)
  402904:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  402906:	200c      	movs	r0, #12
  402908:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40290c:	4b12      	ldr	r3, [pc, #72]	; (402958 <board_init+0xf8>)
  40290e:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  402910:	200d      	movs	r0, #13
  402912:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402916:	4b10      	ldr	r3, [pc, #64]	; (402958 <board_init+0xf8>)
  402918:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  40291a:	200e      	movs	r0, #14
  40291c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402920:	4b0d      	ldr	r3, [pc, #52]	; (402958 <board_init+0xf8>)
  402922:	4798      	blx	r3
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  402924:	201e      	movs	r0, #30
  402926:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40292a:	4b0b      	ldr	r3, [pc, #44]	; (402958 <board_init+0xf8>)
  40292c:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  40292e:	201c      	movs	r0, #28
  402930:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402934:	4b08      	ldr	r3, [pc, #32]	; (402958 <board_init+0xf8>)
  402936:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  402938:	201d      	movs	r0, #29
  40293a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40293e:	4b06      	ldr	r3, [pc, #24]	; (402958 <board_init+0xf8>)
  402940:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  402942:	204d      	movs	r0, #77	; 0x4d
  402944:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402948:	4b03      	ldr	r3, [pc, #12]	; (402958 <board_init+0xf8>)
  40294a:	4798      	blx	r3
#ifdef CONF_BOARD_ISO7816
	/* Configure ISO7816 interface TXD & SCK pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif
}
  40294c:	bd80      	pop	{r7, pc}
  40294e:	bf00      	nop
  402950:	400e1450 	.word	0x400e1450
  402954:	00402845 	.word	0x00402845
  402958:	00403939 	.word	0x00403939
  40295c:	28000079 	.word	0x28000079
  402960:	28000059 	.word	0x28000059
  402964:	400e0e00 	.word	0x400e0e00
  402968:	00403aed 	.word	0x00403aed

0040296c <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
  40296c:	b580      	push	{r7, lr}
  40296e:	b084      	sub	sp, #16
  402970:	af00      	add	r7, sp, #0
  402972:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  402974:	2300      	movs	r3, #0
  402976:	60fb      	str	r3, [r7, #12]
  402978:	e017      	b.n	4029aa <LED_On+0x3e>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  40297a:	4b0f      	ldr	r3, [pc, #60]	; (4029b8 <LED_On+0x4c>)
  40297c:	68fa      	ldr	r2, [r7, #12]
  40297e:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402982:	687b      	ldr	r3, [r7, #4]
  402984:	429a      	cmp	r2, r3
  402986:	d10d      	bne.n	4029a4 <LED_On+0x38>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  402988:	4a0b      	ldr	r2, [pc, #44]	; (4029b8 <LED_On+0x4c>)
  40298a:	68fb      	ldr	r3, [r7, #12]
  40298c:	00db      	lsls	r3, r3, #3
  40298e:	4413      	add	r3, r2
  402990:	685b      	ldr	r3, [r3, #4]
  402992:	2b01      	cmp	r3, #1
  402994:	d103      	bne.n	40299e <LED_On+0x32>
				gpio_set_pin_high(led_gpio);
  402996:	6878      	ldr	r0, [r7, #4]
  402998:	4b08      	ldr	r3, [pc, #32]	; (4029bc <LED_On+0x50>)
  40299a:	4798      	blx	r3
  40299c:	e002      	b.n	4029a4 <LED_On+0x38>
			} else {
				gpio_set_pin_low(led_gpio);
  40299e:	6878      	ldr	r0, [r7, #4]
  4029a0:	4b07      	ldr	r3, [pc, #28]	; (4029c0 <LED_On+0x54>)
  4029a2:	4798      	blx	r3
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  4029a4:	68fb      	ldr	r3, [r7, #12]
  4029a6:	3301      	adds	r3, #1
  4029a8:	60fb      	str	r3, [r7, #12]
  4029aa:	68fb      	ldr	r3, [r7, #12]
  4029ac:	2b03      	cmp	r3, #3
  4029ae:	d9e4      	bls.n	40297a <LED_On+0xe>
			} else {
				gpio_set_pin_low(led_gpio);
			}
		}
	}
}
  4029b0:	3710      	adds	r7, #16
  4029b2:	46bd      	mov	sp, r7
  4029b4:	bd80      	pop	{r7, pc}
  4029b6:	bf00      	nop
  4029b8:	0040fa7c 	.word	0x0040fa7c
  4029bc:	00403889 	.word	0x00403889
  4029c0:	004038b5 	.word	0x004038b5

004029c4 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4029c4:	b480      	push	{r7}
  4029c6:	b08b      	sub	sp, #44	; 0x2c
  4029c8:	af00      	add	r7, sp, #0
  4029ca:	6078      	str	r0, [r7, #4]
  4029cc:	460b      	mov	r3, r1
  4029ce:	70fb      	strb	r3, [r7, #3]
  4029d0:	687b      	ldr	r3, [r7, #4]
  4029d2:	627b      	str	r3, [r7, #36]	; 0x24
  4029d4:	78fb      	ldrb	r3, [r7, #3]
  4029d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  4029da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4029dc:	61fb      	str	r3, [r7, #28]
  4029de:	69fb      	ldr	r3, [r7, #28]
  4029e0:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  4029e2:	69bb      	ldr	r3, [r7, #24]
  4029e4:	095b      	lsrs	r3, r3, #5
  4029e6:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4029e8:	697b      	ldr	r3, [r7, #20]
  4029ea:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4029ee:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4029f2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  4029f4:	613b      	str	r3, [r7, #16]

	if (level) {
  4029f6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  4029fa:	2b00      	cmp	r3, #0
  4029fc:	d009      	beq.n	402a12 <ioport_set_pin_level+0x4e>
  4029fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402a00:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402a02:	68fb      	ldr	r3, [r7, #12]
  402a04:	f003 031f 	and.w	r3, r3, #31
  402a08:	2201      	movs	r2, #1
  402a0a:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402a0c:	693b      	ldr	r3, [r7, #16]
  402a0e:	631a      	str	r2, [r3, #48]	; 0x30
  402a10:	e008      	b.n	402a24 <ioport_set_pin_level+0x60>
  402a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402a14:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402a16:	68bb      	ldr	r3, [r7, #8]
  402a18:	f003 031f 	and.w	r3, r3, #31
  402a1c:	2201      	movs	r2, #1
  402a1e:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402a20:	693b      	ldr	r3, [r7, #16]
  402a22:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  402a24:	372c      	adds	r7, #44	; 0x2c
  402a26:	46bd      	mov	sp, r7
  402a28:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a2c:	4770      	bx	lr
  402a2e:	bf00      	nop

00402a30 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  402a30:	b580      	push	{r7, lr}
  402a32:	b084      	sub	sp, #16
  402a34:	af00      	add	r7, sp, #0
  402a36:	6078      	str	r0, [r7, #4]
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  402a38:	687b      	ldr	r3, [r7, #4]
  402a3a:	f1c3 0311 	rsb	r3, r3, #17
  402a3e:	607b      	str	r3, [r7, #4]
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  402a40:	687b      	ldr	r3, [r7, #4]
  402a42:	2b10      	cmp	r3, #16
  402a44:	bf28      	it	cs
  402a46:	2310      	movcs	r3, #16
  402a48:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  402a4a:	687b      	ldr	r3, [r7, #4]
  402a4c:	2b00      	cmp	r3, #0
  402a4e:	d001      	beq.n	402a54 <aat31xx_set_backlight+0x24>
  402a50:	687b      	ldr	r3, [r7, #4]
  402a52:	e000      	b.n	402a56 <aat31xx_set_backlight+0x26>
  402a54:	2301      	movs	r3, #1
  402a56:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  402a58:	2300      	movs	r3, #0
  402a5a:	60fb      	str	r3, [r7, #12]
  402a5c:	e01a      	b.n	402a94 <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  402a5e:	204d      	movs	r0, #77	; 0x4d
  402a60:	2100      	movs	r1, #0
  402a62:	4b14      	ldr	r3, [pc, #80]	; (402ab4 <aat31xx_set_backlight+0x84>)
  402a64:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  402a66:	2318      	movs	r3, #24
  402a68:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  402a6a:	bf00      	nop
  402a6c:	68bb      	ldr	r3, [r7, #8]
  402a6e:	1e5a      	subs	r2, r3, #1
  402a70:	60ba      	str	r2, [r7, #8]
  402a72:	2b00      	cmp	r3, #0
  402a74:	d1fa      	bne.n	402a6c <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  402a76:	204d      	movs	r0, #77	; 0x4d
  402a78:	2101      	movs	r1, #1
  402a7a:	4b0e      	ldr	r3, [pc, #56]	; (402ab4 <aat31xx_set_backlight+0x84>)
  402a7c:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  402a7e:	2318      	movs	r3, #24
  402a80:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  402a82:	bf00      	nop
  402a84:	68bb      	ldr	r3, [r7, #8]
  402a86:	1e5a      	subs	r2, r3, #1
  402a88:	60ba      	str	r2, [r7, #8]
  402a8a:	2b00      	cmp	r3, #0
  402a8c:	d1fa      	bne.n	402a84 <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  402a8e:	68fb      	ldr	r3, [r7, #12]
  402a90:	3301      	adds	r3, #1
  402a92:	60fb      	str	r3, [r7, #12]
  402a94:	68fa      	ldr	r2, [r7, #12]
  402a96:	687b      	ldr	r3, [r7, #4]
  402a98:	429a      	cmp	r2, r3
  402a9a:	d3e0      	bcc.n	402a5e <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  402a9c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  402aa0:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  402aa2:	bf00      	nop
  402aa4:	68bb      	ldr	r3, [r7, #8]
  402aa6:	1e5a      	subs	r2, r3, #1
  402aa8:	60ba      	str	r2, [r7, #8]
  402aaa:	2b00      	cmp	r3, #0
  402aac:	d1fa      	bne.n	402aa4 <aat31xx_set_backlight+0x74>
	}
}
  402aae:	3710      	adds	r7, #16
  402ab0:	46bd      	mov	sp, r7
  402ab2:	bd80      	pop	{r7, pc}
  402ab4:	004029c5 	.word	0x004029c5

00402ab8 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  402ab8:	b580      	push	{r7, lr}
  402aba:	b082      	sub	sp, #8
  402abc:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  402abe:	204d      	movs	r0, #77	; 0x4d
  402ac0:	2100      	movs	r1, #0
  402ac2:	4b07      	ldr	r3, [pc, #28]	; (402ae0 <aat31xx_disable_backlight+0x28>)
  402ac4:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  402ac6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  402aca:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  402acc:	bf00      	nop
  402ace:	687b      	ldr	r3, [r7, #4]
  402ad0:	1e5a      	subs	r2, r3, #1
  402ad2:	607a      	str	r2, [r7, #4]
  402ad4:	2b00      	cmp	r3, #0
  402ad6:	d1fa      	bne.n	402ace <aat31xx_disable_backlight+0x16>
	}
}
  402ad8:	3708      	adds	r7, #8
  402ada:	46bd      	mov	sp, r7
  402adc:	bd80      	pop	{r7, pc}
  402ade:	bf00      	nop
  402ae0:	004029c5 	.word	0x004029c5

00402ae4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  402ae4:	b480      	push	{r7}
  402ae6:	b083      	sub	sp, #12
  402ae8:	af00      	add	r7, sp, #0
  402aea:	4603      	mov	r3, r0
  402aec:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  402aee:	4b08      	ldr	r3, [pc, #32]	; (402b10 <NVIC_EnableIRQ+0x2c>)
  402af0:	f997 2007 	ldrsb.w	r2, [r7, #7]
  402af4:	0952      	lsrs	r2, r2, #5
  402af6:	79f9      	ldrb	r1, [r7, #7]
  402af8:	f001 011f 	and.w	r1, r1, #31
  402afc:	2001      	movs	r0, #1
  402afe:	fa00 f101 	lsl.w	r1, r0, r1
  402b02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  402b06:	370c      	adds	r7, #12
  402b08:	46bd      	mov	sp, r7
  402b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b0e:	4770      	bx	lr
  402b10:	e000e100 	.word	0xe000e100

00402b14 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  402b14:	b480      	push	{r7}
  402b16:	b083      	sub	sp, #12
  402b18:	af00      	add	r7, sp, #0
  402b1a:	4603      	mov	r3, r0
  402b1c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  402b1e:	4b09      	ldr	r3, [pc, #36]	; (402b44 <NVIC_DisableIRQ+0x30>)
  402b20:	f997 2007 	ldrsb.w	r2, [r7, #7]
  402b24:	0952      	lsrs	r2, r2, #5
  402b26:	79f9      	ldrb	r1, [r7, #7]
  402b28:	f001 011f 	and.w	r1, r1, #31
  402b2c:	2001      	movs	r0, #1
  402b2e:	fa00 f101 	lsl.w	r1, r0, r1
  402b32:	3220      	adds	r2, #32
  402b34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  402b38:	370c      	adds	r7, #12
  402b3a:	46bd      	mov	sp, r7
  402b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b40:	4770      	bx	lr
  402b42:	bf00      	nop
  402b44:	e000e100 	.word	0xe000e100

00402b48 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  402b48:	b480      	push	{r7}
  402b4a:	b083      	sub	sp, #12
  402b4c:	af00      	add	r7, sp, #0
  402b4e:	4603      	mov	r3, r0
  402b50:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  402b52:	4b09      	ldr	r3, [pc, #36]	; (402b78 <NVIC_ClearPendingIRQ+0x30>)
  402b54:	f997 2007 	ldrsb.w	r2, [r7, #7]
  402b58:	0952      	lsrs	r2, r2, #5
  402b5a:	79f9      	ldrb	r1, [r7, #7]
  402b5c:	f001 011f 	and.w	r1, r1, #31
  402b60:	2001      	movs	r0, #1
  402b62:	fa00 f101 	lsl.w	r1, r0, r1
  402b66:	3260      	adds	r2, #96	; 0x60
  402b68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  402b6c:	370c      	adds	r7, #12
  402b6e:	46bd      	mov	sp, r7
  402b70:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b74:	4770      	bx	lr
  402b76:	bf00      	nop
  402b78:	e000e100 	.word	0xe000e100

00402b7c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  402b7c:	b480      	push	{r7}
  402b7e:	b083      	sub	sp, #12
  402b80:	af00      	add	r7, sp, #0
  402b82:	4603      	mov	r3, r0
  402b84:	6039      	str	r1, [r7, #0]
  402b86:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402b8c:	2b00      	cmp	r3, #0
  402b8e:	da0b      	bge.n	402ba8 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402b90:	490d      	ldr	r1, [pc, #52]	; (402bc8 <NVIC_SetPriority+0x4c>)
  402b92:	79fb      	ldrb	r3, [r7, #7]
  402b94:	f003 030f 	and.w	r3, r3, #15
  402b98:	3b04      	subs	r3, #4
  402b9a:	683a      	ldr	r2, [r7, #0]
  402b9c:	b2d2      	uxtb	r2, r2
  402b9e:	0112      	lsls	r2, r2, #4
  402ba0:	b2d2      	uxtb	r2, r2
  402ba2:	440b      	add	r3, r1
  402ba4:	761a      	strb	r2, [r3, #24]
  402ba6:	e009      	b.n	402bbc <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  402ba8:	4908      	ldr	r1, [pc, #32]	; (402bcc <NVIC_SetPriority+0x50>)
  402baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402bae:	683a      	ldr	r2, [r7, #0]
  402bb0:	b2d2      	uxtb	r2, r2
  402bb2:	0112      	lsls	r2, r2, #4
  402bb4:	b2d2      	uxtb	r2, r2
  402bb6:	440b      	add	r3, r1
  402bb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  402bbc:	370c      	adds	r7, #12
  402bbe:	46bd      	mov	sp, r7
  402bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  402bc4:	4770      	bx	lr
  402bc6:	bf00      	nop
  402bc8:	e000ed00 	.word	0xe000ed00
  402bcc:	e000e100 	.word	0xe000e100

00402bd0 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  402bd0:	b480      	push	{r7}
  402bd2:	b083      	sub	sp, #12
  402bd4:	af00      	add	r7, sp, #0
  402bd6:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  402bd8:	687b      	ldr	r3, [r7, #4]
  402bda:	2280      	movs	r2, #128	; 0x80
  402bdc:	601a      	str	r2, [r3, #0]
}
  402bde:	370c      	adds	r7, #12
  402be0:	46bd      	mov	sp, r7
  402be2:	f85d 7b04 	ldr.w	r7, [sp], #4
  402be6:	4770      	bx	lr

00402be8 <spi_enable>:
 * \brief Enable SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
  402be8:	b480      	push	{r7}
  402bea:	b083      	sub	sp, #12
  402bec:	af00      	add	r7, sp, #0
  402bee:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  402bf0:	687b      	ldr	r3, [r7, #4]
  402bf2:	2201      	movs	r2, #1
  402bf4:	601a      	str	r2, [r3, #0]
}
  402bf6:	370c      	adds	r7, #12
  402bf8:	46bd      	mov	sp, r7
  402bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
  402bfe:	4770      	bx	lr

00402c00 <spi_disable>:
 * should check TX_EMPTY before disabling SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
  402c00:	b480      	push	{r7}
  402c02:	b083      	sub	sp, #12
  402c04:	af00      	add	r7, sp, #0
  402c06:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  402c08:	687b      	ldr	r3, [r7, #4]
  402c0a:	2202      	movs	r2, #2
  402c0c:	601a      	str	r2, [r3, #0]
}
  402c0e:	370c      	adds	r7, #12
  402c10:	46bd      	mov	sp, r7
  402c12:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c16:	4770      	bx	lr

00402c18 <spi_set_lastxfer>:
 *  The next transfer is the last transfer and after that CS is de-asserted.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
  402c18:	b480      	push	{r7}
  402c1a:	b083      	sub	sp, #12
  402c1c:	af00      	add	r7, sp, #0
  402c1e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  402c20:	687b      	ldr	r3, [r7, #4]
  402c22:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  402c26:	601a      	str	r2, [r3, #0]
}
  402c28:	370c      	adds	r7, #12
  402c2a:	46bd      	mov	sp, r7
  402c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c30:	4770      	bx	lr
  402c32:	bf00      	nop

00402c34 <spi_enable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  402c34:	b480      	push	{r7}
  402c36:	b083      	sub	sp, #12
  402c38:	af00      	add	r7, sp, #0
  402c3a:	6078      	str	r0, [r7, #4]
  402c3c:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IER = ul_sources;
  402c3e:	687b      	ldr	r3, [r7, #4]
  402c40:	683a      	ldr	r2, [r7, #0]
  402c42:	615a      	str	r2, [r3, #20]
}
  402c44:	370c      	adds	r7, #12
  402c46:	46bd      	mov	sp, r7
  402c48:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c4c:	4770      	bx	lr
  402c4e:	bf00      	nop

00402c50 <spi_disable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  402c50:	b480      	push	{r7}
  402c52:	b083      	sub	sp, #12
  402c54:	af00      	add	r7, sp, #0
  402c56:	6078      	str	r0, [r7, #4]
  402c58:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IDR = ul_sources;
  402c5a:	687b      	ldr	r3, [r7, #4]
  402c5c:	683a      	ldr	r2, [r7, #0]
  402c5e:	619a      	str	r2, [r3, #24]
}
  402c60:	370c      	adds	r7, #12
  402c62:	46bd      	mov	sp, r7
  402c64:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c68:	4770      	bx	lr
  402c6a:	bf00      	nop

00402c6c <spi_read_interrupt_mask>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
  402c6c:	b480      	push	{r7}
  402c6e:	b083      	sub	sp, #12
  402c70:	af00      	add	r7, sp, #0
  402c72:	6078      	str	r0, [r7, #4]
	return p_spi->SPI_IMR;
  402c74:	687b      	ldr	r3, [r7, #4]
  402c76:	69db      	ldr	r3, [r3, #28]
}
  402c78:	4618      	mov	r0, r3
  402c7a:	370c      	adds	r7, #12
  402c7c:	46bd      	mov	sp, r7
  402c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c82:	4770      	bx	lr

00402c84 <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  402c84:	b590      	push	{r4, r7, lr}
  402c86:	b083      	sub	sp, #12
  402c88:	af00      	add	r7, sp, #0
  402c8a:	4603      	mov	r3, r0
  402c8c:	71fb      	strb	r3, [r7, #7]
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  402c8e:	480f      	ldr	r0, [pc, #60]	; (402ccc <ili9225_write_cmd+0x48>)
  402c90:	2102      	movs	r1, #2
  402c92:	2200      	movs	r2, #0
  402c94:	4b0e      	ldr	r3, [pc, #56]	; (402cd0 <ili9225_write_cmd+0x4c>)
  402c96:	4798      	blx	r3
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  402c98:	480c      	ldr	r0, [pc, #48]	; (402ccc <ili9225_write_cmd+0x48>)
  402c9a:	4b0e      	ldr	r3, [pc, #56]	; (402cd4 <ili9225_write_cmd+0x50>)
  402c9c:	4798      	blx	r3

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  402c9e:	201c      	movs	r0, #28
  402ca0:	4b0d      	ldr	r3, [pc, #52]	; (402cd8 <ili9225_write_cmd+0x54>)
  402ca2:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  402ca4:	79fb      	ldrb	r3, [r7, #7]
  402ca6:	b29b      	uxth	r3, r3
  402ca8:	4808      	ldr	r0, [pc, #32]	; (402ccc <ili9225_write_cmd+0x48>)
  402caa:	4619      	mov	r1, r3
  402cac:	2202      	movs	r2, #2
  402cae:	2300      	movs	r3, #0
  402cb0:	4c0a      	ldr	r4, [pc, #40]	; (402cdc <ili9225_write_cmd+0x58>)
  402cb2:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  402cb4:	4805      	ldr	r0, [pc, #20]	; (402ccc <ili9225_write_cmd+0x48>)
  402cb6:	4b0a      	ldr	r3, [pc, #40]	; (402ce0 <ili9225_write_cmd+0x5c>)
  402cb8:	4798      	blx	r3

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  402cba:	4804      	ldr	r0, [pc, #16]	; (402ccc <ili9225_write_cmd+0x48>)
  402cbc:	2102      	movs	r1, #2
  402cbe:	2280      	movs	r2, #128	; 0x80
  402cc0:	4b03      	ldr	r3, [pc, #12]	; (402cd0 <ili9225_write_cmd+0x4c>)
  402cc2:	4798      	blx	r3
}
  402cc4:	370c      	adds	r7, #12
  402cc6:	46bd      	mov	sp, r7
  402cc8:	bd90      	pop	{r4, r7, pc}
  402cca:	bf00      	nop
  402ccc:	40008000 	.word	0x40008000
  402cd0:	00404285 	.word	0x00404285
  402cd4:	00402be9 	.word	0x00402be9
  402cd8:	004038b5 	.word	0x004038b5
  402cdc:	004040cd 	.word	0x004040cd
  402ce0:	00402c01 	.word	0x00402c01

00402ce4 <ili9225_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
  402ce4:	b580      	push	{r7, lr}
  402ce6:	af00      	add	r7, sp, #0
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  402ce8:	2022      	movs	r0, #34	; 0x22
  402cea:	4b01      	ldr	r3, [pc, #4]	; (402cf0 <ili9225_write_ram_prepare+0xc>)
  402cec:	4798      	blx	r3
}
  402cee:	bd80      	pop	{r7, pc}
  402cf0:	00402c85 	.word	0x00402c85

00402cf4 <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  402cf4:	b590      	push	{r4, r7, lr}
  402cf6:	b083      	sub	sp, #12
  402cf8:	af00      	add	r7, sp, #0
  402cfa:	4603      	mov	r3, r0
  402cfc:	80fb      	strh	r3, [r7, #6]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  402cfe:	4809      	ldr	r0, [pc, #36]	; (402d24 <ili9225_write_ram+0x30>)
  402d00:	4b09      	ldr	r3, [pc, #36]	; (402d28 <ili9225_write_ram+0x34>)
  402d02:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  402d04:	201c      	movs	r0, #28
  402d06:	4b09      	ldr	r3, [pc, #36]	; (402d2c <ili9225_write_ram+0x38>)
  402d08:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  402d0a:	88fb      	ldrh	r3, [r7, #6]
  402d0c:	4805      	ldr	r0, [pc, #20]	; (402d24 <ili9225_write_ram+0x30>)
  402d0e:	4619      	mov	r1, r3
  402d10:	2202      	movs	r2, #2
  402d12:	2300      	movs	r3, #0
  402d14:	4c06      	ldr	r4, [pc, #24]	; (402d30 <ili9225_write_ram+0x3c>)
  402d16:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  402d18:	4802      	ldr	r0, [pc, #8]	; (402d24 <ili9225_write_ram+0x30>)
  402d1a:	4b06      	ldr	r3, [pc, #24]	; (402d34 <ili9225_write_ram+0x40>)
  402d1c:	4798      	blx	r3
}
  402d1e:	370c      	adds	r7, #12
  402d20:	46bd      	mov	sp, r7
  402d22:	bd90      	pop	{r4, r7, pc}
  402d24:	40008000 	.word	0x40008000
  402d28:	00402be9 	.word	0x00402be9
  402d2c:	00403889 	.word	0x00403889
  402d30:	004040cd 	.word	0x004040cd
  402d34:	00402c01 	.word	0x00402c01

00402d38 <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  402d38:	b590      	push	{r4, r7, lr}
  402d3a:	b085      	sub	sp, #20
  402d3c:	af00      	add	r7, sp, #0
  402d3e:	6078      	str	r0, [r7, #4]
  402d40:	6039      	str	r1, [r7, #0]
	volatile uint32_t i;
	if (ul_size == 0)
  402d42:	683b      	ldr	r3, [r7, #0]
  402d44:	2b00      	cmp	r3, #0
  402d46:	d100      	bne.n	402d4a <ili9225_write_ram_buffer+0x12>
		return;
  402d48:	e01d      	b.n	402d86 <ili9225_write_ram_buffer+0x4e>

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  402d4a:	4810      	ldr	r0, [pc, #64]	; (402d8c <ili9225_write_ram_buffer+0x54>)
  402d4c:	4b10      	ldr	r3, [pc, #64]	; (402d90 <ili9225_write_ram_buffer+0x58>)
  402d4e:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  402d50:	201c      	movs	r0, #28
  402d52:	4b10      	ldr	r3, [pc, #64]	; (402d94 <ili9225_write_ram_buffer+0x5c>)
  402d54:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  402d56:	2300      	movs	r3, #0
  402d58:	60fb      	str	r3, [r7, #12]
  402d5a:	e00d      	b.n	402d78 <ili9225_write_ram_buffer+0x40>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  402d5c:	68fb      	ldr	r3, [r7, #12]
  402d5e:	005b      	lsls	r3, r3, #1
  402d60:	687a      	ldr	r2, [r7, #4]
  402d62:	4413      	add	r3, r2
  402d64:	881b      	ldrh	r3, [r3, #0]
  402d66:	4809      	ldr	r0, [pc, #36]	; (402d8c <ili9225_write_ram_buffer+0x54>)
  402d68:	4619      	mov	r1, r3
  402d6a:	2202      	movs	r2, #2
  402d6c:	2300      	movs	r3, #0
  402d6e:	4c0a      	ldr	r4, [pc, #40]	; (402d98 <ili9225_write_ram_buffer+0x60>)
  402d70:	47a0      	blx	r4
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  402d72:	68fb      	ldr	r3, [r7, #12]
  402d74:	3301      	adds	r3, #1
  402d76:	60fb      	str	r3, [r7, #12]
  402d78:	68fa      	ldr	r2, [r7, #12]
  402d7a:	683b      	ldr	r3, [r7, #0]
  402d7c:	429a      	cmp	r2, r3
  402d7e:	d3ed      	bcc.n	402d5c <ili9225_write_ram_buffer+0x24>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
  402d80:	4802      	ldr	r0, [pc, #8]	; (402d8c <ili9225_write_ram_buffer+0x54>)
  402d82:	4b06      	ldr	r3, [pc, #24]	; (402d9c <ili9225_write_ram_buffer+0x64>)
  402d84:	4798      	blx	r3
}
  402d86:	3714      	adds	r7, #20
  402d88:	46bd      	mov	sp, r7
  402d8a:	bd90      	pop	{r4, r7, pc}
  402d8c:	40008000 	.word	0x40008000
  402d90:	00402be9 	.word	0x00402be9
  402d94:	00403889 	.word	0x00403889
  402d98:	004040cd 	.word	0x004040cd
  402d9c:	00402c01 	.word	0x00402c01

00402da0 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  402da0:	b580      	push	{r7, lr}
  402da2:	b082      	sub	sp, #8
  402da4:	af00      	add	r7, sp, #0
  402da6:	4602      	mov	r2, r0
  402da8:	460b      	mov	r3, r1
  402daa:	71fa      	strb	r2, [r7, #7]
  402dac:	80bb      	strh	r3, [r7, #4]
	ili9225_write_cmd(uc_reg);
  402dae:	79fb      	ldrb	r3, [r7, #7]
  402db0:	4618      	mov	r0, r3
  402db2:	4b04      	ldr	r3, [pc, #16]	; (402dc4 <ili9225_write_register+0x24>)
  402db4:	4798      	blx	r3
	ili9225_write_ram(us_data);
  402db6:	88bb      	ldrh	r3, [r7, #4]
  402db8:	4618      	mov	r0, r3
  402dba:	4b03      	ldr	r3, [pc, #12]	; (402dc8 <ili9225_write_register+0x28>)
  402dbc:	4798      	blx	r3
}
  402dbe:	3708      	adds	r7, #8
  402dc0:	46bd      	mov	sp, r7
  402dc2:	bd80      	pop	{r7, pc}
  402dc4:	00402c85 	.word	0x00402c85
  402dc8:	00402cf5 	.word	0x00402cf5

00402dcc <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  402dcc:	b480      	push	{r7}
  402dce:	b085      	sub	sp, #20
  402dd0:	af00      	add	r7, sp, #0
  402dd2:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  402dd4:	2300      	movs	r3, #0
  402dd6:	60fb      	str	r3, [r7, #12]
  402dd8:	e00c      	b.n	402df4 <ili9225_delay+0x28>
		for(i = 0; i < 100000; i++) {
  402dda:	2300      	movs	r3, #0
  402ddc:	60fb      	str	r3, [r7, #12]
  402dde:	e002      	b.n	402de6 <ili9225_delay+0x1a>
  402de0:	68fb      	ldr	r3, [r7, #12]
  402de2:	3301      	adds	r3, #1
  402de4:	60fb      	str	r3, [r7, #12]
  402de6:	68fa      	ldr	r2, [r7, #12]
  402de8:	4b07      	ldr	r3, [pc, #28]	; (402e08 <ili9225_delay+0x3c>)
  402dea:	429a      	cmp	r2, r3
  402dec:	d9f8      	bls.n	402de0 <ili9225_delay+0x14>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  402dee:	68fb      	ldr	r3, [r7, #12]
  402df0:	3301      	adds	r3, #1
  402df2:	60fb      	str	r3, [r7, #12]
  402df4:	68fa      	ldr	r2, [r7, #12]
  402df6:	687b      	ldr	r3, [r7, #4]
  402df8:	429a      	cmp	r2, r3
  402dfa:	d3ee      	bcc.n	402dda <ili9225_delay+0xe>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  402dfc:	3714      	adds	r7, #20
  402dfe:	46bd      	mov	sp, r7
  402e00:	f85d 7b04 	ldr.w	r7, [sp], #4
  402e04:	4770      	bx	lr
  402e06:	bf00      	nop
  402e08:	0001869f 	.word	0x0001869f

00402e0c <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  402e0c:	b480      	push	{r7}
  402e0e:	b087      	sub	sp, #28
  402e10:	af00      	add	r7, sp, #0
  402e12:	60f8      	str	r0, [r7, #12]
  402e14:	60b9      	str	r1, [r7, #8]
  402e16:	607a      	str	r2, [r7, #4]
  402e18:	603b      	str	r3, [r7, #0]
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  402e1a:	68fb      	ldr	r3, [r7, #12]
  402e1c:	681b      	ldr	r3, [r3, #0]
  402e1e:	2baf      	cmp	r3, #175	; 0xaf
  402e20:	d902      	bls.n	402e28 <ili9225_check_box_coordinates+0x1c>
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  402e22:	68fb      	ldr	r3, [r7, #12]
  402e24:	22af      	movs	r2, #175	; 0xaf
  402e26:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  402e28:	687b      	ldr	r3, [r7, #4]
  402e2a:	681b      	ldr	r3, [r3, #0]
  402e2c:	2baf      	cmp	r3, #175	; 0xaf
  402e2e:	d902      	bls.n	402e36 <ili9225_check_box_coordinates+0x2a>
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  402e30:	687b      	ldr	r3, [r7, #4]
  402e32:	22af      	movs	r2, #175	; 0xaf
  402e34:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  402e36:	68bb      	ldr	r3, [r7, #8]
  402e38:	681b      	ldr	r3, [r3, #0]
  402e3a:	2bdb      	cmp	r3, #219	; 0xdb
  402e3c:	d902      	bls.n	402e44 <ili9225_check_box_coordinates+0x38>
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  402e3e:	68bb      	ldr	r3, [r7, #8]
  402e40:	22db      	movs	r2, #219	; 0xdb
  402e42:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  402e44:	683b      	ldr	r3, [r7, #0]
  402e46:	681b      	ldr	r3, [r3, #0]
  402e48:	2bdb      	cmp	r3, #219	; 0xdb
  402e4a:	d902      	bls.n	402e52 <ili9225_check_box_coordinates+0x46>
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  402e4c:	683b      	ldr	r3, [r7, #0]
  402e4e:	22db      	movs	r2, #219	; 0xdb
  402e50:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  402e52:	68fb      	ldr	r3, [r7, #12]
  402e54:	681a      	ldr	r2, [r3, #0]
  402e56:	687b      	ldr	r3, [r7, #4]
  402e58:	681b      	ldr	r3, [r3, #0]
  402e5a:	429a      	cmp	r2, r3
  402e5c:	d909      	bls.n	402e72 <ili9225_check_box_coordinates+0x66>
		ul = *p_ul_x1;
  402e5e:	68fb      	ldr	r3, [r7, #12]
  402e60:	681b      	ldr	r3, [r3, #0]
  402e62:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  402e64:	687b      	ldr	r3, [r7, #4]
  402e66:	681a      	ldr	r2, [r3, #0]
  402e68:	68fb      	ldr	r3, [r7, #12]
  402e6a:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = ul;
  402e6c:	687b      	ldr	r3, [r7, #4]
  402e6e:	697a      	ldr	r2, [r7, #20]
  402e70:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  402e72:	68bb      	ldr	r3, [r7, #8]
  402e74:	681a      	ldr	r2, [r3, #0]
  402e76:	683b      	ldr	r3, [r7, #0]
  402e78:	681b      	ldr	r3, [r3, #0]
  402e7a:	429a      	cmp	r2, r3
  402e7c:	d909      	bls.n	402e92 <ili9225_check_box_coordinates+0x86>
		ul = *p_ul_y1;
  402e7e:	68bb      	ldr	r3, [r7, #8]
  402e80:	681b      	ldr	r3, [r3, #0]
  402e82:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  402e84:	683b      	ldr	r3, [r7, #0]
  402e86:	681a      	ldr	r2, [r3, #0]
  402e88:	68bb      	ldr	r3, [r7, #8]
  402e8a:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = ul;
  402e8c:	683b      	ldr	r3, [r7, #0]
  402e8e:	697a      	ldr	r2, [r7, #20]
  402e90:	601a      	str	r2, [r3, #0]
	}
}
  402e92:	371c      	adds	r7, #28
  402e94:	46bd      	mov	sp, r7
  402e96:	f85d 7b04 	ldr.w	r7, [sp], #4
  402e9a:	4770      	bx	lr

00402e9c <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  402e9c:	b590      	push	{r4, r7, lr}
  402e9e:	b087      	sub	sp, #28
  402ea0:	af02      	add	r7, sp, #8
  402ea2:	6078      	str	r0, [r7, #4]
	struct spi_device ILI9225_SPI_DEVICE = {
  402ea4:	2302      	movs	r3, #2
  402ea6:	60fb      	str	r3, [r7, #12]
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  402ea8:	201d      	movs	r0, #29
  402eaa:	4b77      	ldr	r3, [pc, #476]	; (403088 <ili9225_init+0x1ec>)
  402eac:	4798      	blx	r3
	ili9225_delay(2); /* wait for at least 2ms */
  402eae:	2002      	movs	r0, #2
  402eb0:	4b76      	ldr	r3, [pc, #472]	; (40308c <ili9225_init+0x1f0>)
  402eb2:	4798      	blx	r3

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  402eb4:	201d      	movs	r0, #29
  402eb6:	4b76      	ldr	r3, [pc, #472]	; (403090 <ili9225_init+0x1f4>)
  402eb8:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  402eba:	2014      	movs	r0, #20
  402ebc:	4b73      	ldr	r3, [pc, #460]	; (40308c <ili9225_init+0x1f0>)
  402ebe:	4798      	blx	r3

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  402ec0:	201d      	movs	r0, #29
  402ec2:	4b71      	ldr	r3, [pc, #452]	; (403088 <ili9225_init+0x1ec>)
  402ec4:	4798      	blx	r3
	ili9225_delay(50); /* wait for at least 50ms */
  402ec6:	2032      	movs	r0, #50	; 0x32
  402ec8:	4b70      	ldr	r3, [pc, #448]	; (40308c <ili9225_init+0x1f0>)
  402eca:	4798      	blx	r3

	/* Finish current transfer and reset SPI */
	spi_disable(BOARD_ILI9225_SPI);
  402ecc:	4871      	ldr	r0, [pc, #452]	; (403094 <ili9225_init+0x1f8>)
  402ece:	4b72      	ldr	r3, [pc, #456]	; (403098 <ili9225_init+0x1fc>)
  402ed0:	4798      	blx	r3
	spi_reset(BOARD_ILI9225_SPI);
  402ed2:	4870      	ldr	r0, [pc, #448]	; (403094 <ili9225_init+0x1f8>)
  402ed4:	4b71      	ldr	r3, [pc, #452]	; (40309c <ili9225_init+0x200>)
  402ed6:	4798      	blx	r3
	spi_set_lastxfer(BOARD_ILI9225_SPI);
  402ed8:	486e      	ldr	r0, [pc, #440]	; (403094 <ili9225_init+0x1f8>)
  402eda:	4b71      	ldr	r3, [pc, #452]	; (4030a0 <ili9225_init+0x204>)
  402edc:	4798      	blx	r3

	/* Enable Interrupt */
	NVIC_DisableIRQ(BOARD_ILI9225_SPI_IRQN);
  402ede:	2015      	movs	r0, #21
  402ee0:	4b70      	ldr	r3, [pc, #448]	; (4030a4 <ili9225_init+0x208>)
  402ee2:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
  402ee4:	2015      	movs	r0, #21
  402ee6:	4b70      	ldr	r3, [pc, #448]	; (4030a8 <ili9225_init+0x20c>)
  402ee8:	4798      	blx	r3
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
  402eea:	2015      	movs	r0, #21
  402eec:	2100      	movs	r1, #0
  402eee:	4b6f      	ldr	r3, [pc, #444]	; (4030ac <ili9225_init+0x210>)
  402ef0:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);
  402ef2:	2015      	movs	r0, #21
  402ef4:	4b6e      	ldr	r3, [pc, #440]	; (4030b0 <ili9225_init+0x214>)
  402ef6:	4798      	blx	r3

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  402ef8:	4866      	ldr	r0, [pc, #408]	; (403094 <ili9225_init+0x1f8>)
  402efa:	4b6e      	ldr	r3, [pc, #440]	; (4030b4 <ili9225_init+0x218>)
  402efc:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  402efe:	f107 030c 	add.w	r3, r7, #12
  402f02:	2200      	movs	r2, #0
  402f04:	9200      	str	r2, [sp, #0]
  402f06:	4863      	ldr	r0, [pc, #396]	; (403094 <ili9225_init+0x1f8>)
  402f08:	4619      	mov	r1, r3
  402f0a:	2200      	movs	r2, #0
  402f0c:	4b6a      	ldr	r3, [pc, #424]	; (4030b8 <ili9225_init+0x21c>)
  402f0e:	4c6b      	ldr	r4, [pc, #428]	; (4030bc <ili9225_init+0x220>)
  402f10:	47a0      	blx	r4
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  402f12:	f107 030c 	add.w	r3, r7, #12
  402f16:	485f      	ldr	r0, [pc, #380]	; (403094 <ili9225_init+0x1f8>)
  402f18:	4619      	mov	r1, r3
  402f1a:	4b69      	ldr	r3, [pc, #420]	; (4030c0 <ili9225_init+0x224>)
  402f1c:	4798      	blx	r3

	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
  402f1e:	485d      	ldr	r0, [pc, #372]	; (403094 <ili9225_init+0x1f8>)
  402f20:	4b68      	ldr	r3, [pc, #416]	; (4030c4 <ili9225_init+0x228>)
  402f22:	4798      	blx	r3
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);
  402f24:	485b      	ldr	r0, [pc, #364]	; (403094 <ili9225_init+0x1f8>)
  402f26:	2101      	movs	r1, #1
  402f28:	4b67      	ldr	r3, [pc, #412]	; (4030c8 <ili9225_init+0x22c>)
  402f2a:	4798      	blx	r3

	/* Turn off LCD */
	ili9225_display_off();
  402f2c:	4b67      	ldr	r3, [pc, #412]	; (4030cc <ili9225_init+0x230>)
  402f2e:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  402f30:	2001      	movs	r0, #1
  402f32:	f44f 718e 	mov.w	r1, #284	; 0x11c
  402f36:	4b66      	ldr	r3, [pc, #408]	; (4030d0 <ili9225_init+0x234>)
  402f38:	4798      	blx	r3
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  402f3a:	2002      	movs	r0, #2
  402f3c:	f44f 7180 	mov.w	r1, #256	; 0x100
  402f40:	4b63      	ldr	r3, [pc, #396]	; (4030d0 <ili9225_init+0x234>)
  402f42:	4798      	blx	r3
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  402f44:	2003      	movs	r0, #3
  402f46:	f241 0130 	movw	r1, #4144	; 0x1030
  402f4a:	4b61      	ldr	r3, [pc, #388]	; (4030d0 <ili9225_init+0x234>)
  402f4c:	4798      	blx	r3
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  402f4e:	2008      	movs	r0, #8
  402f50:	f640 0108 	movw	r1, #2056	; 0x808
  402f54:	4b5e      	ldr	r3, [pc, #376]	; (4030d0 <ili9225_init+0x234>)
  402f56:	4798      	blx	r3
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  402f58:	200c      	movs	r0, #12
  402f5a:	2101      	movs	r1, #1
  402f5c:	4b5c      	ldr	r3, [pc, #368]	; (4030d0 <ili9225_init+0x234>)
  402f5e:	4798      	blx	r3
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  402f60:	200f      	movs	r0, #15
  402f62:	f640 2101 	movw	r1, #2561	; 0xa01
  402f66:	4b5a      	ldr	r3, [pc, #360]	; (4030d0 <ili9225_init+0x234>)
  402f68:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  402f6a:	2020      	movs	r0, #32
  402f6c:	21b0      	movs	r1, #176	; 0xb0
  402f6e:	4b58      	ldr	r3, [pc, #352]	; (4030d0 <ili9225_init+0x234>)
  402f70:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  402f72:	2021      	movs	r0, #33	; 0x21
  402f74:	21dc      	movs	r1, #220	; 0xdc
  402f76:	4b56      	ldr	r3, [pc, #344]	; (4030d0 <ili9225_init+0x234>)
  402f78:	4798      	blx	r3

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  402f7a:	2010      	movs	r0, #16
  402f7c:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  402f80:	4b53      	ldr	r3, [pc, #332]	; (4030d0 <ili9225_init+0x234>)
  402f82:	4798      	blx	r3
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  402f84:	2011      	movs	r0, #17
  402f86:	f241 0138 	movw	r1, #4152	; 0x1038
  402f8a:	4b51      	ldr	r3, [pc, #324]	; (4030d0 <ili9225_init+0x234>)
  402f8c:	4798      	blx	r3
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  402f8e:	2032      	movs	r0, #50	; 0x32
  402f90:	4b3e      	ldr	r3, [pc, #248]	; (40308c <ili9225_init+0x1f0>)
  402f92:	4798      	blx	r3

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  402f94:	2012      	movs	r0, #18
  402f96:	f241 1121 	movw	r1, #4385	; 0x1121
  402f9a:	4b4d      	ldr	r3, [pc, #308]	; (4030d0 <ili9225_init+0x234>)
  402f9c:	4798      	blx	r3
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  402f9e:	2013      	movs	r0, #19
  402fa0:	214e      	movs	r1, #78	; 0x4e
  402fa2:	4b4b      	ldr	r3, [pc, #300]	; (4030d0 <ili9225_init+0x234>)
  402fa4:	4798      	blx	r3
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  402fa6:	2014      	movs	r0, #20
  402fa8:	f246 716f 	movw	r1, #26479	; 0x676f
  402fac:	4b48      	ldr	r3, [pc, #288]	; (4030d0 <ili9225_init+0x234>)
  402fae:	4798      	blx	r3
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  402fb0:	2030      	movs	r0, #48	; 0x30
  402fb2:	2100      	movs	r1, #0
  402fb4:	4b46      	ldr	r3, [pc, #280]	; (4030d0 <ili9225_init+0x234>)
  402fb6:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  402fb8:	2031      	movs	r0, #49	; 0x31
  402fba:	21db      	movs	r1, #219	; 0xdb
  402fbc:	4b44      	ldr	r3, [pc, #272]	; (4030d0 <ili9225_init+0x234>)
  402fbe:	4798      	blx	r3
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  402fc0:	2032      	movs	r0, #50	; 0x32
  402fc2:	2100      	movs	r1, #0
  402fc4:	4b42      	ldr	r3, [pc, #264]	; (4030d0 <ili9225_init+0x234>)
  402fc6:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  402fc8:	2033      	movs	r0, #51	; 0x33
  402fca:	2100      	movs	r1, #0
  402fcc:	4b40      	ldr	r3, [pc, #256]	; (4030d0 <ili9225_init+0x234>)
  402fce:	4798      	blx	r3
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  402fd0:	2034      	movs	r0, #52	; 0x34
  402fd2:	21db      	movs	r1, #219	; 0xdb
  402fd4:	4b3e      	ldr	r3, [pc, #248]	; (4030d0 <ili9225_init+0x234>)
  402fd6:	4798      	blx	r3
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  402fd8:	2035      	movs	r0, #53	; 0x35
  402fda:	2100      	movs	r1, #0
  402fdc:	4b3c      	ldr	r3, [pc, #240]	; (4030d0 <ili9225_init+0x234>)
  402fde:	4798      	blx	r3
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  402fe0:	2036      	movs	r0, #54	; 0x36
  402fe2:	21b0      	movs	r1, #176	; 0xb0
  402fe4:	4b3a      	ldr	r3, [pc, #232]	; (4030d0 <ili9225_init+0x234>)
  402fe6:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  402fe8:	2037      	movs	r0, #55	; 0x37
  402fea:	2100      	movs	r1, #0
  402fec:	4b38      	ldr	r3, [pc, #224]	; (4030d0 <ili9225_init+0x234>)
  402fee:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  402ff0:	2038      	movs	r0, #56	; 0x38
  402ff2:	21dc      	movs	r1, #220	; 0xdc
  402ff4:	4b36      	ldr	r3, [pc, #216]	; (4030d0 <ili9225_init+0x234>)
  402ff6:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  402ff8:	2039      	movs	r0, #57	; 0x39
  402ffa:	2100      	movs	r1, #0
  402ffc:	4b34      	ldr	r3, [pc, #208]	; (4030d0 <ili9225_init+0x234>)
  402ffe:	4798      	blx	r3

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  403000:	2050      	movs	r0, #80	; 0x50
  403002:	2100      	movs	r1, #0
  403004:	4b32      	ldr	r3, [pc, #200]	; (4030d0 <ili9225_init+0x234>)
  403006:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  403008:	2051      	movs	r0, #81	; 0x51
  40300a:	f240 610a 	movw	r1, #1546	; 0x60a
  40300e:	4b30      	ldr	r3, [pc, #192]	; (4030d0 <ili9225_init+0x234>)
  403010:	4798      	blx	r3
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  403012:	2052      	movs	r0, #82	; 0x52
  403014:	f640 510a 	movw	r1, #3338	; 0xd0a
  403018:	4b2d      	ldr	r3, [pc, #180]	; (4030d0 <ili9225_init+0x234>)
  40301a:	4798      	blx	r3
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  40301c:	2053      	movs	r0, #83	; 0x53
  40301e:	f240 3103 	movw	r1, #771	; 0x303
  403022:	4b2b      	ldr	r3, [pc, #172]	; (4030d0 <ili9225_init+0x234>)
  403024:	4798      	blx	r3
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  403026:	2054      	movs	r0, #84	; 0x54
  403028:	f640 210d 	movw	r1, #2573	; 0xa0d
  40302c:	4b28      	ldr	r3, [pc, #160]	; (4030d0 <ili9225_init+0x234>)
  40302e:	4798      	blx	r3
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  403030:	2055      	movs	r0, #85	; 0x55
  403032:	f640 2106 	movw	r1, #2566	; 0xa06
  403036:	4b26      	ldr	r3, [pc, #152]	; (4030d0 <ili9225_init+0x234>)
  403038:	4798      	blx	r3
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  40303a:	2056      	movs	r0, #86	; 0x56
  40303c:	2100      	movs	r1, #0
  40303e:	4b24      	ldr	r3, [pc, #144]	; (4030d0 <ili9225_init+0x234>)
  403040:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  403042:	2057      	movs	r0, #87	; 0x57
  403044:	f240 3103 	movw	r1, #771	; 0x303
  403048:	4b21      	ldr	r3, [pc, #132]	; (4030d0 <ili9225_init+0x234>)
  40304a:	4798      	blx	r3
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  40304c:	2058      	movs	r0, #88	; 0x58
  40304e:	2100      	movs	r1, #0
  403050:	4b1f      	ldr	r3, [pc, #124]	; (4030d0 <ili9225_init+0x234>)
  403052:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  403054:	2059      	movs	r0, #89	; 0x59
  403056:	2100      	movs	r1, #0
  403058:	4b1d      	ldr	r3, [pc, #116]	; (4030d0 <ili9225_init+0x234>)
  40305a:	4798      	blx	r3

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  40305c:	687b      	ldr	r3, [r7, #4]
  40305e:	681a      	ldr	r2, [r3, #0]
  403060:	687b      	ldr	r3, [r7, #4]
  403062:	685b      	ldr	r3, [r3, #4]
  403064:	2000      	movs	r0, #0
  403066:	2100      	movs	r1, #0
  403068:	4c1a      	ldr	r4, [pc, #104]	; (4030d4 <ili9225_init+0x238>)
  40306a:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  40306c:	687b      	ldr	r3, [r7, #4]
  40306e:	689b      	ldr	r3, [r3, #8]
  403070:	4618      	mov	r0, r3
  403072:	4b19      	ldr	r3, [pc, #100]	; (4030d8 <ili9225_init+0x23c>)
  403074:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  403076:	2000      	movs	r0, #0
  403078:	2100      	movs	r1, #0
  40307a:	4b18      	ldr	r3, [pc, #96]	; (4030dc <ili9225_init+0x240>)
  40307c:	4798      	blx	r3
	return 0;
  40307e:	2300      	movs	r3, #0
}
  403080:	4618      	mov	r0, r3
  403082:	3714      	adds	r7, #20
  403084:	46bd      	mov	sp, r7
  403086:	bd90      	pop	{r4, r7, pc}
  403088:	00403889 	.word	0x00403889
  40308c:	00402dcd 	.word	0x00402dcd
  403090:	004038b5 	.word	0x004038b5
  403094:	40008000 	.word	0x40008000
  403098:	00402c01 	.word	0x00402c01
  40309c:	00402bd1 	.word	0x00402bd1
  4030a0:	00402c19 	.word	0x00402c19
  4030a4:	00402b15 	.word	0x00402b15
  4030a8:	00402b49 	.word	0x00402b49
  4030ac:	00402b7d 	.word	0x00402b7d
  4030b0:	00402ae5 	.word	0x00402ae5
  4030b4:	004025e9 	.word	0x004025e9
  4030b8:	00bebc20 	.word	0x00bebc20
  4030bc:	00402655 	.word	0x00402655
  4030c0:	0040270d 	.word	0x0040270d
  4030c4:	00402be9 	.word	0x00402be9
  4030c8:	00402c35 	.word	0x00402c35
  4030cc:	00403129 	.word	0x00403129
  4030d0:	00402da1 	.word	0x00402da1
  4030d4:	004031d9 	.word	0x004031d9
  4030d8:	0040313d 	.word	0x0040313d
  4030dc:	00403249 	.word	0x00403249

004030e0 <ili9225_spi_handler>:
/**
 * \brief The SPI_Handler must be called by the SPI Interrupt Service Routine with the
 * corresponding SPI instance to enable ILI9225 driver support.
 */
void ili9225_spi_handler(void)
{
  4030e0:	b580      	push	{r7, lr}
  4030e2:	b082      	sub	sp, #8
  4030e4:	af00      	add	r7, sp, #0
	uint32_t ul_spi_reg;

	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
  4030e6:	4807      	ldr	r0, [pc, #28]	; (403104 <ili9225_spi_handler+0x24>)
  4030e8:	4b07      	ldr	r3, [pc, #28]	; (403108 <ili9225_spi_handler+0x28>)
  4030ea:	4798      	blx	r3
  4030ec:	6078      	str	r0, [r7, #4]
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);
  4030ee:	4805      	ldr	r0, [pc, #20]	; (403104 <ili9225_spi_handler+0x24>)
  4030f0:	6879      	ldr	r1, [r7, #4]
  4030f2:	4b06      	ldr	r3, [pc, #24]	; (40310c <ili9225_spi_handler+0x2c>)
  4030f4:	4798      	blx	r3

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  4030f6:	4b06      	ldr	r3, [pc, #24]	; (403110 <ili9225_spi_handler+0x30>)
  4030f8:	2201      	movs	r2, #1
  4030fa:	701a      	strb	r2, [r3, #0]
}
  4030fc:	3708      	adds	r7, #8
  4030fe:	46bd      	mov	sp, r7
  403100:	bd80      	pop	{r7, pc}
  403102:	bf00      	nop
  403104:	40008000 	.word	0x40008000
  403108:	00402c6d 	.word	0x00402c6d
  40310c:	00402c51 	.word	0x00402c51
  403110:	20000bec 	.word	0x20000bec

00403114 <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  403114:	b580      	push	{r7, lr}
  403116:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1,
  403118:	2007      	movs	r0, #7
  40311a:	f241 0117 	movw	r1, #4119	; 0x1017
  40311e:	4b01      	ldr	r3, [pc, #4]	; (403124 <ili9225_display_on+0x10>)
  403120:	4798      	blx	r3
			ILI9225_DISP_CTRL1_TEMON |
			ILI9225_DISP_CTRL1_GON |
			ILI9225_DISP_CTRL1_REV |
			ILI9225_DISP_CTRL1_D(0x03));
}
  403122:	bd80      	pop	{r7, pc}
  403124:	00402da1 	.word	0x00402da1

00403128 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  403128:	b580      	push	{r7, lr}
  40312a:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  40312c:	2007      	movs	r0, #7
  40312e:	2100      	movs	r1, #0
  403130:	4b01      	ldr	r3, [pc, #4]	; (403138 <ili9225_display_off+0x10>)
  403132:	4798      	blx	r3
}
  403134:	bd80      	pop	{r7, pc}
  403136:	bf00      	nop
  403138:	00402da1 	.word	0x00402da1

0040313c <ili9225_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_rgb24bits foreground color.
 */
void ili9225_set_foreground_color(uint32_t ul_rgb24bits)
{
  40313c:	b480      	push	{r7}
  40313e:	b085      	sub	sp, #20
  403140:	af00      	add	r7, sp, #0
  403142:	6078      	str	r0, [r7, #4]
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  403144:	687b      	ldr	r3, [r7, #4]
  403146:	f403 0378 	and.w	r3, r3, #16252928	; 0xf80000
  40314a:	0a1b      	lsrs	r3, r3, #8
  40314c:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
  40314e:	687b      	ldr	r3, [r7, #4]
  403150:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
  403154:	095b      	lsrs	r3, r3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  403156:	b29b      	uxth	r3, r3
  403158:	4313      	orrs	r3, r2
  40315a:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  40315c:	687b      	ldr	r3, [r7, #4]
  40315e:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
  403162:	08db      	lsrs	r3, r3, #3
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  403164:	b29b      	uxth	r3, r3
  403166:	4313      	orrs	r3, r2
  403168:	817b      	strh	r3, [r7, #10]
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  40316a:	2300      	movs	r3, #0
  40316c:	60fb      	str	r3, [r7, #12]
  40316e:	e007      	b.n	403180 <ili9225_set_foreground_color+0x44>
		g_ul_pixel_cache[i] = w_color;
  403170:	4b07      	ldr	r3, [pc, #28]	; (403190 <ili9225_set_foreground_color+0x54>)
  403172:	68fa      	ldr	r2, [r7, #12]
  403174:	8979      	ldrh	r1, [r7, #10]
  403176:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  40317a:	68fb      	ldr	r3, [r7, #12]
  40317c:	3301      	adds	r3, #1
  40317e:	60fb      	str	r3, [r7, #12]
  403180:	68fb      	ldr	r3, [r7, #12]
  403182:	2baf      	cmp	r3, #175	; 0xaf
  403184:	d9f4      	bls.n	403170 <ili9225_set_foreground_color+0x34>
		g_ul_pixel_cache[i] = w_color;
	}
}
  403186:	3714      	adds	r7, #20
  403188:	46bd      	mov	sp, r7
  40318a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40318e:	4770      	bx	lr
  403190:	20000a8c 	.word	0x20000a8c

00403194 <ili9225_fill>:
 * \brief Fill the LCD buffer with the specified color.
 *
 * \param us_color fill color.
 */
void ili9225_fill(ili9225_color_t us_color)
{
  403194:	b580      	push	{r7, lr}
  403196:	b084      	sub	sp, #16
  403198:	af00      	add	r7, sp, #0
  40319a:	4603      	mov	r3, r0
  40319c:	80fb      	strh	r3, [r7, #6]
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
  40319e:	2000      	movs	r0, #0
  4031a0:	2100      	movs	r1, #0
  4031a2:	4b0a      	ldr	r3, [pc, #40]	; (4031cc <ili9225_fill+0x38>)
  4031a4:	4798      	blx	r3
	ili9225_write_ram_prepare();
  4031a6:	4b0a      	ldr	r3, [pc, #40]	; (4031d0 <ili9225_fill+0x3c>)
  4031a8:	4798      	blx	r3

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  4031aa:	f249 7340 	movw	r3, #38720	; 0x9740
  4031ae:	60fb      	str	r3, [r7, #12]
  4031b0:	e006      	b.n	4031c0 <ili9225_fill+0x2c>
		ili9225_write_ram(us_color);
  4031b2:	88fb      	ldrh	r3, [r7, #6]
  4031b4:	4618      	mov	r0, r3
  4031b6:	4b07      	ldr	r3, [pc, #28]	; (4031d4 <ili9225_fill+0x40>)
  4031b8:	4798      	blx	r3
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
	ili9225_write_ram_prepare();

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  4031ba:	68fb      	ldr	r3, [r7, #12]
  4031bc:	3b01      	subs	r3, #1
  4031be:	60fb      	str	r3, [r7, #12]
  4031c0:	68fb      	ldr	r3, [r7, #12]
  4031c2:	2b00      	cmp	r3, #0
  4031c4:	d1f5      	bne.n	4031b2 <ili9225_fill+0x1e>
		ili9225_write_ram(us_color);
	}
}
  4031c6:	3710      	adds	r7, #16
  4031c8:	46bd      	mov	sp, r7
  4031ca:	bd80      	pop	{r7, pc}
  4031cc:	00403249 	.word	0x00403249
  4031d0:	00402ce5 	.word	0x00402ce5
  4031d4:	00402cf5 	.word	0x00402cf5

004031d8 <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  4031d8:	b580      	push	{r7, lr}
  4031da:	b084      	sub	sp, #16
  4031dc:	af00      	add	r7, sp, #0
  4031de:	60f8      	str	r0, [r7, #12]
  4031e0:	60b9      	str	r1, [r7, #8]
  4031e2:	607a      	str	r2, [r7, #4]
  4031e4:	603b      	str	r3, [r7, #0]
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  4031e6:	68fb      	ldr	r3, [r7, #12]
  4031e8:	b29a      	uxth	r2, r3
  4031ea:	687b      	ldr	r3, [r7, #4]
  4031ec:	b29b      	uxth	r3, r3
  4031ee:	4413      	add	r3, r2
  4031f0:	b29b      	uxth	r3, r3
  4031f2:	3b01      	subs	r3, #1
  4031f4:	b29b      	uxth	r3, r3
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  4031f6:	b2db      	uxtb	r3, r3
  4031f8:	b29b      	uxth	r3, r3
  4031fa:	2036      	movs	r0, #54	; 0x36
  4031fc:	4619      	mov	r1, r3
  4031fe:	4b11      	ldr	r3, [pc, #68]	; (403244 <ili9225_set_window+0x6c>)
  403200:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));
  403202:	68fb      	ldr	r3, [r7, #12]
  403204:	b29b      	uxth	r3, r3
	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  403206:	b2db      	uxtb	r3, r3
  403208:	b29b      	uxth	r3, r3
  40320a:	2037      	movs	r0, #55	; 0x37
  40320c:	4619      	mov	r1, r3
  40320e:	4b0d      	ldr	r3, [pc, #52]	; (403244 <ili9225_set_window+0x6c>)
  403210:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  403212:	68bb      	ldr	r3, [r7, #8]
  403214:	b29a      	uxth	r2, r3
  403216:	683b      	ldr	r3, [r7, #0]
  403218:	b29b      	uxth	r3, r3
  40321a:	4413      	add	r3, r2
  40321c:	b29b      	uxth	r3, r3
  40321e:	3b01      	subs	r3, #1
  403220:	b29b      	uxth	r3, r3
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  403222:	b2db      	uxtb	r3, r3
  403224:	b29b      	uxth	r3, r3
  403226:	2038      	movs	r0, #56	; 0x38
  403228:	4619      	mov	r1, r3
  40322a:	4b06      	ldr	r3, [pc, #24]	; (403244 <ili9225_set_window+0x6c>)
  40322c:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
  40322e:	68bb      	ldr	r3, [r7, #8]
  403230:	b29b      	uxth	r3, r3
	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  403232:	b2db      	uxtb	r3, r3
  403234:	b29b      	uxth	r3, r3
  403236:	2039      	movs	r0, #57	; 0x39
  403238:	4619      	mov	r1, r3
  40323a:	4b02      	ldr	r3, [pc, #8]	; (403244 <ili9225_set_window+0x6c>)
  40323c:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
}
  40323e:	3710      	adds	r7, #16
  403240:	46bd      	mov	sp, r7
  403242:	bd80      	pop	{r7, pc}
  403244:	00402da1 	.word	0x00402da1

00403248 <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  403248:	b580      	push	{r7, lr}
  40324a:	b082      	sub	sp, #8
  40324c:	af00      	add	r7, sp, #0
  40324e:	4602      	mov	r2, r0
  403250:	460b      	mov	r3, r1
  403252:	80fa      	strh	r2, [r7, #6]
  403254:	80bb      	strh	r3, [r7, #4]
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  403256:	88fb      	ldrh	r3, [r7, #6]
  403258:	b2db      	uxtb	r3, r3
  40325a:	b29b      	uxth	r3, r3
  40325c:	2020      	movs	r0, #32
  40325e:	4619      	mov	r1, r3
  403260:	4b05      	ldr	r3, [pc, #20]	; (403278 <ili9225_set_cursor_position+0x30>)
  403262:	4798      	blx	r3
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  403264:	88bb      	ldrh	r3, [r7, #4]
  403266:	b2db      	uxtb	r3, r3
  403268:	b29b      	uxth	r3, r3
  40326a:	2021      	movs	r0, #33	; 0x21
  40326c:	4619      	mov	r1, r3
  40326e:	4b02      	ldr	r3, [pc, #8]	; (403278 <ili9225_set_cursor_position+0x30>)
  403270:	4798      	blx	r3
}
  403272:	3708      	adds	r7, #8
  403274:	46bd      	mov	sp, r7
  403276:	bd80      	pop	{r7, pc}
  403278:	00402da1 	.word	0x00402da1

0040327c <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  40327c:	b580      	push	{r7, lr}
  40327e:	b082      	sub	sp, #8
  403280:	af00      	add	r7, sp, #0
  403282:	6078      	str	r0, [r7, #4]
  403284:	6039      	str	r1, [r7, #0]
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  403286:	687b      	ldr	r3, [r7, #4]
  403288:	2baf      	cmp	r3, #175	; 0xaf
  40328a:	d802      	bhi.n	403292 <ili9225_draw_pixel+0x16>
  40328c:	683b      	ldr	r3, [r7, #0]
  40328e:	2bdb      	cmp	r3, #219	; 0xdb
  403290:	d901      	bls.n	403296 <ili9225_draw_pixel+0x1a>
		return 1;
  403292:	2301      	movs	r3, #1
  403294:	e00f      	b.n	4032b6 <ili9225_draw_pixel+0x3a>
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  403296:	687b      	ldr	r3, [r7, #4]
  403298:	b29a      	uxth	r2, r3
  40329a:	683b      	ldr	r3, [r7, #0]
  40329c:	b29b      	uxth	r3, r3
  40329e:	4610      	mov	r0, r2
  4032a0:	4619      	mov	r1, r3
  4032a2:	4b07      	ldr	r3, [pc, #28]	; (4032c0 <ili9225_draw_pixel+0x44>)
  4032a4:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  4032a6:	4b07      	ldr	r3, [pc, #28]	; (4032c4 <ili9225_draw_pixel+0x48>)
  4032a8:	4798      	blx	r3
	ili9225_write_ram(*g_ul_pixel_cache);
  4032aa:	4b07      	ldr	r3, [pc, #28]	; (4032c8 <ili9225_draw_pixel+0x4c>)
  4032ac:	881b      	ldrh	r3, [r3, #0]
  4032ae:	4618      	mov	r0, r3
  4032b0:	4b06      	ldr	r3, [pc, #24]	; (4032cc <ili9225_draw_pixel+0x50>)
  4032b2:	4798      	blx	r3
	return 0;
  4032b4:	2300      	movs	r3, #0
}
  4032b6:	4618      	mov	r0, r3
  4032b8:	3708      	adds	r7, #8
  4032ba:	46bd      	mov	sp, r7
  4032bc:	bd80      	pop	{r7, pc}
  4032be:	bf00      	nop
  4032c0:	00403249 	.word	0x00403249
  4032c4:	00402ce5 	.word	0x00402ce5
  4032c8:	20000a8c 	.word	0x20000a8c
  4032cc:	00402cf5 	.word	0x00402cf5

004032d0 <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4032d0:	b590      	push	{r4, r7, lr}
  4032d2:	b087      	sub	sp, #28
  4032d4:	af00      	add	r7, sp, #0
  4032d6:	60f8      	str	r0, [r7, #12]
  4032d8:	60b9      	str	r1, [r7, #8]
  4032da:	607a      	str	r2, [r7, #4]
  4032dc:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4032de:	f107 000c 	add.w	r0, r7, #12
  4032e2:	f107 0108 	add.w	r1, r7, #8
  4032e6:	1d3a      	adds	r2, r7, #4
  4032e8:	463b      	mov	r3, r7
  4032ea:	4c24      	ldr	r4, [pc, #144]	; (40337c <ili9225_draw_filled_rectangle+0xac>)
  4032ec:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  4032ee:	68f8      	ldr	r0, [r7, #12]
  4032f0:	68b9      	ldr	r1, [r7, #8]
  4032f2:	687a      	ldr	r2, [r7, #4]
  4032f4:	68fb      	ldr	r3, [r7, #12]
  4032f6:	1ad3      	subs	r3, r2, r3
  4032f8:	1c5a      	adds	r2, r3, #1
  4032fa:	683c      	ldr	r4, [r7, #0]
  4032fc:	68bb      	ldr	r3, [r7, #8]
  4032fe:	1ae3      	subs	r3, r4, r3
  403300:	3301      	adds	r3, #1
  403302:	4c1f      	ldr	r4, [pc, #124]	; (403380 <ili9225_draw_filled_rectangle+0xb0>)
  403304:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  403306:	68fb      	ldr	r3, [r7, #12]
  403308:	b29a      	uxth	r2, r3
  40330a:	68bb      	ldr	r3, [r7, #8]
  40330c:	b29b      	uxth	r3, r3
  40330e:	4610      	mov	r0, r2
  403310:	4619      	mov	r1, r3
  403312:	4b1c      	ldr	r3, [pc, #112]	; (403384 <ili9225_draw_filled_rectangle+0xb4>)
  403314:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  403316:	4b1c      	ldr	r3, [pc, #112]	; (403388 <ili9225_draw_filled_rectangle+0xb8>)
  403318:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40331a:	687a      	ldr	r2, [r7, #4]
  40331c:	68fb      	ldr	r3, [r7, #12]
  40331e:	1ad3      	subs	r3, r2, r3
  403320:	3301      	adds	r3, #1
  403322:	6839      	ldr	r1, [r7, #0]
  403324:	68ba      	ldr	r2, [r7, #8]
  403326:	1a8a      	subs	r2, r1, r2
  403328:	3201      	adds	r2, #1
  40332a:	fb02 f303 	mul.w	r3, r2, r3
  40332e:	613b      	str	r3, [r7, #16]
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  403330:	693a      	ldr	r2, [r7, #16]
  403332:	4b16      	ldr	r3, [pc, #88]	; (40338c <ili9225_draw_filled_rectangle+0xbc>)
  403334:	fba3 1302 	umull	r1, r3, r3, r2
  403338:	09db      	lsrs	r3, r3, #7
  40333a:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  40333c:	e003      	b.n	403346 <ili9225_draw_filled_rectangle+0x76>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  40333e:	4814      	ldr	r0, [pc, #80]	; (403390 <ili9225_draw_filled_rectangle+0xc0>)
  403340:	21b0      	movs	r1, #176	; 0xb0
  403342:	4b14      	ldr	r3, [pc, #80]	; (403394 <ili9225_draw_filled_rectangle+0xc4>)
  403344:	4798      	blx	r3
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  403346:	697b      	ldr	r3, [r7, #20]
  403348:	1e5a      	subs	r2, r3, #1
  40334a:	617a      	str	r2, [r7, #20]
  40334c:	2b00      	cmp	r3, #0
  40334e:	d1f6      	bne.n	40333e <ili9225_draw_filled_rectangle+0x6e>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  403350:	693a      	ldr	r2, [r7, #16]
  403352:	4b0e      	ldr	r3, [pc, #56]	; (40338c <ili9225_draw_filled_rectangle+0xbc>)
  403354:	fba3 1302 	umull	r1, r3, r3, r2
  403358:	09db      	lsrs	r3, r3, #7
  40335a:	21b0      	movs	r1, #176	; 0xb0
  40335c:	fb01 f303 	mul.w	r3, r1, r3
  403360:	1ad3      	subs	r3, r2, r3
  403362:	480b      	ldr	r0, [pc, #44]	; (403390 <ili9225_draw_filled_rectangle+0xc0>)
  403364:	4619      	mov	r1, r3
  403366:	4b0b      	ldr	r3, [pc, #44]	; (403394 <ili9225_draw_filled_rectangle+0xc4>)
  403368:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  40336a:	2000      	movs	r0, #0
  40336c:	2100      	movs	r1, #0
  40336e:	22b0      	movs	r2, #176	; 0xb0
  403370:	23dc      	movs	r3, #220	; 0xdc
  403372:	4c03      	ldr	r4, [pc, #12]	; (403380 <ili9225_draw_filled_rectangle+0xb0>)
  403374:	47a0      	blx	r4
}
  403376:	371c      	adds	r7, #28
  403378:	46bd      	mov	sp, r7
  40337a:	bd90      	pop	{r4, r7, pc}
  40337c:	00402e0d 	.word	0x00402e0d
  403380:	004031d9 	.word	0x004031d9
  403384:	00403249 	.word	0x00403249
  403388:	00402ce5 	.word	0x00402ce5
  40338c:	ba2e8ba3 	.word	0xba2e8ba3
  403390:	20000a8c 	.word	0x20000a8c
  403394:	00402d39 	.word	0x00402d39

00403398 <ili9225_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili9225_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  403398:	b580      	push	{r7, lr}
  40339a:	b08a      	sub	sp, #40	; 0x28
  40339c:	af00      	add	r7, sp, #0
  40339e:	60f8      	str	r0, [r7, #12]
  4033a0:	60b9      	str	r1, [r7, #8]
  4033a2:	4613      	mov	r3, r2
  4033a4:	71fb      	strb	r3, [r7, #7]
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4033a6:	79fa      	ldrb	r2, [r7, #7]
  4033a8:	4613      	mov	r3, r2
  4033aa:	009b      	lsls	r3, r3, #2
  4033ac:	4413      	add	r3, r2
  4033ae:	009b      	lsls	r3, r3, #2
  4033b0:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  4033b4:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  4033b6:	2300      	movs	r3, #0
  4033b8:	623b      	str	r3, [r7, #32]
  4033ba:	e04d      	b.n	403458 <ili9225_draw_char+0xc0>
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  4033bc:	6a3b      	ldr	r3, [r7, #32]
  4033be:	005a      	lsls	r2, r3, #1
  4033c0:	69fb      	ldr	r3, [r7, #28]
  4033c2:	4413      	add	r3, r2
  4033c4:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  4033c6:	69bb      	ldr	r3, [r7, #24]
  4033c8:	3301      	adds	r3, #1
  4033ca:	617b      	str	r3, [r7, #20]

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  4033cc:	2300      	movs	r3, #0
  4033ce:	627b      	str	r3, [r7, #36]	; 0x24
  4033d0:	e01a      	b.n	403408 <ili9225_draw_char+0x70>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  4033d2:	4a24      	ldr	r2, [pc, #144]	; (403464 <ili9225_draw_char+0xcc>)
  4033d4:	69bb      	ldr	r3, [r7, #24]
  4033d6:	4413      	add	r3, r2
  4033d8:	781b      	ldrb	r3, [r3, #0]
  4033da:	461a      	mov	r2, r3
  4033dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4033de:	f1c3 0307 	rsb	r3, r3, #7
  4033e2:	fa42 f303 	asr.w	r3, r2, r3
  4033e6:	f003 0301 	and.w	r3, r3, #1
  4033ea:	2b00      	cmp	r3, #0
  4033ec:	d009      	beq.n	403402 <ili9225_draw_char+0x6a>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  4033ee:	68fa      	ldr	r2, [r7, #12]
  4033f0:	6a3b      	ldr	r3, [r7, #32]
  4033f2:	441a      	add	r2, r3
  4033f4:	68b9      	ldr	r1, [r7, #8]
  4033f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4033f8:	440b      	add	r3, r1
  4033fa:	4610      	mov	r0, r2
  4033fc:	4619      	mov	r1, r3
  4033fe:	4b1a      	ldr	r3, [pc, #104]	; (403468 <ili9225_draw_char+0xd0>)
  403400:	4798      	blx	r3
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  403402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403404:	3301      	adds	r3, #1
  403406:	627b      	str	r3, [r7, #36]	; 0x24
  403408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40340a:	2b07      	cmp	r3, #7
  40340c:	d9e1      	bls.n	4033d2 <ili9225_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  40340e:	2300      	movs	r3, #0
  403410:	627b      	str	r3, [r7, #36]	; 0x24
  403412:	e01b      	b.n	40344c <ili9225_draw_char+0xb4>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  403414:	4a13      	ldr	r2, [pc, #76]	; (403464 <ili9225_draw_char+0xcc>)
  403416:	697b      	ldr	r3, [r7, #20]
  403418:	4413      	add	r3, r2
  40341a:	781b      	ldrb	r3, [r3, #0]
  40341c:	461a      	mov	r2, r3
  40341e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403420:	f1c3 0307 	rsb	r3, r3, #7
  403424:	fa42 f303 	asr.w	r3, r2, r3
  403428:	f003 0301 	and.w	r3, r3, #1
  40342c:	2b00      	cmp	r3, #0
  40342e:	d00a      	beq.n	403446 <ili9225_draw_char+0xae>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  403430:	68fa      	ldr	r2, [r7, #12]
  403432:	6a3b      	ldr	r3, [r7, #32]
  403434:	441a      	add	r2, r3
  403436:	68b9      	ldr	r1, [r7, #8]
  403438:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40343a:	440b      	add	r3, r1
  40343c:	3308      	adds	r3, #8
  40343e:	4610      	mov	r0, r2
  403440:	4619      	mov	r1, r3
  403442:	4b09      	ldr	r3, [pc, #36]	; (403468 <ili9225_draw_char+0xd0>)
  403444:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  403446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403448:	3301      	adds	r3, #1
  40344a:	627b      	str	r3, [r7, #36]	; 0x24
  40344c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40344e:	2b05      	cmp	r3, #5
  403450:	d9e0      	bls.n	403414 <ili9225_draw_char+0x7c>

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  403452:	6a3b      	ldr	r3, [r7, #32]
  403454:	3301      	adds	r3, #1
  403456:	623b      	str	r3, [r7, #32]
  403458:	6a3b      	ldr	r3, [r7, #32]
  40345a:	2b09      	cmp	r3, #9
  40345c:	d9ae      	bls.n	4033bc <ili9225_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  40345e:	3728      	adds	r7, #40	; 0x28
  403460:	46bd      	mov	sp, r7
  403462:	bd80      	pop	{r7, pc}
  403464:	0040fa9c 	.word	0x0040fa9c
  403468:	0040327d 	.word	0x0040327d

0040346c <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  40346c:	b580      	push	{r7, lr}
  40346e:	b086      	sub	sp, #24
  403470:	af00      	add	r7, sp, #0
  403472:	60f8      	str	r0, [r7, #12]
  403474:	60b9      	str	r1, [r7, #8]
  403476:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  403478:	68fb      	ldr	r3, [r7, #12]
  40347a:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  40347c:	e01c      	b.n	4034b8 <ili9225_draw_string+0x4c>
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  40347e:	687b      	ldr	r3, [r7, #4]
  403480:	781b      	ldrb	r3, [r3, #0]
  403482:	2b0a      	cmp	r3, #10
  403484:	d108      	bne.n	403498 <ili9225_draw_string+0x2c>
			ul_y += gfont.height + 2;
  403486:	230e      	movs	r3, #14
  403488:	461a      	mov	r2, r3
  40348a:	68bb      	ldr	r3, [r7, #8]
  40348c:	4413      	add	r3, r2
  40348e:	3302      	adds	r3, #2
  403490:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  403492:	697b      	ldr	r3, [r7, #20]
  403494:	60fb      	str	r3, [r7, #12]
  403496:	e00c      	b.n	4034b2 <ili9225_draw_string+0x46>
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
  403498:	687b      	ldr	r3, [r7, #4]
  40349a:	781b      	ldrb	r3, [r3, #0]
  40349c:	68f8      	ldr	r0, [r7, #12]
  40349e:	68b9      	ldr	r1, [r7, #8]
  4034a0:	461a      	mov	r2, r3
  4034a2:	4b09      	ldr	r3, [pc, #36]	; (4034c8 <ili9225_draw_string+0x5c>)
  4034a4:	4798      	blx	r3
			ul_x += gfont.width + 2;
  4034a6:	230a      	movs	r3, #10
  4034a8:	461a      	mov	r2, r3
  4034aa:	68fb      	ldr	r3, [r7, #12]
  4034ac:	4413      	add	r3, r2
  4034ae:	3302      	adds	r3, #2
  4034b0:	60fb      	str	r3, [r7, #12]
		}
		p_str++;
  4034b2:	687b      	ldr	r3, [r7, #4]
  4034b4:	3301      	adds	r3, #1
  4034b6:	607b      	str	r3, [r7, #4]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4034b8:	687b      	ldr	r3, [r7, #4]
  4034ba:	781b      	ldrb	r3, [r3, #0]
  4034bc:	2b00      	cmp	r3, #0
  4034be:	d1de      	bne.n	40347e <ili9225_draw_string+0x12>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  4034c0:	3718      	adds	r7, #24
  4034c2:	46bd      	mov	sp, r7
  4034c4:	bd80      	pop	{r7, pc}
  4034c6:	bf00      	nop
  4034c8:	00403399 	.word	0x00403399

004034cc <pdc_tx_init>:
 */
void pdc_tx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  4034cc:	b480      	push	{r7}
  4034ce:	b085      	sub	sp, #20
  4034d0:	af00      	add	r7, sp, #0
  4034d2:	60f8      	str	r0, [r7, #12]
  4034d4:	60b9      	str	r1, [r7, #8]
  4034d6:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  4034d8:	68bb      	ldr	r3, [r7, #8]
  4034da:	2b00      	cmp	r3, #0
  4034dc:	d007      	beq.n	4034ee <pdc_tx_init+0x22>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  4034de:	68bb      	ldr	r3, [r7, #8]
  4034e0:	681a      	ldr	r2, [r3, #0]
  4034e2:	68fb      	ldr	r3, [r7, #12]
  4034e4:	609a      	str	r2, [r3, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  4034e6:	68bb      	ldr	r3, [r7, #8]
  4034e8:	685a      	ldr	r2, [r3, #4]
  4034ea:	68fb      	ldr	r3, [r7, #12]
  4034ec:	60da      	str	r2, [r3, #12]
	}
	if (p_next_packet) {
  4034ee:	687b      	ldr	r3, [r7, #4]
  4034f0:	2b00      	cmp	r3, #0
  4034f2:	d007      	beq.n	403504 <pdc_tx_init+0x38>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  4034f4:	687b      	ldr	r3, [r7, #4]
  4034f6:	681a      	ldr	r2, [r3, #0]
  4034f8:	68fb      	ldr	r3, [r7, #12]
  4034fa:	619a      	str	r2, [r3, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  4034fc:	687b      	ldr	r3, [r7, #4]
  4034fe:	685a      	ldr	r2, [r3, #4]
  403500:	68fb      	ldr	r3, [r7, #12]
  403502:	61da      	str	r2, [r3, #28]
	}
}
  403504:	3714      	adds	r7, #20
  403506:	46bd      	mov	sp, r7
  403508:	f85d 7b04 	ldr.w	r7, [sp], #4
  40350c:	4770      	bx	lr
  40350e:	bf00      	nop

00403510 <pdc_rx_init>:
 */
void pdc_rx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  403510:	b480      	push	{r7}
  403512:	b085      	sub	sp, #20
  403514:	af00      	add	r7, sp, #0
  403516:	60f8      	str	r0, [r7, #12]
  403518:	60b9      	str	r1, [r7, #8]
  40351a:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  40351c:	68bb      	ldr	r3, [r7, #8]
  40351e:	2b00      	cmp	r3, #0
  403520:	d007      	beq.n	403532 <pdc_rx_init+0x22>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
  403522:	68bb      	ldr	r3, [r7, #8]
  403524:	681a      	ldr	r2, [r3, #0]
  403526:	68fb      	ldr	r3, [r7, #12]
  403528:	601a      	str	r2, [r3, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
  40352a:	68bb      	ldr	r3, [r7, #8]
  40352c:	685a      	ldr	r2, [r3, #4]
  40352e:	68fb      	ldr	r3, [r7, #12]
  403530:	605a      	str	r2, [r3, #4]
	}
	if (p_next_packet) {
  403532:	687b      	ldr	r3, [r7, #4]
  403534:	2b00      	cmp	r3, #0
  403536:	d007      	beq.n	403548 <pdc_rx_init+0x38>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
  403538:	687b      	ldr	r3, [r7, #4]
  40353a:	681a      	ldr	r2, [r3, #0]
  40353c:	68fb      	ldr	r3, [r7, #12]
  40353e:	611a      	str	r2, [r3, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
  403540:	687b      	ldr	r3, [r7, #4]
  403542:	685a      	ldr	r2, [r3, #4]
  403544:	68fb      	ldr	r3, [r7, #12]
  403546:	615a      	str	r2, [r3, #20]
	}
}
  403548:	3714      	adds	r7, #20
  40354a:	46bd      	mov	sp, r7
  40354c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403550:	4770      	bx	lr
  403552:	bf00      	nop

00403554 <pdc_enable_transfer>:
 *                        (bit PERIPH_PTCR_RXTEN and bit PERIPH_PTCR_TXTEN)
 */
void pdc_enable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  403554:	b480      	push	{r7}
  403556:	b083      	sub	sp, #12
  403558:	af00      	add	r7, sp, #0
  40355a:	6078      	str	r0, [r7, #4]
  40355c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  40355e:	683a      	ldr	r2, [r7, #0]
  403560:	f240 1301 	movw	r3, #257	; 0x101
  403564:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  403566:	687a      	ldr	r2, [r7, #4]
  403568:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
}
  40356a:	370c      	adds	r7, #12
  40356c:	46bd      	mov	sp, r7
  40356e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403572:	4770      	bx	lr

00403574 <pdc_disable_transfer>:
 *                        (bit PERIPH_PTCR_TXTDIS, bit PERIPH_PTCR_TXTDIS)
 */
void pdc_disable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  403574:	b480      	push	{r7}
  403576:	b083      	sub	sp, #12
  403578:	af00      	add	r7, sp, #0
  40357a:	6078      	str	r0, [r7, #4]
  40357c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  40357e:	683a      	ldr	r2, [r7, #0]
  403580:	f240 2302 	movw	r3, #514	; 0x202
  403584:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  403586:	687a      	ldr	r2, [r7, #4]
  403588:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
}
  40358a:	370c      	adds	r7, #12
  40358c:	46bd      	mov	sp, r7
  40358e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403592:	4770      	bx	lr

00403594 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  403594:	b480      	push	{r7}
  403596:	b085      	sub	sp, #20
  403598:	af00      	add	r7, sp, #0
  40359a:	60f8      	str	r0, [r7, #12]
  40359c:	60b9      	str	r1, [r7, #8]
  40359e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4035a0:	687b      	ldr	r3, [r7, #4]
  4035a2:	2b00      	cmp	r3, #0
  4035a4:	d003      	beq.n	4035ae <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4035a6:	68fb      	ldr	r3, [r7, #12]
  4035a8:	68ba      	ldr	r2, [r7, #8]
  4035aa:	665a      	str	r2, [r3, #100]	; 0x64
  4035ac:	e002      	b.n	4035b4 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4035ae:	68fb      	ldr	r3, [r7, #12]
  4035b0:	68ba      	ldr	r2, [r7, #8]
  4035b2:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4035b4:	3714      	adds	r7, #20
  4035b6:	46bd      	mov	sp, r7
  4035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4035bc:	4770      	bx	lr
  4035be:	bf00      	nop

004035c0 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4035c0:	b480      	push	{r7}
  4035c2:	b087      	sub	sp, #28
  4035c4:	af00      	add	r7, sp, #0
  4035c6:	60f8      	str	r0, [r7, #12]
  4035c8:	60b9      	str	r1, [r7, #8]
  4035ca:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4035cc:	68fb      	ldr	r3, [r7, #12]
  4035ce:	687a      	ldr	r2, [r7, #4]
  4035d0:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4035d2:	68bb      	ldr	r3, [r7, #8]
  4035d4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4035d8:	d04a      	beq.n	403670 <pio_set_peripheral+0xb0>
  4035da:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4035de:	d808      	bhi.n	4035f2 <pio_set_peripheral+0x32>
  4035e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4035e4:	d016      	beq.n	403614 <pio_set_peripheral+0x54>
  4035e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4035ea:	d02c      	beq.n	403646 <pio_set_peripheral+0x86>
  4035ec:	2b00      	cmp	r3, #0
  4035ee:	d069      	beq.n	4036c4 <pio_set_peripheral+0x104>
  4035f0:	e064      	b.n	4036bc <pio_set_peripheral+0xfc>
  4035f2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4035f6:	d065      	beq.n	4036c4 <pio_set_peripheral+0x104>
  4035f8:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4035fc:	d803      	bhi.n	403606 <pio_set_peripheral+0x46>
  4035fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403602:	d04a      	beq.n	40369a <pio_set_peripheral+0xda>
  403604:	e05a      	b.n	4036bc <pio_set_peripheral+0xfc>
  403606:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40360a:	d05b      	beq.n	4036c4 <pio_set_peripheral+0x104>
  40360c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403610:	d058      	beq.n	4036c4 <pio_set_peripheral+0x104>
  403612:	e053      	b.n	4036bc <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403614:	68fb      	ldr	r3, [r7, #12]
  403616:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  403618:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40361a:	68fb      	ldr	r3, [r7, #12]
  40361c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40361e:	687b      	ldr	r3, [r7, #4]
  403620:	43d9      	mvns	r1, r3
  403622:	697b      	ldr	r3, [r7, #20]
  403624:	400b      	ands	r3, r1
  403626:	401a      	ands	r2, r3
  403628:	68fb      	ldr	r3, [r7, #12]
  40362a:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40362c:	68fb      	ldr	r3, [r7, #12]
  40362e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  403630:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  403632:	68fb      	ldr	r3, [r7, #12]
  403634:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  403636:	687b      	ldr	r3, [r7, #4]
  403638:	43d9      	mvns	r1, r3
  40363a:	697b      	ldr	r3, [r7, #20]
  40363c:	400b      	ands	r3, r1
  40363e:	401a      	ands	r2, r3
  403640:	68fb      	ldr	r3, [r7, #12]
  403642:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  403644:	e03a      	b.n	4036bc <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403646:	68fb      	ldr	r3, [r7, #12]
  403648:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40364a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40364c:	687a      	ldr	r2, [r7, #4]
  40364e:	697b      	ldr	r3, [r7, #20]
  403650:	431a      	orrs	r2, r3
  403652:	68fb      	ldr	r3, [r7, #12]
  403654:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403656:	68fb      	ldr	r3, [r7, #12]
  403658:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40365a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40365c:	68fb      	ldr	r3, [r7, #12]
  40365e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  403660:	687b      	ldr	r3, [r7, #4]
  403662:	43d9      	mvns	r1, r3
  403664:	697b      	ldr	r3, [r7, #20]
  403666:	400b      	ands	r3, r1
  403668:	401a      	ands	r2, r3
  40366a:	68fb      	ldr	r3, [r7, #12]
  40366c:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40366e:	e025      	b.n	4036bc <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403670:	68fb      	ldr	r3, [r7, #12]
  403672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  403674:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  403676:	68fb      	ldr	r3, [r7, #12]
  403678:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40367a:	687b      	ldr	r3, [r7, #4]
  40367c:	43d9      	mvns	r1, r3
  40367e:	697b      	ldr	r3, [r7, #20]
  403680:	400b      	ands	r3, r1
  403682:	401a      	ands	r2, r3
  403684:	68fb      	ldr	r3, [r7, #12]
  403686:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403688:	68fb      	ldr	r3, [r7, #12]
  40368a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40368c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40368e:	687a      	ldr	r2, [r7, #4]
  403690:	697b      	ldr	r3, [r7, #20]
  403692:	431a      	orrs	r2, r3
  403694:	68fb      	ldr	r3, [r7, #12]
  403696:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  403698:	e010      	b.n	4036bc <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40369a:	68fb      	ldr	r3, [r7, #12]
  40369c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40369e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4036a0:	687a      	ldr	r2, [r7, #4]
  4036a2:	697b      	ldr	r3, [r7, #20]
  4036a4:	431a      	orrs	r2, r3
  4036a6:	68fb      	ldr	r3, [r7, #12]
  4036a8:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4036aa:	68fb      	ldr	r3, [r7, #12]
  4036ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4036ae:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4036b0:	687a      	ldr	r2, [r7, #4]
  4036b2:	697b      	ldr	r3, [r7, #20]
  4036b4:	431a      	orrs	r2, r3
  4036b6:	68fb      	ldr	r3, [r7, #12]
  4036b8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4036ba:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4036bc:	68fb      	ldr	r3, [r7, #12]
  4036be:	687a      	ldr	r2, [r7, #4]
  4036c0:	605a      	str	r2, [r3, #4]
  4036c2:	e000      	b.n	4036c6 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  4036c4:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  4036c6:	371c      	adds	r7, #28
  4036c8:	46bd      	mov	sp, r7
  4036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4036ce:	4770      	bx	lr

004036d0 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4036d0:	b580      	push	{r7, lr}
  4036d2:	b084      	sub	sp, #16
  4036d4:	af00      	add	r7, sp, #0
  4036d6:	60f8      	str	r0, [r7, #12]
  4036d8:	60b9      	str	r1, [r7, #8]
  4036da:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4036dc:	68f8      	ldr	r0, [r7, #12]
  4036de:	68b9      	ldr	r1, [r7, #8]
  4036e0:	4b18      	ldr	r3, [pc, #96]	; (403744 <pio_set_input+0x74>)
  4036e2:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4036e4:	687b      	ldr	r3, [r7, #4]
  4036e6:	f003 0301 	and.w	r3, r3, #1
  4036ea:	68f8      	ldr	r0, [r7, #12]
  4036ec:	68b9      	ldr	r1, [r7, #8]
  4036ee:	461a      	mov	r2, r3
  4036f0:	4b15      	ldr	r3, [pc, #84]	; (403748 <pio_set_input+0x78>)
  4036f2:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4036f4:	687b      	ldr	r3, [r7, #4]
  4036f6:	f003 030a 	and.w	r3, r3, #10
  4036fa:	2b00      	cmp	r3, #0
  4036fc:	d003      	beq.n	403706 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4036fe:	68fb      	ldr	r3, [r7, #12]
  403700:	68ba      	ldr	r2, [r7, #8]
  403702:	621a      	str	r2, [r3, #32]
  403704:	e002      	b.n	40370c <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  403706:	68fb      	ldr	r3, [r7, #12]
  403708:	68ba      	ldr	r2, [r7, #8]
  40370a:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40370c:	687b      	ldr	r3, [r7, #4]
  40370e:	f003 0302 	and.w	r3, r3, #2
  403712:	2b00      	cmp	r3, #0
  403714:	d004      	beq.n	403720 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  403716:	68fb      	ldr	r3, [r7, #12]
  403718:	68ba      	ldr	r2, [r7, #8]
  40371a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40371e:	e008      	b.n	403732 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  403720:	687b      	ldr	r3, [r7, #4]
  403722:	f003 0308 	and.w	r3, r3, #8
  403726:	2b00      	cmp	r3, #0
  403728:	d003      	beq.n	403732 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40372a:	68fb      	ldr	r3, [r7, #12]
  40372c:	68ba      	ldr	r2, [r7, #8]
  40372e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  403732:	68fb      	ldr	r3, [r7, #12]
  403734:	68ba      	ldr	r2, [r7, #8]
  403736:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  403738:	68fb      	ldr	r3, [r7, #12]
  40373a:	68ba      	ldr	r2, [r7, #8]
  40373c:	601a      	str	r2, [r3, #0]
}
  40373e:	3710      	adds	r7, #16
  403740:	46bd      	mov	sp, r7
  403742:	bd80      	pop	{r7, pc}
  403744:	0040383d 	.word	0x0040383d
  403748:	00403595 	.word	0x00403595

0040374c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40374c:	b580      	push	{r7, lr}
  40374e:	b084      	sub	sp, #16
  403750:	af00      	add	r7, sp, #0
  403752:	60f8      	str	r0, [r7, #12]
  403754:	60b9      	str	r1, [r7, #8]
  403756:	607a      	str	r2, [r7, #4]
  403758:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40375a:	68f8      	ldr	r0, [r7, #12]
  40375c:	68b9      	ldr	r1, [r7, #8]
  40375e:	4b12      	ldr	r3, [pc, #72]	; (4037a8 <pio_set_output+0x5c>)
  403760:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  403762:	68f8      	ldr	r0, [r7, #12]
  403764:	68b9      	ldr	r1, [r7, #8]
  403766:	69ba      	ldr	r2, [r7, #24]
  403768:	4b10      	ldr	r3, [pc, #64]	; (4037ac <pio_set_output+0x60>)
  40376a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40376c:	683b      	ldr	r3, [r7, #0]
  40376e:	2b00      	cmp	r3, #0
  403770:	d003      	beq.n	40377a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  403772:	68fb      	ldr	r3, [r7, #12]
  403774:	68ba      	ldr	r2, [r7, #8]
  403776:	651a      	str	r2, [r3, #80]	; 0x50
  403778:	e002      	b.n	403780 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40377a:	68fb      	ldr	r3, [r7, #12]
  40377c:	68ba      	ldr	r2, [r7, #8]
  40377e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  403780:	687b      	ldr	r3, [r7, #4]
  403782:	2b00      	cmp	r3, #0
  403784:	d003      	beq.n	40378e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  403786:	68fb      	ldr	r3, [r7, #12]
  403788:	68ba      	ldr	r2, [r7, #8]
  40378a:	631a      	str	r2, [r3, #48]	; 0x30
  40378c:	e002      	b.n	403794 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40378e:	68fb      	ldr	r3, [r7, #12]
  403790:	68ba      	ldr	r2, [r7, #8]
  403792:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  403794:	68fb      	ldr	r3, [r7, #12]
  403796:	68ba      	ldr	r2, [r7, #8]
  403798:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40379a:	68fb      	ldr	r3, [r7, #12]
  40379c:	68ba      	ldr	r2, [r7, #8]
  40379e:	601a      	str	r2, [r3, #0]
}
  4037a0:	3710      	adds	r7, #16
  4037a2:	46bd      	mov	sp, r7
  4037a4:	bd80      	pop	{r7, pc}
  4037a6:	bf00      	nop
  4037a8:	0040383d 	.word	0x0040383d
  4037ac:	00403595 	.word	0x00403595

004037b0 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4037b0:	b480      	push	{r7}
  4037b2:	b085      	sub	sp, #20
  4037b4:	af00      	add	r7, sp, #0
  4037b6:	60f8      	str	r0, [r7, #12]
  4037b8:	60b9      	str	r1, [r7, #8]
  4037ba:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4037bc:	687b      	ldr	r3, [r7, #4]
  4037be:	f003 0310 	and.w	r3, r3, #16
  4037c2:	2b00      	cmp	r3, #0
  4037c4:	d020      	beq.n	403808 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4037c6:	68fb      	ldr	r3, [r7, #12]
  4037c8:	68ba      	ldr	r2, [r7, #8]
  4037ca:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4037ce:	687b      	ldr	r3, [r7, #4]
  4037d0:	f003 0320 	and.w	r3, r3, #32
  4037d4:	2b00      	cmp	r3, #0
  4037d6:	d004      	beq.n	4037e2 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4037d8:	68fb      	ldr	r3, [r7, #12]
  4037da:	68ba      	ldr	r2, [r7, #8]
  4037dc:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4037e0:	e003      	b.n	4037ea <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4037e2:	68fb      	ldr	r3, [r7, #12]
  4037e4:	68ba      	ldr	r2, [r7, #8]
  4037e6:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4037ea:	687b      	ldr	r3, [r7, #4]
  4037ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4037f0:	2b00      	cmp	r3, #0
  4037f2:	d004      	beq.n	4037fe <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4037f4:	68fb      	ldr	r3, [r7, #12]
  4037f6:	68ba      	ldr	r2, [r7, #8]
  4037f8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  4037fc:	e008      	b.n	403810 <pio_configure_interrupt+0x60>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4037fe:	68fb      	ldr	r3, [r7, #12]
  403800:	68ba      	ldr	r2, [r7, #8]
  403802:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  403806:	e003      	b.n	403810 <pio_configure_interrupt+0x60>
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  403808:	68fb      	ldr	r3, [r7, #12]
  40380a:	68ba      	ldr	r2, [r7, #8]
  40380c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  403810:	3714      	adds	r7, #20
  403812:	46bd      	mov	sp, r7
  403814:	f85d 7b04 	ldr.w	r7, [sp], #4
  403818:	4770      	bx	lr
  40381a:	bf00      	nop

0040381c <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40381c:	b480      	push	{r7}
  40381e:	b083      	sub	sp, #12
  403820:	af00      	add	r7, sp, #0
  403822:	6078      	str	r0, [r7, #4]
  403824:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  403826:	687b      	ldr	r3, [r7, #4]
  403828:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  40382a:	687b      	ldr	r3, [r7, #4]
  40382c:	683a      	ldr	r2, [r7, #0]
  40382e:	641a      	str	r2, [r3, #64]	; 0x40
}
  403830:	370c      	adds	r7, #12
  403832:	46bd      	mov	sp, r7
  403834:	f85d 7b04 	ldr.w	r7, [sp], #4
  403838:	4770      	bx	lr
  40383a:	bf00      	nop

0040383c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40383c:	b480      	push	{r7}
  40383e:	b083      	sub	sp, #12
  403840:	af00      	add	r7, sp, #0
  403842:	6078      	str	r0, [r7, #4]
  403844:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  403846:	687b      	ldr	r3, [r7, #4]
  403848:	683a      	ldr	r2, [r7, #0]
  40384a:	645a      	str	r2, [r3, #68]	; 0x44
}
  40384c:	370c      	adds	r7, #12
  40384e:	46bd      	mov	sp, r7
  403850:	f85d 7b04 	ldr.w	r7, [sp], #4
  403854:	4770      	bx	lr
  403856:	bf00      	nop

00403858 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  403858:	b480      	push	{r7}
  40385a:	b083      	sub	sp, #12
  40385c:	af00      	add	r7, sp, #0
  40385e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  403860:	687b      	ldr	r3, [r7, #4]
  403862:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  403864:	4618      	mov	r0, r3
  403866:	370c      	adds	r7, #12
  403868:	46bd      	mov	sp, r7
  40386a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40386e:	4770      	bx	lr

00403870 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  403870:	b480      	push	{r7}
  403872:	b083      	sub	sp, #12
  403874:	af00      	add	r7, sp, #0
  403876:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  403878:	687b      	ldr	r3, [r7, #4]
  40387a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  40387c:	4618      	mov	r0, r3
  40387e:	370c      	adds	r7, #12
  403880:	46bd      	mov	sp, r7
  403882:	f85d 7b04 	ldr.w	r7, [sp], #4
  403886:	4770      	bx	lr

00403888 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
  403888:	b580      	push	{r7, lr}
  40388a:	b084      	sub	sp, #16
  40388c:	af00      	add	r7, sp, #0
  40388e:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  403890:	6878      	ldr	r0, [r7, #4]
  403892:	4b07      	ldr	r3, [pc, #28]	; (4038b0 <pio_set_pin_high+0x28>)
  403894:	4798      	blx	r3
  403896:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  403898:	687b      	ldr	r3, [r7, #4]
  40389a:	f003 031f 	and.w	r3, r3, #31
  40389e:	2201      	movs	r2, #1
  4038a0:	fa02 f303 	lsl.w	r3, r2, r3
  4038a4:	461a      	mov	r2, r3
  4038a6:	68fb      	ldr	r3, [r7, #12]
  4038a8:	631a      	str	r2, [r3, #48]	; 0x30
}
  4038aa:	3710      	adds	r7, #16
  4038ac:	46bd      	mov	sp, r7
  4038ae:	bd80      	pop	{r7, pc}
  4038b0:	00403c15 	.word	0x00403c15

004038b4 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
  4038b4:	b580      	push	{r7, lr}
  4038b6:	b084      	sub	sp, #16
  4038b8:	af00      	add	r7, sp, #0
  4038ba:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4038bc:	6878      	ldr	r0, [r7, #4]
  4038be:	4b07      	ldr	r3, [pc, #28]	; (4038dc <pio_set_pin_low+0x28>)
  4038c0:	4798      	blx	r3
  4038c2:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4038c4:	687b      	ldr	r3, [r7, #4]
  4038c6:	f003 031f 	and.w	r3, r3, #31
  4038ca:	2201      	movs	r2, #1
  4038cc:	fa02 f303 	lsl.w	r3, r2, r3
  4038d0:	461a      	mov	r2, r3
  4038d2:	68fb      	ldr	r3, [r7, #12]
  4038d4:	635a      	str	r2, [r3, #52]	; 0x34
}
  4038d6:	3710      	adds	r7, #16
  4038d8:	46bd      	mov	sp, r7
  4038da:	bd80      	pop	{r7, pc}
  4038dc:	00403c15 	.word	0x00403c15

004038e0 <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
  4038e0:	b580      	push	{r7, lr}
  4038e2:	b084      	sub	sp, #16
  4038e4:	af00      	add	r7, sp, #0
  4038e6:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4038e8:	6878      	ldr	r0, [r7, #4]
  4038ea:	4b12      	ldr	r3, [pc, #72]	; (403934 <pio_toggle_pin+0x54>)
  4038ec:	4798      	blx	r3
  4038ee:	60f8      	str	r0, [r7, #12]

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  4038f0:	68fb      	ldr	r3, [r7, #12]
  4038f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4038f4:	687b      	ldr	r3, [r7, #4]
  4038f6:	f003 031f 	and.w	r3, r3, #31
  4038fa:	2101      	movs	r1, #1
  4038fc:	fa01 f303 	lsl.w	r3, r1, r3
  403900:	4013      	ands	r3, r2
  403902:	2b00      	cmp	r3, #0
  403904:	d009      	beq.n	40391a <pio_toggle_pin+0x3a>
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  403906:	687b      	ldr	r3, [r7, #4]
  403908:	f003 031f 	and.w	r3, r3, #31
  40390c:	2201      	movs	r2, #1
  40390e:	fa02 f303 	lsl.w	r3, r2, r3
  403912:	461a      	mov	r2, r3
  403914:	68fb      	ldr	r3, [r7, #12]
  403916:	635a      	str	r2, [r3, #52]	; 0x34
  403918:	e008      	b.n	40392c <pio_toggle_pin+0x4c>
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  40391a:	687b      	ldr	r3, [r7, #4]
  40391c:	f003 031f 	and.w	r3, r3, #31
  403920:	2201      	movs	r2, #1
  403922:	fa02 f303 	lsl.w	r3, r2, r3
  403926:	461a      	mov	r2, r3
  403928:	68fb      	ldr	r3, [r7, #12]
  40392a:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
  40392c:	3710      	adds	r7, #16
  40392e:	46bd      	mov	sp, r7
  403930:	bd80      	pop	{r7, pc}
  403932:	bf00      	nop
  403934:	00403c15 	.word	0x00403c15

00403938 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  403938:	b590      	push	{r4, r7, lr}
  40393a:	b087      	sub	sp, #28
  40393c:	af02      	add	r7, sp, #8
  40393e:	6078      	str	r0, [r7, #4]
  403940:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  403942:	6878      	ldr	r0, [r7, #4]
  403944:	4b64      	ldr	r3, [pc, #400]	; (403ad8 <pio_configure_pin+0x1a0>)
  403946:	4798      	blx	r3
  403948:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40394a:	683b      	ldr	r3, [r7, #0]
  40394c:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  403950:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403954:	d06b      	beq.n	403a2e <pio_configure_pin+0xf6>
  403956:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40395a:	d809      	bhi.n	403970 <pio_configure_pin+0x38>
  40395c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  403960:	d02d      	beq.n	4039be <pio_configure_pin+0x86>
  403962:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  403966:	d046      	beq.n	4039f6 <pio_configure_pin+0xbe>
  403968:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40396c:	d00b      	beq.n	403986 <pio_configure_pin+0x4e>
  40396e:	e0ac      	b.n	403aca <pio_configure_pin+0x192>
  403970:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  403974:	f000 8083 	beq.w	403a7e <pio_configure_pin+0x146>
  403978:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40397c:	d07f      	beq.n	403a7e <pio_configure_pin+0x146>
  40397e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  403982:	d070      	beq.n	403a66 <pio_configure_pin+0x12e>
  403984:	e0a1      	b.n	403aca <pio_configure_pin+0x192>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  403986:	687b      	ldr	r3, [r7, #4]
  403988:	f003 031f 	and.w	r3, r3, #31
  40398c:	2201      	movs	r2, #1
  40398e:	fa02 f303 	lsl.w	r3, r2, r3
  403992:	68f8      	ldr	r0, [r7, #12]
  403994:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403998:	461a      	mov	r2, r3
  40399a:	4b50      	ldr	r3, [pc, #320]	; (403adc <pio_configure_pin+0x1a4>)
  40399c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40399e:	687b      	ldr	r3, [r7, #4]
  4039a0:	f003 031f 	and.w	r3, r3, #31
  4039a4:	2201      	movs	r2, #1
  4039a6:	fa02 f303 	lsl.w	r3, r2, r3
  4039aa:	461a      	mov	r2, r3
  4039ac:	683b      	ldr	r3, [r7, #0]
  4039ae:	f003 0301 	and.w	r3, r3, #1
  4039b2:	68f8      	ldr	r0, [r7, #12]
  4039b4:	4611      	mov	r1, r2
  4039b6:	461a      	mov	r2, r3
  4039b8:	4b49      	ldr	r3, [pc, #292]	; (403ae0 <pio_configure_pin+0x1a8>)
  4039ba:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4039bc:	e087      	b.n	403ace <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4039be:	687b      	ldr	r3, [r7, #4]
  4039c0:	f003 031f 	and.w	r3, r3, #31
  4039c4:	2201      	movs	r2, #1
  4039c6:	fa02 f303 	lsl.w	r3, r2, r3
  4039ca:	68f8      	ldr	r0, [r7, #12]
  4039cc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4039d0:	461a      	mov	r2, r3
  4039d2:	4b42      	ldr	r3, [pc, #264]	; (403adc <pio_configure_pin+0x1a4>)
  4039d4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4039d6:	687b      	ldr	r3, [r7, #4]
  4039d8:	f003 031f 	and.w	r3, r3, #31
  4039dc:	2201      	movs	r2, #1
  4039de:	fa02 f303 	lsl.w	r3, r2, r3
  4039e2:	461a      	mov	r2, r3
  4039e4:	683b      	ldr	r3, [r7, #0]
  4039e6:	f003 0301 	and.w	r3, r3, #1
  4039ea:	68f8      	ldr	r0, [r7, #12]
  4039ec:	4611      	mov	r1, r2
  4039ee:	461a      	mov	r2, r3
  4039f0:	4b3b      	ldr	r3, [pc, #236]	; (403ae0 <pio_configure_pin+0x1a8>)
  4039f2:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4039f4:	e06b      	b.n	403ace <pio_configure_pin+0x196>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4039f6:	687b      	ldr	r3, [r7, #4]
  4039f8:	f003 031f 	and.w	r3, r3, #31
  4039fc:	2201      	movs	r2, #1
  4039fe:	fa02 f303 	lsl.w	r3, r2, r3
  403a02:	68f8      	ldr	r0, [r7, #12]
  403a04:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  403a08:	461a      	mov	r2, r3
  403a0a:	4b34      	ldr	r3, [pc, #208]	; (403adc <pio_configure_pin+0x1a4>)
  403a0c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  403a0e:	687b      	ldr	r3, [r7, #4]
  403a10:	f003 031f 	and.w	r3, r3, #31
  403a14:	2201      	movs	r2, #1
  403a16:	fa02 f303 	lsl.w	r3, r2, r3
  403a1a:	461a      	mov	r2, r3
  403a1c:	683b      	ldr	r3, [r7, #0]
  403a1e:	f003 0301 	and.w	r3, r3, #1
  403a22:	68f8      	ldr	r0, [r7, #12]
  403a24:	4611      	mov	r1, r2
  403a26:	461a      	mov	r2, r3
  403a28:	4b2d      	ldr	r3, [pc, #180]	; (403ae0 <pio_configure_pin+0x1a8>)
  403a2a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  403a2c:	e04f      	b.n	403ace <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  403a2e:	687b      	ldr	r3, [r7, #4]
  403a30:	f003 031f 	and.w	r3, r3, #31
  403a34:	2201      	movs	r2, #1
  403a36:	fa02 f303 	lsl.w	r3, r2, r3
  403a3a:	68f8      	ldr	r0, [r7, #12]
  403a3c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  403a40:	461a      	mov	r2, r3
  403a42:	4b26      	ldr	r3, [pc, #152]	; (403adc <pio_configure_pin+0x1a4>)
  403a44:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  403a46:	687b      	ldr	r3, [r7, #4]
  403a48:	f003 031f 	and.w	r3, r3, #31
  403a4c:	2201      	movs	r2, #1
  403a4e:	fa02 f303 	lsl.w	r3, r2, r3
  403a52:	461a      	mov	r2, r3
  403a54:	683b      	ldr	r3, [r7, #0]
  403a56:	f003 0301 	and.w	r3, r3, #1
  403a5a:	68f8      	ldr	r0, [r7, #12]
  403a5c:	4611      	mov	r1, r2
  403a5e:	461a      	mov	r2, r3
  403a60:	4b1f      	ldr	r3, [pc, #124]	; (403ae0 <pio_configure_pin+0x1a8>)
  403a62:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  403a64:	e033      	b.n	403ace <pio_configure_pin+0x196>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  403a66:	687b      	ldr	r3, [r7, #4]
  403a68:	f003 031f 	and.w	r3, r3, #31
  403a6c:	2201      	movs	r2, #1
  403a6e:	fa02 f303 	lsl.w	r3, r2, r3
  403a72:	68f8      	ldr	r0, [r7, #12]
  403a74:	4619      	mov	r1, r3
  403a76:	683a      	ldr	r2, [r7, #0]
  403a78:	4b1a      	ldr	r3, [pc, #104]	; (403ae4 <pio_configure_pin+0x1ac>)
  403a7a:	4798      	blx	r3
		break;
  403a7c:	e027      	b.n	403ace <pio_configure_pin+0x196>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  403a7e:	687b      	ldr	r3, [r7, #4]
  403a80:	f003 031f 	and.w	r3, r3, #31
  403a84:	2201      	movs	r2, #1
  403a86:	fa02 f303 	lsl.w	r3, r2, r3
  403a8a:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  403a8c:	683b      	ldr	r3, [r7, #0]
  403a8e:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  403a92:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403a96:	bf14      	ite	ne
  403a98:	2300      	movne	r3, #0
  403a9a:	2301      	moveq	r3, #1
  403a9c:	b2db      	uxtb	r3, r3
  403a9e:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  403aa0:	683b      	ldr	r3, [r7, #0]
  403aa2:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  403aa6:	2b00      	cmp	r3, #0
  403aa8:	bf0c      	ite	eq
  403aaa:	2300      	moveq	r3, #0
  403aac:	2301      	movne	r3, #1
  403aae:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  403ab0:	6838      	ldr	r0, [r7, #0]
  403ab2:	f000 0001 	and.w	r0, r0, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  403ab6:	2800      	cmp	r0, #0
  403ab8:	bf0c      	ite	eq
  403aba:	2000      	moveq	r0, #0
  403abc:	2001      	movne	r0, #1
  403abe:	b2c0      	uxtb	r0, r0
  403ac0:	9000      	str	r0, [sp, #0]
  403ac2:	68f8      	ldr	r0, [r7, #12]
  403ac4:	4c08      	ldr	r4, [pc, #32]	; (403ae8 <pio_configure_pin+0x1b0>)
  403ac6:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  403ac8:	e001      	b.n	403ace <pio_configure_pin+0x196>

	default:
		return 0;
  403aca:	2300      	movs	r3, #0
  403acc:	e000      	b.n	403ad0 <pio_configure_pin+0x198>
	}

	return 1;
  403ace:	2301      	movs	r3, #1
}
  403ad0:	4618      	mov	r0, r3
  403ad2:	3714      	adds	r7, #20
  403ad4:	46bd      	mov	sp, r7
  403ad6:	bd90      	pop	{r4, r7, pc}
  403ad8:	00403c15 	.word	0x00403c15
  403adc:	004035c1 	.word	0x004035c1
  403ae0:	00403595 	.word	0x00403595
  403ae4:	004036d1 	.word	0x004036d1
  403ae8:	0040374d 	.word	0x0040374d

00403aec <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  403aec:	b590      	push	{r4, r7, lr}
  403aee:	b087      	sub	sp, #28
  403af0:	af02      	add	r7, sp, #8
  403af2:	60f8      	str	r0, [r7, #12]
  403af4:	60b9      	str	r1, [r7, #8]
  403af6:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  403af8:	687b      	ldr	r3, [r7, #4]
  403afa:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  403afe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403b02:	d043      	beq.n	403b8c <pio_configure_pin_group+0xa0>
  403b04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403b08:	d809      	bhi.n	403b1e <pio_configure_pin_group+0x32>
  403b0a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  403b0e:	d01f      	beq.n	403b50 <pio_configure_pin_group+0x64>
  403b10:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  403b14:	d02b      	beq.n	403b6e <pio_configure_pin_group+0x82>
  403b16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  403b1a:	d00a      	beq.n	403b32 <pio_configure_pin_group+0x46>
  403b1c:	e06b      	b.n	403bf6 <pio_configure_pin_group+0x10a>
  403b1e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  403b22:	d048      	beq.n	403bb6 <pio_configure_pin_group+0xca>
  403b24:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403b28:	d045      	beq.n	403bb6 <pio_configure_pin_group+0xca>
  403b2a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  403b2e:	d03c      	beq.n	403baa <pio_configure_pin_group+0xbe>
  403b30:	e061      	b.n	403bf6 <pio_configure_pin_group+0x10a>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  403b32:	68f8      	ldr	r0, [r7, #12]
  403b34:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403b38:	68ba      	ldr	r2, [r7, #8]
  403b3a:	4b32      	ldr	r3, [pc, #200]	; (403c04 <pio_configure_pin_group+0x118>)
  403b3c:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  403b3e:	687b      	ldr	r3, [r7, #4]
  403b40:	f003 0301 	and.w	r3, r3, #1
  403b44:	68f8      	ldr	r0, [r7, #12]
  403b46:	68b9      	ldr	r1, [r7, #8]
  403b48:	461a      	mov	r2, r3
  403b4a:	4b2f      	ldr	r3, [pc, #188]	; (403c08 <pio_configure_pin_group+0x11c>)
  403b4c:	4798      	blx	r3
		break;
  403b4e:	e054      	b.n	403bfa <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  403b50:	68f8      	ldr	r0, [r7, #12]
  403b52:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403b56:	68ba      	ldr	r2, [r7, #8]
  403b58:	4b2a      	ldr	r3, [pc, #168]	; (403c04 <pio_configure_pin_group+0x118>)
  403b5a:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  403b5c:	687b      	ldr	r3, [r7, #4]
  403b5e:	f003 0301 	and.w	r3, r3, #1
  403b62:	68f8      	ldr	r0, [r7, #12]
  403b64:	68b9      	ldr	r1, [r7, #8]
  403b66:	461a      	mov	r2, r3
  403b68:	4b27      	ldr	r3, [pc, #156]	; (403c08 <pio_configure_pin_group+0x11c>)
  403b6a:	4798      	blx	r3
		break;
  403b6c:	e045      	b.n	403bfa <pio_configure_pin_group+0x10e>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  403b6e:	68f8      	ldr	r0, [r7, #12]
  403b70:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  403b74:	68ba      	ldr	r2, [r7, #8]
  403b76:	4b23      	ldr	r3, [pc, #140]	; (403c04 <pio_configure_pin_group+0x118>)
  403b78:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  403b7a:	687b      	ldr	r3, [r7, #4]
  403b7c:	f003 0301 	and.w	r3, r3, #1
  403b80:	68f8      	ldr	r0, [r7, #12]
  403b82:	68b9      	ldr	r1, [r7, #8]
  403b84:	461a      	mov	r2, r3
  403b86:	4b20      	ldr	r3, [pc, #128]	; (403c08 <pio_configure_pin_group+0x11c>)
  403b88:	4798      	blx	r3
		break;
  403b8a:	e036      	b.n	403bfa <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  403b8c:	68f8      	ldr	r0, [r7, #12]
  403b8e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  403b92:	68ba      	ldr	r2, [r7, #8]
  403b94:	4b1b      	ldr	r3, [pc, #108]	; (403c04 <pio_configure_pin_group+0x118>)
  403b96:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  403b98:	687b      	ldr	r3, [r7, #4]
  403b9a:	f003 0301 	and.w	r3, r3, #1
  403b9e:	68f8      	ldr	r0, [r7, #12]
  403ba0:	68b9      	ldr	r1, [r7, #8]
  403ba2:	461a      	mov	r2, r3
  403ba4:	4b18      	ldr	r3, [pc, #96]	; (403c08 <pio_configure_pin_group+0x11c>)
  403ba6:	4798      	blx	r3
		break;
  403ba8:	e027      	b.n	403bfa <pio_configure_pin_group+0x10e>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  403baa:	68f8      	ldr	r0, [r7, #12]
  403bac:	68b9      	ldr	r1, [r7, #8]
  403bae:	687a      	ldr	r2, [r7, #4]
  403bb0:	4b16      	ldr	r3, [pc, #88]	; (403c0c <pio_configure_pin_group+0x120>)
  403bb2:	4798      	blx	r3
		break;
  403bb4:	e021      	b.n	403bfa <pio_configure_pin_group+0x10e>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  403bb6:	687b      	ldr	r3, [r7, #4]
  403bb8:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  403bbc:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403bc0:	bf14      	ite	ne
  403bc2:	2300      	movne	r3, #0
  403bc4:	2301      	moveq	r3, #1
  403bc6:	b2db      	uxtb	r3, r3
  403bc8:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  403bca:	687b      	ldr	r3, [r7, #4]
  403bcc:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  403bd0:	2b00      	cmp	r3, #0
  403bd2:	bf0c      	ite	eq
  403bd4:	2300      	moveq	r3, #0
  403bd6:	2301      	movne	r3, #1
  403bd8:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  403bda:	6879      	ldr	r1, [r7, #4]
  403bdc:	f001 0101 	and.w	r1, r1, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  403be0:	2900      	cmp	r1, #0
  403be2:	bf0c      	ite	eq
  403be4:	2100      	moveq	r1, #0
  403be6:	2101      	movne	r1, #1
  403be8:	b2c9      	uxtb	r1, r1
  403bea:	9100      	str	r1, [sp, #0]
  403bec:	68f8      	ldr	r0, [r7, #12]
  403bee:	68b9      	ldr	r1, [r7, #8]
  403bf0:	4c07      	ldr	r4, [pc, #28]	; (403c10 <pio_configure_pin_group+0x124>)
  403bf2:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  403bf4:	e001      	b.n	403bfa <pio_configure_pin_group+0x10e>

	default:
		return 0;
  403bf6:	2300      	movs	r3, #0
  403bf8:	e000      	b.n	403bfc <pio_configure_pin_group+0x110>
	}

	return 1;
  403bfa:	2301      	movs	r3, #1
}
  403bfc:	4618      	mov	r0, r3
  403bfe:	3714      	adds	r7, #20
  403c00:	46bd      	mov	sp, r7
  403c02:	bd90      	pop	{r4, r7, pc}
  403c04:	004035c1 	.word	0x004035c1
  403c08:	00403595 	.word	0x00403595
  403c0c:	004036d1 	.word	0x004036d1
  403c10:	0040374d 	.word	0x0040374d

00403c14 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  403c14:	b480      	push	{r7}
  403c16:	b085      	sub	sp, #20
  403c18:	af00      	add	r7, sp, #0
  403c1a:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  403c1c:	687b      	ldr	r3, [r7, #4]
  403c1e:	095b      	lsrs	r3, r3, #5
  403c20:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403c24:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403c28:	025b      	lsls	r3, r3, #9
  403c2a:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  403c2c:	68fb      	ldr	r3, [r7, #12]
}
  403c2e:	4618      	mov	r0, r3
  403c30:	3714      	adds	r7, #20
  403c32:	46bd      	mov	sp, r7
  403c34:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c38:	4770      	bx	lr
  403c3a:	bf00      	nop

00403c3c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  403c3c:	b580      	push	{r7, lr}
  403c3e:	b084      	sub	sp, #16
  403c40:	af00      	add	r7, sp, #0
  403c42:	6078      	str	r0, [r7, #4]
  403c44:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  403c46:	6878      	ldr	r0, [r7, #4]
  403c48:	4b24      	ldr	r3, [pc, #144]	; (403cdc <pio_handler_process+0xa0>)
  403c4a:	4798      	blx	r3
  403c4c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  403c4e:	6878      	ldr	r0, [r7, #4]
  403c50:	4b23      	ldr	r3, [pc, #140]	; (403ce0 <pio_handler_process+0xa4>)
  403c52:	4798      	blx	r3
  403c54:	4603      	mov	r3, r0
  403c56:	68fa      	ldr	r2, [r7, #12]
  403c58:	4013      	ands	r3, r2
  403c5a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  403c5c:	68fb      	ldr	r3, [r7, #12]
  403c5e:	2b00      	cmp	r3, #0
  403c60:	d039      	beq.n	403cd6 <pio_handler_process+0x9a>
		/* Find triggering source */
		i = 0;
  403c62:	2300      	movs	r3, #0
  403c64:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  403c66:	e033      	b.n	403cd0 <pio_handler_process+0x94>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  403c68:	4a1e      	ldr	r2, [pc, #120]	; (403ce4 <pio_handler_process+0xa8>)
  403c6a:	68bb      	ldr	r3, [r7, #8]
  403c6c:	011b      	lsls	r3, r3, #4
  403c6e:	4413      	add	r3, r2
  403c70:	681a      	ldr	r2, [r3, #0]
  403c72:	683b      	ldr	r3, [r7, #0]
  403c74:	429a      	cmp	r2, r3
  403c76:	d124      	bne.n	403cc2 <pio_handler_process+0x86>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  403c78:	4a1a      	ldr	r2, [pc, #104]	; (403ce4 <pio_handler_process+0xa8>)
  403c7a:	68bb      	ldr	r3, [r7, #8]
  403c7c:	011b      	lsls	r3, r3, #4
  403c7e:	4413      	add	r3, r2
  403c80:	685a      	ldr	r2, [r3, #4]
  403c82:	68fb      	ldr	r3, [r7, #12]
  403c84:	4013      	ands	r3, r2
  403c86:	2b00      	cmp	r3, #0
  403c88:	d01b      	beq.n	403cc2 <pio_handler_process+0x86>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  403c8a:	4a16      	ldr	r2, [pc, #88]	; (403ce4 <pio_handler_process+0xa8>)
  403c8c:	68bb      	ldr	r3, [r7, #8]
  403c8e:	011b      	lsls	r3, r3, #4
  403c90:	4413      	add	r3, r2
  403c92:	3308      	adds	r3, #8
  403c94:	685b      	ldr	r3, [r3, #4]
  403c96:	4913      	ldr	r1, [pc, #76]	; (403ce4 <pio_handler_process+0xa8>)
  403c98:	68ba      	ldr	r2, [r7, #8]
  403c9a:	0112      	lsls	r2, r2, #4
  403c9c:	440a      	add	r2, r1
  403c9e:	6811      	ldr	r1, [r2, #0]
  403ca0:	4810      	ldr	r0, [pc, #64]	; (403ce4 <pio_handler_process+0xa8>)
  403ca2:	68ba      	ldr	r2, [r7, #8]
  403ca4:	0112      	lsls	r2, r2, #4
  403ca6:	4402      	add	r2, r0
  403ca8:	6852      	ldr	r2, [r2, #4]
  403caa:	4608      	mov	r0, r1
  403cac:	4611      	mov	r1, r2
  403cae:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  403cb0:	4a0c      	ldr	r2, [pc, #48]	; (403ce4 <pio_handler_process+0xa8>)
  403cb2:	68bb      	ldr	r3, [r7, #8]
  403cb4:	011b      	lsls	r3, r3, #4
  403cb6:	4413      	add	r3, r2
  403cb8:	685b      	ldr	r3, [r3, #4]
  403cba:	43db      	mvns	r3, r3
  403cbc:	68fa      	ldr	r2, [r7, #12]
  403cbe:	4013      	ands	r3, r2
  403cc0:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  403cc2:	68bb      	ldr	r3, [r7, #8]
  403cc4:	3301      	adds	r3, #1
  403cc6:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  403cc8:	68bb      	ldr	r3, [r7, #8]
  403cca:	2b06      	cmp	r3, #6
  403ccc:	d900      	bls.n	403cd0 <pio_handler_process+0x94>
				break;
  403cce:	e002      	b.n	403cd6 <pio_handler_process+0x9a>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  403cd0:	68fb      	ldr	r3, [r7, #12]
  403cd2:	2b00      	cmp	r3, #0
  403cd4:	d1c8      	bne.n	403c68 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  403cd6:	3710      	adds	r7, #16
  403cd8:	46bd      	mov	sp, r7
  403cda:	bd80      	pop	{r7, pc}
  403cdc:	00403859 	.word	0x00403859
  403ce0:	00403871 	.word	0x00403871
  403ce4:	20000bf0 	.word	0x20000bf0

00403ce8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  403ce8:	b580      	push	{r7, lr}
  403cea:	b086      	sub	sp, #24
  403cec:	af00      	add	r7, sp, #0
  403cee:	60f8      	str	r0, [r7, #12]
  403cf0:	60b9      	str	r1, [r7, #8]
  403cf2:	607a      	str	r2, [r7, #4]
  403cf4:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  403cf6:	4b13      	ldr	r3, [pc, #76]	; (403d44 <pio_handler_set+0x5c>)
  403cf8:	681b      	ldr	r3, [r3, #0]
  403cfa:	2b06      	cmp	r3, #6
  403cfc:	d901      	bls.n	403d02 <pio_handler_set+0x1a>
		return 1;
  403cfe:	2301      	movs	r3, #1
  403d00:	e01c      	b.n	403d3c <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  403d02:	4b10      	ldr	r3, [pc, #64]	; (403d44 <pio_handler_set+0x5c>)
  403d04:	681b      	ldr	r3, [r3, #0]
  403d06:	011a      	lsls	r2, r3, #4
  403d08:	4b0f      	ldr	r3, [pc, #60]	; (403d48 <pio_handler_set+0x60>)
  403d0a:	4413      	add	r3, r2
  403d0c:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  403d0e:	697b      	ldr	r3, [r7, #20]
  403d10:	68ba      	ldr	r2, [r7, #8]
  403d12:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  403d14:	697b      	ldr	r3, [r7, #20]
  403d16:	687a      	ldr	r2, [r7, #4]
  403d18:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  403d1a:	697b      	ldr	r3, [r7, #20]
  403d1c:	683a      	ldr	r2, [r7, #0]
  403d1e:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  403d20:	697b      	ldr	r3, [r7, #20]
  403d22:	6a3a      	ldr	r2, [r7, #32]
  403d24:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  403d26:	4b07      	ldr	r3, [pc, #28]	; (403d44 <pio_handler_set+0x5c>)
  403d28:	681b      	ldr	r3, [r3, #0]
  403d2a:	1c5a      	adds	r2, r3, #1
  403d2c:	4b05      	ldr	r3, [pc, #20]	; (403d44 <pio_handler_set+0x5c>)
  403d2e:	601a      	str	r2, [r3, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  403d30:	68f8      	ldr	r0, [r7, #12]
  403d32:	6879      	ldr	r1, [r7, #4]
  403d34:	683a      	ldr	r2, [r7, #0]
  403d36:	4b05      	ldr	r3, [pc, #20]	; (403d4c <pio_handler_set+0x64>)
  403d38:	4798      	blx	r3

	return 0;
  403d3a:	2300      	movs	r3, #0
}
  403d3c:	4618      	mov	r0, r3
  403d3e:	3718      	adds	r7, #24
  403d40:	46bd      	mov	sp, r7
  403d42:	bd80      	pop	{r7, pc}
  403d44:	20000c60 	.word	0x20000c60
  403d48:	20000bf0 	.word	0x20000bf0
  403d4c:	004037b1 	.word	0x004037b1

00403d50 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  403d50:	b580      	push	{r7, lr}
  403d52:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  403d54:	4802      	ldr	r0, [pc, #8]	; (403d60 <PIOA_Handler+0x10>)
  403d56:	210b      	movs	r1, #11
  403d58:	4b02      	ldr	r3, [pc, #8]	; (403d64 <PIOA_Handler+0x14>)
  403d5a:	4798      	blx	r3
}
  403d5c:	bd80      	pop	{r7, pc}
  403d5e:	bf00      	nop
  403d60:	400e0e00 	.word	0x400e0e00
  403d64:	00403c3d 	.word	0x00403c3d

00403d68 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  403d68:	b580      	push	{r7, lr}
  403d6a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  403d6c:	4802      	ldr	r0, [pc, #8]	; (403d78 <PIOB_Handler+0x10>)
  403d6e:	210c      	movs	r1, #12
  403d70:	4b02      	ldr	r3, [pc, #8]	; (403d7c <PIOB_Handler+0x14>)
  403d72:	4798      	blx	r3
}
  403d74:	bd80      	pop	{r7, pc}
  403d76:	bf00      	nop
  403d78:	400e1000 	.word	0x400e1000
  403d7c:	00403c3d 	.word	0x00403c3d

00403d80 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  403d80:	b580      	push	{r7, lr}
  403d82:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  403d84:	4802      	ldr	r0, [pc, #8]	; (403d90 <PIOC_Handler+0x10>)
  403d86:	210d      	movs	r1, #13
  403d88:	4b02      	ldr	r3, [pc, #8]	; (403d94 <PIOC_Handler+0x14>)
  403d8a:	4798      	blx	r3
}
  403d8c:	bd80      	pop	{r7, pc}
  403d8e:	bf00      	nop
  403d90:	400e1200 	.word	0x400e1200
  403d94:	00403c3d 	.word	0x00403c3d

00403d98 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  403d98:	b480      	push	{r7}
  403d9a:	b085      	sub	sp, #20
  403d9c:	af00      	add	r7, sp, #0
  403d9e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  403da0:	4b1d      	ldr	r3, [pc, #116]	; (403e18 <pmc_switch_mck_to_pllack+0x80>)
  403da2:	4a1d      	ldr	r2, [pc, #116]	; (403e18 <pmc_switch_mck_to_pllack+0x80>)
  403da4:	6b12      	ldr	r2, [r2, #48]	; 0x30
  403da6:	f022 0170 	bic.w	r1, r2, #112	; 0x70
  403daa:	687a      	ldr	r2, [r7, #4]
  403dac:	430a      	orrs	r2, r1
  403dae:	631a      	str	r2, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403db0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403db4:	60fb      	str	r3, [r7, #12]
  403db6:	e007      	b.n	403dc8 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  403db8:	68fb      	ldr	r3, [r7, #12]
  403dba:	2b00      	cmp	r3, #0
  403dbc:	d101      	bne.n	403dc2 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  403dbe:	2301      	movs	r3, #1
  403dc0:	e023      	b.n	403e0a <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  403dc2:	68fb      	ldr	r3, [r7, #12]
  403dc4:	3b01      	subs	r3, #1
  403dc6:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403dc8:	4b13      	ldr	r3, [pc, #76]	; (403e18 <pmc_switch_mck_to_pllack+0x80>)
  403dca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403dcc:	f003 0308 	and.w	r3, r3, #8
  403dd0:	2b00      	cmp	r3, #0
  403dd2:	d0f1      	beq.n	403db8 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  403dd4:	4b10      	ldr	r3, [pc, #64]	; (403e18 <pmc_switch_mck_to_pllack+0x80>)
  403dd6:	4a10      	ldr	r2, [pc, #64]	; (403e18 <pmc_switch_mck_to_pllack+0x80>)
  403dd8:	6b12      	ldr	r2, [r2, #48]	; 0x30
  403dda:	f022 0203 	bic.w	r2, r2, #3
  403dde:	f042 0202 	orr.w	r2, r2, #2
  403de2:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403de4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403de8:	60fb      	str	r3, [r7, #12]
  403dea:	e007      	b.n	403dfc <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  403dec:	68fb      	ldr	r3, [r7, #12]
  403dee:	2b00      	cmp	r3, #0
  403df0:	d101      	bne.n	403df6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  403df2:	2301      	movs	r3, #1
  403df4:	e009      	b.n	403e0a <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  403df6:	68fb      	ldr	r3, [r7, #12]
  403df8:	3b01      	subs	r3, #1
  403dfa:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403dfc:	4b06      	ldr	r3, [pc, #24]	; (403e18 <pmc_switch_mck_to_pllack+0x80>)
  403dfe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403e00:	f003 0308 	and.w	r3, r3, #8
  403e04:	2b00      	cmp	r3, #0
  403e06:	d0f1      	beq.n	403dec <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  403e08:	2300      	movs	r3, #0
}
  403e0a:	4618      	mov	r0, r3
  403e0c:	3714      	adds	r7, #20
  403e0e:	46bd      	mov	sp, r7
  403e10:	f85d 7b04 	ldr.w	r7, [sp], #4
  403e14:	4770      	bx	lr
  403e16:	bf00      	nop
  403e18:	400e0400 	.word	0x400e0400

00403e1c <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  403e1c:	b480      	push	{r7}
  403e1e:	b083      	sub	sp, #12
  403e20:	af00      	add	r7, sp, #0
  403e22:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  403e24:	687b      	ldr	r3, [r7, #4]
  403e26:	2b01      	cmp	r3, #1
  403e28:	d107      	bne.n	403e3a <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  403e2a:	4a08      	ldr	r2, [pc, #32]	; (403e4c <pmc_switch_sclk_to_32kxtal+0x30>)
  403e2c:	4b07      	ldr	r3, [pc, #28]	; (403e4c <pmc_switch_sclk_to_32kxtal+0x30>)
  403e2e:	689b      	ldr	r3, [r3, #8]
  403e30:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  403e34:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  403e38:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  403e3a:	4b04      	ldr	r3, [pc, #16]	; (403e4c <pmc_switch_sclk_to_32kxtal+0x30>)
  403e3c:	4a04      	ldr	r2, [pc, #16]	; (403e50 <pmc_switch_sclk_to_32kxtal+0x34>)
  403e3e:	601a      	str	r2, [r3, #0]
}
  403e40:	370c      	adds	r7, #12
  403e42:	46bd      	mov	sp, r7
  403e44:	f85d 7b04 	ldr.w	r7, [sp], #4
  403e48:	4770      	bx	lr
  403e4a:	bf00      	nop
  403e4c:	400e1410 	.word	0x400e1410
  403e50:	a5000008 	.word	0xa5000008

00403e54 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  403e54:	b480      	push	{r7}
  403e56:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  403e58:	4b09      	ldr	r3, [pc, #36]	; (403e80 <pmc_osc_is_ready_32kxtal+0x2c>)
  403e5a:	695b      	ldr	r3, [r3, #20]
  403e5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  403e60:	2b00      	cmp	r3, #0
  403e62:	d007      	beq.n	403e74 <pmc_osc_is_ready_32kxtal+0x20>
  403e64:	4b07      	ldr	r3, [pc, #28]	; (403e84 <pmc_osc_is_ready_32kxtal+0x30>)
  403e66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403e68:	f003 0380 	and.w	r3, r3, #128	; 0x80
  403e6c:	2b00      	cmp	r3, #0
  403e6e:	d001      	beq.n	403e74 <pmc_osc_is_ready_32kxtal+0x20>
  403e70:	2301      	movs	r3, #1
  403e72:	e000      	b.n	403e76 <pmc_osc_is_ready_32kxtal+0x22>
  403e74:	2300      	movs	r3, #0
}
  403e76:	4618      	mov	r0, r3
  403e78:	46bd      	mov	sp, r7
  403e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403e7e:	4770      	bx	lr
  403e80:	400e1410 	.word	0x400e1410
  403e84:	400e0400 	.word	0x400e0400

00403e88 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  403e88:	b480      	push	{r7}
  403e8a:	b083      	sub	sp, #12
  403e8c:	af00      	add	r7, sp, #0
  403e8e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  403e90:	4a18      	ldr	r2, [pc, #96]	; (403ef4 <pmc_switch_mainck_to_fastrc+0x6c>)
  403e92:	4b18      	ldr	r3, [pc, #96]	; (403ef4 <pmc_switch_mainck_to_fastrc+0x6c>)
  403e94:	6a1b      	ldr	r3, [r3, #32]
  403e96:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  403e9a:	f043 0308 	orr.w	r3, r3, #8
  403e9e:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  403ea0:	bf00      	nop
  403ea2:	4b14      	ldr	r3, [pc, #80]	; (403ef4 <pmc_switch_mainck_to_fastrc+0x6c>)
  403ea4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  403eaa:	2b00      	cmp	r3, #0
  403eac:	d0f9      	beq.n	403ea2 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  403eae:	4a11      	ldr	r2, [pc, #68]	; (403ef4 <pmc_switch_mainck_to_fastrc+0x6c>)
  403eb0:	4b10      	ldr	r3, [pc, #64]	; (403ef4 <pmc_switch_mainck_to_fastrc+0x6c>)
  403eb2:	6a1b      	ldr	r3, [r3, #32]
  403eb4:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  403eb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  403ebc:	6879      	ldr	r1, [r7, #4]
  403ebe:	430b      	orrs	r3, r1
  403ec0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  403ec4:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  403ec6:	bf00      	nop
  403ec8:	4b0a      	ldr	r3, [pc, #40]	; (403ef4 <pmc_switch_mainck_to_fastrc+0x6c>)
  403eca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403ecc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  403ed0:	2b00      	cmp	r3, #0
  403ed2:	d0f9      	beq.n	403ec8 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  403ed4:	4a07      	ldr	r2, [pc, #28]	; (403ef4 <pmc_switch_mainck_to_fastrc+0x6c>)
  403ed6:	4b07      	ldr	r3, [pc, #28]	; (403ef4 <pmc_switch_mainck_to_fastrc+0x6c>)
  403ed8:	6a1b      	ldr	r3, [r3, #32]
  403eda:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  403ede:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  403ee2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  403ee6:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  403ee8:	370c      	adds	r7, #12
  403eea:	46bd      	mov	sp, r7
  403eec:	f85d 7b04 	ldr.w	r7, [sp], #4
  403ef0:	4770      	bx	lr
  403ef2:	bf00      	nop
  403ef4:	400e0400 	.word	0x400e0400

00403ef8 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  403ef8:	b480      	push	{r7}
  403efa:	b083      	sub	sp, #12
  403efc:	af00      	add	r7, sp, #0
  403efe:	6078      	str	r0, [r7, #4]
  403f00:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  403f02:	687b      	ldr	r3, [r7, #4]
  403f04:	2b00      	cmp	r3, #0
  403f06:	d008      	beq.n	403f1a <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  403f08:	4916      	ldr	r1, [pc, #88]	; (403f64 <pmc_switch_mainck_to_xtal+0x6c>)
  403f0a:	4b16      	ldr	r3, [pc, #88]	; (403f64 <pmc_switch_mainck_to_xtal+0x6c>)
  403f0c:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  403f0e:	4a16      	ldr	r2, [pc, #88]	; (403f68 <pmc_switch_mainck_to_xtal+0x70>)
  403f10:	401a      	ands	r2, r3
  403f12:	4b16      	ldr	r3, [pc, #88]	; (403f6c <pmc_switch_mainck_to_xtal+0x74>)
  403f14:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  403f16:	620b      	str	r3, [r1, #32]
  403f18:	e01e      	b.n	403f58 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  403f1a:	4a12      	ldr	r2, [pc, #72]	; (403f64 <pmc_switch_mainck_to_xtal+0x6c>)
  403f1c:	4b11      	ldr	r3, [pc, #68]	; (403f64 <pmc_switch_mainck_to_xtal+0x6c>)
  403f1e:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  403f20:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  403f24:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  403f28:	6839      	ldr	r1, [r7, #0]
  403f2a:	0209      	lsls	r1, r1, #8
  403f2c:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  403f2e:	430b      	orrs	r3, r1
  403f30:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  403f34:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  403f38:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  403f3a:	bf00      	nop
  403f3c:	4b09      	ldr	r3, [pc, #36]	; (403f64 <pmc_switch_mainck_to_xtal+0x6c>)
  403f3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403f40:	f003 0301 	and.w	r3, r3, #1
  403f44:	2b00      	cmp	r3, #0
  403f46:	d0f9      	beq.n	403f3c <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  403f48:	4a06      	ldr	r2, [pc, #24]	; (403f64 <pmc_switch_mainck_to_xtal+0x6c>)
  403f4a:	4b06      	ldr	r3, [pc, #24]	; (403f64 <pmc_switch_mainck_to_xtal+0x6c>)
  403f4c:	6a1b      	ldr	r3, [r3, #32]
  403f4e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  403f52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  403f56:	6213      	str	r3, [r2, #32]
	}
}
  403f58:	370c      	adds	r7, #12
  403f5a:	46bd      	mov	sp, r7
  403f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f60:	4770      	bx	lr
  403f62:	bf00      	nop
  403f64:	400e0400 	.word	0x400e0400
  403f68:	fec8fffc 	.word	0xfec8fffc
  403f6c:	01370002 	.word	0x01370002

00403f70 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  403f70:	b480      	push	{r7}
  403f72:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  403f74:	4b04      	ldr	r3, [pc, #16]	; (403f88 <pmc_osc_is_ready_mainck+0x18>)
  403f76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403f78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  403f7c:	4618      	mov	r0, r3
  403f7e:	46bd      	mov	sp, r7
  403f80:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f84:	4770      	bx	lr
  403f86:	bf00      	nop
  403f88:	400e0400 	.word	0x400e0400

00403f8c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  403f8c:	b480      	push	{r7}
  403f8e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  403f90:	4b03      	ldr	r3, [pc, #12]	; (403fa0 <pmc_disable_pllack+0x14>)
  403f92:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  403f96:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  403f98:	46bd      	mov	sp, r7
  403f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f9e:	4770      	bx	lr
  403fa0:	400e0400 	.word	0x400e0400

00403fa4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  403fa4:	b480      	push	{r7}
  403fa6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  403fa8:	4b04      	ldr	r3, [pc, #16]	; (403fbc <pmc_is_locked_pllack+0x18>)
  403faa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403fac:	f003 0302 	and.w	r3, r3, #2
}
  403fb0:	4618      	mov	r0, r3
  403fb2:	46bd      	mov	sp, r7
  403fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
  403fb8:	4770      	bx	lr
  403fba:	bf00      	nop
  403fbc:	400e0400 	.word	0x400e0400

00403fc0 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  403fc0:	b480      	push	{r7}
  403fc2:	b083      	sub	sp, #12
  403fc4:	af00      	add	r7, sp, #0
  403fc6:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  403fc8:	687b      	ldr	r3, [r7, #4]
  403fca:	2b1f      	cmp	r3, #31
  403fcc:	d901      	bls.n	403fd2 <pmc_enable_periph_clk+0x12>
		return 1;
  403fce:	2301      	movs	r3, #1
  403fd0:	e016      	b.n	404000 <pmc_enable_periph_clk+0x40>
	}

	if (ul_id < 32) {
  403fd2:	687b      	ldr	r3, [r7, #4]
  403fd4:	2b1f      	cmp	r3, #31
  403fd6:	d812      	bhi.n	403ffe <pmc_enable_periph_clk+0x3e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  403fd8:	4b0c      	ldr	r3, [pc, #48]	; (40400c <pmc_enable_periph_clk+0x4c>)
  403fda:	699a      	ldr	r2, [r3, #24]
  403fdc:	687b      	ldr	r3, [r7, #4]
  403fde:	2101      	movs	r1, #1
  403fe0:	fa01 f303 	lsl.w	r3, r1, r3
  403fe4:	401a      	ands	r2, r3
  403fe6:	687b      	ldr	r3, [r7, #4]
  403fe8:	2101      	movs	r1, #1
  403fea:	fa01 f303 	lsl.w	r3, r1, r3
  403fee:	429a      	cmp	r2, r3
  403ff0:	d005      	beq.n	403ffe <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER0 = 1 << ul_id;
  403ff2:	4b06      	ldr	r3, [pc, #24]	; (40400c <pmc_enable_periph_clk+0x4c>)
  403ff4:	687a      	ldr	r2, [r7, #4]
  403ff6:	2101      	movs	r1, #1
  403ff8:	fa01 f202 	lsl.w	r2, r1, r2
  403ffc:	611a      	str	r2, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  403ffe:	2300      	movs	r3, #0
}
  404000:	4618      	mov	r0, r3
  404002:	370c      	adds	r7, #12
  404004:	46bd      	mov	sp, r7
  404006:	f85d 7b04 	ldr.w	r7, [sp], #4
  40400a:	4770      	bx	lr
  40400c:	400e0400 	.word	0x400e0400

00404010 <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  404010:	b480      	push	{r7}
  404012:	b083      	sub	sp, #12
  404014:	af00      	add	r7, sp, #0
  404016:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  404018:	687b      	ldr	r3, [r7, #4]
  40401a:	685b      	ldr	r3, [r3, #4]
  40401c:	f003 0302 	and.w	r3, r3, #2
  404020:	2b00      	cmp	r3, #0
  404022:	d001      	beq.n	404028 <spi_get_peripheral_select_mode+0x18>
		return 1;
  404024:	2301      	movs	r3, #1
  404026:	e000      	b.n	40402a <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  404028:	2300      	movs	r3, #0
	}
}
  40402a:	4618      	mov	r0, r3
  40402c:	370c      	adds	r7, #12
  40402e:	46bd      	mov	sp, r7
  404030:	f85d 7b04 	ldr.w	r7, [sp], #4
  404034:	4770      	bx	lr
  404036:	bf00      	nop

00404038 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  404038:	b580      	push	{r7, lr}
  40403a:	b082      	sub	sp, #8
  40403c:	af00      	add	r7, sp, #0
  40403e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  404040:	6878      	ldr	r0, [r7, #4]
  404042:	4b02      	ldr	r3, [pc, #8]	; (40404c <sysclk_enable_peripheral_clock+0x14>)
  404044:	4798      	blx	r3
}
  404046:	3708      	adds	r7, #8
  404048:	46bd      	mov	sp, r7
  40404a:	bd80      	pop	{r7, pc}
  40404c:	00403fc1 	.word	0x00403fc1

00404050 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  404050:	b580      	push	{r7, lr}
  404052:	b082      	sub	sp, #8
  404054:	af00      	add	r7, sp, #0
  404056:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
  404058:	2015      	movs	r0, #21
  40405a:	4b02      	ldr	r3, [pc, #8]	; (404064 <spi_enable_clock+0x14>)
  40405c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40405e:	3708      	adds	r7, #8
  404060:	46bd      	mov	sp, r7
  404062:	bd80      	pop	{r7, pc}
  404064:	00404039 	.word	0x00404039

00404068 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  404068:	b480      	push	{r7}
  40406a:	b083      	sub	sp, #12
  40406c:	af00      	add	r7, sp, #0
  40406e:	6078      	str	r0, [r7, #4]
  404070:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  404072:	687b      	ldr	r3, [r7, #4]
  404074:	685b      	ldr	r3, [r3, #4]
  404076:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  40407a:	687b      	ldr	r3, [r7, #4]
  40407c:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40407e:	687b      	ldr	r3, [r7, #4]
  404080:	685a      	ldr	r2, [r3, #4]
  404082:	683b      	ldr	r3, [r7, #0]
  404084:	041b      	lsls	r3, r3, #16
  404086:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  40408a:	431a      	orrs	r2, r3
  40408c:	687b      	ldr	r3, [r7, #4]
  40408e:	605a      	str	r2, [r3, #4]
}
  404090:	370c      	adds	r7, #12
  404092:	46bd      	mov	sp, r7
  404094:	f85d 7b04 	ldr.w	r7, [sp], #4
  404098:	4770      	bx	lr
  40409a:	bf00      	nop

0040409c <spi_set_delay_between_chip_select>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
  40409c:	b480      	push	{r7}
  40409e:	b083      	sub	sp, #12
  4040a0:	af00      	add	r7, sp, #0
  4040a2:	6078      	str	r0, [r7, #4]
  4040a4:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  4040a6:	687b      	ldr	r3, [r7, #4]
  4040a8:	685b      	ldr	r3, [r3, #4]
  4040aa:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  4040ae:	687b      	ldr	r3, [r7, #4]
  4040b0:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  4040b2:	687b      	ldr	r3, [r7, #4]
  4040b4:	685a      	ldr	r2, [r3, #4]
  4040b6:	683b      	ldr	r3, [r7, #0]
  4040b8:	061b      	lsls	r3, r3, #24
  4040ba:	431a      	orrs	r2, r3
  4040bc:	687b      	ldr	r3, [r7, #4]
  4040be:	605a      	str	r2, [r3, #4]
}
  4040c0:	370c      	adds	r7, #12
  4040c2:	46bd      	mov	sp, r7
  4040c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4040c8:	4770      	bx	lr
  4040ca:	bf00      	nop

004040cc <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4040cc:	b580      	push	{r7, lr}
  4040ce:	b084      	sub	sp, #16
  4040d0:	af00      	add	r7, sp, #0
  4040d2:	6078      	str	r0, [r7, #4]
  4040d4:	8079      	strh	r1, [r7, #2]
  4040d6:	707a      	strb	r2, [r7, #1]
  4040d8:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  4040da:	f643 2398 	movw	r3, #15000	; 0x3a98
  4040de:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4040e0:	e006      	b.n	4040f0 <spi_write+0x24>
		if (!timeout--) {
  4040e2:	68fb      	ldr	r3, [r7, #12]
  4040e4:	1e5a      	subs	r2, r3, #1
  4040e6:	60fa      	str	r2, [r7, #12]
  4040e8:	2b00      	cmp	r3, #0
  4040ea:	d101      	bne.n	4040f0 <spi_write+0x24>
			return SPI_ERROR_TIMEOUT;
  4040ec:	2301      	movs	r3, #1
  4040ee:	e020      	b.n	404132 <spi_write+0x66>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4040f0:	687b      	ldr	r3, [r7, #4]
  4040f2:	691b      	ldr	r3, [r3, #16]
  4040f4:	f003 0302 	and.w	r3, r3, #2
  4040f8:	2b00      	cmp	r3, #0
  4040fa:	d0f2      	beq.n	4040e2 <spi_write+0x16>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4040fc:	6878      	ldr	r0, [r7, #4]
  4040fe:	4b0f      	ldr	r3, [pc, #60]	; (40413c <spi_write+0x70>)
  404100:	4798      	blx	r3
  404102:	4603      	mov	r3, r0
  404104:	2b00      	cmp	r3, #0
  404106:	d00e      	beq.n	404126 <spi_write+0x5a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  404108:	887a      	ldrh	r2, [r7, #2]
  40410a:	787b      	ldrb	r3, [r7, #1]
  40410c:	041b      	lsls	r3, r3, #16
  40410e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  404112:	4313      	orrs	r3, r2
  404114:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  404116:	783b      	ldrb	r3, [r7, #0]
  404118:	2b00      	cmp	r3, #0
  40411a:	d006      	beq.n	40412a <spi_write+0x5e>
			value |= SPI_TDR_LASTXFER;
  40411c:	68bb      	ldr	r3, [r7, #8]
  40411e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  404122:	60bb      	str	r3, [r7, #8]
  404124:	e001      	b.n	40412a <spi_write+0x5e>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  404126:	887b      	ldrh	r3, [r7, #2]
  404128:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  40412a:	687b      	ldr	r3, [r7, #4]
  40412c:	68ba      	ldr	r2, [r7, #8]
  40412e:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  404130:	2300      	movs	r3, #0
  404132:	b25b      	sxtb	r3, r3
}
  404134:	4618      	mov	r0, r3
  404136:	3710      	adds	r7, #16
  404138:	46bd      	mov	sp, r7
  40413a:	bd80      	pop	{r7, pc}
  40413c:	00404011 	.word	0x00404011

00404140 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  404140:	b480      	push	{r7}
  404142:	b085      	sub	sp, #20
  404144:	af00      	add	r7, sp, #0
  404146:	60f8      	str	r0, [r7, #12]
  404148:	60b9      	str	r1, [r7, #8]
  40414a:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  40414c:	687b      	ldr	r3, [r7, #4]
  40414e:	2b00      	cmp	r3, #0
  404150:	d00c      	beq.n	40416c <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  404152:	68fb      	ldr	r3, [r7, #12]
  404154:	68ba      	ldr	r2, [r7, #8]
  404156:	320c      	adds	r2, #12
  404158:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40415c:	f043 0101 	orr.w	r1, r3, #1
  404160:	68fb      	ldr	r3, [r7, #12]
  404162:	68ba      	ldr	r2, [r7, #8]
  404164:	320c      	adds	r2, #12
  404166:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40416a:	e00b      	b.n	404184 <spi_set_clock_polarity+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40416c:	68fb      	ldr	r3, [r7, #12]
  40416e:	68ba      	ldr	r2, [r7, #8]
  404170:	320c      	adds	r2, #12
  404172:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  404176:	f023 0101 	bic.w	r1, r3, #1
  40417a:	68fb      	ldr	r3, [r7, #12]
  40417c:	68ba      	ldr	r2, [r7, #8]
  40417e:	320c      	adds	r2, #12
  404180:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  404184:	3714      	adds	r7, #20
  404186:	46bd      	mov	sp, r7
  404188:	f85d 7b04 	ldr.w	r7, [sp], #4
  40418c:	4770      	bx	lr
  40418e:	bf00      	nop

00404190 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  404190:	b480      	push	{r7}
  404192:	b085      	sub	sp, #20
  404194:	af00      	add	r7, sp, #0
  404196:	60f8      	str	r0, [r7, #12]
  404198:	60b9      	str	r1, [r7, #8]
  40419a:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  40419c:	687b      	ldr	r3, [r7, #4]
  40419e:	2b00      	cmp	r3, #0
  4041a0:	d00c      	beq.n	4041bc <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4041a2:	68fb      	ldr	r3, [r7, #12]
  4041a4:	68ba      	ldr	r2, [r7, #8]
  4041a6:	320c      	adds	r2, #12
  4041a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4041ac:	f043 0102 	orr.w	r1, r3, #2
  4041b0:	68fb      	ldr	r3, [r7, #12]
  4041b2:	68ba      	ldr	r2, [r7, #8]
  4041b4:	320c      	adds	r2, #12
  4041b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4041ba:	e00b      	b.n	4041d4 <spi_set_clock_phase+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4041bc:	68fb      	ldr	r3, [r7, #12]
  4041be:	68ba      	ldr	r2, [r7, #8]
  4041c0:	320c      	adds	r2, #12
  4041c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4041c6:	f023 0102 	bic.w	r1, r3, #2
  4041ca:	68fb      	ldr	r3, [r7, #12]
  4041cc:	68ba      	ldr	r2, [r7, #8]
  4041ce:	320c      	adds	r2, #12
  4041d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  4041d4:	3714      	adds	r7, #20
  4041d6:	46bd      	mov	sp, r7
  4041d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4041dc:	4770      	bx	lr
  4041de:	bf00      	nop

004041e0 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  4041e0:	b480      	push	{r7}
  4041e2:	b085      	sub	sp, #20
  4041e4:	af00      	add	r7, sp, #0
  4041e6:	60f8      	str	r0, [r7, #12]
  4041e8:	60b9      	str	r1, [r7, #8]
  4041ea:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4041ec:	687b      	ldr	r3, [r7, #4]
  4041ee:	2b04      	cmp	r3, #4
  4041f0:	d118      	bne.n	404224 <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4041f2:	68fb      	ldr	r3, [r7, #12]
  4041f4:	68ba      	ldr	r2, [r7, #8]
  4041f6:	320c      	adds	r2, #12
  4041f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4041fc:	f023 0108 	bic.w	r1, r3, #8
  404200:	68fb      	ldr	r3, [r7, #12]
  404202:	68ba      	ldr	r2, [r7, #8]
  404204:	320c      	adds	r2, #12
  404206:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40420a:	68fb      	ldr	r3, [r7, #12]
  40420c:	68ba      	ldr	r2, [r7, #8]
  40420e:	320c      	adds	r2, #12
  404210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  404214:	f043 0104 	orr.w	r1, r3, #4
  404218:	68fb      	ldr	r3, [r7, #12]
  40421a:	68ba      	ldr	r2, [r7, #8]
  40421c:	320c      	adds	r2, #12
  40421e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404222:	e02a      	b.n	40427a <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  404224:	687b      	ldr	r3, [r7, #4]
  404226:	2b00      	cmp	r3, #0
  404228:	d118      	bne.n	40425c <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40422a:	68fb      	ldr	r3, [r7, #12]
  40422c:	68ba      	ldr	r2, [r7, #8]
  40422e:	320c      	adds	r2, #12
  404230:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  404234:	f023 0108 	bic.w	r1, r3, #8
  404238:	68fb      	ldr	r3, [r7, #12]
  40423a:	68ba      	ldr	r2, [r7, #8]
  40423c:	320c      	adds	r2, #12
  40423e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  404242:	68fb      	ldr	r3, [r7, #12]
  404244:	68ba      	ldr	r2, [r7, #8]
  404246:	320c      	adds	r2, #12
  404248:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40424c:	f023 0104 	bic.w	r1, r3, #4
  404250:	68fb      	ldr	r3, [r7, #12]
  404252:	68ba      	ldr	r2, [r7, #8]
  404254:	320c      	adds	r2, #12
  404256:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40425a:	e00e      	b.n	40427a <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  40425c:	687b      	ldr	r3, [r7, #4]
  40425e:	2b08      	cmp	r3, #8
  404260:	d10b      	bne.n	40427a <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  404262:	68fb      	ldr	r3, [r7, #12]
  404264:	68ba      	ldr	r2, [r7, #8]
  404266:	320c      	adds	r2, #12
  404268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40426c:	f043 0108 	orr.w	r1, r3, #8
  404270:	68fb      	ldr	r3, [r7, #12]
  404272:	68ba      	ldr	r2, [r7, #8]
  404274:	320c      	adds	r2, #12
  404276:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  40427a:	3714      	adds	r7, #20
  40427c:	46bd      	mov	sp, r7
  40427e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404282:	4770      	bx	lr

00404284 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  404284:	b480      	push	{r7}
  404286:	b085      	sub	sp, #20
  404288:	af00      	add	r7, sp, #0
  40428a:	60f8      	str	r0, [r7, #12]
  40428c:	60b9      	str	r1, [r7, #8]
  40428e:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  404290:	68fb      	ldr	r3, [r7, #12]
  404292:	68ba      	ldr	r2, [r7, #8]
  404294:	320c      	adds	r2, #12
  404296:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40429a:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  40429e:	68fb      	ldr	r3, [r7, #12]
  4042a0:	68ba      	ldr	r2, [r7, #8]
  4042a2:	320c      	adds	r2, #12
  4042a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4042a8:	68fb      	ldr	r3, [r7, #12]
  4042aa:	68ba      	ldr	r2, [r7, #8]
  4042ac:	320c      	adds	r2, #12
  4042ae:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4042b2:	687b      	ldr	r3, [r7, #4]
  4042b4:	ea42 0103 	orr.w	r1, r2, r3
  4042b8:	68fb      	ldr	r3, [r7, #12]
  4042ba:	68ba      	ldr	r2, [r7, #8]
  4042bc:	320c      	adds	r2, #12
  4042be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4042c2:	3714      	adds	r7, #20
  4042c4:	46bd      	mov	sp, r7
  4042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4042ca:	4770      	bx	lr

004042cc <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  4042cc:	b480      	push	{r7}
  4042ce:	b085      	sub	sp, #20
  4042d0:	af00      	add	r7, sp, #0
  4042d2:	6078      	str	r0, [r7, #4]
  4042d4:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  4042d6:	683a      	ldr	r2, [r7, #0]
  4042d8:	687b      	ldr	r3, [r7, #4]
  4042da:	4413      	add	r3, r2
  4042dc:	1e5a      	subs	r2, r3, #1
  4042de:	687b      	ldr	r3, [r7, #4]
  4042e0:	fbb2 f3f3 	udiv	r3, r2, r3
  4042e4:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4042e6:	68fb      	ldr	r3, [r7, #12]
  4042e8:	2b00      	cmp	r3, #0
  4042ea:	dd02      	ble.n	4042f2 <spi_calc_baudrate_div+0x26>
  4042ec:	68fb      	ldr	r3, [r7, #12]
  4042ee:	2bff      	cmp	r3, #255	; 0xff
  4042f0:	dd02      	ble.n	4042f8 <spi_calc_baudrate_div+0x2c>
		return -1;
  4042f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4042f6:	e001      	b.n	4042fc <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  4042f8:	68fb      	ldr	r3, [r7, #12]
  4042fa:	b29b      	uxth	r3, r3
  4042fc:	b21b      	sxth	r3, r3
}
  4042fe:	4618      	mov	r0, r3
  404300:	3714      	adds	r7, #20
  404302:	46bd      	mov	sp, r7
  404304:	f85d 7b04 	ldr.w	r7, [sp], #4
  404308:	4770      	bx	lr
  40430a:	bf00      	nop

0040430c <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  40430c:	b480      	push	{r7}
  40430e:	b085      	sub	sp, #20
  404310:	af00      	add	r7, sp, #0
  404312:	60f8      	str	r0, [r7, #12]
  404314:	60b9      	str	r1, [r7, #8]
  404316:	4613      	mov	r3, r2
  404318:	71fb      	strb	r3, [r7, #7]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40431a:	68fb      	ldr	r3, [r7, #12]
  40431c:	68ba      	ldr	r2, [r7, #8]
  40431e:	320c      	adds	r2, #12
  404320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  404324:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  404328:	68fb      	ldr	r3, [r7, #12]
  40432a:	68ba      	ldr	r2, [r7, #8]
  40432c:	320c      	adds	r2, #12
  40432e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  404332:	68fb      	ldr	r3, [r7, #12]
  404334:	68ba      	ldr	r2, [r7, #8]
  404336:	320c      	adds	r2, #12
  404338:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40433c:	79fb      	ldrb	r3, [r7, #7]
  40433e:	021b      	lsls	r3, r3, #8
  404340:	b29b      	uxth	r3, r3
  404342:	ea42 0103 	orr.w	r1, r2, r3
  404346:	68fb      	ldr	r3, [r7, #12]
  404348:	68ba      	ldr	r2, [r7, #8]
  40434a:	320c      	adds	r2, #12
  40434c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  404350:	3714      	adds	r7, #20
  404352:	46bd      	mov	sp, r7
  404354:	f85d 7b04 	ldr.w	r7, [sp], #4
  404358:	4770      	bx	lr
  40435a:	bf00      	nop

0040435c <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  40435c:	b480      	push	{r7}
  40435e:	b085      	sub	sp, #20
  404360:	af00      	add	r7, sp, #0
  404362:	60f8      	str	r0, [r7, #12]
  404364:	60b9      	str	r1, [r7, #8]
  404366:	71fa      	strb	r2, [r7, #7]
  404368:	71bb      	strb	r3, [r7, #6]
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  40436a:	68fb      	ldr	r3, [r7, #12]
  40436c:	68ba      	ldr	r2, [r7, #8]
  40436e:	320c      	adds	r2, #12
  404370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  404374:	b299      	uxth	r1, r3
  404376:	68fb      	ldr	r3, [r7, #12]
  404378:	68ba      	ldr	r2, [r7, #8]
  40437a:	320c      	adds	r2, #12
  40437c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  404380:	68fb      	ldr	r3, [r7, #12]
  404382:	68ba      	ldr	r2, [r7, #8]
  404384:	320c      	adds	r2, #12
  404386:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40438a:	79fb      	ldrb	r3, [r7, #7]
  40438c:	041b      	lsls	r3, r3, #16
  40438e:	f403 017f 	and.w	r1, r3, #16711680	; 0xff0000
			| SPI_CSR_DLYBCT(uc_dlybct);
  404392:	79bb      	ldrb	r3, [r7, #6]
  404394:	061b      	lsls	r3, r3, #24
  404396:	430b      	orrs	r3, r1
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  404398:	ea42 0103 	orr.w	r1, r2, r3
  40439c:	68fb      	ldr	r3, [r7, #12]
  40439e:	68ba      	ldr	r2, [r7, #8]
  4043a0:	320c      	adds	r2, #12
  4043a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  4043a6:	3714      	adds	r7, #20
  4043a8:	46bd      	mov	sp, r7
  4043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4043ae:	4770      	bx	lr

004043b0 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  4043b0:	b480      	push	{r7}
  4043b2:	b083      	sub	sp, #12
  4043b4:	af00      	add	r7, sp, #0
  4043b6:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4043b8:	687b      	ldr	r3, [r7, #4]
  4043ba:	2208      	movs	r2, #8
  4043bc:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4043be:	687b      	ldr	r3, [r7, #4]
  4043c0:	2220      	movs	r2, #32
  4043c2:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  4043c4:	687b      	ldr	r3, [r7, #4]
  4043c6:	2204      	movs	r2, #4
  4043c8:	601a      	str	r2, [r3, #0]
}
  4043ca:	370c      	adds	r7, #12
  4043cc:	46bd      	mov	sp, r7
  4043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4043d2:	4770      	bx	lr

004043d4 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  4043d4:	b480      	push	{r7}
  4043d6:	b087      	sub	sp, #28
  4043d8:	af00      	add	r7, sp, #0
  4043da:	60f8      	str	r0, [r7, #12]
  4043dc:	60b9      	str	r1, [r7, #8]
  4043de:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  4043e0:	2300      	movs	r3, #0
  4043e2:	617b      	str	r3, [r7, #20]
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4043e4:	68ba      	ldr	r2, [r7, #8]
  4043e6:	4b16      	ldr	r3, [pc, #88]	; (404440 <twi_set_speed+0x6c>)
  4043e8:	429a      	cmp	r2, r3
  4043ea:	d901      	bls.n	4043f0 <twi_set_speed+0x1c>
		return FAIL;
  4043ec:	2301      	movs	r3, #1
  4043ee:	e021      	b.n	404434 <twi_set_speed+0x60>
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4043f0:	68bb      	ldr	r3, [r7, #8]
  4043f2:	005b      	lsls	r3, r3, #1
  4043f4:	687a      	ldr	r2, [r7, #4]
  4043f6:	fbb2 f3f3 	udiv	r3, r2, r3
  4043fa:	3b04      	subs	r3, #4
  4043fc:	613b      	str	r3, [r7, #16]

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4043fe:	e005      	b.n	40440c <twi_set_speed+0x38>
		/* Increase clock divider */
		ckdiv++;
  404400:	697b      	ldr	r3, [r7, #20]
  404402:	3301      	adds	r3, #1
  404404:	617b      	str	r3, [r7, #20]
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  404406:	693b      	ldr	r3, [r7, #16]
  404408:	085b      	lsrs	r3, r3, #1
  40440a:	613b      	str	r3, [r7, #16]
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40440c:	693b      	ldr	r3, [r7, #16]
  40440e:	2bff      	cmp	r3, #255	; 0xff
  404410:	d902      	bls.n	404418 <twi_set_speed+0x44>
  404412:	697b      	ldr	r3, [r7, #20]
  404414:	2b06      	cmp	r3, #6
  404416:	d9f3      	bls.n	404400 <twi_set_speed+0x2c>
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  404418:	693b      	ldr	r3, [r7, #16]
  40441a:	b2da      	uxtb	r2, r3
  40441c:	693b      	ldr	r3, [r7, #16]
  40441e:	021b      	lsls	r3, r3, #8
  404420:	b29b      	uxth	r3, r3
  404422:	431a      	orrs	r2, r3
			TWI_CWGR_CKDIV(ckdiv);
  404424:	697b      	ldr	r3, [r7, #20]
  404426:	041b      	lsls	r3, r3, #16
  404428:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40442c:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  40442e:	68fb      	ldr	r3, [r7, #12]
  404430:	611a      	str	r2, [r3, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  404432:	2300      	movs	r3, #0
}
  404434:	4618      	mov	r0, r3
  404436:	371c      	adds	r7, #28
  404438:	46bd      	mov	sp, r7
  40443a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40443e:	4770      	bx	lr
  404440:	00061a80 	.word	0x00061a80

00404444 <twi_enable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be enabled.
 */
void twi_enable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  404444:	b480      	push	{r7}
  404446:	b083      	sub	sp, #12
  404448:	af00      	add	r7, sp, #0
  40444a:	6078      	str	r0, [r7, #4]
  40444c:	6039      	str	r1, [r7, #0]
	/* Enable the specified interrupts */
	p_twi->TWI_IER = ul_sources;
  40444e:	687b      	ldr	r3, [r7, #4]
  404450:	683a      	ldr	r2, [r7, #0]
  404452:	625a      	str	r2, [r3, #36]	; 0x24
}
  404454:	370c      	adds	r7, #12
  404456:	46bd      	mov	sp, r7
  404458:	f85d 7b04 	ldr.w	r7, [sp], #4
  40445c:	4770      	bx	lr
  40445e:	bf00      	nop

00404460 <twi_disable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  404460:	b480      	push	{r7}
  404462:	b083      	sub	sp, #12
  404464:	af00      	add	r7, sp, #0
  404466:	6078      	str	r0, [r7, #4]
  404468:	6039      	str	r1, [r7, #0]
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
  40446a:	687b      	ldr	r3, [r7, #4]
  40446c:	683a      	ldr	r2, [r7, #0]
  40446e:	629a      	str	r2, [r3, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
  404470:	687b      	ldr	r3, [r7, #4]
  404472:	6a1b      	ldr	r3, [r3, #32]
}
  404474:	370c      	adds	r7, #12
  404476:	46bd      	mov	sp, r7
  404478:	f85d 7b04 	ldr.w	r7, [sp], #4
  40447c:	4770      	bx	lr
  40447e:	bf00      	nop

00404480 <twi_get_interrupt_status>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
  404480:	b480      	push	{r7}
  404482:	b083      	sub	sp, #12
  404484:	af00      	add	r7, sp, #0
  404486:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_SR;
  404488:	687b      	ldr	r3, [r7, #4]
  40448a:	6a1b      	ldr	r3, [r3, #32]
}
  40448c:	4618      	mov	r0, r3
  40448e:	370c      	adds	r7, #12
  404490:	46bd      	mov	sp, r7
  404492:	f85d 7b04 	ldr.w	r7, [sp], #4
  404496:	4770      	bx	lr

00404498 <twi_get_interrupt_mask>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
  404498:	b480      	push	{r7}
  40449a:	b083      	sub	sp, #12
  40449c:	af00      	add	r7, sp, #0
  40449e:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_IMR;
  4044a0:	687b      	ldr	r3, [r7, #4]
  4044a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  4044a4:	4618      	mov	r0, r3
  4044a6:	370c      	adds	r7, #12
  4044a8:	46bd      	mov	sp, r7
  4044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4044ae:	4770      	bx	lr

004044b0 <twi_read_byte>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The byte read.
 */
uint8_t twi_read_byte(Twi *p_twi)
{
  4044b0:	b480      	push	{r7}
  4044b2:	b083      	sub	sp, #12
  4044b4:	af00      	add	r7, sp, #0
  4044b6:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_RHR;
  4044b8:	687b      	ldr	r3, [r7, #4]
  4044ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4044bc:	b2db      	uxtb	r3, r3
}
  4044be:	4618      	mov	r0, r3
  4044c0:	370c      	adds	r7, #12
  4044c2:	46bd      	mov	sp, r7
  4044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4044c8:	4770      	bx	lr
  4044ca:	bf00      	nop

004044cc <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  4044cc:	b480      	push	{r7}
  4044ce:	b083      	sub	sp, #12
  4044d0:	af00      	add	r7, sp, #0
  4044d2:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  4044d4:	687b      	ldr	r3, [r7, #4]
  4044d6:	2280      	movs	r2, #128	; 0x80
  4044d8:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  4044da:	687b      	ldr	r3, [r7, #4]
  4044dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  4044de:	370c      	adds	r7, #12
  4044e0:	46bd      	mov	sp, r7
  4044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4044e6:	4770      	bx	lr

004044e8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4044e8:	b480      	push	{r7}
  4044ea:	b085      	sub	sp, #20
  4044ec:	af00      	add	r7, sp, #0
  4044ee:	6078      	str	r0, [r7, #4]
  4044f0:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  4044f2:	2300      	movs	r3, #0
  4044f4:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4044f6:	687b      	ldr	r3, [r7, #4]
  4044f8:	22ac      	movs	r2, #172	; 0xac
  4044fa:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4044fc:	683b      	ldr	r3, [r7, #0]
  4044fe:	681a      	ldr	r2, [r3, #0]
  404500:	683b      	ldr	r3, [r7, #0]
  404502:	685b      	ldr	r3, [r3, #4]
  404504:	fbb2 f3f3 	udiv	r3, r2, r3
  404508:	091b      	lsrs	r3, r3, #4
  40450a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40450c:	68fb      	ldr	r3, [r7, #12]
  40450e:	2b00      	cmp	r3, #0
  404510:	d003      	beq.n	40451a <uart_init+0x32>
  404512:	68fb      	ldr	r3, [r7, #12]
  404514:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  404518:	d301      	bcc.n	40451e <uart_init+0x36>
		return 1;
  40451a:	2301      	movs	r3, #1
  40451c:	e00f      	b.n	40453e <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  40451e:	687b      	ldr	r3, [r7, #4]
  404520:	68fa      	ldr	r2, [r7, #12]
  404522:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  404524:	683b      	ldr	r3, [r7, #0]
  404526:	689a      	ldr	r2, [r3, #8]
  404528:	687b      	ldr	r3, [r7, #4]
  40452a:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  40452c:	687b      	ldr	r3, [r7, #4]
  40452e:	f240 2202 	movw	r2, #514	; 0x202
  404532:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  404536:	687b      	ldr	r3, [r7, #4]
  404538:	2250      	movs	r2, #80	; 0x50
  40453a:	601a      	str	r2, [r3, #0]

	return 0;
  40453c:	2300      	movs	r3, #0
}
  40453e:	4618      	mov	r0, r3
  404540:	3714      	adds	r7, #20
  404542:	46bd      	mov	sp, r7
  404544:	f85d 7b04 	ldr.w	r7, [sp], #4
  404548:	4770      	bx	lr
  40454a:	bf00      	nop

0040454c <uart_enable_tx>:
 * \brief Enable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_tx(Uart *p_uart)
{
  40454c:	b480      	push	{r7}
  40454e:	b083      	sub	sp, #12
  404550:	af00      	add	r7, sp, #0
  404552:	6078      	str	r0, [r7, #4]
	/* Enable transmitter */
	p_uart->UART_CR = UART_CR_TXEN;
  404554:	687b      	ldr	r3, [r7, #4]
  404556:	2240      	movs	r2, #64	; 0x40
  404558:	601a      	str	r2, [r3, #0]
}
  40455a:	370c      	adds	r7, #12
  40455c:	46bd      	mov	sp, r7
  40455e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404562:	4770      	bx	lr

00404564 <uart_disable_tx>:
 * \brief Disable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_tx(Uart *p_uart)
{
  404564:	b480      	push	{r7}
  404566:	b083      	sub	sp, #12
  404568:	af00      	add	r7, sp, #0
  40456a:	6078      	str	r0, [r7, #4]
	/* Disable transmitter */
	p_uart->UART_CR = UART_CR_TXDIS;
  40456c:	687b      	ldr	r3, [r7, #4]
  40456e:	2280      	movs	r2, #128	; 0x80
  404570:	601a      	str	r2, [r3, #0]
}
  404572:	370c      	adds	r7, #12
  404574:	46bd      	mov	sp, r7
  404576:	f85d 7b04 	ldr.w	r7, [sp], #4
  40457a:	4770      	bx	lr

0040457c <uart_enable_rx>:
 * \brief Enable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_rx(Uart *p_uart)
{
  40457c:	b480      	push	{r7}
  40457e:	b083      	sub	sp, #12
  404580:	af00      	add	r7, sp, #0
  404582:	6078      	str	r0, [r7, #4]
	/* Enable receiver */
	p_uart->UART_CR = UART_CR_RXEN;
  404584:	687b      	ldr	r3, [r7, #4]
  404586:	2210      	movs	r2, #16
  404588:	601a      	str	r2, [r3, #0]
}
  40458a:	370c      	adds	r7, #12
  40458c:	46bd      	mov	sp, r7
  40458e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404592:	4770      	bx	lr

00404594 <uart_disable_rx>:
 * \brief Disable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_rx(Uart *p_uart)
{
  404594:	b480      	push	{r7}
  404596:	b083      	sub	sp, #12
  404598:	af00      	add	r7, sp, #0
  40459a:	6078      	str	r0, [r7, #4]
	/* Disable receiver */
	p_uart->UART_CR = UART_CR_RXDIS;
  40459c:	687b      	ldr	r3, [r7, #4]
  40459e:	2220      	movs	r2, #32
  4045a0:	601a      	str	r2, [r3, #0]
}
  4045a2:	370c      	adds	r7, #12
  4045a4:	46bd      	mov	sp, r7
  4045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4045aa:	4770      	bx	lr

004045ac <uart_enable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  4045ac:	b480      	push	{r7}
  4045ae:	b083      	sub	sp, #12
  4045b0:	af00      	add	r7, sp, #0
  4045b2:	6078      	str	r0, [r7, #4]
  4045b4:	6039      	str	r1, [r7, #0]
	p_uart->UART_IER = ul_sources;
  4045b6:	687b      	ldr	r3, [r7, #4]
  4045b8:	683a      	ldr	r2, [r7, #0]
  4045ba:	609a      	str	r2, [r3, #8]
}
  4045bc:	370c      	adds	r7, #12
  4045be:	46bd      	mov	sp, r7
  4045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4045c4:	4770      	bx	lr
  4045c6:	bf00      	nop

004045c8 <uart_disable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be disabled.
 */
void uart_disable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  4045c8:	b480      	push	{r7}
  4045ca:	b083      	sub	sp, #12
  4045cc:	af00      	add	r7, sp, #0
  4045ce:	6078      	str	r0, [r7, #4]
  4045d0:	6039      	str	r1, [r7, #0]
	p_uart->UART_IDR = ul_sources;
  4045d2:	687b      	ldr	r3, [r7, #4]
  4045d4:	683a      	ldr	r2, [r7, #0]
  4045d6:	60da      	str	r2, [r3, #12]
}
  4045d8:	370c      	adds	r7, #12
  4045da:	46bd      	mov	sp, r7
  4045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4045e0:	4770      	bx	lr
  4045e2:	bf00      	nop

004045e4 <uart_get_interrupt_mask>:
 * \param p_uart Pointer to a UART instance.
 *
 *  \return The interrupt mask value.
 */
uint32_t uart_get_interrupt_mask(Uart *p_uart)
{
  4045e4:	b480      	push	{r7}
  4045e6:	b083      	sub	sp, #12
  4045e8:	af00      	add	r7, sp, #0
  4045ea:	6078      	str	r0, [r7, #4]
	return p_uart->UART_IMR;
  4045ec:	687b      	ldr	r3, [r7, #4]
  4045ee:	691b      	ldr	r3, [r3, #16]
}
  4045f0:	4618      	mov	r0, r3
  4045f2:	370c      	adds	r7, #12
  4045f4:	46bd      	mov	sp, r7
  4045f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4045fa:	4770      	bx	lr

004045fc <uart_get_status>:
 * \param p_uart Pointer to a UART instance.
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
  4045fc:	b480      	push	{r7}
  4045fe:	b083      	sub	sp, #12
  404600:	af00      	add	r7, sp, #0
  404602:	6078      	str	r0, [r7, #4]
	return p_uart->UART_SR;
  404604:	687b      	ldr	r3, [r7, #4]
  404606:	695b      	ldr	r3, [r3, #20]
}
  404608:	4618      	mov	r0, r3
  40460a:	370c      	adds	r7, #12
  40460c:	46bd      	mov	sp, r7
  40460e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404612:	4770      	bx	lr

00404614 <uart_reset_status>:
 * \brief Reset status bits.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_reset_status(Uart *p_uart)
{
  404614:	b480      	push	{r7}
  404616:	b083      	sub	sp, #12
  404618:	af00      	add	r7, sp, #0
  40461a:	6078      	str	r0, [r7, #4]
	p_uart->UART_CR = UART_CR_RSTSTA;
  40461c:	687b      	ldr	r3, [r7, #4]
  40461e:	f44f 7280 	mov.w	r2, #256	; 0x100
  404622:	601a      	str	r2, [r3, #0]
}
  404624:	370c      	adds	r7, #12
  404626:	46bd      	mov	sp, r7
  404628:	f85d 7b04 	ldr.w	r7, [sp], #4
  40462c:	4770      	bx	lr
  40462e:	bf00      	nop

00404630 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  404630:	b480      	push	{r7}
  404632:	b083      	sub	sp, #12
  404634:	af00      	add	r7, sp, #0
  404636:	6078      	str	r0, [r7, #4]
  404638:	460b      	mov	r3, r1
  40463a:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40463c:	687b      	ldr	r3, [r7, #4]
  40463e:	695b      	ldr	r3, [r3, #20]
  404640:	f003 0302 	and.w	r3, r3, #2
  404644:	2b00      	cmp	r3, #0
  404646:	d101      	bne.n	40464c <uart_write+0x1c>
		return 1;
  404648:	2301      	movs	r3, #1
  40464a:	e003      	b.n	404654 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  40464c:	78fa      	ldrb	r2, [r7, #3]
  40464e:	687b      	ldr	r3, [r7, #4]
  404650:	61da      	str	r2, [r3, #28]
	return 0;
  404652:	2300      	movs	r3, #0
}
  404654:	4618      	mov	r0, r3
  404656:	370c      	adds	r7, #12
  404658:	46bd      	mov	sp, r7
  40465a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40465e:	4770      	bx	lr

00404660 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  404660:	b480      	push	{r7}
  404662:	b083      	sub	sp, #12
  404664:	af00      	add	r7, sp, #0
  404666:	6078      	str	r0, [r7, #4]
  404668:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40466a:	687b      	ldr	r3, [r7, #4]
  40466c:	695b      	ldr	r3, [r3, #20]
  40466e:	f003 0301 	and.w	r3, r3, #1
  404672:	2b00      	cmp	r3, #0
  404674:	d101      	bne.n	40467a <uart_read+0x1a>
		return 1;
  404676:	2301      	movs	r3, #1
  404678:	e005      	b.n	404686 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40467a:	687b      	ldr	r3, [r7, #4]
  40467c:	699b      	ldr	r3, [r3, #24]
  40467e:	b2da      	uxtb	r2, r3
  404680:	683b      	ldr	r3, [r7, #0]
  404682:	701a      	strb	r2, [r3, #0]
	return 0;
  404684:	2300      	movs	r3, #0
}
  404686:	4618      	mov	r0, r3
  404688:	370c      	adds	r7, #12
  40468a:	46bd      	mov	sp, r7
  40468c:	f85d 7b04 	ldr.w	r7, [sp], #4
  404690:	4770      	bx	lr
  404692:	bf00      	nop

00404694 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  404694:	b480      	push	{r7}
  404696:	b083      	sub	sp, #12
  404698:	af00      	add	r7, sp, #0
  40469a:	6078      	str	r0, [r7, #4]
  40469c:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40469e:	687b      	ldr	r3, [r7, #4]
  4046a0:	695b      	ldr	r3, [r3, #20]
  4046a2:	f003 0302 	and.w	r3, r3, #2
  4046a6:	2b00      	cmp	r3, #0
  4046a8:	d101      	bne.n	4046ae <usart_write+0x1a>
		return 1;
  4046aa:	2301      	movs	r3, #1
  4046ac:	e005      	b.n	4046ba <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4046ae:	683b      	ldr	r3, [r7, #0]
  4046b0:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4046b4:	687b      	ldr	r3, [r7, #4]
  4046b6:	61da      	str	r2, [r3, #28]
	return 0;
  4046b8:	2300      	movs	r3, #0
}
  4046ba:	4618      	mov	r0, r3
  4046bc:	370c      	adds	r7, #12
  4046be:	46bd      	mov	sp, r7
  4046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4046c4:	4770      	bx	lr
  4046c6:	bf00      	nop

004046c8 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  4046c8:	b480      	push	{r7}
  4046ca:	b083      	sub	sp, #12
  4046cc:	af00      	add	r7, sp, #0
  4046ce:	6078      	str	r0, [r7, #4]
  4046d0:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4046d2:	687b      	ldr	r3, [r7, #4]
  4046d4:	695b      	ldr	r3, [r3, #20]
  4046d6:	f003 0301 	and.w	r3, r3, #1
  4046da:	2b00      	cmp	r3, #0
  4046dc:	d101      	bne.n	4046e2 <usart_read+0x1a>
		return 1;
  4046de:	2301      	movs	r3, #1
  4046e0:	e006      	b.n	4046f0 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4046e2:	687b      	ldr	r3, [r7, #4]
  4046e4:	699b      	ldr	r3, [r3, #24]
  4046e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4046ea:	683b      	ldr	r3, [r7, #0]
  4046ec:	601a      	str	r2, [r3, #0]

	return 0;
  4046ee:	2300      	movs	r3, #0
}
  4046f0:	4618      	mov	r0, r3
  4046f2:	370c      	adds	r7, #12
  4046f4:	46bd      	mov	sp, r7
  4046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4046fa:	4770      	bx	lr

004046fc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4046fc:	b480      	push	{r7}
  4046fe:	af00      	add	r7, sp, #0
	while (1) {
	}
  404700:	e7fe      	b.n	404700 <Dummy_Handler+0x4>
  404702:	bf00      	nop

00404704 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  404704:	b580      	push	{r7, lr}
  404706:	b082      	sub	sp, #8
  404708:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  40470a:	4b1e      	ldr	r3, [pc, #120]	; (404784 <Reset_Handler+0x80>)
  40470c:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
  40470e:	4b1e      	ldr	r3, [pc, #120]	; (404788 <Reset_Handler+0x84>)
  404710:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
  404712:	687a      	ldr	r2, [r7, #4]
  404714:	683b      	ldr	r3, [r7, #0]
  404716:	429a      	cmp	r2, r3
  404718:	d00c      	beq.n	404734 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  40471a:	e007      	b.n	40472c <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  40471c:	683b      	ldr	r3, [r7, #0]
  40471e:	1d1a      	adds	r2, r3, #4
  404720:	603a      	str	r2, [r7, #0]
  404722:	687a      	ldr	r2, [r7, #4]
  404724:	1d11      	adds	r1, r2, #4
  404726:	6079      	str	r1, [r7, #4]
  404728:	6812      	ldr	r2, [r2, #0]
  40472a:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  40472c:	683a      	ldr	r2, [r7, #0]
  40472e:	4b17      	ldr	r3, [pc, #92]	; (40478c <Reset_Handler+0x88>)
  404730:	429a      	cmp	r2, r3
  404732:	d3f3      	bcc.n	40471c <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  404734:	4b16      	ldr	r3, [pc, #88]	; (404790 <Reset_Handler+0x8c>)
  404736:	603b      	str	r3, [r7, #0]
  404738:	e004      	b.n	404744 <Reset_Handler+0x40>
		*pDest++ = 0;
  40473a:	683b      	ldr	r3, [r7, #0]
  40473c:	1d1a      	adds	r2, r3, #4
  40473e:	603a      	str	r2, [r7, #0]
  404740:	2200      	movs	r2, #0
  404742:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  404744:	683a      	ldr	r2, [r7, #0]
  404746:	4b13      	ldr	r3, [pc, #76]	; (404794 <Reset_Handler+0x90>)
  404748:	429a      	cmp	r2, r3
  40474a:	d3f6      	bcc.n	40473a <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  40474c:	4b12      	ldr	r3, [pc, #72]	; (404798 <Reset_Handler+0x94>)
  40474e:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  404750:	4a12      	ldr	r2, [pc, #72]	; (40479c <Reset_Handler+0x98>)
  404752:	687b      	ldr	r3, [r7, #4]
  404754:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
  404758:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40475c:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  40475e:	687b      	ldr	r3, [r7, #4]
  404760:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404764:	d309      	bcc.n	40477a <Reset_Handler+0x76>
  404766:	687a      	ldr	r2, [r7, #4]
  404768:	4b0d      	ldr	r3, [pc, #52]	; (4047a0 <Reset_Handler+0x9c>)
  40476a:	429a      	cmp	r2, r3
  40476c:	d805      	bhi.n	40477a <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  40476e:	4b0b      	ldr	r3, [pc, #44]	; (40479c <Reset_Handler+0x98>)
  404770:	4a0a      	ldr	r2, [pc, #40]	; (40479c <Reset_Handler+0x98>)
  404772:	6892      	ldr	r2, [r2, #8]
  404774:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  404778:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  40477a:	4b0a      	ldr	r3, [pc, #40]	; (4047a4 <Reset_Handler+0xa0>)
  40477c:	4798      	blx	r3

	/* Branch to main function */
	main();
  40477e:	4b0a      	ldr	r3, [pc, #40]	; (4047a8 <Reset_Handler+0xa4>)
  404780:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  404782:	e7fe      	b.n	404782 <Reset_Handler+0x7e>
  404784:	00410778 	.word	0x00410778
  404788:	20000000 	.word	0x20000000
  40478c:	200009e4 	.word	0x200009e4
  404790:	200009e8 	.word	0x200009e8
  404794:	2000401c 	.word	0x2000401c
  404798:	00400000 	.word	0x00400000
  40479c:	e000ed00 	.word	0xe000ed00
  4047a0:	20005fff 	.word	0x20005fff
  4047a4:	00409c4d 	.word	0x00409c4d
  4047a8:	00407cb5 	.word	0x00407cb5

004047ac <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
  4047ac:	b480      	push	{r7}
  4047ae:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  4047b0:	4b4e      	ldr	r3, [pc, #312]	; (4048ec <SystemCoreClockUpdate+0x140>)
  4047b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4047b4:	f003 0303 	and.w	r3, r3, #3
  4047b8:	2b01      	cmp	r3, #1
  4047ba:	d014      	beq.n	4047e6 <SystemCoreClockUpdate+0x3a>
  4047bc:	2b01      	cmp	r3, #1
  4047be:	d302      	bcc.n	4047c6 <SystemCoreClockUpdate+0x1a>
  4047c0:	2b02      	cmp	r3, #2
  4047c2:	d038      	beq.n	404836 <SystemCoreClockUpdate+0x8a>
  4047c4:	e074      	b.n	4048b0 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  4047c6:	4b4a      	ldr	r3, [pc, #296]	; (4048f0 <SystemCoreClockUpdate+0x144>)
  4047c8:	695b      	ldr	r3, [r3, #20]
  4047ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4047ce:	2b00      	cmp	r3, #0
  4047d0:	d004      	beq.n	4047dc <SystemCoreClockUpdate+0x30>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4047d2:	4b48      	ldr	r3, [pc, #288]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  4047d4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4047d8:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
  4047da:	e069      	b.n	4048b0 <SystemCoreClockUpdate+0x104>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4047dc:	4b45      	ldr	r3, [pc, #276]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  4047de:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4047e2:	601a      	str	r2, [r3, #0]
		}
		break;
  4047e4:	e064      	b.n	4048b0 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4047e6:	4b41      	ldr	r3, [pc, #260]	; (4048ec <SystemCoreClockUpdate+0x140>)
  4047e8:	6a1b      	ldr	r3, [r3, #32]
  4047ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4047ee:	2b00      	cmp	r3, #0
  4047f0:	d003      	beq.n	4047fa <SystemCoreClockUpdate+0x4e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4047f2:	4b40      	ldr	r3, [pc, #256]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  4047f4:	4a40      	ldr	r2, [pc, #256]	; (4048f8 <SystemCoreClockUpdate+0x14c>)
  4047f6:	601a      	str	r2, [r3, #0]
  4047f8:	e01c      	b.n	404834 <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4047fa:	4b3e      	ldr	r3, [pc, #248]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  4047fc:	4a3f      	ldr	r2, [pc, #252]	; (4048fc <SystemCoreClockUpdate+0x150>)
  4047fe:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  404800:	4b3a      	ldr	r3, [pc, #232]	; (4048ec <SystemCoreClockUpdate+0x140>)
  404802:	6a1b      	ldr	r3, [r3, #32]
  404804:	f003 0370 	and.w	r3, r3, #112	; 0x70
  404808:	2b10      	cmp	r3, #16
  40480a:	d004      	beq.n	404816 <SystemCoreClockUpdate+0x6a>
  40480c:	2b20      	cmp	r3, #32
  40480e:	d008      	beq.n	404822 <SystemCoreClockUpdate+0x76>
  404810:	2b00      	cmp	r3, #0
  404812:	d00e      	beq.n	404832 <SystemCoreClockUpdate+0x86>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  404814:	e00e      	b.n	404834 <SystemCoreClockUpdate+0x88>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  404816:	4b37      	ldr	r3, [pc, #220]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  404818:	681b      	ldr	r3, [r3, #0]
  40481a:	005a      	lsls	r2, r3, #1
  40481c:	4b35      	ldr	r3, [pc, #212]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  40481e:	601a      	str	r2, [r3, #0]
				break;
  404820:	e008      	b.n	404834 <SystemCoreClockUpdate+0x88>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  404822:	4b34      	ldr	r3, [pc, #208]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  404824:	681a      	ldr	r2, [r3, #0]
  404826:	4613      	mov	r3, r2
  404828:	005b      	lsls	r3, r3, #1
  40482a:	441a      	add	r2, r3
  40482c:	4b31      	ldr	r3, [pc, #196]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  40482e:	601a      	str	r2, [r3, #0]
				break;
  404830:	e000      	b.n	404834 <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  404832:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
  404834:	e03c      	b.n	4048b0 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  404836:	4b2d      	ldr	r3, [pc, #180]	; (4048ec <SystemCoreClockUpdate+0x140>)
  404838:	6a1b      	ldr	r3, [r3, #32]
  40483a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40483e:	2b00      	cmp	r3, #0
  404840:	d003      	beq.n	40484a <SystemCoreClockUpdate+0x9e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  404842:	4b2c      	ldr	r3, [pc, #176]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  404844:	4a2c      	ldr	r2, [pc, #176]	; (4048f8 <SystemCoreClockUpdate+0x14c>)
  404846:	601a      	str	r2, [r3, #0]
  404848:	e01c      	b.n	404884 <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40484a:	4b2a      	ldr	r3, [pc, #168]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  40484c:	4a2b      	ldr	r2, [pc, #172]	; (4048fc <SystemCoreClockUpdate+0x150>)
  40484e:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  404850:	4b26      	ldr	r3, [pc, #152]	; (4048ec <SystemCoreClockUpdate+0x140>)
  404852:	6a1b      	ldr	r3, [r3, #32]
  404854:	f003 0370 	and.w	r3, r3, #112	; 0x70
  404858:	2b10      	cmp	r3, #16
  40485a:	d004      	beq.n	404866 <SystemCoreClockUpdate+0xba>
  40485c:	2b20      	cmp	r3, #32
  40485e:	d008      	beq.n	404872 <SystemCoreClockUpdate+0xc6>
  404860:	2b00      	cmp	r3, #0
  404862:	d00e      	beq.n	404882 <SystemCoreClockUpdate+0xd6>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  404864:	e00e      	b.n	404884 <SystemCoreClockUpdate+0xd8>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  404866:	4b23      	ldr	r3, [pc, #140]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  404868:	681b      	ldr	r3, [r3, #0]
  40486a:	005a      	lsls	r2, r3, #1
  40486c:	4b21      	ldr	r3, [pc, #132]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  40486e:	601a      	str	r2, [r3, #0]
				break;
  404870:	e008      	b.n	404884 <SystemCoreClockUpdate+0xd8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  404872:	4b20      	ldr	r3, [pc, #128]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  404874:	681a      	ldr	r2, [r3, #0]
  404876:	4613      	mov	r3, r2
  404878:	005b      	lsls	r3, r3, #1
  40487a:	441a      	add	r2, r3
  40487c:	4b1d      	ldr	r3, [pc, #116]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  40487e:	601a      	str	r2, [r3, #0]
				break;
  404880:	e000      	b.n	404884 <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  404882:	bf00      	nop
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  404884:	4b19      	ldr	r3, [pc, #100]	; (4048ec <SystemCoreClockUpdate+0x140>)
  404886:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  404888:	4b1d      	ldr	r3, [pc, #116]	; (404900 <SystemCoreClockUpdate+0x154>)
  40488a:	4013      	ands	r3, r2
  40488c:	0c1b      	lsrs	r3, r3, #16
			                         CKGR_PLLAR_MULA_Pos) + 1U);
  40488e:	3301      	adds	r3, #1
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  404890:	4a18      	ldr	r2, [pc, #96]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  404892:	6812      	ldr	r2, [r2, #0]
  404894:	fb02 f203 	mul.w	r2, r2, r3
  404898:	4b16      	ldr	r3, [pc, #88]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  40489a:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  40489c:	4b15      	ldr	r3, [pc, #84]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  40489e:	681a      	ldr	r2, [r3, #0]
  4048a0:	4b12      	ldr	r3, [pc, #72]	; (4048ec <SystemCoreClockUpdate+0x140>)
  4048a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4048a4:	b2db      	uxtb	r3, r3
  4048a6:	fbb2 f2f3 	udiv	r2, r2, r3
  4048aa:	4b12      	ldr	r3, [pc, #72]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  4048ac:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
  4048ae:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4048b0:	4b0e      	ldr	r3, [pc, #56]	; (4048ec <SystemCoreClockUpdate+0x140>)
  4048b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4048b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4048b8:	2b70      	cmp	r3, #112	; 0x70
  4048ba:	d108      	bne.n	4048ce <SystemCoreClockUpdate+0x122>
		SystemCoreClock /= 3U;
  4048bc:	4b0d      	ldr	r3, [pc, #52]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  4048be:	681a      	ldr	r2, [r3, #0]
  4048c0:	4b10      	ldr	r3, [pc, #64]	; (404904 <SystemCoreClockUpdate+0x158>)
  4048c2:	fba3 1302 	umull	r1, r3, r3, r2
  4048c6:	085a      	lsrs	r2, r3, #1
  4048c8:	4b0a      	ldr	r3, [pc, #40]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  4048ca:	601a      	str	r2, [r3, #0]
  4048cc:	e009      	b.n	4048e2 <SystemCoreClockUpdate+0x136>
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  4048ce:	4b09      	ldr	r3, [pc, #36]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  4048d0:	681a      	ldr	r2, [r3, #0]
  4048d2:	4b06      	ldr	r3, [pc, #24]	; (4048ec <SystemCoreClockUpdate+0x140>)
  4048d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4048d6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4048da:	091b      	lsrs	r3, r3, #4
  4048dc:	40da      	lsrs	r2, r3
  4048de:	4b05      	ldr	r3, [pc, #20]	; (4048f4 <SystemCoreClockUpdate+0x148>)
  4048e0:	601a      	str	r2, [r3, #0]
			                           PMC_MCKR_PRES_Pos);
	}
}
  4048e2:	46bd      	mov	sp, r7
  4048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4048e8:	4770      	bx	lr
  4048ea:	bf00      	nop
  4048ec:	400e0400 	.word	0x400e0400
  4048f0:	400e1410 	.word	0x400e1410
  4048f4:	20000128 	.word	0x20000128
  4048f8:	00b71b00 	.word	0x00b71b00
  4048fc:	003d0900 	.word	0x003d0900
  404900:	07ff0000 	.word	0x07ff0000
  404904:	aaaaaaab 	.word	0xaaaaaaab

00404908 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  404908:	b480      	push	{r7}
  40490a:	b085      	sub	sp, #20
  40490c:	af00      	add	r7, sp, #0
  40490e:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  404910:	4b10      	ldr	r3, [pc, #64]	; (404954 <_sbrk+0x4c>)
  404912:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  404914:	4b10      	ldr	r3, [pc, #64]	; (404958 <_sbrk+0x50>)
  404916:	681b      	ldr	r3, [r3, #0]
  404918:	2b00      	cmp	r3, #0
  40491a:	d102      	bne.n	404922 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  40491c:	4b0e      	ldr	r3, [pc, #56]	; (404958 <_sbrk+0x50>)
  40491e:	4a0f      	ldr	r2, [pc, #60]	; (40495c <_sbrk+0x54>)
  404920:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  404922:	4b0d      	ldr	r3, [pc, #52]	; (404958 <_sbrk+0x50>)
  404924:	681b      	ldr	r3, [r3, #0]
  404926:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  404928:	68ba      	ldr	r2, [r7, #8]
  40492a:	687b      	ldr	r3, [r7, #4]
  40492c:	441a      	add	r2, r3
  40492e:	68fb      	ldr	r3, [r7, #12]
  404930:	429a      	cmp	r2, r3
  404932:	dd02      	ble.n	40493a <_sbrk+0x32>
		return (caddr_t) -1;	
  404934:	f04f 33ff 	mov.w	r3, #4294967295
  404938:	e006      	b.n	404948 <_sbrk+0x40>
	}

	heap += incr;
  40493a:	4b07      	ldr	r3, [pc, #28]	; (404958 <_sbrk+0x50>)
  40493c:	681a      	ldr	r2, [r3, #0]
  40493e:	687b      	ldr	r3, [r7, #4]
  404940:	441a      	add	r2, r3
  404942:	4b05      	ldr	r3, [pc, #20]	; (404958 <_sbrk+0x50>)
  404944:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
  404946:	68bb      	ldr	r3, [r7, #8]
}
  404948:	4618      	mov	r0, r3
  40494a:	3714      	adds	r7, #20
  40494c:	46bd      	mov	sp, r7
  40494e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404952:	4770      	bx	lr
  404954:	20005ffc 	.word	0x20005ffc
  404958:	20000c64 	.word	0x20000c64
  40495c:	20004820 	.word	0x20004820

00404960 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  404960:	b480      	push	{r7}
  404962:	b083      	sub	sp, #12
  404964:	af00      	add	r7, sp, #0
  404966:	6078      	str	r0, [r7, #4]
	return -1;
  404968:	f04f 33ff 	mov.w	r3, #4294967295
}
  40496c:	4618      	mov	r0, r3
  40496e:	370c      	adds	r7, #12
  404970:	46bd      	mov	sp, r7
  404972:	f85d 7b04 	ldr.w	r7, [sp], #4
  404976:	4770      	bx	lr

00404978 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  404978:	b480      	push	{r7}
  40497a:	b083      	sub	sp, #12
  40497c:	af00      	add	r7, sp, #0
  40497e:	6078      	str	r0, [r7, #4]
  404980:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  404982:	683b      	ldr	r3, [r7, #0]
  404984:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  404988:	605a      	str	r2, [r3, #4]

	return 0;
  40498a:	2300      	movs	r3, #0
}
  40498c:	4618      	mov	r0, r3
  40498e:	370c      	adds	r7, #12
  404990:	46bd      	mov	sp, r7
  404992:	f85d 7b04 	ldr.w	r7, [sp], #4
  404996:	4770      	bx	lr

00404998 <_isatty>:

extern int _isatty(int file)
{
  404998:	b480      	push	{r7}
  40499a:	b083      	sub	sp, #12
  40499c:	af00      	add	r7, sp, #0
  40499e:	6078      	str	r0, [r7, #4]
	return 1;
  4049a0:	2301      	movs	r3, #1
}
  4049a2:	4618      	mov	r0, r3
  4049a4:	370c      	adds	r7, #12
  4049a6:	46bd      	mov	sp, r7
  4049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4049ac:	4770      	bx	lr
  4049ae:	bf00      	nop

004049b0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  4049b0:	b480      	push	{r7}
  4049b2:	b085      	sub	sp, #20
  4049b4:	af00      	add	r7, sp, #0
  4049b6:	60f8      	str	r0, [r7, #12]
  4049b8:	60b9      	str	r1, [r7, #8]
  4049ba:	607a      	str	r2, [r7, #4]
	return 0;
  4049bc:	2300      	movs	r3, #0
}
  4049be:	4618      	mov	r0, r3
  4049c0:	3714      	adds	r7, #20
  4049c2:	46bd      	mov	sp, r7
  4049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4049c8:	4770      	bx	lr
  4049ca:	bf00      	nop

004049cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
  4049cc:	b480      	push	{r7}
  4049ce:	b083      	sub	sp, #12
  4049d0:	af00      	add	r7, sp, #0
  4049d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  4049d4:	687b      	ldr	r3, [r7, #4]
  4049d6:	f103 0208 	add.w	r2, r3, #8
  4049da:	687b      	ldr	r3, [r7, #4]
  4049dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4049de:	687b      	ldr	r3, [r7, #4]
  4049e0:	f04f 32ff 	mov.w	r2, #4294967295
  4049e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  4049e6:	687b      	ldr	r3, [r7, #4]
  4049e8:	f103 0208 	add.w	r2, r3, #8
  4049ec:	687b      	ldr	r3, [r7, #4]
  4049ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  4049f0:	687b      	ldr	r3, [r7, #4]
  4049f2:	f103 0208 	add.w	r2, r3, #8
  4049f6:	687b      	ldr	r3, [r7, #4]
  4049f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  4049fa:	687b      	ldr	r3, [r7, #4]
  4049fc:	2200      	movs	r2, #0
  4049fe:	601a      	str	r2, [r3, #0]
}
  404a00:	370c      	adds	r7, #12
  404a02:	46bd      	mov	sp, r7
  404a04:	f85d 7b04 	ldr.w	r7, [sp], #4
  404a08:	4770      	bx	lr
  404a0a:	bf00      	nop

00404a0c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
  404a0c:	b480      	push	{r7}
  404a0e:	b083      	sub	sp, #12
  404a10:	af00      	add	r7, sp, #0
  404a12:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  404a14:	687b      	ldr	r3, [r7, #4]
  404a16:	2200      	movs	r2, #0
  404a18:	611a      	str	r2, [r3, #16]
}
  404a1a:	370c      	adds	r7, #12
  404a1c:	46bd      	mov	sp, r7
  404a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404a22:	4770      	bx	lr

00404a24 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
  404a24:	b480      	push	{r7}
  404a26:	b085      	sub	sp, #20
  404a28:	af00      	add	r7, sp, #0
  404a2a:	6078      	str	r0, [r7, #4]
  404a2c:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  404a2e:	687b      	ldr	r3, [r7, #4]
  404a30:	685b      	ldr	r3, [r3, #4]
  404a32:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
  404a34:	68fb      	ldr	r3, [r7, #12]
  404a36:	685a      	ldr	r2, [r3, #4]
  404a38:	683b      	ldr	r3, [r7, #0]
  404a3a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  404a3c:	687b      	ldr	r3, [r7, #4]
  404a3e:	685a      	ldr	r2, [r3, #4]
  404a40:	683b      	ldr	r3, [r7, #0]
  404a42:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  404a44:	68fb      	ldr	r3, [r7, #12]
  404a46:	685b      	ldr	r3, [r3, #4]
  404a48:	683a      	ldr	r2, [r7, #0]
  404a4a:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  404a4c:	68fb      	ldr	r3, [r7, #12]
  404a4e:	683a      	ldr	r2, [r7, #0]
  404a50:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  404a52:	687b      	ldr	r3, [r7, #4]
  404a54:	683a      	ldr	r2, [r7, #0]
  404a56:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  404a58:	683b      	ldr	r3, [r7, #0]
  404a5a:	687a      	ldr	r2, [r7, #4]
  404a5c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  404a5e:	687b      	ldr	r3, [r7, #4]
  404a60:	681b      	ldr	r3, [r3, #0]
  404a62:	1c5a      	adds	r2, r3, #1
  404a64:	687b      	ldr	r3, [r7, #4]
  404a66:	601a      	str	r2, [r3, #0]
}
  404a68:	3714      	adds	r7, #20
  404a6a:	46bd      	mov	sp, r7
  404a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  404a70:	4770      	bx	lr
  404a72:	bf00      	nop

00404a74 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  404a74:	b480      	push	{r7}
  404a76:	b085      	sub	sp, #20
  404a78:	af00      	add	r7, sp, #0
  404a7a:	6078      	str	r0, [r7, #4]
  404a7c:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  404a7e:	683b      	ldr	r3, [r7, #0]
  404a80:	681b      	ldr	r3, [r3, #0]
  404a82:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  404a84:	68bb      	ldr	r3, [r7, #8]
  404a86:	f1b3 3fff 	cmp.w	r3, #4294967295
  404a8a:	d103      	bne.n	404a94 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  404a8c:	687b      	ldr	r3, [r7, #4]
  404a8e:	691b      	ldr	r3, [r3, #16]
  404a90:	60fb      	str	r3, [r7, #12]
  404a92:	e00c      	b.n	404aae <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  404a94:	687b      	ldr	r3, [r7, #4]
  404a96:	3308      	adds	r3, #8
  404a98:	60fb      	str	r3, [r7, #12]
  404a9a:	e002      	b.n	404aa2 <vListInsert+0x2e>
  404a9c:	68fb      	ldr	r3, [r7, #12]
  404a9e:	685b      	ldr	r3, [r3, #4]
  404aa0:	60fb      	str	r3, [r7, #12]
  404aa2:	68fb      	ldr	r3, [r7, #12]
  404aa4:	685b      	ldr	r3, [r3, #4]
  404aa6:	681a      	ldr	r2, [r3, #0]
  404aa8:	68bb      	ldr	r3, [r7, #8]
  404aaa:	429a      	cmp	r2, r3
  404aac:	d9f6      	bls.n	404a9c <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  404aae:	68fb      	ldr	r3, [r7, #12]
  404ab0:	685a      	ldr	r2, [r3, #4]
  404ab2:	683b      	ldr	r3, [r7, #0]
  404ab4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  404ab6:	683b      	ldr	r3, [r7, #0]
  404ab8:	685b      	ldr	r3, [r3, #4]
  404aba:	683a      	ldr	r2, [r7, #0]
  404abc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  404abe:	683b      	ldr	r3, [r7, #0]
  404ac0:	68fa      	ldr	r2, [r7, #12]
  404ac2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  404ac4:	68fb      	ldr	r3, [r7, #12]
  404ac6:	683a      	ldr	r2, [r7, #0]
  404ac8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  404aca:	683b      	ldr	r3, [r7, #0]
  404acc:	687a      	ldr	r2, [r7, #4]
  404ace:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  404ad0:	687b      	ldr	r3, [r7, #4]
  404ad2:	681b      	ldr	r3, [r3, #0]
  404ad4:	1c5a      	adds	r2, r3, #1
  404ad6:	687b      	ldr	r3, [r7, #4]
  404ad8:	601a      	str	r2, [r3, #0]
}
  404ada:	3714      	adds	r7, #20
  404adc:	46bd      	mov	sp, r7
  404ade:	f85d 7b04 	ldr.w	r7, [sp], #4
  404ae2:	4770      	bx	lr

00404ae4 <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
  404ae4:	b480      	push	{r7}
  404ae6:	b085      	sub	sp, #20
  404ae8:	af00      	add	r7, sp, #0
  404aea:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  404aec:	687b      	ldr	r3, [r7, #4]
  404aee:	685b      	ldr	r3, [r3, #4]
  404af0:	687a      	ldr	r2, [r7, #4]
  404af2:	6892      	ldr	r2, [r2, #8]
  404af4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  404af6:	687b      	ldr	r3, [r7, #4]
  404af8:	689b      	ldr	r3, [r3, #8]
  404afa:	687a      	ldr	r2, [r7, #4]
  404afc:	6852      	ldr	r2, [r2, #4]
  404afe:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  404b00:	687b      	ldr	r3, [r7, #4]
  404b02:	691b      	ldr	r3, [r3, #16]
  404b04:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  404b06:	68fb      	ldr	r3, [r7, #12]
  404b08:	685a      	ldr	r2, [r3, #4]
  404b0a:	687b      	ldr	r3, [r7, #4]
  404b0c:	429a      	cmp	r2, r3
  404b0e:	d103      	bne.n	404b18 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  404b10:	687b      	ldr	r3, [r7, #4]
  404b12:	689a      	ldr	r2, [r3, #8]
  404b14:	68fb      	ldr	r3, [r7, #12]
  404b16:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  404b18:	687b      	ldr	r3, [r7, #4]
  404b1a:	2200      	movs	r2, #0
  404b1c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
  404b1e:	68fb      	ldr	r3, [r7, #12]
  404b20:	681b      	ldr	r3, [r3, #0]
  404b22:	1e5a      	subs	r2, r3, #1
  404b24:	68fb      	ldr	r3, [r7, #12]
  404b26:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  404b28:	68fb      	ldr	r3, [r7, #12]
  404b2a:	681b      	ldr	r3, [r3, #0]
}
  404b2c:	4618      	mov	r0, r3
  404b2e:	3714      	adds	r7, #20
  404b30:	46bd      	mov	sp, r7
  404b32:	f85d 7b04 	ldr.w	r7, [sp], #4
  404b36:	4770      	bx	lr

00404b38 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  404b38:	b480      	push	{r7}
  404b3a:	b083      	sub	sp, #12
  404b3c:	af00      	add	r7, sp, #0
  404b3e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  404b40:	687b      	ldr	r3, [r7, #4]
  404b42:	2b07      	cmp	r3, #7
  404b44:	d825      	bhi.n	404b92 <osc_get_rate+0x5a>
  404b46:	a201      	add	r2, pc, #4	; (adr r2, 404b4c <osc_get_rate+0x14>)
  404b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  404b4c:	00404b6d 	.word	0x00404b6d
  404b50:	00404b73 	.word	0x00404b73
  404b54:	00404b79 	.word	0x00404b79
  404b58:	00404b7f 	.word	0x00404b7f
  404b5c:	00404b83 	.word	0x00404b83
  404b60:	00404b87 	.word	0x00404b87
  404b64:	00404b8b 	.word	0x00404b8b
  404b68:	00404b8f 	.word	0x00404b8f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  404b6c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  404b70:	e010      	b.n	404b94 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  404b72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  404b76:	e00d      	b.n	404b94 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  404b78:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  404b7c:	e00a      	b.n	404b94 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  404b7e:	4b08      	ldr	r3, [pc, #32]	; (404ba0 <osc_get_rate+0x68>)
  404b80:	e008      	b.n	404b94 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  404b82:	4b08      	ldr	r3, [pc, #32]	; (404ba4 <osc_get_rate+0x6c>)
  404b84:	e006      	b.n	404b94 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  404b86:	4b08      	ldr	r3, [pc, #32]	; (404ba8 <osc_get_rate+0x70>)
  404b88:	e004      	b.n	404b94 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  404b8a:	4b07      	ldr	r3, [pc, #28]	; (404ba8 <osc_get_rate+0x70>)
  404b8c:	e002      	b.n	404b94 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  404b8e:	4b06      	ldr	r3, [pc, #24]	; (404ba8 <osc_get_rate+0x70>)
  404b90:	e000      	b.n	404b94 <osc_get_rate+0x5c>
	}

	return 0;
  404b92:	2300      	movs	r3, #0
}
  404b94:	4618      	mov	r0, r3
  404b96:	370c      	adds	r7, #12
  404b98:	46bd      	mov	sp, r7
  404b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  404b9e:	4770      	bx	lr
  404ba0:	003d0900 	.word	0x003d0900
  404ba4:	007a1200 	.word	0x007a1200
  404ba8:	00b71b00 	.word	0x00b71b00

00404bac <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  404bac:	b580      	push	{r7, lr}
  404bae:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  404bb0:	2006      	movs	r0, #6
  404bb2:	4b03      	ldr	r3, [pc, #12]	; (404bc0 <sysclk_get_main_hz+0x14>)
  404bb4:	4798      	blx	r3
  404bb6:	4603      	mov	r3, r0
  404bb8:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  404bba:	4618      	mov	r0, r3
  404bbc:	bd80      	pop	{r7, pc}
  404bbe:	bf00      	nop
  404bc0:	00404b39 	.word	0x00404b39

00404bc4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  404bc4:	b580      	push	{r7, lr}
  404bc6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  404bc8:	4b02      	ldr	r3, [pc, #8]	; (404bd4 <sysclk_get_cpu_hz+0x10>)
  404bca:	4798      	blx	r3
  404bcc:	4603      	mov	r3, r0
  404bce:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  404bd0:	4618      	mov	r0, r3
  404bd2:	bd80      	pop	{r7, pc}
  404bd4:	00404bad 	.word	0x00404bad

00404bd8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
  404bd8:	b480      	push	{r7}
  404bda:	b085      	sub	sp, #20
  404bdc:	af00      	add	r7, sp, #0
  404bde:	60f8      	str	r0, [r7, #12]
  404be0:	60b9      	str	r1, [r7, #8]
  404be2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
  404be4:	68fb      	ldr	r3, [r7, #12]
  404be6:	3b04      	subs	r3, #4
  404be8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  404bea:	68fb      	ldr	r3, [r7, #12]
  404bec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  404bf0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  404bf2:	68fb      	ldr	r3, [r7, #12]
  404bf4:	3b04      	subs	r3, #4
  404bf6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  404bf8:	68ba      	ldr	r2, [r7, #8]
  404bfa:	68fb      	ldr	r3, [r7, #12]
  404bfc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  404bfe:	68fb      	ldr	r3, [r7, #12]
  404c00:	3b04      	subs	r3, #4
  404c02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;	/* LR */
  404c04:	68fb      	ldr	r3, [r7, #12]
  404c06:	2200      	movs	r2, #0
  404c08:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
  404c0a:	68fb      	ldr	r3, [r7, #12]
  404c0c:	3b14      	subs	r3, #20
  404c0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  404c10:	687a      	ldr	r2, [r7, #4]
  404c12:	68fb      	ldr	r3, [r7, #12]
  404c14:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
  404c16:	68fb      	ldr	r3, [r7, #12]
  404c18:	3b20      	subs	r3, #32
  404c1a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
  404c1c:	68fb      	ldr	r3, [r7, #12]
}
  404c1e:	4618      	mov	r0, r3
  404c20:	3714      	adds	r7, #20
  404c22:	46bd      	mov	sp, r7
  404c24:	f85d 7b04 	ldr.w	r7, [sp], #4
  404c28:	4770      	bx	lr
  404c2a:	bf00      	nop

00404c2c <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  404c2c:	4b06      	ldr	r3, [pc, #24]	; (404c48 <pxCurrentTCBConst2>)
  404c2e:	6819      	ldr	r1, [r3, #0]
  404c30:	6808      	ldr	r0, [r1, #0]
  404c32:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  404c36:	f380 8809 	msr	PSP, r0
  404c3a:	f04f 0000 	mov.w	r0, #0
  404c3e:	f380 8811 	msr	BASEPRI, r0
  404c42:	f04e 0e0d 	orr.w	lr, lr, #13
  404c46:	4770      	bx	lr

00404c48 <pxCurrentTCBConst2>:
  404c48:	20003d64 	.word	0x20003d64

00404c4c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  404c4c:	4803      	ldr	r0, [pc, #12]	; (404c5c <prvPortStartFirstTask+0x10>)
  404c4e:	6800      	ldr	r0, [r0, #0]
  404c50:	6800      	ldr	r0, [r0, #0]
  404c52:	f380 8808 	msr	MSP, r0
  404c56:	b662      	cpsie	i
  404c58:	df00      	svc	0
  404c5a:	bf00      	nop
  404c5c:	e000ed08 	.word	0xe000ed08

00404c60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  404c60:	b580      	push	{r7, lr}
  404c62:	af00      	add	r7, sp, #0
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  404c64:	4b0a      	ldr	r3, [pc, #40]	; (404c90 <xPortStartScheduler+0x30>)
  404c66:	4a0a      	ldr	r2, [pc, #40]	; (404c90 <xPortStartScheduler+0x30>)
  404c68:	6812      	ldr	r2, [r2, #0]
  404c6a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  404c6e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  404c70:	4b07      	ldr	r3, [pc, #28]	; (404c90 <xPortStartScheduler+0x30>)
  404c72:	4a07      	ldr	r2, [pc, #28]	; (404c90 <xPortStartScheduler+0x30>)
  404c74:	6812      	ldr	r2, [r2, #0]
  404c76:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  404c7a:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  404c7c:	4b05      	ldr	r3, [pc, #20]	; (404c94 <xPortStartScheduler+0x34>)
  404c7e:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  404c80:	4b05      	ldr	r3, [pc, #20]	; (404c98 <xPortStartScheduler+0x38>)
  404c82:	2200      	movs	r2, #0
  404c84:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  404c86:	4b05      	ldr	r3, [pc, #20]	; (404c9c <xPortStartScheduler+0x3c>)
  404c88:	4798      	blx	r3

	/* Should not get here! */
	return 0;
  404c8a:	2300      	movs	r3, #0
}
  404c8c:	4618      	mov	r0, r3
  404c8e:	bd80      	pop	{r7, pc}
  404c90:	e000ed20 	.word	0xe000ed20
  404c94:	00404d81 	.word	0x00404d81
  404c98:	2000012c 	.word	0x2000012c
  404c9c:	00404c4d 	.word	0x00404c4d

00404ca0 <vPortYieldFromISR>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
  404ca0:	b480      	push	{r7}
  404ca2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  404ca4:	4b03      	ldr	r3, [pc, #12]	; (404cb4 <vPortYieldFromISR+0x14>)
  404ca6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404caa:	601a      	str	r2, [r3, #0]
}
  404cac:	46bd      	mov	sp, r7
  404cae:	f85d 7b04 	ldr.w	r7, [sp], #4
  404cb2:	4770      	bx	lr
  404cb4:	e000ed04 	.word	0xe000ed04

00404cb8 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  404cb8:	b580      	push	{r7, lr}
  404cba:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
  404cbc:	4b03      	ldr	r3, [pc, #12]	; (404ccc <vPortEnterCritical+0x14>)
  404cbe:	4798      	blx	r3
	uxCriticalNesting++;
  404cc0:	4b03      	ldr	r3, [pc, #12]	; (404cd0 <vPortEnterCritical+0x18>)
  404cc2:	681b      	ldr	r3, [r3, #0]
  404cc4:	1c5a      	adds	r2, r3, #1
  404cc6:	4b02      	ldr	r3, [pc, #8]	; (404cd0 <vPortEnterCritical+0x18>)
  404cc8:	601a      	str	r2, [r3, #0]
}
  404cca:	bd80      	pop	{r7, pc}
  404ccc:	00404cfd 	.word	0x00404cfd
  404cd0:	2000012c 	.word	0x2000012c

00404cd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  404cd4:	b580      	push	{r7, lr}
  404cd6:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
  404cd8:	4b06      	ldr	r3, [pc, #24]	; (404cf4 <vPortExitCritical+0x20>)
  404cda:	681b      	ldr	r3, [r3, #0]
  404cdc:	1e5a      	subs	r2, r3, #1
  404cde:	4b05      	ldr	r3, [pc, #20]	; (404cf4 <vPortExitCritical+0x20>)
  404ce0:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
  404ce2:	4b04      	ldr	r3, [pc, #16]	; (404cf4 <vPortExitCritical+0x20>)
  404ce4:	681b      	ldr	r3, [r3, #0]
  404ce6:	2b00      	cmp	r3, #0
  404ce8:	d102      	bne.n	404cf0 <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
  404cea:	2000      	movs	r0, #0
  404cec:	4b02      	ldr	r3, [pc, #8]	; (404cf8 <vPortExitCritical+0x24>)
  404cee:	4798      	blx	r3
	}
}
  404cf0:	bd80      	pop	{r7, pc}
  404cf2:	bf00      	nop
  404cf4:	2000012c 	.word	0x2000012c
  404cf8:	00404d11 	.word	0x00404d11

00404cfc <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  404cfc:	f3ef 8011 	mrs	r0, BASEPRI
  404d00:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  404d04:	f381 8811 	msr	BASEPRI, r1
  404d08:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
  404d0a:	2300      	movs	r3, #0
}
  404d0c:	4618      	mov	r0, r3
  404d0e:	bf00      	nop

00404d10 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  404d10:	f380 8811 	msr	BASEPRI, r0
  404d14:	4770      	bx	lr
  404d16:	bf00      	nop

00404d18 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  404d18:	f3ef 8009 	mrs	r0, PSP
  404d1c:	4b0c      	ldr	r3, [pc, #48]	; (404d50 <pxCurrentTCBConst>)
  404d1e:	681a      	ldr	r2, [r3, #0]
  404d20:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  404d24:	6010      	str	r0, [r2, #0]
  404d26:	e92d 4008 	stmdb	sp!, {r3, lr}
  404d2a:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  404d2e:	f380 8811 	msr	BASEPRI, r0
  404d32:	f001 f8ff 	bl	405f34 <vTaskSwitchContext>
  404d36:	f04f 0000 	mov.w	r0, #0
  404d3a:	f380 8811 	msr	BASEPRI, r0
  404d3e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  404d42:	6819      	ldr	r1, [r3, #0]
  404d44:	6808      	ldr	r0, [r1, #0]
  404d46:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  404d4a:	f380 8809 	msr	PSP, r0
  404d4e:	4770      	bx	lr

00404d50 <pxCurrentTCBConst>:
  404d50:	20003d64 	.word	0x20003d64

00404d54 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  404d54:	b580      	push	{r7, lr}
  404d56:	af00      	add	r7, sp, #0
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  404d58:	4b05      	ldr	r3, [pc, #20]	; (404d70 <SysTick_Handler+0x1c>)
  404d5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404d5e:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  404d60:	4b04      	ldr	r3, [pc, #16]	; (404d74 <SysTick_Handler+0x20>)
  404d62:	4798      	blx	r3
	{
		vTaskIncrementTick();
  404d64:	4b04      	ldr	r3, [pc, #16]	; (404d78 <SysTick_Handler+0x24>)
  404d66:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  404d68:	2000      	movs	r0, #0
  404d6a:	4b04      	ldr	r3, [pc, #16]	; (404d7c <SysTick_Handler+0x28>)
  404d6c:	4798      	blx	r3
}
  404d6e:	bd80      	pop	{r7, pc}
  404d70:	e000ed04 	.word	0xe000ed04
  404d74:	00404cfd 	.word	0x00404cfd
  404d78:	00405dd9 	.word	0x00405dd9
  404d7c:	00404d11 	.word	0x00404d11

00404d80 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
  404d80:	b598      	push	{r3, r4, r7, lr}
  404d82:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  404d84:	4c06      	ldr	r4, [pc, #24]	; (404da0 <vPortSetupTimerInterrupt+0x20>)
  404d86:	4b07      	ldr	r3, [pc, #28]	; (404da4 <vPortSetupTimerInterrupt+0x24>)
  404d88:	4798      	blx	r3
  404d8a:	4602      	mov	r2, r0
  404d8c:	4b06      	ldr	r3, [pc, #24]	; (404da8 <vPortSetupTimerInterrupt+0x28>)
  404d8e:	fba3 1302 	umull	r1, r3, r3, r2
  404d92:	099b      	lsrs	r3, r3, #6
  404d94:	3b01      	subs	r3, #1
  404d96:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  404d98:	4b04      	ldr	r3, [pc, #16]	; (404dac <vPortSetupTimerInterrupt+0x2c>)
  404d9a:	2207      	movs	r2, #7
  404d9c:	601a      	str	r2, [r3, #0]
}
  404d9e:	bd98      	pop	{r3, r4, r7, pc}
  404da0:	e000e014 	.word	0xe000e014
  404da4:	00404bc5 	.word	0x00404bc5
  404da8:	10624dd3 	.word	0x10624dd3
  404dac:	e000e010 	.word	0xe000e010

00404db0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
  404db0:	b580      	push	{r7, lr}
  404db2:	b086      	sub	sp, #24
  404db4:	af00      	add	r7, sp, #0
  404db6:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  404db8:	2300      	movs	r3, #0
  404dba:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
  404dbc:	4b36      	ldr	r3, [pc, #216]	; (404e98 <pvPortMalloc+0xe8>)
  404dbe:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  404dc0:	4b36      	ldr	r3, [pc, #216]	; (404e9c <pvPortMalloc+0xec>)
  404dc2:	681b      	ldr	r3, [r3, #0]
  404dc4:	2b00      	cmp	r3, #0
  404dc6:	d101      	bne.n	404dcc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
  404dc8:	4b35      	ldr	r3, [pc, #212]	; (404ea0 <pvPortMalloc+0xf0>)
  404dca:	4798      	blx	r3
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  404dcc:	687b      	ldr	r3, [r7, #4]
  404dce:	2b00      	cmp	r3, #0
  404dd0:	d00d      	beq.n	404dee <pvPortMalloc+0x3e>
		{
			xWantedSize += heapSTRUCT_SIZE;
  404dd2:	2310      	movs	r3, #16
  404dd4:	687a      	ldr	r2, [r7, #4]
  404dd6:	4413      	add	r3, r2
  404dd8:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  404dda:	687b      	ldr	r3, [r7, #4]
  404ddc:	f003 0307 	and.w	r3, r3, #7
  404de0:	2b00      	cmp	r3, #0
  404de2:	d004      	beq.n	404dee <pvPortMalloc+0x3e>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  404de4:	687b      	ldr	r3, [r7, #4]
  404de6:	f023 0307 	bic.w	r3, r3, #7
  404dea:	3308      	adds	r3, #8
  404dec:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  404dee:	687b      	ldr	r3, [r7, #4]
  404df0:	2b00      	cmp	r3, #0
  404df2:	d045      	beq.n	404e80 <pvPortMalloc+0xd0>
  404df4:	f243 03f0 	movw	r3, #12528	; 0x30f0
  404df8:	687a      	ldr	r2, [r7, #4]
  404dfa:	429a      	cmp	r2, r3
  404dfc:	d240      	bcs.n	404e80 <pvPortMalloc+0xd0>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
  404dfe:	4b29      	ldr	r3, [pc, #164]	; (404ea4 <pvPortMalloc+0xf4>)
  404e00:	613b      	str	r3, [r7, #16]
			pxBlock = xStart.pxNextFreeBlock;
  404e02:	4b28      	ldr	r3, [pc, #160]	; (404ea4 <pvPortMalloc+0xf4>)
  404e04:	681b      	ldr	r3, [r3, #0]
  404e06:	617b      	str	r3, [r7, #20]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  404e08:	e004      	b.n	404e14 <pvPortMalloc+0x64>
			{
				pxPreviousBlock = pxBlock;
  404e0a:	697b      	ldr	r3, [r7, #20]
  404e0c:	613b      	str	r3, [r7, #16]
				pxBlock = pxBlock->pxNextFreeBlock;
  404e0e:	697b      	ldr	r3, [r7, #20]
  404e10:	681b      	ldr	r3, [r3, #0]
  404e12:	617b      	str	r3, [r7, #20]
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  404e14:	697b      	ldr	r3, [r7, #20]
  404e16:	685a      	ldr	r2, [r3, #4]
  404e18:	687b      	ldr	r3, [r7, #4]
  404e1a:	429a      	cmp	r2, r3
  404e1c:	d203      	bcs.n	404e26 <pvPortMalloc+0x76>
  404e1e:	697b      	ldr	r3, [r7, #20]
  404e20:	681b      	ldr	r3, [r3, #0]
  404e22:	2b00      	cmp	r3, #0
  404e24:	d1f1      	bne.n	404e0a <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  404e26:	4b1d      	ldr	r3, [pc, #116]	; (404e9c <pvPortMalloc+0xec>)
  404e28:	681b      	ldr	r3, [r3, #0]
  404e2a:	697a      	ldr	r2, [r7, #20]
  404e2c:	429a      	cmp	r2, r3
  404e2e:	d027      	beq.n	404e80 <pvPortMalloc+0xd0>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  404e30:	693b      	ldr	r3, [r7, #16]
  404e32:	681a      	ldr	r2, [r3, #0]
  404e34:	2310      	movs	r3, #16
  404e36:	4413      	add	r3, r2
  404e38:	60fb      	str	r3, [r7, #12]

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  404e3a:	697b      	ldr	r3, [r7, #20]
  404e3c:	681a      	ldr	r2, [r3, #0]
  404e3e:	693b      	ldr	r3, [r7, #16]
  404e40:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  404e42:	697b      	ldr	r3, [r7, #20]
  404e44:	685a      	ldr	r2, [r3, #4]
  404e46:	687b      	ldr	r3, [r7, #4]
  404e48:	1ad2      	subs	r2, r2, r3
  404e4a:	2310      	movs	r3, #16
  404e4c:	005b      	lsls	r3, r3, #1
  404e4e:	429a      	cmp	r2, r3
  404e50:	d90f      	bls.n	404e72 <pvPortMalloc+0xc2>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  404e52:	697a      	ldr	r2, [r7, #20]
  404e54:	687b      	ldr	r3, [r7, #4]
  404e56:	4413      	add	r3, r2
  404e58:	60bb      	str	r3, [r7, #8]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  404e5a:	697b      	ldr	r3, [r7, #20]
  404e5c:	685a      	ldr	r2, [r3, #4]
  404e5e:	687b      	ldr	r3, [r7, #4]
  404e60:	1ad2      	subs	r2, r2, r3
  404e62:	68bb      	ldr	r3, [r7, #8]
  404e64:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
  404e66:	697b      	ldr	r3, [r7, #20]
  404e68:	687a      	ldr	r2, [r7, #4]
  404e6a:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  404e6c:	68b8      	ldr	r0, [r7, #8]
  404e6e:	4b0e      	ldr	r3, [pc, #56]	; (404ea8 <pvPortMalloc+0xf8>)
  404e70:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  404e72:	4b0e      	ldr	r3, [pc, #56]	; (404eac <pvPortMalloc+0xfc>)
  404e74:	681a      	ldr	r2, [r3, #0]
  404e76:	697b      	ldr	r3, [r7, #20]
  404e78:	685b      	ldr	r3, [r3, #4]
  404e7a:	1ad2      	subs	r2, r2, r3
  404e7c:	4b0b      	ldr	r3, [pc, #44]	; (404eac <pvPortMalloc+0xfc>)
  404e7e:	601a      	str	r2, [r3, #0]
			}
		}
	}
	xTaskResumeAll();
  404e80:	4b0b      	ldr	r3, [pc, #44]	; (404eb0 <pvPortMalloc+0x100>)
  404e82:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  404e84:	68fb      	ldr	r3, [r7, #12]
  404e86:	2b00      	cmp	r3, #0
  404e88:	d101      	bne.n	404e8e <pvPortMalloc+0xde>
		{
			vApplicationMallocFailedHook();
  404e8a:	4b0a      	ldr	r3, [pc, #40]	; (404eb4 <pvPortMalloc+0x104>)
  404e8c:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
  404e8e:	68fb      	ldr	r3, [r7, #12]
}
  404e90:	4618      	mov	r0, r3
  404e92:	3718      	adds	r7, #24
  404e94:	46bd      	mov	sp, r7
  404e96:	bd80      	pop	{r7, pc}
  404e98:	00405c71 	.word	0x00405c71
  404e9c:	20003d60 	.word	0x20003d60
  404ea0:	00404f0d 	.word	0x00404f0d
  404ea4:	20003d58 	.word	0x20003d58
  404ea8:	00404f9d 	.word	0x00404f9d
  404eac:	20000130 	.word	0x20000130
  404eb0:	00405c8d 	.word	0x00405c8d
  404eb4:	00407b9d 	.word	0x00407b9d

00404eb8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  404eb8:	b580      	push	{r7, lr}
  404eba:	b084      	sub	sp, #16
  404ebc:	af00      	add	r7, sp, #0
  404ebe:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
  404ec0:	687b      	ldr	r3, [r7, #4]
  404ec2:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
  404ec4:	687b      	ldr	r3, [r7, #4]
  404ec6:	2b00      	cmp	r3, #0
  404ec8:	d014      	beq.n	404ef4 <vPortFree+0x3c>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
  404eca:	2310      	movs	r3, #16
  404ecc:	425b      	negs	r3, r3
  404ece:	68fa      	ldr	r2, [r7, #12]
  404ed0:	4413      	add	r3, r2
  404ed2:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
  404ed4:	68fb      	ldr	r3, [r7, #12]
  404ed6:	60bb      	str	r3, [r7, #8]

		vTaskSuspendAll();
  404ed8:	4b08      	ldr	r3, [pc, #32]	; (404efc <vPortFree+0x44>)
  404eda:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  404edc:	68bb      	ldr	r3, [r7, #8]
  404ede:	685a      	ldr	r2, [r3, #4]
  404ee0:	4b07      	ldr	r3, [pc, #28]	; (404f00 <vPortFree+0x48>)
  404ee2:	681b      	ldr	r3, [r3, #0]
  404ee4:	441a      	add	r2, r3
  404ee6:	4b06      	ldr	r3, [pc, #24]	; (404f00 <vPortFree+0x48>)
  404ee8:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  404eea:	68b8      	ldr	r0, [r7, #8]
  404eec:	4b05      	ldr	r3, [pc, #20]	; (404f04 <vPortFree+0x4c>)
  404eee:	4798      	blx	r3
		}
		xTaskResumeAll();
  404ef0:	4b05      	ldr	r3, [pc, #20]	; (404f08 <vPortFree+0x50>)
  404ef2:	4798      	blx	r3
	}
}
  404ef4:	3710      	adds	r7, #16
  404ef6:	46bd      	mov	sp, r7
  404ef8:	bd80      	pop	{r7, pc}
  404efa:	bf00      	nop
  404efc:	00405c71 	.word	0x00405c71
  404f00:	20000130 	.word	0x20000130
  404f04:	00404f9d 	.word	0x00404f9d
  404f08:	00405c8d 	.word	0x00405c8d

00404f0c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
  404f0c:	b580      	push	{r7, lr}
  404f0e:	b082      	sub	sp, #8
  404f10:	af00      	add	r7, sp, #0
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  404f12:	4b1d      	ldr	r3, [pc, #116]	; (404f88 <prvHeapInit+0x7c>)
  404f14:	4a1d      	ldr	r2, [pc, #116]	; (404f8c <prvHeapInit+0x80>)
  404f16:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
  404f18:	4b1b      	ldr	r3, [pc, #108]	; (404f88 <prvHeapInit+0x7c>)
  404f1a:	2200      	movs	r2, #0
  404f1c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
  404f1e:	f243 02f0 	movw	r2, #12528	; 0x30f0
  404f22:	4b1a      	ldr	r3, [pc, #104]	; (404f8c <prvHeapInit+0x80>)
  404f24:	4413      	add	r3, r2
  404f26:	607b      	str	r3, [r7, #4]
	pucHeapEnd -= heapSTRUCT_SIZE;
  404f28:	2310      	movs	r3, #16
  404f2a:	425b      	negs	r3, r3
  404f2c:	687a      	ldr	r2, [r7, #4]
  404f2e:	4413      	add	r3, r2
  404f30:	607b      	str	r3, [r7, #4]
	pxEnd = ( void * ) pucHeapEnd;
  404f32:	4b17      	ldr	r3, [pc, #92]	; (404f90 <prvHeapInit+0x84>)
  404f34:	687a      	ldr	r2, [r7, #4]
  404f36:	601a      	str	r2, [r3, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
  404f38:	4b15      	ldr	r3, [pc, #84]	; (404f90 <prvHeapInit+0x84>)
  404f3a:	681b      	ldr	r3, [r3, #0]
  404f3c:	f003 0307 	and.w	r3, r3, #7
  404f40:	2b00      	cmp	r3, #0
  404f42:	d003      	beq.n	404f4c <prvHeapInit+0x40>
  404f44:	4b13      	ldr	r3, [pc, #76]	; (404f94 <prvHeapInit+0x88>)
  404f46:	4798      	blx	r3
  404f48:	bf00      	nop
  404f4a:	e7fd      	b.n	404f48 <prvHeapInit+0x3c>
	pxEnd->xBlockSize = 0;
  404f4c:	4b10      	ldr	r3, [pc, #64]	; (404f90 <prvHeapInit+0x84>)
  404f4e:	681b      	ldr	r3, [r3, #0]
  404f50:	2200      	movs	r2, #0
  404f52:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
  404f54:	4b0e      	ldr	r3, [pc, #56]	; (404f90 <prvHeapInit+0x84>)
  404f56:	681b      	ldr	r3, [r3, #0]
  404f58:	2200      	movs	r2, #0
  404f5a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
  404f5c:	4b0b      	ldr	r3, [pc, #44]	; (404f8c <prvHeapInit+0x80>)
  404f5e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  404f60:	f243 02f0 	movw	r2, #12528	; 0x30f0
  404f64:	2310      	movs	r3, #16
  404f66:	1ad2      	subs	r2, r2, r3
  404f68:	683b      	ldr	r3, [r7, #0]
  404f6a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  404f6c:	4b08      	ldr	r3, [pc, #32]	; (404f90 <prvHeapInit+0x84>)
  404f6e:	681a      	ldr	r2, [r3, #0]
  404f70:	683b      	ldr	r3, [r7, #0]
  404f72:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  404f74:	4b08      	ldr	r3, [pc, #32]	; (404f98 <prvHeapInit+0x8c>)
  404f76:	681a      	ldr	r2, [r3, #0]
  404f78:	2310      	movs	r3, #16
  404f7a:	1ad2      	subs	r2, r2, r3
  404f7c:	4b06      	ldr	r3, [pc, #24]	; (404f98 <prvHeapInit+0x8c>)
  404f7e:	601a      	str	r2, [r3, #0]
}
  404f80:	3708      	adds	r7, #8
  404f82:	46bd      	mov	sp, r7
  404f84:	bd80      	pop	{r7, pc}
  404f86:	bf00      	nop
  404f88:	20003d58 	.word	0x20003d58
  404f8c:	20000c68 	.word	0x20000c68
  404f90:	20003d60 	.word	0x20003d60
  404f94:	00404cfd 	.word	0x00404cfd
  404f98:	20000130 	.word	0x20000130

00404f9c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  404f9c:	b480      	push	{r7}
  404f9e:	b085      	sub	sp, #20
  404fa0:	af00      	add	r7, sp, #0
  404fa2:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  404fa4:	4b27      	ldr	r3, [pc, #156]	; (405044 <prvInsertBlockIntoFreeList+0xa8>)
  404fa6:	60fb      	str	r3, [r7, #12]
  404fa8:	e002      	b.n	404fb0 <prvInsertBlockIntoFreeList+0x14>
  404faa:	68fb      	ldr	r3, [r7, #12]
  404fac:	681b      	ldr	r3, [r3, #0]
  404fae:	60fb      	str	r3, [r7, #12]
  404fb0:	68fb      	ldr	r3, [r7, #12]
  404fb2:	681a      	ldr	r2, [r3, #0]
  404fb4:	687b      	ldr	r3, [r7, #4]
  404fb6:	429a      	cmp	r2, r3
  404fb8:	d3f7      	bcc.n	404faa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
  404fba:	68fb      	ldr	r3, [r7, #12]
  404fbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  404fbe:	68fb      	ldr	r3, [r7, #12]
  404fc0:	685b      	ldr	r3, [r3, #4]
  404fc2:	68ba      	ldr	r2, [r7, #8]
  404fc4:	441a      	add	r2, r3
  404fc6:	687b      	ldr	r3, [r7, #4]
  404fc8:	429a      	cmp	r2, r3
  404fca:	d108      	bne.n	404fde <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  404fcc:	68fb      	ldr	r3, [r7, #12]
  404fce:	685a      	ldr	r2, [r3, #4]
  404fd0:	687b      	ldr	r3, [r7, #4]
  404fd2:	685b      	ldr	r3, [r3, #4]
  404fd4:	441a      	add	r2, r3
  404fd6:	68fb      	ldr	r3, [r7, #12]
  404fd8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
  404fda:	68fb      	ldr	r3, [r7, #12]
  404fdc:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
  404fde:	687b      	ldr	r3, [r7, #4]
  404fe0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  404fe2:	687b      	ldr	r3, [r7, #4]
  404fe4:	685b      	ldr	r3, [r3, #4]
  404fe6:	68ba      	ldr	r2, [r7, #8]
  404fe8:	441a      	add	r2, r3
  404fea:	68fb      	ldr	r3, [r7, #12]
  404fec:	681b      	ldr	r3, [r3, #0]
  404fee:	429a      	cmp	r2, r3
  404ff0:	d118      	bne.n	405024 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  404ff2:	68fb      	ldr	r3, [r7, #12]
  404ff4:	681a      	ldr	r2, [r3, #0]
  404ff6:	4b14      	ldr	r3, [pc, #80]	; (405048 <prvInsertBlockIntoFreeList+0xac>)
  404ff8:	681b      	ldr	r3, [r3, #0]
  404ffa:	429a      	cmp	r2, r3
  404ffc:	d00d      	beq.n	40501a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  404ffe:	687b      	ldr	r3, [r7, #4]
  405000:	685a      	ldr	r2, [r3, #4]
  405002:	68fb      	ldr	r3, [r7, #12]
  405004:	681b      	ldr	r3, [r3, #0]
  405006:	685b      	ldr	r3, [r3, #4]
  405008:	441a      	add	r2, r3
  40500a:	687b      	ldr	r3, [r7, #4]
  40500c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  40500e:	68fb      	ldr	r3, [r7, #12]
  405010:	681b      	ldr	r3, [r3, #0]
  405012:	681a      	ldr	r2, [r3, #0]
  405014:	687b      	ldr	r3, [r7, #4]
  405016:	601a      	str	r2, [r3, #0]
  405018:	e008      	b.n	40502c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  40501a:	4b0b      	ldr	r3, [pc, #44]	; (405048 <prvInsertBlockIntoFreeList+0xac>)
  40501c:	681a      	ldr	r2, [r3, #0]
  40501e:	687b      	ldr	r3, [r7, #4]
  405020:	601a      	str	r2, [r3, #0]
  405022:	e003      	b.n	40502c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  405024:	68fb      	ldr	r3, [r7, #12]
  405026:	681a      	ldr	r2, [r3, #0]
  405028:	687b      	ldr	r3, [r7, #4]
  40502a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  40502c:	68fa      	ldr	r2, [r7, #12]
  40502e:	687b      	ldr	r3, [r7, #4]
  405030:	429a      	cmp	r2, r3
  405032:	d002      	beq.n	40503a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  405034:	68fb      	ldr	r3, [r7, #12]
  405036:	687a      	ldr	r2, [r7, #4]
  405038:	601a      	str	r2, [r3, #0]
	}
}
  40503a:	3714      	adds	r7, #20
  40503c:	46bd      	mov	sp, r7
  40503e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405042:	4770      	bx	lr
  405044:	20003d58 	.word	0x20003d58
  405048:	20003d60 	.word	0x20003d60

0040504c <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  40504c:	b580      	push	{r7, lr}
  40504e:	b082      	sub	sp, #8
  405050:	af00      	add	r7, sp, #0
  405052:	6078      	str	r0, [r7, #4]
  405054:	6039      	str	r1, [r7, #0]
	configASSERT( pxQueue );
  405056:	687b      	ldr	r3, [r7, #4]
  405058:	2b00      	cmp	r3, #0
  40505a:	d103      	bne.n	405064 <xQueueGenericReset+0x18>
  40505c:	4b27      	ldr	r3, [pc, #156]	; (4050fc <xQueueGenericReset+0xb0>)
  40505e:	4798      	blx	r3
  405060:	bf00      	nop
  405062:	e7fd      	b.n	405060 <xQueueGenericReset+0x14>

	taskENTER_CRITICAL();
  405064:	4b26      	ldr	r3, [pc, #152]	; (405100 <xQueueGenericReset+0xb4>)
  405066:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  405068:	687b      	ldr	r3, [r7, #4]
  40506a:	681a      	ldr	r2, [r3, #0]
  40506c:	687b      	ldr	r3, [r7, #4]
  40506e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  405070:	6879      	ldr	r1, [r7, #4]
  405072:	6c09      	ldr	r1, [r1, #64]	; 0x40
  405074:	fb01 f303 	mul.w	r3, r1, r3
  405078:	441a      	add	r2, r3
  40507a:	687b      	ldr	r3, [r7, #4]
  40507c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  40507e:	687b      	ldr	r3, [r7, #4]
  405080:	2200      	movs	r2, #0
  405082:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  405084:	687b      	ldr	r3, [r7, #4]
  405086:	681a      	ldr	r2, [r3, #0]
  405088:	687b      	ldr	r3, [r7, #4]
  40508a:	609a      	str	r2, [r3, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  40508c:	687b      	ldr	r3, [r7, #4]
  40508e:	681a      	ldr	r2, [r3, #0]
  405090:	687b      	ldr	r3, [r7, #4]
  405092:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  405094:	3b01      	subs	r3, #1
  405096:	6879      	ldr	r1, [r7, #4]
  405098:	6c09      	ldr	r1, [r1, #64]	; 0x40
  40509a:	fb01 f303 	mul.w	r3, r1, r3
  40509e:	441a      	add	r2, r3
  4050a0:	687b      	ldr	r3, [r7, #4]
  4050a2:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  4050a4:	687b      	ldr	r3, [r7, #4]
  4050a6:	f04f 32ff 	mov.w	r2, #4294967295
  4050aa:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  4050ac:	687b      	ldr	r3, [r7, #4]
  4050ae:	f04f 32ff 	mov.w	r2, #4294967295
  4050b2:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  4050b4:	683b      	ldr	r3, [r7, #0]
  4050b6:	2b00      	cmp	r3, #0
  4050b8:	d10e      	bne.n	4050d8 <xQueueGenericReset+0x8c>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4050ba:	687b      	ldr	r3, [r7, #4]
  4050bc:	691b      	ldr	r3, [r3, #16]
  4050be:	2b00      	cmp	r3, #0
  4050c0:	d014      	beq.n	4050ec <xQueueGenericReset+0xa0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4050c2:	687b      	ldr	r3, [r7, #4]
  4050c4:	3310      	adds	r3, #16
  4050c6:	4618      	mov	r0, r3
  4050c8:	4b0e      	ldr	r3, [pc, #56]	; (405104 <xQueueGenericReset+0xb8>)
  4050ca:	4798      	blx	r3
  4050cc:	4603      	mov	r3, r0
  4050ce:	2b01      	cmp	r3, #1
  4050d0:	d10c      	bne.n	4050ec <xQueueGenericReset+0xa0>
				{
					portYIELD_WITHIN_API();
  4050d2:	4b0d      	ldr	r3, [pc, #52]	; (405108 <xQueueGenericReset+0xbc>)
  4050d4:	4798      	blx	r3
  4050d6:	e009      	b.n	4050ec <xQueueGenericReset+0xa0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  4050d8:	687b      	ldr	r3, [r7, #4]
  4050da:	3310      	adds	r3, #16
  4050dc:	4618      	mov	r0, r3
  4050de:	4b0b      	ldr	r3, [pc, #44]	; (40510c <xQueueGenericReset+0xc0>)
  4050e0:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  4050e2:	687b      	ldr	r3, [r7, #4]
  4050e4:	3324      	adds	r3, #36	; 0x24
  4050e6:	4618      	mov	r0, r3
  4050e8:	4b08      	ldr	r3, [pc, #32]	; (40510c <xQueueGenericReset+0xc0>)
  4050ea:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  4050ec:	4b08      	ldr	r3, [pc, #32]	; (405110 <xQueueGenericReset+0xc4>)
  4050ee:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
  4050f0:	2301      	movs	r3, #1
}
  4050f2:	4618      	mov	r0, r3
  4050f4:	3708      	adds	r7, #8
  4050f6:	46bd      	mov	sp, r7
  4050f8:	bd80      	pop	{r7, pc}
  4050fa:	bf00      	nop
  4050fc:	00404cfd 	.word	0x00404cfd
  405100:	00404cb9 	.word	0x00404cb9
  405104:	004060e1 	.word	0x004060e1
  405108:	00404ca1 	.word	0x00404ca1
  40510c:	004049cd 	.word	0x004049cd
  405110:	00404cd5 	.word	0x00404cd5

00405114 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  405114:	b580      	push	{r7, lr}
  405116:	b088      	sub	sp, #32
  405118:	af00      	add	r7, sp, #0
  40511a:	60f8      	str	r0, [r7, #12]
  40511c:	60b9      	str	r1, [r7, #8]
  40511e:	4613      	mov	r3, r2
  405120:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
  405122:	2300      	movs	r3, #0
  405124:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  405126:	68fb      	ldr	r3, [r7, #12]
  405128:	2b00      	cmp	r3, #0
  40512a:	d02a      	beq.n	405182 <xQueueGenericCreate+0x6e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  40512c:	2050      	movs	r0, #80	; 0x50
  40512e:	4b1b      	ldr	r3, [pc, #108]	; (40519c <xQueueGenericCreate+0x88>)
  405130:	4798      	blx	r3
  405132:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
  405134:	69bb      	ldr	r3, [r7, #24]
  405136:	2b00      	cmp	r3, #0
  405138:	d023      	beq.n	405182 <xQueueGenericCreate+0x6e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  40513a:	68fb      	ldr	r3, [r7, #12]
  40513c:	68ba      	ldr	r2, [r7, #8]
  40513e:	fb02 f303 	mul.w	r3, r2, r3
  405142:	3301      	adds	r3, #1
  405144:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  405146:	6978      	ldr	r0, [r7, #20]
  405148:	4b14      	ldr	r3, [pc, #80]	; (40519c <xQueueGenericCreate+0x88>)
  40514a:	4798      	blx	r3
  40514c:	4602      	mov	r2, r0
  40514e:	69bb      	ldr	r3, [r7, #24]
  405150:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
  405152:	69bb      	ldr	r3, [r7, #24]
  405154:	681b      	ldr	r3, [r3, #0]
  405156:	2b00      	cmp	r3, #0
  405158:	d010      	beq.n	40517c <xQueueGenericCreate+0x68>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  40515a:	69bb      	ldr	r3, [r7, #24]
  40515c:	68fa      	ldr	r2, [r7, #12]
  40515e:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  405160:	69bb      	ldr	r3, [r7, #24]
  405162:	68ba      	ldr	r2, [r7, #8]
  405164:	641a      	str	r2, [r3, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  405166:	69b8      	ldr	r0, [r7, #24]
  405168:	2101      	movs	r1, #1
  40516a:	4b0d      	ldr	r3, [pc, #52]	; (4051a0 <xQueueGenericCreate+0x8c>)
  40516c:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  40516e:	69bb      	ldr	r3, [r7, #24]
  405170:	79fa      	ldrb	r2, [r7, #7]
  405172:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
				}
				#endif /* configUSE_TRACE_FACILITY */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
  405176:	69bb      	ldr	r3, [r7, #24]
  405178:	61fb      	str	r3, [r7, #28]
  40517a:	e002      	b.n	405182 <xQueueGenericCreate+0x6e>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  40517c:	69b8      	ldr	r0, [r7, #24]
  40517e:	4b09      	ldr	r3, [pc, #36]	; (4051a4 <xQueueGenericCreate+0x90>)
  405180:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
  405182:	69fb      	ldr	r3, [r7, #28]
  405184:	2b00      	cmp	r3, #0
  405186:	d103      	bne.n	405190 <xQueueGenericCreate+0x7c>
  405188:	4b07      	ldr	r3, [pc, #28]	; (4051a8 <xQueueGenericCreate+0x94>)
  40518a:	4798      	blx	r3
  40518c:	bf00      	nop
  40518e:	e7fd      	b.n	40518c <xQueueGenericCreate+0x78>

	return xReturn;
  405190:	69fb      	ldr	r3, [r7, #28]
}
  405192:	4618      	mov	r0, r3
  405194:	3720      	adds	r7, #32
  405196:	46bd      	mov	sp, r7
  405198:	bd80      	pop	{r7, pc}
  40519a:	bf00      	nop
  40519c:	00404db1 	.word	0x00404db1
  4051a0:	0040504d 	.word	0x0040504d
  4051a4:	00404eb9 	.word	0x00404eb9
  4051a8:	00404cfd 	.word	0x00404cfd

004051ac <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	xQueueHandle xQueueCreateMutex( unsigned char ucQueueType )
	{
  4051ac:	b590      	push	{r4, r7, lr}
  4051ae:	b085      	sub	sp, #20
  4051b0:	af00      	add	r7, sp, #0
  4051b2:	4603      	mov	r3, r0
  4051b4:	71fb      	strb	r3, [r7, #7]
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  4051b6:	2050      	movs	r0, #80	; 0x50
  4051b8:	4b21      	ldr	r3, [pc, #132]	; (405240 <xQueueCreateMutex+0x94>)
  4051ba:	4798      	blx	r3
  4051bc:	60f8      	str	r0, [r7, #12]
		if( pxNewQueue != NULL )
  4051be:	68fb      	ldr	r3, [r7, #12]
  4051c0:	2b00      	cmp	r3, #0
  4051c2:	d030      	beq.n	405226 <xQueueCreateMutex+0x7a>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
  4051c4:	68fb      	ldr	r3, [r7, #12]
  4051c6:	2200      	movs	r2, #0
  4051c8:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
  4051ca:	68fb      	ldr	r3, [r7, #12]
  4051cc:	2200      	movs	r2, #0
  4051ce:	601a      	str	r2, [r3, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
  4051d0:	68fb      	ldr	r3, [r7, #12]
  4051d2:	2200      	movs	r2, #0
  4051d4:	609a      	str	r2, [r3, #8]
			pxNewQueue->pcReadFrom = NULL;
  4051d6:	68fb      	ldr	r3, [r7, #12]
  4051d8:	2200      	movs	r2, #0
  4051da:	60da      	str	r2, [r3, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  4051dc:	68fb      	ldr	r3, [r7, #12]
  4051de:	2200      	movs	r2, #0
  4051e0:	639a      	str	r2, [r3, #56]	; 0x38
			pxNewQueue->uxLength = ( unsigned portBASE_TYPE ) 1U;
  4051e2:	68fb      	ldr	r3, [r7, #12]
  4051e4:	2201      	movs	r2, #1
  4051e6:	63da      	str	r2, [r3, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( unsigned portBASE_TYPE ) 0U;
  4051e8:	68fb      	ldr	r3, [r7, #12]
  4051ea:	2200      	movs	r2, #0
  4051ec:	641a      	str	r2, [r3, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
  4051ee:	68fb      	ldr	r3, [r7, #12]
  4051f0:	f04f 32ff 	mov.w	r2, #4294967295
  4051f4:	645a      	str	r2, [r3, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
  4051f6:	68fb      	ldr	r3, [r7, #12]
  4051f8:	f04f 32ff 	mov.w	r2, #4294967295
  4051fc:	649a      	str	r2, [r3, #72]	; 0x48

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				pxNewQueue->ucQueueType = ucQueueType;
  4051fe:	68fb      	ldr	r3, [r7, #12]
  405200:	79fa      	ldrb	r2, [r7, #7]
  405202:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
  405206:	68fb      	ldr	r3, [r7, #12]
  405208:	3310      	adds	r3, #16
  40520a:	4618      	mov	r0, r3
  40520c:	4b0d      	ldr	r3, [pc, #52]	; (405244 <xQueueCreateMutex+0x98>)
  40520e:	4798      	blx	r3
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
  405210:	68fb      	ldr	r3, [r7, #12]
  405212:	3324      	adds	r3, #36	; 0x24
  405214:	4618      	mov	r0, r3
  405216:	4b0b      	ldr	r3, [pc, #44]	; (405244 <xQueueCreateMutex+0x98>)
  405218:	4798      	blx	r3

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			xQueueGenericSend( pxNewQueue, NULL, ( portTickType ) 0U, queueSEND_TO_BACK );
  40521a:	68f8      	ldr	r0, [r7, #12]
  40521c:	2100      	movs	r1, #0
  40521e:	2200      	movs	r2, #0
  405220:	2300      	movs	r3, #0
  405222:	4c09      	ldr	r4, [pc, #36]	; (405248 <xQueueCreateMutex+0x9c>)
  405224:	47a0      	blx	r4
		else
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
  405226:	68fb      	ldr	r3, [r7, #12]
  405228:	2b00      	cmp	r3, #0
  40522a:	d103      	bne.n	405234 <xQueueCreateMutex+0x88>
  40522c:	4b07      	ldr	r3, [pc, #28]	; (40524c <xQueueCreateMutex+0xa0>)
  40522e:	4798      	blx	r3
  405230:	bf00      	nop
  405232:	e7fd      	b.n	405230 <xQueueCreateMutex+0x84>
		return pxNewQueue;
  405234:	68fb      	ldr	r3, [r7, #12]
	}
  405236:	4618      	mov	r0, r3
  405238:	3714      	adds	r7, #20
  40523a:	46bd      	mov	sp, r7
  40523c:	bd90      	pop	{r4, r7, pc}
  40523e:	bf00      	nop
  405240:	00404db1 	.word	0x00404db1
  405244:	004049cd 	.word	0x004049cd
  405248:	00405295 	.word	0x00405295
  40524c:	00404cfd 	.word	0x00404cfd

00405250 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if configUSE_COUNTING_SEMAPHORES == 1

	xQueueHandle xQueueCreateCountingSemaphore( unsigned portBASE_TYPE uxCountValue, unsigned portBASE_TYPE uxInitialCount )
	{
  405250:	b580      	push	{r7, lr}
  405252:	b084      	sub	sp, #16
  405254:	af00      	add	r7, sp, #0
  405256:	6078      	str	r0, [r7, #4]
  405258:	6039      	str	r1, [r7, #0]
	xQueueHandle pxHandle;

		pxHandle = xQueueGenericCreate( ( unsigned portBASE_TYPE ) uxCountValue, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
  40525a:	6878      	ldr	r0, [r7, #4]
  40525c:	2100      	movs	r1, #0
  40525e:	2202      	movs	r2, #2
  405260:	4b0a      	ldr	r3, [pc, #40]	; (40528c <xQueueCreateCountingSemaphore+0x3c>)
  405262:	4798      	blx	r3
  405264:	60f8      	str	r0, [r7, #12]

		if( pxHandle != NULL )
  405266:	68fb      	ldr	r3, [r7, #12]
  405268:	2b00      	cmp	r3, #0
  40526a:	d002      	beq.n	405272 <xQueueCreateCountingSemaphore+0x22>
		{
			pxHandle->uxMessagesWaiting = uxInitialCount;
  40526c:	68fb      	ldr	r3, [r7, #12]
  40526e:	683a      	ldr	r2, [r7, #0]
  405270:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( pxHandle );
  405272:	68fb      	ldr	r3, [r7, #12]
  405274:	2b00      	cmp	r3, #0
  405276:	d103      	bne.n	405280 <xQueueCreateCountingSemaphore+0x30>
  405278:	4b05      	ldr	r3, [pc, #20]	; (405290 <xQueueCreateCountingSemaphore+0x40>)
  40527a:	4798      	blx	r3
  40527c:	bf00      	nop
  40527e:	e7fd      	b.n	40527c <xQueueCreateCountingSemaphore+0x2c>
		return pxHandle;
  405280:	68fb      	ldr	r3, [r7, #12]
	}
  405282:	4618      	mov	r0, r3
  405284:	3710      	adds	r7, #16
  405286:	46bd      	mov	sp, r7
  405288:	bd80      	pop	{r7, pc}
  40528a:	bf00      	nop
  40528c:	00405115 	.word	0x00405115
  405290:	00404cfd 	.word	0x00404cfd

00405294 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  405294:	b580      	push	{r7, lr}
  405296:	b088      	sub	sp, #32
  405298:	af00      	add	r7, sp, #0
  40529a:	60f8      	str	r0, [r7, #12]
  40529c:	60b9      	str	r1, [r7, #8]
  40529e:	607a      	str	r2, [r7, #4]
  4052a0:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  4052a2:	2300      	movs	r3, #0
  4052a4:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  4052a6:	68fb      	ldr	r3, [r7, #12]
  4052a8:	2b00      	cmp	r3, #0
  4052aa:	d103      	bne.n	4052b4 <xQueueGenericSend+0x20>
  4052ac:	4b48      	ldr	r3, [pc, #288]	; (4053d0 <xQueueGenericSend+0x13c>)
  4052ae:	4798      	blx	r3
  4052b0:	bf00      	nop
  4052b2:	e7fd      	b.n	4052b0 <xQueueGenericSend+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  4052b4:	68bb      	ldr	r3, [r7, #8]
  4052b6:	2b00      	cmp	r3, #0
  4052b8:	d103      	bne.n	4052c2 <xQueueGenericSend+0x2e>
  4052ba:	68fb      	ldr	r3, [r7, #12]
  4052bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4052be:	2b00      	cmp	r3, #0
  4052c0:	d101      	bne.n	4052c6 <xQueueGenericSend+0x32>
  4052c2:	2301      	movs	r3, #1
  4052c4:	e000      	b.n	4052c8 <xQueueGenericSend+0x34>
  4052c6:	2300      	movs	r3, #0
  4052c8:	2b00      	cmp	r3, #0
  4052ca:	d103      	bne.n	4052d4 <xQueueGenericSend+0x40>
  4052cc:	4b40      	ldr	r3, [pc, #256]	; (4053d0 <xQueueGenericSend+0x13c>)
  4052ce:	4798      	blx	r3
  4052d0:	bf00      	nop
  4052d2:	e7fd      	b.n	4052d0 <xQueueGenericSend+0x3c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  4052d4:	4b3f      	ldr	r3, [pc, #252]	; (4053d4 <xQueueGenericSend+0x140>)
  4052d6:	4798      	blx	r3
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4052d8:	68fb      	ldr	r3, [r7, #12]
  4052da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4052dc:	68fb      	ldr	r3, [r7, #12]
  4052de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4052e0:	429a      	cmp	r2, r3
  4052e2:	d216      	bcs.n	405312 <xQueueGenericSend+0x7e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4052e4:	68f8      	ldr	r0, [r7, #12]
  4052e6:	68b9      	ldr	r1, [r7, #8]
  4052e8:	683a      	ldr	r2, [r7, #0]
  4052ea:	4b3b      	ldr	r3, [pc, #236]	; (4053d8 <xQueueGenericSend+0x144>)
  4052ec:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4052ee:	68fb      	ldr	r3, [r7, #12]
  4052f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4052f2:	2b00      	cmp	r3, #0
  4052f4:	d009      	beq.n	40530a <xQueueGenericSend+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  4052f6:	68fb      	ldr	r3, [r7, #12]
  4052f8:	3324      	adds	r3, #36	; 0x24
  4052fa:	4618      	mov	r0, r3
  4052fc:	4b37      	ldr	r3, [pc, #220]	; (4053dc <xQueueGenericSend+0x148>)
  4052fe:	4798      	blx	r3
  405300:	4603      	mov	r3, r0
  405302:	2b01      	cmp	r3, #1
  405304:	d101      	bne.n	40530a <xQueueGenericSend+0x76>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  405306:	4b36      	ldr	r3, [pc, #216]	; (4053e0 <xQueueGenericSend+0x14c>)
  405308:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  40530a:	4b36      	ldr	r3, [pc, #216]	; (4053e4 <xQueueGenericSend+0x150>)
  40530c:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  40530e:	2301      	movs	r3, #1
  405310:	e059      	b.n	4053c6 <xQueueGenericSend+0x132>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  405312:	687b      	ldr	r3, [r7, #4]
  405314:	2b00      	cmp	r3, #0
  405316:	d103      	bne.n	405320 <xQueueGenericSend+0x8c>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  405318:	4b32      	ldr	r3, [pc, #200]	; (4053e4 <xQueueGenericSend+0x150>)
  40531a:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  40531c:	2300      	movs	r3, #0
  40531e:	e052      	b.n	4053c6 <xQueueGenericSend+0x132>
				}
				else if( xEntryTimeSet == pdFALSE )
  405320:	69fb      	ldr	r3, [r7, #28]
  405322:	2b00      	cmp	r3, #0
  405324:	d106      	bne.n	405334 <xQueueGenericSend+0xa0>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  405326:	f107 0314 	add.w	r3, r7, #20
  40532a:	4618      	mov	r0, r3
  40532c:	4b2e      	ldr	r3, [pc, #184]	; (4053e8 <xQueueGenericSend+0x154>)
  40532e:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  405330:	2301      	movs	r3, #1
  405332:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  405334:	4b2b      	ldr	r3, [pc, #172]	; (4053e4 <xQueueGenericSend+0x150>)
  405336:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  405338:	4b2c      	ldr	r3, [pc, #176]	; (4053ec <xQueueGenericSend+0x158>)
  40533a:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40533c:	4b25      	ldr	r3, [pc, #148]	; (4053d4 <xQueueGenericSend+0x140>)
  40533e:	4798      	blx	r3
  405340:	68fb      	ldr	r3, [r7, #12]
  405342:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  405344:	f1b3 3fff 	cmp.w	r3, #4294967295
  405348:	d102      	bne.n	405350 <xQueueGenericSend+0xbc>
  40534a:	68fb      	ldr	r3, [r7, #12]
  40534c:	2200      	movs	r2, #0
  40534e:	645a      	str	r2, [r3, #68]	; 0x44
  405350:	68fb      	ldr	r3, [r7, #12]
  405352:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405354:	f1b3 3fff 	cmp.w	r3, #4294967295
  405358:	d102      	bne.n	405360 <xQueueGenericSend+0xcc>
  40535a:	68fb      	ldr	r3, [r7, #12]
  40535c:	2200      	movs	r2, #0
  40535e:	649a      	str	r2, [r3, #72]	; 0x48
  405360:	4b20      	ldr	r3, [pc, #128]	; (4053e4 <xQueueGenericSend+0x150>)
  405362:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  405364:	f107 0214 	add.w	r2, r7, #20
  405368:	1d3b      	adds	r3, r7, #4
  40536a:	4610      	mov	r0, r2
  40536c:	4619      	mov	r1, r3
  40536e:	4b20      	ldr	r3, [pc, #128]	; (4053f0 <xQueueGenericSend+0x15c>)
  405370:	4798      	blx	r3
  405372:	4603      	mov	r3, r0
  405374:	2b00      	cmp	r3, #0
  405376:	d11e      	bne.n	4053b6 <xQueueGenericSend+0x122>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  405378:	68f8      	ldr	r0, [r7, #12]
  40537a:	4b1e      	ldr	r3, [pc, #120]	; (4053f4 <xQueueGenericSend+0x160>)
  40537c:	4798      	blx	r3
  40537e:	4603      	mov	r3, r0
  405380:	2b00      	cmp	r3, #0
  405382:	d012      	beq.n	4053aa <xQueueGenericSend+0x116>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  405384:	68fb      	ldr	r3, [r7, #12]
  405386:	f103 0210 	add.w	r2, r3, #16
  40538a:	687b      	ldr	r3, [r7, #4]
  40538c:	4610      	mov	r0, r2
  40538e:	4619      	mov	r1, r3
  405390:	4b19      	ldr	r3, [pc, #100]	; (4053f8 <xQueueGenericSend+0x164>)
  405392:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  405394:	68f8      	ldr	r0, [r7, #12]
  405396:	4b19      	ldr	r3, [pc, #100]	; (4053fc <xQueueGenericSend+0x168>)
  405398:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  40539a:	4b19      	ldr	r3, [pc, #100]	; (405400 <xQueueGenericSend+0x16c>)
  40539c:	4798      	blx	r3
  40539e:	4603      	mov	r3, r0
  4053a0:	2b00      	cmp	r3, #0
  4053a2:	d10f      	bne.n	4053c4 <xQueueGenericSend+0x130>
				{
					portYIELD_WITHIN_API();
  4053a4:	4b0e      	ldr	r3, [pc, #56]	; (4053e0 <xQueueGenericSend+0x14c>)
  4053a6:	4798      	blx	r3
  4053a8:	e00c      	b.n	4053c4 <xQueueGenericSend+0x130>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4053aa:	68f8      	ldr	r0, [r7, #12]
  4053ac:	4b13      	ldr	r3, [pc, #76]	; (4053fc <xQueueGenericSend+0x168>)
  4053ae:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4053b0:	4b13      	ldr	r3, [pc, #76]	; (405400 <xQueueGenericSend+0x16c>)
  4053b2:	4798      	blx	r3
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
  4053b4:	e78e      	b.n	4052d4 <xQueueGenericSend+0x40>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  4053b6:	68f8      	ldr	r0, [r7, #12]
  4053b8:	4b10      	ldr	r3, [pc, #64]	; (4053fc <xQueueGenericSend+0x168>)
  4053ba:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4053bc:	4b10      	ldr	r3, [pc, #64]	; (405400 <xQueueGenericSend+0x16c>)
  4053be:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  4053c0:	2300      	movs	r3, #0
  4053c2:	e000      	b.n	4053c6 <xQueueGenericSend+0x132>
		}
	}
  4053c4:	e786      	b.n	4052d4 <xQueueGenericSend+0x40>
}
  4053c6:	4618      	mov	r0, r3
  4053c8:	3720      	adds	r7, #32
  4053ca:	46bd      	mov	sp, r7
  4053cc:	bd80      	pop	{r7, pc}
  4053ce:	bf00      	nop
  4053d0:	00404cfd 	.word	0x00404cfd
  4053d4:	00404cb9 	.word	0x00404cb9
  4053d8:	00405699 	.word	0x00405699
  4053dc:	004060e1 	.word	0x004060e1
  4053e0:	00404ca1 	.word	0x00404ca1
  4053e4:	00404cd5 	.word	0x00404cd5
  4053e8:	0040619d 	.word	0x0040619d
  4053ec:	00405c71 	.word	0x00405c71
  4053f0:	004061d5 	.word	0x004061d5
  4053f4:	00405885 	.word	0x00405885
  4053f8:	00406001 	.word	0x00406001
  4053fc:	004057a9 	.word	0x004057a9
  405400:	00405c8d 	.word	0x00405c8d

00405404 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  405404:	b580      	push	{r7, lr}
  405406:	b086      	sub	sp, #24
  405408:	af00      	add	r7, sp, #0
  40540a:	60f8      	str	r0, [r7, #12]
  40540c:	60b9      	str	r1, [r7, #8]
  40540e:	607a      	str	r2, [r7, #4]
  405410:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  405412:	68fb      	ldr	r3, [r7, #12]
  405414:	2b00      	cmp	r3, #0
  405416:	d103      	bne.n	405420 <xQueueGenericSendFromISR+0x1c>
  405418:	4b25      	ldr	r3, [pc, #148]	; (4054b0 <xQueueGenericSendFromISR+0xac>)
  40541a:	4798      	blx	r3
  40541c:	bf00      	nop
  40541e:	e7fd      	b.n	40541c <xQueueGenericSendFromISR+0x18>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  405420:	68bb      	ldr	r3, [r7, #8]
  405422:	2b00      	cmp	r3, #0
  405424:	d103      	bne.n	40542e <xQueueGenericSendFromISR+0x2a>
  405426:	68fb      	ldr	r3, [r7, #12]
  405428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40542a:	2b00      	cmp	r3, #0
  40542c:	d101      	bne.n	405432 <xQueueGenericSendFromISR+0x2e>
  40542e:	2301      	movs	r3, #1
  405430:	e000      	b.n	405434 <xQueueGenericSendFromISR+0x30>
  405432:	2300      	movs	r3, #0
  405434:	2b00      	cmp	r3, #0
  405436:	d103      	bne.n	405440 <xQueueGenericSendFromISR+0x3c>
  405438:	4b1d      	ldr	r3, [pc, #116]	; (4054b0 <xQueueGenericSendFromISR+0xac>)
  40543a:	4798      	blx	r3
  40543c:	bf00      	nop
  40543e:	e7fd      	b.n	40543c <xQueueGenericSendFromISR+0x38>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  405440:	4b1b      	ldr	r3, [pc, #108]	; (4054b0 <xQueueGenericSendFromISR+0xac>)
  405442:	4798      	blx	r3
  405444:	6138      	str	r0, [r7, #16]
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  405446:	68fb      	ldr	r3, [r7, #12]
  405448:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40544a:	68fb      	ldr	r3, [r7, #12]
  40544c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40544e:	429a      	cmp	r2, r3
  405450:	d224      	bcs.n	40549c <xQueueGenericSendFromISR+0x98>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  405452:	68f8      	ldr	r0, [r7, #12]
  405454:	68b9      	ldr	r1, [r7, #8]
  405456:	683a      	ldr	r2, [r7, #0]
  405458:	4b16      	ldr	r3, [pc, #88]	; (4054b4 <xQueueGenericSendFromISR+0xb0>)
  40545a:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  40545c:	68fb      	ldr	r3, [r7, #12]
  40545e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405460:	f1b3 3fff 	cmp.w	r3, #4294967295
  405464:	d112      	bne.n	40548c <xQueueGenericSendFromISR+0x88>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  405466:	68fb      	ldr	r3, [r7, #12]
  405468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40546a:	2b00      	cmp	r3, #0
  40546c:	d013      	beq.n	405496 <xQueueGenericSendFromISR+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40546e:	68fb      	ldr	r3, [r7, #12]
  405470:	3324      	adds	r3, #36	; 0x24
  405472:	4618      	mov	r0, r3
  405474:	4b10      	ldr	r3, [pc, #64]	; (4054b8 <xQueueGenericSendFromISR+0xb4>)
  405476:	4798      	blx	r3
  405478:	4603      	mov	r3, r0
  40547a:	2b00      	cmp	r3, #0
  40547c:	d00b      	beq.n	405496 <xQueueGenericSendFromISR+0x92>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  40547e:	687b      	ldr	r3, [r7, #4]
  405480:	2b00      	cmp	r3, #0
  405482:	d008      	beq.n	405496 <xQueueGenericSendFromISR+0x92>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  405484:	687b      	ldr	r3, [r7, #4]
  405486:	2201      	movs	r2, #1
  405488:	601a      	str	r2, [r3, #0]
  40548a:	e004      	b.n	405496 <xQueueGenericSendFromISR+0x92>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  40548c:	68fb      	ldr	r3, [r7, #12]
  40548e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405490:	1c5a      	adds	r2, r3, #1
  405492:	68fb      	ldr	r3, [r7, #12]
  405494:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  405496:	2301      	movs	r3, #1
  405498:	617b      	str	r3, [r7, #20]
  40549a:	e001      	b.n	4054a0 <xQueueGenericSendFromISR+0x9c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  40549c:	2300      	movs	r3, #0
  40549e:	617b      	str	r3, [r7, #20]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  4054a0:	6938      	ldr	r0, [r7, #16]
  4054a2:	4b06      	ldr	r3, [pc, #24]	; (4054bc <xQueueGenericSendFromISR+0xb8>)
  4054a4:	4798      	blx	r3

	return xReturn;
  4054a6:	697b      	ldr	r3, [r7, #20]
}
  4054a8:	4618      	mov	r0, r3
  4054aa:	3718      	adds	r7, #24
  4054ac:	46bd      	mov	sp, r7
  4054ae:	bd80      	pop	{r7, pc}
  4054b0:	00404cfd 	.word	0x00404cfd
  4054b4:	00405699 	.word	0x00405699
  4054b8:	004060e1 	.word	0x004060e1
  4054bc:	00404d11 	.word	0x00404d11

004054c0 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  4054c0:	b580      	push	{r7, lr}
  4054c2:	b088      	sub	sp, #32
  4054c4:	af00      	add	r7, sp, #0
  4054c6:	60f8      	str	r0, [r7, #12]
  4054c8:	60b9      	str	r1, [r7, #8]
  4054ca:	607a      	str	r2, [r7, #4]
  4054cc:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  4054ce:	2300      	movs	r3, #0
  4054d0:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  4054d2:	68fb      	ldr	r3, [r7, #12]
  4054d4:	2b00      	cmp	r3, #0
  4054d6:	d103      	bne.n	4054e0 <xQueueGenericReceive+0x20>
  4054d8:	4b60      	ldr	r3, [pc, #384]	; (40565c <xQueueGenericReceive+0x19c>)
  4054da:	4798      	blx	r3
  4054dc:	bf00      	nop
  4054de:	e7fd      	b.n	4054dc <xQueueGenericReceive+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  4054e0:	68bb      	ldr	r3, [r7, #8]
  4054e2:	2b00      	cmp	r3, #0
  4054e4:	d103      	bne.n	4054ee <xQueueGenericReceive+0x2e>
  4054e6:	68fb      	ldr	r3, [r7, #12]
  4054e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4054ea:	2b00      	cmp	r3, #0
  4054ec:	d101      	bne.n	4054f2 <xQueueGenericReceive+0x32>
  4054ee:	2301      	movs	r3, #1
  4054f0:	e000      	b.n	4054f4 <xQueueGenericReceive+0x34>
  4054f2:	2300      	movs	r3, #0
  4054f4:	2b00      	cmp	r3, #0
  4054f6:	d103      	bne.n	405500 <xQueueGenericReceive+0x40>
  4054f8:	4b58      	ldr	r3, [pc, #352]	; (40565c <xQueueGenericReceive+0x19c>)
  4054fa:	4798      	blx	r3
  4054fc:	bf00      	nop
  4054fe:	e7fd      	b.n	4054fc <xQueueGenericReceive+0x3c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  405500:	4b57      	ldr	r3, [pc, #348]	; (405660 <xQueueGenericReceive+0x1a0>)
  405502:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  405504:	68fb      	ldr	r3, [r7, #12]
  405506:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  405508:	2b00      	cmp	r3, #0
  40550a:	d03b      	beq.n	405584 <xQueueGenericReceive+0xc4>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  40550c:	68fb      	ldr	r3, [r7, #12]
  40550e:	68db      	ldr	r3, [r3, #12]
  405510:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  405512:	68f8      	ldr	r0, [r7, #12]
  405514:	68b9      	ldr	r1, [r7, #8]
  405516:	4b53      	ldr	r3, [pc, #332]	; (405664 <xQueueGenericReceive+0x1a4>)
  405518:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  40551a:	683b      	ldr	r3, [r7, #0]
  40551c:	2b00      	cmp	r3, #0
  40551e:	d11c      	bne.n	40555a <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  405520:	68fb      	ldr	r3, [r7, #12]
  405522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  405524:	1e5a      	subs	r2, r3, #1
  405526:	68fb      	ldr	r3, [r7, #12]
  405528:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  40552a:	68fb      	ldr	r3, [r7, #12]
  40552c:	681b      	ldr	r3, [r3, #0]
  40552e:	2b00      	cmp	r3, #0
  405530:	d104      	bne.n	40553c <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  405532:	4b4d      	ldr	r3, [pc, #308]	; (405668 <xQueueGenericReceive+0x1a8>)
  405534:	4798      	blx	r3
  405536:	4602      	mov	r2, r0
  405538:	68fb      	ldr	r3, [r7, #12]
  40553a:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40553c:	68fb      	ldr	r3, [r7, #12]
  40553e:	691b      	ldr	r3, [r3, #16]
  405540:	2b00      	cmp	r3, #0
  405542:	d01b      	beq.n	40557c <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  405544:	68fb      	ldr	r3, [r7, #12]
  405546:	3310      	adds	r3, #16
  405548:	4618      	mov	r0, r3
  40554a:	4b48      	ldr	r3, [pc, #288]	; (40566c <xQueueGenericReceive+0x1ac>)
  40554c:	4798      	blx	r3
  40554e:	4603      	mov	r3, r0
  405550:	2b01      	cmp	r3, #1
  405552:	d113      	bne.n	40557c <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
  405554:	4b46      	ldr	r3, [pc, #280]	; (405670 <xQueueGenericReceive+0x1b0>)
  405556:	4798      	blx	r3
  405558:	e010      	b.n	40557c <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  40555a:	68fb      	ldr	r3, [r7, #12]
  40555c:	69ba      	ldr	r2, [r7, #24]
  40555e:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  405560:	68fb      	ldr	r3, [r7, #12]
  405562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  405564:	2b00      	cmp	r3, #0
  405566:	d009      	beq.n	40557c <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  405568:	68fb      	ldr	r3, [r7, #12]
  40556a:	3324      	adds	r3, #36	; 0x24
  40556c:	4618      	mov	r0, r3
  40556e:	4b3f      	ldr	r3, [pc, #252]	; (40566c <xQueueGenericReceive+0x1ac>)
  405570:	4798      	blx	r3
  405572:	4603      	mov	r3, r0
  405574:	2b00      	cmp	r3, #0
  405576:	d001      	beq.n	40557c <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  405578:	4b3d      	ldr	r3, [pc, #244]	; (405670 <xQueueGenericReceive+0x1b0>)
  40557a:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  40557c:	4b3d      	ldr	r3, [pc, #244]	; (405674 <xQueueGenericReceive+0x1b4>)
  40557e:	4798      	blx	r3
				return pdPASS;
  405580:	2301      	movs	r3, #1
  405582:	e066      	b.n	405652 <xQueueGenericReceive+0x192>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  405584:	687b      	ldr	r3, [r7, #4]
  405586:	2b00      	cmp	r3, #0
  405588:	d103      	bne.n	405592 <xQueueGenericReceive+0xd2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  40558a:	4b3a      	ldr	r3, [pc, #232]	; (405674 <xQueueGenericReceive+0x1b4>)
  40558c:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  40558e:	2300      	movs	r3, #0
  405590:	e05f      	b.n	405652 <xQueueGenericReceive+0x192>
				}
				else if( xEntryTimeSet == pdFALSE )
  405592:	69fb      	ldr	r3, [r7, #28]
  405594:	2b00      	cmp	r3, #0
  405596:	d106      	bne.n	4055a6 <xQueueGenericReceive+0xe6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  405598:	f107 0310 	add.w	r3, r7, #16
  40559c:	4618      	mov	r0, r3
  40559e:	4b36      	ldr	r3, [pc, #216]	; (405678 <xQueueGenericReceive+0x1b8>)
  4055a0:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  4055a2:	2301      	movs	r3, #1
  4055a4:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  4055a6:	4b33      	ldr	r3, [pc, #204]	; (405674 <xQueueGenericReceive+0x1b4>)
  4055a8:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  4055aa:	4b34      	ldr	r3, [pc, #208]	; (40567c <xQueueGenericReceive+0x1bc>)
  4055ac:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4055ae:	4b2c      	ldr	r3, [pc, #176]	; (405660 <xQueueGenericReceive+0x1a0>)
  4055b0:	4798      	blx	r3
  4055b2:	68fb      	ldr	r3, [r7, #12]
  4055b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4055b6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4055ba:	d102      	bne.n	4055c2 <xQueueGenericReceive+0x102>
  4055bc:	68fb      	ldr	r3, [r7, #12]
  4055be:	2200      	movs	r2, #0
  4055c0:	645a      	str	r2, [r3, #68]	; 0x44
  4055c2:	68fb      	ldr	r3, [r7, #12]
  4055c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4055c6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4055ca:	d102      	bne.n	4055d2 <xQueueGenericReceive+0x112>
  4055cc:	68fb      	ldr	r3, [r7, #12]
  4055ce:	2200      	movs	r2, #0
  4055d0:	649a      	str	r2, [r3, #72]	; 0x48
  4055d2:	4b28      	ldr	r3, [pc, #160]	; (405674 <xQueueGenericReceive+0x1b4>)
  4055d4:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4055d6:	f107 0210 	add.w	r2, r7, #16
  4055da:	1d3b      	adds	r3, r7, #4
  4055dc:	4610      	mov	r0, r2
  4055de:	4619      	mov	r1, r3
  4055e0:	4b27      	ldr	r3, [pc, #156]	; (405680 <xQueueGenericReceive+0x1c0>)
  4055e2:	4798      	blx	r3
  4055e4:	4603      	mov	r3, r0
  4055e6:	2b00      	cmp	r3, #0
  4055e8:	d12b      	bne.n	405642 <xQueueGenericReceive+0x182>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  4055ea:	68f8      	ldr	r0, [r7, #12]
  4055ec:	4b25      	ldr	r3, [pc, #148]	; (405684 <xQueueGenericReceive+0x1c4>)
  4055ee:	4798      	blx	r3
  4055f0:	4603      	mov	r3, r0
  4055f2:	2b00      	cmp	r3, #0
  4055f4:	d01f      	beq.n	405636 <xQueueGenericReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4055f6:	68fb      	ldr	r3, [r7, #12]
  4055f8:	681b      	ldr	r3, [r3, #0]
  4055fa:	2b00      	cmp	r3, #0
  4055fc:	d108      	bne.n	405610 <xQueueGenericReceive+0x150>
					{
						portENTER_CRITICAL();
  4055fe:	4b18      	ldr	r3, [pc, #96]	; (405660 <xQueueGenericReceive+0x1a0>)
  405600:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  405602:	68fb      	ldr	r3, [r7, #12]
  405604:	685b      	ldr	r3, [r3, #4]
  405606:	4618      	mov	r0, r3
  405608:	4b1f      	ldr	r3, [pc, #124]	; (405688 <xQueueGenericReceive+0x1c8>)
  40560a:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  40560c:	4b19      	ldr	r3, [pc, #100]	; (405674 <xQueueGenericReceive+0x1b4>)
  40560e:	4798      	blx	r3
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  405610:	68fb      	ldr	r3, [r7, #12]
  405612:	f103 0224 	add.w	r2, r3, #36	; 0x24
  405616:	687b      	ldr	r3, [r7, #4]
  405618:	4610      	mov	r0, r2
  40561a:	4619      	mov	r1, r3
  40561c:	4b1b      	ldr	r3, [pc, #108]	; (40568c <xQueueGenericReceive+0x1cc>)
  40561e:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  405620:	68f8      	ldr	r0, [r7, #12]
  405622:	4b1b      	ldr	r3, [pc, #108]	; (405690 <xQueueGenericReceive+0x1d0>)
  405624:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  405626:	4b1b      	ldr	r3, [pc, #108]	; (405694 <xQueueGenericReceive+0x1d4>)
  405628:	4798      	blx	r3
  40562a:	4603      	mov	r3, r0
  40562c:	2b00      	cmp	r3, #0
  40562e:	d10f      	bne.n	405650 <xQueueGenericReceive+0x190>
				{
					portYIELD_WITHIN_API();
  405630:	4b0f      	ldr	r3, [pc, #60]	; (405670 <xQueueGenericReceive+0x1b0>)
  405632:	4798      	blx	r3
  405634:	e00c      	b.n	405650 <xQueueGenericReceive+0x190>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  405636:	68f8      	ldr	r0, [r7, #12]
  405638:	4b15      	ldr	r3, [pc, #84]	; (405690 <xQueueGenericReceive+0x1d0>)
  40563a:	4798      	blx	r3
				( void ) xTaskResumeAll();
  40563c:	4b15      	ldr	r3, [pc, #84]	; (405694 <xQueueGenericReceive+0x1d4>)
  40563e:	4798      	blx	r3
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
  405640:	e75e      	b.n	405500 <xQueueGenericReceive+0x40>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  405642:	68f8      	ldr	r0, [r7, #12]
  405644:	4b12      	ldr	r3, [pc, #72]	; (405690 <xQueueGenericReceive+0x1d0>)
  405646:	4798      	blx	r3
			( void ) xTaskResumeAll();
  405648:	4b12      	ldr	r3, [pc, #72]	; (405694 <xQueueGenericReceive+0x1d4>)
  40564a:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  40564c:	2300      	movs	r3, #0
  40564e:	e000      	b.n	405652 <xQueueGenericReceive+0x192>
		}
	}
  405650:	e756      	b.n	405500 <xQueueGenericReceive+0x40>
}
  405652:	4618      	mov	r0, r3
  405654:	3720      	adds	r7, #32
  405656:	46bd      	mov	sp, r7
  405658:	bd80      	pop	{r7, pc}
  40565a:	bf00      	nop
  40565c:	00404cfd 	.word	0x00404cfd
  405660:	00404cb9 	.word	0x00404cb9
  405664:	00405759 	.word	0x00405759
  405668:	00406555 	.word	0x00406555
  40566c:	004060e1 	.word	0x004060e1
  405670:	00404ca1 	.word	0x00404ca1
  405674:	00404cd5 	.word	0x00404cd5
  405678:	0040619d 	.word	0x0040619d
  40567c:	00405c71 	.word	0x00405c71
  405680:	004061d5 	.word	0x004061d5
  405684:	00405851 	.word	0x00405851
  405688:	004065b1 	.word	0x004065b1
  40568c:	00406001 	.word	0x00406001
  405690:	004057a9 	.word	0x004057a9
  405694:	00405c8d 	.word	0x00405c8d

00405698 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  405698:	b580      	push	{r7, lr}
  40569a:	b084      	sub	sp, #16
  40569c:	af00      	add	r7, sp, #0
  40569e:	60f8      	str	r0, [r7, #12]
  4056a0:	60b9      	str	r1, [r7, #8]
  4056a2:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  4056a4:	68fb      	ldr	r3, [r7, #12]
  4056a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4056a8:	2b00      	cmp	r3, #0
  4056aa:	d10c      	bne.n	4056c6 <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4056ac:	68fb      	ldr	r3, [r7, #12]
  4056ae:	681b      	ldr	r3, [r3, #0]
  4056b0:	2b00      	cmp	r3, #0
  4056b2:	d145      	bne.n	405740 <prvCopyDataToQueue+0xa8>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  4056b4:	68fb      	ldr	r3, [r7, #12]
  4056b6:	685b      	ldr	r3, [r3, #4]
  4056b8:	4618      	mov	r0, r3
  4056ba:	4b25      	ldr	r3, [pc, #148]	; (405750 <prvCopyDataToQueue+0xb8>)
  4056bc:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  4056be:	68fb      	ldr	r3, [r7, #12]
  4056c0:	2200      	movs	r2, #0
  4056c2:	605a      	str	r2, [r3, #4]
  4056c4:	e03c      	b.n	405740 <prvCopyDataToQueue+0xa8>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  4056c6:	687b      	ldr	r3, [r7, #4]
  4056c8:	2b00      	cmp	r3, #0
  4056ca:	d11a      	bne.n	405702 <prvCopyDataToQueue+0x6a>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  4056cc:	68fb      	ldr	r3, [r7, #12]
  4056ce:	689a      	ldr	r2, [r3, #8]
  4056d0:	68fb      	ldr	r3, [r7, #12]
  4056d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4056d4:	4610      	mov	r0, r2
  4056d6:	68b9      	ldr	r1, [r7, #8]
  4056d8:	461a      	mov	r2, r3
  4056da:	4b1e      	ldr	r3, [pc, #120]	; (405754 <prvCopyDataToQueue+0xbc>)
  4056dc:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  4056de:	68fb      	ldr	r3, [r7, #12]
  4056e0:	689a      	ldr	r2, [r3, #8]
  4056e2:	68fb      	ldr	r3, [r7, #12]
  4056e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4056e6:	441a      	add	r2, r3
  4056e8:	68fb      	ldr	r3, [r7, #12]
  4056ea:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  4056ec:	68fb      	ldr	r3, [r7, #12]
  4056ee:	689a      	ldr	r2, [r3, #8]
  4056f0:	68fb      	ldr	r3, [r7, #12]
  4056f2:	685b      	ldr	r3, [r3, #4]
  4056f4:	429a      	cmp	r2, r3
  4056f6:	d323      	bcc.n	405740 <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  4056f8:	68fb      	ldr	r3, [r7, #12]
  4056fa:	681a      	ldr	r2, [r3, #0]
  4056fc:	68fb      	ldr	r3, [r7, #12]
  4056fe:	609a      	str	r2, [r3, #8]
  405700:	e01e      	b.n	405740 <prvCopyDataToQueue+0xa8>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  405702:	68fb      	ldr	r3, [r7, #12]
  405704:	68da      	ldr	r2, [r3, #12]
  405706:	68fb      	ldr	r3, [r7, #12]
  405708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40570a:	4610      	mov	r0, r2
  40570c:	68b9      	ldr	r1, [r7, #8]
  40570e:	461a      	mov	r2, r3
  405710:	4b10      	ldr	r3, [pc, #64]	; (405754 <prvCopyDataToQueue+0xbc>)
  405712:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  405714:	68fb      	ldr	r3, [r7, #12]
  405716:	68da      	ldr	r2, [r3, #12]
  405718:	68fb      	ldr	r3, [r7, #12]
  40571a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  40571c:	425b      	negs	r3, r3
  40571e:	441a      	add	r2, r3
  405720:	68fb      	ldr	r3, [r7, #12]
  405722:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  405724:	68fb      	ldr	r3, [r7, #12]
  405726:	68da      	ldr	r2, [r3, #12]
  405728:	68fb      	ldr	r3, [r7, #12]
  40572a:	681b      	ldr	r3, [r3, #0]
  40572c:	429a      	cmp	r2, r3
  40572e:	d207      	bcs.n	405740 <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  405730:	68fb      	ldr	r3, [r7, #12]
  405732:	685a      	ldr	r2, [r3, #4]
  405734:	68fb      	ldr	r3, [r7, #12]
  405736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405738:	425b      	negs	r3, r3
  40573a:	441a      	add	r2, r3
  40573c:	68fb      	ldr	r3, [r7, #12]
  40573e:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  405740:	68fb      	ldr	r3, [r7, #12]
  405742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  405744:	1c5a      	adds	r2, r3, #1
  405746:	68fb      	ldr	r3, [r7, #12]
  405748:	639a      	str	r2, [r3, #56]	; 0x38
}
  40574a:	3710      	adds	r7, #16
  40574c:	46bd      	mov	sp, r7
  40574e:	bd80      	pop	{r7, pc}
  405750:	00406661 	.word	0x00406661
  405754:	0040a275 	.word	0x0040a275

00405758 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  405758:	b580      	push	{r7, lr}
  40575a:	b082      	sub	sp, #8
  40575c:	af00      	add	r7, sp, #0
  40575e:	6078      	str	r0, [r7, #4]
  405760:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  405762:	687b      	ldr	r3, [r7, #4]
  405764:	681b      	ldr	r3, [r3, #0]
  405766:	2b00      	cmp	r3, #0
  405768:	d019      	beq.n	40579e <prvCopyDataFromQueue+0x46>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  40576a:	687b      	ldr	r3, [r7, #4]
  40576c:	68da      	ldr	r2, [r3, #12]
  40576e:	687b      	ldr	r3, [r7, #4]
  405770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405772:	441a      	add	r2, r3
  405774:	687b      	ldr	r3, [r7, #4]
  405776:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  405778:	687b      	ldr	r3, [r7, #4]
  40577a:	68da      	ldr	r2, [r3, #12]
  40577c:	687b      	ldr	r3, [r7, #4]
  40577e:	685b      	ldr	r3, [r3, #4]
  405780:	429a      	cmp	r2, r3
  405782:	d303      	bcc.n	40578c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  405784:	687b      	ldr	r3, [r7, #4]
  405786:	681a      	ldr	r2, [r3, #0]
  405788:	687b      	ldr	r3, [r7, #4]
  40578a:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  40578c:	687b      	ldr	r3, [r7, #4]
  40578e:	68da      	ldr	r2, [r3, #12]
  405790:	687b      	ldr	r3, [r7, #4]
  405792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405794:	6838      	ldr	r0, [r7, #0]
  405796:	4611      	mov	r1, r2
  405798:	461a      	mov	r2, r3
  40579a:	4b02      	ldr	r3, [pc, #8]	; (4057a4 <prvCopyDataFromQueue+0x4c>)
  40579c:	4798      	blx	r3
	}
}
  40579e:	3708      	adds	r7, #8
  4057a0:	46bd      	mov	sp, r7
  4057a2:	bd80      	pop	{r7, pc}
  4057a4:	0040a275 	.word	0x0040a275

004057a8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  4057a8:	b580      	push	{r7, lr}
  4057aa:	b082      	sub	sp, #8
  4057ac:	af00      	add	r7, sp, #0
  4057ae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  4057b0:	4b23      	ldr	r3, [pc, #140]	; (405840 <prvUnlockQueue+0x98>)
  4057b2:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4057b4:	e014      	b.n	4057e0 <prvUnlockQueue+0x38>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4057b6:	687b      	ldr	r3, [r7, #4]
  4057b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4057ba:	2b00      	cmp	r3, #0
  4057bc:	d00f      	beq.n	4057de <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4057be:	687b      	ldr	r3, [r7, #4]
  4057c0:	3324      	adds	r3, #36	; 0x24
  4057c2:	4618      	mov	r0, r3
  4057c4:	4b1f      	ldr	r3, [pc, #124]	; (405844 <prvUnlockQueue+0x9c>)
  4057c6:	4798      	blx	r3
  4057c8:	4603      	mov	r3, r0
  4057ca:	2b00      	cmp	r3, #0
  4057cc:	d001      	beq.n	4057d2 <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  4057ce:	4b1e      	ldr	r3, [pc, #120]	; (405848 <prvUnlockQueue+0xa0>)
  4057d0:	4798      	blx	r3
				}

				--( pxQueue->xTxLock );
  4057d2:	687b      	ldr	r3, [r7, #4]
  4057d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4057d6:	1e5a      	subs	r2, r3, #1
  4057d8:	687b      	ldr	r3, [r7, #4]
  4057da:	649a      	str	r2, [r3, #72]	; 0x48
  4057dc:	e000      	b.n	4057e0 <prvUnlockQueue+0x38>
			}
			else
			{
				break;
  4057de:	e003      	b.n	4057e8 <prvUnlockQueue+0x40>
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4057e0:	687b      	ldr	r3, [r7, #4]
  4057e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4057e4:	2b00      	cmp	r3, #0
  4057e6:	dce6      	bgt.n	4057b6 <prvUnlockQueue+0xe>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  4057e8:	687b      	ldr	r3, [r7, #4]
  4057ea:	f04f 32ff 	mov.w	r2, #4294967295
  4057ee:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  4057f0:	4b16      	ldr	r3, [pc, #88]	; (40584c <prvUnlockQueue+0xa4>)
  4057f2:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  4057f4:	4b12      	ldr	r3, [pc, #72]	; (405840 <prvUnlockQueue+0x98>)
  4057f6:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4057f8:	e014      	b.n	405824 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4057fa:	687b      	ldr	r3, [r7, #4]
  4057fc:	691b      	ldr	r3, [r3, #16]
  4057fe:	2b00      	cmp	r3, #0
  405800:	d00f      	beq.n	405822 <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  405802:	687b      	ldr	r3, [r7, #4]
  405804:	3310      	adds	r3, #16
  405806:	4618      	mov	r0, r3
  405808:	4b0e      	ldr	r3, [pc, #56]	; (405844 <prvUnlockQueue+0x9c>)
  40580a:	4798      	blx	r3
  40580c:	4603      	mov	r3, r0
  40580e:	2b00      	cmp	r3, #0
  405810:	d001      	beq.n	405816 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
  405812:	4b0d      	ldr	r3, [pc, #52]	; (405848 <prvUnlockQueue+0xa0>)
  405814:	4798      	blx	r3
				}

				--( pxQueue->xRxLock );
  405816:	687b      	ldr	r3, [r7, #4]
  405818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  40581a:	1e5a      	subs	r2, r3, #1
  40581c:	687b      	ldr	r3, [r7, #4]
  40581e:	645a      	str	r2, [r3, #68]	; 0x44
  405820:	e000      	b.n	405824 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
  405822:	e003      	b.n	40582c <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  405824:	687b      	ldr	r3, [r7, #4]
  405826:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  405828:	2b00      	cmp	r3, #0
  40582a:	dce6      	bgt.n	4057fa <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  40582c:	687b      	ldr	r3, [r7, #4]
  40582e:	f04f 32ff 	mov.w	r2, #4294967295
  405832:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  405834:	4b05      	ldr	r3, [pc, #20]	; (40584c <prvUnlockQueue+0xa4>)
  405836:	4798      	blx	r3
}
  405838:	3708      	adds	r7, #8
  40583a:	46bd      	mov	sp, r7
  40583c:	bd80      	pop	{r7, pc}
  40583e:	bf00      	nop
  405840:	00404cb9 	.word	0x00404cb9
  405844:	004060e1 	.word	0x004060e1
  405848:	00406289 	.word	0x00406289
  40584c:	00404cd5 	.word	0x00404cd5

00405850 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
  405850:	b580      	push	{r7, lr}
  405852:	b084      	sub	sp, #16
  405854:	af00      	add	r7, sp, #0
  405856:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  405858:	4b08      	ldr	r3, [pc, #32]	; (40587c <prvIsQueueEmpty+0x2c>)
  40585a:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  40585c:	687b      	ldr	r3, [r7, #4]
  40585e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  405860:	2b00      	cmp	r3, #0
  405862:	bf14      	ite	ne
  405864:	2300      	movne	r3, #0
  405866:	2301      	moveq	r3, #1
  405868:	b2db      	uxtb	r3, r3
  40586a:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  40586c:	4b04      	ldr	r3, [pc, #16]	; (405880 <prvIsQueueEmpty+0x30>)
  40586e:	4798      	blx	r3

	return xReturn;
  405870:	68fb      	ldr	r3, [r7, #12]
}
  405872:	4618      	mov	r0, r3
  405874:	3710      	adds	r7, #16
  405876:	46bd      	mov	sp, r7
  405878:	bd80      	pop	{r7, pc}
  40587a:	bf00      	nop
  40587c:	00404cb9 	.word	0x00404cb9
  405880:	00404cd5 	.word	0x00404cd5

00405884 <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
  405884:	b580      	push	{r7, lr}
  405886:	b084      	sub	sp, #16
  405888:	af00      	add	r7, sp, #0
  40588a:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  40588c:	4b09      	ldr	r3, [pc, #36]	; (4058b4 <prvIsQueueFull+0x30>)
  40588e:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  405890:	687b      	ldr	r3, [r7, #4]
  405892:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405894:	687b      	ldr	r3, [r7, #4]
  405896:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  405898:	429a      	cmp	r2, r3
  40589a:	bf14      	ite	ne
  40589c:	2300      	movne	r3, #0
  40589e:	2301      	moveq	r3, #1
  4058a0:	b2db      	uxtb	r3, r3
  4058a2:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  4058a4:	4b04      	ldr	r3, [pc, #16]	; (4058b8 <prvIsQueueFull+0x34>)
  4058a6:	4798      	blx	r3

	return xReturn;
  4058a8:	68fb      	ldr	r3, [r7, #12]
}
  4058aa:	4618      	mov	r0, r3
  4058ac:	3710      	adds	r7, #16
  4058ae:	46bd      	mov	sp, r7
  4058b0:	bd80      	pop	{r7, pc}
  4058b2:	bf00      	nop
  4058b4:	00404cb9 	.word	0x00404cb9
  4058b8:	00404cd5 	.word	0x00404cd5

004058bc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  4058bc:	b580      	push	{r7, lr}
  4058be:	b082      	sub	sp, #8
  4058c0:	af00      	add	r7, sp, #0
  4058c2:	6078      	str	r0, [r7, #4]
  4058c4:	6039      	str	r1, [r7, #0]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  4058c6:	4b12      	ldr	r3, [pc, #72]	; (405910 <vQueueWaitForMessageRestricted+0x54>)
  4058c8:	4798      	blx	r3
  4058ca:	687b      	ldr	r3, [r7, #4]
  4058cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4058ce:	f1b3 3fff 	cmp.w	r3, #4294967295
  4058d2:	d102      	bne.n	4058da <vQueueWaitForMessageRestricted+0x1e>
  4058d4:	687b      	ldr	r3, [r7, #4]
  4058d6:	2200      	movs	r2, #0
  4058d8:	645a      	str	r2, [r3, #68]	; 0x44
  4058da:	687b      	ldr	r3, [r7, #4]
  4058dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4058de:	f1b3 3fff 	cmp.w	r3, #4294967295
  4058e2:	d102      	bne.n	4058ea <vQueueWaitForMessageRestricted+0x2e>
  4058e4:	687b      	ldr	r3, [r7, #4]
  4058e6:	2200      	movs	r2, #0
  4058e8:	649a      	str	r2, [r3, #72]	; 0x48
  4058ea:	4b0a      	ldr	r3, [pc, #40]	; (405914 <vQueueWaitForMessageRestricted+0x58>)
  4058ec:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  4058ee:	687b      	ldr	r3, [r7, #4]
  4058f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4058f2:	2b00      	cmp	r3, #0
  4058f4:	d105      	bne.n	405902 <vQueueWaitForMessageRestricted+0x46>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4058f6:	687b      	ldr	r3, [r7, #4]
  4058f8:	3324      	adds	r3, #36	; 0x24
  4058fa:	4618      	mov	r0, r3
  4058fc:	6839      	ldr	r1, [r7, #0]
  4058fe:	4b06      	ldr	r3, [pc, #24]	; (405918 <vQueueWaitForMessageRestricted+0x5c>)
  405900:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  405902:	6878      	ldr	r0, [r7, #4]
  405904:	4b05      	ldr	r3, [pc, #20]	; (40591c <vQueueWaitForMessageRestricted+0x60>)
  405906:	4798      	blx	r3
	}
  405908:	3708      	adds	r7, #8
  40590a:	46bd      	mov	sp, r7
  40590c:	bd80      	pop	{r7, pc}
  40590e:	bf00      	nop
  405910:	00404cb9 	.word	0x00404cb9
  405914:	00404cd5 	.word	0x00404cd5
  405918:	00406081 	.word	0x00406081
  40591c:	004057a9 	.word	0x004057a9

00405920 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  405920:	b590      	push	{r4, r7, lr}
  405922:	b08b      	sub	sp, #44	; 0x2c
  405924:	af02      	add	r7, sp, #8
  405926:	60f8      	str	r0, [r7, #12]
  405928:	60b9      	str	r1, [r7, #8]
  40592a:	603b      	str	r3, [r7, #0]
  40592c:	4613      	mov	r3, r2
  40592e:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  405930:	68fb      	ldr	r3, [r7, #12]
  405932:	2b00      	cmp	r3, #0
  405934:	d103      	bne.n	40593e <xTaskGenericCreate+0x1e>
  405936:	4b5a      	ldr	r3, [pc, #360]	; (405aa0 <xTaskGenericCreate+0x180>)
  405938:	4798      	blx	r3
  40593a:	bf00      	nop
  40593c:	e7fd      	b.n	40593a <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  40593e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  405940:	2b05      	cmp	r3, #5
  405942:	d903      	bls.n	40594c <xTaskGenericCreate+0x2c>
  405944:	4b56      	ldr	r3, [pc, #344]	; (405aa0 <xTaskGenericCreate+0x180>)
  405946:	4798      	blx	r3
  405948:	bf00      	nop
  40594a:	e7fd      	b.n	405948 <xTaskGenericCreate+0x28>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
  40594c:	88fb      	ldrh	r3, [r7, #6]
  40594e:	4618      	mov	r0, r3
  405950:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  405952:	4b54      	ldr	r3, [pc, #336]	; (405aa4 <xTaskGenericCreate+0x184>)
  405954:	4798      	blx	r3
  405956:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
  405958:	69bb      	ldr	r3, [r7, #24]
  40595a:	2b00      	cmp	r3, #0
  40595c:	f000 8088 	beq.w	405a70 <xTaskGenericCreate+0x150>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  405960:	69bb      	ldr	r3, [r7, #24]
  405962:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  405964:	88fb      	ldrh	r3, [r7, #6]
  405966:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  40596a:	3b01      	subs	r3, #1
  40596c:	009b      	lsls	r3, r3, #2
  40596e:	4413      	add	r3, r2
  405970:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  405972:	697b      	ldr	r3, [r7, #20]
  405974:	f023 0307 	bic.w	r3, r3, #7
  405978:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  40597a:	697b      	ldr	r3, [r7, #20]
  40597c:	f003 0307 	and.w	r3, r3, #7
  405980:	2b00      	cmp	r3, #0
  405982:	d003      	beq.n	40598c <xTaskGenericCreate+0x6c>
  405984:	4b46      	ldr	r3, [pc, #280]	; (405aa0 <xTaskGenericCreate+0x180>)
  405986:	4798      	blx	r3
  405988:	bf00      	nop
  40598a:	e7fd      	b.n	405988 <xTaskGenericCreate+0x68>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
  40598c:	88fb      	ldrh	r3, [r7, #6]
  40598e:	9300      	str	r3, [sp, #0]
  405990:	69b8      	ldr	r0, [r7, #24]
  405992:	68b9      	ldr	r1, [r7, #8]
  405994:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  405996:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  405998:	4c43      	ldr	r4, [pc, #268]	; (405aa8 <xTaskGenericCreate+0x188>)
  40599a:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  40599c:	6978      	ldr	r0, [r7, #20]
  40599e:	68f9      	ldr	r1, [r7, #12]
  4059a0:	683a      	ldr	r2, [r7, #0]
  4059a2:	4b42      	ldr	r3, [pc, #264]	; (405aac <xTaskGenericCreate+0x18c>)
  4059a4:	4798      	blx	r3
  4059a6:	4602      	mov	r2, r0
  4059a8:	69bb      	ldr	r3, [r7, #24]
  4059aa:	601a      	str	r2, [r3, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  4059ac:	69bb      	ldr	r3, [r7, #24]
  4059ae:	681b      	ldr	r3, [r3, #0]
  4059b0:	f003 0307 	and.w	r3, r3, #7
  4059b4:	2b00      	cmp	r3, #0
  4059b6:	d003      	beq.n	4059c0 <xTaskGenericCreate+0xa0>
  4059b8:	4b39      	ldr	r3, [pc, #228]	; (405aa0 <xTaskGenericCreate+0x180>)
  4059ba:	4798      	blx	r3
  4059bc:	bf00      	nop
  4059be:	e7fd      	b.n	4059bc <xTaskGenericCreate+0x9c>

		if( ( void * ) pxCreatedTask != NULL )
  4059c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  4059c2:	2b00      	cmp	r3, #0
  4059c4:	d002      	beq.n	4059cc <xTaskGenericCreate+0xac>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  4059c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  4059c8:	69ba      	ldr	r2, [r7, #24]
  4059ca:	601a      	str	r2, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  4059cc:	4b38      	ldr	r3, [pc, #224]	; (405ab0 <xTaskGenericCreate+0x190>)
  4059ce:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  4059d0:	4b38      	ldr	r3, [pc, #224]	; (405ab4 <xTaskGenericCreate+0x194>)
  4059d2:	681b      	ldr	r3, [r3, #0]
  4059d4:	1c5a      	adds	r2, r3, #1
  4059d6:	4b37      	ldr	r3, [pc, #220]	; (405ab4 <xTaskGenericCreate+0x194>)
  4059d8:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
  4059da:	4b37      	ldr	r3, [pc, #220]	; (405ab8 <xTaskGenericCreate+0x198>)
  4059dc:	681b      	ldr	r3, [r3, #0]
  4059de:	2b00      	cmp	r3, #0
  4059e0:	d109      	bne.n	4059f6 <xTaskGenericCreate+0xd6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  4059e2:	4b35      	ldr	r3, [pc, #212]	; (405ab8 <xTaskGenericCreate+0x198>)
  4059e4:	69ba      	ldr	r2, [r7, #24]
  4059e6:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  4059e8:	4b32      	ldr	r3, [pc, #200]	; (405ab4 <xTaskGenericCreate+0x194>)
  4059ea:	681b      	ldr	r3, [r3, #0]
  4059ec:	2b01      	cmp	r3, #1
  4059ee:	d10f      	bne.n	405a10 <xTaskGenericCreate+0xf0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
  4059f0:	4b32      	ldr	r3, [pc, #200]	; (405abc <xTaskGenericCreate+0x19c>)
  4059f2:	4798      	blx	r3
  4059f4:	e00c      	b.n	405a10 <xTaskGenericCreate+0xf0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  4059f6:	4b32      	ldr	r3, [pc, #200]	; (405ac0 <xTaskGenericCreate+0x1a0>)
  4059f8:	681b      	ldr	r3, [r3, #0]
  4059fa:	2b00      	cmp	r3, #0
  4059fc:	d108      	bne.n	405a10 <xTaskGenericCreate+0xf0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  4059fe:	4b2e      	ldr	r3, [pc, #184]	; (405ab8 <xTaskGenericCreate+0x198>)
  405a00:	681b      	ldr	r3, [r3, #0]
  405a02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  405a06:	429a      	cmp	r2, r3
  405a08:	d802      	bhi.n	405a10 <xTaskGenericCreate+0xf0>
					{
						pxCurrentTCB = pxNewTCB;
  405a0a:	4b2b      	ldr	r3, [pc, #172]	; (405ab8 <xTaskGenericCreate+0x198>)
  405a0c:	69ba      	ldr	r2, [r7, #24]
  405a0e:	601a      	str	r2, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  405a10:	69bb      	ldr	r3, [r7, #24]
  405a12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405a14:	4b2b      	ldr	r3, [pc, #172]	; (405ac4 <xTaskGenericCreate+0x1a4>)
  405a16:	681b      	ldr	r3, [r3, #0]
  405a18:	429a      	cmp	r2, r3
  405a1a:	d903      	bls.n	405a24 <xTaskGenericCreate+0x104>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  405a1c:	69bb      	ldr	r3, [r7, #24]
  405a1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405a20:	4b28      	ldr	r3, [pc, #160]	; (405ac4 <xTaskGenericCreate+0x1a4>)
  405a22:	601a      	str	r2, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  405a24:	4b28      	ldr	r3, [pc, #160]	; (405ac8 <xTaskGenericCreate+0x1a8>)
  405a26:	681a      	ldr	r2, [r3, #0]
  405a28:	69bb      	ldr	r3, [r7, #24]
  405a2a:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  405a2c:	4b26      	ldr	r3, [pc, #152]	; (405ac8 <xTaskGenericCreate+0x1a8>)
  405a2e:	681b      	ldr	r3, [r3, #0]
  405a30:	1c5a      	adds	r2, r3, #1
  405a32:	4b25      	ldr	r3, [pc, #148]	; (405ac8 <xTaskGenericCreate+0x1a8>)
  405a34:	601a      	str	r2, [r3, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  405a36:	69bb      	ldr	r3, [r7, #24]
  405a38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405a3a:	4b24      	ldr	r3, [pc, #144]	; (405acc <xTaskGenericCreate+0x1ac>)
  405a3c:	681b      	ldr	r3, [r3, #0]
  405a3e:	429a      	cmp	r2, r3
  405a40:	d903      	bls.n	405a4a <xTaskGenericCreate+0x12a>
  405a42:	69bb      	ldr	r3, [r7, #24]
  405a44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405a46:	4b21      	ldr	r3, [pc, #132]	; (405acc <xTaskGenericCreate+0x1ac>)
  405a48:	601a      	str	r2, [r3, #0]
  405a4a:	69bb      	ldr	r3, [r7, #24]
  405a4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405a4e:	4613      	mov	r3, r2
  405a50:	009b      	lsls	r3, r3, #2
  405a52:	4413      	add	r3, r2
  405a54:	009b      	lsls	r3, r3, #2
  405a56:	4a1e      	ldr	r2, [pc, #120]	; (405ad0 <xTaskGenericCreate+0x1b0>)
  405a58:	441a      	add	r2, r3
  405a5a:	69bb      	ldr	r3, [r7, #24]
  405a5c:	3304      	adds	r3, #4
  405a5e:	4610      	mov	r0, r2
  405a60:	4619      	mov	r1, r3
  405a62:	4b1c      	ldr	r3, [pc, #112]	; (405ad4 <xTaskGenericCreate+0x1b4>)
  405a64:	4798      	blx	r3

			xReturn = pdPASS;
  405a66:	2301      	movs	r3, #1
  405a68:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  405a6a:	4b1b      	ldr	r3, [pc, #108]	; (405ad8 <xTaskGenericCreate+0x1b8>)
  405a6c:	4798      	blx	r3
  405a6e:	e002      	b.n	405a76 <xTaskGenericCreate+0x156>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  405a70:	f04f 33ff 	mov.w	r3, #4294967295
  405a74:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
  405a76:	69fb      	ldr	r3, [r7, #28]
  405a78:	2b01      	cmp	r3, #1
  405a7a:	d10b      	bne.n	405a94 <xTaskGenericCreate+0x174>
	{
		if( xSchedulerRunning != pdFALSE )
  405a7c:	4b10      	ldr	r3, [pc, #64]	; (405ac0 <xTaskGenericCreate+0x1a0>)
  405a7e:	681b      	ldr	r3, [r3, #0]
  405a80:	2b00      	cmp	r3, #0
  405a82:	d007      	beq.n	405a94 <xTaskGenericCreate+0x174>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  405a84:	4b0c      	ldr	r3, [pc, #48]	; (405ab8 <xTaskGenericCreate+0x198>)
  405a86:	681b      	ldr	r3, [r3, #0]
  405a88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  405a8c:	429a      	cmp	r2, r3
  405a8e:	d201      	bcs.n	405a94 <xTaskGenericCreate+0x174>
			{
				portYIELD_WITHIN_API();
  405a90:	4b12      	ldr	r3, [pc, #72]	; (405adc <xTaskGenericCreate+0x1bc>)
  405a92:	4798      	blx	r3
			}
		}
	}

	return xReturn;
  405a94:	69fb      	ldr	r3, [r7, #28]
}
  405a96:	4618      	mov	r0, r3
  405a98:	3724      	adds	r7, #36	; 0x24
  405a9a:	46bd      	mov	sp, r7
  405a9c:	bd90      	pop	{r4, r7, pc}
  405a9e:	bf00      	nop
  405aa0:	00404cfd 	.word	0x00404cfd
  405aa4:	004064c1 	.word	0x004064c1
  405aa8:	004062d1 	.word	0x004062d1
  405aac:	00404bd9 	.word	0x00404bd9
  405ab0:	00404cb9 	.word	0x00404cb9
  405ab4:	20003e50 	.word	0x20003e50
  405ab8:	20003d64 	.word	0x20003d64
  405abc:	00406345 	.word	0x00406345
  405ac0:	20003e60 	.word	0x20003e60
  405ac4:	20003e58 	.word	0x20003e58
  405ac8:	20003e74 	.word	0x20003e74
  405acc:	20003e5c 	.word	0x20003e5c
  405ad0:	20003d68 	.word	0x20003d68
  405ad4:	00404a25 	.word	0x00404a25
  405ad8:	00404cd5 	.word	0x00404cd5
  405adc:	00404ca1 	.word	0x00404ca1

00405ae0 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle pxTaskToDelete )
	{
  405ae0:	b580      	push	{r7, lr}
  405ae2:	b084      	sub	sp, #16
  405ae4:	af00      	add	r7, sp, #0
  405ae6:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  405ae8:	4b1e      	ldr	r3, [pc, #120]	; (405b64 <vTaskDelete+0x84>)
  405aea:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
  405aec:	4b1e      	ldr	r3, [pc, #120]	; (405b68 <vTaskDelete+0x88>)
  405aee:	681b      	ldr	r3, [r3, #0]
  405af0:	687a      	ldr	r2, [r7, #4]
  405af2:	429a      	cmp	r2, r3
  405af4:	d101      	bne.n	405afa <vTaskDelete+0x1a>
			{
				pxTaskToDelete = NULL;
  405af6:	2300      	movs	r3, #0
  405af8:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
  405afa:	687b      	ldr	r3, [r7, #4]
  405afc:	2b00      	cmp	r3, #0
  405afe:	d102      	bne.n	405b06 <vTaskDelete+0x26>
  405b00:	4b19      	ldr	r3, [pc, #100]	; (405b68 <vTaskDelete+0x88>)
  405b02:	681b      	ldr	r3, [r3, #0]
  405b04:	e000      	b.n	405b08 <vTaskDelete+0x28>
  405b06:	687b      	ldr	r3, [r7, #4]
  405b08:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  405b0a:	68fb      	ldr	r3, [r7, #12]
  405b0c:	3304      	adds	r3, #4
  405b0e:	4618      	mov	r0, r3
  405b10:	4b16      	ldr	r3, [pc, #88]	; (405b6c <vTaskDelete+0x8c>)
  405b12:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  405b14:	68fb      	ldr	r3, [r7, #12]
  405b16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  405b18:	2b00      	cmp	r3, #0
  405b1a:	d004      	beq.n	405b26 <vTaskDelete+0x46>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  405b1c:	68fb      	ldr	r3, [r7, #12]
  405b1e:	3318      	adds	r3, #24
  405b20:	4618      	mov	r0, r3
  405b22:	4b12      	ldr	r3, [pc, #72]	; (405b6c <vTaskDelete+0x8c>)
  405b24:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
  405b26:	68fb      	ldr	r3, [r7, #12]
  405b28:	3304      	adds	r3, #4
  405b2a:	4811      	ldr	r0, [pc, #68]	; (405b70 <vTaskDelete+0x90>)
  405b2c:	4619      	mov	r1, r3
  405b2e:	4b11      	ldr	r3, [pc, #68]	; (405b74 <vTaskDelete+0x94>)
  405b30:	4798      	blx	r3

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
  405b32:	4b11      	ldr	r3, [pc, #68]	; (405b78 <vTaskDelete+0x98>)
  405b34:	681b      	ldr	r3, [r3, #0]
  405b36:	1c5a      	adds	r2, r3, #1
  405b38:	4b0f      	ldr	r3, [pc, #60]	; (405b78 <vTaskDelete+0x98>)
  405b3a:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
  405b3c:	4b0f      	ldr	r3, [pc, #60]	; (405b7c <vTaskDelete+0x9c>)
  405b3e:	681b      	ldr	r3, [r3, #0]
  405b40:	1c5a      	adds	r2, r3, #1
  405b42:	4b0e      	ldr	r3, [pc, #56]	; (405b7c <vTaskDelete+0x9c>)
  405b44:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
  405b46:	4b0e      	ldr	r3, [pc, #56]	; (405b80 <vTaskDelete+0xa0>)
  405b48:	4798      	blx	r3

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
  405b4a:	4b0e      	ldr	r3, [pc, #56]	; (405b84 <vTaskDelete+0xa4>)
  405b4c:	681b      	ldr	r3, [r3, #0]
  405b4e:	2b00      	cmp	r3, #0
  405b50:	d004      	beq.n	405b5c <vTaskDelete+0x7c>
		{
			if( ( void * ) pxTaskToDelete == NULL )
  405b52:	687b      	ldr	r3, [r7, #4]
  405b54:	2b00      	cmp	r3, #0
  405b56:	d101      	bne.n	405b5c <vTaskDelete+0x7c>
			{
				portYIELD_WITHIN_API();
  405b58:	4b0b      	ldr	r3, [pc, #44]	; (405b88 <vTaskDelete+0xa8>)
  405b5a:	4798      	blx	r3
			}
		}
	}
  405b5c:	3710      	adds	r7, #16
  405b5e:	46bd      	mov	sp, r7
  405b60:	bd80      	pop	{r7, pc}
  405b62:	bf00      	nop
  405b64:	00404cb9 	.word	0x00404cb9
  405b68:	20003d64 	.word	0x20003d64
  405b6c:	00404ae5 	.word	0x00404ae5
  405b70:	20003e24 	.word	0x20003e24
  405b74:	00404a25 	.word	0x00404a25
  405b78:	20003e38 	.word	0x20003e38
  405b7c:	20003e74 	.word	0x20003e74
  405b80:	00404cd5 	.word	0x00404cd5
  405b84:	20003e60 	.word	0x20003e60
  405b88:	00404ca1 	.word	0x00404ca1

00405b8c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  405b8c:	b580      	push	{r7, lr}
  405b8e:	b084      	sub	sp, #16
  405b90:	af00      	add	r7, sp, #0
  405b92:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  405b94:	2300      	movs	r3, #0
  405b96:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  405b98:	687b      	ldr	r3, [r7, #4]
  405b9a:	2b00      	cmp	r3, #0
  405b9c:	d012      	beq.n	405bc4 <vTaskDelay+0x38>
		{
			vTaskSuspendAll();
  405b9e:	4b0d      	ldr	r3, [pc, #52]	; (405bd4 <vTaskDelay+0x48>)
  405ba0:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  405ba2:	4b0d      	ldr	r3, [pc, #52]	; (405bd8 <vTaskDelay+0x4c>)
  405ba4:	681a      	ldr	r2, [r3, #0]
  405ba6:	687b      	ldr	r3, [r7, #4]
  405ba8:	4413      	add	r3, r2
  405baa:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  405bac:	4b0b      	ldr	r3, [pc, #44]	; (405bdc <vTaskDelay+0x50>)
  405bae:	681b      	ldr	r3, [r3, #0]
  405bb0:	3304      	adds	r3, #4
  405bb2:	4618      	mov	r0, r3
  405bb4:	4b0a      	ldr	r3, [pc, #40]	; (405be0 <vTaskDelay+0x54>)
  405bb6:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  405bb8:	68b8      	ldr	r0, [r7, #8]
  405bba:	4b0a      	ldr	r3, [pc, #40]	; (405be4 <vTaskDelay+0x58>)
  405bbc:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  405bbe:	4b0a      	ldr	r3, [pc, #40]	; (405be8 <vTaskDelay+0x5c>)
  405bc0:	4798      	blx	r3
  405bc2:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  405bc4:	68fb      	ldr	r3, [r7, #12]
  405bc6:	2b00      	cmp	r3, #0
  405bc8:	d101      	bne.n	405bce <vTaskDelay+0x42>
		{
			portYIELD_WITHIN_API();
  405bca:	4b08      	ldr	r3, [pc, #32]	; (405bec <vTaskDelay+0x60>)
  405bcc:	4798      	blx	r3
		}
	}
  405bce:	3710      	adds	r7, #16
  405bd0:	46bd      	mov	sp, r7
  405bd2:	bd80      	pop	{r7, pc}
  405bd4:	00405c71 	.word	0x00405c71
  405bd8:	20003e54 	.word	0x20003e54
  405bdc:	20003d64 	.word	0x20003d64
  405be0:	00404ae5 	.word	0x00404ae5
  405be4:	00406451 	.word	0x00406451
  405be8:	00405c8d 	.word	0x00405c8d
  405bec:	00404ca1 	.word	0x00404ca1

00405bf0 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  405bf0:	b590      	push	{r4, r7, lr}
  405bf2:	b087      	sub	sp, #28
  405bf4:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  405bf6:	2300      	movs	r3, #0
  405bf8:	9300      	str	r3, [sp, #0]
  405bfa:	2300      	movs	r3, #0
  405bfc:	9301      	str	r3, [sp, #4]
  405bfe:	2300      	movs	r3, #0
  405c00:	9302      	str	r3, [sp, #8]
  405c02:	2300      	movs	r3, #0
  405c04:	9303      	str	r3, [sp, #12]
  405c06:	4812      	ldr	r0, [pc, #72]	; (405c50 <vTaskStartScheduler+0x60>)
  405c08:	4912      	ldr	r1, [pc, #72]	; (405c54 <vTaskStartScheduler+0x64>)
  405c0a:	2246      	movs	r2, #70	; 0x46
  405c0c:	2300      	movs	r3, #0
  405c0e:	4c12      	ldr	r4, [pc, #72]	; (405c58 <vTaskStartScheduler+0x68>)
  405c10:	47a0      	blx	r4
  405c12:	6078      	str	r0, [r7, #4]
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  405c14:	687b      	ldr	r3, [r7, #4]
  405c16:	2b01      	cmp	r3, #1
  405c18:	d102      	bne.n	405c20 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
  405c1a:	4b10      	ldr	r3, [pc, #64]	; (405c5c <vTaskStartScheduler+0x6c>)
  405c1c:	4798      	blx	r3
  405c1e:	6078      	str	r0, [r7, #4]
		}
	}
	#endif

	if( xReturn == pdPASS )
  405c20:	687b      	ldr	r3, [r7, #4]
  405c22:	2b01      	cmp	r3, #1
  405c24:	d109      	bne.n	405c3a <vTaskStartScheduler+0x4a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  405c26:	4b0e      	ldr	r3, [pc, #56]	; (405c60 <vTaskStartScheduler+0x70>)
  405c28:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  405c2a:	4b0e      	ldr	r3, [pc, #56]	; (405c64 <vTaskStartScheduler+0x74>)
  405c2c:	2201      	movs	r2, #1
  405c2e:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  405c30:	4b0d      	ldr	r3, [pc, #52]	; (405c68 <vTaskStartScheduler+0x78>)
  405c32:	2200      	movs	r2, #0
  405c34:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  405c36:	4b0d      	ldr	r3, [pc, #52]	; (405c6c <vTaskStartScheduler+0x7c>)
  405c38:	4798      	blx	r3
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  405c3a:	687b      	ldr	r3, [r7, #4]
  405c3c:	2b00      	cmp	r3, #0
  405c3e:	d103      	bne.n	405c48 <vTaskStartScheduler+0x58>
  405c40:	4b07      	ldr	r3, [pc, #28]	; (405c60 <vTaskStartScheduler+0x70>)
  405c42:	4798      	blx	r3
  405c44:	bf00      	nop
  405c46:	e7fd      	b.n	405c44 <vTaskStartScheduler+0x54>
}
  405c48:	370c      	adds	r7, #12
  405c4a:	46bd      	mov	sp, r7
  405c4c:	bd90      	pop	{r4, r7, pc}
  405c4e:	bf00      	nop
  405c50:	004062a1 	.word	0x004062a1
  405c54:	0041021c 	.word	0x0041021c
  405c58:	00405921 	.word	0x00405921
  405c5c:	004066e5 	.word	0x004066e5
  405c60:	00404cfd 	.word	0x00404cfd
  405c64:	20003e60 	.word	0x20003e60
  405c68:	20003e54 	.word	0x20003e54
  405c6c:	00404c61 	.word	0x00404c61

00405c70 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
  405c70:	b480      	push	{r7}
  405c72:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  405c74:	4b04      	ldr	r3, [pc, #16]	; (405c88 <vTaskSuspendAll+0x18>)
  405c76:	681b      	ldr	r3, [r3, #0]
  405c78:	1c5a      	adds	r2, r3, #1
  405c7a:	4b03      	ldr	r3, [pc, #12]	; (405c88 <vTaskSuspendAll+0x18>)
  405c7c:	601a      	str	r2, [r3, #0]
}
  405c7e:	46bd      	mov	sp, r7
  405c80:	f85d 7b04 	ldr.w	r7, [sp], #4
  405c84:	4770      	bx	lr
  405c86:	bf00      	nop
  405c88:	20003e64 	.word	0x20003e64

00405c8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  405c8c:	b590      	push	{r4, r7, lr}
  405c8e:	b083      	sub	sp, #12
  405c90:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  405c92:	2300      	movs	r3, #0
  405c94:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  405c96:	4b36      	ldr	r3, [pc, #216]	; (405d70 <xTaskResumeAll+0xe4>)
  405c98:	681b      	ldr	r3, [r3, #0]
  405c9a:	2b00      	cmp	r3, #0
  405c9c:	d103      	bne.n	405ca6 <xTaskResumeAll+0x1a>
  405c9e:	4b35      	ldr	r3, [pc, #212]	; (405d74 <xTaskResumeAll+0xe8>)
  405ca0:	4798      	blx	r3
  405ca2:	bf00      	nop
  405ca4:	e7fd      	b.n	405ca2 <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  405ca6:	4b34      	ldr	r3, [pc, #208]	; (405d78 <xTaskResumeAll+0xec>)
  405ca8:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  405caa:	4b31      	ldr	r3, [pc, #196]	; (405d70 <xTaskResumeAll+0xe4>)
  405cac:	681b      	ldr	r3, [r3, #0]
  405cae:	1e5a      	subs	r2, r3, #1
  405cb0:	4b2f      	ldr	r3, [pc, #188]	; (405d70 <xTaskResumeAll+0xe4>)
  405cb2:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  405cb4:	4b2e      	ldr	r3, [pc, #184]	; (405d70 <xTaskResumeAll+0xe4>)
  405cb6:	681b      	ldr	r3, [r3, #0]
  405cb8:	2b00      	cmp	r3, #0
  405cba:	d152      	bne.n	405d62 <xTaskResumeAll+0xd6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  405cbc:	4b2f      	ldr	r3, [pc, #188]	; (405d7c <xTaskResumeAll+0xf0>)
  405cbe:	681b      	ldr	r3, [r3, #0]
  405cc0:	2b00      	cmp	r3, #0
  405cc2:	d04e      	beq.n	405d62 <xTaskResumeAll+0xd6>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
  405cc4:	2300      	movs	r3, #0
  405cc6:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  405cc8:	e027      	b.n	405d1a <xTaskResumeAll+0x8e>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  405cca:	4b2d      	ldr	r3, [pc, #180]	; (405d80 <xTaskResumeAll+0xf4>)
  405ccc:	68db      	ldr	r3, [r3, #12]
  405cce:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  405cd0:	f104 0318 	add.w	r3, r4, #24
  405cd4:	4618      	mov	r0, r3
  405cd6:	4b2b      	ldr	r3, [pc, #172]	; (405d84 <xTaskResumeAll+0xf8>)
  405cd8:	4798      	blx	r3
					uxListRemove( &( pxTCB->xGenericListItem ) );
  405cda:	1d23      	adds	r3, r4, #4
  405cdc:	4618      	mov	r0, r3
  405cde:	4b29      	ldr	r3, [pc, #164]	; (405d84 <xTaskResumeAll+0xf8>)
  405ce0:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  405ce2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  405ce4:	4b28      	ldr	r3, [pc, #160]	; (405d88 <xTaskResumeAll+0xfc>)
  405ce6:	681b      	ldr	r3, [r3, #0]
  405ce8:	429a      	cmp	r2, r3
  405cea:	d902      	bls.n	405cf2 <xTaskResumeAll+0x66>
  405cec:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  405cee:	4b26      	ldr	r3, [pc, #152]	; (405d88 <xTaskResumeAll+0xfc>)
  405cf0:	601a      	str	r2, [r3, #0]
  405cf2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  405cf4:	4613      	mov	r3, r2
  405cf6:	009b      	lsls	r3, r3, #2
  405cf8:	4413      	add	r3, r2
  405cfa:	009b      	lsls	r3, r3, #2
  405cfc:	4a23      	ldr	r2, [pc, #140]	; (405d8c <xTaskResumeAll+0x100>)
  405cfe:	441a      	add	r2, r3
  405d00:	1d23      	adds	r3, r4, #4
  405d02:	4610      	mov	r0, r2
  405d04:	4619      	mov	r1, r3
  405d06:	4b22      	ldr	r3, [pc, #136]	; (405d90 <xTaskResumeAll+0x104>)
  405d08:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  405d0a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  405d0c:	4b21      	ldr	r3, [pc, #132]	; (405d94 <xTaskResumeAll+0x108>)
  405d0e:	681b      	ldr	r3, [r3, #0]
  405d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405d12:	429a      	cmp	r2, r3
  405d14:	d301      	bcc.n	405d1a <xTaskResumeAll+0x8e>
					{
						xYieldRequired = pdTRUE;
  405d16:	2301      	movs	r3, #1
  405d18:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  405d1a:	4b19      	ldr	r3, [pc, #100]	; (405d80 <xTaskResumeAll+0xf4>)
  405d1c:	681b      	ldr	r3, [r3, #0]
  405d1e:	2b00      	cmp	r3, #0
  405d20:	d1d3      	bne.n	405cca <xTaskResumeAll+0x3e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  405d22:	4b1d      	ldr	r3, [pc, #116]	; (405d98 <xTaskResumeAll+0x10c>)
  405d24:	681b      	ldr	r3, [r3, #0]
  405d26:	2b00      	cmp	r3, #0
  405d28:	d00d      	beq.n	405d46 <xTaskResumeAll+0xba>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  405d2a:	e006      	b.n	405d3a <xTaskResumeAll+0xae>
					{
						vTaskIncrementTick();
  405d2c:	4b1b      	ldr	r3, [pc, #108]	; (405d9c <xTaskResumeAll+0x110>)
  405d2e:	4798      	blx	r3
						--uxMissedTicks;
  405d30:	4b19      	ldr	r3, [pc, #100]	; (405d98 <xTaskResumeAll+0x10c>)
  405d32:	681b      	ldr	r3, [r3, #0]
  405d34:	1e5a      	subs	r2, r3, #1
  405d36:	4b18      	ldr	r3, [pc, #96]	; (405d98 <xTaskResumeAll+0x10c>)
  405d38:	601a      	str	r2, [r3, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  405d3a:	4b17      	ldr	r3, [pc, #92]	; (405d98 <xTaskResumeAll+0x10c>)
  405d3c:	681b      	ldr	r3, [r3, #0]
  405d3e:	2b00      	cmp	r3, #0
  405d40:	d1f4      	bne.n	405d2c <xTaskResumeAll+0xa0>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
  405d42:	2301      	movs	r3, #1
  405d44:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  405d46:	683b      	ldr	r3, [r7, #0]
  405d48:	2b01      	cmp	r3, #1
  405d4a:	d003      	beq.n	405d54 <xTaskResumeAll+0xc8>
  405d4c:	4b14      	ldr	r3, [pc, #80]	; (405da0 <xTaskResumeAll+0x114>)
  405d4e:	681b      	ldr	r3, [r3, #0]
  405d50:	2b01      	cmp	r3, #1
  405d52:	d106      	bne.n	405d62 <xTaskResumeAll+0xd6>
				{
					xAlreadyYielded = pdTRUE;
  405d54:	2301      	movs	r3, #1
  405d56:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
  405d58:	4b11      	ldr	r3, [pc, #68]	; (405da0 <xTaskResumeAll+0x114>)
  405d5a:	2200      	movs	r2, #0
  405d5c:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  405d5e:	4b11      	ldr	r3, [pc, #68]	; (405da4 <xTaskResumeAll+0x118>)
  405d60:	4798      	blx	r3
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  405d62:	4b11      	ldr	r3, [pc, #68]	; (405da8 <xTaskResumeAll+0x11c>)
  405d64:	4798      	blx	r3

	return xAlreadyYielded;
  405d66:	687b      	ldr	r3, [r7, #4]
}
  405d68:	4618      	mov	r0, r3
  405d6a:	370c      	adds	r7, #12
  405d6c:	46bd      	mov	sp, r7
  405d6e:	bd90      	pop	{r4, r7, pc}
  405d70:	20003e64 	.word	0x20003e64
  405d74:	00404cfd 	.word	0x00404cfd
  405d78:	00404cb9 	.word	0x00404cb9
  405d7c:	20003e50 	.word	0x20003e50
  405d80:	20003e10 	.word	0x20003e10
  405d84:	00404ae5 	.word	0x00404ae5
  405d88:	20003e5c 	.word	0x20003e5c
  405d8c:	20003d68 	.word	0x20003d68
  405d90:	00404a25 	.word	0x00404a25
  405d94:	20003d64 	.word	0x20003d64
  405d98:	20003e68 	.word	0x20003e68
  405d9c:	00405dd9 	.word	0x00405dd9
  405da0:	20003e6c 	.word	0x20003e6c
  405da4:	00404ca1 	.word	0x00404ca1
  405da8:	00404cd5 	.word	0x00404cd5

00405dac <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  405dac:	b580      	push	{r7, lr}
  405dae:	b082      	sub	sp, #8
  405db0:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  405db2:	4b06      	ldr	r3, [pc, #24]	; (405dcc <xTaskGetTickCount+0x20>)
  405db4:	4798      	blx	r3
	{
		xTicks = xTickCount;
  405db6:	4b06      	ldr	r3, [pc, #24]	; (405dd0 <xTaskGetTickCount+0x24>)
  405db8:	681b      	ldr	r3, [r3, #0]
  405dba:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
  405dbc:	4b05      	ldr	r3, [pc, #20]	; (405dd4 <xTaskGetTickCount+0x28>)
  405dbe:	4798      	blx	r3

	return xTicks;
  405dc0:	687b      	ldr	r3, [r7, #4]
}
  405dc2:	4618      	mov	r0, r3
  405dc4:	3708      	adds	r7, #8
  405dc6:	46bd      	mov	sp, r7
  405dc8:	bd80      	pop	{r7, pc}
  405dca:	bf00      	nop
  405dcc:	00404cb9 	.word	0x00404cb9
  405dd0:	20003e54 	.word	0x20003e54
  405dd4:	00404cd5 	.word	0x00404cd5

00405dd8 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  405dd8:	b580      	push	{r7, lr}
  405dda:	b084      	sub	sp, #16
  405ddc:	af00      	add	r7, sp, #0

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  405dde:	4b48      	ldr	r3, [pc, #288]	; (405f00 <vTaskIncrementTick+0x128>)
  405de0:	681b      	ldr	r3, [r3, #0]
  405de2:	2b00      	cmp	r3, #0
  405de4:	d17c      	bne.n	405ee0 <vTaskIncrementTick+0x108>
	{
		++xTickCount;
  405de6:	4b47      	ldr	r3, [pc, #284]	; (405f04 <vTaskIncrementTick+0x12c>)
  405de8:	681b      	ldr	r3, [r3, #0]
  405dea:	1c5a      	adds	r2, r3, #1
  405dec:	4b45      	ldr	r3, [pc, #276]	; (405f04 <vTaskIncrementTick+0x12c>)
  405dee:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  405df0:	4b44      	ldr	r3, [pc, #272]	; (405f04 <vTaskIncrementTick+0x12c>)
  405df2:	681b      	ldr	r3, [r3, #0]
  405df4:	2b00      	cmp	r3, #0
  405df6:	d12a      	bne.n	405e4e <vTaskIncrementTick+0x76>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  405df8:	4b43      	ldr	r3, [pc, #268]	; (405f08 <vTaskIncrementTick+0x130>)
  405dfa:	681b      	ldr	r3, [r3, #0]
  405dfc:	681b      	ldr	r3, [r3, #0]
  405dfe:	2b00      	cmp	r3, #0
  405e00:	d003      	beq.n	405e0a <vTaskIncrementTick+0x32>
  405e02:	4b42      	ldr	r3, [pc, #264]	; (405f0c <vTaskIncrementTick+0x134>)
  405e04:	4798      	blx	r3
  405e06:	bf00      	nop
  405e08:	e7fd      	b.n	405e06 <vTaskIncrementTick+0x2e>

			pxTemp = pxDelayedTaskList;
  405e0a:	4b3f      	ldr	r3, [pc, #252]	; (405f08 <vTaskIncrementTick+0x130>)
  405e0c:	681b      	ldr	r3, [r3, #0]
  405e0e:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  405e10:	4b3f      	ldr	r3, [pc, #252]	; (405f10 <vTaskIncrementTick+0x138>)
  405e12:	681a      	ldr	r2, [r3, #0]
  405e14:	4b3c      	ldr	r3, [pc, #240]	; (405f08 <vTaskIncrementTick+0x130>)
  405e16:	601a      	str	r2, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  405e18:	4b3d      	ldr	r3, [pc, #244]	; (405f10 <vTaskIncrementTick+0x138>)
  405e1a:	68fa      	ldr	r2, [r7, #12]
  405e1c:	601a      	str	r2, [r3, #0]
			xNumOfOverflows++;
  405e1e:	4b3d      	ldr	r3, [pc, #244]	; (405f14 <vTaskIncrementTick+0x13c>)
  405e20:	681b      	ldr	r3, [r3, #0]
  405e22:	1c5a      	adds	r2, r3, #1
  405e24:	4b3b      	ldr	r3, [pc, #236]	; (405f14 <vTaskIncrementTick+0x13c>)
  405e26:	601a      	str	r2, [r3, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  405e28:	4b37      	ldr	r3, [pc, #220]	; (405f08 <vTaskIncrementTick+0x130>)
  405e2a:	681b      	ldr	r3, [r3, #0]
  405e2c:	681b      	ldr	r3, [r3, #0]
  405e2e:	2b00      	cmp	r3, #0
  405e30:	d104      	bne.n	405e3c <vTaskIncrementTick+0x64>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  405e32:	4b39      	ldr	r3, [pc, #228]	; (405f18 <vTaskIncrementTick+0x140>)
  405e34:	f04f 32ff 	mov.w	r2, #4294967295
  405e38:	601a      	str	r2, [r3, #0]
  405e3a:	e008      	b.n	405e4e <vTaskIncrementTick+0x76>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  405e3c:	4b32      	ldr	r3, [pc, #200]	; (405f08 <vTaskIncrementTick+0x130>)
  405e3e:	681b      	ldr	r3, [r3, #0]
  405e40:	68db      	ldr	r3, [r3, #12]
  405e42:	68db      	ldr	r3, [r3, #12]
  405e44:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  405e46:	68bb      	ldr	r3, [r7, #8]
  405e48:	685a      	ldr	r2, [r3, #4]
  405e4a:	4b33      	ldr	r3, [pc, #204]	; (405f18 <vTaskIncrementTick+0x140>)
  405e4c:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  405e4e:	4b2d      	ldr	r3, [pc, #180]	; (405f04 <vTaskIncrementTick+0x12c>)
  405e50:	681a      	ldr	r2, [r3, #0]
  405e52:	4b31      	ldr	r3, [pc, #196]	; (405f18 <vTaskIncrementTick+0x140>)
  405e54:	681b      	ldr	r3, [r3, #0]
  405e56:	429a      	cmp	r2, r3
  405e58:	d341      	bcc.n	405ede <vTaskIncrementTick+0x106>
  405e5a:	4b2b      	ldr	r3, [pc, #172]	; (405f08 <vTaskIncrementTick+0x130>)
  405e5c:	681b      	ldr	r3, [r3, #0]
  405e5e:	681b      	ldr	r3, [r3, #0]
  405e60:	2b00      	cmp	r3, #0
  405e62:	d104      	bne.n	405e6e <vTaskIncrementTick+0x96>
  405e64:	4b2c      	ldr	r3, [pc, #176]	; (405f18 <vTaskIncrementTick+0x140>)
  405e66:	f04f 32ff 	mov.w	r2, #4294967295
  405e6a:	601a      	str	r2, [r3, #0]
  405e6c:	e037      	b.n	405ede <vTaskIncrementTick+0x106>
  405e6e:	4b26      	ldr	r3, [pc, #152]	; (405f08 <vTaskIncrementTick+0x130>)
  405e70:	681b      	ldr	r3, [r3, #0]
  405e72:	68db      	ldr	r3, [r3, #12]
  405e74:	68db      	ldr	r3, [r3, #12]
  405e76:	60bb      	str	r3, [r7, #8]
  405e78:	68bb      	ldr	r3, [r7, #8]
  405e7a:	685b      	ldr	r3, [r3, #4]
  405e7c:	607b      	str	r3, [r7, #4]
  405e7e:	4b21      	ldr	r3, [pc, #132]	; (405f04 <vTaskIncrementTick+0x12c>)
  405e80:	681a      	ldr	r2, [r3, #0]
  405e82:	687b      	ldr	r3, [r7, #4]
  405e84:	429a      	cmp	r2, r3
  405e86:	d203      	bcs.n	405e90 <vTaskIncrementTick+0xb8>
  405e88:	4b23      	ldr	r3, [pc, #140]	; (405f18 <vTaskIncrementTick+0x140>)
  405e8a:	687a      	ldr	r2, [r7, #4]
  405e8c:	601a      	str	r2, [r3, #0]
  405e8e:	e026      	b.n	405ede <vTaskIncrementTick+0x106>
  405e90:	68bb      	ldr	r3, [r7, #8]
  405e92:	3304      	adds	r3, #4
  405e94:	4618      	mov	r0, r3
  405e96:	4b21      	ldr	r3, [pc, #132]	; (405f1c <vTaskIncrementTick+0x144>)
  405e98:	4798      	blx	r3
  405e9a:	68bb      	ldr	r3, [r7, #8]
  405e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  405e9e:	2b00      	cmp	r3, #0
  405ea0:	d004      	beq.n	405eac <vTaskIncrementTick+0xd4>
  405ea2:	68bb      	ldr	r3, [r7, #8]
  405ea4:	3318      	adds	r3, #24
  405ea6:	4618      	mov	r0, r3
  405ea8:	4b1c      	ldr	r3, [pc, #112]	; (405f1c <vTaskIncrementTick+0x144>)
  405eaa:	4798      	blx	r3
  405eac:	68bb      	ldr	r3, [r7, #8]
  405eae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405eb0:	4b1b      	ldr	r3, [pc, #108]	; (405f20 <vTaskIncrementTick+0x148>)
  405eb2:	681b      	ldr	r3, [r3, #0]
  405eb4:	429a      	cmp	r2, r3
  405eb6:	d903      	bls.n	405ec0 <vTaskIncrementTick+0xe8>
  405eb8:	68bb      	ldr	r3, [r7, #8]
  405eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405ebc:	4b18      	ldr	r3, [pc, #96]	; (405f20 <vTaskIncrementTick+0x148>)
  405ebe:	601a      	str	r2, [r3, #0]
  405ec0:	68bb      	ldr	r3, [r7, #8]
  405ec2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405ec4:	4613      	mov	r3, r2
  405ec6:	009b      	lsls	r3, r3, #2
  405ec8:	4413      	add	r3, r2
  405eca:	009b      	lsls	r3, r3, #2
  405ecc:	4a15      	ldr	r2, [pc, #84]	; (405f24 <vTaskIncrementTick+0x14c>)
  405ece:	441a      	add	r2, r3
  405ed0:	68bb      	ldr	r3, [r7, #8]
  405ed2:	3304      	adds	r3, #4
  405ed4:	4610      	mov	r0, r2
  405ed6:	4619      	mov	r1, r3
  405ed8:	4b13      	ldr	r3, [pc, #76]	; (405f28 <vTaskIncrementTick+0x150>)
  405eda:	4798      	blx	r3
  405edc:	e7bd      	b.n	405e5a <vTaskIncrementTick+0x82>
  405ede:	e006      	b.n	405eee <vTaskIncrementTick+0x116>
	}
	else
	{
		++uxMissedTicks;
  405ee0:	4b12      	ldr	r3, [pc, #72]	; (405f2c <vTaskIncrementTick+0x154>)
  405ee2:	681b      	ldr	r3, [r3, #0]
  405ee4:	1c5a      	adds	r2, r3, #1
  405ee6:	4b11      	ldr	r3, [pc, #68]	; (405f2c <vTaskIncrementTick+0x154>)
  405ee8:	601a      	str	r2, [r3, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
  405eea:	4b11      	ldr	r3, [pc, #68]	; (405f30 <vTaskIncrementTick+0x158>)
  405eec:	4798      	blx	r3

	#if ( configUSE_TICK_HOOK == 1 )
	{
		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
  405eee:	4b0f      	ldr	r3, [pc, #60]	; (405f2c <vTaskIncrementTick+0x154>)
  405ef0:	681b      	ldr	r3, [r3, #0]
  405ef2:	2b00      	cmp	r3, #0
  405ef4:	d101      	bne.n	405efa <vTaskIncrementTick+0x122>
		{
			vApplicationTickHook();
  405ef6:	4b0e      	ldr	r3, [pc, #56]	; (405f30 <vTaskIncrementTick+0x158>)
  405ef8:	4798      	blx	r3
		}
	}
	#endif
}
  405efa:	3710      	adds	r7, #16
  405efc:	46bd      	mov	sp, r7
  405efe:	bd80      	pop	{r7, pc}
  405f00:	20003e64 	.word	0x20003e64
  405f04:	20003e54 	.word	0x20003e54
  405f08:	20003e08 	.word	0x20003e08
  405f0c:	00404cfd 	.word	0x00404cfd
  405f10:	20003e0c 	.word	0x20003e0c
  405f14:	20003e70 	.word	0x20003e70
  405f18:	20000134 	.word	0x20000134
  405f1c:	00404ae5 	.word	0x00404ae5
  405f20:	20003e5c 	.word	0x20003e5c
  405f24:	20003d68 	.word	0x20003d68
  405f28:	00404a25 	.word	0x00404a25
  405f2c:	20003e68 	.word	0x20003e68
  405f30:	00407b81 	.word	0x00407b81

00405f34 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  405f34:	b580      	push	{r7, lr}
  405f36:	b082      	sub	sp, #8
  405f38:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  405f3a:	4b2a      	ldr	r3, [pc, #168]	; (405fe4 <vTaskSwitchContext+0xb0>)
  405f3c:	681b      	ldr	r3, [r3, #0]
  405f3e:	2b00      	cmp	r3, #0
  405f40:	d003      	beq.n	405f4a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  405f42:	4b29      	ldr	r3, [pc, #164]	; (405fe8 <vTaskSwitchContext+0xb4>)
  405f44:	2201      	movs	r2, #1
  405f46:	601a      	str	r2, [r3, #0]
  405f48:	e048      	b.n	405fdc <vTaskSwitchContext+0xa8>
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
				ulTaskSwitchedInTime = ulTempCounter;
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  405f4a:	4b28      	ldr	r3, [pc, #160]	; (405fec <vTaskSwitchContext+0xb8>)
  405f4c:	681b      	ldr	r3, [r3, #0]
  405f4e:	681a      	ldr	r2, [r3, #0]
  405f50:	4b26      	ldr	r3, [pc, #152]	; (405fec <vTaskSwitchContext+0xb8>)
  405f52:	681b      	ldr	r3, [r3, #0]
  405f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405f56:	429a      	cmp	r2, r3
  405f58:	d809      	bhi.n	405f6e <vTaskSwitchContext+0x3a>
  405f5a:	4b24      	ldr	r3, [pc, #144]	; (405fec <vTaskSwitchContext+0xb8>)
  405f5c:	681a      	ldr	r2, [r3, #0]
  405f5e:	4b23      	ldr	r3, [pc, #140]	; (405fec <vTaskSwitchContext+0xb8>)
  405f60:	681b      	ldr	r3, [r3, #0]
  405f62:	3334      	adds	r3, #52	; 0x34
  405f64:	4610      	mov	r0, r2
  405f66:	4619      	mov	r1, r3
  405f68:	4b21      	ldr	r3, [pc, #132]	; (405ff0 <vTaskSwitchContext+0xbc>)
  405f6a:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  405f6c:	e00d      	b.n	405f8a <vTaskSwitchContext+0x56>
  405f6e:	e00c      	b.n	405f8a <vTaskSwitchContext+0x56>
  405f70:	4b20      	ldr	r3, [pc, #128]	; (405ff4 <vTaskSwitchContext+0xc0>)
  405f72:	681b      	ldr	r3, [r3, #0]
  405f74:	2b00      	cmp	r3, #0
  405f76:	d103      	bne.n	405f80 <vTaskSwitchContext+0x4c>
  405f78:	4b1f      	ldr	r3, [pc, #124]	; (405ff8 <vTaskSwitchContext+0xc4>)
  405f7a:	4798      	blx	r3
  405f7c:	bf00      	nop
  405f7e:	e7fd      	b.n	405f7c <vTaskSwitchContext+0x48>
  405f80:	4b1c      	ldr	r3, [pc, #112]	; (405ff4 <vTaskSwitchContext+0xc0>)
  405f82:	681b      	ldr	r3, [r3, #0]
  405f84:	1e5a      	subs	r2, r3, #1
  405f86:	4b1b      	ldr	r3, [pc, #108]	; (405ff4 <vTaskSwitchContext+0xc0>)
  405f88:	601a      	str	r2, [r3, #0]
  405f8a:	4b1a      	ldr	r3, [pc, #104]	; (405ff4 <vTaskSwitchContext+0xc0>)
  405f8c:	681a      	ldr	r2, [r3, #0]
  405f8e:	491b      	ldr	r1, [pc, #108]	; (405ffc <vTaskSwitchContext+0xc8>)
  405f90:	4613      	mov	r3, r2
  405f92:	009b      	lsls	r3, r3, #2
  405f94:	4413      	add	r3, r2
  405f96:	009b      	lsls	r3, r3, #2
  405f98:	440b      	add	r3, r1
  405f9a:	681b      	ldr	r3, [r3, #0]
  405f9c:	2b00      	cmp	r3, #0
  405f9e:	d0e7      	beq.n	405f70 <vTaskSwitchContext+0x3c>
  405fa0:	4b14      	ldr	r3, [pc, #80]	; (405ff4 <vTaskSwitchContext+0xc0>)
  405fa2:	681a      	ldr	r2, [r3, #0]
  405fa4:	4613      	mov	r3, r2
  405fa6:	009b      	lsls	r3, r3, #2
  405fa8:	4413      	add	r3, r2
  405faa:	009b      	lsls	r3, r3, #2
  405fac:	4a13      	ldr	r2, [pc, #76]	; (405ffc <vTaskSwitchContext+0xc8>)
  405fae:	4413      	add	r3, r2
  405fb0:	607b      	str	r3, [r7, #4]
  405fb2:	687b      	ldr	r3, [r7, #4]
  405fb4:	685b      	ldr	r3, [r3, #4]
  405fb6:	685a      	ldr	r2, [r3, #4]
  405fb8:	687b      	ldr	r3, [r7, #4]
  405fba:	605a      	str	r2, [r3, #4]
  405fbc:	687b      	ldr	r3, [r7, #4]
  405fbe:	685a      	ldr	r2, [r3, #4]
  405fc0:	687b      	ldr	r3, [r7, #4]
  405fc2:	3308      	adds	r3, #8
  405fc4:	429a      	cmp	r2, r3
  405fc6:	d104      	bne.n	405fd2 <vTaskSwitchContext+0x9e>
  405fc8:	687b      	ldr	r3, [r7, #4]
  405fca:	685b      	ldr	r3, [r3, #4]
  405fcc:	685a      	ldr	r2, [r3, #4]
  405fce:	687b      	ldr	r3, [r7, #4]
  405fd0:	605a      	str	r2, [r3, #4]
  405fd2:	687b      	ldr	r3, [r7, #4]
  405fd4:	685b      	ldr	r3, [r3, #4]
  405fd6:	68da      	ldr	r2, [r3, #12]
  405fd8:	4b04      	ldr	r3, [pc, #16]	; (405fec <vTaskSwitchContext+0xb8>)
  405fda:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();
	}
}
  405fdc:	3708      	adds	r7, #8
  405fde:	46bd      	mov	sp, r7
  405fe0:	bd80      	pop	{r7, pc}
  405fe2:	bf00      	nop
  405fe4:	20003e64 	.word	0x20003e64
  405fe8:	20003e6c 	.word	0x20003e6c
  405fec:	20003d64 	.word	0x20003d64
  405ff0:	00407b4d 	.word	0x00407b4d
  405ff4:	20003e5c 	.word	0x20003e5c
  405ff8:	00404cfd 	.word	0x00404cfd
  405ffc:	20003d68 	.word	0x20003d68

00406000 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  406000:	b580      	push	{r7, lr}
  406002:	b084      	sub	sp, #16
  406004:	af00      	add	r7, sp, #0
  406006:	6078      	str	r0, [r7, #4]
  406008:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
  40600a:	687b      	ldr	r3, [r7, #4]
  40600c:	2b00      	cmp	r3, #0
  40600e:	d103      	bne.n	406018 <vTaskPlaceOnEventList+0x18>
  406010:	4b13      	ldr	r3, [pc, #76]	; (406060 <vTaskPlaceOnEventList+0x60>)
  406012:	4798      	blx	r3
  406014:	bf00      	nop
  406016:	e7fd      	b.n	406014 <vTaskPlaceOnEventList+0x14>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  406018:	4b12      	ldr	r3, [pc, #72]	; (406064 <vTaskPlaceOnEventList+0x64>)
  40601a:	681b      	ldr	r3, [r3, #0]
  40601c:	3318      	adds	r3, #24
  40601e:	6878      	ldr	r0, [r7, #4]
  406020:	4619      	mov	r1, r3
  406022:	4b11      	ldr	r3, [pc, #68]	; (406068 <vTaskPlaceOnEventList+0x68>)
  406024:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  406026:	4b0f      	ldr	r3, [pc, #60]	; (406064 <vTaskPlaceOnEventList+0x64>)
  406028:	681b      	ldr	r3, [r3, #0]
  40602a:	3304      	adds	r3, #4
  40602c:	4618      	mov	r0, r3
  40602e:	4b0f      	ldr	r3, [pc, #60]	; (40606c <vTaskPlaceOnEventList+0x6c>)
  406030:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  406032:	683b      	ldr	r3, [r7, #0]
  406034:	f1b3 3fff 	cmp.w	r3, #4294967295
  406038:	d107      	bne.n	40604a <vTaskPlaceOnEventList+0x4a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  40603a:	4b0a      	ldr	r3, [pc, #40]	; (406064 <vTaskPlaceOnEventList+0x64>)
  40603c:	681b      	ldr	r3, [r3, #0]
  40603e:	3304      	adds	r3, #4
  406040:	480b      	ldr	r0, [pc, #44]	; (406070 <vTaskPlaceOnEventList+0x70>)
  406042:	4619      	mov	r1, r3
  406044:	4b0b      	ldr	r3, [pc, #44]	; (406074 <vTaskPlaceOnEventList+0x74>)
  406046:	4798      	blx	r3
  406048:	e007      	b.n	40605a <vTaskPlaceOnEventList+0x5a>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  40604a:	4b0b      	ldr	r3, [pc, #44]	; (406078 <vTaskPlaceOnEventList+0x78>)
  40604c:	681a      	ldr	r2, [r3, #0]
  40604e:	683b      	ldr	r3, [r7, #0]
  406050:	4413      	add	r3, r2
  406052:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  406054:	68f8      	ldr	r0, [r7, #12]
  406056:	4b09      	ldr	r3, [pc, #36]	; (40607c <vTaskPlaceOnEventList+0x7c>)
  406058:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  40605a:	3710      	adds	r7, #16
  40605c:	46bd      	mov	sp, r7
  40605e:	bd80      	pop	{r7, pc}
  406060:	00404cfd 	.word	0x00404cfd
  406064:	20003d64 	.word	0x20003d64
  406068:	00404a75 	.word	0x00404a75
  40606c:	00404ae5 	.word	0x00404ae5
  406070:	20003e3c 	.word	0x20003e3c
  406074:	00404a25 	.word	0x00404a25
  406078:	20003e54 	.word	0x20003e54
  40607c:	00406451 	.word	0x00406451

00406080 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  406080:	b580      	push	{r7, lr}
  406082:	b084      	sub	sp, #16
  406084:	af00      	add	r7, sp, #0
  406086:	6078      	str	r0, [r7, #4]
  406088:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  40608a:	687b      	ldr	r3, [r7, #4]
  40608c:	2b00      	cmp	r3, #0
  40608e:	d103      	bne.n	406098 <vTaskPlaceOnEventListRestricted+0x18>
  406090:	4b0d      	ldr	r3, [pc, #52]	; (4060c8 <vTaskPlaceOnEventListRestricted+0x48>)
  406092:	4798      	blx	r3
  406094:	bf00      	nop
  406096:	e7fd      	b.n	406094 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  406098:	4b0c      	ldr	r3, [pc, #48]	; (4060cc <vTaskPlaceOnEventListRestricted+0x4c>)
  40609a:	681b      	ldr	r3, [r3, #0]
  40609c:	3318      	adds	r3, #24
  40609e:	6878      	ldr	r0, [r7, #4]
  4060a0:	4619      	mov	r1, r3
  4060a2:	4b0b      	ldr	r3, [pc, #44]	; (4060d0 <vTaskPlaceOnEventListRestricted+0x50>)
  4060a4:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4060a6:	4b09      	ldr	r3, [pc, #36]	; (4060cc <vTaskPlaceOnEventListRestricted+0x4c>)
  4060a8:	681b      	ldr	r3, [r3, #0]
  4060aa:	3304      	adds	r3, #4
  4060ac:	4618      	mov	r0, r3
  4060ae:	4b09      	ldr	r3, [pc, #36]	; (4060d4 <vTaskPlaceOnEventListRestricted+0x54>)
  4060b0:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  4060b2:	4b09      	ldr	r3, [pc, #36]	; (4060d8 <vTaskPlaceOnEventListRestricted+0x58>)
  4060b4:	681a      	ldr	r2, [r3, #0]
  4060b6:	683b      	ldr	r3, [r7, #0]
  4060b8:	4413      	add	r3, r2
  4060ba:	60fb      	str	r3, [r7, #12]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  4060bc:	68f8      	ldr	r0, [r7, #12]
  4060be:	4b07      	ldr	r3, [pc, #28]	; (4060dc <vTaskPlaceOnEventListRestricted+0x5c>)
  4060c0:	4798      	blx	r3
	}
  4060c2:	3710      	adds	r7, #16
  4060c4:	46bd      	mov	sp, r7
  4060c6:	bd80      	pop	{r7, pc}
  4060c8:	00404cfd 	.word	0x00404cfd
  4060cc:	20003d64 	.word	0x20003d64
  4060d0:	00404a25 	.word	0x00404a25
  4060d4:	00404ae5 	.word	0x00404ae5
  4060d8:	20003e54 	.word	0x20003e54
  4060dc:	00406451 	.word	0x00406451

004060e0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  4060e0:	b580      	push	{r7, lr}
  4060e2:	b084      	sub	sp, #16
  4060e4:	af00      	add	r7, sp, #0
  4060e6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4060e8:	687b      	ldr	r3, [r7, #4]
  4060ea:	68db      	ldr	r3, [r3, #12]
  4060ec:	68db      	ldr	r3, [r3, #12]
  4060ee:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
  4060f0:	68bb      	ldr	r3, [r7, #8]
  4060f2:	2b00      	cmp	r3, #0
  4060f4:	d103      	bne.n	4060fe <xTaskRemoveFromEventList+0x1e>
  4060f6:	4b21      	ldr	r3, [pc, #132]	; (40617c <xTaskRemoveFromEventList+0x9c>)
  4060f8:	4798      	blx	r3
  4060fa:	bf00      	nop
  4060fc:	e7fd      	b.n	4060fa <xTaskRemoveFromEventList+0x1a>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4060fe:	68bb      	ldr	r3, [r7, #8]
  406100:	3318      	adds	r3, #24
  406102:	4618      	mov	r0, r3
  406104:	4b1e      	ldr	r3, [pc, #120]	; (406180 <xTaskRemoveFromEventList+0xa0>)
  406106:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  406108:	4b1e      	ldr	r3, [pc, #120]	; (406184 <xTaskRemoveFromEventList+0xa4>)
  40610a:	681b      	ldr	r3, [r3, #0]
  40610c:	2b00      	cmp	r3, #0
  40610e:	d11d      	bne.n	40614c <xTaskRemoveFromEventList+0x6c>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  406110:	68bb      	ldr	r3, [r7, #8]
  406112:	3304      	adds	r3, #4
  406114:	4618      	mov	r0, r3
  406116:	4b1a      	ldr	r3, [pc, #104]	; (406180 <xTaskRemoveFromEventList+0xa0>)
  406118:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  40611a:	68bb      	ldr	r3, [r7, #8]
  40611c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40611e:	4b1a      	ldr	r3, [pc, #104]	; (406188 <xTaskRemoveFromEventList+0xa8>)
  406120:	681b      	ldr	r3, [r3, #0]
  406122:	429a      	cmp	r2, r3
  406124:	d903      	bls.n	40612e <xTaskRemoveFromEventList+0x4e>
  406126:	68bb      	ldr	r3, [r7, #8]
  406128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40612a:	4b17      	ldr	r3, [pc, #92]	; (406188 <xTaskRemoveFromEventList+0xa8>)
  40612c:	601a      	str	r2, [r3, #0]
  40612e:	68bb      	ldr	r3, [r7, #8]
  406130:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406132:	4613      	mov	r3, r2
  406134:	009b      	lsls	r3, r3, #2
  406136:	4413      	add	r3, r2
  406138:	009b      	lsls	r3, r3, #2
  40613a:	4a14      	ldr	r2, [pc, #80]	; (40618c <xTaskRemoveFromEventList+0xac>)
  40613c:	441a      	add	r2, r3
  40613e:	68bb      	ldr	r3, [r7, #8]
  406140:	3304      	adds	r3, #4
  406142:	4610      	mov	r0, r2
  406144:	4619      	mov	r1, r3
  406146:	4b12      	ldr	r3, [pc, #72]	; (406190 <xTaskRemoveFromEventList+0xb0>)
  406148:	4798      	blx	r3
  40614a:	e005      	b.n	406158 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  40614c:	68bb      	ldr	r3, [r7, #8]
  40614e:	3318      	adds	r3, #24
  406150:	4810      	ldr	r0, [pc, #64]	; (406194 <xTaskRemoveFromEventList+0xb4>)
  406152:	4619      	mov	r1, r3
  406154:	4b0e      	ldr	r3, [pc, #56]	; (406190 <xTaskRemoveFromEventList+0xb0>)
  406156:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  406158:	68bb      	ldr	r3, [r7, #8]
  40615a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40615c:	4b0e      	ldr	r3, [pc, #56]	; (406198 <xTaskRemoveFromEventList+0xb8>)
  40615e:	681b      	ldr	r3, [r3, #0]
  406160:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406162:	429a      	cmp	r2, r3
  406164:	d302      	bcc.n	40616c <xTaskRemoveFromEventList+0x8c>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
  406166:	2301      	movs	r3, #1
  406168:	60fb      	str	r3, [r7, #12]
  40616a:	e001      	b.n	406170 <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		xReturn = pdFALSE;
  40616c:	2300      	movs	r3, #0
  40616e:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
  406170:	68fb      	ldr	r3, [r7, #12]
}
  406172:	4618      	mov	r0, r3
  406174:	3710      	adds	r7, #16
  406176:	46bd      	mov	sp, r7
  406178:	bd80      	pop	{r7, pc}
  40617a:	bf00      	nop
  40617c:	00404cfd 	.word	0x00404cfd
  406180:	00404ae5 	.word	0x00404ae5
  406184:	20003e64 	.word	0x20003e64
  406188:	20003e5c 	.word	0x20003e5c
  40618c:	20003d68 	.word	0x20003d68
  406190:	00404a25 	.word	0x00404a25
  406194:	20003e10 	.word	0x20003e10
  406198:	20003d64 	.word	0x20003d64

0040619c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  40619c:	b580      	push	{r7, lr}
  40619e:	b082      	sub	sp, #8
  4061a0:	af00      	add	r7, sp, #0
  4061a2:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
  4061a4:	687b      	ldr	r3, [r7, #4]
  4061a6:	2b00      	cmp	r3, #0
  4061a8:	d103      	bne.n	4061b2 <vTaskSetTimeOutState+0x16>
  4061aa:	4b07      	ldr	r3, [pc, #28]	; (4061c8 <vTaskSetTimeOutState+0x2c>)
  4061ac:	4798      	blx	r3
  4061ae:	bf00      	nop
  4061b0:	e7fd      	b.n	4061ae <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  4061b2:	4b06      	ldr	r3, [pc, #24]	; (4061cc <vTaskSetTimeOutState+0x30>)
  4061b4:	681a      	ldr	r2, [r3, #0]
  4061b6:	687b      	ldr	r3, [r7, #4]
  4061b8:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  4061ba:	4b05      	ldr	r3, [pc, #20]	; (4061d0 <vTaskSetTimeOutState+0x34>)
  4061bc:	681a      	ldr	r2, [r3, #0]
  4061be:	687b      	ldr	r3, [r7, #4]
  4061c0:	605a      	str	r2, [r3, #4]
}
  4061c2:	3708      	adds	r7, #8
  4061c4:	46bd      	mov	sp, r7
  4061c6:	bd80      	pop	{r7, pc}
  4061c8:	00404cfd 	.word	0x00404cfd
  4061cc:	20003e70 	.word	0x20003e70
  4061d0:	20003e54 	.word	0x20003e54

004061d4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  4061d4:	b580      	push	{r7, lr}
  4061d6:	b084      	sub	sp, #16
  4061d8:	af00      	add	r7, sp, #0
  4061da:	6078      	str	r0, [r7, #4]
  4061dc:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  4061de:	687b      	ldr	r3, [r7, #4]
  4061e0:	2b00      	cmp	r3, #0
  4061e2:	d103      	bne.n	4061ec <xTaskCheckForTimeOut+0x18>
  4061e4:	4b22      	ldr	r3, [pc, #136]	; (406270 <xTaskCheckForTimeOut+0x9c>)
  4061e6:	4798      	blx	r3
  4061e8:	bf00      	nop
  4061ea:	e7fd      	b.n	4061e8 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
  4061ec:	683b      	ldr	r3, [r7, #0]
  4061ee:	2b00      	cmp	r3, #0
  4061f0:	d103      	bne.n	4061fa <xTaskCheckForTimeOut+0x26>
  4061f2:	4b1f      	ldr	r3, [pc, #124]	; (406270 <xTaskCheckForTimeOut+0x9c>)
  4061f4:	4798      	blx	r3
  4061f6:	bf00      	nop
  4061f8:	e7fd      	b.n	4061f6 <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
  4061fa:	4b1e      	ldr	r3, [pc, #120]	; (406274 <xTaskCheckForTimeOut+0xa0>)
  4061fc:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  4061fe:	683b      	ldr	r3, [r7, #0]
  406200:	681b      	ldr	r3, [r3, #0]
  406202:	f1b3 3fff 	cmp.w	r3, #4294967295
  406206:	d102      	bne.n	40620e <xTaskCheckForTimeOut+0x3a>
			{
				xReturn = pdFALSE;
  406208:	2300      	movs	r3, #0
  40620a:	60fb      	str	r3, [r7, #12]
  40620c:	e029      	b.n	406262 <xTaskCheckForTimeOut+0x8e>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  40620e:	687b      	ldr	r3, [r7, #4]
  406210:	681a      	ldr	r2, [r3, #0]
  406212:	4b19      	ldr	r3, [pc, #100]	; (406278 <xTaskCheckForTimeOut+0xa4>)
  406214:	681b      	ldr	r3, [r3, #0]
  406216:	429a      	cmp	r2, r3
  406218:	d008      	beq.n	40622c <xTaskCheckForTimeOut+0x58>
  40621a:	687b      	ldr	r3, [r7, #4]
  40621c:	685a      	ldr	r2, [r3, #4]
  40621e:	4b17      	ldr	r3, [pc, #92]	; (40627c <xTaskCheckForTimeOut+0xa8>)
  406220:	681b      	ldr	r3, [r3, #0]
  406222:	429a      	cmp	r2, r3
  406224:	d802      	bhi.n	40622c <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  406226:	2301      	movs	r3, #1
  406228:	60fb      	str	r3, [r7, #12]
  40622a:	e01a      	b.n	406262 <xTaskCheckForTimeOut+0x8e>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  40622c:	4b13      	ldr	r3, [pc, #76]	; (40627c <xTaskCheckForTimeOut+0xa8>)
  40622e:	681a      	ldr	r2, [r3, #0]
  406230:	687b      	ldr	r3, [r7, #4]
  406232:	685b      	ldr	r3, [r3, #4]
  406234:	1ad2      	subs	r2, r2, r3
  406236:	683b      	ldr	r3, [r7, #0]
  406238:	681b      	ldr	r3, [r3, #0]
  40623a:	429a      	cmp	r2, r3
  40623c:	d20f      	bcs.n	40625e <xTaskCheckForTimeOut+0x8a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  40623e:	683b      	ldr	r3, [r7, #0]
  406240:	681a      	ldr	r2, [r3, #0]
  406242:	687b      	ldr	r3, [r7, #4]
  406244:	6859      	ldr	r1, [r3, #4]
  406246:	4b0d      	ldr	r3, [pc, #52]	; (40627c <xTaskCheckForTimeOut+0xa8>)
  406248:	681b      	ldr	r3, [r3, #0]
  40624a:	1acb      	subs	r3, r1, r3
  40624c:	441a      	add	r2, r3
  40624e:	683b      	ldr	r3, [r7, #0]
  406250:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
  406252:	6878      	ldr	r0, [r7, #4]
  406254:	4b0a      	ldr	r3, [pc, #40]	; (406280 <xTaskCheckForTimeOut+0xac>)
  406256:	4798      	blx	r3
			xReturn = pdFALSE;
  406258:	2300      	movs	r3, #0
  40625a:	60fb      	str	r3, [r7, #12]
  40625c:	e001      	b.n	406262 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			xReturn = pdTRUE;
  40625e:	2301      	movs	r3, #1
  406260:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
  406262:	4b08      	ldr	r3, [pc, #32]	; (406284 <xTaskCheckForTimeOut+0xb0>)
  406264:	4798      	blx	r3

	return xReturn;
  406266:	68fb      	ldr	r3, [r7, #12]
}
  406268:	4618      	mov	r0, r3
  40626a:	3710      	adds	r7, #16
  40626c:	46bd      	mov	sp, r7
  40626e:	bd80      	pop	{r7, pc}
  406270:	00404cfd 	.word	0x00404cfd
  406274:	00404cb9 	.word	0x00404cb9
  406278:	20003e70 	.word	0x20003e70
  40627c:	20003e54 	.word	0x20003e54
  406280:	0040619d 	.word	0x0040619d
  406284:	00404cd5 	.word	0x00404cd5

00406288 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
  406288:	b480      	push	{r7}
  40628a:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
  40628c:	4b03      	ldr	r3, [pc, #12]	; (40629c <vTaskMissedYield+0x14>)
  40628e:	2201      	movs	r2, #1
  406290:	601a      	str	r2, [r3, #0]
}
  406292:	46bd      	mov	sp, r7
  406294:	f85d 7b04 	ldr.w	r7, [sp], #4
  406298:	4770      	bx	lr
  40629a:	bf00      	nop
  40629c:	20003e6c 	.word	0x20003e6c

004062a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  4062a0:	b580      	push	{r7, lr}
  4062a2:	b082      	sub	sp, #8
  4062a4:	af00      	add	r7, sp, #0
  4062a6:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
  4062a8:	4b05      	ldr	r3, [pc, #20]	; (4062c0 <prvIdleTask+0x20>)
  4062aa:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  4062ac:	4b05      	ldr	r3, [pc, #20]	; (4062c4 <prvIdleTask+0x24>)
  4062ae:	681b      	ldr	r3, [r3, #0]
  4062b0:	2b01      	cmp	r3, #1
  4062b2:	d901      	bls.n	4062b8 <prvIdleTask+0x18>
			{
				taskYIELD();
  4062b4:	4b04      	ldr	r3, [pc, #16]	; (4062c8 <prvIdleTask+0x28>)
  4062b6:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  4062b8:	4b04      	ldr	r3, [pc, #16]	; (4062cc <prvIdleTask+0x2c>)
  4062ba:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  4062bc:	e7f4      	b.n	4062a8 <prvIdleTask+0x8>
  4062be:	bf00      	nop
  4062c0:	004063c5 	.word	0x004063c5
  4062c4:	20003d68 	.word	0x20003d68
  4062c8:	00404ca1 	.word	0x00404ca1
  4062cc:	00407b75 	.word	0x00407b75

004062d0 <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
  4062d0:	b580      	push	{r7, lr}
  4062d2:	b084      	sub	sp, #16
  4062d4:	af00      	add	r7, sp, #0
  4062d6:	60f8      	str	r0, [r7, #12]
  4062d8:	60b9      	str	r1, [r7, #8]
  4062da:	607a      	str	r2, [r7, #4]
  4062dc:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  4062de:	68fb      	ldr	r3, [r7, #12]
  4062e0:	3334      	adds	r3, #52	; 0x34
  4062e2:	4618      	mov	r0, r3
  4062e4:	68b9      	ldr	r1, [r7, #8]
  4062e6:	220a      	movs	r2, #10
  4062e8:	4b14      	ldr	r3, [pc, #80]	; (40633c <prvInitialiseTCBVariables+0x6c>)
  4062ea:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  4062ec:	68fb      	ldr	r3, [r7, #12]
  4062ee:	2200      	movs	r2, #0
  4062f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
  4062f4:	687b      	ldr	r3, [r7, #4]
  4062f6:	2b05      	cmp	r3, #5
  4062f8:	d901      	bls.n	4062fe <prvInitialiseTCBVariables+0x2e>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
  4062fa:	2305      	movs	r3, #5
  4062fc:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
  4062fe:	68fb      	ldr	r3, [r7, #12]
  406300:	687a      	ldr	r2, [r7, #4]
  406302:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  406304:	68fb      	ldr	r3, [r7, #12]
  406306:	687a      	ldr	r2, [r7, #4]
  406308:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  40630a:	68fb      	ldr	r3, [r7, #12]
  40630c:	3304      	adds	r3, #4
  40630e:	4618      	mov	r0, r3
  406310:	4b0b      	ldr	r3, [pc, #44]	; (406340 <prvInitialiseTCBVariables+0x70>)
  406312:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  406314:	68fb      	ldr	r3, [r7, #12]
  406316:	3318      	adds	r3, #24
  406318:	4618      	mov	r0, r3
  40631a:	4b09      	ldr	r3, [pc, #36]	; (406340 <prvInitialiseTCBVariables+0x70>)
  40631c:	4798      	blx	r3

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  40631e:	68fb      	ldr	r3, [r7, #12]
  406320:	68fa      	ldr	r2, [r7, #12]
  406322:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  406324:	687b      	ldr	r3, [r7, #4]
  406326:	f1c3 0206 	rsb	r2, r3, #6
  40632a:	68fb      	ldr	r3, [r7, #12]
  40632c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  40632e:	68fb      	ldr	r3, [r7, #12]
  406330:	68fa      	ldr	r2, [r7, #12]
  406332:	625a      	str	r2, [r3, #36]	; 0x24
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
  406334:	3710      	adds	r7, #16
  406336:	46bd      	mov	sp, r7
  406338:	bd80      	pop	{r7, pc}
  40633a:	bf00      	nop
  40633c:	0040a99d 	.word	0x0040a99d
  406340:	00404a0d 	.word	0x00404a0d

00406344 <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
  406344:	b580      	push	{r7, lr}
  406346:	b082      	sub	sp, #8
  406348:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  40634a:	2300      	movs	r3, #0
  40634c:	607b      	str	r3, [r7, #4]
  40634e:	e00c      	b.n	40636a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  406350:	687a      	ldr	r2, [r7, #4]
  406352:	4613      	mov	r3, r2
  406354:	009b      	lsls	r3, r3, #2
  406356:	4413      	add	r3, r2
  406358:	009b      	lsls	r3, r3, #2
  40635a:	4a11      	ldr	r2, [pc, #68]	; (4063a0 <prvInitialiseTaskLists+0x5c>)
  40635c:	4413      	add	r3, r2
  40635e:	4618      	mov	r0, r3
  406360:	4b10      	ldr	r3, [pc, #64]	; (4063a4 <prvInitialiseTaskLists+0x60>)
  406362:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  406364:	687b      	ldr	r3, [r7, #4]
  406366:	3301      	adds	r3, #1
  406368:	607b      	str	r3, [r7, #4]
  40636a:	687b      	ldr	r3, [r7, #4]
  40636c:	2b05      	cmp	r3, #5
  40636e:	d9ef      	bls.n	406350 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  406370:	480d      	ldr	r0, [pc, #52]	; (4063a8 <prvInitialiseTaskLists+0x64>)
  406372:	4b0c      	ldr	r3, [pc, #48]	; (4063a4 <prvInitialiseTaskLists+0x60>)
  406374:	4798      	blx	r3
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  406376:	480d      	ldr	r0, [pc, #52]	; (4063ac <prvInitialiseTaskLists+0x68>)
  406378:	4b0a      	ldr	r3, [pc, #40]	; (4063a4 <prvInitialiseTaskLists+0x60>)
  40637a:	4798      	blx	r3
	vListInitialise( ( xList * ) &xPendingReadyList );
  40637c:	480c      	ldr	r0, [pc, #48]	; (4063b0 <prvInitialiseTaskLists+0x6c>)
  40637e:	4b09      	ldr	r3, [pc, #36]	; (4063a4 <prvInitialiseTaskLists+0x60>)
  406380:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  406382:	480c      	ldr	r0, [pc, #48]	; (4063b4 <prvInitialiseTaskLists+0x70>)
  406384:	4b07      	ldr	r3, [pc, #28]	; (4063a4 <prvInitialiseTaskLists+0x60>)
  406386:	4798      	blx	r3
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  406388:	480b      	ldr	r0, [pc, #44]	; (4063b8 <prvInitialiseTaskLists+0x74>)
  40638a:	4b06      	ldr	r3, [pc, #24]	; (4063a4 <prvInitialiseTaskLists+0x60>)
  40638c:	4798      	blx	r3
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  40638e:	4b0b      	ldr	r3, [pc, #44]	; (4063bc <prvInitialiseTaskLists+0x78>)
  406390:	4a05      	ldr	r2, [pc, #20]	; (4063a8 <prvInitialiseTaskLists+0x64>)
  406392:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  406394:	4b0a      	ldr	r3, [pc, #40]	; (4063c0 <prvInitialiseTaskLists+0x7c>)
  406396:	4a05      	ldr	r2, [pc, #20]	; (4063ac <prvInitialiseTaskLists+0x68>)
  406398:	601a      	str	r2, [r3, #0]
}
  40639a:	3708      	adds	r7, #8
  40639c:	46bd      	mov	sp, r7
  40639e:	bd80      	pop	{r7, pc}
  4063a0:	20003d68 	.word	0x20003d68
  4063a4:	004049cd 	.word	0x004049cd
  4063a8:	20003de0 	.word	0x20003de0
  4063ac:	20003df4 	.word	0x20003df4
  4063b0:	20003e10 	.word	0x20003e10
  4063b4:	20003e24 	.word	0x20003e24
  4063b8:	20003e3c 	.word	0x20003e3c
  4063bc:	20003e08 	.word	0x20003e08
  4063c0:	20003e0c 	.word	0x20003e0c

004063c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
  4063c4:	b580      	push	{r7, lr}
  4063c6:	b082      	sub	sp, #8
  4063c8:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  4063ca:	e028      	b.n	40641e <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
  4063cc:	4b17      	ldr	r3, [pc, #92]	; (40642c <prvCheckTasksWaitingTermination+0x68>)
  4063ce:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4063d0:	4b17      	ldr	r3, [pc, #92]	; (406430 <prvCheckTasksWaitingTermination+0x6c>)
  4063d2:	681b      	ldr	r3, [r3, #0]
  4063d4:	2b00      	cmp	r3, #0
  4063d6:	bf14      	ite	ne
  4063d8:	2300      	movne	r3, #0
  4063da:	2301      	moveq	r3, #1
  4063dc:	b2db      	uxtb	r3, r3
  4063de:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
  4063e0:	4b14      	ldr	r3, [pc, #80]	; (406434 <prvCheckTasksWaitingTermination+0x70>)
  4063e2:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  4063e4:	687b      	ldr	r3, [r7, #4]
  4063e6:	2b00      	cmp	r3, #0
  4063e8:	d119      	bne.n	40641e <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  4063ea:	4b13      	ldr	r3, [pc, #76]	; (406438 <prvCheckTasksWaitingTermination+0x74>)
  4063ec:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  4063ee:	4b10      	ldr	r3, [pc, #64]	; (406430 <prvCheckTasksWaitingTermination+0x6c>)
  4063f0:	68db      	ldr	r3, [r3, #12]
  4063f2:	68db      	ldr	r3, [r3, #12]
  4063f4:	603b      	str	r3, [r7, #0]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  4063f6:	683b      	ldr	r3, [r7, #0]
  4063f8:	3304      	adds	r3, #4
  4063fa:	4618      	mov	r0, r3
  4063fc:	4b0f      	ldr	r3, [pc, #60]	; (40643c <prvCheckTasksWaitingTermination+0x78>)
  4063fe:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  406400:	4b0f      	ldr	r3, [pc, #60]	; (406440 <prvCheckTasksWaitingTermination+0x7c>)
  406402:	681b      	ldr	r3, [r3, #0]
  406404:	1e5a      	subs	r2, r3, #1
  406406:	4b0e      	ldr	r3, [pc, #56]	; (406440 <prvCheckTasksWaitingTermination+0x7c>)
  406408:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
  40640a:	4b0e      	ldr	r3, [pc, #56]	; (406444 <prvCheckTasksWaitingTermination+0x80>)
  40640c:	681b      	ldr	r3, [r3, #0]
  40640e:	1e5a      	subs	r2, r3, #1
  406410:	4b0c      	ldr	r3, [pc, #48]	; (406444 <prvCheckTasksWaitingTermination+0x80>)
  406412:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
  406414:	4b0c      	ldr	r3, [pc, #48]	; (406448 <prvCheckTasksWaitingTermination+0x84>)
  406416:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
  406418:	6838      	ldr	r0, [r7, #0]
  40641a:	4b0c      	ldr	r3, [pc, #48]	; (40644c <prvCheckTasksWaitingTermination+0x88>)
  40641c:	4798      	blx	r3
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  40641e:	4b09      	ldr	r3, [pc, #36]	; (406444 <prvCheckTasksWaitingTermination+0x80>)
  406420:	681b      	ldr	r3, [r3, #0]
  406422:	2b00      	cmp	r3, #0
  406424:	d1d2      	bne.n	4063cc <prvCheckTasksWaitingTermination+0x8>
				prvDeleteTCB( pxTCB );
			}
		}
	}
	#endif
}
  406426:	3708      	adds	r7, #8
  406428:	46bd      	mov	sp, r7
  40642a:	bd80      	pop	{r7, pc}
  40642c:	00405c71 	.word	0x00405c71
  406430:	20003e24 	.word	0x20003e24
  406434:	00405c8d 	.word	0x00405c8d
  406438:	00404cb9 	.word	0x00404cb9
  40643c:	00404ae5 	.word	0x00404ae5
  406440:	20003e50 	.word	0x20003e50
  406444:	20003e38 	.word	0x20003e38
  406448:	00404cd5 	.word	0x00404cd5
  40644c:	00406531 	.word	0x00406531

00406450 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  406450:	b580      	push	{r7, lr}
  406452:	b082      	sub	sp, #8
  406454:	af00      	add	r7, sp, #0
  406456:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  406458:	4b13      	ldr	r3, [pc, #76]	; (4064a8 <prvAddCurrentTaskToDelayedList+0x58>)
  40645a:	681b      	ldr	r3, [r3, #0]
  40645c:	687a      	ldr	r2, [r7, #4]
  40645e:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
  406460:	4b12      	ldr	r3, [pc, #72]	; (4064ac <prvAddCurrentTaskToDelayedList+0x5c>)
  406462:	681b      	ldr	r3, [r3, #0]
  406464:	687a      	ldr	r2, [r7, #4]
  406466:	429a      	cmp	r2, r3
  406468:	d209      	bcs.n	40647e <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  40646a:	4b11      	ldr	r3, [pc, #68]	; (4064b0 <prvAddCurrentTaskToDelayedList+0x60>)
  40646c:	681a      	ldr	r2, [r3, #0]
  40646e:	4b0e      	ldr	r3, [pc, #56]	; (4064a8 <prvAddCurrentTaskToDelayedList+0x58>)
  406470:	681b      	ldr	r3, [r3, #0]
  406472:	3304      	adds	r3, #4
  406474:	4610      	mov	r0, r2
  406476:	4619      	mov	r1, r3
  406478:	4b0e      	ldr	r3, [pc, #56]	; (4064b4 <prvAddCurrentTaskToDelayedList+0x64>)
  40647a:	4798      	blx	r3
  40647c:	e010      	b.n	4064a0 <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  40647e:	4b0e      	ldr	r3, [pc, #56]	; (4064b8 <prvAddCurrentTaskToDelayedList+0x68>)
  406480:	681a      	ldr	r2, [r3, #0]
  406482:	4b09      	ldr	r3, [pc, #36]	; (4064a8 <prvAddCurrentTaskToDelayedList+0x58>)
  406484:	681b      	ldr	r3, [r3, #0]
  406486:	3304      	adds	r3, #4
  406488:	4610      	mov	r0, r2
  40648a:	4619      	mov	r1, r3
  40648c:	4b09      	ldr	r3, [pc, #36]	; (4064b4 <prvAddCurrentTaskToDelayedList+0x64>)
  40648e:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  406490:	4b0a      	ldr	r3, [pc, #40]	; (4064bc <prvAddCurrentTaskToDelayedList+0x6c>)
  406492:	681b      	ldr	r3, [r3, #0]
  406494:	687a      	ldr	r2, [r7, #4]
  406496:	429a      	cmp	r2, r3
  406498:	d202      	bcs.n	4064a0 <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
  40649a:	4b08      	ldr	r3, [pc, #32]	; (4064bc <prvAddCurrentTaskToDelayedList+0x6c>)
  40649c:	687a      	ldr	r2, [r7, #4]
  40649e:	601a      	str	r2, [r3, #0]
		}
	}
}
  4064a0:	3708      	adds	r7, #8
  4064a2:	46bd      	mov	sp, r7
  4064a4:	bd80      	pop	{r7, pc}
  4064a6:	bf00      	nop
  4064a8:	20003d64 	.word	0x20003d64
  4064ac:	20003e54 	.word	0x20003e54
  4064b0:	20003e0c 	.word	0x20003e0c
  4064b4:	00404a75 	.word	0x00404a75
  4064b8:	20003e08 	.word	0x20003e08
  4064bc:	20000134 	.word	0x20000134

004064c0 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
  4064c0:	b580      	push	{r7, lr}
  4064c2:	b084      	sub	sp, #16
  4064c4:	af00      	add	r7, sp, #0
  4064c6:	4603      	mov	r3, r0
  4064c8:	6039      	str	r1, [r7, #0]
  4064ca:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  4064cc:	204c      	movs	r0, #76	; 0x4c
  4064ce:	4b15      	ldr	r3, [pc, #84]	; (406524 <prvAllocateTCBAndStack+0x64>)
  4064d0:	4798      	blx	r3
  4064d2:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
  4064d4:	68fb      	ldr	r3, [r7, #12]
  4064d6:	2b00      	cmp	r3, #0
  4064d8:	d01f      	beq.n	40651a <prvAllocateTCBAndStack+0x5a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  4064da:	683b      	ldr	r3, [r7, #0]
  4064dc:	2b00      	cmp	r3, #0
  4064de:	d106      	bne.n	4064ee <prvAllocateTCBAndStack+0x2e>
  4064e0:	88fb      	ldrh	r3, [r7, #6]
  4064e2:	009b      	lsls	r3, r3, #2
  4064e4:	4618      	mov	r0, r3
  4064e6:	4b0f      	ldr	r3, [pc, #60]	; (406524 <prvAllocateTCBAndStack+0x64>)
  4064e8:	4798      	blx	r3
  4064ea:	4603      	mov	r3, r0
  4064ec:	e000      	b.n	4064f0 <prvAllocateTCBAndStack+0x30>
  4064ee:	683b      	ldr	r3, [r7, #0]
  4064f0:	68fa      	ldr	r2, [r7, #12]
  4064f2:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  4064f4:	68fb      	ldr	r3, [r7, #12]
  4064f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4064f8:	2b00      	cmp	r3, #0
  4064fa:	d105      	bne.n	406508 <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  4064fc:	68f8      	ldr	r0, [r7, #12]
  4064fe:	4b0a      	ldr	r3, [pc, #40]	; (406528 <prvAllocateTCBAndStack+0x68>)
  406500:	4798      	blx	r3
			pxNewTCB = NULL;
  406502:	2300      	movs	r3, #0
  406504:	60fb      	str	r3, [r7, #12]
  406506:	e008      	b.n	40651a <prvAllocateTCBAndStack+0x5a>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  406508:	68fb      	ldr	r3, [r7, #12]
  40650a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40650c:	88fb      	ldrh	r3, [r7, #6]
  40650e:	009b      	lsls	r3, r3, #2
  406510:	4610      	mov	r0, r2
  406512:	21a5      	movs	r1, #165	; 0xa5
  406514:	461a      	mov	r2, r3
  406516:	4b05      	ldr	r3, [pc, #20]	; (40652c <prvAllocateTCBAndStack+0x6c>)
  406518:	4798      	blx	r3
		}
	}

	return pxNewTCB;
  40651a:	68fb      	ldr	r3, [r7, #12]
}
  40651c:	4618      	mov	r0, r3
  40651e:	3710      	adds	r7, #16
  406520:	46bd      	mov	sp, r7
  406522:	bd80      	pop	{r7, pc}
  406524:	00404db1 	.word	0x00404db1
  406528:	00404eb9 	.word	0x00404eb9
  40652c:	0040a361 	.word	0x0040a361

00406530 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
  406530:	b580      	push	{r7, lr}
  406532:	b082      	sub	sp, #8
  406534:	af00      	add	r7, sp, #0
  406536:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  406538:	687b      	ldr	r3, [r7, #4]
  40653a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40653c:	4618      	mov	r0, r3
  40653e:	4b04      	ldr	r3, [pc, #16]	; (406550 <prvDeleteTCB+0x20>)
  406540:	4798      	blx	r3
		vPortFree( pxTCB );
  406542:	6878      	ldr	r0, [r7, #4]
  406544:	4b02      	ldr	r3, [pc, #8]	; (406550 <prvDeleteTCB+0x20>)
  406546:	4798      	blx	r3
	}
  406548:	3708      	adds	r7, #8
  40654a:	46bd      	mov	sp, r7
  40654c:	bd80      	pop	{r7, pc}
  40654e:	bf00      	nop
  406550:	00404eb9 	.word	0x00404eb9

00406554 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
  406554:	b480      	push	{r7}
  406556:	b083      	sub	sp, #12
  406558:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  40655a:	4b05      	ldr	r3, [pc, #20]	; (406570 <xTaskGetCurrentTaskHandle+0x1c>)
  40655c:	681b      	ldr	r3, [r3, #0]
  40655e:	607b      	str	r3, [r7, #4]

		return xReturn;
  406560:	687b      	ldr	r3, [r7, #4]
	}
  406562:	4618      	mov	r0, r3
  406564:	370c      	adds	r7, #12
  406566:	46bd      	mov	sp, r7
  406568:	f85d 7b04 	ldr.w	r7, [sp], #4
  40656c:	4770      	bx	lr
  40656e:	bf00      	nop
  406570:	20003d64 	.word	0x20003d64

00406574 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
  406574:	b480      	push	{r7}
  406576:	b083      	sub	sp, #12
  406578:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  40657a:	4b0b      	ldr	r3, [pc, #44]	; (4065a8 <xTaskGetSchedulerState+0x34>)
  40657c:	681b      	ldr	r3, [r3, #0]
  40657e:	2b00      	cmp	r3, #0
  406580:	d102      	bne.n	406588 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  406582:	2300      	movs	r3, #0
  406584:	607b      	str	r3, [r7, #4]
  406586:	e008      	b.n	40659a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  406588:	4b08      	ldr	r3, [pc, #32]	; (4065ac <xTaskGetSchedulerState+0x38>)
  40658a:	681b      	ldr	r3, [r3, #0]
  40658c:	2b00      	cmp	r3, #0
  40658e:	d102      	bne.n	406596 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
  406590:	2301      	movs	r3, #1
  406592:	607b      	str	r3, [r7, #4]
  406594:	e001      	b.n	40659a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  406596:	2302      	movs	r3, #2
  406598:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
  40659a:	687b      	ldr	r3, [r7, #4]
	}
  40659c:	4618      	mov	r0, r3
  40659e:	370c      	adds	r7, #12
  4065a0:	46bd      	mov	sp, r7
  4065a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4065a6:	4770      	bx	lr
  4065a8:	20003e60 	.word	0x20003e60
  4065ac:	20003e64 	.word	0x20003e64

004065b0 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  4065b0:	b580      	push	{r7, lr}
  4065b2:	b084      	sub	sp, #16
  4065b4:	af00      	add	r7, sp, #0
  4065b6:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  4065b8:	687b      	ldr	r3, [r7, #4]
  4065ba:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  4065bc:	687b      	ldr	r3, [r7, #4]
  4065be:	2b00      	cmp	r3, #0
  4065c0:	d041      	beq.n	406646 <vTaskPriorityInherit+0x96>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  4065c2:	68fb      	ldr	r3, [r7, #12]
  4065c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4065c6:	4b21      	ldr	r3, [pc, #132]	; (40664c <vTaskPriorityInherit+0x9c>)
  4065c8:	681b      	ldr	r3, [r3, #0]
  4065ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4065cc:	429a      	cmp	r2, r3
  4065ce:	d23a      	bcs.n	406646 <vTaskPriorityInherit+0x96>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  4065d0:	4b1e      	ldr	r3, [pc, #120]	; (40664c <vTaskPriorityInherit+0x9c>)
  4065d2:	681b      	ldr	r3, [r3, #0]
  4065d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4065d6:	f1c3 0206 	rsb	r2, r3, #6
  4065da:	68fb      	ldr	r3, [r7, #12]
  4065dc:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  4065de:	68fb      	ldr	r3, [r7, #12]
  4065e0:	6959      	ldr	r1, [r3, #20]
  4065e2:	68fb      	ldr	r3, [r7, #12]
  4065e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4065e6:	4613      	mov	r3, r2
  4065e8:	009b      	lsls	r3, r3, #2
  4065ea:	4413      	add	r3, r2
  4065ec:	009b      	lsls	r3, r3, #2
  4065ee:	4a18      	ldr	r2, [pc, #96]	; (406650 <vTaskPriorityInherit+0xa0>)
  4065f0:	4413      	add	r3, r2
  4065f2:	4299      	cmp	r1, r3
  4065f4:	d122      	bne.n	40663c <vTaskPriorityInherit+0x8c>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  4065f6:	68fb      	ldr	r3, [r7, #12]
  4065f8:	3304      	adds	r3, #4
  4065fa:	4618      	mov	r0, r3
  4065fc:	4b15      	ldr	r3, [pc, #84]	; (406654 <vTaskPriorityInherit+0xa4>)
  4065fe:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  406600:	4b12      	ldr	r3, [pc, #72]	; (40664c <vTaskPriorityInherit+0x9c>)
  406602:	681b      	ldr	r3, [r3, #0]
  406604:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406606:	68fb      	ldr	r3, [r7, #12]
  406608:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  40660a:	68fb      	ldr	r3, [r7, #12]
  40660c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40660e:	4b12      	ldr	r3, [pc, #72]	; (406658 <vTaskPriorityInherit+0xa8>)
  406610:	681b      	ldr	r3, [r3, #0]
  406612:	429a      	cmp	r2, r3
  406614:	d903      	bls.n	40661e <vTaskPriorityInherit+0x6e>
  406616:	68fb      	ldr	r3, [r7, #12]
  406618:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40661a:	4b0f      	ldr	r3, [pc, #60]	; (406658 <vTaskPriorityInherit+0xa8>)
  40661c:	601a      	str	r2, [r3, #0]
  40661e:	68fb      	ldr	r3, [r7, #12]
  406620:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406622:	4613      	mov	r3, r2
  406624:	009b      	lsls	r3, r3, #2
  406626:	4413      	add	r3, r2
  406628:	009b      	lsls	r3, r3, #2
  40662a:	4a09      	ldr	r2, [pc, #36]	; (406650 <vTaskPriorityInherit+0xa0>)
  40662c:	441a      	add	r2, r3
  40662e:	68fb      	ldr	r3, [r7, #12]
  406630:	3304      	adds	r3, #4
  406632:	4610      	mov	r0, r2
  406634:	4619      	mov	r1, r3
  406636:	4b09      	ldr	r3, [pc, #36]	; (40665c <vTaskPriorityInherit+0xac>)
  406638:	4798      	blx	r3
  40663a:	e004      	b.n	406646 <vTaskPriorityInherit+0x96>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40663c:	4b03      	ldr	r3, [pc, #12]	; (40664c <vTaskPriorityInherit+0x9c>)
  40663e:	681b      	ldr	r3, [r3, #0]
  406640:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406642:	68fb      	ldr	r3, [r7, #12]
  406644:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  406646:	3710      	adds	r7, #16
  406648:	46bd      	mov	sp, r7
  40664a:	bd80      	pop	{r7, pc}
  40664c:	20003d64 	.word	0x20003d64
  406650:	20003d68 	.word	0x20003d68
  406654:	00404ae5 	.word	0x00404ae5
  406658:	20003e5c 	.word	0x20003e5c
  40665c:	00404a25 	.word	0x00404a25

00406660 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  406660:	b580      	push	{r7, lr}
  406662:	b084      	sub	sp, #16
  406664:	af00      	add	r7, sp, #0
  406666:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  406668:	687b      	ldr	r3, [r7, #4]
  40666a:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
  40666c:	687b      	ldr	r3, [r7, #4]
  40666e:	2b00      	cmp	r3, #0
  406670:	d02c      	beq.n	4066cc <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  406672:	68fb      	ldr	r3, [r7, #12]
  406674:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406676:	68fb      	ldr	r3, [r7, #12]
  406678:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  40667a:	429a      	cmp	r2, r3
  40667c:	d026      	beq.n	4066cc <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  40667e:	68fb      	ldr	r3, [r7, #12]
  406680:	3304      	adds	r3, #4
  406682:	4618      	mov	r0, r3
  406684:	4b13      	ldr	r3, [pc, #76]	; (4066d4 <vTaskPriorityDisinherit+0x74>)
  406686:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  406688:	68fb      	ldr	r3, [r7, #12]
  40668a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  40668c:	68fb      	ldr	r3, [r7, #12]
  40668e:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  406690:	68fb      	ldr	r3, [r7, #12]
  406692:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406694:	f1c3 0206 	rsb	r2, r3, #6
  406698:	68fb      	ldr	r3, [r7, #12]
  40669a:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
  40669c:	68fb      	ldr	r3, [r7, #12]
  40669e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4066a0:	4b0d      	ldr	r3, [pc, #52]	; (4066d8 <vTaskPriorityDisinherit+0x78>)
  4066a2:	681b      	ldr	r3, [r3, #0]
  4066a4:	429a      	cmp	r2, r3
  4066a6:	d903      	bls.n	4066b0 <vTaskPriorityDisinherit+0x50>
  4066a8:	68fb      	ldr	r3, [r7, #12]
  4066aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4066ac:	4b0a      	ldr	r3, [pc, #40]	; (4066d8 <vTaskPriorityDisinherit+0x78>)
  4066ae:	601a      	str	r2, [r3, #0]
  4066b0:	68fb      	ldr	r3, [r7, #12]
  4066b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4066b4:	4613      	mov	r3, r2
  4066b6:	009b      	lsls	r3, r3, #2
  4066b8:	4413      	add	r3, r2
  4066ba:	009b      	lsls	r3, r3, #2
  4066bc:	4a07      	ldr	r2, [pc, #28]	; (4066dc <vTaskPriorityDisinherit+0x7c>)
  4066be:	441a      	add	r2, r3
  4066c0:	68fb      	ldr	r3, [r7, #12]
  4066c2:	3304      	adds	r3, #4
  4066c4:	4610      	mov	r0, r2
  4066c6:	4619      	mov	r1, r3
  4066c8:	4b05      	ldr	r3, [pc, #20]	; (4066e0 <vTaskPriorityDisinherit+0x80>)
  4066ca:	4798      	blx	r3
			}
		}
	}
  4066cc:	3710      	adds	r7, #16
  4066ce:	46bd      	mov	sp, r7
  4066d0:	bd80      	pop	{r7, pc}
  4066d2:	bf00      	nop
  4066d4:	00404ae5 	.word	0x00404ae5
  4066d8:	20003e5c 	.word	0x20003e5c
  4066dc:	20003d68 	.word	0x20003d68
  4066e0:	00404a25 	.word	0x00404a25

004066e4 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  4066e4:	b590      	push	{r4, r7, lr}
  4066e6:	b087      	sub	sp, #28
  4066e8:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
  4066ea:	2300      	movs	r3, #0
  4066ec:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  4066ee:	4b10      	ldr	r3, [pc, #64]	; (406730 <xTimerCreateTimerTask+0x4c>)
  4066f0:	4798      	blx	r3

	if( xTimerQueue != NULL )
  4066f2:	4b10      	ldr	r3, [pc, #64]	; (406734 <xTimerCreateTimerTask+0x50>)
  4066f4:	681b      	ldr	r3, [r3, #0]
  4066f6:	2b00      	cmp	r3, #0
  4066f8:	d00e      	beq.n	406718 <xTimerCreateTimerTask+0x34>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  4066fa:	2305      	movs	r3, #5
  4066fc:	9300      	str	r3, [sp, #0]
  4066fe:	2300      	movs	r3, #0
  406700:	9301      	str	r3, [sp, #4]
  406702:	2300      	movs	r3, #0
  406704:	9302      	str	r3, [sp, #8]
  406706:	2300      	movs	r3, #0
  406708:	9303      	str	r3, [sp, #12]
  40670a:	480b      	ldr	r0, [pc, #44]	; (406738 <xTimerCreateTimerTask+0x54>)
  40670c:	490b      	ldr	r1, [pc, #44]	; (40673c <xTimerCreateTimerTask+0x58>)
  40670e:	228c      	movs	r2, #140	; 0x8c
  406710:	2300      	movs	r3, #0
  406712:	4c0b      	ldr	r4, [pc, #44]	; (406740 <xTimerCreateTimerTask+0x5c>)
  406714:	47a0      	blx	r4
  406716:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
  406718:	687b      	ldr	r3, [r7, #4]
  40671a:	2b00      	cmp	r3, #0
  40671c:	d103      	bne.n	406726 <xTimerCreateTimerTask+0x42>
  40671e:	4b09      	ldr	r3, [pc, #36]	; (406744 <xTimerCreateTimerTask+0x60>)
  406720:	4798      	blx	r3
  406722:	bf00      	nop
  406724:	e7fd      	b.n	406722 <xTimerCreateTimerTask+0x3e>
	return xReturn;
  406726:	687b      	ldr	r3, [r7, #4]
}
  406728:	4618      	mov	r0, r3
  40672a:	370c      	adds	r7, #12
  40672c:	46bd      	mov	sp, r7
  40672e:	bd90      	pop	{r4, r7, pc}
  406730:	00406c8d 	.word	0x00406c8d
  406734:	20003ea8 	.word	0x20003ea8
  406738:	004068e1 	.word	0x004068e1
  40673c:	0041023c 	.word	0x0041023c
  406740:	00405921 	.word	0x00405921
  406744:	00404cfd 	.word	0x00404cfd

00406748 <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  406748:	b580      	push	{r7, lr}
  40674a:	b086      	sub	sp, #24
  40674c:	af00      	add	r7, sp, #0
  40674e:	60f8      	str	r0, [r7, #12]
  406750:	60b9      	str	r1, [r7, #8]
  406752:	607a      	str	r2, [r7, #4]
  406754:	603b      	str	r3, [r7, #0]
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  406756:	68bb      	ldr	r3, [r7, #8]
  406758:	2b00      	cmp	r3, #0
  40675a:	d108      	bne.n	40676e <xTimerCreate+0x26>
	{
		pxNewTimer = NULL;
  40675c:	2300      	movs	r3, #0
  40675e:	617b      	str	r3, [r7, #20]
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  406760:	68bb      	ldr	r3, [r7, #8]
  406762:	2b00      	cmp	r3, #0
  406764:	d120      	bne.n	4067a8 <xTimerCreate+0x60>
  406766:	4b13      	ldr	r3, [pc, #76]	; (4067b4 <xTimerCreate+0x6c>)
  406768:	4798      	blx	r3
  40676a:	bf00      	nop
  40676c:	e7fd      	b.n	40676a <xTimerCreate+0x22>
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  40676e:	2028      	movs	r0, #40	; 0x28
  406770:	4b11      	ldr	r3, [pc, #68]	; (4067b8 <xTimerCreate+0x70>)
  406772:	4798      	blx	r3
  406774:	6178      	str	r0, [r7, #20]
		if( pxNewTimer != NULL )
  406776:	697b      	ldr	r3, [r7, #20]
  406778:	2b00      	cmp	r3, #0
  40677a:	d015      	beq.n	4067a8 <xTimerCreate+0x60>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  40677c:	4b0f      	ldr	r3, [pc, #60]	; (4067bc <xTimerCreate+0x74>)
  40677e:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  406780:	697b      	ldr	r3, [r7, #20]
  406782:	68fa      	ldr	r2, [r7, #12]
  406784:	601a      	str	r2, [r3, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  406786:	697b      	ldr	r3, [r7, #20]
  406788:	68ba      	ldr	r2, [r7, #8]
  40678a:	619a      	str	r2, [r3, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  40678c:	697b      	ldr	r3, [r7, #20]
  40678e:	687a      	ldr	r2, [r7, #4]
  406790:	61da      	str	r2, [r3, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  406792:	697b      	ldr	r3, [r7, #20]
  406794:	683a      	ldr	r2, [r7, #0]
  406796:	621a      	str	r2, [r3, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  406798:	697b      	ldr	r3, [r7, #20]
  40679a:	6a3a      	ldr	r2, [r7, #32]
  40679c:	625a      	str	r2, [r3, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  40679e:	697b      	ldr	r3, [r7, #20]
  4067a0:	3304      	adds	r3, #4
  4067a2:	4618      	mov	r0, r3
  4067a4:	4b06      	ldr	r3, [pc, #24]	; (4067c0 <xTimerCreate+0x78>)
  4067a6:	4798      	blx	r3
		{
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
  4067a8:	697b      	ldr	r3, [r7, #20]
}
  4067aa:	4618      	mov	r0, r3
  4067ac:	3718      	adds	r7, #24
  4067ae:	46bd      	mov	sp, r7
  4067b0:	bd80      	pop	{r7, pc}
  4067b2:	bf00      	nop
  4067b4:	00404cfd 	.word	0x00404cfd
  4067b8:	00404db1 	.word	0x00404db1
  4067bc:	00406c8d 	.word	0x00406c8d
  4067c0:	00404a0d 	.word	0x00404a0d

004067c4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  4067c4:	b590      	push	{r4, r7, lr}
  4067c6:	b089      	sub	sp, #36	; 0x24
  4067c8:	af00      	add	r7, sp, #0
  4067ca:	60f8      	str	r0, [r7, #12]
  4067cc:	60b9      	str	r1, [r7, #8]
  4067ce:	607a      	str	r2, [r7, #4]
  4067d0:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
  4067d2:	2300      	movs	r3, #0
  4067d4:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  4067d6:	4b1d      	ldr	r3, [pc, #116]	; (40684c <xTimerGenericCommand+0x88>)
  4067d8:	681b      	ldr	r3, [r3, #0]
  4067da:	2b00      	cmp	r3, #0
  4067dc:	d030      	beq.n	406840 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  4067de:	68bb      	ldr	r3, [r7, #8]
  4067e0:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
  4067e2:	687b      	ldr	r3, [r7, #4]
  4067e4:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  4067e6:	68fb      	ldr	r3, [r7, #12]
  4067e8:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
  4067ea:	683b      	ldr	r3, [r7, #0]
  4067ec:	2b00      	cmp	r3, #0
  4067ee:	d11c      	bne.n	40682a <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  4067f0:	4b17      	ldr	r3, [pc, #92]	; (406850 <xTimerGenericCommand+0x8c>)
  4067f2:	4798      	blx	r3
  4067f4:	4603      	mov	r3, r0
  4067f6:	2b01      	cmp	r3, #1
  4067f8:	d10b      	bne.n	406812 <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  4067fa:	4b14      	ldr	r3, [pc, #80]	; (40684c <xTimerGenericCommand+0x88>)
  4067fc:	681a      	ldr	r2, [r3, #0]
  4067fe:	f107 0310 	add.w	r3, r7, #16
  406802:	4610      	mov	r0, r2
  406804:	4619      	mov	r1, r3
  406806:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  406808:	2300      	movs	r3, #0
  40680a:	4c12      	ldr	r4, [pc, #72]	; (406854 <xTimerGenericCommand+0x90>)
  40680c:	47a0      	blx	r4
  40680e:	61f8      	str	r0, [r7, #28]
  406810:	e016      	b.n	406840 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  406812:	4b0e      	ldr	r3, [pc, #56]	; (40684c <xTimerGenericCommand+0x88>)
  406814:	681a      	ldr	r2, [r3, #0]
  406816:	f107 0310 	add.w	r3, r7, #16
  40681a:	4610      	mov	r0, r2
  40681c:	4619      	mov	r1, r3
  40681e:	2200      	movs	r2, #0
  406820:	2300      	movs	r3, #0
  406822:	4c0c      	ldr	r4, [pc, #48]	; (406854 <xTimerGenericCommand+0x90>)
  406824:	47a0      	blx	r4
  406826:	61f8      	str	r0, [r7, #28]
  406828:	e00a      	b.n	406840 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  40682a:	4b08      	ldr	r3, [pc, #32]	; (40684c <xTimerGenericCommand+0x88>)
  40682c:	681a      	ldr	r2, [r3, #0]
  40682e:	f107 0310 	add.w	r3, r7, #16
  406832:	4610      	mov	r0, r2
  406834:	4619      	mov	r1, r3
  406836:	683a      	ldr	r2, [r7, #0]
  406838:	2300      	movs	r3, #0
  40683a:	4c07      	ldr	r4, [pc, #28]	; (406858 <xTimerGenericCommand+0x94>)
  40683c:	47a0      	blx	r4
  40683e:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
  406840:	69fb      	ldr	r3, [r7, #28]
}
  406842:	4618      	mov	r0, r3
  406844:	3724      	adds	r7, #36	; 0x24
  406846:	46bd      	mov	sp, r7
  406848:	bd90      	pop	{r4, r7, pc}
  40684a:	bf00      	nop
  40684c:	20003ea8 	.word	0x20003ea8
  406850:	00406575 	.word	0x00406575
  406854:	00405295 	.word	0x00405295
  406858:	00405405 	.word	0x00405405

0040685c <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
  40685c:	b590      	push	{r4, r7, lr}
  40685e:	b087      	sub	sp, #28
  406860:	af02      	add	r7, sp, #8
  406862:	6078      	str	r0, [r7, #4]
  406864:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  406866:	4b19      	ldr	r3, [pc, #100]	; (4068cc <prvProcessExpiredTimer+0x70>)
  406868:	681b      	ldr	r3, [r3, #0]
  40686a:	68db      	ldr	r3, [r3, #12]
  40686c:	68db      	ldr	r3, [r3, #12]
  40686e:	60fb      	str	r3, [r7, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  406870:	68fb      	ldr	r3, [r7, #12]
  406872:	3304      	adds	r3, #4
  406874:	4618      	mov	r0, r3
  406876:	4b16      	ldr	r3, [pc, #88]	; (4068d0 <prvProcessExpiredTimer+0x74>)
  406878:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  40687a:	68fb      	ldr	r3, [r7, #12]
  40687c:	69db      	ldr	r3, [r3, #28]
  40687e:	2b01      	cmp	r3, #1
  406880:	d11c      	bne.n	4068bc <prvProcessExpiredTimer+0x60>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  406882:	68fb      	ldr	r3, [r7, #12]
  406884:	699a      	ldr	r2, [r3, #24]
  406886:	687b      	ldr	r3, [r7, #4]
  406888:	4413      	add	r3, r2
  40688a:	68f8      	ldr	r0, [r7, #12]
  40688c:	4619      	mov	r1, r3
  40688e:	683a      	ldr	r2, [r7, #0]
  406890:	687b      	ldr	r3, [r7, #4]
  406892:	4c10      	ldr	r4, [pc, #64]	; (4068d4 <prvProcessExpiredTimer+0x78>)
  406894:	47a0      	blx	r4
  406896:	4603      	mov	r3, r0
  406898:	2b01      	cmp	r3, #1
  40689a:	d10f      	bne.n	4068bc <prvProcessExpiredTimer+0x60>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  40689c:	2300      	movs	r3, #0
  40689e:	9300      	str	r3, [sp, #0]
  4068a0:	68f8      	ldr	r0, [r7, #12]
  4068a2:	2100      	movs	r1, #0
  4068a4:	687a      	ldr	r2, [r7, #4]
  4068a6:	2300      	movs	r3, #0
  4068a8:	4c0b      	ldr	r4, [pc, #44]	; (4068d8 <prvProcessExpiredTimer+0x7c>)
  4068aa:	47a0      	blx	r4
  4068ac:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
  4068ae:	68bb      	ldr	r3, [r7, #8]
  4068b0:	2b00      	cmp	r3, #0
  4068b2:	d103      	bne.n	4068bc <prvProcessExpiredTimer+0x60>
  4068b4:	4b09      	ldr	r3, [pc, #36]	; (4068dc <prvProcessExpiredTimer+0x80>)
  4068b6:	4798      	blx	r3
  4068b8:	bf00      	nop
  4068ba:	e7fd      	b.n	4068b8 <prvProcessExpiredTimer+0x5c>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4068bc:	68fb      	ldr	r3, [r7, #12]
  4068be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4068c0:	68f8      	ldr	r0, [r7, #12]
  4068c2:	4798      	blx	r3
}
  4068c4:	3714      	adds	r7, #20
  4068c6:	46bd      	mov	sp, r7
  4068c8:	bd90      	pop	{r4, r7, pc}
  4068ca:	bf00      	nop
  4068cc:	20003ea0 	.word	0x20003ea0
  4068d0:	00404ae5 	.word	0x00404ae5
  4068d4:	00406a29 	.word	0x00406a29
  4068d8:	004067c5 	.word	0x004067c5
  4068dc:	00404cfd 	.word	0x00404cfd

004068e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  4068e0:	b580      	push	{r7, lr}
  4068e2:	b084      	sub	sp, #16
  4068e4:	af00      	add	r7, sp, #0
  4068e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  4068e8:	f107 0308 	add.w	r3, r7, #8
  4068ec:	4618      	mov	r0, r3
  4068ee:	4b05      	ldr	r3, [pc, #20]	; (406904 <prvTimerTask+0x24>)
  4068f0:	4798      	blx	r3
  4068f2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  4068f4:	68bb      	ldr	r3, [r7, #8]
  4068f6:	68f8      	ldr	r0, [r7, #12]
  4068f8:	4619      	mov	r1, r3
  4068fa:	4b03      	ldr	r3, [pc, #12]	; (406908 <prvTimerTask+0x28>)
  4068fc:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
  4068fe:	4b03      	ldr	r3, [pc, #12]	; (40690c <prvTimerTask+0x2c>)
  406900:	4798      	blx	r3
	}
  406902:	e7f1      	b.n	4068e8 <prvTimerTask+0x8>
  406904:	00406995 	.word	0x00406995
  406908:	00406911 	.word	0x00406911
  40690c:	00406ab1 	.word	0x00406ab1

00406910 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
  406910:	b580      	push	{r7, lr}
  406912:	b084      	sub	sp, #16
  406914:	af00      	add	r7, sp, #0
  406916:	6078      	str	r0, [r7, #4]
  406918:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  40691a:	4b17      	ldr	r3, [pc, #92]	; (406978 <prvProcessTimerOrBlockTask+0x68>)
  40691c:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40691e:	f107 0308 	add.w	r3, r7, #8
  406922:	4618      	mov	r0, r3
  406924:	4b15      	ldr	r3, [pc, #84]	; (40697c <prvProcessTimerOrBlockTask+0x6c>)
  406926:	4798      	blx	r3
  406928:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
  40692a:	68bb      	ldr	r3, [r7, #8]
  40692c:	2b00      	cmp	r3, #0
  40692e:	d11e      	bne.n	40696e <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  406930:	683b      	ldr	r3, [r7, #0]
  406932:	2b00      	cmp	r3, #0
  406934:	d10a      	bne.n	40694c <prvProcessTimerOrBlockTask+0x3c>
  406936:	687a      	ldr	r2, [r7, #4]
  406938:	68fb      	ldr	r3, [r7, #12]
  40693a:	429a      	cmp	r2, r3
  40693c:	d806      	bhi.n	40694c <prvProcessTimerOrBlockTask+0x3c>
			{
				xTaskResumeAll();
  40693e:	4b10      	ldr	r3, [pc, #64]	; (406980 <prvProcessTimerOrBlockTask+0x70>)
  406940:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  406942:	6878      	ldr	r0, [r7, #4]
  406944:	68f9      	ldr	r1, [r7, #12]
  406946:	4b0f      	ldr	r3, [pc, #60]	; (406984 <prvProcessTimerOrBlockTask+0x74>)
  406948:	4798      	blx	r3
  40694a:	e012      	b.n	406972 <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  40694c:	4b0e      	ldr	r3, [pc, #56]	; (406988 <prvProcessTimerOrBlockTask+0x78>)
  40694e:	681a      	ldr	r2, [r3, #0]
  406950:	6879      	ldr	r1, [r7, #4]
  406952:	68fb      	ldr	r3, [r7, #12]
  406954:	1acb      	subs	r3, r1, r3
  406956:	4610      	mov	r0, r2
  406958:	4619      	mov	r1, r3
  40695a:	4b0c      	ldr	r3, [pc, #48]	; (40698c <prvProcessTimerOrBlockTask+0x7c>)
  40695c:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  40695e:	4b08      	ldr	r3, [pc, #32]	; (406980 <prvProcessTimerOrBlockTask+0x70>)
  406960:	4798      	blx	r3
  406962:	4603      	mov	r3, r0
  406964:	2b00      	cmp	r3, #0
  406966:	d104      	bne.n	406972 <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  406968:	4b09      	ldr	r3, [pc, #36]	; (406990 <prvProcessTimerOrBlockTask+0x80>)
  40696a:	4798      	blx	r3
  40696c:	e001      	b.n	406972 <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  40696e:	4b04      	ldr	r3, [pc, #16]	; (406980 <prvProcessTimerOrBlockTask+0x70>)
  406970:	4798      	blx	r3
		}
	}
}
  406972:	3710      	adds	r7, #16
  406974:	46bd      	mov	sp, r7
  406976:	bd80      	pop	{r7, pc}
  406978:	00405c71 	.word	0x00405c71
  40697c:	004069dd 	.word	0x004069dd
  406980:	00405c8d 	.word	0x00405c8d
  406984:	0040685d 	.word	0x0040685d
  406988:	20003ea8 	.word	0x20003ea8
  40698c:	004058bd 	.word	0x004058bd
  406990:	00404ca1 	.word	0x00404ca1

00406994 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
  406994:	b480      	push	{r7}
  406996:	b085      	sub	sp, #20
  406998:	af00      	add	r7, sp, #0
  40699a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  40699c:	4b0e      	ldr	r3, [pc, #56]	; (4069d8 <prvGetNextExpireTime+0x44>)
  40699e:	681b      	ldr	r3, [r3, #0]
  4069a0:	681b      	ldr	r3, [r3, #0]
  4069a2:	2b00      	cmp	r3, #0
  4069a4:	bf14      	ite	ne
  4069a6:	2300      	movne	r3, #0
  4069a8:	2301      	moveq	r3, #1
  4069aa:	b2db      	uxtb	r3, r3
  4069ac:	461a      	mov	r2, r3
  4069ae:	687b      	ldr	r3, [r7, #4]
  4069b0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  4069b2:	687b      	ldr	r3, [r7, #4]
  4069b4:	681b      	ldr	r3, [r3, #0]
  4069b6:	2b00      	cmp	r3, #0
  4069b8:	d105      	bne.n	4069c6 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4069ba:	4b07      	ldr	r3, [pc, #28]	; (4069d8 <prvGetNextExpireTime+0x44>)
  4069bc:	681b      	ldr	r3, [r3, #0]
  4069be:	68db      	ldr	r3, [r3, #12]
  4069c0:	681b      	ldr	r3, [r3, #0]
  4069c2:	60fb      	str	r3, [r7, #12]
  4069c4:	e001      	b.n	4069ca <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  4069c6:	2300      	movs	r3, #0
  4069c8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
  4069ca:	68fb      	ldr	r3, [r7, #12]
}
  4069cc:	4618      	mov	r0, r3
  4069ce:	3714      	adds	r7, #20
  4069d0:	46bd      	mov	sp, r7
  4069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4069d6:	4770      	bx	lr
  4069d8:	20003ea0 	.word	0x20003ea0

004069dc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  4069dc:	b580      	push	{r7, lr}
  4069de:	b084      	sub	sp, #16
  4069e0:	af00      	add	r7, sp, #0
  4069e2:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  4069e4:	4b0d      	ldr	r3, [pc, #52]	; (406a1c <prvSampleTimeNow+0x40>)
  4069e6:	4798      	blx	r3
  4069e8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
  4069ea:	4b0d      	ldr	r3, [pc, #52]	; (406a20 <prvSampleTimeNow+0x44>)
  4069ec:	681b      	ldr	r3, [r3, #0]
  4069ee:	68fa      	ldr	r2, [r7, #12]
  4069f0:	429a      	cmp	r2, r3
  4069f2:	d208      	bcs.n	406a06 <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
  4069f4:	4b0a      	ldr	r3, [pc, #40]	; (406a20 <prvSampleTimeNow+0x44>)
  4069f6:	681b      	ldr	r3, [r3, #0]
  4069f8:	4618      	mov	r0, r3
  4069fa:	4b0a      	ldr	r3, [pc, #40]	; (406a24 <prvSampleTimeNow+0x48>)
  4069fc:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  4069fe:	687b      	ldr	r3, [r7, #4]
  406a00:	2201      	movs	r2, #1
  406a02:	601a      	str	r2, [r3, #0]
  406a04:	e002      	b.n	406a0c <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  406a06:	687b      	ldr	r3, [r7, #4]
  406a08:	2200      	movs	r2, #0
  406a0a:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
  406a0c:	4b04      	ldr	r3, [pc, #16]	; (406a20 <prvSampleTimeNow+0x44>)
  406a0e:	68fa      	ldr	r2, [r7, #12]
  406a10:	601a      	str	r2, [r3, #0]

	return xTimeNow;
  406a12:	68fb      	ldr	r3, [r7, #12]
}
  406a14:	4618      	mov	r0, r3
  406a16:	3710      	adds	r7, #16
  406a18:	46bd      	mov	sp, r7
  406a1a:	bd80      	pop	{r7, pc}
  406a1c:	00405dad 	.word	0x00405dad
  406a20:	20003eac 	.word	0x20003eac
  406a24:	00406bc9 	.word	0x00406bc9

00406a28 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  406a28:	b580      	push	{r7, lr}
  406a2a:	b086      	sub	sp, #24
  406a2c:	af00      	add	r7, sp, #0
  406a2e:	60f8      	str	r0, [r7, #12]
  406a30:	60b9      	str	r1, [r7, #8]
  406a32:	607a      	str	r2, [r7, #4]
  406a34:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
  406a36:	2300      	movs	r3, #0
  406a38:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  406a3a:	68fb      	ldr	r3, [r7, #12]
  406a3c:	68ba      	ldr	r2, [r7, #8]
  406a3e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  406a40:	68fb      	ldr	r3, [r7, #12]
  406a42:	68fa      	ldr	r2, [r7, #12]
  406a44:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
  406a46:	68ba      	ldr	r2, [r7, #8]
  406a48:	687b      	ldr	r3, [r7, #4]
  406a4a:	429a      	cmp	r2, r3
  406a4c:	d812      	bhi.n	406a74 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  406a4e:	687a      	ldr	r2, [r7, #4]
  406a50:	683b      	ldr	r3, [r7, #0]
  406a52:	1ad2      	subs	r2, r2, r3
  406a54:	68fb      	ldr	r3, [r7, #12]
  406a56:	699b      	ldr	r3, [r3, #24]
  406a58:	429a      	cmp	r2, r3
  406a5a:	d302      	bcc.n	406a62 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  406a5c:	2301      	movs	r3, #1
  406a5e:	617b      	str	r3, [r7, #20]
  406a60:	e01b      	b.n	406a9a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  406a62:	4b10      	ldr	r3, [pc, #64]	; (406aa4 <prvInsertTimerInActiveList+0x7c>)
  406a64:	681a      	ldr	r2, [r3, #0]
  406a66:	68fb      	ldr	r3, [r7, #12]
  406a68:	3304      	adds	r3, #4
  406a6a:	4610      	mov	r0, r2
  406a6c:	4619      	mov	r1, r3
  406a6e:	4b0e      	ldr	r3, [pc, #56]	; (406aa8 <prvInsertTimerInActiveList+0x80>)
  406a70:	4798      	blx	r3
  406a72:	e012      	b.n	406a9a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  406a74:	687a      	ldr	r2, [r7, #4]
  406a76:	683b      	ldr	r3, [r7, #0]
  406a78:	429a      	cmp	r2, r3
  406a7a:	d206      	bcs.n	406a8a <prvInsertTimerInActiveList+0x62>
  406a7c:	68ba      	ldr	r2, [r7, #8]
  406a7e:	683b      	ldr	r3, [r7, #0]
  406a80:	429a      	cmp	r2, r3
  406a82:	d302      	bcc.n	406a8a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  406a84:	2301      	movs	r3, #1
  406a86:	617b      	str	r3, [r7, #20]
  406a88:	e007      	b.n	406a9a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  406a8a:	4b08      	ldr	r3, [pc, #32]	; (406aac <prvInsertTimerInActiveList+0x84>)
  406a8c:	681a      	ldr	r2, [r3, #0]
  406a8e:	68fb      	ldr	r3, [r7, #12]
  406a90:	3304      	adds	r3, #4
  406a92:	4610      	mov	r0, r2
  406a94:	4619      	mov	r1, r3
  406a96:	4b04      	ldr	r3, [pc, #16]	; (406aa8 <prvInsertTimerInActiveList+0x80>)
  406a98:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
  406a9a:	697b      	ldr	r3, [r7, #20]
}
  406a9c:	4618      	mov	r0, r3
  406a9e:	3718      	adds	r7, #24
  406aa0:	46bd      	mov	sp, r7
  406aa2:	bd80      	pop	{r7, pc}
  406aa4:	20003ea4 	.word	0x20003ea4
  406aa8:	00404a75 	.word	0x00404a75
  406aac:	20003ea0 	.word	0x20003ea0

00406ab0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
  406ab0:	b590      	push	{r4, r7, lr}
  406ab2:	b08b      	sub	sp, #44	; 0x2c
  406ab4:	af02      	add	r7, sp, #8
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  406ab6:	1d3b      	adds	r3, r7, #4
  406ab8:	4618      	mov	r0, r3
  406aba:	4b3b      	ldr	r3, [pc, #236]	; (406ba8 <prvProcessReceivedCommands+0xf8>)
  406abc:	4798      	blx	r3
  406abe:	61f8      	str	r0, [r7, #28]

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  406ac0:	e061      	b.n	406b86 <prvProcessReceivedCommands+0xd6>
	{
		pxTimer = xMessage.pxTimer;
  406ac2:	693b      	ldr	r3, [r7, #16]
  406ac4:	61bb      	str	r3, [r7, #24]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  406ac6:	69bb      	ldr	r3, [r7, #24]
  406ac8:	2b00      	cmp	r3, #0
  406aca:	d008      	beq.n	406ade <prvProcessReceivedCommands+0x2e>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  406acc:	69bb      	ldr	r3, [r7, #24]
  406ace:	695b      	ldr	r3, [r3, #20]
  406ad0:	2b00      	cmp	r3, #0
  406ad2:	d004      	beq.n	406ade <prvProcessReceivedCommands+0x2e>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  406ad4:	69bb      	ldr	r3, [r7, #24]
  406ad6:	3304      	adds	r3, #4
  406ad8:	4618      	mov	r0, r3
  406ada:	4b34      	ldr	r3, [pc, #208]	; (406bac <prvProcessReceivedCommands+0xfc>)
  406adc:	4798      	blx	r3
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  406ade:	68bb      	ldr	r3, [r7, #8]
  406ae0:	2b03      	cmp	r3, #3
  406ae2:	d84f      	bhi.n	406b84 <prvProcessReceivedCommands+0xd4>
  406ae4:	a201      	add	r2, pc, #4	; (adr r2, 406aec <prvProcessReceivedCommands+0x3c>)
  406ae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  406aea:	bf00      	nop
  406aec:	00406afd 	.word	0x00406afd
  406af0:	00406b85 	.word	0x00406b85
  406af4:	00406b51 	.word	0x00406b51
  406af8:	00406b7d 	.word	0x00406b7d
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  406afc:	68fa      	ldr	r2, [r7, #12]
  406afe:	69bb      	ldr	r3, [r7, #24]
  406b00:	699b      	ldr	r3, [r3, #24]
  406b02:	441a      	add	r2, r3
  406b04:	68fb      	ldr	r3, [r7, #12]
  406b06:	69b8      	ldr	r0, [r7, #24]
  406b08:	4611      	mov	r1, r2
  406b0a:	69fa      	ldr	r2, [r7, #28]
  406b0c:	4c28      	ldr	r4, [pc, #160]	; (406bb0 <prvProcessReceivedCommands+0x100>)
  406b0e:	47a0      	blx	r4
  406b10:	4603      	mov	r3, r0
  406b12:	2b01      	cmp	r3, #1
  406b14:	d11b      	bne.n	406b4e <prvProcessReceivedCommands+0x9e>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  406b16:	69bb      	ldr	r3, [r7, #24]
  406b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406b1a:	69b8      	ldr	r0, [r7, #24]
  406b1c:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  406b1e:	69bb      	ldr	r3, [r7, #24]
  406b20:	69db      	ldr	r3, [r3, #28]
  406b22:	2b01      	cmp	r3, #1
  406b24:	d113      	bne.n	406b4e <prvProcessReceivedCommands+0x9e>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  406b26:	68fa      	ldr	r2, [r7, #12]
  406b28:	69bb      	ldr	r3, [r7, #24]
  406b2a:	699b      	ldr	r3, [r3, #24]
  406b2c:	4413      	add	r3, r2
  406b2e:	2200      	movs	r2, #0
  406b30:	9200      	str	r2, [sp, #0]
  406b32:	69b8      	ldr	r0, [r7, #24]
  406b34:	2100      	movs	r1, #0
  406b36:	461a      	mov	r2, r3
  406b38:	2300      	movs	r3, #0
  406b3a:	4c1e      	ldr	r4, [pc, #120]	; (406bb4 <prvProcessReceivedCommands+0x104>)
  406b3c:	47a0      	blx	r4
  406b3e:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
  406b40:	697b      	ldr	r3, [r7, #20]
  406b42:	2b00      	cmp	r3, #0
  406b44:	d103      	bne.n	406b4e <prvProcessReceivedCommands+0x9e>
  406b46:	4b1c      	ldr	r3, [pc, #112]	; (406bb8 <prvProcessReceivedCommands+0x108>)
  406b48:	4798      	blx	r3
  406b4a:	bf00      	nop
  406b4c:	e7fd      	b.n	406b4a <prvProcessReceivedCommands+0x9a>
						( void ) xResult;
					}
				}
				break;
  406b4e:	e01a      	b.n	406b86 <prvProcessReceivedCommands+0xd6>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  406b50:	68fa      	ldr	r2, [r7, #12]
  406b52:	69bb      	ldr	r3, [r7, #24]
  406b54:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  406b56:	69bb      	ldr	r3, [r7, #24]
  406b58:	699b      	ldr	r3, [r3, #24]
  406b5a:	2b00      	cmp	r3, #0
  406b5c:	d103      	bne.n	406b66 <prvProcessReceivedCommands+0xb6>
  406b5e:	4b16      	ldr	r3, [pc, #88]	; (406bb8 <prvProcessReceivedCommands+0x108>)
  406b60:	4798      	blx	r3
  406b62:	bf00      	nop
  406b64:	e7fd      	b.n	406b62 <prvProcessReceivedCommands+0xb2>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  406b66:	69bb      	ldr	r3, [r7, #24]
  406b68:	699a      	ldr	r2, [r3, #24]
  406b6a:	69fb      	ldr	r3, [r7, #28]
  406b6c:	4413      	add	r3, r2
  406b6e:	69b8      	ldr	r0, [r7, #24]
  406b70:	4619      	mov	r1, r3
  406b72:	69fa      	ldr	r2, [r7, #28]
  406b74:	69fb      	ldr	r3, [r7, #28]
  406b76:	4c0e      	ldr	r4, [pc, #56]	; (406bb0 <prvProcessReceivedCommands+0x100>)
  406b78:	47a0      	blx	r4
				break;
  406b7a:	e004      	b.n	406b86 <prvProcessReceivedCommands+0xd6>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  406b7c:	69b8      	ldr	r0, [r7, #24]
  406b7e:	4b0f      	ldr	r3, [pc, #60]	; (406bbc <prvProcessReceivedCommands+0x10c>)
  406b80:	4798      	blx	r3
				break;
  406b82:	e000      	b.n	406b86 <prvProcessReceivedCommands+0xd6>

			default	:
				/* Don't expect to get here. */
				break;
  406b84:	bf00      	nop

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  406b86:	4b0e      	ldr	r3, [pc, #56]	; (406bc0 <prvProcessReceivedCommands+0x110>)
  406b88:	681a      	ldr	r2, [r3, #0]
  406b8a:	f107 0308 	add.w	r3, r7, #8
  406b8e:	4610      	mov	r0, r2
  406b90:	4619      	mov	r1, r3
  406b92:	2200      	movs	r2, #0
  406b94:	2300      	movs	r3, #0
  406b96:	4c0b      	ldr	r4, [pc, #44]	; (406bc4 <prvProcessReceivedCommands+0x114>)
  406b98:	47a0      	blx	r4
  406b9a:	4603      	mov	r3, r0
  406b9c:	2b00      	cmp	r3, #0
  406b9e:	d190      	bne.n	406ac2 <prvProcessReceivedCommands+0x12>
			default	:
				/* Don't expect to get here. */
				break;
		}
	}
}
  406ba0:	3724      	adds	r7, #36	; 0x24
  406ba2:	46bd      	mov	sp, r7
  406ba4:	bd90      	pop	{r4, r7, pc}
  406ba6:	bf00      	nop
  406ba8:	004069dd 	.word	0x004069dd
  406bac:	00404ae5 	.word	0x00404ae5
  406bb0:	00406a29 	.word	0x00406a29
  406bb4:	004067c5 	.word	0x004067c5
  406bb8:	00404cfd 	.word	0x00404cfd
  406bbc:	00404eb9 	.word	0x00404eb9
  406bc0:	20003ea8 	.word	0x20003ea8
  406bc4:	004054c1 	.word	0x004054c1

00406bc8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
  406bc8:	b590      	push	{r4, r7, lr}
  406bca:	b08b      	sub	sp, #44	; 0x2c
  406bcc:	af02      	add	r7, sp, #8
  406bce:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  406bd0:	e03e      	b.n	406c50 <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  406bd2:	4b28      	ldr	r3, [pc, #160]	; (406c74 <prvSwitchTimerLists+0xac>)
  406bd4:	681b      	ldr	r3, [r3, #0]
  406bd6:	68db      	ldr	r3, [r3, #12]
  406bd8:	681b      	ldr	r3, [r3, #0]
  406bda:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  406bdc:	4b25      	ldr	r3, [pc, #148]	; (406c74 <prvSwitchTimerLists+0xac>)
  406bde:	681b      	ldr	r3, [r3, #0]
  406be0:	68db      	ldr	r3, [r3, #12]
  406be2:	68db      	ldr	r3, [r3, #12]
  406be4:	61bb      	str	r3, [r7, #24]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  406be6:	69bb      	ldr	r3, [r7, #24]
  406be8:	3304      	adds	r3, #4
  406bea:	4618      	mov	r0, r3
  406bec:	4b22      	ldr	r3, [pc, #136]	; (406c78 <prvSwitchTimerLists+0xb0>)
  406bee:	4798      	blx	r3

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  406bf0:	69bb      	ldr	r3, [r7, #24]
  406bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406bf4:	69b8      	ldr	r0, [r7, #24]
  406bf6:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  406bf8:	69bb      	ldr	r3, [r7, #24]
  406bfa:	69db      	ldr	r3, [r3, #28]
  406bfc:	2b01      	cmp	r3, #1
  406bfe:	d127      	bne.n	406c50 <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  406c00:	69bb      	ldr	r3, [r7, #24]
  406c02:	699a      	ldr	r2, [r3, #24]
  406c04:	69fb      	ldr	r3, [r7, #28]
  406c06:	4413      	add	r3, r2
  406c08:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
  406c0a:	697a      	ldr	r2, [r7, #20]
  406c0c:	69fb      	ldr	r3, [r7, #28]
  406c0e:	429a      	cmp	r2, r3
  406c10:	d90e      	bls.n	406c30 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  406c12:	69bb      	ldr	r3, [r7, #24]
  406c14:	697a      	ldr	r2, [r7, #20]
  406c16:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  406c18:	69bb      	ldr	r3, [r7, #24]
  406c1a:	69ba      	ldr	r2, [r7, #24]
  406c1c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  406c1e:	4b15      	ldr	r3, [pc, #84]	; (406c74 <prvSwitchTimerLists+0xac>)
  406c20:	681a      	ldr	r2, [r3, #0]
  406c22:	69bb      	ldr	r3, [r7, #24]
  406c24:	3304      	adds	r3, #4
  406c26:	4610      	mov	r0, r2
  406c28:	4619      	mov	r1, r3
  406c2a:	4b14      	ldr	r3, [pc, #80]	; (406c7c <prvSwitchTimerLists+0xb4>)
  406c2c:	4798      	blx	r3
  406c2e:	e00f      	b.n	406c50 <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  406c30:	2300      	movs	r3, #0
  406c32:	9300      	str	r3, [sp, #0]
  406c34:	69b8      	ldr	r0, [r7, #24]
  406c36:	2100      	movs	r1, #0
  406c38:	69fa      	ldr	r2, [r7, #28]
  406c3a:	2300      	movs	r3, #0
  406c3c:	4c10      	ldr	r4, [pc, #64]	; (406c80 <prvSwitchTimerLists+0xb8>)
  406c3e:	47a0      	blx	r4
  406c40:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
  406c42:	693b      	ldr	r3, [r7, #16]
  406c44:	2b00      	cmp	r3, #0
  406c46:	d103      	bne.n	406c50 <prvSwitchTimerLists+0x88>
  406c48:	4b0e      	ldr	r3, [pc, #56]	; (406c84 <prvSwitchTimerLists+0xbc>)
  406c4a:	4798      	blx	r3
  406c4c:	bf00      	nop
  406c4e:	e7fd      	b.n	406c4c <prvSwitchTimerLists+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  406c50:	4b08      	ldr	r3, [pc, #32]	; (406c74 <prvSwitchTimerLists+0xac>)
  406c52:	681b      	ldr	r3, [r3, #0]
  406c54:	681b      	ldr	r3, [r3, #0]
  406c56:	2b00      	cmp	r3, #0
  406c58:	d1bb      	bne.n	406bd2 <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
  406c5a:	4b06      	ldr	r3, [pc, #24]	; (406c74 <prvSwitchTimerLists+0xac>)
  406c5c:	681b      	ldr	r3, [r3, #0]
  406c5e:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
  406c60:	4b09      	ldr	r3, [pc, #36]	; (406c88 <prvSwitchTimerLists+0xc0>)
  406c62:	681a      	ldr	r2, [r3, #0]
  406c64:	4b03      	ldr	r3, [pc, #12]	; (406c74 <prvSwitchTimerLists+0xac>)
  406c66:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
  406c68:	4b07      	ldr	r3, [pc, #28]	; (406c88 <prvSwitchTimerLists+0xc0>)
  406c6a:	68fa      	ldr	r2, [r7, #12]
  406c6c:	601a      	str	r2, [r3, #0]
}
  406c6e:	3724      	adds	r7, #36	; 0x24
  406c70:	46bd      	mov	sp, r7
  406c72:	bd90      	pop	{r4, r7, pc}
  406c74:	20003ea0 	.word	0x20003ea0
  406c78:	00404ae5 	.word	0x00404ae5
  406c7c:	00404a75 	.word	0x00404a75
  406c80:	004067c5 	.word	0x004067c5
  406c84:	00404cfd 	.word	0x00404cfd
  406c88:	20003ea4 	.word	0x20003ea4

00406c8c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  406c8c:	b580      	push	{r7, lr}
  406c8e:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  406c90:	4b0e      	ldr	r3, [pc, #56]	; (406ccc <prvCheckForValidListAndQueue+0x40>)
  406c92:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  406c94:	4b0e      	ldr	r3, [pc, #56]	; (406cd0 <prvCheckForValidListAndQueue+0x44>)
  406c96:	681b      	ldr	r3, [r3, #0]
  406c98:	2b00      	cmp	r3, #0
  406c9a:	d113      	bne.n	406cc4 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
  406c9c:	480d      	ldr	r0, [pc, #52]	; (406cd4 <prvCheckForValidListAndQueue+0x48>)
  406c9e:	4b0e      	ldr	r3, [pc, #56]	; (406cd8 <prvCheckForValidListAndQueue+0x4c>)
  406ca0:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
  406ca2:	480e      	ldr	r0, [pc, #56]	; (406cdc <prvCheckForValidListAndQueue+0x50>)
  406ca4:	4b0c      	ldr	r3, [pc, #48]	; (406cd8 <prvCheckForValidListAndQueue+0x4c>)
  406ca6:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
  406ca8:	4b0d      	ldr	r3, [pc, #52]	; (406ce0 <prvCheckForValidListAndQueue+0x54>)
  406caa:	4a0a      	ldr	r2, [pc, #40]	; (406cd4 <prvCheckForValidListAndQueue+0x48>)
  406cac:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  406cae:	4b0d      	ldr	r3, [pc, #52]	; (406ce4 <prvCheckForValidListAndQueue+0x58>)
  406cb0:	4a0a      	ldr	r2, [pc, #40]	; (406cdc <prvCheckForValidListAndQueue+0x50>)
  406cb2:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  406cb4:	2005      	movs	r0, #5
  406cb6:	210c      	movs	r1, #12
  406cb8:	2200      	movs	r2, #0
  406cba:	4b0b      	ldr	r3, [pc, #44]	; (406ce8 <prvCheckForValidListAndQueue+0x5c>)
  406cbc:	4798      	blx	r3
  406cbe:	4602      	mov	r2, r0
  406cc0:	4b03      	ldr	r3, [pc, #12]	; (406cd0 <prvCheckForValidListAndQueue+0x44>)
  406cc2:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  406cc4:	4b09      	ldr	r3, [pc, #36]	; (406cec <prvCheckForValidListAndQueue+0x60>)
  406cc6:	4798      	blx	r3
}
  406cc8:	bd80      	pop	{r7, pc}
  406cca:	bf00      	nop
  406ccc:	00404cb9 	.word	0x00404cb9
  406cd0:	20003ea8 	.word	0x20003ea8
  406cd4:	20003e78 	.word	0x20003e78
  406cd8:	004049cd 	.word	0x004049cd
  406cdc:	20003e8c 	.word	0x20003e8c
  406ce0:	20003ea0 	.word	0x20003ea0
  406ce4:	20003ea4 	.word	0x20003ea4
  406ce8:	00405115 	.word	0x00405115
  406cec:	00404cd5 	.word	0x00404cd5

00406cf0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  406cf0:	b480      	push	{r7}
  406cf2:	b083      	sub	sp, #12
  406cf4:	af00      	add	r7, sp, #0
  406cf6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  406cf8:	687b      	ldr	r3, [r7, #4]
  406cfa:	2b07      	cmp	r3, #7
  406cfc:	d825      	bhi.n	406d4a <osc_get_rate+0x5a>
  406cfe:	a201      	add	r2, pc, #4	; (adr r2, 406d04 <osc_get_rate+0x14>)
  406d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  406d04:	00406d25 	.word	0x00406d25
  406d08:	00406d2b 	.word	0x00406d2b
  406d0c:	00406d31 	.word	0x00406d31
  406d10:	00406d37 	.word	0x00406d37
  406d14:	00406d3b 	.word	0x00406d3b
  406d18:	00406d3f 	.word	0x00406d3f
  406d1c:	00406d43 	.word	0x00406d43
  406d20:	00406d47 	.word	0x00406d47
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  406d24:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  406d28:	e010      	b.n	406d4c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  406d2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  406d2e:	e00d      	b.n	406d4c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  406d30:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  406d34:	e00a      	b.n	406d4c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  406d36:	4b08      	ldr	r3, [pc, #32]	; (406d58 <osc_get_rate+0x68>)
  406d38:	e008      	b.n	406d4c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  406d3a:	4b08      	ldr	r3, [pc, #32]	; (406d5c <osc_get_rate+0x6c>)
  406d3c:	e006      	b.n	406d4c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  406d3e:	4b08      	ldr	r3, [pc, #32]	; (406d60 <osc_get_rate+0x70>)
  406d40:	e004      	b.n	406d4c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  406d42:	4b07      	ldr	r3, [pc, #28]	; (406d60 <osc_get_rate+0x70>)
  406d44:	e002      	b.n	406d4c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  406d46:	4b06      	ldr	r3, [pc, #24]	; (406d60 <osc_get_rate+0x70>)
  406d48:	e000      	b.n	406d4c <osc_get_rate+0x5c>
	}

	return 0;
  406d4a:	2300      	movs	r3, #0
}
  406d4c:	4618      	mov	r0, r3
  406d4e:	370c      	adds	r7, #12
  406d50:	46bd      	mov	sp, r7
  406d52:	f85d 7b04 	ldr.w	r7, [sp], #4
  406d56:	4770      	bx	lr
  406d58:	003d0900 	.word	0x003d0900
  406d5c:	007a1200 	.word	0x007a1200
  406d60:	00b71b00 	.word	0x00b71b00

00406d64 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  406d64:	b580      	push	{r7, lr}
  406d66:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  406d68:	2006      	movs	r0, #6
  406d6a:	4b03      	ldr	r3, [pc, #12]	; (406d78 <sysclk_get_main_hz+0x14>)
  406d6c:	4798      	blx	r3
  406d6e:	4603      	mov	r3, r0
  406d70:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  406d72:	4618      	mov	r0, r3
  406d74:	bd80      	pop	{r7, pc}
  406d76:	bf00      	nop
  406d78:	00406cf1 	.word	0x00406cf1

00406d7c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  406d7c:	b580      	push	{r7, lr}
  406d7e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  406d80:	4b02      	ldr	r3, [pc, #8]	; (406d8c <sysclk_get_cpu_hz+0x10>)
  406d82:	4798      	blx	r3
  406d84:	4603      	mov	r3, r0
  406d86:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  406d88:	4618      	mov	r0, r3
  406d8a:	bd80      	pop	{r7, pc}
  406d8c:	00406d65 	.word	0x00406d65

00406d90 <vTimerIMU>:
uint32_t lastTickCounter = 0;
double dt = (((double)TWI_TASK_DELAY)/ ((double)configTICK_RATE_HZ));

static KalmanConst kalmanC;

static void vTimerIMU(void *pvParameters){
  406d90:	b590      	push	{r4, r7, lr}
  406d92:	b083      	sub	sp, #12
  406d94:	af00      	add	r7, sp, #0
  406d96:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(xSemIMUInt);
  406d98:	4b05      	ldr	r3, [pc, #20]	; (406db0 <vTimerIMU+0x20>)
  406d9a:	681b      	ldr	r3, [r3, #0]
  406d9c:	4618      	mov	r0, r3
  406d9e:	2100      	movs	r1, #0
  406da0:	2200      	movs	r2, #0
  406da2:	2300      	movs	r3, #0
  406da4:	4c03      	ldr	r4, [pc, #12]	; (406db4 <vTimerIMU+0x24>)
  406da6:	47a0      	blx	r4
}
  406da8:	370c      	adds	r7, #12
  406daa:	46bd      	mov	sp, r7
  406dac:	bd90      	pop	{r4, r7, pc}
  406dae:	bf00      	nop
  406db0:	20003fd8 	.word	0x20003fd8
  406db4:	00405295 	.word	0x00405295

00406db8 <IMUTask>:
	//dt = (double)(g_tickCounter - lastTickCounter)/configTICK_RATE_HZ;
	lastTickCounter = g_tickCounter;
	xSemaphoreGiveFromISR(xSemIMUInt, NULL);
}

void IMUTask(void *pvParameters){
  406db8:	b5f0      	push	{r4, r5, r6, r7, lr}
  406dba:	b099      	sub	sp, #100	; 0x64
  406dbc:	af02      	add	r7, sp, #8
  406dbe:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	status_code_t status;
	
	vSemaphoreCreateBinary(xseIMUValues);
  406dc0:	2001      	movs	r0, #1
  406dc2:	2100      	movs	r1, #0
  406dc4:	2203      	movs	r2, #3
  406dc6:	4b90      	ldr	r3, [pc, #576]	; (407008 <IMUTask+0x250>)
  406dc8:	4798      	blx	r3
  406dca:	4602      	mov	r2, r0
  406dcc:	4b8f      	ldr	r3, [pc, #572]	; (40700c <IMUTask+0x254>)
  406dce:	601a      	str	r2, [r3, #0]
  406dd0:	4b8e      	ldr	r3, [pc, #568]	; (40700c <IMUTask+0x254>)
  406dd2:	681b      	ldr	r3, [r3, #0]
  406dd4:	2b00      	cmp	r3, #0
  406dd6:	d007      	beq.n	406de8 <IMUTask+0x30>
  406dd8:	4b8c      	ldr	r3, [pc, #560]	; (40700c <IMUTask+0x254>)
  406dda:	681b      	ldr	r3, [r3, #0]
  406ddc:	4618      	mov	r0, r3
  406dde:	2100      	movs	r1, #0
  406de0:	2200      	movs	r2, #0
  406de2:	2300      	movs	r3, #0
  406de4:	4c8a      	ldr	r4, [pc, #552]	; (407010 <IMUTask+0x258>)
  406de6:	47a0      	blx	r4
	configASSERT(xseIMUValues);
  406de8:	4b88      	ldr	r3, [pc, #544]	; (40700c <IMUTask+0x254>)
  406dea:	681b      	ldr	r3, [r3, #0]
  406dec:	2b00      	cmp	r3, #0
  406dee:	d103      	bne.n	406df8 <IMUTask+0x40>
  406df0:	4b88      	ldr	r3, [pc, #544]	; (407014 <IMUTask+0x25c>)
  406df2:	4798      	blx	r3
  406df4:	bf00      	nop
  406df6:	e7fd      	b.n	406df4 <IMUTask+0x3c>
	xSemaphoreTake(xseIMUValues, 0);
  406df8:	4b84      	ldr	r3, [pc, #528]	; (40700c <IMUTask+0x254>)
  406dfa:	681b      	ldr	r3, [r3, #0]
  406dfc:	4618      	mov	r0, r3
  406dfe:	2100      	movs	r1, #0
  406e00:	2200      	movs	r2, #0
  406e02:	2300      	movs	r3, #0
  406e04:	4c84      	ldr	r4, [pc, #528]	; (407018 <IMUTask+0x260>)
  406e06:	47a0      	blx	r4
	
	vSemaphoreCreateBinary(xSemIMUInt);
  406e08:	2001      	movs	r0, #1
  406e0a:	2100      	movs	r1, #0
  406e0c:	2203      	movs	r2, #3
  406e0e:	4b7e      	ldr	r3, [pc, #504]	; (407008 <IMUTask+0x250>)
  406e10:	4798      	blx	r3
  406e12:	4602      	mov	r2, r0
  406e14:	4b81      	ldr	r3, [pc, #516]	; (40701c <IMUTask+0x264>)
  406e16:	601a      	str	r2, [r3, #0]
  406e18:	4b80      	ldr	r3, [pc, #512]	; (40701c <IMUTask+0x264>)
  406e1a:	681b      	ldr	r3, [r3, #0]
  406e1c:	2b00      	cmp	r3, #0
  406e1e:	d007      	beq.n	406e30 <IMUTask+0x78>
  406e20:	4b7e      	ldr	r3, [pc, #504]	; (40701c <IMUTask+0x264>)
  406e22:	681b      	ldr	r3, [r3, #0]
  406e24:	4618      	mov	r0, r3
  406e26:	2100      	movs	r1, #0
  406e28:	2200      	movs	r2, #0
  406e2a:	2300      	movs	r3, #0
  406e2c:	4c78      	ldr	r4, [pc, #480]	; (407010 <IMUTask+0x258>)
  406e2e:	47a0      	blx	r4
	configASSERT(xSemIMUInt);
  406e30:	4b7a      	ldr	r3, [pc, #488]	; (40701c <IMUTask+0x264>)
  406e32:	681b      	ldr	r3, [r3, #0]
  406e34:	2b00      	cmp	r3, #0
  406e36:	d103      	bne.n	406e40 <IMUTask+0x88>
  406e38:	4b76      	ldr	r3, [pc, #472]	; (407014 <IMUTask+0x25c>)
  406e3a:	4798      	blx	r3
  406e3c:	bf00      	nop
  406e3e:	e7fd      	b.n	406e3c <IMUTask+0x84>
	xSemaphoreTake(xSemIMUInt, 0);
  406e40:	4b76      	ldr	r3, [pc, #472]	; (40701c <IMUTask+0x264>)
  406e42:	681b      	ldr	r3, [r3, #0]
  406e44:	4618      	mov	r0, r3
  406e46:	2100      	movs	r1, #0
  406e48:	2200      	movs	r2, #0
  406e4a:	2300      	movs	r3, #0
  406e4c:	4c72      	ldr	r4, [pc, #456]	; (407018 <IMUTask+0x260>)
  406e4e:	47a0      	blx	r4
	
#ifndef INT_PIN
	//Timer Task:
	xTimerIMU = xTimerCreate("TimerIMU", TWI_TASK_DELAY , pdTRUE, NULL, vTimerIMU);
  406e50:	4b73      	ldr	r3, [pc, #460]	; (407020 <IMUTask+0x268>)
  406e52:	9300      	str	r3, [sp, #0]
  406e54:	4873      	ldr	r0, [pc, #460]	; (407024 <IMUTask+0x26c>)
  406e56:	210a      	movs	r1, #10
  406e58:	2201      	movs	r2, #1
  406e5a:	2300      	movs	r3, #0
  406e5c:	4c72      	ldr	r4, [pc, #456]	; (407028 <IMUTask+0x270>)
  406e5e:	47a0      	blx	r4
  406e60:	4602      	mov	r2, r0
  406e62:	4b72      	ldr	r3, [pc, #456]	; (40702c <IMUTask+0x274>)
  406e64:	601a      	str	r2, [r3, #0]
	xTimerStart(xTimerIMU, 0);
  406e66:	4b71      	ldr	r3, [pc, #452]	; (40702c <IMUTask+0x274>)
  406e68:	681c      	ldr	r4, [r3, #0]
  406e6a:	4b71      	ldr	r3, [pc, #452]	; (407030 <IMUTask+0x278>)
  406e6c:	4798      	blx	r3
  406e6e:	4603      	mov	r3, r0
  406e70:	2200      	movs	r2, #0
  406e72:	9200      	str	r2, [sp, #0]
  406e74:	4620      	mov	r0, r4
  406e76:	2100      	movs	r1, #0
  406e78:	461a      	mov	r2, r3
  406e7a:	2300      	movs	r3, #0
  406e7c:	4c6d      	ldr	r4, [pc, #436]	; (407034 <IMUTask+0x27c>)
  406e7e:	47a0      	blx	r4
#endif
	
	status = configIMU();
  406e80:	4b6d      	ldr	r3, [pc, #436]	; (407038 <IMUTask+0x280>)
  406e82:	4798      	blx	r3
  406e84:	4603      	mov	r3, r0
  406e86:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	lastTickCounter = g_tickCounter;
  406e8a:	4b6c      	ldr	r3, [pc, #432]	; (40703c <IMUTask+0x284>)
  406e8c:	681a      	ldr	r2, [r3, #0]
  406e8e:	4b6c      	ldr	r3, [pc, #432]	; (407040 <IMUTask+0x288>)
  406e90:	601a      	str	r2, [r3, #0]
	if (status != STATUS_OK){
  406e92:	f997 3056 	ldrsb.w	r3, [r7, #86]	; 0x56
  406e96:	2b00      	cmp	r3, #0
  406e98:	d008      	beq.n	406eac <IMUTask+0xf4>
		printf_mux("Error IMU!");
  406e9a:	486a      	ldr	r0, [pc, #424]	; (407044 <IMUTask+0x28c>)
  406e9c:	4b6a      	ldr	r3, [pc, #424]	; (407048 <IMUTask+0x290>)
  406e9e:	4798      	blx	r3
		LED_On(LED2_GPIO);
  406ea0:	2019      	movs	r0, #25
  406ea2:	4b6a      	ldr	r3, [pc, #424]	; (40704c <IMUTask+0x294>)
  406ea4:	4798      	blx	r3
		vTaskDelete(NULL);
  406ea6:	2000      	movs	r0, #0
  406ea8:	4b69      	ldr	r3, [pc, #420]	; (407050 <IMUTask+0x298>)
  406eaa:	4798      	blx	r3
	}
	
	double acel[3];
	double gyro[3];
	double anglePure = 0;
  406eac:	f04f 0200 	mov.w	r2, #0
  406eb0:	f04f 0300 	mov.w	r3, #0
  406eb4:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double angleComplFilter = initComplFilter(ADXL_Low);
  406eb8:	2053      	movs	r0, #83	; 0x53
  406eba:	4b66      	ldr	r3, [pc, #408]	; (407054 <IMUTask+0x29c>)
  406ebc:	4798      	blx	r3
  406ebe:	4602      	mov	r2, r0
  406ec0:	460b      	mov	r3, r1
  406ec2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double angleKalman = angleComplFilter;
  406ec6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  406eca:	e9c7 2302 	strd	r2, r3, [r7, #8]
	uint8_t i = 0;
  406ece:	2300      	movs	r3, #0
  406ed0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	
	//Init Kalman Constants:
	kalmanC.angleInit	=	angleKalman;
  406ed4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
  406ed8:	495f      	ldr	r1, [pc, #380]	; (407058 <IMUTask+0x2a0>)
  406eda:	e9c1 2306 	strd	r2, r3, [r1, #24]
	kalmanC.bias		=	0;
  406ede:	495e      	ldr	r1, [pc, #376]	; (407058 <IMUTask+0x2a0>)
  406ee0:	f04f 0200 	mov.w	r2, #0
  406ee4:	f04f 0300 	mov.w	r3, #0
  406ee8:	e9c1 2308 	strd	r2, r3, [r1, #32]
	kalmanC.Qangle		=	0.001;
  406eec:	495a      	ldr	r1, [pc, #360]	; (407058 <IMUTask+0x2a0>)
  406eee:	a340      	add	r3, pc, #256	; (adr r3, 406ff0 <IMUTask+0x238>)
  406ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
  406ef4:	e9c1 2300 	strd	r2, r3, [r1]
	kalmanC.Qbias		=	0.003;
  406ef8:	4957      	ldr	r1, [pc, #348]	; (407058 <IMUTask+0x2a0>)
  406efa:	a33f      	add	r3, pc, #252	; (adr r3, 406ff8 <IMUTask+0x240>)
  406efc:	e9d3 2300 	ldrd	r2, r3, [r3]
  406f00:	e9c1 2302 	strd	r2, r3, [r1, #8]
	kalmanC.Rmeasure	=	0.03;
  406f04:	4954      	ldr	r1, [pc, #336]	; (407058 <IMUTask+0x2a0>)
  406f06:	a33e      	add	r3, pc, #248	; (adr r3, 407000 <IMUTask+0x248>)
  406f08:	e9d3 2300 	ldrd	r2, r3, [r3]
  406f0c:	e9c1 2304 	strd	r2, r3, [r1, #16]
	kalmanC.P[0][0]		=	0;
  406f10:	4951      	ldr	r1, [pc, #324]	; (407058 <IMUTask+0x2a0>)
  406f12:	f04f 0200 	mov.w	r2, #0
  406f16:	f04f 0300 	mov.w	r3, #0
  406f1a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	kalmanC.P[0][1]		=	0;
  406f1e:	494e      	ldr	r1, [pc, #312]	; (407058 <IMUTask+0x2a0>)
  406f20:	f04f 0200 	mov.w	r2, #0
  406f24:	f04f 0300 	mov.w	r3, #0
  406f28:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	kalmanC.P[1][0]		=	0;
  406f2c:	494a      	ldr	r1, [pc, #296]	; (407058 <IMUTask+0x2a0>)
  406f2e:	f04f 0200 	mov.w	r2, #0
  406f32:	f04f 0300 	mov.w	r3, #0
  406f36:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	kalmanC.P[1][1]		=	0;
  406f3a:	4947      	ldr	r1, [pc, #284]	; (407058 <IMUTask+0x2a0>)
  406f3c:	f04f 0200 	mov.w	r2, #0
  406f40:	f04f 0300 	mov.w	r3, #0
  406f44:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	
	initKalman(&kalmanC);
  406f48:	4843      	ldr	r0, [pc, #268]	; (407058 <IMUTask+0x2a0>)
  406f4a:	4b44      	ldr	r3, [pc, #272]	; (40705c <IMUTask+0x2a4>)
  406f4c:	4798      	blx	r3
	
	for (;;){
		xSemaphoreTake(xSemIMUInt, portMAX_DELAY);
  406f4e:	4b33      	ldr	r3, [pc, #204]	; (40701c <IMUTask+0x264>)
  406f50:	681b      	ldr	r3, [r3, #0]
  406f52:	4618      	mov	r0, r3
  406f54:	2100      	movs	r1, #0
  406f56:	f04f 32ff 	mov.w	r2, #4294967295
  406f5a:	2300      	movs	r3, #0
  406f5c:	4c2e      	ldr	r4, [pc, #184]	; (407018 <IMUTask+0x260>)
  406f5e:	47a0      	blx	r4
		
		memset(acel, 0, sizeof(acel));
  406f60:	f107 0338 	add.w	r3, r7, #56	; 0x38
  406f64:	4618      	mov	r0, r3
  406f66:	2100      	movs	r1, #0
  406f68:	2218      	movs	r2, #24
  406f6a:	4b3d      	ldr	r3, [pc, #244]	; (407060 <IMUTask+0x2a8>)
  406f6c:	4798      	blx	r3
		getAllAcelValue(ADXL_Low, acel);
  406f6e:	f107 0338 	add.w	r3, r7, #56	; 0x38
  406f72:	2053      	movs	r0, #83	; 0x53
  406f74:	4619      	mov	r1, r3
  406f76:	4b3b      	ldr	r3, [pc, #236]	; (407064 <IMUTask+0x2ac>)
  406f78:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  406f7a:	2300      	movs	r3, #0
  406f7c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  406f80:	e01e      	b.n	406fc0 <IMUTask+0x208>
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
  406f82:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
  406f86:	4b38      	ldr	r3, [pc, #224]	; (407068 <IMUTask+0x2b0>)
  406f88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  406f8c:	4618      	mov	r0, r3
  406f8e:	2100      	movs	r1, #0
  406f90:	4b36      	ldr	r3, [pc, #216]	; (40706c <IMUTask+0x2b4>)
  406f92:	4798      	blx	r3
  406f94:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
  406f98:	4b33      	ldr	r3, [pc, #204]	; (407068 <IMUTask+0x2b0>)
  406f9a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  406f9e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  406fa2:	f107 0138 	add.w	r1, r7, #56	; 0x38
  406fa6:	00db      	lsls	r3, r3, #3
  406fa8:	440b      	add	r3, r1
  406faa:	4610      	mov	r0, r2
  406fac:	4619      	mov	r1, r3
  406fae:	2200      	movs	r2, #0
  406fb0:	2301      	movs	r3, #1
  406fb2:	4c17      	ldr	r4, [pc, #92]	; (407010 <IMUTask+0x258>)
  406fb4:	47a0      	blx	r4
	for (;;){
		xSemaphoreTake(xSemIMUInt, portMAX_DELAY);
		
		memset(acel, 0, sizeof(acel));
		getAllAcelValue(ADXL_Low, acel);
		for (i = 0; i < NUM_AXIS; i++){
  406fb6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  406fba:	3301      	adds	r3, #1
  406fbc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  406fc0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  406fc4:	2b02      	cmp	r3, #2
  406fc6:	d9dc      	bls.n	406f82 <IMUTask+0x1ca>
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
		}
		
		memset(gyro, 0, sizeof(gyro));
  406fc8:	f107 0320 	add.w	r3, r7, #32
  406fcc:	4618      	mov	r0, r3
  406fce:	2100      	movs	r1, #0
  406fd0:	2218      	movs	r2, #24
  406fd2:	4b23      	ldr	r3, [pc, #140]	; (407060 <IMUTask+0x2a8>)
  406fd4:	4798      	blx	r3
		getAllGyroValue(ITG_Low, gyro);
  406fd6:	f107 0320 	add.w	r3, r7, #32
  406fda:	2068      	movs	r0, #104	; 0x68
  406fdc:	4619      	mov	r1, r3
  406fde:	4b24      	ldr	r3, [pc, #144]	; (407070 <IMUTask+0x2b8>)
  406fe0:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  406fe2:	2300      	movs	r3, #0
  406fe4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  406fe8:	e063      	b.n	4070b2 <IMUTask+0x2fa>
  406fea:	bf00      	nop
  406fec:	f3af 8000 	nop.w
  406ff0:	d2f1a9fc 	.word	0xd2f1a9fc
  406ff4:	3f50624d 	.word	0x3f50624d
  406ff8:	bc6a7efa 	.word	0xbc6a7efa
  406ffc:	3f689374 	.word	0x3f689374
  407000:	eb851eb8 	.word	0xeb851eb8
  407004:	3f9eb851 	.word	0x3f9eb851
  407008:	00405115 	.word	0x00405115
  40700c:	20003f4c 	.word	0x20003f4c
  407010:	00405295 	.word	0x00405295
  407014:	00404cfd 	.word	0x00404cfd
  407018:	004054c1 	.word	0x004054c1
  40701c:	20003fd8 	.word	0x20003fd8
  407020:	00406d91 	.word	0x00406d91
  407024:	0041025c 	.word	0x0041025c
  407028:	00406749 	.word	0x00406749
  40702c:	20004010 	.word	0x20004010
  407030:	00405dad 	.word	0x00405dad
  407034:	004067c5 	.word	0x004067c5
  407038:	004075f1 	.word	0x004075f1
  40703c:	20003f5c 	.word	0x20003f5c
  407040:	20003eb0 	.word	0x20003eb0
  407044:	00410268 	.word	0x00410268
  407048:	004009b1 	.word	0x004009b1
  40704c:	0040296d 	.word	0x0040296d
  407050:	00405ae1 	.word	0x00405ae1
  407054:	00407241 	.word	0x00407241
  407058:	20003eb8 	.word	0x20003eb8
  40705c:	00400119 	.word	0x00400119
  407060:	0040a361 	.word	0x0040a361
  407064:	00407319 	.word	0x00407319
  407068:	20003f50 	.word	0x20003f50
  40706c:	0040504d 	.word	0x0040504d
  407070:	00407489 	.word	0x00407489
			xQueueOverwrite(xQueueGyro[i], (void * ) &gyro[i]);
  407074:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
  407078:	4b46      	ldr	r3, [pc, #280]	; (407194 <IMUTask+0x3dc>)
  40707a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40707e:	4618      	mov	r0, r3
  407080:	2100      	movs	r1, #0
  407082:	4b45      	ldr	r3, [pc, #276]	; (407198 <IMUTask+0x3e0>)
  407084:	4798      	blx	r3
  407086:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
  40708a:	4b42      	ldr	r3, [pc, #264]	; (407194 <IMUTask+0x3dc>)
  40708c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  407090:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  407094:	f107 0120 	add.w	r1, r7, #32
  407098:	00db      	lsls	r3, r3, #3
  40709a:	440b      	add	r3, r1
  40709c:	4610      	mov	r0, r2
  40709e:	4619      	mov	r1, r3
  4070a0:	2200      	movs	r2, #0
  4070a2:	2301      	movs	r3, #1
  4070a4:	4c3d      	ldr	r4, [pc, #244]	; (40719c <IMUTask+0x3e4>)
  4070a6:	47a0      	blx	r4
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
		}
		
		memset(gyro, 0, sizeof(gyro));
		getAllGyroValue(ITG_Low, gyro);
		for (i = 0; i < NUM_AXIS; i++){
  4070a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  4070ac:	3301      	adds	r3, #1
  4070ae:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  4070b2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  4070b6:	2b02      	cmp	r3, #2
  4070b8:	d9dc      	bls.n	407074 <IMUTask+0x2bc>
			xQueueOverwrite(xQueueGyro[i], (void * ) &gyro[i]);
		}
		
		anglePure = getPureAngle(acel);
  4070ba:	f107 0338 	add.w	r3, r7, #56	; 0x38
  4070be:	4618      	mov	r0, r3
  4070c0:	4b37      	ldr	r3, [pc, #220]	; (4071a0 <IMUTask+0x3e8>)
  4070c2:	4798      	blx	r3
  4070c4:	4602      	mov	r2, r0
  4070c6:	460b      	mov	r3, r1
  4070c8:	e9c7 2306 	strd	r2, r3, [r7, #24]
		xQueueOverwrite(xQueueAngle[0], (void * ) &anglePure);
  4070cc:	4b35      	ldr	r3, [pc, #212]	; (4071a4 <IMUTask+0x3ec>)
  4070ce:	681b      	ldr	r3, [r3, #0]
  4070d0:	4618      	mov	r0, r3
  4070d2:	2100      	movs	r1, #0
  4070d4:	4b30      	ldr	r3, [pc, #192]	; (407198 <IMUTask+0x3e0>)
  4070d6:	4798      	blx	r3
  4070d8:	4b32      	ldr	r3, [pc, #200]	; (4071a4 <IMUTask+0x3ec>)
  4070da:	681a      	ldr	r2, [r3, #0]
  4070dc:	f107 0318 	add.w	r3, r7, #24
  4070e0:	4610      	mov	r0, r2
  4070e2:	4619      	mov	r1, r3
  4070e4:	2200      	movs	r2, #0
  4070e6:	2301      	movs	r3, #1
  4070e8:	4c2c      	ldr	r4, [pc, #176]	; (40719c <IMUTask+0x3e4>)
  4070ea:	47a0      	blx	r4
		getComplFilterAngle(&angleComplFilter, acel, gyro);
  4070ec:	f107 0110 	add.w	r1, r7, #16
  4070f0:	f107 0238 	add.w	r2, r7, #56	; 0x38
  4070f4:	f107 0320 	add.w	r3, r7, #32
  4070f8:	4608      	mov	r0, r1
  4070fa:	4611      	mov	r1, r2
  4070fc:	461a      	mov	r2, r3
  4070fe:	4b2a      	ldr	r3, [pc, #168]	; (4071a8 <IMUTask+0x3f0>)
  407100:	4798      	blx	r3
		xQueueOverwrite(xQueueAngle[1], (void * ) &angleComplFilter);
  407102:	4b28      	ldr	r3, [pc, #160]	; (4071a4 <IMUTask+0x3ec>)
  407104:	685b      	ldr	r3, [r3, #4]
  407106:	4618      	mov	r0, r3
  407108:	2100      	movs	r1, #0
  40710a:	4b23      	ldr	r3, [pc, #140]	; (407198 <IMUTask+0x3e0>)
  40710c:	4798      	blx	r3
  40710e:	4b25      	ldr	r3, [pc, #148]	; (4071a4 <IMUTask+0x3ec>)
  407110:	685a      	ldr	r2, [r3, #4]
  407112:	f107 0310 	add.w	r3, r7, #16
  407116:	4610      	mov	r0, r2
  407118:	4619      	mov	r1, r3
  40711a:	2200      	movs	r2, #0
  40711c:	2301      	movs	r3, #1
  40711e:	4c1f      	ldr	r4, [pc, #124]	; (40719c <IMUTask+0x3e4>)
  407120:	47a0      	blx	r4
		angleKalman = getKalmanAngle(anglePure, gyro[Axis_Z], dt);
  407122:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  407126:	4c21      	ldr	r4, [pc, #132]	; (4071ac <IMUTask+0x3f4>)
  407128:	4610      	mov	r0, r2
  40712a:	4619      	mov	r1, r3
  40712c:	47a0      	blx	r4
  40712e:	4605      	mov	r5, r0
  407130:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  407134:	4c1d      	ldr	r4, [pc, #116]	; (4071ac <IMUTask+0x3f4>)
  407136:	4610      	mov	r0, r2
  407138:	4619      	mov	r1, r3
  40713a:	47a0      	blx	r4
  40713c:	4604      	mov	r4, r0
  40713e:	4b1c      	ldr	r3, [pc, #112]	; (4071b0 <IMUTask+0x3f8>)
  407140:	e9d3 2300 	ldrd	r2, r3, [r3]
  407144:	4e19      	ldr	r6, [pc, #100]	; (4071ac <IMUTask+0x3f4>)
  407146:	4610      	mov	r0, r2
  407148:	4619      	mov	r1, r3
  40714a:	47b0      	blx	r6
  40714c:	4603      	mov	r3, r0
  40714e:	4628      	mov	r0, r5
  407150:	4621      	mov	r1, r4
  407152:	461a      	mov	r2, r3
  407154:	4b17      	ldr	r3, [pc, #92]	; (4071b4 <IMUTask+0x3fc>)
  407156:	4798      	blx	r3
  407158:	4602      	mov	r2, r0
  40715a:	460b      	mov	r3, r1
  40715c:	e9c7 2302 	strd	r2, r3, [r7, #8]
		xQueueOverwrite(xQueueAngle[2], (void * ) &angleKalman);
  407160:	4b10      	ldr	r3, [pc, #64]	; (4071a4 <IMUTask+0x3ec>)
  407162:	689b      	ldr	r3, [r3, #8]
  407164:	4618      	mov	r0, r3
  407166:	2100      	movs	r1, #0
  407168:	4b0b      	ldr	r3, [pc, #44]	; (407198 <IMUTask+0x3e0>)
  40716a:	4798      	blx	r3
  40716c:	4b0d      	ldr	r3, [pc, #52]	; (4071a4 <IMUTask+0x3ec>)
  40716e:	689a      	ldr	r2, [r3, #8]
  407170:	f107 0308 	add.w	r3, r7, #8
  407174:	4610      	mov	r0, r2
  407176:	4619      	mov	r1, r3
  407178:	2200      	movs	r2, #0
  40717a:	2301      	movs	r3, #1
  40717c:	4c07      	ldr	r4, [pc, #28]	; (40719c <IMUTask+0x3e4>)
  40717e:	47a0      	blx	r4
		
		//Give Semaphore to UART Transfer:
		xSemaphoreGive(xseIMUValues);
  407180:	4b0d      	ldr	r3, [pc, #52]	; (4071b8 <IMUTask+0x400>)
  407182:	681b      	ldr	r3, [r3, #0]
  407184:	4618      	mov	r0, r3
  407186:	2100      	movs	r1, #0
  407188:	2200      	movs	r2, #0
  40718a:	2300      	movs	r3, #0
  40718c:	4c03      	ldr	r4, [pc, #12]	; (40719c <IMUTask+0x3e4>)
  40718e:	47a0      	blx	r4
	}
  407190:	e6dd      	b.n	406f4e <IMUTask+0x196>
  407192:	bf00      	nop
  407194:	20003f40 	.word	0x20003f40
  407198:	0040504d 	.word	0x0040504d
  40719c:	00405295 	.word	0x00405295
  4071a0:	004071c1 	.word	0x004071c1
  4071a4:	20003f34 	.word	0x20003f34
  4071a8:	00407279 	.word	0x00407279
  4071ac:	00409991 	.word	0x00409991
  4071b0:	20000140 	.word	0x20000140
  4071b4:	004001b1 	.word	0x004001b1
  4071b8:	20003f4c 	.word	0x20003f4c
  4071bc:	f3af 8000 	nop.w

004071c0 <getPureAngle>:
}

static double getPureAngle(double *acel){
  4071c0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4071c2:	b085      	sub	sp, #20
  4071c4:	af00      	add	r7, sp, #0
  4071c6:	6078      	str	r0, [r7, #4]
	double angle = 0.0;
  4071c8:	f04f 0000 	mov.w	r0, #0
  4071cc:	f04f 0100 	mov.w	r1, #0
  4071d0:	e9c7 0102 	strd	r0, r1, [r7, #8]
	
	angle = sin(-acel[Axis_X]/acel[Axis_Y]) * (180.0/M_PI);
  4071d4:	6879      	ldr	r1, [r7, #4]
  4071d6:	e9d1 0100 	ldrd	r0, r1, [r1]
  4071da:	4602      	mov	r2, r0
  4071dc:	f081 4300 	eor.w	r3, r1, #2147483648	; 0x80000000
  4071e0:	6879      	ldr	r1, [r7, #4]
  4071e2:	3108      	adds	r1, #8
  4071e4:	e9d1 4500 	ldrd	r4, r5, [r1]
  4071e8:	4e11      	ldr	r6, [pc, #68]	; (407230 <getPureAngle+0x70>)
  4071ea:	4610      	mov	r0, r2
  4071ec:	4619      	mov	r1, r3
  4071ee:	4622      	mov	r2, r4
  4071f0:	462b      	mov	r3, r5
  4071f2:	47b0      	blx	r6
  4071f4:	4602      	mov	r2, r0
  4071f6:	460b      	mov	r3, r1
  4071f8:	4610      	mov	r0, r2
  4071fa:	4619      	mov	r1, r3
  4071fc:	4b0d      	ldr	r3, [pc, #52]	; (407234 <getPureAngle+0x74>)
  4071fe:	4798      	blx	r3
  407200:	4602      	mov	r2, r0
  407202:	460b      	mov	r3, r1
  407204:	4c0c      	ldr	r4, [pc, #48]	; (407238 <getPureAngle+0x78>)
  407206:	4610      	mov	r0, r2
  407208:	4619      	mov	r1, r3
  40720a:	a307      	add	r3, pc, #28	; (adr r3, 407228 <getPureAngle+0x68>)
  40720c:	e9d3 2300 	ldrd	r2, r3, [r3]
  407210:	47a0      	blx	r4
  407212:	4602      	mov	r2, r0
  407214:	460b      	mov	r3, r1
  407216:	e9c7 2302 	strd	r2, r3, [r7, #8]
	
	return angle;
  40721a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
  40721e:	4610      	mov	r0, r2
  407220:	4619      	mov	r1, r3
  407222:	3714      	adds	r7, #20
  407224:	46bd      	mov	sp, r7
  407226:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407228:	1a63c1f8 	.word	0x1a63c1f8
  40722c:	404ca5dc 	.word	0x404ca5dc
  407230:	00409661 	.word	0x00409661
  407234:	00407e15 	.word	0x00407e15
  407238:	0040940d 	.word	0x0040940d
  40723c:	f3af 8000 	nop.w

00407240 <initComplFilter>:

static double initComplFilter(ADXL_Addr_Dev dev){
  407240:	b580      	push	{r7, lr}
  407242:	b088      	sub	sp, #32
  407244:	af00      	add	r7, sp, #0
  407246:	4603      	mov	r3, r0
  407248:	71fb      	strb	r3, [r7, #7]
	double acelInit[3];
	getAllAcelValue(dev, acelInit);
  40724a:	79fa      	ldrb	r2, [r7, #7]
  40724c:	f107 0308 	add.w	r3, r7, #8
  407250:	4610      	mov	r0, r2
  407252:	4619      	mov	r1, r3
  407254:	4b06      	ldr	r3, [pc, #24]	; (407270 <initComplFilter+0x30>)
  407256:	4798      	blx	r3
	return getPureAngle(acelInit);
  407258:	f107 0308 	add.w	r3, r7, #8
  40725c:	4618      	mov	r0, r3
  40725e:	4b05      	ldr	r3, [pc, #20]	; (407274 <initComplFilter+0x34>)
  407260:	4798      	blx	r3
  407262:	4602      	mov	r2, r0
  407264:	460b      	mov	r3, r1
}
  407266:	4610      	mov	r0, r2
  407268:	4619      	mov	r1, r3
  40726a:	3720      	adds	r7, #32
  40726c:	46bd      	mov	sp, r7
  40726e:	bd80      	pop	{r7, pc}
  407270:	00407319 	.word	0x00407319
  407274:	004071c1 	.word	0x004071c1

00407278 <getComplFilterAngle>:

static void getComplFilterAngle(double *angle, double *acel, double *gyro){
  407278:	b5f0      	push	{r4, r5, r6, r7, lr}
  40727a:	b087      	sub	sp, #28
  40727c:	af00      	add	r7, sp, #0
  40727e:	60f8      	str	r0, [r7, #12]
  407280:	60b9      	str	r1, [r7, #8]
  407282:	607a      	str	r2, [r7, #4]
	double angle_measure;
	
	angle_measure = getPureAngle(acel);
  407284:	68b8      	ldr	r0, [r7, #8]
  407286:	4b20      	ldr	r3, [pc, #128]	; (407308 <getComplFilterAngle+0x90>)
  407288:	4798      	blx	r3
  40728a:	e9c7 0104 	strd	r0, r1, [r7, #16]
	
	*angle = (*angle + (gyro[Axis_Z]*dt) )*ALPHA + (1-ALPHA)*angle_measure;
  40728e:	68fb      	ldr	r3, [r7, #12]
  407290:	e9d3 4500 	ldrd	r4, r5, [r3]
  407294:	687b      	ldr	r3, [r7, #4]
  407296:	3310      	adds	r3, #16
  407298:	e9d3 0100 	ldrd	r0, r1, [r3]
  40729c:	4b1b      	ldr	r3, [pc, #108]	; (40730c <getComplFilterAngle+0x94>)
  40729e:	e9d3 2300 	ldrd	r2, r3, [r3]
  4072a2:	4e1b      	ldr	r6, [pc, #108]	; (407310 <getComplFilterAngle+0x98>)
  4072a4:	47b0      	blx	r6
  4072a6:	4602      	mov	r2, r0
  4072a8:	460b      	mov	r3, r1
  4072aa:	4e1a      	ldr	r6, [pc, #104]	; (407314 <getComplFilterAngle+0x9c>)
  4072ac:	4620      	mov	r0, r4
  4072ae:	4629      	mov	r1, r5
  4072b0:	47b0      	blx	r6
  4072b2:	4602      	mov	r2, r0
  4072b4:	460b      	mov	r3, r1
  4072b6:	4c16      	ldr	r4, [pc, #88]	; (407310 <getComplFilterAngle+0x98>)
  4072b8:	4610      	mov	r0, r2
  4072ba:	4619      	mov	r1, r3
  4072bc:	a30e      	add	r3, pc, #56	; (adr r3, 4072f8 <getComplFilterAngle+0x80>)
  4072be:	e9d3 2300 	ldrd	r2, r3, [r3]
  4072c2:	47a0      	blx	r4
  4072c4:	4602      	mov	r2, r0
  4072c6:	460b      	mov	r3, r1
  4072c8:	4614      	mov	r4, r2
  4072ca:	461d      	mov	r5, r3
  4072cc:	4e10      	ldr	r6, [pc, #64]	; (407310 <getComplFilterAngle+0x98>)
  4072ce:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  4072d2:	a30b      	add	r3, pc, #44	; (adr r3, 407300 <getComplFilterAngle+0x88>)
  4072d4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4072d8:	47b0      	blx	r6
  4072da:	4602      	mov	r2, r0
  4072dc:	460b      	mov	r3, r1
  4072de:	4e0d      	ldr	r6, [pc, #52]	; (407314 <getComplFilterAngle+0x9c>)
  4072e0:	4620      	mov	r0, r4
  4072e2:	4629      	mov	r1, r5
  4072e4:	47b0      	blx	r6
  4072e6:	4602      	mov	r2, r0
  4072e8:	460b      	mov	r3, r1
  4072ea:	68f9      	ldr	r1, [r7, #12]
  4072ec:	e9c1 2300 	strd	r2, r3, [r1]
}
  4072f0:	371c      	adds	r7, #28
  4072f2:	46bd      	mov	sp, r7
  4072f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4072f6:	bf00      	nop
  4072f8:	ac710cb3 	.word	0xac710cb3
  4072fc:	3fe6db8b 	.word	0x3fe6db8b
  407300:	a71de69a 	.word	0xa71de69a
  407304:	3fd248e8 	.word	0x3fd248e8
  407308:	004071c1 	.word	0x004071c1
  40730c:	20000140 	.word	0x20000140
  407310:	0040940d 	.word	0x0040940d
  407314:	004090a9 	.word	0x004090a9

00407318 <getAllAcelValue>:

static void getAllAcelValue(ADXL_Addr_Dev dev, double *acel){
  407318:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40731c:	b087      	sub	sp, #28
  40731e:	af00      	add	r7, sp, #0
  407320:	4603      	mov	r3, r0
  407322:	6039      	str	r1, [r7, #0]
  407324:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	memset(acel, (-16000), NUM_AXIS);
  407326:	6838      	ldr	r0, [r7, #0]
  407328:	494f      	ldr	r1, [pc, #316]	; (407468 <getAllAcelValue+0x150>)
  40732a:	2203      	movs	r2, #3
  40732c:	4b4f      	ldr	r3, [pc, #316]	; (40746c <getAllAcelValue+0x154>)
  40732e:	4798      	blx	r3
	uint8_t b[6] = {0};
  407330:	2300      	movs	r3, #0
  407332:	60fb      	str	r3, [r7, #12]
  407334:	2300      	movs	r3, #0
  407336:	823b      	strh	r3, [r7, #16]
	uint16_t adxl = 0;
  407338:	2300      	movs	r3, #0
  40733a:	82bb      	strh	r3, [r7, #20]
	uint8_t i = 0;
  40733c:	2300      	movs	r3, #0
  40733e:	75fb      	strb	r3, [r7, #23]
	
	//Read all axis address:
	result = adxl_read(dev, b, ADXL_DataX0, sizeof(b));
  407340:	79fa      	ldrb	r2, [r7, #7]
  407342:	f107 030c 	add.w	r3, r7, #12
  407346:	4610      	mov	r0, r2
  407348:	4619      	mov	r1, r3
  40734a:	2232      	movs	r2, #50	; 0x32
  40734c:	2306      	movs	r3, #6
  40734e:	4e48      	ldr	r6, [pc, #288]	; (407470 <getAllAcelValue+0x158>)
  407350:	47b0      	blx	r6
  407352:	4603      	mov	r3, r0
  407354:	74fb      	strb	r3, [r7, #19]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  407356:	f997 3013 	ldrsb.w	r3, [r7, #19]
  40735a:	2b00      	cmp	r3, #0
  40735c:	d17b      	bne.n	407456 <getAllAcelValue+0x13e>
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  40735e:	2300      	movs	r3, #0
  407360:	75fb      	strb	r3, [r7, #23]
  407362:	e075      	b.n	407450 <getAllAcelValue+0x138>
		adxl = (uint16_t)( (b[(2*i)+1] << 8) | b[(2*i)] );
  407364:	7dfb      	ldrb	r3, [r7, #23]
  407366:	005b      	lsls	r3, r3, #1
  407368:	3301      	adds	r3, #1
  40736a:	f107 0118 	add.w	r1, r7, #24
  40736e:	440b      	add	r3, r1
  407370:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  407374:	021b      	lsls	r3, r3, #8
  407376:	b29a      	uxth	r2, r3
  407378:	7dfb      	ldrb	r3, [r7, #23]
  40737a:	005b      	lsls	r3, r3, #1
  40737c:	f107 0118 	add.w	r1, r7, #24
  407380:	440b      	add	r3, r1
  407382:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  407386:	4313      	orrs	r3, r2
  407388:	b29b      	uxth	r3, r3
  40738a:	82bb      	strh	r3, [r7, #20]
		if ( !(adxl & 0xFC00) ){
  40738c:	8abb      	ldrh	r3, [r7, #20]
  40738e:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
  407392:	2b00      	cmp	r3, #0
  407394:	d11a      	bne.n	4073cc <getAllAcelValue+0xb4>
			acel[i] = CONST_ADXL * ((float) adxl);
  407396:	7dfb      	ldrb	r3, [r7, #23]
  407398:	00db      	lsls	r3, r3, #3
  40739a:	683a      	ldr	r2, [r7, #0]
  40739c:	18d6      	adds	r6, r2, r3
  40739e:	8aba      	ldrh	r2, [r7, #20]
  4073a0:	4b34      	ldr	r3, [pc, #208]	; (407474 <getAllAcelValue+0x15c>)
  4073a2:	4610      	mov	r0, r2
  4073a4:	4798      	blx	r3
  4073a6:	4602      	mov	r2, r0
  4073a8:	4b33      	ldr	r3, [pc, #204]	; (407478 <getAllAcelValue+0x160>)
  4073aa:	4610      	mov	r0, r2
  4073ac:	4798      	blx	r3
  4073ae:	4602      	mov	r2, r0
  4073b0:	460b      	mov	r3, r1
  4073b2:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 407480 <getAllAcelValue+0x168>
  4073b6:	4610      	mov	r0, r2
  4073b8:	4619      	mov	r1, r3
  4073ba:	a329      	add	r3, pc, #164	; (adr r3, 407460 <getAllAcelValue+0x148>)
  4073bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4073c0:	47e0      	blx	ip
  4073c2:	4602      	mov	r2, r0
  4073c4:	460b      	mov	r3, r1
  4073c6:	e9c6 2300 	strd	r2, r3, [r6]
  4073ca:	e022      	b.n	407412 <getAllAcelValue+0xfa>
		} else {
			adxl = ( ( (~adxl) +1 ) & 0x03FF);
  4073cc:	8abb      	ldrh	r3, [r7, #20]
  4073ce:	425b      	negs	r3, r3
  4073d0:	b29b      	uxth	r3, r3
  4073d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
  4073d6:	82bb      	strh	r3, [r7, #20]
			acel[i] = -(CONST_ADXL * ((float) adxl) );
  4073d8:	7dfb      	ldrb	r3, [r7, #23]
  4073da:	00db      	lsls	r3, r3, #3
  4073dc:	683a      	ldr	r2, [r7, #0]
  4073de:	18d6      	adds	r6, r2, r3
  4073e0:	8aba      	ldrh	r2, [r7, #20]
  4073e2:	4b24      	ldr	r3, [pc, #144]	; (407474 <getAllAcelValue+0x15c>)
  4073e4:	4610      	mov	r0, r2
  4073e6:	4798      	blx	r3
  4073e8:	4602      	mov	r2, r0
  4073ea:	4b23      	ldr	r3, [pc, #140]	; (407478 <getAllAcelValue+0x160>)
  4073ec:	4610      	mov	r0, r2
  4073ee:	4798      	blx	r3
  4073f0:	4602      	mov	r2, r0
  4073f2:	460b      	mov	r3, r1
  4073f4:	f8df c088 	ldr.w	ip, [pc, #136]	; 407480 <getAllAcelValue+0x168>
  4073f8:	4610      	mov	r0, r2
  4073fa:	4619      	mov	r1, r3
  4073fc:	a318      	add	r3, pc, #96	; (adr r3, 407460 <getAllAcelValue+0x148>)
  4073fe:	e9d3 2300 	ldrd	r2, r3, [r3]
  407402:	47e0      	blx	ip
  407404:	4602      	mov	r2, r0
  407406:	460b      	mov	r3, r1
  407408:	4614      	mov	r4, r2
  40740a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
  40740e:	e9c6 4500 	strd	r4, r5, [r6]
		}
		acel[i] += offsetAcel[i];	//Apply Offset
  407412:	7dfb      	ldrb	r3, [r7, #23]
  407414:	00db      	lsls	r3, r3, #3
  407416:	683a      	ldr	r2, [r7, #0]
  407418:	18d6      	adds	r6, r2, r3
  40741a:	7dfb      	ldrb	r3, [r7, #23]
  40741c:	00db      	lsls	r3, r3, #3
  40741e:	683a      	ldr	r2, [r7, #0]
  407420:	4413      	add	r3, r2
  407422:	e9d3 8900 	ldrd	r8, r9, [r3]
  407426:	7dfa      	ldrb	r2, [r7, #23]
  407428:	4b14      	ldr	r3, [pc, #80]	; (40747c <getAllAcelValue+0x164>)
  40742a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40742e:	4b12      	ldr	r3, [pc, #72]	; (407478 <getAllAcelValue+0x160>)
  407430:	4610      	mov	r0, r2
  407432:	4798      	blx	r3
  407434:	4602      	mov	r2, r0
  407436:	460b      	mov	r3, r1
  407438:	f8df c048 	ldr.w	ip, [pc, #72]	; 407484 <getAllAcelValue+0x16c>
  40743c:	4640      	mov	r0, r8
  40743e:	4649      	mov	r1, r9
  407440:	47e0      	blx	ip
  407442:	4602      	mov	r2, r0
  407444:	460b      	mov	r3, r1
  407446:	e9c6 2300 	strd	r2, r3, [r6]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  40744a:	7dfb      	ldrb	r3, [r7, #23]
  40744c:	3301      	adds	r3, #1
  40744e:	75fb      	strb	r3, [r7, #23]
  407450:	7dfb      	ldrb	r3, [r7, #23]
  407452:	2b02      	cmp	r3, #2
  407454:	d986      	bls.n	407364 <getAllAcelValue+0x4c>
			adxl = ( ( (~adxl) +1 ) & 0x03FF);
			acel[i] = -(CONST_ADXL * ((float) adxl) );
		}
		acel[i] += offsetAcel[i];	//Apply Offset
	}
}
  407456:	371c      	adds	r7, #28
  407458:	46bd      	mov	sp, r7
  40745a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40745e:	bf00      	nop
  407460:	33333333 	.word	0x33333333
  407464:	400f3333 	.word	0x400f3333
  407468:	ffffc180 	.word	0xffffc180
  40746c:	0040a361 	.word	0x0040a361
  407470:	00407979 	.word	0x00407979
  407474:	00409b9d 	.word	0x00409b9d
  407478:	00409365 	.word	0x00409365
  40747c:	00410244 	.word	0x00410244
  407480:	0040940d 	.word	0x0040940d
  407484:	004090a9 	.word	0x004090a9

00407488 <getAllGyroValue>:

static void getAllGyroValue(ITG_Addr_Dev dev, double *gyro){
  407488:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40748c:	b087      	sub	sp, #28
  40748e:	af00      	add	r7, sp, #0
  407490:	4603      	mov	r3, r0
  407492:	6039      	str	r1, [r7, #0]
  407494:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	memset(gyro, (-16000), NUM_AXIS);
  407496:	6838      	ldr	r0, [r7, #0]
  407498:	494c      	ldr	r1, [pc, #304]	; (4075cc <getAllGyroValue+0x144>)
  40749a:	2203      	movs	r2, #3
  40749c:	4b4c      	ldr	r3, [pc, #304]	; (4075d0 <getAllGyroValue+0x148>)
  40749e:	4798      	blx	r3
	uint8_t b[6] = {0};
  4074a0:	2300      	movs	r3, #0
  4074a2:	60fb      	str	r3, [r7, #12]
  4074a4:	2300      	movs	r3, #0
  4074a6:	823b      	strh	r3, [r7, #16]
	uint16_t itg = 0;
  4074a8:	2300      	movs	r3, #0
  4074aa:	82bb      	strh	r3, [r7, #20]
	uint8_t i = 0;
  4074ac:	2300      	movs	r3, #0
  4074ae:	75fb      	strb	r3, [r7, #23]
	
	//Read all axis address:
	result = itg_read(dev, b, ITG_DataX1, sizeof(b));
  4074b0:	79fa      	ldrb	r2, [r7, #7]
  4074b2:	f107 030c 	add.w	r3, r7, #12
  4074b6:	4610      	mov	r0, r2
  4074b8:	4619      	mov	r1, r3
  4074ba:	221d      	movs	r2, #29
  4074bc:	2306      	movs	r3, #6
  4074be:	4e45      	ldr	r6, [pc, #276]	; (4075d4 <getAllGyroValue+0x14c>)
  4074c0:	47b0      	blx	r6
  4074c2:	4603      	mov	r3, r0
  4074c4:	74fb      	strb	r3, [r7, #19]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  4074c6:	f997 3013 	ldrsb.w	r3, [r7, #19]
  4074ca:	2b00      	cmp	r3, #0
  4074cc:	d17a      	bne.n	4075c4 <getAllGyroValue+0x13c>
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  4074ce:	2300      	movs	r3, #0
  4074d0:	75fb      	strb	r3, [r7, #23]
  4074d2:	e074      	b.n	4075be <getAllGyroValue+0x136>
		itg = (uint16_t)( (b[(2*i)] << 8) | b[(2*i)+1] );
  4074d4:	7dfb      	ldrb	r3, [r7, #23]
  4074d6:	005b      	lsls	r3, r3, #1
  4074d8:	f107 0118 	add.w	r1, r7, #24
  4074dc:	440b      	add	r3, r1
  4074de:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  4074e2:	021b      	lsls	r3, r3, #8
  4074e4:	b29a      	uxth	r2, r3
  4074e6:	7dfb      	ldrb	r3, [r7, #23]
  4074e8:	005b      	lsls	r3, r3, #1
  4074ea:	3301      	adds	r3, #1
  4074ec:	f107 0118 	add.w	r1, r7, #24
  4074f0:	440b      	add	r3, r1
  4074f2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  4074f6:	4313      	orrs	r3, r2
  4074f8:	b29b      	uxth	r3, r3
  4074fa:	82bb      	strh	r3, [r7, #20]
		if ( !(itg & 0x8000) ){
  4074fc:	8abb      	ldrh	r3, [r7, #20]
  4074fe:	b21b      	sxth	r3, r3
  407500:	2b00      	cmp	r3, #0
  407502:	db1a      	blt.n	40753a <getAllGyroValue+0xb2>
			gyro[i] = ((float) itg) / CONST_ITG;
  407504:	7dfb      	ldrb	r3, [r7, #23]
  407506:	00db      	lsls	r3, r3, #3
  407508:	683a      	ldr	r2, [r7, #0]
  40750a:	18d6      	adds	r6, r2, r3
  40750c:	8aba      	ldrh	r2, [r7, #20]
  40750e:	4b32      	ldr	r3, [pc, #200]	; (4075d8 <getAllGyroValue+0x150>)
  407510:	4610      	mov	r0, r2
  407512:	4798      	blx	r3
  407514:	4602      	mov	r2, r0
  407516:	4b31      	ldr	r3, [pc, #196]	; (4075dc <getAllGyroValue+0x154>)
  407518:	4610      	mov	r0, r2
  40751a:	4798      	blx	r3
  40751c:	4602      	mov	r2, r0
  40751e:	460b      	mov	r3, r1
  407520:	f8df c0c4 	ldr.w	ip, [pc, #196]	; 4075e8 <getAllGyroValue+0x160>
  407524:	4610      	mov	r0, r2
  407526:	4619      	mov	r1, r3
  407528:	f04f 0200 	mov.w	r2, #0
  40752c:	4b2c      	ldr	r3, [pc, #176]	; (4075e0 <getAllGyroValue+0x158>)
  40752e:	47e0      	blx	ip
  407530:	4602      	mov	r2, r0
  407532:	460b      	mov	r3, r1
  407534:	e9c6 2300 	strd	r2, r3, [r6]
  407538:	e022      	b.n	407580 <getAllGyroValue+0xf8>
			} else {
			itg = ( ( (~itg) +1 ) & 0x7FFF);
  40753a:	8abb      	ldrh	r3, [r7, #20]
  40753c:	425b      	negs	r3, r3
  40753e:	b29b      	uxth	r3, r3
  407540:	f3c3 030e 	ubfx	r3, r3, #0, #15
  407544:	82bb      	strh	r3, [r7, #20]
			gyro[i] = -( ((float) itg) / CONST_ITG );
  407546:	7dfb      	ldrb	r3, [r7, #23]
  407548:	00db      	lsls	r3, r3, #3
  40754a:	683a      	ldr	r2, [r7, #0]
  40754c:	18d6      	adds	r6, r2, r3
  40754e:	8aba      	ldrh	r2, [r7, #20]
  407550:	4b21      	ldr	r3, [pc, #132]	; (4075d8 <getAllGyroValue+0x150>)
  407552:	4610      	mov	r0, r2
  407554:	4798      	blx	r3
  407556:	4602      	mov	r2, r0
  407558:	4b20      	ldr	r3, [pc, #128]	; (4075dc <getAllGyroValue+0x154>)
  40755a:	4610      	mov	r0, r2
  40755c:	4798      	blx	r3
  40755e:	4602      	mov	r2, r0
  407560:	460b      	mov	r3, r1
  407562:	f8df c084 	ldr.w	ip, [pc, #132]	; 4075e8 <getAllGyroValue+0x160>
  407566:	4610      	mov	r0, r2
  407568:	4619      	mov	r1, r3
  40756a:	f04f 0200 	mov.w	r2, #0
  40756e:	4b1c      	ldr	r3, [pc, #112]	; (4075e0 <getAllGyroValue+0x158>)
  407570:	47e0      	blx	ip
  407572:	4602      	mov	r2, r0
  407574:	460b      	mov	r3, r1
  407576:	4614      	mov	r4, r2
  407578:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
  40757c:	e9c6 4500 	strd	r4, r5, [r6]
		}
		gyro[i] += offsetGyro[i];	//Apply Offset
  407580:	7dfb      	ldrb	r3, [r7, #23]
  407582:	00db      	lsls	r3, r3, #3
  407584:	683a      	ldr	r2, [r7, #0]
  407586:	18d6      	adds	r6, r2, r3
  407588:	7dfb      	ldrb	r3, [r7, #23]
  40758a:	00db      	lsls	r3, r3, #3
  40758c:	683a      	ldr	r2, [r7, #0]
  40758e:	4413      	add	r3, r2
  407590:	e9d3 8900 	ldrd	r8, r9, [r3]
  407594:	7dfa      	ldrb	r2, [r7, #23]
  407596:	4b13      	ldr	r3, [pc, #76]	; (4075e4 <getAllGyroValue+0x15c>)
  407598:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40759c:	4b0f      	ldr	r3, [pc, #60]	; (4075dc <getAllGyroValue+0x154>)
  40759e:	4610      	mov	r0, r2
  4075a0:	4798      	blx	r3
  4075a2:	4602      	mov	r2, r0
  4075a4:	460b      	mov	r3, r1
  4075a6:	f8df c044 	ldr.w	ip, [pc, #68]	; 4075ec <getAllGyroValue+0x164>
  4075aa:	4640      	mov	r0, r8
  4075ac:	4649      	mov	r1, r9
  4075ae:	47e0      	blx	ip
  4075b0:	4602      	mov	r2, r0
  4075b2:	460b      	mov	r3, r1
  4075b4:	e9c6 2300 	strd	r2, r3, [r6]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  4075b8:	7dfb      	ldrb	r3, [r7, #23]
  4075ba:	3301      	adds	r3, #1
  4075bc:	75fb      	strb	r3, [r7, #23]
  4075be:	7dfb      	ldrb	r3, [r7, #23]
  4075c0:	2b02      	cmp	r3, #2
  4075c2:	d987      	bls.n	4074d4 <getAllGyroValue+0x4c>
			itg = ( ( (~itg) +1 ) & 0x7FFF);
			gyro[i] = -( ((float) itg) / CONST_ITG );
		}
		gyro[i] += offsetGyro[i];	//Apply Offset
	}
}
  4075c4:	371c      	adds	r7, #28
  4075c6:	46bd      	mov	sp, r7
  4075c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4075cc:	ffffc180 	.word	0xffffc180
  4075d0:	0040a361 	.word	0x0040a361
  4075d4:	00407885 	.word	0x00407885
  4075d8:	00409b9d 	.word	0x00409b9d
  4075dc:	00409365 	.word	0x00409365
  4075e0:	402cc000 	.word	0x402cc000
  4075e4:	00410250 	.word	0x00410250
  4075e8:	00409661 	.word	0x00409661
  4075ec:	004090a9 	.word	0x004090a9

004075f0 <configIMU>:
	}
	
	return acel_value;
}

static status_code_t configIMU(){
  4075f0:	b580      	push	{r7, lr}
  4075f2:	b082      	sub	sp, #8
  4075f4:	af00      	add	r7, sp, #0
	status_code_t status;
	
	if (twi_init() != TWI_SUCCESS){
  4075f6:	4b16      	ldr	r3, [pc, #88]	; (407650 <configIMU+0x60>)
  4075f8:	4798      	blx	r3
  4075fa:	4603      	mov	r3, r0
  4075fc:	2b00      	cmp	r3, #0
  4075fe:	d004      	beq.n	40760a <configIMU+0x1a>
		printf_mux("TWI init Error!");
  407600:	4814      	ldr	r0, [pc, #80]	; (407654 <configIMU+0x64>)
  407602:	4b15      	ldr	r3, [pc, #84]	; (407658 <configIMU+0x68>)
  407604:	4798      	blx	r3
		return -1;
  407606:	23ff      	movs	r3, #255	; 0xff
  407608:	e01c      	b.n	407644 <configIMU+0x54>
	}
	
	status = adxl_init(ADXL_Low);
  40760a:	2053      	movs	r0, #83	; 0x53
  40760c:	4b13      	ldr	r3, [pc, #76]	; (40765c <configIMU+0x6c>)
  40760e:	4798      	blx	r3
  407610:	4603      	mov	r3, r0
  407612:	71fb      	strb	r3, [r7, #7]
	if (status != STATUS_OK){
  407614:	f997 3007 	ldrsb.w	r3, [r7, #7]
  407618:	2b00      	cmp	r3, #0
  40761a:	d004      	beq.n	407626 <configIMU+0x36>
		printf_mux("ADXL init Error!");
  40761c:	4810      	ldr	r0, [pc, #64]	; (407660 <configIMU+0x70>)
  40761e:	4b0e      	ldr	r3, [pc, #56]	; (407658 <configIMU+0x68>)
  407620:	4798      	blx	r3
		return status;
  407622:	79fb      	ldrb	r3, [r7, #7]
  407624:	e00e      	b.n	407644 <configIMU+0x54>
	}
	
	status = itg_init(ITG_Low);
  407626:	2068      	movs	r0, #104	; 0x68
  407628:	4b0e      	ldr	r3, [pc, #56]	; (407664 <configIMU+0x74>)
  40762a:	4798      	blx	r3
  40762c:	4603      	mov	r3, r0
  40762e:	71fb      	strb	r3, [r7, #7]
	if (status != STATUS_OK){
  407630:	f997 3007 	ldrsb.w	r3, [r7, #7]
  407634:	2b00      	cmp	r3, #0
  407636:	d004      	beq.n	407642 <configIMU+0x52>
		printf_mux("ITG init Error!");
  407638:	480b      	ldr	r0, [pc, #44]	; (407668 <configIMU+0x78>)
  40763a:	4b07      	ldr	r3, [pc, #28]	; (407658 <configIMU+0x68>)
  40763c:	4798      	blx	r3
		return status;
  40763e:	79fb      	ldrb	r3, [r7, #7]
  407640:	e000      	b.n	407644 <configIMU+0x54>
	}
	
	return status;
  407642:	79fb      	ldrb	r3, [r7, #7]
  407644:	b25b      	sxtb	r3, r3
}
  407646:	4618      	mov	r0, r3
  407648:	3708      	adds	r7, #8
  40764a:	46bd      	mov	sp, r7
  40764c:	bd80      	pop	{r7, pc}
  40764e:	bf00      	nop
  407650:	0040766d 	.word	0x0040766d
  407654:	00410274 	.word	0x00410274
  407658:	004009b1 	.word	0x004009b1
  40765c:	004076dd 	.word	0x004076dd
  407660:	00410284 	.word	0x00410284
  407664:	00407799 	.word	0x00407799
  407668:	00410298 	.word	0x00410298

0040766c <twi_init>:

uint8_t twi_init(){	
  40766c:	b590      	push	{r4, r7, lr}
  40766e:	b087      	sub	sp, #28
  407670:	af00      	add	r7, sp, #0
	freertos_peripheral_options_t driver_options = {
  407672:	4b12      	ldr	r3, [pc, #72]	; (4076bc <twi_init+0x50>)
  407674:	1d3c      	adds	r4, r7, #4
  407676:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  407678:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		(configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY),
		TWI_I2C_MASTER,
		( USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX | WAIT_TX_COMPLETE | WAIT_RX_COMPLETE)
	};
	
	freertos_twi = freertos_twi_master_init(TWI0, &driver_options);
  40767c:	1d3b      	adds	r3, r7, #4
  40767e:	4810      	ldr	r0, [pc, #64]	; (4076c0 <twi_init+0x54>)
  407680:	4619      	mov	r1, r3
  407682:	4b10      	ldr	r3, [pc, #64]	; (4076c4 <twi_init+0x58>)
  407684:	4798      	blx	r3
  407686:	4602      	mov	r2, r0
  407688:	4b0f      	ldr	r3, [pc, #60]	; (4076c8 <twi_init+0x5c>)
  40768a:	601a      	str	r2, [r3, #0]
	
	configASSERT(freertos_twi);
  40768c:	4b0e      	ldr	r3, [pc, #56]	; (4076c8 <twi_init+0x5c>)
  40768e:	681b      	ldr	r3, [r3, #0]
  407690:	2b00      	cmp	r3, #0
  407692:	d103      	bne.n	40769c <twi_init+0x30>
  407694:	4b0d      	ldr	r3, [pc, #52]	; (4076cc <twi_init+0x60>)
  407696:	4798      	blx	r3
  407698:	bf00      	nop
  40769a:	e7fd      	b.n	407698 <twi_init+0x2c>
	uint8_t twi_flag = twi_set_speed(TWI0, TWI_SPEED, sysclk_get_cpu_hz());
  40769c:	4b0c      	ldr	r3, [pc, #48]	; (4076d0 <twi_init+0x64>)
  40769e:	4798      	blx	r3
  4076a0:	4603      	mov	r3, r0
  4076a2:	4807      	ldr	r0, [pc, #28]	; (4076c0 <twi_init+0x54>)
  4076a4:	490b      	ldr	r1, [pc, #44]	; (4076d4 <twi_init+0x68>)
  4076a6:	461a      	mov	r2, r3
  4076a8:	4b0b      	ldr	r3, [pc, #44]	; (4076d8 <twi_init+0x6c>)
  4076aa:	4798      	blx	r3
  4076ac:	4603      	mov	r3, r0
  4076ae:	75fb      	strb	r3, [r7, #23]
	return twi_flag;
  4076b0:	7dfb      	ldrb	r3, [r7, #23]
}
  4076b2:	4618      	mov	r0, r3
  4076b4:	371c      	adds	r7, #28
  4076b6:	46bd      	mov	sp, r7
  4076b8:	bd90      	pop	{r4, r7, pc}
  4076ba:	bf00      	nop
  4076bc:	004102a8 	.word	0x004102a8
  4076c0:	40018000 	.word	0x40018000
  4076c4:	0040142d 	.word	0x0040142d
  4076c8:	20003fd0 	.word	0x20003fd0
  4076cc:	00404cfd 	.word	0x00404cfd
  4076d0:	00406d7d 	.word	0x00406d7d
  4076d4:	00061a80 	.word	0x00061a80
  4076d8:	004043d5 	.word	0x004043d5

004076dc <adxl_init>:

static status_code_t adxl_init(ADXL_Addr_Dev ADXL_Dev){
  4076dc:	b580      	push	{r7, lr}
  4076de:	b084      	sub	sp, #16
  4076e0:	af00      	add	r7, sp, #0
  4076e2:	4603      	mov	r3, r0
  4076e4:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	
	result = adxl_write(ADXL_Dev, 0x08, ADXL_DataFormat);	//2g, 10-bit mode
  4076e6:	79fb      	ldrb	r3, [r7, #7]
  4076e8:	4618      	mov	r0, r3
  4076ea:	2108      	movs	r1, #8
  4076ec:	2231      	movs	r2, #49	; 0x31
  4076ee:	4b27      	ldr	r3, [pc, #156]	; (40778c <adxl_init+0xb0>)
  4076f0:	4798      	blx	r3
  4076f2:	4603      	mov	r3, r0
  4076f4:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  4076f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4076fa:	2b00      	cmp	r3, #0
  4076fc:	d001      	beq.n	407702 <adxl_init+0x26>
  4076fe:	7bfb      	ldrb	r3, [r7, #15]
  407700:	e03e      	b.n	407780 <adxl_init+0xa4>
	
	result = adxl_write(ADXL_Dev, configBWRate, ADXL_BWRate);
  407702:	4b23      	ldr	r3, [pc, #140]	; (407790 <adxl_init+0xb4>)
  407704:	781b      	ldrb	r3, [r3, #0]
  407706:	79fa      	ldrb	r2, [r7, #7]
  407708:	4610      	mov	r0, r2
  40770a:	4619      	mov	r1, r3
  40770c:	222c      	movs	r2, #44	; 0x2c
  40770e:	4b1f      	ldr	r3, [pc, #124]	; (40778c <adxl_init+0xb0>)
  407710:	4798      	blx	r3
  407712:	4603      	mov	r3, r0
  407714:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  407716:	f997 300f 	ldrsb.w	r3, [r7, #15]
  40771a:	2b00      	cmp	r3, #0
  40771c:	d001      	beq.n	407722 <adxl_init+0x46>
  40771e:	7bfb      	ldrb	r3, [r7, #15]
  407720:	e02e      	b.n	407780 <adxl_init+0xa4>
	
	result = adxl_write(ADXL_Dev, 0x80, ADXL_IntEnable);	//Interrupt EN = Data Ready
  407722:	79fb      	ldrb	r3, [r7, #7]
  407724:	4618      	mov	r0, r3
  407726:	2180      	movs	r1, #128	; 0x80
  407728:	222e      	movs	r2, #46	; 0x2e
  40772a:	4b18      	ldr	r3, [pc, #96]	; (40778c <adxl_init+0xb0>)
  40772c:	4798      	blx	r3
  40772e:	4603      	mov	r3, r0
  407730:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  407732:	f997 300f 	ldrsb.w	r3, [r7, #15]
  407736:	2b00      	cmp	r3, #0
  407738:	d001      	beq.n	40773e <adxl_init+0x62>
  40773a:	7bfb      	ldrb	r3, [r7, #15]
  40773c:	e020      	b.n	407780 <adxl_init+0xa4>
	
	result = adxl_write(ADXL_Dev, 0x7F, ADXL_InitMap);		//Interrupt Map = DataReady: INT1 / Others: INT2
  40773e:	79fb      	ldrb	r3, [r7, #7]
  407740:	4618      	mov	r0, r3
  407742:	217f      	movs	r1, #127	; 0x7f
  407744:	222f      	movs	r2, #47	; 0x2f
  407746:	4b11      	ldr	r3, [pc, #68]	; (40778c <adxl_init+0xb0>)
  407748:	4798      	blx	r3
  40774a:	4603      	mov	r3, r0
  40774c:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  40774e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  407752:	2b00      	cmp	r3, #0
  407754:	d001      	beq.n	40775a <adxl_init+0x7e>
  407756:	7bfb      	ldrb	r3, [r7, #15]
  407758:	e012      	b.n	407780 <adxl_init+0xa4>
	
	clearInterruptADXL(ADXL_Dev);
  40775a:	79fb      	ldrb	r3, [r7, #7]
  40775c:	4618      	mov	r0, r3
  40775e:	4b0d      	ldr	r3, [pc, #52]	; (407794 <adxl_init+0xb8>)
  407760:	4798      	blx	r3
	
	result = adxl_write(ADXL_Dev, 0x08, ADXL_PowerCtl);		//Start Measurement
  407762:	79fb      	ldrb	r3, [r7, #7]
  407764:	4618      	mov	r0, r3
  407766:	2108      	movs	r1, #8
  407768:	222d      	movs	r2, #45	; 0x2d
  40776a:	4b08      	ldr	r3, [pc, #32]	; (40778c <adxl_init+0xb0>)
  40776c:	4798      	blx	r3
  40776e:	4603      	mov	r3, r0
  407770:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  407772:	f997 300f 	ldrsb.w	r3, [r7, #15]
  407776:	2b00      	cmp	r3, #0
  407778:	d001      	beq.n	40777e <adxl_init+0xa2>
  40777a:	7bfb      	ldrb	r3, [r7, #15]
  40777c:	e000      	b.n	407780 <adxl_init+0xa4>
	
	return result;
  40777e:	7bfb      	ldrb	r3, [r7, #15]
  407780:	b25b      	sxtb	r3, r3
}
  407782:	4618      	mov	r0, r3
  407784:	3710      	adds	r7, #16
  407786:	46bd      	mov	sp, r7
  407788:	bd80      	pop	{r7, pc}
  40778a:	bf00      	nop
  40778c:	004078fd 	.word	0x004078fd
  407790:	20000138 	.word	0x20000138
  407794:	004079f1 	.word	0x004079f1

00407798 <itg_init>:

static status_code_t itg_init(ITG_Addr_Dev ITG_Dev){
  407798:	b580      	push	{r7, lr}
  40779a:	b084      	sub	sp, #16
  40779c:	af00      	add	r7, sp, #0
  40779e:	4603      	mov	r3, r0
  4077a0:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	
	result = itg_write(ITG_Dev, 0x1B, ITG_DLPF_FS);		//2000/s - Sample Rate: 1KHz - LPF: 42Hz
  4077a2:	79fb      	ldrb	r3, [r7, #7]
  4077a4:	4618      	mov	r0, r3
  4077a6:	211b      	movs	r1, #27
  4077a8:	2216      	movs	r2, #22
  4077aa:	4b16      	ldr	r3, [pc, #88]	; (407804 <itg_init+0x6c>)
  4077ac:	4798      	blx	r3
  4077ae:	4603      	mov	r3, r0
  4077b0:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  4077b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4077b6:	2b00      	cmp	r3, #0
  4077b8:	d001      	beq.n	4077be <itg_init+0x26>
  4077ba:	7bfb      	ldrb	r3, [r7, #15]
  4077bc:	e01c      	b.n	4077f8 <itg_init+0x60>
	
	result = itg_write(ITG_Dev, 0, ITG_SMPLRT_Div);		//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  4077be:	79fb      	ldrb	r3, [r7, #7]
  4077c0:	4618      	mov	r0, r3
  4077c2:	2100      	movs	r1, #0
  4077c4:	2215      	movs	r2, #21
  4077c6:	4b0f      	ldr	r3, [pc, #60]	; (407804 <itg_init+0x6c>)
  4077c8:	4798      	blx	r3
  4077ca:	4603      	mov	r3, r0
  4077cc:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  4077ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4077d2:	2b00      	cmp	r3, #0
  4077d4:	d001      	beq.n	4077da <itg_init+0x42>
  4077d6:	7bfb      	ldrb	r3, [r7, #15]
  4077d8:	e00e      	b.n	4077f8 <itg_init+0x60>
	
	result = itg_write(ITG_Dev, 0x00, ITG_PWR_Mgm);		//Clock Source: Internal Oscillator
  4077da:	79fb      	ldrb	r3, [r7, #7]
  4077dc:	4618      	mov	r0, r3
  4077de:	2100      	movs	r1, #0
  4077e0:	223e      	movs	r2, #62	; 0x3e
  4077e2:	4b08      	ldr	r3, [pc, #32]	; (407804 <itg_init+0x6c>)
  4077e4:	4798      	blx	r3
  4077e6:	4603      	mov	r3, r0
  4077e8:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  4077ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4077ee:	2b00      	cmp	r3, #0
  4077f0:	d001      	beq.n	4077f6 <itg_init+0x5e>
  4077f2:	7bfb      	ldrb	r3, [r7, #15]
  4077f4:	e000      	b.n	4077f8 <itg_init+0x60>
	
	return result;
  4077f6:	7bfb      	ldrb	r3, [r7, #15]
  4077f8:	b25b      	sxtb	r3, r3
}
  4077fa:	4618      	mov	r0, r3
  4077fc:	3710      	adds	r7, #16
  4077fe:	46bd      	mov	sp, r7
  407800:	bd80      	pop	{r7, pc}
  407802:	bf00      	nop
  407804:	00407809 	.word	0x00407809

00407808 <itg_write>:

static status_code_t itg_write(ITG_Addr_Dev itg_addr, uint8_t value, ITG_Addr_Reg itg_reg){
  407808:	b590      	push	{r4, r7, lr}
  40780a:	b089      	sub	sp, #36	; 0x24
  40780c:	af00      	add	r7, sp, #0
  40780e:	4613      	mov	r3, r2
  407810:	4602      	mov	r2, r0
  407812:	71fa      	strb	r2, [r7, #7]
  407814:	460a      	mov	r2, r1
  407816:	71ba      	strb	r2, [r7, #6]
  407818:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  40781a:	f107 0308 	add.w	r3, r7, #8
  40781e:	2200      	movs	r2, #0
  407820:	601a      	str	r2, [r3, #0]
  407822:	3304      	adds	r3, #4
  407824:	2200      	movs	r2, #0
  407826:	601a      	str	r2, [r3, #0]
  407828:	3304      	adds	r3, #4
  40782a:	2200      	movs	r2, #0
  40782c:	601a      	str	r2, [r3, #0]
  40782e:	3304      	adds	r3, #4
  407830:	2200      	movs	r2, #0
  407832:	601a      	str	r2, [r3, #0]
  407834:	3304      	adds	r3, #4
  407836:	2200      	movs	r2, #0
  407838:	601a      	str	r2, [r3, #0]
  40783a:	3304      	adds	r3, #4
  40783c:	797b      	ldrb	r3, [r7, #5]
  40783e:	723b      	strb	r3, [r7, #8]
  407840:	2301      	movs	r3, #1
  407842:	60fb      	str	r3, [r7, #12]
  407844:	1dbb      	adds	r3, r7, #6
  407846:	613b      	str	r3, [r7, #16]
  407848:	2301      	movs	r3, #1
  40784a:	617b      	str	r3, [r7, #20]
  40784c:	79fb      	ldrb	r3, [r7, #7]
  40784e:	763b      	strb	r3, [r7, #24]
		.buffer			= &value,
		.length			= 1,
		.chip			= ((uint8_t) itg_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  407850:	2312      	movs	r3, #18
  407852:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_write_packet(freertos_twi, &tx, TWI_BLOCK_TIME);
  407854:	4b09      	ldr	r3, [pc, #36]	; (40787c <itg_write+0x74>)
  407856:	681a      	ldr	r2, [r3, #0]
  407858:	f107 0308 	add.w	r3, r7, #8
  40785c:	4610      	mov	r0, r2
  40785e:	4619      	mov	r1, r3
  407860:	f04f 32ff 	mov.w	r2, #4294967295
  407864:	2300      	movs	r3, #0
  407866:	4c06      	ldr	r4, [pc, #24]	; (407880 <itg_write+0x78>)
  407868:	47a0      	blx	r4
  40786a:	4603      	mov	r3, r0
  40786c:	77fb      	strb	r3, [r7, #31]
	
	return result;
  40786e:	7ffb      	ldrb	r3, [r7, #31]
  407870:	b25b      	sxtb	r3, r3
}
  407872:	4618      	mov	r0, r3
  407874:	3724      	adds	r7, #36	; 0x24
  407876:	46bd      	mov	sp, r7
  407878:	bd90      	pop	{r4, r7, pc}
  40787a:	bf00      	nop
  40787c:	20003fd0 	.word	0x20003fd0
  407880:	004015b1 	.word	0x004015b1

00407884 <itg_read>:

static status_code_t itg_read (ITG_Addr_Dev itg_addr, uint8_t *value, ITG_Addr_Reg itg_reg, uint8_t len){
  407884:	b590      	push	{r4, r7, lr}
  407886:	b089      	sub	sp, #36	; 0x24
  407888:	af00      	add	r7, sp, #0
  40788a:	6039      	str	r1, [r7, #0]
  40788c:	4601      	mov	r1, r0
  40788e:	71f9      	strb	r1, [r7, #7]
  407890:	71ba      	strb	r2, [r7, #6]
  407892:	717b      	strb	r3, [r7, #5]
	twi_packet_t rx = {
  407894:	f107 0308 	add.w	r3, r7, #8
  407898:	2200      	movs	r2, #0
  40789a:	601a      	str	r2, [r3, #0]
  40789c:	3304      	adds	r3, #4
  40789e:	2200      	movs	r2, #0
  4078a0:	601a      	str	r2, [r3, #0]
  4078a2:	3304      	adds	r3, #4
  4078a4:	2200      	movs	r2, #0
  4078a6:	601a      	str	r2, [r3, #0]
  4078a8:	3304      	adds	r3, #4
  4078aa:	2200      	movs	r2, #0
  4078ac:	601a      	str	r2, [r3, #0]
  4078ae:	3304      	adds	r3, #4
  4078b0:	2200      	movs	r2, #0
  4078b2:	601a      	str	r2, [r3, #0]
  4078b4:	3304      	adds	r3, #4
  4078b6:	79bb      	ldrb	r3, [r7, #6]
  4078b8:	723b      	strb	r3, [r7, #8]
  4078ba:	2301      	movs	r3, #1
  4078bc:	60fb      	str	r3, [r7, #12]
  4078be:	683b      	ldr	r3, [r7, #0]
  4078c0:	613b      	str	r3, [r7, #16]
  4078c2:	797b      	ldrb	r3, [r7, #5]
  4078c4:	617b      	str	r3, [r7, #20]
  4078c6:	79fb      	ldrb	r3, [r7, #7]
  4078c8:	763b      	strb	r3, [r7, #24]
		.buffer			= value,
		.length			= len,
		.chip			= ((uint8_t) itg_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  4078ca:	2312      	movs	r3, #18
  4078cc:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_read_packet(freertos_twi, &rx, TWI_BLOCK_TIME);
  4078ce:	4b09      	ldr	r3, [pc, #36]	; (4078f4 <itg_read+0x70>)
  4078d0:	681a      	ldr	r2, [r3, #0]
  4078d2:	f107 0308 	add.w	r3, r7, #8
  4078d6:	4610      	mov	r0, r2
  4078d8:	4619      	mov	r1, r3
  4078da:	f04f 32ff 	mov.w	r2, #4294967295
  4078de:	2300      	movs	r3, #0
  4078e0:	4c05      	ldr	r4, [pc, #20]	; (4078f8 <itg_read+0x74>)
  4078e2:	47a0      	blx	r4
  4078e4:	4603      	mov	r3, r0
  4078e6:	77fb      	strb	r3, [r7, #31]
	
	return result;
  4078e8:	7ffb      	ldrb	r3, [r7, #31]
  4078ea:	b25b      	sxtb	r3, r3
}
  4078ec:	4618      	mov	r0, r3
  4078ee:	3724      	adds	r7, #36	; 0x24
  4078f0:	46bd      	mov	sp, r7
  4078f2:	bd90      	pop	{r4, r7, pc}
  4078f4:	20003fd0 	.word	0x20003fd0
  4078f8:	004017f5 	.word	0x004017f5

004078fc <adxl_write>:

static status_code_t adxl_write(ADXL_Addr_Dev adxl_addr, uint8_t value, ADXL_Addr_Reg adxl_reg){
  4078fc:	b590      	push	{r4, r7, lr}
  4078fe:	b089      	sub	sp, #36	; 0x24
  407900:	af00      	add	r7, sp, #0
  407902:	4613      	mov	r3, r2
  407904:	4602      	mov	r2, r0
  407906:	71fa      	strb	r2, [r7, #7]
  407908:	460a      	mov	r2, r1
  40790a:	71ba      	strb	r2, [r7, #6]
  40790c:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  40790e:	f107 0308 	add.w	r3, r7, #8
  407912:	2200      	movs	r2, #0
  407914:	601a      	str	r2, [r3, #0]
  407916:	3304      	adds	r3, #4
  407918:	2200      	movs	r2, #0
  40791a:	601a      	str	r2, [r3, #0]
  40791c:	3304      	adds	r3, #4
  40791e:	2200      	movs	r2, #0
  407920:	601a      	str	r2, [r3, #0]
  407922:	3304      	adds	r3, #4
  407924:	2200      	movs	r2, #0
  407926:	601a      	str	r2, [r3, #0]
  407928:	3304      	adds	r3, #4
  40792a:	2200      	movs	r2, #0
  40792c:	601a      	str	r2, [r3, #0]
  40792e:	3304      	adds	r3, #4
  407930:	797b      	ldrb	r3, [r7, #5]
  407932:	723b      	strb	r3, [r7, #8]
  407934:	2301      	movs	r3, #1
  407936:	60fb      	str	r3, [r7, #12]
  407938:	1dbb      	adds	r3, r7, #6
  40793a:	613b      	str	r3, [r7, #16]
  40793c:	2301      	movs	r3, #1
  40793e:	617b      	str	r3, [r7, #20]
  407940:	79fb      	ldrb	r3, [r7, #7]
  407942:	763b      	strb	r3, [r7, #24]
		.buffer			= &value,
		.length			= 1,
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  407944:	2312      	movs	r3, #18
  407946:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_write_packet(freertos_twi, &tx, TWI_BLOCK_TIME);
  407948:	4b09      	ldr	r3, [pc, #36]	; (407970 <adxl_write+0x74>)
  40794a:	681a      	ldr	r2, [r3, #0]
  40794c:	f107 0308 	add.w	r3, r7, #8
  407950:	4610      	mov	r0, r2
  407952:	4619      	mov	r1, r3
  407954:	f04f 32ff 	mov.w	r2, #4294967295
  407958:	2300      	movs	r3, #0
  40795a:	4c06      	ldr	r4, [pc, #24]	; (407974 <adxl_write+0x78>)
  40795c:	47a0      	blx	r4
  40795e:	4603      	mov	r3, r0
  407960:	77fb      	strb	r3, [r7, #31]
	
	return result;
  407962:	7ffb      	ldrb	r3, [r7, #31]
  407964:	b25b      	sxtb	r3, r3
}
  407966:	4618      	mov	r0, r3
  407968:	3724      	adds	r7, #36	; 0x24
  40796a:	46bd      	mov	sp, r7
  40796c:	bd90      	pop	{r4, r7, pc}
  40796e:	bf00      	nop
  407970:	20003fd0 	.word	0x20003fd0
  407974:	004015b1 	.word	0x004015b1

00407978 <adxl_read>:

static status_code_t adxl_read (ADXL_Addr_Dev adxl_addr, uint8_t *value, ADXL_Addr_Reg adxl_reg, uint8_t len){
  407978:	b590      	push	{r4, r7, lr}
  40797a:	b089      	sub	sp, #36	; 0x24
  40797c:	af00      	add	r7, sp, #0
  40797e:	6039      	str	r1, [r7, #0]
  407980:	4601      	mov	r1, r0
  407982:	71f9      	strb	r1, [r7, #7]
  407984:	71ba      	strb	r2, [r7, #6]
  407986:	717b      	strb	r3, [r7, #5]
	twi_packet_t rx = {
  407988:	f107 0308 	add.w	r3, r7, #8
  40798c:	2200      	movs	r2, #0
  40798e:	601a      	str	r2, [r3, #0]
  407990:	3304      	adds	r3, #4
  407992:	2200      	movs	r2, #0
  407994:	601a      	str	r2, [r3, #0]
  407996:	3304      	adds	r3, #4
  407998:	2200      	movs	r2, #0
  40799a:	601a      	str	r2, [r3, #0]
  40799c:	3304      	adds	r3, #4
  40799e:	2200      	movs	r2, #0
  4079a0:	601a      	str	r2, [r3, #0]
  4079a2:	3304      	adds	r3, #4
  4079a4:	2200      	movs	r2, #0
  4079a6:	601a      	str	r2, [r3, #0]
  4079a8:	3304      	adds	r3, #4
  4079aa:	79bb      	ldrb	r3, [r7, #6]
  4079ac:	723b      	strb	r3, [r7, #8]
  4079ae:	2301      	movs	r3, #1
  4079b0:	60fb      	str	r3, [r7, #12]
  4079b2:	683b      	ldr	r3, [r7, #0]
  4079b4:	613b      	str	r3, [r7, #16]
  4079b6:	797b      	ldrb	r3, [r7, #5]
  4079b8:	617b      	str	r3, [r7, #20]
  4079ba:	79fb      	ldrb	r3, [r7, #7]
  4079bc:	763b      	strb	r3, [r7, #24]
		.buffer			= value,
		.length			= len,
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  4079be:	2312      	movs	r3, #18
  4079c0:	77fb      	strb	r3, [r7, #31]

	result = freertos_twi_read_packet(freertos_twi, &rx, TWI_BLOCK_TIME);
  4079c2:	4b09      	ldr	r3, [pc, #36]	; (4079e8 <adxl_read+0x70>)
  4079c4:	681a      	ldr	r2, [r3, #0]
  4079c6:	f107 0308 	add.w	r3, r7, #8
  4079ca:	4610      	mov	r0, r2
  4079cc:	4619      	mov	r1, r3
  4079ce:	f04f 32ff 	mov.w	r2, #4294967295
  4079d2:	2300      	movs	r3, #0
  4079d4:	4c05      	ldr	r4, [pc, #20]	; (4079ec <adxl_read+0x74>)
  4079d6:	47a0      	blx	r4
  4079d8:	4603      	mov	r3, r0
  4079da:	77fb      	strb	r3, [r7, #31]
	
	return result;
  4079dc:	7ffb      	ldrb	r3, [r7, #31]
  4079de:	b25b      	sxtb	r3, r3
}
  4079e0:	4618      	mov	r0, r3
  4079e2:	3724      	adds	r7, #36	; 0x24
  4079e4:	46bd      	mov	sp, r7
  4079e6:	bd90      	pop	{r4, r7, pc}
  4079e8:	20003fd0 	.word	0x20003fd0
  4079ec:	004017f5 	.word	0x004017f5

004079f0 <clearInterruptADXL>:

static void clearInterruptADXL(ADXL_Addr_Dev dev){
  4079f0:	b590      	push	{r4, r7, lr}
  4079f2:	b085      	sub	sp, #20
  4079f4:	af00      	add	r7, sp, #0
  4079f6:	4603      	mov	r3, r0
  4079f8:	71fb      	strb	r3, [r7, #7]
	uint8_t b;
	adxl_read(dev, &b, ADXL_DataX0, 1);
  4079fa:	79fa      	ldrb	r2, [r7, #7]
  4079fc:	f107 030f 	add.w	r3, r7, #15
  407a00:	4610      	mov	r0, r2
  407a02:	4619      	mov	r1, r3
  407a04:	2232      	movs	r2, #50	; 0x32
  407a06:	2301      	movs	r3, #1
  407a08:	4c02      	ldr	r4, [pc, #8]	; (407a14 <clearInterruptADXL+0x24>)
  407a0a:	47a0      	blx	r4
  407a0c:	3714      	adds	r7, #20
  407a0e:	46bd      	mov	sp, r7
  407a10:	bd90      	pop	{r4, r7, pc}
  407a12:	bf00      	nop
  407a14:	00407979 	.word	0x00407979

00407a18 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  407a18:	b480      	push	{r7}
  407a1a:	b085      	sub	sp, #20
  407a1c:	af00      	add	r7, sp, #0
  407a1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
  407a20:	687b      	ldr	r3, [r7, #4]
  407a22:	f003 0307 	and.w	r3, r3, #7
  407a26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  407a28:	4b0c      	ldr	r3, [pc, #48]	; (407a5c <NVIC_SetPriorityGrouping+0x44>)
  407a2a:	68db      	ldr	r3, [r3, #12]
  407a2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  407a2e:	68ba      	ldr	r2, [r7, #8]
  407a30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
  407a34:	4013      	ands	r3, r2
  407a36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  407a38:	68fb      	ldr	r3, [r7, #12]
  407a3a:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
  407a3c:	68bb      	ldr	r3, [r7, #8]
  407a3e:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
  407a40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  407a44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  407a48:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
  407a4a:	4b04      	ldr	r3, [pc, #16]	; (407a5c <NVIC_SetPriorityGrouping+0x44>)
  407a4c:	68ba      	ldr	r2, [r7, #8]
  407a4e:	60da      	str	r2, [r3, #12]
}
  407a50:	3714      	adds	r7, #20
  407a52:	46bd      	mov	sp, r7
  407a54:	f85d 7b04 	ldr.w	r7, [sp], #4
  407a58:	4770      	bx	lr
  407a5a:	bf00      	nop
  407a5c:	e000ed00 	.word	0xe000ed00

00407a60 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  407a60:	b480      	push	{r7}
  407a62:	b083      	sub	sp, #12
  407a64:	af00      	add	r7, sp, #0
  407a66:	4603      	mov	r3, r0
  407a68:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  407a6a:	4b08      	ldr	r3, [pc, #32]	; (407a8c <NVIC_EnableIRQ+0x2c>)
  407a6c:	f997 2007 	ldrsb.w	r2, [r7, #7]
  407a70:	0952      	lsrs	r2, r2, #5
  407a72:	79f9      	ldrb	r1, [r7, #7]
  407a74:	f001 011f 	and.w	r1, r1, #31
  407a78:	2001      	movs	r0, #1
  407a7a:	fa00 f101 	lsl.w	r1, r0, r1
  407a7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  407a82:	370c      	adds	r7, #12
  407a84:	46bd      	mov	sp, r7
  407a86:	f85d 7b04 	ldr.w	r7, [sp], #4
  407a8a:	4770      	bx	lr
  407a8c:	e000e100 	.word	0xe000e100

00407a90 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  407a90:	b480      	push	{r7}
  407a92:	b083      	sub	sp, #12
  407a94:	af00      	add	r7, sp, #0
  407a96:	4603      	mov	r3, r0
  407a98:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  407a9a:	4b09      	ldr	r3, [pc, #36]	; (407ac0 <NVIC_DisableIRQ+0x30>)
  407a9c:	f997 2007 	ldrsb.w	r2, [r7, #7]
  407aa0:	0952      	lsrs	r2, r2, #5
  407aa2:	79f9      	ldrb	r1, [r7, #7]
  407aa4:	f001 011f 	and.w	r1, r1, #31
  407aa8:	2001      	movs	r0, #1
  407aaa:	fa00 f101 	lsl.w	r1, r0, r1
  407aae:	3220      	adds	r2, #32
  407ab0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  407ab4:	370c      	adds	r7, #12
  407ab6:	46bd      	mov	sp, r7
  407ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
  407abc:	4770      	bx	lr
  407abe:	bf00      	nop
  407ac0:	e000e100 	.word	0xe000e100

00407ac4 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  407ac4:	b480      	push	{r7}
  407ac6:	b083      	sub	sp, #12
  407ac8:	af00      	add	r7, sp, #0
  407aca:	4603      	mov	r3, r0
  407acc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  407ace:	4b09      	ldr	r3, [pc, #36]	; (407af4 <NVIC_ClearPendingIRQ+0x30>)
  407ad0:	f997 2007 	ldrsb.w	r2, [r7, #7]
  407ad4:	0952      	lsrs	r2, r2, #5
  407ad6:	79f9      	ldrb	r1, [r7, #7]
  407ad8:	f001 011f 	and.w	r1, r1, #31
  407adc:	2001      	movs	r0, #1
  407ade:	fa00 f101 	lsl.w	r1, r0, r1
  407ae2:	3260      	adds	r2, #96	; 0x60
  407ae4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  407ae8:	370c      	adds	r7, #12
  407aea:	46bd      	mov	sp, r7
  407aec:	f85d 7b04 	ldr.w	r7, [sp], #4
  407af0:	4770      	bx	lr
  407af2:	bf00      	nop
  407af4:	e000e100 	.word	0xe000e100

00407af8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  407af8:	b480      	push	{r7}
  407afa:	b083      	sub	sp, #12
  407afc:	af00      	add	r7, sp, #0
  407afe:	4603      	mov	r3, r0
  407b00:	6039      	str	r1, [r7, #0]
  407b02:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  407b04:	f997 3007 	ldrsb.w	r3, [r7, #7]
  407b08:	2b00      	cmp	r3, #0
  407b0a:	da0b      	bge.n	407b24 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  407b0c:	490d      	ldr	r1, [pc, #52]	; (407b44 <NVIC_SetPriority+0x4c>)
  407b0e:	79fb      	ldrb	r3, [r7, #7]
  407b10:	f003 030f 	and.w	r3, r3, #15
  407b14:	3b04      	subs	r3, #4
  407b16:	683a      	ldr	r2, [r7, #0]
  407b18:	b2d2      	uxtb	r2, r2
  407b1a:	0112      	lsls	r2, r2, #4
  407b1c:	b2d2      	uxtb	r2, r2
  407b1e:	440b      	add	r3, r1
  407b20:	761a      	strb	r2, [r3, #24]
  407b22:	e009      	b.n	407b38 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  407b24:	4908      	ldr	r1, [pc, #32]	; (407b48 <NVIC_SetPriority+0x50>)
  407b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
  407b2a:	683a      	ldr	r2, [r7, #0]
  407b2c:	b2d2      	uxtb	r2, r2
  407b2e:	0112      	lsls	r2, r2, #4
  407b30:	b2d2      	uxtb	r2, r2
  407b32:	440b      	add	r3, r1
  407b34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  407b38:	370c      	adds	r7, #12
  407b3a:	46bd      	mov	sp, r7
  407b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  407b40:	4770      	bx	lr
  407b42:	bf00      	nop
  407b44:	e000ed00 	.word	0xe000ed00
  407b48:	e000e100 	.word	0xe000e100

00407b4c <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  407b4c:	b580      	push	{r7, lr}
  407b4e:	b082      	sub	sp, #8
  407b50:	af00      	add	r7, sp, #0
  407b52:	6078      	str	r0, [r7, #4]
  407b54:	6039      	str	r1, [r7, #0]
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  407b56:	4804      	ldr	r0, [pc, #16]	; (407b68 <vApplicationStackOverflowHook+0x1c>)
  407b58:	6879      	ldr	r1, [r7, #4]
  407b5a:	683a      	ldr	r2, [r7, #0]
  407b5c:	4b03      	ldr	r3, [pc, #12]	; (407b6c <vApplicationStackOverflowHook+0x20>)
  407b5e:	4798      	blx	r3
	/* If the parameters have been corrupted then inspect pxCurrentTCB to
	 * identify which task has overflowed its stack.
	 */
	for (;;) {
		LED_On(LED2_GPIO);
  407b60:	2019      	movs	r0, #25
  407b62:	4b03      	ldr	r3, [pc, #12]	; (407b70 <vApplicationStackOverflowHook+0x24>)
  407b64:	4798      	blx	r3
	}
  407b66:	e7fb      	b.n	407b60 <vApplicationStackOverflowHook+0x14>
  407b68:	004102b8 	.word	0x004102b8
  407b6c:	00409c9d 	.word	0x00409c9d
  407b70:	0040296d 	.word	0x0040296d

00407b74 <vApplicationIdleHook>:

/**
 * \brief This function is called by FreeRTOS idle task
 */
extern void vApplicationIdleHook(void)
{
  407b74:	b480      	push	{r7}
  407b76:	af00      	add	r7, sp, #0
}
  407b78:	46bd      	mov	sp, r7
  407b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  407b7e:	4770      	bx	lr

00407b80 <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  407b80:	b480      	push	{r7}
  407b82:	af00      	add	r7, sp, #0
	g_tickCounter++;
  407b84:	4b04      	ldr	r3, [pc, #16]	; (407b98 <vApplicationTickHook+0x18>)
  407b86:	681b      	ldr	r3, [r3, #0]
  407b88:	1c5a      	adds	r2, r3, #1
  407b8a:	4b03      	ldr	r3, [pc, #12]	; (407b98 <vApplicationTickHook+0x18>)
  407b8c:	601a      	str	r2, [r3, #0]
}
  407b8e:	46bd      	mov	sp, r7
  407b90:	f85d 7b04 	ldr.w	r7, [sp], #4
  407b94:	4770      	bx	lr
  407b96:	bf00      	nop
  407b98:	20003f5c 	.word	0x20003f5c

00407b9c <vApplicationMallocFailedHook>:

void vApplicationMallocFailedHook(void)
{
  407b9c:	b580      	push	{r7, lr}
  407b9e:	af00      	add	r7, sp, #0
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
  407ba0:	4b01      	ldr	r3, [pc, #4]	; (407ba8 <vApplicationMallocFailedHook+0xc>)
  407ba2:	4798      	blx	r3
	for (;;) {
	}
  407ba4:	e7fe      	b.n	407ba4 <vApplicationMallocFailedHook+0x8>
  407ba6:	bf00      	nop
  407ba8:	00404cfd 	.word	0x00404cfd

00407bac <task_led0>:
		printf_mux("Free Heap: %u\n", freeHeap);
	}
}

static void task_led0(void *pvParameters)
{
  407bac:	b580      	push	{r7, lr}
  407bae:	b082      	sub	sp, #8
  407bb0:	af00      	add	r7, sp, #0
  407bb2:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	for (;;) {
		LED_Toggle(LED0_GPIO);
  407bb4:	2017      	movs	r0, #23
  407bb6:	4b03      	ldr	r3, [pc, #12]	; (407bc4 <task_led0+0x18>)
  407bb8:	4798      	blx	r3
		vTaskDelay(DELAY_500MS);
  407bba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  407bbe:	4b02      	ldr	r3, [pc, #8]	; (407bc8 <task_led0+0x1c>)
  407bc0:	4798      	blx	r3
	}
  407bc2:	e7f7      	b.n	407bb4 <task_led0+0x8>
  407bc4:	004038e1 	.word	0x004038e1
  407bc8:	00405b8d 	.word	0x00405b8d

00407bcc <button_handler>:
}

void button_handler(uint32_t id, uint32_t mask){
  407bcc:	b590      	push	{r4, r7, lr}
  407bce:	b083      	sub	sp, #12
  407bd0:	af00      	add	r7, sp, #0
  407bd2:	6078      	str	r0, [r7, #4]
  407bd4:	6039      	str	r1, [r7, #0]
	xSemaphoreGiveFromISR(xseMonitor, NULL);
  407bd6:	4b05      	ldr	r3, [pc, #20]	; (407bec <button_handler+0x20>)
  407bd8:	681b      	ldr	r3, [r3, #0]
  407bda:	4618      	mov	r0, r3
  407bdc:	2100      	movs	r1, #0
  407bde:	2200      	movs	r2, #0
  407be0:	2300      	movs	r3, #0
  407be2:	4c03      	ldr	r4, [pc, #12]	; (407bf0 <button_handler+0x24>)
  407be4:	47a0      	blx	r4
}
  407be6:	370c      	adds	r7, #12
  407be8:	46bd      	mov	sp, r7
  407bea:	bd90      	pop	{r4, r7, pc}
  407bec:	20004014 	.word	0x20004014
  407bf0:	00405405 	.word	0x00405405

00407bf4 <config_interrupt>:

void config_interrupt(){
  407bf4:	b590      	push	{r4, r7, lr}
  407bf6:	b083      	sub	sp, #12
  407bf8:	af02      	add	r7, sp, #8
	//The GPIO was already configured by board_init().
	pio_handler_set(PIOA, ID_PIOA, PIN_PUSHBUTTON_1_MASK, PIO_IT_FALL_EDGE, button_handler);
  407bfa:	4b21      	ldr	r3, [pc, #132]	; (407c80 <config_interrupt+0x8c>)
  407bfc:	9300      	str	r3, [sp, #0]
  407bfe:	4821      	ldr	r0, [pc, #132]	; (407c84 <config_interrupt+0x90>)
  407c00:	210b      	movs	r1, #11
  407c02:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  407c06:	2350      	movs	r3, #80	; 0x50
  407c08:	4c1f      	ldr	r4, [pc, #124]	; (407c88 <config_interrupt+0x94>)
  407c0a:	47a0      	blx	r4
	pio_enable_interrupt(PIOA, PIN_PUSHBUTTON_1_MASK);
  407c0c:	481d      	ldr	r0, [pc, #116]	; (407c84 <config_interrupt+0x90>)
  407c0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  407c12:	4b1e      	ldr	r3, [pc, #120]	; (407c8c <config_interrupt+0x98>)
  407c14:	4798      	blx	r3
		pio_pull_down(PIOA, INT_PIN, ENABLE);
		pio_handler_set(PIOA, ID_PIOA, INT_PIN, PIO_IT_RISE_EDGE, intpin_handler);
		pio_enable_interrupt(PIOA,INT_PIN);
	#endif
	
	NVIC_DisableIRQ(PIOA_IRQn);
  407c16:	200b      	movs	r0, #11
  407c18:	4b1d      	ldr	r3, [pc, #116]	; (407c90 <config_interrupt+0x9c>)
  407c1a:	4798      	blx	r3
	NVIC_ClearPendingIRQ(PIOA_IRQn);
  407c1c:	200b      	movs	r0, #11
  407c1e:	4b1d      	ldr	r3, [pc, #116]	; (407c94 <config_interrupt+0xa0>)
  407c20:	4798      	blx	r3
	NVIC_SetPriority(PIOA_IRQn, 0);
  407c22:	200b      	movs	r0, #11
  407c24:	2100      	movs	r1, #0
  407c26:	4b1c      	ldr	r3, [pc, #112]	; (407c98 <config_interrupt+0xa4>)
  407c28:	4798      	blx	r3
	NVIC_EnableIRQ(PIOA_IRQn);
  407c2a:	200b      	movs	r0, #11
  407c2c:	4b1b      	ldr	r3, [pc, #108]	; (407c9c <config_interrupt+0xa8>)
  407c2e:	4798      	blx	r3
	
	//Semaphore for Monitor:
	vSemaphoreCreateBinary(xseMonitor);
  407c30:	2001      	movs	r0, #1
  407c32:	2100      	movs	r1, #0
  407c34:	2203      	movs	r2, #3
  407c36:	4b1a      	ldr	r3, [pc, #104]	; (407ca0 <config_interrupt+0xac>)
  407c38:	4798      	blx	r3
  407c3a:	4602      	mov	r2, r0
  407c3c:	4b19      	ldr	r3, [pc, #100]	; (407ca4 <config_interrupt+0xb0>)
  407c3e:	601a      	str	r2, [r3, #0]
  407c40:	4b18      	ldr	r3, [pc, #96]	; (407ca4 <config_interrupt+0xb0>)
  407c42:	681b      	ldr	r3, [r3, #0]
  407c44:	2b00      	cmp	r3, #0
  407c46:	d007      	beq.n	407c58 <config_interrupt+0x64>
  407c48:	4b16      	ldr	r3, [pc, #88]	; (407ca4 <config_interrupt+0xb0>)
  407c4a:	681b      	ldr	r3, [r3, #0]
  407c4c:	4618      	mov	r0, r3
  407c4e:	2100      	movs	r1, #0
  407c50:	2200      	movs	r2, #0
  407c52:	2300      	movs	r3, #0
  407c54:	4c14      	ldr	r4, [pc, #80]	; (407ca8 <config_interrupt+0xb4>)
  407c56:	47a0      	blx	r4
	configASSERT(xseMonitor);
  407c58:	4b12      	ldr	r3, [pc, #72]	; (407ca4 <config_interrupt+0xb0>)
  407c5a:	681b      	ldr	r3, [r3, #0]
  407c5c:	2b00      	cmp	r3, #0
  407c5e:	d103      	bne.n	407c68 <config_interrupt+0x74>
  407c60:	4b12      	ldr	r3, [pc, #72]	; (407cac <config_interrupt+0xb8>)
  407c62:	4798      	blx	r3
  407c64:	bf00      	nop
  407c66:	e7fd      	b.n	407c64 <config_interrupt+0x70>
	xSemaphoreTake(xseMonitor, 0);
  407c68:	4b0e      	ldr	r3, [pc, #56]	; (407ca4 <config_interrupt+0xb0>)
  407c6a:	681b      	ldr	r3, [r3, #0]
  407c6c:	4618      	mov	r0, r3
  407c6e:	2100      	movs	r1, #0
  407c70:	2200      	movs	r2, #0
  407c72:	2300      	movs	r3, #0
  407c74:	4c0e      	ldr	r4, [pc, #56]	; (407cb0 <config_interrupt+0xbc>)
  407c76:	47a0      	blx	r4
}
  407c78:	3704      	adds	r7, #4
  407c7a:	46bd      	mov	sp, r7
  407c7c:	bd90      	pop	{r4, r7, pc}
  407c7e:	bf00      	nop
  407c80:	00407bcd 	.word	0x00407bcd
  407c84:	400e0e00 	.word	0x400e0e00
  407c88:	00403ce9 	.word	0x00403ce9
  407c8c:	0040381d 	.word	0x0040381d
  407c90:	00407a91 	.word	0x00407a91
  407c94:	00407ac5 	.word	0x00407ac5
  407c98:	00407af9 	.word	0x00407af9
  407c9c:	00407a61 	.word	0x00407a61
  407ca0:	00405115 	.word	0x00405115
  407ca4:	20004014 	.word	0x20004014
  407ca8:	00405295 	.word	0x00405295
  407cac:	00404cfd 	.word	0x00404cfd
  407cb0:	004054c1 	.word	0x004054c1

00407cb4 <main>:

int main (void)
{
  407cb4:	b590      	push	{r4, r7, lr}
  407cb6:	b085      	sub	sp, #20
  407cb8:	af04      	add	r7, sp, #16
	/* Initialize Board and Clock */
	sysclk_init();
  407cba:	4b3e      	ldr	r3, [pc, #248]	; (407db4 <main+0x100>)
  407cbc:	4798      	blx	r3
	NVIC_SetPriorityGrouping(0);
  407cbe:	2000      	movs	r0, #0
  407cc0:	4b3d      	ldr	r3, [pc, #244]	; (407db8 <main+0x104>)
  407cc2:	4798      	blx	r3
	board_init();
  407cc4:	4b3d      	ldr	r3, [pc, #244]	; (407dbc <main+0x108>)
  407cc6:	4798      	blx	r3
	g_tickCounter = 0;
  407cc8:	4b3d      	ldr	r3, [pc, #244]	; (407dc0 <main+0x10c>)
  407cca:	2200      	movs	r2, #0
  407ccc:	601a      	str	r2, [r3, #0]

	/* Initialize the console uart */
	configure_console();
  407cce:	4b3d      	ldr	r3, [pc, #244]	; (407dc4 <main+0x110>)
  407cd0:	4798      	blx	r3
	printf("Console OK!\n");
  407cd2:	483d      	ldr	r0, [pc, #244]	; (407dc8 <main+0x114>)
  407cd4:	4b3d      	ldr	r3, [pc, #244]	; (407dcc <main+0x118>)
  407cd6:	4798      	blx	r3
	
	config_lcd();
  407cd8:	4b3d      	ldr	r3, [pc, #244]	; (407dd0 <main+0x11c>)
  407cda:	4798      	blx	r3
	
	config_interrupt();
  407cdc:	4b3d      	ldr	r3, [pc, #244]	; (407dd4 <main+0x120>)
  407cde:	4798      	blx	r3
		printf("Failed to create Monitor task\r\n");
		LED_On(LED2_GPIO);
	}
#endif
	
	if (xTaskCreate(task_led0, "Led0", TASK_LED_STACK_SIZE, NULL,
  407ce0:	2301      	movs	r3, #1
  407ce2:	9300      	str	r3, [sp, #0]
  407ce4:	2300      	movs	r3, #0
  407ce6:	9301      	str	r3, [sp, #4]
  407ce8:	2300      	movs	r3, #0
  407cea:	9302      	str	r3, [sp, #8]
  407cec:	2300      	movs	r3, #0
  407cee:	9303      	str	r3, [sp, #12]
  407cf0:	4839      	ldr	r0, [pc, #228]	; (407dd8 <main+0x124>)
  407cf2:	493a      	ldr	r1, [pc, #232]	; (407ddc <main+0x128>)
  407cf4:	2246      	movs	r2, #70	; 0x46
  407cf6:	2300      	movs	r3, #0
  407cf8:	4c39      	ldr	r4, [pc, #228]	; (407de0 <main+0x12c>)
  407cfa:	47a0      	blx	r4
  407cfc:	4603      	mov	r3, r0
  407cfe:	2b01      	cmp	r3, #1
  407d00:	d005      	beq.n	407d0e <main+0x5a>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  407d02:	4838      	ldr	r0, [pc, #224]	; (407de4 <main+0x130>)
  407d04:	4b31      	ldr	r3, [pc, #196]	; (407dcc <main+0x118>)
  407d06:	4798      	blx	r3
		LED_On(LED2_GPIO);
  407d08:	2019      	movs	r0, #25
  407d0a:	4b37      	ldr	r3, [pc, #220]	; (407de8 <main+0x134>)
  407d0c:	4798      	blx	r3
	}
	
	if (xTaskCreate(IMUTask, "IMU_T", TASK_IMU_STACK_SIZE, NULL,
  407d0e:	2304      	movs	r3, #4
  407d10:	9300      	str	r3, [sp, #0]
  407d12:	2300      	movs	r3, #0
  407d14:	9301      	str	r3, [sp, #4]
  407d16:	2300      	movs	r3, #0
  407d18:	9302      	str	r3, [sp, #8]
  407d1a:	2300      	movs	r3, #0
  407d1c:	9303      	str	r3, [sp, #12]
  407d1e:	4833      	ldr	r0, [pc, #204]	; (407dec <main+0x138>)
  407d20:	4933      	ldr	r1, [pc, #204]	; (407df0 <main+0x13c>)
  407d22:	f44f 7200 	mov.w	r2, #512	; 0x200
  407d26:	2300      	movs	r3, #0
  407d28:	4c2d      	ldr	r4, [pc, #180]	; (407de0 <main+0x12c>)
  407d2a:	47a0      	blx	r4
  407d2c:	4603      	mov	r3, r0
  407d2e:	2b01      	cmp	r3, #1
  407d30:	d005      	beq.n	407d3e <main+0x8a>
	TASK_IMU_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test IMUTask\r\n");
  407d32:	4830      	ldr	r0, [pc, #192]	; (407df4 <main+0x140>)
  407d34:	4b25      	ldr	r3, [pc, #148]	; (407dcc <main+0x118>)
  407d36:	4798      	blx	r3
		LED_On(LED2_GPIO);
  407d38:	2019      	movs	r0, #25
  407d3a:	4b2b      	ldr	r3, [pc, #172]	; (407de8 <main+0x134>)
  407d3c:	4798      	blx	r3
	}

	if (xTaskCreate(LCDTask, "LCD_T", TASK_LCD_STACK_SIZE, NULL,
  407d3e:	2302      	movs	r3, #2
  407d40:	9300      	str	r3, [sp, #0]
  407d42:	2300      	movs	r3, #0
  407d44:	9301      	str	r3, [sp, #4]
  407d46:	2300      	movs	r3, #0
  407d48:	9302      	str	r3, [sp, #8]
  407d4a:	2300      	movs	r3, #0
  407d4c:	9303      	str	r3, [sp, #12]
  407d4e:	482a      	ldr	r0, [pc, #168]	; (407df8 <main+0x144>)
  407d50:	492a      	ldr	r1, [pc, #168]	; (407dfc <main+0x148>)
  407d52:	f44f 7280 	mov.w	r2, #256	; 0x100
  407d56:	2300      	movs	r3, #0
  407d58:	4c21      	ldr	r4, [pc, #132]	; (407de0 <main+0x12c>)
  407d5a:	47a0      	blx	r4
  407d5c:	4603      	mov	r3, r0
  407d5e:	2b01      	cmp	r3, #1
  407d60:	d005      	beq.n	407d6e <main+0xba>
	TASK_LCD_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test LCDTask\r\n");
  407d62:	4827      	ldr	r0, [pc, #156]	; (407e00 <main+0x14c>)
  407d64:	4b19      	ldr	r3, [pc, #100]	; (407dcc <main+0x118>)
  407d66:	4798      	blx	r3
		LED_On(LED2_GPIO);
  407d68:	2019      	movs	r0, #25
  407d6a:	4b1f      	ldr	r3, [pc, #124]	; (407de8 <main+0x134>)
  407d6c:	4798      	blx	r3
	}
	
	if (xTaskCreate(UARTTXTask, "TX_T", TASK_UART_STACK_SIZE, NULL,
  407d6e:	2303      	movs	r3, #3
  407d70:	9300      	str	r3, [sp, #0]
  407d72:	2300      	movs	r3, #0
  407d74:	9301      	str	r3, [sp, #4]
  407d76:	2300      	movs	r3, #0
  407d78:	9302      	str	r3, [sp, #8]
  407d7a:	2300      	movs	r3, #0
  407d7c:	9303      	str	r3, [sp, #12]
  407d7e:	4821      	ldr	r0, [pc, #132]	; (407e04 <main+0x150>)
  407d80:	4921      	ldr	r1, [pc, #132]	; (407e08 <main+0x154>)
  407d82:	f44f 7200 	mov.w	r2, #512	; 0x200
  407d86:	2300      	movs	r3, #0
  407d88:	4c15      	ldr	r4, [pc, #84]	; (407de0 <main+0x12c>)
  407d8a:	47a0      	blx	r4
  407d8c:	4603      	mov	r3, r0
  407d8e:	2b01      	cmp	r3, #1
  407d90:	d005      	beq.n	407d9e <main+0xea>
	TASK_UART_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test TX_Task\r\n");
  407d92:	481e      	ldr	r0, [pc, #120]	; (407e0c <main+0x158>)
  407d94:	4b0d      	ldr	r3, [pc, #52]	; (407dcc <main+0x118>)
  407d96:	4798      	blx	r3
		LED_On(LED2_GPIO);
  407d98:	2019      	movs	r0, #25
  407d9a:	4b13      	ldr	r3, [pc, #76]	; (407de8 <main+0x134>)
  407d9c:	4798      	blx	r3
		printf("Failed to create test RX_Task\r\n");
		LED_On(LED2_GPIO);
	}*/
	
	/* Start the scheduler. */
	vTaskStartScheduler();
  407d9e:	4b1c      	ldr	r3, [pc, #112]	; (407e10 <main+0x15c>)
  407da0:	4798      	blx	r3

	/* Will only get here if there was insufficient memory to create the idle task. */
	LED_On(LED2_GPIO);
  407da2:	2019      	movs	r0, #25
  407da4:	4b10      	ldr	r3, [pc, #64]	; (407de8 <main+0x134>)
  407da6:	4798      	blx	r3
	return 0;
  407da8:	2300      	movs	r3, #0
}
  407daa:	4618      	mov	r0, r3
  407dac:	3704      	adds	r7, #4
  407dae:	46bd      	mov	sp, r7
  407db0:	bd90      	pop	{r4, r7, pc}
  407db2:	bf00      	nop
  407db4:	00400fbd 	.word	0x00400fbd
  407db8:	00407a19 	.word	0x00407a19
  407dbc:	00402861 	.word	0x00402861
  407dc0:	20003f5c 	.word	0x20003f5c
  407dc4:	00400a0d 	.word	0x00400a0d
  407dc8:	0041031c 	.word	0x0041031c
  407dcc:	00409c9d 	.word	0x00409c9d
  407dd0:	004004e9 	.word	0x004004e9
  407dd4:	00407bf5 	.word	0x00407bf5
  407dd8:	00407bad 	.word	0x00407bad
  407ddc:	0041032c 	.word	0x0041032c
  407de0:	00405921 	.word	0x00405921
  407de4:	00410334 	.word	0x00410334
  407de8:	0040296d 	.word	0x0040296d
  407dec:	00406db9 	.word	0x00406db9
  407df0:	00410358 	.word	0x00410358
  407df4:	00410360 	.word	0x00410360
  407df8:	004005e1 	.word	0x004005e1
  407dfc:	00410380 	.word	0x00410380
  407e00:	00410388 	.word	0x00410388
  407e04:	00400ad1 	.word	0x00400ad1
  407e08:	004103a8 	.word	0x004103a8
  407e0c:	004103b0 	.word	0x004103b0
  407e10:	00405bf1 	.word	0x00405bf1

00407e14 <sin>:
  407e14:	b570      	push	{r4, r5, r6, lr}
  407e16:	4e22      	ldr	r6, [pc, #136]	; (407ea0 <sin+0x8c>)
  407e18:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  407e1c:	42b4      	cmp	r4, r6
  407e1e:	b086      	sub	sp, #24
  407e20:	4602      	mov	r2, r0
  407e22:	460b      	mov	r3, r1
  407e24:	dd1a      	ble.n	407e5c <sin+0x48>
  407e26:	4d1f      	ldr	r5, [pc, #124]	; (407ea4 <sin+0x90>)
  407e28:	42ac      	cmp	r4, r5
  407e2a:	dd03      	ble.n	407e34 <sin+0x20>
  407e2c:	f001 f93a 	bl	4090a4 <__aeabi_dsub>
  407e30:	b006      	add	sp, #24
  407e32:	bd70      	pop	{r4, r5, r6, pc}
  407e34:	aa02      	add	r2, sp, #8
  407e36:	f000 f837 	bl	407ea8 <__ieee754_rem_pio2>
  407e3a:	f000 0003 	and.w	r0, r0, #3
  407e3e:	2801      	cmp	r0, #1
  407e40:	d01d      	beq.n	407e7e <sin+0x6a>
  407e42:	2802      	cmp	r0, #2
  407e44:	d012      	beq.n	407e6c <sin+0x58>
  407e46:	b308      	cbz	r0, 407e8c <sin+0x78>
  407e48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407e4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  407e50:	f000 fa4a 	bl	4082e8 <__kernel_cos>
  407e54:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  407e58:	b006      	add	sp, #24
  407e5a:	bd70      	pop	{r4, r5, r6, pc}
  407e5c:	2300      	movs	r3, #0
  407e5e:	9300      	str	r3, [sp, #0]
  407e60:	2200      	movs	r2, #0
  407e62:	2300      	movs	r3, #0
  407e64:	f000 ff44 	bl	408cf0 <__kernel_sin>
  407e68:	b006      	add	sp, #24
  407e6a:	bd70      	pop	{r4, r5, r6, pc}
  407e6c:	2301      	movs	r3, #1
  407e6e:	9300      	str	r3, [sp, #0]
  407e70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407e74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  407e78:	f000 ff3a 	bl	408cf0 <__kernel_sin>
  407e7c:	e7ea      	b.n	407e54 <sin+0x40>
  407e7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407e82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  407e86:	f000 fa2f 	bl	4082e8 <__kernel_cos>
  407e8a:	e7d1      	b.n	407e30 <sin+0x1c>
  407e8c:	2301      	movs	r3, #1
  407e8e:	9300      	str	r3, [sp, #0]
  407e90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  407e94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  407e98:	f000 ff2a 	bl	408cf0 <__kernel_sin>
  407e9c:	e7c8      	b.n	407e30 <sin+0x1c>
  407e9e:	bf00      	nop
  407ea0:	3fe921fb 	.word	0x3fe921fb
  407ea4:	7fefffff 	.word	0x7fefffff

00407ea8 <__ieee754_rem_pio2>:
  407ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407eac:	4b96      	ldr	r3, [pc, #600]	; (408108 <__ieee754_rem_pio2+0x260>)
  407eae:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  407eb2:	429e      	cmp	r6, r3
  407eb4:	b091      	sub	sp, #68	; 0x44
  407eb6:	4604      	mov	r4, r0
  407eb8:	460d      	mov	r5, r1
  407eba:	468b      	mov	fp, r1
  407ebc:	4690      	mov	r8, r2
  407ebe:	f340 8081 	ble.w	407fc4 <__ieee754_rem_pio2+0x11c>
  407ec2:	4b92      	ldr	r3, [pc, #584]	; (40810c <__ieee754_rem_pio2+0x264>)
  407ec4:	429e      	cmp	r6, r3
  407ec6:	dc26      	bgt.n	407f16 <__ieee754_rem_pio2+0x6e>
  407ec8:	a385      	add	r3, pc, #532	; (adr r3, 4080e0 <__ieee754_rem_pio2+0x238>)
  407eca:	e9d3 2300 	ldrd	r2, r3, [r3]
  407ece:	2900      	cmp	r1, #0
  407ed0:	f340 81a0 	ble.w	408214 <__ieee754_rem_pio2+0x36c>
  407ed4:	f001 f8e6 	bl	4090a4 <__aeabi_dsub>
  407ed8:	4b8d      	ldr	r3, [pc, #564]	; (408110 <__ieee754_rem_pio2+0x268>)
  407eda:	4604      	mov	r4, r0
  407edc:	429e      	cmp	r6, r3
  407ede:	460d      	mov	r5, r1
  407ee0:	f000 8085 	beq.w	407fee <__ieee754_rem_pio2+0x146>
  407ee4:	a380      	add	r3, pc, #512	; (adr r3, 4080e8 <__ieee754_rem_pio2+0x240>)
  407ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
  407eea:	f001 f8db 	bl	4090a4 <__aeabi_dsub>
  407eee:	4602      	mov	r2, r0
  407ef0:	460b      	mov	r3, r1
  407ef2:	e9c8 2300 	strd	r2, r3, [r8]
  407ef6:	4620      	mov	r0, r4
  407ef8:	4629      	mov	r1, r5
  407efa:	f001 f8d3 	bl	4090a4 <__aeabi_dsub>
  407efe:	a37a      	add	r3, pc, #488	; (adr r3, 4080e8 <__ieee754_rem_pio2+0x240>)
  407f00:	e9d3 2300 	ldrd	r2, r3, [r3]
  407f04:	f001 f8ce 	bl	4090a4 <__aeabi_dsub>
  407f08:	2701      	movs	r7, #1
  407f0a:	e9c8 0102 	strd	r0, r1, [r8, #8]
  407f0e:	4638      	mov	r0, r7
  407f10:	b011      	add	sp, #68	; 0x44
  407f12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407f16:	4b7f      	ldr	r3, [pc, #508]	; (408114 <__ieee754_rem_pio2+0x26c>)
  407f18:	429e      	cmp	r6, r3
  407f1a:	f340 8085 	ble.w	408028 <__ieee754_rem_pio2+0x180>
  407f1e:	4b7e      	ldr	r3, [pc, #504]	; (408118 <__ieee754_rem_pio2+0x270>)
  407f20:	429e      	cmp	r6, r3
  407f22:	dc5a      	bgt.n	407fda <__ieee754_rem_pio2+0x132>
  407f24:	ea4f 5926 	mov.w	r9, r6, asr #20
  407f28:	f2a9 4916 	subw	r9, r9, #1046	; 0x416
  407f2c:	eba6 5509 	sub.w	r5, r6, r9, lsl #20
  407f30:	4629      	mov	r1, r5
  407f32:	4604      	mov	r4, r0
  407f34:	f001 fd04 	bl	409940 <__aeabi_d2iz>
  407f38:	f001 fa02 	bl	409340 <__aeabi_i2d>
  407f3c:	4606      	mov	r6, r0
  407f3e:	460f      	mov	r7, r1
  407f40:	4602      	mov	r2, r0
  407f42:	460b      	mov	r3, r1
  407f44:	4620      	mov	r0, r4
  407f46:	4629      	mov	r1, r5
  407f48:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  407f4c:	f001 f8aa 	bl	4090a4 <__aeabi_dsub>
  407f50:	2200      	movs	r2, #0
  407f52:	4b72      	ldr	r3, [pc, #456]	; (40811c <__ieee754_rem_pio2+0x274>)
  407f54:	f001 fa5a 	bl	40940c <__aeabi_dmul>
  407f58:	460f      	mov	r7, r1
  407f5a:	4606      	mov	r6, r0
  407f5c:	f001 fcf0 	bl	409940 <__aeabi_d2iz>
  407f60:	f001 f9ee 	bl	409340 <__aeabi_i2d>
  407f64:	4602      	mov	r2, r0
  407f66:	460b      	mov	r3, r1
  407f68:	4604      	mov	r4, r0
  407f6a:	460d      	mov	r5, r1
  407f6c:	4630      	mov	r0, r6
  407f6e:	4639      	mov	r1, r7
  407f70:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  407f74:	f001 f896 	bl	4090a4 <__aeabi_dsub>
  407f78:	2200      	movs	r2, #0
  407f7a:	4b68      	ldr	r3, [pc, #416]	; (40811c <__ieee754_rem_pio2+0x274>)
  407f7c:	f001 fa46 	bl	40940c <__aeabi_dmul>
  407f80:	2200      	movs	r2, #0
  407f82:	2300      	movs	r3, #0
  407f84:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  407f88:	f001 fca8 	bl	4098dc <__aeabi_dcmpeq>
  407f8c:	2800      	cmp	r0, #0
  407f8e:	f000 816d 	beq.w	40826c <__ieee754_rem_pio2+0x3c4>
  407f92:	2300      	movs	r3, #0
  407f94:	4620      	mov	r0, r4
  407f96:	4629      	mov	r1, r5
  407f98:	2200      	movs	r2, #0
  407f9a:	f001 fc9f 	bl	4098dc <__aeabi_dcmpeq>
  407f9e:	2800      	cmp	r0, #0
  407fa0:	bf14      	ite	ne
  407fa2:	2301      	movne	r3, #1
  407fa4:	2302      	moveq	r3, #2
  407fa6:	485e      	ldr	r0, [pc, #376]	; (408120 <__ieee754_rem_pio2+0x278>)
  407fa8:	2102      	movs	r1, #2
  407faa:	9001      	str	r0, [sp, #4]
  407fac:	9100      	str	r1, [sp, #0]
  407fae:	464a      	mov	r2, r9
  407fb0:	a80a      	add	r0, sp, #40	; 0x28
  407fb2:	4641      	mov	r1, r8
  407fb4:	f000 fabc 	bl	408530 <__kernel_rem_pio2>
  407fb8:	f1bb 0f00 	cmp.w	fp, #0
  407fbc:	f2c0 8148 	blt.w	408250 <__ieee754_rem_pio2+0x3a8>
  407fc0:	4607      	mov	r7, r0
  407fc2:	e006      	b.n	407fd2 <__ieee754_rem_pio2+0x12a>
  407fc4:	2200      	movs	r2, #0
  407fc6:	2300      	movs	r3, #0
  407fc8:	e9c8 4500 	strd	r4, r5, [r8]
  407fcc:	e9c8 2302 	strd	r2, r3, [r8, #8]
  407fd0:	2700      	movs	r7, #0
  407fd2:	4638      	mov	r0, r7
  407fd4:	b011      	add	sp, #68	; 0x44
  407fd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407fda:	4602      	mov	r2, r0
  407fdc:	460b      	mov	r3, r1
  407fde:	f001 f861 	bl	4090a4 <__aeabi_dsub>
  407fe2:	2700      	movs	r7, #0
  407fe4:	e9c8 0102 	strd	r0, r1, [r8, #8]
  407fe8:	e9c8 0100 	strd	r0, r1, [r8]
  407fec:	e7f1      	b.n	407fd2 <__ieee754_rem_pio2+0x12a>
  407fee:	a340      	add	r3, pc, #256	; (adr r3, 4080f0 <__ieee754_rem_pio2+0x248>)
  407ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
  407ff4:	f001 f856 	bl	4090a4 <__aeabi_dsub>
  407ff8:	a33f      	add	r3, pc, #252	; (adr r3, 4080f8 <__ieee754_rem_pio2+0x250>)
  407ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
  407ffe:	4604      	mov	r4, r0
  408000:	460d      	mov	r5, r1
  408002:	f001 f84f 	bl	4090a4 <__aeabi_dsub>
  408006:	4602      	mov	r2, r0
  408008:	460b      	mov	r3, r1
  40800a:	e9c8 2300 	strd	r2, r3, [r8]
  40800e:	4620      	mov	r0, r4
  408010:	4629      	mov	r1, r5
  408012:	f001 f847 	bl	4090a4 <__aeabi_dsub>
  408016:	a338      	add	r3, pc, #224	; (adr r3, 4080f8 <__ieee754_rem_pio2+0x250>)
  408018:	e9d3 2300 	ldrd	r2, r3, [r3]
  40801c:	f001 f842 	bl	4090a4 <__aeabi_dsub>
  408020:	2701      	movs	r7, #1
  408022:	e9c8 0102 	strd	r0, r1, [r8, #8]
  408026:	e7d4      	b.n	407fd2 <__ieee754_rem_pio2+0x12a>
  408028:	f000 ff1a 	bl	408e60 <fabs>
  40802c:	a334      	add	r3, pc, #208	; (adr r3, 408100 <__ieee754_rem_pio2+0x258>)
  40802e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408032:	4604      	mov	r4, r0
  408034:	460d      	mov	r5, r1
  408036:	f001 f9e9 	bl	40940c <__aeabi_dmul>
  40803a:	2200      	movs	r2, #0
  40803c:	4b39      	ldr	r3, [pc, #228]	; (408124 <__ieee754_rem_pio2+0x27c>)
  40803e:	f001 f833 	bl	4090a8 <__adddf3>
  408042:	f001 fc7d 	bl	409940 <__aeabi_d2iz>
  408046:	4607      	mov	r7, r0
  408048:	f001 f97a 	bl	409340 <__aeabi_i2d>
  40804c:	a324      	add	r3, pc, #144	; (adr r3, 4080e0 <__ieee754_rem_pio2+0x238>)
  40804e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408052:	e9cd 0106 	strd	r0, r1, [sp, #24]
  408056:	f001 f9d9 	bl	40940c <__aeabi_dmul>
  40805a:	4602      	mov	r2, r0
  40805c:	460b      	mov	r3, r1
  40805e:	4620      	mov	r0, r4
  408060:	4629      	mov	r1, r5
  408062:	f001 f81f 	bl	4090a4 <__aeabi_dsub>
  408066:	a320      	add	r3, pc, #128	; (adr r3, 4080e8 <__ieee754_rem_pio2+0x240>)
  408068:	e9d3 2300 	ldrd	r2, r3, [r3]
  40806c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  408070:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  408074:	f001 f9ca 	bl	40940c <__aeabi_dmul>
  408078:	2f1f      	cmp	r7, #31
  40807a:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40807e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408082:	dc53      	bgt.n	40812c <__ieee754_rem_pio2+0x284>
  408084:	4b28      	ldr	r3, [pc, #160]	; (408128 <__ieee754_rem_pio2+0x280>)
  408086:	1e7a      	subs	r2, r7, #1
  408088:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40808c:	42b3      	cmp	r3, r6
  40808e:	d04d      	beq.n	40812c <__ieee754_rem_pio2+0x284>
  408090:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408094:	f001 f806 	bl	4090a4 <__aeabi_dsub>
  408098:	4604      	mov	r4, r0
  40809a:	460d      	mov	r5, r1
  40809c:	e9c8 4500 	strd	r4, r5, [r8]
  4080a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4080a4:	4622      	mov	r2, r4
  4080a6:	462b      	mov	r3, r5
  4080a8:	f000 fffc 	bl	4090a4 <__aeabi_dsub>
  4080ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4080b0:	f000 fff8 	bl	4090a4 <__aeabi_dsub>
  4080b4:	f1bb 0f00 	cmp.w	fp, #0
  4080b8:	e9c8 0102 	strd	r0, r1, [r8, #8]
  4080bc:	da89      	bge.n	407fd2 <__ieee754_rem_pio2+0x12a>
  4080be:	4626      	mov	r6, r4
  4080c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  4080c4:	f105 4400 	add.w	r4, r5, #2147483648	; 0x80000000
  4080c8:	427f      	negs	r7, r7
  4080ca:	f8c8 6000 	str.w	r6, [r8]
  4080ce:	f8c8 4004 	str.w	r4, [r8, #4]
  4080d2:	f8c8 0008 	str.w	r0, [r8, #8]
  4080d6:	f8c8 300c 	str.w	r3, [r8, #12]
  4080da:	e77a      	b.n	407fd2 <__ieee754_rem_pio2+0x12a>
  4080dc:	f3af 8000 	nop.w
  4080e0:	54400000 	.word	0x54400000
  4080e4:	3ff921fb 	.word	0x3ff921fb
  4080e8:	1a626331 	.word	0x1a626331
  4080ec:	3dd0b461 	.word	0x3dd0b461
  4080f0:	1a600000 	.word	0x1a600000
  4080f4:	3dd0b461 	.word	0x3dd0b461
  4080f8:	2e037073 	.word	0x2e037073
  4080fc:	3ba3198a 	.word	0x3ba3198a
  408100:	6dc9c883 	.word	0x6dc9c883
  408104:	3fe45f30 	.word	0x3fe45f30
  408108:	3fe921fb 	.word	0x3fe921fb
  40810c:	4002d97b 	.word	0x4002d97b
  408110:	3ff921fb 	.word	0x3ff921fb
  408114:	413921fb 	.word	0x413921fb
  408118:	7fefffff 	.word	0x7fefffff
  40811c:	41700000 	.word	0x41700000
  408120:	00410450 	.word	0x00410450
  408124:	3fe00000 	.word	0x3fe00000
  408128:	004103d0 	.word	0x004103d0
  40812c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408130:	f000 ffb8 	bl	4090a4 <__aeabi_dsub>
  408134:	1536      	asrs	r6, r6, #20
  408136:	f3c1 530a 	ubfx	r3, r1, #20, #11
  40813a:	1af3      	subs	r3, r6, r3
  40813c:	4604      	mov	r4, r0
  40813e:	460d      	mov	r5, r1
  408140:	2b10      	cmp	r3, #16
  408142:	e9c8 4500 	strd	r4, r5, [r8]
  408146:	ddab      	ble.n	4080a0 <__ieee754_rem_pio2+0x1f8>
  408148:	a35b      	add	r3, pc, #364	; (adr r3, 4082b8 <__ieee754_rem_pio2+0x410>)
  40814a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40814e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  408152:	f001 f95b 	bl	40940c <__aeabi_dmul>
  408156:	4604      	mov	r4, r0
  408158:	460d      	mov	r5, r1
  40815a:	4622      	mov	r2, r4
  40815c:	462b      	mov	r3, r5
  40815e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408162:	f000 ff9f 	bl	4090a4 <__aeabi_dsub>
  408166:	e9cd 0108 	strd	r0, r1, [sp, #32]
  40816a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  40816e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408172:	f000 ff97 	bl	4090a4 <__aeabi_dsub>
  408176:	4622      	mov	r2, r4
  408178:	462b      	mov	r3, r5
  40817a:	f000 ff93 	bl	4090a4 <__aeabi_dsub>
  40817e:	a350      	add	r3, pc, #320	; (adr r3, 4082c0 <__ieee754_rem_pio2+0x418>)
  408180:	e9d3 2300 	ldrd	r2, r3, [r3]
  408184:	4604      	mov	r4, r0
  408186:	460d      	mov	r5, r1
  408188:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  40818c:	f001 f93e 	bl	40940c <__aeabi_dmul>
  408190:	4622      	mov	r2, r4
  408192:	462b      	mov	r3, r5
  408194:	f000 ff86 	bl	4090a4 <__aeabi_dsub>
  408198:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40819c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4081a0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4081a4:	f000 ff7e 	bl	4090a4 <__aeabi_dsub>
  4081a8:	f3c1 530a 	ubfx	r3, r1, #20, #11
  4081ac:	1af6      	subs	r6, r6, r3
  4081ae:	4604      	mov	r4, r0
  4081b0:	460d      	mov	r5, r1
  4081b2:	2e31      	cmp	r6, #49	; 0x31
  4081b4:	e9c8 4500 	strd	r4, r5, [r8]
  4081b8:	dd78      	ble.n	4082ac <__ieee754_rem_pio2+0x404>
  4081ba:	a343      	add	r3, pc, #268	; (adr r3, 4082c8 <__ieee754_rem_pio2+0x420>)
  4081bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4081c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4081c4:	f001 f922 	bl	40940c <__aeabi_dmul>
  4081c8:	4604      	mov	r4, r0
  4081ca:	460d      	mov	r5, r1
  4081cc:	4622      	mov	r2, r4
  4081ce:	462b      	mov	r3, r5
  4081d0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4081d4:	f000 ff66 	bl	4090a4 <__aeabi_dsub>
  4081d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4081dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4081e0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4081e4:	f000 ff5e 	bl	4090a4 <__aeabi_dsub>
  4081e8:	4622      	mov	r2, r4
  4081ea:	462b      	mov	r3, r5
  4081ec:	f000 ff5a 	bl	4090a4 <__aeabi_dsub>
  4081f0:	a337      	add	r3, pc, #220	; (adr r3, 4082d0 <__ieee754_rem_pio2+0x428>)
  4081f2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4081f6:	4604      	mov	r4, r0
  4081f8:	460d      	mov	r5, r1
  4081fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4081fe:	f001 f905 	bl	40940c <__aeabi_dmul>
  408202:	4622      	mov	r2, r4
  408204:	462b      	mov	r3, r5
  408206:	f000 ff4d 	bl	4090a4 <__aeabi_dsub>
  40820a:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40820e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408212:	e73d      	b.n	408090 <__ieee754_rem_pio2+0x1e8>
  408214:	f000 ff48 	bl	4090a8 <__adddf3>
  408218:	4b31      	ldr	r3, [pc, #196]	; (4082e0 <__ieee754_rem_pio2+0x438>)
  40821a:	4604      	mov	r4, r0
  40821c:	429e      	cmp	r6, r3
  40821e:	460d      	mov	r5, r1
  408220:	d026      	beq.n	408270 <__ieee754_rem_pio2+0x3c8>
  408222:	a32d      	add	r3, pc, #180	; (adr r3, 4082d8 <__ieee754_rem_pio2+0x430>)
  408224:	e9d3 2300 	ldrd	r2, r3, [r3]
  408228:	f000 ff3e 	bl	4090a8 <__adddf3>
  40822c:	4602      	mov	r2, r0
  40822e:	460b      	mov	r3, r1
  408230:	e9c8 2300 	strd	r2, r3, [r8]
  408234:	4620      	mov	r0, r4
  408236:	4629      	mov	r1, r5
  408238:	f000 ff34 	bl	4090a4 <__aeabi_dsub>
  40823c:	a326      	add	r3, pc, #152	; (adr r3, 4082d8 <__ieee754_rem_pio2+0x430>)
  40823e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408242:	f000 ff31 	bl	4090a8 <__adddf3>
  408246:	f04f 37ff 	mov.w	r7, #4294967295
  40824a:	e9c8 0102 	strd	r0, r1, [r8, #8]
  40824e:	e6c0      	b.n	407fd2 <__ieee754_rem_pio2+0x12a>
  408250:	f8d8 2004 	ldr.w	r2, [r8, #4]
  408254:	f8d8 300c 	ldr.w	r3, [r8, #12]
  408258:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  40825c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  408260:	4247      	negs	r7, r0
  408262:	f8c8 2004 	str.w	r2, [r8, #4]
  408266:	f8c8 300c 	str.w	r3, [r8, #12]
  40826a:	e6b2      	b.n	407fd2 <__ieee754_rem_pio2+0x12a>
  40826c:	2303      	movs	r3, #3
  40826e:	e69a      	b.n	407fa6 <__ieee754_rem_pio2+0xfe>
  408270:	a311      	add	r3, pc, #68	; (adr r3, 4082b8 <__ieee754_rem_pio2+0x410>)
  408272:	e9d3 2300 	ldrd	r2, r3, [r3]
  408276:	f000 ff17 	bl	4090a8 <__adddf3>
  40827a:	a311      	add	r3, pc, #68	; (adr r3, 4082c0 <__ieee754_rem_pio2+0x418>)
  40827c:	e9d3 2300 	ldrd	r2, r3, [r3]
  408280:	4604      	mov	r4, r0
  408282:	460d      	mov	r5, r1
  408284:	f000 ff10 	bl	4090a8 <__adddf3>
  408288:	4602      	mov	r2, r0
  40828a:	460b      	mov	r3, r1
  40828c:	e9c8 2300 	strd	r2, r3, [r8]
  408290:	4620      	mov	r0, r4
  408292:	4629      	mov	r1, r5
  408294:	f000 ff06 	bl	4090a4 <__aeabi_dsub>
  408298:	a309      	add	r3, pc, #36	; (adr r3, 4082c0 <__ieee754_rem_pio2+0x418>)
  40829a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40829e:	f000 ff03 	bl	4090a8 <__adddf3>
  4082a2:	f04f 37ff 	mov.w	r7, #4294967295
  4082a6:	e9c8 0102 	strd	r0, r1, [r8, #8]
  4082aa:	e692      	b.n	407fd2 <__ieee754_rem_pio2+0x12a>
  4082ac:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  4082b0:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4082b4:	e6f4      	b.n	4080a0 <__ieee754_rem_pio2+0x1f8>
  4082b6:	bf00      	nop
  4082b8:	1a600000 	.word	0x1a600000
  4082bc:	3dd0b461 	.word	0x3dd0b461
  4082c0:	2e037073 	.word	0x2e037073
  4082c4:	3ba3198a 	.word	0x3ba3198a
  4082c8:	2e000000 	.word	0x2e000000
  4082cc:	3ba3198a 	.word	0x3ba3198a
  4082d0:	252049c1 	.word	0x252049c1
  4082d4:	397b839a 	.word	0x397b839a
  4082d8:	1a626331 	.word	0x1a626331
  4082dc:	3dd0b461 	.word	0x3dd0b461
  4082e0:	3ff921fb 	.word	0x3ff921fb
  4082e4:	f3af 8000 	nop.w

004082e8 <__kernel_cos>:
  4082e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4082ec:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
  4082f0:	f1b9 5f79 	cmp.w	r9, #1044381696	; 0x3e400000
  4082f4:	b085      	sub	sp, #20
  4082f6:	4606      	mov	r6, r0
  4082f8:	460f      	mov	r7, r1
  4082fa:	4692      	mov	sl, r2
  4082fc:	469b      	mov	fp, r3
  4082fe:	da6b      	bge.n	4083d8 <__kernel_cos+0xf0>
  408300:	f001 fb1e 	bl	409940 <__aeabi_d2iz>
  408304:	2800      	cmp	r0, #0
  408306:	f000 80ea 	beq.w	4084de <__kernel_cos+0x1f6>
  40830a:	4632      	mov	r2, r6
  40830c:	463b      	mov	r3, r7
  40830e:	4630      	mov	r0, r6
  408310:	4639      	mov	r1, r7
  408312:	f001 f87b 	bl	40940c <__aeabi_dmul>
  408316:	a374      	add	r3, pc, #464	; (adr r3, 4084e8 <__kernel_cos+0x200>)
  408318:	e9d3 2300 	ldrd	r2, r3, [r3]
  40831c:	4604      	mov	r4, r0
  40831e:	460d      	mov	r5, r1
  408320:	f001 f874 	bl	40940c <__aeabi_dmul>
  408324:	a372      	add	r3, pc, #456	; (adr r3, 4084f0 <__kernel_cos+0x208>)
  408326:	e9d3 2300 	ldrd	r2, r3, [r3]
  40832a:	f000 febd 	bl	4090a8 <__adddf3>
  40832e:	4622      	mov	r2, r4
  408330:	462b      	mov	r3, r5
  408332:	f001 f86b 	bl	40940c <__aeabi_dmul>
  408336:	a370      	add	r3, pc, #448	; (adr r3, 4084f8 <__kernel_cos+0x210>)
  408338:	e9d3 2300 	ldrd	r2, r3, [r3]
  40833c:	f000 feb2 	bl	4090a4 <__aeabi_dsub>
  408340:	4622      	mov	r2, r4
  408342:	462b      	mov	r3, r5
  408344:	f001 f862 	bl	40940c <__aeabi_dmul>
  408348:	a36d      	add	r3, pc, #436	; (adr r3, 408500 <__kernel_cos+0x218>)
  40834a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40834e:	f000 feab 	bl	4090a8 <__adddf3>
  408352:	4622      	mov	r2, r4
  408354:	462b      	mov	r3, r5
  408356:	f001 f859 	bl	40940c <__aeabi_dmul>
  40835a:	a36b      	add	r3, pc, #428	; (adr r3, 408508 <__kernel_cos+0x220>)
  40835c:	e9d3 2300 	ldrd	r2, r3, [r3]
  408360:	f000 fea0 	bl	4090a4 <__aeabi_dsub>
  408364:	4622      	mov	r2, r4
  408366:	462b      	mov	r3, r5
  408368:	f001 f850 	bl	40940c <__aeabi_dmul>
  40836c:	a368      	add	r3, pc, #416	; (adr r3, 408510 <__kernel_cos+0x228>)
  40836e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408372:	f000 fe99 	bl	4090a8 <__adddf3>
  408376:	4622      	mov	r2, r4
  408378:	462b      	mov	r3, r5
  40837a:	f001 f847 	bl	40940c <__aeabi_dmul>
  40837e:	e9cd 0100 	strd	r0, r1, [sp]
  408382:	4620      	mov	r0, r4
  408384:	4629      	mov	r1, r5
  408386:	2200      	movs	r2, #0
  408388:	4b63      	ldr	r3, [pc, #396]	; (408518 <__kernel_cos+0x230>)
  40838a:	f001 f83f 	bl	40940c <__aeabi_dmul>
  40838e:	e9dd 2300 	ldrd	r2, r3, [sp]
  408392:	4680      	mov	r8, r0
  408394:	4689      	mov	r9, r1
  408396:	4620      	mov	r0, r4
  408398:	4629      	mov	r1, r5
  40839a:	f001 f837 	bl	40940c <__aeabi_dmul>
  40839e:	4652      	mov	r2, sl
  4083a0:	4604      	mov	r4, r0
  4083a2:	460d      	mov	r5, r1
  4083a4:	465b      	mov	r3, fp
  4083a6:	4630      	mov	r0, r6
  4083a8:	4639      	mov	r1, r7
  4083aa:	f001 f82f 	bl	40940c <__aeabi_dmul>
  4083ae:	4602      	mov	r2, r0
  4083b0:	460b      	mov	r3, r1
  4083b2:	4620      	mov	r0, r4
  4083b4:	4629      	mov	r1, r5
  4083b6:	f000 fe75 	bl	4090a4 <__aeabi_dsub>
  4083ba:	4602      	mov	r2, r0
  4083bc:	460b      	mov	r3, r1
  4083be:	4640      	mov	r0, r8
  4083c0:	4649      	mov	r1, r9
  4083c2:	f000 fe6f 	bl	4090a4 <__aeabi_dsub>
  4083c6:	4602      	mov	r2, r0
  4083c8:	460b      	mov	r3, r1
  4083ca:	2000      	movs	r0, #0
  4083cc:	4953      	ldr	r1, [pc, #332]	; (40851c <__kernel_cos+0x234>)
  4083ce:	f000 fe69 	bl	4090a4 <__aeabi_dsub>
  4083d2:	b005      	add	sp, #20
  4083d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4083d8:	4602      	mov	r2, r0
  4083da:	460b      	mov	r3, r1
  4083dc:	f001 f816 	bl	40940c <__aeabi_dmul>
  4083e0:	a341      	add	r3, pc, #260	; (adr r3, 4084e8 <__kernel_cos+0x200>)
  4083e2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4083e6:	4604      	mov	r4, r0
  4083e8:	460d      	mov	r5, r1
  4083ea:	f001 f80f 	bl	40940c <__aeabi_dmul>
  4083ee:	a340      	add	r3, pc, #256	; (adr r3, 4084f0 <__kernel_cos+0x208>)
  4083f0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4083f4:	f000 fe58 	bl	4090a8 <__adddf3>
  4083f8:	4622      	mov	r2, r4
  4083fa:	462b      	mov	r3, r5
  4083fc:	f001 f806 	bl	40940c <__aeabi_dmul>
  408400:	a33d      	add	r3, pc, #244	; (adr r3, 4084f8 <__kernel_cos+0x210>)
  408402:	e9d3 2300 	ldrd	r2, r3, [r3]
  408406:	f000 fe4d 	bl	4090a4 <__aeabi_dsub>
  40840a:	4622      	mov	r2, r4
  40840c:	462b      	mov	r3, r5
  40840e:	f000 fffd 	bl	40940c <__aeabi_dmul>
  408412:	a33b      	add	r3, pc, #236	; (adr r3, 408500 <__kernel_cos+0x218>)
  408414:	e9d3 2300 	ldrd	r2, r3, [r3]
  408418:	f000 fe46 	bl	4090a8 <__adddf3>
  40841c:	4622      	mov	r2, r4
  40841e:	462b      	mov	r3, r5
  408420:	f000 fff4 	bl	40940c <__aeabi_dmul>
  408424:	a338      	add	r3, pc, #224	; (adr r3, 408508 <__kernel_cos+0x220>)
  408426:	e9d3 2300 	ldrd	r2, r3, [r3]
  40842a:	f000 fe3b 	bl	4090a4 <__aeabi_dsub>
  40842e:	4622      	mov	r2, r4
  408430:	462b      	mov	r3, r5
  408432:	f000 ffeb 	bl	40940c <__aeabi_dmul>
  408436:	a336      	add	r3, pc, #216	; (adr r3, 408510 <__kernel_cos+0x228>)
  408438:	e9d3 2300 	ldrd	r2, r3, [r3]
  40843c:	f000 fe34 	bl	4090a8 <__adddf3>
  408440:	462b      	mov	r3, r5
  408442:	4622      	mov	r2, r4
  408444:	f000 ffe2 	bl	40940c <__aeabi_dmul>
  408448:	4b35      	ldr	r3, [pc, #212]	; (408520 <__kernel_cos+0x238>)
  40844a:	e9cd 0100 	strd	r0, r1, [sp]
  40844e:	4599      	cmp	r9, r3
  408450:	dd97      	ble.n	408382 <__kernel_cos+0x9a>
  408452:	4b34      	ldr	r3, [pc, #208]	; (408524 <__kernel_cos+0x23c>)
  408454:	2200      	movs	r2, #0
  408456:	4599      	cmp	r9, r3
  408458:	dc39      	bgt.n	4084ce <__kernel_cos+0x1e6>
  40845a:	f5a9 1300 	sub.w	r3, r9, #2097152	; 0x200000
  40845e:	2200      	movs	r2, #0
  408460:	2000      	movs	r0, #0
  408462:	492e      	ldr	r1, [pc, #184]	; (40851c <__kernel_cos+0x234>)
  408464:	4690      	mov	r8, r2
  408466:	4699      	mov	r9, r3
  408468:	f000 fe1c 	bl	4090a4 <__aeabi_dsub>
  40846c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  408470:	4620      	mov	r0, r4
  408472:	4629      	mov	r1, r5
  408474:	2200      	movs	r2, #0
  408476:	4b28      	ldr	r3, [pc, #160]	; (408518 <__kernel_cos+0x230>)
  408478:	f000 ffc8 	bl	40940c <__aeabi_dmul>
  40847c:	4642      	mov	r2, r8
  40847e:	464b      	mov	r3, r9
  408480:	f000 fe10 	bl	4090a4 <__aeabi_dsub>
  408484:	e9dd 2300 	ldrd	r2, r3, [sp]
  408488:	4680      	mov	r8, r0
  40848a:	4689      	mov	r9, r1
  40848c:	4620      	mov	r0, r4
  40848e:	4629      	mov	r1, r5
  408490:	f000 ffbc 	bl	40940c <__aeabi_dmul>
  408494:	4652      	mov	r2, sl
  408496:	4604      	mov	r4, r0
  408498:	460d      	mov	r5, r1
  40849a:	465b      	mov	r3, fp
  40849c:	4630      	mov	r0, r6
  40849e:	4639      	mov	r1, r7
  4084a0:	f000 ffb4 	bl	40940c <__aeabi_dmul>
  4084a4:	4602      	mov	r2, r0
  4084a6:	460b      	mov	r3, r1
  4084a8:	4620      	mov	r0, r4
  4084aa:	4629      	mov	r1, r5
  4084ac:	f000 fdfa 	bl	4090a4 <__aeabi_dsub>
  4084b0:	4602      	mov	r2, r0
  4084b2:	460b      	mov	r3, r1
  4084b4:	4640      	mov	r0, r8
  4084b6:	4649      	mov	r1, r9
  4084b8:	f000 fdf4 	bl	4090a4 <__aeabi_dsub>
  4084bc:	4602      	mov	r2, r0
  4084be:	460b      	mov	r3, r1
  4084c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4084c4:	f000 fdee 	bl	4090a4 <__aeabi_dsub>
  4084c8:	b005      	add	sp, #20
  4084ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4084ce:	4b16      	ldr	r3, [pc, #88]	; (408528 <__kernel_cos+0x240>)
  4084d0:	f04f 0800 	mov.w	r8, #0
  4084d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4084d8:	f8df 9050 	ldr.w	r9, [pc, #80]	; 40852c <__kernel_cos+0x244>
  4084dc:	e7c8      	b.n	408470 <__kernel_cos+0x188>
  4084de:	490f      	ldr	r1, [pc, #60]	; (40851c <__kernel_cos+0x234>)
  4084e0:	2000      	movs	r0, #0
  4084e2:	b005      	add	sp, #20
  4084e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4084e8:	be8838d4 	.word	0xbe8838d4
  4084ec:	bda8fae9 	.word	0xbda8fae9
  4084f0:	bdb4b1c4 	.word	0xbdb4b1c4
  4084f4:	3e21ee9e 	.word	0x3e21ee9e
  4084f8:	809c52ad 	.word	0x809c52ad
  4084fc:	3e927e4f 	.word	0x3e927e4f
  408500:	19cb1590 	.word	0x19cb1590
  408504:	3efa01a0 	.word	0x3efa01a0
  408508:	16c15177 	.word	0x16c15177
  40850c:	3f56c16c 	.word	0x3f56c16c
  408510:	5555554c 	.word	0x5555554c
  408514:	3fa55555 	.word	0x3fa55555
  408518:	3fe00000 	.word	0x3fe00000
  40851c:	3ff00000 	.word	0x3ff00000
  408520:	3fd33332 	.word	0x3fd33332
  408524:	3fe90000 	.word	0x3fe90000
  408528:	3fe70000 	.word	0x3fe70000
  40852c:	3fd20000 	.word	0x3fd20000

00408530 <__kernel_rem_pio2>:
  408530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408534:	4d7b      	ldr	r5, [pc, #492]	; (408724 <__kernel_rem_pio2+0x1f4>)
  408536:	1ed4      	subs	r4, r2, #3
  408538:	fb85 6504 	smull	r6, r5, r5, r4
  40853c:	17e4      	asrs	r4, r4, #31
  40853e:	ebc4 05a5 	rsb	r5, r4, r5, asr #2
  408542:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
  408546:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  40854a:	950e      	str	r5, [sp, #56]	; 0x38
  40854c:	4699      	mov	r9, r3
  40854e:	4c76      	ldr	r4, [pc, #472]	; (408728 <__kernel_rem_pio2+0x1f8>)
  408550:	43eb      	mvns	r3, r5
  408552:	9da6      	ldr	r5, [sp, #664]	; 0x298
  408554:	f109 36ff 	add.w	r6, r9, #4294967295
  408558:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
  40855c:	9604      	str	r6, [sp, #16]
  40855e:	940c      	str	r4, [sp, #48]	; 0x30
  408560:	9007      	str	r0, [sp, #28]
  408562:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  408564:	9d04      	ldr	r5, [sp, #16]
  408566:	980c      	ldr	r0, [sp, #48]	; 0x30
  408568:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40856c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  408570:	1ba6      	subs	r6, r4, r6
  408572:	182c      	adds	r4, r5, r0
  408574:	910b      	str	r1, [sp, #44]	; 0x2c
  408576:	930a      	str	r3, [sp, #40]	; 0x28
  408578:	d417      	bmi.n	4085aa <__kernel_rem_pio2+0x7a>
  40857a:	98a7      	ldr	r0, [sp, #668]	; 0x29c
  40857c:	4434      	add	r4, r6
  40857e:	3401      	adds	r4, #1
  408580:	f10d 0888 	add.w	r8, sp, #136	; 0x88
  408584:	eb00 0586 	add.w	r5, r0, r6, lsl #2
  408588:	2700      	movs	r7, #0
  40858a:	e009      	b.n	4085a0 <__kernel_rem_pio2+0x70>
  40858c:	59e8      	ldr	r0, [r5, r7]
  40858e:	f000 fed7 	bl	409340 <__aeabi_i2d>
  408592:	3601      	adds	r6, #1
  408594:	42a6      	cmp	r6, r4
  408596:	e9e8 0102 	strd	r0, r1, [r8, #8]!
  40859a:	f107 0704 	add.w	r7, r7, #4
  40859e:	d004      	beq.n	4085aa <__kernel_rem_pio2+0x7a>
  4085a0:	2e00      	cmp	r6, #0
  4085a2:	daf3      	bge.n	40858c <__kernel_rem_pio2+0x5c>
  4085a4:	2000      	movs	r0, #0
  4085a6:	2100      	movs	r1, #0
  4085a8:	e7f3      	b.n	408592 <__kernel_rem_pio2+0x62>
  4085aa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4085ac:	2c00      	cmp	r4, #0
  4085ae:	db2d      	blt.n	40860c <__kernel_rem_pio2+0xdc>
  4085b0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4085b2:	ae74      	add	r6, sp, #464	; 0x1d0
  4085b4:	eb06 0bc5 	add.w	fp, r6, r5, lsl #3
  4085b8:	a824      	add	r0, sp, #144	; 0x90
  4085ba:	eb00 0ac9 	add.w	sl, r0, r9, lsl #3
  4085be:	f50d 78e4 	add.w	r8, sp, #456	; 0x1c8
  4085c2:	f8cd b00c 	str.w	fp, [sp, #12]
  4085c6:	9c04      	ldr	r4, [sp, #16]
  4085c8:	2c00      	cmp	r4, #0
  4085ca:	f2c0 8195 	blt.w	4088f8 <__kernel_rem_pio2+0x3c8>
  4085ce:	9d07      	ldr	r5, [sp, #28]
  4085d0:	4657      	mov	r7, sl
  4085d2:	f1a5 0b08 	sub.w	fp, r5, #8
  4085d6:	2400      	movs	r4, #0
  4085d8:	2500      	movs	r5, #0
  4085da:	2600      	movs	r6, #0
  4085dc:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
  4085e0:	e9fb 0102 	ldrd	r0, r1, [fp, #8]!
  4085e4:	f000 ff12 	bl	40940c <__aeabi_dmul>
  4085e8:	4602      	mov	r2, r0
  4085ea:	460b      	mov	r3, r1
  4085ec:	4620      	mov	r0, r4
  4085ee:	4629      	mov	r1, r5
  4085f0:	f000 fd5a 	bl	4090a8 <__adddf3>
  4085f4:	3601      	adds	r6, #1
  4085f6:	454e      	cmp	r6, r9
  4085f8:	4604      	mov	r4, r0
  4085fa:	460d      	mov	r5, r1
  4085fc:	d1ee      	bne.n	4085dc <__kernel_rem_pio2+0xac>
  4085fe:	e9e8 4502 	strd	r4, r5, [r8, #8]!
  408602:	9c03      	ldr	r4, [sp, #12]
  408604:	f10a 0a08 	add.w	sl, sl, #8
  408608:	45a0      	cmp	r8, r4
  40860a:	d1dc      	bne.n	4085c6 <__kernel_rem_pio2+0x96>
  40860c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40860e:	ac10      	add	r4, sp, #64	; 0x40
  408610:	eb04 0685 	add.w	r6, r4, r5, lsl #2
  408614:	9402      	str	r4, [sp, #8]
  408616:	960f      	str	r6, [sp, #60]	; 0x3c
  408618:	9503      	str	r5, [sp, #12]
  40861a:	9e03      	ldr	r6, [sp, #12]
  40861c:	ab9c      	add	r3, sp, #624	; 0x270
  40861e:	00f6      	lsls	r6, r6, #3
  408620:	4433      	add	r3, r6
  408622:	9606      	str	r6, [sp, #24]
  408624:	9e03      	ldr	r6, [sp, #12]
  408626:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  40862a:	2e00      	cmp	r6, #0
  40862c:	dd2e      	ble.n	40868c <__kernel_rem_pio2+0x15c>
  40862e:	9e06      	ldr	r6, [sp, #24]
  408630:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
  408634:	44b2      	add	sl, r6
  408636:	9e03      	ldr	r6, [sp, #12]
  408638:	f10d 0b3c 	add.w	fp, sp, #60	; 0x3c
  40863c:	eb0b 0b86 	add.w	fp, fp, r6, lsl #2
  408640:	f10d 083c 	add.w	r8, sp, #60	; 0x3c
  408644:	2200      	movs	r2, #0
  408646:	4b39      	ldr	r3, [pc, #228]	; (40872c <__kernel_rem_pio2+0x1fc>)
  408648:	4620      	mov	r0, r4
  40864a:	4629      	mov	r1, r5
  40864c:	f000 fede 	bl	40940c <__aeabi_dmul>
  408650:	f001 f976 	bl	409940 <__aeabi_d2iz>
  408654:	f000 fe74 	bl	409340 <__aeabi_i2d>
  408658:	2200      	movs	r2, #0
  40865a:	4b35      	ldr	r3, [pc, #212]	; (408730 <__kernel_rem_pio2+0x200>)
  40865c:	4606      	mov	r6, r0
  40865e:	460f      	mov	r7, r1
  408660:	f000 fed4 	bl	40940c <__aeabi_dmul>
  408664:	4602      	mov	r2, r0
  408666:	460b      	mov	r3, r1
  408668:	4620      	mov	r0, r4
  40866a:	4629      	mov	r1, r5
  40866c:	f000 fd1a 	bl	4090a4 <__aeabi_dsub>
  408670:	f001 f966 	bl	409940 <__aeabi_d2iz>
  408674:	4632      	mov	r2, r6
  408676:	f848 0f04 	str.w	r0, [r8, #4]!
  40867a:	463b      	mov	r3, r7
  40867c:	e97a 0102 	ldrd	r0, r1, [sl, #-8]!
  408680:	f000 fd12 	bl	4090a8 <__adddf3>
  408684:	45d8      	cmp	r8, fp
  408686:	4604      	mov	r4, r0
  408688:	460d      	mov	r5, r1
  40868a:	d1db      	bne.n	408644 <__kernel_rem_pio2+0x114>
  40868c:	4620      	mov	r0, r4
  40868e:	4629      	mov	r1, r5
  408690:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  408692:	f000 fc79 	bl	408f88 <scalbn>
  408696:	2200      	movs	r2, #0
  408698:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  40869c:	4604      	mov	r4, r0
  40869e:	460d      	mov	r5, r1
  4086a0:	f000 feb4 	bl	40940c <__aeabi_dmul>
  4086a4:	f000 fbe0 	bl	408e68 <floor>
  4086a8:	2200      	movs	r2, #0
  4086aa:	4b22      	ldr	r3, [pc, #136]	; (408734 <__kernel_rem_pio2+0x204>)
  4086ac:	f000 feae 	bl	40940c <__aeabi_dmul>
  4086b0:	4602      	mov	r2, r0
  4086b2:	460b      	mov	r3, r1
  4086b4:	4620      	mov	r0, r4
  4086b6:	4629      	mov	r1, r5
  4086b8:	f000 fcf4 	bl	4090a4 <__aeabi_dsub>
  4086bc:	4604      	mov	r4, r0
  4086be:	460d      	mov	r5, r1
  4086c0:	f001 f93e 	bl	409940 <__aeabi_d2iz>
  4086c4:	4682      	mov	sl, r0
  4086c6:	f000 fe3b 	bl	409340 <__aeabi_i2d>
  4086ca:	4602      	mov	r2, r0
  4086cc:	460b      	mov	r3, r1
  4086ce:	4620      	mov	r0, r4
  4086d0:	4629      	mov	r1, r5
  4086d2:	f000 fce7 	bl	4090a4 <__aeabi_dsub>
  4086d6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4086d8:	4606      	mov	r6, r0
  4086da:	2c00      	cmp	r4, #0
  4086dc:	460f      	mov	r7, r1
  4086de:	f340 80f2 	ble.w	4088c6 <__kernel_rem_pio2+0x396>
  4086e2:	9d03      	ldr	r5, [sp, #12]
  4086e4:	a810      	add	r0, sp, #64	; 0x40
  4086e6:	1e69      	subs	r1, r5, #1
  4086e8:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
  4086ec:	f1c4 0018 	rsb	r0, r4, #24
  4086f0:	fa43 f200 	asr.w	r2, r3, r0
  4086f4:	fa02 f000 	lsl.w	r0, r2, r0
  4086f8:	f1c4 0517 	rsb	r5, r4, #23
  4086fc:	1a1b      	subs	r3, r3, r0
  4086fe:	fa43 f505 	asr.w	r5, r3, r5
  408702:	ac10      	add	r4, sp, #64	; 0x40
  408704:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
  408708:	4492      	add	sl, r2
  40870a:	2d00      	cmp	r5, #0
  40870c:	dd3e      	ble.n	40878c <__kernel_rem_pio2+0x25c>
  40870e:	9c03      	ldr	r4, [sp, #12]
  408710:	f10a 0a01 	add.w	sl, sl, #1
  408714:	2c00      	cmp	r4, #0
  408716:	f340 80f9 	ble.w	40890c <__kernel_rem_pio2+0x3dc>
  40871a:	ab10      	add	r3, sp, #64	; 0x40
  40871c:	eb03 0184 	add.w	r1, r3, r4, lsl #2
  408720:	2400      	movs	r4, #0
  408722:	e011      	b.n	408748 <__kernel_rem_pio2+0x218>
  408724:	2aaaaaab 	.word	0x2aaaaaab
  408728:	00410558 	.word	0x00410558
  40872c:	3e700000 	.word	0x3e700000
  408730:	41700000 	.word	0x41700000
  408734:	40200000 	.word	0x40200000
  408738:	f1c2 7080 	rsb	r0, r2, #16777216	; 0x1000000
  40873c:	b112      	cbz	r2, 408744 <__kernel_rem_pio2+0x214>
  40873e:	f843 0c04 	str.w	r0, [r3, #-4]
  408742:	2401      	movs	r4, #1
  408744:	428b      	cmp	r3, r1
  408746:	d00d      	beq.n	408764 <__kernel_rem_pio2+0x234>
  408748:	f853 2b04 	ldr.w	r2, [r3], #4
  40874c:	2c00      	cmp	r4, #0
  40874e:	d0f3      	beq.n	408738 <__kernel_rem_pio2+0x208>
  408750:	f1c2 12ff 	rsb	r2, r2, #16711935	; 0xff00ff
  408754:	f502 427f 	add.w	r2, r2, #65280	; 0xff00
  408758:	428b      	cmp	r3, r1
  40875a:	f843 2c04 	str.w	r2, [r3, #-4]
  40875e:	f04f 0401 	mov.w	r4, #1
  408762:	d1f1      	bne.n	408748 <__kernel_rem_pio2+0x218>
  408764:	980a      	ldr	r0, [sp, #40]	; 0x28
  408766:	2800      	cmp	r0, #0
  408768:	dd0d      	ble.n	408786 <__kernel_rem_pio2+0x256>
  40876a:	2801      	cmp	r0, #1
  40876c:	f000 80b3 	beq.w	4088d6 <__kernel_rem_pio2+0x3a6>
  408770:	2802      	cmp	r0, #2
  408772:	d108      	bne.n	408786 <__kernel_rem_pio2+0x256>
  408774:	9903      	ldr	r1, [sp, #12]
  408776:	a810      	add	r0, sp, #64	; 0x40
  408778:	1e4b      	subs	r3, r1, #1
  40877a:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
  40877e:	f3c2 0215 	ubfx	r2, r2, #0, #22
  408782:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  408786:	2d02      	cmp	r5, #2
  408788:	f000 8084 	beq.w	408894 <__kernel_rem_pio2+0x364>
  40878c:	4630      	mov	r0, r6
  40878e:	4639      	mov	r1, r7
  408790:	2200      	movs	r2, #0
  408792:	2300      	movs	r3, #0
  408794:	f001 f8a2 	bl	4098dc <__aeabi_dcmpeq>
  408798:	2800      	cmp	r0, #0
  40879a:	f000 80b9 	beq.w	408910 <__kernel_rem_pio2+0x3e0>
  40879e:	9c03      	ldr	r4, [sp, #12]
  4087a0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  4087a2:	f104 38ff 	add.w	r8, r4, #4294967295
  4087a6:	4546      	cmp	r6, r8
  4087a8:	dc0d      	bgt.n	4087c6 <__kernel_rem_pio2+0x296>
  4087aa:	a810      	add	r0, sp, #64	; 0x40
  4087ac:	eb00 0384 	add.w	r3, r0, r4, lsl #2
  4087b0:	980f      	ldr	r0, [sp, #60]	; 0x3c
  4087b2:	2200      	movs	r2, #0
  4087b4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  4087b8:	4283      	cmp	r3, r0
  4087ba:	ea42 0201 	orr.w	r2, r2, r1
  4087be:	d1f9      	bne.n	4087b4 <__kernel_rem_pio2+0x284>
  4087c0:	2a00      	cmp	r2, #0
  4087c2:	f040 8244 	bne.w	408c4e <__kernel_rem_pio2+0x71e>
  4087c6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4087c8:	ad10      	add	r5, sp, #64	; 0x40
  4087ca:	1e62      	subs	r2, r4, #1
  4087cc:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
  4087d0:	2b00      	cmp	r3, #0
  4087d2:	f040 8254 	bne.w	408c7e <__kernel_rem_pio2+0x74e>
  4087d6:	eb05 0282 	add.w	r2, r5, r2, lsl #2
  4087da:	2301      	movs	r3, #1
  4087dc:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  4087e0:	3301      	adds	r3, #1
  4087e2:	2900      	cmp	r1, #0
  4087e4:	d0fa      	beq.n	4087dc <__kernel_rem_pio2+0x2ac>
  4087e6:	9e03      	ldr	r6, [sp, #12]
  4087e8:	9c03      	ldr	r4, [sp, #12]
  4087ea:	441e      	add	r6, r3
  4087ec:	1c63      	adds	r3, r4, #1
  4087ee:	42b3      	cmp	r3, r6
  4087f0:	960d      	str	r6, [sp, #52]	; 0x34
  4087f2:	dc49      	bgt.n	408888 <__kernel_rem_pio2+0x358>
  4087f4:	9d04      	ldr	r5, [sp, #16]
  4087f6:	9e0e      	ldr	r6, [sp, #56]	; 0x38
  4087f8:	442b      	add	r3, r5
  4087fa:	4621      	mov	r1, r4
  4087fc:	4622      	mov	r2, r4
  4087fe:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  408800:	4432      	add	r2, r6
  408802:	4449      	add	r1, r9
  408804:	ae24      	add	r6, sp, #144	; 0x90
  408806:	f103 3bff 	add.w	fp, r3, #4294967295
  40880a:	1b2b      	subs	r3, r5, r4
  40880c:	eb06 04c1 	add.w	r4, r6, r1, lsl #3
  408810:	9409      	str	r4, [sp, #36]	; 0x24
  408812:	9da7      	ldr	r5, [sp, #668]	; 0x29c
  408814:	9c06      	ldr	r4, [sp, #24]
  408816:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
  40881a:	ae74      	add	r6, sp, #464	; 0x1d0
  40881c:	eb05 0282 	add.w	r2, r5, r2, lsl #2
  408820:	00db      	lsls	r3, r3, #3
  408822:	4426      	add	r6, r4
  408824:	9203      	str	r2, [sp, #12]
  408826:	9308      	str	r3, [sp, #32]
  408828:	9606      	str	r6, [sp, #24]
  40882a:	f04f 0800 	mov.w	r8, #0
  40882e:	9d03      	ldr	r5, [sp, #12]
  408830:	f108 0808 	add.w	r8, r8, #8
  408834:	f855 0f04 	ldr.w	r0, [r5, #4]!
  408838:	9503      	str	r5, [sp, #12]
  40883a:	f000 fd81 	bl	409340 <__aeabi_i2d>
  40883e:	9e04      	ldr	r6, [sp, #16]
  408840:	e9eb 0102 	strd	r0, r1, [fp, #8]!
  408844:	2e00      	cmp	r6, #0
  408846:	db22      	blt.n	40888e <__kernel_rem_pio2+0x35e>
  408848:	9c07      	ldr	r4, [sp, #28]
  40884a:	9f09      	ldr	r7, [sp, #36]	; 0x24
  40884c:	f1a4 0a08 	sub.w	sl, r4, #8
  408850:	4447      	add	r7, r8
  408852:	2400      	movs	r4, #0
  408854:	2500      	movs	r5, #0
  408856:	2600      	movs	r6, #0
  408858:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
  40885c:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
  408860:	f000 fdd4 	bl	40940c <__aeabi_dmul>
  408864:	4602      	mov	r2, r0
  408866:	460b      	mov	r3, r1
  408868:	4620      	mov	r0, r4
  40886a:	4629      	mov	r1, r5
  40886c:	f000 fc1c 	bl	4090a8 <__adddf3>
  408870:	3601      	adds	r6, #1
  408872:	454e      	cmp	r6, r9
  408874:	4604      	mov	r4, r0
  408876:	460d      	mov	r5, r1
  408878:	d1ee      	bne.n	408858 <__kernel_rem_pio2+0x328>
  40887a:	9e06      	ldr	r6, [sp, #24]
  40887c:	e9e6 4502 	strd	r4, r5, [r6, #8]!
  408880:	9c08      	ldr	r4, [sp, #32]
  408882:	9606      	str	r6, [sp, #24]
  408884:	45a0      	cmp	r8, r4
  408886:	d1d2      	bne.n	40882e <__kernel_rem_pio2+0x2fe>
  408888:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  40888a:	9503      	str	r5, [sp, #12]
  40888c:	e6c5      	b.n	40861a <__kernel_rem_pio2+0xea>
  40888e:	2400      	movs	r4, #0
  408890:	2500      	movs	r5, #0
  408892:	e7f2      	b.n	40887a <__kernel_rem_pio2+0x34a>
  408894:	4632      	mov	r2, r6
  408896:	463b      	mov	r3, r7
  408898:	2000      	movs	r0, #0
  40889a:	4992      	ldr	r1, [pc, #584]	; (408ae4 <__kernel_rem_pio2+0x5b4>)
  40889c:	f000 fc02 	bl	4090a4 <__aeabi_dsub>
  4088a0:	4606      	mov	r6, r0
  4088a2:	460f      	mov	r7, r1
  4088a4:	2c00      	cmp	r4, #0
  4088a6:	f43f af71 	beq.w	40878c <__kernel_rem_pio2+0x25c>
  4088aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4088ac:	2000      	movs	r0, #0
  4088ae:	498d      	ldr	r1, [pc, #564]	; (408ae4 <__kernel_rem_pio2+0x5b4>)
  4088b0:	f000 fb6a 	bl	408f88 <scalbn>
  4088b4:	4602      	mov	r2, r0
  4088b6:	460b      	mov	r3, r1
  4088b8:	4630      	mov	r0, r6
  4088ba:	4639      	mov	r1, r7
  4088bc:	f000 fbf2 	bl	4090a4 <__aeabi_dsub>
  4088c0:	4606      	mov	r6, r0
  4088c2:	460f      	mov	r7, r1
  4088c4:	e762      	b.n	40878c <__kernel_rem_pio2+0x25c>
  4088c6:	d110      	bne.n	4088ea <__kernel_rem_pio2+0x3ba>
  4088c8:	9d03      	ldr	r5, [sp, #12]
  4088ca:	a810      	add	r0, sp, #64	; 0x40
  4088cc:	1e6b      	subs	r3, r5, #1
  4088ce:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  4088d2:	15ed      	asrs	r5, r5, #23
  4088d4:	e719      	b.n	40870a <__kernel_rem_pio2+0x1da>
  4088d6:	9903      	ldr	r1, [sp, #12]
  4088d8:	a810      	add	r0, sp, #64	; 0x40
  4088da:	1e4b      	subs	r3, r1, #1
  4088dc:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
  4088e0:	f3c2 0216 	ubfx	r2, r2, #0, #23
  4088e4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  4088e8:	e74d      	b.n	408786 <__kernel_rem_pio2+0x256>
  4088ea:	2200      	movs	r2, #0
  4088ec:	4b7e      	ldr	r3, [pc, #504]	; (408ae8 <__kernel_rem_pio2+0x5b8>)
  4088ee:	f001 f813 	bl	409918 <__aeabi_dcmpge>
  4088f2:	b920      	cbnz	r0, 4088fe <__kernel_rem_pio2+0x3ce>
  4088f4:	4605      	mov	r5, r0
  4088f6:	e749      	b.n	40878c <__kernel_rem_pio2+0x25c>
  4088f8:	2400      	movs	r4, #0
  4088fa:	2500      	movs	r5, #0
  4088fc:	e67f      	b.n	4085fe <__kernel_rem_pio2+0xce>
  4088fe:	9c03      	ldr	r4, [sp, #12]
  408900:	2502      	movs	r5, #2
  408902:	2c00      	cmp	r4, #0
  408904:	f10a 0a01 	add.w	sl, sl, #1
  408908:	f73f af07 	bgt.w	40871a <__kernel_rem_pio2+0x1ea>
  40890c:	2400      	movs	r4, #0
  40890e:	e729      	b.n	408764 <__kernel_rem_pio2+0x234>
  408910:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  408912:	4630      	mov	r0, r6
  408914:	4262      	negs	r2, r4
  408916:	4639      	mov	r1, r7
  408918:	9506      	str	r5, [sp, #24]
  40891a:	f8cd a01c 	str.w	sl, [sp, #28]
  40891e:	f000 fb33 	bl	408f88 <scalbn>
  408922:	2200      	movs	r2, #0
  408924:	4b71      	ldr	r3, [pc, #452]	; (408aec <__kernel_rem_pio2+0x5bc>)
  408926:	4604      	mov	r4, r0
  408928:	460d      	mov	r5, r1
  40892a:	f000 fff5 	bl	409918 <__aeabi_dcmpge>
  40892e:	2800      	cmp	r0, #0
  408930:	f000 81bb 	beq.w	408caa <__kernel_rem_pio2+0x77a>
  408934:	2200      	movs	r2, #0
  408936:	4b6e      	ldr	r3, [pc, #440]	; (408af0 <__kernel_rem_pio2+0x5c0>)
  408938:	4620      	mov	r0, r4
  40893a:	4629      	mov	r1, r5
  40893c:	f000 fd66 	bl	40940c <__aeabi_dmul>
  408940:	f000 fffe 	bl	409940 <__aeabi_d2iz>
  408944:	4606      	mov	r6, r0
  408946:	f000 fcfb 	bl	409340 <__aeabi_i2d>
  40894a:	2200      	movs	r2, #0
  40894c:	4b67      	ldr	r3, [pc, #412]	; (408aec <__kernel_rem_pio2+0x5bc>)
  40894e:	f000 fd5d 	bl	40940c <__aeabi_dmul>
  408952:	4602      	mov	r2, r0
  408954:	460b      	mov	r3, r1
  408956:	4620      	mov	r0, r4
  408958:	4629      	mov	r1, r5
  40895a:	f000 fba3 	bl	4090a4 <__aeabi_dsub>
  40895e:	f000 ffef 	bl	409940 <__aeabi_d2iz>
  408962:	9c03      	ldr	r4, [sp, #12]
  408964:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408966:	a910      	add	r1, sp, #64	; 0x40
  408968:	f104 0801 	add.w	r8, r4, #1
  40896c:	3518      	adds	r5, #24
  40896e:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
  408972:	950a      	str	r5, [sp, #40]	; 0x28
  408974:	f841 6028 	str.w	r6, [r1, r8, lsl #2]
  408978:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40897a:	2000      	movs	r0, #0
  40897c:	4959      	ldr	r1, [pc, #356]	; (408ae4 <__kernel_rem_pio2+0x5b4>)
  40897e:	f000 fb03 	bl	408f88 <scalbn>
  408982:	f1b8 0f00 	cmp.w	r8, #0
  408986:	4604      	mov	r4, r0
  408988:	460d      	mov	r5, r1
  40898a:	db5a      	blt.n	408a42 <__kernel_rem_pio2+0x512>
  40898c:	f108 0601 	add.w	r6, r8, #1
  408990:	a810      	add	r0, sp, #64	; 0x40
  408992:	a974      	add	r1, sp, #464	; 0x1d0
  408994:	9603      	str	r6, [sp, #12]
  408996:	eb00 0786 	add.w	r7, r0, r6, lsl #2
  40899a:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
  40899e:	f857 0d04 	ldr.w	r0, [r7, #-4]!
  4089a2:	f000 fccd 	bl	409340 <__aeabi_i2d>
  4089a6:	4622      	mov	r2, r4
  4089a8:	462b      	mov	r3, r5
  4089aa:	f000 fd2f 	bl	40940c <__aeabi_dmul>
  4089ae:	2200      	movs	r2, #0
  4089b0:	e966 0102 	strd	r0, r1, [r6, #-8]!
  4089b4:	4b4e      	ldr	r3, [pc, #312]	; (408af0 <__kernel_rem_pio2+0x5c0>)
  4089b6:	4620      	mov	r0, r4
  4089b8:	4629      	mov	r1, r5
  4089ba:	f000 fd27 	bl	40940c <__aeabi_dmul>
  4089be:	9a02      	ldr	r2, [sp, #8]
  4089c0:	4604      	mov	r4, r0
  4089c2:	4297      	cmp	r7, r2
  4089c4:	460d      	mov	r5, r1
  4089c6:	d1ea      	bne.n	40899e <__kernel_rem_pio2+0x46e>
  4089c8:	f108 5b00 	add.w	fp, r8, #536870912	; 0x20000000
  4089cc:	f10b 3bff 	add.w	fp, fp, #4294967295
  4089d0:	ab74      	add	r3, sp, #464	; 0x1d0
  4089d2:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  4089d6:	f8cd 8020 	str.w	r8, [sp, #32]
  4089da:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  4089de:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
  4089e2:	f04f 0900 	mov.w	r9, #0
  4089e6:	f8cd a010 	str.w	sl, [sp, #16]
  4089ea:	f1b8 0f00 	cmp.w	r8, #0
  4089ee:	f2c0 8128 	blt.w	408c42 <__kernel_rem_pio2+0x712>
  4089f2:	f8df a100 	ldr.w	sl, [pc, #256]	; 408af4 <__kernel_rem_pio2+0x5c4>
  4089f6:	465f      	mov	r7, fp
  4089f8:	2400      	movs	r4, #0
  4089fa:	2500      	movs	r5, #0
  4089fc:	2600      	movs	r6, #0
  4089fe:	e001      	b.n	408a04 <__kernel_rem_pio2+0x4d4>
  408a00:	454e      	cmp	r6, r9
  408a02:	dc10      	bgt.n	408a26 <__kernel_rem_pio2+0x4f6>
  408a04:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
  408a08:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
  408a0c:	f000 fcfe 	bl	40940c <__aeabi_dmul>
  408a10:	4602      	mov	r2, r0
  408a12:	460b      	mov	r3, r1
  408a14:	4620      	mov	r0, r4
  408a16:	4629      	mov	r1, r5
  408a18:	f000 fb46 	bl	4090a8 <__adddf3>
  408a1c:	3601      	adds	r6, #1
  408a1e:	45b0      	cmp	r8, r6
  408a20:	4604      	mov	r4, r0
  408a22:	460d      	mov	r5, r1
  408a24:	daec      	bge.n	408a00 <__kernel_rem_pio2+0x4d0>
  408a26:	9e04      	ldr	r6, [sp, #16]
  408a28:	f1ab 0b08 	sub.w	fp, fp, #8
  408a2c:	eb06 03c9 	add.w	r3, r6, r9, lsl #3
  408a30:	e9c3 4500 	strd	r4, r5, [r3]
  408a34:	9c03      	ldr	r4, [sp, #12]
  408a36:	f109 0901 	add.w	r9, r9, #1
  408a3a:	45a1      	cmp	r9, r4
  408a3c:	d1d5      	bne.n	4089ea <__kernel_rem_pio2+0x4ba>
  408a3e:	f8dd 8020 	ldr.w	r8, [sp, #32]
  408a42:	9da6      	ldr	r5, [sp, #664]	; 0x298
  408a44:	2d03      	cmp	r5, #3
  408a46:	f200 8097 	bhi.w	408b78 <__kernel_rem_pio2+0x648>
  408a4a:	e8df f015 	tbh	[pc, r5, lsl #1]
  408a4e:	00da      	.short	0x00da
  408a50:	009c009c 	.word	0x009c009c
  408a54:	0004      	.short	0x0004
  408a56:	f1b8 0f00 	cmp.w	r8, #0
  408a5a:	f340 8112 	ble.w	408c82 <__kernel_rem_pio2+0x752>
  408a5e:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  408a62:	f108 0301 	add.w	r3, r8, #1
  408a66:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
  408a6a:	ea4f 0bc8 	mov.w	fp, r8, lsl #3
  408a6e:	9303      	str	r3, [sp, #12]
  408a70:	4699      	mov	r9, r3
  408a72:	eb0a 030b 	add.w	r3, sl, fp
  408a76:	f50d 7c9c 	add.w	ip, sp, #312	; 0x138
  408a7a:	e9d3 6700 	ldrd	r6, r7, [r3]
  408a7e:	e001      	b.n	408a84 <__kernel_rem_pio2+0x554>
  408a80:	4626      	mov	r6, r4
  408a82:	462f      	mov	r7, r5
  408a84:	e959 4504 	ldrd	r4, r5, [r9, #-16]
  408a88:	4632      	mov	r2, r6
  408a8a:	463b      	mov	r3, r7
  408a8c:	4620      	mov	r0, r4
  408a8e:	4629      	mov	r1, r5
  408a90:	f8cd c004 	str.w	ip, [sp, #4]
  408a94:	e9cd 4504 	strd	r4, r5, [sp, #16]
  408a98:	f000 fb06 	bl	4090a8 <__adddf3>
  408a9c:	4604      	mov	r4, r0
  408a9e:	460d      	mov	r5, r1
  408aa0:	4622      	mov	r2, r4
  408aa2:	462b      	mov	r3, r5
  408aa4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  408aa8:	f000 fafc 	bl	4090a4 <__aeabi_dsub>
  408aac:	4632      	mov	r2, r6
  408aae:	463b      	mov	r3, r7
  408ab0:	f000 fafa 	bl	4090a8 <__adddf3>
  408ab4:	e969 0102 	strd	r0, r1, [r9, #-8]!
  408ab8:	f8dd c004 	ldr.w	ip, [sp, #4]
  408abc:	e949 4502 	strd	r4, r5, [r9, #-8]
  408ac0:	45e1      	cmp	r9, ip
  408ac2:	d1dd      	bne.n	408a80 <__kernel_rem_pio2+0x550>
  408ac4:	f1b8 0f01 	cmp.w	r8, #1
  408ac8:	f340 810d 	ble.w	408ce6 <__kernel_rem_pio2+0x7b6>
  408acc:	f8dd c00c 	ldr.w	ip, [sp, #12]
  408ad0:	eb0a 030b 	add.w	r3, sl, fp
  408ad4:	f8cd a010 	str.w	sl, [sp, #16]
  408ad8:	f10a 0b10 	add.w	fp, sl, #16
  408adc:	e9d3 4500 	ldrd	r4, r5, [r3]
  408ae0:	46e2      	mov	sl, ip
  408ae2:	e00b      	b.n	408afc <__kernel_rem_pio2+0x5cc>
  408ae4:	3ff00000 	.word	0x3ff00000
  408ae8:	3fe00000 	.word	0x3fe00000
  408aec:	41700000 	.word	0x41700000
  408af0:	3e700000 	.word	0x3e700000
  408af4:	00410560 	.word	0x00410560
  408af8:	4634      	mov	r4, r6
  408afa:	463d      	mov	r5, r7
  408afc:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
  408b00:	4622      	mov	r2, r4
  408b02:	462b      	mov	r3, r5
  408b04:	4640      	mov	r0, r8
  408b06:	4649      	mov	r1, r9
  408b08:	f000 face 	bl	4090a8 <__adddf3>
  408b0c:	4606      	mov	r6, r0
  408b0e:	460f      	mov	r7, r1
  408b10:	4632      	mov	r2, r6
  408b12:	463b      	mov	r3, r7
  408b14:	4640      	mov	r0, r8
  408b16:	4649      	mov	r1, r9
  408b18:	f000 fac4 	bl	4090a4 <__aeabi_dsub>
  408b1c:	4622      	mov	r2, r4
  408b1e:	462b      	mov	r3, r5
  408b20:	f000 fac2 	bl	4090a8 <__adddf3>
  408b24:	e96a 0102 	strd	r0, r1, [sl, #-8]!
  408b28:	45da      	cmp	sl, fp
  408b2a:	e94a 6702 	strd	r6, r7, [sl, #-8]
  408b2e:	d1e3      	bne.n	408af8 <__kernel_rem_pio2+0x5c8>
  408b30:	f8dd a010 	ldr.w	sl, [sp, #16]
  408b34:	9c03      	ldr	r4, [sp, #12]
  408b36:	2000      	movs	r0, #0
  408b38:	2100      	movs	r1, #0
  408b3a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  408b3e:	f000 fab3 	bl	4090a8 <__adddf3>
  408b42:	45a3      	cmp	fp, r4
  408b44:	d1f9      	bne.n	408b3a <__kernel_rem_pio2+0x60a>
  408b46:	9d06      	ldr	r5, [sp, #24]
  408b48:	2d00      	cmp	r5, #0
  408b4a:	f000 80a2 	beq.w	408c92 <__kernel_rem_pio2+0x762>
  408b4e:	f8da 5004 	ldr.w	r5, [sl, #4]
  408b52:	f8da 400c 	ldr.w	r4, [sl, #12]
  408b56:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  408b58:	f8da 2000 	ldr.w	r2, [sl]
  408b5c:	f8da 3008 	ldr.w	r3, [sl, #8]
  408b60:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  408b64:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
  408b68:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  408b6c:	6075      	str	r5, [r6, #4]
  408b6e:	60f4      	str	r4, [r6, #12]
  408b70:	6032      	str	r2, [r6, #0]
  408b72:	60b3      	str	r3, [r6, #8]
  408b74:	6130      	str	r0, [r6, #16]
  408b76:	6171      	str	r1, [r6, #20]
  408b78:	9c07      	ldr	r4, [sp, #28]
  408b7a:	f004 0007 	and.w	r0, r4, #7
  408b7e:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  408b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408b86:	f1b8 0f00 	cmp.w	r8, #0
  408b8a:	f2c0 80a7 	blt.w	408cdc <__kernel_rem_pio2+0x7ac>
  408b8e:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  408b92:	f108 0401 	add.w	r4, r8, #1
  408b96:	2200      	movs	r2, #0
  408b98:	2300      	movs	r3, #0
  408b9a:	eb0a 04c4 	add.w	r4, sl, r4, lsl #3
  408b9e:	4610      	mov	r0, r2
  408ba0:	4619      	mov	r1, r3
  408ba2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  408ba6:	f000 fa7f 	bl	4090a8 <__adddf3>
  408baa:	4554      	cmp	r4, sl
  408bac:	d1f9      	bne.n	408ba2 <__kernel_rem_pio2+0x672>
  408bae:	4602      	mov	r2, r0
  408bb0:	460b      	mov	r3, r1
  408bb2:	9e06      	ldr	r6, [sp, #24]
  408bb4:	2e00      	cmp	r6, #0
  408bb6:	d047      	beq.n	408c48 <__kernel_rem_pio2+0x718>
  408bb8:	4610      	mov	r0, r2
  408bba:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
  408bbe:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  408bc0:	e9c4 0100 	strd	r0, r1, [r4]
  408bc4:	e9da 0100 	ldrd	r0, r1, [sl]
  408bc8:	f000 fa6c 	bl	4090a4 <__aeabi_dsub>
  408bcc:	f1b8 0f00 	cmp.w	r8, #0
  408bd0:	dd07      	ble.n	408be2 <__kernel_rem_pio2+0x6b2>
  408bd2:	eb0a 08c8 	add.w	r8, sl, r8, lsl #3
  408bd6:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  408bda:	f000 fa65 	bl	4090a8 <__adddf3>
  408bde:	45c2      	cmp	sl, r8
  408be0:	d1f9      	bne.n	408bd6 <__kernel_rem_pio2+0x6a6>
  408be2:	9d06      	ldr	r5, [sp, #24]
  408be4:	2d00      	cmp	r5, #0
  408be6:	d06a      	beq.n	408cbe <__kernel_rem_pio2+0x78e>
  408be8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  408bea:	4602      	mov	r2, r0
  408bec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  408bf0:	e9c6 2302 	strd	r2, r3, [r6, #8]
  408bf4:	9c07      	ldr	r4, [sp, #28]
  408bf6:	f004 0007 	and.w	r0, r4, #7
  408bfa:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  408bfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408c02:	f1b8 0f00 	cmp.w	r8, #0
  408c06:	db66      	blt.n	408cd6 <__kernel_rem_pio2+0x7a6>
  408c08:	f108 0401 	add.w	r4, r8, #1
  408c0c:	ad4c      	add	r5, sp, #304	; 0x130
  408c0e:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
  408c12:	2000      	movs	r0, #0
  408c14:	2100      	movs	r1, #0
  408c16:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  408c1a:	f000 fa45 	bl	4090a8 <__adddf3>
  408c1e:	42ac      	cmp	r4, r5
  408c20:	d1f9      	bne.n	408c16 <__kernel_rem_pio2+0x6e6>
  408c22:	9c06      	ldr	r4, [sp, #24]
  408c24:	2c00      	cmp	r4, #0
  408c26:	d050      	beq.n	408cca <__kernel_rem_pio2+0x79a>
  408c28:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  408c2a:	4602      	mov	r2, r0
  408c2c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  408c30:	e9c5 2300 	strd	r2, r3, [r5]
  408c34:	9c07      	ldr	r4, [sp, #28]
  408c36:	f004 0007 	and.w	r0, r4, #7
  408c3a:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  408c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408c42:	2400      	movs	r4, #0
  408c44:	2500      	movs	r5, #0
  408c46:	e6ee      	b.n	408a26 <__kernel_rem_pio2+0x4f6>
  408c48:	4610      	mov	r0, r2
  408c4a:	4619      	mov	r1, r3
  408c4c:	e7b7      	b.n	408bbe <__kernel_rem_pio2+0x68e>
  408c4e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  408c50:	9506      	str	r5, [sp, #24]
  408c52:	ad10      	add	r5, sp, #64	; 0x40
  408c54:	f855 3028 	ldr.w	r3, [r5, r8, lsl #2]
  408c58:	3e18      	subs	r6, #24
  408c5a:	f8cd a01c 	str.w	sl, [sp, #28]
  408c5e:	960a      	str	r6, [sp, #40]	; 0x28
  408c60:	2b00      	cmp	r3, #0
  408c62:	f47f ae89 	bne.w	408978 <__kernel_rem_pio2+0x448>
  408c66:	eb05 0388 	add.w	r3, r5, r8, lsl #2
  408c6a:	4632      	mov	r2, r6
  408c6c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  408c70:	f108 38ff 	add.w	r8, r8, #4294967295
  408c74:	3a18      	subs	r2, #24
  408c76:	2900      	cmp	r1, #0
  408c78:	d0f8      	beq.n	408c6c <__kernel_rem_pio2+0x73c>
  408c7a:	920a      	str	r2, [sp, #40]	; 0x28
  408c7c:	e67c      	b.n	408978 <__kernel_rem_pio2+0x448>
  408c7e:	2301      	movs	r3, #1
  408c80:	e5b1      	b.n	4087e6 <__kernel_rem_pio2+0x2b6>
  408c82:	9d06      	ldr	r5, [sp, #24]
  408c84:	2000      	movs	r0, #0
  408c86:	2100      	movs	r1, #0
  408c88:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  408c8c:	2d00      	cmp	r5, #0
  408c8e:	f47f af5e 	bne.w	408b4e <__kernel_rem_pio2+0x61e>
  408c92:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  408c94:	e9da 2300 	ldrd	r2, r3, [sl]
  408c98:	e9c6 0104 	strd	r0, r1, [r6, #16]
  408c9c:	e9da 0102 	ldrd	r0, r1, [sl, #8]
  408ca0:	e9c6 2300 	strd	r2, r3, [r6]
  408ca4:	e9c6 0102 	strd	r0, r1, [r6, #8]
  408ca8:	e766      	b.n	408b78 <__kernel_rem_pio2+0x648>
  408caa:	4620      	mov	r0, r4
  408cac:	4629      	mov	r1, r5
  408cae:	f000 fe47 	bl	409940 <__aeabi_d2iz>
  408cb2:	f8dd 800c 	ldr.w	r8, [sp, #12]
  408cb6:	aa10      	add	r2, sp, #64	; 0x40
  408cb8:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
  408cbc:	e65c      	b.n	408978 <__kernel_rem_pio2+0x448>
  408cbe:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  408cc0:	4602      	mov	r2, r0
  408cc2:	460b      	mov	r3, r1
  408cc4:	e9c6 2302 	strd	r2, r3, [r6, #8]
  408cc8:	e794      	b.n	408bf4 <__kernel_rem_pio2+0x6c4>
  408cca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  408ccc:	4602      	mov	r2, r0
  408cce:	460b      	mov	r3, r1
  408cd0:	e9c5 2300 	strd	r2, r3, [r5]
  408cd4:	e7ae      	b.n	408c34 <__kernel_rem_pio2+0x704>
  408cd6:	2000      	movs	r0, #0
  408cd8:	2100      	movs	r1, #0
  408cda:	e7a2      	b.n	408c22 <__kernel_rem_pio2+0x6f2>
  408cdc:	2200      	movs	r2, #0
  408cde:	2300      	movs	r3, #0
  408ce0:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  408ce4:	e765      	b.n	408bb2 <__kernel_rem_pio2+0x682>
  408ce6:	2000      	movs	r0, #0
  408ce8:	2100      	movs	r1, #0
  408cea:	e72c      	b.n	408b46 <__kernel_rem_pio2+0x616>
  408cec:	0000      	movs	r0, r0
	...

00408cf0 <__kernel_sin>:
  408cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408cf4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  408cf8:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  408cfc:	b085      	sub	sp, #20
  408cfe:	4604      	mov	r4, r0
  408d00:	460d      	mov	r5, r1
  408d02:	4690      	mov	r8, r2
  408d04:	4699      	mov	r9, r3
  408d06:	da04      	bge.n	408d12 <__kernel_sin+0x22>
  408d08:	f000 fe1a 	bl	409940 <__aeabi_d2iz>
  408d0c:	2800      	cmp	r0, #0
  408d0e:	f000 8084 	beq.w	408e1a <__kernel_sin+0x12a>
  408d12:	4622      	mov	r2, r4
  408d14:	462b      	mov	r3, r5
  408d16:	4620      	mov	r0, r4
  408d18:	4629      	mov	r1, r5
  408d1a:	f000 fb77 	bl	40940c <__aeabi_dmul>
  408d1e:	4622      	mov	r2, r4
  408d20:	462b      	mov	r3, r5
  408d22:	4606      	mov	r6, r0
  408d24:	460f      	mov	r7, r1
  408d26:	f000 fb71 	bl	40940c <__aeabi_dmul>
  408d2a:	a33f      	add	r3, pc, #252	; (adr r3, 408e28 <__kernel_sin+0x138>)
  408d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
  408d30:	4682      	mov	sl, r0
  408d32:	468b      	mov	fp, r1
  408d34:	4630      	mov	r0, r6
  408d36:	4639      	mov	r1, r7
  408d38:	f000 fb68 	bl	40940c <__aeabi_dmul>
  408d3c:	a33c      	add	r3, pc, #240	; (adr r3, 408e30 <__kernel_sin+0x140>)
  408d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408d42:	f000 f9af 	bl	4090a4 <__aeabi_dsub>
  408d46:	4632      	mov	r2, r6
  408d48:	463b      	mov	r3, r7
  408d4a:	f000 fb5f 	bl	40940c <__aeabi_dmul>
  408d4e:	a33a      	add	r3, pc, #232	; (adr r3, 408e38 <__kernel_sin+0x148>)
  408d50:	e9d3 2300 	ldrd	r2, r3, [r3]
  408d54:	f000 f9a8 	bl	4090a8 <__adddf3>
  408d58:	4632      	mov	r2, r6
  408d5a:	463b      	mov	r3, r7
  408d5c:	f000 fb56 	bl	40940c <__aeabi_dmul>
  408d60:	a337      	add	r3, pc, #220	; (adr r3, 408e40 <__kernel_sin+0x150>)
  408d62:	e9d3 2300 	ldrd	r2, r3, [r3]
  408d66:	f000 f99d 	bl	4090a4 <__aeabi_dsub>
  408d6a:	4632      	mov	r2, r6
  408d6c:	463b      	mov	r3, r7
  408d6e:	f000 fb4d 	bl	40940c <__aeabi_dmul>
  408d72:	a335      	add	r3, pc, #212	; (adr r3, 408e48 <__kernel_sin+0x158>)
  408d74:	e9d3 2300 	ldrd	r2, r3, [r3]
  408d78:	f000 f996 	bl	4090a8 <__adddf3>
  408d7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  408d7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  408d82:	2b00      	cmp	r3, #0
  408d84:	d033      	beq.n	408dee <__kernel_sin+0xfe>
  408d86:	4640      	mov	r0, r8
  408d88:	4649      	mov	r1, r9
  408d8a:	2200      	movs	r2, #0
  408d8c:	4b32      	ldr	r3, [pc, #200]	; (408e58 <__kernel_sin+0x168>)
  408d8e:	f000 fb3d 	bl	40940c <__aeabi_dmul>
  408d92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408d96:	e9cd 0100 	strd	r0, r1, [sp]
  408d9a:	4650      	mov	r0, sl
  408d9c:	4659      	mov	r1, fp
  408d9e:	f000 fb35 	bl	40940c <__aeabi_dmul>
  408da2:	4602      	mov	r2, r0
  408da4:	460b      	mov	r3, r1
  408da6:	e9dd 0100 	ldrd	r0, r1, [sp]
  408daa:	f000 f97b 	bl	4090a4 <__aeabi_dsub>
  408dae:	4632      	mov	r2, r6
  408db0:	463b      	mov	r3, r7
  408db2:	f000 fb2b 	bl	40940c <__aeabi_dmul>
  408db6:	4642      	mov	r2, r8
  408db8:	464b      	mov	r3, r9
  408dba:	f000 f973 	bl	4090a4 <__aeabi_dsub>
  408dbe:	a324      	add	r3, pc, #144	; (adr r3, 408e50 <__kernel_sin+0x160>)
  408dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
  408dc4:	4606      	mov	r6, r0
  408dc6:	460f      	mov	r7, r1
  408dc8:	4650      	mov	r0, sl
  408dca:	4659      	mov	r1, fp
  408dcc:	f000 fb1e 	bl	40940c <__aeabi_dmul>
  408dd0:	4602      	mov	r2, r0
  408dd2:	460b      	mov	r3, r1
  408dd4:	4630      	mov	r0, r6
  408dd6:	4639      	mov	r1, r7
  408dd8:	f000 f966 	bl	4090a8 <__adddf3>
  408ddc:	4602      	mov	r2, r0
  408dde:	460b      	mov	r3, r1
  408de0:	4620      	mov	r0, r4
  408de2:	4629      	mov	r1, r5
  408de4:	f000 f95e 	bl	4090a4 <__aeabi_dsub>
  408de8:	b005      	add	sp, #20
  408dea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408dee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408df2:	4630      	mov	r0, r6
  408df4:	4639      	mov	r1, r7
  408df6:	f000 fb09 	bl	40940c <__aeabi_dmul>
  408dfa:	a315      	add	r3, pc, #84	; (adr r3, 408e50 <__kernel_sin+0x160>)
  408dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
  408e00:	f000 f950 	bl	4090a4 <__aeabi_dsub>
  408e04:	4652      	mov	r2, sl
  408e06:	465b      	mov	r3, fp
  408e08:	f000 fb00 	bl	40940c <__aeabi_dmul>
  408e0c:	4622      	mov	r2, r4
  408e0e:	462b      	mov	r3, r5
  408e10:	f000 f94a 	bl	4090a8 <__adddf3>
  408e14:	b005      	add	sp, #20
  408e16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408e1a:	4620      	mov	r0, r4
  408e1c:	4629      	mov	r1, r5
  408e1e:	b005      	add	sp, #20
  408e20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408e24:	f3af 8000 	nop.w
  408e28:	5acfd57c 	.word	0x5acfd57c
  408e2c:	3de5d93a 	.word	0x3de5d93a
  408e30:	8a2b9ceb 	.word	0x8a2b9ceb
  408e34:	3e5ae5e6 	.word	0x3e5ae5e6
  408e38:	57b1fe7d 	.word	0x57b1fe7d
  408e3c:	3ec71de3 	.word	0x3ec71de3
  408e40:	19c161d5 	.word	0x19c161d5
  408e44:	3f2a01a0 	.word	0x3f2a01a0
  408e48:	1110f8a6 	.word	0x1110f8a6
  408e4c:	3f811111 	.word	0x3f811111
  408e50:	55555549 	.word	0x55555549
  408e54:	3fc55555 	.word	0x3fc55555
  408e58:	3fe00000 	.word	0x3fe00000
  408e5c:	f3af 8000 	nop.w

00408e60 <fabs>:
  408e60:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408e64:	4770      	bx	lr
  408e66:	bf00      	nop

00408e68 <floor>:
  408e68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408e6c:	f3c1 570a 	ubfx	r7, r1, #20, #11
  408e70:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
  408e74:	2e13      	cmp	r6, #19
  408e76:	4602      	mov	r2, r0
  408e78:	460b      	mov	r3, r1
  408e7a:	4604      	mov	r4, r0
  408e7c:	460d      	mov	r5, r1
  408e7e:	4689      	mov	r9, r1
  408e80:	468a      	mov	sl, r1
  408e82:	4680      	mov	r8, r0
  408e84:	dc1c      	bgt.n	408ec0 <floor+0x58>
  408e86:	2e00      	cmp	r6, #0
  408e88:	db40      	blt.n	408f0c <floor+0xa4>
  408e8a:	4f3d      	ldr	r7, [pc, #244]	; (408f80 <floor+0x118>)
  408e8c:	4137      	asrs	r7, r6
  408e8e:	ea07 0c01 	and.w	ip, r7, r1
  408e92:	ea5c 0c00 	orrs.w	ip, ip, r0
  408e96:	d018      	beq.n	408eca <floor+0x62>
  408e98:	a337      	add	r3, pc, #220	; (adr r3, 408f78 <floor+0x110>)
  408e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
  408e9e:	f000 f903 	bl	4090a8 <__adddf3>
  408ea2:	2200      	movs	r2, #0
  408ea4:	2300      	movs	r3, #0
  408ea6:	f000 fd41 	bl	40992c <__aeabi_dcmpgt>
  408eaa:	b128      	cbz	r0, 408eb8 <floor+0x50>
  408eac:	2d00      	cmp	r5, #0
  408eae:	db42      	blt.n	408f36 <floor+0xce>
  408eb0:	ea2a 0907 	bic.w	r9, sl, r7
  408eb4:	f04f 0800 	mov.w	r8, #0
  408eb8:	4640      	mov	r0, r8
  408eba:	4649      	mov	r1, r9
  408ebc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408ec0:	2e33      	cmp	r6, #51	; 0x33
  408ec2:	dd06      	ble.n	408ed2 <floor+0x6a>
  408ec4:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  408ec8:	d031      	beq.n	408f2e <floor+0xc6>
  408eca:	4610      	mov	r0, r2
  408ecc:	4619      	mov	r1, r3
  408ece:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408ed2:	f2a7 4c13 	subw	ip, r7, #1043	; 0x413
  408ed6:	f04f 3bff 	mov.w	fp, #4294967295
  408eda:	fa2b fb0c 	lsr.w	fp, fp, ip
  408ede:	ea1b 0f00 	tst.w	fp, r0
  408ee2:	d0f2      	beq.n	408eca <floor+0x62>
  408ee4:	a324      	add	r3, pc, #144	; (adr r3, 408f78 <floor+0x110>)
  408ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
  408eea:	f000 f8dd 	bl	4090a8 <__adddf3>
  408eee:	2200      	movs	r2, #0
  408ef0:	2300      	movs	r3, #0
  408ef2:	f000 fd1b 	bl	40992c <__aeabi_dcmpgt>
  408ef6:	2800      	cmp	r0, #0
  408ef8:	d0de      	beq.n	408eb8 <floor+0x50>
  408efa:	2d00      	cmp	r5, #0
  408efc:	db22      	blt.n	408f44 <floor+0xdc>
  408efe:	ea28 080b 	bic.w	r8, r8, fp
  408f02:	46d1      	mov	r9, sl
  408f04:	4640      	mov	r0, r8
  408f06:	4649      	mov	r1, r9
  408f08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408f0c:	a31a      	add	r3, pc, #104	; (adr r3, 408f78 <floor+0x110>)
  408f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408f12:	f000 f8c9 	bl	4090a8 <__adddf3>
  408f16:	2200      	movs	r2, #0
  408f18:	2300      	movs	r3, #0
  408f1a:	f000 fd07 	bl	40992c <__aeabi_dcmpgt>
  408f1e:	2800      	cmp	r0, #0
  408f20:	d0ca      	beq.n	408eb8 <floor+0x50>
  408f22:	2d00      	cmp	r5, #0
  408f24:	db1c      	blt.n	408f60 <floor+0xf8>
  408f26:	f04f 0800 	mov.w	r8, #0
  408f2a:	46c1      	mov	r9, r8
  408f2c:	e7c4      	b.n	408eb8 <floor+0x50>
  408f2e:	f000 f8bb 	bl	4090a8 <__adddf3>
  408f32:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408f36:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
  408f3a:	fa4a f606 	asr.w	r6, sl, r6
  408f3e:	eb06 0a05 	add.w	sl, r6, r5
  408f42:	e7b5      	b.n	408eb0 <floor+0x48>
  408f44:	2e14      	cmp	r6, #20
  408f46:	d014      	beq.n	408f72 <floor+0x10a>
  408f48:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
  408f4c:	2301      	movs	r3, #1
  408f4e:	3703      	adds	r7, #3
  408f50:	fa03 f707 	lsl.w	r7, r3, r7
  408f54:	eb17 0804 	adds.w	r8, r7, r4
  408f58:	bf28      	it	cs
  408f5a:	eb05 0a03 	addcs.w	sl, r5, r3
  408f5e:	e7ce      	b.n	408efe <floor+0x96>
  408f60:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  408f64:	4b07      	ldr	r3, [pc, #28]	; (408f84 <floor+0x11c>)
  408f66:	4322      	orrs	r2, r4
  408f68:	bf18      	it	ne
  408f6a:	4699      	movne	r9, r3
  408f6c:	f04f 0800 	mov.w	r8, #0
  408f70:	e7a2      	b.n	408eb8 <floor+0x50>
  408f72:	f105 0a01 	add.w	sl, r5, #1
  408f76:	e7c2      	b.n	408efe <floor+0x96>
  408f78:	8800759c 	.word	0x8800759c
  408f7c:	7e37e43c 	.word	0x7e37e43c
  408f80:	000fffff 	.word	0x000fffff
  408f84:	bff00000 	.word	0xbff00000

00408f88 <scalbn>:
  408f88:	f3c1 530a 	ubfx	r3, r1, #20, #11
  408f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408f90:	4690      	mov	r8, r2
  408f92:	4606      	mov	r6, r0
  408f94:	460f      	mov	r7, r1
  408f96:	460a      	mov	r2, r1
  408f98:	bb1b      	cbnz	r3, 408fe2 <scalbn+0x5a>
  408f9a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  408f9e:	4303      	orrs	r3, r0
  408fa0:	d034      	beq.n	40900c <scalbn+0x84>
  408fa2:	4b35      	ldr	r3, [pc, #212]	; (409078 <scalbn+0xf0>)
  408fa4:	2200      	movs	r2, #0
  408fa6:	f000 fa31 	bl	40940c <__aeabi_dmul>
  408faa:	4b34      	ldr	r3, [pc, #208]	; (40907c <scalbn+0xf4>)
  408fac:	4606      	mov	r6, r0
  408fae:	4598      	cmp	r8, r3
  408fb0:	460f      	mov	r7, r1
  408fb2:	db3b      	blt.n	40902c <scalbn+0xa4>
  408fb4:	f3c1 530a 	ubfx	r3, r1, #20, #11
  408fb8:	3b36      	subs	r3, #54	; 0x36
  408fba:	460a      	mov	r2, r1
  408fbc:	4443      	add	r3, r8
  408fbe:	f240 71fe 	movw	r1, #2046	; 0x7fe
  408fc2:	428b      	cmp	r3, r1
  408fc4:	dd16      	ble.n	408ff4 <scalbn+0x6c>
  408fc6:	a128      	add	r1, pc, #160	; (adr r1, 409068 <scalbn+0xe0>)
  408fc8:	e9d1 0100 	ldrd	r0, r1, [r1]
  408fcc:	4632      	mov	r2, r6
  408fce:	463b      	mov	r3, r7
  408fd0:	f000 f85a 	bl	409088 <copysign>
  408fd4:	a324      	add	r3, pc, #144	; (adr r3, 409068 <scalbn+0xe0>)
  408fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
  408fda:	f000 fa17 	bl	40940c <__aeabi_dmul>
  408fde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408fe2:	f240 74ff 	movw	r4, #2047	; 0x7ff
  408fe6:	42a3      	cmp	r3, r4
  408fe8:	d027      	beq.n	40903a <scalbn+0xb2>
  408fea:	4443      	add	r3, r8
  408fec:	f240 71fe 	movw	r1, #2046	; 0x7fe
  408ff0:	428b      	cmp	r3, r1
  408ff2:	dce8      	bgt.n	408fc6 <scalbn+0x3e>
  408ff4:	2b00      	cmp	r3, #0
  408ff6:	dd0b      	ble.n	409010 <scalbn+0x88>
  408ff8:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
  408ffc:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
  409000:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
  409004:	4630      	mov	r0, r6
  409006:	4639      	mov	r1, r7
  409008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40900c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409010:	f113 0f35 	cmn.w	r3, #53	; 0x35
  409014:	da17      	bge.n	409046 <scalbn+0xbe>
  409016:	f24c 3350 	movw	r3, #50000	; 0xc350
  40901a:	4598      	cmp	r8, r3
  40901c:	dcd3      	bgt.n	408fc6 <scalbn+0x3e>
  40901e:	a114      	add	r1, pc, #80	; (adr r1, 409070 <scalbn+0xe8>)
  409020:	e9d1 0100 	ldrd	r0, r1, [r1]
  409024:	4632      	mov	r2, r6
  409026:	463b      	mov	r3, r7
  409028:	f000 f82e 	bl	409088 <copysign>
  40902c:	a310      	add	r3, pc, #64	; (adr r3, 409070 <scalbn+0xe8>)
  40902e:	e9d3 2300 	ldrd	r2, r3, [r3]
  409032:	f000 f9eb 	bl	40940c <__aeabi_dmul>
  409036:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40903a:	4602      	mov	r2, r0
  40903c:	460b      	mov	r3, r1
  40903e:	f000 f833 	bl	4090a8 <__adddf3>
  409042:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409046:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
  40904a:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
  40904e:	3336      	adds	r3, #54	; 0x36
  409050:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
  409054:	4630      	mov	r0, r6
  409056:	4639      	mov	r1, r7
  409058:	2200      	movs	r2, #0
  40905a:	4b09      	ldr	r3, [pc, #36]	; (409080 <scalbn+0xf8>)
  40905c:	f000 f9d6 	bl	40940c <__aeabi_dmul>
  409060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409064:	f3af 8000 	nop.w
  409068:	8800759c 	.word	0x8800759c
  40906c:	7e37e43c 	.word	0x7e37e43c
  409070:	c2f8f359 	.word	0xc2f8f359
  409074:	01a56e1f 	.word	0x01a56e1f
  409078:	43500000 	.word	0x43500000
  40907c:	ffff3cb0 	.word	0xffff3cb0
  409080:	3c900000 	.word	0x3c900000
  409084:	f3af 8000 	nop.w

00409088 <copysign>:
  409088:	b430      	push	{r4, r5}
  40908a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  40908e:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  409092:	ea43 0102 	orr.w	r1, r3, r2
  409096:	bc30      	pop	{r4, r5}
  409098:	4770      	bx	lr
  40909a:	bf00      	nop

0040909c <__aeabi_drsub>:
  40909c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4090a0:	e002      	b.n	4090a8 <__adddf3>
  4090a2:	bf00      	nop

004090a4 <__aeabi_dsub>:
  4090a4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004090a8 <__adddf3>:
  4090a8:	b530      	push	{r4, r5, lr}
  4090aa:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4090ae:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4090b2:	ea94 0f05 	teq	r4, r5
  4090b6:	bf08      	it	eq
  4090b8:	ea90 0f02 	teqeq	r0, r2
  4090bc:	bf1f      	itttt	ne
  4090be:	ea54 0c00 	orrsne.w	ip, r4, r0
  4090c2:	ea55 0c02 	orrsne.w	ip, r5, r2
  4090c6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4090ca:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4090ce:	f000 80e2 	beq.w	409296 <__adddf3+0x1ee>
  4090d2:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4090d6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4090da:	bfb8      	it	lt
  4090dc:	426d      	neglt	r5, r5
  4090de:	dd0c      	ble.n	4090fa <__adddf3+0x52>
  4090e0:	442c      	add	r4, r5
  4090e2:	ea80 0202 	eor.w	r2, r0, r2
  4090e6:	ea81 0303 	eor.w	r3, r1, r3
  4090ea:	ea82 0000 	eor.w	r0, r2, r0
  4090ee:	ea83 0101 	eor.w	r1, r3, r1
  4090f2:	ea80 0202 	eor.w	r2, r0, r2
  4090f6:	ea81 0303 	eor.w	r3, r1, r3
  4090fa:	2d36      	cmp	r5, #54	; 0x36
  4090fc:	bf88      	it	hi
  4090fe:	bd30      	pophi	{r4, r5, pc}
  409100:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  409104:	ea4f 3101 	mov.w	r1, r1, lsl #12
  409108:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40910c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  409110:	d002      	beq.n	409118 <__adddf3+0x70>
  409112:	4240      	negs	r0, r0
  409114:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  409118:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40911c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  409120:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  409124:	d002      	beq.n	40912c <__adddf3+0x84>
  409126:	4252      	negs	r2, r2
  409128:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40912c:	ea94 0f05 	teq	r4, r5
  409130:	f000 80a7 	beq.w	409282 <__adddf3+0x1da>
  409134:	f1a4 0401 	sub.w	r4, r4, #1
  409138:	f1d5 0e20 	rsbs	lr, r5, #32
  40913c:	db0d      	blt.n	40915a <__adddf3+0xb2>
  40913e:	fa02 fc0e 	lsl.w	ip, r2, lr
  409142:	fa22 f205 	lsr.w	r2, r2, r5
  409146:	1880      	adds	r0, r0, r2
  409148:	f141 0100 	adc.w	r1, r1, #0
  40914c:	fa03 f20e 	lsl.w	r2, r3, lr
  409150:	1880      	adds	r0, r0, r2
  409152:	fa43 f305 	asr.w	r3, r3, r5
  409156:	4159      	adcs	r1, r3
  409158:	e00e      	b.n	409178 <__adddf3+0xd0>
  40915a:	f1a5 0520 	sub.w	r5, r5, #32
  40915e:	f10e 0e20 	add.w	lr, lr, #32
  409162:	2a01      	cmp	r2, #1
  409164:	fa03 fc0e 	lsl.w	ip, r3, lr
  409168:	bf28      	it	cs
  40916a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40916e:	fa43 f305 	asr.w	r3, r3, r5
  409172:	18c0      	adds	r0, r0, r3
  409174:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  409178:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40917c:	d507      	bpl.n	40918e <__adddf3+0xe6>
  40917e:	f04f 0e00 	mov.w	lr, #0
  409182:	f1dc 0c00 	rsbs	ip, ip, #0
  409186:	eb7e 0000 	sbcs.w	r0, lr, r0
  40918a:	eb6e 0101 	sbc.w	r1, lr, r1
  40918e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  409192:	d31b      	bcc.n	4091cc <__adddf3+0x124>
  409194:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  409198:	d30c      	bcc.n	4091b4 <__adddf3+0x10c>
  40919a:	0849      	lsrs	r1, r1, #1
  40919c:	ea5f 0030 	movs.w	r0, r0, rrx
  4091a0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4091a4:	f104 0401 	add.w	r4, r4, #1
  4091a8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4091ac:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4091b0:	f080 809a 	bcs.w	4092e8 <__adddf3+0x240>
  4091b4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4091b8:	bf08      	it	eq
  4091ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4091be:	f150 0000 	adcs.w	r0, r0, #0
  4091c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4091c6:	ea41 0105 	orr.w	r1, r1, r5
  4091ca:	bd30      	pop	{r4, r5, pc}
  4091cc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4091d0:	4140      	adcs	r0, r0
  4091d2:	eb41 0101 	adc.w	r1, r1, r1
  4091d6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4091da:	f1a4 0401 	sub.w	r4, r4, #1
  4091de:	d1e9      	bne.n	4091b4 <__adddf3+0x10c>
  4091e0:	f091 0f00 	teq	r1, #0
  4091e4:	bf04      	itt	eq
  4091e6:	4601      	moveq	r1, r0
  4091e8:	2000      	moveq	r0, #0
  4091ea:	fab1 f381 	clz	r3, r1
  4091ee:	bf08      	it	eq
  4091f0:	3320      	addeq	r3, #32
  4091f2:	f1a3 030b 	sub.w	r3, r3, #11
  4091f6:	f1b3 0220 	subs.w	r2, r3, #32
  4091fa:	da0c      	bge.n	409216 <__adddf3+0x16e>
  4091fc:	320c      	adds	r2, #12
  4091fe:	dd08      	ble.n	409212 <__adddf3+0x16a>
  409200:	f102 0c14 	add.w	ip, r2, #20
  409204:	f1c2 020c 	rsb	r2, r2, #12
  409208:	fa01 f00c 	lsl.w	r0, r1, ip
  40920c:	fa21 f102 	lsr.w	r1, r1, r2
  409210:	e00c      	b.n	40922c <__adddf3+0x184>
  409212:	f102 0214 	add.w	r2, r2, #20
  409216:	bfd8      	it	le
  409218:	f1c2 0c20 	rsble	ip, r2, #32
  40921c:	fa01 f102 	lsl.w	r1, r1, r2
  409220:	fa20 fc0c 	lsr.w	ip, r0, ip
  409224:	bfdc      	itt	le
  409226:	ea41 010c 	orrle.w	r1, r1, ip
  40922a:	4090      	lslle	r0, r2
  40922c:	1ae4      	subs	r4, r4, r3
  40922e:	bfa2      	ittt	ge
  409230:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  409234:	4329      	orrge	r1, r5
  409236:	bd30      	popge	{r4, r5, pc}
  409238:	ea6f 0404 	mvn.w	r4, r4
  40923c:	3c1f      	subs	r4, #31
  40923e:	da1c      	bge.n	40927a <__adddf3+0x1d2>
  409240:	340c      	adds	r4, #12
  409242:	dc0e      	bgt.n	409262 <__adddf3+0x1ba>
  409244:	f104 0414 	add.w	r4, r4, #20
  409248:	f1c4 0220 	rsb	r2, r4, #32
  40924c:	fa20 f004 	lsr.w	r0, r0, r4
  409250:	fa01 f302 	lsl.w	r3, r1, r2
  409254:	ea40 0003 	orr.w	r0, r0, r3
  409258:	fa21 f304 	lsr.w	r3, r1, r4
  40925c:	ea45 0103 	orr.w	r1, r5, r3
  409260:	bd30      	pop	{r4, r5, pc}
  409262:	f1c4 040c 	rsb	r4, r4, #12
  409266:	f1c4 0220 	rsb	r2, r4, #32
  40926a:	fa20 f002 	lsr.w	r0, r0, r2
  40926e:	fa01 f304 	lsl.w	r3, r1, r4
  409272:	ea40 0003 	orr.w	r0, r0, r3
  409276:	4629      	mov	r1, r5
  409278:	bd30      	pop	{r4, r5, pc}
  40927a:	fa21 f004 	lsr.w	r0, r1, r4
  40927e:	4629      	mov	r1, r5
  409280:	bd30      	pop	{r4, r5, pc}
  409282:	f094 0f00 	teq	r4, #0
  409286:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40928a:	bf06      	itte	eq
  40928c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  409290:	3401      	addeq	r4, #1
  409292:	3d01      	subne	r5, #1
  409294:	e74e      	b.n	409134 <__adddf3+0x8c>
  409296:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40929a:	bf18      	it	ne
  40929c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4092a0:	d029      	beq.n	4092f6 <__adddf3+0x24e>
  4092a2:	ea94 0f05 	teq	r4, r5
  4092a6:	bf08      	it	eq
  4092a8:	ea90 0f02 	teqeq	r0, r2
  4092ac:	d005      	beq.n	4092ba <__adddf3+0x212>
  4092ae:	ea54 0c00 	orrs.w	ip, r4, r0
  4092b2:	bf04      	itt	eq
  4092b4:	4619      	moveq	r1, r3
  4092b6:	4610      	moveq	r0, r2
  4092b8:	bd30      	pop	{r4, r5, pc}
  4092ba:	ea91 0f03 	teq	r1, r3
  4092be:	bf1e      	ittt	ne
  4092c0:	2100      	movne	r1, #0
  4092c2:	2000      	movne	r0, #0
  4092c4:	bd30      	popne	{r4, r5, pc}
  4092c6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4092ca:	d105      	bne.n	4092d8 <__adddf3+0x230>
  4092cc:	0040      	lsls	r0, r0, #1
  4092ce:	4149      	adcs	r1, r1
  4092d0:	bf28      	it	cs
  4092d2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4092d6:	bd30      	pop	{r4, r5, pc}
  4092d8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4092dc:	bf3c      	itt	cc
  4092de:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4092e2:	bd30      	popcc	{r4, r5, pc}
  4092e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4092e8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4092ec:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4092f0:	f04f 0000 	mov.w	r0, #0
  4092f4:	bd30      	pop	{r4, r5, pc}
  4092f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4092fa:	bf1a      	itte	ne
  4092fc:	4619      	movne	r1, r3
  4092fe:	4610      	movne	r0, r2
  409300:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  409304:	bf1c      	itt	ne
  409306:	460b      	movne	r3, r1
  409308:	4602      	movne	r2, r0
  40930a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40930e:	bf06      	itte	eq
  409310:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  409314:	ea91 0f03 	teqeq	r1, r3
  409318:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40931c:	bd30      	pop	{r4, r5, pc}
  40931e:	bf00      	nop

00409320 <__aeabi_ui2d>:
  409320:	f090 0f00 	teq	r0, #0
  409324:	bf04      	itt	eq
  409326:	2100      	moveq	r1, #0
  409328:	4770      	bxeq	lr
  40932a:	b530      	push	{r4, r5, lr}
  40932c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  409330:	f104 0432 	add.w	r4, r4, #50	; 0x32
  409334:	f04f 0500 	mov.w	r5, #0
  409338:	f04f 0100 	mov.w	r1, #0
  40933c:	e750      	b.n	4091e0 <__adddf3+0x138>
  40933e:	bf00      	nop

00409340 <__aeabi_i2d>:
  409340:	f090 0f00 	teq	r0, #0
  409344:	bf04      	itt	eq
  409346:	2100      	moveq	r1, #0
  409348:	4770      	bxeq	lr
  40934a:	b530      	push	{r4, r5, lr}
  40934c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  409350:	f104 0432 	add.w	r4, r4, #50	; 0x32
  409354:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  409358:	bf48      	it	mi
  40935a:	4240      	negmi	r0, r0
  40935c:	f04f 0100 	mov.w	r1, #0
  409360:	e73e      	b.n	4091e0 <__adddf3+0x138>
  409362:	bf00      	nop

00409364 <__aeabi_f2d>:
  409364:	0042      	lsls	r2, r0, #1
  409366:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40936a:	ea4f 0131 	mov.w	r1, r1, rrx
  40936e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  409372:	bf1f      	itttt	ne
  409374:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  409378:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40937c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  409380:	4770      	bxne	lr
  409382:	f092 0f00 	teq	r2, #0
  409386:	bf14      	ite	ne
  409388:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40938c:	4770      	bxeq	lr
  40938e:	b530      	push	{r4, r5, lr}
  409390:	f44f 7460 	mov.w	r4, #896	; 0x380
  409394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  409398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40939c:	e720      	b.n	4091e0 <__adddf3+0x138>
  40939e:	bf00      	nop

004093a0 <__aeabi_ul2d>:
  4093a0:	ea50 0201 	orrs.w	r2, r0, r1
  4093a4:	bf08      	it	eq
  4093a6:	4770      	bxeq	lr
  4093a8:	b530      	push	{r4, r5, lr}
  4093aa:	f04f 0500 	mov.w	r5, #0
  4093ae:	e00a      	b.n	4093c6 <__aeabi_l2d+0x16>

004093b0 <__aeabi_l2d>:
  4093b0:	ea50 0201 	orrs.w	r2, r0, r1
  4093b4:	bf08      	it	eq
  4093b6:	4770      	bxeq	lr
  4093b8:	b530      	push	{r4, r5, lr}
  4093ba:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4093be:	d502      	bpl.n	4093c6 <__aeabi_l2d+0x16>
  4093c0:	4240      	negs	r0, r0
  4093c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4093c6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4093ca:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4093ce:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4093d2:	f43f aedc 	beq.w	40918e <__adddf3+0xe6>
  4093d6:	f04f 0203 	mov.w	r2, #3
  4093da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4093de:	bf18      	it	ne
  4093e0:	3203      	addne	r2, #3
  4093e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4093e6:	bf18      	it	ne
  4093e8:	3203      	addne	r2, #3
  4093ea:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4093ee:	f1c2 0320 	rsb	r3, r2, #32
  4093f2:	fa00 fc03 	lsl.w	ip, r0, r3
  4093f6:	fa20 f002 	lsr.w	r0, r0, r2
  4093fa:	fa01 fe03 	lsl.w	lr, r1, r3
  4093fe:	ea40 000e 	orr.w	r0, r0, lr
  409402:	fa21 f102 	lsr.w	r1, r1, r2
  409406:	4414      	add	r4, r2
  409408:	e6c1      	b.n	40918e <__adddf3+0xe6>
  40940a:	bf00      	nop

0040940c <__aeabi_dmul>:
  40940c:	b570      	push	{r4, r5, r6, lr}
  40940e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  409412:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  409416:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40941a:	bf1d      	ittte	ne
  40941c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  409420:	ea94 0f0c 	teqne	r4, ip
  409424:	ea95 0f0c 	teqne	r5, ip
  409428:	f000 f8de 	bleq	4095e8 <__aeabi_dmul+0x1dc>
  40942c:	442c      	add	r4, r5
  40942e:	ea81 0603 	eor.w	r6, r1, r3
  409432:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  409436:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40943a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40943e:	bf18      	it	ne
  409440:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  409444:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  409448:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40944c:	d038      	beq.n	4094c0 <__aeabi_dmul+0xb4>
  40944e:	fba0 ce02 	umull	ip, lr, r0, r2
  409452:	f04f 0500 	mov.w	r5, #0
  409456:	fbe1 e502 	umlal	lr, r5, r1, r2
  40945a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40945e:	fbe0 e503 	umlal	lr, r5, r0, r3
  409462:	f04f 0600 	mov.w	r6, #0
  409466:	fbe1 5603 	umlal	r5, r6, r1, r3
  40946a:	f09c 0f00 	teq	ip, #0
  40946e:	bf18      	it	ne
  409470:	f04e 0e01 	orrne.w	lr, lr, #1
  409474:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  409478:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40947c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  409480:	d204      	bcs.n	40948c <__aeabi_dmul+0x80>
  409482:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  409486:	416d      	adcs	r5, r5
  409488:	eb46 0606 	adc.w	r6, r6, r6
  40948c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  409490:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  409494:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  409498:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40949c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4094a0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4094a4:	bf88      	it	hi
  4094a6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4094aa:	d81e      	bhi.n	4094ea <__aeabi_dmul+0xde>
  4094ac:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4094b0:	bf08      	it	eq
  4094b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4094b6:	f150 0000 	adcs.w	r0, r0, #0
  4094ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4094be:	bd70      	pop	{r4, r5, r6, pc}
  4094c0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4094c4:	ea46 0101 	orr.w	r1, r6, r1
  4094c8:	ea40 0002 	orr.w	r0, r0, r2
  4094cc:	ea81 0103 	eor.w	r1, r1, r3
  4094d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4094d4:	bfc2      	ittt	gt
  4094d6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4094da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4094de:	bd70      	popgt	{r4, r5, r6, pc}
  4094e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4094e4:	f04f 0e00 	mov.w	lr, #0
  4094e8:	3c01      	subs	r4, #1
  4094ea:	f300 80ab 	bgt.w	409644 <__aeabi_dmul+0x238>
  4094ee:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4094f2:	bfde      	ittt	le
  4094f4:	2000      	movle	r0, #0
  4094f6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4094fa:	bd70      	pople	{r4, r5, r6, pc}
  4094fc:	f1c4 0400 	rsb	r4, r4, #0
  409500:	3c20      	subs	r4, #32
  409502:	da35      	bge.n	409570 <__aeabi_dmul+0x164>
  409504:	340c      	adds	r4, #12
  409506:	dc1b      	bgt.n	409540 <__aeabi_dmul+0x134>
  409508:	f104 0414 	add.w	r4, r4, #20
  40950c:	f1c4 0520 	rsb	r5, r4, #32
  409510:	fa00 f305 	lsl.w	r3, r0, r5
  409514:	fa20 f004 	lsr.w	r0, r0, r4
  409518:	fa01 f205 	lsl.w	r2, r1, r5
  40951c:	ea40 0002 	orr.w	r0, r0, r2
  409520:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  409524:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  409528:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40952c:	fa21 f604 	lsr.w	r6, r1, r4
  409530:	eb42 0106 	adc.w	r1, r2, r6
  409534:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  409538:	bf08      	it	eq
  40953a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40953e:	bd70      	pop	{r4, r5, r6, pc}
  409540:	f1c4 040c 	rsb	r4, r4, #12
  409544:	f1c4 0520 	rsb	r5, r4, #32
  409548:	fa00 f304 	lsl.w	r3, r0, r4
  40954c:	fa20 f005 	lsr.w	r0, r0, r5
  409550:	fa01 f204 	lsl.w	r2, r1, r4
  409554:	ea40 0002 	orr.w	r0, r0, r2
  409558:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40955c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  409560:	f141 0100 	adc.w	r1, r1, #0
  409564:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  409568:	bf08      	it	eq
  40956a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40956e:	bd70      	pop	{r4, r5, r6, pc}
  409570:	f1c4 0520 	rsb	r5, r4, #32
  409574:	fa00 f205 	lsl.w	r2, r0, r5
  409578:	ea4e 0e02 	orr.w	lr, lr, r2
  40957c:	fa20 f304 	lsr.w	r3, r0, r4
  409580:	fa01 f205 	lsl.w	r2, r1, r5
  409584:	ea43 0302 	orr.w	r3, r3, r2
  409588:	fa21 f004 	lsr.w	r0, r1, r4
  40958c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409590:	fa21 f204 	lsr.w	r2, r1, r4
  409594:	ea20 0002 	bic.w	r0, r0, r2
  409598:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40959c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4095a0:	bf08      	it	eq
  4095a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4095a6:	bd70      	pop	{r4, r5, r6, pc}
  4095a8:	f094 0f00 	teq	r4, #0
  4095ac:	d10f      	bne.n	4095ce <__aeabi_dmul+0x1c2>
  4095ae:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4095b2:	0040      	lsls	r0, r0, #1
  4095b4:	eb41 0101 	adc.w	r1, r1, r1
  4095b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4095bc:	bf08      	it	eq
  4095be:	3c01      	subeq	r4, #1
  4095c0:	d0f7      	beq.n	4095b2 <__aeabi_dmul+0x1a6>
  4095c2:	ea41 0106 	orr.w	r1, r1, r6
  4095c6:	f095 0f00 	teq	r5, #0
  4095ca:	bf18      	it	ne
  4095cc:	4770      	bxne	lr
  4095ce:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4095d2:	0052      	lsls	r2, r2, #1
  4095d4:	eb43 0303 	adc.w	r3, r3, r3
  4095d8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4095dc:	bf08      	it	eq
  4095de:	3d01      	subeq	r5, #1
  4095e0:	d0f7      	beq.n	4095d2 <__aeabi_dmul+0x1c6>
  4095e2:	ea43 0306 	orr.w	r3, r3, r6
  4095e6:	4770      	bx	lr
  4095e8:	ea94 0f0c 	teq	r4, ip
  4095ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4095f0:	bf18      	it	ne
  4095f2:	ea95 0f0c 	teqne	r5, ip
  4095f6:	d00c      	beq.n	409612 <__aeabi_dmul+0x206>
  4095f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4095fc:	bf18      	it	ne
  4095fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  409602:	d1d1      	bne.n	4095a8 <__aeabi_dmul+0x19c>
  409604:	ea81 0103 	eor.w	r1, r1, r3
  409608:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40960c:	f04f 0000 	mov.w	r0, #0
  409610:	bd70      	pop	{r4, r5, r6, pc}
  409612:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  409616:	bf06      	itte	eq
  409618:	4610      	moveq	r0, r2
  40961a:	4619      	moveq	r1, r3
  40961c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  409620:	d019      	beq.n	409656 <__aeabi_dmul+0x24a>
  409622:	ea94 0f0c 	teq	r4, ip
  409626:	d102      	bne.n	40962e <__aeabi_dmul+0x222>
  409628:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40962c:	d113      	bne.n	409656 <__aeabi_dmul+0x24a>
  40962e:	ea95 0f0c 	teq	r5, ip
  409632:	d105      	bne.n	409640 <__aeabi_dmul+0x234>
  409634:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  409638:	bf1c      	itt	ne
  40963a:	4610      	movne	r0, r2
  40963c:	4619      	movne	r1, r3
  40963e:	d10a      	bne.n	409656 <__aeabi_dmul+0x24a>
  409640:	ea81 0103 	eor.w	r1, r1, r3
  409644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409648:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40964c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  409650:	f04f 0000 	mov.w	r0, #0
  409654:	bd70      	pop	{r4, r5, r6, pc}
  409656:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40965a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40965e:	bd70      	pop	{r4, r5, r6, pc}

00409660 <__aeabi_ddiv>:
  409660:	b570      	push	{r4, r5, r6, lr}
  409662:	f04f 0cff 	mov.w	ip, #255	; 0xff
  409666:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40966a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40966e:	bf1d      	ittte	ne
  409670:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  409674:	ea94 0f0c 	teqne	r4, ip
  409678:	ea95 0f0c 	teqne	r5, ip
  40967c:	f000 f8a7 	bleq	4097ce <__aeabi_ddiv+0x16e>
  409680:	eba4 0405 	sub.w	r4, r4, r5
  409684:	ea81 0e03 	eor.w	lr, r1, r3
  409688:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40968c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  409690:	f000 8088 	beq.w	4097a4 <__aeabi_ddiv+0x144>
  409694:	ea4f 3303 	mov.w	r3, r3, lsl #12
  409698:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40969c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4096a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4096a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4096a8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4096ac:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4096b0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4096b4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4096b8:	429d      	cmp	r5, r3
  4096ba:	bf08      	it	eq
  4096bc:	4296      	cmpeq	r6, r2
  4096be:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4096c2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4096c6:	d202      	bcs.n	4096ce <__aeabi_ddiv+0x6e>
  4096c8:	085b      	lsrs	r3, r3, #1
  4096ca:	ea4f 0232 	mov.w	r2, r2, rrx
  4096ce:	1ab6      	subs	r6, r6, r2
  4096d0:	eb65 0503 	sbc.w	r5, r5, r3
  4096d4:	085b      	lsrs	r3, r3, #1
  4096d6:	ea4f 0232 	mov.w	r2, r2, rrx
  4096da:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4096de:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4096e2:	ebb6 0e02 	subs.w	lr, r6, r2
  4096e6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4096ea:	bf22      	ittt	cs
  4096ec:	1ab6      	subcs	r6, r6, r2
  4096ee:	4675      	movcs	r5, lr
  4096f0:	ea40 000c 	orrcs.w	r0, r0, ip
  4096f4:	085b      	lsrs	r3, r3, #1
  4096f6:	ea4f 0232 	mov.w	r2, r2, rrx
  4096fa:	ebb6 0e02 	subs.w	lr, r6, r2
  4096fe:	eb75 0e03 	sbcs.w	lr, r5, r3
  409702:	bf22      	ittt	cs
  409704:	1ab6      	subcs	r6, r6, r2
  409706:	4675      	movcs	r5, lr
  409708:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40970c:	085b      	lsrs	r3, r3, #1
  40970e:	ea4f 0232 	mov.w	r2, r2, rrx
  409712:	ebb6 0e02 	subs.w	lr, r6, r2
  409716:	eb75 0e03 	sbcs.w	lr, r5, r3
  40971a:	bf22      	ittt	cs
  40971c:	1ab6      	subcs	r6, r6, r2
  40971e:	4675      	movcs	r5, lr
  409720:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  409724:	085b      	lsrs	r3, r3, #1
  409726:	ea4f 0232 	mov.w	r2, r2, rrx
  40972a:	ebb6 0e02 	subs.w	lr, r6, r2
  40972e:	eb75 0e03 	sbcs.w	lr, r5, r3
  409732:	bf22      	ittt	cs
  409734:	1ab6      	subcs	r6, r6, r2
  409736:	4675      	movcs	r5, lr
  409738:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40973c:	ea55 0e06 	orrs.w	lr, r5, r6
  409740:	d018      	beq.n	409774 <__aeabi_ddiv+0x114>
  409742:	ea4f 1505 	mov.w	r5, r5, lsl #4
  409746:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40974a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40974e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  409752:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  409756:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40975a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40975e:	d1c0      	bne.n	4096e2 <__aeabi_ddiv+0x82>
  409760:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409764:	d10b      	bne.n	40977e <__aeabi_ddiv+0x11e>
  409766:	ea41 0100 	orr.w	r1, r1, r0
  40976a:	f04f 0000 	mov.w	r0, #0
  40976e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  409772:	e7b6      	b.n	4096e2 <__aeabi_ddiv+0x82>
  409774:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409778:	bf04      	itt	eq
  40977a:	4301      	orreq	r1, r0
  40977c:	2000      	moveq	r0, #0
  40977e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  409782:	bf88      	it	hi
  409784:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  409788:	f63f aeaf 	bhi.w	4094ea <__aeabi_dmul+0xde>
  40978c:	ebb5 0c03 	subs.w	ip, r5, r3
  409790:	bf04      	itt	eq
  409792:	ebb6 0c02 	subseq.w	ip, r6, r2
  409796:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40979a:	f150 0000 	adcs.w	r0, r0, #0
  40979e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4097a2:	bd70      	pop	{r4, r5, r6, pc}
  4097a4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4097a8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4097ac:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4097b0:	bfc2      	ittt	gt
  4097b2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4097b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4097ba:	bd70      	popgt	{r4, r5, r6, pc}
  4097bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4097c0:	f04f 0e00 	mov.w	lr, #0
  4097c4:	3c01      	subs	r4, #1
  4097c6:	e690      	b.n	4094ea <__aeabi_dmul+0xde>
  4097c8:	ea45 0e06 	orr.w	lr, r5, r6
  4097cc:	e68d      	b.n	4094ea <__aeabi_dmul+0xde>
  4097ce:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4097d2:	ea94 0f0c 	teq	r4, ip
  4097d6:	bf08      	it	eq
  4097d8:	ea95 0f0c 	teqeq	r5, ip
  4097dc:	f43f af3b 	beq.w	409656 <__aeabi_dmul+0x24a>
  4097e0:	ea94 0f0c 	teq	r4, ip
  4097e4:	d10a      	bne.n	4097fc <__aeabi_ddiv+0x19c>
  4097e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4097ea:	f47f af34 	bne.w	409656 <__aeabi_dmul+0x24a>
  4097ee:	ea95 0f0c 	teq	r5, ip
  4097f2:	f47f af25 	bne.w	409640 <__aeabi_dmul+0x234>
  4097f6:	4610      	mov	r0, r2
  4097f8:	4619      	mov	r1, r3
  4097fa:	e72c      	b.n	409656 <__aeabi_dmul+0x24a>
  4097fc:	ea95 0f0c 	teq	r5, ip
  409800:	d106      	bne.n	409810 <__aeabi_ddiv+0x1b0>
  409802:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  409806:	f43f aefd 	beq.w	409604 <__aeabi_dmul+0x1f8>
  40980a:	4610      	mov	r0, r2
  40980c:	4619      	mov	r1, r3
  40980e:	e722      	b.n	409656 <__aeabi_dmul+0x24a>
  409810:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  409814:	bf18      	it	ne
  409816:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40981a:	f47f aec5 	bne.w	4095a8 <__aeabi_dmul+0x19c>
  40981e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  409822:	f47f af0d 	bne.w	409640 <__aeabi_dmul+0x234>
  409826:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40982a:	f47f aeeb 	bne.w	409604 <__aeabi_dmul+0x1f8>
  40982e:	e712      	b.n	409656 <__aeabi_dmul+0x24a>

00409830 <__gedf2>:
  409830:	f04f 3cff 	mov.w	ip, #4294967295
  409834:	e006      	b.n	409844 <__cmpdf2+0x4>
  409836:	bf00      	nop

00409838 <__ledf2>:
  409838:	f04f 0c01 	mov.w	ip, #1
  40983c:	e002      	b.n	409844 <__cmpdf2+0x4>
  40983e:	bf00      	nop

00409840 <__cmpdf2>:
  409840:	f04f 0c01 	mov.w	ip, #1
  409844:	f84d cd04 	str.w	ip, [sp, #-4]!
  409848:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40984c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  409850:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  409854:	bf18      	it	ne
  409856:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40985a:	d01b      	beq.n	409894 <__cmpdf2+0x54>
  40985c:	b001      	add	sp, #4
  40985e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  409862:	bf0c      	ite	eq
  409864:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  409868:	ea91 0f03 	teqne	r1, r3
  40986c:	bf02      	ittt	eq
  40986e:	ea90 0f02 	teqeq	r0, r2
  409872:	2000      	moveq	r0, #0
  409874:	4770      	bxeq	lr
  409876:	f110 0f00 	cmn.w	r0, #0
  40987a:	ea91 0f03 	teq	r1, r3
  40987e:	bf58      	it	pl
  409880:	4299      	cmppl	r1, r3
  409882:	bf08      	it	eq
  409884:	4290      	cmpeq	r0, r2
  409886:	bf2c      	ite	cs
  409888:	17d8      	asrcs	r0, r3, #31
  40988a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40988e:	f040 0001 	orr.w	r0, r0, #1
  409892:	4770      	bx	lr
  409894:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  409898:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40989c:	d102      	bne.n	4098a4 <__cmpdf2+0x64>
  40989e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4098a2:	d107      	bne.n	4098b4 <__cmpdf2+0x74>
  4098a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4098a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4098ac:	d1d6      	bne.n	40985c <__cmpdf2+0x1c>
  4098ae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4098b2:	d0d3      	beq.n	40985c <__cmpdf2+0x1c>
  4098b4:	f85d 0b04 	ldr.w	r0, [sp], #4
  4098b8:	4770      	bx	lr
  4098ba:	bf00      	nop

004098bc <__aeabi_cdrcmple>:
  4098bc:	4684      	mov	ip, r0
  4098be:	4610      	mov	r0, r2
  4098c0:	4662      	mov	r2, ip
  4098c2:	468c      	mov	ip, r1
  4098c4:	4619      	mov	r1, r3
  4098c6:	4663      	mov	r3, ip
  4098c8:	e000      	b.n	4098cc <__aeabi_cdcmpeq>
  4098ca:	bf00      	nop

004098cc <__aeabi_cdcmpeq>:
  4098cc:	b501      	push	{r0, lr}
  4098ce:	f7ff ffb7 	bl	409840 <__cmpdf2>
  4098d2:	2800      	cmp	r0, #0
  4098d4:	bf48      	it	mi
  4098d6:	f110 0f00 	cmnmi.w	r0, #0
  4098da:	bd01      	pop	{r0, pc}

004098dc <__aeabi_dcmpeq>:
  4098dc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4098e0:	f7ff fff4 	bl	4098cc <__aeabi_cdcmpeq>
  4098e4:	bf0c      	ite	eq
  4098e6:	2001      	moveq	r0, #1
  4098e8:	2000      	movne	r0, #0
  4098ea:	f85d fb08 	ldr.w	pc, [sp], #8
  4098ee:	bf00      	nop

004098f0 <__aeabi_dcmplt>:
  4098f0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4098f4:	f7ff ffea 	bl	4098cc <__aeabi_cdcmpeq>
  4098f8:	bf34      	ite	cc
  4098fa:	2001      	movcc	r0, #1
  4098fc:	2000      	movcs	r0, #0
  4098fe:	f85d fb08 	ldr.w	pc, [sp], #8
  409902:	bf00      	nop

00409904 <__aeabi_dcmple>:
  409904:	f84d ed08 	str.w	lr, [sp, #-8]!
  409908:	f7ff ffe0 	bl	4098cc <__aeabi_cdcmpeq>
  40990c:	bf94      	ite	ls
  40990e:	2001      	movls	r0, #1
  409910:	2000      	movhi	r0, #0
  409912:	f85d fb08 	ldr.w	pc, [sp], #8
  409916:	bf00      	nop

00409918 <__aeabi_dcmpge>:
  409918:	f84d ed08 	str.w	lr, [sp, #-8]!
  40991c:	f7ff ffce 	bl	4098bc <__aeabi_cdrcmple>
  409920:	bf94      	ite	ls
  409922:	2001      	movls	r0, #1
  409924:	2000      	movhi	r0, #0
  409926:	f85d fb08 	ldr.w	pc, [sp], #8
  40992a:	bf00      	nop

0040992c <__aeabi_dcmpgt>:
  40992c:	f84d ed08 	str.w	lr, [sp, #-8]!
  409930:	f7ff ffc4 	bl	4098bc <__aeabi_cdrcmple>
  409934:	bf34      	ite	cc
  409936:	2001      	movcc	r0, #1
  409938:	2000      	movcs	r0, #0
  40993a:	f85d fb08 	ldr.w	pc, [sp], #8
  40993e:	bf00      	nop

00409940 <__aeabi_d2iz>:
  409940:	ea4f 0241 	mov.w	r2, r1, lsl #1
  409944:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  409948:	d215      	bcs.n	409976 <__aeabi_d2iz+0x36>
  40994a:	d511      	bpl.n	409970 <__aeabi_d2iz+0x30>
  40994c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  409950:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  409954:	d912      	bls.n	40997c <__aeabi_d2iz+0x3c>
  409956:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40995a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40995e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  409962:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  409966:	fa23 f002 	lsr.w	r0, r3, r2
  40996a:	bf18      	it	ne
  40996c:	4240      	negne	r0, r0
  40996e:	4770      	bx	lr
  409970:	f04f 0000 	mov.w	r0, #0
  409974:	4770      	bx	lr
  409976:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40997a:	d105      	bne.n	409988 <__aeabi_d2iz+0x48>
  40997c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  409980:	bf08      	it	eq
  409982:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  409986:	4770      	bx	lr
  409988:	f04f 0000 	mov.w	r0, #0
  40998c:	4770      	bx	lr
  40998e:	bf00      	nop

00409990 <__aeabi_d2f>:
  409990:	ea4f 0241 	mov.w	r2, r1, lsl #1
  409994:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  409998:	bf24      	itt	cs
  40999a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40999e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4099a2:	d90d      	bls.n	4099c0 <__aeabi_d2f+0x30>
  4099a4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4099a8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4099ac:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4099b0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4099b4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4099b8:	bf08      	it	eq
  4099ba:	f020 0001 	biceq.w	r0, r0, #1
  4099be:	4770      	bx	lr
  4099c0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4099c4:	d121      	bne.n	409a0a <__aeabi_d2f+0x7a>
  4099c6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4099ca:	bfbc      	itt	lt
  4099cc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4099d0:	4770      	bxlt	lr
  4099d2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4099d6:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4099da:	f1c2 0218 	rsb	r2, r2, #24
  4099de:	f1c2 0c20 	rsb	ip, r2, #32
  4099e2:	fa10 f30c 	lsls.w	r3, r0, ip
  4099e6:	fa20 f002 	lsr.w	r0, r0, r2
  4099ea:	bf18      	it	ne
  4099ec:	f040 0001 	orrne.w	r0, r0, #1
  4099f0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4099f4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  4099f8:	fa03 fc0c 	lsl.w	ip, r3, ip
  4099fc:	ea40 000c 	orr.w	r0, r0, ip
  409a00:	fa23 f302 	lsr.w	r3, r3, r2
  409a04:	ea4f 0343 	mov.w	r3, r3, lsl #1
  409a08:	e7cc      	b.n	4099a4 <__aeabi_d2f+0x14>
  409a0a:	ea7f 5362 	mvns.w	r3, r2, asr #21
  409a0e:	d107      	bne.n	409a20 <__aeabi_d2f+0x90>
  409a10:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  409a14:	bf1e      	ittt	ne
  409a16:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  409a1a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  409a1e:	4770      	bxne	lr
  409a20:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  409a24:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  409a28:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  409a2c:	4770      	bx	lr
  409a2e:	bf00      	nop

00409a30 <__aeabi_frsub>:
  409a30:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  409a34:	e002      	b.n	409a3c <__addsf3>
  409a36:	bf00      	nop

00409a38 <__aeabi_fsub>:
  409a38:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00409a3c <__addsf3>:
  409a3c:	0042      	lsls	r2, r0, #1
  409a3e:	bf1f      	itttt	ne
  409a40:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  409a44:	ea92 0f03 	teqne	r2, r3
  409a48:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  409a4c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  409a50:	d06a      	beq.n	409b28 <__addsf3+0xec>
  409a52:	ea4f 6212 	mov.w	r2, r2, lsr #24
  409a56:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  409a5a:	bfc1      	itttt	gt
  409a5c:	18d2      	addgt	r2, r2, r3
  409a5e:	4041      	eorgt	r1, r0
  409a60:	4048      	eorgt	r0, r1
  409a62:	4041      	eorgt	r1, r0
  409a64:	bfb8      	it	lt
  409a66:	425b      	neglt	r3, r3
  409a68:	2b19      	cmp	r3, #25
  409a6a:	bf88      	it	hi
  409a6c:	4770      	bxhi	lr
  409a6e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  409a72:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  409a76:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  409a7a:	bf18      	it	ne
  409a7c:	4240      	negne	r0, r0
  409a7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  409a82:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  409a86:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  409a8a:	bf18      	it	ne
  409a8c:	4249      	negne	r1, r1
  409a8e:	ea92 0f03 	teq	r2, r3
  409a92:	d03f      	beq.n	409b14 <__addsf3+0xd8>
  409a94:	f1a2 0201 	sub.w	r2, r2, #1
  409a98:	fa41 fc03 	asr.w	ip, r1, r3
  409a9c:	eb10 000c 	adds.w	r0, r0, ip
  409aa0:	f1c3 0320 	rsb	r3, r3, #32
  409aa4:	fa01 f103 	lsl.w	r1, r1, r3
  409aa8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  409aac:	d502      	bpl.n	409ab4 <__addsf3+0x78>
  409aae:	4249      	negs	r1, r1
  409ab0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  409ab4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  409ab8:	d313      	bcc.n	409ae2 <__addsf3+0xa6>
  409aba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  409abe:	d306      	bcc.n	409ace <__addsf3+0x92>
  409ac0:	0840      	lsrs	r0, r0, #1
  409ac2:	ea4f 0131 	mov.w	r1, r1, rrx
  409ac6:	f102 0201 	add.w	r2, r2, #1
  409aca:	2afe      	cmp	r2, #254	; 0xfe
  409acc:	d251      	bcs.n	409b72 <__addsf3+0x136>
  409ace:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  409ad2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  409ad6:	bf08      	it	eq
  409ad8:	f020 0001 	biceq.w	r0, r0, #1
  409adc:	ea40 0003 	orr.w	r0, r0, r3
  409ae0:	4770      	bx	lr
  409ae2:	0049      	lsls	r1, r1, #1
  409ae4:	eb40 0000 	adc.w	r0, r0, r0
  409ae8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  409aec:	f1a2 0201 	sub.w	r2, r2, #1
  409af0:	d1ed      	bne.n	409ace <__addsf3+0x92>
  409af2:	fab0 fc80 	clz	ip, r0
  409af6:	f1ac 0c08 	sub.w	ip, ip, #8
  409afa:	ebb2 020c 	subs.w	r2, r2, ip
  409afe:	fa00 f00c 	lsl.w	r0, r0, ip
  409b02:	bfaa      	itet	ge
  409b04:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  409b08:	4252      	neglt	r2, r2
  409b0a:	4318      	orrge	r0, r3
  409b0c:	bfbc      	itt	lt
  409b0e:	40d0      	lsrlt	r0, r2
  409b10:	4318      	orrlt	r0, r3
  409b12:	4770      	bx	lr
  409b14:	f092 0f00 	teq	r2, #0
  409b18:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  409b1c:	bf06      	itte	eq
  409b1e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  409b22:	3201      	addeq	r2, #1
  409b24:	3b01      	subne	r3, #1
  409b26:	e7b5      	b.n	409a94 <__addsf3+0x58>
  409b28:	ea4f 0341 	mov.w	r3, r1, lsl #1
  409b2c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  409b30:	bf18      	it	ne
  409b32:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  409b36:	d021      	beq.n	409b7c <__addsf3+0x140>
  409b38:	ea92 0f03 	teq	r2, r3
  409b3c:	d004      	beq.n	409b48 <__addsf3+0x10c>
  409b3e:	f092 0f00 	teq	r2, #0
  409b42:	bf08      	it	eq
  409b44:	4608      	moveq	r0, r1
  409b46:	4770      	bx	lr
  409b48:	ea90 0f01 	teq	r0, r1
  409b4c:	bf1c      	itt	ne
  409b4e:	2000      	movne	r0, #0
  409b50:	4770      	bxne	lr
  409b52:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  409b56:	d104      	bne.n	409b62 <__addsf3+0x126>
  409b58:	0040      	lsls	r0, r0, #1
  409b5a:	bf28      	it	cs
  409b5c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  409b60:	4770      	bx	lr
  409b62:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  409b66:	bf3c      	itt	cc
  409b68:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  409b6c:	4770      	bxcc	lr
  409b6e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  409b72:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  409b76:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  409b7a:	4770      	bx	lr
  409b7c:	ea7f 6222 	mvns.w	r2, r2, asr #24
  409b80:	bf16      	itet	ne
  409b82:	4608      	movne	r0, r1
  409b84:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  409b88:	4601      	movne	r1, r0
  409b8a:	0242      	lsls	r2, r0, #9
  409b8c:	bf06      	itte	eq
  409b8e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  409b92:	ea90 0f01 	teqeq	r0, r1
  409b96:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  409b9a:	4770      	bx	lr

00409b9c <__aeabi_ui2f>:
  409b9c:	f04f 0300 	mov.w	r3, #0
  409ba0:	e004      	b.n	409bac <__aeabi_i2f+0x8>
  409ba2:	bf00      	nop

00409ba4 <__aeabi_i2f>:
  409ba4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  409ba8:	bf48      	it	mi
  409baa:	4240      	negmi	r0, r0
  409bac:	ea5f 0c00 	movs.w	ip, r0
  409bb0:	bf08      	it	eq
  409bb2:	4770      	bxeq	lr
  409bb4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  409bb8:	4601      	mov	r1, r0
  409bba:	f04f 0000 	mov.w	r0, #0
  409bbe:	e01c      	b.n	409bfa <__aeabi_l2f+0x2a>

00409bc0 <__aeabi_ul2f>:
  409bc0:	ea50 0201 	orrs.w	r2, r0, r1
  409bc4:	bf08      	it	eq
  409bc6:	4770      	bxeq	lr
  409bc8:	f04f 0300 	mov.w	r3, #0
  409bcc:	e00a      	b.n	409be4 <__aeabi_l2f+0x14>
  409bce:	bf00      	nop

00409bd0 <__aeabi_l2f>:
  409bd0:	ea50 0201 	orrs.w	r2, r0, r1
  409bd4:	bf08      	it	eq
  409bd6:	4770      	bxeq	lr
  409bd8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  409bdc:	d502      	bpl.n	409be4 <__aeabi_l2f+0x14>
  409bde:	4240      	negs	r0, r0
  409be0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  409be4:	ea5f 0c01 	movs.w	ip, r1
  409be8:	bf02      	ittt	eq
  409bea:	4684      	moveq	ip, r0
  409bec:	4601      	moveq	r1, r0
  409bee:	2000      	moveq	r0, #0
  409bf0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  409bf4:	bf08      	it	eq
  409bf6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  409bfa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  409bfe:	fabc f28c 	clz	r2, ip
  409c02:	3a08      	subs	r2, #8
  409c04:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  409c08:	db10      	blt.n	409c2c <__aeabi_l2f+0x5c>
  409c0a:	fa01 fc02 	lsl.w	ip, r1, r2
  409c0e:	4463      	add	r3, ip
  409c10:	fa00 fc02 	lsl.w	ip, r0, r2
  409c14:	f1c2 0220 	rsb	r2, r2, #32
  409c18:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  409c1c:	fa20 f202 	lsr.w	r2, r0, r2
  409c20:	eb43 0002 	adc.w	r0, r3, r2
  409c24:	bf08      	it	eq
  409c26:	f020 0001 	biceq.w	r0, r0, #1
  409c2a:	4770      	bx	lr
  409c2c:	f102 0220 	add.w	r2, r2, #32
  409c30:	fa01 fc02 	lsl.w	ip, r1, r2
  409c34:	f1c2 0220 	rsb	r2, r2, #32
  409c38:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  409c3c:	fa21 f202 	lsr.w	r2, r1, r2
  409c40:	eb43 0002 	adc.w	r0, r3, r2
  409c44:	bf08      	it	eq
  409c46:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  409c4a:	4770      	bx	lr

00409c4c <__libc_init_array>:
  409c4c:	b570      	push	{r4, r5, r6, lr}
  409c4e:	4e0f      	ldr	r6, [pc, #60]	; (409c8c <__libc_init_array+0x40>)
  409c50:	4d0f      	ldr	r5, [pc, #60]	; (409c90 <__libc_init_array+0x44>)
  409c52:	1b76      	subs	r6, r6, r5
  409c54:	10b6      	asrs	r6, r6, #2
  409c56:	d007      	beq.n	409c68 <__libc_init_array+0x1c>
  409c58:	3d04      	subs	r5, #4
  409c5a:	2400      	movs	r4, #0
  409c5c:	3401      	adds	r4, #1
  409c5e:	f855 3f04 	ldr.w	r3, [r5, #4]!
  409c62:	4798      	blx	r3
  409c64:	42a6      	cmp	r6, r4
  409c66:	d1f9      	bne.n	409c5c <__libc_init_array+0x10>
  409c68:	4e0a      	ldr	r6, [pc, #40]	; (409c94 <__libc_init_array+0x48>)
  409c6a:	4d0b      	ldr	r5, [pc, #44]	; (409c98 <__libc_init_array+0x4c>)
  409c6c:	f006 fd6e 	bl	41074c <_init>
  409c70:	1b76      	subs	r6, r6, r5
  409c72:	10b6      	asrs	r6, r6, #2
  409c74:	d008      	beq.n	409c88 <__libc_init_array+0x3c>
  409c76:	3d04      	subs	r5, #4
  409c78:	2400      	movs	r4, #0
  409c7a:	3401      	adds	r4, #1
  409c7c:	f855 3f04 	ldr.w	r3, [r5, #4]!
  409c80:	4798      	blx	r3
  409c82:	42a6      	cmp	r6, r4
  409c84:	d1f9      	bne.n	409c7a <__libc_init_array+0x2e>
  409c86:	bd70      	pop	{r4, r5, r6, pc}
  409c88:	bd70      	pop	{r4, r5, r6, pc}
  409c8a:	bf00      	nop
  409c8c:	00410758 	.word	0x00410758
  409c90:	00410758 	.word	0x00410758
  409c94:	00410760 	.word	0x00410760
  409c98:	00410758 	.word	0x00410758

00409c9c <iprintf>:
  409c9c:	b40f      	push	{r0, r1, r2, r3}
  409c9e:	b510      	push	{r4, lr}
  409ca0:	4b07      	ldr	r3, [pc, #28]	; (409cc0 <iprintf+0x24>)
  409ca2:	b082      	sub	sp, #8
  409ca4:	ac04      	add	r4, sp, #16
  409ca6:	f854 2b04 	ldr.w	r2, [r4], #4
  409caa:	6818      	ldr	r0, [r3, #0]
  409cac:	4623      	mov	r3, r4
  409cae:	6881      	ldr	r1, [r0, #8]
  409cb0:	9401      	str	r4, [sp, #4]
  409cb2:	f002 f951 	bl	40bf58 <_vfiprintf_r>
  409cb6:	b002      	add	sp, #8
  409cb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  409cbc:	b004      	add	sp, #16
  409cbe:	4770      	bx	lr
  409cc0:	20000570 	.word	0x20000570

00409cc4 <malloc>:
  409cc4:	4b02      	ldr	r3, [pc, #8]	; (409cd0 <malloc+0xc>)
  409cc6:	4601      	mov	r1, r0
  409cc8:	6818      	ldr	r0, [r3, #0]
  409cca:	f000 b803 	b.w	409cd4 <_malloc_r>
  409cce:	bf00      	nop
  409cd0:	20000570 	.word	0x20000570

00409cd4 <_malloc_r>:
  409cd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409cd8:	f101 050b 	add.w	r5, r1, #11
  409cdc:	2d16      	cmp	r5, #22
  409cde:	b083      	sub	sp, #12
  409ce0:	4606      	mov	r6, r0
  409ce2:	d927      	bls.n	409d34 <_malloc_r+0x60>
  409ce4:	f035 0507 	bics.w	r5, r5, #7
  409ce8:	d427      	bmi.n	409d3a <_malloc_r+0x66>
  409cea:	42a9      	cmp	r1, r5
  409cec:	d825      	bhi.n	409d3a <_malloc_r+0x66>
  409cee:	4630      	mov	r0, r6
  409cf0:	f000 fb80 	bl	40a3f4 <__malloc_lock>
  409cf4:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  409cf8:	d226      	bcs.n	409d48 <_malloc_r+0x74>
  409cfa:	4fc1      	ldr	r7, [pc, #772]	; (40a000 <_malloc_r+0x32c>)
  409cfc:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  409d00:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  409d04:	68dc      	ldr	r4, [r3, #12]
  409d06:	429c      	cmp	r4, r3
  409d08:	f000 81d2 	beq.w	40a0b0 <_malloc_r+0x3dc>
  409d0c:	6863      	ldr	r3, [r4, #4]
  409d0e:	68e2      	ldr	r2, [r4, #12]
  409d10:	f023 0303 	bic.w	r3, r3, #3
  409d14:	4423      	add	r3, r4
  409d16:	6858      	ldr	r0, [r3, #4]
  409d18:	68a1      	ldr	r1, [r4, #8]
  409d1a:	f040 0501 	orr.w	r5, r0, #1
  409d1e:	60ca      	str	r2, [r1, #12]
  409d20:	4630      	mov	r0, r6
  409d22:	6091      	str	r1, [r2, #8]
  409d24:	605d      	str	r5, [r3, #4]
  409d26:	f000 fb67 	bl	40a3f8 <__malloc_unlock>
  409d2a:	3408      	adds	r4, #8
  409d2c:	4620      	mov	r0, r4
  409d2e:	b003      	add	sp, #12
  409d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409d34:	2510      	movs	r5, #16
  409d36:	42a9      	cmp	r1, r5
  409d38:	d9d9      	bls.n	409cee <_malloc_r+0x1a>
  409d3a:	2400      	movs	r4, #0
  409d3c:	230c      	movs	r3, #12
  409d3e:	4620      	mov	r0, r4
  409d40:	6033      	str	r3, [r6, #0]
  409d42:	b003      	add	sp, #12
  409d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409d48:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  409d4c:	f000 8089 	beq.w	409e62 <_malloc_r+0x18e>
  409d50:	f1bc 0f04 	cmp.w	ip, #4
  409d54:	f200 8160 	bhi.w	40a018 <_malloc_r+0x344>
  409d58:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  409d5c:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  409d60:	ea4f 014c 	mov.w	r1, ip, lsl #1
  409d64:	4fa6      	ldr	r7, [pc, #664]	; (40a000 <_malloc_r+0x32c>)
  409d66:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  409d6a:	68cc      	ldr	r4, [r1, #12]
  409d6c:	42a1      	cmp	r1, r4
  409d6e:	d105      	bne.n	409d7c <_malloc_r+0xa8>
  409d70:	e00c      	b.n	409d8c <_malloc_r+0xb8>
  409d72:	2b00      	cmp	r3, #0
  409d74:	da79      	bge.n	409e6a <_malloc_r+0x196>
  409d76:	68e4      	ldr	r4, [r4, #12]
  409d78:	42a1      	cmp	r1, r4
  409d7a:	d007      	beq.n	409d8c <_malloc_r+0xb8>
  409d7c:	6862      	ldr	r2, [r4, #4]
  409d7e:	f022 0203 	bic.w	r2, r2, #3
  409d82:	1b53      	subs	r3, r2, r5
  409d84:	2b0f      	cmp	r3, #15
  409d86:	ddf4      	ble.n	409d72 <_malloc_r+0x9e>
  409d88:	f10c 3cff 	add.w	ip, ip, #4294967295
  409d8c:	f10c 0c01 	add.w	ip, ip, #1
  409d90:	4b9b      	ldr	r3, [pc, #620]	; (40a000 <_malloc_r+0x32c>)
  409d92:	693c      	ldr	r4, [r7, #16]
  409d94:	f103 0e08 	add.w	lr, r3, #8
  409d98:	4574      	cmp	r4, lr
  409d9a:	f000 817e 	beq.w	40a09a <_malloc_r+0x3c6>
  409d9e:	6861      	ldr	r1, [r4, #4]
  409da0:	f021 0103 	bic.w	r1, r1, #3
  409da4:	1b4a      	subs	r2, r1, r5
  409da6:	2a0f      	cmp	r2, #15
  409da8:	f300 8164 	bgt.w	40a074 <_malloc_r+0x3a0>
  409dac:	2a00      	cmp	r2, #0
  409dae:	f8c3 e014 	str.w	lr, [r3, #20]
  409db2:	f8c3 e010 	str.w	lr, [r3, #16]
  409db6:	da69      	bge.n	409e8c <_malloc_r+0x1b8>
  409db8:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  409dbc:	f080 813a 	bcs.w	40a034 <_malloc_r+0x360>
  409dc0:	08c9      	lsrs	r1, r1, #3
  409dc2:	108a      	asrs	r2, r1, #2
  409dc4:	f04f 0801 	mov.w	r8, #1
  409dc8:	fa08 f802 	lsl.w	r8, r8, r2
  409dcc:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  409dd0:	685a      	ldr	r2, [r3, #4]
  409dd2:	6888      	ldr	r0, [r1, #8]
  409dd4:	ea48 0202 	orr.w	r2, r8, r2
  409dd8:	60a0      	str	r0, [r4, #8]
  409dda:	60e1      	str	r1, [r4, #12]
  409ddc:	605a      	str	r2, [r3, #4]
  409dde:	608c      	str	r4, [r1, #8]
  409de0:	60c4      	str	r4, [r0, #12]
  409de2:	ea4f 03ac 	mov.w	r3, ip, asr #2
  409de6:	2001      	movs	r0, #1
  409de8:	4098      	lsls	r0, r3
  409dea:	4290      	cmp	r0, r2
  409dec:	d85b      	bhi.n	409ea6 <_malloc_r+0x1d2>
  409dee:	4202      	tst	r2, r0
  409df0:	d106      	bne.n	409e00 <_malloc_r+0x12c>
  409df2:	f02c 0c03 	bic.w	ip, ip, #3
  409df6:	0040      	lsls	r0, r0, #1
  409df8:	4202      	tst	r2, r0
  409dfa:	f10c 0c04 	add.w	ip, ip, #4
  409dfe:	d0fa      	beq.n	409df6 <_malloc_r+0x122>
  409e00:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  409e04:	4644      	mov	r4, r8
  409e06:	46e1      	mov	r9, ip
  409e08:	68e3      	ldr	r3, [r4, #12]
  409e0a:	429c      	cmp	r4, r3
  409e0c:	d107      	bne.n	409e1e <_malloc_r+0x14a>
  409e0e:	e146      	b.n	40a09e <_malloc_r+0x3ca>
  409e10:	2a00      	cmp	r2, #0
  409e12:	f280 8157 	bge.w	40a0c4 <_malloc_r+0x3f0>
  409e16:	68db      	ldr	r3, [r3, #12]
  409e18:	429c      	cmp	r4, r3
  409e1a:	f000 8140 	beq.w	40a09e <_malloc_r+0x3ca>
  409e1e:	6859      	ldr	r1, [r3, #4]
  409e20:	f021 0103 	bic.w	r1, r1, #3
  409e24:	1b4a      	subs	r2, r1, r5
  409e26:	2a0f      	cmp	r2, #15
  409e28:	ddf2      	ble.n	409e10 <_malloc_r+0x13c>
  409e2a:	461c      	mov	r4, r3
  409e2c:	f854 cf08 	ldr.w	ip, [r4, #8]!
  409e30:	68d9      	ldr	r1, [r3, #12]
  409e32:	f045 0901 	orr.w	r9, r5, #1
  409e36:	f042 0801 	orr.w	r8, r2, #1
  409e3a:	441d      	add	r5, r3
  409e3c:	f8c3 9004 	str.w	r9, [r3, #4]
  409e40:	4630      	mov	r0, r6
  409e42:	f8cc 100c 	str.w	r1, [ip, #12]
  409e46:	f8c1 c008 	str.w	ip, [r1, #8]
  409e4a:	617d      	str	r5, [r7, #20]
  409e4c:	613d      	str	r5, [r7, #16]
  409e4e:	f8c5 e00c 	str.w	lr, [r5, #12]
  409e52:	f8c5 e008 	str.w	lr, [r5, #8]
  409e56:	f8c5 8004 	str.w	r8, [r5, #4]
  409e5a:	50aa      	str	r2, [r5, r2]
  409e5c:	f000 facc 	bl	40a3f8 <__malloc_unlock>
  409e60:	e764      	b.n	409d2c <_malloc_r+0x58>
  409e62:	217e      	movs	r1, #126	; 0x7e
  409e64:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  409e68:	e77c      	b.n	409d64 <_malloc_r+0x90>
  409e6a:	4422      	add	r2, r4
  409e6c:	6850      	ldr	r0, [r2, #4]
  409e6e:	68e3      	ldr	r3, [r4, #12]
  409e70:	68a1      	ldr	r1, [r4, #8]
  409e72:	f040 0501 	orr.w	r5, r0, #1
  409e76:	60cb      	str	r3, [r1, #12]
  409e78:	4630      	mov	r0, r6
  409e7a:	6099      	str	r1, [r3, #8]
  409e7c:	6055      	str	r5, [r2, #4]
  409e7e:	f000 fabb 	bl	40a3f8 <__malloc_unlock>
  409e82:	3408      	adds	r4, #8
  409e84:	4620      	mov	r0, r4
  409e86:	b003      	add	sp, #12
  409e88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409e8c:	4421      	add	r1, r4
  409e8e:	684b      	ldr	r3, [r1, #4]
  409e90:	4630      	mov	r0, r6
  409e92:	f043 0301 	orr.w	r3, r3, #1
  409e96:	604b      	str	r3, [r1, #4]
  409e98:	f000 faae 	bl	40a3f8 <__malloc_unlock>
  409e9c:	3408      	adds	r4, #8
  409e9e:	4620      	mov	r0, r4
  409ea0:	b003      	add	sp, #12
  409ea2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409ea6:	68bc      	ldr	r4, [r7, #8]
  409ea8:	6863      	ldr	r3, [r4, #4]
  409eaa:	f023 0903 	bic.w	r9, r3, #3
  409eae:	45a9      	cmp	r9, r5
  409eb0:	d304      	bcc.n	409ebc <_malloc_r+0x1e8>
  409eb2:	ebc5 0309 	rsb	r3, r5, r9
  409eb6:	2b0f      	cmp	r3, #15
  409eb8:	f300 8091 	bgt.w	409fde <_malloc_r+0x30a>
  409ebc:	4b51      	ldr	r3, [pc, #324]	; (40a004 <_malloc_r+0x330>)
  409ebe:	4a52      	ldr	r2, [pc, #328]	; (40a008 <_malloc_r+0x334>)
  409ec0:	6819      	ldr	r1, [r3, #0]
  409ec2:	6813      	ldr	r3, [r2, #0]
  409ec4:	eb05 0a01 	add.w	sl, r5, r1
  409ec8:	3301      	adds	r3, #1
  409eca:	eb04 0b09 	add.w	fp, r4, r9
  409ece:	f000 8161 	beq.w	40a194 <_malloc_r+0x4c0>
  409ed2:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  409ed6:	f10a 0a0f 	add.w	sl, sl, #15
  409eda:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  409ede:	f02a 0a0f 	bic.w	sl, sl, #15
  409ee2:	4630      	mov	r0, r6
  409ee4:	4651      	mov	r1, sl
  409ee6:	9201      	str	r2, [sp, #4]
  409ee8:	f000 fc68 	bl	40a7bc <_sbrk_r>
  409eec:	f1b0 3fff 	cmp.w	r0, #4294967295
  409ef0:	4680      	mov	r8, r0
  409ef2:	9a01      	ldr	r2, [sp, #4]
  409ef4:	f000 8101 	beq.w	40a0fa <_malloc_r+0x426>
  409ef8:	4583      	cmp	fp, r0
  409efa:	f200 80fb 	bhi.w	40a0f4 <_malloc_r+0x420>
  409efe:	f8df c114 	ldr.w	ip, [pc, #276]	; 40a014 <_malloc_r+0x340>
  409f02:	45c3      	cmp	fp, r8
  409f04:	f8dc 3000 	ldr.w	r3, [ip]
  409f08:	4453      	add	r3, sl
  409f0a:	f8cc 3000 	str.w	r3, [ip]
  409f0e:	f000 814a 	beq.w	40a1a6 <_malloc_r+0x4d2>
  409f12:	6812      	ldr	r2, [r2, #0]
  409f14:	493c      	ldr	r1, [pc, #240]	; (40a008 <_malloc_r+0x334>)
  409f16:	3201      	adds	r2, #1
  409f18:	bf1b      	ittet	ne
  409f1a:	ebcb 0b08 	rsbne	fp, fp, r8
  409f1e:	445b      	addne	r3, fp
  409f20:	f8c1 8000 	streq.w	r8, [r1]
  409f24:	f8cc 3000 	strne.w	r3, [ip]
  409f28:	f018 0307 	ands.w	r3, r8, #7
  409f2c:	f000 8114 	beq.w	40a158 <_malloc_r+0x484>
  409f30:	f1c3 0208 	rsb	r2, r3, #8
  409f34:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  409f38:	4490      	add	r8, r2
  409f3a:	3308      	adds	r3, #8
  409f3c:	44c2      	add	sl, r8
  409f3e:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  409f42:	ebca 0a03 	rsb	sl, sl, r3
  409f46:	4651      	mov	r1, sl
  409f48:	4630      	mov	r0, r6
  409f4a:	f8cd c004 	str.w	ip, [sp, #4]
  409f4e:	f000 fc35 	bl	40a7bc <_sbrk_r>
  409f52:	1c43      	adds	r3, r0, #1
  409f54:	f8dd c004 	ldr.w	ip, [sp, #4]
  409f58:	f000 8135 	beq.w	40a1c6 <_malloc_r+0x4f2>
  409f5c:	ebc8 0200 	rsb	r2, r8, r0
  409f60:	4452      	add	r2, sl
  409f62:	f042 0201 	orr.w	r2, r2, #1
  409f66:	f8dc 3000 	ldr.w	r3, [ip]
  409f6a:	42bc      	cmp	r4, r7
  409f6c:	4453      	add	r3, sl
  409f6e:	f8c7 8008 	str.w	r8, [r7, #8]
  409f72:	f8cc 3000 	str.w	r3, [ip]
  409f76:	f8c8 2004 	str.w	r2, [r8, #4]
  409f7a:	f8df a098 	ldr.w	sl, [pc, #152]	; 40a014 <_malloc_r+0x340>
  409f7e:	d015      	beq.n	409fac <_malloc_r+0x2d8>
  409f80:	f1b9 0f0f 	cmp.w	r9, #15
  409f84:	f240 80eb 	bls.w	40a15e <_malloc_r+0x48a>
  409f88:	6861      	ldr	r1, [r4, #4]
  409f8a:	f1a9 020c 	sub.w	r2, r9, #12
  409f8e:	f022 0207 	bic.w	r2, r2, #7
  409f92:	f001 0101 	and.w	r1, r1, #1
  409f96:	ea42 0e01 	orr.w	lr, r2, r1
  409f9a:	2005      	movs	r0, #5
  409f9c:	18a1      	adds	r1, r4, r2
  409f9e:	2a0f      	cmp	r2, #15
  409fa0:	f8c4 e004 	str.w	lr, [r4, #4]
  409fa4:	6048      	str	r0, [r1, #4]
  409fa6:	6088      	str	r0, [r1, #8]
  409fa8:	f200 8111 	bhi.w	40a1ce <_malloc_r+0x4fa>
  409fac:	4a17      	ldr	r2, [pc, #92]	; (40a00c <_malloc_r+0x338>)
  409fae:	68bc      	ldr	r4, [r7, #8]
  409fb0:	6811      	ldr	r1, [r2, #0]
  409fb2:	428b      	cmp	r3, r1
  409fb4:	bf88      	it	hi
  409fb6:	6013      	strhi	r3, [r2, #0]
  409fb8:	4a15      	ldr	r2, [pc, #84]	; (40a010 <_malloc_r+0x33c>)
  409fba:	6811      	ldr	r1, [r2, #0]
  409fbc:	428b      	cmp	r3, r1
  409fbe:	bf88      	it	hi
  409fc0:	6013      	strhi	r3, [r2, #0]
  409fc2:	6862      	ldr	r2, [r4, #4]
  409fc4:	f022 0203 	bic.w	r2, r2, #3
  409fc8:	4295      	cmp	r5, r2
  409fca:	ebc5 0302 	rsb	r3, r5, r2
  409fce:	d801      	bhi.n	409fd4 <_malloc_r+0x300>
  409fd0:	2b0f      	cmp	r3, #15
  409fd2:	dc04      	bgt.n	409fde <_malloc_r+0x30a>
  409fd4:	4630      	mov	r0, r6
  409fd6:	f000 fa0f 	bl	40a3f8 <__malloc_unlock>
  409fda:	2400      	movs	r4, #0
  409fdc:	e6a6      	b.n	409d2c <_malloc_r+0x58>
  409fde:	f045 0201 	orr.w	r2, r5, #1
  409fe2:	f043 0301 	orr.w	r3, r3, #1
  409fe6:	4425      	add	r5, r4
  409fe8:	6062      	str	r2, [r4, #4]
  409fea:	4630      	mov	r0, r6
  409fec:	60bd      	str	r5, [r7, #8]
  409fee:	606b      	str	r3, [r5, #4]
  409ff0:	f000 fa02 	bl	40a3f8 <__malloc_unlock>
  409ff4:	3408      	adds	r4, #8
  409ff6:	4620      	mov	r0, r4
  409ff8:	b003      	add	sp, #12
  409ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409ffe:	bf00      	nop
  40a000:	20000574 	.word	0x20000574
  40a004:	20003f08 	.word	0x20003f08
  40a008:	20000980 	.word	0x20000980
  40a00c:	20003f04 	.word	0x20003f04
  40a010:	20003f00 	.word	0x20003f00
  40a014:	20003f0c 	.word	0x20003f0c
  40a018:	f1bc 0f14 	cmp.w	ip, #20
  40a01c:	d961      	bls.n	40a0e2 <_malloc_r+0x40e>
  40a01e:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  40a022:	f200 808f 	bhi.w	40a144 <_malloc_r+0x470>
  40a026:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  40a02a:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  40a02e:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40a032:	e697      	b.n	409d64 <_malloc_r+0x90>
  40a034:	0a4b      	lsrs	r3, r1, #9
  40a036:	2b04      	cmp	r3, #4
  40a038:	d958      	bls.n	40a0ec <_malloc_r+0x418>
  40a03a:	2b14      	cmp	r3, #20
  40a03c:	f200 80ad 	bhi.w	40a19a <_malloc_r+0x4c6>
  40a040:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  40a044:	0050      	lsls	r0, r2, #1
  40a046:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  40a04a:	6883      	ldr	r3, [r0, #8]
  40a04c:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 40a208 <_malloc_r+0x534>
  40a050:	4283      	cmp	r3, r0
  40a052:	f000 808a 	beq.w	40a16a <_malloc_r+0x496>
  40a056:	685a      	ldr	r2, [r3, #4]
  40a058:	f022 0203 	bic.w	r2, r2, #3
  40a05c:	4291      	cmp	r1, r2
  40a05e:	d202      	bcs.n	40a066 <_malloc_r+0x392>
  40a060:	689b      	ldr	r3, [r3, #8]
  40a062:	4298      	cmp	r0, r3
  40a064:	d1f7      	bne.n	40a056 <_malloc_r+0x382>
  40a066:	68d9      	ldr	r1, [r3, #12]
  40a068:	687a      	ldr	r2, [r7, #4]
  40a06a:	60e1      	str	r1, [r4, #12]
  40a06c:	60a3      	str	r3, [r4, #8]
  40a06e:	608c      	str	r4, [r1, #8]
  40a070:	60dc      	str	r4, [r3, #12]
  40a072:	e6b6      	b.n	409de2 <_malloc_r+0x10e>
  40a074:	f045 0701 	orr.w	r7, r5, #1
  40a078:	f042 0101 	orr.w	r1, r2, #1
  40a07c:	4425      	add	r5, r4
  40a07e:	6067      	str	r7, [r4, #4]
  40a080:	4630      	mov	r0, r6
  40a082:	615d      	str	r5, [r3, #20]
  40a084:	611d      	str	r5, [r3, #16]
  40a086:	f8c5 e00c 	str.w	lr, [r5, #12]
  40a08a:	f8c5 e008 	str.w	lr, [r5, #8]
  40a08e:	6069      	str	r1, [r5, #4]
  40a090:	50aa      	str	r2, [r5, r2]
  40a092:	3408      	adds	r4, #8
  40a094:	f000 f9b0 	bl	40a3f8 <__malloc_unlock>
  40a098:	e648      	b.n	409d2c <_malloc_r+0x58>
  40a09a:	685a      	ldr	r2, [r3, #4]
  40a09c:	e6a1      	b.n	409de2 <_malloc_r+0x10e>
  40a09e:	f109 0901 	add.w	r9, r9, #1
  40a0a2:	f019 0f03 	tst.w	r9, #3
  40a0a6:	f104 0408 	add.w	r4, r4, #8
  40a0aa:	f47f aead 	bne.w	409e08 <_malloc_r+0x134>
  40a0ae:	e02d      	b.n	40a10c <_malloc_r+0x438>
  40a0b0:	f104 0308 	add.w	r3, r4, #8
  40a0b4:	6964      	ldr	r4, [r4, #20]
  40a0b6:	42a3      	cmp	r3, r4
  40a0b8:	bf08      	it	eq
  40a0ba:	f10c 0c02 	addeq.w	ip, ip, #2
  40a0be:	f43f ae67 	beq.w	409d90 <_malloc_r+0xbc>
  40a0c2:	e623      	b.n	409d0c <_malloc_r+0x38>
  40a0c4:	4419      	add	r1, r3
  40a0c6:	6848      	ldr	r0, [r1, #4]
  40a0c8:	461c      	mov	r4, r3
  40a0ca:	f854 2f08 	ldr.w	r2, [r4, #8]!
  40a0ce:	68db      	ldr	r3, [r3, #12]
  40a0d0:	f040 0501 	orr.w	r5, r0, #1
  40a0d4:	604d      	str	r5, [r1, #4]
  40a0d6:	4630      	mov	r0, r6
  40a0d8:	60d3      	str	r3, [r2, #12]
  40a0da:	609a      	str	r2, [r3, #8]
  40a0dc:	f000 f98c 	bl	40a3f8 <__malloc_unlock>
  40a0e0:	e624      	b.n	409d2c <_malloc_r+0x58>
  40a0e2:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  40a0e6:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40a0ea:	e63b      	b.n	409d64 <_malloc_r+0x90>
  40a0ec:	098a      	lsrs	r2, r1, #6
  40a0ee:	3238      	adds	r2, #56	; 0x38
  40a0f0:	0050      	lsls	r0, r2, #1
  40a0f2:	e7a8      	b.n	40a046 <_malloc_r+0x372>
  40a0f4:	42bc      	cmp	r4, r7
  40a0f6:	f43f af02 	beq.w	409efe <_malloc_r+0x22a>
  40a0fa:	68bc      	ldr	r4, [r7, #8]
  40a0fc:	6862      	ldr	r2, [r4, #4]
  40a0fe:	f022 0203 	bic.w	r2, r2, #3
  40a102:	e761      	b.n	409fc8 <_malloc_r+0x2f4>
  40a104:	f8d8 8000 	ldr.w	r8, [r8]
  40a108:	4598      	cmp	r8, r3
  40a10a:	d17a      	bne.n	40a202 <_malloc_r+0x52e>
  40a10c:	f01c 0f03 	tst.w	ip, #3
  40a110:	f1a8 0308 	sub.w	r3, r8, #8
  40a114:	f10c 3cff 	add.w	ip, ip, #4294967295
  40a118:	d1f4      	bne.n	40a104 <_malloc_r+0x430>
  40a11a:	687b      	ldr	r3, [r7, #4]
  40a11c:	ea23 0300 	bic.w	r3, r3, r0
  40a120:	607b      	str	r3, [r7, #4]
  40a122:	0040      	lsls	r0, r0, #1
  40a124:	4298      	cmp	r0, r3
  40a126:	f63f aebe 	bhi.w	409ea6 <_malloc_r+0x1d2>
  40a12a:	2800      	cmp	r0, #0
  40a12c:	f43f aebb 	beq.w	409ea6 <_malloc_r+0x1d2>
  40a130:	4203      	tst	r3, r0
  40a132:	46cc      	mov	ip, r9
  40a134:	f47f ae64 	bne.w	409e00 <_malloc_r+0x12c>
  40a138:	0040      	lsls	r0, r0, #1
  40a13a:	4203      	tst	r3, r0
  40a13c:	f10c 0c04 	add.w	ip, ip, #4
  40a140:	d0fa      	beq.n	40a138 <_malloc_r+0x464>
  40a142:	e65d      	b.n	409e00 <_malloc_r+0x12c>
  40a144:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  40a148:	d819      	bhi.n	40a17e <_malloc_r+0x4aa>
  40a14a:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  40a14e:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  40a152:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40a156:	e605      	b.n	409d64 <_malloc_r+0x90>
  40a158:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40a15c:	e6ee      	b.n	409f3c <_malloc_r+0x268>
  40a15e:	2301      	movs	r3, #1
  40a160:	f8c8 3004 	str.w	r3, [r8, #4]
  40a164:	4644      	mov	r4, r8
  40a166:	2200      	movs	r2, #0
  40a168:	e72e      	b.n	409fc8 <_malloc_r+0x2f4>
  40a16a:	1092      	asrs	r2, r2, #2
  40a16c:	2001      	movs	r0, #1
  40a16e:	4090      	lsls	r0, r2
  40a170:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40a174:	4619      	mov	r1, r3
  40a176:	4302      	orrs	r2, r0
  40a178:	f8c8 2004 	str.w	r2, [r8, #4]
  40a17c:	e775      	b.n	40a06a <_malloc_r+0x396>
  40a17e:	f240 5354 	movw	r3, #1364	; 0x554
  40a182:	459c      	cmp	ip, r3
  40a184:	d81b      	bhi.n	40a1be <_malloc_r+0x4ea>
  40a186:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  40a18a:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  40a18e:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40a192:	e5e7      	b.n	409d64 <_malloc_r+0x90>
  40a194:	f10a 0a10 	add.w	sl, sl, #16
  40a198:	e6a3      	b.n	409ee2 <_malloc_r+0x20e>
  40a19a:	2b54      	cmp	r3, #84	; 0x54
  40a19c:	d81f      	bhi.n	40a1de <_malloc_r+0x50a>
  40a19e:	0b0a      	lsrs	r2, r1, #12
  40a1a0:	326e      	adds	r2, #110	; 0x6e
  40a1a2:	0050      	lsls	r0, r2, #1
  40a1a4:	e74f      	b.n	40a046 <_malloc_r+0x372>
  40a1a6:	f3cb 010b 	ubfx	r1, fp, #0, #12
  40a1aa:	2900      	cmp	r1, #0
  40a1ac:	f47f aeb1 	bne.w	409f12 <_malloc_r+0x23e>
  40a1b0:	eb0a 0109 	add.w	r1, sl, r9
  40a1b4:	68ba      	ldr	r2, [r7, #8]
  40a1b6:	f041 0101 	orr.w	r1, r1, #1
  40a1ba:	6051      	str	r1, [r2, #4]
  40a1bc:	e6f6      	b.n	409fac <_malloc_r+0x2d8>
  40a1be:	21fc      	movs	r1, #252	; 0xfc
  40a1c0:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  40a1c4:	e5ce      	b.n	409d64 <_malloc_r+0x90>
  40a1c6:	2201      	movs	r2, #1
  40a1c8:	f04f 0a00 	mov.w	sl, #0
  40a1cc:	e6cb      	b.n	409f66 <_malloc_r+0x292>
  40a1ce:	f104 0108 	add.w	r1, r4, #8
  40a1d2:	4630      	mov	r0, r6
  40a1d4:	f003 ff7c 	bl	40e0d0 <_free_r>
  40a1d8:	f8da 3000 	ldr.w	r3, [sl]
  40a1dc:	e6e6      	b.n	409fac <_malloc_r+0x2d8>
  40a1de:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40a1e2:	d803      	bhi.n	40a1ec <_malloc_r+0x518>
  40a1e4:	0bca      	lsrs	r2, r1, #15
  40a1e6:	3277      	adds	r2, #119	; 0x77
  40a1e8:	0050      	lsls	r0, r2, #1
  40a1ea:	e72c      	b.n	40a046 <_malloc_r+0x372>
  40a1ec:	f240 5254 	movw	r2, #1364	; 0x554
  40a1f0:	4293      	cmp	r3, r2
  40a1f2:	d803      	bhi.n	40a1fc <_malloc_r+0x528>
  40a1f4:	0c8a      	lsrs	r2, r1, #18
  40a1f6:	327c      	adds	r2, #124	; 0x7c
  40a1f8:	0050      	lsls	r0, r2, #1
  40a1fa:	e724      	b.n	40a046 <_malloc_r+0x372>
  40a1fc:	20fc      	movs	r0, #252	; 0xfc
  40a1fe:	227e      	movs	r2, #126	; 0x7e
  40a200:	e721      	b.n	40a046 <_malloc_r+0x372>
  40a202:	687b      	ldr	r3, [r7, #4]
  40a204:	e78d      	b.n	40a122 <_malloc_r+0x44e>
  40a206:	bf00      	nop
  40a208:	20000574 	.word	0x20000574

0040a20c <memcmp>:
  40a20c:	2a03      	cmp	r2, #3
  40a20e:	b470      	push	{r4, r5, r6}
  40a210:	d928      	bls.n	40a264 <memcmp+0x58>
  40a212:	ea40 0301 	orr.w	r3, r0, r1
  40a216:	079b      	lsls	r3, r3, #30
  40a218:	d013      	beq.n	40a242 <memcmp+0x36>
  40a21a:	7805      	ldrb	r5, [r0, #0]
  40a21c:	780c      	ldrb	r4, [r1, #0]
  40a21e:	42a5      	cmp	r5, r4
  40a220:	d124      	bne.n	40a26c <memcmp+0x60>
  40a222:	3a01      	subs	r2, #1
  40a224:	2300      	movs	r3, #0
  40a226:	e005      	b.n	40a234 <memcmp+0x28>
  40a228:	f810 5f01 	ldrb.w	r5, [r0, #1]!
  40a22c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  40a230:	42a5      	cmp	r5, r4
  40a232:	d11b      	bne.n	40a26c <memcmp+0x60>
  40a234:	4293      	cmp	r3, r2
  40a236:	f103 0301 	add.w	r3, r3, #1
  40a23a:	d1f5      	bne.n	40a228 <memcmp+0x1c>
  40a23c:	2000      	movs	r0, #0
  40a23e:	bc70      	pop	{r4, r5, r6}
  40a240:	4770      	bx	lr
  40a242:	460c      	mov	r4, r1
  40a244:	4603      	mov	r3, r0
  40a246:	6825      	ldr	r5, [r4, #0]
  40a248:	681e      	ldr	r6, [r3, #0]
  40a24a:	4621      	mov	r1, r4
  40a24c:	42ae      	cmp	r6, r5
  40a24e:	4618      	mov	r0, r3
  40a250:	f104 0404 	add.w	r4, r4, #4
  40a254:	f103 0304 	add.w	r3, r3, #4
  40a258:	d104      	bne.n	40a264 <memcmp+0x58>
  40a25a:	3a04      	subs	r2, #4
  40a25c:	2a03      	cmp	r2, #3
  40a25e:	4618      	mov	r0, r3
  40a260:	4621      	mov	r1, r4
  40a262:	d8f0      	bhi.n	40a246 <memcmp+0x3a>
  40a264:	2a00      	cmp	r2, #0
  40a266:	d1d8      	bne.n	40a21a <memcmp+0xe>
  40a268:	4610      	mov	r0, r2
  40a26a:	e7e8      	b.n	40a23e <memcmp+0x32>
  40a26c:	1b28      	subs	r0, r5, r4
  40a26e:	bc70      	pop	{r4, r5, r6}
  40a270:	4770      	bx	lr
  40a272:	bf00      	nop

0040a274 <memcpy>:
  40a274:	4684      	mov	ip, r0
  40a276:	ea41 0300 	orr.w	r3, r1, r0
  40a27a:	f013 0303 	ands.w	r3, r3, #3
  40a27e:	d149      	bne.n	40a314 <memcpy+0xa0>
  40a280:	3a40      	subs	r2, #64	; 0x40
  40a282:	d323      	bcc.n	40a2cc <memcpy+0x58>
  40a284:	680b      	ldr	r3, [r1, #0]
  40a286:	6003      	str	r3, [r0, #0]
  40a288:	684b      	ldr	r3, [r1, #4]
  40a28a:	6043      	str	r3, [r0, #4]
  40a28c:	688b      	ldr	r3, [r1, #8]
  40a28e:	6083      	str	r3, [r0, #8]
  40a290:	68cb      	ldr	r3, [r1, #12]
  40a292:	60c3      	str	r3, [r0, #12]
  40a294:	690b      	ldr	r3, [r1, #16]
  40a296:	6103      	str	r3, [r0, #16]
  40a298:	694b      	ldr	r3, [r1, #20]
  40a29a:	6143      	str	r3, [r0, #20]
  40a29c:	698b      	ldr	r3, [r1, #24]
  40a29e:	6183      	str	r3, [r0, #24]
  40a2a0:	69cb      	ldr	r3, [r1, #28]
  40a2a2:	61c3      	str	r3, [r0, #28]
  40a2a4:	6a0b      	ldr	r3, [r1, #32]
  40a2a6:	6203      	str	r3, [r0, #32]
  40a2a8:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  40a2aa:	6243      	str	r3, [r0, #36]	; 0x24
  40a2ac:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  40a2ae:	6283      	str	r3, [r0, #40]	; 0x28
  40a2b0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  40a2b2:	62c3      	str	r3, [r0, #44]	; 0x2c
  40a2b4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40a2b6:	6303      	str	r3, [r0, #48]	; 0x30
  40a2b8:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  40a2ba:	6343      	str	r3, [r0, #52]	; 0x34
  40a2bc:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  40a2be:	6383      	str	r3, [r0, #56]	; 0x38
  40a2c0:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  40a2c2:	63c3      	str	r3, [r0, #60]	; 0x3c
  40a2c4:	3040      	adds	r0, #64	; 0x40
  40a2c6:	3140      	adds	r1, #64	; 0x40
  40a2c8:	3a40      	subs	r2, #64	; 0x40
  40a2ca:	d2db      	bcs.n	40a284 <memcpy+0x10>
  40a2cc:	3230      	adds	r2, #48	; 0x30
  40a2ce:	d30b      	bcc.n	40a2e8 <memcpy+0x74>
  40a2d0:	680b      	ldr	r3, [r1, #0]
  40a2d2:	6003      	str	r3, [r0, #0]
  40a2d4:	684b      	ldr	r3, [r1, #4]
  40a2d6:	6043      	str	r3, [r0, #4]
  40a2d8:	688b      	ldr	r3, [r1, #8]
  40a2da:	6083      	str	r3, [r0, #8]
  40a2dc:	68cb      	ldr	r3, [r1, #12]
  40a2de:	60c3      	str	r3, [r0, #12]
  40a2e0:	3010      	adds	r0, #16
  40a2e2:	3110      	adds	r1, #16
  40a2e4:	3a10      	subs	r2, #16
  40a2e6:	d2f3      	bcs.n	40a2d0 <memcpy+0x5c>
  40a2e8:	320c      	adds	r2, #12
  40a2ea:	d305      	bcc.n	40a2f8 <memcpy+0x84>
  40a2ec:	f851 3b04 	ldr.w	r3, [r1], #4
  40a2f0:	f840 3b04 	str.w	r3, [r0], #4
  40a2f4:	3a04      	subs	r2, #4
  40a2f6:	d2f9      	bcs.n	40a2ec <memcpy+0x78>
  40a2f8:	3204      	adds	r2, #4
  40a2fa:	d008      	beq.n	40a30e <memcpy+0x9a>
  40a2fc:	07d2      	lsls	r2, r2, #31
  40a2fe:	bf1c      	itt	ne
  40a300:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40a304:	f800 3b01 	strbne.w	r3, [r0], #1
  40a308:	d301      	bcc.n	40a30e <memcpy+0x9a>
  40a30a:	880b      	ldrh	r3, [r1, #0]
  40a30c:	8003      	strh	r3, [r0, #0]
  40a30e:	4660      	mov	r0, ip
  40a310:	4770      	bx	lr
  40a312:	bf00      	nop
  40a314:	2a08      	cmp	r2, #8
  40a316:	d313      	bcc.n	40a340 <memcpy+0xcc>
  40a318:	078b      	lsls	r3, r1, #30
  40a31a:	d0b1      	beq.n	40a280 <memcpy+0xc>
  40a31c:	f010 0303 	ands.w	r3, r0, #3
  40a320:	d0ae      	beq.n	40a280 <memcpy+0xc>
  40a322:	f1c3 0304 	rsb	r3, r3, #4
  40a326:	1ad2      	subs	r2, r2, r3
  40a328:	07db      	lsls	r3, r3, #31
  40a32a:	bf1c      	itt	ne
  40a32c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40a330:	f800 3b01 	strbne.w	r3, [r0], #1
  40a334:	d3a4      	bcc.n	40a280 <memcpy+0xc>
  40a336:	f831 3b02 	ldrh.w	r3, [r1], #2
  40a33a:	f820 3b02 	strh.w	r3, [r0], #2
  40a33e:	e79f      	b.n	40a280 <memcpy+0xc>
  40a340:	3a04      	subs	r2, #4
  40a342:	d3d9      	bcc.n	40a2f8 <memcpy+0x84>
  40a344:	3a01      	subs	r2, #1
  40a346:	f811 3b01 	ldrb.w	r3, [r1], #1
  40a34a:	f800 3b01 	strb.w	r3, [r0], #1
  40a34e:	d2f9      	bcs.n	40a344 <memcpy+0xd0>
  40a350:	780b      	ldrb	r3, [r1, #0]
  40a352:	7003      	strb	r3, [r0, #0]
  40a354:	784b      	ldrb	r3, [r1, #1]
  40a356:	7043      	strb	r3, [r0, #1]
  40a358:	788b      	ldrb	r3, [r1, #2]
  40a35a:	7083      	strb	r3, [r0, #2]
  40a35c:	4660      	mov	r0, ip
  40a35e:	4770      	bx	lr

0040a360 <memset>:
  40a360:	b4f0      	push	{r4, r5, r6, r7}
  40a362:	0784      	lsls	r4, r0, #30
  40a364:	d043      	beq.n	40a3ee <memset+0x8e>
  40a366:	1e54      	subs	r4, r2, #1
  40a368:	2a00      	cmp	r2, #0
  40a36a:	d03e      	beq.n	40a3ea <memset+0x8a>
  40a36c:	b2cd      	uxtb	r5, r1
  40a36e:	4603      	mov	r3, r0
  40a370:	e003      	b.n	40a37a <memset+0x1a>
  40a372:	1e62      	subs	r2, r4, #1
  40a374:	2c00      	cmp	r4, #0
  40a376:	d038      	beq.n	40a3ea <memset+0x8a>
  40a378:	4614      	mov	r4, r2
  40a37a:	f803 5b01 	strb.w	r5, [r3], #1
  40a37e:	079a      	lsls	r2, r3, #30
  40a380:	d1f7      	bne.n	40a372 <memset+0x12>
  40a382:	2c03      	cmp	r4, #3
  40a384:	d92a      	bls.n	40a3dc <memset+0x7c>
  40a386:	b2cd      	uxtb	r5, r1
  40a388:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40a38c:	2c0f      	cmp	r4, #15
  40a38e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40a392:	d915      	bls.n	40a3c0 <memset+0x60>
  40a394:	f1a4 0710 	sub.w	r7, r4, #16
  40a398:	093f      	lsrs	r7, r7, #4
  40a39a:	f103 0610 	add.w	r6, r3, #16
  40a39e:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  40a3a2:	461a      	mov	r2, r3
  40a3a4:	6015      	str	r5, [r2, #0]
  40a3a6:	6055      	str	r5, [r2, #4]
  40a3a8:	6095      	str	r5, [r2, #8]
  40a3aa:	60d5      	str	r5, [r2, #12]
  40a3ac:	3210      	adds	r2, #16
  40a3ae:	42b2      	cmp	r2, r6
  40a3b0:	d1f8      	bne.n	40a3a4 <memset+0x44>
  40a3b2:	f004 040f 	and.w	r4, r4, #15
  40a3b6:	3701      	adds	r7, #1
  40a3b8:	2c03      	cmp	r4, #3
  40a3ba:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  40a3be:	d90d      	bls.n	40a3dc <memset+0x7c>
  40a3c0:	461e      	mov	r6, r3
  40a3c2:	4622      	mov	r2, r4
  40a3c4:	3a04      	subs	r2, #4
  40a3c6:	2a03      	cmp	r2, #3
  40a3c8:	f846 5b04 	str.w	r5, [r6], #4
  40a3cc:	d8fa      	bhi.n	40a3c4 <memset+0x64>
  40a3ce:	1f22      	subs	r2, r4, #4
  40a3d0:	f022 0203 	bic.w	r2, r2, #3
  40a3d4:	3204      	adds	r2, #4
  40a3d6:	4413      	add	r3, r2
  40a3d8:	f004 0403 	and.w	r4, r4, #3
  40a3dc:	b12c      	cbz	r4, 40a3ea <memset+0x8a>
  40a3de:	b2c9      	uxtb	r1, r1
  40a3e0:	441c      	add	r4, r3
  40a3e2:	f803 1b01 	strb.w	r1, [r3], #1
  40a3e6:	42a3      	cmp	r3, r4
  40a3e8:	d1fb      	bne.n	40a3e2 <memset+0x82>
  40a3ea:	bcf0      	pop	{r4, r5, r6, r7}
  40a3ec:	4770      	bx	lr
  40a3ee:	4614      	mov	r4, r2
  40a3f0:	4603      	mov	r3, r0
  40a3f2:	e7c6      	b.n	40a382 <memset+0x22>

0040a3f4 <__malloc_lock>:
  40a3f4:	4770      	bx	lr
  40a3f6:	bf00      	nop

0040a3f8 <__malloc_unlock>:
  40a3f8:	4770      	bx	lr
  40a3fa:	bf00      	nop

0040a3fc <_realloc_r>:
  40a3fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a400:	460c      	mov	r4, r1
  40a402:	b083      	sub	sp, #12
  40a404:	4690      	mov	r8, r2
  40a406:	4681      	mov	r9, r0
  40a408:	2900      	cmp	r1, #0
  40a40a:	f000 80ba 	beq.w	40a582 <_realloc_r+0x186>
  40a40e:	f7ff fff1 	bl	40a3f4 <__malloc_lock>
  40a412:	f108 060b 	add.w	r6, r8, #11
  40a416:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40a41a:	2e16      	cmp	r6, #22
  40a41c:	f023 0503 	bic.w	r5, r3, #3
  40a420:	f1a4 0708 	sub.w	r7, r4, #8
  40a424:	d84b      	bhi.n	40a4be <_realloc_r+0xc2>
  40a426:	2110      	movs	r1, #16
  40a428:	460e      	mov	r6, r1
  40a42a:	45b0      	cmp	r8, r6
  40a42c:	d84c      	bhi.n	40a4c8 <_realloc_r+0xcc>
  40a42e:	428d      	cmp	r5, r1
  40a430:	da51      	bge.n	40a4d6 <_realloc_r+0xda>
  40a432:	f8df b384 	ldr.w	fp, [pc, #900]	; 40a7b8 <_realloc_r+0x3bc>
  40a436:	1978      	adds	r0, r7, r5
  40a438:	f8db e008 	ldr.w	lr, [fp, #8]
  40a43c:	4586      	cmp	lr, r0
  40a43e:	f000 80a6 	beq.w	40a58e <_realloc_r+0x192>
  40a442:	6842      	ldr	r2, [r0, #4]
  40a444:	f022 0c01 	bic.w	ip, r2, #1
  40a448:	4484      	add	ip, r0
  40a44a:	f8dc c004 	ldr.w	ip, [ip, #4]
  40a44e:	f01c 0f01 	tst.w	ip, #1
  40a452:	d054      	beq.n	40a4fe <_realloc_r+0x102>
  40a454:	2200      	movs	r2, #0
  40a456:	4610      	mov	r0, r2
  40a458:	07db      	lsls	r3, r3, #31
  40a45a:	d46f      	bmi.n	40a53c <_realloc_r+0x140>
  40a45c:	f854 3c08 	ldr.w	r3, [r4, #-8]
  40a460:	ebc3 0a07 	rsb	sl, r3, r7
  40a464:	f8da 3004 	ldr.w	r3, [sl, #4]
  40a468:	f023 0303 	bic.w	r3, r3, #3
  40a46c:	442b      	add	r3, r5
  40a46e:	2800      	cmp	r0, #0
  40a470:	d062      	beq.n	40a538 <_realloc_r+0x13c>
  40a472:	4570      	cmp	r0, lr
  40a474:	f000 80e9 	beq.w	40a64a <_realloc_r+0x24e>
  40a478:	eb02 0e03 	add.w	lr, r2, r3
  40a47c:	458e      	cmp	lr, r1
  40a47e:	db5b      	blt.n	40a538 <_realloc_r+0x13c>
  40a480:	68c3      	ldr	r3, [r0, #12]
  40a482:	6882      	ldr	r2, [r0, #8]
  40a484:	46d0      	mov	r8, sl
  40a486:	60d3      	str	r3, [r2, #12]
  40a488:	609a      	str	r2, [r3, #8]
  40a48a:	f858 1f08 	ldr.w	r1, [r8, #8]!
  40a48e:	f8da 300c 	ldr.w	r3, [sl, #12]
  40a492:	1f2a      	subs	r2, r5, #4
  40a494:	2a24      	cmp	r2, #36	; 0x24
  40a496:	60cb      	str	r3, [r1, #12]
  40a498:	6099      	str	r1, [r3, #8]
  40a49a:	f200 8123 	bhi.w	40a6e4 <_realloc_r+0x2e8>
  40a49e:	2a13      	cmp	r2, #19
  40a4a0:	f240 80b0 	bls.w	40a604 <_realloc_r+0x208>
  40a4a4:	6823      	ldr	r3, [r4, #0]
  40a4a6:	2a1b      	cmp	r2, #27
  40a4a8:	f8ca 3008 	str.w	r3, [sl, #8]
  40a4ac:	6863      	ldr	r3, [r4, #4]
  40a4ae:	f8ca 300c 	str.w	r3, [sl, #12]
  40a4b2:	f200 812b 	bhi.w	40a70c <_realloc_r+0x310>
  40a4b6:	3408      	adds	r4, #8
  40a4b8:	f10a 0310 	add.w	r3, sl, #16
  40a4bc:	e0a3      	b.n	40a606 <_realloc_r+0x20a>
  40a4be:	f026 0607 	bic.w	r6, r6, #7
  40a4c2:	2e00      	cmp	r6, #0
  40a4c4:	4631      	mov	r1, r6
  40a4c6:	dab0      	bge.n	40a42a <_realloc_r+0x2e>
  40a4c8:	230c      	movs	r3, #12
  40a4ca:	2000      	movs	r0, #0
  40a4cc:	f8c9 3000 	str.w	r3, [r9]
  40a4d0:	b003      	add	sp, #12
  40a4d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a4d6:	46a0      	mov	r8, r4
  40a4d8:	1baa      	subs	r2, r5, r6
  40a4da:	2a0f      	cmp	r2, #15
  40a4dc:	f003 0301 	and.w	r3, r3, #1
  40a4e0:	d81a      	bhi.n	40a518 <_realloc_r+0x11c>
  40a4e2:	432b      	orrs	r3, r5
  40a4e4:	607b      	str	r3, [r7, #4]
  40a4e6:	443d      	add	r5, r7
  40a4e8:	686b      	ldr	r3, [r5, #4]
  40a4ea:	f043 0301 	orr.w	r3, r3, #1
  40a4ee:	606b      	str	r3, [r5, #4]
  40a4f0:	4648      	mov	r0, r9
  40a4f2:	f7ff ff81 	bl	40a3f8 <__malloc_unlock>
  40a4f6:	4640      	mov	r0, r8
  40a4f8:	b003      	add	sp, #12
  40a4fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a4fe:	f022 0203 	bic.w	r2, r2, #3
  40a502:	eb02 0c05 	add.w	ip, r2, r5
  40a506:	458c      	cmp	ip, r1
  40a508:	dba6      	blt.n	40a458 <_realloc_r+0x5c>
  40a50a:	68c2      	ldr	r2, [r0, #12]
  40a50c:	6881      	ldr	r1, [r0, #8]
  40a50e:	46a0      	mov	r8, r4
  40a510:	60ca      	str	r2, [r1, #12]
  40a512:	4665      	mov	r5, ip
  40a514:	6091      	str	r1, [r2, #8]
  40a516:	e7df      	b.n	40a4d8 <_realloc_r+0xdc>
  40a518:	19b9      	adds	r1, r7, r6
  40a51a:	4333      	orrs	r3, r6
  40a51c:	f042 0001 	orr.w	r0, r2, #1
  40a520:	607b      	str	r3, [r7, #4]
  40a522:	440a      	add	r2, r1
  40a524:	6048      	str	r0, [r1, #4]
  40a526:	6853      	ldr	r3, [r2, #4]
  40a528:	3108      	adds	r1, #8
  40a52a:	f043 0301 	orr.w	r3, r3, #1
  40a52e:	6053      	str	r3, [r2, #4]
  40a530:	4648      	mov	r0, r9
  40a532:	f003 fdcd 	bl	40e0d0 <_free_r>
  40a536:	e7db      	b.n	40a4f0 <_realloc_r+0xf4>
  40a538:	428b      	cmp	r3, r1
  40a53a:	da33      	bge.n	40a5a4 <_realloc_r+0x1a8>
  40a53c:	4641      	mov	r1, r8
  40a53e:	4648      	mov	r0, r9
  40a540:	f7ff fbc8 	bl	409cd4 <_malloc_r>
  40a544:	4680      	mov	r8, r0
  40a546:	2800      	cmp	r0, #0
  40a548:	d0d2      	beq.n	40a4f0 <_realloc_r+0xf4>
  40a54a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40a54e:	f1a0 0108 	sub.w	r1, r0, #8
  40a552:	f023 0201 	bic.w	r2, r3, #1
  40a556:	443a      	add	r2, r7
  40a558:	4291      	cmp	r1, r2
  40a55a:	f000 80bc 	beq.w	40a6d6 <_realloc_r+0x2da>
  40a55e:	1f2a      	subs	r2, r5, #4
  40a560:	2a24      	cmp	r2, #36	; 0x24
  40a562:	d86e      	bhi.n	40a642 <_realloc_r+0x246>
  40a564:	2a13      	cmp	r2, #19
  40a566:	d842      	bhi.n	40a5ee <_realloc_r+0x1f2>
  40a568:	4603      	mov	r3, r0
  40a56a:	4622      	mov	r2, r4
  40a56c:	6811      	ldr	r1, [r2, #0]
  40a56e:	6019      	str	r1, [r3, #0]
  40a570:	6851      	ldr	r1, [r2, #4]
  40a572:	6059      	str	r1, [r3, #4]
  40a574:	6892      	ldr	r2, [r2, #8]
  40a576:	609a      	str	r2, [r3, #8]
  40a578:	4621      	mov	r1, r4
  40a57a:	4648      	mov	r0, r9
  40a57c:	f003 fda8 	bl	40e0d0 <_free_r>
  40a580:	e7b6      	b.n	40a4f0 <_realloc_r+0xf4>
  40a582:	4611      	mov	r1, r2
  40a584:	b003      	add	sp, #12
  40a586:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a58a:	f7ff bba3 	b.w	409cd4 <_malloc_r>
  40a58e:	f8de 2004 	ldr.w	r2, [lr, #4]
  40a592:	f106 0c10 	add.w	ip, r6, #16
  40a596:	f022 0203 	bic.w	r2, r2, #3
  40a59a:	1950      	adds	r0, r2, r5
  40a59c:	4560      	cmp	r0, ip
  40a59e:	da3d      	bge.n	40a61c <_realloc_r+0x220>
  40a5a0:	4670      	mov	r0, lr
  40a5a2:	e759      	b.n	40a458 <_realloc_r+0x5c>
  40a5a4:	46d0      	mov	r8, sl
  40a5a6:	f858 0f08 	ldr.w	r0, [r8, #8]!
  40a5aa:	f8da 100c 	ldr.w	r1, [sl, #12]
  40a5ae:	1f2a      	subs	r2, r5, #4
  40a5b0:	2a24      	cmp	r2, #36	; 0x24
  40a5b2:	60c1      	str	r1, [r0, #12]
  40a5b4:	6088      	str	r0, [r1, #8]
  40a5b6:	f200 80a0 	bhi.w	40a6fa <_realloc_r+0x2fe>
  40a5ba:	2a13      	cmp	r2, #19
  40a5bc:	f240 809b 	bls.w	40a6f6 <_realloc_r+0x2fa>
  40a5c0:	6821      	ldr	r1, [r4, #0]
  40a5c2:	2a1b      	cmp	r2, #27
  40a5c4:	f8ca 1008 	str.w	r1, [sl, #8]
  40a5c8:	6861      	ldr	r1, [r4, #4]
  40a5ca:	f8ca 100c 	str.w	r1, [sl, #12]
  40a5ce:	f200 80b2 	bhi.w	40a736 <_realloc_r+0x33a>
  40a5d2:	3408      	adds	r4, #8
  40a5d4:	f10a 0210 	add.w	r2, sl, #16
  40a5d8:	6821      	ldr	r1, [r4, #0]
  40a5da:	461d      	mov	r5, r3
  40a5dc:	6011      	str	r1, [r2, #0]
  40a5de:	6861      	ldr	r1, [r4, #4]
  40a5e0:	4657      	mov	r7, sl
  40a5e2:	6051      	str	r1, [r2, #4]
  40a5e4:	68a3      	ldr	r3, [r4, #8]
  40a5e6:	6093      	str	r3, [r2, #8]
  40a5e8:	f8da 3004 	ldr.w	r3, [sl, #4]
  40a5ec:	e774      	b.n	40a4d8 <_realloc_r+0xdc>
  40a5ee:	6823      	ldr	r3, [r4, #0]
  40a5f0:	2a1b      	cmp	r2, #27
  40a5f2:	6003      	str	r3, [r0, #0]
  40a5f4:	6863      	ldr	r3, [r4, #4]
  40a5f6:	6043      	str	r3, [r0, #4]
  40a5f8:	d862      	bhi.n	40a6c0 <_realloc_r+0x2c4>
  40a5fa:	f100 0308 	add.w	r3, r0, #8
  40a5fe:	f104 0208 	add.w	r2, r4, #8
  40a602:	e7b3      	b.n	40a56c <_realloc_r+0x170>
  40a604:	4643      	mov	r3, r8
  40a606:	6822      	ldr	r2, [r4, #0]
  40a608:	4675      	mov	r5, lr
  40a60a:	601a      	str	r2, [r3, #0]
  40a60c:	6862      	ldr	r2, [r4, #4]
  40a60e:	4657      	mov	r7, sl
  40a610:	605a      	str	r2, [r3, #4]
  40a612:	68a2      	ldr	r2, [r4, #8]
  40a614:	609a      	str	r2, [r3, #8]
  40a616:	f8da 3004 	ldr.w	r3, [sl, #4]
  40a61a:	e75d      	b.n	40a4d8 <_realloc_r+0xdc>
  40a61c:	1b83      	subs	r3, r0, r6
  40a61e:	4437      	add	r7, r6
  40a620:	f043 0301 	orr.w	r3, r3, #1
  40a624:	f8cb 7008 	str.w	r7, [fp, #8]
  40a628:	607b      	str	r3, [r7, #4]
  40a62a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40a62e:	4648      	mov	r0, r9
  40a630:	f003 0301 	and.w	r3, r3, #1
  40a634:	431e      	orrs	r6, r3
  40a636:	f844 6c04 	str.w	r6, [r4, #-4]
  40a63a:	f7ff fedd 	bl	40a3f8 <__malloc_unlock>
  40a63e:	4620      	mov	r0, r4
  40a640:	e75a      	b.n	40a4f8 <_realloc_r+0xfc>
  40a642:	4621      	mov	r1, r4
  40a644:	f004 f888 	bl	40e758 <memmove>
  40a648:	e796      	b.n	40a578 <_realloc_r+0x17c>
  40a64a:	eb02 0c03 	add.w	ip, r2, r3
  40a64e:	f106 0210 	add.w	r2, r6, #16
  40a652:	4594      	cmp	ip, r2
  40a654:	f6ff af70 	blt.w	40a538 <_realloc_r+0x13c>
  40a658:	4657      	mov	r7, sl
  40a65a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40a65e:	f8da 300c 	ldr.w	r3, [sl, #12]
  40a662:	1f2a      	subs	r2, r5, #4
  40a664:	2a24      	cmp	r2, #36	; 0x24
  40a666:	60cb      	str	r3, [r1, #12]
  40a668:	6099      	str	r1, [r3, #8]
  40a66a:	f200 8086 	bhi.w	40a77a <_realloc_r+0x37e>
  40a66e:	2a13      	cmp	r2, #19
  40a670:	d977      	bls.n	40a762 <_realloc_r+0x366>
  40a672:	6823      	ldr	r3, [r4, #0]
  40a674:	2a1b      	cmp	r2, #27
  40a676:	f8ca 3008 	str.w	r3, [sl, #8]
  40a67a:	6863      	ldr	r3, [r4, #4]
  40a67c:	f8ca 300c 	str.w	r3, [sl, #12]
  40a680:	f200 8084 	bhi.w	40a78c <_realloc_r+0x390>
  40a684:	3408      	adds	r4, #8
  40a686:	f10a 0310 	add.w	r3, sl, #16
  40a68a:	6822      	ldr	r2, [r4, #0]
  40a68c:	601a      	str	r2, [r3, #0]
  40a68e:	6862      	ldr	r2, [r4, #4]
  40a690:	605a      	str	r2, [r3, #4]
  40a692:	68a2      	ldr	r2, [r4, #8]
  40a694:	609a      	str	r2, [r3, #8]
  40a696:	ebc6 020c 	rsb	r2, r6, ip
  40a69a:	eb0a 0306 	add.w	r3, sl, r6
  40a69e:	f042 0201 	orr.w	r2, r2, #1
  40a6a2:	f8cb 3008 	str.w	r3, [fp, #8]
  40a6a6:	605a      	str	r2, [r3, #4]
  40a6a8:	f8da 3004 	ldr.w	r3, [sl, #4]
  40a6ac:	4648      	mov	r0, r9
  40a6ae:	f003 0301 	and.w	r3, r3, #1
  40a6b2:	431e      	orrs	r6, r3
  40a6b4:	f8ca 6004 	str.w	r6, [sl, #4]
  40a6b8:	f7ff fe9e 	bl	40a3f8 <__malloc_unlock>
  40a6bc:	4638      	mov	r0, r7
  40a6be:	e71b      	b.n	40a4f8 <_realloc_r+0xfc>
  40a6c0:	68a3      	ldr	r3, [r4, #8]
  40a6c2:	2a24      	cmp	r2, #36	; 0x24
  40a6c4:	6083      	str	r3, [r0, #8]
  40a6c6:	68e3      	ldr	r3, [r4, #12]
  40a6c8:	60c3      	str	r3, [r0, #12]
  40a6ca:	d02b      	beq.n	40a724 <_realloc_r+0x328>
  40a6cc:	f100 0310 	add.w	r3, r0, #16
  40a6d0:	f104 0210 	add.w	r2, r4, #16
  40a6d4:	e74a      	b.n	40a56c <_realloc_r+0x170>
  40a6d6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40a6da:	46a0      	mov	r8, r4
  40a6dc:	f022 0203 	bic.w	r2, r2, #3
  40a6e0:	4415      	add	r5, r2
  40a6e2:	e6f9      	b.n	40a4d8 <_realloc_r+0xdc>
  40a6e4:	4621      	mov	r1, r4
  40a6e6:	4640      	mov	r0, r8
  40a6e8:	4675      	mov	r5, lr
  40a6ea:	4657      	mov	r7, sl
  40a6ec:	f004 f834 	bl	40e758 <memmove>
  40a6f0:	f8da 3004 	ldr.w	r3, [sl, #4]
  40a6f4:	e6f0      	b.n	40a4d8 <_realloc_r+0xdc>
  40a6f6:	4642      	mov	r2, r8
  40a6f8:	e76e      	b.n	40a5d8 <_realloc_r+0x1dc>
  40a6fa:	4621      	mov	r1, r4
  40a6fc:	4640      	mov	r0, r8
  40a6fe:	461d      	mov	r5, r3
  40a700:	4657      	mov	r7, sl
  40a702:	f004 f829 	bl	40e758 <memmove>
  40a706:	f8da 3004 	ldr.w	r3, [sl, #4]
  40a70a:	e6e5      	b.n	40a4d8 <_realloc_r+0xdc>
  40a70c:	68a3      	ldr	r3, [r4, #8]
  40a70e:	2a24      	cmp	r2, #36	; 0x24
  40a710:	f8ca 3010 	str.w	r3, [sl, #16]
  40a714:	68e3      	ldr	r3, [r4, #12]
  40a716:	f8ca 3014 	str.w	r3, [sl, #20]
  40a71a:	d018      	beq.n	40a74e <_realloc_r+0x352>
  40a71c:	3410      	adds	r4, #16
  40a71e:	f10a 0318 	add.w	r3, sl, #24
  40a722:	e770      	b.n	40a606 <_realloc_r+0x20a>
  40a724:	6922      	ldr	r2, [r4, #16]
  40a726:	f100 0318 	add.w	r3, r0, #24
  40a72a:	6102      	str	r2, [r0, #16]
  40a72c:	6961      	ldr	r1, [r4, #20]
  40a72e:	f104 0218 	add.w	r2, r4, #24
  40a732:	6141      	str	r1, [r0, #20]
  40a734:	e71a      	b.n	40a56c <_realloc_r+0x170>
  40a736:	68a1      	ldr	r1, [r4, #8]
  40a738:	2a24      	cmp	r2, #36	; 0x24
  40a73a:	f8ca 1010 	str.w	r1, [sl, #16]
  40a73e:	68e1      	ldr	r1, [r4, #12]
  40a740:	f8ca 1014 	str.w	r1, [sl, #20]
  40a744:	d00f      	beq.n	40a766 <_realloc_r+0x36a>
  40a746:	3410      	adds	r4, #16
  40a748:	f10a 0218 	add.w	r2, sl, #24
  40a74c:	e744      	b.n	40a5d8 <_realloc_r+0x1dc>
  40a74e:	6922      	ldr	r2, [r4, #16]
  40a750:	f10a 0320 	add.w	r3, sl, #32
  40a754:	f8ca 2018 	str.w	r2, [sl, #24]
  40a758:	6962      	ldr	r2, [r4, #20]
  40a75a:	3418      	adds	r4, #24
  40a75c:	f8ca 201c 	str.w	r2, [sl, #28]
  40a760:	e751      	b.n	40a606 <_realloc_r+0x20a>
  40a762:	463b      	mov	r3, r7
  40a764:	e791      	b.n	40a68a <_realloc_r+0x28e>
  40a766:	6921      	ldr	r1, [r4, #16]
  40a768:	f10a 0220 	add.w	r2, sl, #32
  40a76c:	f8ca 1018 	str.w	r1, [sl, #24]
  40a770:	6961      	ldr	r1, [r4, #20]
  40a772:	3418      	adds	r4, #24
  40a774:	f8ca 101c 	str.w	r1, [sl, #28]
  40a778:	e72e      	b.n	40a5d8 <_realloc_r+0x1dc>
  40a77a:	4621      	mov	r1, r4
  40a77c:	4638      	mov	r0, r7
  40a77e:	f8cd c004 	str.w	ip, [sp, #4]
  40a782:	f003 ffe9 	bl	40e758 <memmove>
  40a786:	f8dd c004 	ldr.w	ip, [sp, #4]
  40a78a:	e784      	b.n	40a696 <_realloc_r+0x29a>
  40a78c:	68a3      	ldr	r3, [r4, #8]
  40a78e:	2a24      	cmp	r2, #36	; 0x24
  40a790:	f8ca 3010 	str.w	r3, [sl, #16]
  40a794:	68e3      	ldr	r3, [r4, #12]
  40a796:	f8ca 3014 	str.w	r3, [sl, #20]
  40a79a:	d003      	beq.n	40a7a4 <_realloc_r+0x3a8>
  40a79c:	3410      	adds	r4, #16
  40a79e:	f10a 0318 	add.w	r3, sl, #24
  40a7a2:	e772      	b.n	40a68a <_realloc_r+0x28e>
  40a7a4:	6922      	ldr	r2, [r4, #16]
  40a7a6:	f10a 0320 	add.w	r3, sl, #32
  40a7aa:	f8ca 2018 	str.w	r2, [sl, #24]
  40a7ae:	6962      	ldr	r2, [r4, #20]
  40a7b0:	3418      	adds	r4, #24
  40a7b2:	f8ca 201c 	str.w	r2, [sl, #28]
  40a7b6:	e768      	b.n	40a68a <_realloc_r+0x28e>
  40a7b8:	20000574 	.word	0x20000574

0040a7bc <_sbrk_r>:
  40a7bc:	b538      	push	{r3, r4, r5, lr}
  40a7be:	4c07      	ldr	r4, [pc, #28]	; (40a7dc <_sbrk_r+0x20>)
  40a7c0:	2300      	movs	r3, #0
  40a7c2:	4605      	mov	r5, r0
  40a7c4:	4608      	mov	r0, r1
  40a7c6:	6023      	str	r3, [r4, #0]
  40a7c8:	f7fa f89e 	bl	404908 <_sbrk>
  40a7cc:	1c43      	adds	r3, r0, #1
  40a7ce:	d000      	beq.n	40a7d2 <_sbrk_r+0x16>
  40a7d0:	bd38      	pop	{r3, r4, r5, pc}
  40a7d2:	6823      	ldr	r3, [r4, #0]
  40a7d4:	2b00      	cmp	r3, #0
  40a7d6:	d0fb      	beq.n	40a7d0 <_sbrk_r+0x14>
  40a7d8:	602b      	str	r3, [r5, #0]
  40a7da:	bd38      	pop	{r3, r4, r5, pc}
  40a7dc:	20004018 	.word	0x20004018

0040a7e0 <setbuf>:
  40a7e0:	2900      	cmp	r1, #0
  40a7e2:	bf0c      	ite	eq
  40a7e4:	2202      	moveq	r2, #2
  40a7e6:	2200      	movne	r2, #0
  40a7e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40a7ec:	f000 b800 	b.w	40a7f0 <setvbuf>

0040a7f0 <setvbuf>:
  40a7f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a7f4:	4d3c      	ldr	r5, [pc, #240]	; (40a8e8 <setvbuf+0xf8>)
  40a7f6:	4604      	mov	r4, r0
  40a7f8:	682d      	ldr	r5, [r5, #0]
  40a7fa:	4688      	mov	r8, r1
  40a7fc:	4616      	mov	r6, r2
  40a7fe:	461f      	mov	r7, r3
  40a800:	b115      	cbz	r5, 40a808 <setvbuf+0x18>
  40a802:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40a804:	2b00      	cmp	r3, #0
  40a806:	d04f      	beq.n	40a8a8 <setvbuf+0xb8>
  40a808:	2e02      	cmp	r6, #2
  40a80a:	d830      	bhi.n	40a86e <setvbuf+0x7e>
  40a80c:	2f00      	cmp	r7, #0
  40a80e:	db2e      	blt.n	40a86e <setvbuf+0x7e>
  40a810:	4628      	mov	r0, r5
  40a812:	4621      	mov	r1, r4
  40a814:	f003 fafc 	bl	40de10 <_fflush_r>
  40a818:	89a3      	ldrh	r3, [r4, #12]
  40a81a:	2200      	movs	r2, #0
  40a81c:	6062      	str	r2, [r4, #4]
  40a81e:	61a2      	str	r2, [r4, #24]
  40a820:	061a      	lsls	r2, r3, #24
  40a822:	d428      	bmi.n	40a876 <setvbuf+0x86>
  40a824:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  40a828:	b29b      	uxth	r3, r3
  40a82a:	2e02      	cmp	r6, #2
  40a82c:	81a3      	strh	r3, [r4, #12]
  40a82e:	d02d      	beq.n	40a88c <setvbuf+0x9c>
  40a830:	f1b8 0f00 	cmp.w	r8, #0
  40a834:	d03c      	beq.n	40a8b0 <setvbuf+0xc0>
  40a836:	2e01      	cmp	r6, #1
  40a838:	d013      	beq.n	40a862 <setvbuf+0x72>
  40a83a:	b29b      	uxth	r3, r3
  40a83c:	f003 0008 	and.w	r0, r3, #8
  40a840:	4a2a      	ldr	r2, [pc, #168]	; (40a8ec <setvbuf+0xfc>)
  40a842:	b280      	uxth	r0, r0
  40a844:	63ea      	str	r2, [r5, #60]	; 0x3c
  40a846:	f8c4 8000 	str.w	r8, [r4]
  40a84a:	f8c4 8010 	str.w	r8, [r4, #16]
  40a84e:	6167      	str	r7, [r4, #20]
  40a850:	b178      	cbz	r0, 40a872 <setvbuf+0x82>
  40a852:	f013 0f03 	tst.w	r3, #3
  40a856:	bf18      	it	ne
  40a858:	2700      	movne	r7, #0
  40a85a:	60a7      	str	r7, [r4, #8]
  40a85c:	2000      	movs	r0, #0
  40a85e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a862:	f043 0301 	orr.w	r3, r3, #1
  40a866:	427a      	negs	r2, r7
  40a868:	81a3      	strh	r3, [r4, #12]
  40a86a:	61a2      	str	r2, [r4, #24]
  40a86c:	e7e5      	b.n	40a83a <setvbuf+0x4a>
  40a86e:	f04f 30ff 	mov.w	r0, #4294967295
  40a872:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a876:	4628      	mov	r0, r5
  40a878:	6921      	ldr	r1, [r4, #16]
  40a87a:	f003 fc29 	bl	40e0d0 <_free_r>
  40a87e:	89a3      	ldrh	r3, [r4, #12]
  40a880:	2e02      	cmp	r6, #2
  40a882:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  40a886:	b29b      	uxth	r3, r3
  40a888:	81a3      	strh	r3, [r4, #12]
  40a88a:	d1d1      	bne.n	40a830 <setvbuf+0x40>
  40a88c:	2000      	movs	r0, #0
  40a88e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40a892:	f043 0302 	orr.w	r3, r3, #2
  40a896:	2500      	movs	r5, #0
  40a898:	2101      	movs	r1, #1
  40a89a:	81a3      	strh	r3, [r4, #12]
  40a89c:	60a5      	str	r5, [r4, #8]
  40a89e:	6022      	str	r2, [r4, #0]
  40a8a0:	6122      	str	r2, [r4, #16]
  40a8a2:	6161      	str	r1, [r4, #20]
  40a8a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a8a8:	4628      	mov	r0, r5
  40a8aa:	f003 facd 	bl	40de48 <__sinit>
  40a8ae:	e7ab      	b.n	40a808 <setvbuf+0x18>
  40a8b0:	2f00      	cmp	r7, #0
  40a8b2:	bf08      	it	eq
  40a8b4:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  40a8b8:	4638      	mov	r0, r7
  40a8ba:	f7ff fa03 	bl	409cc4 <malloc>
  40a8be:	4680      	mov	r8, r0
  40a8c0:	b128      	cbz	r0, 40a8ce <setvbuf+0xde>
  40a8c2:	89a3      	ldrh	r3, [r4, #12]
  40a8c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40a8c8:	b29b      	uxth	r3, r3
  40a8ca:	81a3      	strh	r3, [r4, #12]
  40a8cc:	e7b3      	b.n	40a836 <setvbuf+0x46>
  40a8ce:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40a8d2:	f7ff f9f7 	bl	409cc4 <malloc>
  40a8d6:	4680      	mov	r8, r0
  40a8d8:	b918      	cbnz	r0, 40a8e2 <setvbuf+0xf2>
  40a8da:	89a3      	ldrh	r3, [r4, #12]
  40a8dc:	f04f 30ff 	mov.w	r0, #4294967295
  40a8e0:	e7d5      	b.n	40a88e <setvbuf+0x9e>
  40a8e2:	f44f 6780 	mov.w	r7, #1024	; 0x400
  40a8e6:	e7ec      	b.n	40a8c2 <setvbuf+0xd2>
  40a8e8:	20000570 	.word	0x20000570
  40a8ec:	0040de3d 	.word	0x0040de3d

0040a8f0 <sprintf>:
  40a8f0:	b40e      	push	{r1, r2, r3}
  40a8f2:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a8f4:	b09c      	sub	sp, #112	; 0x70
  40a8f6:	ac21      	add	r4, sp, #132	; 0x84
  40a8f8:	f854 2b04 	ldr.w	r2, [r4], #4
  40a8fc:	490e      	ldr	r1, [pc, #56]	; (40a938 <sprintf+0x48>)
  40a8fe:	4606      	mov	r6, r0
  40a900:	4623      	mov	r3, r4
  40a902:	f44f 7e02 	mov.w	lr, #520	; 0x208
  40a906:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  40a90a:	6808      	ldr	r0, [r1, #0]
  40a90c:	f64f 77ff 	movw	r7, #65535	; 0xffff
  40a910:	a902      	add	r1, sp, #8
  40a912:	9602      	str	r6, [sp, #8]
  40a914:	9606      	str	r6, [sp, #24]
  40a916:	9401      	str	r4, [sp, #4]
  40a918:	f8ad e014 	strh.w	lr, [sp, #20]
  40a91c:	9504      	str	r5, [sp, #16]
  40a91e:	9507      	str	r5, [sp, #28]
  40a920:	f8ad 7016 	strh.w	r7, [sp, #22]
  40a924:	f000 f86c 	bl	40aa00 <_svfprintf_r>
  40a928:	9b02      	ldr	r3, [sp, #8]
  40a92a:	2200      	movs	r2, #0
  40a92c:	701a      	strb	r2, [r3, #0]
  40a92e:	b01c      	add	sp, #112	; 0x70
  40a930:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40a934:	b003      	add	sp, #12
  40a936:	4770      	bx	lr
  40a938:	20000570 	.word	0x20000570

0040a93c <strlen>:
  40a93c:	f020 0103 	bic.w	r1, r0, #3
  40a940:	f010 0003 	ands.w	r0, r0, #3
  40a944:	f1c0 0000 	rsb	r0, r0, #0
  40a948:	f851 3b04 	ldr.w	r3, [r1], #4
  40a94c:	f100 0c04 	add.w	ip, r0, #4
  40a950:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  40a954:	f06f 0200 	mvn.w	r2, #0
  40a958:	bf1c      	itt	ne
  40a95a:	fa22 f20c 	lsrne.w	r2, r2, ip
  40a95e:	4313      	orrne	r3, r2
  40a960:	f04f 0c01 	mov.w	ip, #1
  40a964:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  40a968:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40a96c:	eba3 020c 	sub.w	r2, r3, ip
  40a970:	ea22 0203 	bic.w	r2, r2, r3
  40a974:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  40a978:	bf04      	itt	eq
  40a97a:	f851 3b04 	ldreq.w	r3, [r1], #4
  40a97e:	3004      	addeq	r0, #4
  40a980:	d0f4      	beq.n	40a96c <strlen+0x30>
  40a982:	f013 0fff 	tst.w	r3, #255	; 0xff
  40a986:	bf1f      	itttt	ne
  40a988:	3001      	addne	r0, #1
  40a98a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  40a98e:	3001      	addne	r0, #1
  40a990:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  40a994:	bf18      	it	ne
  40a996:	3001      	addne	r0, #1
  40a998:	4770      	bx	lr
  40a99a:	bf00      	nop

0040a99c <strncpy>:
  40a99c:	ea40 0301 	orr.w	r3, r0, r1
  40a9a0:	079b      	lsls	r3, r3, #30
  40a9a2:	b470      	push	{r4, r5, r6}
  40a9a4:	d12a      	bne.n	40a9fc <strncpy+0x60>
  40a9a6:	2a03      	cmp	r2, #3
  40a9a8:	d928      	bls.n	40a9fc <strncpy+0x60>
  40a9aa:	460c      	mov	r4, r1
  40a9ac:	4603      	mov	r3, r0
  40a9ae:	4621      	mov	r1, r4
  40a9b0:	f854 5b04 	ldr.w	r5, [r4], #4
  40a9b4:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
  40a9b8:	ea26 0605 	bic.w	r6, r6, r5
  40a9bc:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
  40a9c0:	d105      	bne.n	40a9ce <strncpy+0x32>
  40a9c2:	3a04      	subs	r2, #4
  40a9c4:	2a03      	cmp	r2, #3
  40a9c6:	f843 5b04 	str.w	r5, [r3], #4
  40a9ca:	4621      	mov	r1, r4
  40a9cc:	d8ef      	bhi.n	40a9ae <strncpy+0x12>
  40a9ce:	b19a      	cbz	r2, 40a9f8 <strncpy+0x5c>
  40a9d0:	780c      	ldrb	r4, [r1, #0]
  40a9d2:	3a01      	subs	r2, #1
  40a9d4:	701c      	strb	r4, [r3, #0]
  40a9d6:	3301      	adds	r3, #1
  40a9d8:	b13c      	cbz	r4, 40a9ea <strncpy+0x4e>
  40a9da:	b16a      	cbz	r2, 40a9f8 <strncpy+0x5c>
  40a9dc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  40a9e0:	3a01      	subs	r2, #1
  40a9e2:	f803 4b01 	strb.w	r4, [r3], #1
  40a9e6:	2c00      	cmp	r4, #0
  40a9e8:	d1f7      	bne.n	40a9da <strncpy+0x3e>
  40a9ea:	b12a      	cbz	r2, 40a9f8 <strncpy+0x5c>
  40a9ec:	441a      	add	r2, r3
  40a9ee:	2100      	movs	r1, #0
  40a9f0:	f803 1b01 	strb.w	r1, [r3], #1
  40a9f4:	4293      	cmp	r3, r2
  40a9f6:	d1fb      	bne.n	40a9f0 <strncpy+0x54>
  40a9f8:	bc70      	pop	{r4, r5, r6}
  40a9fa:	4770      	bx	lr
  40a9fc:	4603      	mov	r3, r0
  40a9fe:	e7e6      	b.n	40a9ce <strncpy+0x32>

0040aa00 <_svfprintf_r>:
  40aa00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40aa04:	b0c9      	sub	sp, #292	; 0x124
  40aa06:	9310      	str	r3, [sp, #64]	; 0x40
  40aa08:	910c      	str	r1, [sp, #48]	; 0x30
  40aa0a:	4691      	mov	r9, r2
  40aa0c:	900d      	str	r0, [sp, #52]	; 0x34
  40aa0e:	f003 fde5 	bl	40e5dc <_localeconv_r>
  40aa12:	6800      	ldr	r0, [r0, #0]
  40aa14:	9015      	str	r0, [sp, #84]	; 0x54
  40aa16:	f7ff ff91 	bl	40a93c <strlen>
  40aa1a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40aa1c:	9018      	str	r0, [sp, #96]	; 0x60
  40aa1e:	89a3      	ldrh	r3, [r4, #12]
  40aa20:	061e      	lsls	r6, r3, #24
  40aa22:	d503      	bpl.n	40aa2c <_svfprintf_r+0x2c>
  40aa24:	6923      	ldr	r3, [r4, #16]
  40aa26:	2b00      	cmp	r3, #0
  40aa28:	f001 8081 	beq.w	40bb2e <_svfprintf_r+0x112e>
  40aa2c:	ac38      	add	r4, sp, #224	; 0xe0
  40aa2e:	46a4      	mov	ip, r4
  40aa30:	9408      	str	r4, [sp, #32]
  40aa32:	942b      	str	r4, [sp, #172]	; 0xac
  40aa34:	2500      	movs	r5, #0
  40aa36:	2400      	movs	r4, #0
  40aa38:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40aa3c:	2300      	movs	r3, #0
  40aa3e:	9311      	str	r3, [sp, #68]	; 0x44
  40aa40:	932d      	str	r3, [sp, #180]	; 0xb4
  40aa42:	932c      	str	r3, [sp, #176]	; 0xb0
  40aa44:	931a      	str	r3, [sp, #104]	; 0x68
  40aa46:	9319      	str	r3, [sp, #100]	; 0x64
  40aa48:	930e      	str	r3, [sp, #56]	; 0x38
  40aa4a:	4666      	mov	r6, ip
  40aa4c:	f899 3000 	ldrb.w	r3, [r9]
  40aa50:	2b00      	cmp	r3, #0
  40aa52:	f000 80f8 	beq.w	40ac46 <_svfprintf_r+0x246>
  40aa56:	2b25      	cmp	r3, #37	; 0x25
  40aa58:	f000 80f5 	beq.w	40ac46 <_svfprintf_r+0x246>
  40aa5c:	f109 0201 	add.w	r2, r9, #1
  40aa60:	e001      	b.n	40aa66 <_svfprintf_r+0x66>
  40aa62:	2b25      	cmp	r3, #37	; 0x25
  40aa64:	d004      	beq.n	40aa70 <_svfprintf_r+0x70>
  40aa66:	7813      	ldrb	r3, [r2, #0]
  40aa68:	4614      	mov	r4, r2
  40aa6a:	3201      	adds	r2, #1
  40aa6c:	2b00      	cmp	r3, #0
  40aa6e:	d1f8      	bne.n	40aa62 <_svfprintf_r+0x62>
  40aa70:	ebc9 0504 	rsb	r5, r9, r4
  40aa74:	b17d      	cbz	r5, 40aa96 <_svfprintf_r+0x96>
  40aa76:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40aa78:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40aa7a:	3301      	adds	r3, #1
  40aa7c:	442a      	add	r2, r5
  40aa7e:	2b07      	cmp	r3, #7
  40aa80:	f8c6 9000 	str.w	r9, [r6]
  40aa84:	6075      	str	r5, [r6, #4]
  40aa86:	922d      	str	r2, [sp, #180]	; 0xb4
  40aa88:	932c      	str	r3, [sp, #176]	; 0xb0
  40aa8a:	f300 80c2 	bgt.w	40ac12 <_svfprintf_r+0x212>
  40aa8e:	3608      	adds	r6, #8
  40aa90:	980e      	ldr	r0, [sp, #56]	; 0x38
  40aa92:	4428      	add	r0, r5
  40aa94:	900e      	str	r0, [sp, #56]	; 0x38
  40aa96:	7823      	ldrb	r3, [r4, #0]
  40aa98:	2b00      	cmp	r3, #0
  40aa9a:	f000 80c2 	beq.w	40ac22 <_svfprintf_r+0x222>
  40aa9e:	2300      	movs	r3, #0
  40aaa0:	f894 8001 	ldrb.w	r8, [r4, #1]
  40aaa4:	461a      	mov	r2, r3
  40aaa6:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40aaaa:	930f      	str	r3, [sp, #60]	; 0x3c
  40aaac:	9309      	str	r3, [sp, #36]	; 0x24
  40aaae:	f104 0901 	add.w	r9, r4, #1
  40aab2:	f04f 34ff 	mov.w	r4, #4294967295
  40aab6:	940a      	str	r4, [sp, #40]	; 0x28
  40aab8:	f109 0901 	add.w	r9, r9, #1
  40aabc:	f1a8 0320 	sub.w	r3, r8, #32
  40aac0:	2b58      	cmp	r3, #88	; 0x58
  40aac2:	f200 83c5 	bhi.w	40b250 <_svfprintf_r+0x850>
  40aac6:	e8df f013 	tbh	[pc, r3, lsl #1]
  40aaca:	026a      	.short	0x026a
  40aacc:	03c303c3 	.word	0x03c303c3
  40aad0:	03c30271 	.word	0x03c30271
  40aad4:	03c303c3 	.word	0x03c303c3
  40aad8:	03c303c3 	.word	0x03c303c3
  40aadc:	031403c3 	.word	0x031403c3
  40aae0:	03c30366 	.word	0x03c30366
  40aae4:	00c0009d 	.word	0x00c0009d
  40aae8:	027803c3 	.word	0x027803c3
  40aaec:	027f027f 	.word	0x027f027f
  40aaf0:	027f027f 	.word	0x027f027f
  40aaf4:	027f027f 	.word	0x027f027f
  40aaf8:	027f027f 	.word	0x027f027f
  40aafc:	03c3027f 	.word	0x03c3027f
  40ab00:	03c303c3 	.word	0x03c303c3
  40ab04:	03c303c3 	.word	0x03c303c3
  40ab08:	03c303c3 	.word	0x03c303c3
  40ab0c:	03c303c3 	.word	0x03c303c3
  40ab10:	029003c3 	.word	0x029003c3
  40ab14:	03c30371 	.word	0x03c30371
  40ab18:	03c30371 	.word	0x03c30371
  40ab1c:	03c303c3 	.word	0x03c303c3
  40ab20:	036a03c3 	.word	0x036a03c3
  40ab24:	03c303c3 	.word	0x03c303c3
  40ab28:	03c30078 	.word	0x03c30078
  40ab2c:	03c303c3 	.word	0x03c303c3
  40ab30:	03c303c3 	.word	0x03c303c3
  40ab34:	03c30059 	.word	0x03c30059
  40ab38:	02af03c3 	.word	0x02af03c3
  40ab3c:	03c303c3 	.word	0x03c303c3
  40ab40:	03c303c3 	.word	0x03c303c3
  40ab44:	03c303c3 	.word	0x03c303c3
  40ab48:	03c303c3 	.word	0x03c303c3
  40ab4c:	03c303c3 	.word	0x03c303c3
  40ab50:	03480337 	.word	0x03480337
  40ab54:	03710371 	.word	0x03710371
  40ab58:	02ff0371 	.word	0x02ff0371
  40ab5c:	03c30348 	.word	0x03c30348
  40ab60:	030803c3 	.word	0x030803c3
  40ab64:	02c503c3 	.word	0x02c503c3
  40ab68:	0320007c 	.word	0x0320007c
  40ab6c:	03c303a3 	.word	0x03c303a3
  40ab70:	03c302d9 	.word	0x03c302d9
  40ab74:	03c3005f 	.word	0x03c3005f
  40ab78:	00de03c3 	.word	0x00de03c3
  40ab7c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40ab80:	f04c 0c10 	orr.w	ip, ip, #16
  40ab84:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40ab88:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40ab8a:	06a2      	lsls	r2, r4, #26
  40ab8c:	f100 8354 	bmi.w	40b238 <_svfprintf_r+0x838>
  40ab90:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40ab92:	06e3      	lsls	r3, r4, #27
  40ab94:	f100 85bd 	bmi.w	40b712 <_svfprintf_r+0xd12>
  40ab98:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40ab9c:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40aba0:	f000 85b7 	beq.w	40b712 <_svfprintf_r+0xd12>
  40aba4:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40aba8:	2500      	movs	r5, #0
  40abaa:	f8bc 4000 	ldrh.w	r4, [ip]
  40abae:	f10c 0c04 	add.w	ip, ip, #4
  40abb2:	2301      	movs	r3, #1
  40abb4:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40abb8:	e08c      	b.n	40acd4 <_svfprintf_r+0x2d4>
  40abba:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40abbc:	f045 0510 	orr.w	r5, r5, #16
  40abc0:	9509      	str	r5, [sp, #36]	; 0x24
  40abc2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40abc6:	f01c 0320 	ands.w	r3, ip, #32
  40abca:	f040 832a 	bne.w	40b222 <_svfprintf_r+0x822>
  40abce:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40abd2:	f01c 0210 	ands.w	r2, ip, #16
  40abd6:	f040 85a4 	bne.w	40b722 <_svfprintf_r+0xd22>
  40abda:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40abde:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  40abe2:	f000 859e 	beq.w	40b722 <_svfprintf_r+0xd22>
  40abe6:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40abea:	4613      	mov	r3, r2
  40abec:	f8bc 4000 	ldrh.w	r4, [ip]
  40abf0:	f10c 0c04 	add.w	ip, ip, #4
  40abf4:	2500      	movs	r5, #0
  40abf6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40abfa:	e06b      	b.n	40acd4 <_svfprintf_r+0x2d4>
  40abfc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40abfe:	9310      	str	r3, [sp, #64]	; 0x40
  40ac00:	4264      	negs	r4, r4
  40ac02:	940f      	str	r4, [sp, #60]	; 0x3c
  40ac04:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ac06:	f045 0504 	orr.w	r5, r5, #4
  40ac0a:	9509      	str	r5, [sp, #36]	; 0x24
  40ac0c:	f899 8000 	ldrb.w	r8, [r9]
  40ac10:	e752      	b.n	40aab8 <_svfprintf_r+0xb8>
  40ac12:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ac14:	990c      	ldr	r1, [sp, #48]	; 0x30
  40ac16:	aa2b      	add	r2, sp, #172	; 0xac
  40ac18:	f004 f978 	bl	40ef0c <__ssprint_r>
  40ac1c:	b940      	cbnz	r0, 40ac30 <_svfprintf_r+0x230>
  40ac1e:	ae38      	add	r6, sp, #224	; 0xe0
  40ac20:	e736      	b.n	40aa90 <_svfprintf_r+0x90>
  40ac22:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40ac24:	b123      	cbz	r3, 40ac30 <_svfprintf_r+0x230>
  40ac26:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ac28:	990c      	ldr	r1, [sp, #48]	; 0x30
  40ac2a:	aa2b      	add	r2, sp, #172	; 0xac
  40ac2c:	f004 f96e 	bl	40ef0c <__ssprint_r>
  40ac30:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40ac32:	980e      	ldr	r0, [sp, #56]	; 0x38
  40ac34:	89a3      	ldrh	r3, [r4, #12]
  40ac36:	f013 0f40 	tst.w	r3, #64	; 0x40
  40ac3a:	bf18      	it	ne
  40ac3c:	f04f 30ff 	movne.w	r0, #4294967295
  40ac40:	b049      	add	sp, #292	; 0x124
  40ac42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ac46:	464c      	mov	r4, r9
  40ac48:	e725      	b.n	40aa96 <_svfprintf_r+0x96>
  40ac4a:	f899 8000 	ldrb.w	r8, [r9]
  40ac4e:	f109 0001 	add.w	r0, r9, #1
  40ac52:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  40ac56:	f001 810c 	beq.w	40be72 <_svfprintf_r+0x1472>
  40ac5a:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40ac5e:	2b09      	cmp	r3, #9
  40ac60:	bf98      	it	ls
  40ac62:	2100      	movls	r1, #0
  40ac64:	f201 806b 	bhi.w	40bd3e <_svfprintf_r+0x133e>
  40ac68:	f810 8b01 	ldrb.w	r8, [r0], #1
  40ac6c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40ac70:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  40ac74:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40ac78:	2b09      	cmp	r3, #9
  40ac7a:	d9f5      	bls.n	40ac68 <_svfprintf_r+0x268>
  40ac7c:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  40ac80:	910a      	str	r1, [sp, #40]	; 0x28
  40ac82:	4681      	mov	r9, r0
  40ac84:	e71a      	b.n	40aabc <_svfprintf_r+0xbc>
  40ac86:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ac88:	4ca1      	ldr	r4, [pc, #644]	; (40af10 <_svfprintf_r+0x510>)
  40ac8a:	06af      	lsls	r7, r5, #26
  40ac8c:	941a      	str	r4, [sp, #104]	; 0x68
  40ac8e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40ac92:	f140 81d1 	bpl.w	40b038 <_svfprintf_r+0x638>
  40ac96:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40ac9a:	f10c 0307 	add.w	r3, ip, #7
  40ac9e:	f023 0307 	bic.w	r3, r3, #7
  40aca2:	f103 0408 	add.w	r4, r3, #8
  40aca6:	9410      	str	r4, [sp, #64]	; 0x40
  40aca8:	e9d3 4500 	ldrd	r4, r5, [r3]
  40acac:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40acb0:	f01c 0f01 	tst.w	ip, #1
  40acb4:	f000 8462 	beq.w	40b57c <_svfprintf_r+0xb7c>
  40acb8:	ea54 0005 	orrs.w	r0, r4, r5
  40acbc:	f000 845e 	beq.w	40b57c <_svfprintf_r+0xb7c>
  40acc0:	2330      	movs	r3, #48	; 0x30
  40acc2:	f04c 0c02 	orr.w	ip, ip, #2
  40acc6:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40acca:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40acce:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40acd2:	2302      	movs	r3, #2
  40acd4:	f04f 0a00 	mov.w	sl, #0
  40acd8:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40acdc:	990a      	ldr	r1, [sp, #40]	; 0x28
  40acde:	2900      	cmp	r1, #0
  40ace0:	db05      	blt.n	40acee <_svfprintf_r+0x2ee>
  40ace2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40ace6:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  40acea:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40acee:	ea54 0005 	orrs.w	r0, r4, r5
  40acf2:	f040 82c5 	bne.w	40b280 <_svfprintf_r+0x880>
  40acf6:	990a      	ldr	r1, [sp, #40]	; 0x28
  40acf8:	2900      	cmp	r1, #0
  40acfa:	f040 82c1 	bne.w	40b280 <_svfprintf_r+0x880>
  40acfe:	2b00      	cmp	r3, #0
  40ad00:	f040 8438 	bne.w	40b574 <_svfprintf_r+0xb74>
  40ad04:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40ad08:	f01c 0f01 	tst.w	ip, #1
  40ad0c:	f000 8432 	beq.w	40b574 <_svfprintf_r+0xb74>
  40ad10:	af48      	add	r7, sp, #288	; 0x120
  40ad12:	2330      	movs	r3, #48	; 0x30
  40ad14:	9d08      	ldr	r5, [sp, #32]
  40ad16:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40ad1a:	1bec      	subs	r4, r5, r7
  40ad1c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  40ad20:	2500      	movs	r5, #0
  40ad22:	4564      	cmp	r4, ip
  40ad24:	bfa8      	it	ge
  40ad26:	46a4      	movge	ip, r4
  40ad28:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40ad2c:	9514      	str	r5, [sp, #80]	; 0x50
  40ad2e:	f1ba 0f00 	cmp.w	sl, #0
  40ad32:	d002      	beq.n	40ad3a <_svfprintf_r+0x33a>
  40ad34:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40ad36:	3501      	adds	r5, #1
  40ad38:	950b      	str	r5, [sp, #44]	; 0x2c
  40ad3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40ad3c:	f013 0302 	ands.w	r3, r3, #2
  40ad40:	9312      	str	r3, [sp, #72]	; 0x48
  40ad42:	d002      	beq.n	40ad4a <_svfprintf_r+0x34a>
  40ad44:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40ad46:	3502      	adds	r5, #2
  40ad48:	950b      	str	r5, [sp, #44]	; 0x2c
  40ad4a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40ad4e:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  40ad52:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  40ad56:	f040 8290 	bne.w	40b27a <_svfprintf_r+0x87a>
  40ad5a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40ad5c:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  40ad60:	ebcc 0b05 	rsb	fp, ip, r5
  40ad64:	f1bb 0f00 	cmp.w	fp, #0
  40ad68:	f340 8287 	ble.w	40b27a <_svfprintf_r+0x87a>
  40ad6c:	f1bb 0f10 	cmp.w	fp, #16
  40ad70:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40ad72:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40ad74:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 40af18 <_svfprintf_r+0x518>
  40ad78:	dd2c      	ble.n	40add4 <_svfprintf_r+0x3d4>
  40ad7a:	971b      	str	r7, [sp, #108]	; 0x6c
  40ad7c:	4630      	mov	r0, r6
  40ad7e:	4657      	mov	r7, sl
  40ad80:	2510      	movs	r5, #16
  40ad82:	46ca      	mov	sl, r9
  40ad84:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40ad86:	46a1      	mov	r9, r4
  40ad88:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40ad8a:	e006      	b.n	40ad9a <_svfprintf_r+0x39a>
  40ad8c:	f1ab 0b10 	sub.w	fp, fp, #16
  40ad90:	f1bb 0f10 	cmp.w	fp, #16
  40ad94:	f100 0008 	add.w	r0, r0, #8
  40ad98:	dd17      	ble.n	40adca <_svfprintf_r+0x3ca>
  40ad9a:	3201      	adds	r2, #1
  40ad9c:	3110      	adds	r1, #16
  40ad9e:	2a07      	cmp	r2, #7
  40ada0:	912d      	str	r1, [sp, #180]	; 0xb4
  40ada2:	922c      	str	r2, [sp, #176]	; 0xb0
  40ada4:	6007      	str	r7, [r0, #0]
  40ada6:	6045      	str	r5, [r0, #4]
  40ada8:	ddf0      	ble.n	40ad8c <_svfprintf_r+0x38c>
  40adaa:	4620      	mov	r0, r4
  40adac:	4631      	mov	r1, r6
  40adae:	aa2b      	add	r2, sp, #172	; 0xac
  40adb0:	f004 f8ac 	bl	40ef0c <__ssprint_r>
  40adb4:	2800      	cmp	r0, #0
  40adb6:	f47f af3b 	bne.w	40ac30 <_svfprintf_r+0x230>
  40adba:	f1ab 0b10 	sub.w	fp, fp, #16
  40adbe:	f1bb 0f10 	cmp.w	fp, #16
  40adc2:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40adc4:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40adc6:	a838      	add	r0, sp, #224	; 0xe0
  40adc8:	dce7      	bgt.n	40ad9a <_svfprintf_r+0x39a>
  40adca:	464c      	mov	r4, r9
  40adcc:	46d1      	mov	r9, sl
  40adce:	46ba      	mov	sl, r7
  40add0:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  40add2:	4606      	mov	r6, r0
  40add4:	3201      	adds	r2, #1
  40add6:	eb0b 0c01 	add.w	ip, fp, r1
  40adda:	2a07      	cmp	r2, #7
  40addc:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40ade0:	922c      	str	r2, [sp, #176]	; 0xb0
  40ade2:	e886 0c00 	stmia.w	r6, {sl, fp}
  40ade6:	f300 841a 	bgt.w	40b61e <_svfprintf_r+0xc1e>
  40adea:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40adee:	3608      	adds	r6, #8
  40adf0:	f1ba 0f00 	cmp.w	sl, #0
  40adf4:	d00f      	beq.n	40ae16 <_svfprintf_r+0x416>
  40adf6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40adf8:	f10c 0c01 	add.w	ip, ip, #1
  40adfc:	3301      	adds	r3, #1
  40adfe:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  40ae02:	2201      	movs	r2, #1
  40ae04:	2b07      	cmp	r3, #7
  40ae06:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40ae0a:	932c      	str	r3, [sp, #176]	; 0xb0
  40ae0c:	e886 0006 	stmia.w	r6, {r1, r2}
  40ae10:	f300 83a4 	bgt.w	40b55c <_svfprintf_r+0xb5c>
  40ae14:	3608      	adds	r6, #8
  40ae16:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40ae18:	b173      	cbz	r3, 40ae38 <_svfprintf_r+0x438>
  40ae1a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40ae1c:	f10c 0c02 	add.w	ip, ip, #2
  40ae20:	3301      	adds	r3, #1
  40ae22:	a924      	add	r1, sp, #144	; 0x90
  40ae24:	2202      	movs	r2, #2
  40ae26:	2b07      	cmp	r3, #7
  40ae28:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40ae2c:	932c      	str	r3, [sp, #176]	; 0xb0
  40ae2e:	e886 0006 	stmia.w	r6, {r1, r2}
  40ae32:	f300 8387 	bgt.w	40b544 <_svfprintf_r+0xb44>
  40ae36:	3608      	adds	r6, #8
  40ae38:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  40ae3a:	2d80      	cmp	r5, #128	; 0x80
  40ae3c:	f000 82ca 	beq.w	40b3d4 <_svfprintf_r+0x9d4>
  40ae40:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40ae42:	ebc4 0a05 	rsb	sl, r4, r5
  40ae46:	f1ba 0f00 	cmp.w	sl, #0
  40ae4a:	dd3b      	ble.n	40aec4 <_svfprintf_r+0x4c4>
  40ae4c:	f1ba 0f10 	cmp.w	sl, #16
  40ae50:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40ae52:	4d30      	ldr	r5, [pc, #192]	; (40af14 <_svfprintf_r+0x514>)
  40ae54:	dd2b      	ble.n	40aeae <_svfprintf_r+0x4ae>
  40ae56:	940a      	str	r4, [sp, #40]	; 0x28
  40ae58:	4632      	mov	r2, r6
  40ae5a:	f04f 0b10 	mov.w	fp, #16
  40ae5e:	462e      	mov	r6, r5
  40ae60:	4661      	mov	r1, ip
  40ae62:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40ae64:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40ae66:	e006      	b.n	40ae76 <_svfprintf_r+0x476>
  40ae68:	f1aa 0a10 	sub.w	sl, sl, #16
  40ae6c:	f1ba 0f10 	cmp.w	sl, #16
  40ae70:	f102 0208 	add.w	r2, r2, #8
  40ae74:	dd17      	ble.n	40aea6 <_svfprintf_r+0x4a6>
  40ae76:	3301      	adds	r3, #1
  40ae78:	3110      	adds	r1, #16
  40ae7a:	2b07      	cmp	r3, #7
  40ae7c:	912d      	str	r1, [sp, #180]	; 0xb4
  40ae7e:	932c      	str	r3, [sp, #176]	; 0xb0
  40ae80:	e882 0840 	stmia.w	r2, {r6, fp}
  40ae84:	ddf0      	ble.n	40ae68 <_svfprintf_r+0x468>
  40ae86:	4620      	mov	r0, r4
  40ae88:	4629      	mov	r1, r5
  40ae8a:	aa2b      	add	r2, sp, #172	; 0xac
  40ae8c:	f004 f83e 	bl	40ef0c <__ssprint_r>
  40ae90:	2800      	cmp	r0, #0
  40ae92:	f47f aecd 	bne.w	40ac30 <_svfprintf_r+0x230>
  40ae96:	f1aa 0a10 	sub.w	sl, sl, #16
  40ae9a:	f1ba 0f10 	cmp.w	sl, #16
  40ae9e:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40aea0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40aea2:	aa38      	add	r2, sp, #224	; 0xe0
  40aea4:	dce7      	bgt.n	40ae76 <_svfprintf_r+0x476>
  40aea6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40aea8:	4635      	mov	r5, r6
  40aeaa:	468c      	mov	ip, r1
  40aeac:	4616      	mov	r6, r2
  40aeae:	3301      	adds	r3, #1
  40aeb0:	44d4      	add	ip, sl
  40aeb2:	2b07      	cmp	r3, #7
  40aeb4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40aeb8:	932c      	str	r3, [sp, #176]	; 0xb0
  40aeba:	e886 0420 	stmia.w	r6, {r5, sl}
  40aebe:	f300 8335 	bgt.w	40b52c <_svfprintf_r+0xb2c>
  40aec2:	3608      	adds	r6, #8
  40aec4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40aec6:	05ed      	lsls	r5, r5, #23
  40aec8:	f100 8224 	bmi.w	40b314 <_svfprintf_r+0x914>
  40aecc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40aece:	44a4      	add	ip, r4
  40aed0:	3301      	adds	r3, #1
  40aed2:	2b07      	cmp	r3, #7
  40aed4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40aed8:	6037      	str	r7, [r6, #0]
  40aeda:	6074      	str	r4, [r6, #4]
  40aedc:	932c      	str	r3, [sp, #176]	; 0xb0
  40aede:	f300 830f 	bgt.w	40b500 <_svfprintf_r+0xb00>
  40aee2:	3608      	adds	r6, #8
  40aee4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40aee6:	0763      	lsls	r3, r4, #29
  40aee8:	d549      	bpl.n	40af7e <_svfprintf_r+0x57e>
  40aeea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40aeec:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40aeee:	1a2c      	subs	r4, r5, r0
  40aef0:	2c00      	cmp	r4, #0
  40aef2:	dd44      	ble.n	40af7e <_svfprintf_r+0x57e>
  40aef4:	2c10      	cmp	r4, #16
  40aef6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40aef8:	f8df a01c 	ldr.w	sl, [pc, #28]	; 40af18 <_svfprintf_r+0x518>
  40aefc:	dd2b      	ble.n	40af56 <_svfprintf_r+0x556>
  40aefe:	4657      	mov	r7, sl
  40af00:	2510      	movs	r5, #16
  40af02:	4662      	mov	r2, ip
  40af04:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  40af08:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  40af0c:	e00b      	b.n	40af26 <_svfprintf_r+0x526>
  40af0e:	bf00      	nop
  40af10:	004105e4 	.word	0x004105e4
  40af14:	004105b0 	.word	0x004105b0
  40af18:	00410604 	.word	0x00410604
  40af1c:	3c10      	subs	r4, #16
  40af1e:	2c10      	cmp	r4, #16
  40af20:	f106 0608 	add.w	r6, r6, #8
  40af24:	dd15      	ble.n	40af52 <_svfprintf_r+0x552>
  40af26:	3301      	adds	r3, #1
  40af28:	3210      	adds	r2, #16
  40af2a:	2b07      	cmp	r3, #7
  40af2c:	922d      	str	r2, [sp, #180]	; 0xb4
  40af2e:	932c      	str	r3, [sp, #176]	; 0xb0
  40af30:	6037      	str	r7, [r6, #0]
  40af32:	6075      	str	r5, [r6, #4]
  40af34:	ddf2      	ble.n	40af1c <_svfprintf_r+0x51c>
  40af36:	4650      	mov	r0, sl
  40af38:	4641      	mov	r1, r8
  40af3a:	aa2b      	add	r2, sp, #172	; 0xac
  40af3c:	f003 ffe6 	bl	40ef0c <__ssprint_r>
  40af40:	2800      	cmp	r0, #0
  40af42:	f47f ae75 	bne.w	40ac30 <_svfprintf_r+0x230>
  40af46:	3c10      	subs	r4, #16
  40af48:	2c10      	cmp	r4, #16
  40af4a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40af4c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40af4e:	ae38      	add	r6, sp, #224	; 0xe0
  40af50:	dce9      	bgt.n	40af26 <_svfprintf_r+0x526>
  40af52:	4694      	mov	ip, r2
  40af54:	46ba      	mov	sl, r7
  40af56:	3301      	adds	r3, #1
  40af58:	44a4      	add	ip, r4
  40af5a:	2b07      	cmp	r3, #7
  40af5c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40af60:	932c      	str	r3, [sp, #176]	; 0xb0
  40af62:	f8c6 a000 	str.w	sl, [r6]
  40af66:	6074      	str	r4, [r6, #4]
  40af68:	dd09      	ble.n	40af7e <_svfprintf_r+0x57e>
  40af6a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40af6c:	990c      	ldr	r1, [sp, #48]	; 0x30
  40af6e:	aa2b      	add	r2, sp, #172	; 0xac
  40af70:	f003 ffcc 	bl	40ef0c <__ssprint_r>
  40af74:	2800      	cmp	r0, #0
  40af76:	f47f ae5b 	bne.w	40ac30 <_svfprintf_r+0x230>
  40af7a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40af7e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40af80:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40af82:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40af84:	42a8      	cmp	r0, r5
  40af86:	bfac      	ite	ge
  40af88:	1824      	addge	r4, r4, r0
  40af8a:	1964      	addlt	r4, r4, r5
  40af8c:	940e      	str	r4, [sp, #56]	; 0x38
  40af8e:	f1bc 0f00 	cmp.w	ip, #0
  40af92:	f040 82c1 	bne.w	40b518 <_svfprintf_r+0xb18>
  40af96:	2300      	movs	r3, #0
  40af98:	932c      	str	r3, [sp, #176]	; 0xb0
  40af9a:	ae38      	add	r6, sp, #224	; 0xe0
  40af9c:	e556      	b.n	40aa4c <_svfprintf_r+0x4c>
  40af9e:	f899 8000 	ldrb.w	r8, [r9]
  40afa2:	2a00      	cmp	r2, #0
  40afa4:	f47f ad88 	bne.w	40aab8 <_svfprintf_r+0xb8>
  40afa8:	2220      	movs	r2, #32
  40afaa:	e585      	b.n	40aab8 <_svfprintf_r+0xb8>
  40afac:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40afae:	f045 0501 	orr.w	r5, r5, #1
  40afb2:	9509      	str	r5, [sp, #36]	; 0x24
  40afb4:	f899 8000 	ldrb.w	r8, [r9]
  40afb8:	e57e      	b.n	40aab8 <_svfprintf_r+0xb8>
  40afba:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40afbc:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  40afc0:	9509      	str	r5, [sp, #36]	; 0x24
  40afc2:	f899 8000 	ldrb.w	r8, [r9]
  40afc6:	e577      	b.n	40aab8 <_svfprintf_r+0xb8>
  40afc8:	2400      	movs	r4, #0
  40afca:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40afce:	940f      	str	r4, [sp, #60]	; 0x3c
  40afd0:	4621      	mov	r1, r4
  40afd2:	f819 8b01 	ldrb.w	r8, [r9], #1
  40afd6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40afda:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  40afde:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40afe2:	2b09      	cmp	r3, #9
  40afe4:	d9f5      	bls.n	40afd2 <_svfprintf_r+0x5d2>
  40afe6:	910f      	str	r1, [sp, #60]	; 0x3c
  40afe8:	e568      	b.n	40aabc <_svfprintf_r+0xbc>
  40afea:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40afee:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40aff2:	f04c 0c10 	orr.w	ip, ip, #16
  40aff6:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40affa:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40affc:	06a5      	lsls	r5, r4, #26
  40affe:	f140 80b2 	bpl.w	40b166 <_svfprintf_r+0x766>
  40b002:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40b004:	1de9      	adds	r1, r5, #7
  40b006:	f021 0107 	bic.w	r1, r1, #7
  40b00a:	e9d1 2300 	ldrd	r2, r3, [r1]
  40b00e:	3108      	adds	r1, #8
  40b010:	9110      	str	r1, [sp, #64]	; 0x40
  40b012:	4614      	mov	r4, r2
  40b014:	461d      	mov	r5, r3
  40b016:	2a00      	cmp	r2, #0
  40b018:	f173 0c00 	sbcs.w	ip, r3, #0
  40b01c:	f2c0 8394 	blt.w	40b748 <_svfprintf_r+0xd48>
  40b020:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40b024:	2301      	movs	r3, #1
  40b026:	e659      	b.n	40acdc <_svfprintf_r+0x2dc>
  40b028:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b02a:	4cb6      	ldr	r4, [pc, #728]	; (40b304 <_svfprintf_r+0x904>)
  40b02c:	06af      	lsls	r7, r5, #26
  40b02e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40b032:	941a      	str	r4, [sp, #104]	; 0x68
  40b034:	f53f ae2f 	bmi.w	40ac96 <_svfprintf_r+0x296>
  40b038:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b03a:	06ed      	lsls	r5, r5, #27
  40b03c:	f140 8443 	bpl.w	40b8c6 <_svfprintf_r+0xec6>
  40b040:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40b044:	2500      	movs	r5, #0
  40b046:	f8dc 4000 	ldr.w	r4, [ip]
  40b04a:	f10c 0c04 	add.w	ip, ip, #4
  40b04e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40b052:	e62b      	b.n	40acac <_svfprintf_r+0x2ac>
  40b054:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40b058:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40b05c:	f01c 0f20 	tst.w	ip, #32
  40b060:	f000 8440 	beq.w	40b8e4 <_svfprintf_r+0xee4>
  40b064:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40b066:	6821      	ldr	r1, [r4, #0]
  40b068:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40b06a:	17e5      	asrs	r5, r4, #31
  40b06c:	462b      	mov	r3, r5
  40b06e:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40b070:	4622      	mov	r2, r4
  40b072:	3504      	adds	r5, #4
  40b074:	9510      	str	r5, [sp, #64]	; 0x40
  40b076:	e9c1 2300 	strd	r2, r3, [r1]
  40b07a:	e4e7      	b.n	40aa4c <_svfprintf_r+0x4c>
  40b07c:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40b07e:	f04f 0a00 	mov.w	sl, #0
  40b082:	6827      	ldr	r7, [r4, #0]
  40b084:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40b088:	1d25      	adds	r5, r4, #4
  40b08a:	2f00      	cmp	r7, #0
  40b08c:	f000 85e9 	beq.w	40bc62 <_svfprintf_r+0x1262>
  40b090:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40b092:	4638      	mov	r0, r7
  40b094:	2c00      	cmp	r4, #0
  40b096:	f2c0 859b 	blt.w	40bbd0 <_svfprintf_r+0x11d0>
  40b09a:	4651      	mov	r1, sl
  40b09c:	4622      	mov	r2, r4
  40b09e:	f003 fb11 	bl	40e6c4 <memchr>
  40b0a2:	2800      	cmp	r0, #0
  40b0a4:	f000 8613 	beq.w	40bcce <_svfprintf_r+0x12ce>
  40b0a8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40b0aa:	1bc0      	subs	r0, r0, r7
  40b0ac:	42a0      	cmp	r0, r4
  40b0ae:	bfb8      	it	lt
  40b0b0:	4604      	movlt	r4, r0
  40b0b2:	9510      	str	r5, [sp, #64]	; 0x40
  40b0b4:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  40b0b8:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40b0bc:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  40b0c0:	950b      	str	r5, [sp, #44]	; 0x2c
  40b0c2:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40b0c6:	e632      	b.n	40ad2e <_svfprintf_r+0x32e>
  40b0c8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40b0cc:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  40b0d0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40b0d4:	f899 8000 	ldrb.w	r8, [r9]
  40b0d8:	e4ee      	b.n	40aab8 <_svfprintf_r+0xb8>
  40b0da:	f899 8000 	ldrb.w	r8, [r9]
  40b0de:	464b      	mov	r3, r9
  40b0e0:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  40b0e4:	f000 847f 	beq.w	40b9e6 <_svfprintf_r+0xfe6>
  40b0e8:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b0ea:	f045 0510 	orr.w	r5, r5, #16
  40b0ee:	9509      	str	r5, [sp, #36]	; 0x24
  40b0f0:	e4e2      	b.n	40aab8 <_svfprintf_r+0xb8>
  40b0f2:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40b0f4:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40b0f6:	6824      	ldr	r4, [r4, #0]
  40b0f8:	1d2b      	adds	r3, r5, #4
  40b0fa:	2c00      	cmp	r4, #0
  40b0fc:	940f      	str	r4, [sp, #60]	; 0x3c
  40b0fe:	f6ff ad7d 	blt.w	40abfc <_svfprintf_r+0x1fc>
  40b102:	9310      	str	r3, [sp, #64]	; 0x40
  40b104:	f899 8000 	ldrb.w	r8, [r9]
  40b108:	e4d6      	b.n	40aab8 <_svfprintf_r+0xb8>
  40b10a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40b10c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40b110:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40b112:	487d      	ldr	r0, [pc, #500]	; (40b308 <_svfprintf_r+0x908>)
  40b114:	3504      	adds	r5, #4
  40b116:	681c      	ldr	r4, [r3, #0]
  40b118:	f04f 0878 	mov.w	r8, #120	; 0x78
  40b11c:	2330      	movs	r3, #48	; 0x30
  40b11e:	f04c 0c02 	orr.w	ip, ip, #2
  40b122:	9510      	str	r5, [sp, #64]	; 0x40
  40b124:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40b128:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40b12c:	2500      	movs	r5, #0
  40b12e:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40b132:	901a      	str	r0, [sp, #104]	; 0x68
  40b134:	2302      	movs	r3, #2
  40b136:	e5cd      	b.n	40acd4 <_svfprintf_r+0x2d4>
  40b138:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40b13a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40b13c:	681a      	ldr	r2, [r3, #0]
  40b13e:	2401      	movs	r4, #1
  40b140:	2300      	movs	r3, #0
  40b142:	3504      	adds	r5, #4
  40b144:	469a      	mov	sl, r3
  40b146:	940b      	str	r4, [sp, #44]	; 0x2c
  40b148:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  40b14c:	9510      	str	r5, [sp, #64]	; 0x40
  40b14e:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40b152:	930a      	str	r3, [sp, #40]	; 0x28
  40b154:	9314      	str	r3, [sp, #80]	; 0x50
  40b156:	af2e      	add	r7, sp, #184	; 0xb8
  40b158:	e5ef      	b.n	40ad3a <_svfprintf_r+0x33a>
  40b15a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40b15c:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40b160:	06a5      	lsls	r5, r4, #26
  40b162:	f53f af4e 	bmi.w	40b002 <_svfprintf_r+0x602>
  40b166:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40b16a:	f01c 0f10 	tst.w	ip, #16
  40b16e:	f040 82df 	bne.w	40b730 <_svfprintf_r+0xd30>
  40b172:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40b176:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40b17a:	f000 82d9 	beq.w	40b730 <_svfprintf_r+0xd30>
  40b17e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40b182:	f9bc 4000 	ldrsh.w	r4, [ip]
  40b186:	f10c 0c04 	add.w	ip, ip, #4
  40b18a:	17e5      	asrs	r5, r4, #31
  40b18c:	4622      	mov	r2, r4
  40b18e:	462b      	mov	r3, r5
  40b190:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40b194:	e73f      	b.n	40b016 <_svfprintf_r+0x616>
  40b196:	f899 8000 	ldrb.w	r8, [r9]
  40b19a:	222b      	movs	r2, #43	; 0x2b
  40b19c:	e48c      	b.n	40aab8 <_svfprintf_r+0xb8>
  40b19e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b1a0:	f045 0508 	orr.w	r5, r5, #8
  40b1a4:	9509      	str	r5, [sp, #36]	; 0x24
  40b1a6:	f899 8000 	ldrb.w	r8, [r9]
  40b1aa:	e485      	b.n	40aab8 <_svfprintf_r+0xb8>
  40b1ac:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40b1ae:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40b1b2:	1deb      	adds	r3, r5, #7
  40b1b4:	f023 0307 	bic.w	r3, r3, #7
  40b1b8:	f103 0c08 	add.w	ip, r3, #8
  40b1bc:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40b1c0:	e9d3 4500 	ldrd	r4, r5, [r3]
  40b1c4:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40b1c8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40b1cc:	f003 fe34 	bl	40ee38 <__fpclassifyd>
  40b1d0:	2801      	cmp	r0, #1
  40b1d2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40b1d6:	f040 835c 	bne.w	40b892 <_svfprintf_r+0xe92>
  40b1da:	2200      	movs	r2, #0
  40b1dc:	2300      	movs	r3, #0
  40b1de:	f7fe fb87 	bl	4098f0 <__aeabi_dcmplt>
  40b1e2:	2800      	cmp	r0, #0
  40b1e4:	f040 8563 	bne.w	40bcae <_svfprintf_r+0x12ae>
  40b1e8:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40b1ec:	2503      	movs	r5, #3
  40b1ee:	950b      	str	r5, [sp, #44]	; 0x2c
  40b1f0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b1f2:	4f46      	ldr	r7, [pc, #280]	; (40b30c <_svfprintf_r+0x90c>)
  40b1f4:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  40b1f8:	4b45      	ldr	r3, [pc, #276]	; (40b310 <_svfprintf_r+0x910>)
  40b1fa:	2400      	movs	r4, #0
  40b1fc:	9509      	str	r5, [sp, #36]	; 0x24
  40b1fe:	2500      	movs	r5, #0
  40b200:	940a      	str	r4, [sp, #40]	; 0x28
  40b202:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40b206:	bfd8      	it	le
  40b208:	461f      	movle	r7, r3
  40b20a:	2403      	movs	r4, #3
  40b20c:	9514      	str	r5, [sp, #80]	; 0x50
  40b20e:	e58e      	b.n	40ad2e <_svfprintf_r+0x32e>
  40b210:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40b214:	f04c 0c20 	orr.w	ip, ip, #32
  40b218:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40b21c:	f899 8000 	ldrb.w	r8, [r9]
  40b220:	e44a      	b.n	40aab8 <_svfprintf_r+0xb8>
  40b222:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40b224:	1de3      	adds	r3, r4, #7
  40b226:	f023 0307 	bic.w	r3, r3, #7
  40b22a:	f103 0508 	add.w	r5, r3, #8
  40b22e:	9510      	str	r5, [sp, #64]	; 0x40
  40b230:	e9d3 4500 	ldrd	r4, r5, [r3]
  40b234:	2300      	movs	r3, #0
  40b236:	e54d      	b.n	40acd4 <_svfprintf_r+0x2d4>
  40b238:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40b23a:	1deb      	adds	r3, r5, #7
  40b23c:	f023 0307 	bic.w	r3, r3, #7
  40b240:	f103 0c08 	add.w	ip, r3, #8
  40b244:	e9d3 4500 	ldrd	r4, r5, [r3]
  40b248:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40b24c:	2301      	movs	r3, #1
  40b24e:	e541      	b.n	40acd4 <_svfprintf_r+0x2d4>
  40b250:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40b254:	f1b8 0f00 	cmp.w	r8, #0
  40b258:	f43f ace3 	beq.w	40ac22 <_svfprintf_r+0x222>
  40b25c:	2300      	movs	r3, #0
  40b25e:	f04f 0c01 	mov.w	ip, #1
  40b262:	469a      	mov	sl, r3
  40b264:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40b268:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  40b26c:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40b270:	930a      	str	r3, [sp, #40]	; 0x28
  40b272:	9314      	str	r3, [sp, #80]	; 0x50
  40b274:	4664      	mov	r4, ip
  40b276:	af2e      	add	r7, sp, #184	; 0xb8
  40b278:	e55f      	b.n	40ad3a <_svfprintf_r+0x33a>
  40b27a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40b27e:	e5b7      	b.n	40adf0 <_svfprintf_r+0x3f0>
  40b280:	2b01      	cmp	r3, #1
  40b282:	f000 80ec 	beq.w	40b45e <_svfprintf_r+0xa5e>
  40b286:	2b02      	cmp	r3, #2
  40b288:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  40b28c:	d118      	bne.n	40b2c0 <_svfprintf_r+0x8c0>
  40b28e:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  40b292:	4619      	mov	r1, r3
  40b294:	f004 000f 	and.w	r0, r4, #15
  40b298:	0922      	lsrs	r2, r4, #4
  40b29a:	f81c 0000 	ldrb.w	r0, [ip, r0]
  40b29e:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40b2a2:	092b      	lsrs	r3, r5, #4
  40b2a4:	7008      	strb	r0, [r1, #0]
  40b2a6:	ea52 0003 	orrs.w	r0, r2, r3
  40b2aa:	460f      	mov	r7, r1
  40b2ac:	4614      	mov	r4, r2
  40b2ae:	461d      	mov	r5, r3
  40b2b0:	f101 31ff 	add.w	r1, r1, #4294967295
  40b2b4:	d1ee      	bne.n	40b294 <_svfprintf_r+0x894>
  40b2b6:	9d08      	ldr	r5, [sp, #32]
  40b2b8:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  40b2bc:	1bec      	subs	r4, r5, r7
  40b2be:	e52d      	b.n	40ad1c <_svfprintf_r+0x31c>
  40b2c0:	08e0      	lsrs	r0, r4, #3
  40b2c2:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40b2c6:	f004 0207 	and.w	r2, r4, #7
  40b2ca:	08e9      	lsrs	r1, r5, #3
  40b2cc:	3230      	adds	r2, #48	; 0x30
  40b2ce:	ea50 0c01 	orrs.w	ip, r0, r1
  40b2d2:	461f      	mov	r7, r3
  40b2d4:	701a      	strb	r2, [r3, #0]
  40b2d6:	4604      	mov	r4, r0
  40b2d8:	460d      	mov	r5, r1
  40b2da:	f103 33ff 	add.w	r3, r3, #4294967295
  40b2de:	d1ef      	bne.n	40b2c0 <_svfprintf_r+0x8c0>
  40b2e0:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40b2e2:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  40b2e6:	07e0      	lsls	r0, r4, #31
  40b2e8:	4639      	mov	r1, r7
  40b2ea:	f140 80c1 	bpl.w	40b470 <_svfprintf_r+0xa70>
  40b2ee:	2a30      	cmp	r2, #48	; 0x30
  40b2f0:	f000 80be 	beq.w	40b470 <_svfprintf_r+0xa70>
  40b2f4:	9d08      	ldr	r5, [sp, #32]
  40b2f6:	461f      	mov	r7, r3
  40b2f8:	2330      	movs	r3, #48	; 0x30
  40b2fa:	1bec      	subs	r4, r5, r7
  40b2fc:	f801 3c01 	strb.w	r3, [r1, #-1]
  40b300:	e50c      	b.n	40ad1c <_svfprintf_r+0x31c>
  40b302:	bf00      	nop
  40b304:	004105d0 	.word	0x004105d0
  40b308:	004105e4 	.word	0x004105e4
  40b30c:	004105c4 	.word	0x004105c4
  40b310:	004105c0 	.word	0x004105c0
  40b314:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40b318:	f340 80ad 	ble.w	40b476 <_svfprintf_r+0xa76>
  40b31c:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40b320:	2200      	movs	r2, #0
  40b322:	2300      	movs	r3, #0
  40b324:	f8cd c01c 	str.w	ip, [sp, #28]
  40b328:	f7fe fad8 	bl	4098dc <__aeabi_dcmpeq>
  40b32c:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40b330:	2800      	cmp	r0, #0
  40b332:	f000 8126 	beq.w	40b582 <_svfprintf_r+0xb82>
  40b336:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b338:	49aa      	ldr	r1, [pc, #680]	; (40b5e4 <_svfprintf_r+0xbe4>)
  40b33a:	3301      	adds	r3, #1
  40b33c:	f10c 0c01 	add.w	ip, ip, #1
  40b340:	2201      	movs	r2, #1
  40b342:	2b07      	cmp	r3, #7
  40b344:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40b348:	932c      	str	r3, [sp, #176]	; 0xb0
  40b34a:	e886 0006 	stmia.w	r6, {r1, r2}
  40b34e:	f300 82ed 	bgt.w	40b92c <_svfprintf_r+0xf2c>
  40b352:	3608      	adds	r6, #8
  40b354:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40b356:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40b358:	42a3      	cmp	r3, r4
  40b35a:	db03      	blt.n	40b364 <_svfprintf_r+0x964>
  40b35c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b35e:	07ec      	lsls	r4, r5, #31
  40b360:	f57f adc0 	bpl.w	40aee4 <_svfprintf_r+0x4e4>
  40b364:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b366:	9c18      	ldr	r4, [sp, #96]	; 0x60
  40b368:	3301      	adds	r3, #1
  40b36a:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40b36c:	44a4      	add	ip, r4
  40b36e:	2b07      	cmp	r3, #7
  40b370:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40b374:	6035      	str	r5, [r6, #0]
  40b376:	6074      	str	r4, [r6, #4]
  40b378:	932c      	str	r3, [sp, #176]	; 0xb0
  40b37a:	f300 833e 	bgt.w	40b9fa <_svfprintf_r+0xffa>
  40b37e:	3608      	adds	r6, #8
  40b380:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40b382:	1e6c      	subs	r4, r5, #1
  40b384:	2c00      	cmp	r4, #0
  40b386:	f77f adad 	ble.w	40aee4 <_svfprintf_r+0x4e4>
  40b38a:	2c10      	cmp	r4, #16
  40b38c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b38e:	4d96      	ldr	r5, [pc, #600]	; (40b5e8 <_svfprintf_r+0xbe8>)
  40b390:	f340 8197 	ble.w	40b6c2 <_svfprintf_r+0xcc2>
  40b394:	2710      	movs	r7, #16
  40b396:	4662      	mov	r2, ip
  40b398:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40b39c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40b3a0:	e004      	b.n	40b3ac <_svfprintf_r+0x9ac>
  40b3a2:	3608      	adds	r6, #8
  40b3a4:	3c10      	subs	r4, #16
  40b3a6:	2c10      	cmp	r4, #16
  40b3a8:	f340 818a 	ble.w	40b6c0 <_svfprintf_r+0xcc0>
  40b3ac:	3301      	adds	r3, #1
  40b3ae:	3210      	adds	r2, #16
  40b3b0:	2b07      	cmp	r3, #7
  40b3b2:	922d      	str	r2, [sp, #180]	; 0xb4
  40b3b4:	932c      	str	r3, [sp, #176]	; 0xb0
  40b3b6:	e886 00a0 	stmia.w	r6, {r5, r7}
  40b3ba:	ddf2      	ble.n	40b3a2 <_svfprintf_r+0x9a2>
  40b3bc:	4640      	mov	r0, r8
  40b3be:	4651      	mov	r1, sl
  40b3c0:	aa2b      	add	r2, sp, #172	; 0xac
  40b3c2:	f003 fda3 	bl	40ef0c <__ssprint_r>
  40b3c6:	2800      	cmp	r0, #0
  40b3c8:	f47f ac32 	bne.w	40ac30 <_svfprintf_r+0x230>
  40b3cc:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40b3ce:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b3d0:	ae38      	add	r6, sp, #224	; 0xe0
  40b3d2:	e7e7      	b.n	40b3a4 <_svfprintf_r+0x9a4>
  40b3d4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40b3d6:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40b3d8:	ebc0 0a05 	rsb	sl, r0, r5
  40b3dc:	f1ba 0f00 	cmp.w	sl, #0
  40b3e0:	f77f ad2e 	ble.w	40ae40 <_svfprintf_r+0x440>
  40b3e4:	f1ba 0f10 	cmp.w	sl, #16
  40b3e8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b3ea:	4d7f      	ldr	r5, [pc, #508]	; (40b5e8 <_svfprintf_r+0xbe8>)
  40b3ec:	dd2b      	ble.n	40b446 <_svfprintf_r+0xa46>
  40b3ee:	9412      	str	r4, [sp, #72]	; 0x48
  40b3f0:	4632      	mov	r2, r6
  40b3f2:	f04f 0b10 	mov.w	fp, #16
  40b3f6:	462e      	mov	r6, r5
  40b3f8:	4661      	mov	r1, ip
  40b3fa:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40b3fc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40b3fe:	e006      	b.n	40b40e <_svfprintf_r+0xa0e>
  40b400:	f1aa 0a10 	sub.w	sl, sl, #16
  40b404:	f1ba 0f10 	cmp.w	sl, #16
  40b408:	f102 0208 	add.w	r2, r2, #8
  40b40c:	dd17      	ble.n	40b43e <_svfprintf_r+0xa3e>
  40b40e:	3301      	adds	r3, #1
  40b410:	3110      	adds	r1, #16
  40b412:	2b07      	cmp	r3, #7
  40b414:	912d      	str	r1, [sp, #180]	; 0xb4
  40b416:	932c      	str	r3, [sp, #176]	; 0xb0
  40b418:	e882 0840 	stmia.w	r2, {r6, fp}
  40b41c:	ddf0      	ble.n	40b400 <_svfprintf_r+0xa00>
  40b41e:	4620      	mov	r0, r4
  40b420:	4629      	mov	r1, r5
  40b422:	aa2b      	add	r2, sp, #172	; 0xac
  40b424:	f003 fd72 	bl	40ef0c <__ssprint_r>
  40b428:	2800      	cmp	r0, #0
  40b42a:	f47f ac01 	bne.w	40ac30 <_svfprintf_r+0x230>
  40b42e:	f1aa 0a10 	sub.w	sl, sl, #16
  40b432:	f1ba 0f10 	cmp.w	sl, #16
  40b436:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40b438:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b43a:	aa38      	add	r2, sp, #224	; 0xe0
  40b43c:	dce7      	bgt.n	40b40e <_svfprintf_r+0xa0e>
  40b43e:	9c12      	ldr	r4, [sp, #72]	; 0x48
  40b440:	4635      	mov	r5, r6
  40b442:	468c      	mov	ip, r1
  40b444:	4616      	mov	r6, r2
  40b446:	3301      	adds	r3, #1
  40b448:	44d4      	add	ip, sl
  40b44a:	2b07      	cmp	r3, #7
  40b44c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40b450:	932c      	str	r3, [sp, #176]	; 0xb0
  40b452:	e886 0420 	stmia.w	r6, {r5, sl}
  40b456:	f300 820f 	bgt.w	40b878 <_svfprintf_r+0xe78>
  40b45a:	3608      	adds	r6, #8
  40b45c:	e4f0      	b.n	40ae40 <_svfprintf_r+0x440>
  40b45e:	2d00      	cmp	r5, #0
  40b460:	bf08      	it	eq
  40b462:	2c0a      	cmpeq	r4, #10
  40b464:	f080 8138 	bcs.w	40b6d8 <_svfprintf_r+0xcd8>
  40b468:	3430      	adds	r4, #48	; 0x30
  40b46a:	af48      	add	r7, sp, #288	; 0x120
  40b46c:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40b470:	9d08      	ldr	r5, [sp, #32]
  40b472:	1bec      	subs	r4, r5, r7
  40b474:	e452      	b.n	40ad1c <_svfprintf_r+0x31c>
  40b476:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40b478:	2c01      	cmp	r4, #1
  40b47a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40b47c:	f340 81d2 	ble.w	40b824 <_svfprintf_r+0xe24>
  40b480:	3401      	adds	r4, #1
  40b482:	f10c 0301 	add.w	r3, ip, #1
  40b486:	2201      	movs	r2, #1
  40b488:	2c07      	cmp	r4, #7
  40b48a:	932d      	str	r3, [sp, #180]	; 0xb4
  40b48c:	6037      	str	r7, [r6, #0]
  40b48e:	942c      	str	r4, [sp, #176]	; 0xb0
  40b490:	6072      	str	r2, [r6, #4]
  40b492:	f300 81d8 	bgt.w	40b846 <_svfprintf_r+0xe46>
  40b496:	3608      	adds	r6, #8
  40b498:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40b49a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  40b49e:	3401      	adds	r4, #1
  40b4a0:	6035      	str	r5, [r6, #0]
  40b4a2:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40b4a4:	4498      	add	r8, r3
  40b4a6:	2c07      	cmp	r4, #7
  40b4a8:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40b4ac:	942c      	str	r4, [sp, #176]	; 0xb0
  40b4ae:	6075      	str	r5, [r6, #4]
  40b4b0:	f300 81d5 	bgt.w	40b85e <_svfprintf_r+0xe5e>
  40b4b4:	3608      	adds	r6, #8
  40b4b6:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40b4ba:	2200      	movs	r2, #0
  40b4bc:	2300      	movs	r3, #0
  40b4be:	f7fe fa0d 	bl	4098dc <__aeabi_dcmpeq>
  40b4c2:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40b4c4:	2800      	cmp	r0, #0
  40b4c6:	f040 80b9 	bne.w	40b63c <_svfprintf_r+0xc3c>
  40b4ca:	1e6b      	subs	r3, r5, #1
  40b4cc:	3401      	adds	r4, #1
  40b4ce:	3701      	adds	r7, #1
  40b4d0:	4498      	add	r8, r3
  40b4d2:	2c07      	cmp	r4, #7
  40b4d4:	942c      	str	r4, [sp, #176]	; 0xb0
  40b4d6:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40b4da:	6037      	str	r7, [r6, #0]
  40b4dc:	6073      	str	r3, [r6, #4]
  40b4de:	f300 80e2 	bgt.w	40b6a6 <_svfprintf_r+0xca6>
  40b4e2:	3608      	adds	r6, #8
  40b4e4:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  40b4e8:	3401      	adds	r4, #1
  40b4ea:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40b4ec:	44c4      	add	ip, r8
  40b4ee:	ab27      	add	r3, sp, #156	; 0x9c
  40b4f0:	2c07      	cmp	r4, #7
  40b4f2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40b4f6:	942c      	str	r4, [sp, #176]	; 0xb0
  40b4f8:	e886 0028 	stmia.w	r6, {r3, r5}
  40b4fc:	f77f acf1 	ble.w	40aee2 <_svfprintf_r+0x4e2>
  40b500:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b502:	990c      	ldr	r1, [sp, #48]	; 0x30
  40b504:	aa2b      	add	r2, sp, #172	; 0xac
  40b506:	f003 fd01 	bl	40ef0c <__ssprint_r>
  40b50a:	2800      	cmp	r0, #0
  40b50c:	f47f ab90 	bne.w	40ac30 <_svfprintf_r+0x230>
  40b510:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40b514:	ae38      	add	r6, sp, #224	; 0xe0
  40b516:	e4e5      	b.n	40aee4 <_svfprintf_r+0x4e4>
  40b518:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b51a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40b51c:	aa2b      	add	r2, sp, #172	; 0xac
  40b51e:	f003 fcf5 	bl	40ef0c <__ssprint_r>
  40b522:	2800      	cmp	r0, #0
  40b524:	f43f ad37 	beq.w	40af96 <_svfprintf_r+0x596>
  40b528:	f7ff bb82 	b.w	40ac30 <_svfprintf_r+0x230>
  40b52c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b52e:	990c      	ldr	r1, [sp, #48]	; 0x30
  40b530:	aa2b      	add	r2, sp, #172	; 0xac
  40b532:	f003 fceb 	bl	40ef0c <__ssprint_r>
  40b536:	2800      	cmp	r0, #0
  40b538:	f47f ab7a 	bne.w	40ac30 <_svfprintf_r+0x230>
  40b53c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40b540:	ae38      	add	r6, sp, #224	; 0xe0
  40b542:	e4bf      	b.n	40aec4 <_svfprintf_r+0x4c4>
  40b544:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b546:	990c      	ldr	r1, [sp, #48]	; 0x30
  40b548:	aa2b      	add	r2, sp, #172	; 0xac
  40b54a:	f003 fcdf 	bl	40ef0c <__ssprint_r>
  40b54e:	2800      	cmp	r0, #0
  40b550:	f47f ab6e 	bne.w	40ac30 <_svfprintf_r+0x230>
  40b554:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40b558:	ae38      	add	r6, sp, #224	; 0xe0
  40b55a:	e46d      	b.n	40ae38 <_svfprintf_r+0x438>
  40b55c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b55e:	990c      	ldr	r1, [sp, #48]	; 0x30
  40b560:	aa2b      	add	r2, sp, #172	; 0xac
  40b562:	f003 fcd3 	bl	40ef0c <__ssprint_r>
  40b566:	2800      	cmp	r0, #0
  40b568:	f47f ab62 	bne.w	40ac30 <_svfprintf_r+0x230>
  40b56c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40b570:	ae38      	add	r6, sp, #224	; 0xe0
  40b572:	e450      	b.n	40ae16 <_svfprintf_r+0x416>
  40b574:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40b576:	af38      	add	r7, sp, #224	; 0xe0
  40b578:	f7ff bbd0 	b.w	40ad1c <_svfprintf_r+0x31c>
  40b57c:	2302      	movs	r3, #2
  40b57e:	f7ff bba9 	b.w	40acd4 <_svfprintf_r+0x2d4>
  40b582:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40b584:	2b00      	cmp	r3, #0
  40b586:	f340 81dd 	ble.w	40b944 <_svfprintf_r+0xf44>
  40b58a:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40b58c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40b58e:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  40b592:	42ac      	cmp	r4, r5
  40b594:	bfa8      	it	ge
  40b596:	462c      	movge	r4, r5
  40b598:	2c00      	cmp	r4, #0
  40b59a:	44ba      	add	sl, r7
  40b59c:	dd0b      	ble.n	40b5b6 <_svfprintf_r+0xbb6>
  40b59e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b5a0:	44a4      	add	ip, r4
  40b5a2:	3301      	adds	r3, #1
  40b5a4:	2b07      	cmp	r3, #7
  40b5a6:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40b5aa:	6037      	str	r7, [r6, #0]
  40b5ac:	6074      	str	r4, [r6, #4]
  40b5ae:	932c      	str	r3, [sp, #176]	; 0xb0
  40b5b0:	f300 831e 	bgt.w	40bbf0 <_svfprintf_r+0x11f0>
  40b5b4:	3608      	adds	r6, #8
  40b5b6:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40b5b8:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  40b5bc:	1b2c      	subs	r4, r5, r4
  40b5be:	2c00      	cmp	r4, #0
  40b5c0:	f340 80d7 	ble.w	40b772 <_svfprintf_r+0xd72>
  40b5c4:	2c10      	cmp	r4, #16
  40b5c6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b5c8:	4d07      	ldr	r5, [pc, #28]	; (40b5e8 <_svfprintf_r+0xbe8>)
  40b5ca:	f340 81a3 	ble.w	40b914 <_svfprintf_r+0xf14>
  40b5ce:	970a      	str	r7, [sp, #40]	; 0x28
  40b5d0:	f04f 0810 	mov.w	r8, #16
  40b5d4:	462f      	mov	r7, r5
  40b5d6:	4662      	mov	r2, ip
  40b5d8:	4625      	mov	r5, r4
  40b5da:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  40b5de:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40b5e0:	e009      	b.n	40b5f6 <_svfprintf_r+0xbf6>
  40b5e2:	bf00      	nop
  40b5e4:	00410600 	.word	0x00410600
  40b5e8:	004105b0 	.word	0x004105b0
  40b5ec:	3608      	adds	r6, #8
  40b5ee:	3d10      	subs	r5, #16
  40b5f0:	2d10      	cmp	r5, #16
  40b5f2:	f340 818b 	ble.w	40b90c <_svfprintf_r+0xf0c>
  40b5f6:	3301      	adds	r3, #1
  40b5f8:	3210      	adds	r2, #16
  40b5fa:	2b07      	cmp	r3, #7
  40b5fc:	922d      	str	r2, [sp, #180]	; 0xb4
  40b5fe:	932c      	str	r3, [sp, #176]	; 0xb0
  40b600:	e886 0180 	stmia.w	r6, {r7, r8}
  40b604:	ddf2      	ble.n	40b5ec <_svfprintf_r+0xbec>
  40b606:	4658      	mov	r0, fp
  40b608:	4621      	mov	r1, r4
  40b60a:	aa2b      	add	r2, sp, #172	; 0xac
  40b60c:	f003 fc7e 	bl	40ef0c <__ssprint_r>
  40b610:	2800      	cmp	r0, #0
  40b612:	f47f ab0d 	bne.w	40ac30 <_svfprintf_r+0x230>
  40b616:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40b618:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b61a:	ae38      	add	r6, sp, #224	; 0xe0
  40b61c:	e7e7      	b.n	40b5ee <_svfprintf_r+0xbee>
  40b61e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b620:	990c      	ldr	r1, [sp, #48]	; 0x30
  40b622:	aa2b      	add	r2, sp, #172	; 0xac
  40b624:	f003 fc72 	bl	40ef0c <__ssprint_r>
  40b628:	2800      	cmp	r0, #0
  40b62a:	f47f ab01 	bne.w	40ac30 <_svfprintf_r+0x230>
  40b62e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40b632:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40b636:	ae38      	add	r6, sp, #224	; 0xe0
  40b638:	f7ff bbda 	b.w	40adf0 <_svfprintf_r+0x3f0>
  40b63c:	1e6f      	subs	r7, r5, #1
  40b63e:	2f00      	cmp	r7, #0
  40b640:	f77f af50 	ble.w	40b4e4 <_svfprintf_r+0xae4>
  40b644:	2f10      	cmp	r7, #16
  40b646:	4dae      	ldr	r5, [pc, #696]	; (40b900 <_svfprintf_r+0xf00>)
  40b648:	dd23      	ble.n	40b692 <_svfprintf_r+0xc92>
  40b64a:	4643      	mov	r3, r8
  40b64c:	f04f 0a10 	mov.w	sl, #16
  40b650:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40b654:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40b658:	e004      	b.n	40b664 <_svfprintf_r+0xc64>
  40b65a:	3f10      	subs	r7, #16
  40b65c:	2f10      	cmp	r7, #16
  40b65e:	f106 0608 	add.w	r6, r6, #8
  40b662:	dd15      	ble.n	40b690 <_svfprintf_r+0xc90>
  40b664:	3401      	adds	r4, #1
  40b666:	3310      	adds	r3, #16
  40b668:	2c07      	cmp	r4, #7
  40b66a:	932d      	str	r3, [sp, #180]	; 0xb4
  40b66c:	942c      	str	r4, [sp, #176]	; 0xb0
  40b66e:	e886 0420 	stmia.w	r6, {r5, sl}
  40b672:	ddf2      	ble.n	40b65a <_svfprintf_r+0xc5a>
  40b674:	4640      	mov	r0, r8
  40b676:	4659      	mov	r1, fp
  40b678:	aa2b      	add	r2, sp, #172	; 0xac
  40b67a:	f003 fc47 	bl	40ef0c <__ssprint_r>
  40b67e:	2800      	cmp	r0, #0
  40b680:	f47f aad6 	bne.w	40ac30 <_svfprintf_r+0x230>
  40b684:	3f10      	subs	r7, #16
  40b686:	2f10      	cmp	r7, #16
  40b688:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40b68a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40b68c:	ae38      	add	r6, sp, #224	; 0xe0
  40b68e:	dce9      	bgt.n	40b664 <_svfprintf_r+0xc64>
  40b690:	4698      	mov	r8, r3
  40b692:	3401      	adds	r4, #1
  40b694:	44b8      	add	r8, r7
  40b696:	2c07      	cmp	r4, #7
  40b698:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40b69c:	942c      	str	r4, [sp, #176]	; 0xb0
  40b69e:	e886 00a0 	stmia.w	r6, {r5, r7}
  40b6a2:	f77f af1e 	ble.w	40b4e2 <_svfprintf_r+0xae2>
  40b6a6:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b6a8:	990c      	ldr	r1, [sp, #48]	; 0x30
  40b6aa:	aa2b      	add	r2, sp, #172	; 0xac
  40b6ac:	f003 fc2e 	bl	40ef0c <__ssprint_r>
  40b6b0:	2800      	cmp	r0, #0
  40b6b2:	f47f aabd 	bne.w	40ac30 <_svfprintf_r+0x230>
  40b6b6:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  40b6ba:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40b6bc:	ae38      	add	r6, sp, #224	; 0xe0
  40b6be:	e711      	b.n	40b4e4 <_svfprintf_r+0xae4>
  40b6c0:	4694      	mov	ip, r2
  40b6c2:	3301      	adds	r3, #1
  40b6c4:	44a4      	add	ip, r4
  40b6c6:	2b07      	cmp	r3, #7
  40b6c8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40b6cc:	932c      	str	r3, [sp, #176]	; 0xb0
  40b6ce:	6035      	str	r5, [r6, #0]
  40b6d0:	6074      	str	r4, [r6, #4]
  40b6d2:	f77f ac06 	ble.w	40aee2 <_svfprintf_r+0x4e2>
  40b6d6:	e713      	b.n	40b500 <_svfprintf_r+0xb00>
  40b6d8:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  40b6dc:	4620      	mov	r0, r4
  40b6de:	4629      	mov	r1, r5
  40b6e0:	220a      	movs	r2, #10
  40b6e2:	2300      	movs	r3, #0
  40b6e4:	f003 fe5c 	bl	40f3a0 <__aeabi_uldivmod>
  40b6e8:	3230      	adds	r2, #48	; 0x30
  40b6ea:	f88b 2000 	strb.w	r2, [fp]
  40b6ee:	4620      	mov	r0, r4
  40b6f0:	4629      	mov	r1, r5
  40b6f2:	220a      	movs	r2, #10
  40b6f4:	2300      	movs	r3, #0
  40b6f6:	f003 fe53 	bl	40f3a0 <__aeabi_uldivmod>
  40b6fa:	4604      	mov	r4, r0
  40b6fc:	460d      	mov	r5, r1
  40b6fe:	ea54 0c05 	orrs.w	ip, r4, r5
  40b702:	465f      	mov	r7, fp
  40b704:	f10b 3bff 	add.w	fp, fp, #4294967295
  40b708:	d1e8      	bne.n	40b6dc <_svfprintf_r+0xcdc>
  40b70a:	9d08      	ldr	r5, [sp, #32]
  40b70c:	1bec      	subs	r4, r5, r7
  40b70e:	f7ff bb05 	b.w	40ad1c <_svfprintf_r+0x31c>
  40b712:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40b714:	2301      	movs	r3, #1
  40b716:	682c      	ldr	r4, [r5, #0]
  40b718:	3504      	adds	r5, #4
  40b71a:	9510      	str	r5, [sp, #64]	; 0x40
  40b71c:	2500      	movs	r5, #0
  40b71e:	f7ff bad9 	b.w	40acd4 <_svfprintf_r+0x2d4>
  40b722:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40b724:	682c      	ldr	r4, [r5, #0]
  40b726:	3504      	adds	r5, #4
  40b728:	9510      	str	r5, [sp, #64]	; 0x40
  40b72a:	2500      	movs	r5, #0
  40b72c:	f7ff bad2 	b.w	40acd4 <_svfprintf_r+0x2d4>
  40b730:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40b732:	682c      	ldr	r4, [r5, #0]
  40b734:	3504      	adds	r5, #4
  40b736:	9510      	str	r5, [sp, #64]	; 0x40
  40b738:	17e5      	asrs	r5, r4, #31
  40b73a:	4622      	mov	r2, r4
  40b73c:	462b      	mov	r3, r5
  40b73e:	2a00      	cmp	r2, #0
  40b740:	f173 0c00 	sbcs.w	ip, r3, #0
  40b744:	f6bf ac6c 	bge.w	40b020 <_svfprintf_r+0x620>
  40b748:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40b74c:	4264      	negs	r4, r4
  40b74e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40b752:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40b756:	2301      	movs	r3, #1
  40b758:	f7ff bac0 	b.w	40acdc <_svfprintf_r+0x2dc>
  40b75c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b75e:	990c      	ldr	r1, [sp, #48]	; 0x30
  40b760:	aa2b      	add	r2, sp, #172	; 0xac
  40b762:	f003 fbd3 	bl	40ef0c <__ssprint_r>
  40b766:	2800      	cmp	r0, #0
  40b768:	f47f aa62 	bne.w	40ac30 <_svfprintf_r+0x230>
  40b76c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40b770:	ae38      	add	r6, sp, #224	; 0xe0
  40b772:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40b774:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40b776:	442f      	add	r7, r5
  40b778:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40b77a:	42ac      	cmp	r4, r5
  40b77c:	db42      	blt.n	40b804 <_svfprintf_r+0xe04>
  40b77e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b780:	07e9      	lsls	r1, r5, #31
  40b782:	d43f      	bmi.n	40b804 <_svfprintf_r+0xe04>
  40b784:	9811      	ldr	r0, [sp, #68]	; 0x44
  40b786:	ebc7 050a 	rsb	r5, r7, sl
  40b78a:	1b04      	subs	r4, r0, r4
  40b78c:	42ac      	cmp	r4, r5
  40b78e:	bfb8      	it	lt
  40b790:	4625      	movlt	r5, r4
  40b792:	2d00      	cmp	r5, #0
  40b794:	dd0b      	ble.n	40b7ae <_svfprintf_r+0xdae>
  40b796:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b798:	44ac      	add	ip, r5
  40b79a:	3301      	adds	r3, #1
  40b79c:	2b07      	cmp	r3, #7
  40b79e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40b7a2:	6037      	str	r7, [r6, #0]
  40b7a4:	6075      	str	r5, [r6, #4]
  40b7a6:	932c      	str	r3, [sp, #176]	; 0xb0
  40b7a8:	f300 824c 	bgt.w	40bc44 <_svfprintf_r+0x1244>
  40b7ac:	3608      	adds	r6, #8
  40b7ae:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  40b7b2:	1b64      	subs	r4, r4, r5
  40b7b4:	2c00      	cmp	r4, #0
  40b7b6:	f77f ab95 	ble.w	40aee4 <_svfprintf_r+0x4e4>
  40b7ba:	2c10      	cmp	r4, #16
  40b7bc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b7be:	4d50      	ldr	r5, [pc, #320]	; (40b900 <_svfprintf_r+0xf00>)
  40b7c0:	f77f af7f 	ble.w	40b6c2 <_svfprintf_r+0xcc2>
  40b7c4:	2710      	movs	r7, #16
  40b7c6:	4662      	mov	r2, ip
  40b7c8:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40b7cc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40b7d0:	e004      	b.n	40b7dc <_svfprintf_r+0xddc>
  40b7d2:	3608      	adds	r6, #8
  40b7d4:	3c10      	subs	r4, #16
  40b7d6:	2c10      	cmp	r4, #16
  40b7d8:	f77f af72 	ble.w	40b6c0 <_svfprintf_r+0xcc0>
  40b7dc:	3301      	adds	r3, #1
  40b7de:	3210      	adds	r2, #16
  40b7e0:	2b07      	cmp	r3, #7
  40b7e2:	922d      	str	r2, [sp, #180]	; 0xb4
  40b7e4:	932c      	str	r3, [sp, #176]	; 0xb0
  40b7e6:	e886 00a0 	stmia.w	r6, {r5, r7}
  40b7ea:	ddf2      	ble.n	40b7d2 <_svfprintf_r+0xdd2>
  40b7ec:	4640      	mov	r0, r8
  40b7ee:	4651      	mov	r1, sl
  40b7f0:	aa2b      	add	r2, sp, #172	; 0xac
  40b7f2:	f003 fb8b 	bl	40ef0c <__ssprint_r>
  40b7f6:	2800      	cmp	r0, #0
  40b7f8:	f47f aa1a 	bne.w	40ac30 <_svfprintf_r+0x230>
  40b7fc:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40b7fe:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b800:	ae38      	add	r6, sp, #224	; 0xe0
  40b802:	e7e7      	b.n	40b7d4 <_svfprintf_r+0xdd4>
  40b804:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40b806:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b808:	44ac      	add	ip, r5
  40b80a:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40b80c:	3301      	adds	r3, #1
  40b80e:	6035      	str	r5, [r6, #0]
  40b810:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40b812:	2b07      	cmp	r3, #7
  40b814:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40b818:	6075      	str	r5, [r6, #4]
  40b81a:	932c      	str	r3, [sp, #176]	; 0xb0
  40b81c:	f300 81f4 	bgt.w	40bc08 <_svfprintf_r+0x1208>
  40b820:	3608      	adds	r6, #8
  40b822:	e7af      	b.n	40b784 <_svfprintf_r+0xd84>
  40b824:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b826:	07ea      	lsls	r2, r5, #31
  40b828:	f53f ae2a 	bmi.w	40b480 <_svfprintf_r+0xa80>
  40b82c:	3401      	adds	r4, #1
  40b82e:	f10c 0801 	add.w	r8, ip, #1
  40b832:	2301      	movs	r3, #1
  40b834:	2c07      	cmp	r4, #7
  40b836:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40b83a:	942c      	str	r4, [sp, #176]	; 0xb0
  40b83c:	6037      	str	r7, [r6, #0]
  40b83e:	6073      	str	r3, [r6, #4]
  40b840:	f77f ae4f 	ble.w	40b4e2 <_svfprintf_r+0xae2>
  40b844:	e72f      	b.n	40b6a6 <_svfprintf_r+0xca6>
  40b846:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b848:	990c      	ldr	r1, [sp, #48]	; 0x30
  40b84a:	aa2b      	add	r2, sp, #172	; 0xac
  40b84c:	f003 fb5e 	bl	40ef0c <__ssprint_r>
  40b850:	2800      	cmp	r0, #0
  40b852:	f47f a9ed 	bne.w	40ac30 <_svfprintf_r+0x230>
  40b856:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40b858:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40b85a:	ae38      	add	r6, sp, #224	; 0xe0
  40b85c:	e61c      	b.n	40b498 <_svfprintf_r+0xa98>
  40b85e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b860:	990c      	ldr	r1, [sp, #48]	; 0x30
  40b862:	aa2b      	add	r2, sp, #172	; 0xac
  40b864:	f003 fb52 	bl	40ef0c <__ssprint_r>
  40b868:	2800      	cmp	r0, #0
  40b86a:	f47f a9e1 	bne.w	40ac30 <_svfprintf_r+0x230>
  40b86e:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  40b872:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40b874:	ae38      	add	r6, sp, #224	; 0xe0
  40b876:	e61e      	b.n	40b4b6 <_svfprintf_r+0xab6>
  40b878:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b87a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40b87c:	aa2b      	add	r2, sp, #172	; 0xac
  40b87e:	f003 fb45 	bl	40ef0c <__ssprint_r>
  40b882:	2800      	cmp	r0, #0
  40b884:	f47f a9d4 	bne.w	40ac30 <_svfprintf_r+0x230>
  40b888:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40b88c:	ae38      	add	r6, sp, #224	; 0xe0
  40b88e:	f7ff bad7 	b.w	40ae40 <_svfprintf_r+0x440>
  40b892:	f003 fad1 	bl	40ee38 <__fpclassifyd>
  40b896:	2800      	cmp	r0, #0
  40b898:	f040 80bb 	bne.w	40ba12 <_svfprintf_r+0x1012>
  40b89c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40b89e:	4f19      	ldr	r7, [pc, #100]	; (40b904 <_svfprintf_r+0xf04>)
  40b8a0:	4b19      	ldr	r3, [pc, #100]	; (40b908 <_svfprintf_r+0xf08>)
  40b8a2:	f04f 0c03 	mov.w	ip, #3
  40b8a6:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  40b8aa:	9409      	str	r4, [sp, #36]	; 0x24
  40b8ac:	900a      	str	r0, [sp, #40]	; 0x28
  40b8ae:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40b8b2:	9014      	str	r0, [sp, #80]	; 0x50
  40b8b4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40b8b8:	bfd8      	it	le
  40b8ba:	461f      	movle	r7, r3
  40b8bc:	4664      	mov	r4, ip
  40b8be:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40b8c2:	f7ff ba34 	b.w	40ad2e <_svfprintf_r+0x32e>
  40b8c6:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40b8c8:	0664      	lsls	r4, r4, #25
  40b8ca:	f140 8150 	bpl.w	40bb6e <_svfprintf_r+0x116e>
  40b8ce:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40b8d2:	2500      	movs	r5, #0
  40b8d4:	f8bc 4000 	ldrh.w	r4, [ip]
  40b8d8:	f10c 0c04 	add.w	ip, ip, #4
  40b8dc:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40b8e0:	f7ff b9e4 	b.w	40acac <_svfprintf_r+0x2ac>
  40b8e4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40b8e8:	f01c 0f10 	tst.w	ip, #16
  40b8ec:	f000 8146 	beq.w	40bb7c <_svfprintf_r+0x117c>
  40b8f0:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40b8f2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40b8f4:	6823      	ldr	r3, [r4, #0]
  40b8f6:	3404      	adds	r4, #4
  40b8f8:	9410      	str	r4, [sp, #64]	; 0x40
  40b8fa:	601d      	str	r5, [r3, #0]
  40b8fc:	f7ff b8a6 	b.w	40aa4c <_svfprintf_r+0x4c>
  40b900:	004105b0 	.word	0x004105b0
  40b904:	004105cc 	.word	0x004105cc
  40b908:	004105c8 	.word	0x004105c8
  40b90c:	462c      	mov	r4, r5
  40b90e:	463d      	mov	r5, r7
  40b910:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40b912:	4694      	mov	ip, r2
  40b914:	3301      	adds	r3, #1
  40b916:	44a4      	add	ip, r4
  40b918:	2b07      	cmp	r3, #7
  40b91a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40b91e:	932c      	str	r3, [sp, #176]	; 0xb0
  40b920:	6035      	str	r5, [r6, #0]
  40b922:	6074      	str	r4, [r6, #4]
  40b924:	f73f af1a 	bgt.w	40b75c <_svfprintf_r+0xd5c>
  40b928:	3608      	adds	r6, #8
  40b92a:	e722      	b.n	40b772 <_svfprintf_r+0xd72>
  40b92c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b92e:	990c      	ldr	r1, [sp, #48]	; 0x30
  40b930:	aa2b      	add	r2, sp, #172	; 0xac
  40b932:	f003 faeb 	bl	40ef0c <__ssprint_r>
  40b936:	2800      	cmp	r0, #0
  40b938:	f47f a97a 	bne.w	40ac30 <_svfprintf_r+0x230>
  40b93c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40b940:	ae38      	add	r6, sp, #224	; 0xe0
  40b942:	e507      	b.n	40b354 <_svfprintf_r+0x954>
  40b944:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40b946:	49b7      	ldr	r1, [pc, #732]	; (40bc24 <_svfprintf_r+0x1224>)
  40b948:	3201      	adds	r2, #1
  40b94a:	f10c 0c01 	add.w	ip, ip, #1
  40b94e:	2001      	movs	r0, #1
  40b950:	2a07      	cmp	r2, #7
  40b952:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40b956:	922c      	str	r2, [sp, #176]	; 0xb0
  40b958:	6031      	str	r1, [r6, #0]
  40b95a:	6070      	str	r0, [r6, #4]
  40b95c:	f300 80f7 	bgt.w	40bb4e <_svfprintf_r+0x114e>
  40b960:	3608      	adds	r6, #8
  40b962:	461c      	mov	r4, r3
  40b964:	b92c      	cbnz	r4, 40b972 <_svfprintf_r+0xf72>
  40b966:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40b968:	b91d      	cbnz	r5, 40b972 <_svfprintf_r+0xf72>
  40b96a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b96c:	07e8      	lsls	r0, r5, #31
  40b96e:	f57f aab9 	bpl.w	40aee4 <_svfprintf_r+0x4e4>
  40b972:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b974:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40b976:	9918      	ldr	r1, [sp, #96]	; 0x60
  40b978:	3301      	adds	r3, #1
  40b97a:	6035      	str	r5, [r6, #0]
  40b97c:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40b97e:	4461      	add	r1, ip
  40b980:	2b07      	cmp	r3, #7
  40b982:	912d      	str	r1, [sp, #180]	; 0xb4
  40b984:	6075      	str	r5, [r6, #4]
  40b986:	932c      	str	r3, [sp, #176]	; 0xb0
  40b988:	f300 81de 	bgt.w	40bd48 <_svfprintf_r+0x1348>
  40b98c:	f106 0208 	add.w	r2, r6, #8
  40b990:	4264      	negs	r4, r4
  40b992:	2c00      	cmp	r4, #0
  40b994:	f340 810b 	ble.w	40bbae <_svfprintf_r+0x11ae>
  40b998:	2c10      	cmp	r4, #16
  40b99a:	4da3      	ldr	r5, [pc, #652]	; (40bc28 <_svfprintf_r+0x1228>)
  40b99c:	f340 8148 	ble.w	40bc30 <_svfprintf_r+0x1230>
  40b9a0:	46a3      	mov	fp, r4
  40b9a2:	2610      	movs	r6, #16
  40b9a4:	460c      	mov	r4, r1
  40b9a6:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40b9aa:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40b9ae:	e006      	b.n	40b9be <_svfprintf_r+0xfbe>
  40b9b0:	3208      	adds	r2, #8
  40b9b2:	f1ab 0b10 	sub.w	fp, fp, #16
  40b9b6:	f1bb 0f10 	cmp.w	fp, #16
  40b9ba:	f340 8137 	ble.w	40bc2c <_svfprintf_r+0x122c>
  40b9be:	3301      	adds	r3, #1
  40b9c0:	3410      	adds	r4, #16
  40b9c2:	2b07      	cmp	r3, #7
  40b9c4:	942d      	str	r4, [sp, #180]	; 0xb4
  40b9c6:	932c      	str	r3, [sp, #176]	; 0xb0
  40b9c8:	e882 0060 	stmia.w	r2, {r5, r6}
  40b9cc:	ddf0      	ble.n	40b9b0 <_svfprintf_r+0xfb0>
  40b9ce:	4640      	mov	r0, r8
  40b9d0:	4651      	mov	r1, sl
  40b9d2:	aa2b      	add	r2, sp, #172	; 0xac
  40b9d4:	f003 fa9a 	bl	40ef0c <__ssprint_r>
  40b9d8:	2800      	cmp	r0, #0
  40b9da:	f47f a929 	bne.w	40ac30 <_svfprintf_r+0x230>
  40b9de:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  40b9e0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40b9e2:	aa38      	add	r2, sp, #224	; 0xe0
  40b9e4:	e7e5      	b.n	40b9b2 <_svfprintf_r+0xfb2>
  40b9e6:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40b9e8:	f109 0901 	add.w	r9, r9, #1
  40b9ec:	f044 0420 	orr.w	r4, r4, #32
  40b9f0:	9409      	str	r4, [sp, #36]	; 0x24
  40b9f2:	f893 8001 	ldrb.w	r8, [r3, #1]
  40b9f6:	f7ff b85f 	b.w	40aab8 <_svfprintf_r+0xb8>
  40b9fa:	980d      	ldr	r0, [sp, #52]	; 0x34
  40b9fc:	990c      	ldr	r1, [sp, #48]	; 0x30
  40b9fe:	aa2b      	add	r2, sp, #172	; 0xac
  40ba00:	f003 fa84 	bl	40ef0c <__ssprint_r>
  40ba04:	2800      	cmp	r0, #0
  40ba06:	f47f a913 	bne.w	40ac30 <_svfprintf_r+0x230>
  40ba0a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40ba0e:	ae38      	add	r6, sp, #224	; 0xe0
  40ba10:	e4b6      	b.n	40b380 <_svfprintf_r+0x980>
  40ba12:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40ba14:	f028 0a20 	bic.w	sl, r8, #32
  40ba18:	3501      	adds	r5, #1
  40ba1a:	f000 80a5 	beq.w	40bb68 <_svfprintf_r+0x1168>
  40ba1e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40ba22:	d104      	bne.n	40ba2e <_svfprintf_r+0x102e>
  40ba24:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40ba26:	2d00      	cmp	r5, #0
  40ba28:	bf08      	it	eq
  40ba2a:	2501      	moveq	r5, #1
  40ba2c:	950a      	str	r5, [sp, #40]	; 0x28
  40ba2e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40ba32:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40ba36:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  40ba3a:	2b00      	cmp	r3, #0
  40ba3c:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  40ba40:	f2c0 819c 	blt.w	40bd7c <_svfprintf_r+0x137c>
  40ba44:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40ba48:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  40ba4c:	f04f 0b00 	mov.w	fp, #0
  40ba50:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40ba54:	f000 819b 	beq.w	40bd8e <_svfprintf_r+0x138e>
  40ba58:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  40ba5c:	f000 81a9 	beq.w	40bdb2 <_svfprintf_r+0x13b2>
  40ba60:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  40ba64:	bf0a      	itet	eq
  40ba66:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  40ba68:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40ba6a:	1c65      	addeq	r5, r4, #1
  40ba6c:	2002      	movs	r0, #2
  40ba6e:	a925      	add	r1, sp, #148	; 0x94
  40ba70:	aa26      	add	r2, sp, #152	; 0x98
  40ba72:	ab29      	add	r3, sp, #164	; 0xa4
  40ba74:	e88d 0021 	stmia.w	sp, {r0, r5}
  40ba78:	9203      	str	r2, [sp, #12]
  40ba7a:	9304      	str	r3, [sp, #16]
  40ba7c:	9102      	str	r1, [sp, #8]
  40ba7e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ba80:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40ba84:	f001 fa04 	bl	40ce90 <_dtoa_r>
  40ba88:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  40ba8c:	4607      	mov	r7, r0
  40ba8e:	d002      	beq.n	40ba96 <_svfprintf_r+0x1096>
  40ba90:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40ba94:	d105      	bne.n	40baa2 <_svfprintf_r+0x10a2>
  40ba96:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40ba9a:	f01c 0f01 	tst.w	ip, #1
  40ba9e:	f000 819c 	beq.w	40bdda <_svfprintf_r+0x13da>
  40baa2:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  40baa6:	eb07 0405 	add.w	r4, r7, r5
  40baaa:	f000 811c 	beq.w	40bce6 <_svfprintf_r+0x12e6>
  40baae:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40bab2:	2200      	movs	r2, #0
  40bab4:	2300      	movs	r3, #0
  40bab6:	f7fd ff11 	bl	4098dc <__aeabi_dcmpeq>
  40baba:	2800      	cmp	r0, #0
  40babc:	f040 8105 	bne.w	40bcca <_svfprintf_r+0x12ca>
  40bac0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40bac2:	429c      	cmp	r4, r3
  40bac4:	d906      	bls.n	40bad4 <_svfprintf_r+0x10d4>
  40bac6:	2130      	movs	r1, #48	; 0x30
  40bac8:	1c5a      	adds	r2, r3, #1
  40baca:	9229      	str	r2, [sp, #164]	; 0xa4
  40bacc:	7019      	strb	r1, [r3, #0]
  40bace:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40bad0:	429c      	cmp	r4, r3
  40bad2:	d8f9      	bhi.n	40bac8 <_svfprintf_r+0x10c8>
  40bad4:	1bdb      	subs	r3, r3, r7
  40bad6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40bada:	9311      	str	r3, [sp, #68]	; 0x44
  40badc:	f000 80ed 	beq.w	40bcba <_svfprintf_r+0x12ba>
  40bae0:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40bae4:	f340 81f2 	ble.w	40becc <_svfprintf_r+0x14cc>
  40bae8:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40baec:	f000 8168 	beq.w	40bdc0 <_svfprintf_r+0x13c0>
  40baf0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40baf2:	9414      	str	r4, [sp, #80]	; 0x50
  40baf4:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40baf6:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40baf8:	42ac      	cmp	r4, r5
  40bafa:	f300 8132 	bgt.w	40bd62 <_svfprintf_r+0x1362>
  40bafe:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40bb02:	f01c 0f01 	tst.w	ip, #1
  40bb06:	f040 81ad 	bne.w	40be64 <_svfprintf_r+0x1464>
  40bb0a:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  40bb0e:	462c      	mov	r4, r5
  40bb10:	f04f 0867 	mov.w	r8, #103	; 0x67
  40bb14:	f1bb 0f00 	cmp.w	fp, #0
  40bb18:	f040 80b2 	bne.w	40bc80 <_svfprintf_r+0x1280>
  40bb1c:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40bb1e:	930b      	str	r3, [sp, #44]	; 0x2c
  40bb20:	9509      	str	r5, [sp, #36]	; 0x24
  40bb22:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  40bb26:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40bb2a:	f7ff b900 	b.w	40ad2e <_svfprintf_r+0x32e>
  40bb2e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40bb30:	2140      	movs	r1, #64	; 0x40
  40bb32:	f7fe f8cf 	bl	409cd4 <_malloc_r>
  40bb36:	6020      	str	r0, [r4, #0]
  40bb38:	6120      	str	r0, [r4, #16]
  40bb3a:	2800      	cmp	r0, #0
  40bb3c:	f000 81bf 	beq.w	40bebe <_svfprintf_r+0x14be>
  40bb40:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  40bb44:	2340      	movs	r3, #64	; 0x40
  40bb46:	f8cc 3014 	str.w	r3, [ip, #20]
  40bb4a:	f7fe bf6f 	b.w	40aa2c <_svfprintf_r+0x2c>
  40bb4e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40bb50:	990c      	ldr	r1, [sp, #48]	; 0x30
  40bb52:	aa2b      	add	r2, sp, #172	; 0xac
  40bb54:	f003 f9da 	bl	40ef0c <__ssprint_r>
  40bb58:	2800      	cmp	r0, #0
  40bb5a:	f47f a869 	bne.w	40ac30 <_svfprintf_r+0x230>
  40bb5e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40bb60:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40bb64:	ae38      	add	r6, sp, #224	; 0xe0
  40bb66:	e6fd      	b.n	40b964 <_svfprintf_r+0xf64>
  40bb68:	2406      	movs	r4, #6
  40bb6a:	940a      	str	r4, [sp, #40]	; 0x28
  40bb6c:	e75f      	b.n	40ba2e <_svfprintf_r+0x102e>
  40bb6e:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40bb70:	682c      	ldr	r4, [r5, #0]
  40bb72:	3504      	adds	r5, #4
  40bb74:	9510      	str	r5, [sp, #64]	; 0x40
  40bb76:	2500      	movs	r5, #0
  40bb78:	f7ff b898 	b.w	40acac <_svfprintf_r+0x2ac>
  40bb7c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40bb80:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40bb84:	f000 8087 	beq.w	40bc96 <_svfprintf_r+0x1296>
  40bb88:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40bb8a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40bb8c:	6823      	ldr	r3, [r4, #0]
  40bb8e:	3404      	adds	r4, #4
  40bb90:	9410      	str	r4, [sp, #64]	; 0x40
  40bb92:	801d      	strh	r5, [r3, #0]
  40bb94:	f7fe bf5a 	b.w	40aa4c <_svfprintf_r+0x4c>
  40bb98:	980d      	ldr	r0, [sp, #52]	; 0x34
  40bb9a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40bb9c:	aa2b      	add	r2, sp, #172	; 0xac
  40bb9e:	f003 f9b5 	bl	40ef0c <__ssprint_r>
  40bba2:	2800      	cmp	r0, #0
  40bba4:	f47f a844 	bne.w	40ac30 <_svfprintf_r+0x230>
  40bba8:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40bbaa:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40bbac:	aa38      	add	r2, sp, #224	; 0xe0
  40bbae:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  40bbb2:	3301      	adds	r3, #1
  40bbb4:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40bbb6:	448c      	add	ip, r1
  40bbb8:	2b07      	cmp	r3, #7
  40bbba:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40bbbe:	932c      	str	r3, [sp, #176]	; 0xb0
  40bbc0:	6017      	str	r7, [r2, #0]
  40bbc2:	6054      	str	r4, [r2, #4]
  40bbc4:	f73f ac9c 	bgt.w	40b500 <_svfprintf_r+0xb00>
  40bbc8:	f102 0608 	add.w	r6, r2, #8
  40bbcc:	f7ff b98a 	b.w	40aee4 <_svfprintf_r+0x4e4>
  40bbd0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40bbd4:	f7fe feb2 	bl	40a93c <strlen>
  40bbd8:	9510      	str	r5, [sp, #64]	; 0x40
  40bbda:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40bbdc:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  40bbe0:	4604      	mov	r4, r0
  40bbe2:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40bbe6:	9514      	str	r5, [sp, #80]	; 0x50
  40bbe8:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40bbec:	f7ff b89f 	b.w	40ad2e <_svfprintf_r+0x32e>
  40bbf0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40bbf2:	990c      	ldr	r1, [sp, #48]	; 0x30
  40bbf4:	aa2b      	add	r2, sp, #172	; 0xac
  40bbf6:	f003 f989 	bl	40ef0c <__ssprint_r>
  40bbfa:	2800      	cmp	r0, #0
  40bbfc:	f47f a818 	bne.w	40ac30 <_svfprintf_r+0x230>
  40bc00:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40bc04:	ae38      	add	r6, sp, #224	; 0xe0
  40bc06:	e4d6      	b.n	40b5b6 <_svfprintf_r+0xbb6>
  40bc08:	980d      	ldr	r0, [sp, #52]	; 0x34
  40bc0a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40bc0c:	aa2b      	add	r2, sp, #172	; 0xac
  40bc0e:	f003 f97d 	bl	40ef0c <__ssprint_r>
  40bc12:	2800      	cmp	r0, #0
  40bc14:	f47f a80c 	bne.w	40ac30 <_svfprintf_r+0x230>
  40bc18:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40bc1a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40bc1e:	ae38      	add	r6, sp, #224	; 0xe0
  40bc20:	e5b0      	b.n	40b784 <_svfprintf_r+0xd84>
  40bc22:	bf00      	nop
  40bc24:	00410600 	.word	0x00410600
  40bc28:	004105b0 	.word	0x004105b0
  40bc2c:	4621      	mov	r1, r4
  40bc2e:	465c      	mov	r4, fp
  40bc30:	3301      	adds	r3, #1
  40bc32:	4421      	add	r1, r4
  40bc34:	2b07      	cmp	r3, #7
  40bc36:	912d      	str	r1, [sp, #180]	; 0xb4
  40bc38:	932c      	str	r3, [sp, #176]	; 0xb0
  40bc3a:	6015      	str	r5, [r2, #0]
  40bc3c:	6054      	str	r4, [r2, #4]
  40bc3e:	dcab      	bgt.n	40bb98 <_svfprintf_r+0x1198>
  40bc40:	3208      	adds	r2, #8
  40bc42:	e7b4      	b.n	40bbae <_svfprintf_r+0x11ae>
  40bc44:	980d      	ldr	r0, [sp, #52]	; 0x34
  40bc46:	990c      	ldr	r1, [sp, #48]	; 0x30
  40bc48:	aa2b      	add	r2, sp, #172	; 0xac
  40bc4a:	f003 f95f 	bl	40ef0c <__ssprint_r>
  40bc4e:	2800      	cmp	r0, #0
  40bc50:	f47e afee 	bne.w	40ac30 <_svfprintf_r+0x230>
  40bc54:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40bc56:	9911      	ldr	r1, [sp, #68]	; 0x44
  40bc58:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40bc5c:	1b0c      	subs	r4, r1, r4
  40bc5e:	ae38      	add	r6, sp, #224	; 0xe0
  40bc60:	e5a5      	b.n	40b7ae <_svfprintf_r+0xdae>
  40bc62:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40bc64:	46ba      	mov	sl, r7
  40bc66:	2c06      	cmp	r4, #6
  40bc68:	bf28      	it	cs
  40bc6a:	2406      	movcs	r4, #6
  40bc6c:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40bc70:	970a      	str	r7, [sp, #40]	; 0x28
  40bc72:	9714      	str	r7, [sp, #80]	; 0x50
  40bc74:	9510      	str	r5, [sp, #64]	; 0x40
  40bc76:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40bc7a:	4f97      	ldr	r7, [pc, #604]	; (40bed8 <_svfprintf_r+0x14d8>)
  40bc7c:	f7ff b857 	b.w	40ad2e <_svfprintf_r+0x32e>
  40bc80:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40bc82:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40bc86:	9509      	str	r5, [sp, #36]	; 0x24
  40bc88:	2500      	movs	r5, #0
  40bc8a:	930b      	str	r3, [sp, #44]	; 0x2c
  40bc8c:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40bc90:	950a      	str	r5, [sp, #40]	; 0x28
  40bc92:	f7ff b84f 	b.w	40ad34 <_svfprintf_r+0x334>
  40bc96:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40bc9a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40bc9c:	f8dc 3000 	ldr.w	r3, [ip]
  40bca0:	f10c 0c04 	add.w	ip, ip, #4
  40bca4:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40bca8:	601c      	str	r4, [r3, #0]
  40bcaa:	f7fe becf 	b.w	40aa4c <_svfprintf_r+0x4c>
  40bcae:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40bcb2:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40bcb6:	f7ff ba99 	b.w	40b1ec <_svfprintf_r+0x7ec>
  40bcba:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40bcbc:	1cdc      	adds	r4, r3, #3
  40bcbe:	db19      	blt.n	40bcf4 <_svfprintf_r+0x12f4>
  40bcc0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40bcc2:	429c      	cmp	r4, r3
  40bcc4:	db16      	blt.n	40bcf4 <_svfprintf_r+0x12f4>
  40bcc6:	9314      	str	r3, [sp, #80]	; 0x50
  40bcc8:	e714      	b.n	40baf4 <_svfprintf_r+0x10f4>
  40bcca:	4623      	mov	r3, r4
  40bccc:	e702      	b.n	40bad4 <_svfprintf_r+0x10d4>
  40bcce:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40bcd2:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40bcd6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40bcd8:	9510      	str	r5, [sp, #64]	; 0x40
  40bcda:	900a      	str	r0, [sp, #40]	; 0x28
  40bcdc:	9014      	str	r0, [sp, #80]	; 0x50
  40bcde:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40bce2:	f7ff b824 	b.w	40ad2e <_svfprintf_r+0x32e>
  40bce6:	783b      	ldrb	r3, [r7, #0]
  40bce8:	2b30      	cmp	r3, #48	; 0x30
  40bcea:	f000 80ad 	beq.w	40be48 <_svfprintf_r+0x1448>
  40bcee:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40bcf0:	442c      	add	r4, r5
  40bcf2:	e6dc      	b.n	40baae <_svfprintf_r+0x10ae>
  40bcf4:	f1a8 0802 	sub.w	r8, r8, #2
  40bcf8:	1e59      	subs	r1, r3, #1
  40bcfa:	2900      	cmp	r1, #0
  40bcfc:	9125      	str	r1, [sp, #148]	; 0x94
  40bcfe:	bfba      	itte	lt
  40bd00:	4249      	neglt	r1, r1
  40bd02:	232d      	movlt	r3, #45	; 0x2d
  40bd04:	232b      	movge	r3, #43	; 0x2b
  40bd06:	2909      	cmp	r1, #9
  40bd08:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  40bd0c:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  40bd10:	dc65      	bgt.n	40bdde <_svfprintf_r+0x13de>
  40bd12:	2330      	movs	r3, #48	; 0x30
  40bd14:	3130      	adds	r1, #48	; 0x30
  40bd16:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  40bd1a:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  40bd1e:	ab28      	add	r3, sp, #160	; 0xa0
  40bd20:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40bd22:	aa27      	add	r2, sp, #156	; 0x9c
  40bd24:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40bd26:	1a9a      	subs	r2, r3, r2
  40bd28:	2d01      	cmp	r5, #1
  40bd2a:	9219      	str	r2, [sp, #100]	; 0x64
  40bd2c:	4414      	add	r4, r2
  40bd2e:	f340 80b7 	ble.w	40bea0 <_svfprintf_r+0x14a0>
  40bd32:	3401      	adds	r4, #1
  40bd34:	2500      	movs	r5, #0
  40bd36:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40bd3a:	9514      	str	r5, [sp, #80]	; 0x50
  40bd3c:	e6ea      	b.n	40bb14 <_svfprintf_r+0x1114>
  40bd3e:	2400      	movs	r4, #0
  40bd40:	4681      	mov	r9, r0
  40bd42:	940a      	str	r4, [sp, #40]	; 0x28
  40bd44:	f7fe beba 	b.w	40aabc <_svfprintf_r+0xbc>
  40bd48:	980d      	ldr	r0, [sp, #52]	; 0x34
  40bd4a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40bd4c:	aa2b      	add	r2, sp, #172	; 0xac
  40bd4e:	f003 f8dd 	bl	40ef0c <__ssprint_r>
  40bd52:	2800      	cmp	r0, #0
  40bd54:	f47e af6c 	bne.w	40ac30 <_svfprintf_r+0x230>
  40bd58:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40bd5a:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40bd5c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40bd5e:	aa38      	add	r2, sp, #224	; 0xe0
  40bd60:	e616      	b.n	40b990 <_svfprintf_r+0xf90>
  40bd62:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40bd64:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40bd66:	2c00      	cmp	r4, #0
  40bd68:	bfd4      	ite	le
  40bd6a:	f1c4 0402 	rsble	r4, r4, #2
  40bd6e:	2401      	movgt	r4, #1
  40bd70:	442c      	add	r4, r5
  40bd72:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40bd76:	f04f 0867 	mov.w	r8, #103	; 0x67
  40bd7a:	e6cb      	b.n	40bb14 <_svfprintf_r+0x1114>
  40bd7c:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40bd7e:	9816      	ldr	r0, [sp, #88]	; 0x58
  40bd80:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40bd84:	9020      	str	r0, [sp, #128]	; 0x80
  40bd86:	9121      	str	r1, [sp, #132]	; 0x84
  40bd88:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40bd8c:	e660      	b.n	40ba50 <_svfprintf_r+0x1050>
  40bd8e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40bd90:	2003      	movs	r0, #3
  40bd92:	a925      	add	r1, sp, #148	; 0x94
  40bd94:	aa26      	add	r2, sp, #152	; 0x98
  40bd96:	ab29      	add	r3, sp, #164	; 0xa4
  40bd98:	9501      	str	r5, [sp, #4]
  40bd9a:	9000      	str	r0, [sp, #0]
  40bd9c:	9203      	str	r2, [sp, #12]
  40bd9e:	9304      	str	r3, [sp, #16]
  40bda0:	9102      	str	r1, [sp, #8]
  40bda2:	980d      	ldr	r0, [sp, #52]	; 0x34
  40bda4:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40bda8:	f001 f872 	bl	40ce90 <_dtoa_r>
  40bdac:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40bdae:	4607      	mov	r7, r0
  40bdb0:	e677      	b.n	40baa2 <_svfprintf_r+0x10a2>
  40bdb2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40bdb4:	2003      	movs	r0, #3
  40bdb6:	a925      	add	r1, sp, #148	; 0x94
  40bdb8:	aa26      	add	r2, sp, #152	; 0x98
  40bdba:	ab29      	add	r3, sp, #164	; 0xa4
  40bdbc:	9401      	str	r4, [sp, #4]
  40bdbe:	e7ec      	b.n	40bd9a <_svfprintf_r+0x139a>
  40bdc0:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40bdc2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40bdc4:	2d00      	cmp	r5, #0
  40bdc6:	9514      	str	r5, [sp, #80]	; 0x50
  40bdc8:	dd63      	ble.n	40be92 <_svfprintf_r+0x1492>
  40bdca:	bbb4      	cbnz	r4, 40be3a <_svfprintf_r+0x143a>
  40bdcc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40bdce:	07e8      	lsls	r0, r5, #31
  40bdd0:	d433      	bmi.n	40be3a <_svfprintf_r+0x143a>
  40bdd2:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40bdd4:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40bdd8:	e69c      	b.n	40bb14 <_svfprintf_r+0x1114>
  40bdda:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40bddc:	e67a      	b.n	40bad4 <_svfprintf_r+0x10d4>
  40bdde:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  40bde2:	4d3e      	ldr	r5, [pc, #248]	; (40bedc <_svfprintf_r+0x14dc>)
  40bde4:	17cb      	asrs	r3, r1, #31
  40bde6:	fb85 5001 	smull	r5, r0, r5, r1
  40bdea:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  40bdee:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  40bdf2:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  40bdf6:	2809      	cmp	r0, #9
  40bdf8:	4613      	mov	r3, r2
  40bdfa:	f101 0230 	add.w	r2, r1, #48	; 0x30
  40bdfe:	701a      	strb	r2, [r3, #0]
  40be00:	4601      	mov	r1, r0
  40be02:	f103 32ff 	add.w	r2, r3, #4294967295
  40be06:	dcec      	bgt.n	40bde2 <_svfprintf_r+0x13e2>
  40be08:	f100 0130 	add.w	r1, r0, #48	; 0x30
  40be0c:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  40be10:	b2c9      	uxtb	r1, r1
  40be12:	4294      	cmp	r4, r2
  40be14:	f803 1c01 	strb.w	r1, [r3, #-1]
  40be18:	d95a      	bls.n	40bed0 <_svfprintf_r+0x14d0>
  40be1a:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  40be1e:	461a      	mov	r2, r3
  40be20:	e001      	b.n	40be26 <_svfprintf_r+0x1426>
  40be22:	f812 1b01 	ldrb.w	r1, [r2], #1
  40be26:	42a2      	cmp	r2, r4
  40be28:	f800 1f01 	strb.w	r1, [r0, #1]!
  40be2c:	d1f9      	bne.n	40be22 <_svfprintf_r+0x1422>
  40be2e:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  40be32:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  40be36:	3bf6      	subs	r3, #246	; 0xf6
  40be38:	e772      	b.n	40bd20 <_svfprintf_r+0x1320>
  40be3a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40be3c:	1c6c      	adds	r4, r5, #1
  40be3e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40be40:	442c      	add	r4, r5
  40be42:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40be46:	e665      	b.n	40bb14 <_svfprintf_r+0x1114>
  40be48:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40be4c:	2200      	movs	r2, #0
  40be4e:	2300      	movs	r3, #0
  40be50:	f7fd fd44 	bl	4098dc <__aeabi_dcmpeq>
  40be54:	2800      	cmp	r0, #0
  40be56:	f47f af4a 	bne.w	40bcee <_svfprintf_r+0x12ee>
  40be5a:	f1c5 0501 	rsb	r5, r5, #1
  40be5e:	9525      	str	r5, [sp, #148]	; 0x94
  40be60:	442c      	add	r4, r5
  40be62:	e624      	b.n	40baae <_svfprintf_r+0x10ae>
  40be64:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40be66:	f04f 0867 	mov.w	r8, #103	; 0x67
  40be6a:	1c6c      	adds	r4, r5, #1
  40be6c:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40be70:	e650      	b.n	40bb14 <_svfprintf_r+0x1114>
  40be72:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40be74:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40be78:	682d      	ldr	r5, [r5, #0]
  40be7a:	f10c 0304 	add.w	r3, ip, #4
  40be7e:	2d00      	cmp	r5, #0
  40be80:	f899 8001 	ldrb.w	r8, [r9, #1]
  40be84:	950a      	str	r5, [sp, #40]	; 0x28
  40be86:	9310      	str	r3, [sp, #64]	; 0x40
  40be88:	4681      	mov	r9, r0
  40be8a:	f6be ae15 	bge.w	40aab8 <_svfprintf_r+0xb8>
  40be8e:	f7fe be10 	b.w	40aab2 <_svfprintf_r+0xb2>
  40be92:	b97c      	cbnz	r4, 40beb4 <_svfprintf_r+0x14b4>
  40be94:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40be96:	07e9      	lsls	r1, r5, #31
  40be98:	d40c      	bmi.n	40beb4 <_svfprintf_r+0x14b4>
  40be9a:	2301      	movs	r3, #1
  40be9c:	461c      	mov	r4, r3
  40be9e:	e639      	b.n	40bb14 <_svfprintf_r+0x1114>
  40bea0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40bea4:	f01c 0301 	ands.w	r3, ip, #1
  40bea8:	f47f af43 	bne.w	40bd32 <_svfprintf_r+0x1332>
  40beac:	9314      	str	r3, [sp, #80]	; 0x50
  40beae:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40beb2:	e62f      	b.n	40bb14 <_svfprintf_r+0x1114>
  40beb4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40beb6:	1cac      	adds	r4, r5, #2
  40beb8:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40bebc:	e62a      	b.n	40bb14 <_svfprintf_r+0x1114>
  40bebe:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  40bec0:	230c      	movs	r3, #12
  40bec2:	602b      	str	r3, [r5, #0]
  40bec4:	f04f 30ff 	mov.w	r0, #4294967295
  40bec8:	f7fe beba 	b.w	40ac40 <_svfprintf_r+0x240>
  40becc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40bece:	e713      	b.n	40bcf8 <_svfprintf_r+0x12f8>
  40bed0:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  40bed4:	e724      	b.n	40bd20 <_svfprintf_r+0x1320>
  40bed6:	bf00      	nop
  40bed8:	004105f8 	.word	0x004105f8
  40bedc:	66666667 	.word	0x66666667

0040bee0 <__sprint_r.part.0>:
  40bee0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40bee2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40bee6:	049c      	lsls	r4, r3, #18
  40bee8:	460e      	mov	r6, r1
  40beea:	4680      	mov	r8, r0
  40beec:	4691      	mov	r9, r2
  40beee:	d52a      	bpl.n	40bf46 <__sprint_r.part.0+0x66>
  40bef0:	6893      	ldr	r3, [r2, #8]
  40bef2:	6812      	ldr	r2, [r2, #0]
  40bef4:	f102 0a08 	add.w	sl, r2, #8
  40bef8:	b31b      	cbz	r3, 40bf42 <__sprint_r.part.0+0x62>
  40befa:	e91a 00a0 	ldmdb	sl, {r5, r7}
  40befe:	08bf      	lsrs	r7, r7, #2
  40bf00:	d017      	beq.n	40bf32 <__sprint_r.part.0+0x52>
  40bf02:	3d04      	subs	r5, #4
  40bf04:	2400      	movs	r4, #0
  40bf06:	e001      	b.n	40bf0c <__sprint_r.part.0+0x2c>
  40bf08:	42a7      	cmp	r7, r4
  40bf0a:	d010      	beq.n	40bf2e <__sprint_r.part.0+0x4e>
  40bf0c:	4640      	mov	r0, r8
  40bf0e:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40bf12:	4632      	mov	r2, r6
  40bf14:	f002 f82e 	bl	40df74 <_fputwc_r>
  40bf18:	1c43      	adds	r3, r0, #1
  40bf1a:	f104 0401 	add.w	r4, r4, #1
  40bf1e:	d1f3      	bne.n	40bf08 <__sprint_r.part.0+0x28>
  40bf20:	2300      	movs	r3, #0
  40bf22:	f8c9 3008 	str.w	r3, [r9, #8]
  40bf26:	f8c9 3004 	str.w	r3, [r9, #4]
  40bf2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40bf2e:	f8d9 3008 	ldr.w	r3, [r9, #8]
  40bf32:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  40bf36:	f8c9 3008 	str.w	r3, [r9, #8]
  40bf3a:	f10a 0a08 	add.w	sl, sl, #8
  40bf3e:	2b00      	cmp	r3, #0
  40bf40:	d1db      	bne.n	40befa <__sprint_r.part.0+0x1a>
  40bf42:	2000      	movs	r0, #0
  40bf44:	e7ec      	b.n	40bf20 <__sprint_r.part.0+0x40>
  40bf46:	f002 f98f 	bl	40e268 <__sfvwrite_r>
  40bf4a:	2300      	movs	r3, #0
  40bf4c:	f8c9 3008 	str.w	r3, [r9, #8]
  40bf50:	f8c9 3004 	str.w	r3, [r9, #4]
  40bf54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040bf58 <_vfiprintf_r>:
  40bf58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40bf5c:	b0b1      	sub	sp, #196	; 0xc4
  40bf5e:	461c      	mov	r4, r3
  40bf60:	9102      	str	r1, [sp, #8]
  40bf62:	4690      	mov	r8, r2
  40bf64:	9308      	str	r3, [sp, #32]
  40bf66:	9006      	str	r0, [sp, #24]
  40bf68:	b118      	cbz	r0, 40bf72 <_vfiprintf_r+0x1a>
  40bf6a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40bf6c:	2b00      	cmp	r3, #0
  40bf6e:	f000 80e8 	beq.w	40c142 <_vfiprintf_r+0x1ea>
  40bf72:	9d02      	ldr	r5, [sp, #8]
  40bf74:	89ab      	ldrh	r3, [r5, #12]
  40bf76:	b29a      	uxth	r2, r3
  40bf78:	0490      	lsls	r0, r2, #18
  40bf7a:	d407      	bmi.n	40bf8c <_vfiprintf_r+0x34>
  40bf7c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  40bf7e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40bf82:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  40bf86:	81ab      	strh	r3, [r5, #12]
  40bf88:	b29a      	uxth	r2, r3
  40bf8a:	6669      	str	r1, [r5, #100]	; 0x64
  40bf8c:	0711      	lsls	r1, r2, #28
  40bf8e:	f140 80b7 	bpl.w	40c100 <_vfiprintf_r+0x1a8>
  40bf92:	f8dd b008 	ldr.w	fp, [sp, #8]
  40bf96:	f8db 3010 	ldr.w	r3, [fp, #16]
  40bf9a:	2b00      	cmp	r3, #0
  40bf9c:	f000 80b0 	beq.w	40c100 <_vfiprintf_r+0x1a8>
  40bfa0:	f002 021a 	and.w	r2, r2, #26
  40bfa4:	2a0a      	cmp	r2, #10
  40bfa6:	f000 80b7 	beq.w	40c118 <_vfiprintf_r+0x1c0>
  40bfaa:	2300      	movs	r3, #0
  40bfac:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  40bfb0:	930a      	str	r3, [sp, #40]	; 0x28
  40bfb2:	9315      	str	r3, [sp, #84]	; 0x54
  40bfb4:	9314      	str	r3, [sp, #80]	; 0x50
  40bfb6:	9309      	str	r3, [sp, #36]	; 0x24
  40bfb8:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  40bfbc:	464e      	mov	r6, r9
  40bfbe:	f898 3000 	ldrb.w	r3, [r8]
  40bfc2:	2b00      	cmp	r3, #0
  40bfc4:	f000 84c8 	beq.w	40c958 <_vfiprintf_r+0xa00>
  40bfc8:	2b25      	cmp	r3, #37	; 0x25
  40bfca:	f000 84c5 	beq.w	40c958 <_vfiprintf_r+0xa00>
  40bfce:	f108 0201 	add.w	r2, r8, #1
  40bfd2:	e001      	b.n	40bfd8 <_vfiprintf_r+0x80>
  40bfd4:	2b25      	cmp	r3, #37	; 0x25
  40bfd6:	d004      	beq.n	40bfe2 <_vfiprintf_r+0x8a>
  40bfd8:	7813      	ldrb	r3, [r2, #0]
  40bfda:	4614      	mov	r4, r2
  40bfdc:	3201      	adds	r2, #1
  40bfde:	2b00      	cmp	r3, #0
  40bfe0:	d1f8      	bne.n	40bfd4 <_vfiprintf_r+0x7c>
  40bfe2:	ebc8 0504 	rsb	r5, r8, r4
  40bfe6:	b195      	cbz	r5, 40c00e <_vfiprintf_r+0xb6>
  40bfe8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40bfea:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40bfec:	3301      	adds	r3, #1
  40bfee:	442a      	add	r2, r5
  40bff0:	2b07      	cmp	r3, #7
  40bff2:	f8c6 8000 	str.w	r8, [r6]
  40bff6:	6075      	str	r5, [r6, #4]
  40bff8:	9215      	str	r2, [sp, #84]	; 0x54
  40bffa:	9314      	str	r3, [sp, #80]	; 0x50
  40bffc:	dd7b      	ble.n	40c0f6 <_vfiprintf_r+0x19e>
  40bffe:	2a00      	cmp	r2, #0
  40c000:	f040 84d5 	bne.w	40c9ae <_vfiprintf_r+0xa56>
  40c004:	9809      	ldr	r0, [sp, #36]	; 0x24
  40c006:	9214      	str	r2, [sp, #80]	; 0x50
  40c008:	4428      	add	r0, r5
  40c00a:	464e      	mov	r6, r9
  40c00c:	9009      	str	r0, [sp, #36]	; 0x24
  40c00e:	7823      	ldrb	r3, [r4, #0]
  40c010:	2b00      	cmp	r3, #0
  40c012:	f000 83ed 	beq.w	40c7f0 <_vfiprintf_r+0x898>
  40c016:	2100      	movs	r1, #0
  40c018:	f04f 0200 	mov.w	r2, #0
  40c01c:	f04f 3cff 	mov.w	ip, #4294967295
  40c020:	7863      	ldrb	r3, [r4, #1]
  40c022:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  40c026:	9104      	str	r1, [sp, #16]
  40c028:	468a      	mov	sl, r1
  40c02a:	f104 0801 	add.w	r8, r4, #1
  40c02e:	4608      	mov	r0, r1
  40c030:	4665      	mov	r5, ip
  40c032:	f108 0801 	add.w	r8, r8, #1
  40c036:	f1a3 0220 	sub.w	r2, r3, #32
  40c03a:	2a58      	cmp	r2, #88	; 0x58
  40c03c:	f200 82d9 	bhi.w	40c5f2 <_vfiprintf_r+0x69a>
  40c040:	e8df f012 	tbh	[pc, r2, lsl #1]
  40c044:	02d702cb 	.word	0x02d702cb
  40c048:	02d202d7 	.word	0x02d202d7
  40c04c:	02d702d7 	.word	0x02d702d7
  40c050:	02d702d7 	.word	0x02d702d7
  40c054:	02d702d7 	.word	0x02d702d7
  40c058:	028f0282 	.word	0x028f0282
  40c05c:	008402d7 	.word	0x008402d7
  40c060:	02d70293 	.word	0x02d70293
  40c064:	0196012b 	.word	0x0196012b
  40c068:	01960196 	.word	0x01960196
  40c06c:	01960196 	.word	0x01960196
  40c070:	01960196 	.word	0x01960196
  40c074:	01960196 	.word	0x01960196
  40c078:	02d702d7 	.word	0x02d702d7
  40c07c:	02d702d7 	.word	0x02d702d7
  40c080:	02d702d7 	.word	0x02d702d7
  40c084:	02d702d7 	.word	0x02d702d7
  40c088:	02d702d7 	.word	0x02d702d7
  40c08c:	02d70130 	.word	0x02d70130
  40c090:	02d702d7 	.word	0x02d702d7
  40c094:	02d702d7 	.word	0x02d702d7
  40c098:	02d702d7 	.word	0x02d702d7
  40c09c:	02d702d7 	.word	0x02d702d7
  40c0a0:	017b02d7 	.word	0x017b02d7
  40c0a4:	02d702d7 	.word	0x02d702d7
  40c0a8:	02d702d7 	.word	0x02d702d7
  40c0ac:	01a402d7 	.word	0x01a402d7
  40c0b0:	02d702d7 	.word	0x02d702d7
  40c0b4:	02d701bf 	.word	0x02d701bf
  40c0b8:	02d702d7 	.word	0x02d702d7
  40c0bc:	02d702d7 	.word	0x02d702d7
  40c0c0:	02d702d7 	.word	0x02d702d7
  40c0c4:	02d702d7 	.word	0x02d702d7
  40c0c8:	01e402d7 	.word	0x01e402d7
  40c0cc:	02d701fa 	.word	0x02d701fa
  40c0d0:	02d702d7 	.word	0x02d702d7
  40c0d4:	01fa0216 	.word	0x01fa0216
  40c0d8:	02d702d7 	.word	0x02d702d7
  40c0dc:	02d7021b 	.word	0x02d7021b
  40c0e0:	00890228 	.word	0x00890228
  40c0e4:	027d0266 	.word	0x027d0266
  40c0e8:	023a02d7 	.word	0x023a02d7
  40c0ec:	011902d7 	.word	0x011902d7
  40c0f0:	02d702d7 	.word	0x02d702d7
  40c0f4:	02af      	.short	0x02af
  40c0f6:	3608      	adds	r6, #8
  40c0f8:	9809      	ldr	r0, [sp, #36]	; 0x24
  40c0fa:	4428      	add	r0, r5
  40c0fc:	9009      	str	r0, [sp, #36]	; 0x24
  40c0fe:	e786      	b.n	40c00e <_vfiprintf_r+0xb6>
  40c100:	9806      	ldr	r0, [sp, #24]
  40c102:	9902      	ldr	r1, [sp, #8]
  40c104:	f000 fdb6 	bl	40cc74 <__swsetup_r>
  40c108:	b9b0      	cbnz	r0, 40c138 <_vfiprintf_r+0x1e0>
  40c10a:	9d02      	ldr	r5, [sp, #8]
  40c10c:	89aa      	ldrh	r2, [r5, #12]
  40c10e:	f002 021a 	and.w	r2, r2, #26
  40c112:	2a0a      	cmp	r2, #10
  40c114:	f47f af49 	bne.w	40bfaa <_vfiprintf_r+0x52>
  40c118:	f8dd b008 	ldr.w	fp, [sp, #8]
  40c11c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40c120:	2b00      	cmp	r3, #0
  40c122:	f6ff af42 	blt.w	40bfaa <_vfiprintf_r+0x52>
  40c126:	9806      	ldr	r0, [sp, #24]
  40c128:	4659      	mov	r1, fp
  40c12a:	4642      	mov	r2, r8
  40c12c:	4623      	mov	r3, r4
  40c12e:	f000 fd3d 	bl	40cbac <__sbprintf>
  40c132:	b031      	add	sp, #196	; 0xc4
  40c134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c138:	f04f 30ff 	mov.w	r0, #4294967295
  40c13c:	b031      	add	sp, #196	; 0xc4
  40c13e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c142:	f001 fe81 	bl	40de48 <__sinit>
  40c146:	e714      	b.n	40bf72 <_vfiprintf_r+0x1a>
  40c148:	4240      	negs	r0, r0
  40c14a:	9308      	str	r3, [sp, #32]
  40c14c:	f04a 0a04 	orr.w	sl, sl, #4
  40c150:	f898 3000 	ldrb.w	r3, [r8]
  40c154:	e76d      	b.n	40c032 <_vfiprintf_r+0xda>
  40c156:	f01a 0320 	ands.w	r3, sl, #32
  40c15a:	9004      	str	r0, [sp, #16]
  40c15c:	46ac      	mov	ip, r5
  40c15e:	f000 80f4 	beq.w	40c34a <_vfiprintf_r+0x3f2>
  40c162:	f8dd b020 	ldr.w	fp, [sp, #32]
  40c166:	f10b 0307 	add.w	r3, fp, #7
  40c16a:	f023 0307 	bic.w	r3, r3, #7
  40c16e:	f103 0408 	add.w	r4, r3, #8
  40c172:	9408      	str	r4, [sp, #32]
  40c174:	e9d3 4500 	ldrd	r4, r5, [r3]
  40c178:	2300      	movs	r3, #0
  40c17a:	f04f 0000 	mov.w	r0, #0
  40c17e:	2100      	movs	r1, #0
  40c180:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  40c184:	f8cd c014 	str.w	ip, [sp, #20]
  40c188:	9107      	str	r1, [sp, #28]
  40c18a:	f1bc 0f00 	cmp.w	ip, #0
  40c18e:	bfa8      	it	ge
  40c190:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  40c194:	ea54 0205 	orrs.w	r2, r4, r5
  40c198:	f040 80ad 	bne.w	40c2f6 <_vfiprintf_r+0x39e>
  40c19c:	f1bc 0f00 	cmp.w	ip, #0
  40c1a0:	f040 80a9 	bne.w	40c2f6 <_vfiprintf_r+0x39e>
  40c1a4:	2b00      	cmp	r3, #0
  40c1a6:	f040 83c0 	bne.w	40c92a <_vfiprintf_r+0x9d2>
  40c1aa:	f01a 0f01 	tst.w	sl, #1
  40c1ae:	f000 83bc 	beq.w	40c92a <_vfiprintf_r+0x9d2>
  40c1b2:	2330      	movs	r3, #48	; 0x30
  40c1b4:	af30      	add	r7, sp, #192	; 0xc0
  40c1b6:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40c1ba:	ebc7 0409 	rsb	r4, r7, r9
  40c1be:	9405      	str	r4, [sp, #20]
  40c1c0:	f8dd b014 	ldr.w	fp, [sp, #20]
  40c1c4:	9c07      	ldr	r4, [sp, #28]
  40c1c6:	45e3      	cmp	fp, ip
  40c1c8:	bfb8      	it	lt
  40c1ca:	46e3      	movlt	fp, ip
  40c1cc:	f8cd b00c 	str.w	fp, [sp, #12]
  40c1d0:	b11c      	cbz	r4, 40c1da <_vfiprintf_r+0x282>
  40c1d2:	f10b 0b01 	add.w	fp, fp, #1
  40c1d6:	f8cd b00c 	str.w	fp, [sp, #12]
  40c1da:	f01a 0502 	ands.w	r5, sl, #2
  40c1de:	9507      	str	r5, [sp, #28]
  40c1e0:	d005      	beq.n	40c1ee <_vfiprintf_r+0x296>
  40c1e2:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40c1e6:	f10b 0b02 	add.w	fp, fp, #2
  40c1ea:	f8cd b00c 	str.w	fp, [sp, #12]
  40c1ee:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  40c1f2:	930b      	str	r3, [sp, #44]	; 0x2c
  40c1f4:	f040 821b 	bne.w	40c62e <_vfiprintf_r+0x6d6>
  40c1f8:	9d04      	ldr	r5, [sp, #16]
  40c1fa:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40c1fe:	ebcb 0405 	rsb	r4, fp, r5
  40c202:	2c00      	cmp	r4, #0
  40c204:	f340 8213 	ble.w	40c62e <_vfiprintf_r+0x6d6>
  40c208:	2c10      	cmp	r4, #16
  40c20a:	f340 8489 	ble.w	40cb20 <_vfiprintf_r+0xbc8>
  40c20e:	4dbe      	ldr	r5, [pc, #760]	; (40c508 <_vfiprintf_r+0x5b0>)
  40c210:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40c212:	462b      	mov	r3, r5
  40c214:	9814      	ldr	r0, [sp, #80]	; 0x50
  40c216:	4625      	mov	r5, r4
  40c218:	f04f 0b10 	mov.w	fp, #16
  40c21c:	4664      	mov	r4, ip
  40c21e:	46b4      	mov	ip, r6
  40c220:	461e      	mov	r6, r3
  40c222:	e006      	b.n	40c232 <_vfiprintf_r+0x2da>
  40c224:	1c83      	adds	r3, r0, #2
  40c226:	f10c 0c08 	add.w	ip, ip, #8
  40c22a:	4608      	mov	r0, r1
  40c22c:	3d10      	subs	r5, #16
  40c22e:	2d10      	cmp	r5, #16
  40c230:	dd11      	ble.n	40c256 <_vfiprintf_r+0x2fe>
  40c232:	1c41      	adds	r1, r0, #1
  40c234:	3210      	adds	r2, #16
  40c236:	2907      	cmp	r1, #7
  40c238:	9215      	str	r2, [sp, #84]	; 0x54
  40c23a:	e88c 0840 	stmia.w	ip, {r6, fp}
  40c23e:	9114      	str	r1, [sp, #80]	; 0x50
  40c240:	ddf0      	ble.n	40c224 <_vfiprintf_r+0x2cc>
  40c242:	2a00      	cmp	r2, #0
  40c244:	f040 81e6 	bne.w	40c614 <_vfiprintf_r+0x6bc>
  40c248:	3d10      	subs	r5, #16
  40c24a:	2d10      	cmp	r5, #16
  40c24c:	f04f 0301 	mov.w	r3, #1
  40c250:	4610      	mov	r0, r2
  40c252:	46cc      	mov	ip, r9
  40c254:	dced      	bgt.n	40c232 <_vfiprintf_r+0x2da>
  40c256:	4631      	mov	r1, r6
  40c258:	4666      	mov	r6, ip
  40c25a:	46a4      	mov	ip, r4
  40c25c:	462c      	mov	r4, r5
  40c25e:	460d      	mov	r5, r1
  40c260:	4422      	add	r2, r4
  40c262:	2b07      	cmp	r3, #7
  40c264:	9215      	str	r2, [sp, #84]	; 0x54
  40c266:	6035      	str	r5, [r6, #0]
  40c268:	6074      	str	r4, [r6, #4]
  40c26a:	9314      	str	r3, [sp, #80]	; 0x50
  40c26c:	f300 836d 	bgt.w	40c94a <_vfiprintf_r+0x9f2>
  40c270:	3608      	adds	r6, #8
  40c272:	1c59      	adds	r1, r3, #1
  40c274:	e1de      	b.n	40c634 <_vfiprintf_r+0x6dc>
  40c276:	f01a 0f20 	tst.w	sl, #32
  40c27a:	9004      	str	r0, [sp, #16]
  40c27c:	46ac      	mov	ip, r5
  40c27e:	f000 808d 	beq.w	40c39c <_vfiprintf_r+0x444>
  40c282:	9d08      	ldr	r5, [sp, #32]
  40c284:	1deb      	adds	r3, r5, #7
  40c286:	f023 0307 	bic.w	r3, r3, #7
  40c28a:	f103 0b08 	add.w	fp, r3, #8
  40c28e:	e9d3 4500 	ldrd	r4, r5, [r3]
  40c292:	f8cd b020 	str.w	fp, [sp, #32]
  40c296:	2301      	movs	r3, #1
  40c298:	e76f      	b.n	40c17a <_vfiprintf_r+0x222>
  40c29a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  40c29e:	f898 3000 	ldrb.w	r3, [r8]
  40c2a2:	e6c6      	b.n	40c032 <_vfiprintf_r+0xda>
  40c2a4:	f04a 0a10 	orr.w	sl, sl, #16
  40c2a8:	f01a 0f20 	tst.w	sl, #32
  40c2ac:	9004      	str	r0, [sp, #16]
  40c2ae:	46ac      	mov	ip, r5
  40c2b0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40c2b4:	f000 80c8 	beq.w	40c448 <_vfiprintf_r+0x4f0>
  40c2b8:	9c08      	ldr	r4, [sp, #32]
  40c2ba:	1de1      	adds	r1, r4, #7
  40c2bc:	f021 0107 	bic.w	r1, r1, #7
  40c2c0:	e9d1 2300 	ldrd	r2, r3, [r1]
  40c2c4:	3108      	adds	r1, #8
  40c2c6:	9108      	str	r1, [sp, #32]
  40c2c8:	4614      	mov	r4, r2
  40c2ca:	461d      	mov	r5, r3
  40c2cc:	2a00      	cmp	r2, #0
  40c2ce:	f173 0b00 	sbcs.w	fp, r3, #0
  40c2d2:	f2c0 83ce 	blt.w	40ca72 <_vfiprintf_r+0xb1a>
  40c2d6:	f1bc 0f00 	cmp.w	ip, #0
  40c2da:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  40c2de:	bfa8      	it	ge
  40c2e0:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  40c2e4:	ea54 0205 	orrs.w	r2, r4, r5
  40c2e8:	9007      	str	r0, [sp, #28]
  40c2ea:	f8cd c014 	str.w	ip, [sp, #20]
  40c2ee:	f04f 0301 	mov.w	r3, #1
  40c2f2:	f43f af53 	beq.w	40c19c <_vfiprintf_r+0x244>
  40c2f6:	2b01      	cmp	r3, #1
  40c2f8:	f000 8319 	beq.w	40c92e <_vfiprintf_r+0x9d6>
  40c2fc:	2b02      	cmp	r3, #2
  40c2fe:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  40c302:	f040 824c 	bne.w	40c79e <_vfiprintf_r+0x846>
  40c306:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40c30a:	4619      	mov	r1, r3
  40c30c:	f004 000f 	and.w	r0, r4, #15
  40c310:	0922      	lsrs	r2, r4, #4
  40c312:	f81b 0000 	ldrb.w	r0, [fp, r0]
  40c316:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40c31a:	092b      	lsrs	r3, r5, #4
  40c31c:	7008      	strb	r0, [r1, #0]
  40c31e:	ea52 0003 	orrs.w	r0, r2, r3
  40c322:	460f      	mov	r7, r1
  40c324:	4614      	mov	r4, r2
  40c326:	461d      	mov	r5, r3
  40c328:	f101 31ff 	add.w	r1, r1, #4294967295
  40c32c:	d1ee      	bne.n	40c30c <_vfiprintf_r+0x3b4>
  40c32e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  40c332:	ebc7 0309 	rsb	r3, r7, r9
  40c336:	9305      	str	r3, [sp, #20]
  40c338:	e742      	b.n	40c1c0 <_vfiprintf_r+0x268>
  40c33a:	f04a 0a10 	orr.w	sl, sl, #16
  40c33e:	f01a 0320 	ands.w	r3, sl, #32
  40c342:	9004      	str	r0, [sp, #16]
  40c344:	46ac      	mov	ip, r5
  40c346:	f47f af0c 	bne.w	40c162 <_vfiprintf_r+0x20a>
  40c34a:	f01a 0210 	ands.w	r2, sl, #16
  40c34e:	f040 8311 	bne.w	40c974 <_vfiprintf_r+0xa1c>
  40c352:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  40c356:	f000 830d 	beq.w	40c974 <_vfiprintf_r+0xa1c>
  40c35a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40c35e:	4613      	mov	r3, r2
  40c360:	f8bb 4000 	ldrh.w	r4, [fp]
  40c364:	f10b 0b04 	add.w	fp, fp, #4
  40c368:	2500      	movs	r5, #0
  40c36a:	f8cd b020 	str.w	fp, [sp, #32]
  40c36e:	e704      	b.n	40c17a <_vfiprintf_r+0x222>
  40c370:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40c374:	2000      	movs	r0, #0
  40c376:	f818 3b01 	ldrb.w	r3, [r8], #1
  40c37a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40c37e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  40c382:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40c386:	2a09      	cmp	r2, #9
  40c388:	d9f5      	bls.n	40c376 <_vfiprintf_r+0x41e>
  40c38a:	e654      	b.n	40c036 <_vfiprintf_r+0xde>
  40c38c:	f04a 0a10 	orr.w	sl, sl, #16
  40c390:	f01a 0f20 	tst.w	sl, #32
  40c394:	9004      	str	r0, [sp, #16]
  40c396:	46ac      	mov	ip, r5
  40c398:	f47f af73 	bne.w	40c282 <_vfiprintf_r+0x32a>
  40c39c:	f01a 0f10 	tst.w	sl, #16
  40c3a0:	f040 82ef 	bne.w	40c982 <_vfiprintf_r+0xa2a>
  40c3a4:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40c3a8:	f000 82eb 	beq.w	40c982 <_vfiprintf_r+0xa2a>
  40c3ac:	f8dd b020 	ldr.w	fp, [sp, #32]
  40c3b0:	2500      	movs	r5, #0
  40c3b2:	f8bb 4000 	ldrh.w	r4, [fp]
  40c3b6:	f10b 0b04 	add.w	fp, fp, #4
  40c3ba:	2301      	movs	r3, #1
  40c3bc:	f8cd b020 	str.w	fp, [sp, #32]
  40c3c0:	e6db      	b.n	40c17a <_vfiprintf_r+0x222>
  40c3c2:	46ac      	mov	ip, r5
  40c3c4:	4d51      	ldr	r5, [pc, #324]	; (40c50c <_vfiprintf_r+0x5b4>)
  40c3c6:	f01a 0f20 	tst.w	sl, #32
  40c3ca:	9004      	str	r0, [sp, #16]
  40c3cc:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40c3d0:	950a      	str	r5, [sp, #40]	; 0x28
  40c3d2:	f000 80f0 	beq.w	40c5b6 <_vfiprintf_r+0x65e>
  40c3d6:	9d08      	ldr	r5, [sp, #32]
  40c3d8:	1dea      	adds	r2, r5, #7
  40c3da:	f022 0207 	bic.w	r2, r2, #7
  40c3de:	f102 0b08 	add.w	fp, r2, #8
  40c3e2:	f8cd b020 	str.w	fp, [sp, #32]
  40c3e6:	e9d2 4500 	ldrd	r4, r5, [r2]
  40c3ea:	f01a 0f01 	tst.w	sl, #1
  40c3ee:	f000 82aa 	beq.w	40c946 <_vfiprintf_r+0x9ee>
  40c3f2:	ea54 0b05 	orrs.w	fp, r4, r5
  40c3f6:	f000 82a6 	beq.w	40c946 <_vfiprintf_r+0x9ee>
  40c3fa:	2230      	movs	r2, #48	; 0x30
  40c3fc:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40c400:	f04a 0a02 	orr.w	sl, sl, #2
  40c404:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40c408:	2302      	movs	r3, #2
  40c40a:	e6b6      	b.n	40c17a <_vfiprintf_r+0x222>
  40c40c:	9b08      	ldr	r3, [sp, #32]
  40c40e:	f8dd b020 	ldr.w	fp, [sp, #32]
  40c412:	681b      	ldr	r3, [r3, #0]
  40c414:	2401      	movs	r4, #1
  40c416:	f04f 0500 	mov.w	r5, #0
  40c41a:	f10b 0b04 	add.w	fp, fp, #4
  40c41e:	9004      	str	r0, [sp, #16]
  40c420:	9403      	str	r4, [sp, #12]
  40c422:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40c426:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40c42a:	f8cd b020 	str.w	fp, [sp, #32]
  40c42e:	9405      	str	r4, [sp, #20]
  40c430:	af16      	add	r7, sp, #88	; 0x58
  40c432:	f04f 0c00 	mov.w	ip, #0
  40c436:	e6d0      	b.n	40c1da <_vfiprintf_r+0x282>
  40c438:	f01a 0f20 	tst.w	sl, #32
  40c43c:	9004      	str	r0, [sp, #16]
  40c43e:	46ac      	mov	ip, r5
  40c440:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40c444:	f47f af38 	bne.w	40c2b8 <_vfiprintf_r+0x360>
  40c448:	f01a 0f10 	tst.w	sl, #16
  40c44c:	f040 82a7 	bne.w	40c99e <_vfiprintf_r+0xa46>
  40c450:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40c454:	f000 82a3 	beq.w	40c99e <_vfiprintf_r+0xa46>
  40c458:	f8dd b020 	ldr.w	fp, [sp, #32]
  40c45c:	f9bb 4000 	ldrsh.w	r4, [fp]
  40c460:	f10b 0b04 	add.w	fp, fp, #4
  40c464:	17e5      	asrs	r5, r4, #31
  40c466:	4622      	mov	r2, r4
  40c468:	462b      	mov	r3, r5
  40c46a:	f8cd b020 	str.w	fp, [sp, #32]
  40c46e:	e72d      	b.n	40c2cc <_vfiprintf_r+0x374>
  40c470:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  40c474:	f898 3000 	ldrb.w	r3, [r8]
  40c478:	e5db      	b.n	40c032 <_vfiprintf_r+0xda>
  40c47a:	f898 3000 	ldrb.w	r3, [r8]
  40c47e:	4642      	mov	r2, r8
  40c480:	2b6c      	cmp	r3, #108	; 0x6c
  40c482:	bf03      	ittte	eq
  40c484:	f108 0801 	addeq.w	r8, r8, #1
  40c488:	f04a 0a20 	orreq.w	sl, sl, #32
  40c48c:	7853      	ldrbeq	r3, [r2, #1]
  40c48e:	f04a 0a10 	orrne.w	sl, sl, #16
  40c492:	e5ce      	b.n	40c032 <_vfiprintf_r+0xda>
  40c494:	f01a 0f20 	tst.w	sl, #32
  40c498:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40c49c:	f000 82f7 	beq.w	40ca8e <_vfiprintf_r+0xb36>
  40c4a0:	9c08      	ldr	r4, [sp, #32]
  40c4a2:	6821      	ldr	r1, [r4, #0]
  40c4a4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40c4a6:	17e5      	asrs	r5, r4, #31
  40c4a8:	462b      	mov	r3, r5
  40c4aa:	9d08      	ldr	r5, [sp, #32]
  40c4ac:	4622      	mov	r2, r4
  40c4ae:	3504      	adds	r5, #4
  40c4b0:	9508      	str	r5, [sp, #32]
  40c4b2:	e9c1 2300 	strd	r2, r3, [r1]
  40c4b6:	e582      	b.n	40bfbe <_vfiprintf_r+0x66>
  40c4b8:	9c08      	ldr	r4, [sp, #32]
  40c4ba:	46ac      	mov	ip, r5
  40c4bc:	6827      	ldr	r7, [r4, #0]
  40c4be:	f04f 0500 	mov.w	r5, #0
  40c4c2:	9004      	str	r0, [sp, #16]
  40c4c4:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40c4c8:	3404      	adds	r4, #4
  40c4ca:	2f00      	cmp	r7, #0
  40c4cc:	f000 8332 	beq.w	40cb34 <_vfiprintf_r+0xbdc>
  40c4d0:	f1bc 0f00 	cmp.w	ip, #0
  40c4d4:	4638      	mov	r0, r7
  40c4d6:	f2c0 8307 	blt.w	40cae8 <_vfiprintf_r+0xb90>
  40c4da:	4662      	mov	r2, ip
  40c4dc:	2100      	movs	r1, #0
  40c4de:	f8cd c004 	str.w	ip, [sp, #4]
  40c4e2:	f002 f8ef 	bl	40e6c4 <memchr>
  40c4e6:	f8dd c004 	ldr.w	ip, [sp, #4]
  40c4ea:	2800      	cmp	r0, #0
  40c4ec:	f000 833a 	beq.w	40cb64 <_vfiprintf_r+0xc0c>
  40c4f0:	1bc0      	subs	r0, r0, r7
  40c4f2:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40c4f6:	4560      	cmp	r0, ip
  40c4f8:	bfa8      	it	ge
  40c4fa:	4660      	movge	r0, ip
  40c4fc:	9005      	str	r0, [sp, #20]
  40c4fe:	9408      	str	r4, [sp, #32]
  40c500:	9507      	str	r5, [sp, #28]
  40c502:	f04f 0c00 	mov.w	ip, #0
  40c506:	e65b      	b.n	40c1c0 <_vfiprintf_r+0x268>
  40c508:	00410624 	.word	0x00410624
  40c50c:	004105d0 	.word	0x004105d0
  40c510:	9b08      	ldr	r3, [sp, #32]
  40c512:	f8dd b020 	ldr.w	fp, [sp, #32]
  40c516:	9004      	str	r0, [sp, #16]
  40c518:	48b2      	ldr	r0, [pc, #712]	; (40c7e4 <_vfiprintf_r+0x88c>)
  40c51a:	681c      	ldr	r4, [r3, #0]
  40c51c:	2230      	movs	r2, #48	; 0x30
  40c51e:	2378      	movs	r3, #120	; 0x78
  40c520:	f10b 0b04 	add.w	fp, fp, #4
  40c524:	46ac      	mov	ip, r5
  40c526:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40c52a:	f04a 0a02 	orr.w	sl, sl, #2
  40c52e:	f8cd b020 	str.w	fp, [sp, #32]
  40c532:	2500      	movs	r5, #0
  40c534:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40c538:	900a      	str	r0, [sp, #40]	; 0x28
  40c53a:	2302      	movs	r3, #2
  40c53c:	e61d      	b.n	40c17a <_vfiprintf_r+0x222>
  40c53e:	f04a 0a20 	orr.w	sl, sl, #32
  40c542:	f898 3000 	ldrb.w	r3, [r8]
  40c546:	e574      	b.n	40c032 <_vfiprintf_r+0xda>
  40c548:	f8dd b020 	ldr.w	fp, [sp, #32]
  40c54c:	f8db 0000 	ldr.w	r0, [fp]
  40c550:	f10b 0304 	add.w	r3, fp, #4
  40c554:	2800      	cmp	r0, #0
  40c556:	f6ff adf7 	blt.w	40c148 <_vfiprintf_r+0x1f0>
  40c55a:	9308      	str	r3, [sp, #32]
  40c55c:	f898 3000 	ldrb.w	r3, [r8]
  40c560:	e567      	b.n	40c032 <_vfiprintf_r+0xda>
  40c562:	f898 3000 	ldrb.w	r3, [r8]
  40c566:	212b      	movs	r1, #43	; 0x2b
  40c568:	e563      	b.n	40c032 <_vfiprintf_r+0xda>
  40c56a:	f898 3000 	ldrb.w	r3, [r8]
  40c56e:	f108 0401 	add.w	r4, r8, #1
  40c572:	2b2a      	cmp	r3, #42	; 0x2a
  40c574:	f000 8305 	beq.w	40cb82 <_vfiprintf_r+0xc2a>
  40c578:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40c57c:	2a09      	cmp	r2, #9
  40c57e:	bf98      	it	ls
  40c580:	2500      	movls	r5, #0
  40c582:	f200 82fa 	bhi.w	40cb7a <_vfiprintf_r+0xc22>
  40c586:	f814 3b01 	ldrb.w	r3, [r4], #1
  40c58a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40c58e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  40c592:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40c596:	2a09      	cmp	r2, #9
  40c598:	d9f5      	bls.n	40c586 <_vfiprintf_r+0x62e>
  40c59a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  40c59e:	46a0      	mov	r8, r4
  40c5a0:	e549      	b.n	40c036 <_vfiprintf_r+0xde>
  40c5a2:	4c90      	ldr	r4, [pc, #576]	; (40c7e4 <_vfiprintf_r+0x88c>)
  40c5a4:	f01a 0f20 	tst.w	sl, #32
  40c5a8:	9004      	str	r0, [sp, #16]
  40c5aa:	46ac      	mov	ip, r5
  40c5ac:	940a      	str	r4, [sp, #40]	; 0x28
  40c5ae:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40c5b2:	f47f af10 	bne.w	40c3d6 <_vfiprintf_r+0x47e>
  40c5b6:	f01a 0f10 	tst.w	sl, #16
  40c5ba:	f040 81ea 	bne.w	40c992 <_vfiprintf_r+0xa3a>
  40c5be:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40c5c2:	f000 81e6 	beq.w	40c992 <_vfiprintf_r+0xa3a>
  40c5c6:	f8dd b020 	ldr.w	fp, [sp, #32]
  40c5ca:	2500      	movs	r5, #0
  40c5cc:	f8bb 4000 	ldrh.w	r4, [fp]
  40c5d0:	f10b 0b04 	add.w	fp, fp, #4
  40c5d4:	f8cd b020 	str.w	fp, [sp, #32]
  40c5d8:	e707      	b.n	40c3ea <_vfiprintf_r+0x492>
  40c5da:	f898 3000 	ldrb.w	r3, [r8]
  40c5de:	2900      	cmp	r1, #0
  40c5e0:	f47f ad27 	bne.w	40c032 <_vfiprintf_r+0xda>
  40c5e4:	2120      	movs	r1, #32
  40c5e6:	e524      	b.n	40c032 <_vfiprintf_r+0xda>
  40c5e8:	f04a 0a01 	orr.w	sl, sl, #1
  40c5ec:	f898 3000 	ldrb.w	r3, [r8]
  40c5f0:	e51f      	b.n	40c032 <_vfiprintf_r+0xda>
  40c5f2:	9004      	str	r0, [sp, #16]
  40c5f4:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40c5f8:	2b00      	cmp	r3, #0
  40c5fa:	f000 80f9 	beq.w	40c7f0 <_vfiprintf_r+0x898>
  40c5fe:	2501      	movs	r5, #1
  40c600:	f04f 0b00 	mov.w	fp, #0
  40c604:	9503      	str	r5, [sp, #12]
  40c606:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40c60a:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  40c60e:	9505      	str	r5, [sp, #20]
  40c610:	af16      	add	r7, sp, #88	; 0x58
  40c612:	e70e      	b.n	40c432 <_vfiprintf_r+0x4da>
  40c614:	9806      	ldr	r0, [sp, #24]
  40c616:	9902      	ldr	r1, [sp, #8]
  40c618:	aa13      	add	r2, sp, #76	; 0x4c
  40c61a:	f7ff fc61 	bl	40bee0 <__sprint_r.part.0>
  40c61e:	2800      	cmp	r0, #0
  40c620:	f040 80ed 	bne.w	40c7fe <_vfiprintf_r+0x8a6>
  40c624:	9814      	ldr	r0, [sp, #80]	; 0x50
  40c626:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40c628:	1c43      	adds	r3, r0, #1
  40c62a:	46cc      	mov	ip, r9
  40c62c:	e5fe      	b.n	40c22c <_vfiprintf_r+0x2d4>
  40c62e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40c630:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40c632:	1c59      	adds	r1, r3, #1
  40c634:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  40c638:	b168      	cbz	r0, 40c656 <_vfiprintf_r+0x6fe>
  40c63a:	3201      	adds	r2, #1
  40c63c:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  40c640:	2301      	movs	r3, #1
  40c642:	2907      	cmp	r1, #7
  40c644:	9215      	str	r2, [sp, #84]	; 0x54
  40c646:	9114      	str	r1, [sp, #80]	; 0x50
  40c648:	e886 0009 	stmia.w	r6, {r0, r3}
  40c64c:	f300 8160 	bgt.w	40c910 <_vfiprintf_r+0x9b8>
  40c650:	460b      	mov	r3, r1
  40c652:	3608      	adds	r6, #8
  40c654:	3101      	adds	r1, #1
  40c656:	9c07      	ldr	r4, [sp, #28]
  40c658:	b164      	cbz	r4, 40c674 <_vfiprintf_r+0x71c>
  40c65a:	3202      	adds	r2, #2
  40c65c:	a812      	add	r0, sp, #72	; 0x48
  40c65e:	2302      	movs	r3, #2
  40c660:	2907      	cmp	r1, #7
  40c662:	9215      	str	r2, [sp, #84]	; 0x54
  40c664:	9114      	str	r1, [sp, #80]	; 0x50
  40c666:	e886 0009 	stmia.w	r6, {r0, r3}
  40c66a:	f300 8157 	bgt.w	40c91c <_vfiprintf_r+0x9c4>
  40c66e:	460b      	mov	r3, r1
  40c670:	3608      	adds	r6, #8
  40c672:	3101      	adds	r1, #1
  40c674:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40c676:	2d80      	cmp	r5, #128	; 0x80
  40c678:	f000 8101 	beq.w	40c87e <_vfiprintf_r+0x926>
  40c67c:	9d05      	ldr	r5, [sp, #20]
  40c67e:	ebc5 040c 	rsb	r4, r5, ip
  40c682:	2c00      	cmp	r4, #0
  40c684:	dd2f      	ble.n	40c6e6 <_vfiprintf_r+0x78e>
  40c686:	2c10      	cmp	r4, #16
  40c688:	4d57      	ldr	r5, [pc, #348]	; (40c7e8 <_vfiprintf_r+0x890>)
  40c68a:	dd22      	ble.n	40c6d2 <_vfiprintf_r+0x77a>
  40c68c:	4630      	mov	r0, r6
  40c68e:	f04f 0b10 	mov.w	fp, #16
  40c692:	462e      	mov	r6, r5
  40c694:	4625      	mov	r5, r4
  40c696:	9c06      	ldr	r4, [sp, #24]
  40c698:	e006      	b.n	40c6a8 <_vfiprintf_r+0x750>
  40c69a:	f103 0c02 	add.w	ip, r3, #2
  40c69e:	3008      	adds	r0, #8
  40c6a0:	460b      	mov	r3, r1
  40c6a2:	3d10      	subs	r5, #16
  40c6a4:	2d10      	cmp	r5, #16
  40c6a6:	dd10      	ble.n	40c6ca <_vfiprintf_r+0x772>
  40c6a8:	1c59      	adds	r1, r3, #1
  40c6aa:	3210      	adds	r2, #16
  40c6ac:	2907      	cmp	r1, #7
  40c6ae:	9215      	str	r2, [sp, #84]	; 0x54
  40c6b0:	e880 0840 	stmia.w	r0, {r6, fp}
  40c6b4:	9114      	str	r1, [sp, #80]	; 0x50
  40c6b6:	ddf0      	ble.n	40c69a <_vfiprintf_r+0x742>
  40c6b8:	2a00      	cmp	r2, #0
  40c6ba:	d163      	bne.n	40c784 <_vfiprintf_r+0x82c>
  40c6bc:	3d10      	subs	r5, #16
  40c6be:	2d10      	cmp	r5, #16
  40c6c0:	f04f 0c01 	mov.w	ip, #1
  40c6c4:	4613      	mov	r3, r2
  40c6c6:	4648      	mov	r0, r9
  40c6c8:	dcee      	bgt.n	40c6a8 <_vfiprintf_r+0x750>
  40c6ca:	462c      	mov	r4, r5
  40c6cc:	4661      	mov	r1, ip
  40c6ce:	4635      	mov	r5, r6
  40c6d0:	4606      	mov	r6, r0
  40c6d2:	4422      	add	r2, r4
  40c6d4:	2907      	cmp	r1, #7
  40c6d6:	9215      	str	r2, [sp, #84]	; 0x54
  40c6d8:	6035      	str	r5, [r6, #0]
  40c6da:	6074      	str	r4, [r6, #4]
  40c6dc:	9114      	str	r1, [sp, #80]	; 0x50
  40c6de:	f300 80c1 	bgt.w	40c864 <_vfiprintf_r+0x90c>
  40c6e2:	3608      	adds	r6, #8
  40c6e4:	3101      	adds	r1, #1
  40c6e6:	9d05      	ldr	r5, [sp, #20]
  40c6e8:	2907      	cmp	r1, #7
  40c6ea:	442a      	add	r2, r5
  40c6ec:	9215      	str	r2, [sp, #84]	; 0x54
  40c6ee:	6037      	str	r7, [r6, #0]
  40c6f0:	6075      	str	r5, [r6, #4]
  40c6f2:	9114      	str	r1, [sp, #80]	; 0x50
  40c6f4:	f340 80c1 	ble.w	40c87a <_vfiprintf_r+0x922>
  40c6f8:	2a00      	cmp	r2, #0
  40c6fa:	f040 8130 	bne.w	40c95e <_vfiprintf_r+0xa06>
  40c6fe:	9214      	str	r2, [sp, #80]	; 0x50
  40c700:	464e      	mov	r6, r9
  40c702:	f01a 0f04 	tst.w	sl, #4
  40c706:	f000 808b 	beq.w	40c820 <_vfiprintf_r+0x8c8>
  40c70a:	9d04      	ldr	r5, [sp, #16]
  40c70c:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40c710:	ebcb 0405 	rsb	r4, fp, r5
  40c714:	2c00      	cmp	r4, #0
  40c716:	f340 8083 	ble.w	40c820 <_vfiprintf_r+0x8c8>
  40c71a:	2c10      	cmp	r4, #16
  40c71c:	f340 821e 	ble.w	40cb5c <_vfiprintf_r+0xc04>
  40c720:	9914      	ldr	r1, [sp, #80]	; 0x50
  40c722:	4d32      	ldr	r5, [pc, #200]	; (40c7ec <_vfiprintf_r+0x894>)
  40c724:	2710      	movs	r7, #16
  40c726:	f8dd a018 	ldr.w	sl, [sp, #24]
  40c72a:	f8dd b008 	ldr.w	fp, [sp, #8]
  40c72e:	e005      	b.n	40c73c <_vfiprintf_r+0x7e4>
  40c730:	1c88      	adds	r0, r1, #2
  40c732:	3608      	adds	r6, #8
  40c734:	4619      	mov	r1, r3
  40c736:	3c10      	subs	r4, #16
  40c738:	2c10      	cmp	r4, #16
  40c73a:	dd10      	ble.n	40c75e <_vfiprintf_r+0x806>
  40c73c:	1c4b      	adds	r3, r1, #1
  40c73e:	3210      	adds	r2, #16
  40c740:	2b07      	cmp	r3, #7
  40c742:	9215      	str	r2, [sp, #84]	; 0x54
  40c744:	e886 00a0 	stmia.w	r6, {r5, r7}
  40c748:	9314      	str	r3, [sp, #80]	; 0x50
  40c74a:	ddf1      	ble.n	40c730 <_vfiprintf_r+0x7d8>
  40c74c:	2a00      	cmp	r2, #0
  40c74e:	d17d      	bne.n	40c84c <_vfiprintf_r+0x8f4>
  40c750:	3c10      	subs	r4, #16
  40c752:	2c10      	cmp	r4, #16
  40c754:	f04f 0001 	mov.w	r0, #1
  40c758:	4611      	mov	r1, r2
  40c75a:	464e      	mov	r6, r9
  40c75c:	dcee      	bgt.n	40c73c <_vfiprintf_r+0x7e4>
  40c75e:	4422      	add	r2, r4
  40c760:	2807      	cmp	r0, #7
  40c762:	9215      	str	r2, [sp, #84]	; 0x54
  40c764:	6035      	str	r5, [r6, #0]
  40c766:	6074      	str	r4, [r6, #4]
  40c768:	9014      	str	r0, [sp, #80]	; 0x50
  40c76a:	dd59      	ble.n	40c820 <_vfiprintf_r+0x8c8>
  40c76c:	2a00      	cmp	r2, #0
  40c76e:	d14f      	bne.n	40c810 <_vfiprintf_r+0x8b8>
  40c770:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40c772:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40c776:	9d04      	ldr	r5, [sp, #16]
  40c778:	45ab      	cmp	fp, r5
  40c77a:	bfac      	ite	ge
  40c77c:	445c      	addge	r4, fp
  40c77e:	1964      	addlt	r4, r4, r5
  40c780:	9409      	str	r4, [sp, #36]	; 0x24
  40c782:	e05e      	b.n	40c842 <_vfiprintf_r+0x8ea>
  40c784:	4620      	mov	r0, r4
  40c786:	9902      	ldr	r1, [sp, #8]
  40c788:	aa13      	add	r2, sp, #76	; 0x4c
  40c78a:	f7ff fba9 	bl	40bee0 <__sprint_r.part.0>
  40c78e:	2800      	cmp	r0, #0
  40c790:	d135      	bne.n	40c7fe <_vfiprintf_r+0x8a6>
  40c792:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40c794:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40c796:	f103 0c01 	add.w	ip, r3, #1
  40c79a:	4648      	mov	r0, r9
  40c79c:	e781      	b.n	40c6a2 <_vfiprintf_r+0x74a>
  40c79e:	08e0      	lsrs	r0, r4, #3
  40c7a0:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40c7a4:	f004 0207 	and.w	r2, r4, #7
  40c7a8:	08e9      	lsrs	r1, r5, #3
  40c7aa:	3230      	adds	r2, #48	; 0x30
  40c7ac:	ea50 0b01 	orrs.w	fp, r0, r1
  40c7b0:	461f      	mov	r7, r3
  40c7b2:	701a      	strb	r2, [r3, #0]
  40c7b4:	4604      	mov	r4, r0
  40c7b6:	460d      	mov	r5, r1
  40c7b8:	f103 33ff 	add.w	r3, r3, #4294967295
  40c7bc:	d1ef      	bne.n	40c79e <_vfiprintf_r+0x846>
  40c7be:	f01a 0f01 	tst.w	sl, #1
  40c7c2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40c7c6:	4639      	mov	r1, r7
  40c7c8:	f000 80b9 	beq.w	40c93e <_vfiprintf_r+0x9e6>
  40c7cc:	2a30      	cmp	r2, #48	; 0x30
  40c7ce:	f43f acf4 	beq.w	40c1ba <_vfiprintf_r+0x262>
  40c7d2:	461f      	mov	r7, r3
  40c7d4:	ebc7 0509 	rsb	r5, r7, r9
  40c7d8:	2330      	movs	r3, #48	; 0x30
  40c7da:	9505      	str	r5, [sp, #20]
  40c7dc:	f801 3c01 	strb.w	r3, [r1, #-1]
  40c7e0:	e4ee      	b.n	40c1c0 <_vfiprintf_r+0x268>
  40c7e2:	bf00      	nop
  40c7e4:	004105e4 	.word	0x004105e4
  40c7e8:	00410614 	.word	0x00410614
  40c7ec:	00410624 	.word	0x00410624
  40c7f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40c7f2:	b123      	cbz	r3, 40c7fe <_vfiprintf_r+0x8a6>
  40c7f4:	9806      	ldr	r0, [sp, #24]
  40c7f6:	9902      	ldr	r1, [sp, #8]
  40c7f8:	aa13      	add	r2, sp, #76	; 0x4c
  40c7fa:	f7ff fb71 	bl	40bee0 <__sprint_r.part.0>
  40c7fe:	9c02      	ldr	r4, [sp, #8]
  40c800:	89a3      	ldrh	r3, [r4, #12]
  40c802:	065b      	lsls	r3, r3, #25
  40c804:	f53f ac98 	bmi.w	40c138 <_vfiprintf_r+0x1e0>
  40c808:	9809      	ldr	r0, [sp, #36]	; 0x24
  40c80a:	b031      	add	sp, #196	; 0xc4
  40c80c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c810:	9806      	ldr	r0, [sp, #24]
  40c812:	9902      	ldr	r1, [sp, #8]
  40c814:	aa13      	add	r2, sp, #76	; 0x4c
  40c816:	f7ff fb63 	bl	40bee0 <__sprint_r.part.0>
  40c81a:	2800      	cmp	r0, #0
  40c81c:	d1ef      	bne.n	40c7fe <_vfiprintf_r+0x8a6>
  40c81e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40c820:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40c822:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40c826:	9d04      	ldr	r5, [sp, #16]
  40c828:	45ab      	cmp	fp, r5
  40c82a:	bfac      	ite	ge
  40c82c:	445c      	addge	r4, fp
  40c82e:	1964      	addlt	r4, r4, r5
  40c830:	9409      	str	r4, [sp, #36]	; 0x24
  40c832:	b132      	cbz	r2, 40c842 <_vfiprintf_r+0x8ea>
  40c834:	9806      	ldr	r0, [sp, #24]
  40c836:	9902      	ldr	r1, [sp, #8]
  40c838:	aa13      	add	r2, sp, #76	; 0x4c
  40c83a:	f7ff fb51 	bl	40bee0 <__sprint_r.part.0>
  40c83e:	2800      	cmp	r0, #0
  40c840:	d1dd      	bne.n	40c7fe <_vfiprintf_r+0x8a6>
  40c842:	2000      	movs	r0, #0
  40c844:	9014      	str	r0, [sp, #80]	; 0x50
  40c846:	464e      	mov	r6, r9
  40c848:	f7ff bbb9 	b.w	40bfbe <_vfiprintf_r+0x66>
  40c84c:	4650      	mov	r0, sl
  40c84e:	4659      	mov	r1, fp
  40c850:	aa13      	add	r2, sp, #76	; 0x4c
  40c852:	f7ff fb45 	bl	40bee0 <__sprint_r.part.0>
  40c856:	2800      	cmp	r0, #0
  40c858:	d1d1      	bne.n	40c7fe <_vfiprintf_r+0x8a6>
  40c85a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40c85c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40c85e:	1c48      	adds	r0, r1, #1
  40c860:	464e      	mov	r6, r9
  40c862:	e768      	b.n	40c736 <_vfiprintf_r+0x7de>
  40c864:	2a00      	cmp	r2, #0
  40c866:	f040 80f7 	bne.w	40ca58 <_vfiprintf_r+0xb00>
  40c86a:	9c05      	ldr	r4, [sp, #20]
  40c86c:	2301      	movs	r3, #1
  40c86e:	9720      	str	r7, [sp, #128]	; 0x80
  40c870:	9421      	str	r4, [sp, #132]	; 0x84
  40c872:	9415      	str	r4, [sp, #84]	; 0x54
  40c874:	4622      	mov	r2, r4
  40c876:	9314      	str	r3, [sp, #80]	; 0x50
  40c878:	464e      	mov	r6, r9
  40c87a:	3608      	adds	r6, #8
  40c87c:	e741      	b.n	40c702 <_vfiprintf_r+0x7aa>
  40c87e:	9d04      	ldr	r5, [sp, #16]
  40c880:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40c884:	ebcb 0405 	rsb	r4, fp, r5
  40c888:	2c00      	cmp	r4, #0
  40c88a:	f77f aef7 	ble.w	40c67c <_vfiprintf_r+0x724>
  40c88e:	2c10      	cmp	r4, #16
  40c890:	4da6      	ldr	r5, [pc, #664]	; (40cb2c <_vfiprintf_r+0xbd4>)
  40c892:	f340 8170 	ble.w	40cb76 <_vfiprintf_r+0xc1e>
  40c896:	4629      	mov	r1, r5
  40c898:	f04f 0b10 	mov.w	fp, #16
  40c89c:	4625      	mov	r5, r4
  40c89e:	4664      	mov	r4, ip
  40c8a0:	46b4      	mov	ip, r6
  40c8a2:	460e      	mov	r6, r1
  40c8a4:	e006      	b.n	40c8b4 <_vfiprintf_r+0x95c>
  40c8a6:	1c98      	adds	r0, r3, #2
  40c8a8:	f10c 0c08 	add.w	ip, ip, #8
  40c8ac:	460b      	mov	r3, r1
  40c8ae:	3d10      	subs	r5, #16
  40c8b0:	2d10      	cmp	r5, #16
  40c8b2:	dd0f      	ble.n	40c8d4 <_vfiprintf_r+0x97c>
  40c8b4:	1c59      	adds	r1, r3, #1
  40c8b6:	3210      	adds	r2, #16
  40c8b8:	2907      	cmp	r1, #7
  40c8ba:	9215      	str	r2, [sp, #84]	; 0x54
  40c8bc:	e88c 0840 	stmia.w	ip, {r6, fp}
  40c8c0:	9114      	str	r1, [sp, #80]	; 0x50
  40c8c2:	ddf0      	ble.n	40c8a6 <_vfiprintf_r+0x94e>
  40c8c4:	b9ba      	cbnz	r2, 40c8f6 <_vfiprintf_r+0x99e>
  40c8c6:	3d10      	subs	r5, #16
  40c8c8:	2d10      	cmp	r5, #16
  40c8ca:	f04f 0001 	mov.w	r0, #1
  40c8ce:	4613      	mov	r3, r2
  40c8d0:	46cc      	mov	ip, r9
  40c8d2:	dcef      	bgt.n	40c8b4 <_vfiprintf_r+0x95c>
  40c8d4:	4633      	mov	r3, r6
  40c8d6:	4666      	mov	r6, ip
  40c8d8:	46a4      	mov	ip, r4
  40c8da:	462c      	mov	r4, r5
  40c8dc:	461d      	mov	r5, r3
  40c8de:	4422      	add	r2, r4
  40c8e0:	2807      	cmp	r0, #7
  40c8e2:	9215      	str	r2, [sp, #84]	; 0x54
  40c8e4:	6035      	str	r5, [r6, #0]
  40c8e6:	6074      	str	r4, [r6, #4]
  40c8e8:	9014      	str	r0, [sp, #80]	; 0x50
  40c8ea:	f300 80af 	bgt.w	40ca4c <_vfiprintf_r+0xaf4>
  40c8ee:	3608      	adds	r6, #8
  40c8f0:	1c41      	adds	r1, r0, #1
  40c8f2:	4603      	mov	r3, r0
  40c8f4:	e6c2      	b.n	40c67c <_vfiprintf_r+0x724>
  40c8f6:	9806      	ldr	r0, [sp, #24]
  40c8f8:	9902      	ldr	r1, [sp, #8]
  40c8fa:	aa13      	add	r2, sp, #76	; 0x4c
  40c8fc:	f7ff faf0 	bl	40bee0 <__sprint_r.part.0>
  40c900:	2800      	cmp	r0, #0
  40c902:	f47f af7c 	bne.w	40c7fe <_vfiprintf_r+0x8a6>
  40c906:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40c908:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40c90a:	1c58      	adds	r0, r3, #1
  40c90c:	46cc      	mov	ip, r9
  40c90e:	e7ce      	b.n	40c8ae <_vfiprintf_r+0x956>
  40c910:	2a00      	cmp	r2, #0
  40c912:	d179      	bne.n	40ca08 <_vfiprintf_r+0xab0>
  40c914:	4619      	mov	r1, r3
  40c916:	464e      	mov	r6, r9
  40c918:	4613      	mov	r3, r2
  40c91a:	e69c      	b.n	40c656 <_vfiprintf_r+0x6fe>
  40c91c:	2a00      	cmp	r2, #0
  40c91e:	f040 8084 	bne.w	40ca2a <_vfiprintf_r+0xad2>
  40c922:	2101      	movs	r1, #1
  40c924:	4613      	mov	r3, r2
  40c926:	464e      	mov	r6, r9
  40c928:	e6a4      	b.n	40c674 <_vfiprintf_r+0x71c>
  40c92a:	464f      	mov	r7, r9
  40c92c:	e448      	b.n	40c1c0 <_vfiprintf_r+0x268>
  40c92e:	2d00      	cmp	r5, #0
  40c930:	bf08      	it	eq
  40c932:	2c0a      	cmpeq	r4, #10
  40c934:	d246      	bcs.n	40c9c4 <_vfiprintf_r+0xa6c>
  40c936:	3430      	adds	r4, #48	; 0x30
  40c938:	af30      	add	r7, sp, #192	; 0xc0
  40c93a:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40c93e:	ebc7 0309 	rsb	r3, r7, r9
  40c942:	9305      	str	r3, [sp, #20]
  40c944:	e43c      	b.n	40c1c0 <_vfiprintf_r+0x268>
  40c946:	2302      	movs	r3, #2
  40c948:	e417      	b.n	40c17a <_vfiprintf_r+0x222>
  40c94a:	2a00      	cmp	r2, #0
  40c94c:	f040 80af 	bne.w	40caae <_vfiprintf_r+0xb56>
  40c950:	4613      	mov	r3, r2
  40c952:	2101      	movs	r1, #1
  40c954:	464e      	mov	r6, r9
  40c956:	e66d      	b.n	40c634 <_vfiprintf_r+0x6dc>
  40c958:	4644      	mov	r4, r8
  40c95a:	f7ff bb58 	b.w	40c00e <_vfiprintf_r+0xb6>
  40c95e:	9806      	ldr	r0, [sp, #24]
  40c960:	9902      	ldr	r1, [sp, #8]
  40c962:	aa13      	add	r2, sp, #76	; 0x4c
  40c964:	f7ff fabc 	bl	40bee0 <__sprint_r.part.0>
  40c968:	2800      	cmp	r0, #0
  40c96a:	f47f af48 	bne.w	40c7fe <_vfiprintf_r+0x8a6>
  40c96e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40c970:	464e      	mov	r6, r9
  40c972:	e6c6      	b.n	40c702 <_vfiprintf_r+0x7aa>
  40c974:	9d08      	ldr	r5, [sp, #32]
  40c976:	682c      	ldr	r4, [r5, #0]
  40c978:	3504      	adds	r5, #4
  40c97a:	9508      	str	r5, [sp, #32]
  40c97c:	2500      	movs	r5, #0
  40c97e:	f7ff bbfc 	b.w	40c17a <_vfiprintf_r+0x222>
  40c982:	9d08      	ldr	r5, [sp, #32]
  40c984:	2301      	movs	r3, #1
  40c986:	682c      	ldr	r4, [r5, #0]
  40c988:	3504      	adds	r5, #4
  40c98a:	9508      	str	r5, [sp, #32]
  40c98c:	2500      	movs	r5, #0
  40c98e:	f7ff bbf4 	b.w	40c17a <_vfiprintf_r+0x222>
  40c992:	9d08      	ldr	r5, [sp, #32]
  40c994:	682c      	ldr	r4, [r5, #0]
  40c996:	3504      	adds	r5, #4
  40c998:	9508      	str	r5, [sp, #32]
  40c99a:	2500      	movs	r5, #0
  40c99c:	e525      	b.n	40c3ea <_vfiprintf_r+0x492>
  40c99e:	9d08      	ldr	r5, [sp, #32]
  40c9a0:	682c      	ldr	r4, [r5, #0]
  40c9a2:	3504      	adds	r5, #4
  40c9a4:	9508      	str	r5, [sp, #32]
  40c9a6:	17e5      	asrs	r5, r4, #31
  40c9a8:	4622      	mov	r2, r4
  40c9aa:	462b      	mov	r3, r5
  40c9ac:	e48e      	b.n	40c2cc <_vfiprintf_r+0x374>
  40c9ae:	9806      	ldr	r0, [sp, #24]
  40c9b0:	9902      	ldr	r1, [sp, #8]
  40c9b2:	aa13      	add	r2, sp, #76	; 0x4c
  40c9b4:	f7ff fa94 	bl	40bee0 <__sprint_r.part.0>
  40c9b8:	2800      	cmp	r0, #0
  40c9ba:	f47f af20 	bne.w	40c7fe <_vfiprintf_r+0x8a6>
  40c9be:	464e      	mov	r6, r9
  40c9c0:	f7ff bb9a 	b.w	40c0f8 <_vfiprintf_r+0x1a0>
  40c9c4:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  40c9c8:	9603      	str	r6, [sp, #12]
  40c9ca:	465e      	mov	r6, fp
  40c9cc:	46e3      	mov	fp, ip
  40c9ce:	4620      	mov	r0, r4
  40c9d0:	4629      	mov	r1, r5
  40c9d2:	220a      	movs	r2, #10
  40c9d4:	2300      	movs	r3, #0
  40c9d6:	f002 fce3 	bl	40f3a0 <__aeabi_uldivmod>
  40c9da:	3230      	adds	r2, #48	; 0x30
  40c9dc:	7032      	strb	r2, [r6, #0]
  40c9de:	4620      	mov	r0, r4
  40c9e0:	4629      	mov	r1, r5
  40c9e2:	220a      	movs	r2, #10
  40c9e4:	2300      	movs	r3, #0
  40c9e6:	f002 fcdb 	bl	40f3a0 <__aeabi_uldivmod>
  40c9ea:	4604      	mov	r4, r0
  40c9ec:	460d      	mov	r5, r1
  40c9ee:	ea54 0005 	orrs.w	r0, r4, r5
  40c9f2:	4637      	mov	r7, r6
  40c9f4:	f106 36ff 	add.w	r6, r6, #4294967295
  40c9f8:	d1e9      	bne.n	40c9ce <_vfiprintf_r+0xa76>
  40c9fa:	ebc7 0309 	rsb	r3, r7, r9
  40c9fe:	46dc      	mov	ip, fp
  40ca00:	9e03      	ldr	r6, [sp, #12]
  40ca02:	9305      	str	r3, [sp, #20]
  40ca04:	f7ff bbdc 	b.w	40c1c0 <_vfiprintf_r+0x268>
  40ca08:	9806      	ldr	r0, [sp, #24]
  40ca0a:	9902      	ldr	r1, [sp, #8]
  40ca0c:	aa13      	add	r2, sp, #76	; 0x4c
  40ca0e:	f8cd c004 	str.w	ip, [sp, #4]
  40ca12:	f7ff fa65 	bl	40bee0 <__sprint_r.part.0>
  40ca16:	f8dd c004 	ldr.w	ip, [sp, #4]
  40ca1a:	2800      	cmp	r0, #0
  40ca1c:	f47f aeef 	bne.w	40c7fe <_vfiprintf_r+0x8a6>
  40ca20:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40ca22:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40ca24:	1c59      	adds	r1, r3, #1
  40ca26:	464e      	mov	r6, r9
  40ca28:	e615      	b.n	40c656 <_vfiprintf_r+0x6fe>
  40ca2a:	9806      	ldr	r0, [sp, #24]
  40ca2c:	9902      	ldr	r1, [sp, #8]
  40ca2e:	aa13      	add	r2, sp, #76	; 0x4c
  40ca30:	f8cd c004 	str.w	ip, [sp, #4]
  40ca34:	f7ff fa54 	bl	40bee0 <__sprint_r.part.0>
  40ca38:	f8dd c004 	ldr.w	ip, [sp, #4]
  40ca3c:	2800      	cmp	r0, #0
  40ca3e:	f47f aede 	bne.w	40c7fe <_vfiprintf_r+0x8a6>
  40ca42:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40ca44:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40ca46:	1c59      	adds	r1, r3, #1
  40ca48:	464e      	mov	r6, r9
  40ca4a:	e613      	b.n	40c674 <_vfiprintf_r+0x71c>
  40ca4c:	2a00      	cmp	r2, #0
  40ca4e:	d156      	bne.n	40cafe <_vfiprintf_r+0xba6>
  40ca50:	2101      	movs	r1, #1
  40ca52:	4613      	mov	r3, r2
  40ca54:	464e      	mov	r6, r9
  40ca56:	e611      	b.n	40c67c <_vfiprintf_r+0x724>
  40ca58:	9806      	ldr	r0, [sp, #24]
  40ca5a:	9902      	ldr	r1, [sp, #8]
  40ca5c:	aa13      	add	r2, sp, #76	; 0x4c
  40ca5e:	f7ff fa3f 	bl	40bee0 <__sprint_r.part.0>
  40ca62:	2800      	cmp	r0, #0
  40ca64:	f47f aecb 	bne.w	40c7fe <_vfiprintf_r+0x8a6>
  40ca68:	9914      	ldr	r1, [sp, #80]	; 0x50
  40ca6a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40ca6c:	3101      	adds	r1, #1
  40ca6e:	464e      	mov	r6, r9
  40ca70:	e639      	b.n	40c6e6 <_vfiprintf_r+0x78e>
  40ca72:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40ca76:	4264      	negs	r4, r4
  40ca78:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40ca7c:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  40ca80:	f8cd b01c 	str.w	fp, [sp, #28]
  40ca84:	f8cd c014 	str.w	ip, [sp, #20]
  40ca88:	2301      	movs	r3, #1
  40ca8a:	f7ff bb7e 	b.w	40c18a <_vfiprintf_r+0x232>
  40ca8e:	f01a 0f10 	tst.w	sl, #16
  40ca92:	d11d      	bne.n	40cad0 <_vfiprintf_r+0xb78>
  40ca94:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40ca98:	d058      	beq.n	40cb4c <_vfiprintf_r+0xbf4>
  40ca9a:	9d08      	ldr	r5, [sp, #32]
  40ca9c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40caa0:	682b      	ldr	r3, [r5, #0]
  40caa2:	3504      	adds	r5, #4
  40caa4:	9508      	str	r5, [sp, #32]
  40caa6:	f8a3 b000 	strh.w	fp, [r3]
  40caaa:	f7ff ba88 	b.w	40bfbe <_vfiprintf_r+0x66>
  40caae:	9806      	ldr	r0, [sp, #24]
  40cab0:	9902      	ldr	r1, [sp, #8]
  40cab2:	aa13      	add	r2, sp, #76	; 0x4c
  40cab4:	f8cd c004 	str.w	ip, [sp, #4]
  40cab8:	f7ff fa12 	bl	40bee0 <__sprint_r.part.0>
  40cabc:	f8dd c004 	ldr.w	ip, [sp, #4]
  40cac0:	2800      	cmp	r0, #0
  40cac2:	f47f ae9c 	bne.w	40c7fe <_vfiprintf_r+0x8a6>
  40cac6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40cac8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40caca:	1c59      	adds	r1, r3, #1
  40cacc:	464e      	mov	r6, r9
  40cace:	e5b1      	b.n	40c634 <_vfiprintf_r+0x6dc>
  40cad0:	f8dd b020 	ldr.w	fp, [sp, #32]
  40cad4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40cad6:	f8db 3000 	ldr.w	r3, [fp]
  40cada:	f10b 0b04 	add.w	fp, fp, #4
  40cade:	f8cd b020 	str.w	fp, [sp, #32]
  40cae2:	601c      	str	r4, [r3, #0]
  40cae4:	f7ff ba6b 	b.w	40bfbe <_vfiprintf_r+0x66>
  40cae8:	9408      	str	r4, [sp, #32]
  40caea:	f7fd ff27 	bl	40a93c <strlen>
  40caee:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  40caf2:	9005      	str	r0, [sp, #20]
  40caf4:	9407      	str	r4, [sp, #28]
  40caf6:	f04f 0c00 	mov.w	ip, #0
  40cafa:	f7ff bb61 	b.w	40c1c0 <_vfiprintf_r+0x268>
  40cafe:	9806      	ldr	r0, [sp, #24]
  40cb00:	9902      	ldr	r1, [sp, #8]
  40cb02:	aa13      	add	r2, sp, #76	; 0x4c
  40cb04:	f8cd c004 	str.w	ip, [sp, #4]
  40cb08:	f7ff f9ea 	bl	40bee0 <__sprint_r.part.0>
  40cb0c:	f8dd c004 	ldr.w	ip, [sp, #4]
  40cb10:	2800      	cmp	r0, #0
  40cb12:	f47f ae74 	bne.w	40c7fe <_vfiprintf_r+0x8a6>
  40cb16:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40cb18:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40cb1a:	1c59      	adds	r1, r3, #1
  40cb1c:	464e      	mov	r6, r9
  40cb1e:	e5ad      	b.n	40c67c <_vfiprintf_r+0x724>
  40cb20:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40cb22:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40cb24:	3301      	adds	r3, #1
  40cb26:	4d02      	ldr	r5, [pc, #8]	; (40cb30 <_vfiprintf_r+0xbd8>)
  40cb28:	f7ff bb9a 	b.w	40c260 <_vfiprintf_r+0x308>
  40cb2c:	00410614 	.word	0x00410614
  40cb30:	00410624 	.word	0x00410624
  40cb34:	f1bc 0f06 	cmp.w	ip, #6
  40cb38:	bf34      	ite	cc
  40cb3a:	4663      	movcc	r3, ip
  40cb3c:	2306      	movcs	r3, #6
  40cb3e:	9408      	str	r4, [sp, #32]
  40cb40:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  40cb44:	9305      	str	r3, [sp, #20]
  40cb46:	9403      	str	r4, [sp, #12]
  40cb48:	4f16      	ldr	r7, [pc, #88]	; (40cba4 <_vfiprintf_r+0xc4c>)
  40cb4a:	e472      	b.n	40c432 <_vfiprintf_r+0x4da>
  40cb4c:	9c08      	ldr	r4, [sp, #32]
  40cb4e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40cb50:	6823      	ldr	r3, [r4, #0]
  40cb52:	3404      	adds	r4, #4
  40cb54:	9408      	str	r4, [sp, #32]
  40cb56:	601d      	str	r5, [r3, #0]
  40cb58:	f7ff ba31 	b.w	40bfbe <_vfiprintf_r+0x66>
  40cb5c:	9814      	ldr	r0, [sp, #80]	; 0x50
  40cb5e:	4d12      	ldr	r5, [pc, #72]	; (40cba8 <_vfiprintf_r+0xc50>)
  40cb60:	3001      	adds	r0, #1
  40cb62:	e5fc      	b.n	40c75e <_vfiprintf_r+0x806>
  40cb64:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40cb68:	f8cd c014 	str.w	ip, [sp, #20]
  40cb6c:	9507      	str	r5, [sp, #28]
  40cb6e:	9408      	str	r4, [sp, #32]
  40cb70:	4684      	mov	ip, r0
  40cb72:	f7ff bb25 	b.w	40c1c0 <_vfiprintf_r+0x268>
  40cb76:	4608      	mov	r0, r1
  40cb78:	e6b1      	b.n	40c8de <_vfiprintf_r+0x986>
  40cb7a:	46a0      	mov	r8, r4
  40cb7c:	2500      	movs	r5, #0
  40cb7e:	f7ff ba5a 	b.w	40c036 <_vfiprintf_r+0xde>
  40cb82:	f8dd b020 	ldr.w	fp, [sp, #32]
  40cb86:	f898 3001 	ldrb.w	r3, [r8, #1]
  40cb8a:	f8db 5000 	ldr.w	r5, [fp]
  40cb8e:	f10b 0204 	add.w	r2, fp, #4
  40cb92:	2d00      	cmp	r5, #0
  40cb94:	9208      	str	r2, [sp, #32]
  40cb96:	46a0      	mov	r8, r4
  40cb98:	f6bf aa4b 	bge.w	40c032 <_vfiprintf_r+0xda>
  40cb9c:	f04f 35ff 	mov.w	r5, #4294967295
  40cba0:	f7ff ba47 	b.w	40c032 <_vfiprintf_r+0xda>
  40cba4:	004105f8 	.word	0x004105f8
  40cba8:	00410624 	.word	0x00410624

0040cbac <__sbprintf>:
  40cbac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40cbb0:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  40cbb2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40cbb6:	4688      	mov	r8, r1
  40cbb8:	9719      	str	r7, [sp, #100]	; 0x64
  40cbba:	f8d8 701c 	ldr.w	r7, [r8, #28]
  40cbbe:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  40cbc2:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  40cbc6:	9707      	str	r7, [sp, #28]
  40cbc8:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  40cbcc:	ac1a      	add	r4, sp, #104	; 0x68
  40cbce:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40cbd2:	f02a 0a02 	bic.w	sl, sl, #2
  40cbd6:	2600      	movs	r6, #0
  40cbd8:	4669      	mov	r1, sp
  40cbda:	9400      	str	r4, [sp, #0]
  40cbdc:	9404      	str	r4, [sp, #16]
  40cbde:	9502      	str	r5, [sp, #8]
  40cbe0:	9505      	str	r5, [sp, #20]
  40cbe2:	f8ad a00c 	strh.w	sl, [sp, #12]
  40cbe6:	f8ad 900e 	strh.w	r9, [sp, #14]
  40cbea:	9709      	str	r7, [sp, #36]	; 0x24
  40cbec:	9606      	str	r6, [sp, #24]
  40cbee:	4605      	mov	r5, r0
  40cbf0:	f7ff f9b2 	bl	40bf58 <_vfiprintf_r>
  40cbf4:	1e04      	subs	r4, r0, #0
  40cbf6:	db07      	blt.n	40cc08 <__sbprintf+0x5c>
  40cbf8:	4628      	mov	r0, r5
  40cbfa:	4669      	mov	r1, sp
  40cbfc:	f001 f908 	bl	40de10 <_fflush_r>
  40cc00:	42b0      	cmp	r0, r6
  40cc02:	bf18      	it	ne
  40cc04:	f04f 34ff 	movne.w	r4, #4294967295
  40cc08:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40cc0c:	065b      	lsls	r3, r3, #25
  40cc0e:	d505      	bpl.n	40cc1c <__sbprintf+0x70>
  40cc10:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  40cc14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40cc18:	f8a8 300c 	strh.w	r3, [r8, #12]
  40cc1c:	4620      	mov	r0, r4
  40cc1e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40cc22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40cc26:	bf00      	nop

0040cc28 <_vsprintf_r>:
  40cc28:	b5f0      	push	{r4, r5, r6, r7, lr}
  40cc2a:	b09b      	sub	sp, #108	; 0x6c
  40cc2c:	460d      	mov	r5, r1
  40cc2e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40cc32:	f44f 7702 	mov.w	r7, #520	; 0x208
  40cc36:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40cc3a:	4669      	mov	r1, sp
  40cc3c:	9500      	str	r5, [sp, #0]
  40cc3e:	9504      	str	r5, [sp, #16]
  40cc40:	f8ad 700c 	strh.w	r7, [sp, #12]
  40cc44:	9402      	str	r4, [sp, #8]
  40cc46:	9405      	str	r4, [sp, #20]
  40cc48:	f8ad 600e 	strh.w	r6, [sp, #14]
  40cc4c:	f7fd fed8 	bl	40aa00 <_svfprintf_r>
  40cc50:	9b00      	ldr	r3, [sp, #0]
  40cc52:	2200      	movs	r2, #0
  40cc54:	701a      	strb	r2, [r3, #0]
  40cc56:	b01b      	add	sp, #108	; 0x6c
  40cc58:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40cc5a:	bf00      	nop

0040cc5c <vsprintf>:
  40cc5c:	b430      	push	{r4, r5}
  40cc5e:	4c04      	ldr	r4, [pc, #16]	; (40cc70 <vsprintf+0x14>)
  40cc60:	460d      	mov	r5, r1
  40cc62:	4613      	mov	r3, r2
  40cc64:	4601      	mov	r1, r0
  40cc66:	462a      	mov	r2, r5
  40cc68:	6820      	ldr	r0, [r4, #0]
  40cc6a:	bc30      	pop	{r4, r5}
  40cc6c:	f7ff bfdc 	b.w	40cc28 <_vsprintf_r>
  40cc70:	20000570 	.word	0x20000570

0040cc74 <__swsetup_r>:
  40cc74:	4b2f      	ldr	r3, [pc, #188]	; (40cd34 <__swsetup_r+0xc0>)
  40cc76:	b570      	push	{r4, r5, r6, lr}
  40cc78:	4606      	mov	r6, r0
  40cc7a:	6818      	ldr	r0, [r3, #0]
  40cc7c:	460c      	mov	r4, r1
  40cc7e:	b110      	cbz	r0, 40cc86 <__swsetup_r+0x12>
  40cc80:	6b82      	ldr	r2, [r0, #56]	; 0x38
  40cc82:	2a00      	cmp	r2, #0
  40cc84:	d036      	beq.n	40ccf4 <__swsetup_r+0x80>
  40cc86:	89a5      	ldrh	r5, [r4, #12]
  40cc88:	b2ab      	uxth	r3, r5
  40cc8a:	0719      	lsls	r1, r3, #28
  40cc8c:	d50c      	bpl.n	40cca8 <__swsetup_r+0x34>
  40cc8e:	6922      	ldr	r2, [r4, #16]
  40cc90:	b1aa      	cbz	r2, 40ccbe <__swsetup_r+0x4a>
  40cc92:	f013 0101 	ands.w	r1, r3, #1
  40cc96:	d01e      	beq.n	40ccd6 <__swsetup_r+0x62>
  40cc98:	6963      	ldr	r3, [r4, #20]
  40cc9a:	2100      	movs	r1, #0
  40cc9c:	425b      	negs	r3, r3
  40cc9e:	61a3      	str	r3, [r4, #24]
  40cca0:	60a1      	str	r1, [r4, #8]
  40cca2:	b1f2      	cbz	r2, 40cce2 <__swsetup_r+0x6e>
  40cca4:	2000      	movs	r0, #0
  40cca6:	bd70      	pop	{r4, r5, r6, pc}
  40cca8:	06da      	lsls	r2, r3, #27
  40ccaa:	d53a      	bpl.n	40cd22 <__swsetup_r+0xae>
  40ccac:	075b      	lsls	r3, r3, #29
  40ccae:	d424      	bmi.n	40ccfa <__swsetup_r+0x86>
  40ccb0:	6922      	ldr	r2, [r4, #16]
  40ccb2:	f045 0308 	orr.w	r3, r5, #8
  40ccb6:	81a3      	strh	r3, [r4, #12]
  40ccb8:	b29b      	uxth	r3, r3
  40ccba:	2a00      	cmp	r2, #0
  40ccbc:	d1e9      	bne.n	40cc92 <__swsetup_r+0x1e>
  40ccbe:	f403 7120 	and.w	r1, r3, #640	; 0x280
  40ccc2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40ccc6:	d0e4      	beq.n	40cc92 <__swsetup_r+0x1e>
  40ccc8:	4630      	mov	r0, r6
  40ccca:	4621      	mov	r1, r4
  40cccc:	f001 fc8a 	bl	40e5e4 <__smakebuf_r>
  40ccd0:	89a3      	ldrh	r3, [r4, #12]
  40ccd2:	6922      	ldr	r2, [r4, #16]
  40ccd4:	e7dd      	b.n	40cc92 <__swsetup_r+0x1e>
  40ccd6:	0798      	lsls	r0, r3, #30
  40ccd8:	bf58      	it	pl
  40ccda:	6961      	ldrpl	r1, [r4, #20]
  40ccdc:	60a1      	str	r1, [r4, #8]
  40ccde:	2a00      	cmp	r2, #0
  40cce0:	d1e0      	bne.n	40cca4 <__swsetup_r+0x30>
  40cce2:	89a3      	ldrh	r3, [r4, #12]
  40cce4:	061a      	lsls	r2, r3, #24
  40cce6:	d5dd      	bpl.n	40cca4 <__swsetup_r+0x30>
  40cce8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40ccec:	81a3      	strh	r3, [r4, #12]
  40ccee:	f04f 30ff 	mov.w	r0, #4294967295
  40ccf2:	bd70      	pop	{r4, r5, r6, pc}
  40ccf4:	f001 f8a8 	bl	40de48 <__sinit>
  40ccf8:	e7c5      	b.n	40cc86 <__swsetup_r+0x12>
  40ccfa:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40ccfc:	b149      	cbz	r1, 40cd12 <__swsetup_r+0x9e>
  40ccfe:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40cd02:	4299      	cmp	r1, r3
  40cd04:	d003      	beq.n	40cd0e <__swsetup_r+0x9a>
  40cd06:	4630      	mov	r0, r6
  40cd08:	f001 f9e2 	bl	40e0d0 <_free_r>
  40cd0c:	89a5      	ldrh	r5, [r4, #12]
  40cd0e:	2300      	movs	r3, #0
  40cd10:	6323      	str	r3, [r4, #48]	; 0x30
  40cd12:	6922      	ldr	r2, [r4, #16]
  40cd14:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  40cd18:	2100      	movs	r1, #0
  40cd1a:	b2ad      	uxth	r5, r5
  40cd1c:	6022      	str	r2, [r4, #0]
  40cd1e:	6061      	str	r1, [r4, #4]
  40cd20:	e7c7      	b.n	40ccb2 <__swsetup_r+0x3e>
  40cd22:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  40cd26:	2309      	movs	r3, #9
  40cd28:	6033      	str	r3, [r6, #0]
  40cd2a:	f04f 30ff 	mov.w	r0, #4294967295
  40cd2e:	81a5      	strh	r5, [r4, #12]
  40cd30:	bd70      	pop	{r4, r5, r6, pc}
  40cd32:	bf00      	nop
  40cd34:	20000570 	.word	0x20000570

0040cd38 <register_fini>:
  40cd38:	4b02      	ldr	r3, [pc, #8]	; (40cd44 <register_fini+0xc>)
  40cd3a:	b113      	cbz	r3, 40cd42 <register_fini+0xa>
  40cd3c:	4802      	ldr	r0, [pc, #8]	; (40cd48 <register_fini+0x10>)
  40cd3e:	f000 b805 	b.w	40cd4c <atexit>
  40cd42:	4770      	bx	lr
  40cd44:	00000000 	.word	0x00000000
  40cd48:	0040df45 	.word	0x0040df45

0040cd4c <atexit>:
  40cd4c:	4601      	mov	r1, r0
  40cd4e:	2000      	movs	r0, #0
  40cd50:	4602      	mov	r2, r0
  40cd52:	4603      	mov	r3, r0
  40cd54:	f002 b9f8 	b.w	40f148 <__register_exitproc>

0040cd58 <quorem>:
  40cd58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cd5c:	6903      	ldr	r3, [r0, #16]
  40cd5e:	690d      	ldr	r5, [r1, #16]
  40cd60:	b083      	sub	sp, #12
  40cd62:	429d      	cmp	r5, r3
  40cd64:	4683      	mov	fp, r0
  40cd66:	f300 808c 	bgt.w	40ce82 <quorem+0x12a>
  40cd6a:	3d01      	subs	r5, #1
  40cd6c:	f101 0414 	add.w	r4, r1, #20
  40cd70:	f100 0a14 	add.w	sl, r0, #20
  40cd74:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  40cd78:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  40cd7c:	3201      	adds	r2, #1
  40cd7e:	fbb3 f8f2 	udiv	r8, r3, r2
  40cd82:	00aa      	lsls	r2, r5, #2
  40cd84:	4691      	mov	r9, r2
  40cd86:	9200      	str	r2, [sp, #0]
  40cd88:	4452      	add	r2, sl
  40cd8a:	44a1      	add	r9, r4
  40cd8c:	9201      	str	r2, [sp, #4]
  40cd8e:	f1b8 0f00 	cmp.w	r8, #0
  40cd92:	d03e      	beq.n	40ce12 <quorem+0xba>
  40cd94:	2600      	movs	r6, #0
  40cd96:	4630      	mov	r0, r6
  40cd98:	4622      	mov	r2, r4
  40cd9a:	4653      	mov	r3, sl
  40cd9c:	468c      	mov	ip, r1
  40cd9e:	f852 7b04 	ldr.w	r7, [r2], #4
  40cda2:	6819      	ldr	r1, [r3, #0]
  40cda4:	fa1f fe87 	uxth.w	lr, r7
  40cda8:	0c3f      	lsrs	r7, r7, #16
  40cdaa:	fb0e 6e08 	mla	lr, lr, r8, r6
  40cdae:	fb07 f608 	mul.w	r6, r7, r8
  40cdb2:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  40cdb6:	fa1f fe8e 	uxth.w	lr, lr
  40cdba:	ebce 0e00 	rsb	lr, lr, r0
  40cdbe:	b28f      	uxth	r7, r1
  40cdc0:	b2b0      	uxth	r0, r6
  40cdc2:	4477      	add	r7, lr
  40cdc4:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  40cdc8:	eb00 4027 	add.w	r0, r0, r7, asr #16
  40cdcc:	b2bf      	uxth	r7, r7
  40cdce:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  40cdd2:	4591      	cmp	r9, r2
  40cdd4:	f843 7b04 	str.w	r7, [r3], #4
  40cdd8:	ea4f 4020 	mov.w	r0, r0, asr #16
  40cddc:	ea4f 4616 	mov.w	r6, r6, lsr #16
  40cde0:	d2dd      	bcs.n	40cd9e <quorem+0x46>
  40cde2:	9a00      	ldr	r2, [sp, #0]
  40cde4:	4661      	mov	r1, ip
  40cde6:	f85a 3002 	ldr.w	r3, [sl, r2]
  40cdea:	b993      	cbnz	r3, 40ce12 <quorem+0xba>
  40cdec:	9a01      	ldr	r2, [sp, #4]
  40cdee:	1f13      	subs	r3, r2, #4
  40cdf0:	459a      	cmp	sl, r3
  40cdf2:	d20c      	bcs.n	40ce0e <quorem+0xb6>
  40cdf4:	f852 3c04 	ldr.w	r3, [r2, #-4]
  40cdf8:	b94b      	cbnz	r3, 40ce0e <quorem+0xb6>
  40cdfa:	f1a2 0308 	sub.w	r3, r2, #8
  40cdfe:	e002      	b.n	40ce06 <quorem+0xae>
  40ce00:	681a      	ldr	r2, [r3, #0]
  40ce02:	3b04      	subs	r3, #4
  40ce04:	b91a      	cbnz	r2, 40ce0e <quorem+0xb6>
  40ce06:	459a      	cmp	sl, r3
  40ce08:	f105 35ff 	add.w	r5, r5, #4294967295
  40ce0c:	d3f8      	bcc.n	40ce00 <quorem+0xa8>
  40ce0e:	f8cb 5010 	str.w	r5, [fp, #16]
  40ce12:	4658      	mov	r0, fp
  40ce14:	f001 ff22 	bl	40ec5c <__mcmp>
  40ce18:	2800      	cmp	r0, #0
  40ce1a:	db2e      	blt.n	40ce7a <quorem+0x122>
  40ce1c:	f108 0801 	add.w	r8, r8, #1
  40ce20:	4653      	mov	r3, sl
  40ce22:	2200      	movs	r2, #0
  40ce24:	f854 6b04 	ldr.w	r6, [r4], #4
  40ce28:	6818      	ldr	r0, [r3, #0]
  40ce2a:	b2b1      	uxth	r1, r6
  40ce2c:	1a51      	subs	r1, r2, r1
  40ce2e:	b287      	uxth	r7, r0
  40ce30:	0c36      	lsrs	r6, r6, #16
  40ce32:	4439      	add	r1, r7
  40ce34:	ebc6 4010 	rsb	r0, r6, r0, lsr #16
  40ce38:	eb00 4221 	add.w	r2, r0, r1, asr #16
  40ce3c:	b289      	uxth	r1, r1
  40ce3e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  40ce42:	45a1      	cmp	r9, r4
  40ce44:	f843 1b04 	str.w	r1, [r3], #4
  40ce48:	ea4f 4222 	mov.w	r2, r2, asr #16
  40ce4c:	d2ea      	bcs.n	40ce24 <quorem+0xcc>
  40ce4e:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  40ce52:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  40ce56:	b982      	cbnz	r2, 40ce7a <quorem+0x122>
  40ce58:	1f1a      	subs	r2, r3, #4
  40ce5a:	4592      	cmp	sl, r2
  40ce5c:	d20b      	bcs.n	40ce76 <quorem+0x11e>
  40ce5e:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40ce62:	b942      	cbnz	r2, 40ce76 <quorem+0x11e>
  40ce64:	3b08      	subs	r3, #8
  40ce66:	e002      	b.n	40ce6e <quorem+0x116>
  40ce68:	681a      	ldr	r2, [r3, #0]
  40ce6a:	3b04      	subs	r3, #4
  40ce6c:	b91a      	cbnz	r2, 40ce76 <quorem+0x11e>
  40ce6e:	459a      	cmp	sl, r3
  40ce70:	f105 35ff 	add.w	r5, r5, #4294967295
  40ce74:	d3f8      	bcc.n	40ce68 <quorem+0x110>
  40ce76:	f8cb 5010 	str.w	r5, [fp, #16]
  40ce7a:	4640      	mov	r0, r8
  40ce7c:	b003      	add	sp, #12
  40ce7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ce82:	2000      	movs	r0, #0
  40ce84:	b003      	add	sp, #12
  40ce86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ce8a:	bf00      	nop
  40ce8c:	0000      	movs	r0, r0
	...

0040ce90 <_dtoa_r>:
  40ce90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ce94:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40ce96:	b09b      	sub	sp, #108	; 0x6c
  40ce98:	4604      	mov	r4, r0
  40ce9a:	4692      	mov	sl, r2
  40ce9c:	469b      	mov	fp, r3
  40ce9e:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  40cea0:	b141      	cbz	r1, 40ceb4 <_dtoa_r+0x24>
  40cea2:	6c43      	ldr	r3, [r0, #68]	; 0x44
  40cea4:	2201      	movs	r2, #1
  40cea6:	409a      	lsls	r2, r3
  40cea8:	604b      	str	r3, [r1, #4]
  40ceaa:	608a      	str	r2, [r1, #8]
  40ceac:	f001 fce0 	bl	40e870 <_Bfree>
  40ceb0:	2300      	movs	r3, #0
  40ceb2:	6423      	str	r3, [r4, #64]	; 0x40
  40ceb4:	f1bb 0f00 	cmp.w	fp, #0
  40ceb8:	46d9      	mov	r9, fp
  40ceba:	db33      	blt.n	40cf24 <_dtoa_r+0x94>
  40cebc:	2300      	movs	r3, #0
  40cebe:	602b      	str	r3, [r5, #0]
  40cec0:	4ba5      	ldr	r3, [pc, #660]	; (40d158 <_dtoa_r+0x2c8>)
  40cec2:	461a      	mov	r2, r3
  40cec4:	ea09 0303 	and.w	r3, r9, r3
  40cec8:	4293      	cmp	r3, r2
  40ceca:	d014      	beq.n	40cef6 <_dtoa_r+0x66>
  40cecc:	4650      	mov	r0, sl
  40cece:	4659      	mov	r1, fp
  40ced0:	2200      	movs	r2, #0
  40ced2:	2300      	movs	r3, #0
  40ced4:	f7fc fd02 	bl	4098dc <__aeabi_dcmpeq>
  40ced8:	4680      	mov	r8, r0
  40ceda:	b348      	cbz	r0, 40cf30 <_dtoa_r+0xa0>
  40cedc:	9e26      	ldr	r6, [sp, #152]	; 0x98
  40cede:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40cee0:	2301      	movs	r3, #1
  40cee2:	6033      	str	r3, [r6, #0]
  40cee4:	2d00      	cmp	r5, #0
  40cee6:	f000 80ca 	beq.w	40d07e <_dtoa_r+0x1ee>
  40ceea:	489c      	ldr	r0, [pc, #624]	; (40d15c <_dtoa_r+0x2cc>)
  40ceec:	6028      	str	r0, [r5, #0]
  40ceee:	3801      	subs	r0, #1
  40cef0:	b01b      	add	sp, #108	; 0x6c
  40cef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cef6:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40cef8:	f242 730f 	movw	r3, #9999	; 0x270f
  40cefc:	602b      	str	r3, [r5, #0]
  40cefe:	f1ba 0f00 	cmp.w	sl, #0
  40cf02:	f000 80a5 	beq.w	40d050 <_dtoa_r+0x1c0>
  40cf06:	4896      	ldr	r0, [pc, #600]	; (40d160 <_dtoa_r+0x2d0>)
  40cf08:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40cf0a:	2e00      	cmp	r6, #0
  40cf0c:	d0f0      	beq.n	40cef0 <_dtoa_r+0x60>
  40cf0e:	78c3      	ldrb	r3, [r0, #3]
  40cf10:	2b00      	cmp	r3, #0
  40cf12:	f000 80b6 	beq.w	40d082 <_dtoa_r+0x1f2>
  40cf16:	f100 0308 	add.w	r3, r0, #8
  40cf1a:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40cf1c:	602b      	str	r3, [r5, #0]
  40cf1e:	b01b      	add	sp, #108	; 0x6c
  40cf20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cf24:	2301      	movs	r3, #1
  40cf26:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  40cf2a:	602b      	str	r3, [r5, #0]
  40cf2c:	46cb      	mov	fp, r9
  40cf2e:	e7c7      	b.n	40cec0 <_dtoa_r+0x30>
  40cf30:	aa19      	add	r2, sp, #100	; 0x64
  40cf32:	ab18      	add	r3, sp, #96	; 0x60
  40cf34:	e88d 000c 	stmia.w	sp, {r2, r3}
  40cf38:	4620      	mov	r0, r4
  40cf3a:	4652      	mov	r2, sl
  40cf3c:	465b      	mov	r3, fp
  40cf3e:	f001 ff1d 	bl	40ed7c <__d2b>
  40cf42:	ea5f 5519 	movs.w	r5, r9, lsr #20
  40cf46:	900a      	str	r0, [sp, #40]	; 0x28
  40cf48:	f040 808b 	bne.w	40d062 <_dtoa_r+0x1d2>
  40cf4c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40cf4e:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40cf50:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  40cf54:	443d      	add	r5, r7
  40cf56:	429d      	cmp	r5, r3
  40cf58:	f2c0 8295 	blt.w	40d486 <_dtoa_r+0x5f6>
  40cf5c:	331f      	adds	r3, #31
  40cf5e:	f205 4212 	addw	r2, r5, #1042	; 0x412
  40cf62:	1b5b      	subs	r3, r3, r5
  40cf64:	fa09 f303 	lsl.w	r3, r9, r3
  40cf68:	fa2a f202 	lsr.w	r2, sl, r2
  40cf6c:	ea43 0002 	orr.w	r0, r3, r2
  40cf70:	f7fc f9d6 	bl	409320 <__aeabi_ui2d>
  40cf74:	2601      	movs	r6, #1
  40cf76:	3d01      	subs	r5, #1
  40cf78:	46b8      	mov	r8, r7
  40cf7a:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40cf7e:	9616      	str	r6, [sp, #88]	; 0x58
  40cf80:	2200      	movs	r2, #0
  40cf82:	4b78      	ldr	r3, [pc, #480]	; (40d164 <_dtoa_r+0x2d4>)
  40cf84:	f7fc f88e 	bl	4090a4 <__aeabi_dsub>
  40cf88:	a36d      	add	r3, pc, #436	; (adr r3, 40d140 <_dtoa_r+0x2b0>)
  40cf8a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40cf8e:	f7fc fa3d 	bl	40940c <__aeabi_dmul>
  40cf92:	a36d      	add	r3, pc, #436	; (adr r3, 40d148 <_dtoa_r+0x2b8>)
  40cf94:	e9d3 2300 	ldrd	r2, r3, [r3]
  40cf98:	f7fc f886 	bl	4090a8 <__adddf3>
  40cf9c:	4606      	mov	r6, r0
  40cf9e:	4628      	mov	r0, r5
  40cfa0:	460f      	mov	r7, r1
  40cfa2:	f7fc f9cd 	bl	409340 <__aeabi_i2d>
  40cfa6:	a36a      	add	r3, pc, #424	; (adr r3, 40d150 <_dtoa_r+0x2c0>)
  40cfa8:	e9d3 2300 	ldrd	r2, r3, [r3]
  40cfac:	f7fc fa2e 	bl	40940c <__aeabi_dmul>
  40cfb0:	4602      	mov	r2, r0
  40cfb2:	460b      	mov	r3, r1
  40cfb4:	4630      	mov	r0, r6
  40cfb6:	4639      	mov	r1, r7
  40cfb8:	f7fc f876 	bl	4090a8 <__adddf3>
  40cfbc:	4606      	mov	r6, r0
  40cfbe:	460f      	mov	r7, r1
  40cfc0:	f7fc fcbe 	bl	409940 <__aeabi_d2iz>
  40cfc4:	4639      	mov	r1, r7
  40cfc6:	9007      	str	r0, [sp, #28]
  40cfc8:	2200      	movs	r2, #0
  40cfca:	4630      	mov	r0, r6
  40cfcc:	2300      	movs	r3, #0
  40cfce:	f7fc fc8f 	bl	4098f0 <__aeabi_dcmplt>
  40cfd2:	2800      	cmp	r0, #0
  40cfd4:	f040 8229 	bne.w	40d42a <_dtoa_r+0x59a>
  40cfd8:	9e07      	ldr	r6, [sp, #28]
  40cfda:	2e16      	cmp	r6, #22
  40cfdc:	f200 8222 	bhi.w	40d424 <_dtoa_r+0x594>
  40cfe0:	4961      	ldr	r1, [pc, #388]	; (40d168 <_dtoa_r+0x2d8>)
  40cfe2:	4652      	mov	r2, sl
  40cfe4:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  40cfe8:	465b      	mov	r3, fp
  40cfea:	e9d1 0100 	ldrd	r0, r1, [r1]
  40cfee:	f7fc fc9d 	bl	40992c <__aeabi_dcmpgt>
  40cff2:	2800      	cmp	r0, #0
  40cff4:	f000 824c 	beq.w	40d490 <_dtoa_r+0x600>
  40cff8:	3e01      	subs	r6, #1
  40cffa:	9607      	str	r6, [sp, #28]
  40cffc:	2600      	movs	r6, #0
  40cffe:	960e      	str	r6, [sp, #56]	; 0x38
  40d000:	ebc5 0508 	rsb	r5, r5, r8
  40d004:	3d01      	subs	r5, #1
  40d006:	9506      	str	r5, [sp, #24]
  40d008:	f100 8226 	bmi.w	40d458 <_dtoa_r+0x5c8>
  40d00c:	2500      	movs	r5, #0
  40d00e:	9508      	str	r5, [sp, #32]
  40d010:	9e07      	ldr	r6, [sp, #28]
  40d012:	2e00      	cmp	r6, #0
  40d014:	f2c0 8217 	blt.w	40d446 <_dtoa_r+0x5b6>
  40d018:	9d06      	ldr	r5, [sp, #24]
  40d01a:	960d      	str	r6, [sp, #52]	; 0x34
  40d01c:	4435      	add	r5, r6
  40d01e:	2600      	movs	r6, #0
  40d020:	9506      	str	r5, [sp, #24]
  40d022:	960c      	str	r6, [sp, #48]	; 0x30
  40d024:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40d026:	2d09      	cmp	r5, #9
  40d028:	d82d      	bhi.n	40d086 <_dtoa_r+0x1f6>
  40d02a:	2d05      	cmp	r5, #5
  40d02c:	bfc4      	itt	gt
  40d02e:	3d04      	subgt	r5, #4
  40d030:	9524      	strgt	r5, [sp, #144]	; 0x90
  40d032:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40d034:	bfc8      	it	gt
  40d036:	2500      	movgt	r5, #0
  40d038:	f1a6 0302 	sub.w	r3, r6, #2
  40d03c:	bfd8      	it	le
  40d03e:	2501      	movle	r5, #1
  40d040:	2b03      	cmp	r3, #3
  40d042:	d822      	bhi.n	40d08a <_dtoa_r+0x1fa>
  40d044:	e8df f013 	tbh	[pc, r3, lsl #1]
  40d048:	029e03b7 	.word	0x029e03b7
  40d04c:	049a03c0 	.word	0x049a03c0
  40d050:	4a46      	ldr	r2, [pc, #280]	; (40d16c <_dtoa_r+0x2dc>)
  40d052:	4b43      	ldr	r3, [pc, #268]	; (40d160 <_dtoa_r+0x2d0>)
  40d054:	f3c9 0013 	ubfx	r0, r9, #0, #20
  40d058:	2800      	cmp	r0, #0
  40d05a:	bf0c      	ite	eq
  40d05c:	4610      	moveq	r0, r2
  40d05e:	4618      	movne	r0, r3
  40d060:	e752      	b.n	40cf08 <_dtoa_r+0x78>
  40d062:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40d066:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40d06a:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  40d06e:	4650      	mov	r0, sl
  40d070:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  40d074:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40d078:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  40d07c:	e780      	b.n	40cf80 <_dtoa_r+0xf0>
  40d07e:	483c      	ldr	r0, [pc, #240]	; (40d170 <_dtoa_r+0x2e0>)
  40d080:	e736      	b.n	40cef0 <_dtoa_r+0x60>
  40d082:	1cc3      	adds	r3, r0, #3
  40d084:	e749      	b.n	40cf1a <_dtoa_r+0x8a>
  40d086:	2500      	movs	r5, #0
  40d088:	9524      	str	r5, [sp, #144]	; 0x90
  40d08a:	2500      	movs	r5, #0
  40d08c:	6465      	str	r5, [r4, #68]	; 0x44
  40d08e:	4629      	mov	r1, r5
  40d090:	4620      	mov	r0, r4
  40d092:	f001 fbc7 	bl	40e824 <_Balloc>
  40d096:	f04f 39ff 	mov.w	r9, #4294967295
  40d09a:	2601      	movs	r6, #1
  40d09c:	9009      	str	r0, [sp, #36]	; 0x24
  40d09e:	9525      	str	r5, [sp, #148]	; 0x94
  40d0a0:	6420      	str	r0, [r4, #64]	; 0x40
  40d0a2:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40d0a6:	960b      	str	r6, [sp, #44]	; 0x2c
  40d0a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40d0aa:	2b00      	cmp	r3, #0
  40d0ac:	f2c0 80d2 	blt.w	40d254 <_dtoa_r+0x3c4>
  40d0b0:	9e07      	ldr	r6, [sp, #28]
  40d0b2:	2e0e      	cmp	r6, #14
  40d0b4:	f300 80ce 	bgt.w	40d254 <_dtoa_r+0x3c4>
  40d0b8:	4b2b      	ldr	r3, [pc, #172]	; (40d168 <_dtoa_r+0x2d8>)
  40d0ba:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  40d0be:	e9d3 0100 	ldrd	r0, r1, [r3]
  40d0c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40d0c6:	9925      	ldr	r1, [sp, #148]	; 0x94
  40d0c8:	2900      	cmp	r1, #0
  40d0ca:	f2c0 8380 	blt.w	40d7ce <_dtoa_r+0x93e>
  40d0ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40d0d2:	4659      	mov	r1, fp
  40d0d4:	4650      	mov	r0, sl
  40d0d6:	f7fc fac3 	bl	409660 <__aeabi_ddiv>
  40d0da:	f7fc fc31 	bl	409940 <__aeabi_d2iz>
  40d0de:	4605      	mov	r5, r0
  40d0e0:	f7fc f92e 	bl	409340 <__aeabi_i2d>
  40d0e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40d0e8:	f7fc f990 	bl	40940c <__aeabi_dmul>
  40d0ec:	4602      	mov	r2, r0
  40d0ee:	460b      	mov	r3, r1
  40d0f0:	4650      	mov	r0, sl
  40d0f2:	4659      	mov	r1, fp
  40d0f4:	f7fb ffd6 	bl	4090a4 <__aeabi_dsub>
  40d0f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40d0fa:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40d0fe:	f1b9 0f01 	cmp.w	r9, #1
  40d102:	4606      	mov	r6, r0
  40d104:	460f      	mov	r7, r1
  40d106:	7013      	strb	r3, [r2, #0]
  40d108:	f102 0b01 	add.w	fp, r2, #1
  40d10c:	d064      	beq.n	40d1d8 <_dtoa_r+0x348>
  40d10e:	2200      	movs	r2, #0
  40d110:	4b18      	ldr	r3, [pc, #96]	; (40d174 <_dtoa_r+0x2e4>)
  40d112:	f7fc f97b 	bl	40940c <__aeabi_dmul>
  40d116:	2200      	movs	r2, #0
  40d118:	2300      	movs	r3, #0
  40d11a:	4606      	mov	r6, r0
  40d11c:	460f      	mov	r7, r1
  40d11e:	f7fc fbdd 	bl	4098dc <__aeabi_dcmpeq>
  40d122:	2800      	cmp	r0, #0
  40d124:	f040 8081 	bne.w	40d22a <_dtoa_r+0x39a>
  40d128:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  40d12c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d12e:	44c8      	add	r8, r9
  40d130:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  40d134:	f105 0902 	add.w	r9, r5, #2
  40d138:	9403      	str	r4, [sp, #12]
  40d13a:	e028      	b.n	40d18e <_dtoa_r+0x2fe>
  40d13c:	f3af 8000 	nop.w
  40d140:	636f4361 	.word	0x636f4361
  40d144:	3fd287a7 	.word	0x3fd287a7
  40d148:	8b60c8b3 	.word	0x8b60c8b3
  40d14c:	3fc68a28 	.word	0x3fc68a28
  40d150:	509f79fb 	.word	0x509f79fb
  40d154:	3fd34413 	.word	0x3fd34413
  40d158:	7ff00000 	.word	0x7ff00000
  40d15c:	00410601 	.word	0x00410601
  40d160:	00410640 	.word	0x00410640
  40d164:	3ff80000 	.word	0x3ff80000
  40d168:	00410650 	.word	0x00410650
  40d16c:	00410634 	.word	0x00410634
  40d170:	00410600 	.word	0x00410600
  40d174:	40240000 	.word	0x40240000
  40d178:	f7fc f948 	bl	40940c <__aeabi_dmul>
  40d17c:	2200      	movs	r2, #0
  40d17e:	2300      	movs	r3, #0
  40d180:	4606      	mov	r6, r0
  40d182:	460f      	mov	r7, r1
  40d184:	f7fc fbaa 	bl	4098dc <__aeabi_dcmpeq>
  40d188:	2800      	cmp	r0, #0
  40d18a:	f040 83c1 	bne.w	40d910 <_dtoa_r+0xa80>
  40d18e:	4652      	mov	r2, sl
  40d190:	465b      	mov	r3, fp
  40d192:	4630      	mov	r0, r6
  40d194:	4639      	mov	r1, r7
  40d196:	f7fc fa63 	bl	409660 <__aeabi_ddiv>
  40d19a:	f7fc fbd1 	bl	409940 <__aeabi_d2iz>
  40d19e:	4605      	mov	r5, r0
  40d1a0:	f7fc f8ce 	bl	409340 <__aeabi_i2d>
  40d1a4:	4652      	mov	r2, sl
  40d1a6:	465b      	mov	r3, fp
  40d1a8:	f7fc f930 	bl	40940c <__aeabi_dmul>
  40d1ac:	4602      	mov	r2, r0
  40d1ae:	460b      	mov	r3, r1
  40d1b0:	4630      	mov	r0, r6
  40d1b2:	4639      	mov	r1, r7
  40d1b4:	f7fb ff76 	bl	4090a4 <__aeabi_dsub>
  40d1b8:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  40d1bc:	45c1      	cmp	r9, r8
  40d1be:	f809 ec01 	strb.w	lr, [r9, #-1]
  40d1c2:	464c      	mov	r4, r9
  40d1c4:	4606      	mov	r6, r0
  40d1c6:	460f      	mov	r7, r1
  40d1c8:	f04f 0200 	mov.w	r2, #0
  40d1cc:	4ba7      	ldr	r3, [pc, #668]	; (40d46c <_dtoa_r+0x5dc>)
  40d1ce:	f109 0901 	add.w	r9, r9, #1
  40d1d2:	d1d1      	bne.n	40d178 <_dtoa_r+0x2e8>
  40d1d4:	46a3      	mov	fp, r4
  40d1d6:	9c03      	ldr	r4, [sp, #12]
  40d1d8:	4632      	mov	r2, r6
  40d1da:	463b      	mov	r3, r7
  40d1dc:	4630      	mov	r0, r6
  40d1de:	4639      	mov	r1, r7
  40d1e0:	f7fb ff62 	bl	4090a8 <__adddf3>
  40d1e4:	4606      	mov	r6, r0
  40d1e6:	460f      	mov	r7, r1
  40d1e8:	4632      	mov	r2, r6
  40d1ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40d1ee:	463b      	mov	r3, r7
  40d1f0:	f7fc fb7e 	bl	4098f0 <__aeabi_dcmplt>
  40d1f4:	b940      	cbnz	r0, 40d208 <_dtoa_r+0x378>
  40d1f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40d1fa:	4632      	mov	r2, r6
  40d1fc:	463b      	mov	r3, r7
  40d1fe:	f7fc fb6d 	bl	4098dc <__aeabi_dcmpeq>
  40d202:	b190      	cbz	r0, 40d22a <_dtoa_r+0x39a>
  40d204:	07eb      	lsls	r3, r5, #31
  40d206:	d510      	bpl.n	40d22a <_dtoa_r+0x39a>
  40d208:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40d20c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40d20e:	e005      	b.n	40d21c <_dtoa_r+0x38c>
  40d210:	429a      	cmp	r2, r3
  40d212:	f000 8429 	beq.w	40da68 <_dtoa_r+0xbd8>
  40d216:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  40d21a:	469b      	mov	fp, r3
  40d21c:	2d39      	cmp	r5, #57	; 0x39
  40d21e:	f10b 33ff 	add.w	r3, fp, #4294967295
  40d222:	d0f5      	beq.n	40d210 <_dtoa_r+0x380>
  40d224:	1c6a      	adds	r2, r5, #1
  40d226:	b2d2      	uxtb	r2, r2
  40d228:	701a      	strb	r2, [r3, #0]
  40d22a:	4620      	mov	r0, r4
  40d22c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40d22e:	f001 fb1f 	bl	40e870 <_Bfree>
  40d232:	9e07      	ldr	r6, [sp, #28]
  40d234:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40d236:	1c73      	adds	r3, r6, #1
  40d238:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40d23a:	2200      	movs	r2, #0
  40d23c:	f88b 2000 	strb.w	r2, [fp]
  40d240:	602b      	str	r3, [r5, #0]
  40d242:	2e00      	cmp	r6, #0
  40d244:	f000 8325 	beq.w	40d892 <_dtoa_r+0xa02>
  40d248:	9809      	ldr	r0, [sp, #36]	; 0x24
  40d24a:	f8c6 b000 	str.w	fp, [r6]
  40d24e:	b01b      	add	sp, #108	; 0x6c
  40d250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d254:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40d256:	2d00      	cmp	r5, #0
  40d258:	f000 8103 	beq.w	40d462 <_dtoa_r+0x5d2>
  40d25c:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40d25e:	2e01      	cmp	r6, #1
  40d260:	f340 82dc 	ble.w	40d81c <_dtoa_r+0x98c>
  40d264:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40d266:	f109 37ff 	add.w	r7, r9, #4294967295
  40d26a:	42be      	cmp	r6, r7
  40d26c:	f2c0 8389 	blt.w	40d982 <_dtoa_r+0xaf2>
  40d270:	1bf7      	subs	r7, r6, r7
  40d272:	f1b9 0f00 	cmp.w	r9, #0
  40d276:	f2c0 8487 	blt.w	40db88 <_dtoa_r+0xcf8>
  40d27a:	9d08      	ldr	r5, [sp, #32]
  40d27c:	464b      	mov	r3, r9
  40d27e:	9e08      	ldr	r6, [sp, #32]
  40d280:	4620      	mov	r0, r4
  40d282:	441e      	add	r6, r3
  40d284:	9608      	str	r6, [sp, #32]
  40d286:	9e06      	ldr	r6, [sp, #24]
  40d288:	2101      	movs	r1, #1
  40d28a:	441e      	add	r6, r3
  40d28c:	9606      	str	r6, [sp, #24]
  40d28e:	f001 fb91 	bl	40e9b4 <__i2b>
  40d292:	4606      	mov	r6, r0
  40d294:	b165      	cbz	r5, 40d2b0 <_dtoa_r+0x420>
  40d296:	9806      	ldr	r0, [sp, #24]
  40d298:	2800      	cmp	r0, #0
  40d29a:	dd09      	ble.n	40d2b0 <_dtoa_r+0x420>
  40d29c:	4603      	mov	r3, r0
  40d29e:	9908      	ldr	r1, [sp, #32]
  40d2a0:	42ab      	cmp	r3, r5
  40d2a2:	bfa8      	it	ge
  40d2a4:	462b      	movge	r3, r5
  40d2a6:	1ac9      	subs	r1, r1, r3
  40d2a8:	1ac0      	subs	r0, r0, r3
  40d2aa:	9108      	str	r1, [sp, #32]
  40d2ac:	1aed      	subs	r5, r5, r3
  40d2ae:	9006      	str	r0, [sp, #24]
  40d2b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40d2b2:	2a00      	cmp	r2, #0
  40d2b4:	dd1d      	ble.n	40d2f2 <_dtoa_r+0x462>
  40d2b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40d2b8:	2b00      	cmp	r3, #0
  40d2ba:	f000 8358 	beq.w	40d96e <_dtoa_r+0xade>
  40d2be:	2f00      	cmp	r7, #0
  40d2c0:	dd11      	ble.n	40d2e6 <_dtoa_r+0x456>
  40d2c2:	4631      	mov	r1, r6
  40d2c4:	463a      	mov	r2, r7
  40d2c6:	4620      	mov	r0, r4
  40d2c8:	f001 fc1c 	bl	40eb04 <__pow5mult>
  40d2cc:	4606      	mov	r6, r0
  40d2ce:	4631      	mov	r1, r6
  40d2d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40d2d2:	4620      	mov	r0, r4
  40d2d4:	f001 fb78 	bl	40e9c8 <__multiply>
  40d2d8:	990a      	ldr	r1, [sp, #40]	; 0x28
  40d2da:	4680      	mov	r8, r0
  40d2dc:	4620      	mov	r0, r4
  40d2de:	f001 fac7 	bl	40e870 <_Bfree>
  40d2e2:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  40d2e6:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  40d2ea:	ebbe 0207 	subs.w	r2, lr, r7
  40d2ee:	f040 828f 	bne.w	40d810 <_dtoa_r+0x980>
  40d2f2:	4620      	mov	r0, r4
  40d2f4:	2101      	movs	r1, #1
  40d2f6:	f001 fb5d 	bl	40e9b4 <__i2b>
  40d2fa:	4680      	mov	r8, r0
  40d2fc:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d2fe:	2800      	cmp	r0, #0
  40d300:	dd05      	ble.n	40d30e <_dtoa_r+0x47e>
  40d302:	4641      	mov	r1, r8
  40d304:	4620      	mov	r0, r4
  40d306:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40d308:	f001 fbfc 	bl	40eb04 <__pow5mult>
  40d30c:	4680      	mov	r8, r0
  40d30e:	9924      	ldr	r1, [sp, #144]	; 0x90
  40d310:	2901      	cmp	r1, #1
  40d312:	f340 82c1 	ble.w	40d898 <_dtoa_r+0xa08>
  40d316:	2700      	movs	r7, #0
  40d318:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d31a:	2800      	cmp	r0, #0
  40d31c:	f040 82af 	bne.w	40d87e <_dtoa_r+0x9ee>
  40d320:	2001      	movs	r0, #1
  40d322:	9b06      	ldr	r3, [sp, #24]
  40d324:	4403      	add	r3, r0
  40d326:	f013 031f 	ands.w	r3, r3, #31
  40d32a:	f000 80a1 	beq.w	40d470 <_dtoa_r+0x5e0>
  40d32e:	f1c3 0220 	rsb	r2, r3, #32
  40d332:	2a04      	cmp	r2, #4
  40d334:	f340 84b7 	ble.w	40dca6 <_dtoa_r+0xe16>
  40d338:	9908      	ldr	r1, [sp, #32]
  40d33a:	9a06      	ldr	r2, [sp, #24]
  40d33c:	f1c3 031c 	rsb	r3, r3, #28
  40d340:	4419      	add	r1, r3
  40d342:	441a      	add	r2, r3
  40d344:	9108      	str	r1, [sp, #32]
  40d346:	441d      	add	r5, r3
  40d348:	9206      	str	r2, [sp, #24]
  40d34a:	9908      	ldr	r1, [sp, #32]
  40d34c:	2900      	cmp	r1, #0
  40d34e:	dd05      	ble.n	40d35c <_dtoa_r+0x4cc>
  40d350:	990a      	ldr	r1, [sp, #40]	; 0x28
  40d352:	9a08      	ldr	r2, [sp, #32]
  40d354:	4620      	mov	r0, r4
  40d356:	f001 fc23 	bl	40eba0 <__lshift>
  40d35a:	900a      	str	r0, [sp, #40]	; 0x28
  40d35c:	9a06      	ldr	r2, [sp, #24]
  40d35e:	2a00      	cmp	r2, #0
  40d360:	dd04      	ble.n	40d36c <_dtoa_r+0x4dc>
  40d362:	4641      	mov	r1, r8
  40d364:	4620      	mov	r0, r4
  40d366:	f001 fc1b 	bl	40eba0 <__lshift>
  40d36a:	4680      	mov	r8, r0
  40d36c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40d36e:	2b00      	cmp	r3, #0
  40d370:	f040 826a 	bne.w	40d848 <_dtoa_r+0x9b8>
  40d374:	f1b9 0f00 	cmp.w	r9, #0
  40d378:	f340 82a6 	ble.w	40d8c8 <_dtoa_r+0xa38>
  40d37c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40d37e:	2800      	cmp	r0, #0
  40d380:	f040 8088 	bne.w	40d494 <_dtoa_r+0x604>
  40d384:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40d386:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40d388:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40d38c:	e006      	b.n	40d39c <_dtoa_r+0x50c>
  40d38e:	4639      	mov	r1, r7
  40d390:	4620      	mov	r0, r4
  40d392:	220a      	movs	r2, #10
  40d394:	2300      	movs	r3, #0
  40d396:	f001 fa75 	bl	40e884 <__multadd>
  40d39a:	4607      	mov	r7, r0
  40d39c:	4638      	mov	r0, r7
  40d39e:	4641      	mov	r1, r8
  40d3a0:	f7ff fcda 	bl	40cd58 <quorem>
  40d3a4:	3030      	adds	r0, #48	; 0x30
  40d3a6:	f80b 0005 	strb.w	r0, [fp, r5]
  40d3aa:	3501      	adds	r5, #1
  40d3ac:	45a9      	cmp	r9, r5
  40d3ae:	dcee      	bgt.n	40d38e <_dtoa_r+0x4fe>
  40d3b0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40d3b4:	4682      	mov	sl, r0
  40d3b6:	970a      	str	r7, [sp, #40]	; 0x28
  40d3b8:	f1b9 0f01 	cmp.w	r9, #1
  40d3bc:	bfac      	ite	ge
  40d3be:	44cb      	addge	fp, r9
  40d3c0:	f10b 0b01 	addlt.w	fp, fp, #1
  40d3c4:	2500      	movs	r5, #0
  40d3c6:	990a      	ldr	r1, [sp, #40]	; 0x28
  40d3c8:	2201      	movs	r2, #1
  40d3ca:	4620      	mov	r0, r4
  40d3cc:	f001 fbe8 	bl	40eba0 <__lshift>
  40d3d0:	4641      	mov	r1, r8
  40d3d2:	900a      	str	r0, [sp, #40]	; 0x28
  40d3d4:	f001 fc42 	bl	40ec5c <__mcmp>
  40d3d8:	2800      	cmp	r0, #0
  40d3da:	f340 8309 	ble.w	40d9f0 <_dtoa_r+0xb60>
  40d3de:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  40d3e2:	9909      	ldr	r1, [sp, #36]	; 0x24
  40d3e4:	e005      	b.n	40d3f2 <_dtoa_r+0x562>
  40d3e6:	4299      	cmp	r1, r3
  40d3e8:	f000 828b 	beq.w	40d902 <_dtoa_r+0xa72>
  40d3ec:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40d3f0:	469b      	mov	fp, r3
  40d3f2:	2a39      	cmp	r2, #57	; 0x39
  40d3f4:	f10b 33ff 	add.w	r3, fp, #4294967295
  40d3f8:	d0f5      	beq.n	40d3e6 <_dtoa_r+0x556>
  40d3fa:	3201      	adds	r2, #1
  40d3fc:	701a      	strb	r2, [r3, #0]
  40d3fe:	4641      	mov	r1, r8
  40d400:	4620      	mov	r0, r4
  40d402:	f001 fa35 	bl	40e870 <_Bfree>
  40d406:	2e00      	cmp	r6, #0
  40d408:	f43f af0f 	beq.w	40d22a <_dtoa_r+0x39a>
  40d40c:	b12d      	cbz	r5, 40d41a <_dtoa_r+0x58a>
  40d40e:	42b5      	cmp	r5, r6
  40d410:	d003      	beq.n	40d41a <_dtoa_r+0x58a>
  40d412:	4629      	mov	r1, r5
  40d414:	4620      	mov	r0, r4
  40d416:	f001 fa2b 	bl	40e870 <_Bfree>
  40d41a:	4631      	mov	r1, r6
  40d41c:	4620      	mov	r0, r4
  40d41e:	f001 fa27 	bl	40e870 <_Bfree>
  40d422:	e702      	b.n	40d22a <_dtoa_r+0x39a>
  40d424:	2601      	movs	r6, #1
  40d426:	960e      	str	r6, [sp, #56]	; 0x38
  40d428:	e5ea      	b.n	40d000 <_dtoa_r+0x170>
  40d42a:	9807      	ldr	r0, [sp, #28]
  40d42c:	f7fb ff88 	bl	409340 <__aeabi_i2d>
  40d430:	4632      	mov	r2, r6
  40d432:	463b      	mov	r3, r7
  40d434:	f7fc fa52 	bl	4098dc <__aeabi_dcmpeq>
  40d438:	2800      	cmp	r0, #0
  40d43a:	f47f adcd 	bne.w	40cfd8 <_dtoa_r+0x148>
  40d43e:	9e07      	ldr	r6, [sp, #28]
  40d440:	3e01      	subs	r6, #1
  40d442:	9607      	str	r6, [sp, #28]
  40d444:	e5c8      	b.n	40cfd8 <_dtoa_r+0x148>
  40d446:	9e07      	ldr	r6, [sp, #28]
  40d448:	9d08      	ldr	r5, [sp, #32]
  40d44a:	1bad      	subs	r5, r5, r6
  40d44c:	9508      	str	r5, [sp, #32]
  40d44e:	4275      	negs	r5, r6
  40d450:	2600      	movs	r6, #0
  40d452:	950c      	str	r5, [sp, #48]	; 0x30
  40d454:	960d      	str	r6, [sp, #52]	; 0x34
  40d456:	e5e5      	b.n	40d024 <_dtoa_r+0x194>
  40d458:	426d      	negs	r5, r5
  40d45a:	2600      	movs	r6, #0
  40d45c:	9508      	str	r5, [sp, #32]
  40d45e:	9606      	str	r6, [sp, #24]
  40d460:	e5d6      	b.n	40d010 <_dtoa_r+0x180>
  40d462:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40d464:	9d08      	ldr	r5, [sp, #32]
  40d466:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40d468:	e714      	b.n	40d294 <_dtoa_r+0x404>
  40d46a:	bf00      	nop
  40d46c:	40240000 	.word	0x40240000
  40d470:	231c      	movs	r3, #28
  40d472:	f8dd e020 	ldr.w	lr, [sp, #32]
  40d476:	9806      	ldr	r0, [sp, #24]
  40d478:	449e      	add	lr, r3
  40d47a:	4418      	add	r0, r3
  40d47c:	f8cd e020 	str.w	lr, [sp, #32]
  40d480:	441d      	add	r5, r3
  40d482:	9006      	str	r0, [sp, #24]
  40d484:	e761      	b.n	40d34a <_dtoa_r+0x4ba>
  40d486:	48a7      	ldr	r0, [pc, #668]	; (40d724 <_dtoa_r+0x894>)
  40d488:	1b40      	subs	r0, r0, r5
  40d48a:	fa0a f000 	lsl.w	r0, sl, r0
  40d48e:	e56f      	b.n	40cf70 <_dtoa_r+0xe0>
  40d490:	900e      	str	r0, [sp, #56]	; 0x38
  40d492:	e5b5      	b.n	40d000 <_dtoa_r+0x170>
  40d494:	2d00      	cmp	r5, #0
  40d496:	dd05      	ble.n	40d4a4 <_dtoa_r+0x614>
  40d498:	4631      	mov	r1, r6
  40d49a:	462a      	mov	r2, r5
  40d49c:	4620      	mov	r0, r4
  40d49e:	f001 fb7f 	bl	40eba0 <__lshift>
  40d4a2:	4606      	mov	r6, r0
  40d4a4:	2f00      	cmp	r7, #0
  40d4a6:	f040 82e9 	bne.w	40da7c <_dtoa_r+0xbec>
  40d4aa:	4637      	mov	r7, r6
  40d4ac:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d4ae:	9809      	ldr	r0, [sp, #36]	; 0x24
  40d4b0:	444d      	add	r5, r9
  40d4b2:	9508      	str	r5, [sp, #32]
  40d4b4:	f00a 0501 	and.w	r5, sl, #1
  40d4b8:	950b      	str	r5, [sp, #44]	; 0x2c
  40d4ba:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  40d4be:	1c45      	adds	r5, r0, #1
  40d4c0:	e00a      	b.n	40d4d8 <_dtoa_r+0x648>
  40d4c2:	f001 f9df 	bl	40e884 <__multadd>
  40d4c6:	4639      	mov	r1, r7
  40d4c8:	4606      	mov	r6, r0
  40d4ca:	220a      	movs	r2, #10
  40d4cc:	4620      	mov	r0, r4
  40d4ce:	2300      	movs	r3, #0
  40d4d0:	f001 f9d8 	bl	40e884 <__multadd>
  40d4d4:	4607      	mov	r7, r0
  40d4d6:	3501      	adds	r5, #1
  40d4d8:	4641      	mov	r1, r8
  40d4da:	4648      	mov	r0, r9
  40d4dc:	f7ff fc3c 	bl	40cd58 <quorem>
  40d4e0:	4631      	mov	r1, r6
  40d4e2:	4683      	mov	fp, r0
  40d4e4:	4648      	mov	r0, r9
  40d4e6:	f001 fbb9 	bl	40ec5c <__mcmp>
  40d4ea:	4641      	mov	r1, r8
  40d4ec:	9003      	str	r0, [sp, #12]
  40d4ee:	463a      	mov	r2, r7
  40d4f0:	4620      	mov	r0, r4
  40d4f2:	f001 fbd7 	bl	40eca4 <__mdiff>
  40d4f6:	68c2      	ldr	r2, [r0, #12]
  40d4f8:	1e69      	subs	r1, r5, #1
  40d4fa:	4603      	mov	r3, r0
  40d4fc:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  40d500:	9106      	str	r1, [sp, #24]
  40d502:	2a00      	cmp	r2, #0
  40d504:	f040 8193 	bne.w	40d82e <_dtoa_r+0x99e>
  40d508:	4619      	mov	r1, r3
  40d50a:	4648      	mov	r0, r9
  40d50c:	9302      	str	r3, [sp, #8]
  40d50e:	f001 fba5 	bl	40ec5c <__mcmp>
  40d512:	9b02      	ldr	r3, [sp, #8]
  40d514:	4602      	mov	r2, r0
  40d516:	4619      	mov	r1, r3
  40d518:	4620      	mov	r0, r4
  40d51a:	9202      	str	r2, [sp, #8]
  40d51c:	f001 f9a8 	bl	40e870 <_Bfree>
  40d520:	9a02      	ldr	r2, [sp, #8]
  40d522:	b92a      	cbnz	r2, 40d530 <_dtoa_r+0x6a0>
  40d524:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40d526:	b91b      	cbnz	r3, 40d530 <_dtoa_r+0x6a0>
  40d528:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40d52a:	2800      	cmp	r0, #0
  40d52c:	f000 8393 	beq.w	40dc56 <_dtoa_r+0xdc6>
  40d530:	9b03      	ldr	r3, [sp, #12]
  40d532:	2b00      	cmp	r3, #0
  40d534:	f2c0 8234 	blt.w	40d9a0 <_dtoa_r+0xb10>
  40d538:	d105      	bne.n	40d546 <_dtoa_r+0x6b6>
  40d53a:	9824      	ldr	r0, [sp, #144]	; 0x90
  40d53c:	b918      	cbnz	r0, 40d546 <_dtoa_r+0x6b6>
  40d53e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40d540:	2900      	cmp	r1, #0
  40d542:	f000 822d 	beq.w	40d9a0 <_dtoa_r+0xb10>
  40d546:	2a00      	cmp	r2, #0
  40d548:	f300 82ac 	bgt.w	40daa4 <_dtoa_r+0xc14>
  40d54c:	f8dd e020 	ldr.w	lr, [sp, #32]
  40d550:	f805 ac01 	strb.w	sl, [r5, #-1]
  40d554:	4575      	cmp	r5, lr
  40d556:	46ab      	mov	fp, r5
  40d558:	f000 82b4 	beq.w	40dac4 <_dtoa_r+0xc34>
  40d55c:	4649      	mov	r1, r9
  40d55e:	220a      	movs	r2, #10
  40d560:	2300      	movs	r3, #0
  40d562:	4620      	mov	r0, r4
  40d564:	f001 f98e 	bl	40e884 <__multadd>
  40d568:	42be      	cmp	r6, r7
  40d56a:	4681      	mov	r9, r0
  40d56c:	4631      	mov	r1, r6
  40d56e:	4620      	mov	r0, r4
  40d570:	f04f 020a 	mov.w	r2, #10
  40d574:	f04f 0300 	mov.w	r3, #0
  40d578:	d1a3      	bne.n	40d4c2 <_dtoa_r+0x632>
  40d57a:	f001 f983 	bl	40e884 <__multadd>
  40d57e:	4606      	mov	r6, r0
  40d580:	4607      	mov	r7, r0
  40d582:	e7a8      	b.n	40d4d6 <_dtoa_r+0x646>
  40d584:	2600      	movs	r6, #0
  40d586:	960b      	str	r6, [sp, #44]	; 0x2c
  40d588:	9e07      	ldr	r6, [sp, #28]
  40d58a:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  40d58e:	44b6      	add	lr, r6
  40d590:	f10e 0901 	add.w	r9, lr, #1
  40d594:	f1b9 0f00 	cmp.w	r9, #0
  40d598:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  40d59c:	464e      	mov	r6, r9
  40d59e:	f340 8150 	ble.w	40d842 <_dtoa_r+0x9b2>
  40d5a2:	2100      	movs	r1, #0
  40d5a4:	2e17      	cmp	r6, #23
  40d5a6:	6461      	str	r1, [r4, #68]	; 0x44
  40d5a8:	d90a      	bls.n	40d5c0 <_dtoa_r+0x730>
  40d5aa:	2201      	movs	r2, #1
  40d5ac:	2304      	movs	r3, #4
  40d5ae:	005b      	lsls	r3, r3, #1
  40d5b0:	f103 0014 	add.w	r0, r3, #20
  40d5b4:	42b0      	cmp	r0, r6
  40d5b6:	4611      	mov	r1, r2
  40d5b8:	f102 0201 	add.w	r2, r2, #1
  40d5bc:	d9f7      	bls.n	40d5ae <_dtoa_r+0x71e>
  40d5be:	6461      	str	r1, [r4, #68]	; 0x44
  40d5c0:	4620      	mov	r0, r4
  40d5c2:	f001 f92f 	bl	40e824 <_Balloc>
  40d5c6:	2e0e      	cmp	r6, #14
  40d5c8:	9009      	str	r0, [sp, #36]	; 0x24
  40d5ca:	6420      	str	r0, [r4, #64]	; 0x40
  40d5cc:	f63f ad6c 	bhi.w	40d0a8 <_dtoa_r+0x218>
  40d5d0:	2d00      	cmp	r5, #0
  40d5d2:	f43f ad69 	beq.w	40d0a8 <_dtoa_r+0x218>
  40d5d6:	9d07      	ldr	r5, [sp, #28]
  40d5d8:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  40d5dc:	2d00      	cmp	r5, #0
  40d5de:	f340 821c 	ble.w	40da1a <_dtoa_r+0xb8a>
  40d5e2:	4b51      	ldr	r3, [pc, #324]	; (40d728 <_dtoa_r+0x898>)
  40d5e4:	f005 020f 	and.w	r2, r5, #15
  40d5e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40d5ec:	112d      	asrs	r5, r5, #4
  40d5ee:	e9d3 6700 	ldrd	r6, r7, [r3]
  40d5f2:	06eb      	lsls	r3, r5, #27
  40d5f4:	f140 81cd 	bpl.w	40d992 <_dtoa_r+0xb02>
  40d5f8:	4b4c      	ldr	r3, [pc, #304]	; (40d72c <_dtoa_r+0x89c>)
  40d5fa:	4650      	mov	r0, sl
  40d5fc:	4659      	mov	r1, fp
  40d5fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40d602:	f7fc f82d 	bl	409660 <__aeabi_ddiv>
  40d606:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40d60a:	f005 050f 	and.w	r5, r5, #15
  40d60e:	f04f 0803 	mov.w	r8, #3
  40d612:	b18d      	cbz	r5, 40d638 <_dtoa_r+0x7a8>
  40d614:	f8df a114 	ldr.w	sl, [pc, #276]	; 40d72c <_dtoa_r+0x89c>
  40d618:	4630      	mov	r0, r6
  40d61a:	4639      	mov	r1, r7
  40d61c:	07ee      	lsls	r6, r5, #31
  40d61e:	d505      	bpl.n	40d62c <_dtoa_r+0x79c>
  40d620:	e9da 2300 	ldrd	r2, r3, [sl]
  40d624:	f108 0801 	add.w	r8, r8, #1
  40d628:	f7fb fef0 	bl	40940c <__aeabi_dmul>
  40d62c:	106d      	asrs	r5, r5, #1
  40d62e:	f10a 0a08 	add.w	sl, sl, #8
  40d632:	d1f3      	bne.n	40d61c <_dtoa_r+0x78c>
  40d634:	4606      	mov	r6, r0
  40d636:	460f      	mov	r7, r1
  40d638:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40d63c:	4632      	mov	r2, r6
  40d63e:	463b      	mov	r3, r7
  40d640:	f7fc f80e 	bl	409660 <__aeabi_ddiv>
  40d644:	4682      	mov	sl, r0
  40d646:	468b      	mov	fp, r1
  40d648:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40d64a:	b145      	cbz	r5, 40d65e <_dtoa_r+0x7ce>
  40d64c:	4650      	mov	r0, sl
  40d64e:	4659      	mov	r1, fp
  40d650:	2200      	movs	r2, #0
  40d652:	4b37      	ldr	r3, [pc, #220]	; (40d730 <_dtoa_r+0x8a0>)
  40d654:	f7fc f94c 	bl	4098f0 <__aeabi_dcmplt>
  40d658:	2800      	cmp	r0, #0
  40d65a:	f040 82aa 	bne.w	40dbb2 <_dtoa_r+0xd22>
  40d65e:	4640      	mov	r0, r8
  40d660:	f7fb fe6e 	bl	409340 <__aeabi_i2d>
  40d664:	4652      	mov	r2, sl
  40d666:	465b      	mov	r3, fp
  40d668:	f7fb fed0 	bl	40940c <__aeabi_dmul>
  40d66c:	2200      	movs	r2, #0
  40d66e:	4b31      	ldr	r3, [pc, #196]	; (40d734 <_dtoa_r+0x8a4>)
  40d670:	f7fb fd1a 	bl	4090a8 <__adddf3>
  40d674:	4606      	mov	r6, r0
  40d676:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40d67a:	f1b9 0f00 	cmp.w	r9, #0
  40d67e:	f000 815a 	beq.w	40d936 <_dtoa_r+0xaa6>
  40d682:	9d07      	ldr	r5, [sp, #28]
  40d684:	46c8      	mov	r8, r9
  40d686:	9517      	str	r5, [sp, #92]	; 0x5c
  40d688:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40d68a:	2d00      	cmp	r5, #0
  40d68c:	f000 8223 	beq.w	40dad6 <_dtoa_r+0xc46>
  40d690:	4b25      	ldr	r3, [pc, #148]	; (40d728 <_dtoa_r+0x898>)
  40d692:	2000      	movs	r0, #0
  40d694:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40d698:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40d69c:	4926      	ldr	r1, [pc, #152]	; (40d738 <_dtoa_r+0x8a8>)
  40d69e:	f7fb ffdf 	bl	409660 <__aeabi_ddiv>
  40d6a2:	4632      	mov	r2, r6
  40d6a4:	463b      	mov	r3, r7
  40d6a6:	f7fb fcfd 	bl	4090a4 <__aeabi_dsub>
  40d6aa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40d6ae:	4659      	mov	r1, fp
  40d6b0:	4650      	mov	r0, sl
  40d6b2:	f7fc f945 	bl	409940 <__aeabi_d2iz>
  40d6b6:	4605      	mov	r5, r0
  40d6b8:	f7fb fe42 	bl	409340 <__aeabi_i2d>
  40d6bc:	4602      	mov	r2, r0
  40d6be:	460b      	mov	r3, r1
  40d6c0:	4650      	mov	r0, sl
  40d6c2:	4659      	mov	r1, fp
  40d6c4:	f7fb fcee 	bl	4090a4 <__aeabi_dsub>
  40d6c8:	3530      	adds	r5, #48	; 0x30
  40d6ca:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40d6cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40d6d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40d6d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40d6d8:	b2ed      	uxtb	r5, r5
  40d6da:	7035      	strb	r5, [r6, #0]
  40d6dc:	f106 0b01 	add.w	fp, r6, #1
  40d6e0:	f7fc f924 	bl	40992c <__aeabi_dcmpgt>
  40d6e4:	2800      	cmp	r0, #0
  40d6e6:	f040 82ab 	bne.w	40dc40 <_dtoa_r+0xdb0>
  40d6ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40d6ee:	2000      	movs	r0, #0
  40d6f0:	490f      	ldr	r1, [pc, #60]	; (40d730 <_dtoa_r+0x8a0>)
  40d6f2:	f7fb fcd7 	bl	4090a4 <__aeabi_dsub>
  40d6f6:	4602      	mov	r2, r0
  40d6f8:	460b      	mov	r3, r1
  40d6fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40d6fe:	f7fc f915 	bl	40992c <__aeabi_dcmpgt>
  40d702:	2800      	cmp	r0, #0
  40d704:	f040 82a2 	bne.w	40dc4c <_dtoa_r+0xdbc>
  40d708:	f1b8 0f01 	cmp.w	r8, #1
  40d70c:	f340 8181 	ble.w	40da12 <_dtoa_r+0xb82>
  40d710:	44b0      	add	r8, r6
  40d712:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  40d716:	46a2      	mov	sl, r4
  40d718:	46c1      	mov	r9, r8
  40d71a:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40d71e:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40d722:	e019      	b.n	40d758 <_dtoa_r+0x8c8>
  40d724:	fffffbee 	.word	0xfffffbee
  40d728:	00410650 	.word	0x00410650
  40d72c:	00410718 	.word	0x00410718
  40d730:	3ff00000 	.word	0x3ff00000
  40d734:	401c0000 	.word	0x401c0000
  40d738:	3fe00000 	.word	0x3fe00000
  40d73c:	2000      	movs	r0, #0
  40d73e:	49a8      	ldr	r1, [pc, #672]	; (40d9e0 <_dtoa_r+0xb50>)
  40d740:	f7fb fcb0 	bl	4090a4 <__aeabi_dsub>
  40d744:	4622      	mov	r2, r4
  40d746:	462b      	mov	r3, r5
  40d748:	f7fc f8d2 	bl	4098f0 <__aeabi_dcmplt>
  40d74c:	2800      	cmp	r0, #0
  40d74e:	f040 827b 	bne.w	40dc48 <_dtoa_r+0xdb8>
  40d752:	45cb      	cmp	fp, r9
  40d754:	f000 815a 	beq.w	40da0c <_dtoa_r+0xb7c>
  40d758:	4620      	mov	r0, r4
  40d75a:	4629      	mov	r1, r5
  40d75c:	2200      	movs	r2, #0
  40d75e:	4ba1      	ldr	r3, [pc, #644]	; (40d9e4 <_dtoa_r+0xb54>)
  40d760:	f7fb fe54 	bl	40940c <__aeabi_dmul>
  40d764:	2200      	movs	r2, #0
  40d766:	4b9f      	ldr	r3, [pc, #636]	; (40d9e4 <_dtoa_r+0xb54>)
  40d768:	4604      	mov	r4, r0
  40d76a:	460d      	mov	r5, r1
  40d76c:	4630      	mov	r0, r6
  40d76e:	4639      	mov	r1, r7
  40d770:	f7fb fe4c 	bl	40940c <__aeabi_dmul>
  40d774:	460f      	mov	r7, r1
  40d776:	4606      	mov	r6, r0
  40d778:	f7fc f8e2 	bl	409940 <__aeabi_d2iz>
  40d77c:	4680      	mov	r8, r0
  40d77e:	f7fb fddf 	bl	409340 <__aeabi_i2d>
  40d782:	4602      	mov	r2, r0
  40d784:	460b      	mov	r3, r1
  40d786:	4630      	mov	r0, r6
  40d788:	4639      	mov	r1, r7
  40d78a:	f7fb fc8b 	bl	4090a4 <__aeabi_dsub>
  40d78e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40d792:	fa5f f888 	uxtb.w	r8, r8
  40d796:	4622      	mov	r2, r4
  40d798:	462b      	mov	r3, r5
  40d79a:	f80b 8b01 	strb.w	r8, [fp], #1
  40d79e:	4606      	mov	r6, r0
  40d7a0:	460f      	mov	r7, r1
  40d7a2:	f7fc f8a5 	bl	4098f0 <__aeabi_dcmplt>
  40d7a6:	4632      	mov	r2, r6
  40d7a8:	463b      	mov	r3, r7
  40d7aa:	2800      	cmp	r0, #0
  40d7ac:	d0c6      	beq.n	40d73c <_dtoa_r+0x8ac>
  40d7ae:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40d7b0:	4654      	mov	r4, sl
  40d7b2:	9607      	str	r6, [sp, #28]
  40d7b4:	e539      	b.n	40d22a <_dtoa_r+0x39a>
  40d7b6:	2600      	movs	r6, #0
  40d7b8:	960b      	str	r6, [sp, #44]	; 0x2c
  40d7ba:	9825      	ldr	r0, [sp, #148]	; 0x94
  40d7bc:	2800      	cmp	r0, #0
  40d7be:	dd3c      	ble.n	40d83a <_dtoa_r+0x9aa>
  40d7c0:	4606      	mov	r6, r0
  40d7c2:	900f      	str	r0, [sp, #60]	; 0x3c
  40d7c4:	4681      	mov	r9, r0
  40d7c6:	e6ec      	b.n	40d5a2 <_dtoa_r+0x712>
  40d7c8:	2601      	movs	r6, #1
  40d7ca:	960b      	str	r6, [sp, #44]	; 0x2c
  40d7cc:	e7f5      	b.n	40d7ba <_dtoa_r+0x92a>
  40d7ce:	f1b9 0f00 	cmp.w	r9, #0
  40d7d2:	f73f ac7c 	bgt.w	40d0ce <_dtoa_r+0x23e>
  40d7d6:	f040 80c6 	bne.w	40d966 <_dtoa_r+0xad6>
  40d7da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40d7de:	2200      	movs	r2, #0
  40d7e0:	4b81      	ldr	r3, [pc, #516]	; (40d9e8 <_dtoa_r+0xb58>)
  40d7e2:	f7fb fe13 	bl	40940c <__aeabi_dmul>
  40d7e6:	4652      	mov	r2, sl
  40d7e8:	465b      	mov	r3, fp
  40d7ea:	f7fc f895 	bl	409918 <__aeabi_dcmpge>
  40d7ee:	46c8      	mov	r8, r9
  40d7f0:	464e      	mov	r6, r9
  40d7f2:	2800      	cmp	r0, #0
  40d7f4:	d07c      	beq.n	40d8f0 <_dtoa_r+0xa60>
  40d7f6:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40d7f8:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40d7fc:	43ed      	mvns	r5, r5
  40d7fe:	9507      	str	r5, [sp, #28]
  40d800:	4641      	mov	r1, r8
  40d802:	4620      	mov	r0, r4
  40d804:	f001 f834 	bl	40e870 <_Bfree>
  40d808:	2e00      	cmp	r6, #0
  40d80a:	f47f ae06 	bne.w	40d41a <_dtoa_r+0x58a>
  40d80e:	e50c      	b.n	40d22a <_dtoa_r+0x39a>
  40d810:	990a      	ldr	r1, [sp, #40]	; 0x28
  40d812:	4620      	mov	r0, r4
  40d814:	f001 f976 	bl	40eb04 <__pow5mult>
  40d818:	900a      	str	r0, [sp, #40]	; 0x28
  40d81a:	e56a      	b.n	40d2f2 <_dtoa_r+0x462>
  40d81c:	9d16      	ldr	r5, [sp, #88]	; 0x58
  40d81e:	2d00      	cmp	r5, #0
  40d820:	f000 81b8 	beq.w	40db94 <_dtoa_r+0xd04>
  40d824:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40d828:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40d82a:	9d08      	ldr	r5, [sp, #32]
  40d82c:	e527      	b.n	40d27e <_dtoa_r+0x3ee>
  40d82e:	4601      	mov	r1, r0
  40d830:	4620      	mov	r0, r4
  40d832:	f001 f81d 	bl	40e870 <_Bfree>
  40d836:	2201      	movs	r2, #1
  40d838:	e67a      	b.n	40d530 <_dtoa_r+0x6a0>
  40d83a:	2601      	movs	r6, #1
  40d83c:	9625      	str	r6, [sp, #148]	; 0x94
  40d83e:	960f      	str	r6, [sp, #60]	; 0x3c
  40d840:	46b1      	mov	r9, r6
  40d842:	2100      	movs	r1, #0
  40d844:	6461      	str	r1, [r4, #68]	; 0x44
  40d846:	e6bb      	b.n	40d5c0 <_dtoa_r+0x730>
  40d848:	980a      	ldr	r0, [sp, #40]	; 0x28
  40d84a:	4641      	mov	r1, r8
  40d84c:	f001 fa06 	bl	40ec5c <__mcmp>
  40d850:	2800      	cmp	r0, #0
  40d852:	f6bf ad8f 	bge.w	40d374 <_dtoa_r+0x4e4>
  40d856:	f8dd e01c 	ldr.w	lr, [sp, #28]
  40d85a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40d85c:	f10e 3eff 	add.w	lr, lr, #4294967295
  40d860:	4620      	mov	r0, r4
  40d862:	220a      	movs	r2, #10
  40d864:	2300      	movs	r3, #0
  40d866:	f8cd e01c 	str.w	lr, [sp, #28]
  40d86a:	f001 f80b 	bl	40e884 <__multadd>
  40d86e:	900a      	str	r0, [sp, #40]	; 0x28
  40d870:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40d872:	2800      	cmp	r0, #0
  40d874:	f040 8209 	bne.w	40dc8a <_dtoa_r+0xdfa>
  40d878:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40d87c:	e57a      	b.n	40d374 <_dtoa_r+0x4e4>
  40d87e:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40d882:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40d886:	6918      	ldr	r0, [r3, #16]
  40d888:	f001 f846 	bl	40e918 <__hi0bits>
  40d88c:	f1c0 0020 	rsb	r0, r0, #32
  40d890:	e547      	b.n	40d322 <_dtoa_r+0x492>
  40d892:	9809      	ldr	r0, [sp, #36]	; 0x24
  40d894:	f7ff bb2c 	b.w	40cef0 <_dtoa_r+0x60>
  40d898:	f1ba 0f00 	cmp.w	sl, #0
  40d89c:	f47f ad3b 	bne.w	40d316 <_dtoa_r+0x486>
  40d8a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40d8a4:	2b00      	cmp	r3, #0
  40d8a6:	f040 817c 	bne.w	40dba2 <_dtoa_r+0xd12>
  40d8aa:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40d8ae:	0d3f      	lsrs	r7, r7, #20
  40d8b0:	053f      	lsls	r7, r7, #20
  40d8b2:	2f00      	cmp	r7, #0
  40d8b4:	f43f ad30 	beq.w	40d318 <_dtoa_r+0x488>
  40d8b8:	9a08      	ldr	r2, [sp, #32]
  40d8ba:	9b06      	ldr	r3, [sp, #24]
  40d8bc:	3201      	adds	r2, #1
  40d8be:	3301      	adds	r3, #1
  40d8c0:	9208      	str	r2, [sp, #32]
  40d8c2:	9306      	str	r3, [sp, #24]
  40d8c4:	2701      	movs	r7, #1
  40d8c6:	e527      	b.n	40d318 <_dtoa_r+0x488>
  40d8c8:	9924      	ldr	r1, [sp, #144]	; 0x90
  40d8ca:	2902      	cmp	r1, #2
  40d8cc:	f77f ad56 	ble.w	40d37c <_dtoa_r+0x4ec>
  40d8d0:	f1b9 0f00 	cmp.w	r9, #0
  40d8d4:	d18f      	bne.n	40d7f6 <_dtoa_r+0x966>
  40d8d6:	4641      	mov	r1, r8
  40d8d8:	464b      	mov	r3, r9
  40d8da:	2205      	movs	r2, #5
  40d8dc:	4620      	mov	r0, r4
  40d8de:	f000 ffd1 	bl	40e884 <__multadd>
  40d8e2:	4680      	mov	r8, r0
  40d8e4:	4641      	mov	r1, r8
  40d8e6:	980a      	ldr	r0, [sp, #40]	; 0x28
  40d8e8:	f001 f9b8 	bl	40ec5c <__mcmp>
  40d8ec:	2800      	cmp	r0, #0
  40d8ee:	dd82      	ble.n	40d7f6 <_dtoa_r+0x966>
  40d8f0:	9d07      	ldr	r5, [sp, #28]
  40d8f2:	2331      	movs	r3, #49	; 0x31
  40d8f4:	3501      	adds	r5, #1
  40d8f6:	9507      	str	r5, [sp, #28]
  40d8f8:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d8fa:	702b      	strb	r3, [r5, #0]
  40d8fc:	f105 0b01 	add.w	fp, r5, #1
  40d900:	e77e      	b.n	40d800 <_dtoa_r+0x970>
  40d902:	9807      	ldr	r0, [sp, #28]
  40d904:	9909      	ldr	r1, [sp, #36]	; 0x24
  40d906:	2331      	movs	r3, #49	; 0x31
  40d908:	3001      	adds	r0, #1
  40d90a:	9007      	str	r0, [sp, #28]
  40d90c:	700b      	strb	r3, [r1, #0]
  40d90e:	e576      	b.n	40d3fe <_dtoa_r+0x56e>
  40d910:	46a3      	mov	fp, r4
  40d912:	9c03      	ldr	r4, [sp, #12]
  40d914:	e489      	b.n	40d22a <_dtoa_r+0x39a>
  40d916:	4640      	mov	r0, r8
  40d918:	f7fb fd12 	bl	409340 <__aeabi_i2d>
  40d91c:	4602      	mov	r2, r0
  40d91e:	460b      	mov	r3, r1
  40d920:	4650      	mov	r0, sl
  40d922:	4659      	mov	r1, fp
  40d924:	f7fb fd72 	bl	40940c <__aeabi_dmul>
  40d928:	2200      	movs	r2, #0
  40d92a:	4b30      	ldr	r3, [pc, #192]	; (40d9ec <_dtoa_r+0xb5c>)
  40d92c:	f7fb fbbc 	bl	4090a8 <__adddf3>
  40d930:	4606      	mov	r6, r0
  40d932:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40d936:	4650      	mov	r0, sl
  40d938:	4659      	mov	r1, fp
  40d93a:	2200      	movs	r2, #0
  40d93c:	4b2a      	ldr	r3, [pc, #168]	; (40d9e8 <_dtoa_r+0xb58>)
  40d93e:	f7fb fbb1 	bl	4090a4 <__aeabi_dsub>
  40d942:	4632      	mov	r2, r6
  40d944:	463b      	mov	r3, r7
  40d946:	4682      	mov	sl, r0
  40d948:	468b      	mov	fp, r1
  40d94a:	f7fb ffef 	bl	40992c <__aeabi_dcmpgt>
  40d94e:	2800      	cmp	r0, #0
  40d950:	f040 80bd 	bne.w	40dace <_dtoa_r+0xc3e>
  40d954:	4632      	mov	r2, r6
  40d956:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  40d95a:	4650      	mov	r0, sl
  40d95c:	4659      	mov	r1, fp
  40d95e:	f7fb ffc7 	bl	4098f0 <__aeabi_dcmplt>
  40d962:	2800      	cmp	r0, #0
  40d964:	d055      	beq.n	40da12 <_dtoa_r+0xb82>
  40d966:	f04f 0800 	mov.w	r8, #0
  40d96a:	4646      	mov	r6, r8
  40d96c:	e743      	b.n	40d7f6 <_dtoa_r+0x966>
  40d96e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40d970:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40d972:	4620      	mov	r0, r4
  40d974:	f001 f8c6 	bl	40eb04 <__pow5mult>
  40d978:	900a      	str	r0, [sp, #40]	; 0x28
  40d97a:	e4ba      	b.n	40d2f2 <_dtoa_r+0x462>
  40d97c:	2601      	movs	r6, #1
  40d97e:	960b      	str	r6, [sp, #44]	; 0x2c
  40d980:	e602      	b.n	40d588 <_dtoa_r+0x6f8>
  40d982:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40d984:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40d986:	1b7b      	subs	r3, r7, r5
  40d988:	441e      	add	r6, r3
  40d98a:	970c      	str	r7, [sp, #48]	; 0x30
  40d98c:	960d      	str	r6, [sp, #52]	; 0x34
  40d98e:	2700      	movs	r7, #0
  40d990:	e46f      	b.n	40d272 <_dtoa_r+0x3e2>
  40d992:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40d996:	f04f 0802 	mov.w	r8, #2
  40d99a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40d99e:	e638      	b.n	40d612 <_dtoa_r+0x782>
  40d9a0:	2a00      	cmp	r2, #0
  40d9a2:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40d9a6:	46d9      	mov	r9, fp
  40d9a8:	dd11      	ble.n	40d9ce <_dtoa_r+0xb3e>
  40d9aa:	990a      	ldr	r1, [sp, #40]	; 0x28
  40d9ac:	2201      	movs	r2, #1
  40d9ae:	4620      	mov	r0, r4
  40d9b0:	f001 f8f6 	bl	40eba0 <__lshift>
  40d9b4:	4641      	mov	r1, r8
  40d9b6:	900a      	str	r0, [sp, #40]	; 0x28
  40d9b8:	f001 f950 	bl	40ec5c <__mcmp>
  40d9bc:	2800      	cmp	r0, #0
  40d9be:	f340 815d 	ble.w	40dc7c <_dtoa_r+0xdec>
  40d9c2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40d9c6:	f000 811b 	beq.w	40dc00 <_dtoa_r+0xd70>
  40d9ca:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  40d9ce:	9b06      	ldr	r3, [sp, #24]
  40d9d0:	4635      	mov	r5, r6
  40d9d2:	f883 a000 	strb.w	sl, [r3]
  40d9d6:	f103 0b01 	add.w	fp, r3, #1
  40d9da:	463e      	mov	r6, r7
  40d9dc:	e50f      	b.n	40d3fe <_dtoa_r+0x56e>
  40d9de:	bf00      	nop
  40d9e0:	3ff00000 	.word	0x3ff00000
  40d9e4:	40240000 	.word	0x40240000
  40d9e8:	40140000 	.word	0x40140000
  40d9ec:	401c0000 	.word	0x401c0000
  40d9f0:	d103      	bne.n	40d9fa <_dtoa_r+0xb6a>
  40d9f2:	f01a 0f01 	tst.w	sl, #1
  40d9f6:	f47f acf2 	bne.w	40d3de <_dtoa_r+0x54e>
  40d9fa:	465b      	mov	r3, fp
  40d9fc:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40da00:	469b      	mov	fp, r3
  40da02:	2a30      	cmp	r2, #48	; 0x30
  40da04:	f103 33ff 	add.w	r3, r3, #4294967295
  40da08:	d0f8      	beq.n	40d9fc <_dtoa_r+0xb6c>
  40da0a:	e4f8      	b.n	40d3fe <_dtoa_r+0x56e>
  40da0c:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  40da10:	4654      	mov	r4, sl
  40da12:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40da16:	f7ff bb47 	b.w	40d0a8 <_dtoa_r+0x218>
  40da1a:	9e07      	ldr	r6, [sp, #28]
  40da1c:	4275      	negs	r5, r6
  40da1e:	2d00      	cmp	r5, #0
  40da20:	f000 80c2 	beq.w	40dba8 <_dtoa_r+0xd18>
  40da24:	4ba3      	ldr	r3, [pc, #652]	; (40dcb4 <_dtoa_r+0xe24>)
  40da26:	f005 020f 	and.w	r2, r5, #15
  40da2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40da2e:	e9d3 2300 	ldrd	r2, r3, [r3]
  40da32:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40da36:	f7fb fce9 	bl	40940c <__aeabi_dmul>
  40da3a:	112d      	asrs	r5, r5, #4
  40da3c:	4682      	mov	sl, r0
  40da3e:	468b      	mov	fp, r1
  40da40:	f000 812e 	beq.w	40dca0 <_dtoa_r+0xe10>
  40da44:	4e9c      	ldr	r6, [pc, #624]	; (40dcb8 <_dtoa_r+0xe28>)
  40da46:	f04f 0802 	mov.w	r8, #2
  40da4a:	07ea      	lsls	r2, r5, #31
  40da4c:	d505      	bpl.n	40da5a <_dtoa_r+0xbca>
  40da4e:	e9d6 2300 	ldrd	r2, r3, [r6]
  40da52:	f108 0801 	add.w	r8, r8, #1
  40da56:	f7fb fcd9 	bl	40940c <__aeabi_dmul>
  40da5a:	106d      	asrs	r5, r5, #1
  40da5c:	f106 0608 	add.w	r6, r6, #8
  40da60:	d1f3      	bne.n	40da4a <_dtoa_r+0xbba>
  40da62:	4682      	mov	sl, r0
  40da64:	468b      	mov	fp, r1
  40da66:	e5ef      	b.n	40d648 <_dtoa_r+0x7b8>
  40da68:	9e07      	ldr	r6, [sp, #28]
  40da6a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40da6c:	2230      	movs	r2, #48	; 0x30
  40da6e:	702a      	strb	r2, [r5, #0]
  40da70:	3601      	adds	r6, #1
  40da72:	2231      	movs	r2, #49	; 0x31
  40da74:	9607      	str	r6, [sp, #28]
  40da76:	701a      	strb	r2, [r3, #0]
  40da78:	f7ff bbd7 	b.w	40d22a <_dtoa_r+0x39a>
  40da7c:	6871      	ldr	r1, [r6, #4]
  40da7e:	4620      	mov	r0, r4
  40da80:	f000 fed0 	bl	40e824 <_Balloc>
  40da84:	6933      	ldr	r3, [r6, #16]
  40da86:	4605      	mov	r5, r0
  40da88:	1c9a      	adds	r2, r3, #2
  40da8a:	0092      	lsls	r2, r2, #2
  40da8c:	f106 010c 	add.w	r1, r6, #12
  40da90:	300c      	adds	r0, #12
  40da92:	f7fc fbef 	bl	40a274 <memcpy>
  40da96:	4620      	mov	r0, r4
  40da98:	4629      	mov	r1, r5
  40da9a:	2201      	movs	r2, #1
  40da9c:	f001 f880 	bl	40eba0 <__lshift>
  40daa0:	4607      	mov	r7, r0
  40daa2:	e503      	b.n	40d4ac <_dtoa_r+0x61c>
  40daa4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40daa8:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40daac:	f000 80a8 	beq.w	40dc00 <_dtoa_r+0xd70>
  40dab0:	9d06      	ldr	r5, [sp, #24]
  40dab2:	f10a 0301 	add.w	r3, sl, #1
  40dab6:	702b      	strb	r3, [r5, #0]
  40dab8:	4635      	mov	r5, r6
  40daba:	9e06      	ldr	r6, [sp, #24]
  40dabc:	f106 0b01 	add.w	fp, r6, #1
  40dac0:	463e      	mov	r6, r7
  40dac2:	e49c      	b.n	40d3fe <_dtoa_r+0x56e>
  40dac4:	4635      	mov	r5, r6
  40dac6:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40daca:	463e      	mov	r6, r7
  40dacc:	e47b      	b.n	40d3c6 <_dtoa_r+0x536>
  40dace:	f04f 0800 	mov.w	r8, #0
  40dad2:	4646      	mov	r6, r8
  40dad4:	e70c      	b.n	40d8f0 <_dtoa_r+0xa60>
  40dad6:	4977      	ldr	r1, [pc, #476]	; (40dcb4 <_dtoa_r+0xe24>)
  40dad8:	f108 35ff 	add.w	r5, r8, #4294967295
  40dadc:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  40dae0:	4632      	mov	r2, r6
  40dae2:	463b      	mov	r3, r7
  40dae4:	e9d1 0100 	ldrd	r0, r1, [r1]
  40dae8:	9510      	str	r5, [sp, #64]	; 0x40
  40daea:	f7fb fc8f 	bl	40940c <__aeabi_dmul>
  40daee:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40daf2:	4659      	mov	r1, fp
  40daf4:	4650      	mov	r0, sl
  40daf6:	f7fb ff23 	bl	409940 <__aeabi_d2iz>
  40dafa:	4605      	mov	r5, r0
  40dafc:	f7fb fc20 	bl	409340 <__aeabi_i2d>
  40db00:	4602      	mov	r2, r0
  40db02:	460b      	mov	r3, r1
  40db04:	4650      	mov	r0, sl
  40db06:	4659      	mov	r1, fp
  40db08:	f7fb facc 	bl	4090a4 <__aeabi_dsub>
  40db0c:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  40db10:	3530      	adds	r5, #48	; 0x30
  40db12:	f1b8 0f01 	cmp.w	r8, #1
  40db16:	4606      	mov	r6, r0
  40db18:	460f      	mov	r7, r1
  40db1a:	f88e 5000 	strb.w	r5, [lr]
  40db1e:	f10e 0b01 	add.w	fp, lr, #1
  40db22:	d01e      	beq.n	40db62 <_dtoa_r+0xcd2>
  40db24:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40db26:	1e6b      	subs	r3, r5, #1
  40db28:	eb03 0a08 	add.w	sl, r3, r8
  40db2c:	2200      	movs	r2, #0
  40db2e:	4b63      	ldr	r3, [pc, #396]	; (40dcbc <_dtoa_r+0xe2c>)
  40db30:	f7fb fc6c 	bl	40940c <__aeabi_dmul>
  40db34:	460f      	mov	r7, r1
  40db36:	4606      	mov	r6, r0
  40db38:	f7fb ff02 	bl	409940 <__aeabi_d2iz>
  40db3c:	4680      	mov	r8, r0
  40db3e:	f7fb fbff 	bl	409340 <__aeabi_i2d>
  40db42:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40db46:	4602      	mov	r2, r0
  40db48:	460b      	mov	r3, r1
  40db4a:	4630      	mov	r0, r6
  40db4c:	4639      	mov	r1, r7
  40db4e:	f7fb faa9 	bl	4090a4 <__aeabi_dsub>
  40db52:	f805 8f01 	strb.w	r8, [r5, #1]!
  40db56:	4555      	cmp	r5, sl
  40db58:	d1e8      	bne.n	40db2c <_dtoa_r+0xc9c>
  40db5a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40db5c:	4606      	mov	r6, r0
  40db5e:	460f      	mov	r7, r1
  40db60:	44ab      	add	fp, r5
  40db62:	2200      	movs	r2, #0
  40db64:	4b56      	ldr	r3, [pc, #344]	; (40dcc0 <_dtoa_r+0xe30>)
  40db66:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  40db6a:	f7fb fa9d 	bl	4090a8 <__adddf3>
  40db6e:	4632      	mov	r2, r6
  40db70:	463b      	mov	r3, r7
  40db72:	f7fb febd 	bl	4098f0 <__aeabi_dcmplt>
  40db76:	2800      	cmp	r0, #0
  40db78:	d04d      	beq.n	40dc16 <_dtoa_r+0xd86>
  40db7a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40db7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40db7e:	9607      	str	r6, [sp, #28]
  40db80:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40db84:	f7ff bb4a 	b.w	40d21c <_dtoa_r+0x38c>
  40db88:	9e08      	ldr	r6, [sp, #32]
  40db8a:	2300      	movs	r3, #0
  40db8c:	ebc9 0506 	rsb	r5, r9, r6
  40db90:	f7ff bb75 	b.w	40d27e <_dtoa_r+0x3ee>
  40db94:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40db96:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40db98:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40db9c:	9d08      	ldr	r5, [sp, #32]
  40db9e:	f7ff bb6e 	b.w	40d27e <_dtoa_r+0x3ee>
  40dba2:	4657      	mov	r7, sl
  40dba4:	f7ff bbb8 	b.w	40d318 <_dtoa_r+0x488>
  40dba8:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40dbac:	f04f 0802 	mov.w	r8, #2
  40dbb0:	e54a      	b.n	40d648 <_dtoa_r+0x7b8>
  40dbb2:	f1b9 0f00 	cmp.w	r9, #0
  40dbb6:	f43f aeae 	beq.w	40d916 <_dtoa_r+0xa86>
  40dbba:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  40dbbc:	2e00      	cmp	r6, #0
  40dbbe:	f77f af28 	ble.w	40da12 <_dtoa_r+0xb82>
  40dbc2:	2200      	movs	r2, #0
  40dbc4:	4b3d      	ldr	r3, [pc, #244]	; (40dcbc <_dtoa_r+0xe2c>)
  40dbc6:	4650      	mov	r0, sl
  40dbc8:	4659      	mov	r1, fp
  40dbca:	f7fb fc1f 	bl	40940c <__aeabi_dmul>
  40dbce:	4682      	mov	sl, r0
  40dbd0:	f108 0001 	add.w	r0, r8, #1
  40dbd4:	468b      	mov	fp, r1
  40dbd6:	f7fb fbb3 	bl	409340 <__aeabi_i2d>
  40dbda:	4602      	mov	r2, r0
  40dbdc:	460b      	mov	r3, r1
  40dbde:	4650      	mov	r0, sl
  40dbe0:	4659      	mov	r1, fp
  40dbe2:	f7fb fc13 	bl	40940c <__aeabi_dmul>
  40dbe6:	2200      	movs	r2, #0
  40dbe8:	4b36      	ldr	r3, [pc, #216]	; (40dcc4 <_dtoa_r+0xe34>)
  40dbea:	f7fb fa5d 	bl	4090a8 <__adddf3>
  40dbee:	9d07      	ldr	r5, [sp, #28]
  40dbf0:	4606      	mov	r6, r0
  40dbf2:	3d01      	subs	r5, #1
  40dbf4:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40dbf8:	9517      	str	r5, [sp, #92]	; 0x5c
  40dbfa:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  40dbfe:	e543      	b.n	40d688 <_dtoa_r+0x7f8>
  40dc00:	4635      	mov	r5, r6
  40dc02:	9b06      	ldr	r3, [sp, #24]
  40dc04:	9e06      	ldr	r6, [sp, #24]
  40dc06:	2239      	movs	r2, #57	; 0x39
  40dc08:	7032      	strb	r2, [r6, #0]
  40dc0a:	f103 0b01 	add.w	fp, r3, #1
  40dc0e:	463e      	mov	r6, r7
  40dc10:	9909      	ldr	r1, [sp, #36]	; 0x24
  40dc12:	f7ff bbee 	b.w	40d3f2 <_dtoa_r+0x562>
  40dc16:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  40dc1a:	2000      	movs	r0, #0
  40dc1c:	4928      	ldr	r1, [pc, #160]	; (40dcc0 <_dtoa_r+0xe30>)
  40dc1e:	f7fb fa41 	bl	4090a4 <__aeabi_dsub>
  40dc22:	4632      	mov	r2, r6
  40dc24:	463b      	mov	r3, r7
  40dc26:	f7fb fe81 	bl	40992c <__aeabi_dcmpgt>
  40dc2a:	2800      	cmp	r0, #0
  40dc2c:	f43f aef1 	beq.w	40da12 <_dtoa_r+0xb82>
  40dc30:	465b      	mov	r3, fp
  40dc32:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40dc36:	469b      	mov	fp, r3
  40dc38:	2a30      	cmp	r2, #48	; 0x30
  40dc3a:	f103 33ff 	add.w	r3, r3, #4294967295
  40dc3e:	d0f8      	beq.n	40dc32 <_dtoa_r+0xda2>
  40dc40:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  40dc42:	9507      	str	r5, [sp, #28]
  40dc44:	f7ff baf1 	b.w	40d22a <_dtoa_r+0x39a>
  40dc48:	4645      	mov	r5, r8
  40dc4a:	4654      	mov	r4, sl
  40dc4c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40dc4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40dc50:	9607      	str	r6, [sp, #28]
  40dc52:	f7ff bae3 	b.w	40d21c <_dtoa_r+0x38c>
  40dc56:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40dc5a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40dc5e:	d0cf      	beq.n	40dc00 <_dtoa_r+0xd70>
  40dc60:	9b03      	ldr	r3, [sp, #12]
  40dc62:	4635      	mov	r5, r6
  40dc64:	2b00      	cmp	r3, #0
  40dc66:	9e06      	ldr	r6, [sp, #24]
  40dc68:	bfc8      	it	gt
  40dc6a:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  40dc6e:	f886 a000 	strb.w	sl, [r6]
  40dc72:	f106 0b01 	add.w	fp, r6, #1
  40dc76:	463e      	mov	r6, r7
  40dc78:	f7ff bbc1 	b.w	40d3fe <_dtoa_r+0x56e>
  40dc7c:	f47f aea7 	bne.w	40d9ce <_dtoa_r+0xb3e>
  40dc80:	f01a 0f01 	tst.w	sl, #1
  40dc84:	f43f aea3 	beq.w	40d9ce <_dtoa_r+0xb3e>
  40dc88:	e69b      	b.n	40d9c2 <_dtoa_r+0xb32>
  40dc8a:	4631      	mov	r1, r6
  40dc8c:	4620      	mov	r0, r4
  40dc8e:	220a      	movs	r2, #10
  40dc90:	2300      	movs	r3, #0
  40dc92:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40dc96:	f000 fdf5 	bl	40e884 <__multadd>
  40dc9a:	4606      	mov	r6, r0
  40dc9c:	f7ff bb6a 	b.w	40d374 <_dtoa_r+0x4e4>
  40dca0:	f04f 0802 	mov.w	r8, #2
  40dca4:	e4d0      	b.n	40d648 <_dtoa_r+0x7b8>
  40dca6:	f43f ab50 	beq.w	40d34a <_dtoa_r+0x4ba>
  40dcaa:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  40dcae:	f7ff bbe0 	b.w	40d472 <_dtoa_r+0x5e2>
  40dcb2:	bf00      	nop
  40dcb4:	00410650 	.word	0x00410650
  40dcb8:	00410718 	.word	0x00410718
  40dcbc:	40240000 	.word	0x40240000
  40dcc0:	3fe00000 	.word	0x3fe00000
  40dcc4:	401c0000 	.word	0x401c0000

0040dcc8 <__sflush_r>:
  40dcc8:	898b      	ldrh	r3, [r1, #12]
  40dcca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40dcce:	b29a      	uxth	r2, r3
  40dcd0:	460d      	mov	r5, r1
  40dcd2:	0711      	lsls	r1, r2, #28
  40dcd4:	4680      	mov	r8, r0
  40dcd6:	d43c      	bmi.n	40dd52 <__sflush_r+0x8a>
  40dcd8:	686a      	ldr	r2, [r5, #4]
  40dcda:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40dcde:	2a00      	cmp	r2, #0
  40dce0:	81ab      	strh	r3, [r5, #12]
  40dce2:	dd59      	ble.n	40dd98 <__sflush_r+0xd0>
  40dce4:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40dce6:	2c00      	cmp	r4, #0
  40dce8:	d04b      	beq.n	40dd82 <__sflush_r+0xba>
  40dcea:	b29b      	uxth	r3, r3
  40dcec:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40dcf0:	2100      	movs	r1, #0
  40dcf2:	b292      	uxth	r2, r2
  40dcf4:	f8d8 6000 	ldr.w	r6, [r8]
  40dcf8:	f8c8 1000 	str.w	r1, [r8]
  40dcfc:	2a00      	cmp	r2, #0
  40dcfe:	d04f      	beq.n	40dda0 <__sflush_r+0xd8>
  40dd00:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40dd02:	075f      	lsls	r7, r3, #29
  40dd04:	d505      	bpl.n	40dd12 <__sflush_r+0x4a>
  40dd06:	6869      	ldr	r1, [r5, #4]
  40dd08:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40dd0a:	1a52      	subs	r2, r2, r1
  40dd0c:	b10b      	cbz	r3, 40dd12 <__sflush_r+0x4a>
  40dd0e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40dd10:	1ad2      	subs	r2, r2, r3
  40dd12:	4640      	mov	r0, r8
  40dd14:	69e9      	ldr	r1, [r5, #28]
  40dd16:	2300      	movs	r3, #0
  40dd18:	47a0      	blx	r4
  40dd1a:	1c44      	adds	r4, r0, #1
  40dd1c:	d04a      	beq.n	40ddb4 <__sflush_r+0xec>
  40dd1e:	89ab      	ldrh	r3, [r5, #12]
  40dd20:	692a      	ldr	r2, [r5, #16]
  40dd22:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40dd26:	b29b      	uxth	r3, r3
  40dd28:	2100      	movs	r1, #0
  40dd2a:	602a      	str	r2, [r5, #0]
  40dd2c:	04da      	lsls	r2, r3, #19
  40dd2e:	81ab      	strh	r3, [r5, #12]
  40dd30:	6069      	str	r1, [r5, #4]
  40dd32:	d44c      	bmi.n	40ddce <__sflush_r+0x106>
  40dd34:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40dd36:	f8c8 6000 	str.w	r6, [r8]
  40dd3a:	b311      	cbz	r1, 40dd82 <__sflush_r+0xba>
  40dd3c:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40dd40:	4299      	cmp	r1, r3
  40dd42:	d002      	beq.n	40dd4a <__sflush_r+0x82>
  40dd44:	4640      	mov	r0, r8
  40dd46:	f000 f9c3 	bl	40e0d0 <_free_r>
  40dd4a:	2000      	movs	r0, #0
  40dd4c:	6328      	str	r0, [r5, #48]	; 0x30
  40dd4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40dd52:	692e      	ldr	r6, [r5, #16]
  40dd54:	b1ae      	cbz	r6, 40dd82 <__sflush_r+0xba>
  40dd56:	0791      	lsls	r1, r2, #30
  40dd58:	682c      	ldr	r4, [r5, #0]
  40dd5a:	bf0c      	ite	eq
  40dd5c:	696b      	ldreq	r3, [r5, #20]
  40dd5e:	2300      	movne	r3, #0
  40dd60:	602e      	str	r6, [r5, #0]
  40dd62:	1ba4      	subs	r4, r4, r6
  40dd64:	60ab      	str	r3, [r5, #8]
  40dd66:	e00a      	b.n	40dd7e <__sflush_r+0xb6>
  40dd68:	4632      	mov	r2, r6
  40dd6a:	4623      	mov	r3, r4
  40dd6c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40dd6e:	4640      	mov	r0, r8
  40dd70:	69e9      	ldr	r1, [r5, #28]
  40dd72:	47b8      	blx	r7
  40dd74:	2800      	cmp	r0, #0
  40dd76:	ebc0 0404 	rsb	r4, r0, r4
  40dd7a:	4406      	add	r6, r0
  40dd7c:	dd04      	ble.n	40dd88 <__sflush_r+0xc0>
  40dd7e:	2c00      	cmp	r4, #0
  40dd80:	dcf2      	bgt.n	40dd68 <__sflush_r+0xa0>
  40dd82:	2000      	movs	r0, #0
  40dd84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40dd88:	89ab      	ldrh	r3, [r5, #12]
  40dd8a:	f04f 30ff 	mov.w	r0, #4294967295
  40dd8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40dd92:	81ab      	strh	r3, [r5, #12]
  40dd94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40dd98:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40dd9a:	2a00      	cmp	r2, #0
  40dd9c:	dca2      	bgt.n	40dce4 <__sflush_r+0x1c>
  40dd9e:	e7f0      	b.n	40dd82 <__sflush_r+0xba>
  40dda0:	2301      	movs	r3, #1
  40dda2:	4640      	mov	r0, r8
  40dda4:	69e9      	ldr	r1, [r5, #28]
  40dda6:	47a0      	blx	r4
  40dda8:	1c43      	adds	r3, r0, #1
  40ddaa:	4602      	mov	r2, r0
  40ddac:	d01e      	beq.n	40ddec <__sflush_r+0x124>
  40ddae:	89ab      	ldrh	r3, [r5, #12]
  40ddb0:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40ddb2:	e7a6      	b.n	40dd02 <__sflush_r+0x3a>
  40ddb4:	f8d8 3000 	ldr.w	r3, [r8]
  40ddb8:	b95b      	cbnz	r3, 40ddd2 <__sflush_r+0x10a>
  40ddba:	89aa      	ldrh	r2, [r5, #12]
  40ddbc:	6929      	ldr	r1, [r5, #16]
  40ddbe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  40ddc2:	b292      	uxth	r2, r2
  40ddc4:	606b      	str	r3, [r5, #4]
  40ddc6:	04d3      	lsls	r3, r2, #19
  40ddc8:	81aa      	strh	r2, [r5, #12]
  40ddca:	6029      	str	r1, [r5, #0]
  40ddcc:	d5b2      	bpl.n	40dd34 <__sflush_r+0x6c>
  40ddce:	6528      	str	r0, [r5, #80]	; 0x50
  40ddd0:	e7b0      	b.n	40dd34 <__sflush_r+0x6c>
  40ddd2:	2b1d      	cmp	r3, #29
  40ddd4:	d001      	beq.n	40ddda <__sflush_r+0x112>
  40ddd6:	2b16      	cmp	r3, #22
  40ddd8:	d113      	bne.n	40de02 <__sflush_r+0x13a>
  40ddda:	89a9      	ldrh	r1, [r5, #12]
  40dddc:	692b      	ldr	r3, [r5, #16]
  40ddde:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40dde2:	2200      	movs	r2, #0
  40dde4:	81a9      	strh	r1, [r5, #12]
  40dde6:	602b      	str	r3, [r5, #0]
  40dde8:	606a      	str	r2, [r5, #4]
  40ddea:	e7a3      	b.n	40dd34 <__sflush_r+0x6c>
  40ddec:	f8d8 3000 	ldr.w	r3, [r8]
  40ddf0:	2b00      	cmp	r3, #0
  40ddf2:	d0dc      	beq.n	40ddae <__sflush_r+0xe6>
  40ddf4:	2b1d      	cmp	r3, #29
  40ddf6:	d001      	beq.n	40ddfc <__sflush_r+0x134>
  40ddf8:	2b16      	cmp	r3, #22
  40ddfa:	d1c5      	bne.n	40dd88 <__sflush_r+0xc0>
  40ddfc:	f8c8 6000 	str.w	r6, [r8]
  40de00:	e7bf      	b.n	40dd82 <__sflush_r+0xba>
  40de02:	89ab      	ldrh	r3, [r5, #12]
  40de04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40de08:	81ab      	strh	r3, [r5, #12]
  40de0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40de0e:	bf00      	nop

0040de10 <_fflush_r>:
  40de10:	b510      	push	{r4, lr}
  40de12:	4604      	mov	r4, r0
  40de14:	b082      	sub	sp, #8
  40de16:	b108      	cbz	r0, 40de1c <_fflush_r+0xc>
  40de18:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40de1a:	b153      	cbz	r3, 40de32 <_fflush_r+0x22>
  40de1c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40de20:	b908      	cbnz	r0, 40de26 <_fflush_r+0x16>
  40de22:	b002      	add	sp, #8
  40de24:	bd10      	pop	{r4, pc}
  40de26:	4620      	mov	r0, r4
  40de28:	b002      	add	sp, #8
  40de2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40de2e:	f7ff bf4b 	b.w	40dcc8 <__sflush_r>
  40de32:	9101      	str	r1, [sp, #4]
  40de34:	f000 f808 	bl	40de48 <__sinit>
  40de38:	9901      	ldr	r1, [sp, #4]
  40de3a:	e7ef      	b.n	40de1c <_fflush_r+0xc>

0040de3c <_cleanup_r>:
  40de3c:	4901      	ldr	r1, [pc, #4]	; (40de44 <_cleanup_r+0x8>)
  40de3e:	f000 bb9f 	b.w	40e580 <_fwalk>
  40de42:	bf00      	nop
  40de44:	0040f2f5 	.word	0x0040f2f5

0040de48 <__sinit>:
  40de48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40de4c:	6b84      	ldr	r4, [r0, #56]	; 0x38
  40de4e:	b083      	sub	sp, #12
  40de50:	4607      	mov	r7, r0
  40de52:	2c00      	cmp	r4, #0
  40de54:	d165      	bne.n	40df22 <__sinit+0xda>
  40de56:	687d      	ldr	r5, [r7, #4]
  40de58:	4833      	ldr	r0, [pc, #204]	; (40df28 <__sinit+0xe0>)
  40de5a:	2304      	movs	r3, #4
  40de5c:	2103      	movs	r1, #3
  40de5e:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  40de62:	63f8      	str	r0, [r7, #60]	; 0x3c
  40de64:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  40de68:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  40de6c:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  40de70:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40de74:	81ab      	strh	r3, [r5, #12]
  40de76:	602c      	str	r4, [r5, #0]
  40de78:	606c      	str	r4, [r5, #4]
  40de7a:	60ac      	str	r4, [r5, #8]
  40de7c:	666c      	str	r4, [r5, #100]	; 0x64
  40de7e:	81ec      	strh	r4, [r5, #14]
  40de80:	612c      	str	r4, [r5, #16]
  40de82:	616c      	str	r4, [r5, #20]
  40de84:	61ac      	str	r4, [r5, #24]
  40de86:	4621      	mov	r1, r4
  40de88:	2208      	movs	r2, #8
  40de8a:	f7fc fa69 	bl	40a360 <memset>
  40de8e:	f8df b09c 	ldr.w	fp, [pc, #156]	; 40df2c <__sinit+0xe4>
  40de92:	68be      	ldr	r6, [r7, #8]
  40de94:	f8df a098 	ldr.w	sl, [pc, #152]	; 40df30 <__sinit+0xe8>
  40de98:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40df34 <__sinit+0xec>
  40de9c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40df38 <__sinit+0xf0>
  40dea0:	2301      	movs	r3, #1
  40dea2:	2209      	movs	r2, #9
  40dea4:	61ed      	str	r5, [r5, #28]
  40dea6:	f8c5 b020 	str.w	fp, [r5, #32]
  40deaa:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40deae:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40deb2:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40deb6:	4621      	mov	r1, r4
  40deb8:	81f3      	strh	r3, [r6, #14]
  40deba:	81b2      	strh	r2, [r6, #12]
  40debc:	6034      	str	r4, [r6, #0]
  40debe:	6074      	str	r4, [r6, #4]
  40dec0:	60b4      	str	r4, [r6, #8]
  40dec2:	6674      	str	r4, [r6, #100]	; 0x64
  40dec4:	6134      	str	r4, [r6, #16]
  40dec6:	6174      	str	r4, [r6, #20]
  40dec8:	61b4      	str	r4, [r6, #24]
  40deca:	2208      	movs	r2, #8
  40decc:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40ded0:	9301      	str	r3, [sp, #4]
  40ded2:	f7fc fa45 	bl	40a360 <memset>
  40ded6:	68fd      	ldr	r5, [r7, #12]
  40ded8:	2012      	movs	r0, #18
  40deda:	2202      	movs	r2, #2
  40dedc:	61f6      	str	r6, [r6, #28]
  40dede:	f8c6 b020 	str.w	fp, [r6, #32]
  40dee2:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40dee6:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40deea:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40deee:	4621      	mov	r1, r4
  40def0:	81a8      	strh	r0, [r5, #12]
  40def2:	81ea      	strh	r2, [r5, #14]
  40def4:	602c      	str	r4, [r5, #0]
  40def6:	606c      	str	r4, [r5, #4]
  40def8:	60ac      	str	r4, [r5, #8]
  40defa:	666c      	str	r4, [r5, #100]	; 0x64
  40defc:	612c      	str	r4, [r5, #16]
  40defe:	616c      	str	r4, [r5, #20]
  40df00:	61ac      	str	r4, [r5, #24]
  40df02:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40df06:	2208      	movs	r2, #8
  40df08:	f7fc fa2a 	bl	40a360 <memset>
  40df0c:	9b01      	ldr	r3, [sp, #4]
  40df0e:	61ed      	str	r5, [r5, #28]
  40df10:	f8c5 b020 	str.w	fp, [r5, #32]
  40df14:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40df18:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40df1c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40df20:	63bb      	str	r3, [r7, #56]	; 0x38
  40df22:	b003      	add	sp, #12
  40df24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40df28:	0040de3d 	.word	0x0040de3d
  40df2c:	0040ee89 	.word	0x0040ee89
  40df30:	0040eead 	.word	0x0040eead
  40df34:	0040eee5 	.word	0x0040eee5
  40df38:	0040ef05 	.word	0x0040ef05

0040df3c <__sfp_lock_acquire>:
  40df3c:	4770      	bx	lr
  40df3e:	bf00      	nop

0040df40 <__sfp_lock_release>:
  40df40:	4770      	bx	lr
  40df42:	bf00      	nop

0040df44 <__libc_fini_array>:
  40df44:	b538      	push	{r3, r4, r5, lr}
  40df46:	4d09      	ldr	r5, [pc, #36]	; (40df6c <__libc_fini_array+0x28>)
  40df48:	4c09      	ldr	r4, [pc, #36]	; (40df70 <__libc_fini_array+0x2c>)
  40df4a:	1b64      	subs	r4, r4, r5
  40df4c:	10a4      	asrs	r4, r4, #2
  40df4e:	bf18      	it	ne
  40df50:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  40df54:	d005      	beq.n	40df62 <__libc_fini_array+0x1e>
  40df56:	3c01      	subs	r4, #1
  40df58:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40df5c:	4798      	blx	r3
  40df5e:	2c00      	cmp	r4, #0
  40df60:	d1f9      	bne.n	40df56 <__libc_fini_array+0x12>
  40df62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40df66:	f002 bbfb 	b.w	410760 <_fini>
  40df6a:	bf00      	nop
  40df6c:	0041076c 	.word	0x0041076c
  40df70:	00410770 	.word	0x00410770

0040df74 <_fputwc_r>:
  40df74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40df78:	8993      	ldrh	r3, [r2, #12]
  40df7a:	460f      	mov	r7, r1
  40df7c:	0499      	lsls	r1, r3, #18
  40df7e:	b082      	sub	sp, #8
  40df80:	4614      	mov	r4, r2
  40df82:	4680      	mov	r8, r0
  40df84:	d406      	bmi.n	40df94 <_fputwc_r+0x20>
  40df86:	6e52      	ldr	r2, [r2, #100]	; 0x64
  40df88:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40df8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40df90:	81a3      	strh	r3, [r4, #12]
  40df92:	6662      	str	r2, [r4, #100]	; 0x64
  40df94:	f000 fb1c 	bl	40e5d0 <__locale_mb_cur_max>
  40df98:	2801      	cmp	r0, #1
  40df9a:	d03e      	beq.n	40e01a <_fputwc_r+0xa6>
  40df9c:	463a      	mov	r2, r7
  40df9e:	4640      	mov	r0, r8
  40dfa0:	a901      	add	r1, sp, #4
  40dfa2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40dfa6:	f001 f885 	bl	40f0b4 <_wcrtomb_r>
  40dfaa:	1c42      	adds	r2, r0, #1
  40dfac:	4606      	mov	r6, r0
  40dfae:	d02d      	beq.n	40e00c <_fputwc_r+0x98>
  40dfb0:	2800      	cmp	r0, #0
  40dfb2:	d03a      	beq.n	40e02a <_fputwc_r+0xb6>
  40dfb4:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40dfb8:	2500      	movs	r5, #0
  40dfba:	e009      	b.n	40dfd0 <_fputwc_r+0x5c>
  40dfbc:	6823      	ldr	r3, [r4, #0]
  40dfbe:	7019      	strb	r1, [r3, #0]
  40dfc0:	6823      	ldr	r3, [r4, #0]
  40dfc2:	3301      	adds	r3, #1
  40dfc4:	6023      	str	r3, [r4, #0]
  40dfc6:	3501      	adds	r5, #1
  40dfc8:	42b5      	cmp	r5, r6
  40dfca:	d22e      	bcs.n	40e02a <_fputwc_r+0xb6>
  40dfcc:	ab01      	add	r3, sp, #4
  40dfce:	5ce9      	ldrb	r1, [r5, r3]
  40dfd0:	68a3      	ldr	r3, [r4, #8]
  40dfd2:	3b01      	subs	r3, #1
  40dfd4:	2b00      	cmp	r3, #0
  40dfd6:	60a3      	str	r3, [r4, #8]
  40dfd8:	daf0      	bge.n	40dfbc <_fputwc_r+0x48>
  40dfda:	69a2      	ldr	r2, [r4, #24]
  40dfdc:	4293      	cmp	r3, r2
  40dfde:	db06      	blt.n	40dfee <_fputwc_r+0x7a>
  40dfe0:	6823      	ldr	r3, [r4, #0]
  40dfe2:	7019      	strb	r1, [r3, #0]
  40dfe4:	6823      	ldr	r3, [r4, #0]
  40dfe6:	7819      	ldrb	r1, [r3, #0]
  40dfe8:	3301      	adds	r3, #1
  40dfea:	290a      	cmp	r1, #10
  40dfec:	d1ea      	bne.n	40dfc4 <_fputwc_r+0x50>
  40dfee:	4640      	mov	r0, r8
  40dff0:	4622      	mov	r2, r4
  40dff2:	f001 f80b 	bl	40f00c <__swbuf_r>
  40dff6:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  40dffa:	4258      	negs	r0, r3
  40dffc:	4158      	adcs	r0, r3
  40dffe:	2800      	cmp	r0, #0
  40e000:	d0e1      	beq.n	40dfc6 <_fputwc_r+0x52>
  40e002:	f04f 30ff 	mov.w	r0, #4294967295
  40e006:	b002      	add	sp, #8
  40e008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40e00c:	89a3      	ldrh	r3, [r4, #12]
  40e00e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40e012:	81a3      	strh	r3, [r4, #12]
  40e014:	b002      	add	sp, #8
  40e016:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40e01a:	1e7b      	subs	r3, r7, #1
  40e01c:	2bfe      	cmp	r3, #254	; 0xfe
  40e01e:	d8bd      	bhi.n	40df9c <_fputwc_r+0x28>
  40e020:	b2f9      	uxtb	r1, r7
  40e022:	4606      	mov	r6, r0
  40e024:	f88d 1004 	strb.w	r1, [sp, #4]
  40e028:	e7c6      	b.n	40dfb8 <_fputwc_r+0x44>
  40e02a:	4638      	mov	r0, r7
  40e02c:	b002      	add	sp, #8
  40e02e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40e032:	bf00      	nop

0040e034 <_malloc_trim_r>:
  40e034:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40e036:	4d23      	ldr	r5, [pc, #140]	; (40e0c4 <_malloc_trim_r+0x90>)
  40e038:	460f      	mov	r7, r1
  40e03a:	4604      	mov	r4, r0
  40e03c:	f7fc f9da 	bl	40a3f4 <__malloc_lock>
  40e040:	68ab      	ldr	r3, [r5, #8]
  40e042:	685e      	ldr	r6, [r3, #4]
  40e044:	f026 0603 	bic.w	r6, r6, #3
  40e048:	1bf1      	subs	r1, r6, r7
  40e04a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40e04e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40e052:	f021 010f 	bic.w	r1, r1, #15
  40e056:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  40e05a:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  40e05e:	db07      	blt.n	40e070 <_malloc_trim_r+0x3c>
  40e060:	4620      	mov	r0, r4
  40e062:	2100      	movs	r1, #0
  40e064:	f7fc fbaa 	bl	40a7bc <_sbrk_r>
  40e068:	68ab      	ldr	r3, [r5, #8]
  40e06a:	4433      	add	r3, r6
  40e06c:	4298      	cmp	r0, r3
  40e06e:	d004      	beq.n	40e07a <_malloc_trim_r+0x46>
  40e070:	4620      	mov	r0, r4
  40e072:	f7fc f9c1 	bl	40a3f8 <__malloc_unlock>
  40e076:	2000      	movs	r0, #0
  40e078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40e07a:	4620      	mov	r0, r4
  40e07c:	4279      	negs	r1, r7
  40e07e:	f7fc fb9d 	bl	40a7bc <_sbrk_r>
  40e082:	3001      	adds	r0, #1
  40e084:	d00d      	beq.n	40e0a2 <_malloc_trim_r+0x6e>
  40e086:	4b10      	ldr	r3, [pc, #64]	; (40e0c8 <_malloc_trim_r+0x94>)
  40e088:	68aa      	ldr	r2, [r5, #8]
  40e08a:	6819      	ldr	r1, [r3, #0]
  40e08c:	1bf6      	subs	r6, r6, r7
  40e08e:	f046 0601 	orr.w	r6, r6, #1
  40e092:	4620      	mov	r0, r4
  40e094:	1bc9      	subs	r1, r1, r7
  40e096:	6056      	str	r6, [r2, #4]
  40e098:	6019      	str	r1, [r3, #0]
  40e09a:	f7fc f9ad 	bl	40a3f8 <__malloc_unlock>
  40e09e:	2001      	movs	r0, #1
  40e0a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40e0a2:	4620      	mov	r0, r4
  40e0a4:	2100      	movs	r1, #0
  40e0a6:	f7fc fb89 	bl	40a7bc <_sbrk_r>
  40e0aa:	68ab      	ldr	r3, [r5, #8]
  40e0ac:	1ac2      	subs	r2, r0, r3
  40e0ae:	2a0f      	cmp	r2, #15
  40e0b0:	ddde      	ble.n	40e070 <_malloc_trim_r+0x3c>
  40e0b2:	4d06      	ldr	r5, [pc, #24]	; (40e0cc <_malloc_trim_r+0x98>)
  40e0b4:	4904      	ldr	r1, [pc, #16]	; (40e0c8 <_malloc_trim_r+0x94>)
  40e0b6:	682d      	ldr	r5, [r5, #0]
  40e0b8:	f042 0201 	orr.w	r2, r2, #1
  40e0bc:	1b40      	subs	r0, r0, r5
  40e0be:	605a      	str	r2, [r3, #4]
  40e0c0:	6008      	str	r0, [r1, #0]
  40e0c2:	e7d5      	b.n	40e070 <_malloc_trim_r+0x3c>
  40e0c4:	20000574 	.word	0x20000574
  40e0c8:	20003f0c 	.word	0x20003f0c
  40e0cc:	20000980 	.word	0x20000980

0040e0d0 <_free_r>:
  40e0d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40e0d4:	460d      	mov	r5, r1
  40e0d6:	4606      	mov	r6, r0
  40e0d8:	2900      	cmp	r1, #0
  40e0da:	d055      	beq.n	40e188 <_free_r+0xb8>
  40e0dc:	f7fc f98a 	bl	40a3f4 <__malloc_lock>
  40e0e0:	f855 1c04 	ldr.w	r1, [r5, #-4]
  40e0e4:	f8df c170 	ldr.w	ip, [pc, #368]	; 40e258 <_free_r+0x188>
  40e0e8:	f1a5 0408 	sub.w	r4, r5, #8
  40e0ec:	f021 0301 	bic.w	r3, r1, #1
  40e0f0:	18e2      	adds	r2, r4, r3
  40e0f2:	f8dc 0008 	ldr.w	r0, [ip, #8]
  40e0f6:	6857      	ldr	r7, [r2, #4]
  40e0f8:	4290      	cmp	r0, r2
  40e0fa:	f027 0703 	bic.w	r7, r7, #3
  40e0fe:	d068      	beq.n	40e1d2 <_free_r+0x102>
  40e100:	f011 0101 	ands.w	r1, r1, #1
  40e104:	6057      	str	r7, [r2, #4]
  40e106:	d032      	beq.n	40e16e <_free_r+0x9e>
  40e108:	2100      	movs	r1, #0
  40e10a:	19d0      	adds	r0, r2, r7
  40e10c:	6840      	ldr	r0, [r0, #4]
  40e10e:	07c0      	lsls	r0, r0, #31
  40e110:	d406      	bmi.n	40e120 <_free_r+0x50>
  40e112:	443b      	add	r3, r7
  40e114:	6890      	ldr	r0, [r2, #8]
  40e116:	2900      	cmp	r1, #0
  40e118:	d04d      	beq.n	40e1b6 <_free_r+0xe6>
  40e11a:	68d2      	ldr	r2, [r2, #12]
  40e11c:	60c2      	str	r2, [r0, #12]
  40e11e:	6090      	str	r0, [r2, #8]
  40e120:	f043 0201 	orr.w	r2, r3, #1
  40e124:	6062      	str	r2, [r4, #4]
  40e126:	50e3      	str	r3, [r4, r3]
  40e128:	b9e1      	cbnz	r1, 40e164 <_free_r+0x94>
  40e12a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40e12e:	d32d      	bcc.n	40e18c <_free_r+0xbc>
  40e130:	0a5a      	lsrs	r2, r3, #9
  40e132:	2a04      	cmp	r2, #4
  40e134:	d869      	bhi.n	40e20a <_free_r+0x13a>
  40e136:	0998      	lsrs	r0, r3, #6
  40e138:	3038      	adds	r0, #56	; 0x38
  40e13a:	0041      	lsls	r1, r0, #1
  40e13c:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  40e140:	f8dc 2008 	ldr.w	r2, [ip, #8]
  40e144:	4944      	ldr	r1, [pc, #272]	; (40e258 <_free_r+0x188>)
  40e146:	4562      	cmp	r2, ip
  40e148:	d065      	beq.n	40e216 <_free_r+0x146>
  40e14a:	6851      	ldr	r1, [r2, #4]
  40e14c:	f021 0103 	bic.w	r1, r1, #3
  40e150:	428b      	cmp	r3, r1
  40e152:	d202      	bcs.n	40e15a <_free_r+0x8a>
  40e154:	6892      	ldr	r2, [r2, #8]
  40e156:	4594      	cmp	ip, r2
  40e158:	d1f7      	bne.n	40e14a <_free_r+0x7a>
  40e15a:	68d3      	ldr	r3, [r2, #12]
  40e15c:	60e3      	str	r3, [r4, #12]
  40e15e:	60a2      	str	r2, [r4, #8]
  40e160:	609c      	str	r4, [r3, #8]
  40e162:	60d4      	str	r4, [r2, #12]
  40e164:	4630      	mov	r0, r6
  40e166:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40e16a:	f7fc b945 	b.w	40a3f8 <__malloc_unlock>
  40e16e:	f855 5c08 	ldr.w	r5, [r5, #-8]
  40e172:	f10c 0808 	add.w	r8, ip, #8
  40e176:	1b64      	subs	r4, r4, r5
  40e178:	68a0      	ldr	r0, [r4, #8]
  40e17a:	442b      	add	r3, r5
  40e17c:	4540      	cmp	r0, r8
  40e17e:	d042      	beq.n	40e206 <_free_r+0x136>
  40e180:	68e5      	ldr	r5, [r4, #12]
  40e182:	60c5      	str	r5, [r0, #12]
  40e184:	60a8      	str	r0, [r5, #8]
  40e186:	e7c0      	b.n	40e10a <_free_r+0x3a>
  40e188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40e18c:	08db      	lsrs	r3, r3, #3
  40e18e:	109a      	asrs	r2, r3, #2
  40e190:	2001      	movs	r0, #1
  40e192:	4090      	lsls	r0, r2
  40e194:	f8dc 1004 	ldr.w	r1, [ip, #4]
  40e198:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
  40e19c:	689a      	ldr	r2, [r3, #8]
  40e19e:	4301      	orrs	r1, r0
  40e1a0:	60a2      	str	r2, [r4, #8]
  40e1a2:	60e3      	str	r3, [r4, #12]
  40e1a4:	f8cc 1004 	str.w	r1, [ip, #4]
  40e1a8:	4630      	mov	r0, r6
  40e1aa:	609c      	str	r4, [r3, #8]
  40e1ac:	60d4      	str	r4, [r2, #12]
  40e1ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40e1b2:	f7fc b921 	b.w	40a3f8 <__malloc_unlock>
  40e1b6:	4d29      	ldr	r5, [pc, #164]	; (40e25c <_free_r+0x18c>)
  40e1b8:	42a8      	cmp	r0, r5
  40e1ba:	d1ae      	bne.n	40e11a <_free_r+0x4a>
  40e1bc:	f043 0201 	orr.w	r2, r3, #1
  40e1c0:	f8cc 4014 	str.w	r4, [ip, #20]
  40e1c4:	f8cc 4010 	str.w	r4, [ip, #16]
  40e1c8:	60e0      	str	r0, [r4, #12]
  40e1ca:	60a0      	str	r0, [r4, #8]
  40e1cc:	6062      	str	r2, [r4, #4]
  40e1ce:	50e3      	str	r3, [r4, r3]
  40e1d0:	e7c8      	b.n	40e164 <_free_r+0x94>
  40e1d2:	441f      	add	r7, r3
  40e1d4:	07cb      	lsls	r3, r1, #31
  40e1d6:	d407      	bmi.n	40e1e8 <_free_r+0x118>
  40e1d8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40e1dc:	1a64      	subs	r4, r4, r1
  40e1de:	68e3      	ldr	r3, [r4, #12]
  40e1e0:	68a2      	ldr	r2, [r4, #8]
  40e1e2:	440f      	add	r7, r1
  40e1e4:	60d3      	str	r3, [r2, #12]
  40e1e6:	609a      	str	r2, [r3, #8]
  40e1e8:	4b1d      	ldr	r3, [pc, #116]	; (40e260 <_free_r+0x190>)
  40e1ea:	f047 0201 	orr.w	r2, r7, #1
  40e1ee:	681b      	ldr	r3, [r3, #0]
  40e1f0:	6062      	str	r2, [r4, #4]
  40e1f2:	429f      	cmp	r7, r3
  40e1f4:	f8cc 4008 	str.w	r4, [ip, #8]
  40e1f8:	d3b4      	bcc.n	40e164 <_free_r+0x94>
  40e1fa:	4b1a      	ldr	r3, [pc, #104]	; (40e264 <_free_r+0x194>)
  40e1fc:	4630      	mov	r0, r6
  40e1fe:	6819      	ldr	r1, [r3, #0]
  40e200:	f7ff ff18 	bl	40e034 <_malloc_trim_r>
  40e204:	e7ae      	b.n	40e164 <_free_r+0x94>
  40e206:	2101      	movs	r1, #1
  40e208:	e77f      	b.n	40e10a <_free_r+0x3a>
  40e20a:	2a14      	cmp	r2, #20
  40e20c:	d80b      	bhi.n	40e226 <_free_r+0x156>
  40e20e:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  40e212:	0041      	lsls	r1, r0, #1
  40e214:	e792      	b.n	40e13c <_free_r+0x6c>
  40e216:	1080      	asrs	r0, r0, #2
  40e218:	2501      	movs	r5, #1
  40e21a:	4085      	lsls	r5, r0
  40e21c:	6848      	ldr	r0, [r1, #4]
  40e21e:	4613      	mov	r3, r2
  40e220:	4328      	orrs	r0, r5
  40e222:	6048      	str	r0, [r1, #4]
  40e224:	e79a      	b.n	40e15c <_free_r+0x8c>
  40e226:	2a54      	cmp	r2, #84	; 0x54
  40e228:	d803      	bhi.n	40e232 <_free_r+0x162>
  40e22a:	0b18      	lsrs	r0, r3, #12
  40e22c:	306e      	adds	r0, #110	; 0x6e
  40e22e:	0041      	lsls	r1, r0, #1
  40e230:	e784      	b.n	40e13c <_free_r+0x6c>
  40e232:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40e236:	d803      	bhi.n	40e240 <_free_r+0x170>
  40e238:	0bd8      	lsrs	r0, r3, #15
  40e23a:	3077      	adds	r0, #119	; 0x77
  40e23c:	0041      	lsls	r1, r0, #1
  40e23e:	e77d      	b.n	40e13c <_free_r+0x6c>
  40e240:	f240 5154 	movw	r1, #1364	; 0x554
  40e244:	428a      	cmp	r2, r1
  40e246:	d803      	bhi.n	40e250 <_free_r+0x180>
  40e248:	0c98      	lsrs	r0, r3, #18
  40e24a:	307c      	adds	r0, #124	; 0x7c
  40e24c:	0041      	lsls	r1, r0, #1
  40e24e:	e775      	b.n	40e13c <_free_r+0x6c>
  40e250:	21fc      	movs	r1, #252	; 0xfc
  40e252:	207e      	movs	r0, #126	; 0x7e
  40e254:	e772      	b.n	40e13c <_free_r+0x6c>
  40e256:	bf00      	nop
  40e258:	20000574 	.word	0x20000574
  40e25c:	2000057c 	.word	0x2000057c
  40e260:	2000097c 	.word	0x2000097c
  40e264:	20003f08 	.word	0x20003f08

0040e268 <__sfvwrite_r>:
  40e268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40e26c:	6893      	ldr	r3, [r2, #8]
  40e26e:	b083      	sub	sp, #12
  40e270:	4616      	mov	r6, r2
  40e272:	4681      	mov	r9, r0
  40e274:	460c      	mov	r4, r1
  40e276:	b32b      	cbz	r3, 40e2c4 <__sfvwrite_r+0x5c>
  40e278:	898b      	ldrh	r3, [r1, #12]
  40e27a:	0719      	lsls	r1, r3, #28
  40e27c:	d526      	bpl.n	40e2cc <__sfvwrite_r+0x64>
  40e27e:	6922      	ldr	r2, [r4, #16]
  40e280:	b322      	cbz	r2, 40e2cc <__sfvwrite_r+0x64>
  40e282:	f003 0202 	and.w	r2, r3, #2
  40e286:	b292      	uxth	r2, r2
  40e288:	6835      	ldr	r5, [r6, #0]
  40e28a:	2a00      	cmp	r2, #0
  40e28c:	d02c      	beq.n	40e2e8 <__sfvwrite_r+0x80>
  40e28e:	f04f 0a00 	mov.w	sl, #0
  40e292:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 40e57c <__sfvwrite_r+0x314>
  40e296:	46d0      	mov	r8, sl
  40e298:	45d8      	cmp	r8, fp
  40e29a:	bf34      	ite	cc
  40e29c:	4643      	movcc	r3, r8
  40e29e:	465b      	movcs	r3, fp
  40e2a0:	4652      	mov	r2, sl
  40e2a2:	4648      	mov	r0, r9
  40e2a4:	f1b8 0f00 	cmp.w	r8, #0
  40e2a8:	d04f      	beq.n	40e34a <__sfvwrite_r+0xe2>
  40e2aa:	69e1      	ldr	r1, [r4, #28]
  40e2ac:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40e2ae:	47b8      	blx	r7
  40e2b0:	2800      	cmp	r0, #0
  40e2b2:	dd56      	ble.n	40e362 <__sfvwrite_r+0xfa>
  40e2b4:	68b3      	ldr	r3, [r6, #8]
  40e2b6:	4482      	add	sl, r0
  40e2b8:	1a1b      	subs	r3, r3, r0
  40e2ba:	ebc0 0808 	rsb	r8, r0, r8
  40e2be:	60b3      	str	r3, [r6, #8]
  40e2c0:	2b00      	cmp	r3, #0
  40e2c2:	d1e9      	bne.n	40e298 <__sfvwrite_r+0x30>
  40e2c4:	2000      	movs	r0, #0
  40e2c6:	b003      	add	sp, #12
  40e2c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e2cc:	4648      	mov	r0, r9
  40e2ce:	4621      	mov	r1, r4
  40e2d0:	f7fe fcd0 	bl	40cc74 <__swsetup_r>
  40e2d4:	2800      	cmp	r0, #0
  40e2d6:	f040 8148 	bne.w	40e56a <__sfvwrite_r+0x302>
  40e2da:	89a3      	ldrh	r3, [r4, #12]
  40e2dc:	6835      	ldr	r5, [r6, #0]
  40e2de:	f003 0202 	and.w	r2, r3, #2
  40e2e2:	b292      	uxth	r2, r2
  40e2e4:	2a00      	cmp	r2, #0
  40e2e6:	d1d2      	bne.n	40e28e <__sfvwrite_r+0x26>
  40e2e8:	f013 0a01 	ands.w	sl, r3, #1
  40e2ec:	d142      	bne.n	40e374 <__sfvwrite_r+0x10c>
  40e2ee:	46d0      	mov	r8, sl
  40e2f0:	f1b8 0f00 	cmp.w	r8, #0
  40e2f4:	d023      	beq.n	40e33e <__sfvwrite_r+0xd6>
  40e2f6:	059a      	lsls	r2, r3, #22
  40e2f8:	68a7      	ldr	r7, [r4, #8]
  40e2fa:	d576      	bpl.n	40e3ea <__sfvwrite_r+0x182>
  40e2fc:	45b8      	cmp	r8, r7
  40e2fe:	f0c0 80a4 	bcc.w	40e44a <__sfvwrite_r+0x1e2>
  40e302:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40e306:	f040 80b2 	bne.w	40e46e <__sfvwrite_r+0x206>
  40e30a:	6820      	ldr	r0, [r4, #0]
  40e30c:	46bb      	mov	fp, r7
  40e30e:	4651      	mov	r1, sl
  40e310:	465a      	mov	r2, fp
  40e312:	f000 fa21 	bl	40e758 <memmove>
  40e316:	68a2      	ldr	r2, [r4, #8]
  40e318:	6821      	ldr	r1, [r4, #0]
  40e31a:	1bd2      	subs	r2, r2, r7
  40e31c:	eb01 030b 	add.w	r3, r1, fp
  40e320:	60a2      	str	r2, [r4, #8]
  40e322:	6023      	str	r3, [r4, #0]
  40e324:	4642      	mov	r2, r8
  40e326:	68b3      	ldr	r3, [r6, #8]
  40e328:	4492      	add	sl, r2
  40e32a:	1a9b      	subs	r3, r3, r2
  40e32c:	ebc2 0808 	rsb	r8, r2, r8
  40e330:	60b3      	str	r3, [r6, #8]
  40e332:	2b00      	cmp	r3, #0
  40e334:	d0c6      	beq.n	40e2c4 <__sfvwrite_r+0x5c>
  40e336:	89a3      	ldrh	r3, [r4, #12]
  40e338:	f1b8 0f00 	cmp.w	r8, #0
  40e33c:	d1db      	bne.n	40e2f6 <__sfvwrite_r+0x8e>
  40e33e:	f8d5 a000 	ldr.w	sl, [r5]
  40e342:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40e346:	3508      	adds	r5, #8
  40e348:	e7d2      	b.n	40e2f0 <__sfvwrite_r+0x88>
  40e34a:	f8d5 a000 	ldr.w	sl, [r5]
  40e34e:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40e352:	3508      	adds	r5, #8
  40e354:	e7a0      	b.n	40e298 <__sfvwrite_r+0x30>
  40e356:	4648      	mov	r0, r9
  40e358:	4621      	mov	r1, r4
  40e35a:	f7ff fd59 	bl	40de10 <_fflush_r>
  40e35e:	2800      	cmp	r0, #0
  40e360:	d059      	beq.n	40e416 <__sfvwrite_r+0x1ae>
  40e362:	89a3      	ldrh	r3, [r4, #12]
  40e364:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40e368:	f04f 30ff 	mov.w	r0, #4294967295
  40e36c:	81a3      	strh	r3, [r4, #12]
  40e36e:	b003      	add	sp, #12
  40e370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e374:	4692      	mov	sl, r2
  40e376:	9201      	str	r2, [sp, #4]
  40e378:	4693      	mov	fp, r2
  40e37a:	4690      	mov	r8, r2
  40e37c:	f1b8 0f00 	cmp.w	r8, #0
  40e380:	d02b      	beq.n	40e3da <__sfvwrite_r+0x172>
  40e382:	9f01      	ldr	r7, [sp, #4]
  40e384:	2f00      	cmp	r7, #0
  40e386:	d064      	beq.n	40e452 <__sfvwrite_r+0x1ea>
  40e388:	6820      	ldr	r0, [r4, #0]
  40e38a:	6921      	ldr	r1, [r4, #16]
  40e38c:	45c2      	cmp	sl, r8
  40e38e:	bf34      	ite	cc
  40e390:	4653      	movcc	r3, sl
  40e392:	4643      	movcs	r3, r8
  40e394:	4288      	cmp	r0, r1
  40e396:	461f      	mov	r7, r3
  40e398:	f8d4 c008 	ldr.w	ip, [r4, #8]
  40e39c:	6962      	ldr	r2, [r4, #20]
  40e39e:	d903      	bls.n	40e3a8 <__sfvwrite_r+0x140>
  40e3a0:	4494      	add	ip, r2
  40e3a2:	4563      	cmp	r3, ip
  40e3a4:	f300 80ae 	bgt.w	40e504 <__sfvwrite_r+0x29c>
  40e3a8:	4293      	cmp	r3, r2
  40e3aa:	db36      	blt.n	40e41a <__sfvwrite_r+0x1b2>
  40e3ac:	4613      	mov	r3, r2
  40e3ae:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40e3b0:	4648      	mov	r0, r9
  40e3b2:	69e1      	ldr	r1, [r4, #28]
  40e3b4:	465a      	mov	r2, fp
  40e3b6:	47b8      	blx	r7
  40e3b8:	1e07      	subs	r7, r0, #0
  40e3ba:	ddd2      	ble.n	40e362 <__sfvwrite_r+0xfa>
  40e3bc:	ebba 0a07 	subs.w	sl, sl, r7
  40e3c0:	d03a      	beq.n	40e438 <__sfvwrite_r+0x1d0>
  40e3c2:	68b3      	ldr	r3, [r6, #8]
  40e3c4:	44bb      	add	fp, r7
  40e3c6:	1bdb      	subs	r3, r3, r7
  40e3c8:	ebc7 0808 	rsb	r8, r7, r8
  40e3cc:	60b3      	str	r3, [r6, #8]
  40e3ce:	2b00      	cmp	r3, #0
  40e3d0:	f43f af78 	beq.w	40e2c4 <__sfvwrite_r+0x5c>
  40e3d4:	f1b8 0f00 	cmp.w	r8, #0
  40e3d8:	d1d3      	bne.n	40e382 <__sfvwrite_r+0x11a>
  40e3da:	2700      	movs	r7, #0
  40e3dc:	f8d5 b000 	ldr.w	fp, [r5]
  40e3e0:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40e3e4:	9701      	str	r7, [sp, #4]
  40e3e6:	3508      	adds	r5, #8
  40e3e8:	e7c8      	b.n	40e37c <__sfvwrite_r+0x114>
  40e3ea:	6820      	ldr	r0, [r4, #0]
  40e3ec:	6923      	ldr	r3, [r4, #16]
  40e3ee:	4298      	cmp	r0, r3
  40e3f0:	d802      	bhi.n	40e3f8 <__sfvwrite_r+0x190>
  40e3f2:	6963      	ldr	r3, [r4, #20]
  40e3f4:	4598      	cmp	r8, r3
  40e3f6:	d272      	bcs.n	40e4de <__sfvwrite_r+0x276>
  40e3f8:	45b8      	cmp	r8, r7
  40e3fa:	bf38      	it	cc
  40e3fc:	4647      	movcc	r7, r8
  40e3fe:	463a      	mov	r2, r7
  40e400:	4651      	mov	r1, sl
  40e402:	f000 f9a9 	bl	40e758 <memmove>
  40e406:	68a3      	ldr	r3, [r4, #8]
  40e408:	6822      	ldr	r2, [r4, #0]
  40e40a:	1bdb      	subs	r3, r3, r7
  40e40c:	443a      	add	r2, r7
  40e40e:	60a3      	str	r3, [r4, #8]
  40e410:	6022      	str	r2, [r4, #0]
  40e412:	2b00      	cmp	r3, #0
  40e414:	d09f      	beq.n	40e356 <__sfvwrite_r+0xee>
  40e416:	463a      	mov	r2, r7
  40e418:	e785      	b.n	40e326 <__sfvwrite_r+0xbe>
  40e41a:	461a      	mov	r2, r3
  40e41c:	4659      	mov	r1, fp
  40e41e:	9300      	str	r3, [sp, #0]
  40e420:	f000 f99a 	bl	40e758 <memmove>
  40e424:	9b00      	ldr	r3, [sp, #0]
  40e426:	68a1      	ldr	r1, [r4, #8]
  40e428:	6822      	ldr	r2, [r4, #0]
  40e42a:	1ac9      	subs	r1, r1, r3
  40e42c:	ebba 0a07 	subs.w	sl, sl, r7
  40e430:	4413      	add	r3, r2
  40e432:	60a1      	str	r1, [r4, #8]
  40e434:	6023      	str	r3, [r4, #0]
  40e436:	d1c4      	bne.n	40e3c2 <__sfvwrite_r+0x15a>
  40e438:	4648      	mov	r0, r9
  40e43a:	4621      	mov	r1, r4
  40e43c:	f7ff fce8 	bl	40de10 <_fflush_r>
  40e440:	2800      	cmp	r0, #0
  40e442:	d18e      	bne.n	40e362 <__sfvwrite_r+0xfa>
  40e444:	f8cd a004 	str.w	sl, [sp, #4]
  40e448:	e7bb      	b.n	40e3c2 <__sfvwrite_r+0x15a>
  40e44a:	6820      	ldr	r0, [r4, #0]
  40e44c:	4647      	mov	r7, r8
  40e44e:	46c3      	mov	fp, r8
  40e450:	e75d      	b.n	40e30e <__sfvwrite_r+0xa6>
  40e452:	4658      	mov	r0, fp
  40e454:	210a      	movs	r1, #10
  40e456:	4642      	mov	r2, r8
  40e458:	f000 f934 	bl	40e6c4 <memchr>
  40e45c:	2800      	cmp	r0, #0
  40e45e:	d07f      	beq.n	40e560 <__sfvwrite_r+0x2f8>
  40e460:	f100 0a01 	add.w	sl, r0, #1
  40e464:	2701      	movs	r7, #1
  40e466:	ebcb 0a0a 	rsb	sl, fp, sl
  40e46a:	9701      	str	r7, [sp, #4]
  40e46c:	e78c      	b.n	40e388 <__sfvwrite_r+0x120>
  40e46e:	6822      	ldr	r2, [r4, #0]
  40e470:	6921      	ldr	r1, [r4, #16]
  40e472:	6967      	ldr	r7, [r4, #20]
  40e474:	ebc1 0c02 	rsb	ip, r1, r2
  40e478:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40e47c:	f10c 0201 	add.w	r2, ip, #1
  40e480:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40e484:	4442      	add	r2, r8
  40e486:	107f      	asrs	r7, r7, #1
  40e488:	4297      	cmp	r7, r2
  40e48a:	bf34      	ite	cc
  40e48c:	4617      	movcc	r7, r2
  40e48e:	463a      	movcs	r2, r7
  40e490:	055b      	lsls	r3, r3, #21
  40e492:	d54f      	bpl.n	40e534 <__sfvwrite_r+0x2cc>
  40e494:	4611      	mov	r1, r2
  40e496:	4648      	mov	r0, r9
  40e498:	f8cd c000 	str.w	ip, [sp]
  40e49c:	f7fb fc1a 	bl	409cd4 <_malloc_r>
  40e4a0:	f8dd c000 	ldr.w	ip, [sp]
  40e4a4:	4683      	mov	fp, r0
  40e4a6:	2800      	cmp	r0, #0
  40e4a8:	d062      	beq.n	40e570 <__sfvwrite_r+0x308>
  40e4aa:	4662      	mov	r2, ip
  40e4ac:	6921      	ldr	r1, [r4, #16]
  40e4ae:	f8cd c000 	str.w	ip, [sp]
  40e4b2:	f7fb fedf 	bl	40a274 <memcpy>
  40e4b6:	89a2      	ldrh	r2, [r4, #12]
  40e4b8:	f8dd c000 	ldr.w	ip, [sp]
  40e4bc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40e4c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40e4c4:	81a2      	strh	r2, [r4, #12]
  40e4c6:	eb0b 000c 	add.w	r0, fp, ip
  40e4ca:	ebcc 0207 	rsb	r2, ip, r7
  40e4ce:	f8c4 b010 	str.w	fp, [r4, #16]
  40e4d2:	6167      	str	r7, [r4, #20]
  40e4d4:	6020      	str	r0, [r4, #0]
  40e4d6:	60a2      	str	r2, [r4, #8]
  40e4d8:	4647      	mov	r7, r8
  40e4da:	46c3      	mov	fp, r8
  40e4dc:	e717      	b.n	40e30e <__sfvwrite_r+0xa6>
  40e4de:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  40e4e2:	4590      	cmp	r8, r2
  40e4e4:	bf38      	it	cc
  40e4e6:	4642      	movcc	r2, r8
  40e4e8:	fb92 f2f3 	sdiv	r2, r2, r3
  40e4ec:	fb02 f303 	mul.w	r3, r2, r3
  40e4f0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40e4f2:	4648      	mov	r0, r9
  40e4f4:	69e1      	ldr	r1, [r4, #28]
  40e4f6:	4652      	mov	r2, sl
  40e4f8:	47b8      	blx	r7
  40e4fa:	2800      	cmp	r0, #0
  40e4fc:	f77f af31 	ble.w	40e362 <__sfvwrite_r+0xfa>
  40e500:	4602      	mov	r2, r0
  40e502:	e710      	b.n	40e326 <__sfvwrite_r+0xbe>
  40e504:	4662      	mov	r2, ip
  40e506:	4659      	mov	r1, fp
  40e508:	f8cd c000 	str.w	ip, [sp]
  40e50c:	f000 f924 	bl	40e758 <memmove>
  40e510:	f8dd c000 	ldr.w	ip, [sp]
  40e514:	6823      	ldr	r3, [r4, #0]
  40e516:	4648      	mov	r0, r9
  40e518:	4463      	add	r3, ip
  40e51a:	6023      	str	r3, [r4, #0]
  40e51c:	4621      	mov	r1, r4
  40e51e:	f8cd c000 	str.w	ip, [sp]
  40e522:	f7ff fc75 	bl	40de10 <_fflush_r>
  40e526:	f8dd c000 	ldr.w	ip, [sp]
  40e52a:	2800      	cmp	r0, #0
  40e52c:	f47f af19 	bne.w	40e362 <__sfvwrite_r+0xfa>
  40e530:	4667      	mov	r7, ip
  40e532:	e743      	b.n	40e3bc <__sfvwrite_r+0x154>
  40e534:	4648      	mov	r0, r9
  40e536:	f8cd c000 	str.w	ip, [sp]
  40e53a:	f7fb ff5f 	bl	40a3fc <_realloc_r>
  40e53e:	f8dd c000 	ldr.w	ip, [sp]
  40e542:	4683      	mov	fp, r0
  40e544:	2800      	cmp	r0, #0
  40e546:	d1be      	bne.n	40e4c6 <__sfvwrite_r+0x25e>
  40e548:	4648      	mov	r0, r9
  40e54a:	6921      	ldr	r1, [r4, #16]
  40e54c:	f7ff fdc0 	bl	40e0d0 <_free_r>
  40e550:	89a3      	ldrh	r3, [r4, #12]
  40e552:	220c      	movs	r2, #12
  40e554:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40e558:	b29b      	uxth	r3, r3
  40e55a:	f8c9 2000 	str.w	r2, [r9]
  40e55e:	e701      	b.n	40e364 <__sfvwrite_r+0xfc>
  40e560:	2701      	movs	r7, #1
  40e562:	f108 0a01 	add.w	sl, r8, #1
  40e566:	9701      	str	r7, [sp, #4]
  40e568:	e70e      	b.n	40e388 <__sfvwrite_r+0x120>
  40e56a:	f04f 30ff 	mov.w	r0, #4294967295
  40e56e:	e6aa      	b.n	40e2c6 <__sfvwrite_r+0x5e>
  40e570:	230c      	movs	r3, #12
  40e572:	f8c9 3000 	str.w	r3, [r9]
  40e576:	89a3      	ldrh	r3, [r4, #12]
  40e578:	e6f4      	b.n	40e364 <__sfvwrite_r+0xfc>
  40e57a:	bf00      	nop
  40e57c:	7ffffc00 	.word	0x7ffffc00

0040e580 <_fwalk>:
  40e580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40e584:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40e588:	4688      	mov	r8, r1
  40e58a:	d019      	beq.n	40e5c0 <_fwalk+0x40>
  40e58c:	2600      	movs	r6, #0
  40e58e:	687d      	ldr	r5, [r7, #4]
  40e590:	68bc      	ldr	r4, [r7, #8]
  40e592:	3d01      	subs	r5, #1
  40e594:	d40e      	bmi.n	40e5b4 <_fwalk+0x34>
  40e596:	89a3      	ldrh	r3, [r4, #12]
  40e598:	3d01      	subs	r5, #1
  40e59a:	2b01      	cmp	r3, #1
  40e59c:	d906      	bls.n	40e5ac <_fwalk+0x2c>
  40e59e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40e5a2:	4620      	mov	r0, r4
  40e5a4:	3301      	adds	r3, #1
  40e5a6:	d001      	beq.n	40e5ac <_fwalk+0x2c>
  40e5a8:	47c0      	blx	r8
  40e5aa:	4306      	orrs	r6, r0
  40e5ac:	1c6b      	adds	r3, r5, #1
  40e5ae:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40e5b2:	d1f0      	bne.n	40e596 <_fwalk+0x16>
  40e5b4:	683f      	ldr	r7, [r7, #0]
  40e5b6:	2f00      	cmp	r7, #0
  40e5b8:	d1e9      	bne.n	40e58e <_fwalk+0xe>
  40e5ba:	4630      	mov	r0, r6
  40e5bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40e5c0:	463e      	mov	r6, r7
  40e5c2:	4630      	mov	r0, r6
  40e5c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040e5c8 <__locale_charset>:
  40e5c8:	4800      	ldr	r0, [pc, #0]	; (40e5cc <__locale_charset+0x4>)
  40e5ca:	4770      	bx	lr
  40e5cc:	200009bc 	.word	0x200009bc

0040e5d0 <__locale_mb_cur_max>:
  40e5d0:	4b01      	ldr	r3, [pc, #4]	; (40e5d8 <__locale_mb_cur_max+0x8>)
  40e5d2:	6818      	ldr	r0, [r3, #0]
  40e5d4:	4770      	bx	lr
  40e5d6:	bf00      	nop
  40e5d8:	200009dc 	.word	0x200009dc

0040e5dc <_localeconv_r>:
  40e5dc:	4800      	ldr	r0, [pc, #0]	; (40e5e0 <_localeconv_r+0x4>)
  40e5de:	4770      	bx	lr
  40e5e0:	20000984 	.word	0x20000984

0040e5e4 <__smakebuf_r>:
  40e5e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  40e5e6:	898b      	ldrh	r3, [r1, #12]
  40e5e8:	b091      	sub	sp, #68	; 0x44
  40e5ea:	b29a      	uxth	r2, r3
  40e5ec:	0796      	lsls	r6, r2, #30
  40e5ee:	460c      	mov	r4, r1
  40e5f0:	4605      	mov	r5, r0
  40e5f2:	d437      	bmi.n	40e664 <__smakebuf_r+0x80>
  40e5f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40e5f8:	2900      	cmp	r1, #0
  40e5fa:	db17      	blt.n	40e62c <__smakebuf_r+0x48>
  40e5fc:	aa01      	add	r2, sp, #4
  40e5fe:	f000 fe81 	bl	40f304 <_fstat_r>
  40e602:	2800      	cmp	r0, #0
  40e604:	db10      	blt.n	40e628 <__smakebuf_r+0x44>
  40e606:	9b02      	ldr	r3, [sp, #8]
  40e608:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  40e60c:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  40e610:	424f      	negs	r7, r1
  40e612:	414f      	adcs	r7, r1
  40e614:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  40e618:	d02c      	beq.n	40e674 <__smakebuf_r+0x90>
  40e61a:	89a3      	ldrh	r3, [r4, #12]
  40e61c:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40e620:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40e624:	81a3      	strh	r3, [r4, #12]
  40e626:	e00b      	b.n	40e640 <__smakebuf_r+0x5c>
  40e628:	89a3      	ldrh	r3, [r4, #12]
  40e62a:	b29a      	uxth	r2, r3
  40e62c:	f012 0f80 	tst.w	r2, #128	; 0x80
  40e630:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40e634:	81a3      	strh	r3, [r4, #12]
  40e636:	bf14      	ite	ne
  40e638:	2640      	movne	r6, #64	; 0x40
  40e63a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  40e63e:	2700      	movs	r7, #0
  40e640:	4628      	mov	r0, r5
  40e642:	4631      	mov	r1, r6
  40e644:	f7fb fb46 	bl	409cd4 <_malloc_r>
  40e648:	89a3      	ldrh	r3, [r4, #12]
  40e64a:	2800      	cmp	r0, #0
  40e64c:	d029      	beq.n	40e6a2 <__smakebuf_r+0xbe>
  40e64e:	4a1b      	ldr	r2, [pc, #108]	; (40e6bc <__smakebuf_r+0xd8>)
  40e650:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40e654:	63ea      	str	r2, [r5, #60]	; 0x3c
  40e656:	81a3      	strh	r3, [r4, #12]
  40e658:	6020      	str	r0, [r4, #0]
  40e65a:	6120      	str	r0, [r4, #16]
  40e65c:	6166      	str	r6, [r4, #20]
  40e65e:	b9a7      	cbnz	r7, 40e68a <__smakebuf_r+0xa6>
  40e660:	b011      	add	sp, #68	; 0x44
  40e662:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40e664:	f101 0343 	add.w	r3, r1, #67	; 0x43
  40e668:	2201      	movs	r2, #1
  40e66a:	600b      	str	r3, [r1, #0]
  40e66c:	610b      	str	r3, [r1, #16]
  40e66e:	614a      	str	r2, [r1, #20]
  40e670:	b011      	add	sp, #68	; 0x44
  40e672:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40e674:	4a12      	ldr	r2, [pc, #72]	; (40e6c0 <__smakebuf_r+0xdc>)
  40e676:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  40e678:	4293      	cmp	r3, r2
  40e67a:	d1ce      	bne.n	40e61a <__smakebuf_r+0x36>
  40e67c:	89a3      	ldrh	r3, [r4, #12]
  40e67e:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40e682:	4333      	orrs	r3, r6
  40e684:	81a3      	strh	r3, [r4, #12]
  40e686:	64e6      	str	r6, [r4, #76]	; 0x4c
  40e688:	e7da      	b.n	40e640 <__smakebuf_r+0x5c>
  40e68a:	4628      	mov	r0, r5
  40e68c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40e690:	f000 fe4c 	bl	40f32c <_isatty_r>
  40e694:	2800      	cmp	r0, #0
  40e696:	d0e3      	beq.n	40e660 <__smakebuf_r+0x7c>
  40e698:	89a3      	ldrh	r3, [r4, #12]
  40e69a:	f043 0301 	orr.w	r3, r3, #1
  40e69e:	81a3      	strh	r3, [r4, #12]
  40e6a0:	e7de      	b.n	40e660 <__smakebuf_r+0x7c>
  40e6a2:	059a      	lsls	r2, r3, #22
  40e6a4:	d4dc      	bmi.n	40e660 <__smakebuf_r+0x7c>
  40e6a6:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40e6aa:	f043 0302 	orr.w	r3, r3, #2
  40e6ae:	2101      	movs	r1, #1
  40e6b0:	81a3      	strh	r3, [r4, #12]
  40e6b2:	6022      	str	r2, [r4, #0]
  40e6b4:	6122      	str	r2, [r4, #16]
  40e6b6:	6161      	str	r1, [r4, #20]
  40e6b8:	e7d2      	b.n	40e660 <__smakebuf_r+0x7c>
  40e6ba:	bf00      	nop
  40e6bc:	0040de3d 	.word	0x0040de3d
  40e6c0:	0040eee5 	.word	0x0040eee5

0040e6c4 <memchr>:
  40e6c4:	0783      	lsls	r3, r0, #30
  40e6c6:	b470      	push	{r4, r5, r6}
  40e6c8:	b2c9      	uxtb	r1, r1
  40e6ca:	d040      	beq.n	40e74e <memchr+0x8a>
  40e6cc:	1e54      	subs	r4, r2, #1
  40e6ce:	b32a      	cbz	r2, 40e71c <memchr+0x58>
  40e6d0:	7803      	ldrb	r3, [r0, #0]
  40e6d2:	428b      	cmp	r3, r1
  40e6d4:	d023      	beq.n	40e71e <memchr+0x5a>
  40e6d6:	1c43      	adds	r3, r0, #1
  40e6d8:	e004      	b.n	40e6e4 <memchr+0x20>
  40e6da:	b1fc      	cbz	r4, 40e71c <memchr+0x58>
  40e6dc:	7805      	ldrb	r5, [r0, #0]
  40e6de:	4614      	mov	r4, r2
  40e6e0:	428d      	cmp	r5, r1
  40e6e2:	d01c      	beq.n	40e71e <memchr+0x5a>
  40e6e4:	f013 0f03 	tst.w	r3, #3
  40e6e8:	4618      	mov	r0, r3
  40e6ea:	f104 32ff 	add.w	r2, r4, #4294967295
  40e6ee:	f103 0301 	add.w	r3, r3, #1
  40e6f2:	d1f2      	bne.n	40e6da <memchr+0x16>
  40e6f4:	2c03      	cmp	r4, #3
  40e6f6:	d814      	bhi.n	40e722 <memchr+0x5e>
  40e6f8:	1e65      	subs	r5, r4, #1
  40e6fa:	b354      	cbz	r4, 40e752 <memchr+0x8e>
  40e6fc:	7803      	ldrb	r3, [r0, #0]
  40e6fe:	428b      	cmp	r3, r1
  40e700:	d00d      	beq.n	40e71e <memchr+0x5a>
  40e702:	1c42      	adds	r2, r0, #1
  40e704:	2300      	movs	r3, #0
  40e706:	e002      	b.n	40e70e <memchr+0x4a>
  40e708:	7804      	ldrb	r4, [r0, #0]
  40e70a:	428c      	cmp	r4, r1
  40e70c:	d007      	beq.n	40e71e <memchr+0x5a>
  40e70e:	42ab      	cmp	r3, r5
  40e710:	4610      	mov	r0, r2
  40e712:	f103 0301 	add.w	r3, r3, #1
  40e716:	f102 0201 	add.w	r2, r2, #1
  40e71a:	d1f5      	bne.n	40e708 <memchr+0x44>
  40e71c:	2000      	movs	r0, #0
  40e71e:	bc70      	pop	{r4, r5, r6}
  40e720:	4770      	bx	lr
  40e722:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  40e726:	4603      	mov	r3, r0
  40e728:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40e72c:	681a      	ldr	r2, [r3, #0]
  40e72e:	4618      	mov	r0, r3
  40e730:	4072      	eors	r2, r6
  40e732:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  40e736:	ea25 0202 	bic.w	r2, r5, r2
  40e73a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40e73e:	f103 0304 	add.w	r3, r3, #4
  40e742:	d1d9      	bne.n	40e6f8 <memchr+0x34>
  40e744:	3c04      	subs	r4, #4
  40e746:	2c03      	cmp	r4, #3
  40e748:	4618      	mov	r0, r3
  40e74a:	d8ef      	bhi.n	40e72c <memchr+0x68>
  40e74c:	e7d4      	b.n	40e6f8 <memchr+0x34>
  40e74e:	4614      	mov	r4, r2
  40e750:	e7d0      	b.n	40e6f4 <memchr+0x30>
  40e752:	4620      	mov	r0, r4
  40e754:	e7e3      	b.n	40e71e <memchr+0x5a>
  40e756:	bf00      	nop

0040e758 <memmove>:
  40e758:	4288      	cmp	r0, r1
  40e75a:	b4f0      	push	{r4, r5, r6, r7}
  40e75c:	d910      	bls.n	40e780 <memmove+0x28>
  40e75e:	188c      	adds	r4, r1, r2
  40e760:	42a0      	cmp	r0, r4
  40e762:	d20d      	bcs.n	40e780 <memmove+0x28>
  40e764:	1885      	adds	r5, r0, r2
  40e766:	1e53      	subs	r3, r2, #1
  40e768:	b142      	cbz	r2, 40e77c <memmove+0x24>
  40e76a:	4621      	mov	r1, r4
  40e76c:	462a      	mov	r2, r5
  40e76e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  40e772:	3b01      	subs	r3, #1
  40e774:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40e778:	1c5c      	adds	r4, r3, #1
  40e77a:	d1f8      	bne.n	40e76e <memmove+0x16>
  40e77c:	bcf0      	pop	{r4, r5, r6, r7}
  40e77e:	4770      	bx	lr
  40e780:	2a0f      	cmp	r2, #15
  40e782:	d944      	bls.n	40e80e <memmove+0xb6>
  40e784:	ea40 0301 	orr.w	r3, r0, r1
  40e788:	079b      	lsls	r3, r3, #30
  40e78a:	d144      	bne.n	40e816 <memmove+0xbe>
  40e78c:	f1a2 0710 	sub.w	r7, r2, #16
  40e790:	093f      	lsrs	r7, r7, #4
  40e792:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  40e796:	3610      	adds	r6, #16
  40e798:	460c      	mov	r4, r1
  40e79a:	4603      	mov	r3, r0
  40e79c:	6825      	ldr	r5, [r4, #0]
  40e79e:	3310      	adds	r3, #16
  40e7a0:	f843 5c10 	str.w	r5, [r3, #-16]
  40e7a4:	6865      	ldr	r5, [r4, #4]
  40e7a6:	3410      	adds	r4, #16
  40e7a8:	f843 5c0c 	str.w	r5, [r3, #-12]
  40e7ac:	f854 5c08 	ldr.w	r5, [r4, #-8]
  40e7b0:	f843 5c08 	str.w	r5, [r3, #-8]
  40e7b4:	f854 5c04 	ldr.w	r5, [r4, #-4]
  40e7b8:	f843 5c04 	str.w	r5, [r3, #-4]
  40e7bc:	42b3      	cmp	r3, r6
  40e7be:	d1ed      	bne.n	40e79c <memmove+0x44>
  40e7c0:	1c7b      	adds	r3, r7, #1
  40e7c2:	f002 0c0f 	and.w	ip, r2, #15
  40e7c6:	011b      	lsls	r3, r3, #4
  40e7c8:	f1bc 0f03 	cmp.w	ip, #3
  40e7cc:	4419      	add	r1, r3
  40e7ce:	4403      	add	r3, r0
  40e7d0:	d923      	bls.n	40e81a <memmove+0xc2>
  40e7d2:	460e      	mov	r6, r1
  40e7d4:	461d      	mov	r5, r3
  40e7d6:	4664      	mov	r4, ip
  40e7d8:	f856 7b04 	ldr.w	r7, [r6], #4
  40e7dc:	3c04      	subs	r4, #4
  40e7de:	2c03      	cmp	r4, #3
  40e7e0:	f845 7b04 	str.w	r7, [r5], #4
  40e7e4:	d8f8      	bhi.n	40e7d8 <memmove+0x80>
  40e7e6:	f1ac 0404 	sub.w	r4, ip, #4
  40e7ea:	f024 0403 	bic.w	r4, r4, #3
  40e7ee:	3404      	adds	r4, #4
  40e7f0:	f002 0203 	and.w	r2, r2, #3
  40e7f4:	4423      	add	r3, r4
  40e7f6:	4421      	add	r1, r4
  40e7f8:	2a00      	cmp	r2, #0
  40e7fa:	d0bf      	beq.n	40e77c <memmove+0x24>
  40e7fc:	441a      	add	r2, r3
  40e7fe:	f811 4b01 	ldrb.w	r4, [r1], #1
  40e802:	f803 4b01 	strb.w	r4, [r3], #1
  40e806:	4293      	cmp	r3, r2
  40e808:	d1f9      	bne.n	40e7fe <memmove+0xa6>
  40e80a:	bcf0      	pop	{r4, r5, r6, r7}
  40e80c:	4770      	bx	lr
  40e80e:	4603      	mov	r3, r0
  40e810:	2a00      	cmp	r2, #0
  40e812:	d1f3      	bne.n	40e7fc <memmove+0xa4>
  40e814:	e7b2      	b.n	40e77c <memmove+0x24>
  40e816:	4603      	mov	r3, r0
  40e818:	e7f0      	b.n	40e7fc <memmove+0xa4>
  40e81a:	4662      	mov	r2, ip
  40e81c:	2a00      	cmp	r2, #0
  40e81e:	d1ed      	bne.n	40e7fc <memmove+0xa4>
  40e820:	e7ac      	b.n	40e77c <memmove+0x24>
  40e822:	bf00      	nop

0040e824 <_Balloc>:
  40e824:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  40e826:	b570      	push	{r4, r5, r6, lr}
  40e828:	4605      	mov	r5, r0
  40e82a:	460c      	mov	r4, r1
  40e82c:	b14a      	cbz	r2, 40e842 <_Balloc+0x1e>
  40e82e:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  40e832:	b180      	cbz	r0, 40e856 <_Balloc+0x32>
  40e834:	6801      	ldr	r1, [r0, #0]
  40e836:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  40e83a:	2200      	movs	r2, #0
  40e83c:	6102      	str	r2, [r0, #16]
  40e83e:	60c2      	str	r2, [r0, #12]
  40e840:	bd70      	pop	{r4, r5, r6, pc}
  40e842:	2221      	movs	r2, #33	; 0x21
  40e844:	2104      	movs	r1, #4
  40e846:	f000 fcd3 	bl	40f1f0 <_calloc_r>
  40e84a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40e84c:	4602      	mov	r2, r0
  40e84e:	2800      	cmp	r0, #0
  40e850:	d1ed      	bne.n	40e82e <_Balloc+0xa>
  40e852:	2000      	movs	r0, #0
  40e854:	bd70      	pop	{r4, r5, r6, pc}
  40e856:	2101      	movs	r1, #1
  40e858:	fa01 f604 	lsl.w	r6, r1, r4
  40e85c:	1d72      	adds	r2, r6, #5
  40e85e:	4628      	mov	r0, r5
  40e860:	0092      	lsls	r2, r2, #2
  40e862:	f000 fcc5 	bl	40f1f0 <_calloc_r>
  40e866:	2800      	cmp	r0, #0
  40e868:	d0f3      	beq.n	40e852 <_Balloc+0x2e>
  40e86a:	6044      	str	r4, [r0, #4]
  40e86c:	6086      	str	r6, [r0, #8]
  40e86e:	e7e4      	b.n	40e83a <_Balloc+0x16>

0040e870 <_Bfree>:
  40e870:	b131      	cbz	r1, 40e880 <_Bfree+0x10>
  40e872:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40e874:	684a      	ldr	r2, [r1, #4]
  40e876:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40e87a:	6008      	str	r0, [r1, #0]
  40e87c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40e880:	4770      	bx	lr
  40e882:	bf00      	nop

0040e884 <__multadd>:
  40e884:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40e888:	690f      	ldr	r7, [r1, #16]
  40e88a:	b083      	sub	sp, #12
  40e88c:	4688      	mov	r8, r1
  40e88e:	4681      	mov	r9, r0
  40e890:	f101 0514 	add.w	r5, r1, #20
  40e894:	2400      	movs	r4, #0
  40e896:	682e      	ldr	r6, [r5, #0]
  40e898:	3401      	adds	r4, #1
  40e89a:	b2b1      	uxth	r1, r6
  40e89c:	0c36      	lsrs	r6, r6, #16
  40e89e:	fb02 3301 	mla	r3, r2, r1, r3
  40e8a2:	fb02 f606 	mul.w	r6, r2, r6
  40e8a6:	b299      	uxth	r1, r3
  40e8a8:	eb06 4313 	add.w	r3, r6, r3, lsr #16
  40e8ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  40e8b0:	42a7      	cmp	r7, r4
  40e8b2:	f845 1b04 	str.w	r1, [r5], #4
  40e8b6:	ea4f 4313 	mov.w	r3, r3, lsr #16
  40e8ba:	dcec      	bgt.n	40e896 <__multadd+0x12>
  40e8bc:	b14b      	cbz	r3, 40e8d2 <__multadd+0x4e>
  40e8be:	f8d8 2008 	ldr.w	r2, [r8, #8]
  40e8c2:	4297      	cmp	r7, r2
  40e8c4:	da09      	bge.n	40e8da <__multadd+0x56>
  40e8c6:	eb08 0287 	add.w	r2, r8, r7, lsl #2
  40e8ca:	3701      	adds	r7, #1
  40e8cc:	6153      	str	r3, [r2, #20]
  40e8ce:	f8c8 7010 	str.w	r7, [r8, #16]
  40e8d2:	4640      	mov	r0, r8
  40e8d4:	b003      	add	sp, #12
  40e8d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40e8da:	f8d8 1004 	ldr.w	r1, [r8, #4]
  40e8de:	4648      	mov	r0, r9
  40e8e0:	3101      	adds	r1, #1
  40e8e2:	9301      	str	r3, [sp, #4]
  40e8e4:	f7ff ff9e 	bl	40e824 <_Balloc>
  40e8e8:	f8d8 2010 	ldr.w	r2, [r8, #16]
  40e8ec:	f108 010c 	add.w	r1, r8, #12
  40e8f0:	3202      	adds	r2, #2
  40e8f2:	4604      	mov	r4, r0
  40e8f4:	0092      	lsls	r2, r2, #2
  40e8f6:	300c      	adds	r0, #12
  40e8f8:	f7fb fcbc 	bl	40a274 <memcpy>
  40e8fc:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
  40e900:	f8d8 1004 	ldr.w	r1, [r8, #4]
  40e904:	9b01      	ldr	r3, [sp, #4]
  40e906:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40e90a:	f8c8 0000 	str.w	r0, [r8]
  40e90e:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
  40e912:	46a0      	mov	r8, r4
  40e914:	e7d7      	b.n	40e8c6 <__multadd+0x42>
  40e916:	bf00      	nop

0040e918 <__hi0bits>:
  40e918:	0c03      	lsrs	r3, r0, #16
  40e91a:	041b      	lsls	r3, r3, #16
  40e91c:	b9b3      	cbnz	r3, 40e94c <__hi0bits+0x34>
  40e91e:	0400      	lsls	r0, r0, #16
  40e920:	2310      	movs	r3, #16
  40e922:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40e926:	bf04      	itt	eq
  40e928:	0200      	lsleq	r0, r0, #8
  40e92a:	3308      	addeq	r3, #8
  40e92c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  40e930:	bf04      	itt	eq
  40e932:	0100      	lsleq	r0, r0, #4
  40e934:	3304      	addeq	r3, #4
  40e936:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  40e93a:	bf04      	itt	eq
  40e93c:	0080      	lsleq	r0, r0, #2
  40e93e:	3302      	addeq	r3, #2
  40e940:	2800      	cmp	r0, #0
  40e942:	db07      	blt.n	40e954 <__hi0bits+0x3c>
  40e944:	0042      	lsls	r2, r0, #1
  40e946:	d403      	bmi.n	40e950 <__hi0bits+0x38>
  40e948:	2020      	movs	r0, #32
  40e94a:	4770      	bx	lr
  40e94c:	2300      	movs	r3, #0
  40e94e:	e7e8      	b.n	40e922 <__hi0bits+0xa>
  40e950:	1c58      	adds	r0, r3, #1
  40e952:	4770      	bx	lr
  40e954:	4618      	mov	r0, r3
  40e956:	4770      	bx	lr

0040e958 <__lo0bits>:
  40e958:	6803      	ldr	r3, [r0, #0]
  40e95a:	f013 0207 	ands.w	r2, r3, #7
  40e95e:	d007      	beq.n	40e970 <__lo0bits+0x18>
  40e960:	07d9      	lsls	r1, r3, #31
  40e962:	d420      	bmi.n	40e9a6 <__lo0bits+0x4e>
  40e964:	079a      	lsls	r2, r3, #30
  40e966:	d420      	bmi.n	40e9aa <__lo0bits+0x52>
  40e968:	089b      	lsrs	r3, r3, #2
  40e96a:	6003      	str	r3, [r0, #0]
  40e96c:	2002      	movs	r0, #2
  40e96e:	4770      	bx	lr
  40e970:	b299      	uxth	r1, r3
  40e972:	b909      	cbnz	r1, 40e978 <__lo0bits+0x20>
  40e974:	0c1b      	lsrs	r3, r3, #16
  40e976:	2210      	movs	r2, #16
  40e978:	f013 0fff 	tst.w	r3, #255	; 0xff
  40e97c:	bf04      	itt	eq
  40e97e:	0a1b      	lsreq	r3, r3, #8
  40e980:	3208      	addeq	r2, #8
  40e982:	0719      	lsls	r1, r3, #28
  40e984:	bf04      	itt	eq
  40e986:	091b      	lsreq	r3, r3, #4
  40e988:	3204      	addeq	r2, #4
  40e98a:	0799      	lsls	r1, r3, #30
  40e98c:	bf04      	itt	eq
  40e98e:	089b      	lsreq	r3, r3, #2
  40e990:	3202      	addeq	r2, #2
  40e992:	07d9      	lsls	r1, r3, #31
  40e994:	d404      	bmi.n	40e9a0 <__lo0bits+0x48>
  40e996:	085b      	lsrs	r3, r3, #1
  40e998:	d101      	bne.n	40e99e <__lo0bits+0x46>
  40e99a:	2020      	movs	r0, #32
  40e99c:	4770      	bx	lr
  40e99e:	3201      	adds	r2, #1
  40e9a0:	6003      	str	r3, [r0, #0]
  40e9a2:	4610      	mov	r0, r2
  40e9a4:	4770      	bx	lr
  40e9a6:	2000      	movs	r0, #0
  40e9a8:	4770      	bx	lr
  40e9aa:	085b      	lsrs	r3, r3, #1
  40e9ac:	6003      	str	r3, [r0, #0]
  40e9ae:	2001      	movs	r0, #1
  40e9b0:	4770      	bx	lr
  40e9b2:	bf00      	nop

0040e9b4 <__i2b>:
  40e9b4:	b510      	push	{r4, lr}
  40e9b6:	460c      	mov	r4, r1
  40e9b8:	2101      	movs	r1, #1
  40e9ba:	f7ff ff33 	bl	40e824 <_Balloc>
  40e9be:	2201      	movs	r2, #1
  40e9c0:	6144      	str	r4, [r0, #20]
  40e9c2:	6102      	str	r2, [r0, #16]
  40e9c4:	bd10      	pop	{r4, pc}
  40e9c6:	bf00      	nop

0040e9c8 <__multiply>:
  40e9c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40e9cc:	690d      	ldr	r5, [r1, #16]
  40e9ce:	f8d2 9010 	ldr.w	r9, [r2, #16]
  40e9d2:	b085      	sub	sp, #20
  40e9d4:	454d      	cmp	r5, r9
  40e9d6:	460c      	mov	r4, r1
  40e9d8:	4692      	mov	sl, r2
  40e9da:	da04      	bge.n	40e9e6 <__multiply+0x1e>
  40e9dc:	462a      	mov	r2, r5
  40e9de:	4654      	mov	r4, sl
  40e9e0:	464d      	mov	r5, r9
  40e9e2:	468a      	mov	sl, r1
  40e9e4:	4691      	mov	r9, r2
  40e9e6:	68a3      	ldr	r3, [r4, #8]
  40e9e8:	eb05 0709 	add.w	r7, r5, r9
  40e9ec:	6861      	ldr	r1, [r4, #4]
  40e9ee:	429f      	cmp	r7, r3
  40e9f0:	bfc8      	it	gt
  40e9f2:	3101      	addgt	r1, #1
  40e9f4:	f7ff ff16 	bl	40e824 <_Balloc>
  40e9f8:	f100 0614 	add.w	r6, r0, #20
  40e9fc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  40ea00:	4546      	cmp	r6, r8
  40ea02:	9001      	str	r0, [sp, #4]
  40ea04:	d205      	bcs.n	40ea12 <__multiply+0x4a>
  40ea06:	4633      	mov	r3, r6
  40ea08:	2000      	movs	r0, #0
  40ea0a:	f843 0b04 	str.w	r0, [r3], #4
  40ea0e:	4598      	cmp	r8, r3
  40ea10:	d8fb      	bhi.n	40ea0a <__multiply+0x42>
  40ea12:	f10a 0c14 	add.w	ip, sl, #20
  40ea16:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  40ea1a:	3414      	adds	r4, #20
  40ea1c:	45cc      	cmp	ip, r9
  40ea1e:	9400      	str	r4, [sp, #0]
  40ea20:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  40ea24:	d25b      	bcs.n	40eade <__multiply+0x116>
  40ea26:	f8cd 8008 	str.w	r8, [sp, #8]
  40ea2a:	9703      	str	r7, [sp, #12]
  40ea2c:	46c8      	mov	r8, r9
  40ea2e:	f85c 3b04 	ldr.w	r3, [ip], #4
  40ea32:	b29c      	uxth	r4, r3
  40ea34:	b324      	cbz	r4, 40ea80 <__multiply+0xb8>
  40ea36:	9a00      	ldr	r2, [sp, #0]
  40ea38:	4633      	mov	r3, r6
  40ea3a:	f04f 0900 	mov.w	r9, #0
  40ea3e:	e000      	b.n	40ea42 <__multiply+0x7a>
  40ea40:	460b      	mov	r3, r1
  40ea42:	f852 7b04 	ldr.w	r7, [r2], #4
  40ea46:	6819      	ldr	r1, [r3, #0]
  40ea48:	fa1f fb87 	uxth.w	fp, r7
  40ea4c:	fa1f fa81 	uxth.w	sl, r1
  40ea50:	0c38      	lsrs	r0, r7, #16
  40ea52:	0c09      	lsrs	r1, r1, #16
  40ea54:	fb04 aa0b 	mla	sl, r4, fp, sl
  40ea58:	fb04 1000 	mla	r0, r4, r0, r1
  40ea5c:	44d1      	add	r9, sl
  40ea5e:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  40ea62:	fa1f f989 	uxth.w	r9, r9
  40ea66:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  40ea6a:	4619      	mov	r1, r3
  40ea6c:	4295      	cmp	r5, r2
  40ea6e:	ea4f 4910 	mov.w	r9, r0, lsr #16
  40ea72:	f841 7b04 	str.w	r7, [r1], #4
  40ea76:	d8e3      	bhi.n	40ea40 <__multiply+0x78>
  40ea78:	f8c3 9004 	str.w	r9, [r3, #4]
  40ea7c:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  40ea80:	ea5f 4913 	movs.w	r9, r3, lsr #16
  40ea84:	d024      	beq.n	40ead0 <__multiply+0x108>
  40ea86:	f8d6 a000 	ldr.w	sl, [r6]
  40ea8a:	9b00      	ldr	r3, [sp, #0]
  40ea8c:	4650      	mov	r0, sl
  40ea8e:	4631      	mov	r1, r6
  40ea90:	f04f 0b00 	mov.w	fp, #0
  40ea94:	e000      	b.n	40ea98 <__multiply+0xd0>
  40ea96:	4611      	mov	r1, r2
  40ea98:	881a      	ldrh	r2, [r3, #0]
  40ea9a:	0c00      	lsrs	r0, r0, #16
  40ea9c:	fb09 0002 	mla	r0, r9, r2, r0
  40eaa0:	fa1f fa8a 	uxth.w	sl, sl
  40eaa4:	4483      	add	fp, r0
  40eaa6:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  40eaaa:	460a      	mov	r2, r1
  40eaac:	f842 0b04 	str.w	r0, [r2], #4
  40eab0:	f853 7b04 	ldr.w	r7, [r3], #4
  40eab4:	6848      	ldr	r0, [r1, #4]
  40eab6:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40eaba:	b284      	uxth	r4, r0
  40eabc:	fb09 4a0a 	mla	sl, r9, sl, r4
  40eac0:	429d      	cmp	r5, r3
  40eac2:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  40eac6:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  40eaca:	d8e4      	bhi.n	40ea96 <__multiply+0xce>
  40eacc:	f8c1 a004 	str.w	sl, [r1, #4]
  40ead0:	45e0      	cmp	r8, ip
  40ead2:	f106 0604 	add.w	r6, r6, #4
  40ead6:	d8aa      	bhi.n	40ea2e <__multiply+0x66>
  40ead8:	f8dd 8008 	ldr.w	r8, [sp, #8]
  40eadc:	9f03      	ldr	r7, [sp, #12]
  40eade:	2f00      	cmp	r7, #0
  40eae0:	dd0a      	ble.n	40eaf8 <__multiply+0x130>
  40eae2:	f858 3c04 	ldr.w	r3, [r8, #-4]
  40eae6:	f1a8 0804 	sub.w	r8, r8, #4
  40eaea:	b11b      	cbz	r3, 40eaf4 <__multiply+0x12c>
  40eaec:	e004      	b.n	40eaf8 <__multiply+0x130>
  40eaee:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  40eaf2:	b90b      	cbnz	r3, 40eaf8 <__multiply+0x130>
  40eaf4:	3f01      	subs	r7, #1
  40eaf6:	d1fa      	bne.n	40eaee <__multiply+0x126>
  40eaf8:	9b01      	ldr	r3, [sp, #4]
  40eafa:	4618      	mov	r0, r3
  40eafc:	611f      	str	r7, [r3, #16]
  40eafe:	b005      	add	sp, #20
  40eb00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040eb04 <__pow5mult>:
  40eb04:	f012 0303 	ands.w	r3, r2, #3
  40eb08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40eb0c:	4614      	mov	r4, r2
  40eb0e:	4607      	mov	r7, r0
  40eb10:	460e      	mov	r6, r1
  40eb12:	d12c      	bne.n	40eb6e <__pow5mult+0x6a>
  40eb14:	10a4      	asrs	r4, r4, #2
  40eb16:	d01c      	beq.n	40eb52 <__pow5mult+0x4e>
  40eb18:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  40eb1a:	2d00      	cmp	r5, #0
  40eb1c:	d030      	beq.n	40eb80 <__pow5mult+0x7c>
  40eb1e:	f04f 0800 	mov.w	r8, #0
  40eb22:	e004      	b.n	40eb2e <__pow5mult+0x2a>
  40eb24:	1064      	asrs	r4, r4, #1
  40eb26:	d014      	beq.n	40eb52 <__pow5mult+0x4e>
  40eb28:	6828      	ldr	r0, [r5, #0]
  40eb2a:	b1a8      	cbz	r0, 40eb58 <__pow5mult+0x54>
  40eb2c:	4605      	mov	r5, r0
  40eb2e:	07e3      	lsls	r3, r4, #31
  40eb30:	d5f8      	bpl.n	40eb24 <__pow5mult+0x20>
  40eb32:	4638      	mov	r0, r7
  40eb34:	4631      	mov	r1, r6
  40eb36:	462a      	mov	r2, r5
  40eb38:	f7ff ff46 	bl	40e9c8 <__multiply>
  40eb3c:	b1ae      	cbz	r6, 40eb6a <__pow5mult+0x66>
  40eb3e:	6872      	ldr	r2, [r6, #4]
  40eb40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40eb42:	1064      	asrs	r4, r4, #1
  40eb44:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40eb48:	6031      	str	r1, [r6, #0]
  40eb4a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40eb4e:	4606      	mov	r6, r0
  40eb50:	d1ea      	bne.n	40eb28 <__pow5mult+0x24>
  40eb52:	4630      	mov	r0, r6
  40eb54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40eb58:	4638      	mov	r0, r7
  40eb5a:	4629      	mov	r1, r5
  40eb5c:	462a      	mov	r2, r5
  40eb5e:	f7ff ff33 	bl	40e9c8 <__multiply>
  40eb62:	6028      	str	r0, [r5, #0]
  40eb64:	f8c0 8000 	str.w	r8, [r0]
  40eb68:	e7e0      	b.n	40eb2c <__pow5mult+0x28>
  40eb6a:	4606      	mov	r6, r0
  40eb6c:	e7da      	b.n	40eb24 <__pow5mult+0x20>
  40eb6e:	4a0b      	ldr	r2, [pc, #44]	; (40eb9c <__pow5mult+0x98>)
  40eb70:	3b01      	subs	r3, #1
  40eb72:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40eb76:	2300      	movs	r3, #0
  40eb78:	f7ff fe84 	bl	40e884 <__multadd>
  40eb7c:	4606      	mov	r6, r0
  40eb7e:	e7c9      	b.n	40eb14 <__pow5mult+0x10>
  40eb80:	2101      	movs	r1, #1
  40eb82:	4638      	mov	r0, r7
  40eb84:	f7ff fe4e 	bl	40e824 <_Balloc>
  40eb88:	f240 2171 	movw	r1, #625	; 0x271
  40eb8c:	2201      	movs	r2, #1
  40eb8e:	2300      	movs	r3, #0
  40eb90:	6141      	str	r1, [r0, #20]
  40eb92:	6102      	str	r2, [r0, #16]
  40eb94:	4605      	mov	r5, r0
  40eb96:	64b8      	str	r0, [r7, #72]	; 0x48
  40eb98:	6003      	str	r3, [r0, #0]
  40eb9a:	e7c0      	b.n	40eb1e <__pow5mult+0x1a>
  40eb9c:	00410740 	.word	0x00410740

0040eba0 <__lshift>:
  40eba0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40eba4:	690b      	ldr	r3, [r1, #16]
  40eba6:	ea4f 1a62 	mov.w	sl, r2, asr #5
  40ebaa:	eb0a 0903 	add.w	r9, sl, r3
  40ebae:	688b      	ldr	r3, [r1, #8]
  40ebb0:	f109 0601 	add.w	r6, r9, #1
  40ebb4:	429e      	cmp	r6, r3
  40ebb6:	460f      	mov	r7, r1
  40ebb8:	4693      	mov	fp, r2
  40ebba:	4680      	mov	r8, r0
  40ebbc:	6849      	ldr	r1, [r1, #4]
  40ebbe:	dd04      	ble.n	40ebca <__lshift+0x2a>
  40ebc0:	005b      	lsls	r3, r3, #1
  40ebc2:	429e      	cmp	r6, r3
  40ebc4:	f101 0101 	add.w	r1, r1, #1
  40ebc8:	dcfa      	bgt.n	40ebc0 <__lshift+0x20>
  40ebca:	4640      	mov	r0, r8
  40ebcc:	f7ff fe2a 	bl	40e824 <_Balloc>
  40ebd0:	f1ba 0f00 	cmp.w	sl, #0
  40ebd4:	f100 0414 	add.w	r4, r0, #20
  40ebd8:	dd09      	ble.n	40ebee <__lshift+0x4e>
  40ebda:	2300      	movs	r3, #0
  40ebdc:	461a      	mov	r2, r3
  40ebde:	4625      	mov	r5, r4
  40ebe0:	3301      	adds	r3, #1
  40ebe2:	4553      	cmp	r3, sl
  40ebe4:	f845 2b04 	str.w	r2, [r5], #4
  40ebe8:	d1fa      	bne.n	40ebe0 <__lshift+0x40>
  40ebea:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  40ebee:	693a      	ldr	r2, [r7, #16]
  40ebf0:	f107 0314 	add.w	r3, r7, #20
  40ebf4:	f01b 0b1f 	ands.w	fp, fp, #31
  40ebf8:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  40ebfc:	d021      	beq.n	40ec42 <__lshift+0xa2>
  40ebfe:	f1cb 0a20 	rsb	sl, fp, #32
  40ec02:	2200      	movs	r2, #0
  40ec04:	e000      	b.n	40ec08 <__lshift+0x68>
  40ec06:	462c      	mov	r4, r5
  40ec08:	6819      	ldr	r1, [r3, #0]
  40ec0a:	4625      	mov	r5, r4
  40ec0c:	fa01 f10b 	lsl.w	r1, r1, fp
  40ec10:	430a      	orrs	r2, r1
  40ec12:	f845 2b04 	str.w	r2, [r5], #4
  40ec16:	f853 2b04 	ldr.w	r2, [r3], #4
  40ec1a:	4563      	cmp	r3, ip
  40ec1c:	fa22 f20a 	lsr.w	r2, r2, sl
  40ec20:	d3f1      	bcc.n	40ec06 <__lshift+0x66>
  40ec22:	6062      	str	r2, [r4, #4]
  40ec24:	b10a      	cbz	r2, 40ec2a <__lshift+0x8a>
  40ec26:	f109 0602 	add.w	r6, r9, #2
  40ec2a:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  40ec2e:	687a      	ldr	r2, [r7, #4]
  40ec30:	3e01      	subs	r6, #1
  40ec32:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40ec36:	6106      	str	r6, [r0, #16]
  40ec38:	6039      	str	r1, [r7, #0]
  40ec3a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40ec3e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ec42:	f853 2b04 	ldr.w	r2, [r3], #4
  40ec46:	459c      	cmp	ip, r3
  40ec48:	f844 2b04 	str.w	r2, [r4], #4
  40ec4c:	d9ed      	bls.n	40ec2a <__lshift+0x8a>
  40ec4e:	f853 2b04 	ldr.w	r2, [r3], #4
  40ec52:	459c      	cmp	ip, r3
  40ec54:	f844 2b04 	str.w	r2, [r4], #4
  40ec58:	d8f3      	bhi.n	40ec42 <__lshift+0xa2>
  40ec5a:	e7e6      	b.n	40ec2a <__lshift+0x8a>

0040ec5c <__mcmp>:
  40ec5c:	6902      	ldr	r2, [r0, #16]
  40ec5e:	690b      	ldr	r3, [r1, #16]
  40ec60:	b410      	push	{r4}
  40ec62:	1ad2      	subs	r2, r2, r3
  40ec64:	d115      	bne.n	40ec92 <__mcmp+0x36>
  40ec66:	009b      	lsls	r3, r3, #2
  40ec68:	3014      	adds	r0, #20
  40ec6a:	3114      	adds	r1, #20
  40ec6c:	4419      	add	r1, r3
  40ec6e:	4403      	add	r3, r0
  40ec70:	e001      	b.n	40ec76 <__mcmp+0x1a>
  40ec72:	4298      	cmp	r0, r3
  40ec74:	d211      	bcs.n	40ec9a <__mcmp+0x3e>
  40ec76:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40ec7a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40ec7e:	42a2      	cmp	r2, r4
  40ec80:	d0f7      	beq.n	40ec72 <__mcmp+0x16>
  40ec82:	4294      	cmp	r4, r2
  40ec84:	bf94      	ite	ls
  40ec86:	2001      	movls	r0, #1
  40ec88:	f04f 30ff 	movhi.w	r0, #4294967295
  40ec8c:	f85d 4b04 	ldr.w	r4, [sp], #4
  40ec90:	4770      	bx	lr
  40ec92:	4610      	mov	r0, r2
  40ec94:	f85d 4b04 	ldr.w	r4, [sp], #4
  40ec98:	4770      	bx	lr
  40ec9a:	2000      	movs	r0, #0
  40ec9c:	f85d 4b04 	ldr.w	r4, [sp], #4
  40eca0:	4770      	bx	lr
  40eca2:	bf00      	nop

0040eca4 <__mdiff>:
  40eca4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40eca8:	460d      	mov	r5, r1
  40ecaa:	4604      	mov	r4, r0
  40ecac:	4611      	mov	r1, r2
  40ecae:	4628      	mov	r0, r5
  40ecb0:	4616      	mov	r6, r2
  40ecb2:	f7ff ffd3 	bl	40ec5c <__mcmp>
  40ecb6:	1e07      	subs	r7, r0, #0
  40ecb8:	d056      	beq.n	40ed68 <__mdiff+0xc4>
  40ecba:	db4f      	blt.n	40ed5c <__mdiff+0xb8>
  40ecbc:	f04f 0900 	mov.w	r9, #0
  40ecc0:	6869      	ldr	r1, [r5, #4]
  40ecc2:	4620      	mov	r0, r4
  40ecc4:	f7ff fdae 	bl	40e824 <_Balloc>
  40ecc8:	692f      	ldr	r7, [r5, #16]
  40ecca:	6932      	ldr	r2, [r6, #16]
  40eccc:	3514      	adds	r5, #20
  40ecce:	3614      	adds	r6, #20
  40ecd0:	f8c0 900c 	str.w	r9, [r0, #12]
  40ecd4:	f100 0314 	add.w	r3, r0, #20
  40ecd8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  40ecdc:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  40ece0:	2100      	movs	r1, #0
  40ece2:	f855 4b04 	ldr.w	r4, [r5], #4
  40ece6:	f856 2b04 	ldr.w	r2, [r6], #4
  40ecea:	fa1f fa84 	uxth.w	sl, r4
  40ecee:	448a      	add	sl, r1
  40ecf0:	fa1f f982 	uxth.w	r9, r2
  40ecf4:	0c11      	lsrs	r1, r2, #16
  40ecf6:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  40ecfa:	ebc9 020a 	rsb	r2, r9, sl
  40ecfe:	eb01 4122 	add.w	r1, r1, r2, asr #16
  40ed02:	b292      	uxth	r2, r2
  40ed04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40ed08:	45b0      	cmp	r8, r6
  40ed0a:	f843 2b04 	str.w	r2, [r3], #4
  40ed0e:	ea4f 4121 	mov.w	r1, r1, asr #16
  40ed12:	462c      	mov	r4, r5
  40ed14:	d8e5      	bhi.n	40ece2 <__mdiff+0x3e>
  40ed16:	45ac      	cmp	ip, r5
  40ed18:	4698      	mov	r8, r3
  40ed1a:	d915      	bls.n	40ed48 <__mdiff+0xa4>
  40ed1c:	f854 6b04 	ldr.w	r6, [r4], #4
  40ed20:	b2b2      	uxth	r2, r6
  40ed22:	4411      	add	r1, r2
  40ed24:	0c36      	lsrs	r6, r6, #16
  40ed26:	eb06 4621 	add.w	r6, r6, r1, asr #16
  40ed2a:	b289      	uxth	r1, r1
  40ed2c:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  40ed30:	45a4      	cmp	ip, r4
  40ed32:	f843 2b04 	str.w	r2, [r3], #4
  40ed36:	ea4f 4126 	mov.w	r1, r6, asr #16
  40ed3a:	d8ef      	bhi.n	40ed1c <__mdiff+0x78>
  40ed3c:	43eb      	mvns	r3, r5
  40ed3e:	4463      	add	r3, ip
  40ed40:	f023 0303 	bic.w	r3, r3, #3
  40ed44:	3304      	adds	r3, #4
  40ed46:	4443      	add	r3, r8
  40ed48:	3b04      	subs	r3, #4
  40ed4a:	b922      	cbnz	r2, 40ed56 <__mdiff+0xb2>
  40ed4c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40ed50:	3f01      	subs	r7, #1
  40ed52:	2a00      	cmp	r2, #0
  40ed54:	d0fa      	beq.n	40ed4c <__mdiff+0xa8>
  40ed56:	6107      	str	r7, [r0, #16]
  40ed58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40ed5c:	462b      	mov	r3, r5
  40ed5e:	f04f 0901 	mov.w	r9, #1
  40ed62:	4635      	mov	r5, r6
  40ed64:	461e      	mov	r6, r3
  40ed66:	e7ab      	b.n	40ecc0 <__mdiff+0x1c>
  40ed68:	4620      	mov	r0, r4
  40ed6a:	4639      	mov	r1, r7
  40ed6c:	f7ff fd5a 	bl	40e824 <_Balloc>
  40ed70:	2301      	movs	r3, #1
  40ed72:	6147      	str	r7, [r0, #20]
  40ed74:	6103      	str	r3, [r0, #16]
  40ed76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40ed7a:	bf00      	nop

0040ed7c <__d2b>:
  40ed7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40ed80:	2101      	movs	r1, #1
  40ed82:	b083      	sub	sp, #12
  40ed84:	461d      	mov	r5, r3
  40ed86:	f3c3 560a 	ubfx	r6, r3, #20, #11
  40ed8a:	4614      	mov	r4, r2
  40ed8c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40ed8e:	f7ff fd49 	bl	40e824 <_Balloc>
  40ed92:	f3c5 0313 	ubfx	r3, r5, #0, #20
  40ed96:	4680      	mov	r8, r0
  40ed98:	b10e      	cbz	r6, 40ed9e <__d2b+0x22>
  40ed9a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40ed9e:	9301      	str	r3, [sp, #4]
  40eda0:	b324      	cbz	r4, 40edec <__d2b+0x70>
  40eda2:	a802      	add	r0, sp, #8
  40eda4:	f840 4d08 	str.w	r4, [r0, #-8]!
  40eda8:	4668      	mov	r0, sp
  40edaa:	f7ff fdd5 	bl	40e958 <__lo0bits>
  40edae:	2800      	cmp	r0, #0
  40edb0:	d135      	bne.n	40ee1e <__d2b+0xa2>
  40edb2:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40edb6:	f8c8 2014 	str.w	r2, [r8, #20]
  40edba:	2b00      	cmp	r3, #0
  40edbc:	bf0c      	ite	eq
  40edbe:	2401      	moveq	r4, #1
  40edc0:	2402      	movne	r4, #2
  40edc2:	f8c8 3018 	str.w	r3, [r8, #24]
  40edc6:	f8c8 4010 	str.w	r4, [r8, #16]
  40edca:	b9de      	cbnz	r6, 40ee04 <__d2b+0x88>
  40edcc:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  40edd0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40edd4:	6038      	str	r0, [r7, #0]
  40edd6:	6918      	ldr	r0, [r3, #16]
  40edd8:	f7ff fd9e 	bl	40e918 <__hi0bits>
  40eddc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40edde:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  40ede2:	6018      	str	r0, [r3, #0]
  40ede4:	4640      	mov	r0, r8
  40ede6:	b003      	add	sp, #12
  40ede8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40edec:	a801      	add	r0, sp, #4
  40edee:	f7ff fdb3 	bl	40e958 <__lo0bits>
  40edf2:	9b01      	ldr	r3, [sp, #4]
  40edf4:	2401      	movs	r4, #1
  40edf6:	3020      	adds	r0, #32
  40edf8:	f8c8 3014 	str.w	r3, [r8, #20]
  40edfc:	f8c8 4010 	str.w	r4, [r8, #16]
  40ee00:	2e00      	cmp	r6, #0
  40ee02:	d0e3      	beq.n	40edcc <__d2b+0x50>
  40ee04:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  40ee08:	eb09 0300 	add.w	r3, r9, r0
  40ee0c:	603b      	str	r3, [r7, #0]
  40ee0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40ee10:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40ee14:	6018      	str	r0, [r3, #0]
  40ee16:	4640      	mov	r0, r8
  40ee18:	b003      	add	sp, #12
  40ee1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40ee1e:	9b01      	ldr	r3, [sp, #4]
  40ee20:	f1c0 0120 	rsb	r1, r0, #32
  40ee24:	fa03 f101 	lsl.w	r1, r3, r1
  40ee28:	40c3      	lsrs	r3, r0
  40ee2a:	9a00      	ldr	r2, [sp, #0]
  40ee2c:	9301      	str	r3, [sp, #4]
  40ee2e:	430a      	orrs	r2, r1
  40ee30:	f8c8 2014 	str.w	r2, [r8, #20]
  40ee34:	e7c1      	b.n	40edba <__d2b+0x3e>
  40ee36:	bf00      	nop

0040ee38 <__fpclassifyd>:
  40ee38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  40ee3c:	b410      	push	{r4}
  40ee3e:	d008      	beq.n	40ee52 <__fpclassifyd+0x1a>
  40ee40:	4a0f      	ldr	r2, [pc, #60]	; (40ee80 <__fpclassifyd+0x48>)
  40ee42:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  40ee46:	4294      	cmp	r4, r2
  40ee48:	d80a      	bhi.n	40ee60 <__fpclassifyd+0x28>
  40ee4a:	2004      	movs	r0, #4
  40ee4c:	f85d 4b04 	ldr.w	r4, [sp], #4
  40ee50:	4770      	bx	lr
  40ee52:	2800      	cmp	r0, #0
  40ee54:	bf0c      	ite	eq
  40ee56:	2002      	moveq	r0, #2
  40ee58:	2003      	movne	r0, #3
  40ee5a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40ee5e:	4770      	bx	lr
  40ee60:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  40ee64:	d201      	bcs.n	40ee6a <__fpclassifyd+0x32>
  40ee66:	2003      	movs	r0, #3
  40ee68:	e7f7      	b.n	40ee5a <__fpclassifyd+0x22>
  40ee6a:	4a06      	ldr	r2, [pc, #24]	; (40ee84 <__fpclassifyd+0x4c>)
  40ee6c:	4293      	cmp	r3, r2
  40ee6e:	d001      	beq.n	40ee74 <__fpclassifyd+0x3c>
  40ee70:	2000      	movs	r0, #0
  40ee72:	e7f2      	b.n	40ee5a <__fpclassifyd+0x22>
  40ee74:	f1d0 0001 	rsbs	r0, r0, #1
  40ee78:	bf38      	it	cc
  40ee7a:	2000      	movcc	r0, #0
  40ee7c:	e7ed      	b.n	40ee5a <__fpclassifyd+0x22>
  40ee7e:	bf00      	nop
  40ee80:	7fdfffff 	.word	0x7fdfffff
  40ee84:	7ff00000 	.word	0x7ff00000

0040ee88 <__sread>:
  40ee88:	b510      	push	{r4, lr}
  40ee8a:	460c      	mov	r4, r1
  40ee8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40ee90:	f000 fa72 	bl	40f378 <_read_r>
  40ee94:	2800      	cmp	r0, #0
  40ee96:	db03      	blt.n	40eea0 <__sread+0x18>
  40ee98:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40ee9a:	4403      	add	r3, r0
  40ee9c:	6523      	str	r3, [r4, #80]	; 0x50
  40ee9e:	bd10      	pop	{r4, pc}
  40eea0:	89a3      	ldrh	r3, [r4, #12]
  40eea2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40eea6:	81a3      	strh	r3, [r4, #12]
  40eea8:	bd10      	pop	{r4, pc}
  40eeaa:	bf00      	nop

0040eeac <__swrite>:
  40eeac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40eeb0:	460c      	mov	r4, r1
  40eeb2:	8989      	ldrh	r1, [r1, #12]
  40eeb4:	461d      	mov	r5, r3
  40eeb6:	05cb      	lsls	r3, r1, #23
  40eeb8:	4616      	mov	r6, r2
  40eeba:	4607      	mov	r7, r0
  40eebc:	d506      	bpl.n	40eecc <__swrite+0x20>
  40eebe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40eec2:	2200      	movs	r2, #0
  40eec4:	2302      	movs	r3, #2
  40eec6:	f000 fa43 	bl	40f350 <_lseek_r>
  40eeca:	89a1      	ldrh	r1, [r4, #12]
  40eecc:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  40eed0:	81a1      	strh	r1, [r4, #12]
  40eed2:	4638      	mov	r0, r7
  40eed4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40eed8:	4632      	mov	r2, r6
  40eeda:	462b      	mov	r3, r5
  40eedc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40eee0:	f000 b91e 	b.w	40f120 <_write_r>

0040eee4 <__sseek>:
  40eee4:	b510      	push	{r4, lr}
  40eee6:	460c      	mov	r4, r1
  40eee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40eeec:	f000 fa30 	bl	40f350 <_lseek_r>
  40eef0:	89a3      	ldrh	r3, [r4, #12]
  40eef2:	1c42      	adds	r2, r0, #1
  40eef4:	bf0e      	itee	eq
  40eef6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40eefa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40eefe:	6520      	strne	r0, [r4, #80]	; 0x50
  40ef00:	81a3      	strh	r3, [r4, #12]
  40ef02:	bd10      	pop	{r4, pc}

0040ef04 <__sclose>:
  40ef04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40ef08:	f000 b9a2 	b.w	40f250 <_close_r>

0040ef0c <__ssprint_r>:
  40ef0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ef10:	6894      	ldr	r4, [r2, #8]
  40ef12:	b083      	sub	sp, #12
  40ef14:	4692      	mov	sl, r2
  40ef16:	4680      	mov	r8, r0
  40ef18:	460d      	mov	r5, r1
  40ef1a:	6816      	ldr	r6, [r2, #0]
  40ef1c:	2c00      	cmp	r4, #0
  40ef1e:	d06f      	beq.n	40f000 <__ssprint_r+0xf4>
  40ef20:	f04f 0b00 	mov.w	fp, #0
  40ef24:	6808      	ldr	r0, [r1, #0]
  40ef26:	688b      	ldr	r3, [r1, #8]
  40ef28:	465c      	mov	r4, fp
  40ef2a:	2c00      	cmp	r4, #0
  40ef2c:	d043      	beq.n	40efb6 <__ssprint_r+0xaa>
  40ef2e:	429c      	cmp	r4, r3
  40ef30:	461f      	mov	r7, r3
  40ef32:	d345      	bcc.n	40efc0 <__ssprint_r+0xb4>
  40ef34:	89ab      	ldrh	r3, [r5, #12]
  40ef36:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40ef3a:	d044      	beq.n	40efc6 <__ssprint_r+0xba>
  40ef3c:	696f      	ldr	r7, [r5, #20]
  40ef3e:	6929      	ldr	r1, [r5, #16]
  40ef40:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40ef44:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40ef48:	ebc1 0900 	rsb	r9, r1, r0
  40ef4c:	1c62      	adds	r2, r4, #1
  40ef4e:	107f      	asrs	r7, r7, #1
  40ef50:	444a      	add	r2, r9
  40ef52:	4297      	cmp	r7, r2
  40ef54:	bf34      	ite	cc
  40ef56:	4617      	movcc	r7, r2
  40ef58:	463a      	movcs	r2, r7
  40ef5a:	055b      	lsls	r3, r3, #21
  40ef5c:	d535      	bpl.n	40efca <__ssprint_r+0xbe>
  40ef5e:	4611      	mov	r1, r2
  40ef60:	4640      	mov	r0, r8
  40ef62:	f7fa feb7 	bl	409cd4 <_malloc_r>
  40ef66:	2800      	cmp	r0, #0
  40ef68:	d039      	beq.n	40efde <__ssprint_r+0xd2>
  40ef6a:	6929      	ldr	r1, [r5, #16]
  40ef6c:	464a      	mov	r2, r9
  40ef6e:	9001      	str	r0, [sp, #4]
  40ef70:	f7fb f980 	bl	40a274 <memcpy>
  40ef74:	89aa      	ldrh	r2, [r5, #12]
  40ef76:	9b01      	ldr	r3, [sp, #4]
  40ef78:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40ef7c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40ef80:	81aa      	strh	r2, [r5, #12]
  40ef82:	ebc9 0207 	rsb	r2, r9, r7
  40ef86:	eb03 0009 	add.w	r0, r3, r9
  40ef8a:	616f      	str	r7, [r5, #20]
  40ef8c:	612b      	str	r3, [r5, #16]
  40ef8e:	6028      	str	r0, [r5, #0]
  40ef90:	60aa      	str	r2, [r5, #8]
  40ef92:	4627      	mov	r7, r4
  40ef94:	46a1      	mov	r9, r4
  40ef96:	464a      	mov	r2, r9
  40ef98:	4659      	mov	r1, fp
  40ef9a:	f7ff fbdd 	bl	40e758 <memmove>
  40ef9e:	f8da 2008 	ldr.w	r2, [sl, #8]
  40efa2:	68ab      	ldr	r3, [r5, #8]
  40efa4:	6828      	ldr	r0, [r5, #0]
  40efa6:	1bdb      	subs	r3, r3, r7
  40efa8:	4448      	add	r0, r9
  40efaa:	1b14      	subs	r4, r2, r4
  40efac:	60ab      	str	r3, [r5, #8]
  40efae:	6028      	str	r0, [r5, #0]
  40efb0:	f8ca 4008 	str.w	r4, [sl, #8]
  40efb4:	b324      	cbz	r4, 40f000 <__ssprint_r+0xf4>
  40efb6:	f8d6 b000 	ldr.w	fp, [r6]
  40efba:	6874      	ldr	r4, [r6, #4]
  40efbc:	3608      	adds	r6, #8
  40efbe:	e7b4      	b.n	40ef2a <__ssprint_r+0x1e>
  40efc0:	4627      	mov	r7, r4
  40efc2:	46a1      	mov	r9, r4
  40efc4:	e7e7      	b.n	40ef96 <__ssprint_r+0x8a>
  40efc6:	46b9      	mov	r9, r7
  40efc8:	e7e5      	b.n	40ef96 <__ssprint_r+0x8a>
  40efca:	4640      	mov	r0, r8
  40efcc:	f7fb fa16 	bl	40a3fc <_realloc_r>
  40efd0:	4603      	mov	r3, r0
  40efd2:	2800      	cmp	r0, #0
  40efd4:	d1d5      	bne.n	40ef82 <__ssprint_r+0x76>
  40efd6:	4640      	mov	r0, r8
  40efd8:	6929      	ldr	r1, [r5, #16]
  40efda:	f7ff f879 	bl	40e0d0 <_free_r>
  40efde:	89aa      	ldrh	r2, [r5, #12]
  40efe0:	230c      	movs	r3, #12
  40efe2:	f8c8 3000 	str.w	r3, [r8]
  40efe6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40efea:	2300      	movs	r3, #0
  40efec:	f04f 30ff 	mov.w	r0, #4294967295
  40eff0:	81aa      	strh	r2, [r5, #12]
  40eff2:	f8ca 3008 	str.w	r3, [sl, #8]
  40eff6:	f8ca 3004 	str.w	r3, [sl, #4]
  40effa:	b003      	add	sp, #12
  40effc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f000:	4620      	mov	r0, r4
  40f002:	f8ca 4004 	str.w	r4, [sl, #4]
  40f006:	b003      	add	sp, #12
  40f008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040f00c <__swbuf_r>:
  40f00c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40f00e:	460d      	mov	r5, r1
  40f010:	4614      	mov	r4, r2
  40f012:	4607      	mov	r7, r0
  40f014:	b110      	cbz	r0, 40f01c <__swbuf_r+0x10>
  40f016:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40f018:	2b00      	cmp	r3, #0
  40f01a:	d048      	beq.n	40f0ae <__swbuf_r+0xa2>
  40f01c:	89a2      	ldrh	r2, [r4, #12]
  40f01e:	69a0      	ldr	r0, [r4, #24]
  40f020:	b293      	uxth	r3, r2
  40f022:	60a0      	str	r0, [r4, #8]
  40f024:	0718      	lsls	r0, r3, #28
  40f026:	d538      	bpl.n	40f09a <__swbuf_r+0x8e>
  40f028:	6926      	ldr	r6, [r4, #16]
  40f02a:	2e00      	cmp	r6, #0
  40f02c:	d035      	beq.n	40f09a <__swbuf_r+0x8e>
  40f02e:	0499      	lsls	r1, r3, #18
  40f030:	b2ed      	uxtb	r5, r5
  40f032:	d515      	bpl.n	40f060 <__swbuf_r+0x54>
  40f034:	6823      	ldr	r3, [r4, #0]
  40f036:	6962      	ldr	r2, [r4, #20]
  40f038:	1b9e      	subs	r6, r3, r6
  40f03a:	4296      	cmp	r6, r2
  40f03c:	da1c      	bge.n	40f078 <__swbuf_r+0x6c>
  40f03e:	3601      	adds	r6, #1
  40f040:	68a2      	ldr	r2, [r4, #8]
  40f042:	1c59      	adds	r1, r3, #1
  40f044:	3a01      	subs	r2, #1
  40f046:	60a2      	str	r2, [r4, #8]
  40f048:	6021      	str	r1, [r4, #0]
  40f04a:	701d      	strb	r5, [r3, #0]
  40f04c:	6963      	ldr	r3, [r4, #20]
  40f04e:	42b3      	cmp	r3, r6
  40f050:	d01a      	beq.n	40f088 <__swbuf_r+0x7c>
  40f052:	89a3      	ldrh	r3, [r4, #12]
  40f054:	07db      	lsls	r3, r3, #31
  40f056:	d501      	bpl.n	40f05c <__swbuf_r+0x50>
  40f058:	2d0a      	cmp	r5, #10
  40f05a:	d015      	beq.n	40f088 <__swbuf_r+0x7c>
  40f05c:	4628      	mov	r0, r5
  40f05e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40f060:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40f062:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40f066:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40f06a:	6663      	str	r3, [r4, #100]	; 0x64
  40f06c:	6823      	ldr	r3, [r4, #0]
  40f06e:	81a2      	strh	r2, [r4, #12]
  40f070:	6962      	ldr	r2, [r4, #20]
  40f072:	1b9e      	subs	r6, r3, r6
  40f074:	4296      	cmp	r6, r2
  40f076:	dbe2      	blt.n	40f03e <__swbuf_r+0x32>
  40f078:	4638      	mov	r0, r7
  40f07a:	4621      	mov	r1, r4
  40f07c:	f7fe fec8 	bl	40de10 <_fflush_r>
  40f080:	b940      	cbnz	r0, 40f094 <__swbuf_r+0x88>
  40f082:	6823      	ldr	r3, [r4, #0]
  40f084:	2601      	movs	r6, #1
  40f086:	e7db      	b.n	40f040 <__swbuf_r+0x34>
  40f088:	4638      	mov	r0, r7
  40f08a:	4621      	mov	r1, r4
  40f08c:	f7fe fec0 	bl	40de10 <_fflush_r>
  40f090:	2800      	cmp	r0, #0
  40f092:	d0e3      	beq.n	40f05c <__swbuf_r+0x50>
  40f094:	f04f 30ff 	mov.w	r0, #4294967295
  40f098:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40f09a:	4638      	mov	r0, r7
  40f09c:	4621      	mov	r1, r4
  40f09e:	f7fd fde9 	bl	40cc74 <__swsetup_r>
  40f0a2:	2800      	cmp	r0, #0
  40f0a4:	d1f6      	bne.n	40f094 <__swbuf_r+0x88>
  40f0a6:	89a2      	ldrh	r2, [r4, #12]
  40f0a8:	6926      	ldr	r6, [r4, #16]
  40f0aa:	b293      	uxth	r3, r2
  40f0ac:	e7bf      	b.n	40f02e <__swbuf_r+0x22>
  40f0ae:	f7fe fecb 	bl	40de48 <__sinit>
  40f0b2:	e7b3      	b.n	40f01c <__swbuf_r+0x10>

0040f0b4 <_wcrtomb_r>:
  40f0b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40f0b8:	461e      	mov	r6, r3
  40f0ba:	b086      	sub	sp, #24
  40f0bc:	460c      	mov	r4, r1
  40f0be:	4605      	mov	r5, r0
  40f0c0:	4617      	mov	r7, r2
  40f0c2:	4b0f      	ldr	r3, [pc, #60]	; (40f100 <_wcrtomb_r+0x4c>)
  40f0c4:	b191      	cbz	r1, 40f0ec <_wcrtomb_r+0x38>
  40f0c6:	f8d3 8000 	ldr.w	r8, [r3]
  40f0ca:	f7ff fa7d 	bl	40e5c8 <__locale_charset>
  40f0ce:	9600      	str	r6, [sp, #0]
  40f0d0:	4603      	mov	r3, r0
  40f0d2:	4621      	mov	r1, r4
  40f0d4:	463a      	mov	r2, r7
  40f0d6:	4628      	mov	r0, r5
  40f0d8:	47c0      	blx	r8
  40f0da:	1c43      	adds	r3, r0, #1
  40f0dc:	d103      	bne.n	40f0e6 <_wcrtomb_r+0x32>
  40f0de:	2200      	movs	r2, #0
  40f0e0:	238a      	movs	r3, #138	; 0x8a
  40f0e2:	6032      	str	r2, [r6, #0]
  40f0e4:	602b      	str	r3, [r5, #0]
  40f0e6:	b006      	add	sp, #24
  40f0e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f0ec:	681f      	ldr	r7, [r3, #0]
  40f0ee:	f7ff fa6b 	bl	40e5c8 <__locale_charset>
  40f0f2:	9600      	str	r6, [sp, #0]
  40f0f4:	4603      	mov	r3, r0
  40f0f6:	4622      	mov	r2, r4
  40f0f8:	4628      	mov	r0, r5
  40f0fa:	a903      	add	r1, sp, #12
  40f0fc:	47b8      	blx	r7
  40f0fe:	e7ec      	b.n	40f0da <_wcrtomb_r+0x26>
  40f100:	200009e0 	.word	0x200009e0

0040f104 <__ascii_wctomb>:
  40f104:	b121      	cbz	r1, 40f110 <__ascii_wctomb+0xc>
  40f106:	2aff      	cmp	r2, #255	; 0xff
  40f108:	d804      	bhi.n	40f114 <__ascii_wctomb+0x10>
  40f10a:	700a      	strb	r2, [r1, #0]
  40f10c:	2001      	movs	r0, #1
  40f10e:	4770      	bx	lr
  40f110:	4608      	mov	r0, r1
  40f112:	4770      	bx	lr
  40f114:	238a      	movs	r3, #138	; 0x8a
  40f116:	6003      	str	r3, [r0, #0]
  40f118:	f04f 30ff 	mov.w	r0, #4294967295
  40f11c:	4770      	bx	lr
  40f11e:	bf00      	nop

0040f120 <_write_r>:
  40f120:	b570      	push	{r4, r5, r6, lr}
  40f122:	4c08      	ldr	r4, [pc, #32]	; (40f144 <_write_r+0x24>)
  40f124:	4606      	mov	r6, r0
  40f126:	2500      	movs	r5, #0
  40f128:	4608      	mov	r0, r1
  40f12a:	4611      	mov	r1, r2
  40f12c:	461a      	mov	r2, r3
  40f12e:	6025      	str	r5, [r4, #0]
  40f130:	f7f3 fb44 	bl	4027bc <_write>
  40f134:	1c43      	adds	r3, r0, #1
  40f136:	d000      	beq.n	40f13a <_write_r+0x1a>
  40f138:	bd70      	pop	{r4, r5, r6, pc}
  40f13a:	6823      	ldr	r3, [r4, #0]
  40f13c:	2b00      	cmp	r3, #0
  40f13e:	d0fb      	beq.n	40f138 <_write_r+0x18>
  40f140:	6033      	str	r3, [r6, #0]
  40f142:	bd70      	pop	{r4, r5, r6, pc}
  40f144:	20004018 	.word	0x20004018

0040f148 <__register_exitproc>:
  40f148:	b5f0      	push	{r4, r5, r6, r7, lr}
  40f14a:	4c27      	ldr	r4, [pc, #156]	; (40f1e8 <__register_exitproc+0xa0>)
  40f14c:	b085      	sub	sp, #20
  40f14e:	6826      	ldr	r6, [r4, #0]
  40f150:	4607      	mov	r7, r0
  40f152:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  40f156:	2c00      	cmp	r4, #0
  40f158:	d040      	beq.n	40f1dc <__register_exitproc+0x94>
  40f15a:	6865      	ldr	r5, [r4, #4]
  40f15c:	2d1f      	cmp	r5, #31
  40f15e:	dd1e      	ble.n	40f19e <__register_exitproc+0x56>
  40f160:	4822      	ldr	r0, [pc, #136]	; (40f1ec <__register_exitproc+0xa4>)
  40f162:	b918      	cbnz	r0, 40f16c <__register_exitproc+0x24>
  40f164:	f04f 30ff 	mov.w	r0, #4294967295
  40f168:	b005      	add	sp, #20
  40f16a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40f16c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40f170:	9103      	str	r1, [sp, #12]
  40f172:	9202      	str	r2, [sp, #8]
  40f174:	9301      	str	r3, [sp, #4]
  40f176:	f7fa fda5 	bl	409cc4 <malloc>
  40f17a:	9903      	ldr	r1, [sp, #12]
  40f17c:	4604      	mov	r4, r0
  40f17e:	9a02      	ldr	r2, [sp, #8]
  40f180:	9b01      	ldr	r3, [sp, #4]
  40f182:	2800      	cmp	r0, #0
  40f184:	d0ee      	beq.n	40f164 <__register_exitproc+0x1c>
  40f186:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  40f18a:	2000      	movs	r0, #0
  40f18c:	6025      	str	r5, [r4, #0]
  40f18e:	6060      	str	r0, [r4, #4]
  40f190:	4605      	mov	r5, r0
  40f192:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40f196:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  40f19a:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  40f19e:	b93f      	cbnz	r7, 40f1b0 <__register_exitproc+0x68>
  40f1a0:	1c6b      	adds	r3, r5, #1
  40f1a2:	2000      	movs	r0, #0
  40f1a4:	3502      	adds	r5, #2
  40f1a6:	6063      	str	r3, [r4, #4]
  40f1a8:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
  40f1ac:	b005      	add	sp, #20
  40f1ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40f1b0:	2601      	movs	r6, #1
  40f1b2:	40ae      	lsls	r6, r5
  40f1b4:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  40f1b8:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  40f1bc:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
  40f1c0:	2f02      	cmp	r7, #2
  40f1c2:	ea42 0206 	orr.w	r2, r2, r6
  40f1c6:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
  40f1ca:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  40f1ce:	d1e7      	bne.n	40f1a0 <__register_exitproc+0x58>
  40f1d0:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  40f1d4:	431e      	orrs	r6, r3
  40f1d6:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
  40f1da:	e7e1      	b.n	40f1a0 <__register_exitproc+0x58>
  40f1dc:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  40f1e0:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40f1e4:	e7b9      	b.n	40f15a <__register_exitproc+0x12>
  40f1e6:	bf00      	nop
  40f1e8:	004105ac 	.word	0x004105ac
  40f1ec:	00409cc5 	.word	0x00409cc5

0040f1f0 <_calloc_r>:
  40f1f0:	b510      	push	{r4, lr}
  40f1f2:	fb02 f101 	mul.w	r1, r2, r1
  40f1f6:	f7fa fd6d 	bl	409cd4 <_malloc_r>
  40f1fa:	4604      	mov	r4, r0
  40f1fc:	b168      	cbz	r0, 40f21a <_calloc_r+0x2a>
  40f1fe:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40f202:	f022 0203 	bic.w	r2, r2, #3
  40f206:	3a04      	subs	r2, #4
  40f208:	2a24      	cmp	r2, #36	; 0x24
  40f20a:	d818      	bhi.n	40f23e <_calloc_r+0x4e>
  40f20c:	2a13      	cmp	r2, #19
  40f20e:	d806      	bhi.n	40f21e <_calloc_r+0x2e>
  40f210:	4603      	mov	r3, r0
  40f212:	2200      	movs	r2, #0
  40f214:	601a      	str	r2, [r3, #0]
  40f216:	605a      	str	r2, [r3, #4]
  40f218:	609a      	str	r2, [r3, #8]
  40f21a:	4620      	mov	r0, r4
  40f21c:	bd10      	pop	{r4, pc}
  40f21e:	2300      	movs	r3, #0
  40f220:	2a1b      	cmp	r2, #27
  40f222:	6003      	str	r3, [r0, #0]
  40f224:	6043      	str	r3, [r0, #4]
  40f226:	d90f      	bls.n	40f248 <_calloc_r+0x58>
  40f228:	2a24      	cmp	r2, #36	; 0x24
  40f22a:	6083      	str	r3, [r0, #8]
  40f22c:	60c3      	str	r3, [r0, #12]
  40f22e:	bf05      	ittet	eq
  40f230:	6103      	streq	r3, [r0, #16]
  40f232:	6143      	streq	r3, [r0, #20]
  40f234:	f100 0310 	addne.w	r3, r0, #16
  40f238:	f100 0318 	addeq.w	r3, r0, #24
  40f23c:	e7e9      	b.n	40f212 <_calloc_r+0x22>
  40f23e:	2100      	movs	r1, #0
  40f240:	f7fb f88e 	bl	40a360 <memset>
  40f244:	4620      	mov	r0, r4
  40f246:	bd10      	pop	{r4, pc}
  40f248:	f100 0308 	add.w	r3, r0, #8
  40f24c:	e7e1      	b.n	40f212 <_calloc_r+0x22>
  40f24e:	bf00      	nop

0040f250 <_close_r>:
  40f250:	b538      	push	{r3, r4, r5, lr}
  40f252:	4c07      	ldr	r4, [pc, #28]	; (40f270 <_close_r+0x20>)
  40f254:	2300      	movs	r3, #0
  40f256:	4605      	mov	r5, r0
  40f258:	4608      	mov	r0, r1
  40f25a:	6023      	str	r3, [r4, #0]
  40f25c:	f7f5 fb80 	bl	404960 <_close>
  40f260:	1c43      	adds	r3, r0, #1
  40f262:	d000      	beq.n	40f266 <_close_r+0x16>
  40f264:	bd38      	pop	{r3, r4, r5, pc}
  40f266:	6823      	ldr	r3, [r4, #0]
  40f268:	2b00      	cmp	r3, #0
  40f26a:	d0fb      	beq.n	40f264 <_close_r+0x14>
  40f26c:	602b      	str	r3, [r5, #0]
  40f26e:	bd38      	pop	{r3, r4, r5, pc}
  40f270:	20004018 	.word	0x20004018

0040f274 <_fclose_r>:
  40f274:	b570      	push	{r4, r5, r6, lr}
  40f276:	460c      	mov	r4, r1
  40f278:	4605      	mov	r5, r0
  40f27a:	b131      	cbz	r1, 40f28a <_fclose_r+0x16>
  40f27c:	b110      	cbz	r0, 40f284 <_fclose_r+0x10>
  40f27e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40f280:	2b00      	cmp	r3, #0
  40f282:	d02f      	beq.n	40f2e4 <_fclose_r+0x70>
  40f284:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40f288:	b90b      	cbnz	r3, 40f28e <_fclose_r+0x1a>
  40f28a:	2000      	movs	r0, #0
  40f28c:	bd70      	pop	{r4, r5, r6, pc}
  40f28e:	4628      	mov	r0, r5
  40f290:	4621      	mov	r1, r4
  40f292:	f7fe fdbd 	bl	40de10 <_fflush_r>
  40f296:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40f298:	4606      	mov	r6, r0
  40f29a:	b133      	cbz	r3, 40f2aa <_fclose_r+0x36>
  40f29c:	4628      	mov	r0, r5
  40f29e:	69e1      	ldr	r1, [r4, #28]
  40f2a0:	4798      	blx	r3
  40f2a2:	2800      	cmp	r0, #0
  40f2a4:	bfb8      	it	lt
  40f2a6:	f04f 36ff 	movlt.w	r6, #4294967295
  40f2aa:	89a3      	ldrh	r3, [r4, #12]
  40f2ac:	061b      	lsls	r3, r3, #24
  40f2ae:	d41c      	bmi.n	40f2ea <_fclose_r+0x76>
  40f2b0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40f2b2:	b141      	cbz	r1, 40f2c6 <_fclose_r+0x52>
  40f2b4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40f2b8:	4299      	cmp	r1, r3
  40f2ba:	d002      	beq.n	40f2c2 <_fclose_r+0x4e>
  40f2bc:	4628      	mov	r0, r5
  40f2be:	f7fe ff07 	bl	40e0d0 <_free_r>
  40f2c2:	2300      	movs	r3, #0
  40f2c4:	6323      	str	r3, [r4, #48]	; 0x30
  40f2c6:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40f2c8:	b121      	cbz	r1, 40f2d4 <_fclose_r+0x60>
  40f2ca:	4628      	mov	r0, r5
  40f2cc:	f7fe ff00 	bl	40e0d0 <_free_r>
  40f2d0:	2300      	movs	r3, #0
  40f2d2:	6463      	str	r3, [r4, #68]	; 0x44
  40f2d4:	f7fe fe32 	bl	40df3c <__sfp_lock_acquire>
  40f2d8:	2300      	movs	r3, #0
  40f2da:	81a3      	strh	r3, [r4, #12]
  40f2dc:	f7fe fe30 	bl	40df40 <__sfp_lock_release>
  40f2e0:	4630      	mov	r0, r6
  40f2e2:	bd70      	pop	{r4, r5, r6, pc}
  40f2e4:	f7fe fdb0 	bl	40de48 <__sinit>
  40f2e8:	e7cc      	b.n	40f284 <_fclose_r+0x10>
  40f2ea:	4628      	mov	r0, r5
  40f2ec:	6921      	ldr	r1, [r4, #16]
  40f2ee:	f7fe feef 	bl	40e0d0 <_free_r>
  40f2f2:	e7dd      	b.n	40f2b0 <_fclose_r+0x3c>

0040f2f4 <fclose>:
  40f2f4:	4b02      	ldr	r3, [pc, #8]	; (40f300 <fclose+0xc>)
  40f2f6:	4601      	mov	r1, r0
  40f2f8:	6818      	ldr	r0, [r3, #0]
  40f2fa:	f7ff bfbb 	b.w	40f274 <_fclose_r>
  40f2fe:	bf00      	nop
  40f300:	20000570 	.word	0x20000570

0040f304 <_fstat_r>:
  40f304:	b538      	push	{r3, r4, r5, lr}
  40f306:	4c08      	ldr	r4, [pc, #32]	; (40f328 <_fstat_r+0x24>)
  40f308:	2300      	movs	r3, #0
  40f30a:	4605      	mov	r5, r0
  40f30c:	4608      	mov	r0, r1
  40f30e:	4611      	mov	r1, r2
  40f310:	6023      	str	r3, [r4, #0]
  40f312:	f7f5 fb31 	bl	404978 <_fstat>
  40f316:	1c43      	adds	r3, r0, #1
  40f318:	d000      	beq.n	40f31c <_fstat_r+0x18>
  40f31a:	bd38      	pop	{r3, r4, r5, pc}
  40f31c:	6823      	ldr	r3, [r4, #0]
  40f31e:	2b00      	cmp	r3, #0
  40f320:	d0fb      	beq.n	40f31a <_fstat_r+0x16>
  40f322:	602b      	str	r3, [r5, #0]
  40f324:	bd38      	pop	{r3, r4, r5, pc}
  40f326:	bf00      	nop
  40f328:	20004018 	.word	0x20004018

0040f32c <_isatty_r>:
  40f32c:	b538      	push	{r3, r4, r5, lr}
  40f32e:	4c07      	ldr	r4, [pc, #28]	; (40f34c <_isatty_r+0x20>)
  40f330:	2300      	movs	r3, #0
  40f332:	4605      	mov	r5, r0
  40f334:	4608      	mov	r0, r1
  40f336:	6023      	str	r3, [r4, #0]
  40f338:	f7f5 fb2e 	bl	404998 <_isatty>
  40f33c:	1c43      	adds	r3, r0, #1
  40f33e:	d000      	beq.n	40f342 <_isatty_r+0x16>
  40f340:	bd38      	pop	{r3, r4, r5, pc}
  40f342:	6823      	ldr	r3, [r4, #0]
  40f344:	2b00      	cmp	r3, #0
  40f346:	d0fb      	beq.n	40f340 <_isatty_r+0x14>
  40f348:	602b      	str	r3, [r5, #0]
  40f34a:	bd38      	pop	{r3, r4, r5, pc}
  40f34c:	20004018 	.word	0x20004018

0040f350 <_lseek_r>:
  40f350:	b570      	push	{r4, r5, r6, lr}
  40f352:	4c08      	ldr	r4, [pc, #32]	; (40f374 <_lseek_r+0x24>)
  40f354:	4606      	mov	r6, r0
  40f356:	2500      	movs	r5, #0
  40f358:	4608      	mov	r0, r1
  40f35a:	4611      	mov	r1, r2
  40f35c:	461a      	mov	r2, r3
  40f35e:	6025      	str	r5, [r4, #0]
  40f360:	f7f5 fb26 	bl	4049b0 <_lseek>
  40f364:	1c43      	adds	r3, r0, #1
  40f366:	d000      	beq.n	40f36a <_lseek_r+0x1a>
  40f368:	bd70      	pop	{r4, r5, r6, pc}
  40f36a:	6823      	ldr	r3, [r4, #0]
  40f36c:	2b00      	cmp	r3, #0
  40f36e:	d0fb      	beq.n	40f368 <_lseek_r+0x18>
  40f370:	6033      	str	r3, [r6, #0]
  40f372:	bd70      	pop	{r4, r5, r6, pc}
  40f374:	20004018 	.word	0x20004018

0040f378 <_read_r>:
  40f378:	b570      	push	{r4, r5, r6, lr}
  40f37a:	4c08      	ldr	r4, [pc, #32]	; (40f39c <_read_r+0x24>)
  40f37c:	4606      	mov	r6, r0
  40f37e:	2500      	movs	r5, #0
  40f380:	4608      	mov	r0, r1
  40f382:	4611      	mov	r1, r2
  40f384:	461a      	mov	r2, r3
  40f386:	6025      	str	r5, [r4, #0]
  40f388:	f7f3 f9ec 	bl	402764 <_read>
  40f38c:	1c43      	adds	r3, r0, #1
  40f38e:	d000      	beq.n	40f392 <_read_r+0x1a>
  40f390:	bd70      	pop	{r4, r5, r6, pc}
  40f392:	6823      	ldr	r3, [r4, #0]
  40f394:	2b00      	cmp	r3, #0
  40f396:	d0fb      	beq.n	40f390 <_read_r+0x18>
  40f398:	6033      	str	r3, [r6, #0]
  40f39a:	bd70      	pop	{r4, r5, r6, pc}
  40f39c:	20004018 	.word	0x20004018

0040f3a0 <__aeabi_uldivmod>:
  40f3a0:	b94b      	cbnz	r3, 40f3b6 <__aeabi_uldivmod+0x16>
  40f3a2:	b942      	cbnz	r2, 40f3b6 <__aeabi_uldivmod+0x16>
  40f3a4:	2900      	cmp	r1, #0
  40f3a6:	bf08      	it	eq
  40f3a8:	2800      	cmpeq	r0, #0
  40f3aa:	d002      	beq.n	40f3b2 <__aeabi_uldivmod+0x12>
  40f3ac:	f04f 31ff 	mov.w	r1, #4294967295
  40f3b0:	4608      	mov	r0, r1
  40f3b2:	f000 b83b 	b.w	40f42c <__aeabi_idiv0>
  40f3b6:	b082      	sub	sp, #8
  40f3b8:	46ec      	mov	ip, sp
  40f3ba:	e92d 5000 	stmdb	sp!, {ip, lr}
  40f3be:	f000 f81d 	bl	40f3fc <__gnu_uldivmod_helper>
  40f3c2:	f8dd e004 	ldr.w	lr, [sp, #4]
  40f3c6:	b002      	add	sp, #8
  40f3c8:	bc0c      	pop	{r2, r3}
  40f3ca:	4770      	bx	lr

0040f3cc <__gnu_ldivmod_helper>:
  40f3cc:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40f3d0:	9e08      	ldr	r6, [sp, #32]
  40f3d2:	4614      	mov	r4, r2
  40f3d4:	461d      	mov	r5, r3
  40f3d6:	4680      	mov	r8, r0
  40f3d8:	4689      	mov	r9, r1
  40f3da:	f000 f829 	bl	40f430 <__divdi3>
  40f3de:	fb04 f301 	mul.w	r3, r4, r1
  40f3e2:	fba4 ab00 	umull	sl, fp, r4, r0
  40f3e6:	fb00 3205 	mla	r2, r0, r5, r3
  40f3ea:	4493      	add	fp, r2
  40f3ec:	ebb8 080a 	subs.w	r8, r8, sl
  40f3f0:	eb69 090b 	sbc.w	r9, r9, fp
  40f3f4:	e9c6 8900 	strd	r8, r9, [r6]
  40f3f8:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040f3fc <__gnu_uldivmod_helper>:
  40f3fc:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40f400:	9e08      	ldr	r6, [sp, #32]
  40f402:	4614      	mov	r4, r2
  40f404:	461d      	mov	r5, r3
  40f406:	4680      	mov	r8, r0
  40f408:	4689      	mov	r9, r1
  40f40a:	f000 f961 	bl	40f6d0 <__udivdi3>
  40f40e:	fb00 f505 	mul.w	r5, r0, r5
  40f412:	fba0 ab04 	umull	sl, fp, r0, r4
  40f416:	fb04 5401 	mla	r4, r4, r1, r5
  40f41a:	44a3      	add	fp, r4
  40f41c:	ebb8 080a 	subs.w	r8, r8, sl
  40f420:	eb69 090b 	sbc.w	r9, r9, fp
  40f424:	e9c6 8900 	strd	r8, r9, [r6]
  40f428:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040f42c <__aeabi_idiv0>:
  40f42c:	4770      	bx	lr
  40f42e:	bf00      	nop

0040f430 <__divdi3>:
  40f430:	2900      	cmp	r1, #0
  40f432:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40f436:	f2c0 80a1 	blt.w	40f57c <__divdi3+0x14c>
  40f43a:	2400      	movs	r4, #0
  40f43c:	2b00      	cmp	r3, #0
  40f43e:	f2c0 8098 	blt.w	40f572 <__divdi3+0x142>
  40f442:	4615      	mov	r5, r2
  40f444:	4606      	mov	r6, r0
  40f446:	460f      	mov	r7, r1
  40f448:	2b00      	cmp	r3, #0
  40f44a:	d13f      	bne.n	40f4cc <__divdi3+0x9c>
  40f44c:	428a      	cmp	r2, r1
  40f44e:	d958      	bls.n	40f502 <__divdi3+0xd2>
  40f450:	fab2 f382 	clz	r3, r2
  40f454:	b14b      	cbz	r3, 40f46a <__divdi3+0x3a>
  40f456:	f1c3 0220 	rsb	r2, r3, #32
  40f45a:	fa01 f703 	lsl.w	r7, r1, r3
  40f45e:	fa20 f202 	lsr.w	r2, r0, r2
  40f462:	409d      	lsls	r5, r3
  40f464:	fa00 f603 	lsl.w	r6, r0, r3
  40f468:	4317      	orrs	r7, r2
  40f46a:	0c29      	lsrs	r1, r5, #16
  40f46c:	fbb7 f2f1 	udiv	r2, r7, r1
  40f470:	fb01 7712 	mls	r7, r1, r2, r7
  40f474:	b2a8      	uxth	r0, r5
  40f476:	fb00 f302 	mul.w	r3, r0, r2
  40f47a:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  40f47e:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  40f482:	42bb      	cmp	r3, r7
  40f484:	d909      	bls.n	40f49a <__divdi3+0x6a>
  40f486:	197f      	adds	r7, r7, r5
  40f488:	f102 3cff 	add.w	ip, r2, #4294967295
  40f48c:	f080 8105 	bcs.w	40f69a <__divdi3+0x26a>
  40f490:	42bb      	cmp	r3, r7
  40f492:	f240 8102 	bls.w	40f69a <__divdi3+0x26a>
  40f496:	3a02      	subs	r2, #2
  40f498:	442f      	add	r7, r5
  40f49a:	1aff      	subs	r7, r7, r3
  40f49c:	fbb7 f3f1 	udiv	r3, r7, r1
  40f4a0:	fb01 7113 	mls	r1, r1, r3, r7
  40f4a4:	fb00 f003 	mul.w	r0, r0, r3
  40f4a8:	b2b6      	uxth	r6, r6
  40f4aa:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  40f4ae:	4288      	cmp	r0, r1
  40f4b0:	d908      	bls.n	40f4c4 <__divdi3+0x94>
  40f4b2:	1949      	adds	r1, r1, r5
  40f4b4:	f103 37ff 	add.w	r7, r3, #4294967295
  40f4b8:	f080 80f1 	bcs.w	40f69e <__divdi3+0x26e>
  40f4bc:	4288      	cmp	r0, r1
  40f4be:	f240 80ee 	bls.w	40f69e <__divdi3+0x26e>
  40f4c2:	3b02      	subs	r3, #2
  40f4c4:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40f4c8:	2300      	movs	r3, #0
  40f4ca:	e003      	b.n	40f4d4 <__divdi3+0xa4>
  40f4cc:	428b      	cmp	r3, r1
  40f4ce:	d90a      	bls.n	40f4e6 <__divdi3+0xb6>
  40f4d0:	2300      	movs	r3, #0
  40f4d2:	461a      	mov	r2, r3
  40f4d4:	4610      	mov	r0, r2
  40f4d6:	4619      	mov	r1, r3
  40f4d8:	b114      	cbz	r4, 40f4e0 <__divdi3+0xb0>
  40f4da:	4240      	negs	r0, r0
  40f4dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40f4e0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40f4e4:	4770      	bx	lr
  40f4e6:	fab3 f883 	clz	r8, r3
  40f4ea:	f1b8 0f00 	cmp.w	r8, #0
  40f4ee:	f040 8088 	bne.w	40f602 <__divdi3+0x1d2>
  40f4f2:	428b      	cmp	r3, r1
  40f4f4:	d302      	bcc.n	40f4fc <__divdi3+0xcc>
  40f4f6:	4282      	cmp	r2, r0
  40f4f8:	f200 80e2 	bhi.w	40f6c0 <__divdi3+0x290>
  40f4fc:	2300      	movs	r3, #0
  40f4fe:	2201      	movs	r2, #1
  40f500:	e7e8      	b.n	40f4d4 <__divdi3+0xa4>
  40f502:	b912      	cbnz	r2, 40f50a <__divdi3+0xda>
  40f504:	2301      	movs	r3, #1
  40f506:	fbb3 f5f2 	udiv	r5, r3, r2
  40f50a:	fab5 f285 	clz	r2, r5
  40f50e:	2a00      	cmp	r2, #0
  40f510:	d13a      	bne.n	40f588 <__divdi3+0x158>
  40f512:	1b7f      	subs	r7, r7, r5
  40f514:	0c28      	lsrs	r0, r5, #16
  40f516:	fa1f fc85 	uxth.w	ip, r5
  40f51a:	2301      	movs	r3, #1
  40f51c:	fbb7 f1f0 	udiv	r1, r7, r0
  40f520:	fb00 7711 	mls	r7, r0, r1, r7
  40f524:	fb0c f201 	mul.w	r2, ip, r1
  40f528:	ea4f 4816 	mov.w	r8, r6, lsr #16
  40f52c:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40f530:	42ba      	cmp	r2, r7
  40f532:	d907      	bls.n	40f544 <__divdi3+0x114>
  40f534:	197f      	adds	r7, r7, r5
  40f536:	f101 38ff 	add.w	r8, r1, #4294967295
  40f53a:	d202      	bcs.n	40f542 <__divdi3+0x112>
  40f53c:	42ba      	cmp	r2, r7
  40f53e:	f200 80c4 	bhi.w	40f6ca <__divdi3+0x29a>
  40f542:	4641      	mov	r1, r8
  40f544:	1abf      	subs	r7, r7, r2
  40f546:	fbb7 f2f0 	udiv	r2, r7, r0
  40f54a:	fb00 7012 	mls	r0, r0, r2, r7
  40f54e:	fb0c fc02 	mul.w	ip, ip, r2
  40f552:	b2b6      	uxth	r6, r6
  40f554:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  40f558:	4584      	cmp	ip, r0
  40f55a:	d907      	bls.n	40f56c <__divdi3+0x13c>
  40f55c:	1940      	adds	r0, r0, r5
  40f55e:	f102 37ff 	add.w	r7, r2, #4294967295
  40f562:	d202      	bcs.n	40f56a <__divdi3+0x13a>
  40f564:	4584      	cmp	ip, r0
  40f566:	f200 80ae 	bhi.w	40f6c6 <__divdi3+0x296>
  40f56a:	463a      	mov	r2, r7
  40f56c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40f570:	e7b0      	b.n	40f4d4 <__divdi3+0xa4>
  40f572:	43e4      	mvns	r4, r4
  40f574:	4252      	negs	r2, r2
  40f576:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40f57a:	e762      	b.n	40f442 <__divdi3+0x12>
  40f57c:	4240      	negs	r0, r0
  40f57e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40f582:	f04f 34ff 	mov.w	r4, #4294967295
  40f586:	e759      	b.n	40f43c <__divdi3+0xc>
  40f588:	4095      	lsls	r5, r2
  40f58a:	f1c2 0920 	rsb	r9, r2, #32
  40f58e:	fa27 f109 	lsr.w	r1, r7, r9
  40f592:	fa26 f909 	lsr.w	r9, r6, r9
  40f596:	4097      	lsls	r7, r2
  40f598:	0c28      	lsrs	r0, r5, #16
  40f59a:	fbb1 f8f0 	udiv	r8, r1, r0
  40f59e:	fb00 1118 	mls	r1, r0, r8, r1
  40f5a2:	fa1f fc85 	uxth.w	ip, r5
  40f5a6:	fb0c f308 	mul.w	r3, ip, r8
  40f5aa:	ea49 0907 	orr.w	r9, r9, r7
  40f5ae:	ea4f 4719 	mov.w	r7, r9, lsr #16
  40f5b2:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  40f5b6:	428b      	cmp	r3, r1
  40f5b8:	fa06 f602 	lsl.w	r6, r6, r2
  40f5bc:	d908      	bls.n	40f5d0 <__divdi3+0x1a0>
  40f5be:	1949      	adds	r1, r1, r5
  40f5c0:	f108 32ff 	add.w	r2, r8, #4294967295
  40f5c4:	d27a      	bcs.n	40f6bc <__divdi3+0x28c>
  40f5c6:	428b      	cmp	r3, r1
  40f5c8:	d978      	bls.n	40f6bc <__divdi3+0x28c>
  40f5ca:	f1a8 0802 	sub.w	r8, r8, #2
  40f5ce:	4429      	add	r1, r5
  40f5d0:	1ac9      	subs	r1, r1, r3
  40f5d2:	fbb1 f3f0 	udiv	r3, r1, r0
  40f5d6:	fb00 1713 	mls	r7, r0, r3, r1
  40f5da:	fb0c f203 	mul.w	r2, ip, r3
  40f5de:	fa1f f989 	uxth.w	r9, r9
  40f5e2:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  40f5e6:	42ba      	cmp	r2, r7
  40f5e8:	d907      	bls.n	40f5fa <__divdi3+0x1ca>
  40f5ea:	197f      	adds	r7, r7, r5
  40f5ec:	f103 31ff 	add.w	r1, r3, #4294967295
  40f5f0:	d260      	bcs.n	40f6b4 <__divdi3+0x284>
  40f5f2:	42ba      	cmp	r2, r7
  40f5f4:	d95e      	bls.n	40f6b4 <__divdi3+0x284>
  40f5f6:	3b02      	subs	r3, #2
  40f5f8:	442f      	add	r7, r5
  40f5fa:	1abf      	subs	r7, r7, r2
  40f5fc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40f600:	e78c      	b.n	40f51c <__divdi3+0xec>
  40f602:	f1c8 0220 	rsb	r2, r8, #32
  40f606:	fa25 f102 	lsr.w	r1, r5, r2
  40f60a:	fa03 fc08 	lsl.w	ip, r3, r8
  40f60e:	fa27 f302 	lsr.w	r3, r7, r2
  40f612:	fa20 f202 	lsr.w	r2, r0, r2
  40f616:	fa07 f708 	lsl.w	r7, r7, r8
  40f61a:	ea41 0c0c 	orr.w	ip, r1, ip
  40f61e:	ea4f 491c 	mov.w	r9, ip, lsr #16
  40f622:	fbb3 f1f9 	udiv	r1, r3, r9
  40f626:	fb09 3311 	mls	r3, r9, r1, r3
  40f62a:	fa1f fa8c 	uxth.w	sl, ip
  40f62e:	fb0a fb01 	mul.w	fp, sl, r1
  40f632:	4317      	orrs	r7, r2
  40f634:	0c3a      	lsrs	r2, r7, #16
  40f636:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  40f63a:	459b      	cmp	fp, r3
  40f63c:	fa05 f008 	lsl.w	r0, r5, r8
  40f640:	d908      	bls.n	40f654 <__divdi3+0x224>
  40f642:	eb13 030c 	adds.w	r3, r3, ip
  40f646:	f101 32ff 	add.w	r2, r1, #4294967295
  40f64a:	d235      	bcs.n	40f6b8 <__divdi3+0x288>
  40f64c:	459b      	cmp	fp, r3
  40f64e:	d933      	bls.n	40f6b8 <__divdi3+0x288>
  40f650:	3902      	subs	r1, #2
  40f652:	4463      	add	r3, ip
  40f654:	ebcb 0303 	rsb	r3, fp, r3
  40f658:	fbb3 f2f9 	udiv	r2, r3, r9
  40f65c:	fb09 3312 	mls	r3, r9, r2, r3
  40f660:	fb0a fa02 	mul.w	sl, sl, r2
  40f664:	b2bf      	uxth	r7, r7
  40f666:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  40f66a:	45ba      	cmp	sl, r7
  40f66c:	d908      	bls.n	40f680 <__divdi3+0x250>
  40f66e:	eb17 070c 	adds.w	r7, r7, ip
  40f672:	f102 33ff 	add.w	r3, r2, #4294967295
  40f676:	d21b      	bcs.n	40f6b0 <__divdi3+0x280>
  40f678:	45ba      	cmp	sl, r7
  40f67a:	d919      	bls.n	40f6b0 <__divdi3+0x280>
  40f67c:	3a02      	subs	r2, #2
  40f67e:	4467      	add	r7, ip
  40f680:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  40f684:	fba5 0100 	umull	r0, r1, r5, r0
  40f688:	ebca 0707 	rsb	r7, sl, r7
  40f68c:	428f      	cmp	r7, r1
  40f68e:	f04f 0300 	mov.w	r3, #0
  40f692:	d30a      	bcc.n	40f6aa <__divdi3+0x27a>
  40f694:	d005      	beq.n	40f6a2 <__divdi3+0x272>
  40f696:	462a      	mov	r2, r5
  40f698:	e71c      	b.n	40f4d4 <__divdi3+0xa4>
  40f69a:	4662      	mov	r2, ip
  40f69c:	e6fd      	b.n	40f49a <__divdi3+0x6a>
  40f69e:	463b      	mov	r3, r7
  40f6a0:	e710      	b.n	40f4c4 <__divdi3+0x94>
  40f6a2:	fa06 f608 	lsl.w	r6, r6, r8
  40f6a6:	4286      	cmp	r6, r0
  40f6a8:	d2f5      	bcs.n	40f696 <__divdi3+0x266>
  40f6aa:	1e6a      	subs	r2, r5, #1
  40f6ac:	2300      	movs	r3, #0
  40f6ae:	e711      	b.n	40f4d4 <__divdi3+0xa4>
  40f6b0:	461a      	mov	r2, r3
  40f6b2:	e7e5      	b.n	40f680 <__divdi3+0x250>
  40f6b4:	460b      	mov	r3, r1
  40f6b6:	e7a0      	b.n	40f5fa <__divdi3+0x1ca>
  40f6b8:	4611      	mov	r1, r2
  40f6ba:	e7cb      	b.n	40f654 <__divdi3+0x224>
  40f6bc:	4690      	mov	r8, r2
  40f6be:	e787      	b.n	40f5d0 <__divdi3+0x1a0>
  40f6c0:	4643      	mov	r3, r8
  40f6c2:	4642      	mov	r2, r8
  40f6c4:	e706      	b.n	40f4d4 <__divdi3+0xa4>
  40f6c6:	3a02      	subs	r2, #2
  40f6c8:	e750      	b.n	40f56c <__divdi3+0x13c>
  40f6ca:	3902      	subs	r1, #2
  40f6cc:	442f      	add	r7, r5
  40f6ce:	e739      	b.n	40f544 <__divdi3+0x114>

0040f6d0 <__udivdi3>:
  40f6d0:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40f6d4:	4614      	mov	r4, r2
  40f6d6:	4605      	mov	r5, r0
  40f6d8:	460e      	mov	r6, r1
  40f6da:	2b00      	cmp	r3, #0
  40f6dc:	d143      	bne.n	40f766 <__udivdi3+0x96>
  40f6de:	428a      	cmp	r2, r1
  40f6e0:	d953      	bls.n	40f78a <__udivdi3+0xba>
  40f6e2:	fab2 f782 	clz	r7, r2
  40f6e6:	b157      	cbz	r7, 40f6fe <__udivdi3+0x2e>
  40f6e8:	f1c7 0620 	rsb	r6, r7, #32
  40f6ec:	fa20 f606 	lsr.w	r6, r0, r6
  40f6f0:	fa01 f307 	lsl.w	r3, r1, r7
  40f6f4:	fa02 f407 	lsl.w	r4, r2, r7
  40f6f8:	fa00 f507 	lsl.w	r5, r0, r7
  40f6fc:	431e      	orrs	r6, r3
  40f6fe:	0c21      	lsrs	r1, r4, #16
  40f700:	fbb6 f2f1 	udiv	r2, r6, r1
  40f704:	fb01 6612 	mls	r6, r1, r2, r6
  40f708:	b2a0      	uxth	r0, r4
  40f70a:	fb00 f302 	mul.w	r3, r0, r2
  40f70e:	0c2f      	lsrs	r7, r5, #16
  40f710:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  40f714:	42b3      	cmp	r3, r6
  40f716:	d909      	bls.n	40f72c <__udivdi3+0x5c>
  40f718:	1936      	adds	r6, r6, r4
  40f71a:	f102 37ff 	add.w	r7, r2, #4294967295
  40f71e:	f080 80fd 	bcs.w	40f91c <__udivdi3+0x24c>
  40f722:	42b3      	cmp	r3, r6
  40f724:	f240 80fa 	bls.w	40f91c <__udivdi3+0x24c>
  40f728:	3a02      	subs	r2, #2
  40f72a:	4426      	add	r6, r4
  40f72c:	1af6      	subs	r6, r6, r3
  40f72e:	fbb6 f3f1 	udiv	r3, r6, r1
  40f732:	fb01 6113 	mls	r1, r1, r3, r6
  40f736:	fb00 f003 	mul.w	r0, r0, r3
  40f73a:	b2ad      	uxth	r5, r5
  40f73c:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  40f740:	4288      	cmp	r0, r1
  40f742:	d908      	bls.n	40f756 <__udivdi3+0x86>
  40f744:	1909      	adds	r1, r1, r4
  40f746:	f103 36ff 	add.w	r6, r3, #4294967295
  40f74a:	f080 80e9 	bcs.w	40f920 <__udivdi3+0x250>
  40f74e:	4288      	cmp	r0, r1
  40f750:	f240 80e6 	bls.w	40f920 <__udivdi3+0x250>
  40f754:	3b02      	subs	r3, #2
  40f756:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40f75a:	2300      	movs	r3, #0
  40f75c:	4610      	mov	r0, r2
  40f75e:	4619      	mov	r1, r3
  40f760:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40f764:	4770      	bx	lr
  40f766:	428b      	cmp	r3, r1
  40f768:	d84c      	bhi.n	40f804 <__udivdi3+0x134>
  40f76a:	fab3 f683 	clz	r6, r3
  40f76e:	2e00      	cmp	r6, #0
  40f770:	d14f      	bne.n	40f812 <__udivdi3+0x142>
  40f772:	428b      	cmp	r3, r1
  40f774:	d302      	bcc.n	40f77c <__udivdi3+0xac>
  40f776:	4282      	cmp	r2, r0
  40f778:	f200 80dd 	bhi.w	40f936 <__udivdi3+0x266>
  40f77c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40f780:	2300      	movs	r3, #0
  40f782:	2201      	movs	r2, #1
  40f784:	4610      	mov	r0, r2
  40f786:	4619      	mov	r1, r3
  40f788:	4770      	bx	lr
  40f78a:	b912      	cbnz	r2, 40f792 <__udivdi3+0xc2>
  40f78c:	2401      	movs	r4, #1
  40f78e:	fbb4 f4f2 	udiv	r4, r4, r2
  40f792:	fab4 f284 	clz	r2, r4
  40f796:	2a00      	cmp	r2, #0
  40f798:	f040 8082 	bne.w	40f8a0 <__udivdi3+0x1d0>
  40f79c:	1b09      	subs	r1, r1, r4
  40f79e:	0c26      	lsrs	r6, r4, #16
  40f7a0:	b2a7      	uxth	r7, r4
  40f7a2:	2301      	movs	r3, #1
  40f7a4:	fbb1 f0f6 	udiv	r0, r1, r6
  40f7a8:	fb06 1110 	mls	r1, r6, r0, r1
  40f7ac:	fb07 f200 	mul.w	r2, r7, r0
  40f7b0:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  40f7b4:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  40f7b8:	428a      	cmp	r2, r1
  40f7ba:	d907      	bls.n	40f7cc <__udivdi3+0xfc>
  40f7bc:	1909      	adds	r1, r1, r4
  40f7be:	f100 3cff 	add.w	ip, r0, #4294967295
  40f7c2:	d202      	bcs.n	40f7ca <__udivdi3+0xfa>
  40f7c4:	428a      	cmp	r2, r1
  40f7c6:	f200 80c8 	bhi.w	40f95a <__udivdi3+0x28a>
  40f7ca:	4660      	mov	r0, ip
  40f7cc:	1a89      	subs	r1, r1, r2
  40f7ce:	fbb1 f2f6 	udiv	r2, r1, r6
  40f7d2:	fb06 1112 	mls	r1, r6, r2, r1
  40f7d6:	fb07 f702 	mul.w	r7, r7, r2
  40f7da:	b2ad      	uxth	r5, r5
  40f7dc:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  40f7e0:	42af      	cmp	r7, r5
  40f7e2:	d908      	bls.n	40f7f6 <__udivdi3+0x126>
  40f7e4:	192c      	adds	r4, r5, r4
  40f7e6:	f102 31ff 	add.w	r1, r2, #4294967295
  40f7ea:	f080 809b 	bcs.w	40f924 <__udivdi3+0x254>
  40f7ee:	42a7      	cmp	r7, r4
  40f7f0:	f240 8098 	bls.w	40f924 <__udivdi3+0x254>
  40f7f4:	3a02      	subs	r2, #2
  40f7f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  40f7fa:	4610      	mov	r0, r2
  40f7fc:	4619      	mov	r1, r3
  40f7fe:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40f802:	4770      	bx	lr
  40f804:	2300      	movs	r3, #0
  40f806:	461a      	mov	r2, r3
  40f808:	4610      	mov	r0, r2
  40f80a:	4619      	mov	r1, r3
  40f80c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40f810:	4770      	bx	lr
  40f812:	f1c6 0520 	rsb	r5, r6, #32
  40f816:	fa22 f705 	lsr.w	r7, r2, r5
  40f81a:	fa03 f406 	lsl.w	r4, r3, r6
  40f81e:	fa21 f305 	lsr.w	r3, r1, r5
  40f822:	fa01 fb06 	lsl.w	fp, r1, r6
  40f826:	fa20 f505 	lsr.w	r5, r0, r5
  40f82a:	433c      	orrs	r4, r7
  40f82c:	ea4f 4814 	mov.w	r8, r4, lsr #16
  40f830:	fbb3 fcf8 	udiv	ip, r3, r8
  40f834:	fb08 331c 	mls	r3, r8, ip, r3
  40f838:	fa1f f984 	uxth.w	r9, r4
  40f83c:	fb09 fa0c 	mul.w	sl, r9, ip
  40f840:	ea45 0b0b 	orr.w	fp, r5, fp
  40f844:	ea4f 451b 	mov.w	r5, fp, lsr #16
  40f848:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  40f84c:	459a      	cmp	sl, r3
  40f84e:	fa02 f206 	lsl.w	r2, r2, r6
  40f852:	d904      	bls.n	40f85e <__udivdi3+0x18e>
  40f854:	191b      	adds	r3, r3, r4
  40f856:	f10c 35ff 	add.w	r5, ip, #4294967295
  40f85a:	d36f      	bcc.n	40f93c <__udivdi3+0x26c>
  40f85c:	46ac      	mov	ip, r5
  40f85e:	ebca 0303 	rsb	r3, sl, r3
  40f862:	fbb3 f5f8 	udiv	r5, r3, r8
  40f866:	fb08 3315 	mls	r3, r8, r5, r3
  40f86a:	fb09 f905 	mul.w	r9, r9, r5
  40f86e:	fa1f fb8b 	uxth.w	fp, fp
  40f872:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  40f876:	45b9      	cmp	r9, r7
  40f878:	d904      	bls.n	40f884 <__udivdi3+0x1b4>
  40f87a:	193f      	adds	r7, r7, r4
  40f87c:	f105 33ff 	add.w	r3, r5, #4294967295
  40f880:	d362      	bcc.n	40f948 <__udivdi3+0x278>
  40f882:	461d      	mov	r5, r3
  40f884:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  40f888:	fbac 2302 	umull	r2, r3, ip, r2
  40f88c:	ebc9 0707 	rsb	r7, r9, r7
  40f890:	429f      	cmp	r7, r3
  40f892:	f04f 0500 	mov.w	r5, #0
  40f896:	d34a      	bcc.n	40f92e <__udivdi3+0x25e>
  40f898:	d046      	beq.n	40f928 <__udivdi3+0x258>
  40f89a:	4662      	mov	r2, ip
  40f89c:	462b      	mov	r3, r5
  40f89e:	e75d      	b.n	40f75c <__udivdi3+0x8c>
  40f8a0:	4094      	lsls	r4, r2
  40f8a2:	f1c2 0920 	rsb	r9, r2, #32
  40f8a6:	fa21 fc09 	lsr.w	ip, r1, r9
  40f8aa:	4091      	lsls	r1, r2
  40f8ac:	fa20 f909 	lsr.w	r9, r0, r9
  40f8b0:	0c26      	lsrs	r6, r4, #16
  40f8b2:	fbbc f8f6 	udiv	r8, ip, r6
  40f8b6:	fb06 cc18 	mls	ip, r6, r8, ip
  40f8ba:	b2a7      	uxth	r7, r4
  40f8bc:	fb07 f308 	mul.w	r3, r7, r8
  40f8c0:	ea49 0901 	orr.w	r9, r9, r1
  40f8c4:	ea4f 4119 	mov.w	r1, r9, lsr #16
  40f8c8:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  40f8cc:	4563      	cmp	r3, ip
  40f8ce:	fa00 f502 	lsl.w	r5, r0, r2
  40f8d2:	d909      	bls.n	40f8e8 <__udivdi3+0x218>
  40f8d4:	eb1c 0c04 	adds.w	ip, ip, r4
  40f8d8:	f108 32ff 	add.w	r2, r8, #4294967295
  40f8dc:	d23b      	bcs.n	40f956 <__udivdi3+0x286>
  40f8de:	4563      	cmp	r3, ip
  40f8e0:	d939      	bls.n	40f956 <__udivdi3+0x286>
  40f8e2:	f1a8 0802 	sub.w	r8, r8, #2
  40f8e6:	44a4      	add	ip, r4
  40f8e8:	ebc3 0c0c 	rsb	ip, r3, ip
  40f8ec:	fbbc f3f6 	udiv	r3, ip, r6
  40f8f0:	fb06 c113 	mls	r1, r6, r3, ip
  40f8f4:	fb07 f203 	mul.w	r2, r7, r3
  40f8f8:	fa1f f989 	uxth.w	r9, r9
  40f8fc:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  40f900:	428a      	cmp	r2, r1
  40f902:	d907      	bls.n	40f914 <__udivdi3+0x244>
  40f904:	1909      	adds	r1, r1, r4
  40f906:	f103 30ff 	add.w	r0, r3, #4294967295
  40f90a:	d222      	bcs.n	40f952 <__udivdi3+0x282>
  40f90c:	428a      	cmp	r2, r1
  40f90e:	d920      	bls.n	40f952 <__udivdi3+0x282>
  40f910:	3b02      	subs	r3, #2
  40f912:	4421      	add	r1, r4
  40f914:	1a89      	subs	r1, r1, r2
  40f916:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40f91a:	e743      	b.n	40f7a4 <__udivdi3+0xd4>
  40f91c:	463a      	mov	r2, r7
  40f91e:	e705      	b.n	40f72c <__udivdi3+0x5c>
  40f920:	4633      	mov	r3, r6
  40f922:	e718      	b.n	40f756 <__udivdi3+0x86>
  40f924:	460a      	mov	r2, r1
  40f926:	e766      	b.n	40f7f6 <__udivdi3+0x126>
  40f928:	40b0      	lsls	r0, r6
  40f92a:	4290      	cmp	r0, r2
  40f92c:	d2b5      	bcs.n	40f89a <__udivdi3+0x1ca>
  40f92e:	f10c 32ff 	add.w	r2, ip, #4294967295
  40f932:	2300      	movs	r3, #0
  40f934:	e712      	b.n	40f75c <__udivdi3+0x8c>
  40f936:	4633      	mov	r3, r6
  40f938:	4632      	mov	r2, r6
  40f93a:	e70f      	b.n	40f75c <__udivdi3+0x8c>
  40f93c:	459a      	cmp	sl, r3
  40f93e:	d98d      	bls.n	40f85c <__udivdi3+0x18c>
  40f940:	f1ac 0c02 	sub.w	ip, ip, #2
  40f944:	4423      	add	r3, r4
  40f946:	e78a      	b.n	40f85e <__udivdi3+0x18e>
  40f948:	45b9      	cmp	r9, r7
  40f94a:	d99a      	bls.n	40f882 <__udivdi3+0x1b2>
  40f94c:	3d02      	subs	r5, #2
  40f94e:	4427      	add	r7, r4
  40f950:	e798      	b.n	40f884 <__udivdi3+0x1b4>
  40f952:	4603      	mov	r3, r0
  40f954:	e7de      	b.n	40f914 <__udivdi3+0x244>
  40f956:	4690      	mov	r8, r2
  40f958:	e7c6      	b.n	40f8e8 <__udivdi3+0x218>
  40f95a:	3802      	subs	r0, #2
  40f95c:	4421      	add	r1, r4
  40f95e:	e735      	b.n	40f7cc <__udivdi3+0xfc>
  40f960:	20554d49 	.word	0x20554d49
  40f964:	65657246 	.word	0x65657246
  40f968:	534f5452 	.word	0x534f5452
  40f96c:	00000000 	.word	0x00000000
  40f970:	6c656341 	.word	0x6c656341
  40f974:	3d580a3a 	.word	0x3d580a3a
  40f978:	332e3025 	.word	0x332e3025
  40f97c:	476d2066 	.word	0x476d2066
  40f980:	253d590a 	.word	0x253d590a
  40f984:	66332e30 	.word	0x66332e30
  40f988:	0a476d20 	.word	0x0a476d20
  40f98c:	6f727947 	.word	0x6f727947
  40f990:	30250a3a 	.word	0x30250a3a
  40f994:	2066332e 	.word	0x2066332e
  40f998:	75617247 	.word	0x75617247
  40f99c:	00732f73 	.word	0x00732f73
  40f9a0:	6c676e41 	.word	0x6c676e41
  40f9a4:	75502065 	.word	0x75502065
  40f9a8:	0a3a6572 	.word	0x0a3a6572
  40f9ac:	332e3025 	.word	0x332e3025
  40f9b0:	72472066 	.word	0x72472066
  40f9b4:	0a737561 	.word	0x0a737561
  40f9b8:	6c676e41 	.word	0x6c676e41
  40f9bc:	6f432065 	.word	0x6f432065
  40f9c0:	3a2e706d 	.word	0x3a2e706d
  40f9c4:	2e30250a 	.word	0x2e30250a
  40f9c8:	47206633 	.word	0x47206633
  40f9cc:	73756172 	.word	0x73756172
  40f9d0:	676e410a 	.word	0x676e410a
  40f9d4:	4b20656c 	.word	0x4b20656c
  40f9d8:	616d6c61 	.word	0x616d6c61
  40f9dc:	250a3a6e 	.word	0x250a3a6e
  40f9e0:	66332e30 	.word	0x66332e30
  40f9e4:	61724720 	.word	0x61724720
  40f9e8:	00007375 	.word	0x00007375
  40f9ec:	6c656341 	.word	0x6c656341
  40f9f0:	2058093a 	.word	0x2058093a
  40f9f4:	3025203d 	.word	0x3025203d
  40f9f8:	0966332e 	.word	0x0966332e
  40f9fc:	203d2059 	.word	0x203d2059
  40fa00:	332e3025 	.word	0x332e3025
  40fa04:	205a0966 	.word	0x205a0966
  40fa08:	3025203d 	.word	0x3025203d
  40fa0c:	0a66332e 	.word	0x0a66332e
  40fa10:	6c676e41 	.word	0x6c676e41
  40fa14:	50093a65 	.word	0x50093a65
  40fa18:	25203d20 	.word	0x25203d20
  40fa1c:	66332e30 	.word	0x66332e30
  40fa20:	3d204309 	.word	0x3d204309
  40fa24:	2e302520 	.word	0x2e302520
  40fa28:	4b096633 	.word	0x4b096633
  40fa2c:	25203d20 	.word	0x25203d20
  40fa30:	66332e30 	.word	0x66332e30
  40fa34:	0000000a 	.word	0x0000000a
  40fa38:	6f727245 	.word	0x6f727245
  40fa3c:	72282072 	.word	0x72282072
  40fa40:	6c612965 	.word	0x6c612965
  40fa44:	61636f6c 	.word	0x61636f6c
  40fa48:	676e6974 	.word	0x676e6974
  40fa4c:	6d656d20 	.word	0x6d656d20
  40fa50:	0079726f 	.word	0x0079726f

0040fa54 <null_dma_control>:
	...

0040fa5c <all_twi_definitions>:
  40fa5c:	40018000 40018100 00000013 00000013     ...@...@........

0040fa6c <all_uart_definitions>:
  40fa6c:	400e0600 400e0700 00000008 00000008     ...@...@........

0040fa7c <LED_DESCRIPTOR>:
  40fa7c:	00000017 00000000 0000002e 00000000     ................
  40fa8c:	00000019 00000000 00000000 00000001     ................

0040fa9c <p_uc_charset10x14>:
	...
  40fab8:	ccffccff 00000000 00000000 00000000     ................
  40fac8:	00f000f0 00000000 00f000f0 00000000     ................
  40fad8:	c00cc00c fcfffcff c00cc00c fcfffcff     ................
  40fae8:	c00cc00c 701e600c 3033303f fcfffcff     .....`.p?030....
  40faf8:	f0333033 c018e039 0cf00060 f0603cf0     303.9...`....<`.
  40fb08:	000fc003 3cf0183c 18003cc0 f87ff03c     ....<..<.<..<...
  40fb18:	8cc71cc3 ecdccccf 30307878 cc00fc00     ........xx00....
  40fb28:	00000000 00440000 00f800ec 00000070     ......D.....p...
	...
  40fb40:	f03fc00f 18607878 0cc00cc0 00000000     ..?.xx`.........
  40fb50:	00000000 0cc00cc0 78781860 c00ff03f     ........`.xx?...
  40fb60:	00000000 e00e600c 8003c007 f83ff83f     .....`......?.?.
  40fb70:	c0078003 600ce00e 00030003 00030003     .......`........
  40fb80:	f03ff03f 00030003 00030003 ec004400     ?.?..........D..
  40fb90:	7000f800 00000000 00000000 00000000     ...p............
  40fba0:	00030003 00030003 00030003 00030003     ................
  40fbb0:	00030003 3c001800 18003c00 00000000     .......<.<......
	...
  40fbc8:	0c000000 f0003c00 000fc003 00f0003c     .....<......<...
  40fbd8:	000000c0 f87ff03f ccc1fce0 0cc78cc3     ....?...........
  40fbe8:	1cfc0cce f03ff87f 00000000 0c700c30     ......?.....0.p.
  40fbf8:	fcfffcff 0c000c00 00000000 1c700c30     ............0.p.
  40fc08:	7cc03ce0 ccc1ecc0 0ce78cc3 0c3c0c7e     .<.|........~.<.
  40fc18:	38703030 0cc01ce0 0cc30cc0 1ce30cc3     00p8............
  40fc28:	f03cf87f c007c003 c01cc00e c070c038     ..<.........8.p.
  40fc38:	fcfffcff c000c000 38fc30fc 0ccc1ccc     .........0.8....
  40fc48:	0ccc0ccc 1cce0ccc f0c3f8c7 f87ff03f     ............?...
  40fc58:	0cc31ce3 0cc30cc3 9ce30cc3 f030f871     ............q.0.
  40fc68:	00c000c0 00c000c0 fcc7fcc3 00dc00ce     ................
  40fc78:	00f000f8 f87ff03c 0cc39ce7 0cc30cc3     ....<...........
  40fc88:	9ce70cc3 f03cf87f 007e003c 0cc30ce7     ......<.<.~.....
  40fc98:	38c31cc3 e0e770c3 803fc07f 00000000     ...8.p....?.....
  40fca8:	60180000 f03cf03c 00006018 00000000     ...`<.<..`......
  40fcb8:	00000000 44180000 f83cec3c 00007018     .......D<.<..p..
  40fcc8:	00000000 00030000 c00f8007 7038e01c     ..............8p
  40fcd8:	1ce03870 00000cc0 c00cc00c c00cc00c     p8..............
  40fce8:	c00cc00c c00cc00c c00cc00c 0cc00000     ................
  40fcf8:	38701ce0 e01c7038 8007c00f 00000003     ..p88p..........
  40fd08:	00700030 00c000e0 ecc3ecc1 00e600c3     0.p.............
  40fd18:	003c007e f871f030 0cc39ce3 fcc3fcc3     ~.<.0.q.........
  40fd28:	1ce00cc0 f03ff87f fc7ffc3f c0c0c0e0     ......?.?.......
  40fd38:	c0c0c0c0 c0e0c0c0 fc3ffc7f fcfffcff     ..........?.....
  40fd48:	0cc30cc3 0cc30cc3 9ce70cc3 f03cf87f     ..............<.
  40fd58:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  40fd68:	30303870 fcfffcff 0cc00cc0 0cc00cc0     p800............
  40fd78:	1ce00cc0 f03ff87f fcfffcff 0cc30cc3     ......?.........
  40fd88:	0cc30cc3 0cc30cc3 0cc00cc0 fcfffcff     ................
  40fd98:	00c300c3 00c300c3 00c300c3 00c000c0     ................
  40fda8:	f87ff03f 0cc01ce0 0cc30cc0 1ce30cc3     ?...............
  40fdb8:	f033f873 fcfffcff 00030003 00030003     s.3.............
  40fdc8:	00030003 fcfffcff 00000000 0cc00cc0     ................
  40fdd8:	fcfffcff 0cc00cc0 00000000 38003000     .............0.8
  40fde8:	0cc01cc0 1cc00cc0 f0fff8ff 00c000c0     ................
  40fdf8:	fcfffcff 80078007 e01cc00f 38707038     ............8pp8
  40fe08:	0cc01ce0 fcfffcff 0c000c00 0c000c00     ................
  40fe18:	0c000c00 0c000c00 fcfffcff 00380070     ............p.8.
  40fe28:	001f001f 00700038 fcfffcff fcfffcff     ....8.p.........
  40fe38:	000e001c 80030007 e000c001 fcfffcff     ................
  40fe48:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  40fe58:	f03ff87f fcfffcff 00c300c3 00c300c3     ..?.............
  40fe68:	00e700c3 003c007e f87ff03f 0cc01ce0     ....~.<.?.......
  40fe78:	ecc0ccc0 38e07cc0 ec3ffc7f fcfffcff     .....|.8..?.....
  40fe88:	80c300c3 c0c380c3 70e7c0c3 1c3c3c7e     ...........p~<<.
  40fe98:	1c7e183c 0cc30ce7 0cc30cc3 9cc30cc3     <.~.............
  40fea8:	f060f8e1 00c000c0 00c000c0 fcfffcff     ..`.............
  40feb8:	00c000c0 00c000c0 f8fff0ff 0c001c00     ................
  40fec8:	0c000c00 1c000c00 f0fff8ff e0ffc0ff     ................
  40fed8:	38007000 1c001c00 70003800 c0ffe0ff     .p.8.....8.p....
  40fee8:	f8fff0ff 3c001c00 f800f800 1c003c00     .......<.....<..
  40fef8:	f0fff8ff 7cf83cf0 c00fe01c 80078007     .....<.|........
  40ff08:	e01cc00f 3cf07cf8 00fe00fc 80030007     .....|.<........
  40ff18:	fc01fc01 00078003 00fc00fe 7cc03cc0     .............<.|
  40ff28:	ccc1ecc0 0cc78cc3 0cdc0cce 0cf00cf8     ................
  40ff38:	00000000 fcfffcff 0cc00cc0 00000cc0     ................
  40ff48:	00000000 00300030 000c000c 00030003     ....0.0.........
  40ff58:	c000c000 30003000 00000000 0cc00cc0     .....0.0........
  40ff68:	fcff0cc0 0000fcff 00000000 001c000c     ................
  40ff78:	00700038 00e000e0 00380070 000c001c     8.p.....p.8.....
  40ff88:	0c000c00 0c000c00 0c000c00 0c000c00     ................
  40ff98:	0c000c00 00000000 00e000c0 00380070     ............p.8.
  40ffa8:	00000018 00000000 78063000 cc0cfc0e     .........0.x....
  40ffb8:	cc0ccc0c cc0ecc0c f803fc07 fcfffcff     ................
  40ffc8:	0c030c03 0c030c03 9c030c03 f000f801     ................
  40ffd8:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  40ffe8:	30033807 f801f000 0c039c03 0c030c03     .8.0............
  40fff8:	0c030c03 fcfffcff f807f003 cc0cdc0e     ................
  410008:	cc0ccc0c dc0ecc0c 9003d807 00030000     ................
  410018:	fc7ffc3f 00e300e3 00300070 00000000     ?.......p.0.....
  410028:	9c071803 cc0ccc0f cc0ccc0c dc0ccc0c     ................
  410038:	f007f80f fcfffcff 00030003 00030003     ................
  410048:	fc018003 0000fc00 00000000 00000000     ................
  410058:	fc1bfc1b 00000000 00000000 30000000     ...............0
  410068:	1c003800 0c000c00 f8cf1c00 0000f0cf     .8..............
  410078:	fcff0000 e000fcff f003e001 1c0e3807     .............8..
  410088:	00000c0c 00000000 0cc00cc0 fcfffcff     ................
  410098:	0c000c00 00000000 fc0ffc0f 0007000e     ................
  4100a8:	c003c003 000e0007 fc0ffc0f fc0ffc0f     ................
  4100b8:	00070003 000c000e 000e000c fc03fc07     ................
  4100c8:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  4100d8:	f003f807 fc0ffc0f c00cc00c c00cc00c     ................
  4100e8:	c00fc00c 00038007 80070003 c00cc00f     ................
  4100f8:	c00cc00c c00cc00c fc0ffc0f fc0ffc0f     ................
  410108:	00078003 000c000e 000e000c 00030007     ................
  410118:	9c071803 cc0ccc0f cc0ccc0c fc0ccc0c     ................
  410128:	3006780e 000c0000 f0ff000c 1c0cf8ff     .x.0............
  410138:	380c1c0c 0000300c f80ff00f 0c001c00     ...8.0..........
  410148:	0c000c00 1c000c00 f00ff80f e00fc00f     ................
  410158:	38007000 1c001c00 70003800 c00fe00f     .p.8.....8.p....
  410168:	f80ff00f 1c001c00 f800f800 1c001c00     ................
  410178:	f00ff80f 1c0e0c0c f0033807 e001e001     .........8......
  410188:	3807f003 0c0c1c0e 000e000c 9c030c07     ...8............
  410198:	f001f801 00078003 000c000e 1c0c0c0c     ................
  4101a8:	7c0c3c0c cc0dec0c 0c0f8c0f 0c0c0c0e     .<.|............
  4101b8:	00030000 f03f8007 1ce0f87c 0cc00cc0     ......?.|.......
  4101c8:	00000cc0 0c030c03 fc7ffc3f 0cc30ce3     ........?.......
  4101d8:	0ce00cc0 0c300c70 0cc00000 0cc00cc0     ....p.0.........
  4101e8:	f87c1ce0 8007f03f 00000003 00c000c0     ..|.?...........
  4101f8:	00c000c0 00c000c0 00c000c0 00c000c0     ................
  410208:	fcfffcff fcfffcff fcfffcff fcfffcff     ................
  410218:	fcfffcff 454c4449 00000000 00000a0d     ....IDLE........
  410228:	09097325 25096325 75250975 0d752509     %s..%c.%u.%u.%u.
  410238:	0000000a 20726d54 00637653              ....Tmr Svc.

00410244 <offsetAcel>:
  410244:	43af0000 44834000 00000000              ...C.@.D....

00410250 <offsetGyro>:
  410250:	40a00000 00000000 00000000 656d6954     ...@........Time
  410260:	554d4972 00000000 6f727245 4d492072     rIMU....Error IM
  410270:	00002155 20495754 74696e69 72724520     U!..TWI init Err
  410280:	0021726f 4c584441 696e6920 72452074     or!.ADXL init Er
  410290:	21726f72 00000000 20475449 74696e69     ror!....ITG init
  4102a0:	72724520 0021726f 00000000 00000000      Error!.........
  4102b0:	0000000a 00000f03 63617473 766f206b     ........stack ov
  4102c0:	6c667265 2520776f 73252078 00000a0d     erflow %x %s....
  4102d0:	202d2d2d 626d754e 6f207265 61542066     --- Number of Ta
  4102e0:	3a736b73 0a752520 00000000 656d614e     sks: %u.....Name
  4102f0:	74530909 09657461 6f697250 74530972     ..State.Prior.St
  410300:	096b6361 0a6d754e 00000000 65657246     ack.Num.....Free
  410310:	61654820 25203a70 00000a75 736e6f43      Heap: %u...Cons
  410320:	20656c6f 0a214b4f 00000000 3064654c     ole OK!.....Led0
  410330:	00000000 6c696146 74206465 7263206f     ....Failed to cr
  410340:	65746165 73657420 656c2074 61742064     eate test led ta
  410350:	0a0d6b73 00000000 5f554d49 00000054     sk......IMU_T...
  410360:	6c696146 74206465 7263206f 65746165     Failed to create
  410370:	73657420 4d492074 73615455 000a0d6b      test IMUTask...
  410380:	5f44434c 00000054 6c696146 74206465     LCD_T...Failed t
  410390:	7263206f 65746165 73657420 434c2074     o create test LC
  4103a0:	73615444 000a0d6b 545f5854 00000000     DTask...TX_T....
  4103b0:	6c696146 74206465 7263206f 65746165     Failed to create
  4103c0:	73657420 58542074 7361545f 000a0d6b      test TX_Task...

004103d0 <npio2_hw>:
  4103d0:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
  4103e0:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
  4103f0:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
  410400:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
  410410:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
  410420:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
  410430:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
  410440:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

00410450 <two_over_pi>:
  410450:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
  410460:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
  410470:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
  410480:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
  410490:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
  4104a0:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
  4104b0:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
  4104c0:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
  4104d0:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
  4104e0:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
  4104f0:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
  410500:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
  410510:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
  410520:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
  410530:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
  410540:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
  410550:	0060e27b 00c08c6b                       {.`.k...

00410558 <init_jk>:
  410558:	00000002 00000003 00000004 00000006     ................

00410568 <PIo2>:
  410568:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
  410578:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
  410588:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
  410598:	80000000 36e38222 00000000 3569f31d     ...."..6......i5
  4105a8:	00000043                                C...

004105ac <_global_impure_ptr>:
  4105ac:	20000148                                H.. 

004105b0 <zeroes.6763>:
  4105b0:	30303030 30303030 30303030 30303030     0000000000000000
  4105c0:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  4105d0:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  4105e0:	00000000 33323130 37363534 62613938     ....0123456789ab
  4105f0:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  410600:	00000030                                0...

00410604 <blanks.6762>:
  410604:	20202020 20202020 20202020 20202020                     

00410614 <zeroes.6721>:
  410614:	30303030 30303030 30303030 30303030     0000000000000000

00410624 <blanks.6720>:
  410624:	20202020 20202020 20202020 20202020                     
  410634:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  410644:	49534f50 00000058 0000002e              POSIX.......

00410650 <__mprec_tens>:
  410650:	00000000 3ff00000 00000000 40240000     .......?......$@
  410660:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  410670:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  410680:	00000000 412e8480 00000000 416312d0     .......A......cA
  410690:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  4106a0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  4106b0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4106c0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4106d0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4106e0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4106f0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  410700:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  410710:	79d99db4 44ea7843                       ...yCx.D

00410718 <__mprec_bigtens>:
  410718:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  410728:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  410738:	7f73bf3c 75154fdd                       <.s..O.u

00410740 <p05.5269>:
  410740:	00000005 00000019 0000007d              ........}...

0041074c <_init>:
  41074c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  41074e:	bf00      	nop
  410750:	bcf8      	pop	{r3, r4, r5, r6, r7}
  410752:	bc08      	pop	{r3}
  410754:	469e      	mov	lr, r3
  410756:	4770      	bx	lr

00410758 <__init_array_start>:
  410758:	0040cd39 	.word	0x0040cd39

0041075c <__frame_dummy_init_array_entry>:
  41075c:	004000e9                                ..@.

00410760 <_fini>:
  410760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  410762:	bf00      	nop
  410764:	bcf8      	pop	{r3, r4, r5, r6, r7}
  410766:	bc08      	pop	{r3}
  410768:	469e      	mov	lr, r3
  41076a:	4770      	bx	lr

0041076c <__fini_array_start>:
  41076c:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
__no_inline
RAMFUNC
void SystemInit(void)
{
20000000:	b480      	push	{r7}
20000002:	af00      	add	r7, sp, #0
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000004:	4b28      	ldr	r3, [pc, #160]	; (200000a8 <SystemInit+0xa8>)
20000006:	f44f 7240 	mov.w	r2, #768	; 0x300
2000000a:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2000000c:	4b27      	ldr	r3, [pc, #156]	; (200000ac <SystemInit+0xac>)
2000000e:	6a1b      	ldr	r3, [r3, #32]
20000010:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
20000014:	2b00      	cmp	r3, #0
20000016:	d109      	bne.n	2000002c <SystemInit+0x2c>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000018:	4b24      	ldr	r3, [pc, #144]	; (200000ac <SystemInit+0xac>)
2000001a:	4a25      	ldr	r2, [pc, #148]	; (200000b0 <SystemInit+0xb0>)
2000001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001e:	bf00      	nop
20000020:	4b22      	ldr	r3, [pc, #136]	; (200000ac <SystemInit+0xac>)
20000022:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000024:	f003 0301 	and.w	r3, r3, #1
20000028:	2b00      	cmp	r3, #0
2000002a:	d0f9      	beq.n	20000020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
2000002c:	4b1f      	ldr	r3, [pc, #124]	; (200000ac <SystemInit+0xac>)
2000002e:	4a21      	ldr	r2, [pc, #132]	; (200000b4 <SystemInit+0xb4>)
20000030:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
20000032:	bf00      	nop
20000034:	4b1d      	ldr	r3, [pc, #116]	; (200000ac <SystemInit+0xac>)
20000036:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
2000003c:	2b00      	cmp	r3, #0
2000003e:	d0f9      	beq.n	20000034 <SystemInit+0x34>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000040:	4b1a      	ldr	r3, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000042:	4a1a      	ldr	r2, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000044:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000046:	f022 0203 	bic.w	r2, r2, #3
2000004a:	f042 0201 	orr.w	r2, r2, #1
2000004e:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000050:	bf00      	nop
20000052:	4b16      	ldr	r3, [pc, #88]	; (200000ac <SystemInit+0xac>)
20000054:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000056:	f003 0308 	and.w	r3, r3, #8
2000005a:	2b00      	cmp	r3, #0
2000005c:	d0f9      	beq.n	20000052 <SystemInit+0x52>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000005e:	4b13      	ldr	r3, [pc, #76]	; (200000ac <SystemInit+0xac>)
20000060:	4a15      	ldr	r2, [pc, #84]	; (200000b8 <SystemInit+0xb8>)
20000062:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000064:	bf00      	nop
20000066:	4b11      	ldr	r3, [pc, #68]	; (200000ac <SystemInit+0xac>)
20000068:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000006a:	f003 0302 	and.w	r3, r3, #2
2000006e:	2b00      	cmp	r3, #0
20000070:	d0f9      	beq.n	20000066 <SystemInit+0x66>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
20000072:	4b0e      	ldr	r3, [pc, #56]	; (200000ac <SystemInit+0xac>)
20000074:	2211      	movs	r2, #17
20000076:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000078:	bf00      	nop
2000007a:	4b0c      	ldr	r3, [pc, #48]	; (200000ac <SystemInit+0xac>)
2000007c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000007e:	f003 0308 	and.w	r3, r3, #8
20000082:	2b00      	cmp	r3, #0
20000084:	d0f9      	beq.n	2000007a <SystemInit+0x7a>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20000086:	4b09      	ldr	r3, [pc, #36]	; (200000ac <SystemInit+0xac>)
20000088:	2212      	movs	r2, #18
2000008a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000008c:	bf00      	nop
2000008e:	4b07      	ldr	r3, [pc, #28]	; (200000ac <SystemInit+0xac>)
20000090:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000092:	f003 0308 	and.w	r3, r3, #8
20000096:	2b00      	cmp	r3, #0
20000098:	d0f9      	beq.n	2000008e <SystemInit+0x8e>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000009a:	4b08      	ldr	r3, [pc, #32]	; (200000bc <SystemInit+0xbc>)
2000009c:	4a08      	ldr	r2, [pc, #32]	; (200000c0 <SystemInit+0xc0>)
2000009e:	601a      	str	r2, [r3, #0]
}
200000a0:	46bd      	mov	sp, r7
200000a2:	f85d 7b04 	ldr.w	r7, [sp], #4
200000a6:	4770      	bx	lr
200000a8:	400e0a00 	.word	0x400e0a00
200000ac:	400e0400 	.word	0x400e0400
200000b0:	00370809 	.word	0x00370809
200000b4:	01370809 	.word	0x01370809
200000b8:	20073f01 	.word	0x20073f01
200000bc:	20000128 	.word	0x20000128
200000c0:	02dc6c00 	.word	0x02dc6c00

200000c4 <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200000c4:	b480      	push	{r7}
200000c6:	b083      	sub	sp, #12
200000c8:	af00      	add	r7, sp, #0
200000ca:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000cc:	687a      	ldr	r2, [r7, #4]
200000ce:	4b11      	ldr	r3, [pc, #68]	; (20000114 <system_init_flash+0x50>)
200000d0:	429a      	cmp	r2, r3
200000d2:	d803      	bhi.n	200000dc <system_init_flash+0x18>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000d4:	4b10      	ldr	r3, [pc, #64]	; (20000118 <system_init_flash+0x54>)
200000d6:	2200      	movs	r2, #0
200000d8:	601a      	str	r2, [r3, #0]
200000da:	e015      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000dc:	687a      	ldr	r2, [r7, #4]
200000de:	4b0f      	ldr	r3, [pc, #60]	; (2000011c <system_init_flash+0x58>)
200000e0:	429a      	cmp	r2, r3
200000e2:	d804      	bhi.n	200000ee <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000e4:	4b0c      	ldr	r3, [pc, #48]	; (20000118 <system_init_flash+0x54>)
200000e6:	f44f 7280 	mov.w	r2, #256	; 0x100
200000ea:	601a      	str	r2, [r3, #0]
200000ec:	e00c      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000ee:	687a      	ldr	r2, [r7, #4]
200000f0:	4b0b      	ldr	r3, [pc, #44]	; (20000120 <system_init_flash+0x5c>)
200000f2:	429a      	cmp	r2, r3
200000f4:	d804      	bhi.n	20000100 <system_init_flash+0x3c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000f6:	4b08      	ldr	r3, [pc, #32]	; (20000118 <system_init_flash+0x54>)
200000f8:	f44f 7200 	mov.w	r2, #512	; 0x200
200000fc:	601a      	str	r2, [r3, #0]
200000fe:	e003      	b.n	20000108 <system_init_flash+0x44>
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000100:	4b05      	ldr	r3, [pc, #20]	; (20000118 <system_init_flash+0x54>)
20000102:	f44f 7240 	mov.w	r2, #768	; 0x300
20000106:	601a      	str	r2, [r3, #0]
	}
}
20000108:	370c      	adds	r7, #12
2000010a:	46bd      	mov	sp, r7
2000010c:	f85d 7b04 	ldr.w	r7, [sp], #4
20000110:	4770      	bx	lr
20000112:	bf00      	nop
20000114:	01406f3f 	.word	0x01406f3f
20000118:	400e0a00 	.word	0x400e0a00
2000011c:	01e847ff 	.word	0x01e847ff
20000120:	02dc6bff 	.word	0x02dc6bff

20000124 <sizeRecBuf>:
20000124:	00000032                                2...

20000128 <SystemCoreClock>:
20000128:	003d0900                                ..=.

2000012c <uxCriticalNesting>:
2000012c:	aaaaaaaa                                ....

20000130 <xFreeBytesRemaining>:
20000130:	000030f0                                .0..

20000134 <xNextTaskUnblockTime>:
20000134:	ffffffff                                ....

20000138 <configBWRate>:
20000138:	0000000a 00000000                       ........

20000140 <dt>:
20000140:	47ae147b 3f847ae1                       {..G.z.?

20000148 <impure_data>:
20000148:	00000000 20000434 2000049c 20000504     ....4.. ... ... 
	...
2000017c:	004105a8 00000000 00000000 00000000     ..A.............
	...
200001f0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20000200:	0005deec 0000000b 00000000 00000000     ................
	...

20000570 <_impure_ptr>:
20000570:	20000148                                H.. 

20000574 <__malloc_av_>:
	...
2000057c:	20000574 20000574 2000057c 2000057c     t.. t.. |.. |.. 
2000058c:	20000584 20000584 2000058c 2000058c     ... ... ... ... 
2000059c:	20000594 20000594 2000059c 2000059c     ... ... ... ... 
200005ac:	200005a4 200005a4 200005ac 200005ac     ... ... ... ... 
200005bc:	200005b4 200005b4 200005bc 200005bc     ... ... ... ... 
200005cc:	200005c4 200005c4 200005cc 200005cc     ... ... ... ... 
200005dc:	200005d4 200005d4 200005dc 200005dc     ... ... ... ... 
200005ec:	200005e4 200005e4 200005ec 200005ec     ... ... ... ... 
200005fc:	200005f4 200005f4 200005fc 200005fc     ... ... ... ... 
2000060c:	20000604 20000604 2000060c 2000060c     ... ... ... ... 
2000061c:	20000614 20000614 2000061c 2000061c     ... ... ... ... 
2000062c:	20000624 20000624 2000062c 2000062c     $.. $.. ,.. ,.. 
2000063c:	20000634 20000634 2000063c 2000063c     4.. 4.. <.. <.. 
2000064c:	20000644 20000644 2000064c 2000064c     D.. D.. L.. L.. 
2000065c:	20000654 20000654 2000065c 2000065c     T.. T.. \.. \.. 
2000066c:	20000664 20000664 2000066c 2000066c     d.. d.. l.. l.. 
2000067c:	20000674 20000674 2000067c 2000067c     t.. t.. |.. |.. 
2000068c:	20000684 20000684 2000068c 2000068c     ... ... ... ... 
2000069c:	20000694 20000694 2000069c 2000069c     ... ... ... ... 
200006ac:	200006a4 200006a4 200006ac 200006ac     ... ... ... ... 
200006bc:	200006b4 200006b4 200006bc 200006bc     ... ... ... ... 
200006cc:	200006c4 200006c4 200006cc 200006cc     ... ... ... ... 
200006dc:	200006d4 200006d4 200006dc 200006dc     ... ... ... ... 
200006ec:	200006e4 200006e4 200006ec 200006ec     ... ... ... ... 
200006fc:	200006f4 200006f4 200006fc 200006fc     ... ... ... ... 
2000070c:	20000704 20000704 2000070c 2000070c     ... ... ... ... 
2000071c:	20000714 20000714 2000071c 2000071c     ... ... ... ... 
2000072c:	20000724 20000724 2000072c 2000072c     $.. $.. ,.. ,.. 
2000073c:	20000734 20000734 2000073c 2000073c     4.. 4.. <.. <.. 
2000074c:	20000744 20000744 2000074c 2000074c     D.. D.. L.. L.. 
2000075c:	20000754 20000754 2000075c 2000075c     T.. T.. \.. \.. 
2000076c:	20000764 20000764 2000076c 2000076c     d.. d.. l.. l.. 
2000077c:	20000774 20000774 2000077c 2000077c     t.. t.. |.. |.. 
2000078c:	20000784 20000784 2000078c 2000078c     ... ... ... ... 
2000079c:	20000794 20000794 2000079c 2000079c     ... ... ... ... 
200007ac:	200007a4 200007a4 200007ac 200007ac     ... ... ... ... 
200007bc:	200007b4 200007b4 200007bc 200007bc     ... ... ... ... 
200007cc:	200007c4 200007c4 200007cc 200007cc     ... ... ... ... 
200007dc:	200007d4 200007d4 200007dc 200007dc     ... ... ... ... 
200007ec:	200007e4 200007e4 200007ec 200007ec     ... ... ... ... 
200007fc:	200007f4 200007f4 200007fc 200007fc     ... ... ... ... 
2000080c:	20000804 20000804 2000080c 2000080c     ... ... ... ... 
2000081c:	20000814 20000814 2000081c 2000081c     ... ... ... ... 
2000082c:	20000824 20000824 2000082c 2000082c     $.. $.. ,.. ,.. 
2000083c:	20000834 20000834 2000083c 2000083c     4.. 4.. <.. <.. 
2000084c:	20000844 20000844 2000084c 2000084c     D.. D.. L.. L.. 
2000085c:	20000854 20000854 2000085c 2000085c     T.. T.. \.. \.. 
2000086c:	20000864 20000864 2000086c 2000086c     d.. d.. l.. l.. 
2000087c:	20000874 20000874 2000087c 2000087c     t.. t.. |.. |.. 
2000088c:	20000884 20000884 2000088c 2000088c     ... ... ... ... 
2000089c:	20000894 20000894 2000089c 2000089c     ... ... ... ... 
200008ac:	200008a4 200008a4 200008ac 200008ac     ... ... ... ... 
200008bc:	200008b4 200008b4 200008bc 200008bc     ... ... ... ... 
200008cc:	200008c4 200008c4 200008cc 200008cc     ... ... ... ... 
200008dc:	200008d4 200008d4 200008dc 200008dc     ... ... ... ... 
200008ec:	200008e4 200008e4 200008ec 200008ec     ... ... ... ... 
200008fc:	200008f4 200008f4 200008fc 200008fc     ... ... ... ... 
2000090c:	20000904 20000904 2000090c 2000090c     ... ... ... ... 
2000091c:	20000914 20000914 2000091c 2000091c     ... ... ... ... 
2000092c:	20000924 20000924 2000092c 2000092c     $.. $.. ,.. ,.. 
2000093c:	20000934 20000934 2000093c 2000093c     4.. 4.. <.. <.. 
2000094c:	20000944 20000944 2000094c 2000094c     D.. D.. L.. L.. 
2000095c:	20000954 20000954 2000095c 2000095c     T.. T.. \.. \.. 
2000096c:	20000964 20000964 2000096c 2000096c     d.. d.. l.. l.. 

2000097c <__malloc_trim_threshold>:
2000097c:	00020000                                ....

20000980 <__malloc_sbrk_base>:
20000980:	ffffffff                                ....

20000984 <lconv>:
20000984:	0041064c 004105e0 004105e0 004105e0     L.A...A...A...A.
20000994:	004105e0 004105e0 004105e0 004105e0     ..A...A...A...A.
200009a4:	004105e0 004105e0 ffffffff ffffffff     ..A...A.........
200009b4:	ffffffff 0000ffff                       ........

200009bc <lc_ctype_charset>:
200009bc:	49435341 00000049 00000000 00000000     ASCII...........
	...

200009dc <__mb_cur_max>:
200009dc:	00000001                                ....

200009e0 <__wctomb>:
200009e0:	0040f105                                ..@.
