
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//objdump_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402f30 <.init>:
  402f30:	stp	x29, x30, [sp, #-16]!
  402f34:	mov	x29, sp
  402f38:	bl	404304 <ferror@plt+0xa64>
  402f3c:	ldp	x29, x30, [sp], #16
  402f40:	ret

Disassembly of section .plt:

0000000000402f50 <memcpy@plt-0x20>:
  402f50:	stp	x16, x30, [sp, #-16]!
  402f54:	adrp	x16, 46f000 <warn@@Base+0x2d9e8>
  402f58:	ldr	x17, [x16, #4088]
  402f5c:	add	x16, x16, #0xff8
  402f60:	br	x17
  402f64:	nop
  402f68:	nop
  402f6c:	nop

0000000000402f70 <memcpy@plt>:
  402f70:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  402f74:	ldr	x17, [x16]
  402f78:	add	x16, x16, #0x0
  402f7c:	br	x17

0000000000402f80 <memmove@plt>:
  402f80:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  402f84:	ldr	x17, [x16, #8]
  402f88:	add	x16, x16, #0x8
  402f8c:	br	x17

0000000000402f90 <cplus_demangle_print@plt>:
  402f90:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  402f94:	ldr	x17, [x16, #16]
  402f98:	add	x16, x16, #0x10
  402f9c:	br	x17

0000000000402fa0 <mkstemps@plt>:
  402fa0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  402fa4:	ldr	x17, [x16, #24]
  402fa8:	add	x16, x16, #0x18
  402fac:	br	x17

0000000000402fb0 <cplus_demangle_name_to_style@plt>:
  402fb0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  402fb4:	ldr	x17, [x16, #32]
  402fb8:	add	x16, x16, #0x20
  402fbc:	br	x17

0000000000402fc0 <strtoul@plt>:
  402fc0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  402fc4:	ldr	x17, [x16, #40]
  402fc8:	add	x16, x16, #0x28
  402fcc:	br	x17

0000000000402fd0 <strlen@plt>:
  402fd0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  402fd4:	ldr	x17, [x16, #48]
  402fd8:	add	x16, x16, #0x30
  402fdc:	br	x17

0000000000402fe0 <fputs@plt>:
  402fe0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  402fe4:	ldr	x17, [x16, #56]
  402fe8:	add	x16, x16, #0x38
  402fec:	br	x17

0000000000402ff0 <bfd_scan_vma@plt>:
  402ff0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  402ff4:	ldr	x17, [x16, #64]
  402ff8:	add	x16, x16, #0x40
  402ffc:	br	x17

0000000000403000 <exit@plt>:
  403000:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403004:	ldr	x17, [x16, #72]
  403008:	add	x16, x16, #0x48
  40300c:	br	x17

0000000000403010 <ctf_arc_open_by_name@plt>:
  403010:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403014:	ldr	x17, [x16, #80]
  403018:	add	x16, x16, #0x50
  40301c:	br	x17

0000000000403020 <strnlen@plt>:
  403020:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403024:	ldr	x17, [x16, #88]
  403028:	add	x16, x16, #0x58
  40302c:	br	x17

0000000000403030 <strtod@plt>:
  403030:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403034:	ldr	x17, [x16, #96]
  403038:	add	x16, x16, #0x60
  40303c:	br	x17

0000000000403040 <bfd_get_stab_name@plt>:
  403040:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403044:	ldr	x17, [x16, #104]
  403048:	add	x16, x16, #0x68
  40304c:	br	x17

0000000000403050 <ctf_archive_iter@plt>:
  403050:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403054:	ldr	x17, [x16, #112]
  403058:	add	x16, x16, #0x70
  40305c:	br	x17

0000000000403060 <bfd_arch_list@plt>:
  403060:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403064:	ldr	x17, [x16, #120]
  403068:	add	x16, x16, #0x78
  40306c:	br	x17

0000000000403070 <bfd_set_default_target@plt>:
  403070:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403074:	ldr	x17, [x16, #128]
  403078:	add	x16, x16, #0x80
  40307c:	br	x17

0000000000403080 <ctf_errno@plt>:
  403080:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403084:	ldr	x17, [x16, #136]
  403088:	add	x16, x16, #0x88
  40308c:	br	x17

0000000000403090 <ftell@plt>:
  403090:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403094:	ldr	x17, [x16, #144]
  403098:	add	x16, x16, #0x90
  40309c:	br	x17

00000000004030a0 <sprintf@plt>:
  4030a0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4030a4:	ldr	x17, [x16, #152]
  4030a8:	add	x16, x16, #0x98
  4030ac:	br	x17

00000000004030b0 <putc@plt>:
  4030b0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4030b4:	ldr	x17, [x16, #160]
  4030b8:	add	x16, x16, #0xa0
  4030bc:	br	x17

00000000004030c0 <fputc@plt>:
  4030c0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4030c4:	ldr	x17, [x16, #168]
  4030c8:	add	x16, x16, #0xa8
  4030cc:	br	x17

00000000004030d0 <filename_cmp@plt>:
  4030d0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4030d4:	ldr	x17, [x16, #176]
  4030d8:	add	x16, x16, #0xb0
  4030dc:	br	x17

00000000004030e0 <cplus_demangle_set_style@plt>:
  4030e0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4030e4:	ldr	x17, [x16, #184]
  4030e8:	add	x16, x16, #0xb8
  4030ec:	br	x17

00000000004030f0 <qsort@plt>:
  4030f0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4030f4:	ldr	x17, [x16, #192]
  4030f8:	add	x16, x16, #0xc0
  4030fc:	br	x17

0000000000403100 <ctime@plt>:
  403100:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403104:	ldr	x17, [x16, #200]
  403108:	add	x16, x16, #0xc8
  40310c:	br	x17

0000000000403110 <asprintf@plt>:
  403110:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403114:	ldr	x17, [x16, #208]
  403118:	add	x16, x16, #0xd0
  40311c:	br	x17

0000000000403120 <bfd_malloc_and_get_section@plt>:
  403120:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403124:	ldr	x17, [x16, #216]
  403128:	add	x16, x16, #0xd8
  40312c:	br	x17

0000000000403130 <bfd_openr@plt>:
  403130:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403134:	ldr	x17, [x16, #224]
  403138:	add	x16, x16, #0xe0
  40313c:	br	x17

0000000000403140 <lrealpath@plt>:
  403140:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403144:	ldr	x17, [x16, #232]
  403148:	add	x16, x16, #0xe8
  40314c:	br	x17

0000000000403150 <ctf_errmsg@plt>:
  403150:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403154:	ldr	x17, [x16, #240]
  403158:	add	x16, x16, #0xf0
  40315c:	br	x17

0000000000403160 <snprintf@plt>:
  403160:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403164:	ldr	x17, [x16, #248]
  403168:	add	x16, x16, #0xf8
  40316c:	br	x17

0000000000403170 <stpcpy@plt>:
  403170:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403174:	ldr	x17, [x16, #256]
  403178:	add	x16, x16, #0x100
  40317c:	br	x17

0000000000403180 <ctf_dump@plt>:
  403180:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403184:	ldr	x17, [x16, #264]
  403188:	add	x16, x16, #0x108
  40318c:	br	x17

0000000000403190 <bfd_get_section_contents@plt>:
  403190:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403194:	ldr	x17, [x16, #272]
  403198:	add	x16, x16, #0x110
  40319c:	br	x17

00000000004031a0 <bfd_get_mtime@plt>:
  4031a0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4031a4:	ldr	x17, [x16, #280]
  4031a8:	add	x16, x16, #0x118
  4031ac:	br	x17

00000000004031b0 <fclose@plt>:
  4031b0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4031b4:	ldr	x17, [x16, #288]
  4031b8:	add	x16, x16, #0x120
  4031bc:	br	x17

00000000004031c0 <fopen@plt>:
  4031c0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4031c4:	ldr	x17, [x16, #296]
  4031c8:	add	x16, x16, #0x128
  4031cc:	br	x17

00000000004031d0 <malloc@plt>:
  4031d0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4031d4:	ldr	x17, [x16, #304]
  4031d8:	add	x16, x16, #0x130
  4031dc:	br	x17

00000000004031e0 <open@plt>:
  4031e0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4031e4:	ldr	x17, [x16, #312]
  4031e8:	add	x16, x16, #0x138
  4031ec:	br	x17

00000000004031f0 <xrealloc@plt>:
  4031f0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4031f4:	ldr	x17, [x16, #320]
  4031f8:	add	x16, x16, #0x140
  4031fc:	br	x17

0000000000403200 <ctf_bfdopen_ctfsect@plt>:
  403200:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403204:	ldr	x17, [x16, #328]
  403208:	add	x16, x16, #0x148
  40320c:	br	x17

0000000000403210 <concat@plt>:
  403210:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403214:	ldr	x17, [x16, #336]
  403218:	add	x16, x16, #0x150
  40321c:	br	x17

0000000000403220 <strncmp@plt>:
  403220:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403224:	ldr	x17, [x16, #344]
  403228:	add	x16, x16, #0x158
  40322c:	br	x17

0000000000403230 <bindtextdomain@plt>:
  403230:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403234:	ldr	x17, [x16, #352]
  403238:	add	x16, x16, #0x160
  40323c:	br	x17

0000000000403240 <bfd_target_list@plt>:
  403240:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403244:	ldr	x17, [x16, #360]
  403248:	add	x16, x16, #0x168
  40324c:	br	x17

0000000000403250 <__libc_start_main@plt>:
  403250:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403254:	ldr	x17, [x16, #368]
  403258:	add	x16, x16, #0x170
  40325c:	br	x17

0000000000403260 <bfd_get_error@plt>:
  403260:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403264:	ldr	x17, [x16, #376]
  403268:	add	x16, x16, #0x178
  40326c:	br	x17

0000000000403270 <strcat@plt>:
  403270:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403274:	ldr	x17, [x16, #384]
  403278:	add	x16, x16, #0x180
  40327c:	br	x17

0000000000403280 <disassemble_init_for_target@plt>:
  403280:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403284:	ldr	x17, [x16, #392]
  403288:	add	x16, x16, #0x188
  40328c:	br	x17

0000000000403290 <memset@plt>:
  403290:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403294:	ldr	x17, [x16, #400]
  403298:	add	x16, x16, #0x190
  40329c:	br	x17

00000000004032a0 <xmalloc@plt>:
  4032a0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4032a4:	ldr	x17, [x16, #408]
  4032a8:	add	x16, x16, #0x198
  4032ac:	br	x17

00000000004032b0 <bfd_set_error@plt>:
  4032b0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4032b4:	ldr	x17, [x16, #416]
  4032b8:	add	x16, x16, #0x1a0
  4032bc:	br	x17

00000000004032c0 <xmalloc_set_program_name@plt>:
  4032c0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4032c4:	ldr	x17, [x16, #424]
  4032c8:	add	x16, x16, #0x1a8
  4032cc:	br	x17

00000000004032d0 <xstrdup@plt>:
  4032d0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4032d4:	ldr	x17, [x16, #432]
  4032d8:	add	x16, x16, #0x1b0
  4032dc:	br	x17

00000000004032e0 <bfd_get_section_by_name@plt>:
  4032e0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4032e4:	ldr	x17, [x16, #440]
  4032e8:	add	x16, x16, #0x1b8
  4032ec:	br	x17

00000000004032f0 <calloc@plt>:
  4032f0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4032f4:	ldr	x17, [x16, #448]
  4032f8:	add	x16, x16, #0x1c0
  4032fc:	br	x17

0000000000403300 <bfd_get_arch_size@plt>:
  403300:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403304:	ldr	x17, [x16, #456]
  403308:	add	x16, x16, #0x1c8
  40330c:	br	x17

0000000000403310 <bfd_init@plt>:
  403310:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403314:	ldr	x17, [x16, #464]
  403318:	add	x16, x16, #0x1d0
  40331c:	br	x17

0000000000403320 <bfd_get_full_section_contents@plt>:
  403320:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403324:	ldr	x17, [x16, #472]
  403328:	add	x16, x16, #0x1d8
  40332c:	br	x17

0000000000403330 <lbasename@plt>:
  403330:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403334:	ldr	x17, [x16, #480]
  403338:	add	x16, x16, #0x1e0
  40333c:	br	x17

0000000000403340 <getpagesize@plt>:
  403340:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403344:	ldr	x17, [x16, #488]
  403348:	add	x16, x16, #0x1e8
  40334c:	br	x17

0000000000403350 <disassembler_usage@plt>:
  403350:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403354:	ldr	x17, [x16, #496]
  403358:	add	x16, x16, #0x1f0
  40335c:	br	x17

0000000000403360 <getc@plt>:
  403360:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403364:	ldr	x17, [x16, #504]
  403368:	add	x16, x16, #0x1f8
  40336c:	br	x17

0000000000403370 <strdup@plt>:
  403370:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403374:	ldr	x17, [x16, #512]
  403378:	add	x16, x16, #0x200
  40337c:	br	x17

0000000000403380 <strerror@plt>:
  403380:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403384:	ldr	x17, [x16, #520]
  403388:	add	x16, x16, #0x208
  40338c:	br	x17

0000000000403390 <close@plt>:
  403390:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403394:	ldr	x17, [x16, #528]
  403398:	add	x16, x16, #0x210
  40339c:	br	x17

00000000004033a0 <strrchr@plt>:
  4033a0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4033a4:	ldr	x17, [x16, #536]
  4033a8:	add	x16, x16, #0x218
  4033ac:	br	x17

00000000004033b0 <__gmon_start__@plt>:
  4033b0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4033b4:	ldr	x17, [x16, #544]
  4033b8:	add	x16, x16, #0x220
  4033bc:	br	x17

00000000004033c0 <bfd_set_format@plt>:
  4033c0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4033c4:	ldr	x17, [x16, #552]
  4033c8:	add	x16, x16, #0x228
  4033cc:	br	x17

00000000004033d0 <mkdtemp@plt>:
  4033d0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4033d4:	ldr	x17, [x16, #560]
  4033d8:	add	x16, x16, #0x230
  4033dc:	br	x17

00000000004033e0 <bfd_octets_per_byte@plt>:
  4033e0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4033e4:	ldr	x17, [x16, #568]
  4033e8:	add	x16, x16, #0x238
  4033ec:	br	x17

00000000004033f0 <fseek@plt>:
  4033f0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4033f4:	ldr	x17, [x16, #576]
  4033f8:	add	x16, x16, #0x240
  4033fc:	br	x17

0000000000403400 <abort@plt>:
  403400:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403404:	ldr	x17, [x16, #584]
  403408:	add	x16, x16, #0x248
  40340c:	br	x17

0000000000403410 <cplus_demangle_init_info@plt>:
  403410:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403414:	ldr	x17, [x16, #592]
  403418:	add	x16, x16, #0x250
  40341c:	br	x17

0000000000403420 <access@plt>:
  403420:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403424:	ldr	x17, [x16, #600]
  403428:	add	x16, x16, #0x258
  40342c:	br	x17

0000000000403430 <bfd_close_all_done@plt>:
  403430:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403434:	ldr	x17, [x16, #608]
  403438:	add	x16, x16, #0x260
  40343c:	br	x17

0000000000403440 <bfd_get_file_size@plt>:
  403440:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403444:	ldr	x17, [x16, #616]
  403448:	add	x16, x16, #0x268
  40344c:	br	x17

0000000000403450 <puts@plt>:
  403450:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403454:	ldr	x17, [x16, #624]
  403458:	add	x16, x16, #0x270
  40345c:	br	x17

0000000000403460 <bfd_get_arch@plt>:
  403460:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403464:	ldr	x17, [x16, #632]
  403468:	add	x16, x16, #0x278
  40346c:	br	x17

0000000000403470 <textdomain@plt>:
  403470:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403474:	ldr	x17, [x16, #640]
  403478:	add	x16, x16, #0x280
  40347c:	br	x17

0000000000403480 <bfd_cache_section_contents@plt>:
  403480:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403484:	ldr	x17, [x16, #648]
  403488:	add	x16, x16, #0x288
  40348c:	br	x17

0000000000403490 <getopt_long@plt>:
  403490:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403494:	ldr	x17, [x16, #656]
  403498:	add	x16, x16, #0x290
  40349c:	br	x17

00000000004034a0 <strcmp@plt>:
  4034a0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4034a4:	ldr	x17, [x16, #664]
  4034a8:	add	x16, x16, #0x298
  4034ac:	br	x17

00000000004034b0 <bfd_printable_arch_mach@plt>:
  4034b0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4034b4:	ldr	x17, [x16, #672]
  4034b8:	add	x16, x16, #0x2a0
  4034bc:	br	x17

00000000004034c0 <bfd_coff_get_auxent@plt>:
  4034c0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4034c4:	ldr	x17, [x16, #680]
  4034c8:	add	x16, x16, #0x2a8
  4034cc:	br	x17

00000000004034d0 <mmap@plt>:
  4034d0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4034d4:	ldr	x17, [x16, #688]
  4034d8:	add	x16, x16, #0x2b0
  4034dc:	br	x17

00000000004034e0 <strtol@plt>:
  4034e0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4034e4:	ldr	x17, [x16, #696]
  4034e8:	add	x16, x16, #0x2b8
  4034ec:	br	x17

00000000004034f0 <fread@plt>:
  4034f0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4034f4:	ldr	x17, [x16, #704]
  4034f8:	add	x16, x16, #0x2c0
  4034fc:	br	x17

0000000000403500 <bfd_iterate_over_targets@plt>:
  403500:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403504:	ldr	x17, [x16, #712]
  403508:	add	x16, x16, #0x2c8
  40350c:	br	x17

0000000000403510 <free@plt>:
  403510:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403514:	ldr	x17, [x16, #720]
  403518:	add	x16, x16, #0x2d0
  40351c:	br	x17

0000000000403520 <disassembler@plt>:
  403520:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403524:	ldr	x17, [x16, #728]
  403528:	add	x16, x16, #0x2d8
  40352c:	br	x17

0000000000403530 <bfd_get_mach@plt>:
  403530:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403534:	ldr	x17, [x16, #736]
  403538:	add	x16, x16, #0x2e0
  40353c:	br	x17

0000000000403540 <ctf_file_close@plt>:
  403540:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403544:	ldr	x17, [x16, #744]
  403548:	add	x16, x16, #0x2e8
  40354c:	br	x17

0000000000403550 <strspn@plt>:
  403550:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403554:	ldr	x17, [x16, #752]
  403558:	add	x16, x16, #0x2f0
  40355c:	br	x17

0000000000403560 <strchr@plt>:
  403560:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403564:	ldr	x17, [x16, #760]
  403568:	add	x16, x16, #0x2f8
  40356c:	br	x17

0000000000403570 <bfd_openw@plt>:
  403570:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403574:	ldr	x17, [x16, #768]
  403578:	add	x16, x16, #0x300
  40357c:	br	x17

0000000000403580 <bfd_coff_get_syment@plt>:
  403580:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403584:	ldr	x17, [x16, #776]
  403588:	add	x16, x16, #0x308
  40358c:	br	x17

0000000000403590 <cplus_demangle@plt>:
  403590:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403594:	ldr	x17, [x16, #784]
  403598:	add	x16, x16, #0x310
  40359c:	br	x17

00000000004035a0 <cplus_demangle_type@plt>:
  4035a0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4035a4:	ldr	x17, [x16, #792]
  4035a8:	add	x16, x16, #0x318
  4035ac:	br	x17

00000000004035b0 <fwrite@plt>:
  4035b0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4035b4:	ldr	x17, [x16, #800]
  4035b8:	add	x16, x16, #0x320
  4035bc:	br	x17

00000000004035c0 <bfd_set_error_program_name@plt>:
  4035c0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4035c4:	ldr	x17, [x16, #808]
  4035c8:	add	x16, x16, #0x328
  4035cc:	br	x17

00000000004035d0 <dcngettext@plt>:
  4035d0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4035d4:	ldr	x17, [x16, #816]
  4035d8:	add	x16, x16, #0x330
  4035dc:	br	x17

00000000004035e0 <bfd_demangle@plt>:
  4035e0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4035e4:	ldr	x17, [x16, #824]
  4035e8:	add	x16, x16, #0x338
  4035ec:	br	x17

00000000004035f0 <fflush@plt>:
  4035f0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4035f4:	ldr	x17, [x16, #832]
  4035f8:	add	x16, x16, #0x340
  4035fc:	br	x17

0000000000403600 <cplus_demangle_mangled_name@plt>:
  403600:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403604:	ldr	x17, [x16, #840]
  403608:	add	x16, x16, #0x348
  40360c:	br	x17

0000000000403610 <bfd_scan_arch@plt>:
  403610:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403614:	ldr	x17, [x16, #848]
  403618:	add	x16, x16, #0x350
  40361c:	br	x17

0000000000403620 <strcpy@plt>:
  403620:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403624:	ldr	x17, [x16, #856]
  403628:	add	x16, x16, #0x358
  40362c:	br	x17

0000000000403630 <bfd_simple_get_relocated_section_contents@plt>:
  403630:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403634:	ldr	x17, [x16, #864]
  403638:	add	x16, x16, #0x360
  40363c:	br	x17

0000000000403640 <ctf_close@plt>:
  403640:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403644:	ldr	x17, [x16, #872]
  403648:	add	x16, x16, #0x368
  40364c:	br	x17

0000000000403650 <read@plt>:
  403650:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403654:	ldr	x17, [x16, #880]
  403658:	add	x16, x16, #0x370
  40365c:	br	x17

0000000000403660 <mkstemp@plt>:
  403660:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403664:	ldr	x17, [x16, #888]
  403668:	add	x16, x16, #0x378
  40366c:	br	x17

0000000000403670 <xexit@plt>:
  403670:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403674:	ldr	x17, [x16, #896]
  403678:	add	x16, x16, #0x380
  40367c:	br	x17

0000000000403680 <bfd_close@plt>:
  403680:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403684:	ldr	x17, [x16, #904]
  403688:	add	x16, x16, #0x388
  40368c:	br	x17

0000000000403690 <disassemble_free_target@plt>:
  403690:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403694:	ldr	x17, [x16, #912]
  403698:	add	x16, x16, #0x390
  40369c:	br	x17

00000000004036a0 <bfd_sprintf_vma@plt>:
  4036a0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4036a4:	ldr	x17, [x16, #920]
  4036a8:	add	x16, x16, #0x398
  4036ac:	br	x17

00000000004036b0 <bfd_check_format_matches@plt>:
  4036b0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4036b4:	ldr	x17, [x16, #928]
  4036b8:	add	x16, x16, #0x3a0
  4036bc:	br	x17

00000000004036c0 <__fxstat@plt>:
  4036c0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4036c4:	ldr	x17, [x16, #936]
  4036c8:	add	x16, x16, #0x3a8
  4036cc:	br	x17

00000000004036d0 <strstr@plt>:
  4036d0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4036d4:	ldr	x17, [x16, #944]
  4036d8:	add	x16, x16, #0x3b0
  4036dc:	br	x17

00000000004036e0 <bfd_errmsg@plt>:
  4036e0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4036e4:	ldr	x17, [x16, #952]
  4036e8:	add	x16, x16, #0x3b8
  4036ec:	br	x17

00000000004036f0 <bfd_canonicalize_reloc@plt>:
  4036f0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4036f4:	ldr	x17, [x16, #960]
  4036f8:	add	x16, x16, #0x3c0
  4036fc:	br	x17

0000000000403700 <dcgettext@plt>:
  403700:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403704:	ldr	x17, [x16, #968]
  403708:	add	x16, x16, #0x3c8
  40370c:	br	x17

0000000000403710 <vsnprintf@plt>:
  403710:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403714:	ldr	x17, [x16, #976]
  403718:	add	x16, x16, #0x3d0
  40371c:	br	x17

0000000000403720 <remove_whitespace_and_extra_commas@plt>:
  403720:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403724:	ldr	x17, [x16, #984]
  403728:	add	x16, x16, #0x3d8
  40372c:	br	x17

0000000000403730 <strncpy@plt>:
  403730:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403734:	ldr	x17, [x16, #992]
  403738:	add	x16, x16, #0x3e0
  40373c:	br	x17

0000000000403740 <bfd_check_format@plt>:
  403740:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403744:	ldr	x17, [x16, #1000]
  403748:	add	x16, x16, #0x3e8
  40374c:	br	x17

0000000000403750 <bfd_openr_next_archived_file@plt>:
  403750:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403754:	ldr	x17, [x16, #1008]
  403758:	add	x16, x16, #0x3f0
  40375c:	br	x17

0000000000403760 <bfd_fprintf_vma@plt>:
  403760:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403764:	ldr	x17, [x16, #1016]
  403768:	add	x16, x16, #0x3f8
  40376c:	br	x17

0000000000403770 <strcspn@plt>:
  403770:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403774:	ldr	x17, [x16, #1024]
  403778:	add	x16, x16, #0x400
  40377c:	br	x17

0000000000403780 <bfd_get_reloc_upper_bound@plt>:
  403780:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403784:	ldr	x17, [x16, #1032]
  403788:	add	x16, x16, #0x408
  40378c:	br	x17

0000000000403790 <vfprintf@plt>:
  403790:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403794:	ldr	x17, [x16, #1040]
  403798:	add	x16, x16, #0x410
  40379c:	br	x17

00000000004037a0 <printf@plt>:
  4037a0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4037a4:	ldr	x17, [x16, #1048]
  4037a8:	add	x16, x16, #0x418
  4037ac:	br	x17

00000000004037b0 <bfd_map_over_sections@plt>:
  4037b0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4037b4:	ldr	x17, [x16, #1056]
  4037b8:	add	x16, x16, #0x420
  4037bc:	br	x17

00000000004037c0 <__assert_fail@plt>:
  4037c0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4037c4:	ldr	x17, [x16, #1064]
  4037c8:	add	x16, x16, #0x428
  4037cc:	br	x17

00000000004037d0 <__errno_location@plt>:
  4037d0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4037d4:	ldr	x17, [x16, #1072]
  4037d8:	add	x16, x16, #0x430
  4037dc:	br	x17

00000000004037e0 <iterative_hash@plt>:
  4037e0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4037e4:	ldr	x17, [x16, #1080]
  4037e8:	add	x16, x16, #0x438
  4037ec:	br	x17

00000000004037f0 <getenv@plt>:
  4037f0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4037f4:	ldr	x17, [x16, #1088]
  4037f8:	add	x16, x16, #0x440
  4037fc:	br	x17

0000000000403800 <putchar@plt>:
  403800:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403804:	ldr	x17, [x16, #1096]
  403808:	add	x16, x16, #0x448
  40380c:	br	x17

0000000000403810 <__xstat@plt>:
  403810:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403814:	ldr	x17, [x16, #1104]
  403818:	add	x16, x16, #0x450
  40381c:	br	x17

0000000000403820 <bfd_is_local_label@plt>:
  403820:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403824:	ldr	x17, [x16, #1112]
  403828:	add	x16, x16, #0x458
  40382c:	br	x17

0000000000403830 <init_disassemble_info@plt>:
  403830:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403834:	ldr	x17, [x16, #1120]
  403838:	add	x16, x16, #0x460
  40383c:	br	x17

0000000000403840 <xcalloc@plt>:
  403840:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403844:	ldr	x17, [x16, #1128]
  403848:	add	x16, x16, #0x468
  40384c:	br	x17

0000000000403850 <unlink@plt>:
  403850:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403854:	ldr	x17, [x16, #1136]
  403858:	add	x16, x16, #0x470
  40385c:	br	x17

0000000000403860 <ctf_import@plt>:
  403860:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403864:	ldr	x17, [x16, #1144]
  403868:	add	x16, x16, #0x478
  40386c:	br	x17

0000000000403870 <bfd_arch_bits_per_address@plt>:
  403870:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403874:	ldr	x17, [x16, #1152]
  403878:	add	x16, x16, #0x480
  40387c:	br	x17

0000000000403880 <fprintf@plt>:
  403880:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403884:	ldr	x17, [x16, #1160]
  403888:	add	x16, x16, #0x488
  40388c:	br	x17

0000000000403890 <setlocale@plt>:
  403890:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  403894:	ldr	x17, [x16, #1168]
  403898:	add	x16, x16, #0x490
  40389c:	br	x17

00000000004038a0 <ferror@plt>:
  4038a0:	adrp	x16, 470000 <memcpy@GLIBC_2.17>
  4038a4:	ldr	x17, [x16, #1176]
  4038a8:	add	x16, x16, #0x498
  4038ac:	br	x17

Disassembly of section .text:

00000000004038b0 <error@@Base-0x3d790>:
  4038b0:	stp	x29, x30, [sp, #-128]!
  4038b4:	mov	x29, sp
  4038b8:	stp	x19, x20, [sp, #16]
  4038bc:	adrp	x19, 44d000 <warn@@Base+0xb9e8>
  4038c0:	add	x19, x19, #0xd68
  4038c4:	stp	x21, x22, [sp, #32]
  4038c8:	stp	x23, x24, [sp, #48]
  4038cc:	stp	x25, x26, [sp, #64]
  4038d0:	str	x27, [sp, #80]
  4038d4:	str	x1, [sp, #96]
  4038d8:	mov	x1, x19
  4038dc:	str	w0, [sp, #108]
  4038e0:	mov	w0, #0x5                   	// #5
  4038e4:	bl	403890 <setlocale@plt>
  4038e8:	mov	x1, x19
  4038ec:	mov	w0, #0x0                   	// #0
  4038f0:	bl	403890 <setlocale@plt>
  4038f4:	adrp	x19, 447000 <warn@@Base+0x59e8>
  4038f8:	adrp	x1, 447000 <warn@@Base+0x59e8>
  4038fc:	add	x1, x1, #0x4e8
  403900:	add	x19, x19, #0x500
  403904:	mov	x0, x19
  403908:	bl	403230 <bindtextdomain@plt>
  40390c:	mov	x0, x19
  403910:	bl	403470 <textdomain@plt>
  403914:	ldr	x0, [sp, #96]
  403918:	adrp	x19, 475000 <_bfd_std_section+0x3120>
  40391c:	ldr	x0, [x0]
  403920:	str	x0, [x19, #744]
  403924:	bl	4032c0 <xmalloc_set_program_name@plt>
  403928:	ldr	x0, [x19, #744]
  40392c:	bl	4035c0 <bfd_set_error_program_name@plt>
  403930:	add	x1, sp, #0x60
  403934:	add	x0, sp, #0x6c
  403938:	bl	4429a8 <warn@@Base+0x1390>
  40393c:	bl	403310 <bfd_init@plt>
  403940:	cmp	w0, #0x118
  403944:	b.ne	404270 <ferror@plt+0x9d0>  // b.any
  403948:	adrp	x19, 470000 <memcpy@GLIBC_2.17>
  40394c:	adrp	x22, 447000 <warn@@Base+0x59e8>
  403950:	adrp	x21, 447000 <warn@@Base+0x59e8>
  403954:	adrp	x20, 472000 <_bfd_std_section+0x120>
  403958:	add	x19, x19, #0x4b0
  40395c:	add	x22, x22, #0x710
  403960:	add	x21, x21, #0xaa0
  403964:	add	x20, x20, #0x348
  403968:	mov	w23, #0x0                   	// #0
  40396c:	mov	x24, #0x0                   	// #0
  403970:	bl	440218 <ferror@plt+0x3c978>
  403974:	ldr	w0, [sp, #108]
  403978:	add	x3, x19, #0x18
  40397c:	ldr	x1, [sp, #96]
  403980:	mov	x2, x22
  403984:	mov	x4, #0x0                   	// #0
  403988:	bl	403490 <getopt_long@plt>
  40398c:	cmn	w0, #0x1
  403990:	b.eq	403a18 <ferror@plt+0x178>  // b.none
  403994:	cmp	w0, #0xa7
  403998:	b.hi	404244 <ferror@plt+0x9a4>  // b.pmore
  40399c:	ldrh	w0, [x21, w0, uxtw #1]
  4039a0:	adr	x1, 4039ac <ferror@plt+0x10c>
  4039a4:	add	x0, x1, w0, sxth #2
  4039a8:	br	x0
  4039ac:	adrp	x0, 471000 <_sch_istable+0x1478>
  4039b0:	mov	w26, #0x1                   	// #1
  4039b4:	str	w26, [x20, #316]
  4039b8:	ldr	x25, [x0, #3784]
  4039bc:	str	wzr, [x20, #400]
  4039c0:	str	wzr, [x20, #404]
  4039c4:	cbz	x25, 403974 <ferror@plt+0xd4>
  4039c8:	adrp	x1, 447000 <warn@@Base+0x59e8>
  4039cc:	mov	x0, x25
  4039d0:	add	x1, x1, #0x670
  4039d4:	bl	4034a0 <strcmp@plt>
  4039d8:	cbnz	w0, 40413c <ferror@plt+0x89c>
  4039dc:	str	w26, [x20, #400]
  4039e0:	b	403974 <ferror@plt+0xd4>
  4039e4:	adrp	x0, 471000 <_sch_istable+0x1478>
  4039e8:	ldr	x0, [x0, #3784]
  4039ec:	bl	4032d0 <xstrdup@plt>
  4039f0:	str	x0, [x20, #296]
  4039f4:	ldr	w0, [sp, #108]
  4039f8:	add	x3, x19, #0x18
  4039fc:	ldr	x1, [sp, #96]
  403a00:	mov	x2, x22
  403a04:	mov	x4, #0x0                   	// #0
  403a08:	bl	403490 <getopt_long@plt>
  403a0c:	cmn	w0, #0x1
  403a10:	b.ne	403994 <ferror@plt+0xf4>  // b.any
  403a14:	nop
  403a18:	adrp	x21, 472000 <_bfd_std_section+0x120>
  403a1c:	add	x21, x21, #0x348
  403a20:	ldr	w0, [x21, #416]
  403a24:	cbnz	w0, 40416c <ferror@plt+0x8cc>
  403a28:	cbz	w23, 404288 <ferror@plt+0x9e8>
  403a2c:	ldr	w0, [x21, #412]
  403a30:	cbnz	w0, 404194 <ferror@plt+0x8f4>
  403a34:	adrp	x25, 471000 <_sch_istable+0x1478>
  403a38:	ldr	w20, [sp, #108]
  403a3c:	ldr	w19, [x25, #3792]
  403a40:	cmp	w19, w20
  403a44:	b.eq	4041c0 <ferror@plt+0x920>  // b.none
  403a48:	b.ge	403ad4 <ferror@plt+0x234>  // b.tcont
  403a4c:	add	x25, x25, #0xed0
  403a50:	mov	w26, #0x1                   	// #1
  403a54:	b	403aa0 <ferror@plt+0x200>
  403a58:	mov	x1, x24
  403a5c:	mov	x0, x23
  403a60:	bl	403130 <bfd_openr@plt>
  403a64:	mov	x22, x0
  403a68:	cbz	x0, 404184 <ferror@plt+0x8e4>
  403a6c:	sub	w20, w20, #0x1
  403a70:	mov	w1, #0x0                   	// #0
  403a74:	bl	408bc8 <ferror@plt+0x5328>
  403a78:	mov	x0, x22
  403a7c:	cmp	w20, w19
  403a80:	b.eq	40417c <ferror@plt+0x8dc>  // b.none
  403a84:	bl	403680 <bfd_close@plt>
  403a88:	ldr	w19, [x25]
  403a8c:	ldr	w20, [sp, #108]
  403a90:	add	w19, w19, #0x1
  403a94:	str	w19, [x25]
  403a98:	cmp	w19, w20
  403a9c:	b.ge	403ad4 <ferror@plt+0x234>  // b.tcont
  403aa0:	ldr	x0, [sp, #96]
  403aa4:	ldr	x23, [x0, w19, sxtw #3]
  403aa8:	mov	x0, x23
  403aac:	bl	440a90 <ferror@plt+0x3d1f0>
  403ab0:	cmp	x0, #0x0
  403ab4:	b.gt	403a58 <ferror@plt+0x1b8>
  403ab8:	str	w26, [x21, #8]
  403abc:	ldr	w19, [x25]
  403ac0:	ldr	w20, [sp, #108]
  403ac4:	add	w19, w19, #0x1
  403ac8:	str	w19, [x25]
  403acc:	cmp	w19, w20
  403ad0:	b.lt	403aa0 <ferror@plt+0x200>  // b.tstop
  403ad4:	ldr	x19, [x21, #160]
  403ad8:	mov	x0, x19
  403adc:	cbz	x19, 403b2c <ferror@plt+0x28c>
  403ae0:	ldr	w1, [x0, #8]
  403ae4:	cbnz	w1, 4040b4 <ferror@plt+0x814>
  403ae8:	ldr	x0, [x0, #16]
  403aec:	cbnz	x0, 403ae0 <ferror@plt+0x240>
  403af0:	adrp	x20, 447000 <warn@@Base+0x59e8>
  403af4:	add	x20, x20, #0x750
  403af8:	mov	w22, #0x1                   	// #1
  403afc:	nop
  403b00:	mov	x1, x20
  403b04:	mov	w2, #0x5                   	// #5
  403b08:	mov	x0, #0x0                   	// #0
  403b0c:	bl	403700 <dcgettext@plt>
  403b10:	ldr	x1, [x19]
  403b14:	bl	440148 <ferror@plt+0x3c8a8>
  403b18:	str	w22, [x21, #8]
  403b1c:	mov	x0, x19
  403b20:	ldr	x19, [x19, #16]
  403b24:	bl	403510 <free@plt>
  403b28:	cbnz	x19, 403b00 <ferror@plt+0x260>
  403b2c:	ldr	x0, [x21, #288]
  403b30:	bl	403510 <free@plt>
  403b34:	ldr	x0, [x21, #296]
  403b38:	bl	403510 <free@plt>
  403b3c:	ldr	x0, [x21, #392]
  403b40:	bl	403510 <free@plt>
  403b44:	ldr	w0, [x21, #8]
  403b48:	ldp	x19, x20, [sp, #16]
  403b4c:	ldp	x21, x22, [sp, #32]
  403b50:	ldp	x23, x24, [sp, #48]
  403b54:	ldp	x25, x26, [sp, #64]
  403b58:	ldr	x27, [sp, #80]
  403b5c:	ldp	x29, x30, [sp], #128
  403b60:	ret
  403b64:	adrp	x1, 471000 <_sch_istable+0x1478>
  403b68:	mov	w0, #0x1                   	// #1
  403b6c:	mov	w23, w0
  403b70:	str	w0, [x20, #284]
  403b74:	ldr	x0, [x1, #3784]
  403b78:	bl	4032d0 <xstrdup@plt>
  403b7c:	str	x0, [x20, #288]
  403b80:	b	403974 <ferror@plt+0xd4>
  403b84:	adrp	x0, 471000 <_sch_istable+0x1478>
  403b88:	mov	w23, #0x1                   	// #1
  403b8c:	str	w23, [x20, #256]
  403b90:	ldr	x0, [x0, #3784]
  403b94:	str	w23, [x20, #336]
  403b98:	cbz	x0, 4041a0 <ferror@plt+0x900>
  403b9c:	bl	405498 <ferror@plt+0x1bf8>
  403ba0:	bl	4032d0 <xstrdup@plt>
  403ba4:	str	x0, [x20, #392]
  403ba8:	b	403974 <ferror@plt+0xd4>
  403bac:	mov	w0, #0x1                   	// #1
  403bb0:	str	w0, [x20, #364]
  403bb4:	b	403974 <ferror@plt+0xd4>
  403bb8:	ldr	w0, [x19, #4]
  403bbc:	orr	w0, w0, #0x40000
  403bc0:	str	w0, [x19, #4]
  403bc4:	b	403974 <ferror@plt+0xd4>
  403bc8:	ldr	w0, [x19, #4]
  403bcc:	and	w0, w0, #0xfffbffff
  403bd0:	str	w0, [x19, #4]
  403bd4:	b	403974 <ferror@plt+0xd4>
  403bd8:	adrp	x0, 471000 <_sch_istable+0x1478>
  403bdc:	add	x1, sp, #0x78
  403be0:	mov	w2, #0x0                   	// #0
  403be4:	ldr	x0, [x0, #3784]
  403be8:	bl	402fc0 <strtoul@plt>
  403bec:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  403bf0:	mov	w2, #0x1                   	// #1
  403bf4:	str	w2, [x20, #232]
  403bf8:	str	x0, [x1, #736]
  403bfc:	b	403974 <ferror@plt+0xd4>
  403c00:	adrp	x0, 472000 <_bfd_std_section+0x120>
  403c04:	mov	w1, #0x1                   	// #1
  403c08:	str	w1, [x0, #4024]
  403c0c:	b	403974 <ferror@plt+0xd4>
  403c10:	adrp	x0, 471000 <_sch_istable+0x1478>
  403c14:	add	x1, sp, #0x78
  403c18:	mov	w2, #0x0                   	// #0
  403c1c:	ldr	x0, [x0, #3784]
  403c20:	bl	402fc0 <strtoul@plt>
  403c24:	adrp	x1, 470000 <memcpy@GLIBC_2.17>
  403c28:	str	w0, [x1, #3048]
  403c2c:	b	403974 <ferror@plt+0xd4>
  403c30:	adrp	x0, 471000 <_sch_istable+0x1478>
  403c34:	adrp	x1, 447000 <warn@@Base+0x59e8>
  403c38:	add	x1, x1, #0x560
  403c3c:	ldr	x0, [x0, #3784]
  403c40:	bl	440a38 <ferror@plt+0x3d198>
  403c44:	str	x0, [x20, #136]
  403c48:	b	403974 <ferror@plt+0xd4>
  403c4c:	adrp	x0, 471000 <_sch_istable+0x1478>
  403c50:	mov	w2, #0x0                   	// #0
  403c54:	mov	x1, #0x0                   	// #0
  403c58:	ldr	x0, [x0, #3784]
  403c5c:	bl	402fc0 <strtoul@plt>
  403c60:	str	w0, [x20, #328]
  403c64:	cmp	w0, #0x0
  403c68:	b.gt	403974 <ferror@plt+0xd4>
  403c6c:	adrp	x1, 447000 <warn@@Base+0x59e8>
  403c70:	add	x1, x1, #0x640
  403c74:	mov	w2, #0x5                   	// #5
  403c78:	mov	x0, #0x0                   	// #0
  403c7c:	bl	403700 <dcgettext@plt>
  403c80:	bl	4400d0 <ferror@plt+0x3c830>
  403c84:	adrp	x0, 471000 <_sch_istable+0x1478>
  403c88:	mov	w2, #0xa                   	// #10
  403c8c:	mov	x1, #0x0                   	// #0
  403c90:	ldr	x0, [x0, #3784]
  403c94:	bl	4034e0 <strtol@plt>
  403c98:	str	w0, [x20, #360]
  403c9c:	tbz	w0, #31, 403974 <ferror@plt+0xd4>
  403ca0:	adrp	x1, 447000 <warn@@Base+0x59e8>
  403ca4:	add	x1, x1, #0x610
  403ca8:	mov	w2, #0x5                   	// #5
  403cac:	mov	x0, #0x0                   	// #0
  403cb0:	bl	403700 <dcgettext@plt>
  403cb4:	bl	4400d0 <ferror@plt+0x3c830>
  403cb8:	adrp	x0, 471000 <_sch_istable+0x1478>
  403cbc:	ldr	x25, [x0, #3784]
  403cc0:	str	x25, [x20, #344]
  403cc4:	mov	x0, x25
  403cc8:	bl	402fd0 <strlen@plt>
  403ccc:	str	x0, [x20, #352]
  403cd0:	sub	x0, x0, #0x1
  403cd4:	ldrb	w1, [x25, x0]
  403cd8:	cmp	w1, #0x2f
  403cdc:	b.ne	403974 <ferror@plt+0xd4>  // b.any
  403ce0:	mov	x2, x0
  403ce4:	sub	x0, x0, #0x1
  403ce8:	ldrb	w1, [x25, x0]
  403cec:	cmp	w1, #0x2f
  403cf0:	b.eq	403ce0 <ferror@plt+0x440>  // b.none
  403cf4:	str	x2, [x20, #352]
  403cf8:	b	403974 <ferror@plt+0xd4>
  403cfc:	adrp	x0, 471000 <_sch_istable+0x1478>
  403d00:	mov	w23, #0x1                   	// #1
  403d04:	str	w23, [x20, #272]
  403d08:	ldr	x0, [x0, #3784]
  403d0c:	cbz	x0, 4040d8 <ferror@plt+0x838>
  403d10:	bl	42c750 <ferror@plt+0x28eb0>
  403d14:	b	403974 <ferror@plt+0xd4>
  403d18:	adrp	x0, 471000 <_sch_istable+0x1478>
  403d1c:	adrp	x1, 447000 <warn@@Base+0x59e8>
  403d20:	add	x1, x1, #0x5c0
  403d24:	ldr	x0, [x0, #3784]
  403d28:	bl	440a38 <ferror@plt+0x3d198>
  403d2c:	str	x0, [x19, #16]
  403d30:	ldr	x1, [x19, #8]
  403d34:	cmp	x0, x1
  403d38:	ccmn	x1, #0x1, #0x4, ls  // ls = plast
  403d3c:	b.eq	403974 <ferror@plt+0xd4>  // b.none
  403d40:	adrp	x1, 447000 <warn@@Base+0x59e8>
  403d44:	add	x1, x1, #0x5d0
  403d48:	mov	w2, #0x5                   	// #5
  403d4c:	mov	x0, #0x0                   	// #0
  403d50:	bl	403700 <dcgettext@plt>
  403d54:	bl	4400d0 <ferror@plt+0x3c830>
  403d58:	adrp	x0, 471000 <_sch_istable+0x1478>
  403d5c:	add	x27, x0, #0xec8
  403d60:	ldr	x26, [x0, #3784]
  403d64:	mov	x0, x26
  403d68:	bl	402fd0 <strlen@plt>
  403d6c:	mov	x25, x0
  403d70:	adrp	x1, 447000 <warn@@Base+0x59e8>
  403d74:	mov	x0, x26
  403d78:	mov	x2, x25
  403d7c:	add	x1, x1, #0x6d8
  403d80:	bl	403220 <strncmp@plt>
  403d84:	cbnz	w0, 4040f0 <ferror@plt+0x850>
  403d88:	str	wzr, [x19]
  403d8c:	b	403974 <ferror@plt+0xd4>
  403d90:	mov	w0, #0x1                   	// #1
  403d94:	str	w0, [x20, #332]
  403d98:	b	403974 <ferror@plt+0xd4>
  403d9c:	adrp	x0, 471000 <_sch_istable+0x1478>
  403da0:	adrp	x1, 447000 <warn@@Base+0x59e8>
  403da4:	add	x1, x1, #0x570
  403da8:	ldr	x0, [x0, #3784]
  403dac:	bl	440a38 <ferror@plt+0x3d198>
  403db0:	str	x0, [x19, #8]
  403db4:	ldr	x1, [x19, #16]
  403db8:	cmp	x0, x1
  403dbc:	ccmn	x1, #0x1, #0x4, cs  // cs = hs, nlast
  403dc0:	b.eq	403974 <ferror@plt+0xd4>  // b.none
  403dc4:	adrp	x1, 447000 <warn@@Base+0x59e8>
  403dc8:	add	x1, x1, #0x580
  403dcc:	mov	w2, #0x5                   	// #5
  403dd0:	mov	x0, #0x0                   	// #0
  403dd4:	bl	403700 <dcgettext@plt>
  403dd8:	bl	4400d0 <ferror@plt+0x3c830>
  403ddc:	mov	w0, #0x1                   	// #1
  403de0:	mov	w23, w0
  403de4:	stp	w0, w0, [x20, #236]
  403de8:	str	w0, [x20, #244]
  403dec:	str	w0, [x20, #264]
  403df0:	str	w0, [x20, #268]
  403df4:	str	w0, [x20, #276]
  403df8:	b	403974 <ferror@plt+0xd4>
  403dfc:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  403e00:	mov	w0, #0x1                   	// #1
  403e04:	str	w0, [x20, #216]
  403e08:	str	w0, [x1, #688]
  403e0c:	b	403974 <ferror@plt+0xd4>
  403e10:	mov	w0, #0x1                   	// #1
  403e14:	mov	w23, w0
  403e18:	str	w0, [x20, #264]
  403e1c:	b	403974 <ferror@plt+0xd4>
  403e20:	mov	w0, #0x1                   	// #1
  403e24:	mov	w23, w0
  403e28:	str	w0, [x20, #308]
  403e2c:	b	403974 <ferror@plt+0xd4>
  403e30:	mov	w0, #0x1                   	// #1
  403e34:	mov	w23, w0
  403e38:	str	w0, [x20, #268]
  403e3c:	b	403974 <ferror@plt+0xd4>
  403e40:	mov	w0, #0x1                   	// #1
  403e44:	mov	w23, w0
  403e48:	str	w0, [x20, #244]
  403e4c:	b	403974 <ferror@plt+0xd4>
  403e50:	adrp	x0, 471000 <_sch_istable+0x1478>
  403e54:	ldr	x0, [x0, #3784]
  403e58:	str	x0, [x20, #104]
  403e5c:	b	403974 <ferror@plt+0xd4>
  403e60:	mov	w0, #0x1                   	// #1
  403e64:	str	w0, [x20, #224]
  403e68:	b	403974 <ferror@plt+0xd4>
  403e6c:	ldr	x25, [x20, #160]
  403e70:	adrp	x0, 471000 <_sch_istable+0x1478>
  403e74:	ldr	x26, [x0, #3784]
  403e78:	cbz	x25, 403e98 <ferror@plt+0x5f8>
  403e7c:	nop
  403e80:	ldr	x0, [x25]
  403e84:	mov	x1, x26
  403e88:	bl	4034a0 <strcmp@plt>
  403e8c:	cbz	w0, 403974 <ferror@plt+0xd4>
  403e90:	ldr	x25, [x25, #16]
  403e94:	cbnz	x25, 403e80 <ferror@plt+0x5e0>
  403e98:	mov	x0, #0x18                  	// #24
  403e9c:	bl	4032a0 <xmalloc@plt>
  403ea0:	ldr	x1, [x20, #160]
  403ea4:	str	x26, [x0]
  403ea8:	str	wzr, [x0, #8]
  403eac:	str	x1, [x0, #16]
  403eb0:	str	x0, [x20, #160]
  403eb4:	b	403974 <ferror@plt+0xd4>
  403eb8:	mov	w0, #0x1                   	// #1
  403ebc:	mov	w23, w0
  403ec0:	str	w0, [x20, #412]
  403ec4:	b	403974 <ferror@plt+0xd4>
  403ec8:	mov	w0, #0x1                   	// #1
  403ecc:	mov	w23, w0
  403ed0:	str	w0, [x20, #240]
  403ed4:	b	403974 <ferror@plt+0xd4>
  403ed8:	mov	w0, #0x1                   	// #1
  403edc:	mov	w23, w0
  403ee0:	str	w0, [x20, #172]
  403ee4:	str	w0, [x20, #228]
  403ee8:	str	w0, [x20, #260]
  403eec:	b	403974 <ferror@plt+0xd4>
  403ef0:	adrp	x1, 471000 <_sch_istable+0x1478>
  403ef4:	mov	w0, #0x1                   	// #1
  403ef8:	mov	w23, w0
  403efc:	str	w0, [x20, #256]
  403f00:	ldr	x0, [x1, #3784]
  403f04:	str	x0, [x20, #96]
  403f08:	b	403974 <ferror@plt+0xd4>
  403f0c:	adrp	x0, 471000 <_sch_istable+0x1478>
  403f10:	ldr	x24, [x0, #3784]
  403f14:	b	403974 <ferror@plt+0xd4>
  403f18:	mov	w0, #0x1                   	// #1
  403f1c:	mov	w23, w0
  403f20:	str	w0, [x20, #276]
  403f24:	b	403974 <ferror@plt+0xd4>
  403f28:	mov	w0, #0x1                   	// #1
  403f2c:	mov	w23, w0
  403f30:	str	w0, [x20, #260]
  403f34:	b	403974 <ferror@plt+0xd4>
  403f38:	mov	w0, #0x1                   	// #1
  403f3c:	mov	w23, w0
  403f40:	str	w0, [x20, #236]
  403f44:	b	403974 <ferror@plt+0xd4>
  403f48:	adrp	x0, 471000 <_sch_istable+0x1478>
  403f4c:	mov	w23, #0x1                   	// #1
  403f50:	str	w23, [x20, #272]
  403f54:	ldr	x0, [x0, #3784]
  403f58:	cbz	x0, 4040d8 <ferror@plt+0x838>
  403f5c:	bl	42c878 <ferror@plt+0x28fd8>
  403f60:	b	403974 <ferror@plt+0xd4>
  403f64:	mov	w0, #0x1                   	// #1
  403f68:	mov	w23, w0
  403f6c:	str	w0, [x20, #416]
  403f70:	b	403974 <ferror@plt+0xd4>
  403f74:	mov	w0, #0x1                   	// #1
  403f78:	mov	w23, w0
  403f7c:	str	w0, [x20, #280]
  403f80:	b	403974 <ferror@plt+0xd4>
  403f84:	mov	w0, #0x1                   	// #1
  403f88:	mov	w23, w0
  403f8c:	str	w0, [x20, #256]
  403f90:	str	w0, [x20, #336]
  403f94:	b	403974 <ferror@plt+0xd4>
  403f98:	mov	w0, #0x1                   	// #1
  403f9c:	mov	w23, w0
  403fa0:	str	w0, [x20, #120]
  403fa4:	b	403974 <ferror@plt+0xd4>
  403fa8:	adrp	x0, 471000 <_sch_istable+0x1478>
  403fac:	mov	w23, #0x1                   	// #1
  403fb0:	ldr	x0, [x0, #3784]
  403fb4:	str	x0, [x20, #248]
  403fb8:	b	403974 <ferror@plt+0xd4>
  403fbc:	ldr	x1, [x20, #112]
  403fc0:	adrp	x0, 471000 <_sch_istable+0x1478>
  403fc4:	ldr	x0, [x0, #3784]
  403fc8:	cbz	x1, 403fe4 <ferror@plt+0x744>
  403fcc:	mov	x2, x0
  403fd0:	mov	x3, #0x0                   	// #0
  403fd4:	mov	x0, x1
  403fd8:	adrp	x1, 447000 <warn@@Base+0x59e8>
  403fdc:	add	x1, x1, #0x538
  403fe0:	bl	403210 <concat@plt>
  403fe4:	bl	403720 <remove_whitespace_and_extra_commas@plt>
  403fe8:	str	x0, [x20, #112]
  403fec:	b	403974 <ferror@plt+0xd4>
  403ff0:	adrp	x0, 471000 <_sch_istable+0x1478>
  403ff4:	ldr	x25, [x0, #3784]
  403ff8:	ldrb	w0, [x25]
  403ffc:	cbz	w0, 403974 <ferror@plt+0xd4>
  404000:	ldr	w1, [x20, #368]
  404004:	ldr	x0, [x20, #376]
  404008:	add	w1, w1, #0x1
  40400c:	str	w1, [x20, #368]
  404010:	sbfiz	x1, x1, #3, #32
  404014:	bl	4031f0 <xrealloc@plt>
  404018:	str	x0, [x20, #376]
  40401c:	ldr	w1, [x20, #368]
  404020:	add	x0, x0, w1, sxtw #3
  404024:	stur	x25, [x0, #-8]
  404028:	b	403974 <ferror@plt+0xd4>
  40402c:	mov	w0, #0x1                   	// #1
  404030:	mov	w23, w0
  404034:	str	w0, [x20, #304]
  404038:	b	403974 <ferror@plt+0xd4>
  40403c:	mov	w0, #0x1                   	// #1
  404040:	str	w0, [x20, #208]
  404044:	b	403974 <ferror@plt+0xd4>
  404048:	adrp	x0, 471000 <_sch_istable+0x1478>
  40404c:	ldr	x0, [x0, #3784]
  404050:	ldrb	w1, [x0]
  404054:	cmp	w1, #0x42
  404058:	b.eq	4040e0 <ferror@plt+0x840>  // b.none
  40405c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  404060:	add	x1, x1, #0xbd0
  404064:	bl	4034a0 <strcmp@plt>
  404068:	cbnz	w0, 404298 <ferror@plt+0x9f8>
  40406c:	mov	w0, #0x1                   	// #1
  404070:	str	w0, [x19]
  404074:	b	403974 <ferror@plt+0xd4>
  404078:	mov	w0, #0x1                   	// #1
  40407c:	mov	w23, w0
  404080:	str	w0, [x20, #256]
  404084:	str	w0, [x20, #312]
  404088:	b	403974 <ferror@plt+0xd4>
  40408c:	adrp	x0, 471000 <_sch_istable+0x1478>
  404090:	add	x25, x0, #0xec8
  404094:	mov	w1, #0x1                   	// #1
  404098:	str	w1, [x20, #172]
  40409c:	ldr	x0, [x0, #3784]
  4040a0:	cbz	x0, 403974 <ferror@plt+0xd4>
  4040a4:	bl	402fb0 <cplus_demangle_name_to_style@plt>
  4040a8:	cbz	w0, 404254 <ferror@plt+0x9b4>
  4040ac:	bl	4030e0 <cplus_demangle_set_style@plt>
  4040b0:	b	403974 <ferror@plt+0xd4>
  4040b4:	mov	x0, x19
  4040b8:	ldr	x19, [x19, #16]
  4040bc:	bl	403510 <free@plt>
  4040c0:	cbz	x19, 403b2c <ferror@plt+0x28c>
  4040c4:	mov	x0, x19
  4040c8:	ldr	x19, [x19, #16]
  4040cc:	bl	403510 <free@plt>
  4040d0:	cbnz	x19, 4040b4 <ferror@plt+0x814>
  4040d4:	b	403b2c <ferror@plt+0x28c>
  4040d8:	bl	42ca60 <ferror@plt+0x291c0>
  4040dc:	b	403974 <ferror@plt+0xd4>
  4040e0:	ldrb	w1, [x0, #1]
  4040e4:	cbnz	w1, 40405c <ferror@plt+0x7bc>
  4040e8:	str	wzr, [x19]
  4040ec:	b	403974 <ferror@plt+0xd4>
  4040f0:	adrp	x1, 447000 <warn@@Base+0x59e8>
  4040f4:	mov	x2, x25
  4040f8:	mov	x0, x26
  4040fc:	add	x1, x1, #0x6e0
  404100:	bl	403220 <strncmp@plt>
  404104:	cbz	w0, 40406c <ferror@plt+0x7cc>
  404108:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40410c:	mov	w2, #0x5                   	// #5
  404110:	add	x1, x1, #0x6e8
  404114:	mov	x0, #0x0                   	// #0
  404118:	bl	403700 <dcgettext@plt>
  40411c:	ldr	x1, [x27]
  404120:	bl	440148 <ferror@plt+0x3c8a8>
  404124:	adrp	x0, 471000 <_sch_istable+0x1478>
  404128:	adrp	x2, 472000 <_bfd_std_section+0x120>
  40412c:	mov	w1, #0x1                   	// #1
  404130:	ldr	x0, [x0, #3776]
  404134:	str	w1, [x2, #848]
  404138:	bl	404408 <ferror@plt+0xb68>
  40413c:	adrp	x1, 447000 <warn@@Base+0x59e8>
  404140:	mov	x0, x25
  404144:	add	x1, x1, #0x678
  404148:	bl	4034a0 <strcmp@plt>
  40414c:	cbz	w0, 4041b4 <ferror@plt+0x914>
  404150:	adrp	x1, 447000 <warn@@Base+0x59e8>
  404154:	mov	x0, x25
  404158:	add	x1, x1, #0x688
  40415c:	bl	4034a0 <strcmp@plt>
  404160:	cbnz	w0, 404214 <ferror@plt+0x974>
  404164:	str	wzr, [x20, #316]
  404168:	b	403974 <ferror@plt+0xd4>
  40416c:	adrp	x0, 447000 <warn@@Base+0x59e8>
  404170:	add	x0, x0, #0x740
  404174:	bl	440ec8 <ferror@plt+0x3d628>
  404178:	b	403a28 <ferror@plt+0x188>
  40417c:	bl	403430 <bfd_close_all_done@plt>
  404180:	b	403a88 <ferror@plt+0x1e8>
  404184:	mov	x0, x23
  404188:	bl	43fd00 <ferror@plt+0x3c460>
  40418c:	str	w26, [x21, #8]
  404190:	b	403abc <ferror@plt+0x21c>
  404194:	bl	440480 <ferror@plt+0x3cbe0>
  404198:	str	w0, [x21, #8]
  40419c:	b	403ad4 <ferror@plt+0x234>
  4041a0:	adrp	x0, 447000 <warn@@Base+0x59e8>
  4041a4:	add	x0, x0, #0x708
  4041a8:	bl	4032d0 <xstrdup@plt>
  4041ac:	str	x0, [x20, #392]
  4041b0:	b	403974 <ferror@plt+0xd4>
  4041b4:	str	w26, [x20, #400]
  4041b8:	str	w26, [x20, #404]
  4041bc:	b	403974 <ferror@plt+0xd4>
  4041c0:	adrp	x19, 447000 <warn@@Base+0x59e8>
  4041c4:	add	x19, x19, #0x748
  4041c8:	mov	x0, x19
  4041cc:	bl	440a90 <ferror@plt+0x3d1f0>
  4041d0:	cmp	x0, #0x0
  4041d4:	b.le	404208 <ferror@plt+0x968>
  4041d8:	mov	x1, x24
  4041dc:	mov	x0, x19
  4041e0:	bl	403130 <bfd_openr@plt>
  4041e4:	mov	x20, x0
  4041e8:	cbz	x0, 404200 <ferror@plt+0x960>
  4041ec:	mov	w1, #0x0                   	// #0
  4041f0:	bl	408bc8 <ferror@plt+0x5328>
  4041f4:	mov	x0, x20
  4041f8:	bl	403430 <bfd_close_all_done@plt>
  4041fc:	b	403ad4 <ferror@plt+0x234>
  404200:	mov	x0, x19
  404204:	bl	43fd00 <ferror@plt+0x3c460>
  404208:	mov	w0, #0x1                   	// #1
  40420c:	str	w0, [x21, #8]
  404210:	b	403ad4 <ferror@plt+0x234>
  404214:	adrp	x1, 447000 <warn@@Base+0x59e8>
  404218:	add	x1, x1, #0x690
  40421c:	mov	w2, #0x5                   	// #5
  404220:	mov	x0, #0x0                   	// #0
  404224:	bl	403700 <dcgettext@plt>
  404228:	bl	43fd00 <ferror@plt+0x3c460>
  40422c:	str	w26, [x20, #8]
  404230:	b	403974 <ferror@plt+0xd4>
  404234:	adrp	x0, 471000 <_sch_istable+0x1478>
  404238:	mov	w1, #0x0                   	// #0
  40423c:	ldr	x0, [x0, #3800]
  404240:	bl	404408 <ferror@plt+0xb68>
  404244:	adrp	x0, 471000 <_sch_istable+0x1478>
  404248:	mov	w1, #0x1                   	// #1
  40424c:	ldr	x0, [x0, #3776]
  404250:	bl	404408 <ferror@plt+0xb68>
  404254:	adrp	x1, 447000 <warn@@Base+0x59e8>
  404258:	mov	w2, #0x5                   	// #5
  40425c:	add	x1, x1, #0x540
  404260:	mov	x0, #0x0                   	// #0
  404264:	bl	403700 <dcgettext@plt>
  404268:	ldr	x1, [x25]
  40426c:	bl	4400d0 <ferror@plt+0x3c830>
  404270:	adrp	x1, 447000 <warn@@Base+0x59e8>
  404274:	add	x1, x1, #0x510
  404278:	mov	w2, #0x5                   	// #5
  40427c:	mov	x0, #0x0                   	// #0
  404280:	bl	403700 <dcgettext@plt>
  404284:	bl	4400d0 <ferror@plt+0x3c830>
  404288:	adrp	x0, 471000 <_sch_istable+0x1478>
  40428c:	mov	w1, #0x2                   	// #2
  404290:	ldr	x0, [x0, #3776]
  404294:	bl	404408 <ferror@plt+0xb68>
  404298:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40429c:	add	x1, x1, #0x6c0
  4042a0:	mov	w2, #0x5                   	// #5
  4042a4:	mov	x0, #0x0                   	// #0
  4042a8:	bl	403700 <dcgettext@plt>
  4042ac:	bl	43fd00 <ferror@plt+0x3c460>
  4042b0:	b	404124 <ferror@plt+0x884>
  4042b4:	mov	x29, #0x0                   	// #0
  4042b8:	mov	x30, #0x0                   	// #0
  4042bc:	mov	x5, x0
  4042c0:	ldr	x1, [sp]
  4042c4:	add	x2, sp, #0x8
  4042c8:	mov	x6, sp
  4042cc:	movz	x0, #0x0, lsl #48
  4042d0:	movk	x0, #0x0, lsl #32
  4042d4:	movk	x0, #0x40, lsl #16
  4042d8:	movk	x0, #0x38b0
  4042dc:	movz	x3, #0x0, lsl #48
  4042e0:	movk	x3, #0x0, lsl #32
  4042e4:	movk	x3, #0x44, lsl #16
  4042e8:	movk	x3, #0x54f8
  4042ec:	movz	x4, #0x0, lsl #48
  4042f0:	movk	x4, #0x0, lsl #32
  4042f4:	movk	x4, #0x44, lsl #16
  4042f8:	movk	x4, #0x5578
  4042fc:	bl	403250 <__libc_start_main@plt>
  404300:	bl	403400 <abort@plt>
  404304:	adrp	x0, 46f000 <warn@@Base+0x2d9e8>
  404308:	ldr	x0, [x0, #4048]
  40430c:	cbz	x0, 404314 <ferror@plt+0xa74>
  404310:	b	4033b0 <__gmon_start__@plt>
  404314:	ret
  404318:	adrp	x0, 471000 <_sch_istable+0x1478>
  40431c:	add	x0, x0, #0xec0
  404320:	adrp	x1, 471000 <_sch_istable+0x1478>
  404324:	add	x1, x1, #0xec0
  404328:	cmp	x1, x0
  40432c:	b.eq	404344 <ferror@plt+0xaa4>  // b.none
  404330:	adrp	x1, 445000 <warn@@Base+0x39e8>
  404334:	ldr	x1, [x1, #1432]
  404338:	cbz	x1, 404344 <ferror@plt+0xaa4>
  40433c:	mov	x16, x1
  404340:	br	x16
  404344:	ret
  404348:	adrp	x0, 471000 <_sch_istable+0x1478>
  40434c:	add	x0, x0, #0xec0
  404350:	adrp	x1, 471000 <_sch_istable+0x1478>
  404354:	add	x1, x1, #0xec0
  404358:	sub	x1, x1, x0
  40435c:	lsr	x2, x1, #63
  404360:	add	x1, x2, x1, asr #3
  404364:	cmp	xzr, x1, asr #1
  404368:	asr	x1, x1, #1
  40436c:	b.eq	404384 <ferror@plt+0xae4>  // b.none
  404370:	adrp	x2, 445000 <warn@@Base+0x39e8>
  404374:	ldr	x2, [x2, #1440]
  404378:	cbz	x2, 404384 <ferror@plt+0xae4>
  40437c:	mov	x16, x2
  404380:	br	x16
  404384:	ret
  404388:	stp	x29, x30, [sp, #-32]!
  40438c:	mov	x29, sp
  404390:	str	x19, [sp, #16]
  404394:	adrp	x19, 472000 <_bfd_std_section+0x120>
  404398:	ldrb	w0, [x19, #832]
  40439c:	cbnz	w0, 4043ac <ferror@plt+0xb0c>
  4043a0:	bl	404318 <ferror@plt+0xa78>
  4043a4:	mov	w0, #0x1                   	// #1
  4043a8:	strb	w0, [x19, #832]
  4043ac:	ldr	x19, [sp, #16]
  4043b0:	ldp	x29, x30, [sp], #32
  4043b4:	ret
  4043b8:	b	404348 <ferror@plt+0xaa8>
  4043bc:	nop
  4043c0:	ldr	x2, [x0]
  4043c4:	ldr	x1, [x1]
  4043c8:	ldr	x3, [x2, #8]
  4043cc:	ldr	x0, [x1, #8]
  4043d0:	cmp	x3, x0
  4043d4:	b.hi	4043f4 <ferror@plt+0xb54>  // b.pmore
  4043d8:	mov	w0, #0xffffffff            	// #-1
  4043dc:	b.cc	4043f0 <ferror@plt+0xb50>  // b.lo, b.ul, b.last
  4043e0:	cmp	x2, x1
  4043e4:	mov	w3, #0x1                   	// #1
  4043e8:	csetm	w0, cc  // cc = lo, ul, last
  4043ec:	csel	w0, w0, w3, ls  // ls = plast
  4043f0:	ret
  4043f4:	mov	w0, #0x1                   	// #1
  4043f8:	ret
  4043fc:	nop
  404400:	mov	w0, #0x1                   	// #1
  404404:	ret
  404408:	stp	x29, x30, [sp, #-48]!
  40440c:	mov	w2, #0x5                   	// #5
  404410:	mov	x29, sp
  404414:	str	x21, [sp, #32]
  404418:	adrp	x21, 475000 <_bfd_std_section+0x3120>
  40441c:	stp	x19, x20, [sp, #16]
  404420:	mov	x19, x0
  404424:	mov	w20, w1
  404428:	mov	x0, #0x0                   	// #0
  40442c:	adrp	x1, 445000 <warn@@Base+0x39e8>
  404430:	add	x1, x1, #0x600
  404434:	bl	403700 <dcgettext@plt>
  404438:	ldr	x2, [x21, #744]
  40443c:	mov	x1, x0
  404440:	mov	x0, x19
  404444:	bl	403880 <fprintf@plt>
  404448:	mov	w2, #0x5                   	// #5
  40444c:	adrp	x1, 445000 <warn@@Base+0x39e8>
  404450:	mov	x0, #0x0                   	// #0
  404454:	add	x1, x1, #0x628
  404458:	bl	403700 <dcgettext@plt>
  40445c:	mov	x1, x0
  404460:	mov	x0, x19
  404464:	bl	403880 <fprintf@plt>
  404468:	mov	w2, #0x5                   	// #5
  40446c:	adrp	x1, 445000 <warn@@Base+0x39e8>
  404470:	mov	x0, #0x0                   	// #0
  404474:	add	x1, x1, #0x658
  404478:	bl	403700 <dcgettext@plt>
  40447c:	mov	x1, x0
  404480:	mov	x0, x19
  404484:	bl	403880 <fprintf@plt>
  404488:	mov	w2, #0x5                   	// #5
  40448c:	adrp	x1, 445000 <warn@@Base+0x39e8>
  404490:	mov	x0, #0x0                   	// #0
  404494:	add	x1, x1, #0x690
  404498:	bl	403700 <dcgettext@plt>
  40449c:	mov	x1, x0
  4044a0:	mov	x0, x19
  4044a4:	bl	403880 <fprintf@plt>
  4044a8:	cmp	w20, #0x2
  4044ac:	b.ne	4044b8 <ferror@plt+0xc18>  // b.any
  4044b0:	mov	w0, w20
  4044b4:	bl	403000 <exit@plt>
  4044b8:	mov	w2, #0x5                   	// #5
  4044bc:	adrp	x1, 445000 <warn@@Base+0x39e8>
  4044c0:	mov	x0, #0x0                   	// #0
  4044c4:	add	x1, x1, #0xe58
  4044c8:	bl	403700 <dcgettext@plt>
  4044cc:	mov	x1, x0
  4044d0:	mov	x0, x19
  4044d4:	bl	403880 <fprintf@plt>
  4044d8:	mov	w2, #0x5                   	// #5
  4044dc:	adrp	x1, 445000 <warn@@Base+0x39e8>
  4044e0:	mov	x0, #0x0                   	// #0
  4044e4:	add	x1, x1, #0xe80
  4044e8:	bl	403700 <dcgettext@plt>
  4044ec:	mov	x1, x0
  4044f0:	mov	x0, x19
  4044f4:	bl	403880 <fprintf@plt>
  4044f8:	mov	w2, #0x5                   	// #5
  4044fc:	adrp	x1, 446000 <warn@@Base+0x49e8>
  404500:	mov	x0, #0x0                   	// #0
  404504:	add	x1, x1, #0x6c8
  404508:	bl	403700 <dcgettext@plt>
  40450c:	mov	x1, x0
  404510:	mov	x0, x19
  404514:	bl	403880 <fprintf@plt>
  404518:	ldr	x0, [x21, #744]
  40451c:	mov	x1, x19
  404520:	bl	440310 <ferror@plt+0x3ca70>
  404524:	ldr	x0, [x21, #744]
  404528:	mov	x1, x19
  40452c:	bl	4403c8 <ferror@plt+0x3cb28>
  404530:	mov	x0, x19
  404534:	bl	403350 <disassembler_usage@plt>
  404538:	cbnz	w20, 4044b0 <ferror@plt+0xc10>
  40453c:	mov	w2, #0x5                   	// #5
  404540:	adrp	x1, 446000 <warn@@Base+0x49e8>
  404544:	mov	x0, #0x0                   	// #0
  404548:	add	x1, x1, #0x928
  40454c:	bl	403700 <dcgettext@plt>
  404550:	mov	x1, x0
  404554:	adrp	x2, 446000 <warn@@Base+0x49e8>
  404558:	mov	x0, x19
  40455c:	add	x2, x2, #0x940
  404560:	bl	403880 <fprintf@plt>
  404564:	b	4044b0 <ferror@plt+0xc10>
  404568:	stp	x29, x30, [sp, #-64]!
  40456c:	mov	x29, sp
  404570:	ldr	w1, [x0, #72]
  404574:	stp	x21, x22, [sp, #32]
  404578:	tbz	w1, #4, 404610 <ferror@plt+0xd70>
  40457c:	ldr	x1, [x0, #8]
  404580:	stp	x19, x20, [sp, #16]
  404584:	mov	x19, x0
  404588:	ldr	x1, [x1, #496]
  40458c:	blr	x1
  404590:	mov	x20, x0
  404594:	cmp	x0, #0x0
  404598:	b.lt	404684 <ferror@plt+0xde4>  // b.tstop
  40459c:	mov	x21, #0x0                   	// #0
  4045a0:	b.ne	4045d8 <ferror@plt+0xd38>  // b.any
  4045a4:	ldr	x2, [x19, #8]
  4045a8:	mov	x1, x21
  4045ac:	mov	x0, x19
  4045b0:	ldr	x2, [x2, #504]
  4045b4:	blr	x2
  4045b8:	adrp	x1, 472000 <_bfd_std_section+0x120>
  4045bc:	str	x0, [x1, #840]
  4045c0:	tbnz	x0, #63, 4046bc <ferror@plt+0xe1c>
  4045c4:	ldp	x19, x20, [sp, #16]
  4045c8:	mov	x0, x21
  4045cc:	ldp	x21, x22, [sp, #32]
  4045d0:	ldp	x29, x30, [sp], #64
  4045d4:	ret
  4045d8:	mov	x0, x19
  4045dc:	bl	403440 <bfd_get_file_size@plt>
  4045e0:	cmp	x0, #0x0
  4045e4:	mov	x22, x0
  4045e8:	ccmp	x20, x0, #0x4, gt
  4045ec:	b.le	404600 <ferror@plt+0xd60>
  4045f0:	ldr	x0, [x19, #8]
  4045f4:	ldr	w0, [x0, #8]
  4045f8:	cmp	w0, #0x10
  4045fc:	b.ne	40462c <ferror@plt+0xd8c>  // b.any
  404600:	mov	x0, x20
  404604:	bl	4032a0 <xmalloc@plt>
  404608:	mov	x21, x0
  40460c:	b	4045a4 <ferror@plt+0xd04>
  404610:	adrp	x0, 472000 <_bfd_std_section+0x120>
  404614:	mov	x21, #0x0                   	// #0
  404618:	str	xzr, [x0, #840]
  40461c:	mov	x0, x21
  404620:	ldp	x21, x22, [sp, #32]
  404624:	ldp	x29, x30, [sp], #64
  404628:	ret
  40462c:	str	x23, [sp, #48]
  404630:	mov	w2, #0x5                   	// #5
  404634:	ldr	x23, [x19]
  404638:	adrp	x1, 446000 <warn@@Base+0x49e8>
  40463c:	mov	x0, #0x0                   	// #0
  404640:	add	x1, x1, #0x9a8
  404644:	bl	403700 <dcgettext@plt>
  404648:	mov	x3, x0
  40464c:	mov	x1, x19
  404650:	mov	x0, x23
  404654:	mov	x4, x20
  404658:	mov	x2, #0x0                   	// #0
  40465c:	mov	x5, x22
  404660:	bl	440ce0 <ferror@plt+0x3d440>
  404664:	adrp	x0, 472000 <_bfd_std_section+0x120>
  404668:	add	x1, x0, #0x348
  40466c:	mov	w2, #0x1                   	// #1
  404670:	str	xzr, [x0, #840]
  404674:	ldp	x19, x20, [sp, #16]
  404678:	ldr	x23, [sp, #48]
  40467c:	str	w2, [x1, #8]
  404680:	b	4045c8 <ferror@plt+0xd28>
  404684:	mov	w2, #0x5                   	// #5
  404688:	adrp	x1, 446000 <warn@@Base+0x49e8>
  40468c:	mov	x0, #0x0                   	// #0
  404690:	add	x1, x1, #0x968
  404694:	str	x23, [sp, #48]
  404698:	bl	403700 <dcgettext@plt>
  40469c:	ldr	x1, [x19]
  4046a0:	bl	440148 <ferror@plt+0x3c8a8>
  4046a4:	adrp	x1, 446000 <warn@@Base+0x49e8>
  4046a8:	add	x1, x1, #0x990
  4046ac:	mov	w2, #0x5                   	// #5
  4046b0:	mov	x0, #0x0                   	// #0
  4046b4:	bl	403700 <dcgettext@plt>
  4046b8:	bl	440040 <ferror@plt+0x3c7a0>
  4046bc:	ldr	x0, [x19]
  4046c0:	str	x23, [sp, #48]
  4046c4:	bl	440040 <ferror@plt+0x3c7a0>
  4046c8:	stp	x29, x30, [sp, #-48]!
  4046cc:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  4046d0:	mov	x29, sp
  4046d4:	str	x19, [sp, #16]
  4046d8:	mov	x19, x1
  4046dc:	mov	x3, x19
  4046e0:	add	x1, x0, #0x7f8
  4046e4:	add	x0, sp, #0x28
  4046e8:	bl	403110 <asprintf@plt>
  4046ec:	ldr	x1, [sp, #40]
  4046f0:	cmp	w0, #0x0
  4046f4:	csel	x0, x1, x19, ge  // ge = tcont
  4046f8:	ldr	x19, [sp, #16]
  4046fc:	ldp	x29, x30, [sp], #48
  404700:	ret
  404704:	nop
  404708:	stp	x29, x30, [sp, #-416]!
  40470c:	mov	w2, #0xffffffff            	// #-1
  404710:	mov	x29, sp
  404714:	stp	x19, x20, [sp, #16]
  404718:	adrp	x19, 472000 <_bfd_std_section+0x120>
  40471c:	stp	x23, x24, [sp, #48]
  404720:	add	x23, x19, #0x348
  404724:	mov	x24, x0
  404728:	ldr	x1, [x19, #840]
  40472c:	stp	xzr, xzr, [x23, #16]
  404730:	stp	x21, x22, [sp, #32]
  404734:	stp	w2, wzr, [x23, #32]
  404738:	stp	x25, x26, [sp, #64]
  40473c:	stp	x27, x28, [sp, #80]
  404740:	cbnz	x1, 404748 <ferror@plt+0xea8>
  404744:	ldr	x1, [x23, #40]
  404748:	str	x1, [x23, #48]
  40474c:	ldr	x0, [x23, #56]
  404750:	add	x0, x1, x0
  404754:	lsl	x0, x0, #3
  404758:	bl	4032a0 <xmalloc@plt>
  40475c:	ldr	x1, [x19, #840]
  404760:	str	x0, [x23, #64]
  404764:	mov	x28, x0
  404768:	cbz	x1, 404ba8 <ferror@plt+0x1308>
  40476c:	ldr	x26, [x23, #48]
  404770:	mov	x0, x28
  404774:	ldr	x1, [x23, #72]
  404778:	lsl	x2, x26, #3
  40477c:	bl	402f70 <memcpy@plt>
  404780:	cmp	x26, #0x0
  404784:	b.le	404bc4 <ferror@plt+0x1324>
  404788:	adrp	x25, 471000 <_sch_istable+0x1478>
  40478c:	adrp	x27, 446000 <warn@@Base+0x49e8>
  404790:	add	x25, x25, #0xff8
  404794:	add	x27, x27, #0x9e8
  404798:	mov	x22, x28
  40479c:	adrp	x0, 446000 <warn@@Base+0x49e8>
  4047a0:	mov	x19, #0x0                   	// #0
  4047a4:	add	x0, x0, #0x9f0
  4047a8:	str	x0, [sp, #104]
  4047ac:	nop
  4047b0:	ldr	x20, [x28, x19, lsl #3]
  4047b4:	ldr	x21, [x20, #8]
  4047b8:	cbz	x21, 404810 <ferror@plt+0xf70>
  4047bc:	ldrb	w0, [x21]
  4047c0:	cbz	w0, 404810 <ferror@plt+0xf70>
  4047c4:	ldr	w0, [x20, #24]
  4047c8:	mov	w1, #0x104                 	// #260
  4047cc:	tst	w0, w1
  4047d0:	b.eq	4047f8 <ferror@plt+0xf58>  // b.none
  4047d4:	mov	x1, x27
  4047d8:	mov	x0, x21
  4047dc:	mov	x2, #0x4                   	// #4
  4047e0:	bl	403220 <strncmp@plt>
  4047e4:	cbz	w0, 4047f8 <ferror@plt+0xf58>
  4047e8:	ldr	x1, [sp, #104]
  4047ec:	mov	x0, x21
  4047f0:	bl	4034a0 <strcmp@plt>
  4047f4:	cbnz	w0, 404810 <ferror@plt+0xf70>
  4047f8:	ldr	x0, [x20, #32]
  4047fc:	cmp	x0, x25
  404800:	b.eq	404810 <ferror@plt+0xf70>  // b.none
  404804:	ldr	w0, [x0, #32]
  404808:	tbnz	w0, #12, 404810 <ferror@plt+0xf70>
  40480c:	str	x20, [x22], #8
  404810:	add	x19, x19, #0x1
  404814:	cmp	x26, x19
  404818:	b.ne	4047b0 <ferror@plt+0xf10>  // b.any
  40481c:	sub	x22, x22, x28
  404820:	asr	x22, x22, #3
  404824:	ldr	x1, [x23, #56]
  404828:	str	x22, [x23, #48]
  40482c:	cmp	x1, #0x0
  404830:	b.le	4049ac <ferror@plt+0x110c>
  404834:	sub	x0, x1, #0x1
  404838:	cmp	x0, #0xa
  40483c:	ldr	x5, [x23, #88]
  404840:	b.ls	404c64 <ferror@plt+0x13c4>  // b.plast
  404844:	adrp	x3, 447000 <warn@@Base+0x59e8>
  404848:	lsr	x2, x1, #1
  40484c:	add	x0, x28, x22, lsl #3
  404850:	dup	v4.2d, x5
  404854:	ldr	q1, [x3, #3120]
  404858:	adrp	x3, 447000 <warn@@Base+0x59e8>
  40485c:	add	x2, x0, x2, lsl #4
  404860:	ldr	q3, [x3, #3136]
  404864:	nop
  404868:	mov	v2.16b, v1.16b
  40486c:	add	v1.2d, v1.2d, v3.2d
  404870:	shl	v0.2d, v2.2d, #1
  404874:	add	v0.2d, v0.2d, v2.2d
  404878:	shl	v0.2d, v0.2d, #4
  40487c:	add	v0.2d, v0.2d, v4.2d
  404880:	str	q0, [x0], #16
  404884:	cmp	x0, x2
  404888:	b.ne	404868 <ferror@plt+0xfc8>  // b.any
  40488c:	and	x0, x1, #0xfffffffffffffffe
  404890:	cmp	x1, x0
  404894:	add	x6, x22, x0
  404898:	b.eq	4049a4 <ferror@plt+0x1104>  // b.none
  40489c:	add	x2, x0, x0, lsl #1
  4048a0:	add	x4, x0, #0x1
  4048a4:	cmp	x1, x4
  4048a8:	lsl	x7, x6, #3
  4048ac:	lsl	x2, x2, #4
  4048b0:	add	x4, x5, x2
  4048b4:	str	x4, [x28, x6, lsl #3]
  4048b8:	b.le	4049a4 <ferror@plt+0x1104>
  4048bc:	add	x3, x28, x7
  4048c0:	add	x4, x2, #0x30
  4048c4:	add	x4, x5, x4
  4048c8:	add	x6, x0, #0x2
  4048cc:	cmp	x1, x6
  4048d0:	str	x4, [x3, #8]
  4048d4:	b.le	4049a4 <ferror@plt+0x1104>
  4048d8:	add	x4, x2, #0x60
  4048dc:	add	x6, x0, #0x3
  4048e0:	add	x4, x5, x4
  4048e4:	str	x4, [x3, #16]
  4048e8:	cmp	x1, x6
  4048ec:	b.le	4049a4 <ferror@plt+0x1104>
  4048f0:	add	x4, x2, #0x90
  4048f4:	add	x6, x0, #0x4
  4048f8:	add	x4, x5, x4
  4048fc:	str	x4, [x3, #24]
  404900:	cmp	x1, x6
  404904:	b.le	4049a4 <ferror@plt+0x1104>
  404908:	add	x4, x2, #0xc0
  40490c:	add	x6, x0, #0x5
  404910:	add	x4, x5, x4
  404914:	str	x4, [x3, #32]
  404918:	cmp	x1, x6
  40491c:	b.le	4049a4 <ferror@plt+0x1104>
  404920:	add	x4, x2, #0xf0
  404924:	add	x6, x0, #0x6
  404928:	add	x4, x5, x4
  40492c:	str	x4, [x3, #40]
  404930:	cmp	x1, x6
  404934:	b.le	4049a4 <ferror@plt+0x1104>
  404938:	add	x4, x2, #0x120
  40493c:	add	x6, x0, #0x7
  404940:	add	x4, x5, x4
  404944:	str	x4, [x3, #48]
  404948:	cmp	x1, x6
  40494c:	b.le	4049a4 <ferror@plt+0x1104>
  404950:	add	x4, x2, #0x150
  404954:	add	x6, x0, #0x8
  404958:	add	x4, x5, x4
  40495c:	str	x4, [x3, #56]
  404960:	cmp	x1, x6
  404964:	b.le	4049a4 <ferror@plt+0x1104>
  404968:	add	x4, x2, #0x180
  40496c:	add	x6, x0, #0x9
  404970:	add	x4, x5, x4
  404974:	str	x4, [x3, #64]
  404978:	cmp	x1, x6
  40497c:	b.le	4049a4 <ferror@plt+0x1104>
  404980:	add	x4, x2, #0x1b0
  404984:	add	x0, x0, #0xa
  404988:	add	x4, x5, x4
  40498c:	str	x4, [x3, #72]
  404990:	cmp	x1, x0
  404994:	b.le	4049a4 <ferror@plt+0x1104>
  404998:	add	x2, x2, #0x1e0
  40499c:	add	x0, x5, x2
  4049a0:	str	x0, [x3, #80]
  4049a4:	add	x22, x22, x1
  4049a8:	str	x22, [x23, #48]
  4049ac:	adrp	x1, 471000 <_sch_istable+0x1478>
  4049b0:	add	x0, sp, #0xa8
  4049b4:	adrp	x2, 403000 <exit@plt>
  4049b8:	add	x2, x2, #0x880
  4049bc:	ldr	x1, [x1, #3800]
  4049c0:	bl	403830 <init_disassemble_info@plt>
  4049c4:	str	x24, [sp, #112]
  4049c8:	ldp	x4, x0, [x23, #96]
  4049cc:	add	x3, sp, #0x70
  4049d0:	adrp	x2, 406000 <ferror@plt+0x2760>
  4049d4:	adrp	x1, 405000 <ferror@plt+0x1760>
  4049d8:	add	x2, x2, #0xae0
  4049dc:	add	x1, x1, #0xf28
  4049e0:	str	wzr, [sp, #120]
  4049e4:	stp	xzr, xzr, [sp, #128]
  4049e8:	stp	xzr, x4, [sp, #152]
  4049ec:	str	x3, [sp, #184]
  4049f0:	stp	x2, x1, [sp, #288]
  4049f4:	cbz	x0, 404a04 <ferror@plt+0x1164>
  4049f8:	bl	403610 <bfd_scan_arch@plt>
  4049fc:	cbz	x0, 404c70 <ferror@plt+0x13d0>
  404a00:	str	x0, [x24, #192]
  404a04:	adrp	x19, 470000 <memcpy@GLIBC_2.17>
  404a08:	ldr	w0, [x19, #1200]
  404a0c:	cmp	w0, #0x2
  404a10:	b.eq	404a38 <ferror@plt+0x1198>  // b.none
  404a14:	mov	x0, #0x378                 	// #888
  404a18:	bl	4032a0 <xmalloc@plt>
  404a1c:	ldr	x1, [x24, #8]
  404a20:	mov	x20, x0
  404a24:	mov	x2, #0x378                 	// #888
  404a28:	bl	402f70 <memcpy@plt>
  404a2c:	str	x20, [x24, #8]
  404a30:	ldr	w0, [x19, #1200]
  404a34:	str	w0, [x20, #12]
  404a38:	mov	x0, x24
  404a3c:	bl	403460 <bfd_get_arch@plt>
  404a40:	ldr	x1, [x24, #8]
  404a44:	mov	w19, w0
  404a48:	mov	x0, x24
  404a4c:	ldr	w1, [x1, #12]
  404a50:	cmp	w1, #0x0
  404a54:	cset	w20, eq  // eq = none
  404a58:	bl	403530 <bfd_get_mach@plt>
  404a5c:	mov	x2, x0
  404a60:	mov	x3, x24
  404a64:	mov	w1, w20
  404a68:	mov	w0, w19
  404a6c:	bl	403520 <disassembler@plt>
  404a70:	str	x0, [sp, #144]
  404a74:	cbz	x0, 404c04 <ferror@plt+0x1364>
  404a78:	ldr	x1, [x24, #8]
  404a7c:	mov	x0, x24
  404a80:	ldr	w1, [x1, #8]
  404a84:	str	w1, [sp, #192]
  404a88:	bl	403460 <bfd_get_arch@plt>
  404a8c:	mov	w1, w0
  404a90:	mov	x0, x24
  404a94:	str	w1, [sp, #196]
  404a98:	bl	403530 <bfd_get_mach@plt>
  404a9c:	mov	x3, x0
  404aa0:	ldr	x2, [x23, #112]
  404aa4:	mov	x1, #0x0                   	// #0
  404aa8:	mov	x0, x24
  404aac:	str	x3, [sp, #200]
  404ab0:	str	x2, [sp, #392]
  404ab4:	bl	4033e0 <bfd_octets_per_byte@plt>
  404ab8:	str	w0, [sp, #348]
  404abc:	ldr	x1, [x24, #8]
  404ac0:	mov	x2, #0x8                   	// #8
  404ac4:	movk	x2, #0x3, lsl #32
  404ac8:	str	x2, [sp, #352]
  404acc:	str	wzr, [sp, #360]
  404ad0:	ldr	w0, [x1, #12]
  404ad4:	cbz	w0, 404bcc <ferror@plt+0x132c>
  404ad8:	cmp	w0, #0x1
  404adc:	b.eq	404c58 <ferror@plt+0x13b8>  // b.none
  404ae0:	mov	w0, #0x2                   	// #2
  404ae4:	str	w0, [sp, #208]
  404ae8:	add	x0, sp, #0xa8
  404aec:	bl	403280 <disassemble_init_for_target@plt>
  404af0:	ldr	x1, [x24, #8]
  404af4:	mov	x0, x24
  404af8:	ldr	x1, [x1, #856]
  404afc:	blr	x1
  404b00:	cmp	x0, #0x0
  404b04:	b.lt	404bf4 <ferror@plt+0x1354>  // b.tstop
  404b08:	b.eq	404b4c <ferror@plt+0x12ac>  // b.none
  404b0c:	bl	4032a0 <xmalloc@plt>
  404b10:	mov	x1, x0
  404b14:	ldr	x3, [x24, #8]
  404b18:	str	x1, [sp, #128]
  404b1c:	ldr	x2, [x23, #80]
  404b20:	mov	x0, x24
  404b24:	ldr	x3, [x3, #864]
  404b28:	blr	x3
  404b2c:	str	x0, [sp, #136]
  404b30:	mov	x1, x0
  404b34:	tbnz	x0, #63, 404bfc <ferror@plt+0x135c>
  404b38:	ldr	x0, [sp, #128]
  404b3c:	adrp	x3, 404000 <ferror@plt+0x760>
  404b40:	mov	x2, #0x8                   	// #8
  404b44:	add	x3, x3, #0x3c0
  404b48:	bl	4030f0 <qsort@plt>
  404b4c:	ldr	x3, [x23, #48]
  404b50:	mov	x0, x24
  404b54:	ldr	x4, [x23, #64]
  404b58:	add	x2, sp, #0xa8
  404b5c:	adrp	x1, 408000 <ferror@plt+0x4760>
  404b60:	add	x1, x1, #0xe50
  404b64:	str	x4, [sp, #240]
  404b68:	str	w3, [sp, #252]
  404b6c:	bl	4037b0 <bfd_map_over_sections@plt>
  404b70:	ldr	x0, [sp, #128]
  404b74:	cbz	x0, 404b7c <ferror@plt+0x12dc>
  404b78:	bl	403510 <free@plt>
  404b7c:	ldr	x0, [x23, #64]
  404b80:	bl	403510 <free@plt>
  404b84:	add	x0, sp, #0xa8
  404b88:	bl	403690 <disassemble_free_target@plt>
  404b8c:	ldp	x19, x20, [sp, #16]
  404b90:	ldp	x21, x22, [sp, #32]
  404b94:	ldp	x23, x24, [sp, #48]
  404b98:	ldp	x25, x26, [sp, #64]
  404b9c:	ldp	x27, x28, [sp, #80]
  404ba0:	ldp	x29, x30, [sp], #416
  404ba4:	ret
  404ba8:	ldr	x26, [x23, #48]
  404bac:	mov	x0, x28
  404bb0:	ldr	x1, [x23, #80]
  404bb4:	lsl	x2, x26, #3
  404bb8:	bl	402f70 <memcpy@plt>
  404bbc:	cmp	x26, #0x0
  404bc0:	b.gt	404788 <ferror@plt+0xee8>
  404bc4:	mov	x22, #0x0                   	// #0
  404bc8:	b	404824 <ferror@plt+0xf84>
  404bcc:	add	x0, sp, #0xa8
  404bd0:	str	wzr, [sp, #208]
  404bd4:	str	wzr, [sp, #344]
  404bd8:	bl	403280 <disassemble_init_for_target@plt>
  404bdc:	ldr	x1, [x24, #8]
  404be0:	mov	x0, x24
  404be4:	ldr	x1, [x1, #856]
  404be8:	blr	x1
  404bec:	cmp	x0, #0x0
  404bf0:	b.ge	404b08 <ferror@plt+0x1268>  // b.tcont
  404bf4:	ldr	w0, [x23, #120]
  404bf8:	cbz	w0, 404b4c <ferror@plt+0x12ac>
  404bfc:	ldr	x0, [x24]
  404c00:	bl	440040 <ferror@plt+0x3c7a0>
  404c04:	adrp	x1, 446000 <warn@@Base+0x49e8>
  404c08:	add	x1, x1, #0xa18
  404c0c:	mov	w2, #0x5                   	// #5
  404c10:	bl	403700 <dcgettext@plt>
  404c14:	mov	x19, x0
  404c18:	mov	x0, x24
  404c1c:	bl	403460 <bfd_get_arch@plt>
  404c20:	mov	x1, #0x0                   	// #0
  404c24:	bl	4034b0 <bfd_printable_arch_mach@plt>
  404c28:	mov	x1, x0
  404c2c:	mov	x0, x19
  404c30:	bl	440148 <ferror@plt+0x3c8a8>
  404c34:	mov	w0, #0x1                   	// #1
  404c38:	str	w0, [x23, #8]
  404c3c:	ldp	x19, x20, [sp, #16]
  404c40:	ldp	x21, x22, [sp, #32]
  404c44:	ldp	x23, x24, [sp, #48]
  404c48:	ldp	x25, x26, [sp, #64]
  404c4c:	ldp	x27, x28, [sp, #80]
  404c50:	ldp	x29, x30, [sp], #416
  404c54:	ret
  404c58:	str	w0, [sp, #208]
  404c5c:	str	w0, [sp, #344]
  404c60:	b	404ae8 <ferror@plt+0x1248>
  404c64:	mov	x6, x22
  404c68:	mov	x0, #0x0                   	// #0
  404c6c:	b	40489c <ferror@plt+0xffc>
  404c70:	adrp	x1, 446000 <warn@@Base+0x49e8>
  404c74:	mov	w2, #0x5                   	// #5
  404c78:	add	x1, x1, #0x9f8
  404c7c:	bl	403700 <dcgettext@plt>
  404c80:	ldr	x1, [x23, #104]
  404c84:	bl	4400d0 <ferror@plt+0x3c830>
  404c88:	stp	x29, x30, [sp, #-80]!
  404c8c:	mov	x29, sp
  404c90:	stp	x19, x20, [sp, #16]
  404c94:	ldr	x19, [x0]
  404c98:	stp	x21, x22, [sp, #32]
  404c9c:	ldr	x20, [x1]
  404ca0:	ldr	x2, [x19, #32]
  404ca4:	ldr	x22, [x20, #32]
  404ca8:	ldr	x4, [x19, #16]
  404cac:	ldr	x3, [x20, #16]
  404cb0:	ldr	x1, [x2, #40]
  404cb4:	ldr	x0, [x22, #40]
  404cb8:	add	x1, x1, x4
  404cbc:	add	x0, x0, x3
  404cc0:	cmp	x1, x0
  404cc4:	b.hi	404da8 <ferror@plt+0x1508>  // b.pmore
  404cc8:	b.cc	404f2c <ferror@plt+0x168c>  // b.lo, b.ul, b.last
  404ccc:	adrp	x0, 472000 <_bfd_std_section+0x120>
  404cd0:	stp	x23, x24, [sp, #48]
  404cd4:	ldr	x0, [x0, #968]
  404cd8:	ldr	x1, [x2]
  404cdc:	ldr	x23, [x0]
  404ce0:	mov	x0, x23
  404ce4:	bl	4034a0 <strcmp@plt>
  404ce8:	ldr	x1, [x22]
  404cec:	mov	w21, w0
  404cf0:	mov	x0, x23
  404cf4:	bl	4034a0 <strcmp@plt>
  404cf8:	cmp	w0, #0x0
  404cfc:	cset	w1, eq  // eq = none
  404d00:	cmp	w21, #0x0
  404d04:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  404d08:	b.ne	404e24 <ferror@plt+0x1584>  // b.any
  404d0c:	cmp	w21, #0x0
  404d10:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  404d14:	b.ne	404d90 <ferror@plt+0x14f0>  // b.any
  404d18:	ldr	x23, [x19, #8]
  404d1c:	adrp	x21, 446000 <warn@@Base+0x49e8>
  404d20:	add	x21, x21, #0xa40
  404d24:	mov	x1, x21
  404d28:	mov	x0, x23
  404d2c:	bl	4036d0 <strstr@plt>
  404d30:	mov	x22, x0
  404d34:	ldr	x24, [x20, #8]
  404d38:	mov	x1, x21
  404d3c:	mov	x0, x24
  404d40:	bl	4036d0 <strstr@plt>
  404d44:	mov	x21, x0
  404d48:	cbz	x22, 404e3c <ferror@plt+0x159c>
  404d4c:	cbz	x0, 404e84 <ferror@plt+0x15e4>
  404d50:	ldr	w21, [x19, #24]
  404d54:	tbz	w21, #14, 404dbc <ferror@plt+0x151c>
  404d58:	ldr	w22, [x20, #24]
  404d5c:	tbz	w22, #14, 404d7c <ferror@plt+0x14dc>
  404d60:	eor	w0, w21, w22
  404d64:	tbz	w0, #2, 404e68 <ferror@plt+0x15c8>
  404d68:	tst	x21, #0x4
  404d6c:	mov	w0, #0x1                   	// #1
  404d70:	cneg	w0, w0, eq  // eq = none
  404d74:	ldp	x23, x24, [sp, #48]
  404d78:	b	404d98 <ferror@plt+0x14f8>
  404d7c:	mov	x0, x24
  404d80:	bl	402fd0 <strlen@plt>
  404d84:	cmp	x0, #0x2
  404d88:	b.hi	404ffc <ferror@plt+0x175c>  // b.pmore
  404d8c:	nop
  404d90:	ldp	x23, x24, [sp, #48]
  404d94:	mov	w0, #0x1                   	// #1
  404d98:	ldp	x19, x20, [sp, #16]
  404d9c:	ldp	x21, x22, [sp, #32]
  404da0:	ldp	x29, x30, [sp], #80
  404da4:	ret
  404da8:	mov	w0, #0x1                   	// #1
  404dac:	ldp	x19, x20, [sp, #16]
  404db0:	ldp	x21, x22, [sp, #32]
  404db4:	ldp	x29, x30, [sp], #80
  404db8:	ret
  404dbc:	mov	x0, x23
  404dc0:	bl	402fd0 <strlen@plt>
  404dc4:	cmp	x0, #0x2
  404dc8:	b.ls	404ddc <ferror@plt+0x153c>  // b.plast
  404dcc:	add	x0, x23, x0
  404dd0:	ldurb	w1, [x0, #-2]
  404dd4:	cmp	w1, #0x2e
  404dd8:	b.eq	404ed4 <ferror@plt+0x1634>  // b.none
  404ddc:	ldr	w22, [x20, #24]
  404de0:	tbnz	w22, #14, 404e24 <ferror@plt+0x1584>
  404de4:	mov	x0, x24
  404de8:	bl	402fd0 <strlen@plt>
  404dec:	cmp	x0, #0x2
  404df0:	b.ls	404d60 <ferror@plt+0x14c0>  // b.plast
  404df4:	add	x1, x24, x0
  404df8:	mov	w0, #0x0                   	// #0
  404dfc:	ldurb	w2, [x1, #-2]
  404e00:	cmp	w2, #0x2e
  404e04:	b.ne	404d60 <ferror@plt+0x14c0>  // b.any
  404e08:	ldurb	w1, [x1, #-1]
  404e0c:	mov	w2, #0x61                  	// #97
  404e10:	cmp	w1, #0x6f
  404e14:	ccmp	w1, w2, #0x4, ne  // ne = any
  404e18:	b.ne	404e30 <ferror@plt+0x1590>  // b.any
  404e1c:	cmp	w0, #0x1
  404e20:	b.eq	404d60 <ferror@plt+0x14c0>  // b.none
  404e24:	mov	w0, #0xffffffff            	// #-1
  404e28:	ldp	x23, x24, [sp, #48]
  404e2c:	b	404d98 <ferror@plt+0x14f8>
  404e30:	cbz	w0, 404d60 <ferror@plt+0x14c0>
  404e34:	ldp	x23, x24, [sp, #48]
  404e38:	b	404d98 <ferror@plt+0x14f8>
  404e3c:	adrp	x22, 446000 <warn@@Base+0x49e8>
  404e40:	add	x22, x22, #0xa50
  404e44:	mov	x1, x22
  404e48:	mov	x0, x23
  404e4c:	str	x25, [sp, #64]
  404e50:	bl	4036d0 <strstr@plt>
  404e54:	mov	x25, x0
  404e58:	cbz	x21, 404eb0 <ferror@plt+0x1610>
  404e5c:	cbz	x25, 404eec <ferror@plt+0x164c>
  404e60:	ldr	x25, [sp, #64]
  404e64:	b	404d50 <ferror@plt+0x14b0>
  404e68:	tbnz	w0, #8, 404e9c <ferror@plt+0x15fc>
  404e6c:	tbz	w0, #3, 404efc <ferror@plt+0x165c>
  404e70:	tst	x21, #0x8
  404e74:	mov	w0, #0xffffffff            	// #-1
  404e78:	cneg	w0, w0, eq  // eq = none
  404e7c:	ldp	x23, x24, [sp, #48]
  404e80:	b	404d98 <ferror@plt+0x14f8>
  404e84:	adrp	x1, 446000 <warn@@Base+0x49e8>
  404e88:	mov	x0, x24
  404e8c:	add	x1, x1, #0xa50
  404e90:	bl	4036d0 <strstr@plt>
  404e94:	cbnz	x0, 404d50 <ferror@plt+0x14b0>
  404e98:	b	404d90 <ferror@plt+0x14f0>
  404e9c:	tst	x21, #0x100
  404ea0:	mov	w0, #0x1                   	// #1
  404ea4:	cneg	w0, w0, eq  // eq = none
  404ea8:	ldp	x23, x24, [sp, #48]
  404eac:	b	404d98 <ferror@plt+0x14f8>
  404eb0:	mov	x1, x22
  404eb4:	mov	x0, x24
  404eb8:	bl	4036d0 <strstr@plt>
  404ebc:	cbnz	x0, 404e5c <ferror@plt+0x15bc>
  404ec0:	cbz	x25, 404e60 <ferror@plt+0x15c0>
  404ec4:	mov	w0, #0x1                   	// #1
  404ec8:	ldp	x23, x24, [sp, #48]
  404ecc:	ldr	x25, [sp, #64]
  404ed0:	b	404d98 <ferror@plt+0x14f8>
  404ed4:	ldurb	w0, [x0, #-1]
  404ed8:	mov	w1, #0x61                  	// #97
  404edc:	cmp	w0, #0x6f
  404ee0:	ccmp	w0, w1, #0x4, ne  // ne = any
  404ee4:	b.eq	404d58 <ferror@plt+0x14b8>  // b.none
  404ee8:	b	404ddc <ferror@plt+0x153c>
  404eec:	mov	w0, #0xffffffff            	// #-1
  404ef0:	ldp	x23, x24, [sp, #48]
  404ef4:	ldr	x25, [sp, #64]
  404ef8:	b	404d98 <ferror@plt+0x14f8>
  404efc:	tbz	w0, #16, 404f14 <ferror@plt+0x1674>
  404f00:	tst	x21, #0x10000
  404f04:	mov	w0, #0xffffffff            	// #-1
  404f08:	cneg	w0, w0, eq  // eq = none
  404f0c:	ldp	x23, x24, [sp, #48]
  404f10:	b	404d98 <ferror@plt+0x14f8>
  404f14:	tbz	w0, #0, 404f34 <ferror@plt+0x1694>
  404f18:	tst	x21, #0x1
  404f1c:	mov	w0, #0x1                   	// #1
  404f20:	cneg	w0, w0, eq  // eq = none
  404f24:	ldp	x23, x24, [sp, #48]
  404f28:	b	404d98 <ferror@plt+0x14f8>
  404f2c:	mov	w0, #0xffffffff            	// #-1
  404f30:	b	404d98 <ferror@plt+0x14f8>
  404f34:	tbz	w0, #1, 404f4c <ferror@plt+0x16ac>
  404f38:	tst	x21, #0x2
  404f3c:	mov	w0, #0xffffffff            	// #-1
  404f40:	cneg	w0, w0, eq  // eq = none
  404f44:	ldp	x23, x24, [sp, #48]
  404f48:	b	404d98 <ferror@plt+0x14f8>
  404f4c:	ldr	x0, [x19]
  404f50:	ldr	x0, [x0, #8]
  404f54:	ldr	w0, [x0, #8]
  404f58:	cmp	w0, #0x5
  404f5c:	b.eq	404f94 <ferror@plt+0x16f4>  // b.none
  404f60:	ldrb	w1, [x23]
  404f64:	ldrb	w0, [x24]
  404f68:	cmp	w1, #0x2e
  404f6c:	b.eq	404fe0 <ferror@plt+0x1740>  // b.none
  404f70:	cmp	w0, #0x2e
  404f74:	b.eq	404e24 <ferror@plt+0x1584>  // b.none
  404f78:	mov	x1, x24
  404f7c:	mov	x0, x23
  404f80:	ldp	x19, x20, [sp, #16]
  404f84:	ldp	x21, x22, [sp, #32]
  404f88:	ldp	x23, x24, [sp, #48]
  404f8c:	ldp	x29, x30, [sp], #80
  404f90:	b	4034a0 <strcmp@plt>
  404f94:	ldr	x0, [x20]
  404f98:	ldr	x0, [x0, #8]
  404f9c:	ldr	w0, [x0, #8]
  404fa0:	cmp	w0, #0x5
  404fa4:	b.ne	404f60 <ferror@plt+0x16c0>  // b.any
  404fa8:	mov	w0, #0x100                 	// #256
  404fac:	movk	w0, #0x20, lsl #16
  404fb0:	and	w22, w22, w0
  404fb4:	tst	w21, w0
  404fb8:	b.ne	404fec <ferror@plt+0x174c>  // b.any
  404fbc:	ldr	x0, [x19, #56]
  404fc0:	cbz	w22, 404ff4 <ferror@plt+0x1754>
  404fc4:	mov	x1, #0x0                   	// #0
  404fc8:	cmp	x1, x0
  404fcc:	b.eq	404f60 <ferror@plt+0x16c0>  // b.none
  404fd0:	mov	w0, #0xffffffff            	// #-1
  404fd4:	cneg	w0, w0, cs  // cs = hs, nlast
  404fd8:	ldp	x23, x24, [sp, #48]
  404fdc:	b	404d98 <ferror@plt+0x14f8>
  404fe0:	cmp	w0, #0x2e
  404fe4:	b.ne	404d90 <ferror@plt+0x14f0>  // b.any
  404fe8:	b	404f78 <ferror@plt+0x16d8>
  404fec:	cbnz	w22, 404f60 <ferror@plt+0x16c0>
  404ff0:	mov	x0, #0x0                   	// #0
  404ff4:	ldr	x1, [x20, #56]
  404ff8:	b	404fc8 <ferror@plt+0x1728>
  404ffc:	add	x1, x24, x0
  405000:	ldurb	w0, [x1, #-2]
  405004:	cmp	w0, #0x2e
  405008:	mov	w0, #0x1                   	// #1
  40500c:	b.eq	404e08 <ferror@plt+0x1568>  // b.none
  405010:	ldp	x23, x24, [sp, #48]
  405014:	b	404d98 <ferror@plt+0x14f8>
  405018:	stp	x29, x30, [sp, #-304]!
  40501c:	mov	x29, sp
  405020:	str	q0, [sp, #128]
  405024:	str	q1, [sp, #144]
  405028:	str	q2, [sp, #160]
  40502c:	str	q3, [sp, #176]
  405030:	str	q4, [sp, #192]
  405034:	str	q5, [sp, #208]
  405038:	str	q6, [sp, #224]
  40503c:	str	q7, [sp, #240]
  405040:	stp	x2, x3, [sp, #256]
  405044:	stp	x4, x5, [sp, #272]
  405048:	stp	x6, x7, [sp, #288]
  40504c:	stp	x19, x20, [sp, #16]
  405050:	mov	x19, x0
  405054:	mov	x20, x1
  405058:	stp	x21, x22, [sp, #32]
  40505c:	mov	w22, #0xffffffd0            	// #-48
  405060:	mov	w21, #0xffffff80            	// #-128
  405064:	stp	x23, x24, [sp, #48]
  405068:	add	x23, sp, #0x100
  40506c:	ldr	x4, [x0]
  405070:	b	405094 <ferror@plt+0x17f4>
  405074:	ldr	x2, [x19, #16]
  405078:	ldr	x0, [x19]
  40507c:	add	x1, x1, x2
  405080:	lsl	x1, x1, #1
  405084:	str	x1, [x19, #16]
  405088:	bl	4031f0 <xrealloc@plt>
  40508c:	mov	x4, x0
  405090:	str	x0, [x19]
  405094:	ldp	x0, x24, [x19, #8]
  405098:	add	x1, sp, #0x130
  40509c:	stp	x1, x1, [sp, #96]
  4050a0:	add	x3, sp, #0x40
  4050a4:	mov	x2, x20
  4050a8:	str	x23, [sp, #112]
  4050ac:	stp	w22, w21, [sp, #120]
  4050b0:	sub	x24, x24, x0
  4050b4:	add	x0, x4, x0
  4050b8:	ldp	x6, x7, [sp, #96]
  4050bc:	mov	x1, x24
  4050c0:	ldp	x4, x5, [sp, #112]
  4050c4:	stp	x6, x7, [sp, #64]
  4050c8:	stp	x4, x5, [sp, #80]
  4050cc:	bl	403710 <vsnprintf@plt>
  4050d0:	cmp	x24, w0, sxtw
  4050d4:	sxtw	x1, w0
  4050d8:	b.ls	405074 <ferror@plt+0x17d4>  // b.plast
  4050dc:	ldr	x2, [x19, #8]
  4050e0:	ldp	x21, x22, [sp, #32]
  4050e4:	add	x1, x2, x1
  4050e8:	ldp	x23, x24, [sp, #48]
  4050ec:	str	x1, [x19, #8]
  4050f0:	ldp	x19, x20, [sp, #16]
  4050f4:	ldp	x29, x30, [sp], #304
  4050f8:	ret
  4050fc:	nop
  405100:	stp	x29, x30, [sp, #-112]!
  405104:	mov	x29, sp
  405108:	stp	x19, x20, [sp, #16]
  40510c:	mov	x19, x2
  405110:	stp	x23, x24, [sp, #48]
  405114:	mov	x23, x1
  405118:	str	x0, [sp, #104]
  40511c:	mov	x0, #0x40                  	// #64
  405120:	bl	4032a0 <xmalloc@plt>
  405124:	mov	x20, x0
  405128:	mov	w1, #0x0                   	// #0
  40512c:	mov	x0, x23
  405130:	bl	4031e0 <open@plt>
  405134:	tbnz	w0, #31, 4052cc <ferror@plt+0x1a2c>
  405138:	mov	w1, w0
  40513c:	mov	x2, x19
  405140:	stp	x21, x22, [sp, #32]
  405144:	mov	w21, w0
  405148:	mov	w0, #0x0                   	// #0
  40514c:	bl	4036c0 <__fxstat@plt>
  405150:	tbnz	w0, #31, 40536c <ferror@plt+0x1acc>
  405154:	stp	x25, x26, [sp, #64]
  405158:	stp	x27, x28, [sp, #80]
  40515c:	bl	403340 <getpagesize@plt>
  405160:	neg	w1, w0
  405164:	ldr	x2, [x19, #48]
  405168:	str	x2, [x20, #32]
  40516c:	sxtw	x1, w1
  405170:	mov	w3, #0x1                   	// #1
  405174:	sub	x2, x2, #0x1
  405178:	mov	w4, w21
  40517c:	add	x0, x2, w0, sxtw
  405180:	mov	x5, #0x0                   	// #0
  405184:	and	x1, x0, x1
  405188:	mov	w2, w3
  40518c:	mov	x0, #0x0                   	// #0
  405190:	bl	4034d0 <mmap@plt>
  405194:	mov	x19, x0
  405198:	cmn	x0, #0x1
  40519c:	b.eq	405280 <ferror@plt+0x19e0>  // b.none
  4051a0:	mov	w0, w21
  4051a4:	bl	403390 <close@plt>
  4051a8:	str	x19, [x20, #24]
  4051ac:	cbz	x19, 4052c0 <ferror@plt+0x1a20>
  4051b0:	ldr	x24, [x20, #32]
  4051b4:	add	x28, x19, x24
  4051b8:	cmp	x28, x19
  4051bc:	b.ls	405360 <ferror@plt+0x1ac0>  // b.plast
  4051c0:	mov	x25, x19
  4051c4:	mov	w26, #0x2d                  	// #45
  4051c8:	mov	x22, #0x0                   	// #0
  4051cc:	mov	w27, #0x0                   	// #0
  4051d0:	mov	x0, #0x0                   	// #0
  4051d4:	b	405254 <ferror@plt+0x19b4>
  4051d8:	cmp	w1, #0xd
  4051dc:	b.ne	4052ec <ferror@plt+0x1a4c>  // b.any
  4051e0:	cmp	x28, x21
  4051e4:	b.ls	4051f8 <ferror@plt+0x1958>  // b.plast
  4051e8:	ldrb	w1, [x19, #1]
  4051ec:	add	x19, x19, #0x2
  4051f0:	cmp	w1, #0xa
  4051f4:	csel	x21, x19, x21, eq  // eq = none
  4051f8:	add	w4, w27, #0x1
  4051fc:	add	w1, w27, #0x1
  405200:	cbz	x0, 40520c <ferror@plt+0x196c>
  405204:	cmp	x1, x22
  405208:	b.ls	40523c <ferror@plt+0x199c>  // b.plast
  40520c:	sub	w26, w26, #0x5
  405210:	str	w4, [sp, #100]
  405214:	cmp	w26, #0x0
  405218:	csinc	w26, w26, wzr, gt
  40521c:	sxtw	x22, w26
  405220:	udiv	x22, x24, x22
  405224:	add	x22, x22, #0x1
  405228:	cmp	x22, x1
  40522c:	csel	x22, x22, x1, cs  // cs = hs, nlast
  405230:	lsl	x1, x22, #3
  405234:	bl	4031f0 <xrealloc@plt>
  405238:	ldr	w4, [sp, #100]
  40523c:	str	x25, [x0, w27, uxtw #3]
  405240:	mov	x19, x21
  405244:	mov	w27, w4
  405248:	mov	x25, x21
  40524c:	cmp	x21, x28
  405250:	b.cs	4052f8 <ferror@plt+0x1a58>  // b.hs, b.nlast
  405254:	mov	x21, x19
  405258:	ldrb	w1, [x21], #1
  40525c:	cmp	w1, #0xa
  405260:	b.ne	4051d8 <ferror@plt+0x1938>  // b.any
  405264:	cmp	x28, x21
  405268:	b.ls	4051f8 <ferror@plt+0x1958>  // b.plast
  40526c:	ldrb	w1, [x19, #1]
  405270:	add	x19, x19, #0x2
  405274:	cmp	w1, #0xd
  405278:	csel	x21, x19, x21, eq  // eq = none
  40527c:	b	4051f8 <ferror@plt+0x1958>
  405280:	ldr	x22, [x20, #32]
  405284:	mov	x0, x22
  405288:	bl	4031d0 <malloc@plt>
  40528c:	mov	x19, x0
  405290:	cbz	x0, 4052b0 <ferror@plt+0x1a10>
  405294:	mov	x1, x0
  405298:	mov	x2, x22
  40529c:	mov	w0, w21
  4052a0:	bl	403650 <read@plt>
  4052a4:	ldr	x1, [x20, #32]
  4052a8:	cmp	x0, x1
  4052ac:	b.eq	405344 <ferror@plt+0x1aa4>  // b.none
  4052b0:	mov	x0, x19
  4052b4:	bl	403510 <free@plt>
  4052b8:	mov	w0, w21
  4052bc:	bl	403390 <close@plt>
  4052c0:	ldp	x21, x22, [sp, #32]
  4052c4:	ldp	x25, x26, [sp, #64]
  4052c8:	ldp	x27, x28, [sp, #80]
  4052cc:	mov	x0, x20
  4052d0:	mov	x20, #0x0                   	// #0
  4052d4:	bl	403510 <free@plt>
  4052d8:	mov	x0, x20
  4052dc:	ldp	x19, x20, [sp, #16]
  4052e0:	ldp	x23, x24, [sp, #48]
  4052e4:	ldp	x29, x30, [sp], #112
  4052e8:	ret
  4052ec:	mov	x19, x21
  4052f0:	cmp	x21, x28
  4052f4:	b.cc	405254 <ferror@plt+0x19b4>  // b.lo, b.ul, b.last
  4052f8:	adrp	x1, 472000 <_bfd_std_section+0x120>
  4052fc:	add	x1, x1, #0x348
  405300:	mov	x2, #0x100000000           	// #4294967296
  405304:	str	x2, [x20, #56]
  405308:	ldr	x3, [sp, #104]
  40530c:	stp	x3, x23, [x20, #8]
  405310:	ldr	x3, [x1, #16]
  405314:	str	x0, [x20, #40]
  405318:	stp	w27, wzr, [x20, #48]
  40531c:	mov	x0, x20
  405320:	ldp	x21, x22, [sp, #32]
  405324:	ldp	x25, x26, [sp, #64]
  405328:	ldp	x27, x28, [sp, #80]
  40532c:	str	x3, [x20]
  405330:	str	x20, [x1, #16]
  405334:	ldp	x19, x20, [sp, #16]
  405338:	ldp	x23, x24, [sp, #48]
  40533c:	ldp	x29, x30, [sp], #112
  405340:	ret
  405344:	mov	w0, w21
  405348:	bl	403390 <close@plt>
  40534c:	ldr	x24, [x20, #32]
  405350:	str	x19, [x20, #24]
  405354:	add	x28, x19, x24
  405358:	cmp	x28, x19
  40535c:	b.hi	4051c0 <ferror@plt+0x1920>  // b.pmore
  405360:	mov	w27, #0x0                   	// #0
  405364:	mov	x0, #0x0                   	// #0
  405368:	b	4052f8 <ferror@plt+0x1a58>
  40536c:	mov	w0, w21
  405370:	bl	403390 <close@plt>
  405374:	ldp	x21, x22, [sp, #32]
  405378:	b	4052cc <ferror@plt+0x1a2c>
  40537c:	nop
  405380:	ldr	w0, [x1, #32]
  405384:	tbnz	w0, #13, 4053b0 <ferror@plt+0x1b10>
  405388:	adrp	x3, 472000 <_bfd_std_section+0x120>
  40538c:	ldr	w4, [x2]
  405390:	ldr	x0, [x1, #40]
  405394:	ldr	x2, [x3, #976]
  405398:	add	x0, x0, x2
  40539c:	str	x0, [x1, #40]
  4053a0:	cbz	w4, 4053b0 <ferror@plt+0x1b10>
  4053a4:	ldr	x0, [x1, #48]
  4053a8:	add	x2, x0, x2
  4053ac:	str	x2, [x1, #48]
  4053b0:	ret
  4053b4:	nop
  4053b8:	stp	x29, x30, [sp, #-32]!
  4053bc:	mov	x29, sp
  4053c0:	stp	x19, x20, [sp, #16]
  4053c4:	adrp	x20, 472000 <_bfd_std_section+0x120>
  4053c8:	add	x20, x20, #0x348
  4053cc:	mov	x19, x0
  4053d0:	bl	402fd0 <strlen@plt>
  4053d4:	mov	x2, x0
  4053d8:	ldp	x0, x1, [x20, #144]
  4053dc:	cmp	x1, x2, lsl #1
  4053e0:	b.cc	405458 <ferror@plt+0x1bb8>  // b.lo, b.ul, b.last
  4053e4:	mov	x4, x19
  4053e8:	ldrb	w1, [x4], #1
  4053ec:	cbz	w1, 405484 <ferror@plt+0x1be4>
  4053f0:	adrp	x7, 46f000 <warn@@Base+0x2d9e8>
  4053f4:	mov	x3, x0
  4053f8:	add	x7, x7, #0xb88
  4053fc:	mov	w8, #0x5e                  	// #94
  405400:	ldrh	w5, [x7, w1, sxtw #1]
  405404:	mov	x2, x3
  405408:	add	w6, w1, #0x40
  40540c:	tbnz	w5, #1, 405430 <ferror@plt+0x1b90>
  405410:	strb	w1, [x2], #1
  405414:	ldrb	w1, [x4], #1
  405418:	mov	x3, x2
  40541c:	cbnz	w1, 405400 <ferror@plt+0x1b60>
  405420:	strb	wzr, [x2]
  405424:	ldp	x19, x20, [sp, #16]
  405428:	ldp	x29, x30, [sp], #32
  40542c:	ret
  405430:	strb	w8, [x3]
  405434:	add	x2, x3, #0x2
  405438:	strb	w6, [x3, #1]
  40543c:	mov	x3, x2
  405440:	ldrb	w1, [x4], #1
  405444:	cbnz	w1, 405400 <ferror@plt+0x1b60>
  405448:	strb	wzr, [x2]
  40544c:	ldp	x19, x20, [sp, #16]
  405450:	ldp	x29, x30, [sp], #32
  405454:	ret
  405458:	bl	403510 <free@plt>
  40545c:	mov	x0, x19
  405460:	bl	402fd0 <strlen@plt>
  405464:	lsl	x0, x0, #1
  405468:	str	x0, [x20, #152]
  40546c:	add	x0, x0, #0x1
  405470:	bl	4032a0 <xmalloc@plt>
  405474:	mov	x4, x19
  405478:	str	x0, [x20, #144]
  40547c:	ldrb	w1, [x4], #1
  405480:	cbnz	w1, 4053f0 <ferror@plt+0x1b50>
  405484:	mov	x2, x0
  405488:	strb	wzr, [x2]
  40548c:	ldp	x19, x20, [sp, #16]
  405490:	ldp	x29, x30, [sp], #32
  405494:	ret
  405498:	cbz	x0, 4054c4 <ferror@plt+0x1c24>
  40549c:	adrp	x3, 46f000 <warn@@Base+0x2d9e8>
  4054a0:	mov	x2, x0
  4054a4:	add	x3, x3, #0xb88
  4054a8:	b	4054b4 <ferror@plt+0x1c14>
  4054ac:	ldrh	w1, [x3, w1, sxtw #1]
  4054b0:	tbnz	w1, #1, 4054c0 <ferror@plt+0x1c20>
  4054b4:	ldrb	w1, [x2], #1
  4054b8:	cbnz	w1, 4054ac <ferror@plt+0x1c0c>
  4054bc:	ret
  4054c0:	b	4053b8 <ferror@plt+0x1b18>
  4054c4:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  4054c8:	add	x0, x0, #0xd68
  4054cc:	ret
  4054d0:	stp	x29, x30, [sp, #-32]!
  4054d4:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  4054d8:	mov	x29, sp
  4054dc:	ldr	x1, [x1, #752]
  4054e0:	stp	x19, x20, [sp, #16]
  4054e4:	mov	x19, x0
  4054e8:	cbz	x1, 405558 <ferror@plt+0x1cb8>
  4054ec:	bl	403460 <bfd_get_arch@plt>
  4054f0:	cmp	w0, #0x1d
  4054f4:	b.ne	405540 <ferror@plt+0x1ca0>  // b.any
  4054f8:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  4054fc:	mov	w1, #0x4                   	// #4
  405500:	str	w1, [x0, #692]
  405504:	mov	x0, x19
  405508:	bl	403460 <bfd_get_arch@plt>
  40550c:	mov	w20, w0
  405510:	mov	x0, x19
  405514:	bl	403530 <bfd_get_mach@plt>
  405518:	mov	x1, x0
  40551c:	mov	w0, w20
  405520:	bl	42be88 <ferror@plt+0x285e8>
  405524:	mov	x0, x19
  405528:	adrp	x1, 40c000 <ferror@plt+0x8760>
  40552c:	ldp	x19, x20, [sp, #16]
  405530:	add	x1, x1, #0x8c8
  405534:	ldp	x29, x30, [sp], #32
  405538:	mov	x2, #0x0                   	// #0
  40553c:	b	4037b0 <bfd_map_over_sections@plt>
  405540:	mov	x0, x19
  405544:	bl	403870 <bfd_arch_bits_per_address@plt>
  405548:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  40554c:	lsr	w0, w0, #3
  405550:	str	w0, [x1, #692]
  405554:	b	405504 <ferror@plt+0x1c64>
  405558:	mov	w2, #0x5                   	// #5
  40555c:	adrp	x1, 446000 <warn@@Base+0x49e8>
  405560:	mov	x0, #0x0                   	// #0
  405564:	add	x1, x1, #0xa60
  405568:	bl	403700 <dcgettext@plt>
  40556c:	ldr	x1, [x19]
  405570:	ldp	x19, x20, [sp, #16]
  405574:	ldp	x29, x30, [sp], #32
  405578:	b	441618 <warn@@Base>
  40557c:	nop
  405580:	stp	x29, x30, [sp, #-96]!
  405584:	adrp	x1, 472000 <_bfd_std_section+0x120>
  405588:	mov	x29, sp
  40558c:	stp	x23, x24, [sp, #48]
  405590:	add	x23, x1, #0x348
  405594:	stp	x25, x26, [sp, #64]
  405598:	cbz	w0, 40576c <ferror@plt+0x1ecc>
  40559c:	ldr	x24, [x23, #40]
  4055a0:	adrp	x0, 446000 <warn@@Base+0x49e8>
  4055a4:	add	x0, x0, #0xa98
  4055a8:	ldr	x25, [x23, #80]
  4055ac:	bl	403450 <puts@plt>
  4055b0:	cmp	x24, #0x0
  4055b4:	cbz	x24, 405788 <ferror@plt+0x1ee8>
  4055b8:	stp	x19, x20, [sp, #16]
  4055bc:	mov	x20, #0x0                   	// #0
  4055c0:	b.le	4057c8 <ferror@plt+0x1f28>
  4055c4:	adrp	x26, 446000 <warn@@Base+0x49e8>
  4055c8:	add	x26, x26, #0xae8
  4055cc:	stp	x27, x28, [sp, #80]
  4055d0:	adrp	x27, 470000 <memcpy@GLIBC_2.17>
  4055d4:	add	x27, x27, #0x4b0
  4055d8:	stp	x21, x22, [sp, #32]
  4055dc:	nop
  4055e0:	ldr	x21, [x25, x20, lsl #3]
  4055e4:	cbz	x21, 4056e8 <ferror@plt+0x1e48>
  4055e8:	ldr	x22, [x21]
  4055ec:	cbz	x22, 4056c0 <ferror@plt+0x1e20>
  4055f0:	ldr	x19, [x23, #160]
  4055f4:	cbz	x19, 405650 <ferror@plt+0x1db0>
  4055f8:	ldr	x0, [x21, #32]
  4055fc:	ldr	x28, [x0]
  405600:	mov	x1, x28
  405604:	ldr	x0, [x19]
  405608:	bl	4034a0 <strcmp@plt>
  40560c:	cbz	w0, 405648 <ferror@plt+0x1da8>
  405610:	ldr	x19, [x19, #16]
  405614:	cbnz	x19, 405600 <ferror@plt+0x1d60>
  405618:	add	x20, x20, #0x1
  40561c:	cmp	x24, x20
  405620:	b.ne	4055e0 <ferror@plt+0x1d40>  // b.any
  405624:	ldp	x19, x20, [sp, #16]
  405628:	ldp	x21, x22, [sp, #32]
  40562c:	ldp	x27, x28, [sp, #80]
  405630:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  405634:	ldp	x23, x24, [sp, #48]
  405638:	add	x0, x0, #0x670
  40563c:	ldp	x25, x26, [sp, #64]
  405640:	ldp	x29, x30, [sp], #96
  405644:	b	403450 <puts@plt>
  405648:	mov	w0, #0x1                   	// #1
  40564c:	str	w0, [x19, #8]
  405650:	ldr	w0, [x23, #168]
  405654:	cbnz	w0, 405674 <ferror@plt+0x1dd4>
  405658:	ldr	x2, [x22, #8]
  40565c:	mov	x1, x21
  405660:	mov	x0, x22
  405664:	ldr	x2, [x2, #552]
  405668:	blr	x2
  40566c:	cbnz	w0, 405618 <ferror@plt+0x1d78>
  405670:	ldr	x21, [x25, x20, lsl #3]
  405674:	ldr	w0, [x23, #172]
  405678:	ldr	x19, [x21, #8]
  40567c:	cmp	w0, #0x0
  405680:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  405684:	b.ne	405714 <ferror@plt+0x1e74>  // b.any
  405688:	ldr	x4, [x22, #8]
  40568c:	mov	x2, x21
  405690:	adrp	x1, 471000 <_sch_istable+0x1478>
  405694:	ldr	x1, [x1, #3800]
  405698:	mov	x0, x22
  40569c:	ldr	x4, [x4, #520]
  4056a0:	mov	w3, #0x2                   	// #2
  4056a4:	blr	x4
  4056a8:	add	x20, x20, #0x1
  4056ac:	mov	w0, #0xa                   	// #10
  4056b0:	bl	403800 <putchar@plt>
  4056b4:	cmp	x24, x20
  4056b8:	b.ne	4055e0 <ferror@plt+0x1d40>  // b.any
  4056bc:	b	405624 <ferror@plt+0x1d84>
  4056c0:	mov	w2, #0x5                   	// #5
  4056c4:	mov	x1, x26
  4056c8:	mov	x0, #0x0                   	// #0
  4056cc:	bl	403700 <dcgettext@plt>
  4056d0:	mov	x1, x20
  4056d4:	add	x20, x20, #0x1
  4056d8:	bl	4037a0 <printf@plt>
  4056dc:	cmp	x24, x20
  4056e0:	b.ne	4055e0 <ferror@plt+0x1d40>  // b.any
  4056e4:	b	405624 <ferror@plt+0x1d84>
  4056e8:	mov	w2, #0x5                   	// #5
  4056ec:	adrp	x1, 446000 <warn@@Base+0x49e8>
  4056f0:	mov	x0, #0x0                   	// #0
  4056f4:	add	x1, x1, #0xac0
  4056f8:	bl	403700 <dcgettext@plt>
  4056fc:	mov	x1, x20
  405700:	add	x20, x20, #0x1
  405704:	bl	4037a0 <printf@plt>
  405708:	cmp	x24, x20
  40570c:	b.ne	4055e0 <ferror@plt+0x1d40>  // b.any
  405710:	b	405624 <ferror@plt+0x1d84>
  405714:	ldrb	w0, [x19]
  405718:	cbz	w0, 405688 <ferror@plt+0x1de8>
  40571c:	ldr	w2, [x27, #4]
  405720:	mov	x1, x19
  405724:	mov	x0, x22
  405728:	bl	4035e0 <bfd_demangle@plt>
  40572c:	mov	x21, x0
  405730:	cbz	x0, 4057b8 <ferror@plt+0x1f18>
  405734:	ldr	x3, [x22, #8]
  405738:	adrp	x1, 471000 <_sch_istable+0x1478>
  40573c:	ldr	x2, [x25, x20, lsl #3]
  405740:	mov	x0, x22
  405744:	ldr	x1, [x1, #3800]
  405748:	ldr	x4, [x3, #520]
  40574c:	str	x21, [x2, #8]
  405750:	mov	w3, #0x2                   	// #2
  405754:	blr	x4
  405758:	ldr	x1, [x25, x20, lsl #3]
  40575c:	mov	x0, x21
  405760:	str	x19, [x1, #8]
  405764:	bl	403510 <free@plt>
  405768:	b	4056a8 <ferror@plt+0x1e08>
  40576c:	ldr	x24, [x1, #840]
  405770:	adrp	x0, 446000 <warn@@Base+0x49e8>
  405774:	add	x0, x0, #0xaa0
  405778:	ldr	x25, [x23, #72]
  40577c:	bl	403450 <puts@plt>
  405780:	cmp	x24, #0x0
  405784:	cbnz	x24, 4055b8 <ferror@plt+0x1d18>
  405788:	adrp	x1, 446000 <warn@@Base+0x49e8>
  40578c:	add	x1, x1, #0xab0
  405790:	mov	w2, #0x5                   	// #5
  405794:	mov	x0, #0x0                   	// #0
  405798:	bl	403700 <dcgettext@plt>
  40579c:	bl	4037a0 <printf@plt>
  4057a0:	ldp	x23, x24, [sp, #48]
  4057a4:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  4057a8:	ldp	x25, x26, [sp, #64]
  4057ac:	add	x0, x0, #0x670
  4057b0:	ldp	x29, x30, [sp], #96
  4057b4:	b	403450 <puts@plt>
  4057b8:	adrp	x1, 471000 <_sch_istable+0x1478>
  4057bc:	ldr	x2, [x25, x20, lsl #3]
  4057c0:	ldr	x4, [x22, #8]
  4057c4:	b	405694 <ferror@plt+0x1df4>
  4057c8:	ldp	x19, x20, [sp, #16]
  4057cc:	b	405630 <ferror@plt+0x1d90>
  4057d0:	ldr	w0, [x1, #32]
  4057d4:	tbz	w0, #20, 4057dc <ferror@plt+0x1f3c>
  4057d8:	ret
  4057dc:	stp	x29, x30, [sp, #-48]!
  4057e0:	adrp	x0, 472000 <_bfd_std_section+0x120>
  4057e4:	mov	x29, sp
  4057e8:	stp	x19, x20, [sp, #16]
  4057ec:	mov	x20, x2
  4057f0:	ldr	x19, [x0, #1000]
  4057f4:	str	x21, [sp, #32]
  4057f8:	ldr	x21, [x1]
  4057fc:	cbz	x19, 405830 <ferror@plt+0x1f90>
  405800:	ldr	x0, [x19]
  405804:	mov	x1, x21
  405808:	bl	4034a0 <strcmp@plt>
  40580c:	cbz	w0, 405828 <ferror@plt+0x1f88>
  405810:	ldr	x19, [x19, #16]
  405814:	cbnz	x19, 405800 <ferror@plt+0x1f60>
  405818:	ldp	x19, x20, [sp, #16]
  40581c:	ldr	x21, [sp, #32]
  405820:	ldp	x29, x30, [sp], #48
  405824:	ret
  405828:	mov	w0, #0x1                   	// #1
  40582c:	str	w0, [x19, #8]
  405830:	mov	x0, x21
  405834:	bl	402fd0 <strlen@plt>
  405838:	ldr	w1, [x20]
  40583c:	cmp	w0, w1
  405840:	b.le	405818 <ferror@plt+0x1f78>
  405844:	str	w0, [x20]
  405848:	ldp	x19, x20, [sp, #16]
  40584c:	ldr	x21, [sp, #32]
  405850:	ldp	x29, x30, [sp], #48
  405854:	ret
  405858:	stp	x29, x30, [sp, #-144]!
  40585c:	mov	x29, sp
  405860:	stp	x19, x20, [sp, #16]
  405864:	adrp	x20, 472000 <_bfd_std_section+0x120>
  405868:	add	x20, x20, #0x348
  40586c:	stp	x27, x28, [sp, #80]
  405870:	ldr	x28, [x20, #48]
  405874:	str	x2, [sp, #120]
  405878:	cmp	x28, #0x0
  40587c:	b.le	405dc8 <ferror@plt+0x2528>
  405880:	mov	x19, x0
  405884:	stp	x23, x24, [sp, #48]
  405888:	mov	x23, x1
  40588c:	ldr	x0, [x1, #16]
  405890:	stp	x21, x22, [sp, #32]
  405894:	ldr	x1, [x1, #48]
  405898:	stp	x1, x0, [sp, #104]
  40589c:	ldr	x0, [x0]
  4058a0:	str	x0, [sp, #128]
  4058a4:	ldr	x22, [x20, #64]
  4058a8:	stp	x25, x26, [sp, #64]
  4058ac:	ldr	w0, [x23, #180]
  4058b0:	mov	x26, #0x0                   	// #0
  4058b4:	str	w0, [sp, #140]
  4058b8:	add	x1, x26, #0x1
  4058bc:	b	4058e4 <ferror@plt+0x2044>
  4058c0:	asr	x3, x3, #1
  4058c4:	ldr	x0, [x22, x3, lsl #3]
  4058c8:	ldr	x4, [x0, #32]
  4058cc:	ldr	x0, [x0, #16]
  4058d0:	ldr	x2, [x4, #40]
  4058d4:	add	x6, x2, x0
  4058d8:	cmp	x19, x6
  4058dc:	b.cs	405a04 <ferror@plt+0x2164>  // b.hs, b.nlast
  4058e0:	mov	x28, x3
  4058e4:	add	x3, x28, x26
  4058e8:	cmp	x28, x1
  4058ec:	b.gt	4058c0 <ferror@plt+0x2020>
  4058f0:	cbz	x26, 405c10 <ferror@plt+0x2370>
  4058f4:	ldr	x0, [x22, x26, lsl #3]
  4058f8:	ldr	x4, [x0, #32]
  4058fc:	ldr	x0, [x0, #16]
  405900:	ldr	x2, [x4, #40]
  405904:	add	x6, x2, x0
  405908:	sub	x9, x22, #0x8
  40590c:	b	40592c <ferror@plt+0x208c>
  405910:	subs	x26, x26, #0x1
  405914:	b.eq	405c10 <ferror@plt+0x2370>  // b.none
  405918:	ldr	x0, [x22, x26, lsl #3]
  40591c:	ldr	x4, [x0, #32]
  405920:	ldr	x0, [x0, #16]
  405924:	ldr	x2, [x4, #40]
  405928:	add	x6, x2, x0
  40592c:	ldr	x1, [x9, x26, lsl #3]
  405930:	lsl	x27, x26, #3
  405934:	ldr	x8, [x1, #32]
  405938:	ldr	x3, [x1, #16]
  40593c:	ldr	x1, [x8, #40]
  405940:	add	x1, x1, x3
  405944:	cmp	x1, x6
  405948:	b.eq	405910 <ferror@plt+0x2070>  // b.none
  40594c:	cmp	x28, x26
  405950:	ldr	x21, [x22, x27]
  405954:	b.le	405a10 <ferror@plt+0x2170>
  405958:	mov	x6, x2
  40595c:	mov	x3, x0
  405960:	mov	x25, x21
  405964:	mov	x24, x26
  405968:	b	40599c <ferror@plt+0x20fc>
  40596c:	ldr	x22, [x20, #64]
  405970:	ldr	x25, [x22, x27]
  405974:	add	x24, x24, #0x1
  405978:	cmp	x28, x24
  40597c:	b.le	405a18 <ferror@plt+0x2178>
  405980:	ldr	x21, [x22, x24, lsl #3]
  405984:	ldr	x1, [x25, #32]
  405988:	ldr	x4, [x21, #32]
  40598c:	ldr	x0, [x21, #16]
  405990:	ldr	x3, [x25, #16]
  405994:	ldr	x6, [x4, #40]
  405998:	ldr	x2, [x1, #40]
  40599c:	add	x2, x3, x2
  4059a0:	add	x0, x0, x6
  4059a4:	cmp	x2, x0
  4059a8:	b.ne	405a18 <ferror@plt+0x2178>  // b.any
  4059ac:	ldr	x1, [sp, #104]
  4059b0:	ldr	x0, [x4]
  4059b4:	ldr	x1, [x1]
  4059b8:	bl	4034a0 <strcmp@plt>
  4059bc:	cbnz	w0, 405974 <ferror@plt+0x20d4>
  4059c0:	ldr	x2, [x23, #136]
  4059c4:	mov	x0, x21
  4059c8:	mov	x1, x23
  4059cc:	blr	x2
  4059d0:	cbz	w0, 40596c <ferror@plt+0x20cc>
  4059d4:	ldr	x0, [sp, #120]
  4059d8:	cbz	x0, 4059e0 <ferror@plt+0x2140>
  4059dc:	str	x24, [x0]
  4059e0:	ldr	x0, [x20, #64]
  4059e4:	ldp	x19, x20, [sp, #16]
  4059e8:	ldr	x0, [x0, x24, lsl #3]
  4059ec:	ldp	x21, x22, [sp, #32]
  4059f0:	ldp	x23, x24, [sp, #48]
  4059f4:	ldp	x25, x26, [sp, #64]
  4059f8:	ldp	x27, x28, [sp, #80]
  4059fc:	ldp	x29, x30, [sp], #144
  405a00:	ret
  405a04:	mov	x26, x3
  405a08:	b.hi	4058b8 <ferror@plt+0x2018>  // b.pmore
  405a0c:	b	405908 <ferror@plt+0x2068>
  405a10:	mov	x25, x21
  405a14:	mov	x24, x26
  405a18:	ldr	x0, [sp, #112]
  405a1c:	ldr	w0, [x0, #8]
  405a20:	cbnz	w0, 405a58 <ferror@plt+0x21b8>
  405a24:	ldr	x0, [sp, #128]
  405a28:	ldr	w0, [x0, #72]
  405a2c:	tbz	w0, #0, 405abc <ferror@plt+0x221c>
  405a30:	ldr	x0, [sp, #104]
  405a34:	ldr	x1, [x0, #40]
  405a38:	cmp	x19, x1
  405a3c:	b.cc	405abc <ferror@plt+0x221c>  // b.lo, b.ul, b.last
  405a40:	ldr	x2, [x0, #56]
  405a44:	ldr	w0, [sp, #140]
  405a48:	udiv	x0, x2, x0
  405a4c:	add	x0, x0, x1
  405a50:	cmp	x0, x19
  405a54:	b.ls	405abc <ferror@plt+0x221c>  // b.plast
  405a58:	ldr	x0, [x25, #32]
  405a5c:	ldr	x1, [sp, #104]
  405a60:	ldr	x0, [x0]
  405a64:	ldr	x1, [x1]
  405a68:	str	x1, [sp, #128]
  405a6c:	bl	4034a0 <strcmp@plt>
  405a70:	ldr	x1, [sp, #128]
  405a74:	cbnz	w0, 405cb4 <ferror@plt+0x2414>
  405a78:	ldr	x2, [x23, #136]
  405a7c:	mov	x0, x25
  405a80:	mov	x1, x23
  405a84:	blr	x2
  405a88:	cbz	w0, 405eb8 <ferror@plt+0x2618>
  405a8c:	ldr	x0, [x20, #64]
  405a90:	ldr	x0, [x0, x27]
  405a94:	ldr	x1, [sp, #120]
  405a98:	cbz	x1, 405bf4 <ferror@plt+0x2354>
  405a9c:	ldp	x21, x22, [sp, #32]
  405aa0:	ldp	x23, x24, [sp, #48]
  405aa4:	str	x26, [x1]
  405aa8:	ldp	x19, x20, [sp, #16]
  405aac:	ldp	x25, x26, [sp, #64]
  405ab0:	ldp	x27, x28, [sp, #80]
  405ab4:	ldp	x29, x30, [sp], #144
  405ab8:	ret
  405abc:	ldr	x2, [x23, #136]
  405ac0:	mov	x0, x25
  405ac4:	mov	x1, x23
  405ac8:	blr	x2
  405acc:	mov	w21, w0
  405ad0:	cbz	w0, 405c28 <ferror@plt+0x2388>
  405ad4:	ldr	x0, [sp, #112]
  405ad8:	ldr	x1, [x0, #24]
  405adc:	cmp	x1, #0x0
  405ae0:	ldr	x0, [x20, #64]
  405ae4:	ldr	x0, [x0, x27]
  405ae8:	ldr	x2, [x0, #16]
  405aec:	ccmp	x2, x19, #0x4, gt
  405af0:	b.eq	405a94 <ferror@plt+0x21f4>  // b.none
  405af4:	ldr	x2, [sp, #112]
  405af8:	ldr	x2, [x2, #16]
  405afc:	cbz	x2, 405a94 <ferror@plt+0x21f4>
  405b00:	ldr	x3, [x2]
  405b04:	ldr	x3, [x3, #8]
  405b08:	cmp	x3, x19
  405b0c:	b.hi	405a94 <ferror@plt+0x21f4>  // b.pmore
  405b10:	lsl	x1, x1, #3
  405b14:	sub	x1, x1, #0x8
  405b18:	add	x4, x2, x1
  405b1c:	ldr	x1, [x2, x1]
  405b20:	ldr	x1, [x1, #8]
  405b24:	cmp	x1, x19
  405b28:	b.cc	405a94 <ferror@plt+0x21f4>  // b.lo, b.ul, b.last
  405b2c:	ldr	w1, [x0, #24]
  405b30:	tbz	w1, #21, 405b40 <ferror@plt+0x22a0>
  405b34:	b	405a94 <ferror@plt+0x21f4>
  405b38:	b.ls	405f00 <ferror@plt+0x2660>  // b.plast
  405b3c:	mov	x4, x3
  405b40:	sub	x1, x4, x2
  405b44:	cmp	x2, x4
  405b48:	b.hi	405a94 <ferror@plt+0x21f4>  // b.pmore
  405b4c:	lsr	x3, x1, #63
  405b50:	add	x1, x3, x1, asr #3
  405b54:	asr	x1, x1, #1
  405b58:	add	x3, x2, x1, lsl #3
  405b5c:	ldr	x1, [x2, x1, lsl #3]
  405b60:	ldr	x1, [x1, #8]
  405b64:	cmp	x1, x19
  405b68:	b.ne	405b38 <ferror@plt+0x2298>  // b.any
  405b6c:	sub	x1, x3, #0x8
  405b70:	cmp	x2, x1
  405b74:	b.ls	405b88 <ferror@plt+0x22e8>  // b.plast
  405b78:	b	405ba0 <ferror@plt+0x2300>
  405b7c:	cmp	x2, x5
  405b80:	b.hi	405f20 <ferror@plt+0x2680>  // b.pmore
  405b84:	mov	x1, x5
  405b88:	mov	x3, x1
  405b8c:	sub	x5, x1, #0x8
  405b90:	ldr	x6, [x3], #8
  405b94:	ldr	x6, [x6, #8]
  405b98:	cmp	x6, x19
  405b9c:	b.eq	405b7c <ferror@plt+0x22dc>  // b.none
  405ba0:	adrp	x5, 472000 <_bfd_std_section+0x120>
  405ba4:	cmp	x3, x4
  405ba8:	add	x5, x5, #0x110
  405bac:	b.ls	405bbc <ferror@plt+0x231c>  // b.plast
  405bb0:	b	405a94 <ferror@plt+0x21f4>
  405bb4:	cmp	x4, x3
  405bb8:	b.cc	405a94 <ferror@plt+0x21f4>  // b.lo, b.ul, b.last
  405bbc:	ldr	x1, [x3]
  405bc0:	add	x3, x3, #0x8
  405bc4:	ldr	x2, [x1, #8]
  405bc8:	cmp	x2, x19
  405bcc:	b.ne	405a94 <ferror@plt+0x21f4>  // b.any
  405bd0:	ldr	x1, [x1]
  405bd4:	cbz	x1, 405bb4 <ferror@plt+0x2314>
  405bd8:	ldr	x1, [x1]
  405bdc:	ldr	x2, [x1, #32]
  405be0:	cmp	x2, x5
  405be4:	b.eq	405bb4 <ferror@plt+0x2314>  // b.none
  405be8:	mov	x0, x1
  405bec:	ldr	x1, [sp, #120]
  405bf0:	cbnz	x1, 405a9c <ferror@plt+0x21fc>
  405bf4:	ldp	x19, x20, [sp, #16]
  405bf8:	ldp	x21, x22, [sp, #32]
  405bfc:	ldp	x23, x24, [sp, #48]
  405c00:	ldp	x25, x26, [sp, #64]
  405c04:	ldp	x27, x28, [sp, #80]
  405c08:	ldp	x29, x30, [sp], #144
  405c0c:	ret
  405c10:	ldr	x21, [x22]
  405c14:	mov	x27, #0x0                   	// #0
  405c18:	ldr	x4, [x21, #32]
  405c1c:	ldr	x0, [x21, #16]
  405c20:	ldr	x2, [x4, #40]
  405c24:	b	405958 <ferror@plt+0x20b8>
  405c28:	sub	x25, x24, #0x1
  405c2c:	ldr	x28, [x20, #48]
  405c30:	ldr	x22, [x20, #64]
  405c34:	cbnz	x24, 405c90 <ferror@plt+0x23f0>
  405c38:	b	405eec <ferror@plt+0x264c>
  405c3c:	ldr	x0, [x20, #48]
  405c40:	ldr	x22, [x20, #64]
  405c44:	cmp	x0, x28
  405c48:	csel	x24, x1, x24, ne  // ne = any
  405c4c:	csel	x28, x28, x25, ne  // ne = any
  405c50:	ldr	x1, [x22, x25, lsl #3]
  405c54:	ldr	x3, [x22, x24]
  405c58:	ldr	x8, [x1, #32]
  405c5c:	ldr	x9, [x3, #32]
  405c60:	ldr	x4, [x1, #16]
  405c64:	ldr	x6, [x3, #16]
  405c68:	ldr	x1, [x8, #40]
  405c6c:	ldr	x3, [x9, #40]
  405c70:	add	x1, x1, x4
  405c74:	add	x3, x3, x6
  405c78:	cmp	x3, x1
  405c7c:	b.ne	405d6c <ferror@plt+0x24cc>  // b.any
  405c80:	mov	x28, x25
  405c84:	sub	x25, x25, #0x1
  405c88:	cmn	x25, #0x1
  405c8c:	b.eq	405d68 <ferror@plt+0x24c8>  // b.none
  405c90:	ldr	x0, [x22, x25, lsl #3]
  405c94:	mov	x1, x23
  405c98:	ldr	x3, [x23, #136]
  405c9c:	lsl	x24, x25, #3
  405ca0:	blr	x3
  405ca4:	lsl	x1, x28, #3
  405ca8:	cbnz	w0, 405c3c <ferror@plt+0x239c>
  405cac:	ldr	x22, [x20, #64]
  405cb0:	b	405c84 <ferror@plt+0x23e4>
  405cb4:	ldr	x28, [x20, #48]
  405cb8:	sub	x25, x24, #0x1
  405cbc:	mov	x0, x28
  405cc0:	cbnz	x24, 405d30 <ferror@plt+0x2490>
  405cc4:	b	405ed4 <ferror@plt+0x2634>
  405cc8:	ldr	x0, [x20, #48]
  405ccc:	lsl	x2, x28, #3
  405cd0:	cmp	x0, x28
  405cd4:	b.ne	405ce0 <ferror@plt+0x2440>  // b.any
  405cd8:	mov	x2, x24
  405cdc:	mov	x28, x25
  405ce0:	ldr	x22, [x20, #64]
  405ce4:	mov	w21, #0x1                   	// #1
  405ce8:	ldr	x1, [x22, x24]
  405cec:	ldr	x2, [x22, x2]
  405cf0:	ldr	x6, [x1, #32]
  405cf4:	ldr	x8, [x2, #32]
  405cf8:	ldr	x3, [x1, #16]
  405cfc:	ldr	x4, [x2, #16]
  405d00:	ldr	x1, [x6, #40]
  405d04:	ldr	x2, [x8, #40]
  405d08:	add	x1, x1, x3
  405d0c:	add	x2, x2, x4
  405d10:	cmp	x2, x1
  405d14:	b.ne	405d6c <ferror@plt+0x24cc>  // b.any
  405d18:	mov	x28, x25
  405d1c:	sub	x25, x25, #0x1
  405d20:	cmn	x25, #0x1
  405d24:	b.eq	405d64 <ferror@plt+0x24c4>  // b.none
  405d28:	ldr	x0, [sp, #104]
  405d2c:	ldr	x1, [x0]
  405d30:	lsl	x24, x25, #3
  405d34:	ldr	x21, [x22, x25, lsl #3]
  405d38:	ldr	x0, [x21, #32]
  405d3c:	ldr	x0, [x0]
  405d40:	bl	4034a0 <strcmp@plt>
  405d44:	cbnz	w0, 405d1c <ferror@plt+0x247c>
  405d48:	ldr	x3, [x23, #136]
  405d4c:	mov	x0, x21
  405d50:	mov	x1, x23
  405d54:	blr	x3
  405d58:	cbnz	w0, 405cc8 <ferror@plt+0x2428>
  405d5c:	ldr	x22, [x20, #64]
  405d60:	b	405d1c <ferror@plt+0x247c>
  405d64:	mov	w21, #0x1                   	// #1
  405d68:	ldr	x0, [x20, #48]
  405d6c:	cmp	x28, x0
  405d70:	b.eq	405e08 <ferror@plt+0x2568>  // b.none
  405d74:	lsl	x27, x28, #3
  405d78:	ldr	x24, [x22, x27]
  405d7c:	cbz	w21, 405de4 <ferror@plt+0x2544>
  405d80:	ldr	x0, [sp, #104]
  405d84:	ldr	x1, [x0]
  405d88:	ldr	x0, [x24, #32]
  405d8c:	ldr	x0, [x0]
  405d90:	bl	4034a0 <strcmp@plt>
  405d94:	cbnz	w0, 405dbc <ferror@plt+0x251c>
  405d98:	ldr	x2, [x23, #136]
  405d9c:	mov	x0, x24
  405da0:	mov	x1, x23
  405da4:	blr	x2
  405da8:	cbz	w0, 405dbc <ferror@plt+0x251c>
  405dac:	ldr	x0, [x20, #64]
  405db0:	mov	x26, x28
  405db4:	ldr	x0, [x0, x27]
  405db8:	b	405a94 <ferror@plt+0x21f4>
  405dbc:	ldp	x21, x22, [sp, #32]
  405dc0:	ldp	x23, x24, [sp, #48]
  405dc4:	ldp	x25, x26, [sp, #64]
  405dc8:	mov	x0, #0x0                   	// #0
  405dcc:	ldp	x19, x20, [sp, #16]
  405dd0:	ldp	x27, x28, [sp, #80]
  405dd4:	ldp	x29, x30, [sp], #144
  405dd8:	ret
  405ddc:	ldr	x24, [x22, x27]
  405de0:	mov	x28, x26
  405de4:	ldr	x2, [x23, #136]
  405de8:	mov	x0, x24
  405dec:	mov	x1, x23
  405df0:	blr	x2
  405df4:	cbz	w0, 405dbc <ferror@plt+0x251c>
  405df8:	ldr	x0, [sp, #112]
  405dfc:	mov	x26, x28
  405e00:	ldr	x1, [x0, #24]
  405e04:	b	405adc <ferror@plt+0x223c>
  405e08:	add	x28, x26, #0x1
  405e0c:	cmp	x28, x0
  405e10:	b.ge	405f18 <ferror@plt+0x2678>  // b.tcont
  405e14:	cbz	w21, 405e90 <ferror@plt+0x25f0>
  405e18:	ldr	x0, [sp, #104]
  405e1c:	ldr	x1, [x0]
  405e20:	b	405e40 <ferror@plt+0x25a0>
  405e24:	ldr	x0, [sp, #104]
  405e28:	ldr	x22, [x20, #64]
  405e2c:	ldr	x1, [x0]
  405e30:	add	x28, x28, #0x1
  405e34:	ldr	x0, [x20, #48]
  405e38:	cmp	x0, x28
  405e3c:	b.le	405ee0 <ferror@plt+0x2640>
  405e40:	ldr	x25, [x22, x28, lsl #3]
  405e44:	str	x1, [sp, #128]
  405e48:	lsl	x24, x28, #3
  405e4c:	ldr	x0, [x25, #32]
  405e50:	ldr	x0, [x0]
  405e54:	bl	4034a0 <strcmp@plt>
  405e58:	ldr	x1, [sp, #128]
  405e5c:	cbnz	w0, 405e30 <ferror@plt+0x2590>
  405e60:	ldr	x2, [x23, #136]
  405e64:	mov	x0, x25
  405e68:	mov	x1, x23
  405e6c:	blr	x2
  405e70:	cbz	w0, 405e24 <ferror@plt+0x2584>
  405e74:	mov	w21, #0x1                   	// #1
  405e78:	b	405eac <ferror@plt+0x260c>
  405e7c:	ldr	x0, [x20, #48]
  405e80:	add	x28, x28, #0x1
  405e84:	ldr	x22, [x20, #64]
  405e88:	cmp	x0, x28
  405e8c:	b.le	405ddc <ferror@plt+0x253c>
  405e90:	ldr	x0, [x22, x28, lsl #3]
  405e94:	mov	x1, x23
  405e98:	ldr	x2, [x23, #136]
  405e9c:	lsl	x24, x28, #3
  405ea0:	blr	x2
  405ea4:	cbz	w0, 405e7c <ferror@plt+0x25dc>
  405ea8:	mov	w21, #0x0                   	// #0
  405eac:	mov	x27, x24
  405eb0:	ldr	x22, [x20, #64]
  405eb4:	b	405d78 <ferror@plt+0x24d8>
  405eb8:	sub	x25, x24, #0x1
  405ebc:	ldr	x28, [x20, #48]
  405ec0:	ldr	x22, [x20, #64]
  405ec4:	cbnz	x24, 405d28 <ferror@plt+0x2488>
  405ec8:	ldr	x1, [sp, #104]
  405ecc:	mov	x0, x28
  405ed0:	ldr	x1, [x1]
  405ed4:	add	x28, x26, #0x1
  405ed8:	cmp	x28, x0
  405edc:	b.lt	405e40 <ferror@plt+0x25a0>  // b.tstop
  405ee0:	mov	x28, x26
  405ee4:	ldr	x24, [x22, x27]
  405ee8:	b	405d88 <ferror@plt+0x24e8>
  405eec:	add	x0, x26, #0x1
  405ef0:	cmp	x0, x28
  405ef4:	b.ge	405ddc <ferror@plt+0x253c>  // b.tcont
  405ef8:	mov	x28, x0
  405efc:	b	405e90 <ferror@plt+0x25f0>
  405f00:	ldr	x1, [x3, #8]
  405f04:	add	x2, x3, #0x8
  405f08:	ldr	x1, [x1, #8]
  405f0c:	cmp	x1, x19
  405f10:	b.ls	405b40 <ferror@plt+0x22a0>  // b.plast
  405f14:	b	405a94 <ferror@plt+0x21f4>
  405f18:	mov	x28, x26
  405f1c:	b	405d78 <ferror@plt+0x24d8>
  405f20:	mov	x3, x1
  405f24:	b	405ba0 <ferror@plt+0x2300>
  405f28:	stp	x29, x30, [sp, #-32]!
  405f2c:	mov	x2, #0x0                   	// #0
  405f30:	mov	x29, sp
  405f34:	str	x19, [sp, #16]
  405f38:	mov	x19, x0
  405f3c:	bl	405858 <ferror@plt+0x1fb8>
  405f40:	cbz	x0, 405f68 <ferror@plt+0x26c8>
  405f44:	ldr	x2, [x0, #32]
  405f48:	ldr	x1, [x0, #16]
  405f4c:	ldr	x0, [x2, #40]
  405f50:	add	x0, x0, x1
  405f54:	cmp	x0, x19
  405f58:	cset	w0, eq  // eq = none
  405f5c:	ldr	x19, [sp, #16]
  405f60:	ldp	x29, x30, [sp], #32
  405f64:	ret
  405f68:	mov	w0, #0x0                   	// #0
  405f6c:	ldr	x19, [sp, #16]
  405f70:	ldp	x29, x30, [sp], #32
  405f74:	ret
  405f78:	stp	x29, x30, [sp, #-80]!
  405f7c:	adrp	x3, 472000 <_bfd_std_section+0x120>
  405f80:	mov	x29, sp
  405f84:	stp	x19, x20, [sp, #16]
  405f88:	mov	x20, x2
  405f8c:	ldr	w2, [x3, #1012]
  405f90:	stp	x21, x22, [sp, #32]
  405f94:	mov	x21, x1
  405f98:	stp	x23, x24, [sp, #48]
  405f9c:	mov	x23, x0
  405fa0:	mov	x24, #0x0                   	// #0
  405fa4:	str	wzr, [sp, #76]
  405fa8:	ldr	x19, [x20, #8]
  405fac:	cbz	w2, 405fb8 <ferror@plt+0x2718>
  405fb0:	ldrb	w1, [x19]
  405fb4:	cbnz	w1, 406100 <ferror@plt+0x2860>
  405fb8:	ldr	w1, [x20, #24]
  405fbc:	mov	x22, #0x0                   	// #0
  405fc0:	and	w1, w1, #0x3fff00
  405fc4:	and	w1, w1, #0xffe001ff
  405fc8:	cbnz	w1, 405fe8 <ferror@plt+0x2748>
  405fcc:	ldr	x3, [x23, #8]
  405fd0:	mov	x0, x23
  405fd4:	add	x2, sp, #0x4c
  405fd8:	mov	x1, x20
  405fdc:	ldr	x3, [x3, #536]
  405fe0:	blr	x3
  405fe4:	mov	x22, x0
  405fe8:	ldr	x0, [x20, #32]
  405fec:	adrp	x1, 471000 <_sch_istable+0x1478>
  405ff0:	add	x1, x1, #0xff8
  405ff4:	cmp	x0, x1
  405ff8:	b.eq	406064 <ferror@plt+0x27c4>  // b.none
  405ffc:	cbz	x19, 406070 <ferror@plt+0x27d0>
  406000:	adrp	x0, 46f000 <warn@@Base+0x2d9e8>
  406004:	mov	x2, x19
  406008:	add	x0, x0, #0xb88
  40600c:	b	406018 <ferror@plt+0x2778>
  406010:	ldrh	w1, [x0, w1, sxtw #1]
  406014:	tbnz	w1, #1, 4060f0 <ferror@plt+0x2850>
  406018:	ldrb	w1, [x2], #1
  40601c:	cbnz	w1, 406010 <ferror@plt+0x2770>
  406020:	cbz	x21, 406080 <ferror@plt+0x27e0>
  406024:	ldp	x3, x0, [x21]
  406028:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  40602c:	mov	x2, x19
  406030:	add	x1, x1, #0x8b0
  406034:	blr	x3
  406038:	cbz	x22, 406044 <ferror@plt+0x27a4>
  40603c:	ldrb	w0, [x22]
  406040:	cbnz	w0, 4060c4 <ferror@plt+0x2824>
  406044:	cbz	x24, 406050 <ferror@plt+0x27b0>
  406048:	mov	x0, x24
  40604c:	bl	403510 <free@plt>
  406050:	ldp	x19, x20, [sp, #16]
  406054:	ldp	x21, x22, [sp, #32]
  406058:	ldp	x23, x24, [sp, #48]
  40605c:	ldp	x29, x30, [sp], #80
  406060:	ret
  406064:	mov	w0, #0x1                   	// #1
  406068:	str	w0, [sp, #76]
  40606c:	cbnz	x19, 406000 <ferror@plt+0x2760>
  406070:	adrp	x19, 44d000 <warn@@Base+0xb9e8>
  406074:	add	x19, x19, #0xd68
  406078:	cbnz	x21, 406024 <ferror@plt+0x2784>
  40607c:	nop
  406080:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  406084:	mov	x1, x19
  406088:	add	x0, x0, #0x8b0
  40608c:	bl	4037a0 <printf@plt>
  406090:	cbz	x22, 406044 <ferror@plt+0x27a4>
  406094:	ldrb	w0, [x22]
  406098:	cbz	w0, 406044 <ferror@plt+0x27a4>
  40609c:	ldr	w1, [sp, #76]
  4060a0:	adrp	x2, 446000 <warn@@Base+0x49e8>
  4060a4:	add	x2, x2, #0xb20
  4060a8:	adrp	x0, 446000 <warn@@Base+0x49e8>
  4060ac:	cmp	w1, #0x0
  4060b0:	add	x0, x0, #0xb28
  4060b4:	mov	x1, x22
  4060b8:	csel	x0, x2, x0, ne  // ne = any
  4060bc:	bl	4037a0 <printf@plt>
  4060c0:	b	406044 <ferror@plt+0x27a4>
  4060c4:	ldr	w0, [sp, #76]
  4060c8:	adrp	x3, 446000 <warn@@Base+0x49e8>
  4060cc:	add	x3, x3, #0xb28
  4060d0:	adrp	x1, 446000 <warn@@Base+0x49e8>
  4060d4:	cmp	w0, #0x0
  4060d8:	add	x1, x1, #0xb20
  4060dc:	ldp	x4, x0, [x21]
  4060e0:	mov	x2, x22
  4060e4:	csel	x1, x1, x3, ne  // ne = any
  4060e8:	blr	x4
  4060ec:	b	406044 <ferror@plt+0x27a4>
  4060f0:	mov	x0, x19
  4060f4:	bl	4053b8 <ferror@plt+0x1b18>
  4060f8:	mov	x19, x0
  4060fc:	b	406020 <ferror@plt+0x2780>
  406100:	adrp	x2, 470000 <memcpy@GLIBC_2.17>
  406104:	mov	x1, x19
  406108:	ldr	w2, [x2, #1204]
  40610c:	bl	4035e0 <bfd_demangle@plt>
  406110:	cmp	x0, #0x0
  406114:	mov	x24, x0
  406118:	csel	x19, x19, x0, eq  // eq = none
  40611c:	b	405fb8 <ferror@plt+0x2718>
  406120:	stp	x29, x30, [sp, #-160]!
  406124:	adrp	x3, 447000 <warn@@Base+0x59e8>
  406128:	add	x3, x3, #0xbf0
  40612c:	mov	x29, sp
  406130:	stp	x21, x22, [sp, #32]
  406134:	mov	x21, x2
  406138:	ldp	x8, x9, [x3]
  40613c:	stp	x19, x20, [sp, #16]
  406140:	mov	x19, x1
  406144:	ldp	x6, x7, [x3, #16]
  406148:	mov	x20, x0
  40614c:	ldp	x4, x5, [x3, #32]
  406150:	mov	x0, x1
  406154:	ldp	x2, x3, [x3, #48]
  406158:	adrp	x1, 446000 <warn@@Base+0x49e8>
  40615c:	add	x1, x1, #0xb30
  406160:	stp	x25, x26, [sp, #64]
  406164:	stp	x8, x9, [sp, #96]
  406168:	stp	x6, x7, [sp, #112]
  40616c:	stp	x4, x5, [sp, #128]
  406170:	stp	x2, x3, [sp, #144]
  406174:	bl	4034a0 <strcmp@plt>
  406178:	cbnz	w0, 40627c <ferror@plt+0x29dc>
  40617c:	ldr	x26, [sp, #96]
  406180:	ldrb	w0, [x26]
  406184:	cbz	w0, 406214 <ferror@plt+0x2974>
  406188:	adrp	x25, 446000 <warn@@Base+0x49e8>
  40618c:	adrp	x22, 404000 <ferror@plt+0x760>
  406190:	add	x25, x25, #0xb58
  406194:	add	x22, x22, #0x6c8
  406198:	stp	x23, x24, [sp, #48]
  40619c:	adrp	x23, 44e000 <warn@@Base+0xc9e8>
  4061a0:	add	x23, x23, #0x6c0
  4061a4:	mov	x24, #0x0                   	// #0
  4061a8:	mov	x1, x26
  4061ac:	mov	x0, x25
  4061b0:	mov	w21, w24
  4061b4:	str	xzr, [sp, #88]
  4061b8:	bl	4037a0 <printf@plt>
  4061bc:	b	4061cc <ferror@plt+0x292c>
  4061c0:	bl	403450 <puts@plt>
  4061c4:	mov	x0, x19
  4061c8:	bl	403510 <free@plt>
  4061cc:	mov	x4, x23
  4061d0:	mov	x3, x22
  4061d4:	mov	w2, w21
  4061d8:	add	x1, sp, #0x58
  4061dc:	mov	x0, x20
  4061e0:	bl	403180 <ctf_dump@plt>
  4061e4:	mov	x19, x0
  4061e8:	cbnz	x0, 4061c0 <ferror@plt+0x2920>
  4061ec:	mov	x0, x20
  4061f0:	bl	403080 <ctf_errno@plt>
  4061f4:	cbnz	w0, 40622c <ferror@plt+0x298c>
  4061f8:	add	x0, sp, #0x60
  4061fc:	add	x0, x0, x24, lsl #3
  406200:	add	x24, x24, #0x1
  406204:	ldr	x26, [x0, #8]
  406208:	ldrb	w0, [x26]
  40620c:	cbnz	w0, 4061a8 <ferror@plt+0x2908>
  406210:	ldp	x23, x24, [sp, #48]
  406214:	mov	w0, #0x0                   	// #0
  406218:	ldp	x19, x20, [sp, #16]
  40621c:	ldp	x21, x22, [sp, #32]
  406220:	ldp	x25, x26, [sp, #64]
  406224:	ldp	x29, x30, [sp], #160
  406228:	ret
  40622c:	adrp	x1, 446000 <warn@@Base+0x49e8>
  406230:	add	x1, x1, #0xb60
  406234:	mov	w2, #0x5                   	// #5
  406238:	mov	x0, #0x0                   	// #0
  40623c:	bl	403700 <dcgettext@plt>
  406240:	mov	x19, x0
  406244:	mov	x0, x20
  406248:	bl	403080 <ctf_errno@plt>
  40624c:	bl	403150 <ctf_errmsg@plt>
  406250:	mov	x2, x0
  406254:	mov	x1, x26
  406258:	mov	x0, x19
  40625c:	bl	440148 <ferror@plt+0x3c8a8>
  406260:	mov	w0, #0x0                   	// #0
  406264:	ldp	x19, x20, [sp, #16]
  406268:	ldp	x21, x22, [sp, #32]
  40626c:	ldp	x23, x24, [sp, #48]
  406270:	ldp	x25, x26, [sp, #64]
  406274:	ldp	x29, x30, [sp], #160
  406278:	ret
  40627c:	adrp	x1, 446000 <warn@@Base+0x49e8>
  406280:	mov	w2, #0x5                   	// #5
  406284:	add	x1, x1, #0xb38
  406288:	mov	x0, #0x0                   	// #0
  40628c:	bl	403700 <dcgettext@plt>
  406290:	mov	x22, x0
  406294:	adrp	x5, 46f000 <warn@@Base+0x2d9e8>
  406298:	mov	x4, x19
  40629c:	add	x5, x5, #0xb88
  4062a0:	b	4062ac <ferror@plt+0x2a0c>
  4062a4:	ldrh	w1, [x5, w3, sxtw #1]
  4062a8:	tbnz	w1, #1, 4062d0 <ferror@plt+0x2a30>
  4062ac:	ldrb	w3, [x4], #1
  4062b0:	cbnz	w3, 4062a4 <ferror@plt+0x2a04>
  4062b4:	mov	x1, x19
  4062b8:	mov	x0, x22
  4062bc:	bl	4037a0 <printf@plt>
  4062c0:	mov	x1, x21
  4062c4:	mov	x0, x20
  4062c8:	bl	403860 <ctf_import@plt>
  4062cc:	b	40617c <ferror@plt+0x28dc>
  4062d0:	mov	x0, x19
  4062d4:	bl	4053b8 <ferror@plt+0x1b18>
  4062d8:	mov	x19, x0
  4062dc:	mov	x0, x22
  4062e0:	mov	x1, x19
  4062e4:	bl	4037a0 <printf@plt>
  4062e8:	mov	x1, x21
  4062ec:	mov	x0, x20
  4062f0:	bl	403860 <ctf_import@plt>
  4062f4:	b	40617c <ferror@plt+0x28dc>
  4062f8:	stp	x29, x30, [sp, #-64]!
  4062fc:	mov	x29, sp
  406300:	stp	x19, x20, [sp, #16]
  406304:	mov	x20, x0
  406308:	stp	x21, x22, [sp, #32]
  40630c:	mov	x21, x2
  406310:	mov	x22, x1
  406314:	bl	4032e0 <bfd_get_section_by_name@plt>
  406318:	mov	x19, x0
  40631c:	cbz	x0, 4063a8 <ferror@plt+0x2b08>
  406320:	mov	x1, x0
  406324:	add	x2, sp, #0x38
  406328:	mov	x0, x20
  40632c:	bl	403120 <bfd_malloc_and_get_section@plt>
  406330:	cbz	w0, 406354 <ferror@plt+0x2ab4>
  406334:	ldr	x0, [x19, #56]
  406338:	str	x0, [x21]
  40633c:	ldr	x19, [sp, #56]
  406340:	mov	x0, x19
  406344:	ldp	x19, x20, [sp, #16]
  406348:	ldp	x21, x22, [sp, #32]
  40634c:	ldp	x29, x30, [sp], #64
  406350:	ret
  406354:	adrp	x1, 446000 <warn@@Base+0x49e8>
  406358:	add	x1, x1, #0xb98
  40635c:	mov	w2, #0x5                   	// #5
  406360:	mov	x0, #0x0                   	// #0
  406364:	bl	403700 <dcgettext@plt>
  406368:	mov	x19, #0x0                   	// #0
  40636c:	ldr	x21, [x20]
  406370:	mov	x20, x0
  406374:	bl	403260 <bfd_get_error@plt>
  406378:	bl	4036e0 <bfd_errmsg@plt>
  40637c:	mov	x3, x0
  406380:	mov	x2, x21
  406384:	mov	x1, x22
  406388:	mov	x0, x20
  40638c:	bl	440148 <ferror@plt+0x3c8a8>
  406390:	ldr	x0, [sp, #56]
  406394:	adrp	x1, 472000 <_bfd_std_section+0x120>
  406398:	mov	w2, #0x1                   	// #1
  40639c:	str	w2, [x1, #848]
  4063a0:	bl	403510 <free@plt>
  4063a4:	b	406340 <ferror@plt+0x2aa0>
  4063a8:	adrp	x1, 446000 <warn@@Base+0x49e8>
  4063ac:	mov	w2, #0x5                   	// #5
  4063b0:	add	x1, x1, #0xb80
  4063b4:	bl	403700 <dcgettext@plt>
  4063b8:	mov	x20, x0
  4063bc:	cbz	x22, 406400 <ferror@plt+0x2b60>
  4063c0:	adrp	x3, 46f000 <warn@@Base+0x2d9e8>
  4063c4:	mov	x2, x22
  4063c8:	add	x3, x3, #0xb88
  4063cc:	b	4063d8 <ferror@plt+0x2b38>
  4063d0:	ldrh	w1, [x3, w1, sxtw #1]
  4063d4:	tbnz	w1, #1, 4063f0 <ferror@plt+0x2b50>
  4063d8:	ldrb	w1, [x2], #1
  4063dc:	cbnz	w1, 4063d0 <ferror@plt+0x2b30>
  4063e0:	mov	x1, x22
  4063e4:	mov	x0, x20
  4063e8:	bl	4037a0 <printf@plt>
  4063ec:	b	406340 <ferror@plt+0x2aa0>
  4063f0:	mov	x0, x22
  4063f4:	bl	4053b8 <ferror@plt+0x1b18>
  4063f8:	mov	x22, x0
  4063fc:	b	4063e0 <ferror@plt+0x2b40>
  406400:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  406404:	add	x22, x1, #0xd68
  406408:	b	4063e0 <ferror@plt+0x2b40>
  40640c:	nop
  406410:	stp	x29, x30, [sp, #-160]!
  406414:	mov	x29, sp
  406418:	stp	x23, x24, [sp, #48]
  40641c:	ldr	x23, [x2]
  406420:	stp	x21, x22, [sp, #32]
  406424:	mov	x22, x1
  406428:	mov	x21, x2
  40642c:	stp	x19, x20, [sp, #16]
  406430:	mov	x20, x0
  406434:	mov	x0, x23
  406438:	bl	402fd0 <strlen@plt>
  40643c:	mov	x19, x0
  406440:	mov	x0, x23
  406444:	ldr	x23, [x22]
  406448:	sxtw	x19, w19
  40644c:	mov	x2, x19
  406450:	mov	x1, x23
  406454:	bl	403220 <strncmp@plt>
  406458:	cbnz	w0, 406654 <ferror@plt+0x2db4>
  40645c:	ldrb	w0, [x23, x19]
  406460:	cbnz	w0, 406668 <ferror@plt+0x2dc8>
  406464:	stp	x25, x26, [sp, #64]
  406468:	adrp	x25, 472000 <_bfd_std_section+0x120>
  40646c:	add	x25, x25, #0x348
  406470:	ldr	x0, [x25, #176]
  406474:	cbz	x0, 40668c <ferror@plt+0x2dec>
  406478:	mov	x1, x23
  40647c:	add	x2, x25, #0xc0
  406480:	mov	x0, x20
  406484:	bl	4062f8 <ferror@plt+0x2a58>
  406488:	str	x0, [x25, #200]
  40648c:	mov	x19, x0
  406490:	cbz	x0, 4066a4 <ferror@plt+0x2e04>
  406494:	ldr	w3, [x21, #16]
  406498:	adrp	x1, 446000 <warn@@Base+0x49e8>
  40649c:	ldr	x23, [x22]
  4064a0:	add	x1, x1, #0xbc0
  4064a4:	mov	w2, #0x5                   	// #5
  4064a8:	mov	x0, #0x0                   	// #0
  4064ac:	str	w3, [sp, #112]
  4064b0:	ldr	x22, [x25, #192]
  4064b4:	bl	403700 <dcgettext@plt>
  4064b8:	mov	x24, x0
  4064bc:	cbz	x23, 40679c <ferror@plt+0x2efc>
  4064c0:	adrp	x3, 46f000 <warn@@Base+0x2d9e8>
  4064c4:	mov	x2, x23
  4064c8:	add	x3, x3, #0xb88
  4064cc:	b	4064d8 <ferror@plt+0x2c38>
  4064d0:	ldrh	w1, [x3, w1, sxtw #1]
  4064d4:	tbnz	w1, #1, 40678c <ferror@plt+0x2eec>
  4064d8:	ldrb	w1, [x2], #1
  4064dc:	cbnz	w1, 4064d0 <ferror@plt+0x2c30>
  4064e0:	mov	x1, x23
  4064e4:	mov	x0, x24
  4064e8:	bl	4037a0 <printf@plt>
  4064ec:	sub	x22, x22, #0xc
  4064f0:	adrp	x0, 446000 <warn@@Base+0x49e8>
  4064f4:	add	x0, x0, #0xbe0
  4064f8:	bl	403450 <puts@plt>
  4064fc:	adds	x0, x19, x22
  406500:	str	x0, [sp, #104]
  406504:	b.cs	40663c <ferror@plt+0x2d9c>  // b.hs, b.nlast
  406508:	adrp	x1, 446000 <warn@@Base+0x49e8>
  40650c:	adrp	x0, 446000 <warn@@Base+0x49e8>
  406510:	add	x1, x1, #0xc18
  406514:	add	x0, x0, #0xc28
  406518:	stp	x1, x0, [sp, #120]
  40651c:	adrp	x1, 471000 <_sch_istable+0x1478>
  406520:	adrp	x0, 446000 <warn@@Base+0x49e8>
  406524:	add	x1, x1, #0xed8
  406528:	add	x0, x0, #0xc38
  40652c:	stp	x27, x28, [sp, #80]
  406530:	mov	w27, #0xffffffff            	// #-1
  406534:	str	wzr, [sp, #116]
  406538:	stp	x0, x1, [sp, #136]
  40653c:	adrp	x1, 446000 <warn@@Base+0x49e8>
  406540:	adrp	x0, 46f000 <warn@@Base+0x2d9e8>
  406544:	add	x1, x1, #0xc58
  406548:	add	x0, x0, #0xb88
  40654c:	str	x0, [sp, #96]
  406550:	str	x1, [sp, #152]
  406554:	nop
  406558:	ldr	x1, [x20, #8]
  40655c:	mov	x0, x19
  406560:	ldr	x1, [x1, #128]
  406564:	blr	x1
  406568:	ldrb	w26, [x19, #4]
  40656c:	ldr	x1, [x20, #8]
  406570:	mov	x22, x0
  406574:	ldrb	w28, [x19, #5]
  406578:	add	x0, x19, #0x6
  40657c:	ldr	x1, [x1, #152]
  406580:	blr	x1
  406584:	and	w24, w0, #0xffff
  406588:	ldr	x1, [x20, #8]
  40658c:	add	x0, x19, #0x8
  406590:	ldr	x1, [x1, #128]
  406594:	blr	x1
  406598:	mov	x23, x0
  40659c:	ldr	x0, [sp, #120]
  4065a0:	mov	w1, w27
  4065a4:	bl	4037a0 <printf@plt>
  4065a8:	mov	w0, w26
  4065ac:	bl	403040 <bfd_get_stab_name@plt>
  4065b0:	mov	x1, x0
  4065b4:	cbz	x0, 40672c <ferror@plt+0x2e8c>
  4065b8:	mov	x2, x0
  4065bc:	b	4065cc <ferror@plt+0x2d2c>
  4065c0:	ldr	x3, [sp, #96]
  4065c4:	ldrh	w0, [x3, w0, sxtw #1]
  4065c8:	tbnz	w0, #1, 40677c <ferror@plt+0x2edc>
  4065cc:	ldrb	w0, [x2], #1
  4065d0:	cbnz	w0, 4065c0 <ferror@plt+0x2d20>
  4065d4:	adrp	x0, 446000 <warn@@Base+0x49e8>
  4065d8:	add	x0, x0, #0xc20
  4065dc:	bl	4037a0 <printf@plt>
  4065e0:	ldr	x0, [sp, #128]
  4065e4:	mov	w2, w24
  4065e8:	mov	w1, w28
  4065ec:	bl	4037a0 <printf@plt>
  4065f0:	ldr	x1, [sp, #144]
  4065f4:	mov	x0, x20
  4065f8:	mov	x2, x23
  4065fc:	ldr	x1, [x1]
  406600:	bl	403760 <bfd_fprintf_vma@plt>
  406604:	ldr	x0, [sp, #136]
  406608:	mov	x1, x22
  40660c:	bl	4037a0 <printf@plt>
  406610:	cbnz	w26, 4066fc <ferror@plt+0x2e5c>
  406614:	ldr	w0, [sp, #112]
  406618:	str	w0, [sp, #116]
  40661c:	add	w0, w0, w23
  406620:	str	w0, [sp, #112]
  406624:	ldr	x0, [sp, #104]
  406628:	add	x19, x19, #0xc
  40662c:	add	w27, w27, #0x1
  406630:	cmp	x19, x0
  406634:	b.ls	406558 <ferror@plt+0x2cb8>  // b.plast
  406638:	ldp	x27, x28, [sp, #80]
  40663c:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  406640:	add	x0, x0, #0x670
  406644:	bl	403450 <puts@plt>
  406648:	ldr	w0, [sp, #112]
  40664c:	ldp	x25, x26, [sp, #64]
  406650:	str	w0, [x21, #16]
  406654:	ldp	x19, x20, [sp, #16]
  406658:	ldp	x21, x22, [sp, #32]
  40665c:	ldp	x23, x24, [sp, #48]
  406660:	ldp	x29, x30, [sp], #160
  406664:	ret
  406668:	cmp	w0, #0x2e
  40666c:	b.ne	406654 <ferror@plt+0x2db4>  // b.any
  406670:	add	x19, x23, x19
  406674:	adrp	x0, 46f000 <warn@@Base+0x2d9e8>
  406678:	add	x0, x0, #0xb88
  40667c:	ldrb	w1, [x19, #1]
  406680:	ldrh	w0, [x0, x1, lsl #1]
  406684:	tbz	w0, #2, 406654 <ferror@plt+0x2db4>
  406688:	b	406464 <ferror@plt+0x2bc4>
  40668c:	ldr	x1, [x21, #8]
  406690:	add	x2, x25, #0xb8
  406694:	mov	x0, x20
  406698:	bl	4062f8 <ferror@plt+0x2a58>
  40669c:	str	x0, [x25, #176]
  4066a0:	cbnz	x0, 4067a8 <ferror@plt+0x2f08>
  4066a4:	ldp	x19, x20, [sp, #16]
  4066a8:	ldp	x21, x22, [sp, #32]
  4066ac:	ldp	x23, x24, [sp, #48]
  4066b0:	ldp	x25, x26, [sp, #64]
  4066b4:	ldp	x29, x30, [sp], #160
  4066b8:	ret
  4066bc:	mov	w1, w26
  4066c0:	adrp	x0, 446000 <warn@@Base+0x49e8>
  4066c4:	add	x0, x0, #0xc48
  4066c8:	bl	4037a0 <printf@plt>
  4066cc:	ldr	x0, [sp, #128]
  4066d0:	mov	w2, w24
  4066d4:	mov	w1, w28
  4066d8:	bl	4037a0 <printf@plt>
  4066dc:	ldr	x1, [sp, #144]
  4066e0:	mov	x0, x20
  4066e4:	mov	x2, x23
  4066e8:	ldr	x1, [x1]
  4066ec:	bl	403760 <bfd_fprintf_vma@plt>
  4066f0:	ldr	x0, [sp, #136]
  4066f4:	mov	x1, x22
  4066f8:	bl	4037a0 <printf@plt>
  4066fc:	ldr	w0, [sp, #116]
  406700:	ldr	x1, [x25, #184]
  406704:	add	x22, x22, w0, uxtw
  406708:	cmp	x22, x1
  40670c:	b.cs	406770 <ferror@plt+0x2ed0>  // b.hs, b.nlast
  406710:	ldr	x2, [x25, #176]
  406714:	sub	w1, w1, w22
  406718:	adrp	x0, 446000 <warn@@Base+0x49e8>
  40671c:	add	x0, x0, #0xc50
  406720:	add	x2, x2, x22
  406724:	bl	4037a0 <printf@plt>
  406728:	b	406624 <ferror@plt+0x2d84>
  40672c:	cbnz	w26, 4066bc <ferror@plt+0x2e1c>
  406730:	adrp	x0, 446000 <warn@@Base+0x49e8>
  406734:	add	x0, x0, #0xc40
  406738:	bl	4037a0 <printf@plt>
  40673c:	ldr	x0, [sp, #128]
  406740:	mov	w2, w24
  406744:	mov	w1, w28
  406748:	bl	4037a0 <printf@plt>
  40674c:	ldr	x0, [sp, #144]
  406750:	mov	x2, x23
  406754:	ldr	x1, [x0]
  406758:	mov	x0, x20
  40675c:	bl	403760 <bfd_fprintf_vma@plt>
  406760:	ldr	x0, [sp, #136]
  406764:	mov	x1, x22
  406768:	bl	4037a0 <printf@plt>
  40676c:	b	406614 <ferror@plt+0x2d74>
  406770:	ldr	x0, [sp, #152]
  406774:	bl	4037a0 <printf@plt>
  406778:	b	406624 <ferror@plt+0x2d84>
  40677c:	mov	x0, x1
  406780:	bl	4053b8 <ferror@plt+0x1b18>
  406784:	mov	x1, x0
  406788:	b	4065d4 <ferror@plt+0x2d34>
  40678c:	mov	x0, x23
  406790:	bl	4053b8 <ferror@plt+0x1b18>
  406794:	mov	x23, x0
  406798:	b	4064e0 <ferror@plt+0x2c40>
  40679c:	adrp	x23, 44d000 <warn@@Base+0xb9e8>
  4067a0:	add	x23, x23, #0xd68
  4067a4:	b	4064e0 <ferror@plt+0x2c40>
  4067a8:	ldr	x23, [x22]
  4067ac:	b	406478 <ferror@plt+0x2bd8>
  4067b0:	stp	x29, x30, [sp, #-96]!
  4067b4:	mov	x29, sp
  4067b8:	stp	x19, x20, [sp, #16]
  4067bc:	mov	x20, x2
  4067c0:	mov	x2, x3
  4067c4:	stp	x21, x22, [sp, #32]
  4067c8:	mov	x21, x3
  4067cc:	mov	x19, x4
  4067d0:	ldr	x3, [x4, #16]
  4067d4:	stp	x23, x24, [sp, #48]
  4067d8:	mov	x23, x0
  4067dc:	mov	x24, x1
  4067e0:	mov	w22, w5
  4067e4:	ldr	x0, [x3]
  4067e8:	add	x1, sp, #0x40
  4067ec:	bl	4036a0 <bfd_sprintf_vma@plt>
  4067f0:	add	x2, sp, #0x40
  4067f4:	cbz	w22, 406820 <ferror@plt+0x2f80>
  4067f8:	ldrb	w0, [sp, #64]
  4067fc:	cmp	w0, #0x30
  406800:	b.ne	4069e0 <ferror@plt+0x3140>  // b.any
  406804:	nop
  406808:	ldrb	w0, [x2, #1]!
  40680c:	cmp	w0, #0x30
  406810:	b.eq	406808 <ferror@plt+0x2f68>  // b.none
  406814:	cmp	w0, #0x0
  406818:	cset	x0, eq  // eq = none
  40681c:	sub	x2, x2, x0
  406820:	ldp	x3, x0, [x19]
  406824:	adrp	x22, 44a000 <warn@@Base+0x89e8>
  406828:	add	x22, x22, #0x8b0
  40682c:	mov	x1, x22
  406830:	blr	x3
  406834:	cbz	x20, 4069e8 <ferror@plt+0x3148>
  406838:	ldp	x2, x0, [x19]
  40683c:	adrp	x1, 446000 <warn@@Base+0x49e8>
  406840:	add	x1, x1, #0xc78
  406844:	blr	x2
  406848:	mov	x2, x20
  40684c:	mov	x1, x19
  406850:	mov	x0, x23
  406854:	bl	405f78 <ferror@plt+0x26d8>
  406858:	ldr	x0, [x20, #32]
  40685c:	ldr	x2, [x20, #16]
  406860:	ldr	x1, [x0, #40]
  406864:	add	x1, x1, x2
  406868:	cmp	x21, x1
  40686c:	b.eq	4068fc <ferror@plt+0x305c>  // b.none
  406870:	ldr	w4, [x23, #72]
  406874:	mov	w3, #0x42                  	// #66
  406878:	adrp	x2, 471000 <_sch_istable+0x1478>
  40687c:	add	x2, x2, #0xff8
  406880:	tst	w4, w3
  406884:	ccmp	x0, x2, #0x0, ne  // ne = any
  406888:	ldp	x2, x0, [x19]
  40688c:	b.eq	406900 <ferror@plt+0x3060>  // b.none
  406890:	cmp	x21, x1
  406894:	b.cs	406974 <ferror@plt+0x30d4>  // b.hs, b.nlast
  406898:	adrp	x1, 446000 <warn@@Base+0x49e8>
  40689c:	add	x1, x1, #0xc68
  4068a0:	blr	x2
  4068a4:	ldr	x0, [x19, #16]
  4068a8:	add	x1, sp, #0x40
  4068ac:	ldr	x2, [x20, #32]
  4068b0:	ldr	x0, [x0]
  4068b4:	ldr	x3, [x20, #16]
  4068b8:	ldr	x2, [x2, #40]
  4068bc:	add	x2, x2, x3
  4068c0:	sub	x2, x2, x21
  4068c4:	bl	4036a0 <bfd_sprintf_vma@plt>
  4068c8:	ldrb	w0, [sp, #64]
  4068cc:	add	x2, sp, #0x40
  4068d0:	cmp	w0, #0x30
  4068d4:	b.ne	4068e4 <ferror@plt+0x3044>  // b.any
  4068d8:	ldrb	w0, [x2, #1]!
  4068dc:	cmp	w0, #0x30
  4068e0:	b.eq	4068d8 <ferror@plt+0x3038>  // b.none
  4068e4:	cmp	w0, #0x0
  4068e8:	mov	x1, x22
  4068ec:	ldp	x3, x0, [x19]
  4068f0:	cset	x4, eq  // eq = none
  4068f4:	sub	x2, x2, x4
  4068f8:	blr	x3
  4068fc:	ldp	x2, x0, [x19]
  406900:	adrp	x1, 449000 <warn@@Base+0x79e8>
  406904:	add	x1, x1, #0x900
  406908:	blr	x2
  40690c:	adrp	x0, 472000 <_bfd_std_section+0x120>
  406910:	ldr	w0, [x0, #1048]
  406914:	cbnz	w0, 40692c <ferror@plt+0x308c>
  406918:	ldp	x19, x20, [sp, #16]
  40691c:	ldp	x21, x22, [sp, #32]
  406920:	ldp	x23, x24, [sp, #48]
  406924:	ldp	x29, x30, [sp], #96
  406928:	ret
  40692c:	ldp	x20, x19, [x19]
  406930:	mov	w2, #0x5                   	// #5
  406934:	adrp	x1, 446000 <warn@@Base+0x49e8>
  406938:	mov	x0, #0x0                   	// #0
  40693c:	add	x1, x1, #0xc80
  406940:	bl	403700 <dcgettext@plt>
  406944:	ldr	x3, [x24, #40]
  406948:	mov	x1, x0
  40694c:	ldr	x2, [x24, #144]
  406950:	mov	x0, x19
  406954:	sub	x2, x2, x3
  406958:	add	x2, x2, x21
  40695c:	blr	x20
  406960:	ldp	x19, x20, [sp, #16]
  406964:	ldp	x21, x22, [sp, #32]
  406968:	ldp	x23, x24, [sp, #48]
  40696c:	ldp	x29, x30, [sp], #96
  406970:	ret
  406974:	b.ls	406900 <ferror@plt+0x3060>  // b.plast
  406978:	adrp	x1, 446000 <warn@@Base+0x49e8>
  40697c:	add	x1, x1, #0xc70
  406980:	blr	x2
  406984:	ldr	x0, [x19, #16]
  406988:	add	x1, sp, #0x40
  40698c:	ldr	x2, [x20, #32]
  406990:	ldr	x0, [x0]
  406994:	ldr	x3, [x20, #16]
  406998:	ldr	x2, [x2, #40]
  40699c:	sub	x2, x21, x2
  4069a0:	sub	x2, x2, x3
  4069a4:	bl	4036a0 <bfd_sprintf_vma@plt>
  4069a8:	ldrb	w0, [sp, #64]
  4069ac:	add	x2, sp, #0x40
  4069b0:	cmp	w0, #0x30
  4069b4:	b.ne	4068e4 <ferror@plt+0x3044>  // b.any
  4069b8:	ldrb	w0, [x2, #1]!
  4069bc:	cmp	w0, #0x30
  4069c0:	b.eq	4069b8 <ferror@plt+0x3118>  // b.none
  4069c4:	cmp	w0, #0x0
  4069c8:	mov	x1, x22
  4069cc:	ldp	x3, x0, [x19]
  4069d0:	cset	x4, eq  // eq = none
  4069d4:	sub	x2, x2, x4
  4069d8:	blr	x3
  4069dc:	b	4068fc <ferror@plt+0x305c>
  4069e0:	add	x2, sp, #0x40
  4069e4:	b	406814 <ferror@plt+0x2f74>
  4069e8:	ldr	x2, [x24]
  4069ec:	ldp	x20, x23, [x19]
  4069f0:	cbz	x2, 406ad0 <ferror@plt+0x3230>
  4069f4:	adrp	x4, 46f000 <warn@@Base+0x2d9e8>
  4069f8:	mov	x3, x2
  4069fc:	add	x4, x4, #0xb88
  406a00:	b	406a0c <ferror@plt+0x316c>
  406a04:	ldrh	w1, [x4, w1, sxtw #1]
  406a08:	tbnz	w1, #1, 406ac0 <ferror@plt+0x3220>
  406a0c:	ldrb	w1, [x3], #1
  406a10:	cbnz	w1, 406a04 <ferror@plt+0x3164>
  406a14:	mov	x0, x23
  406a18:	adrp	x1, 446000 <warn@@Base+0x49e8>
  406a1c:	add	x1, x1, #0xc60
  406a20:	blr	x20
  406a24:	ldr	x20, [x24, #40]
  406a28:	ldr	x2, [x19]
  406a2c:	cmp	x21, x20
  406a30:	b.cs	406a78 <ferror@plt+0x31d8>  // b.hs, b.nlast
  406a34:	ldr	x0, [x19, #8]
  406a38:	adrp	x1, 446000 <warn@@Base+0x49e8>
  406a3c:	add	x1, x1, #0xc68
  406a40:	blr	x2
  406a44:	ldr	x0, [x19, #16]
  406a48:	sub	x2, x20, x21
  406a4c:	add	x1, sp, #0x40
  406a50:	ldr	x0, [x0]
  406a54:	bl	4036a0 <bfd_sprintf_vma@plt>
  406a58:	ldrb	w0, [sp, #64]
  406a5c:	add	x2, sp, #0x40
  406a60:	cmp	w0, #0x30
  406a64:	b.ne	4068e4 <ferror@plt+0x3044>  // b.any
  406a68:	ldrb	w0, [x2, #1]!
  406a6c:	cmp	w0, #0x30
  406a70:	b.eq	406a68 <ferror@plt+0x31c8>  // b.none
  406a74:	b	4068e4 <ferror@plt+0x3044>
  406a78:	ldr	x0, [x19, #8]
  406a7c:	b.ls	406900 <ferror@plt+0x3060>  // b.plast
  406a80:	adrp	x1, 446000 <warn@@Base+0x49e8>
  406a84:	add	x1, x1, #0xc70
  406a88:	blr	x2
  406a8c:	ldr	x0, [x19, #16]
  406a90:	sub	x2, x21, x20
  406a94:	add	x1, sp, #0x40
  406a98:	ldr	x0, [x0]
  406a9c:	bl	4036a0 <bfd_sprintf_vma@plt>
  406aa0:	ldrb	w0, [sp, #64]
  406aa4:	add	x2, sp, #0x40
  406aa8:	cmp	w0, #0x30
  406aac:	b.ne	4068e4 <ferror@plt+0x3044>  // b.any
  406ab0:	ldrb	w0, [x2, #1]!
  406ab4:	cmp	w0, #0x30
  406ab8:	b.eq	406ab0 <ferror@plt+0x3210>  // b.none
  406abc:	b	4068e4 <ferror@plt+0x3044>
  406ac0:	mov	x0, x2
  406ac4:	bl	4053b8 <ferror@plt+0x1b18>
  406ac8:	mov	x2, x0
  406acc:	b	406a14 <ferror@plt+0x3174>
  406ad0:	adrp	x2, 44d000 <warn@@Base+0xb9e8>
  406ad4:	add	x2, x2, #0xd68
  406ad8:	b	406a14 <ferror@plt+0x3174>
  406adc:	nop
  406ae0:	stp	x29, x30, [sp, #-80]!
  406ae4:	mov	x29, sp
  406ae8:	stp	x19, x20, [sp, #16]
  406aec:	adrp	x20, 472000 <_bfd_std_section+0x120>
  406af0:	add	x20, x20, #0x348
  406af4:	stp	x21, x22, [sp, #32]
  406af8:	mov	x21, x0
  406afc:	mov	x19, x1
  406b00:	ldr	x0, [x20, #48]
  406b04:	ldr	w22, [x20, #212]
  406b08:	cmp	x0, #0x0
  406b0c:	b.le	406b90 <ferror@plt+0x32f0>
  406b10:	ldr	x20, [x1, #16]
  406b14:	ldr	x0, [x20, #40]
  406b18:	cbz	x0, 406b50 <ferror@plt+0x32b0>
  406b1c:	ldr	x0, [x0]
  406b20:	cbz	x0, 406b50 <ferror@plt+0x32b0>
  406b24:	ldr	x2, [x0]
  406b28:	cbz	x2, 406b50 <ferror@plt+0x32b0>
  406b2c:	ldr	x3, [x2, #32]
  406b30:	adrp	x1, 471000 <_sch_istable+0x1478>
  406b34:	ldr	x0, [x2, #16]
  406b38:	add	x1, x1, #0xff8
  406b3c:	ldr	x4, [x3, #40]
  406b40:	add	x21, x21, x0
  406b44:	cmp	x3, x1
  406b48:	add	x21, x21, x4
  406b4c:	b.eq	406b64 <ferror@plt+0x32c4>  // b.none
  406b50:	mov	x2, #0x0                   	// #0
  406b54:	mov	x1, x19
  406b58:	mov	x0, x21
  406b5c:	bl	405858 <ferror@plt+0x1fb8>
  406b60:	mov	x2, x0
  406b64:	ldr	x0, [x20]
  406b68:	cmp	w22, #0x0
  406b6c:	ldr	x1, [x19, #48]
  406b70:	mov	x3, x21
  406b74:	cset	w5, eq  // eq = none
  406b78:	mov	x4, x19
  406b7c:	bl	4067b0 <ferror@plt+0x2f10>
  406b80:	ldp	x19, x20, [sp, #16]
  406b84:	ldp	x21, x22, [sp, #32]
  406b88:	ldp	x29, x30, [sp], #80
  406b8c:	ret
  406b90:	ldp	x2, x0, [x19]
  406b94:	adrp	x1, 446000 <warn@@Base+0x49e8>
  406b98:	add	x1, x1, #0xc98
  406b9c:	blr	x2
  406ba0:	ldr	x0, [x19, #16]
  406ba4:	mov	x2, x21
  406ba8:	add	x1, sp, #0x30
  406bac:	ldr	x0, [x0]
  406bb0:	bl	4036a0 <bfd_sprintf_vma@plt>
  406bb4:	add	x2, sp, #0x30
  406bb8:	cbnz	w22, 406be0 <ferror@plt+0x3340>
  406bbc:	ldrb	w0, [sp, #48]
  406bc0:	cmp	w0, #0x30
  406bc4:	b.ne	406bd4 <ferror@plt+0x3334>  // b.any
  406bc8:	ldrb	w0, [x2, #1]!
  406bcc:	cmp	w0, #0x30
  406bd0:	b.eq	406bc8 <ferror@plt+0x3328>  // b.none
  406bd4:	cmp	w0, #0x0
  406bd8:	cset	x0, eq  // eq = none
  406bdc:	sub	x2, x2, x0
  406be0:	ldp	x3, x0, [x19]
  406be4:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  406be8:	add	x1, x1, #0x8b0
  406bec:	blr	x3
  406bf0:	ldr	w0, [x20, #208]
  406bf4:	cbz	w0, 406b80 <ferror@plt+0x32e0>
  406bf8:	mov	w2, #0x5                   	// #5
  406bfc:	adrp	x1, 446000 <warn@@Base+0x49e8>
  406c00:	mov	x0, #0x0                   	// #0
  406c04:	add	x1, x1, #0xc80
  406c08:	ldp	x20, x22, [x19]
  406c0c:	bl	403700 <dcgettext@plt>
  406c10:	ldr	x3, [x19, #48]
  406c14:	mov	x1, x0
  406c18:	ldr	x4, [x3, #40]
  406c1c:	mov	x0, x22
  406c20:	ldr	x2, [x3, #144]
  406c24:	sub	x2, x2, x4
  406c28:	add	x2, x2, x21
  406c2c:	blr	x20
  406c30:	b	406b80 <ferror@plt+0x32e0>
  406c34:	nop
  406c38:	stp	x29, x30, [sp, #-96]!
  406c3c:	mov	x29, sp
  406c40:	stp	x19, x20, [sp, #16]
  406c44:	mov	x19, x1
  406c48:	mov	x20, x2
  406c4c:	stp	x21, x22, [sp, #32]
  406c50:	mov	x21, x0
  406c54:	bl	4033e0 <bfd_octets_per_byte@plt>
  406c58:	ldr	w1, [x19, #32]
  406c5c:	tbz	w1, #20, 406c70 <ferror@plt+0x33d0>
  406c60:	ldp	x19, x20, [sp, #16]
  406c64:	ldp	x21, x22, [sp, #32]
  406c68:	ldp	x29, x30, [sp], #96
  406c6c:	ret
  406c70:	stp	x23, x24, [sp, #48]
  406c74:	adrp	x24, 472000 <_bfd_std_section+0x120>
  406c78:	add	x24, x24, #0x348
  406c7c:	stp	x25, x26, [sp, #64]
  406c80:	mov	w22, w0
  406c84:	ldr	w25, [x20]
  406c88:	ldr	x20, [x24, #160]
  406c8c:	ldr	x23, [x19]
  406c90:	str	x27, [sp, #80]
  406c94:	cbz	x20, 4072c0 <ferror@plt+0x3a20>
  406c98:	ldr	x0, [x20]
  406c9c:	mov	x1, x23
  406ca0:	bl	4034a0 <strcmp@plt>
  406ca4:	cbz	w0, 406ccc <ferror@plt+0x342c>
  406ca8:	ldr	x20, [x20, #16]
  406cac:	cbnz	x20, 406c98 <ferror@plt+0x33f8>
  406cb0:	ldp	x19, x20, [sp, #16]
  406cb4:	ldp	x21, x22, [sp, #32]
  406cb8:	ldp	x23, x24, [sp, #48]
  406cbc:	ldp	x25, x26, [sp, #64]
  406cc0:	ldr	x27, [sp, #80]
  406cc4:	ldp	x29, x30, [sp], #96
  406cc8:	ret
  406ccc:	ldr	w27, [x19, #12]
  406cd0:	mov	w0, #0x1                   	// #1
  406cd4:	str	w0, [x20, #8]
  406cd8:	adrp	x3, 46f000 <warn@@Base+0x2d9e8>
  406cdc:	mov	x0, x23
  406ce0:	add	x3, x3, #0xb88
  406ce4:	b	406cf0 <ferror@plt+0x3450>
  406ce8:	ldrh	w2, [x3, w2, sxtw #1]
  406cec:	tbnz	w2, #1, 40714c <ferror@plt+0x38ac>
  406cf0:	ldrb	w2, [x0], #1
  406cf4:	cbnz	w2, 406ce8 <ferror@plt+0x3448>
  406cf8:	adrp	x20, 44d000 <warn@@Base+0xb9e8>
  406cfc:	add	x20, x20, #0xd68
  406d00:	ldr	x4, [x19, #56]
  406d04:	adrp	x26, 471000 <_sch_istable+0x1478>
  406d08:	mov	x3, x23
  406d0c:	mov	w2, w25
  406d10:	mov	w1, w27
  406d14:	adrp	x0, 446000 <warn@@Base+0x49e8>
  406d18:	udiv	x4, x4, x22
  406d1c:	add	x0, x0, #0xd00
  406d20:	adrp	x22, 446000 <warn@@Base+0x49e8>
  406d24:	add	x22, x22, #0xd18
  406d28:	bl	4037a0 <printf@plt>
  406d2c:	ldr	x1, [x26, #3800]
  406d30:	mov	x0, x21
  406d34:	ldr	x2, [x19, #40]
  406d38:	bl	403760 <bfd_fprintf_vma@plt>
  406d3c:	mov	x0, x22
  406d40:	bl	4037a0 <printf@plt>
  406d44:	ldr	x1, [x26, #3800]
  406d48:	mov	x0, x21
  406d4c:	ldr	x2, [x19, #48]
  406d50:	bl	403760 <bfd_fprintf_vma@plt>
  406d54:	ldr	w2, [x19, #112]
  406d58:	adrp	x0, 446000 <warn@@Base+0x49e8>
  406d5c:	ldr	x1, [x19, #144]
  406d60:	add	x0, x0, #0xd20
  406d64:	bl	4037a0 <printf@plt>
  406d68:	ldr	w0, [x24, #216]
  406d6c:	cbz	w0, 4071bc <ferror@plt+0x391c>
  406d70:	mov	x0, x22
  406d74:	bl	4037a0 <printf@plt>
  406d78:	ldr	w0, [x19, #32]
  406d7c:	tbnz	w0, #8, 4070c4 <ferror@plt+0x3824>
  406d80:	tbnz	w0, #0, 407098 <ferror@plt+0x37f8>
  406d84:	tbnz	w0, #7, 40706c <ferror@plt+0x37cc>
  406d88:	tbnz	w0, #1, 407040 <ferror@plt+0x37a0>
  406d8c:	tbnz	w0, #2, 407014 <ferror@plt+0x3774>
  406d90:	tbnz	w0, #3, 406fe8 <ferror@plt+0x3748>
  406d94:	tbnz	w0, #4, 406fbc <ferror@plt+0x371c>
  406d98:	tbnz	w0, #5, 406f90 <ferror@plt+0x36f0>
  406d9c:	tbnz	w0, #6, 406f64 <ferror@plt+0x36c4>
  406da0:	tbnz	w0, #13, 406f38 <ferror@plt+0x3698>
  406da4:	tbnz	w0, #9, 406f0c <ferror@plt+0x366c>
  406da8:	tbnz	w0, #15, 406ee4 <ferror@plt+0x3644>
  406dac:	tbnz	w0, #16, 407198 <ferror@plt+0x38f8>
  406db0:	mov	x0, x21
  406db4:	bl	403460 <bfd_get_arch@plt>
  406db8:	cmp	w0, #0x26
  406dbc:	ldr	w0, [x19, #32]
  406dc0:	b.eq	406e60 <ferror@plt+0x35c0>  // b.none
  406dc4:	tbnz	w0, #22, 4071cc <ferror@plt+0x392c>
  406dc8:	ldr	x1, [x21, #8]
  406dcc:	ldr	w1, [x1, #8]
  406dd0:	cmp	w1, #0x2
  406dd4:	b.eq	407164 <ferror@plt+0x38c4>  // b.none
  406dd8:	cmp	w1, #0x5
  406ddc:	b.eq	4070f0 <ferror@plt+0x3850>  // b.none
  406de0:	tbnz	w0, #10, 406ebc <ferror@plt+0x361c>
  406de4:	tbnz	w0, #25, 4071f4 <ferror@plt+0x3954>
  406de8:	mov	x0, x21
  406dec:	bl	403460 <bfd_get_arch@plt>
  406df0:	cmp	w0, #0x34
  406df4:	ldr	w0, [x19, #32]
  406df8:	b.eq	406e90 <ferror@plt+0x35f0>  // b.none
  406dfc:	tbz	w0, #17, 406e40 <ferror@plt+0x35a0>
  406e00:	and	w0, w0, #0xc0000
  406e04:	cmp	w0, #0x80, lsl #12
  406e08:	b.eq	4072d8 <ferror@plt+0x3a38>  // b.none
  406e0c:	b.hi	407138 <ferror@plt+0x3898>  // b.pmore
  406e10:	cbnz	w0, 407124 <ferror@plt+0x3884>
  406e14:	adrp	x2, 446000 <warn@@Base+0x49e8>
  406e18:	add	x2, x2, #0xcb8
  406e1c:	nop
  406e20:	mov	x1, x20
  406e24:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  406e28:	add	x0, x0, #0x7f8
  406e2c:	bl	4037a0 <printf@plt>
  406e30:	ldr	x0, [x21, #8]
  406e34:	ldr	w0, [x0, #8]
  406e38:	cmp	w0, #0x2
  406e3c:	b.eq	407218 <ferror@plt+0x3978>  // b.none
  406e40:	ldp	x19, x20, [sp, #16]
  406e44:	mov	w0, #0xa                   	// #10
  406e48:	ldp	x21, x22, [sp, #32]
  406e4c:	ldp	x23, x24, [sp, #48]
  406e50:	ldp	x25, x26, [sp, #64]
  406e54:	ldr	x27, [sp, #80]
  406e58:	ldp	x29, x30, [sp], #96
  406e5c:	b	403800 <putchar@plt>
  406e60:	tbnz	w0, #28, 407268 <ferror@plt+0x39c8>
  406e64:	tbz	w0, #29, 406dc4 <ferror@plt+0x3524>
  406e68:	mov	x1, x20
  406e6c:	adrp	x2, 446000 <warn@@Base+0x49e8>
  406e70:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  406e74:	add	x2, x2, #0xde8
  406e78:	add	x0, x0, #0x7f8
  406e7c:	bl	4037a0 <printf@plt>
  406e80:	adrp	x20, 447000 <warn@@Base+0x59e8>
  406e84:	ldr	w0, [x19, #32]
  406e88:	add	x20, x20, #0x28
  406e8c:	b	406dc4 <ferror@plt+0x3524>
  406e90:	tbz	w0, #29, 406dfc <ferror@plt+0x355c>
  406e94:	mov	x1, x20
  406e98:	adrp	x2, 446000 <warn@@Base+0x49e8>
  406e9c:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  406ea0:	add	x2, x2, #0xe40
  406ea4:	add	x0, x0, #0x7f8
  406ea8:	bl	4037a0 <printf@plt>
  406eac:	adrp	x20, 447000 <warn@@Base+0x59e8>
  406eb0:	ldr	w0, [x19, #32]
  406eb4:	add	x20, x20, #0x28
  406eb8:	b	406dfc <ferror@plt+0x355c>
  406ebc:	mov	x1, x20
  406ec0:	adrp	x2, 446000 <warn@@Base+0x49e8>
  406ec4:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  406ec8:	add	x2, x2, #0xe28
  406ecc:	add	x0, x0, #0x7f8
  406ed0:	bl	4037a0 <printf@plt>
  406ed4:	adrp	x20, 447000 <warn@@Base+0x59e8>
  406ed8:	ldr	w0, [x19, #32]
  406edc:	add	x20, x20, #0x28
  406ee0:	b	406de4 <ferror@plt+0x3544>
  406ee4:	mov	x1, x20
  406ee8:	adrp	x2, 446000 <warn@@Base+0x49e8>
  406eec:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  406ef0:	add	x2, x2, #0xdc8
  406ef4:	add	x0, x0, #0x7f8
  406ef8:	bl	4037a0 <printf@plt>
  406efc:	adrp	x20, 447000 <warn@@Base+0x59e8>
  406f00:	ldr	w0, [x19, #32]
  406f04:	add	x20, x20, #0x28
  406f08:	b	406dac <ferror@plt+0x350c>
  406f0c:	mov	x1, x20
  406f10:	adrp	x2, 446000 <warn@@Base+0x49e8>
  406f14:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  406f18:	add	x2, x2, #0xdb8
  406f1c:	add	x0, x0, #0x7f8
  406f20:	bl	4037a0 <printf@plt>
  406f24:	ldr	w0, [x19, #32]
  406f28:	adrp	x20, 447000 <warn@@Base+0x59e8>
  406f2c:	add	x20, x20, #0x28
  406f30:	tbz	w0, #15, 406dac <ferror@plt+0x350c>
  406f34:	b	406ee4 <ferror@plt+0x3644>
  406f38:	mov	x1, x20
  406f3c:	adrp	x2, 446000 <warn@@Base+0x49e8>
  406f40:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  406f44:	add	x2, x2, #0xda8
  406f48:	add	x0, x0, #0x7f8
  406f4c:	bl	4037a0 <printf@plt>
  406f50:	ldr	w0, [x19, #32]
  406f54:	adrp	x20, 447000 <warn@@Base+0x59e8>
  406f58:	add	x20, x20, #0x28
  406f5c:	tbz	w0, #9, 406da8 <ferror@plt+0x3508>
  406f60:	b	406f0c <ferror@plt+0x366c>
  406f64:	mov	x1, x20
  406f68:	adrp	x2, 446000 <warn@@Base+0x49e8>
  406f6c:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  406f70:	add	x2, x2, #0xda0
  406f74:	add	x0, x0, #0x7f8
  406f78:	bl	4037a0 <printf@plt>
  406f7c:	ldr	w0, [x19, #32]
  406f80:	adrp	x20, 447000 <warn@@Base+0x59e8>
  406f84:	add	x20, x20, #0x28
  406f88:	tbz	w0, #13, 406da4 <ferror@plt+0x3504>
  406f8c:	b	406f38 <ferror@plt+0x3698>
  406f90:	mov	x1, x20
  406f94:	adrp	x2, 446000 <warn@@Base+0x49e8>
  406f98:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  406f9c:	add	x2, x2, #0xd98
  406fa0:	add	x0, x0, #0x7f8
  406fa4:	bl	4037a0 <printf@plt>
  406fa8:	ldr	w0, [x19, #32]
  406fac:	adrp	x20, 447000 <warn@@Base+0x59e8>
  406fb0:	add	x20, x20, #0x28
  406fb4:	tbz	w0, #6, 406da0 <ferror@plt+0x3500>
  406fb8:	b	406f64 <ferror@plt+0x36c4>
  406fbc:	mov	x1, x20
  406fc0:	adrp	x2, 446000 <warn@@Base+0x49e8>
  406fc4:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  406fc8:	add	x2, x2, #0xd90
  406fcc:	add	x0, x0, #0x7f8
  406fd0:	bl	4037a0 <printf@plt>
  406fd4:	ldr	w0, [x19, #32]
  406fd8:	adrp	x20, 447000 <warn@@Base+0x59e8>
  406fdc:	add	x20, x20, #0x28
  406fe0:	tbz	w0, #5, 406d9c <ferror@plt+0x34fc>
  406fe4:	b	406f90 <ferror@plt+0x36f0>
  406fe8:	mov	x1, x20
  406fec:	adrp	x2, 446000 <warn@@Base+0x49e8>
  406ff0:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  406ff4:	add	x2, x2, #0xd80
  406ff8:	add	x0, x0, #0x7f8
  406ffc:	bl	4037a0 <printf@plt>
  407000:	ldr	w0, [x19, #32]
  407004:	adrp	x20, 447000 <warn@@Base+0x59e8>
  407008:	add	x20, x20, #0x28
  40700c:	tbz	w0, #4, 406d98 <ferror@plt+0x34f8>
  407010:	b	406fbc <ferror@plt+0x371c>
  407014:	mov	x1, x20
  407018:	adrp	x2, 446000 <warn@@Base+0x49e8>
  40701c:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  407020:	add	x2, x2, #0xd78
  407024:	add	x0, x0, #0x7f8
  407028:	bl	4037a0 <printf@plt>
  40702c:	ldr	w0, [x19, #32]
  407030:	adrp	x20, 447000 <warn@@Base+0x59e8>
  407034:	add	x20, x20, #0x28
  407038:	tbz	w0, #3, 406d94 <ferror@plt+0x34f4>
  40703c:	b	406fe8 <ferror@plt+0x3748>
  407040:	mov	x1, x20
  407044:	adrp	x2, 446000 <warn@@Base+0x49e8>
  407048:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  40704c:	add	x2, x2, #0xd70
  407050:	add	x0, x0, #0x7f8
  407054:	bl	4037a0 <printf@plt>
  407058:	ldr	w0, [x19, #32]
  40705c:	adrp	x20, 447000 <warn@@Base+0x59e8>
  407060:	add	x20, x20, #0x28
  407064:	tbz	w0, #2, 406d90 <ferror@plt+0x34f0>
  407068:	b	407014 <ferror@plt+0x3774>
  40706c:	mov	x1, x20
  407070:	adrp	x2, 446000 <warn@@Base+0x49e8>
  407074:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  407078:	add	x2, x2, #0xd60
  40707c:	add	x0, x0, #0x7f8
  407080:	bl	4037a0 <printf@plt>
  407084:	ldr	w0, [x19, #32]
  407088:	adrp	x20, 447000 <warn@@Base+0x59e8>
  40708c:	add	x20, x20, #0x28
  407090:	tbz	w0, #1, 406d8c <ferror@plt+0x34ec>
  407094:	b	407040 <ferror@plt+0x37a0>
  407098:	mov	x1, x20
  40709c:	adrp	x2, 446000 <warn@@Base+0x49e8>
  4070a0:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  4070a4:	add	x2, x2, #0xd58
  4070a8:	add	x0, x0, #0x7f8
  4070ac:	bl	4037a0 <printf@plt>
  4070b0:	ldr	w0, [x19, #32]
  4070b4:	adrp	x20, 447000 <warn@@Base+0x59e8>
  4070b8:	add	x20, x20, #0x28
  4070bc:	tbz	w0, #7, 406d88 <ferror@plt+0x34e8>
  4070c0:	b	40706c <ferror@plt+0x37cc>
  4070c4:	mov	x1, x20
  4070c8:	adrp	x2, 446000 <warn@@Base+0x49e8>
  4070cc:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  4070d0:	add	x2, x2, #0xd48
  4070d4:	add	x0, x0, #0x7f8
  4070d8:	bl	4037a0 <printf@plt>
  4070dc:	ldr	w0, [x19, #32]
  4070e0:	adrp	x20, 447000 <warn@@Base+0x59e8>
  4070e4:	add	x20, x20, #0x28
  4070e8:	tbz	w0, #0, 406d84 <ferror@plt+0x34e4>
  4070ec:	b	407098 <ferror@plt+0x37f8>
  4070f0:	tbnz	w0, #30, 407294 <ferror@plt+0x39f4>
  4070f4:	tbz	w0, #31, 406de0 <ferror@plt+0x3540>
  4070f8:	mov	x1, x20
  4070fc:	adrp	x2, 446000 <warn@@Base+0x49e8>
  407100:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  407104:	add	x2, x2, #0xe18
  407108:	add	x0, x0, #0x7f8
  40710c:	bl	4037a0 <printf@plt>
  407110:	ldr	w0, [x19, #32]
  407114:	adrp	x20, 447000 <warn@@Base+0x59e8>
  407118:	add	x20, x20, #0x28
  40711c:	tbz	w0, #10, 406de4 <ferror@plt+0x3544>
  407120:	b	406ebc <ferror@plt+0x361c>
  407124:	cmp	w0, #0x40, lsl #12
  407128:	b.ne	4072e4 <ferror@plt+0x3a44>  // b.any
  40712c:	adrp	x2, 446000 <warn@@Base+0x49e8>
  407130:	add	x2, x2, #0xca0
  407134:	b	406e20 <ferror@plt+0x3580>
  407138:	cmp	w0, #0xc0, lsl #12
  40713c:	b.ne	4072e4 <ferror@plt+0x3a44>  // b.any
  407140:	adrp	x2, 446000 <warn@@Base+0x49e8>
  407144:	add	x2, x2, #0xce8
  407148:	b	406e20 <ferror@plt+0x3580>
  40714c:	mov	x0, x23
  407150:	adrp	x20, 44d000 <warn@@Base+0xb9e8>
  407154:	bl	4053b8 <ferror@plt+0x1b18>
  407158:	add	x20, x20, #0xd68
  40715c:	mov	x23, x0
  407160:	b	406d00 <ferror@plt+0x3460>
  407164:	tbnz	w0, #27, 40723c <ferror@plt+0x399c>
  407168:	tbz	w0, #30, 406de0 <ferror@plt+0x3540>
  40716c:	mov	x1, x20
  407170:	adrp	x2, 446000 <warn@@Base+0x49e8>
  407174:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  407178:	add	x2, x2, #0xe08
  40717c:	add	x0, x0, #0x7f8
  407180:	bl	4037a0 <printf@plt>
  407184:	ldr	w0, [x19, #32]
  407188:	adrp	x20, 447000 <warn@@Base+0x59e8>
  40718c:	add	x20, x20, #0x28
  407190:	tbz	w0, #10, 406de4 <ferror@plt+0x3544>
  407194:	b	406ebc <ferror@plt+0x361c>
  407198:	mov	x1, x20
  40719c:	adrp	x2, 446000 <warn@@Base+0x49e8>
  4071a0:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  4071a4:	add	x2, x2, #0xdd0
  4071a8:	add	x0, x0, #0x7f8
  4071ac:	adrp	x20, 447000 <warn@@Base+0x59e8>
  4071b0:	bl	4037a0 <printf@plt>
  4071b4:	add	x20, x20, #0x28
  4071b8:	b	406db0 <ferror@plt+0x3510>
  4071bc:	adrp	x0, 446000 <warn@@Base+0x49e8>
  4071c0:	add	x0, x0, #0xd30
  4071c4:	bl	4037a0 <printf@plt>
  4071c8:	b	406d70 <ferror@plt+0x34d0>
  4071cc:	mov	x1, x20
  4071d0:	adrp	x2, 446000 <warn@@Base+0x49e8>
  4071d4:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  4071d8:	add	x2, x2, #0xdf0
  4071dc:	add	x0, x0, #0x7f8
  4071e0:	bl	4037a0 <printf@plt>
  4071e4:	adrp	x20, 447000 <warn@@Base+0x59e8>
  4071e8:	ldr	w0, [x19, #32]
  4071ec:	add	x20, x20, #0x28
  4071f0:	b	406dc8 <ferror@plt+0x3528>
  4071f4:	mov	x1, x20
  4071f8:	adrp	x2, 446000 <warn@@Base+0x49e8>
  4071fc:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  407200:	add	x2, x2, #0xe38
  407204:	add	x0, x0, #0x7f8
  407208:	adrp	x20, 447000 <warn@@Base+0x59e8>
  40720c:	bl	4037a0 <printf@plt>
  407210:	add	x20, x20, #0x28
  407214:	b	406de8 <ferror@plt+0x3548>
  407218:	ldr	x0, [x19, #224]
  40721c:	cbz	x0, 406e40 <ferror@plt+0x35a0>
  407220:	ldr	x2, [x0, #64]
  407224:	cbz	x2, 406e40 <ferror@plt+0x35a0>
  407228:	ldp	x1, x2, [x2]
  40722c:	adrp	x0, 446000 <warn@@Base+0x49e8>
  407230:	add	x0, x0, #0xe48
  407234:	bl	4037a0 <printf@plt>
  407238:	b	406e40 <ferror@plt+0x35a0>
  40723c:	mov	x1, x20
  407240:	adrp	x2, 446000 <warn@@Base+0x49e8>
  407244:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  407248:	add	x2, x2, #0xe00
  40724c:	add	x0, x0, #0x7f8
  407250:	bl	4037a0 <printf@plt>
  407254:	ldr	w0, [x19, #32]
  407258:	adrp	x20, 447000 <warn@@Base+0x59e8>
  40725c:	add	x20, x20, #0x28
  407260:	tbz	w0, #30, 406de0 <ferror@plt+0x3540>
  407264:	b	40716c <ferror@plt+0x38cc>
  407268:	mov	x1, x20
  40726c:	adrp	x2, 446000 <warn@@Base+0x49e8>
  407270:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  407274:	add	x2, x2, #0xde0
  407278:	add	x0, x0, #0x7f8
  40727c:	bl	4037a0 <printf@plt>
  407280:	ldr	w0, [x19, #32]
  407284:	adrp	x20, 447000 <warn@@Base+0x59e8>
  407288:	add	x20, x20, #0x28
  40728c:	tbz	w0, #29, 406dc4 <ferror@plt+0x3524>
  407290:	b	406e68 <ferror@plt+0x35c8>
  407294:	mov	x1, x20
  407298:	adrp	x2, 446000 <warn@@Base+0x49e8>
  40729c:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  4072a0:	add	x2, x2, #0xe10
  4072a4:	add	x0, x0, #0x7f8
  4072a8:	bl	4037a0 <printf@plt>
  4072ac:	ldr	w0, [x19, #32]
  4072b0:	adrp	x20, 447000 <warn@@Base+0x59e8>
  4072b4:	add	x20, x20, #0x28
  4072b8:	tbz	w0, #31, 406de0 <ferror@plt+0x3540>
  4072bc:	b	4070f8 <ferror@plt+0x3858>
  4072c0:	ldr	w27, [x19, #12]
  4072c4:	cbnz	x23, 406cd8 <ferror@plt+0x3438>
  4072c8:	adrp	x20, 44d000 <warn@@Base+0xb9e8>
  4072cc:	add	x20, x20, #0xd68
  4072d0:	mov	x23, x20
  4072d4:	b	406d00 <ferror@plt+0x3460>
  4072d8:	adrp	x2, 446000 <warn@@Base+0x49e8>
  4072dc:	add	x2, x2, #0xcd0
  4072e0:	b	406e20 <ferror@plt+0x3580>
  4072e4:	bl	403400 <abort@plt>
  4072e8:	stp	x29, x30, [sp, #-224]!
  4072ec:	mov	x29, sp
  4072f0:	stp	x25, x26, [sp, #64]
  4072f4:	mov	x26, x1
  4072f8:	str	x0, [sp, #104]
  4072fc:	str	xzr, [sp, #152]
  407300:	bl	4033e0 <bfd_octets_per_byte@plt>
  407304:	ldr	w1, [x26, #32]
  407308:	str	w0, [sp, #116]
  40730c:	tbnz	w1, #8, 40731c <ferror@plt+0x3a7c>
  407310:	ldp	x25, x26, [sp, #64]
  407314:	ldp	x29, x30, [sp], #224
  407318:	ret
  40731c:	stp	x21, x22, [sp, #32]
  407320:	adrp	x21, 472000 <_bfd_std_section+0x120>
  407324:	add	x21, x21, #0x348
  407328:	stp	x19, x20, [sp, #16]
  40732c:	ldr	x19, [x21, #160]
  407330:	cbz	x19, 40736c <ferror@plt+0x3acc>
  407334:	ldr	x20, [x26]
  407338:	mov	x1, x20
  40733c:	ldr	x0, [x19]
  407340:	bl	4034a0 <strcmp@plt>
  407344:	cbz	w0, 407364 <ferror@plt+0x3ac4>
  407348:	ldr	x19, [x19, #16]
  40734c:	cbnz	x19, 407338 <ferror@plt+0x3a98>
  407350:	ldp	x19, x20, [sp, #16]
  407354:	ldp	x21, x22, [sp, #32]
  407358:	ldp	x25, x26, [sp, #64]
  40735c:	ldp	x29, x30, [sp], #224
  407360:	ret
  407364:	mov	w0, #0x1                   	// #1
  407368:	str	w0, [x19, #8]
  40736c:	ldr	x2, [x26, #56]
  407370:	cbz	x2, 407350 <ferror@plt+0x3ab0>
  407374:	adrp	x0, 470000 <memcpy@GLIBC_2.17>
  407378:	add	x0, x0, #0x4b0
  40737c:	stp	x27, x28, [sp, #80]
  407380:	mov	x27, #0x0                   	// #0
  407384:	ldr	x1, [x0, #8]
  407388:	cmn	x1, #0x1
  40738c:	b.eq	40739c <ferror@plt+0x3afc>  // b.none
  407390:	ldr	x27, [x26, #40]
  407394:	subs	x1, x1, x27
  407398:	csel	x27, x1, xzr, cs  // cs = hs, nlast
  40739c:	ldr	w1, [sp, #116]
  4073a0:	ldr	x0, [x0, #16]
  4073a4:	udiv	x2, x2, x1
  4073a8:	cmn	x0, #0x1
  4073ac:	stp	x2, x1, [sp, #120]
  4073b0:	b.eq	4073d0 <ferror@plt+0x3b30>  // b.none
  4073b4:	ldr	x1, [x26, #40]
  4073b8:	cmp	x0, x1
  4073bc:	b.cc	4076c0 <ferror@plt+0x3e20>  // b.lo, b.ul, b.last
  4073c0:	sub	x0, x0, x1
  4073c4:	cmp	x2, x0
  4073c8:	csel	x0, x2, x0, ls  // ls = plast
  4073cc:	str	x0, [sp, #120]
  4073d0:	ldr	x0, [sp, #120]
  4073d4:	cmp	x27, x0
  4073d8:	b.cs	4076c0 <ferror@plt+0x3e20>  // b.hs, b.nlast
  4073dc:	adrp	x1, 446000 <warn@@Base+0x49e8>
  4073e0:	mov	w2, #0x5                   	// #5
  4073e4:	add	x1, x1, #0xe60
  4073e8:	mov	x0, #0x0                   	// #0
  4073ec:	bl	403700 <dcgettext@plt>
  4073f0:	mov	x19, x0
  4073f4:	ldr	x1, [x26]
  4073f8:	cbz	x1, 40775c <ferror@plt+0x3ebc>
  4073fc:	adrp	x4, 46f000 <warn@@Base+0x2d9e8>
  407400:	mov	x3, x1
  407404:	add	x4, x4, #0xb88
  407408:	b	407414 <ferror@plt+0x3b74>
  40740c:	ldrh	w2, [x4, w2, sxtw #1]
  407410:	tbnz	w2, #1, 4076d8 <ferror@plt+0x3e38>
  407414:	ldrb	w2, [x3], #1
  407418:	cbnz	w2, 40740c <ferror@plt+0x3b6c>
  40741c:	mov	x0, x19
  407420:	bl	4037a0 <printf@plt>
  407424:	ldr	w0, [x21, #208]
  407428:	cbnz	w0, 40772c <ferror@plt+0x3e8c>
  40742c:	mov	w0, #0xa                   	// #10
  407430:	bl	403800 <putchar@plt>
  407434:	ldr	x0, [sp, #104]
  407438:	add	x2, sp, #0x98
  40743c:	mov	x1, x26
  407440:	bl	403320 <bfd_get_full_section_contents@plt>
  407444:	cbz	w0, 4076e8 <ferror@plt+0x3e48>
  407448:	ldr	x2, [x26, #40]
  40744c:	add	x1, sp, #0xa0
  407450:	ldr	x0, [sp, #104]
  407454:	add	x2, x27, x2
  407458:	stp	x23, x24, [sp, #48]
  40745c:	bl	4036a0 <bfd_sprintf_vma@plt>
  407460:	add	x0, sp, #0xa0
  407464:	bl	402fd0 <strlen@plt>
  407468:	ldrb	w2, [sp, #160]
  40746c:	mov	x1, #0x0                   	// #0
  407470:	b	407484 <ferror@plt+0x3be4>
  407474:	ldrb	w2, [x3, #1]
  407478:	add	x4, x1, #0x1
  40747c:	cbz	w2, 407494 <ferror@plt+0x3bf4>
  407480:	mov	x1, x4
  407484:	add	x3, sp, #0xa0
  407488:	cmp	w2, #0x30
  40748c:	add	x3, x3, x1
  407490:	b.eq	407474 <ferror@plt+0x3bd4>  // b.none
  407494:	sub	w23, w0, w1
  407498:	mov	w0, #0x4                   	// #4
  40749c:	ldr	x2, [x26, #40]
  4074a0:	cmp	w23, #0x4
  4074a4:	ldr	x3, [sp, #120]
  4074a8:	csel	w23, w23, w0, ge  // ge = tcont
  4074ac:	ldr	x0, [sp, #104]
  4074b0:	sub	x2, x2, #0x1
  4074b4:	add	x1, sp, #0xa0
  4074b8:	add	x2, x2, x3
  4074bc:	bl	4036a0 <bfd_sprintf_vma@plt>
  4074c0:	add	x0, sp, #0xa0
  4074c4:	bl	402fd0 <strlen@plt>
  4074c8:	ldrb	w2, [sp, #160]
  4074cc:	mov	x1, #0x0                   	// #0
  4074d0:	b	4074e4 <ferror@plt+0x3c44>
  4074d4:	ldrb	w2, [x3, #1]
  4074d8:	add	x4, x1, #0x1
  4074dc:	cbz	w2, 4074f4 <ferror@plt+0x3c54>
  4074e0:	mov	x1, x4
  4074e4:	add	x3, sp, #0xa0
  4074e8:	cmp	w2, #0x30
  4074ec:	add	x3, x3, x1
  4074f0:	b.eq	4074d4 <ferror@plt+0x3c34>  // b.none
  4074f4:	sub	w1, w0, w1
  4074f8:	adrp	x22, 471000 <_sch_istable+0x1478>
  4074fc:	ldp	x0, x2, [sp, #120]
  407500:	cmp	w1, w23
  407504:	csel	w23, w1, w23, ge  // ge = tcont
  407508:	adrp	x28, 46f000 <warn@@Base+0x2d9e8>
  40750c:	add	x22, x22, #0xed8
  407510:	mul	x21, x0, x2
  407514:	add	x0, x28, #0xb88
  407518:	str	x0, [sp, #96]
  40751c:	sxtw	x0, w23
  407520:	str	x0, [sp, #136]
  407524:	nop
  407528:	ldr	x2, [x26, #40]
  40752c:	add	x1, sp, #0xa0
  407530:	ldr	x0, [sp, #104]
  407534:	add	x2, x27, x2
  407538:	bl	4036a0 <bfd_sprintf_vma@plt>
  40753c:	add	x0, sp, #0xa0
  407540:	bl	402fd0 <strlen@plt>
  407544:	ldr	x1, [x22]
  407548:	mov	x20, x0
  40754c:	mov	w0, #0x20                  	// #32
  407550:	mov	w19, w20
  407554:	bl	4030b0 <putc@plt>
  407558:	cmp	w23, w20
  40755c:	b.le	40757c <ferror@plt+0x3cdc>
  407560:	ldr	x1, [x22]
  407564:	add	w19, w19, #0x1
  407568:	mov	w0, #0x30                  	// #48
  40756c:	bl	4030b0 <putc@plt>
  407570:	cmp	w23, w19
  407574:	b.ne	407560 <ferror@plt+0x3cc0>  // b.any
  407578:	mov	w19, w23
  40757c:	ldr	x2, [sp, #136]
  407580:	sxtw	x0, w19
  407584:	ldr	x1, [x22]
  407588:	sub	x0, x0, x2
  40758c:	ldr	x2, [sp, #128]
  407590:	mul	x19, x2, x27
  407594:	add	x2, sp, #0xa0
  407598:	add	x0, x2, x0
  40759c:	add	x20, x19, #0x10
  4075a0:	bl	402fe0 <fputs@plt>
  4075a4:	ldr	x1, [x22]
  4075a8:	mov	w0, #0x20                  	// #32
  4075ac:	bl	4030b0 <putc@plt>
  4075b0:	cmp	x19, x20
  4075b4:	b.cs	407750 <ferror@plt+0x3eb0>  // b.hs, b.nlast
  4075b8:	adrp	x25, 446000 <warn@@Base+0x49e8>
  4075bc:	adrp	x24, 446000 <warn@@Base+0x49e8>
  4075c0:	add	x25, x25, #0xd18
  4075c4:	add	x24, x24, #0xec8
  4075c8:	mov	x28, x19
  4075cc:	b	4075f8 <ferror@plt+0x3d58>
  4075d0:	ldr	x1, [sp, #152]
  4075d4:	mov	x0, x24
  4075d8:	ldrb	w1, [x1, x28]
  4075dc:	bl	4037a0 <printf@plt>
  4075e0:	and	x0, x28, #0x3
  4075e4:	add	x28, x28, #0x1
  4075e8:	cmp	x0, #0x3
  4075ec:	b.eq	407618 <ferror@plt+0x3d78>  // b.none
  4075f0:	cmp	x28, x20
  4075f4:	b.eq	407628 <ferror@plt+0x3d88>  // b.none
  4075f8:	cmp	x21, x28
  4075fc:	b.hi	4075d0 <ferror@plt+0x3d30>  // b.pmore
  407600:	mov	x0, x25
  407604:	bl	4037a0 <printf@plt>
  407608:	and	x0, x28, #0x3
  40760c:	add	x28, x28, #0x1
  407610:	cmp	x0, #0x3
  407614:	b.ne	4075f0 <ferror@plt+0x3d50>  // b.any
  407618:	mov	w0, #0x20                  	// #32
  40761c:	bl	403800 <putchar@plt>
  407620:	cmp	x28, x20
  407624:	b.ne	4075f8 <ferror@plt+0x3d58>  // b.any
  407628:	mov	w24, #0x2e                  	// #46
  40762c:	mov	w0, #0x20                  	// #32
  407630:	bl	403800 <putchar@plt>
  407634:	b	407660 <ferror@plt+0x3dc0>
  407638:	ldr	x0, [sp, #152]
  40763c:	ldr	x1, [sp, #96]
  407640:	ldrb	w0, [x0, x19]
  407644:	add	x19, x19, #0x1
  407648:	ldrh	w1, [x1, w0, sxtw #1]
  40764c:	tst	x1, #0x10
  407650:	csel	w0, w0, w24, ne  // ne = any
  407654:	bl	403800 <putchar@plt>
  407658:	cmp	x19, x20
  40765c:	b.eq	40767c <ferror@plt+0x3ddc>  // b.none
  407660:	cmp	x21, x19
  407664:	b.hi	407638 <ferror@plt+0x3d98>  // b.pmore
  407668:	add	x19, x19, #0x1
  40766c:	mov	w0, #0x20                  	// #32
  407670:	bl	403800 <putchar@plt>
  407674:	cmp	x19, x20
  407678:	b.ne	407660 <ferror@plt+0x3dc0>  // b.any
  40767c:	ldr	x1, [x22]
  407680:	mov	w0, #0xa                   	// #10
  407684:	bl	4030b0 <putc@plt>
  407688:	ldr	w1, [sp, #116]
  40768c:	mov	w0, #0x10                  	// #16
  407690:	udiv	w0, w0, w1
  407694:	add	x27, x27, x0
  407698:	ldr	x0, [sp, #120]
  40769c:	cmp	x0, x27
  4076a0:	b.hi	407528 <ferror@plt+0x3c88>  // b.pmore
  4076a4:	ldr	x0, [sp, #152]
  4076a8:	bl	403510 <free@plt>
  4076ac:	ldp	x19, x20, [sp, #16]
  4076b0:	ldp	x21, x22, [sp, #32]
  4076b4:	ldp	x23, x24, [sp, #48]
  4076b8:	ldp	x27, x28, [sp, #80]
  4076bc:	b	407310 <ferror@plt+0x3a70>
  4076c0:	ldp	x19, x20, [sp, #16]
  4076c4:	ldp	x21, x22, [sp, #32]
  4076c8:	ldp	x25, x26, [sp, #64]
  4076cc:	ldp	x27, x28, [sp, #80]
  4076d0:	ldp	x29, x30, [sp], #224
  4076d4:	ret
  4076d8:	mov	x0, x1
  4076dc:	bl	4053b8 <ferror@plt+0x1b18>
  4076e0:	mov	x1, x0
  4076e4:	b	40741c <ferror@plt+0x3b7c>
  4076e8:	adrp	x1, 446000 <warn@@Base+0x49e8>
  4076ec:	add	x1, x1, #0xea0
  4076f0:	mov	w2, #0x5                   	// #5
  4076f4:	mov	x0, #0x0                   	// #0
  4076f8:	bl	403700 <dcgettext@plt>
  4076fc:	mov	x19, x0
  407700:	ldr	x20, [x26]
  407704:	bl	403260 <bfd_get_error@plt>
  407708:	bl	4036e0 <bfd_errmsg@plt>
  40770c:	mov	x2, x0
  407710:	mov	x1, x20
  407714:	mov	x0, x19
  407718:	bl	440148 <ferror@plt+0x3c8a8>
  40771c:	ldp	x19, x20, [sp, #16]
  407720:	ldp	x21, x22, [sp, #32]
  407724:	ldp	x27, x28, [sp, #80]
  407728:	b	407310 <ferror@plt+0x3a70>
  40772c:	mov	w2, #0x5                   	// #5
  407730:	adrp	x1, 446000 <warn@@Base+0x49e8>
  407734:	mov	x0, #0x0                   	// #0
  407738:	add	x1, x1, #0xe78
  40773c:	bl	403700 <dcgettext@plt>
  407740:	ldr	x1, [x26, #144]
  407744:	add	x1, x27, x1
  407748:	bl	4037a0 <printf@plt>
  40774c:	b	40742c <ferror@plt+0x3b8c>
  407750:	mov	w0, #0x20                  	// #32
  407754:	bl	403800 <putchar@plt>
  407758:	b	40767c <ferror@plt+0x3ddc>
  40775c:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  407760:	add	x1, x1, #0xd68
  407764:	b	40741c <ferror@plt+0x3b7c>
  407768:	stp	x29, x30, [sp, #-208]!
  40776c:	mov	x29, sp
  407770:	stp	x25, x26, [sp, #64]
  407774:	adrp	x26, 472000 <_bfd_std_section+0x120>
  407778:	add	x26, x26, #0x348
  40777c:	stp	x19, x20, [sp, #16]
  407780:	mov	x20, x2
  407784:	mov	x19, x3
  407788:	ldr	w5, [x26, #220]
  40778c:	stp	x21, x22, [sp, #32]
  407790:	mov	x21, x0
  407794:	str	x1, [sp, #112]
  407798:	cbz	w5, 407b68 <ferror@plt+0x42c8>
  40779c:	adrp	x4, 44d000 <warn@@Base+0xb9e8>
  4077a0:	add	x4, x4, #0xd68
  4077a4:	adrp	x0, 446000 <warn@@Base+0x49e8>
  4077a8:	mov	w1, w5
  4077ac:	mov	x2, x4
  4077b0:	add	x0, x0, #0xef8
  4077b4:	mov	w3, #0xc                   	// #12
  4077b8:	bl	4037a0 <printf@plt>
  4077bc:	cbz	x19, 407b54 <ferror@plt+0x42b4>
  4077c0:	adrp	x22, 470000 <memcpy@GLIBC_2.17>
  4077c4:	add	x22, x22, #0x4b0
  4077c8:	stp	x23, x24, [sp, #48]
  4077cc:	adrp	x23, 46f000 <warn@@Base+0x2d9e8>
  4077d0:	add	x23, x23, #0xb88
  4077d4:	stp	x27, x28, [sp, #80]
  4077d8:	stp	xzr, xzr, [sp, #120]
  4077dc:	stp	wzr, wzr, [sp, #136]
  4077e0:	ldr	x28, [x20]
  4077e4:	cbz	x28, 4078f8 <ferror@plt+0x4058>
  4077e8:	ldr	x0, [x22, #8]
  4077ec:	ldr	x2, [x28, #8]
  4077f0:	cmn	x0, #0x1
  4077f4:	b.eq	407800 <ferror@plt+0x3f60>  // b.none
  4077f8:	cmp	x0, x2
  4077fc:	b.hi	407928 <ferror@plt+0x4088>  // b.pmore
  407800:	ldr	x0, [x22, #16]
  407804:	cmn	x0, #0x1
  407808:	b.eq	407814 <ferror@plt+0x3f74>  // b.none
  40780c:	cmp	x0, x2
  407810:	b.cc	407928 <ferror@plt+0x4088>  // b.lo, b.ul, b.last
  407814:	ldr	w0, [x26, #224]
  407818:	cmp	w0, #0x0
  40781c:	ldr	x0, [sp, #112]
  407820:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  407824:	b.ne	40796c <ferror@plt+0x40cc>  // b.any
  407828:	ldr	x25, [x28]
  40782c:	mov	x27, #0x0                   	// #0
  407830:	cbz	x25, 40784c <ferror@plt+0x3fac>
  407834:	ldr	x27, [x25]
  407838:	mov	x25, #0x0                   	// #0
  40783c:	cbz	x27, 40784c <ferror@plt+0x3fac>
  407840:	ldr	x0, [x27, #32]
  407844:	ldr	x25, [x27, #8]
  407848:	ldr	x27, [x0]
  40784c:	adrp	x24, 471000 <_sch_istable+0x1478>
  407850:	add	x3, x20, #0x8
  407854:	mov	x0, x21
  407858:	ldr	x1, [x24, #3800]
  40785c:	str	x3, [sp, #104]
  407860:	bl	403760 <bfd_fprintf_vma@plt>
  407864:	ldr	x0, [x28, #24]
  407868:	cbz	x0, 407b20 <ferror@plt+0x4280>
  40786c:	ldr	x2, [x0, #32]
  407870:	cbz	x2, 407b38 <ferror@plt+0x4298>
  407874:	ldr	x0, [x21, #8]
  407878:	str	xzr, [sp, #96]
  40787c:	ldr	w0, [x0, #8]
  407880:	cmp	w0, #0x5
  407884:	b.eq	407a60 <ferror@plt+0x41c0>  // b.none
  407888:	adrp	x0, 446000 <warn@@Base+0x49e8>
  40788c:	mov	x1, x2
  407890:	add	x0, x0, #0xf80
  407894:	ldr	x20, [sp, #104]
  407898:	bl	4037a0 <printf@plt>
  40789c:	cbz	x25, 407930 <ferror@plt+0x4090>
  4078a0:	ldr	x2, [x28]
  4078a4:	mov	x0, x21
  4078a8:	mov	x1, #0x0                   	// #0
  4078ac:	ldr	x2, [x2]
  4078b0:	bl	405f78 <ferror@plt+0x26d8>
  4078b4:	ldr	x27, [x28, #16]
  4078b8:	cmp	x27, #0x0
  4078bc:	cbz	x27, 4078e0 <ferror@plt+0x4040>
  4078c0:	b.lt	407aec <ferror@plt+0x424c>  // b.tstop
  4078c4:	adrp	x0, 446000 <warn@@Base+0x49e8>
  4078c8:	add	x0, x0, #0xc70
  4078cc:	bl	4037a0 <printf@plt>
  4078d0:	ldr	x1, [x24, #3800]
  4078d4:	mov	x2, x27
  4078d8:	mov	x0, x21
  4078dc:	bl	403760 <bfd_fprintf_vma@plt>
  4078e0:	ldr	x0, [sp, #96]
  4078e4:	cbnz	x0, 407a40 <ferror@plt+0x41a0>
  4078e8:	mov	w0, #0xa                   	// #10
  4078ec:	bl	403800 <putchar@plt>
  4078f0:	subs	x19, x19, #0x1
  4078f4:	b.ne	4077e0 <ferror@plt+0x3f40>  // b.any
  4078f8:	ldr	x0, [sp, #120]
  4078fc:	cbz	x0, 407904 <ferror@plt+0x4064>
  407900:	bl	403510 <free@plt>
  407904:	ldr	x0, [sp, #128]
  407908:	ldp	x23, x24, [sp, #48]
  40790c:	ldp	x27, x28, [sp, #80]
  407910:	cbz	x0, 407b54 <ferror@plt+0x42b4>
  407914:	ldp	x19, x20, [sp, #16]
  407918:	ldp	x21, x22, [sp, #32]
  40791c:	ldp	x25, x26, [sp, #64]
  407920:	ldp	x29, x30, [sp], #208
  407924:	b	403510 <free@plt>
  407928:	add	x20, x20, #0x8
  40792c:	b	4078f0 <ferror@plt+0x4050>
  407930:	cmp	x27, #0x0
  407934:	adrp	x0, 446000 <warn@@Base+0x49e8>
  407938:	add	x0, x0, #0xee8
  40793c:	csel	x27, x0, x27, eq  // eq = none
  407940:	mov	x1, x27
  407944:	b	407950 <ferror@plt+0x40b0>
  407948:	ldrh	w0, [x23, w0, sxtw #1]
  40794c:	tbnz	w0, #1, 407b00 <ferror@plt+0x4260>
  407950:	ldrb	w0, [x1], #1
  407954:	cbnz	w0, 407948 <ferror@plt+0x40a8>
  407958:	mov	x1, x27
  40795c:	adrp	x0, 446000 <warn@@Base+0x49e8>
  407960:	add	x0, x0, #0xfa0
  407964:	bl	4037a0 <printf@plt>
  407968:	b	4078b4 <ferror@plt+0x4014>
  40796c:	ldr	x0, [x21, #8]
  407970:	mov	x3, x2
  407974:	ldr	x1, [x26, #72]
  407978:	add	x7, sp, #0xa4
  40797c:	ldr	x2, [sp, #112]
  407980:	add	x6, sp, #0xa0
  407984:	ldr	x9, [x0, #568]
  407988:	add	x5, sp, #0xb0
  40798c:	add	x4, sp, #0xa8
  407990:	mov	x0, x21
  407994:	blr	x9
  407998:	cbz	w0, 407a38 <ferror@plt+0x4198>
  40799c:	ldr	x24, [sp, #176]
  4079a0:	cbz	x24, 4079f8 <ferror@plt+0x4158>
  4079a4:	ldr	x1, [sp, #128]
  4079a8:	cbz	x1, 4079b8 <ferror@plt+0x4118>
  4079ac:	mov	x0, x24
  4079b0:	bl	4034a0 <strcmp@plt>
  4079b4:	cbz	w0, 4079f8 <ferror@plt+0x4158>
  4079b8:	mov	x2, x24
  4079bc:	b	4079c8 <ferror@plt+0x4128>
  4079c0:	ldrh	w1, [x23, w1, sxtw #1]
  4079c4:	tbnz	w1, #1, 407c3c <ferror@plt+0x439c>
  4079c8:	ldrb	w1, [x2], #1
  4079cc:	cbnz	w1, 4079c0 <ferror@plt+0x4120>
  4079d0:	mov	x1, x24
  4079d4:	adrp	x0, 446000 <warn@@Base+0x49e8>
  4079d8:	add	x0, x0, #0xf18
  4079dc:	bl	4037a0 <printf@plt>
  4079e0:	ldr	x0, [sp, #128]
  4079e4:	cbz	x0, 4079ec <ferror@plt+0x414c>
  4079e8:	bl	403510 <free@plt>
  4079ec:	ldr	x0, [sp, #176]
  4079f0:	bl	4032d0 <xstrdup@plt>
  4079f4:	str	x0, [sp, #128]
  4079f8:	ldr	w0, [sp, #160]
  4079fc:	cbz	w0, 407a38 <ferror@plt+0x4198>
  407a00:	ldr	w1, [sp, #136]
  407a04:	cmp	w0, w1
  407a08:	ldr	x1, [sp, #168]
  407a0c:	b.eq	407c14 <ferror@plt+0x4374>  // b.none
  407a10:	ldr	w3, [sp, #164]
  407a14:	cbz	w3, 407b88 <ferror@plt+0x42e8>
  407a18:	cbz	x1, 407ba8 <ferror@plt+0x4308>
  407a1c:	mov	x2, x1
  407a20:	b	407a2c <ferror@plt+0x418c>
  407a24:	ldrh	w0, [x23, w0, sxtw #1]
  407a28:	tbnz	w0, #1, 407c94 <ferror@plt+0x43f4>
  407a2c:	ldrb	w0, [x2], #1
  407a30:	cbnz	w0, 407a24 <ferror@plt+0x4184>
  407a34:	b	407bb0 <ferror@plt+0x4310>
  407a38:	ldr	x2, [x28, #8]
  407a3c:	b	407828 <ferror@plt+0x3f88>
  407a40:	adrp	x0, 446000 <warn@@Base+0x49e8>
  407a44:	add	x0, x0, #0xc70
  407a48:	bl	4037a0 <printf@plt>
  407a4c:	ldr	x1, [x24, #3800]
  407a50:	mov	x0, x21
  407a54:	ldr	x2, [sp, #96]
  407a58:	bl	403760 <bfd_fprintf_vma@plt>
  407a5c:	b	4078e8 <ferror@plt+0x4048>
  407a60:	ldr	x0, [x21, #248]
  407a64:	ldrh	w0, [x0, #58]
  407a68:	cmp	w0, #0x2b
  407a6c:	ccmp	x19, #0x1, #0x4, eq  // eq = none
  407a70:	b.le	407888 <ferror@plt+0x3fe8>
  407a74:	mov	x0, x2
  407a78:	adrp	x1, 446000 <warn@@Base+0x49e8>
  407a7c:	add	x1, x1, #0xf60
  407a80:	str	x2, [sp, #144]
  407a84:	bl	4034a0 <strcmp@plt>
  407a88:	ldr	x2, [sp, #144]
  407a8c:	cbnz	w0, 407888 <ferror@plt+0x3fe8>
  407a90:	ldr	x5, [x20, #8]
  407a94:	cbz	x5, 407888 <ferror@plt+0x3fe8>
  407a98:	ldr	x0, [x5, #24]
  407a9c:	cbz	x0, 407888 <ferror@plt+0x3fe8>
  407aa0:	ldr	x1, [x5, #8]
  407aa4:	ldr	x6, [x28, #8]
  407aa8:	cmp	x6, x1
  407aac:	b.ne	407888 <ferror@plt+0x3fe8>  // b.any
  407ab0:	ldr	x0, [x0, #32]
  407ab4:	adrp	x1, 446000 <warn@@Base+0x49e8>
  407ab8:	add	x1, x1, #0xf70
  407abc:	str	x5, [sp, #152]
  407ac0:	bl	4034a0 <strcmp@plt>
  407ac4:	ldr	x2, [sp, #144]
  407ac8:	cbnz	w0, 407888 <ferror@plt+0x3fe8>
  407acc:	ldr	x5, [sp, #152]
  407ad0:	adrp	x2, 446000 <warn@@Base+0x49e8>
  407ad4:	add	x2, x2, #0xed8
  407ad8:	ldr	x0, [x5, #16]
  407adc:	str	x0, [sp, #96]
  407ae0:	add	x0, x20, #0x10
  407ae4:	str	x0, [sp, #104]
  407ae8:	b	407888 <ferror@plt+0x3fe8>
  407aec:	neg	x27, x27
  407af0:	adrp	x0, 446000 <warn@@Base+0x49e8>
  407af4:	add	x0, x0, #0xc68
  407af8:	bl	4037a0 <printf@plt>
  407afc:	b	4078d0 <ferror@plt+0x4030>
  407b00:	mov	x0, x27
  407b04:	bl	4053b8 <ferror@plt+0x1b18>
  407b08:	mov	x27, x0
  407b0c:	adrp	x0, 446000 <warn@@Base+0x49e8>
  407b10:	mov	x1, x27
  407b14:	add	x0, x0, #0xfa0
  407b18:	bl	4037a0 <printf@plt>
  407b1c:	b	4078b4 <ferror@plt+0x4014>
  407b20:	adrp	x0, 446000 <warn@@Base+0x49e8>
  407b24:	add	x0, x0, #0xf48
  407b28:	str	xzr, [sp, #96]
  407b2c:	ldr	x20, [sp, #104]
  407b30:	bl	4037a0 <printf@plt>
  407b34:	b	40789c <ferror@plt+0x3ffc>
  407b38:	ldr	w1, [x0]
  407b3c:	adrp	x0, 446000 <warn@@Base+0x49e8>
  407b40:	add	x0, x0, #0xf90
  407b44:	str	xzr, [sp, #96]
  407b48:	ldr	x20, [sp, #104]
  407b4c:	bl	4037a0 <printf@plt>
  407b50:	b	40789c <ferror@plt+0x3ffc>
  407b54:	ldp	x19, x20, [sp, #16]
  407b58:	ldp	x21, x22, [sp, #32]
  407b5c:	ldp	x25, x26, [sp, #64]
  407b60:	ldp	x29, x30, [sp], #208
  407b64:	ret
  407b68:	add	x1, sp, #0xb0
  407b6c:	mov	x2, #0xffffffffffffffff    	// #-1
  407b70:	bl	4036a0 <bfd_sprintf_vma@plt>
  407b74:	add	x0, sp, #0xb0
  407b78:	bl	402fd0 <strlen@plt>
  407b7c:	sub	w5, w0, #0x7
  407b80:	str	w5, [x26, #220]
  407b84:	b	40779c <ferror@plt+0x3efc>
  407b88:	cbz	x1, 407bf8 <ferror@plt+0x4358>
  407b8c:	mov	x2, x1
  407b90:	b	407b9c <ferror@plt+0x42fc>
  407b94:	ldrh	w0, [x23, w0, sxtw #1]
  407b98:	tbnz	w0, #1, 407c80 <ferror@plt+0x43e0>
  407b9c:	ldrb	w0, [x2], #1
  407ba0:	cbnz	w0, 407b94 <ferror@plt+0x42f4>
  407ba4:	b	407c00 <ferror@plt+0x4360>
  407ba8:	adrp	x1, 446000 <warn@@Base+0x49e8>
  407bac:	add	x1, x1, #0xed0
  407bb0:	ldr	w2, [sp, #160]
  407bb4:	adrp	x0, 446000 <warn@@Base+0x49e8>
  407bb8:	add	x0, x0, #0xf20
  407bbc:	bl	4037a0 <printf@plt>
  407bc0:	ldr	w0, [sp, #160]
  407bc4:	str	w0, [sp, #136]
  407bc8:	ldr	w0, [sp, #164]
  407bcc:	str	w0, [sp, #140]
  407bd0:	ldr	x0, [sp, #120]
  407bd4:	cbz	x0, 407bdc <ferror@plt+0x433c>
  407bd8:	bl	403510 <free@plt>
  407bdc:	ldr	x0, [sp, #168]
  407be0:	str	x0, [sp, #120]
  407be4:	cbz	x0, 407a38 <ferror@plt+0x4198>
  407be8:	bl	4032d0 <xstrdup@plt>
  407bec:	str	x0, [sp, #120]
  407bf0:	ldr	x2, [x28, #8]
  407bf4:	b	407828 <ferror@plt+0x3f88>
  407bf8:	adrp	x1, 446000 <warn@@Base+0x49e8>
  407bfc:	add	x1, x1, #0xed0
  407c00:	ldr	w2, [sp, #160]
  407c04:	adrp	x0, 446000 <warn@@Base+0x49e8>
  407c08:	add	x0, x0, #0xf28
  407c0c:	bl	4037a0 <printf@plt>
  407c10:	b	407bc0 <ferror@plt+0x4320>
  407c14:	ldr	x0, [sp, #120]
  407c18:	cmp	x0, #0x0
  407c1c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  407c20:	b.ne	407c64 <ferror@plt+0x43c4>  // b.any
  407c24:	ldr	w0, [sp, #140]
  407c28:	ldr	w3, [sp, #164]
  407c2c:	cmp	w3, w0
  407c30:	b.eq	407a38 <ferror@plt+0x4198>  // b.none
  407c34:	ldr	x1, [sp, #168]
  407c38:	b	407a14 <ferror@plt+0x4174>
  407c3c:	mov	x0, x24
  407c40:	bl	4053b8 <ferror@plt+0x1b18>
  407c44:	mov	x24, x0
  407c48:	adrp	x0, 446000 <warn@@Base+0x49e8>
  407c4c:	mov	x1, x24
  407c50:	add	x0, x0, #0xf18
  407c54:	bl	4037a0 <printf@plt>
  407c58:	ldr	x0, [sp, #128]
  407c5c:	cbnz	x0, 4079e8 <ferror@plt+0x4148>
  407c60:	b	4079ec <ferror@plt+0x414c>
  407c64:	mov	x0, x1
  407c68:	ldr	x1, [sp, #120]
  407c6c:	bl	4030d0 <filename_cmp@plt>
  407c70:	cbz	w0, 407c24 <ferror@plt+0x4384>
  407c74:	ldr	w3, [sp, #164]
  407c78:	ldr	x1, [sp, #168]
  407c7c:	b	407a14 <ferror@plt+0x4174>
  407c80:	mov	x0, x1
  407c84:	bl	4053b8 <ferror@plt+0x1b18>
  407c88:	ldr	w3, [sp, #164]
  407c8c:	mov	x1, x0
  407c90:	b	407c00 <ferror@plt+0x4360>
  407c94:	mov	x0, x1
  407c98:	bl	4053b8 <ferror@plt+0x1b18>
  407c9c:	mov	x1, x0
  407ca0:	b	407bb0 <ferror@plt+0x4310>
  407ca4:	nop
  407ca8:	stp	x29, x30, [sp, #-64]!
  407cac:	adrp	x2, 472000 <_bfd_std_section+0x120>
  407cb0:	mov	x29, sp
  407cb4:	stp	x19, x20, [sp, #16]
  407cb8:	mov	x19, x1
  407cbc:	add	x1, x2, #0x110
  407cc0:	cmp	x19, x1
  407cc4:	adrp	x1, 471000 <_sch_istable+0x1478>
  407cc8:	add	x1, x1, #0xff8
  407ccc:	ccmp	x19, x1, #0x4, ne  // ne = any
  407cd0:	b.eq	407ce4 <ferror@plt+0x4444>  // b.none
  407cd4:	stp	x21, x22, [sp, #32]
  407cd8:	ldr	w22, [x19, #32]
  407cdc:	tbz	w22, #12, 407cf0 <ferror@plt+0x4450>
  407ce0:	ldp	x21, x22, [sp, #32]
  407ce4:	ldp	x19, x20, [sp, #16]
  407ce8:	ldp	x29, x30, [sp], #64
  407cec:	ret
  407cf0:	stp	x23, x24, [sp, #48]
  407cf4:	adrp	x23, 472000 <_bfd_std_section+0x120>
  407cf8:	add	x23, x23, #0x348
  407cfc:	mov	x21, x0
  407d00:	ldr	x20, [x23, #160]
  407d04:	cbz	x20, 407d44 <ferror@plt+0x44a4>
  407d08:	ldr	x24, [x19]
  407d0c:	nop
  407d10:	mov	x1, x24
  407d14:	ldr	x0, [x20]
  407d18:	bl	4034a0 <strcmp@plt>
  407d1c:	cbz	w0, 407d3c <ferror@plt+0x449c>
  407d20:	ldr	x20, [x20, #16]
  407d24:	cbnz	x20, 407d10 <ferror@plt+0x4470>
  407d28:	ldp	x19, x20, [sp, #16]
  407d2c:	ldp	x21, x22, [sp, #32]
  407d30:	ldp	x23, x24, [sp, #48]
  407d34:	ldp	x29, x30, [sp], #64
  407d38:	ret
  407d3c:	mov	w0, #0x1                   	// #1
  407d40:	str	w0, [x20, #8]
  407d44:	tbz	w22, #2, 407d28 <ferror@plt+0x4488>
  407d48:	ldr	x1, [x19]
  407d4c:	cbz	x1, 407e88 <ferror@plt+0x45e8>
  407d50:	adrp	x4, 46f000 <warn@@Base+0x2d9e8>
  407d54:	mov	x3, x1
  407d58:	add	x4, x4, #0xb88
  407d5c:	b	407d68 <ferror@plt+0x44c8>
  407d60:	ldrh	w2, [x4, w2, sxtw #1]
  407d64:	tbnz	w2, #1, 407e5c <ferror@plt+0x45bc>
  407d68:	ldrb	w2, [x3], #1
  407d6c:	cbnz	w2, 407d60 <ferror@plt+0x44c0>
  407d70:	adrp	x0, 446000 <warn@@Base+0x49e8>
  407d74:	add	x0, x0, #0xfa8
  407d78:	bl	4037a0 <printf@plt>
  407d7c:	mov	x1, x19
  407d80:	mov	x0, x21
  407d84:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  407d88:	cmp	x0, #0x0
  407d8c:	cbz	x0, 407e6c <ferror@plt+0x45cc>
  407d90:	b.ge	407de0 <ferror@plt+0x4540>  // b.tcont
  407d94:	mov	w0, #0xa                   	// #10
  407d98:	bl	403800 <putchar@plt>
  407d9c:	mov	w2, #0x5                   	// #5
  407da0:	adrp	x1, 446000 <warn@@Base+0x49e8>
  407da4:	mov	x0, #0x0                   	// #0
  407da8:	add	x1, x1, #0xfd8
  407dac:	bl	403700 <dcgettext@plt>
  407db0:	mov	x19, x0
  407db4:	ldr	x0, [x21]
  407db8:	bl	405498 <ferror@plt+0x1bf8>
  407dbc:	mov	x1, x0
  407dc0:	mov	x0, x19
  407dc4:	bl	440148 <ferror@plt+0x3c8a8>
  407dc8:	adrp	x1, 446000 <warn@@Base+0x49e8>
  407dcc:	add	x1, x1, #0x990
  407dd0:	mov	w2, #0x5                   	// #5
  407dd4:	mov	x0, #0x0                   	// #0
  407dd8:	bl	403700 <dcgettext@plt>
  407ddc:	bl	440040 <ferror@plt+0x3c7a0>
  407de0:	bl	4032a0 <xmalloc@plt>
  407de4:	mov	x2, x0
  407de8:	ldr	x3, [x23, #72]
  407dec:	mov	x20, x0
  407df0:	mov	x1, x19
  407df4:	mov	x0, x21
  407df8:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  407dfc:	mov	x22, x0
  407e00:	cmp	x0, #0x0
  407e04:	b.lt	407d94 <ferror@plt+0x44f4>  // b.tstop
  407e08:	b.ne	407e30 <ferror@plt+0x4590>  // b.any
  407e0c:	adrp	x0, 446000 <warn@@Base+0x49e8>
  407e10:	add	x0, x0, #0xfc8
  407e14:	bl	403450 <puts@plt>
  407e18:	mov	x0, x20
  407e1c:	ldp	x19, x20, [sp, #16]
  407e20:	ldp	x21, x22, [sp, #32]
  407e24:	ldp	x23, x24, [sp, #48]
  407e28:	ldp	x29, x30, [sp], #64
  407e2c:	b	403510 <free@plt>
  407e30:	mov	w0, #0xa                   	// #10
  407e34:	bl	403800 <putchar@plt>
  407e38:	mov	x3, x22
  407e3c:	mov	x2, x20
  407e40:	mov	x1, x19
  407e44:	mov	x0, x21
  407e48:	bl	407768 <ferror@plt+0x3ec8>
  407e4c:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  407e50:	add	x0, x0, #0x670
  407e54:	bl	403450 <puts@plt>
  407e58:	b	407e18 <ferror@plt+0x4578>
  407e5c:	mov	x0, x1
  407e60:	bl	4053b8 <ferror@plt+0x1b18>
  407e64:	mov	x1, x0
  407e68:	b	407d70 <ferror@plt+0x44d0>
  407e6c:	ldp	x19, x20, [sp, #16]
  407e70:	adrp	x0, 446000 <warn@@Base+0x49e8>
  407e74:	ldp	x21, x22, [sp, #32]
  407e78:	add	x0, x0, #0xfc8
  407e7c:	ldp	x23, x24, [sp, #48]
  407e80:	ldp	x29, x30, [sp], #64
  407e84:	b	403450 <puts@plt>
  407e88:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  407e8c:	add	x1, x1, #0xd68
  407e90:	b	407d70 <ferror@plt+0x44d0>
  407e94:	nop
  407e98:	stp	x29, x30, [sp, #-176]!
  407e9c:	mov	x29, sp
  407ea0:	stp	x19, x20, [sp, #16]
  407ea4:	mov	x20, x0
  407ea8:	ldr	x0, [x0, #8]
  407eac:	stp	x23, x24, [sp, #48]
  407eb0:	mov	w24, w1
  407eb4:	stp	x21, x22, [sp, #32]
  407eb8:	ldr	w1, [x0, #12]
  407ebc:	stp	x25, x26, [sp, #64]
  407ec0:	cbnz	w1, 408490 <ferror@plt+0x4bf0>
  407ec4:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  407ec8:	adrp	x1, 441000 <ferror@plt+0x3d760>
  407ecc:	add	x1, x1, #0x110
  407ed0:	str	x1, [x2, #752]
  407ed4:	cbnz	w24, 4084a4 <ferror@plt+0x4c04>
  407ed8:	ldr	w1, [x0, #8]
  407edc:	cmp	w1, #0x5
  407ee0:	b.eq	4084ec <ferror@plt+0x4c4c>  // b.none
  407ee4:	adrp	x25, 472000 <_bfd_std_section+0x120>
  407ee8:	add	x19, x25, #0x348
  407eec:	ldr	x0, [x19, #136]
  407ef0:	cbnz	x0, 408550 <ferror@plt+0x4cb0>
  407ef4:	ldp	w0, w1, [x19, #228]
  407ef8:	orr	w0, w0, w1
  407efc:	cbz	w0, 40857c <ferror@plt+0x4cdc>
  407f00:	ldr	w0, [x19, #236]
  407f04:	cbnz	w0, 4085d8 <ferror@plt+0x4d38>
  407f08:	ldr	w0, [x19, #240]
  407f0c:	cbnz	w0, 4085f8 <ferror@plt+0x4d58>
  407f10:	ldr	w0, [x19, #244]
  407f14:	cbnz	w0, 4086cc <ferror@plt+0x4e2c>
  407f18:	ldr	x0, [x19, #248]
  407f1c:	cbz	x0, 407f38 <ferror@plt+0x4698>
  407f20:	adrp	x1, 447000 <warn@@Base+0x59e8>
  407f24:	add	x1, x1, #0x108
  407f28:	mov	w2, #0x5                   	// #5
  407f2c:	mov	x0, #0x0                   	// #0
  407f30:	bl	403700 <dcgettext@plt>
  407f34:	bl	440148 <ferror@plt+0x3c8a8>
  407f38:	ldp	w0, w1, [x19, #228]
  407f3c:	orr	w0, w0, w1
  407f40:	cbz	w0, 408a0c <ferror@plt+0x516c>
  407f44:	add	x4, x19, #0x108
  407f48:	ldp	w0, w2, [x4, #-8]
  407f4c:	ldp	w1, w3, [x4]
  407f50:	orr	w0, w0, w2
  407f54:	ldr	w2, [x19, #272]
  407f58:	orr	w1, w1, w3
  407f5c:	orr	w0, w0, w1
  407f60:	orr	w0, w0, w2
  407f64:	cbz	w0, 407f8c <ferror@plt+0x46ec>
  407f68:	mov	x0, x20
  407f6c:	bl	404568 <ferror@plt+0xcc8>
  407f70:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  407f74:	str	x0, [x19, #72]
  407f78:	and	w0, w24, #0x1
  407f7c:	ldr	w1, [x1, #676]
  407f80:	cmp	w1, #0x0
  407f84:	csel	w0, w0, wzr, ne  // ne = any
  407f88:	cbnz	w0, 4087d8 <ferror@plt+0x4f38>
  407f8c:	ldr	w0, [x19, #276]
  407f90:	cbnz	w0, 408718 <ferror@plt+0x4e78>
  407f94:	ldr	w1, [x19, #120]
  407f98:	ldr	w0, [x19, #280]
  407f9c:	orr	w0, w0, w1
  407fa0:	cbnz	w0, 408148 <ferror@plt+0x48a8>
  407fa4:	ldr	w0, [x19, #256]
  407fa8:	cbnz	w0, 408130 <ferror@plt+0x4890>
  407fac:	ldr	w0, [x19, #264]
  407fb0:	cbnz	w0, 4081c4 <ferror@plt+0x4924>
  407fb4:	ldr	w0, [x19, #280]
  407fb8:	cbnz	w0, 4081d4 <ferror@plt+0x4934>
  407fbc:	ldr	w0, [x19, #272]
  407fc0:	cbnz	w0, 4081e4 <ferror@plt+0x4944>
  407fc4:	ldr	w0, [x19, #284]
  407fc8:	cbnz	w0, 4081f4 <ferror@plt+0x4954>
  407fcc:	ldr	w0, [x19, #304]
  407fd0:	cbnz	w0, 408330 <ferror@plt+0x4a90>
  407fd4:	ldr	w0, [x19, #268]
  407fd8:	cbz	w0, 408070 <ferror@plt+0x47d0>
  407fdc:	ldr	w0, [x19, #256]
  407fe0:	cbz	w0, 40805c <ferror@plt+0x47bc>
  407fe4:	ldr	w0, [x19, #120]
  407fe8:	cbz	w0, 4080b8 <ferror@plt+0x4818>
  407fec:	ldr	w0, [x19, #308]
  407ff0:	cbnz	w0, 408478 <ferror@plt+0x4bd8>
  407ff4:	mov	x0, x20
  407ff8:	bl	404708 <ferror@plt+0xe68>
  407ffc:	ldr	w1, [x19, #260]
  408000:	ldr	x0, [x19, #72]
  408004:	cbnz	w1, 4080d4 <ferror@plt+0x4834>
  408008:	cbz	x0, 408014 <ferror@plt+0x4774>
  40800c:	bl	403510 <free@plt>
  408010:	str	xzr, [x19, #72]
  408014:	ldr	x0, [x19, #80]
  408018:	cbz	x0, 408024 <ferror@plt+0x4784>
  40801c:	bl	403510 <free@plt>
  408020:	str	xzr, [x19, #80]
  408024:	ldr	x0, [x19, #88]
  408028:	cbz	x0, 408034 <ferror@plt+0x4794>
  40802c:	bl	403510 <free@plt>
  408030:	str	xzr, [x19, #88]
  408034:	str	xzr, [x25, #840]
  408038:	str	xzr, [x19, #40]
  40803c:	str	xzr, [x19, #56]
  408040:	cbnz	w24, 4087bc <ferror@plt+0x4f1c>
  408044:	ldp	x19, x20, [sp, #16]
  408048:	ldp	x21, x22, [sp, #32]
  40804c:	ldp	x23, x24, [sp, #48]
  408050:	ldp	x25, x26, [sp, #64]
  408054:	ldp	x29, x30, [sp], #176
  408058:	ret
  40805c:	adrp	x1, 407000 <ferror@plt+0x3760>
  408060:	mov	x0, x20
  408064:	add	x1, x1, #0xca8
  408068:	mov	x2, #0x0                   	// #0
  40806c:	bl	4037b0 <bfd_map_over_sections@plt>
  408070:	ldr	w0, [x19, #120]
  408074:	cbz	w0, 4080b8 <ferror@plt+0x4818>
  408078:	ldr	w0, [x19, #256]
  40807c:	cbnz	w0, 407fec <ferror@plt+0x474c>
  408080:	ldr	x1, [x20, #8]
  408084:	mov	x0, x20
  408088:	ldr	x1, [x1, #856]
  40808c:	blr	x1
  408090:	mov	x21, x0
  408094:	tbnz	x0, #63, 408b6c <ferror@plt+0x52cc>
  408098:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40809c:	add	x0, x0, #0x290
  4080a0:	bl	4037a0 <printf@plt>
  4080a4:	cbnz	x21, 408ab0 <ferror@plt+0x5210>
  4080a8:	adrp	x0, 446000 <warn@@Base+0x49e8>
  4080ac:	add	x0, x0, #0xfc8
  4080b0:	bl	403450 <puts@plt>
  4080b4:	nop
  4080b8:	ldr	w0, [x19, #308]
  4080bc:	cbnz	w0, 408478 <ferror@plt+0x4bd8>
  4080c0:	ldr	w0, [x19, #256]
  4080c4:	cbnz	w0, 407ff4 <ferror@plt+0x4754>
  4080c8:	ldr	w1, [x19, #260]
  4080cc:	ldr	x0, [x19, #72]
  4080d0:	cbz	w1, 408008 <ferror@plt+0x4768>
  4080d4:	ldr	x2, [x25, #840]
  4080d8:	mov	x1, x0
  4080dc:	mov	w3, #0x1                   	// #1
  4080e0:	mov	x0, x20
  4080e4:	bl	4331d8 <ferror@plt+0x2f938>
  4080e8:	mov	x21, x0
  4080ec:	cbz	x0, 408858 <ferror@plt+0x4fb8>
  4080f0:	adrp	x0, 471000 <_sch_istable+0x1478>
  4080f4:	ldr	w1, [x19, #228]
  4080f8:	ldr	x3, [x19, #72]
  4080fc:	cmp	w1, #0x0
  408100:	ldr	x0, [x0, #3800]
  408104:	adrp	x4, 403000 <exit@plt>
  408108:	mov	x2, x20
  40810c:	add	x4, x4, #0x5e0
  408110:	cset	w5, ne  // ne = any
  408114:	mov	x1, x21
  408118:	bl	432f80 <ferror@plt+0x2f6e0>
  40811c:	cbz	w0, 408b34 <ferror@plt+0x5294>
  408120:	mov	x0, x21
  408124:	bl	403510 <free@plt>
  408128:	ldr	x0, [x19, #72]
  40812c:	b	408008 <ferror@plt+0x4768>
  408130:	ldr	x1, [x20, #8]
  408134:	mov	x0, x20
  408138:	ldr	x1, [x1, #832]
  40813c:	blr	x1
  408140:	cmp	x0, #0x0
  408144:	b.le	408188 <ferror@plt+0x48e8>
  408148:	ldr	x1, [x20, #8]
  40814c:	mov	x0, x20
  408150:	ldr	x1, [x1, #832]
  408154:	blr	x1
  408158:	cmp	x0, #0x0
  40815c:	b.lt	408440 <ferror@plt+0x4ba0>  // b.tstop
  408160:	mov	x21, #0x0                   	// #0
  408164:	b.ne	408a20 <ferror@plt+0x5180>  // b.any
  408168:	ldr	x2, [x20, #8]
  40816c:	mov	x1, x21
  408170:	mov	x0, x20
  408174:	ldr	x2, [x2, #840]
  408178:	blr	x2
  40817c:	str	x0, [x19, #40]
  408180:	tbnz	x0, #63, 408b6c <ferror@plt+0x52cc>
  408184:	str	x21, [x19, #80]
  408188:	ldr	w0, [x19, #256]
  40818c:	cbz	w0, 407fac <ferror@plt+0x470c>
  408190:	ldr	x6, [x20, #8]
  408194:	add	x5, x19, #0x58
  408198:	ldp	x2, x4, [x19, #72]
  40819c:	mov	x0, x20
  4081a0:	ldr	x1, [x25, #840]
  4081a4:	ldr	x3, [x19, #40]
  4081a8:	ldr	x6, [x6, #848]
  4081ac:	blr	x6
  4081b0:	cmp	x0, #0x0
  4081b4:	csel	x0, x0, xzr, ge  // ge = tcont
  4081b8:	str	x0, [x19, #56]
  4081bc:	ldr	w0, [x19, #264]
  4081c0:	cbz	w0, 407fb4 <ferror@plt+0x4714>
  4081c4:	mov	w0, #0x0                   	// #0
  4081c8:	bl	405580 <ferror@plt+0x1ce0>
  4081cc:	ldr	w0, [x19, #280]
  4081d0:	cbz	w0, 407fbc <ferror@plt+0x471c>
  4081d4:	mov	w0, #0x1                   	// #1
  4081d8:	bl	405580 <ferror@plt+0x1ce0>
  4081dc:	ldr	w0, [x19, #272]
  4081e0:	cbz	w0, 407fc4 <ferror@plt+0x4724>
  4081e4:	mov	x0, x20
  4081e8:	bl	4054d0 <ferror@plt+0x1c30>
  4081ec:	ldr	w0, [x19, #284]
  4081f0:	cbz	w0, 407fcc <ferror@plt+0x472c>
  4081f4:	ldp	x21, x22, [x19, #288]
  4081f8:	add	x2, sp, #0x80
  4081fc:	mov	x0, x20
  408200:	stp	x27, x28, [sp, #80]
  408204:	mov	x1, x21
  408208:	bl	4062f8 <ferror@plt+0x2a58>
  40820c:	mov	x23, x0
  408210:	cbz	x0, 408b70 <ferror@plt+0x52d0>
  408214:	cbz	x22, 408a78 <ferror@plt+0x51d8>
  408218:	add	x2, sp, #0x88
  40821c:	mov	x1, x22
  408220:	mov	x0, x20
  408224:	bl	4062f8 <ferror@plt+0x2a58>
  408228:	mov	x28, x0
  40822c:	cbz	x0, 408b70 <ferror@plt+0x52d0>
  408230:	ldr	x4, [sp, #128]
  408234:	mov	x3, #0x1                   	// #1
  408238:	add	x26, sp, #0x7c
  40823c:	add	x1, sp, #0x90
  408240:	mov	x2, x26
  408244:	mov	x0, x20
  408248:	stp	x21, x23, [sp, #144]
  40824c:	stp	x4, x3, [sp, #160]
  408250:	bl	403200 <ctf_bfdopen_ctfsect@plt>
  408254:	mov	x3, #0x1                   	// #1
  408258:	mov	x27, x0
  40825c:	cbz	x0, 408bb0 <ferror@plt+0x5310>
  408260:	ldr	x4, [sp, #136]
  408264:	add	x1, sp, #0x90
  408268:	mov	x2, x26
  40826c:	mov	x0, x20
  408270:	stp	x22, x28, [sp, #144]
  408274:	stp	x4, x3, [sp, #160]
  408278:	bl	403200 <ctf_bfdopen_ctfsect@plt>
  40827c:	mov	x22, x0
  408280:	mov	x1, x0
  408284:	cbz	x0, 408b84 <ferror@plt+0x52e4>
  408288:	mov	x2, x26
  40828c:	mov	x0, x1
  408290:	mov	x1, #0x0                   	// #0
  408294:	bl	403010 <ctf_arc_open_by_name@plt>
  408298:	mov	x26, x0
  40829c:	cbz	x0, 408b84 <ferror@plt+0x52e4>
  4082a0:	adrp	x1, 447000 <warn@@Base+0x59e8>
  4082a4:	mov	w2, #0x5                   	// #5
  4082a8:	add	x1, x1, #0x1d0
  4082ac:	mov	x0, #0x0                   	// #0
  4082b0:	bl	403700 <dcgettext@plt>
  4082b4:	mov	x4, x0
  4082b8:	cbz	x21, 408b28 <ferror@plt+0x5288>
  4082bc:	adrp	x3, 46f000 <warn@@Base+0x2d9e8>
  4082c0:	mov	x2, x21
  4082c4:	add	x3, x3, #0xb88
  4082c8:	b	4082d4 <ferror@plt+0x4a34>
  4082cc:	ldrh	w1, [x3, w1, sxtw #1]
  4082d0:	tbnz	w1, #1, 408a2c <ferror@plt+0x518c>
  4082d4:	ldrb	w1, [x2], #1
  4082d8:	cbnz	w1, 4082cc <ferror@plt+0x4a2c>
  4082dc:	mov	x0, x4
  4082e0:	mov	x1, x21
  4082e4:	bl	4037a0 <printf@plt>
  4082e8:	mov	x2, x26
  4082ec:	adrp	x1, 406000 <ferror@plt+0x2760>
  4082f0:	add	x1, x1, #0x120
  4082f4:	mov	x0, x27
  4082f8:	bl	403050 <ctf_archive_iter@plt>
  4082fc:	mov	x0, x26
  408300:	bl	403540 <ctf_file_close@plt>
  408304:	mov	x0, x27
  408308:	bl	403640 <ctf_close@plt>
  40830c:	mov	x0, x22
  408310:	bl	403640 <ctf_close@plt>
  408314:	mov	x0, x28
  408318:	bl	403510 <free@plt>
  40831c:	mov	x0, x23
  408320:	bl	403510 <free@plt>
  408324:	ldr	w0, [x19, #304]
  408328:	ldp	x27, x28, [sp, #80]
  40832c:	cbz	w0, 407fd4 <ferror@plt+0x4734>
  408330:	adrp	x4, 447000 <warn@@Base+0x59e8>
  408334:	adrp	x3, 447000 <warn@@Base+0x59e8>
  408338:	add	x4, x4, #0x1f0
  40833c:	add	x3, x3, #0x1f8
  408340:	adrp	x21, 406000 <ferror@plt+0x2760>
  408344:	add	x21, x21, #0x410
  408348:	mov	x1, x21
  40834c:	add	x2, sp, #0x90
  408350:	mov	x0, x20
  408354:	stp	x4, x3, [sp, #144]
  408358:	str	wzr, [sp, #160]
  40835c:	bl	4037b0 <bfd_map_over_sections@plt>
  408360:	ldr	x0, [x19, #176]
  408364:	bl	403510 <free@plt>
  408368:	str	wzr, [sp, #160]
  40836c:	adrp	x4, 447000 <warn@@Base+0x59e8>
  408370:	adrp	x3, 447000 <warn@@Base+0x59e8>
  408374:	add	x4, x4, #0x208
  408378:	add	x3, x3, #0x218
  40837c:	mov	x1, x21
  408380:	add	x2, sp, #0x90
  408384:	mov	x0, x20
  408388:	stp	x4, x3, [sp, #144]
  40838c:	str	xzr, [x19, #176]
  408390:	bl	4037b0 <bfd_map_over_sections@plt>
  408394:	ldr	x0, [x19, #176]
  408398:	bl	403510 <free@plt>
  40839c:	str	wzr, [sp, #160]
  4083a0:	adrp	x4, 447000 <warn@@Base+0x59e8>
  4083a4:	adrp	x3, 447000 <warn@@Base+0x59e8>
  4083a8:	add	x4, x4, #0x228
  4083ac:	add	x3, x3, #0x238
  4083b0:	mov	x1, x21
  4083b4:	add	x2, sp, #0x90
  4083b8:	mov	x0, x20
  4083bc:	stp	x4, x3, [sp, #144]
  4083c0:	str	xzr, [x19, #176]
  4083c4:	bl	4037b0 <bfd_map_over_sections@plt>
  4083c8:	ldr	x0, [x19, #176]
  4083cc:	bl	403510 <free@plt>
  4083d0:	str	wzr, [sp, #160]
  4083d4:	adrp	x4, 447000 <warn@@Base+0x59e8>
  4083d8:	adrp	x3, 447000 <warn@@Base+0x59e8>
  4083dc:	add	x4, x4, #0x248
  4083e0:	add	x3, x3, #0x258
  4083e4:	mov	x1, x21
  4083e8:	add	x2, sp, #0x90
  4083ec:	mov	x0, x20
  4083f0:	stp	x4, x3, [sp, #144]
  4083f4:	str	xzr, [x19, #176]
  4083f8:	bl	4037b0 <bfd_map_over_sections@plt>
  4083fc:	ldr	x0, [x19, #176]
  408400:	bl	403510 <free@plt>
  408404:	str	wzr, [sp, #160]
  408408:	adrp	x4, 447000 <warn@@Base+0x59e8>
  40840c:	adrp	x3, 447000 <warn@@Base+0x59e8>
  408410:	add	x4, x4, #0x270
  408414:	add	x3, x3, #0x280
  408418:	mov	x1, x21
  40841c:	add	x2, sp, #0x90
  408420:	mov	x0, x20
  408424:	stp	x4, x3, [sp, #144]
  408428:	str	xzr, [x19, #176]
  40842c:	bl	4037b0 <bfd_map_over_sections@plt>
  408430:	ldr	x0, [x19, #176]
  408434:	bl	403510 <free@plt>
  408438:	str	xzr, [x19, #176]
  40843c:	b	407fd4 <ferror@plt+0x4734>
  408440:	ldr	w0, [x20, #72]
  408444:	tbnz	w0, #6, 408b6c <ferror@plt+0x52cc>
  408448:	mov	w2, #0x5                   	// #5
  40844c:	adrp	x1, 447000 <warn@@Base+0x59e8>
  408450:	mov	x0, #0x0                   	// #0
  408454:	add	x1, x1, #0x198
  408458:	bl	403700 <dcgettext@plt>
  40845c:	mov	x21, #0x0                   	// #0
  408460:	ldr	x1, [x20]
  408464:	bl	440148 <ferror@plt+0x3c8a8>
  408468:	str	xzr, [x19, #40]
  40846c:	mov	w0, #0x1                   	// #1
  408470:	str	w0, [x19, #8]
  408474:	b	408184 <ferror@plt+0x48e4>
  408478:	mov	x0, x20
  40847c:	adrp	x1, 407000 <ferror@plt+0x3760>
  408480:	mov	x2, #0x0                   	// #0
  408484:	add	x1, x1, #0x2e8
  408488:	bl	4037b0 <bfd_map_over_sections@plt>
  40848c:	b	4080c0 <ferror@plt+0x4820>
  408490:	cmp	w1, #0x1
  408494:	b.eq	4089f8 <ferror@plt+0x5158>  // b.none
  408498:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  40849c:	str	xzr, [x1, #752]
  4084a0:	cbz	w24, 407ed8 <ferror@plt+0x4638>
  4084a4:	ldr	x1, [x20]
  4084a8:	mov	x0, x20
  4084ac:	bl	42c210 <ferror@plt+0x28970>
  4084b0:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  4084b4:	ldr	w0, [x0, #676]
  4084b8:	cbz	w0, 4084dc <ferror@plt+0x4c3c>
  4084bc:	adrp	x0, 472000 <_bfd_std_section+0x120>
  4084c0:	ldr	x19, [x0, #1312]
  4084c4:	cbz	x19, 4084dc <ferror@plt+0x4c3c>
  4084c8:	ldr	x0, [x19]
  4084cc:	mov	w1, #0x0                   	// #0
  4084d0:	bl	407e98 <ferror@plt+0x45f8>
  4084d4:	ldr	x19, [x19, #16]
  4084d8:	cbnz	x19, 4084c8 <ferror@plt+0x4c28>
  4084dc:	ldr	x0, [x20, #8]
  4084e0:	ldr	w1, [x0, #8]
  4084e4:	cmp	w1, #0x5
  4084e8:	b.ne	407ee4 <ferror@plt+0x4644>  // b.any
  4084ec:	ldr	x0, [x0, #880]
  4084f0:	cbz	x0, 407ee4 <ferror@plt+0x4644>
  4084f4:	ldrb	w1, [x0, #929]
  4084f8:	tbz	w1, #0, 407ee4 <ferror@plt+0x4644>
  4084fc:	ldr	x0, [x0, #784]
  408500:	adrp	x3, 470000 <memcpy@GLIBC_2.17>
  408504:	add	x3, x3, #0x4b0
  408508:	mov	x2, #0x1                   	// #1
  40850c:	adrp	x25, 472000 <_bfd_std_section+0x120>
  408510:	add	x19, x25, #0x348
  408514:	ldrb	w0, [x0, #10]
  408518:	ldp	x1, x4, [x3, #8]
  40851c:	sub	w0, w0, #0x1
  408520:	lsl	x2, x2, x0
  408524:	lsl	x0, x2, #1
  408528:	sub	x0, x0, #0x1
  40852c:	and	x1, x0, x1
  408530:	and	x0, x0, x4
  408534:	eor	x0, x0, x2
  408538:	eor	x1, x1, x2
  40853c:	sub	x0, x0, x2
  408540:	sub	x1, x1, x2
  408544:	stp	x1, x0, [x3, #8]
  408548:	ldr	x0, [x19, #136]
  40854c:	cbz	x0, 407ef4 <ferror@plt+0x4654>
  408550:	ldr	w3, [x20, #72]
  408554:	mov	x0, x20
  408558:	add	x2, sp, #0x90
  40855c:	adrp	x1, 405000 <ferror@plt+0x1760>
  408560:	and	w3, w3, #0x1
  408564:	add	x1, x1, #0x380
  408568:	str	w3, [sp, #144]
  40856c:	bl	4037b0 <bfd_map_over_sections@plt>
  408570:	ldp	w0, w1, [x19, #228]
  408574:	orr	w0, w0, w1
  408578:	cbnz	w0, 407f00 <ferror@plt+0x4660>
  40857c:	adrp	x1, 446000 <warn@@Base+0x49e8>
  408580:	mov	w2, #0x5                   	// #5
  408584:	add	x1, x1, #0xff8
  408588:	mov	x0, #0x0                   	// #0
  40858c:	bl	403700 <dcgettext@plt>
  408590:	mov	x21, x0
  408594:	ldr	x1, [x20]
  408598:	cbz	x1, 408b78 <ferror@plt+0x52d8>
  40859c:	adrp	x4, 46f000 <warn@@Base+0x2d9e8>
  4085a0:	mov	x3, x1
  4085a4:	add	x4, x4, #0xb88
  4085a8:	b	4085b4 <ferror@plt+0x4d14>
  4085ac:	ldrh	w2, [x4, w2, sxtw #1]
  4085b0:	tbnz	w2, #1, 408b18 <ferror@plt+0x5278>
  4085b4:	ldrb	w2, [x3], #1
  4085b8:	cbnz	w2, 4085ac <ferror@plt+0x4d0c>
  4085bc:	ldr	x2, [x20, #8]
  4085c0:	mov	x0, x21
  4085c4:	ldr	x2, [x2]
  4085c8:	bl	4037a0 <printf@plt>
  4085cc:	ldr	w0, [x19, #236]
  4085d0:	cbz	w0, 407f08 <ferror@plt+0x4668>
  4085d4:	nop
  4085d8:	adrp	x0, 471000 <_sch_istable+0x1478>
  4085dc:	mov	x1, x20
  4085e0:	mov	w3, #0x0                   	// #0
  4085e4:	mov	w2, #0x1                   	// #1
  4085e8:	ldr	x0, [x0, #3800]
  4085ec:	bl	4407d0 <ferror@plt+0x3cf30>
  4085f0:	ldr	w0, [x19, #240]
  4085f4:	cbz	w0, 407f10 <ferror@plt+0x4670>
  4085f8:	adrp	x1, 447000 <warn@@Base+0x59e8>
  4085fc:	add	x1, x1, #0x18
  408600:	mov	w2, #0x5                   	// #5
  408604:	mov	x0, #0x0                   	// #0
  408608:	bl	403700 <dcgettext@plt>
  40860c:	mov	x21, x0
  408610:	mov	x0, x20
  408614:	bl	403460 <bfd_get_arch@plt>
  408618:	mov	w22, w0
  40861c:	mov	x0, x20
  408620:	bl	403530 <bfd_get_mach@plt>
  408624:	mov	x1, x0
  408628:	mov	w0, w22
  40862c:	bl	4034b0 <bfd_printable_arch_mach@plt>
  408630:	mov	x1, x0
  408634:	mov	x0, x21
  408638:	bl	4037a0 <printf@plt>
  40863c:	mov	w2, #0x5                   	// #5
  408640:	adrp	x1, 447000 <warn@@Base+0x59e8>
  408644:	mov	x0, #0x0                   	// #0
  408648:	add	x1, x1, #0x30
  40864c:	bl	403700 <dcgettext@plt>
  408650:	ldr	w1, [x20, #72]
  408654:	and	w1, w1, #0xfff003ff
  408658:	bl	4037a0 <printf@plt>
  40865c:	ldr	w0, [x20, #72]
  408660:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  408664:	add	x1, x1, #0xd68
  408668:	tbnz	w0, #0, 4089bc <ferror@plt+0x511c>
  40866c:	tbnz	w0, #1, 408994 <ferror@plt+0x50f4>
  408670:	tbnz	w0, #2, 40896c <ferror@plt+0x50cc>
  408674:	tbnz	w0, #3, 408944 <ferror@plt+0x50a4>
  408678:	tbnz	w0, #4, 40891c <ferror@plt+0x507c>
  40867c:	tbnz	w0, #5, 4088f4 <ferror@plt+0x5054>
  408680:	tbnz	w0, #6, 4088cc <ferror@plt+0x502c>
  408684:	tbnz	w0, #7, 4088a4 <ferror@plt+0x5004>
  408688:	tbnz	w0, #8, 408868 <ferror@plt+0x4fc8>
  40868c:	tbnz	w0, #9, 40888c <ferror@plt+0x4fec>
  408690:	adrp	x1, 447000 <warn@@Base+0x59e8>
  408694:	add	x1, x1, #0xc8
  408698:	mov	w2, #0x5                   	// #5
  40869c:	mov	x0, #0x0                   	// #0
  4086a0:	bl	403700 <dcgettext@plt>
  4086a4:	bl	4037a0 <printf@plt>
  4086a8:	adrp	x1, 471000 <_sch_istable+0x1478>
  4086ac:	mov	x0, x20
  4086b0:	ldr	x2, [x20, #168]
  4086b4:	ldr	x1, [x1, #3800]
  4086b8:	bl	403760 <bfd_fprintf_vma@plt>
  4086bc:	mov	w0, #0xa                   	// #10
  4086c0:	bl	403800 <putchar@plt>
  4086c4:	ldr	w0, [x19, #244]
  4086c8:	cbz	w0, 407f18 <ferror@plt+0x4678>
  4086cc:	ldr	x2, [x20, #8]
  4086d0:	adrp	x1, 471000 <_sch_istable+0x1478>
  4086d4:	mov	x0, x20
  4086d8:	ldr	x1, [x1, #3800]
  4086dc:	ldr	x2, [x2, #368]
  4086e0:	blr	x2
  4086e4:	cbnz	w0, 407f18 <ferror@plt+0x4678>
  4086e8:	adrp	x1, 447000 <warn@@Base+0x59e8>
  4086ec:	add	x1, x1, #0xe0
  4086f0:	mov	w2, #0x5                   	// #5
  4086f4:	mov	x0, #0x0                   	// #0
  4086f8:	bl	403700 <dcgettext@plt>
  4086fc:	mov	x21, x0
  408700:	bl	403260 <bfd_get_error@plt>
  408704:	bl	4036e0 <bfd_errmsg@plt>
  408708:	mov	x1, x0
  40870c:	mov	x0, x21
  408710:	bl	440148 <ferror@plt+0x3c8a8>
  408714:	b	407f18 <ferror@plt+0x4678>
  408718:	mov	w1, #0xd                   	// #13
  40871c:	mov	x0, x20
  408720:	str	w1, [sp, #144]
  408724:	mov	w21, #0xa                   	// #10
  408728:	bl	403300 <bfd_get_arch_size@plt>
  40872c:	cmp	w0, #0x20
  408730:	adrp	x1, 447000 <warn@@Base+0x59e8>
  408734:	add	x1, x1, #0x138
  408738:	mov	w3, #0x12                  	// #18
  40873c:	mov	w2, #0x5                   	// #5
  408740:	csel	w21, w21, w3, eq  // eq = none
  408744:	mov	x0, #0x0                   	// #0
  408748:	bl	403700 <dcgettext@plt>
  40874c:	bl	4037a0 <printf@plt>
  408750:	ldr	w0, [x19, #216]
  408754:	cbnz	w0, 408a60 <ferror@plt+0x51c0>
  408758:	mov	w2, #0x5                   	// #5
  40875c:	adrp	x1, 447000 <warn@@Base+0x59e8>
  408760:	mov	x0, #0x0                   	// #0
  408764:	add	x1, x1, #0x148
  408768:	bl	403700 <dcgettext@plt>
  40876c:	ldr	w1, [sp, #144]
  408770:	mov	w5, w21
  408774:	mov	w3, w21
  408778:	adrp	x6, 447000 <warn@@Base+0x59e8>
  40877c:	adrp	x4, 447000 <warn@@Base+0x59e8>
  408780:	add	x6, x6, #0x178
  408784:	add	x4, x4, #0x180
  408788:	adrp	x2, 447000 <warn@@Base+0x59e8>
  40878c:	add	x2, x2, #0x188
  408790:	bl	4037a0 <printf@plt>
  408794:	ldr	w0, [x19, #216]
  408798:	cbnz	w0, 408a44 <ferror@plt+0x51a4>
  40879c:	mov	w0, #0xa                   	// #10
  4087a0:	bl	403800 <putchar@plt>
  4087a4:	add	x2, sp, #0x90
  4087a8:	mov	x0, x20
  4087ac:	adrp	x1, 406000 <ferror@plt+0x2760>
  4087b0:	add	x1, x1, #0xc38
  4087b4:	bl	4037b0 <bfd_map_over_sections@plt>
  4087b8:	b	407f94 <ferror@plt+0x46f4>
  4087bc:	bl	42c5f8 <ferror@plt+0x28d58>
  4087c0:	ldp	x19, x20, [sp, #16]
  4087c4:	ldp	x21, x22, [sp, #32]
  4087c8:	ldp	x23, x24, [sp, #48]
  4087cc:	ldp	x25, x26, [sp, #64]
  4087d0:	ldp	x29, x30, [sp], #176
  4087d4:	ret
  4087d8:	adrp	x0, 472000 <_bfd_std_section+0x120>
  4087dc:	ldr	x23, [x0, #1312]
  4087e0:	cbz	x23, 407f8c <ferror@plt+0x46ec>
  4087e4:	ldr	x22, [x25, #840]
  4087e8:	b	40880c <ferror@plt+0x4f6c>
  4087ec:	ldr	x1, [x19]
  4087f0:	add	x1, x22, x1
  4087f4:	cbnz	x22, 408828 <ferror@plt+0x4f88>
  4087f8:	mov	x22, x1
  4087fc:	str	x0, [x19, #72]
  408800:	ldr	x23, [x23, #16]
  408804:	str	x22, [x19]
  408808:	cbz	x23, 407f8c <ferror@plt+0x46ec>
  40880c:	ldr	x0, [x23]
  408810:	bl	404568 <ferror@plt+0xcc8>
  408814:	mov	x21, x0
  408818:	cbnz	x0, 4087ec <ferror@plt+0x4f4c>
  40881c:	ldr	x0, [x19]
  408820:	add	x22, x22, x0
  408824:	b	408800 <ferror@plt+0x4f60>
  408828:	ldr	x0, [x19, #72]
  40882c:	lsl	x1, x1, #3
  408830:	bl	4031f0 <xrealloc@plt>
  408834:	mov	x3, x0
  408838:	ldr	x2, [x19]
  40883c:	add	x0, x0, x22, lsl #3
  408840:	mov	x1, x21
  408844:	str	x3, [x19, #72]
  408848:	add	x22, x22, x2
  40884c:	lsl	x2, x2, #3
  408850:	bl	402f70 <memcpy@plt>
  408854:	b	408800 <ferror@plt+0x4f60>
  408858:	ldr	w0, [x19, #272]
  40885c:	cbz	w0, 4089e4 <ferror@plt+0x5144>
  408860:	ldr	x0, [x19, #72]
  408864:	b	408008 <ferror@plt+0x4768>
  408868:	adrp	x2, 447000 <warn@@Base+0x59e8>
  40886c:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  408870:	add	x2, x2, #0xa8
  408874:	add	x0, x0, #0x7f8
  408878:	bl	4037a0 <printf@plt>
  40887c:	ldr	w0, [x20, #72]
  408880:	adrp	x1, 447000 <warn@@Base+0x59e8>
  408884:	add	x1, x1, #0x28
  408888:	tbz	w0, #9, 408690 <ferror@plt+0x4df0>
  40888c:	adrp	x2, 447000 <warn@@Base+0x59e8>
  408890:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  408894:	add	x2, x2, #0xb0
  408898:	add	x0, x0, #0x7f8
  40889c:	bl	4037a0 <printf@plt>
  4088a0:	b	408690 <ferror@plt+0x4df0>
  4088a4:	adrp	x2, 447000 <warn@@Base+0x59e8>
  4088a8:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  4088ac:	add	x2, x2, #0xa0
  4088b0:	add	x0, x0, #0x7f8
  4088b4:	bl	4037a0 <printf@plt>
  4088b8:	ldr	w0, [x20, #72]
  4088bc:	adrp	x1, 447000 <warn@@Base+0x59e8>
  4088c0:	add	x1, x1, #0x28
  4088c4:	tbz	w0, #8, 40868c <ferror@plt+0x4dec>
  4088c8:	b	408868 <ferror@plt+0x4fc8>
  4088cc:	adrp	x2, 447000 <warn@@Base+0x59e8>
  4088d0:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  4088d4:	add	x2, x2, #0x98
  4088d8:	add	x0, x0, #0x7f8
  4088dc:	bl	4037a0 <printf@plt>
  4088e0:	ldr	w0, [x20, #72]
  4088e4:	adrp	x1, 447000 <warn@@Base+0x59e8>
  4088e8:	add	x1, x1, #0x28
  4088ec:	tbz	w0, #7, 408688 <ferror@plt+0x4de8>
  4088f0:	b	4088a4 <ferror@plt+0x5004>
  4088f4:	adrp	x2, 447000 <warn@@Base+0x59e8>
  4088f8:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  4088fc:	add	x2, x2, #0x88
  408900:	add	x0, x0, #0x7f8
  408904:	bl	4037a0 <printf@plt>
  408908:	ldr	w0, [x20, #72]
  40890c:	adrp	x1, 447000 <warn@@Base+0x59e8>
  408910:	add	x1, x1, #0x28
  408914:	tbz	w0, #6, 408684 <ferror@plt+0x4de4>
  408918:	b	4088cc <ferror@plt+0x502c>
  40891c:	adrp	x2, 447000 <warn@@Base+0x59e8>
  408920:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  408924:	add	x2, x2, #0x78
  408928:	add	x0, x0, #0x7f8
  40892c:	bl	4037a0 <printf@plt>
  408930:	ldr	w0, [x20, #72]
  408934:	adrp	x1, 447000 <warn@@Base+0x59e8>
  408938:	add	x1, x1, #0x28
  40893c:	tbz	w0, #5, 408680 <ferror@plt+0x4de0>
  408940:	b	4088f4 <ferror@plt+0x5054>
  408944:	adrp	x2, 447000 <warn@@Base+0x59e8>
  408948:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  40894c:	add	x2, x2, #0x68
  408950:	add	x0, x0, #0x7f8
  408954:	bl	4037a0 <printf@plt>
  408958:	ldr	w0, [x20, #72]
  40895c:	adrp	x1, 447000 <warn@@Base+0x59e8>
  408960:	add	x1, x1, #0x28
  408964:	tbz	w0, #4, 40867c <ferror@plt+0x4ddc>
  408968:	b	40891c <ferror@plt+0x507c>
  40896c:	adrp	x2, 447000 <warn@@Base+0x59e8>
  408970:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  408974:	add	x2, x2, #0x58
  408978:	add	x0, x0, #0x7f8
  40897c:	bl	4037a0 <printf@plt>
  408980:	ldr	w0, [x20, #72]
  408984:	adrp	x1, 447000 <warn@@Base+0x59e8>
  408988:	add	x1, x1, #0x28
  40898c:	tbz	w0, #3, 408678 <ferror@plt+0x4dd8>
  408990:	b	408944 <ferror@plt+0x50a4>
  408994:	adrp	x2, 447000 <warn@@Base+0x59e8>
  408998:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  40899c:	add	x2, x2, #0x50
  4089a0:	add	x0, x0, #0x7f8
  4089a4:	bl	4037a0 <printf@plt>
  4089a8:	ldr	w0, [x20, #72]
  4089ac:	adrp	x1, 447000 <warn@@Base+0x59e8>
  4089b0:	add	x1, x1, #0x28
  4089b4:	tbz	w0, #2, 408674 <ferror@plt+0x4dd4>
  4089b8:	b	40896c <ferror@plt+0x50cc>
  4089bc:	adrp	x2, 447000 <warn@@Base+0x59e8>
  4089c0:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  4089c4:	add	x2, x2, #0x40
  4089c8:	add	x0, x0, #0x7f8
  4089cc:	bl	4037a0 <printf@plt>
  4089d0:	ldr	w0, [x20, #72]
  4089d4:	adrp	x1, 447000 <warn@@Base+0x59e8>
  4089d8:	add	x1, x1, #0x28
  4089dc:	tbz	w0, #1, 408670 <ferror@plt+0x4dd0>
  4089e0:	b	408994 <ferror@plt+0x50f4>
  4089e4:	bl	42ca60 <ferror@plt+0x291c0>
  4089e8:	mov	x0, x20
  4089ec:	bl	4054d0 <ferror@plt+0x1c30>
  4089f0:	ldr	x0, [x19, #72]
  4089f4:	b	408008 <ferror@plt+0x4768>
  4089f8:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4089fc:	adrp	x1, 441000 <ferror@plt+0x3d760>
  408a00:	add	x1, x1, #0x858
  408a04:	str	x1, [x2, #752]
  408a08:	b	407ed4 <ferror@plt+0x4634>
  408a0c:	adrp	x1, 471000 <_sch_istable+0x1478>
  408a10:	mov	w0, #0xa                   	// #10
  408a14:	ldr	x1, [x1, #3800]
  408a18:	bl	4030b0 <putc@plt>
  408a1c:	b	407f44 <ferror@plt+0x46a4>
  408a20:	bl	4032a0 <xmalloc@plt>
  408a24:	mov	x21, x0
  408a28:	b	408168 <ferror@plt+0x48c8>
  408a2c:	mov	x0, x21
  408a30:	str	x4, [sp, #104]
  408a34:	bl	4053b8 <ferror@plt+0x1b18>
  408a38:	mov	x21, x0
  408a3c:	ldr	x4, [sp, #104]
  408a40:	b	4082dc <ferror@plt+0x4a3c>
  408a44:	adrp	x1, 447000 <warn@@Base+0x59e8>
  408a48:	add	x1, x1, #0x190
  408a4c:	mov	w2, #0x5                   	// #5
  408a50:	mov	x0, #0x0                   	// #0
  408a54:	bl	403700 <dcgettext@plt>
  408a58:	bl	4037a0 <printf@plt>
  408a5c:	b	40879c <ferror@plt+0x4efc>
  408a60:	add	x2, sp, #0x90
  408a64:	mov	x0, x20
  408a68:	adrp	x1, 405000 <ferror@plt+0x1760>
  408a6c:	add	x1, x1, #0x7d0
  408a70:	bl	4037b0 <bfd_map_over_sections@plt>
  408a74:	b	408758 <ferror@plt+0x4eb8>
  408a78:	ldr	x4, [sp, #128]
  408a7c:	mov	x3, #0x1                   	// #1
  408a80:	add	x1, sp, #0x90
  408a84:	add	x26, sp, #0x7c
  408a88:	mov	x2, x26
  408a8c:	mov	x0, x20
  408a90:	stp	x21, x23, [sp, #144]
  408a94:	stp	x4, x3, [sp, #160]
  408a98:	bl	403200 <ctf_bfdopen_ctfsect@plt>
  408a9c:	mov	x1, x0
  408aa0:	cbz	x0, 408bb0 <ferror@plt+0x5310>
  408aa4:	mov	x27, x0
  408aa8:	mov	x28, #0x0                   	// #0
  408aac:	b	408288 <ferror@plt+0x49e8>
  408ab0:	mov	x0, x21
  408ab4:	bl	4032a0 <xmalloc@plt>
  408ab8:	ldr	x3, [x20, #8]
  408abc:	mov	x21, x0
  408ac0:	ldr	x2, [x19, #80]
  408ac4:	mov	x0, x20
  408ac8:	ldr	x3, [x3, #864]
  408acc:	mov	x1, x21
  408ad0:	blr	x3
  408ad4:	mov	x22, x0
  408ad8:	cmp	x0, #0x0
  408adc:	b.lt	408b6c <ferror@plt+0x52cc>  // b.tstop
  408ae0:	b.eq	408b5c <ferror@plt+0x52bc>  // b.none
  408ae4:	mov	w0, #0xa                   	// #10
  408ae8:	bl	403800 <putchar@plt>
  408aec:	mov	x3, x22
  408af0:	mov	x2, x21
  408af4:	mov	x1, #0x0                   	// #0
  408af8:	mov	x0, x20
  408afc:	bl	407768 <ferror@plt+0x3ec8>
  408b00:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  408b04:	add	x0, x0, #0x670
  408b08:	bl	403450 <puts@plt>
  408b0c:	mov	x0, x21
  408b10:	bl	403510 <free@plt>
  408b14:	b	4080b8 <ferror@plt+0x4818>
  408b18:	mov	x0, x1
  408b1c:	bl	4053b8 <ferror@plt+0x1b18>
  408b20:	mov	x1, x0
  408b24:	b	4085bc <ferror@plt+0x4d1c>
  408b28:	adrp	x21, 44d000 <warn@@Base+0xb9e8>
  408b2c:	add	x21, x21, #0xd68
  408b30:	b	4082dc <ferror@plt+0x4a3c>
  408b34:	mov	w2, #0x5                   	// #5
  408b38:	adrp	x1, 447000 <warn@@Base+0x59e8>
  408b3c:	mov	x0, #0x0                   	// #0
  408b40:	add	x1, x1, #0x2b0
  408b44:	bl	403700 <dcgettext@plt>
  408b48:	ldr	x1, [x20]
  408b4c:	bl	440148 <ferror@plt+0x3c8a8>
  408b50:	mov	w0, #0x1                   	// #1
  408b54:	str	w0, [x19, #8]
  408b58:	b	408120 <ferror@plt+0x4880>
  408b5c:	adrp	x0, 446000 <warn@@Base+0x49e8>
  408b60:	add	x0, x0, #0xfc8
  408b64:	bl	403450 <puts@plt>
  408b68:	b	408b0c <ferror@plt+0x526c>
  408b6c:	stp	x27, x28, [sp, #80]
  408b70:	ldr	x0, [x20]
  408b74:	bl	440040 <ferror@plt+0x3c7a0>
  408b78:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  408b7c:	add	x1, x1, #0xd68
  408b80:	b	4085bc <ferror@plt+0x4d1c>
  408b84:	adrp	x1, 447000 <warn@@Base+0x59e8>
  408b88:	add	x1, x1, #0x1b8
  408b8c:	mov	w2, #0x5                   	// #5
  408b90:	bl	403700 <dcgettext@plt>
  408b94:	mov	x19, x0
  408b98:	ldr	w0, [sp, #124]
  408b9c:	bl	403150 <ctf_errmsg@plt>
  408ba0:	mov	x1, x0
  408ba4:	mov	x0, x19
  408ba8:	bl	440148 <ferror@plt+0x3c8a8>
  408bac:	b	408b70 <ferror@plt+0x52d0>
  408bb0:	adrp	x1, 447000 <warn@@Base+0x59e8>
  408bb4:	mov	w2, #0x5                   	// #5
  408bb8:	add	x1, x1, #0x1b8
  408bbc:	mov	x0, #0x0                   	// #0
  408bc0:	b	408b90 <ferror@plt+0x52f0>
  408bc4:	nop
  408bc8:	stp	x29, x30, [sp, #-80]!
  408bcc:	mov	x29, sp
  408bd0:	stp	x21, x22, [sp, #32]
  408bd4:	adrp	x22, 472000 <_bfd_std_section+0x120>
  408bd8:	add	x22, x22, #0x348
  408bdc:	mov	x21, x0
  408be0:	str	x23, [sp, #48]
  408be4:	mov	w23, w1
  408be8:	ldr	w0, [x22, #308]
  408bec:	cbnz	w0, 408bfc <ferror@plt+0x535c>
  408bf0:	ldr	w0, [x21, #72]
  408bf4:	orr	w0, w0, #0x8000
  408bf8:	str	w0, [x21, #72]
  408bfc:	mov	x0, x21
  408c00:	mov	w1, #0x2                   	// #2
  408c04:	bl	403740 <bfd_check_format@plt>
  408c08:	cbz	w0, 408d58 <ferror@plt+0x54b8>
  408c0c:	stp	x19, x20, [sp, #16]
  408c10:	cbz	w23, 408d00 <ferror@plt+0x5460>
  408c14:	cmp	w23, #0x64
  408c18:	b.gt	408e38 <ferror@plt+0x5598>
  408c1c:	adrp	x1, 447000 <warn@@Base+0x59e8>
  408c20:	mov	w2, #0x5                   	// #5
  408c24:	add	x1, x1, #0x310
  408c28:	mov	x0, #0x0                   	// #0
  408c2c:	bl	403700 <dcgettext@plt>
  408c30:	mov	x19, x0
  408c34:	ldr	x1, [x21]
  408c38:	cbz	x1, 408da8 <ferror@plt+0x5508>
  408c3c:	adrp	x4, 46f000 <warn@@Base+0x2d9e8>
  408c40:	mov	x3, x1
  408c44:	add	x4, x4, #0xb88
  408c48:	b	408c54 <ferror@plt+0x53b4>
  408c4c:	ldrh	w2, [x4, w2, sxtw #1]
  408c50:	tbnz	w2, #1, 408d98 <ferror@plt+0x54f8>
  408c54:	ldrb	w2, [x3], #1
  408c58:	cbnz	w2, 408c4c <ferror@plt+0x53ac>
  408c5c:	mov	x0, x19
  408c60:	bl	4037a0 <printf@plt>
  408c64:	mov	w0, #0x0                   	// #0
  408c68:	bl	4032b0 <bfd_set_error@plt>
  408c6c:	mov	x0, x21
  408c70:	mov	x20, #0x0                   	// #0
  408c74:	add	w23, w23, #0x1
  408c78:	mov	x1, x20
  408c7c:	bl	403750 <bfd_openr_next_archived_file@plt>
  408c80:	mov	x19, x0
  408c84:	cbz	x0, 408cc4 <ferror@plt+0x5424>
  408c88:	mov	w1, w23
  408c8c:	bl	408bc8 <ferror@plt+0x5328>
  408c90:	cbz	x20, 408ca4 <ferror@plt+0x5404>
  408c94:	mov	x0, x20
  408c98:	bl	403680 <bfd_close@plt>
  408c9c:	cmp	x20, x19
  408ca0:	b.eq	408d44 <ferror@plt+0x54a4>  // b.none
  408ca4:	mov	x20, x19
  408ca8:	mov	w0, #0x0                   	// #0
  408cac:	bl	4032b0 <bfd_set_error@plt>
  408cb0:	mov	x1, x20
  408cb4:	mov	x0, x21
  408cb8:	bl	403750 <bfd_openr_next_archived_file@plt>
  408cbc:	mov	x19, x0
  408cc0:	cbnz	x0, 408c88 <ferror@plt+0x53e8>
  408cc4:	bl	403260 <bfd_get_error@plt>
  408cc8:	cmp	w0, #0x9
  408ccc:	b.eq	408ce0 <ferror@plt+0x5440>  // b.none
  408cd0:	ldr	x0, [x21]
  408cd4:	bl	43fd00 <ferror@plt+0x3c460>
  408cd8:	mov	w0, #0x1                   	// #1
  408cdc:	str	w0, [x22, #8]
  408ce0:	cbz	x20, 408d44 <ferror@plt+0x54a4>
  408ce4:	mov	x0, x20
  408ce8:	bl	403680 <bfd_close@plt>
  408cec:	ldp	x19, x20, [sp, #16]
  408cf0:	ldp	x21, x22, [sp, #32]
  408cf4:	ldr	x23, [sp, #48]
  408cf8:	ldp	x29, x30, [sp], #80
  408cfc:	ret
  408d00:	adrp	x1, 447000 <warn@@Base+0x59e8>
  408d04:	mov	w2, #0x5                   	// #5
  408d08:	add	x1, x1, #0x2e0
  408d0c:	mov	x0, #0x0                   	// #0
  408d10:	bl	403700 <dcgettext@plt>
  408d14:	mov	x19, x0
  408d18:	ldr	x1, [x21]
  408d1c:	cbz	x1, 408da8 <ferror@plt+0x5508>
  408d20:	adrp	x4, 46f000 <warn@@Base+0x2d9e8>
  408d24:	mov	x3, x1
  408d28:	add	x4, x4, #0xb88
  408d2c:	b	408d38 <ferror@plt+0x5498>
  408d30:	ldrh	w2, [x4, w2, sxtw #1]
  408d34:	tbnz	w2, #1, 408d98 <ferror@plt+0x54f8>
  408d38:	ldrb	w2, [x3], #1
  408d3c:	cbnz	w2, 408d30 <ferror@plt+0x5490>
  408d40:	b	408c5c <ferror@plt+0x53bc>
  408d44:	ldp	x19, x20, [sp, #16]
  408d48:	ldp	x21, x22, [sp, #32]
  408d4c:	ldr	x23, [sp, #48]
  408d50:	ldp	x29, x30, [sp], #80
  408d54:	ret
  408d58:	add	x2, sp, #0x48
  408d5c:	mov	x0, x21
  408d60:	mov	w1, #0x1                   	// #1
  408d64:	bl	4036b0 <bfd_check_format_matches@plt>
  408d68:	cbnz	w0, 408db4 <ferror@plt+0x5514>
  408d6c:	bl	403260 <bfd_get_error@plt>
  408d70:	cmp	w0, #0xd
  408d74:	b.eq	408e14 <ferror@plt+0x5574>  // b.none
  408d78:	bl	403260 <bfd_get_error@plt>
  408d7c:	cmp	w0, #0xc
  408d80:	b.eq	408dd0 <ferror@plt+0x5530>  // b.none
  408d84:	ldr	x0, [x21]
  408d88:	bl	43fd00 <ferror@plt+0x3c460>
  408d8c:	mov	w0, #0x1                   	// #1
  408d90:	str	w0, [x22, #8]
  408d94:	b	408d48 <ferror@plt+0x54a8>
  408d98:	mov	x0, x1
  408d9c:	bl	4053b8 <ferror@plt+0x1b18>
  408da0:	mov	x1, x0
  408da4:	b	408c5c <ferror@plt+0x53bc>
  408da8:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  408dac:	add	x1, x1, #0xd68
  408db0:	b	408c5c <ferror@plt+0x53bc>
  408db4:	mov	x0, x21
  408db8:	mov	w1, #0x1                   	// #1
  408dbc:	bl	407e98 <ferror@plt+0x45f8>
  408dc0:	ldp	x21, x22, [sp, #32]
  408dc4:	ldr	x23, [sp, #48]
  408dc8:	ldp	x29, x30, [sp], #80
  408dcc:	ret
  408dd0:	add	x2, sp, #0x48
  408dd4:	mov	x0, x21
  408dd8:	mov	w1, #0x3                   	// #3
  408ddc:	bl	4036b0 <bfd_check_format_matches@plt>
  408de0:	cbnz	w0, 408db4 <ferror@plt+0x5514>
  408de4:	ldr	x0, [x21]
  408de8:	bl	43fd00 <ferror@plt+0x3c460>
  408dec:	mov	w0, #0x1                   	// #1
  408df0:	str	w0, [x22, #8]
  408df4:	bl	403260 <bfd_get_error@plt>
  408df8:	cmp	w0, #0xd
  408dfc:	b.ne	408d48 <ferror@plt+0x54a8>  // b.any
  408e00:	ldr	x0, [sp, #72]
  408e04:	bl	440278 <ferror@plt+0x3c9d8>
  408e08:	ldr	x0, [sp, #72]
  408e0c:	bl	403510 <free@plt>
  408e10:	b	408d48 <ferror@plt+0x54a8>
  408e14:	ldr	x0, [x21]
  408e18:	bl	43fd00 <ferror@plt+0x3c460>
  408e1c:	ldr	x0, [sp, #72]
  408e20:	mov	w1, #0x1                   	// #1
  408e24:	str	w1, [x22, #8]
  408e28:	bl	440278 <ferror@plt+0x3c9d8>
  408e2c:	ldr	x0, [sp, #72]
  408e30:	bl	403510 <free@plt>
  408e34:	b	408d48 <ferror@plt+0x54a8>
  408e38:	adrp	x1, 447000 <warn@@Base+0x59e8>
  408e3c:	add	x1, x1, #0x2f0
  408e40:	mov	w2, #0x5                   	// #5
  408e44:	mov	x0, #0x0                   	// #0
  408e48:	bl	403700 <dcgettext@plt>
  408e4c:	bl	4400d0 <ferror@plt+0x3c830>
  408e50:	sub	sp, sp, #0x300
  408e54:	adrp	x3, 472000 <_bfd_std_section+0x120>
  408e58:	stp	x29, x30, [sp]
  408e5c:	mov	x29, sp
  408e60:	stp	x25, x26, [sp, #64]
  408e64:	add	x26, x3, #0x348
  408e68:	stp	x27, x28, [sp, #80]
  408e6c:	mov	x27, x2
  408e70:	ldr	w2, [x26, #312]
  408e74:	stp	x19, x20, [sp, #16]
  408e78:	stp	x21, x22, [sp, #32]
  408e7c:	ldr	w21, [x27, #180]
  408e80:	str	x1, [sp, #272]
  408e84:	str	x0, [sp, #344]
  408e88:	stp	xzr, xzr, [sp, #440]
  408e8c:	ldr	x19, [x26, #160]
  408e90:	cbnz	w2, 40927c <ferror@plt+0x59dc>
  408e94:	cbz	x19, 408ed4 <ferror@plt+0x5634>
  408e98:	ldr	x0, [sp, #272]
  408e9c:	ldr	x20, [x0]
  408ea0:	mov	x1, x20
  408ea4:	ldr	x0, [x19]
  408ea8:	bl	4034a0 <strcmp@plt>
  408eac:	cbz	w0, 409270 <ferror@plt+0x59d0>
  408eb0:	ldr	x19, [x19, #16]
  408eb4:	cbnz	x19, 408ea0 <ferror@plt+0x5600>
  408eb8:	ldp	x29, x30, [sp]
  408ebc:	ldp	x19, x20, [sp, #16]
  408ec0:	ldp	x21, x22, [sp, #32]
  408ec4:	ldp	x25, x26, [sp, #64]
  408ec8:	ldp	x27, x28, [sp, #80]
  408ecc:	add	sp, sp, #0x300
  408ed0:	ret
  408ed4:	mov	x0, x1
  408ed8:	mov	w1, #0x110                 	// #272
  408edc:	ldr	w0, [x0, #32]
  408ee0:	and	w0, w0, w1
  408ee4:	cmp	w0, w1
  408ee8:	b.ne	408eb8 <ferror@plt+0x5618>  // b.any
  408eec:	nop
  408ef0:	ldr	x1, [sp, #272]
  408ef4:	ldr	x19, [x1, #56]
  408ef8:	cbz	x19, 408eb8 <ferror@plt+0x5618>
  408efc:	adrp	x0, 470000 <memcpy@GLIBC_2.17>
  408f00:	add	x0, x0, #0x4b0
  408f04:	str	x0, [sp, #392]
  408f08:	str	xzr, [sp, #112]
  408f0c:	ldr	x0, [x0, #8]
  408f10:	cmn	x0, #0x1
  408f14:	b.eq	408f28 <ferror@plt+0x5688>  // b.none
  408f18:	ldr	x1, [x1, #40]
  408f1c:	subs	x0, x0, x1
  408f20:	csel	x0, x0, xzr, cs  // cs = hs, nlast
  408f24:	str	x0, [sp, #112]
  408f28:	mov	w21, w21
  408f2c:	ldr	x0, [sp, #392]
  408f30:	udiv	x2, x19, x21
  408f34:	ldr	x0, [x0, #16]
  408f38:	str	x2, [sp, #320]
  408f3c:	cmn	x0, #0x1
  408f40:	b.eq	408f64 <ferror@plt+0x56c4>  // b.none
  408f44:	ldr	x1, [sp, #272]
  408f48:	ldr	x1, [x1, #40]
  408f4c:	cmp	x0, x1
  408f50:	b.cc	408eb8 <ferror@plt+0x5618>  // b.lo, b.ul, b.last
  408f54:	sub	x0, x0, x1
  408f58:	cmp	x2, x0
  408f5c:	csel	x0, x2, x0, ls  // ls = plast
  408f60:	str	x0, [sp, #320]
  408f64:	ldr	x1, [sp, #112]
  408f68:	ldr	x0, [sp, #320]
  408f6c:	cmp	x0, x1
  408f70:	b.ls	408eb8 <ferror@plt+0x5618>  // b.plast
  408f74:	ldr	x1, [x27, #16]
  408f78:	str	x1, [sp, #352]
  408f7c:	ldr	x2, [x1, #16]
  408f80:	str	x2, [sp, #184]
  408f84:	cbz	x2, 409284 <ferror@plt+0x59e4>
  408f88:	ldr	w0, [x26, #120]
  408f8c:	cbz	w0, 409284 <ferror@plt+0x59e4>
  408f90:	ldr	x0, [x1, #24]
  408f94:	str	xzr, [sp, #408]
  408f98:	ldr	x1, [sp, #272]
  408f9c:	add	x0, x2, x0, lsl #3
  408fa0:	str	x0, [sp, #216]
  408fa4:	ldr	x1, [x1, #40]
  408fa8:	str	x1, [sp, #240]
  408fac:	ldr	x1, [sp, #272]
  408fb0:	add	x2, sp, #0x1b8
  408fb4:	ldr	x0, [sp, #344]
  408fb8:	bl	403120 <bfd_malloc_and_get_section@plt>
  408fbc:	cbz	w0, 40b2b8 <ferror@plt+0x7a18>
  408fc0:	ldr	x4, [sp, #272]
  408fc4:	stp	x23, x24, [sp, #48]
  408fc8:	adrp	x3, 404000 <ferror@plt+0x760>
  408fcc:	ldr	x1, [x26, #48]
  408fd0:	add	x3, x3, #0xc88
  408fd4:	ldr	x0, [x26, #64]
  408fd8:	str	x4, [x26, #128]
  408fdc:	ldr	x2, [sp, #440]
  408fe0:	str	x2, [x27, #144]
  408fe4:	ldr	x2, [x4, #40]
  408fe8:	str	x4, [x27, #48]
  408fec:	stp	x2, x19, [x27, #152]
  408ff0:	mov	x2, #0x8                   	// #8
  408ff4:	bl	4030f0 <qsort@plt>
  408ff8:	ldr	x0, [sp, #184]
  408ffc:	ldr	x3, [sp, #216]
  409000:	cmp	x0, x3
  409004:	b.cs	409038 <ferror@plt+0x5798>  // b.hs, b.nlast
  409008:	ldr	x2, [sp, #112]
  40900c:	ldr	x1, [sp, #240]
  409010:	add	x1, x1, x2
  409014:	b	409024 <ferror@plt+0x5784>
  409018:	add	x0, x0, #0x8
  40901c:	cmp	x0, x3
  409020:	b.cs	409034 <ferror@plt+0x5794>  // b.hs, b.nlast
  409024:	ldr	x2, [x0]
  409028:	ldr	x2, [x2, #8]
  40902c:	cmp	x2, x1
  409030:	b.cc	409018 <ferror@plt+0x5778>  // b.lo, b.ul, b.last
  409034:	str	x0, [sp, #184]
  409038:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40903c:	mov	w2, #0x5                   	// #5
  409040:	add	x1, x1, #0x328
  409044:	mov	x0, #0x0                   	// #0
  409048:	bl	403700 <dcgettext@plt>
  40904c:	mov	x19, x0
  409050:	ldr	x1, [sp, #272]
  409054:	ldr	x1, [x1]
  409058:	cbz	x1, 40c230 <ferror@plt+0x8990>
  40905c:	adrp	x4, 46f000 <warn@@Base+0x2d9e8>
  409060:	mov	x3, x1
  409064:	add	x4, x4, #0xb88
  409068:	b	409074 <ferror@plt+0x57d4>
  40906c:	ldrh	w0, [x4, w0, sxtw #1]
  409070:	tbnz	w0, #1, 40b310 <ferror@plt+0x7a70>
  409074:	ldrb	w0, [x3], #1
  409078:	cbnz	w0, 40906c <ferror@plt+0x57cc>
  40907c:	mov	x0, x19
  409080:	bl	4037a0 <printf@plt>
  409084:	ldr	x0, [sp, #272]
  409088:	mov	w1, #0x1                   	// #1
  40908c:	ldr	x19, [sp, #352]
  409090:	add	x2, sp, #0x1c0
  409094:	ldr	x3, [sp, #112]
  409098:	ldr	x0, [x0, #40]
  40909c:	str	w1, [x19, #8]
  4090a0:	mov	x1, x27
  4090a4:	add	x0, x3, x0
  4090a8:	bl	405858 <ferror@plt+0x1fb8>
  4090ac:	ldr	x1, [sp, #344]
  4090b0:	str	x0, [sp, #312]
  4090b4:	mov	x0, #0xffffffffffffffff    	// #-1
  4090b8:	str	xzr, [sp, #360]
  4090bc:	str	x0, [sp, #368]
  4090c0:	ldr	x1, [x1, #8]
  4090c4:	str	wzr, [x19, #8]
  4090c8:	ldr	w0, [x1, #8]
  4090cc:	cmp	w0, #0x5
  4090d0:	b.eq	40b49c <ferror@plt+0x7bfc>  // b.none
  4090d4:	ldr	x0, [sp, #352]
  4090d8:	adrp	x1, 46f000 <warn@@Base+0x2d9e8>
  4090dc:	add	x1, x1, #0xb88
  4090e0:	str	x1, [sp, #120]
  4090e4:	str	wzr, [sp, #400]
  4090e8:	ldr	x0, [x0, #48]
  4090ec:	cmp	x0, #0x0
  4090f0:	cset	w22, eq  // eq = none
  4090f4:	nop
  4090f8:	ldr	x0, [sp, #272]
  4090fc:	ldr	x1, [sp, #312]
  409100:	ldr	x19, [x0, #40]
  409104:	ldr	x0, [sp, #112]
  409108:	add	x19, x0, x19
  40910c:	ldr	x0, [sp, #368]
  409110:	and	x19, x19, x0
  409114:	ldr	x0, [sp, #360]
  409118:	eor	x19, x19, x0
  40911c:	sub	x19, x19, x0
  409120:	cbz	x1, 40984c <ferror@plt+0x5fac>
  409124:	ldr	x0, [x1, #32]
  409128:	ldr	x20, [x1, #16]
  40912c:	ldr	x24, [x0, #40]
  409130:	add	x24, x24, x20
  409134:	cmp	x19, x24
  409138:	mov	x2, x24
  40913c:	b.cs	40ae18 <ferror@plt+0x7578>  // b.hs, b.nlast
  409140:	mov	w1, #0xffffffff            	// #-1
  409144:	str	xzr, [x27, #56]
  409148:	str	wzr, [x27, #64]
  40914c:	str	w1, [x27, #80]
  409150:	ldr	x1, [sp, #352]
  409154:	ldr	x1, [x1, #48]
  409158:	cbz	x1, 40adec <ferror@plt+0x754c>
  40915c:	cbz	w22, 409890 <ferror@plt+0x5ff0>
  409160:	ldr	w0, [sp, #400]
  409164:	cmp	w0, #0x1
  409168:	b.eq	40b1c4 <ferror@plt+0x7924>  // b.none
  40916c:	cmp	w0, #0x2
  409170:	b.ne	40af3c <ferror@plt+0x769c>  // b.any
  409174:	ldr	x0, [sp, #344]
  409178:	ldr	x20, [sp, #312]
  40917c:	mov	x1, x20
  409180:	bl	403820 <bfd_is_local_label@plt>
  409184:	cbnz	w0, 40af40 <ferror@plt+0x76a0>
  409188:	mov	x1, x20
  40918c:	mov	w22, #0x0                   	// #0
  409190:	ldr	x20, [x20, #16]
  409194:	ldr	x0, [x1, #32]
  409198:	ldr	x24, [x0, #40]
  40919c:	add	x24, x20, x24
  4091a0:	mov	x2, x24
  4091a4:	nop
  4091a8:	cmp	x19, x24
  4091ac:	b.cc	4092cc <ferror@plt+0x5a2c>  // b.lo, b.ul, b.last
  4091b0:	ldr	x21, [x26, #48]
  4091b4:	ldr	x23, [sp, #448]
  4091b8:	cmp	x21, x23
  4091bc:	b.le	40925c <ferror@plt+0x59bc>
  4091c0:	str	x19, [sp, #128]
  4091c4:	mov	x19, x24
  4091c8:	ldr	x28, [sp, #272]
  4091cc:	str	w22, [sp, #136]
  4091d0:	ldr	x24, [sp, #312]
  4091d4:	nop
  4091d8:	ldr	x0, [x26, #64]
  4091dc:	ldr	x1, [x28]
  4091e0:	ldr	x25, [x0, x23, lsl #3]
  4091e4:	ldr	x22, [x25, #32]
  4091e8:	ldr	x0, [x22]
  4091ec:	bl	4034a0 <strcmp@plt>
  4091f0:	mov	x2, x19
  4091f4:	cbnz	w0, 40923c <ferror@plt+0x599c>
  4091f8:	ldr	x0, [x25, #16]
  4091fc:	ldr	x1, [x22, #40]
  409200:	add	x0, x0, x1
  409204:	cmp	x0, x19
  409208:	b.ls	40923c <ferror@plt+0x599c>  // b.plast
  40920c:	ldr	x2, [x27, #136]
  409210:	mov	x0, x25
  409214:	mov	x1, x27
  409218:	blr	x2
  40921c:	cbnz	w0, 40ae68 <ferror@plt+0x75c8>
  409220:	ldr	x0, [x24, #32]
  409224:	ldr	x20, [x24, #16]
  409228:	ldr	x4, [x0, #40]
  40922c:	ldr	x21, [x26, #48]
  409230:	add	x19, x4, x20
  409234:	ldr	x23, [sp, #448]
  409238:	mov	x2, x19
  40923c:	add	x23, x23, #0x1
  409240:	str	x23, [sp, #448]
  409244:	cmp	x23, x21
  409248:	b.lt	4091d8 <ferror@plt+0x5938>  // b.tstop
  40924c:	ldr	w22, [sp, #136]
  409250:	ldr	x19, [sp, #128]
  409254:	cmp	x19, x2
  409258:	b.cc	40c534 <ferror@plt+0x8c94>  // b.lo, b.ul, b.last
  40925c:	ldr	x0, [sp, #320]
  409260:	mov	x28, #0x0                   	// #0
  409264:	str	x0, [sp, #176]
  409268:	mov	w0, #0x0                   	// #0
  40926c:	b	4092ec <ferror@plt+0x5a4c>
  409270:	mov	w0, #0x1                   	// #1
  409274:	str	w0, [x19, #8]
  409278:	b	408ef0 <ferror@plt+0x5650>
  40927c:	cbnz	x19, 408e98 <ferror@plt+0x55f8>
  409280:	b	408ef0 <ferror@plt+0x5650>
  409284:	ldr	x0, [sp, #272]
  409288:	ldr	w0, [x0, #32]
  40928c:	tbz	w0, #2, 4092b8 <ferror@plt+0x5a18>
  409290:	ldr	w0, [x26, #268]
  409294:	cbnz	w0, 4092a0 <ferror@plt+0x5a00>
  409298:	ldr	w0, [x27, #192]
  40929c:	cbz	w0, 4092b8 <ferror@plt+0x5a18>
  4092a0:	ldr	x1, [sp, #272]
  4092a4:	ldr	x0, [sp, #344]
  4092a8:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  4092ac:	cmp	x0, #0x0
  4092b0:	b.lt	40c520 <ferror@plt+0x8c80>  // b.tstop
  4092b4:	b.ne	40b598 <ferror@plt+0x7cf8>  // b.any
  4092b8:	str	xzr, [sp, #184]
  4092bc:	str	xzr, [sp, #216]
  4092c0:	str	xzr, [sp, #240]
  4092c4:	str	xzr, [sp, #408]
  4092c8:	b	408fac <ferror@plt+0x570c>
  4092cc:	ldr	x28, [sp, #312]
  4092d0:	ldr	x0, [sp, #272]
  4092d4:	ldr	x1, [sp, #320]
  4092d8:	ldr	x0, [x0, #40]
  4092dc:	sub	x0, x2, x0
  4092e0:	str	x0, [sp, #176]
  4092e4:	cmp	x0, x1
  4092e8:	cset	w0, hi  // hi = pmore
  4092ec:	ldr	x2, [sp, #112]
  4092f0:	cmp	w0, #0x0
  4092f4:	ldr	x1, [sp, #176]
  4092f8:	ldr	w0, [x26, #312]
  4092fc:	ccmp	x1, x2, #0x0, eq  // eq = none
  409300:	mov	w2, #0x1                   	// #1
  409304:	str	w2, [sp, #256]
  409308:	ldr	x2, [sp, #320]
  40930c:	csel	x1, x1, x2, hi  // hi = pmore
  409310:	cmp	w0, #0x0
  409314:	ldr	x0, [sp, #312]
  409318:	str	x1, [sp, #176]
  40931c:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  409320:	b.eq	409334 <ferror@plt+0x5a94>  // b.none
  409324:	ldr	x0, [x0, #32]
  409328:	ldr	x1, [sp, #272]
  40932c:	cmp	x0, x1
  409330:	b.eq	409388 <ferror@plt+0x5ae8>  // b.none
  409334:	cbnz	w22, 4093e0 <ferror@plt+0x5b40>
  409338:	ldr	x0, [sp, #176]
  40933c:	str	x0, [sp, #112]
  409340:	str	x28, [sp, #312]
  409344:	mov	x1, x0
  409348:	ldr	x0, [sp, #320]
  40934c:	cmp	x0, x1
  409350:	b.hi	4090f8 <ferror@plt+0x5858>  // b.pmore
  409354:	nop
  409358:	ldr	x0, [sp, #440]
  40935c:	bl	403510 <free@plt>
  409360:	ldr	x0, [sp, #408]
  409364:	ldp	x23, x24, [sp, #48]
  409368:	cbz	x0, 408eb8 <ferror@plt+0x5618>
  40936c:	ldp	x29, x30, [sp]
  409370:	ldp	x19, x20, [sp, #16]
  409374:	ldp	x21, x22, [sp, #32]
  409378:	ldp	x25, x26, [sp, #64]
  40937c:	ldp	x27, x28, [sp, #80]
  409380:	add	sp, sp, #0x300
  409384:	b	403510 <free@plt>
  409388:	ldr	x0, [x1, #40]
  40938c:	add	x20, x20, x0
  409390:	cmp	x19, x20
  409394:	b.cc	409334 <ferror@plt+0x5a94>  // b.lo, b.ul, b.last
  409398:	ldr	x0, [sp, #312]
  40939c:	ldr	w19, [x0, #24]
  4093a0:	tbnz	w19, #16, 4093d0 <ferror@plt+0x5b30>
  4093a4:	ldr	x20, [x0, #8]
  4093a8:	adrp	x1, 446000 <warn@@Base+0x49e8>
  4093ac:	add	x1, x1, #0xa40
  4093b0:	mov	x0, x20
  4093b4:	bl	4036d0 <strstr@plt>
  4093b8:	cbnz	x0, 4093d0 <ferror@plt+0x5b30>
  4093bc:	adrp	x1, 446000 <warn@@Base+0x49e8>
  4093c0:	mov	x0, x20
  4093c4:	add	x1, x1, #0xa50
  4093c8:	bl	4036d0 <strstr@plt>
  4093cc:	cbz	x0, 409334 <ferror@plt+0x5a94>
  4093d0:	ubfx	x0, x19, #3, #1
  4093d4:	str	x0, [sp, #256]
  4093d8:	cbz	w22, 409338 <ferror@plt+0x5a98>
  4093dc:	nop
  4093e0:	ldr	w0, [x26, #316]
  4093e4:	cmp	w0, #0x0
  4093e8:	ldr	x0, [sp, #312]
  4093ec:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4093f0:	b.ne	40997c <ferror@plt+0x60dc>  // b.any
  4093f4:	str	x28, [sp, #312]
  4093f8:	ldr	x1, [sp, #440]
  4093fc:	str	x1, [sp, #168]
  409400:	ldr	x1, [x27, #16]
  409404:	str	x1, [sp, #136]
  409408:	ldr	x1, [sp, #352]
  40940c:	mov	x0, #0x78                  	// #120
  409410:	ldr	x1, [x1, #32]
  409414:	str	x1, [sp, #328]
  409418:	ldr	x1, [x27, #48]
  40941c:	str	x1, [sp, #144]
  409420:	ldr	w1, [x27, #180]
  409424:	str	w1, [sp, #248]
  409428:	ldr	w1, [x27, #184]
  40942c:	str	w1, [sp, #384]
  409430:	ldr	w1, [x27, #188]
  409434:	str	w1, [sp, #404]
  409438:	str	x0, [sp, #512]
  40943c:	bl	4032a0 <xmalloc@plt>
  409440:	stp	x0, xzr, [sp, #496]
  409444:	ldr	w1, [x26, #328]
  409448:	str	w1, [sp, #228]
  40944c:	cbnz	w1, 409468 <ferror@plt+0x5bc8>
  409450:	ldr	w0, [sp, #256]
  409454:	mov	w1, #0x4                   	// #4
  409458:	cmp	w0, #0x0
  40945c:	mov	w0, #0x10                  	// #16
  409460:	csel	w0, w1, w0, ne  // ne = any
  409464:	str	w0, [sp, #228]
  409468:	ldr	w0, [x26, #212]
  40946c:	str	w0, [sp, #340]
  409470:	cbz	w0, 40b144 <ferror@plt+0x78a4>
  409474:	str	wzr, [sp, #340]
  409478:	ldr	x0, [x26, #320]
  40947c:	strb	wzr, [x27, #196]
  409480:	str	x0, [sp, #288]
  409484:	cbz	x0, 40b1d8 <ferror@plt+0x7938>
  409488:	mov	w1, #0xffffffff            	// #-1
  40948c:	nop
  409490:	ldr	w2, [x0, #48]
  409494:	ldr	x0, [x0]
  409498:	cmp	w1, w2
  40949c:	csel	w1, w1, w2, ge  // ge = tcont
  4094a0:	cbnz	x0, 409490 <ferror@plt+0x5bf0>
  4094a4:	add	w19, w1, w1, lsl #1
  4094a8:	str	w1, [sp, #388]
  4094ac:	add	w19, w19, #0x4
  4094b0:	sxtw	x19, w19
  4094b4:	sub	x20, x19, #0x1
  4094b8:	mov	x0, x19
  4094bc:	bl	4032a0 <xmalloc@plt>
  4094c0:	mov	x1, x0
  4094c4:	mov	x0, x19
  4094c8:	str	x1, [sp, #264]
  4094cc:	strb	wzr, [x1, x20]
  4094d0:	bl	4032a0 <xmalloc@plt>
  4094d4:	strb	wzr, [x0, x20]
  4094d8:	str	x0, [sp, #288]
  4094dc:	ldr	x0, [sp, #112]
  4094e0:	ldr	x1, [sp, #176]
  4094e4:	cmp	x0, x1
  4094e8:	b.cs	40a000 <ferror@plt+0x6760>  // b.hs, b.nlast
  4094ec:	ldr	w0, [sp, #388]
  4094f0:	add	x23, sp, #0x208
  4094f4:	ldr	w2, [sp, #248]
  4094f8:	mov	x28, x27
  4094fc:	add	w0, w0, #0x1
  409500:	str	x2, [sp, #232]
  409504:	add	w0, w0, w0, lsl #1
  409508:	mul	x1, x2, x1
  40950c:	sxtw	x0, w0
  409510:	str	x1, [sp, #128]
  409514:	str	x0, [sp, #376]
  409518:	ldr	x1, [sp, #112]
  40951c:	ldr	x0, [sp, #232]
  409520:	mul	x0, x0, x1
  409524:	ldr	x1, [sp, #136]
  409528:	str	x0, [sp, #152]
  40952c:	str	xzr, [x1, #40]
  409530:	ldr	x1, [sp, #128]
  409534:	cmp	x1, x0
  409538:	b.hi	409550 <ferror@plt+0x5cb0>  // b.pmore
  40953c:	b	40955c <ferror@plt+0x5cbc>
  409540:	ldr	x1, [sp, #128]
  409544:	add	x0, x0, #0x1
  409548:	cmp	x1, x0
  40954c:	b.eq	40a190 <ferror@plt+0x68f0>  // b.none
  409550:	ldr	x1, [sp, #168]
  409554:	ldrb	w1, [x1, x0]
  409558:	cbz	w1, 409540 <ferror@plt+0x5ca0>
  40955c:	ldr	w21, [x26, #332]
  409560:	cbnz	w21, 409598 <ferror@plt+0x5cf8>
  409564:	ldrb	w1, [x28, #196]
  409568:	cbz	w1, 409574 <ferror@plt+0x5cd4>
  40956c:	ldrb	w1, [x28, #197]
  409570:	cbnz	w1, 409598 <ferror@plt+0x5cf8>
  409574:	ldr	x1, [sp, #152]
  409578:	ldr	w2, [sp, #384]
  40957c:	sub	x1, x0, x1
  409580:	cmp	x1, w2, uxtw
  409584:	b.cs	40ac00 <ferror@plt+0x7360>  // b.hs, b.nlast
  409588:	ldr	x2, [sp, #128]
  40958c:	cmp	x2, x0
  409590:	b.eq	40ae08 <ferror@plt+0x7568>  // b.none
  409594:	nop
  409598:	ldr	w0, [x26, #224]
  40959c:	cbnz	w0, 4095a8 <ferror@plt+0x5d08>
  4095a0:	ldr	w0, [x26, #336]
  4095a4:	cbz	w0, 409bd8 <ferror@plt+0x6338>
  4095a8:	ldr	x0, [sp, #136]
  4095ac:	add	x7, sp, #0x1b0
  4095b0:	ldr	x1, [x26, #72]
  4095b4:	add	x6, sp, #0x1ac
  4095b8:	ldr	x19, [x0]
  4095bc:	add	x5, sp, #0x1d0
  4095c0:	ldr	x3, [sp, #112]
  4095c4:	add	x4, sp, #0x1c8
  4095c8:	ldr	x0, [x19, #8]
  4095cc:	ldr	x2, [sp, #144]
  4095d0:	ldr	x8, [x0, #568]
  4095d4:	mov	x0, x19
  4095d8:	blr	x8
  4095dc:	cbz	w0, 409bd8 <ferror@plt+0x6338>
  4095e0:	ldp	x20, x0, [sp, #456]
  4095e4:	cbz	x20, 4095f4 <ferror@plt+0x5d54>
  4095e8:	ldrb	w1, [x20]
  4095ec:	cbnz	w1, 40ad38 <ferror@plt+0x7498>
  4095f0:	str	xzr, [sp, #456]
  4095f4:	cbz	x0, 409604 <ferror@plt+0x5d64>
  4095f8:	ldrb	w0, [x0]
  4095fc:	cbnz	w0, 409604 <ferror@plt+0x5d64>
  409600:	str	xzr, [sp, #464]
  409604:	mov	x22, #0x0                   	// #0
  409608:	mov	w24, #0x0                   	// #0
  40960c:	ldr	w0, [x26, #224]
  409610:	cbz	w0, 409734 <ferror@plt+0x5e94>
  409614:	ldr	x20, [sp, #464]
  409618:	cbz	x20, 409630 <ferror@plt+0x5d90>
  40961c:	ldr	x1, [x26, #24]
  409620:	cbz	x1, 409944 <ferror@plt+0x60a4>
  409624:	mov	x0, x20
  409628:	bl	4034a0 <strcmp@plt>
  40962c:	cbnz	w0, 409944 <ferror@plt+0x60a4>
  409630:	ldr	w2, [sp, #428]
  409634:	cbz	w2, 40967c <ferror@plt+0x5ddc>
  409638:	ldr	w0, [x26, #32]
  40963c:	ldr	w3, [sp, #432]
  409640:	cmp	w2, w0
  409644:	b.eq	40b1e8 <ferror@plt+0x7948>  // b.none
  409648:	ldr	x1, [sp, #456]
  40964c:	cbz	w3, 40b0d8 <ferror@plt+0x7838>
  409650:	cbz	x1, 40b32c <ferror@plt+0x7a8c>
  409654:	mov	x0, x1
  409658:	b	409668 <ferror@plt+0x5dc8>
  40965c:	ldr	x5, [sp, #120]
  409660:	ldrh	w4, [x5, w4, sxtw #1]
  409664:	tbnz	w4, #1, 40c280 <ferror@plt+0x89e0>
  409668:	ldrb	w4, [x0], #1
  40966c:	cbnz	w4, 40965c <ferror@plt+0x5dbc>
  409670:	adrp	x0, 446000 <warn@@Base+0x49e8>
  409674:	add	x0, x0, #0xf28
  409678:	bl	4037a0 <printf@plt>
  40967c:	ldr	w0, [x26, #364]
  409680:	cbz	w0, 409734 <ferror@plt+0x5e94>
  409684:	ldr	x4, [x19, #8]
  409688:	add	x20, sp, #0x1d8
  40968c:	adrp	x21, 44d000 <warn@@Base+0xb9e8>
  409690:	add	x3, sp, #0x1b4
  409694:	add	x21, x21, #0xd68
  409698:	mov	x2, x23
  40969c:	ldr	x4, [x4, #584]
  4096a0:	mov	x1, x20
  4096a4:	mov	x0, x19
  4096a8:	blr	x4
  4096ac:	cbz	w0, 409734 <ferror@plt+0x5e94>
  4096b0:	ldr	x1, [sp, #472]
  4096b4:	cbz	x1, 40ad18 <ferror@plt+0x7478>
  4096b8:	mov	x3, x1
  4096bc:	b	4096cc <ferror@plt+0x5e2c>
  4096c0:	ldr	x2, [sp, #120]
  4096c4:	ldrh	w0, [x2, w0, sxtw #1]
  4096c8:	tbnz	w0, #1, 40aab4 <ferror@plt+0x7214>
  4096cc:	ldrb	w0, [x3], #1
  4096d0:	cbnz	w0, 4096c0 <ferror@plt+0x5e20>
  4096d4:	ldr	w2, [sp, #436]
  4096d8:	adrp	x0, 447000 <warn@@Base+0x59e8>
  4096dc:	add	x0, x0, #0x390
  4096e0:	bl	4037a0 <printf@plt>
  4096e4:	ldr	x1, [sp, #520]
  4096e8:	cbz	x1, 40aad8 <ferror@plt+0x7238>
  4096ec:	mov	x3, x1
  4096f0:	b	409700 <ferror@plt+0x5e60>
  4096f4:	ldr	x2, [sp, #120]
  4096f8:	ldrh	w0, [x2, w0, sxtw #1]
  4096fc:	tbnz	w0, #1, 40aa98 <ferror@plt+0x71f8>
  409700:	ldrb	w0, [x3], #1
  409704:	cbnz	w0, 4096f4 <ferror@plt+0x5e54>
  409708:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40970c:	add	x0, x0, #0x3a8
  409710:	bl	4037a0 <printf@plt>
  409714:	ldr	x4, [x19, #8]
  409718:	add	x3, sp, #0x1b4
  40971c:	mov	x2, x23
  409720:	mov	x1, x20
  409724:	mov	x0, x19
  409728:	ldr	x4, [x4, #584]
  40972c:	blr	x4
  409730:	cbnz	w0, 4096b0 <ferror@plt+0x5e10>
  409734:	ldr	w0, [x26, #336]
  409738:	cbz	w0, 409b60 <ferror@plt+0x62c0>
  40973c:	ldr	x25, [sp, #456]
  409740:	mov	x1, x25
  409744:	cbz	x25, 409b60 <ferror@plt+0x62c0>
  409748:	ldr	w0, [sp, #428]
  40974c:	cbz	w0, 40aed8 <ferror@plt+0x7638>
  409750:	ldr	x0, [x26, #16]
  409754:	cbz	x0, 40b214 <ferror@plt+0x7974>
  409758:	add	x20, x26, #0x10
  40975c:	b	409770 <ferror@plt+0x5ed0>
  409760:	ldr	x20, [x20]
  409764:	ldr	x1, [sp, #456]
  409768:	ldr	x0, [x20]
  40976c:	cbz	x0, 40b214 <ferror@plt+0x7974>
  409770:	ldr	x0, [x0, #8]
  409774:	bl	4030d0 <filename_cmp@plt>
  409778:	cbnz	w0, 409760 <ferror@plt+0x5ec0>
  40977c:	ldr	x21, [x20]
  409780:	ldr	x1, [sp, #456]
  409784:	cbz	x21, 40b214 <ferror@plt+0x7974>
  409788:	ldr	w0, [x21, #52]
  40978c:	ldr	w19, [sp, #428]
  409790:	cmp	w0, w19
  409794:	b.eq	409b60 <ferror@plt+0x62c0>  // b.none
  409798:	ldr	w0, [x26, #384]
  40979c:	ldr	x1, [x21, #24]
  4097a0:	cbz	w0, 40a524 <ferror@plt+0x6c84>
  4097a4:	ldr	w0, [x21, #60]
  4097a8:	cbz	w0, 40a524 <ferror@plt+0x6c84>
  4097ac:	mov	w25, #0x1                   	// #1
  4097b0:	cbz	x1, 409b44 <ferror@plt+0x62a4>
  4097b4:	cmp	w19, w25
  4097b8:	b.cc	409b44 <ferror@plt+0x62a4>  // b.lo, b.ul, b.last
  4097bc:	adrp	x24, 44a000 <warn@@Base+0x89e8>
  4097c0:	adrp	x20, 447000 <warn@@Base+0x59e8>
  4097c4:	add	x0, x24, #0x8b0
  4097c8:	sub	w25, w25, #0x1
  4097cc:	add	x20, x20, #0x3b8
  4097d0:	adrp	x24, 471000 <_sch_istable+0x1478>
  4097d4:	str	x0, [sp, #160]
  4097d8:	b	409808 <ferror@plt+0x5f68>
  4097dc:	mov	x3, x1
  4097e0:	mov	x2, #0x1                   	// #1
  4097e4:	mov	x1, x0
  4097e8:	mov	x0, x27
  4097ec:	bl	4035b0 <fwrite@plt>
  4097f0:	cmp	x0, #0x1
  4097f4:	b.eq	40b750 <ferror@plt+0x7eb0>  // b.none
  4097f8:	add	w0, w25, #0x2
  4097fc:	add	w25, w25, #0x1
  409800:	cmp	w19, w0
  409804:	b.cc	409b40 <ferror@plt+0x62a0>  // b.lo, b.ul, b.last
  409808:	ldr	w0, [x21, #48]
  40980c:	cmp	w0, w25
  409810:	b.ls	4097f8 <ferror@plt+0x5f58>  // b.plast
  409814:	ldr	x0, [x21, #40]
  409818:	ldr	x1, [x26, #392]
  40981c:	ldr	x27, [x0, w25, uxtw #3]
  409820:	cbz	x1, 40982c <ferror@plt+0x5f8c>
  409824:	ldrb	w0, [x27]
  409828:	cbnz	w0, 40b744 <ferror@plt+0x7ea4>
  40982c:	mov	x1, x20
  409830:	mov	x0, x27
  409834:	bl	403770 <strcspn@plt>
  409838:	ldr	x1, [x24, #3800]
  40983c:	cbnz	x0, 4097dc <ferror@plt+0x5f3c>
  409840:	mov	w0, #0xa                   	// #10
  409844:	bl	4030b0 <putc@plt>
  409848:	b	4097f8 <ferror@plt+0x5f58>
  40984c:	ldr	w0, [x26, #212]
  409850:	mov	w1, #0xffffffff            	// #-1
  409854:	str	xzr, [x27, #56]
  409858:	str	wzr, [x27, #64]
  40985c:	str	w1, [x27, #80]
  409860:	cbnz	w0, 40aee4 <ferror@plt+0x7644>
  409864:	cbnz	w22, 40b268 <ferror@plt+0x79c8>
  409868:	ldr	x1, [sp, #112]
  40986c:	ldr	x0, [sp, #320]
  409870:	cmp	x0, x1
  409874:	b.ls	409358 <ferror@plt+0x5ab8>  // b.plast
  409878:	ldr	x0, [sp, #320]
  40987c:	mov	x28, #0x0                   	// #0
  409880:	str	x0, [sp, #176]
  409884:	mov	w0, #0x1                   	// #1
  409888:	str	w0, [sp, #256]
  40988c:	b	409334 <ferror@plt+0x5a94>
  409890:	ldr	w0, [x26, #172]
  409894:	mov	x21, #0x0                   	// #0
  409898:	ldr	x2, [sp, #312]
  40989c:	ldr	x20, [x2, #8]
  4098a0:	cbz	w0, 4098ac <ferror@plt+0x600c>
  4098a4:	ldrb	w0, [x20]
  4098a8:	cbnz	w0, 40b4f4 <ferror@plt+0x7c54>
  4098ac:	mov	x0, x20
  4098b0:	bl	4034a0 <strcmp@plt>
  4098b4:	cbnz	w0, 40af58 <ferror@plt+0x76b8>
  4098b8:	ldr	x20, [sp, #312]
  4098bc:	ldr	w0, [x20, #24]
  4098c0:	tbz	w0, #3, 40b2f4 <ferror@plt+0x7a54>
  4098c4:	ldr	x0, [sp, #344]
  4098c8:	ldr	x0, [x0, #8]
  4098cc:	ldr	w0, [x0, #8]
  4098d0:	cmp	w0, #0x5
  4098d4:	b.eq	40c23c <ferror@plt+0x899c>  // b.none
  4098d8:	mov	x0, x21
  4098dc:	bl	403510 <free@plt>
  4098e0:	ldr	w0, [x26, #212]
  4098e4:	cbnz	w0, 40b564 <ferror@plt+0x7cc4>
  4098e8:	mov	w0, #0x1                   	// #1
  4098ec:	str	w0, [sp, #400]
  4098f0:	ldp	x2, x0, [x27]
  4098f4:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  4098f8:	add	x1, x1, #0x670
  4098fc:	mov	w22, #0x1                   	// #1
  409900:	blr	x2
  409904:	ldr	x1, [sp, #272]
  409908:	mov	x4, x27
  40990c:	ldr	x0, [sp, #344]
  409910:	mov	x3, x19
  409914:	ldr	x20, [sp, #312]
  409918:	mov	w5, #0x0                   	// #0
  40991c:	mov	x2, x20
  409920:	bl	4067b0 <ferror@plt+0x2f10>
  409924:	ldp	x2, x0, [x27]
  409928:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  40992c:	add	x1, x1, #0x840
  409930:	blr	x2
  409934:	mov	x0, x20
  409938:	ldr	x20, [x20, #16]
  40993c:	ldr	x0, [x0, #32]
  409940:	b	40adf8 <ferror@plt+0x7558>
  409944:	mov	x2, x20
  409948:	b	409958 <ferror@plt+0x60b8>
  40994c:	ldr	x1, [sp, #120]
  409950:	ldrh	w0, [x1, w0, sxtw #1]
  409954:	tbnz	w0, #1, 40b204 <ferror@plt+0x7964>
  409958:	ldrb	w0, [x2], #1
  40995c:	cbnz	w0, 40994c <ferror@plt+0x60ac>
  409960:	mov	x1, x20
  409964:	adrp	x0, 446000 <warn@@Base+0x49e8>
  409968:	add	x0, x0, #0xf18
  40996c:	bl	4037a0 <printf@plt>
  409970:	mov	w0, #0xffffffff            	// #-1
  409974:	str	w0, [x26, #32]
  409978:	b	409630 <ferror@plt+0x5d90>
  40997c:	mov	x20, x0
  409980:	ldr	x0, [x0, #8]
  409984:	cbz	x0, 4093f4 <ferror@plt+0x5b54>
  409988:	bl	402fd0 <strlen@plt>
  40998c:	add	x0, x0, #0x28
  409990:	str	x0, [sp, #488]
  409994:	bl	4032a0 <xmalloc@plt>
  409998:	mov	x3, x0
  40999c:	mov	x2, x20
  4099a0:	ldr	x0, [sp, #344]
  4099a4:	add	x19, sp, #0x1d8
  4099a8:	add	x1, sp, #0x208
  4099ac:	adrp	x22, 405000 <ferror@plt+0x1760>
  4099b0:	add	x22, x22, #0x18
  4099b4:	stp	x3, xzr, [sp, #472]
  4099b8:	str	x22, [sp, #520]
  4099bc:	str	x19, [sp, #528]
  4099c0:	bl	405f78 <ferror@plt+0x26d8>
  4099c4:	ldr	x1, [sp, #352]
  4099c8:	mov	x0, #0x78                  	// #120
  4099cc:	ldr	w19, [x27, #180]
  4099d0:	ldr	x21, [x27, #16]
  4099d4:	ldr	x20, [x1, #32]
  4099d8:	str	x0, [sp, #512]
  4099dc:	ldr	x24, [x27, #48]
  4099e0:	bl	4032a0 <xmalloc@plt>
  4099e4:	ldr	x23, [sp, #112]
  4099e8:	add	x1, sp, #0x1f0
  4099ec:	ldr	x2, [sp, #176]
  4099f0:	stp	x22, x1, [x27]
  4099f4:	strb	wzr, [x27, #196]
  4099f8:	cmp	x2, x23
  4099fc:	stp	x0, xzr, [sp, #496]
  409a00:	b.ls	40c4a8 <ferror@plt+0x8c08>  // b.plast
  409a04:	mov	w5, w19
  409a08:	mov	x25, x2
  409a0c:	mov	x22, #0x0                   	// #0
  409a10:	str	d8, [sp, #96]
  409a14:	movi	v8.2s, #0x0
  409a18:	str	x28, [sp, #128]
  409a1c:	mov	x28, x24
  409a20:	mov	x24, x23
  409a24:	mov	x23, x21
  409a28:	ldr	x21, [sp, #184]
  409a2c:	b	409b1c <ferror@plt+0x627c>
  409a30:	mov	x1, #0x10000000            	// #268435456
  409a34:	mov	w2, w1
  409a38:	mov	x3, #0x0                   	// #0
  409a3c:	mov	w9, #0x0                   	// #0
  409a40:	ldr	w0, [x26, #216]
  409a44:	ldr	x10, [x26, #104]
  409a48:	cmp	w0, #0x0
  409a4c:	csel	x1, x1, x3, ne  // ne = any
  409a50:	str	x1, [x27, #88]
  409a54:	csel	w2, w2, w9, ne  // ne = any
  409a58:	cbz	x10, 409a64 <ferror@plt+0x61c4>
  409a5c:	orr	w1, w2, #0x20000000
  409a60:	str	x1, [x27, #88]
  409a64:	ldr	w0, [x27, #192]
  409a68:	cbz	w0, 409a88 <ferror@plt+0x61e8>
  409a6c:	ldr	x2, [x23]
  409a70:	mov	w0, #0x42                  	// #66
  409a74:	ldr	w2, [x2, #72]
  409a78:	tst	w2, w0
  409a7c:	ldr	x0, [sp, #216]
  409a80:	ccmp	x21, x0, #0x2, eq  // eq = none
  409a84:	b.cc	40c2ac <ferror@plt+0x8a0c>  // b.lo, b.ul, b.last
  409a88:	ldr	x0, [x28, #40]
  409a8c:	cbnz	w6, 409ab0 <ferror@plt+0x6210>
  409a90:	ldr	w1, [x28, #32]
  409a94:	mov	w2, #0x110                 	// #272
  409a98:	and	w1, w1, w2
  409a9c:	cmp	w1, w2
  409aa0:	b.ne	409ab0 <ferror@plt+0x6210>  // b.any
  409aa4:	add	x1, x25, x0
  409aa8:	str	x1, [x27, #232]
  409aac:	nop
  409ab0:	strb	wzr, [x27, #196]
  409ab4:	mov	x1, x27
  409ab8:	str	x25, [x27, #240]
  409abc:	add	x0, x24, x0
  409ac0:	blr	x20
  409ac4:	mov	w5, w0
  409ac8:	ldrb	w1, [x27, #196]
  409acc:	cbz	w1, 409b08 <ferror@plt+0x6268>
  409ad0:	ldr	w0, [x27, #200]
  409ad4:	sub	w0, w0, #0x2
  409ad8:	cmp	w0, #0x3
  409adc:	b.hi	409b08 <ferror@plt+0x6268>  // b.pmore
  409ae0:	ldr	x0, [x28, #40]
  409ae4:	ldr	x1, [sp, #112]
  409ae8:	ldr	x2, [x27, #208]
  409aec:	add	x1, x0, x1
  409af0:	cmp	x2, x1
  409af4:	b.cc	409b08 <ferror@plt+0x6268>  // b.lo, b.ul, b.last
  409af8:	add	x1, x25, x0
  409afc:	cmp	x2, x1
  409b00:	b.cc	40c3d8 <ferror@plt+0x8b38>  // b.lo, b.ul, b.last
  409b04:	nop
  409b08:	udiv	w0, w5, w19
  409b0c:	str	xzr, [x27, #232]
  409b10:	add	x24, x24, x0
  409b14:	cmp	x25, x24
  409b18:	b.ls	40b778 <ferror@plt+0x7ed8>  // b.plast
  409b1c:	ldr	w6, [x26, #312]
  409b20:	str	xzr, [sp, #504]
  409b24:	str	d8, [x27, #168]
  409b28:	cbz	w6, 409a30 <ferror@plt+0x6190>
  409b2c:	mov	x3, #0x40000000            	// #1073741824
  409b30:	mov	x1, #0x50000000            	// #1342177280
  409b34:	mov	w9, w3
  409b38:	mov	w2, w1
  409b3c:	b	409a40 <ferror@plt+0x61a0>
  409b40:	ldr	w19, [sp, #428]
  409b44:	ldr	w0, [x21, #56]
  409b48:	cmp	w0, w19
  409b4c:	b.cs	409b54 <ferror@plt+0x62b4>  // b.hs, b.nlast
  409b50:	str	w19, [x21, #56]
  409b54:	str	w19, [x21, #52]
  409b58:	str	wzr, [x21, #60]
  409b5c:	nop
  409b60:	ldr	x0, [sp, #464]
  409b64:	cbz	x0, 409ba0 <ferror@plt+0x6300>
  409b68:	ldr	x19, [x26, #24]
  409b6c:	cbz	x19, 409b88 <ferror@plt+0x62e8>
  409b70:	mov	x1, x19
  409b74:	bl	4034a0 <strcmp@plt>
  409b78:	cbz	w0, 409ba0 <ferror@plt+0x6300>
  409b7c:	mov	x0, x19
  409b80:	bl	403510 <free@plt>
  409b84:	ldr	x0, [sp, #464]
  409b88:	bl	402fd0 <strlen@plt>
  409b8c:	add	x0, x0, #0x1
  409b90:	bl	4032a0 <xmalloc@plt>
  409b94:	ldr	x1, [sp, #464]
  409b98:	str	x0, [x26, #24]
  409b9c:	bl	403620 <strcpy@plt>
  409ba0:	ldr	w0, [sp, #428]
  409ba4:	cbz	w0, 409bb8 <ferror@plt+0x6318>
  409ba8:	ldr	w1, [x26, #32]
  409bac:	cmp	w0, w1
  409bb0:	b.eq	409bb8 <ferror@plt+0x6318>  // b.none
  409bb4:	str	w0, [x26, #32]
  409bb8:	ldr	w1, [x26, #36]
  409bbc:	ldr	w0, [sp, #432]
  409bc0:	cmp	w0, w1
  409bc4:	b.eq	409bcc <ferror@plt+0x632c>  // b.none
  409bc8:	str	w0, [x26, #36]
  409bcc:	cbz	x22, 409bd8 <ferror@plt+0x6338>
  409bd0:	mov	x0, x22
  409bd4:	bl	403510 <free@plt>
  409bd8:	ldr	x1, [sp, #144]
  409bdc:	ldr	w0, [x26, #212]
  409be0:	ldr	x19, [x1, #40]
  409be4:	ldr	x1, [sp, #112]
  409be8:	add	x19, x1, x19
  409bec:	cbz	w0, 40aaec <ferror@plt+0x724c>
  409bf0:	ldr	x2, [sp, #136]
  409bf4:	mov	w1, #0x1                   	// #1
  409bf8:	ldr	x0, [x26, #48]
  409bfc:	str	w1, [x2, #8]
  409c00:	cmp	x0, #0x0
  409c04:	b.le	40ac80 <ferror@plt+0x73e0>
  409c08:	ldr	x20, [x28, #16]
  409c0c:	ldr	x0, [x20, #40]
  409c10:	cbz	x0, 409c48 <ferror@plt+0x63a8>
  409c14:	ldr	x0, [x0]
  409c18:	cbz	x0, 409c48 <ferror@plt+0x63a8>
  409c1c:	ldr	x2, [x0]
  409c20:	cbz	x2, 409c48 <ferror@plt+0x63a8>
  409c24:	ldr	x3, [x2, #32]
  409c28:	adrp	x1, 471000 <_sch_istable+0x1478>
  409c2c:	ldr	x0, [x2, #16]
  409c30:	add	x1, x1, #0xff8
  409c34:	ldr	x4, [x3, #40]
  409c38:	cmp	x3, x1
  409c3c:	add	x0, x0, x4
  409c40:	add	x19, x19, x0
  409c44:	b.eq	409c5c <ferror@plt+0x63bc>  // b.none
  409c48:	mov	x2, #0x0                   	// #0
  409c4c:	mov	x1, x28
  409c50:	mov	x0, x19
  409c54:	bl	405858 <ferror@plt+0x1fb8>
  409c58:	mov	x2, x0
  409c5c:	ldr	x0, [x20]
  409c60:	mov	x3, x19
  409c64:	ldr	x1, [x28, #48]
  409c68:	mov	x4, x28
  409c6c:	mov	w5, #0x0                   	// #0
  409c70:	bl	4067b0 <ferror@plt+0x2f10>
  409c74:	adrp	x1, 471000 <_sch_istable+0x1478>
  409c78:	ldr	x0, [sp, #136]
  409c7c:	ldr	x1, [x1, #3800]
  409c80:	str	wzr, [x0, #8]
  409c84:	mov	w0, #0x20                  	// #32
  409c88:	bl	4030b0 <putc@plt>
  409c8c:	ldr	x0, [sp, #264]
  409c90:	cbnz	x0, 40a590 <ferror@plt+0x6cf0>
  409c94:	ldr	w0, [sp, #256]
  409c98:	cbz	w0, 40a7a4 <ferror@plt+0x6f04>
  409c9c:	ldr	w2, [x26, #312]
  409ca0:	add	x0, sp, #0x1f0
  409ca4:	adrp	x19, 405000 <ferror@plt+0x1760>
  409ca8:	add	x19, x19, #0x18
  409cac:	stp	x19, x0, [x28]
  409cb0:	str	xzr, [x28, #168]
  409cb4:	str	xzr, [sp, #504]
  409cb8:	cbz	w2, 40a510 <ferror@plt+0x6c70>
  409cbc:	mov	x4, #0x40000000            	// #1073741824
  409cc0:	mov	x1, #0x50000000            	// #1342177280
  409cc4:	mov	w6, w4
  409cc8:	mov	w0, w1
  409ccc:	ldr	w3, [x26, #216]
  409cd0:	ldr	x5, [x26, #104]
  409cd4:	cmp	w3, #0x0
  409cd8:	csel	x1, x1, x4, ne  // ne = any
  409cdc:	str	x1, [x28, #88]
  409ce0:	csel	w0, w0, w6, ne  // ne = any
  409ce4:	cbz	x5, 409cf0 <ferror@plt+0x6450>
  409ce8:	orr	w1, w0, #0x20000000
  409cec:	str	x1, [x28, #88]
  409cf0:	ldr	x0, [sp, #144]
  409cf4:	ldr	w4, [x28, #192]
  409cf8:	ldr	x3, [x0, #40]
  409cfc:	ldr	x0, [sp, #112]
  409d00:	add	x0, x0, x3
  409d04:	cbz	w4, 409d2c <ferror@plt+0x648c>
  409d08:	ldr	x4, [sp, #136]
  409d0c:	mov	w5, #0x42                  	// #66
  409d10:	ldr	x4, [x4]
  409d14:	ldr	w6, [x4, #72]
  409d18:	tst	w6, w5
  409d1c:	ldr	x5, [sp, #184]
  409d20:	ldr	x6, [sp, #216]
  409d24:	ccmp	x5, x6, #0x2, eq  // eq = none
  409d28:	b.cc	40a078 <ferror@plt+0x67d8>  // b.lo, b.ul, b.last
  409d2c:	cbnz	w2, 409d58 <ferror@plt+0x64b8>
  409d30:	ldr	x1, [sp, #144]
  409d34:	mov	w2, #0x110                 	// #272
  409d38:	ldr	w1, [x1, #32]
  409d3c:	and	w1, w1, w2
  409d40:	cmp	w1, w2
  409d44:	b.ne	409d58 <ferror@plt+0x64b8>  // b.any
  409d48:	ldr	x1, [sp, #176]
  409d4c:	add	x3, x3, x1
  409d50:	str	x3, [x28, #232]
  409d54:	nop
  409d58:	ldr	x2, [sp, #328]
  409d5c:	ldr	x1, [sp, #176]
  409d60:	str	x1, [x28, #240]
  409d64:	mov	x1, x28
  409d68:	blr	x2
  409d6c:	str	w0, [sp, #160]
  409d70:	adrp	x1, 471000 <_sch_istable+0x1478>
  409d74:	ldr	w2, [x26, #328]
  409d78:	str	xzr, [x28, #232]
  409d7c:	ldr	x0, [x1, #3800]
  409d80:	str	x0, [x28, #8]
  409d84:	adrp	x0, 403000 <exit@plt>
  409d88:	add	x0, x0, #0x880
  409d8c:	str	x0, [x28]
  409d90:	cbnz	w2, 409da8 <ferror@plt+0x6508>
  409d94:	ldr	w0, [x28, #168]
  409d98:	ldr	w1, [sp, #228]
  409d9c:	cmp	w0, #0x0
  409da0:	csel	w0, w1, w0, eq  // eq = none
  409da4:	str	w0, [sp, #228]
  409da8:	ldr	w0, [sp, #160]
  409dac:	ldr	w1, [sp, #248]
  409db0:	cmp	w1, w0
  409db4:	b.gt	40b108 <ferror@plt+0x7868>
  409db8:	str	w0, [sp, #252]
  409dbc:	ldr	w1, [x26, #212]
  409dc0:	ldr	w0, [x26, #408]
  409dc4:	cbz	w1, 40a368 <ferror@plt+0x6ac8>
  409dc8:	cmp	w0, #0x0
  409dcc:	b.gt	40ad30 <ferror@plt+0x7490>
  409dd0:	ldr	w0, [sp, #256]
  409dd4:	mov	w19, #0x0                   	// #0
  409dd8:	mov	w21, #0x0                   	// #0
  409ddc:	cbz	w0, 40acfc <ferror@plt+0x745c>
  409de0:	ldr	x0, [sp, #504]
  409de4:	cbnz	x0, 40a4dc <ferror@plt+0x6c3c>
  409de8:	ldr	w1, [x26, #212]
  409dec:	ldr	w0, [x26, #408]
  409df0:	cbz	w1, 40a198 <ferror@plt+0x68f8>
  409df4:	cmp	w0, #0x0
  409df8:	cset	w0, gt
  409dfc:	cbnz	w0, 40a1a4 <ferror@plt+0x6904>
  409e00:	ldr	w21, [x26, #216]
  409e04:	cbz	w21, 40a338 <ferror@plt+0x6a98>
  409e08:	ldr	x0, [sp, #184]
  409e0c:	ldr	x1, [sp, #216]
  409e10:	cmp	x0, x1
  409e14:	ldp	w1, w0, [sp, #248]
  409e18:	b.cs	40a4f0 <ferror@plt+0x6c50>  // b.hs, b.nlast
  409e1c:	udiv	w24, w0, w1
  409e20:	mov	w21, #0x1                   	// #1
  409e24:	mov	x22, x24
  409e28:	ldr	x1, [sp, #112]
  409e2c:	adrp	x25, 44a000 <warn@@Base+0x89e8>
  409e30:	ldr	x0, [sp, #240]
  409e34:	ldr	x27, [sp, #184]
  409e38:	add	x20, x0, x1
  409e3c:	add	x20, x20, x24
  409e40:	ldr	x19, [x27]
  409e44:	ldr	x0, [x19, #8]
  409e48:	cmp	x0, x20
  409e4c:	b.cs	409fd8 <ferror@plt+0x6738>  // b.hs, b.nlast
  409e50:	ldr	w1, [x26, #120]
  409e54:	ldr	w0, [x26, #268]
  409e58:	orr	w0, w0, w1
  409e5c:	cbz	w0, 409fc8 <ferror@plt+0x6728>
  409e60:	ldr	w0, [x26, #216]
  409e64:	cbz	w0, 40a108 <ferror@plt+0x6868>
  409e68:	adrp	x1, 471000 <_sch_istable+0x1478>
  409e6c:	mov	w0, #0x9                   	// #9
  409e70:	ldr	x1, [x1, #3800]
  409e74:	bl	4030b0 <putc@plt>
  409e78:	ldr	x2, [sp, #144]
  409e7c:	mov	x1, x23
  409e80:	ldr	x0, [x28, #16]
  409e84:	ldr	x2, [x2, #40]
  409e88:	ldr	x3, [sp, #240]
  409e8c:	ldr	x0, [x0]
  409e90:	sub	x2, x2, x3
  409e94:	ldr	x3, [x19, #8]
  409e98:	add	x2, x2, x3
  409e9c:	bl	4036a0 <bfd_sprintf_vma@plt>
  409ea0:	ldrb	w0, [sp, #520]
  409ea4:	mov	x1, x23
  409ea8:	cmp	w0, #0x30
  409eac:	b.ne	409ebc <ferror@plt+0x661c>  // b.any
  409eb0:	ldrb	w0, [x1, #1]!
  409eb4:	cmp	w0, #0x30
  409eb8:	b.eq	409eb0 <ferror@plt+0x6610>  // b.none
  409ebc:	cmp	w0, #0x0
  409ec0:	add	x21, x25, #0x8b0
  409ec4:	ldp	x3, x0, [x28]
  409ec8:	cset	x2, eq  // eq = none
  409ecc:	sub	x2, x1, x2
  409ed0:	mov	x1, x21
  409ed4:	blr	x3
  409ed8:	ldr	x0, [x19, #24]
  409edc:	cbz	x0, 40a160 <ferror@plt+0x68c0>
  409ee0:	ldr	x1, [x0, #32]
  409ee4:	cbz	x1, 40a128 <ferror@plt+0x6888>
  409ee8:	adrp	x0, 447000 <warn@@Base+0x59e8>
  409eec:	add	x0, x0, #0x428
  409ef0:	bl	4037a0 <printf@plt>
  409ef4:	ldr	x0, [x19]
  409ef8:	cbz	x0, 40a118 <ferror@plt+0x6878>
  409efc:	ldr	x2, [x0]
  409f00:	cbz	x2, 40a118 <ferror@plt+0x6878>
  409f04:	ldr	x0, [x2, #8]
  409f08:	cbz	x0, 409f14 <ferror@plt+0x6674>
  409f0c:	ldrb	w0, [x0]
  409f10:	cbnz	w0, 40a170 <ferror@plt+0x68d0>
  409f14:	ldr	x0, [x2, #32]
  409f18:	ldr	x1, [x0]
  409f1c:	cbz	x1, 40a184 <ferror@plt+0x68e4>
  409f20:	ldrb	w2, [x1]
  409f24:	adrp	x0, 446000 <warn@@Base+0x49e8>
  409f28:	add	x0, x0, #0xee8
  409f2c:	cmp	w2, #0x0
  409f30:	csel	x1, x0, x1, eq  // eq = none
  409f34:	mov	x0, x1
  409f38:	b	409f48 <ferror@plt+0x66a8>
  409f3c:	ldr	x3, [sp, #120]
  409f40:	ldrh	w2, [x3, w2, sxtw #1]
  409f44:	tbnz	w2, #1, 40a150 <ferror@plt+0x68b0>
  409f48:	ldrb	w2, [x0], #1
  409f4c:	cbnz	w2, 409f3c <ferror@plt+0x669c>
  409f50:	mov	x0, x21
  409f54:	bl	4037a0 <printf@plt>
  409f58:	ldr	x19, [x19, #16]
  409f5c:	cmp	x19, #0x0
  409f60:	cbz	x19, 409fbc <ferror@plt+0x671c>
  409f64:	b.lt	40a13c <ferror@plt+0x689c>  // b.tstop
  409f68:	adrp	x0, 446000 <warn@@Base+0x49e8>
  409f6c:	add	x0, x0, #0xc70
  409f70:	bl	4037a0 <printf@plt>
  409f74:	ldr	x0, [x28, #16]
  409f78:	mov	x2, x19
  409f7c:	mov	x1, x23
  409f80:	ldr	x0, [x0]
  409f84:	bl	4036a0 <bfd_sprintf_vma@plt>
  409f88:	ldrb	w0, [sp, #520]
  409f8c:	mov	x2, x23
  409f90:	cmp	w0, #0x30
  409f94:	b.ne	409fa4 <ferror@plt+0x6704>  // b.any
  409f98:	ldrb	w0, [x2, #1]!
  409f9c:	cmp	w0, #0x30
  409fa0:	b.eq	409f98 <ferror@plt+0x66f8>  // b.none
  409fa4:	cmp	w0, #0x0
  409fa8:	mov	x1, x21
  409fac:	ldp	x3, x0, [x28]
  409fb0:	cset	x4, eq  // eq = none
  409fb4:	sub	x2, x2, x4
  409fb8:	blr	x3
  409fbc:	mov	w21, #0x0                   	// #0
  409fc0:	mov	w0, #0xa                   	// #10
  409fc4:	bl	403800 <putchar@plt>
  409fc8:	ldr	x0, [sp, #216]
  409fcc:	add	x27, x27, #0x8
  409fd0:	cmp	x27, x0
  409fd4:	b.cc	409e40 <ferror@plt+0x65a0>  // b.lo, b.ul, b.last
  409fd8:	str	x27, [sp, #184]
  409fdc:	cbnz	w21, 40a4f8 <ferror@plt+0x6c58>
  409fe0:	ldr	x0, [sp, #112]
  409fe4:	add	x0, x0, x24
  409fe8:	str	x0, [sp, #112]
  409fec:	ldr	x0, [sp, #112]
  409ff0:	ldr	x1, [sp, #176]
  409ff4:	cmp	x0, x1
  409ff8:	b.cc	409518 <ferror@plt+0x5c78>  // b.lo, b.ul, b.last
  409ffc:	mov	x27, x28
  40a000:	ldr	x0, [sp, #496]
  40a004:	bl	403510 <free@plt>
  40a008:	ldr	x0, [sp, #264]
  40a00c:	bl	403510 <free@plt>
  40a010:	ldr	x0, [sp, #288]
  40a014:	bl	403510 <free@plt>
  40a018:	ldr	x19, [x26, #320]
  40a01c:	cbz	x19, 40a064 <ferror@plt+0x67c4>
  40a020:	ldr	x0, [x19, #16]
  40a024:	ldr	x20, [x19]
  40a028:	cbz	x0, 40a054 <ferror@plt+0x67b4>
  40a02c:	nop
  40a030:	bl	403510 <free@plt>
  40a034:	mov	x0, x19
  40a038:	bl	403510 <free@plt>
  40a03c:	str	x20, [x26, #320]
  40a040:	cbz	x20, 40a064 <ferror@plt+0x67c4>
  40a044:	mov	x19, x20
  40a048:	ldr	x0, [x19, #16]
  40a04c:	ldr	x20, [x19]
  40a050:	cbnz	x0, 40a030 <ferror@plt+0x6790>
  40a054:	mov	x0, x19
  40a058:	bl	403510 <free@plt>
  40a05c:	str	x20, [x26, #320]
  40a060:	cbnz	x20, 40a044 <ferror@plt+0x67a4>
  40a064:	ldr	x0, [sp, #176]
  40a068:	mov	w22, #0x1                   	// #1
  40a06c:	str	x0, [sp, #112]
  40a070:	mov	x1, x0
  40a074:	b	409348 <ferror@plt+0x5aa8>
  40a078:	ldr	x6, [x5]
  40a07c:	ldr	x7, [sp, #112]
  40a080:	ldr	x5, [sp, #240]
  40a084:	add	x20, x5, x7
  40a088:	ldr	x7, [x6, #8]
  40a08c:	sub	x20, x7, x20
  40a090:	cmp	x20, #0x0
  40a094:	b.le	40b338 <ferror@plt+0x7a98>
  40a098:	ldr	x1, [x4, #192]
  40a09c:	ldr	w1, [x1, #80]
  40a0a0:	tbnz	w1, #31, 40a0ac <ferror@plt+0x680c>
  40a0a4:	cmp	x20, w1, sxtw
  40a0a8:	b.gt	409d2c <ferror@plt+0x648c>
  40a0ac:	ldr	w1, [x26, #328]
  40a0b0:	cbnz	w1, 40b554 <ferror@plt+0x7cb4>
  40a0b4:	ldr	x2, [sp, #328]
  40a0b8:	adrp	x1, 404000 <ferror@plt+0x760>
  40a0bc:	add	x1, x1, #0x400
  40a0c0:	str	x1, [x28]
  40a0c4:	mov	x1, x28
  40a0c8:	blr	x2
  40a0cc:	ldr	x1, [sp, #144]
  40a0d0:	ldr	w2, [x26, #312]
  40a0d4:	ldr	x3, [x1, #40]
  40a0d8:	str	x19, [x28]
  40a0dc:	ldr	w1, [sp, #248]
  40a0e0:	sdiv	w1, w0, w1
  40a0e4:	ldr	x0, [sp, #112]
  40a0e8:	sxtw	x1, w1
  40a0ec:	add	x0, x0, x3
  40a0f0:	cmp	x20, x1
  40a0f4:	b.ge	409d2c <ferror@plt+0x648c>  // b.tcont
  40a0f8:	ldr	x1, [sp, #184]
  40a0fc:	ldr	x6, [x1]
  40a100:	ldr	x1, [x28, #88]
  40a104:	b	40b33c <ferror@plt+0x7a9c>
  40a108:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40a10c:	add	x0, x0, #0x410
  40a110:	bl	4037a0 <printf@plt>
  40a114:	b	409e78 <ferror@plt+0x65d8>
  40a118:	adrp	x0, 446000 <warn@@Base+0x49e8>
  40a11c:	add	x0, x0, #0xee8
  40a120:	bl	4037a0 <printf@plt>
  40a124:	b	409f58 <ferror@plt+0x66b8>
  40a128:	ldr	w1, [x0]
  40a12c:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40a130:	add	x0, x0, #0x430
  40a134:	bl	4037a0 <printf@plt>
  40a138:	b	409ef4 <ferror@plt+0x6654>
  40a13c:	neg	x19, x19
  40a140:	adrp	x0, 446000 <warn@@Base+0x49e8>
  40a144:	add	x0, x0, #0xc68
  40a148:	bl	4037a0 <printf@plt>
  40a14c:	b	409f74 <ferror@plt+0x66d4>
  40a150:	mov	x0, x1
  40a154:	bl	4053b8 <ferror@plt+0x1b18>
  40a158:	mov	x1, x0
  40a15c:	b	409f50 <ferror@plt+0x66b0>
  40a160:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40a164:	add	x0, x0, #0x418
  40a168:	bl	4037a0 <printf@plt>
  40a16c:	b	409ef4 <ferror@plt+0x6654>
  40a170:	ldr	x0, [sp, #136]
  40a174:	mov	x1, x28
  40a178:	ldr	x0, [x0]
  40a17c:	bl	405f78 <ferror@plt+0x26d8>
  40a180:	b	409f58 <ferror@plt+0x66b8>
  40a184:	adrp	x1, 446000 <warn@@Base+0x49e8>
  40a188:	add	x1, x1, #0xee8
  40a18c:	b	409f34 <ferror@plt+0x6694>
  40a190:	mov	x0, x1
  40a194:	b	40955c <ferror@plt+0x5cbc>
  40a198:	mvn	w0, w0
  40a19c:	lsr	w0, w0, #31
  40a1a0:	cbz	w0, 409e00 <ferror@plt+0x6560>
  40a1a4:	ldr	w0, [sp, #160]
  40a1a8:	cmp	w0, w19
  40a1ac:	b.le	409e00 <ferror@plt+0x6560>
  40a1b0:	sub	w0, w21, #0x1
  40a1b4:	str	w0, [sp, #336]
  40a1b8:	add	x0, x0, #0x1
  40a1bc:	str	x0, [sp, #304]
  40a1c0:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40a1c4:	add	x0, x0, #0x3c0
  40a1c8:	str	x0, [sp, #296]
  40a1cc:	adrp	x1, 471000 <_sch_istable+0x1478>
  40a1d0:	ldr	w0, [sp, #340]
  40a1d4:	add	x25, x1, #0xed8
  40a1d8:	sxtw	x24, w19
  40a1dc:	adrp	x1, 446000 <warn@@Base+0x49e8>
  40a1e0:	add	x27, x1, #0xec8
  40a1e4:	str	w21, [sp, #196]
  40a1e8:	add	x22, x23, w0, sxtw
  40a1ec:	str	x25, [sp, #200]
  40a1f0:	str	x28, [sp, #280]
  40a1f4:	nop
  40a1f8:	ldr	x0, [sp, #200]
  40a1fc:	ldr	x1, [x0]
  40a200:	ldr	x0, [sp, #152]
  40a204:	add	x20, x24, x0
  40a208:	mov	w0, #0xa                   	// #10
  40a20c:	bl	4030b0 <putc@plt>
  40a210:	ldr	x0, [sp, #232]
  40a214:	mov	x1, x23
  40a218:	ldr	x2, [sp, #144]
  40a21c:	udiv	x3, x20, x0
  40a220:	ldr	x0, [sp, #136]
  40a224:	ldr	x2, [x2, #40]
  40a228:	ldr	x0, [x0]
  40a22c:	add	x2, x3, x2
  40a230:	bl	4036a0 <bfd_sprintf_vma@plt>
  40a234:	ldrb	w0, [x22]
  40a238:	mov	x1, x22
  40a23c:	cmp	w0, #0x30
  40a240:	b.ne	40a258 <ferror@plt+0x69b8>  // b.any
  40a244:	mov	w2, #0x20                  	// #32
  40a248:	strb	w2, [x1]
  40a24c:	ldrb	w0, [x1, #1]!
  40a250:	cmp	w0, #0x30
  40a254:	b.eq	40a248 <ferror@plt+0x69a8>  // b.none
  40a258:	cbnz	w0, 40a264 <ferror@plt+0x69c4>
  40a25c:	mov	w0, #0x30                  	// #48
  40a260:	sturb	w0, [x1, #-1]
  40a264:	ldr	x0, [sp, #296]
  40a268:	mov	x1, x22
  40a26c:	bl	4037a0 <printf@plt>
  40a270:	ldrsw	x28, [sp, #196]
  40a274:	ldr	w0, [sp, #228]
  40a278:	add	w19, w0, w19
  40a27c:	ldr	w0, [sp, #160]
  40a280:	cmp	w0, w19
  40a284:	csel	w19, w0, w19, le
  40a288:	ldr	x0, [sp, #168]
  40a28c:	sxtw	x24, w19
  40a290:	add	x21, x0, x20
  40a294:	ldr	x0, [sp, #152]
  40a298:	add	x25, x24, x0
  40a29c:	cmp	x20, x25
  40a2a0:	b.cs	40a320 <ferror@plt+0x6a80>  // b.hs, b.nlast
  40a2a4:	str	x22, [sp, #208]
  40a2a8:	str	w19, [sp, #224]
  40a2ac:	nop
  40a2b0:	ldr	x0, [sp, #128]
  40a2b4:	add	x20, x20, x28
  40a2b8:	cmp	x0, x20
  40a2bc:	b.cc	40a2fc <ferror@plt+0x6a5c>  // b.lo, b.ul, b.last
  40a2c0:	ldr	x0, [sp, #280]
  40a2c4:	ldr	w0, [x0, #176]
  40a2c8:	cmp	w0, #0x1
  40a2cc:	b.eq	40abd8 <ferror@plt+0x7338>  // b.none
  40a2d0:	ldr	w0, [sp, #196]
  40a2d4:	mov	x22, x21
  40a2d8:	cmp	w0, #0x0
  40a2dc:	ldr	x0, [sp, #304]
  40a2e0:	add	x19, x0, x21
  40a2e4:	b.le	40a2fc <ferror@plt+0x6a5c>
  40a2e8:	ldrb	w1, [x22], #1
  40a2ec:	mov	x0, x27
  40a2f0:	bl	4037a0 <printf@plt>
  40a2f4:	cmp	x19, x22
  40a2f8:	b.ne	40a2e8 <ferror@plt+0x6a48>  // b.any
  40a2fc:	ldr	x0, [sp, #200]
  40a300:	add	x21, x21, x28
  40a304:	ldr	x1, [x0]
  40a308:	mov	w0, #0x20                  	// #32
  40a30c:	bl	4030b0 <putc@plt>
  40a310:	cmp	x20, x25
  40a314:	b.cc	40a2b0 <ferror@plt+0x6a10>  // b.lo, b.ul, b.last
  40a318:	ldr	w19, [sp, #224]
  40a31c:	ldr	x22, [sp, #208]
  40a320:	ldr	w0, [sp, #160]
  40a324:	cmp	w0, w19
  40a328:	b.gt	40a1f8 <ferror@plt+0x6958>
  40a32c:	ldr	w21, [x26, #216]
  40a330:	ldr	x28, [sp, #280]
  40a334:	cbnz	w21, 409e08 <ferror@plt+0x6568>
  40a338:	adrp	x1, 471000 <_sch_istable+0x1478>
  40a33c:	mov	w0, #0xa                   	// #10
  40a340:	ldr	x1, [x1, #3800]
  40a344:	bl	4030b0 <putc@plt>
  40a348:	ldr	x0, [sp, #184]
  40a34c:	ldr	x1, [sp, #216]
  40a350:	cmp	x0, x1
  40a354:	ldp	w1, w0, [sp, #248]
  40a358:	b.cs	40b4d4 <ferror@plt+0x7c34>  // b.hs, b.nlast
  40a35c:	udiv	w24, w0, w1
  40a360:	mov	x22, x24
  40a364:	b	409e28 <ferror@plt+0x6588>
  40a368:	tbnz	w0, #31, 409dd0 <ferror@plt+0x6530>
  40a36c:	ldr	w1, [sp, #160]
  40a370:	ldr	w2, [sp, #228]
  40a374:	mov	w19, w1
  40a378:	cmp	w2, w1
  40a37c:	b.ge	40a38c <ferror@plt+0x6aec>  // b.tcont
  40a380:	ldr	w0, [x26, #216]
  40a384:	cmp	w0, #0x0
  40a388:	csel	w19, w1, w2, ne  // ne = any
  40a38c:	ldr	x1, [sp, #152]
  40a390:	ldr	w21, [x28, #172]
  40a394:	add	x0, x1, w19, sxtw
  40a398:	cmp	w21, #0x0
  40a39c:	csinc	w21, w21, wzr, ne  // ne = any
  40a3a0:	mov	x3, x0
  40a3a4:	cmp	x0, x1
  40a3a8:	b.ls	40a460 <ferror@plt+0x6bc0>  // b.plast
  40a3ac:	mov	x22, x1
  40a3b0:	sub	w0, w21, #0x1
  40a3b4:	ldr	x1, [sp, #168]
  40a3b8:	sxtw	x27, w21
  40a3bc:	mov	x20, x3
  40a3c0:	str	w0, [sp, #224]
  40a3c4:	add	x2, x1, #0x1
  40a3c8:	sub	x0, x0, x27
  40a3cc:	adrp	x1, 471000 <_sch_istable+0x1478>
  40a3d0:	add	x25, x1, #0xed8
  40a3d4:	add	x0, x2, x0
  40a3d8:	str	w21, [sp, #196]
  40a3dc:	str	x0, [sp, #200]
  40a3e0:	str	w19, [sp, #208]
  40a3e4:	nop
  40a3e8:	ldr	x0, [sp, #128]
  40a3ec:	mov	x2, x22
  40a3f0:	add	x22, x22, x27
  40a3f4:	cmp	x0, x22
  40a3f8:	b.cc	40a444 <ferror@plt+0x6ba4>  // b.lo, b.ul, b.last
  40a3fc:	ldr	w0, [x28, #176]
  40a400:	cmp	w0, #0x1
  40a404:	b.eq	40a55c <ferror@plt+0x6cbc>  // b.none
  40a408:	ldr	x0, [sp, #168]
  40a40c:	add	x24, x2, x0
  40a410:	ldr	w0, [sp, #196]
  40a414:	cmp	w0, #0x0
  40a418:	adrp	x0, 446000 <warn@@Base+0x49e8>
  40a41c:	add	x21, x0, #0xec8
  40a420:	ldr	x0, [sp, #200]
  40a424:	add	x19, x0, x22
  40a428:	b.le	40a444 <ferror@plt+0x6ba4>
  40a42c:	nop
  40a430:	ldrb	w1, [x24], #1
  40a434:	mov	x0, x21
  40a438:	bl	4037a0 <printf@plt>
  40a43c:	cmp	x19, x24
  40a440:	b.ne	40a430 <ferror@plt+0x6b90>  // b.any
  40a444:	ldr	x1, [x25]
  40a448:	mov	w0, #0x20                  	// #32
  40a44c:	bl	4030b0 <putc@plt>
  40a450:	cmp	x20, x22
  40a454:	b.hi	40a3e8 <ferror@plt+0x6b48>  // b.pmore
  40a458:	ldr	w21, [sp, #196]
  40a45c:	ldr	w19, [sp, #208]
  40a460:	ldr	w0, [sp, #228]
  40a464:	adrp	x1, 471000 <_sch_istable+0x1478>
  40a468:	adrp	x20, 446000 <warn@@Base+0x49e8>
  40a46c:	add	x25, x1, #0xed8
  40a470:	add	x20, x20, #0xd18
  40a474:	cmp	w0, w19
  40a478:	b.le	40a4bc <ferror@plt+0x6c1c>
  40a47c:	ldr	w24, [sp, #228]
  40a480:	cmp	w21, #0x0
  40a484:	mov	w22, #0x0                   	// #0
  40a488:	b.le	40a4a4 <ferror@plt+0x6c04>
  40a48c:	nop
  40a490:	add	w22, w22, #0x1
  40a494:	mov	x0, x20
  40a498:	bl	4037a0 <printf@plt>
  40a49c:	cmp	w21, w22
  40a4a0:	b.ne	40a490 <ferror@plt+0x6bf0>  // b.any
  40a4a4:	ldr	x1, [x25]
  40a4a8:	add	w19, w19, w21
  40a4ac:	mov	w0, #0x20                  	// #32
  40a4b0:	bl	4030b0 <putc@plt>
  40a4b4:	cmp	w24, w19
  40a4b8:	b.gt	40a480 <ferror@plt+0x6be0>
  40a4bc:	ldr	w0, [sp, #256]
  40a4c0:	cbz	w0, 40ad20 <ferror@plt+0x7480>
  40a4c4:	adrp	x1, 471000 <_sch_istable+0x1478>
  40a4c8:	mov	w0, #0x9                   	// #9
  40a4cc:	ldr	x1, [x1, #3800]
  40a4d0:	bl	4030b0 <putc@plt>
  40a4d4:	ldr	x0, [sp, #504]
  40a4d8:	cbz	x0, 409de8 <ferror@plt+0x6548>
  40a4dc:	ldr	x1, [sp, #496]
  40a4e0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  40a4e4:	add	x0, x0, #0x8b0
  40a4e8:	bl	4037a0 <printf@plt>
  40a4ec:	b	409de8 <ferror@plt+0x6548>
  40a4f0:	udiv	w22, w0, w1
  40a4f4:	nop
  40a4f8:	ldr	x0, [sp, #112]
  40a4fc:	add	x0, x0, w22, uxtw
  40a500:	str	x0, [sp, #112]
  40a504:	mov	w0, #0xa                   	// #10
  40a508:	bl	403800 <putchar@plt>
  40a50c:	b	409fec <ferror@plt+0x674c>
  40a510:	mov	x1, #0x10000000            	// #268435456
  40a514:	mov	x4, #0x0                   	// #0
  40a518:	mov	w0, w1
  40a51c:	mov	w6, #0x0                   	// #0
  40a520:	b	409ccc <ferror@plt+0x642c>
  40a524:	cmp	w19, #0x4
  40a528:	ldr	w0, [x21, #56]
  40a52c:	sub	w25, w19, #0x5
  40a530:	csinc	w25, w25, wzr, hi  // hi = pmore
  40a534:	cmp	w0, w25
  40a538:	b.cc	4097b0 <ferror@plt+0x5f10>  // b.lo, b.ul, b.last
  40a53c:	cmp	w19, w0
  40a540:	b.ls	40c3cc <ferror@plt+0x8b2c>  // b.plast
  40a544:	add	w25, w0, #0x1
  40a548:	cbz	x1, 409b50 <ferror@plt+0x62b0>
  40a54c:	cmp	w19, w25
  40a550:	b.cs	4097bc <ferror@plt+0x5f1c>  // b.hs, b.nlast
  40a554:	str	w19, [x21, #56]
  40a558:	b	409b54 <ferror@plt+0x62b4>
  40a55c:	ldr	w0, [sp, #224]
  40a560:	tbnz	w0, #31, 40a444 <ferror@plt+0x6ba4>
  40a564:	ldr	x1, [sp, #168]
  40a568:	sxtw	x24, w0
  40a56c:	adrp	x0, 446000 <warn@@Base+0x49e8>
  40a570:	add	x21, x0, #0xec8
  40a574:	add	x19, x1, x2
  40a578:	ldrb	w1, [x19, x24]
  40a57c:	mov	x0, x21
  40a580:	sub	x24, x24, #0x1
  40a584:	bl	4037a0 <printf@plt>
  40a588:	tbz	w24, #31, 40a578 <ferror@plt+0x6cd8>
  40a58c:	b	40a444 <ferror@plt+0x6ba4>
  40a590:	mov	x24, x0
  40a594:	mov	w1, #0x20                  	// #32
  40a598:	ldr	x0, [sp, #144]
  40a59c:	ldr	x19, [sp, #376]
  40a5a0:	ldr	x22, [x0, #40]
  40a5a4:	mov	x2, x19
  40a5a8:	ldr	x0, [sp, #112]
  40a5ac:	ldr	x21, [x26, #320]
  40a5b0:	add	x22, x0, x22
  40a5b4:	mov	x0, x24
  40a5b8:	bl	403290 <memset@plt>
  40a5bc:	ldr	x0, [sp, #288]
  40a5c0:	mov	x2, x19
  40a5c4:	mov	w1, #0x0                   	// #0
  40a5c8:	bl	403290 <memset@plt>
  40a5cc:	cbz	x21, 40a6dc <ferror@plt+0x6e3c>
  40a5d0:	sub	x19, x19, #0x1
  40a5d4:	mov	w20, #0x2d                  	// #45
  40a5d8:	ldr	x4, [x21, #24]
  40a5dc:	ldr	d4, [x21, #40]
  40a5e0:	sub	x2, x4, #0x1
  40a5e4:	cbz	x4, 40abc4 <ferror@plt+0x7324>
  40a5e8:	cmp	x2, #0x4
  40a5ec:	ldr	x0, [x21, #16]
  40a5f0:	b.ls	40ac74 <ferror@plt+0x73d4>  // b.plast
  40a5f4:	dup	v1.2d, v4.d[0]
  40a5f8:	lsl	x3, x2, #3
  40a5fc:	sub	x1, x3, #0x8
  40a600:	lsr	x8, x4, #1
  40a604:	add	x1, x0, x1
  40a608:	sub	x5, x1, x8, lsl #4
  40a60c:	mov	v0.16b, v1.16b
  40a610:	ldr	q2, [x1], #-16
  40a614:	ext	v2.16b, v2.16b, v2.16b, #8
  40a618:	cmp	x5, x1
  40a61c:	cmhi	v3.2d, v2.2d, v0.2d
  40a620:	bit	v0.16b, v2.16b, v3.16b
  40a624:	b.ne	40a610 <ferror@plt+0x6d70>  // b.any
  40a628:	movi	v3.4s, #0x0
  40a62c:	and	x7, x4, #0xfffffffffffffffe
  40a630:	cmp	x4, x7
  40a634:	sub	x5, x2, x7
  40a638:	ext	v3.16b, v0.16b, v3.16b, #8
  40a63c:	cmhi	v2.2d, v3.2d, v0.2d
  40a640:	bit	v0.16b, v3.16b, v2.16b
  40a644:	mov	x6, v0.d[0]
  40a648:	b.eq	40a9a0 <ferror@plt+0x7100>  // b.none
  40a64c:	ldr	x1, [x0, x5, lsl #3]
  40a650:	sub	x3, x5, #0x1
  40a654:	cmp	x1, x6
  40a658:	csel	x1, x1, x6, cs  // cs = hs, nlast
  40a65c:	cbz	x5, 40a6a8 <ferror@plt+0x6e08>
  40a660:	ldr	x6, [x0, x3, lsl #3]
  40a664:	sub	x7, x5, #0x2
  40a668:	cmp	x1, x6
  40a66c:	csel	x1, x1, x6, cs  // cs = hs, nlast
  40a670:	cbz	x3, 40a6a8 <ferror@plt+0x6e08>
  40a674:	ldr	x3, [x0, x7, lsl #3]
  40a678:	sub	x6, x5, #0x3
  40a67c:	cmp	x1, x3
  40a680:	csel	x1, x1, x3, cs  // cs = hs, nlast
  40a684:	cbz	x7, 40a6a8 <ferror@plt+0x6e08>
  40a688:	ldr	x3, [x0, x6, lsl #3]
  40a68c:	sub	x5, x5, #0x4
  40a690:	cmp	x1, x3
  40a694:	csel	x1, x1, x3, cs  // cs = hs, nlast
  40a698:	cbz	x6, 40a6a8 <ferror@plt+0x6e08>
  40a69c:	ldr	x3, [x0, x5, lsl #3]
  40a6a0:	cmp	x1, x3
  40a6a4:	csel	x1, x1, x3, cs  // cs = hs, nlast
  40a6a8:	cmp	x22, x1
  40a6ac:	b.ls	40a850 <ferror@plt+0x6fb0>  // b.plast
  40a6b0:	ldp	x25, x1, [x21]
  40a6b4:	cbz	x25, 40a6bc <ferror@plt+0x6e1c>
  40a6b8:	str	x1, [x25, #8]
  40a6bc:	cbz	x1, 40a9ac <ferror@plt+0x710c>
  40a6c0:	str	x25, [x1]
  40a6c4:	cbz	x0, 40a6cc <ferror@plt+0x6e2c>
  40a6c8:	bl	403510 <free@plt>
  40a6cc:	mov	x0, x21
  40a6d0:	mov	x21, x25
  40a6d4:	bl	403510 <free@plt>
  40a6d8:	cbnz	x21, 40a5d8 <ferror@plt+0x6d38>
  40a6dc:	ldr	x0, [sp, #264]
  40a6e0:	bl	402fd0 <strlen@plt>
  40a6e4:	mov	x19, x0
  40a6e8:	cbnz	x0, 40a9b4 <ferror@plt+0x7114>
  40a6ec:	adrp	x1, 471000 <_sch_istable+0x1478>
  40a6f0:	add	x25, x1, #0xed8
  40a6f4:	mov	x27, #0x0                   	// #0
  40a6f8:	mov	w20, #0x0                   	// #0
  40a6fc:	str	x28, [sp, #160]
  40a700:	mov	x28, x27
  40a704:	ldr	x27, [sp, #264]
  40a708:	adrp	x22, 447000 <warn@@Base+0x59e8>
  40a70c:	adrp	x21, 447000 <warn@@Base+0x59e8>
  40a710:	mov	w24, #0x4925                	// #18725
  40a714:	add	x22, x22, #0x3e0
  40a718:	add	x21, x21, #0x3d8
  40a71c:	movk	w24, #0x2492, lsl #16
  40a720:	ldr	w0, [x26, #400]
  40a724:	cbz	w0, 40a848 <ferror@plt+0x6fa8>
  40a728:	cmp	x19, x28
  40a72c:	b.ls	40a838 <ferror@plt+0x6f98>  // b.plast
  40a730:	ldr	x0, [sp, #288]
  40a734:	ldrb	w1, [x0, x28]
  40a738:	cmp	w1, w20
  40a73c:	b.eq	40a780 <ferror@plt+0x6ee0>  // b.none
  40a740:	cbz	w1, 40a83c <ferror@plt+0x6f9c>
  40a744:	ldr	w0, [x26, #404]
  40a748:	cbz	w0, 40ab8c <ferror@plt+0x72ec>
  40a74c:	lsr	w3, w1, #2
  40a750:	mov	w0, #0x12f7                	// #4855
  40a754:	movk	w0, #0x4bda, lsl #16
  40a758:	mov	w4, #0x6c                  	// #108
  40a75c:	mov	w20, w1
  40a760:	umull	x3, w3, w0
  40a764:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40a768:	add	x0, x0, #0x3c8
  40a76c:	lsr	x3, x3, #35
  40a770:	msub	w1, w3, w4, w1
  40a774:	and	w1, w1, #0xff
  40a778:	add	w1, w1, #0x7c
  40a77c:	bl	4037a0 <printf@plt>
  40a780:	ldrb	w0, [x27, x28]
  40a784:	ldr	x1, [x25]
  40a788:	add	x28, x28, #0x1
  40a78c:	bl	4030b0 <putc@plt>
  40a790:	cmp	x19, x28
  40a794:	b.cs	40a720 <ferror@plt+0x6e80>  // b.hs, b.nlast
  40a798:	ldr	w0, [sp, #256]
  40a79c:	ldr	x28, [sp, #160]
  40a7a0:	cbnz	w0, 409c9c <ferror@plt+0x63fc>
  40a7a4:	ldr	w1, [sp, #228]
  40a7a8:	ldr	w2, [sp, #248]
  40a7ac:	str	w1, [sp, #160]
  40a7b0:	str	w1, [sp, #252]
  40a7b4:	ldr	x3, [sp, #176]
  40a7b8:	udiv	w0, w1, w2
  40a7bc:	ldr	x1, [sp, #112]
  40a7c0:	add	x0, x0, x1
  40a7c4:	cmp	x0, x3
  40a7c8:	b.ls	40a7dc <ferror@plt+0x6f3c>  // b.plast
  40a7cc:	sub	x0, x3, x1
  40a7d0:	mul	w0, w2, w0
  40a7d4:	str	w0, [sp, #160]
  40a7d8:	str	w0, [sp, #252]
  40a7dc:	ldr	x0, [sp, #152]
  40a7e0:	ldrsw	x6, [sp, #160]
  40a7e4:	add	x4, x0, x6
  40a7e8:	cmp	x4, x0
  40a7ec:	b.ls	40b1f8 <ferror@plt+0x7958>  // b.plast
  40a7f0:	sub	x3, x23, x0
  40a7f4:	mov	w5, #0x2e                  	// #46
  40a7f8:	ldr	x7, [sp, #168]
  40a7fc:	b	40a810 <ferror@plt+0x6f70>
  40a800:	strb	w1, [x3, x0]
  40a804:	add	x0, x0, #0x1
  40a808:	cmp	x4, x0
  40a80c:	b.eq	40a830 <ferror@plt+0x6f90>  // b.none
  40a810:	ldrb	w1, [x7, x0]
  40a814:	ldr	x2, [sp, #120]
  40a818:	ldrh	w2, [x2, w1, sxtw #1]
  40a81c:	tbnz	w2, #4, 40a800 <ferror@plt+0x6f60>
  40a820:	strb	w5, [x3, x0]
  40a824:	add	x0, x0, #0x1
  40a828:	cmp	x4, x0
  40a82c:	b.ne	40a810 <ferror@plt+0x6f70>  // b.any
  40a830:	strb	wzr, [x23, x6]
  40a834:	b	409dbc <ferror@plt+0x651c>
  40a838:	cbz	w20, 40a848 <ferror@plt+0x6fa8>
  40a83c:	mov	x0, x22
  40a840:	mov	w20, #0x0                   	// #0
  40a844:	bl	4037a0 <printf@plt>
  40a848:	mov	w0, #0x20                  	// #32
  40a84c:	b	40a784 <ferror@plt+0x6ee4>
  40a850:	cmp	x2, #0x4
  40a854:	b.ls	40ade4 <ferror@plt+0x7544>  // b.plast
  40a858:	dup	v1.2d, v4.d[0]
  40a85c:	lsl	x3, x2, #3
  40a860:	lsr	x8, x4, #1
  40a864:	and	x7, x4, #0xfffffffffffffffe
  40a868:	mov	v0.16b, v1.16b
  40a86c:	sub	x1, x3, #0x8
  40a870:	add	x1, x0, x1
  40a874:	sub	x8, x1, x8, lsl #4
  40a878:	ldr	q1, [x1], #-16
  40a87c:	ext	v1.16b, v1.16b, v1.16b, #8
  40a880:	cmp	x8, x1
  40a884:	cmhi	v2.2d, v0.2d, v1.2d
  40a888:	bit	v0.16b, v1.16b, v2.16b
  40a88c:	b.ne	40a878 <ferror@plt+0x6fd8>  // b.any
  40a890:	movi	v2.4s, #0x0
  40a894:	sub	x2, x2, x7
  40a898:	cmp	x4, x7
  40a89c:	ext	v2.16b, v0.16b, v2.16b, #8
  40a8a0:	cmhi	v1.2d, v0.2d, v2.2d
  40a8a4:	bit	v0.16b, v2.16b, v1.16b
  40a8a8:	mov	x1, v0.d[0]
  40a8ac:	b.eq	40a90c <ferror@plt+0x706c>  // b.none
  40a8b0:	ldr	x3, [x0, x2, lsl #3]
  40a8b4:	sub	x4, x2, #0x1
  40a8b8:	cmp	x1, x3
  40a8bc:	csel	x1, x1, x3, ls  // ls = plast
  40a8c0:	cbz	x2, 40a90c <ferror@plt+0x706c>
  40a8c4:	ldr	x3, [x0, x4, lsl #3]
  40a8c8:	sub	x5, x2, #0x2
  40a8cc:	cmp	x1, x3
  40a8d0:	csel	x1, x1, x3, ls  // ls = plast
  40a8d4:	cbz	x4, 40a90c <ferror@plt+0x706c>
  40a8d8:	ldr	x3, [x0, x5, lsl #3]
  40a8dc:	sub	x4, x2, #0x3
  40a8e0:	cmp	x1, x3
  40a8e4:	csel	x1, x1, x3, ls  // ls = plast
  40a8e8:	cbz	x5, 40a90c <ferror@plt+0x706c>
  40a8ec:	ldr	x3, [x0, x4, lsl #3]
  40a8f0:	sub	x2, x2, #0x4
  40a8f4:	cmp	x1, x3
  40a8f8:	csel	x1, x1, x3, ls  // ls = plast
  40a8fc:	cbz	x4, 40a90c <ferror@plt+0x706c>
  40a900:	ldr	x0, [x0, x2, lsl #3]
  40a904:	cmp	x1, x0
  40a908:	csel	x1, x1, x0, ls  // ls = plast
  40a90c:	cmp	x22, x1
  40a910:	b.cs	40a91c <ferror@plt+0x707c>  // b.hs, b.nlast
  40a914:	ldr	x21, [x21]
  40a918:	b	40a6d8 <ferror@plt+0x6e38>
  40a91c:	mov	x1, #0x8                   	// #8
  40a920:	add	x0, sp, #0x1d8
  40a924:	mov	w2, #0x0                   	// #0
  40a928:	str	d4, [sp, #472]
  40a92c:	bl	4037e0 <iterative_hash@plt>
  40a930:	and	w0, w0, #0xff
  40a934:	ldr	w1, [sp, #388]
  40a938:	ldr	w4, [x21, #48]
  40a93c:	sub	w4, w1, w4
  40a940:	ldp	x3, x1, [x21, #16]
  40a944:	add	w4, w4, w4, lsl #1
  40a948:	add	x3, x3, #0x8
  40a94c:	sub	x1, x1, #0x1
  40a950:	b	40a964 <ferror@plt+0x70c4>
  40a954:	sub	x1, x1, #0x1
  40a958:	ldr	x2, [x3, x1, lsl #3]
  40a95c:	cmp	x22, x2
  40a960:	b.eq	40af7c <ferror@plt+0x76dc>  // b.none
  40a964:	cmn	x1, #0x1
  40a968:	b.ne	40a954 <ferror@plt+0x70b4>  // b.any
  40a96c:	ldr	x1, [x21, #40]
  40a970:	add	x3, x24, w4, sxtw
  40a974:	cmp	x22, x1
  40a978:	b.eq	40b350 <ferror@plt+0x7ab0>  // b.none
  40a97c:	ldrb	w1, [x24, w4, sxtw]
  40a980:	cmp	w1, #0x20
  40a984:	b.ne	40a914 <ferror@plt+0x7074>  // b.any
  40a988:	mov	w1, #0x7c                  	// #124
  40a98c:	strb	w1, [x3]
  40a990:	ldr	x1, [sp, #288]
  40a994:	strb	w0, [x1, w4, sxtw]
  40a998:	ldr	x21, [x21]
  40a99c:	b	40a6d8 <ferror@plt+0x6e38>
  40a9a0:	cmp	x22, x6
  40a9a4:	b.hi	40a6b0 <ferror@plt+0x6e10>  // b.pmore
  40a9a8:	b	40a868 <ferror@plt+0x6fc8>
  40a9ac:	str	x25, [x26, #320]
  40a9b0:	b	40a6c4 <ferror@plt+0x6e24>
  40a9b4:	add	x21, x0, #0x1
  40a9b8:	mov	x27, #0x0                   	// #0
  40a9bc:	cmp	x21, x0
  40a9c0:	adrp	x1, 471000 <_sch_istable+0x1478>
  40a9c4:	ldr	x19, [sp, #264]
  40a9c8:	adrp	x24, 447000 <warn@@Base+0x59e8>
  40a9cc:	adrp	x22, 447000 <warn@@Base+0x59e8>
  40a9d0:	add	x25, x1, #0xed8
  40a9d4:	csel	x21, x21, x0, ls  // ls = plast
  40a9d8:	add	x24, x24, #0x3e0
  40a9dc:	add	x22, x22, #0x3d8
  40a9e0:	str	x28, [sp, #160]
  40a9e4:	mov	x28, x27
  40a9e8:	mov	x27, x0
  40a9ec:	mov	w20, #0x0                   	// #0
  40a9f0:	ldr	w0, [x26, #400]
  40a9f4:	cbz	w0, 40aa50 <ferror@plt+0x71b0>
  40a9f8:	cmp	x27, x28
  40a9fc:	b.ls	40aa80 <ferror@plt+0x71e0>  // b.plast
  40aa00:	ldr	x0, [sp, #288]
  40aa04:	ldrb	w1, [x0, x28]
  40aa08:	cmp	w1, w20
  40aa0c:	b.eq	40aa50 <ferror@plt+0x71b0>  // b.none
  40aa10:	cbz	w1, 40aa88 <ferror@plt+0x71e8>
  40aa14:	ldr	w0, [x26, #404]
  40aa18:	cbz	w0, 40ab4c <ferror@plt+0x72ac>
  40aa1c:	lsr	w3, w1, #2
  40aa20:	mov	w0, #0x12f7                	// #4855
  40aa24:	movk	w0, #0x4bda, lsl #16
  40aa28:	mov	w4, #0x6c                  	// #108
  40aa2c:	mov	w20, w1
  40aa30:	umull	x3, w3, w0
  40aa34:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40aa38:	add	x0, x0, #0x3c8
  40aa3c:	lsr	x3, x3, #35
  40aa40:	msub	w1, w3, w4, w1
  40aa44:	and	w1, w1, #0xff
  40aa48:	add	w1, w1, #0x7c
  40aa4c:	bl	4037a0 <printf@plt>
  40aa50:	ldrb	w0, [x19, x28]
  40aa54:	ldr	x1, [x25]
  40aa58:	add	x28, x28, #0x1
  40aa5c:	bl	4030b0 <putc@plt>
  40aa60:	cmp	x28, x21
  40aa64:	b.cc	40a9f0 <ferror@plt+0x7150>  // b.lo, b.ul, b.last
  40aa68:	mov	x19, x27
  40aa6c:	mov	x27, x28
  40aa70:	cmp	x19, x28
  40aa74:	ldr	x28, [sp, #160]
  40aa78:	b.cs	40a6fc <ferror@plt+0x6e5c>  // b.hs, b.nlast
  40aa7c:	b	409c94 <ferror@plt+0x63f4>
  40aa80:	mov	w0, #0x20                  	// #32
  40aa84:	cbz	w20, 40aa54 <ferror@plt+0x71b4>
  40aa88:	mov	x0, x24
  40aa8c:	mov	w20, #0x0                   	// #0
  40aa90:	bl	4037a0 <printf@plt>
  40aa94:	b	40aa50 <ferror@plt+0x71b0>
  40aa98:	mov	x0, x1
  40aa9c:	bl	4053b8 <ferror@plt+0x1b18>
  40aaa0:	mov	x1, x0
  40aaa4:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40aaa8:	add	x0, x0, #0x3a8
  40aaac:	bl	4037a0 <printf@plt>
  40aab0:	b	409714 <ferror@plt+0x5e74>
  40aab4:	mov	x0, x1
  40aab8:	bl	4053b8 <ferror@plt+0x1b18>
  40aabc:	ldr	w2, [sp, #436]
  40aac0:	mov	x1, x0
  40aac4:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40aac8:	add	x0, x0, #0x390
  40aacc:	bl	4037a0 <printf@plt>
  40aad0:	ldr	x1, [sp, #520]
  40aad4:	cbnz	x1, 4096ec <ferror@plt+0x5e4c>
  40aad8:	mov	x1, x21
  40aadc:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40aae0:	add	x0, x0, #0x3a8
  40aae4:	bl	4037a0 <printf@plt>
  40aae8:	b	409714 <ferror@plt+0x5e74>
  40aaec:	ldr	x0, [sp, #136]
  40aaf0:	mov	x2, x19
  40aaf4:	mov	x1, x23
  40aaf8:	ldr	x0, [x0]
  40aafc:	bl	4036a0 <bfd_sprintf_vma@plt>
  40ab00:	ldr	w0, [sp, #340]
  40ab04:	add	x1, x23, w0, sxtw
  40ab08:	ldrb	w2, [x23, w0, sxtw]
  40ab0c:	mov	x0, x1
  40ab10:	cmp	w2, #0x30
  40ab14:	b.ne	40ab30 <ferror@plt+0x7290>  // b.any
  40ab18:	mov	w3, #0x20                  	// #32
  40ab1c:	nop
  40ab20:	strb	w3, [x0]
  40ab24:	ldrb	w2, [x0, #1]!
  40ab28:	cmp	w2, #0x30
  40ab2c:	b.eq	40ab20 <ferror@plt+0x7280>  // b.none
  40ab30:	cbnz	w2, 40ab3c <ferror@plt+0x729c>
  40ab34:	mov	w2, #0x30                  	// #48
  40ab38:	sturb	w2, [x0, #-1]
  40ab3c:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40ab40:	add	x0, x0, #0x3c0
  40ab44:	bl	4037a0 <printf@plt>
  40ab48:	b	409c8c <ferror@plt+0x63ec>
  40ab4c:	mov	w0, #0x4925                	// #18725
  40ab50:	mov	w20, w1
  40ab54:	movk	w0, #0x2492, lsl #16
  40ab58:	umull	x3, w1, w0
  40ab5c:	mov	x0, x22
  40ab60:	lsr	x4, x3, #32
  40ab64:	sub	w3, w1, w4
  40ab68:	add	w3, w4, w3, lsr #1
  40ab6c:	lsr	w3, w3, #2
  40ab70:	lsl	w4, w3, #3
  40ab74:	sub	w3, w4, w3
  40ab78:	sub	w1, w1, w3
  40ab7c:	and	w1, w1, #0xff
  40ab80:	add	w1, w1, #0x1f
  40ab84:	bl	4037a0 <printf@plt>
  40ab88:	b	40aa50 <ferror@plt+0x71b0>
  40ab8c:	umull	x3, w1, w24
  40ab90:	mov	w20, w1
  40ab94:	mov	x0, x21
  40ab98:	lsr	x4, x3, #32
  40ab9c:	sub	w3, w1, w4
  40aba0:	add	w3, w4, w3, lsr #1
  40aba4:	lsr	w3, w3, #2
  40aba8:	lsl	w4, w3, #3
  40abac:	sub	w3, w4, w3
  40abb0:	sub	w1, w1, w3
  40abb4:	and	w1, w1, #0xff
  40abb8:	add	w1, w1, #0x1f
  40abbc:	bl	4037a0 <printf@plt>
  40abc0:	b	40a780 <ferror@plt+0x6ee0>
  40abc4:	fmov	x0, d4
  40abc8:	cmp	x22, x0
  40abcc:	b.ls	40add4 <ferror@plt+0x7534>  // b.plast
  40abd0:	ldr	x0, [x21, #16]
  40abd4:	b	40a6b0 <ferror@plt+0x6e10>
  40abd8:	ldr	w0, [sp, #336]
  40abdc:	tbnz	w0, #31, 40a2fc <ferror@plt+0x6a5c>
  40abe0:	sxtw	x19, w0
  40abe4:	nop
  40abe8:	ldrb	w1, [x21, x19]
  40abec:	mov	x0, x27
  40abf0:	sub	x19, x19, #0x1
  40abf4:	bl	4037a0 <printf@plt>
  40abf8:	tbz	w19, #31, 40abe8 <ferror@plt+0x7348>
  40abfc:	b	40a2fc <ferror@plt+0x6a5c>
  40ac00:	ldr	x2, [sp, #128]
  40ac04:	and	x1, x1, #0xfffffffffffffffc
  40ac08:	cmp	x2, x0
  40ac0c:	ldr	x2, [sp, #152]
  40ac10:	add	x1, x1, x2
  40ac14:	csel	x0, x1, x0, ne  // ne = any
  40ac18:	ldr	w3, [sp, #112]
  40ac1c:	ldr	w2, [sp, #248]
  40ac20:	ldr	w1, [x26, #208]
  40ac24:	msub	w0, w2, w3, w0
  40ac28:	str	w0, [sp, #252]
  40ac2c:	cbz	w1, 40addc <ferror@plt+0x753c>
  40ac30:	ldp	w1, w0, [sp, #248]
  40ac34:	udiv	w24, w0, w1
  40ac38:	ldr	x0, [sp, #112]
  40ac3c:	add	x19, x24, x0
  40ac40:	mov	x22, x24
  40ac44:	ldr	x0, [sp, #176]
  40ac48:	cmp	x19, x0
  40ac4c:	b.cc	40af08 <ferror@plt+0x7668>  // b.lo, b.ul, b.last
  40ac50:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40ac54:	add	x0, x0, #0x388
  40ac58:	bl	403450 <puts@plt>
  40ac5c:	mov	w24, w22
  40ac60:	ldr	x0, [sp, #184]
  40ac64:	ldr	x1, [sp, #216]
  40ac68:	cmp	x0, x1
  40ac6c:	b.cc	409e28 <ferror@plt+0x6588>  // b.lo, b.ul, b.last
  40ac70:	b	409fe0 <ferror@plt+0x6740>
  40ac74:	fmov	x6, d4
  40ac78:	mov	x5, x2
  40ac7c:	b	40a64c <ferror@plt+0x6dac>
  40ac80:	ldp	x2, x0, [x28]
  40ac84:	adrp	x1, 446000 <warn@@Base+0x49e8>
  40ac88:	add	x1, x1, #0xc98
  40ac8c:	blr	x2
  40ac90:	ldr	x0, [x28, #16]
  40ac94:	mov	x2, x19
  40ac98:	mov	x1, x23
  40ac9c:	ldr	x0, [x0]
  40aca0:	bl	4036a0 <bfd_sprintf_vma@plt>
  40aca4:	ldp	x3, x0, [x28]
  40aca8:	mov	x2, x23
  40acac:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  40acb0:	add	x1, x1, #0x8b0
  40acb4:	blr	x3
  40acb8:	ldr	w0, [x26, #208]
  40acbc:	cbz	w0, 409c74 <ferror@plt+0x63d4>
  40acc0:	mov	w2, #0x5                   	// #5
  40acc4:	adrp	x1, 446000 <warn@@Base+0x49e8>
  40acc8:	mov	x0, #0x0                   	// #0
  40accc:	add	x1, x1, #0xc80
  40acd0:	ldp	x20, x21, [x28]
  40acd4:	bl	403700 <dcgettext@plt>
  40acd8:	ldr	x3, [x28, #48]
  40acdc:	mov	x1, x0
  40ace0:	ldr	x4, [x3, #40]
  40ace4:	mov	x0, x21
  40ace8:	ldr	x2, [x3, #144]
  40acec:	sub	x2, x2, x4
  40acf0:	add	x2, x2, x19
  40acf4:	blr	x20
  40acf8:	b	409c74 <ferror@plt+0x63d4>
  40acfc:	mov	x21, x0
  40ad00:	mov	w19, w0
  40ad04:	mov	x1, x23
  40ad08:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  40ad0c:	add	x0, x0, #0x8b0
  40ad10:	bl	4037a0 <printf@plt>
  40ad14:	b	409de8 <ferror@plt+0x6548>
  40ad18:	mov	x1, x21
  40ad1c:	b	4096d4 <ferror@plt+0x5e34>
  40ad20:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  40ad24:	add	x0, x0, #0x6c0
  40ad28:	bl	4037a0 <printf@plt>
  40ad2c:	b	40ad04 <ferror@plt+0x7464>
  40ad30:	ldr	w19, [sp, #160]
  40ad34:	b	40a38c <ferror@plt+0x6aec>
  40ad38:	cbz	x0, 40ad44 <ferror@plt+0x74a4>
  40ad3c:	ldrb	w0, [x0]
  40ad40:	cbz	w0, 40c514 <ferror@plt+0x8c74>
  40ad44:	cmp	w1, #0x2f
  40ad48:	b.ne	409604 <ferror@plt+0x5d64>  // b.any
  40ad4c:	ldr	x0, [x26, #344]
  40ad50:	cbz	x0, 409604 <ferror@plt+0x5d64>
  40ad54:	ldr	x0, [x26, #352]
  40ad58:	mov	x1, #0x1001                	// #4097
  40ad5c:	add	x0, x0, x1
  40ad60:	bl	4032a0 <xmalloc@plt>
  40ad64:	ldr	x21, [x26, #352]
  40ad68:	mov	x22, x0
  40ad6c:	cbnz	x21, 40b758 <ferror@plt+0x7eb8>
  40ad70:	ldr	w3, [x26, #360]
  40ad74:	add	x21, x22, x21
  40ad78:	cmp	w3, #0x0
  40ad7c:	b.le	40adb0 <ferror@plt+0x7510>
  40ad80:	ldrb	w0, [x20, #1]
  40ad84:	add	x1, x20, #0x1
  40ad88:	cbz	w0, 40adb0 <ferror@plt+0x7510>
  40ad8c:	mov	w2, #0x0                   	// #0
  40ad90:	cmp	w0, #0x2f
  40ad94:	b.ne	40ada0 <ferror@plt+0x7500>  // b.any
  40ad98:	add	w2, w2, #0x1
  40ad9c:	mov	x20, x1
  40ada0:	ldrb	w0, [x1, #1]!
  40ada4:	cmp	w0, #0x0
  40ada8:	ccmp	w3, w2, #0x4, ne  // ne = any
  40adac:	b.gt	40ad90 <ferror@plt+0x74f0>
  40adb0:	mov	x0, x21
  40adb4:	add	x21, x21, #0x1, lsl #12
  40adb8:	mov	x1, x20
  40adbc:	mov	x2, #0x1000                	// #4096
  40adc0:	mov	w24, #0x1                   	// #1
  40adc4:	bl	403730 <strncpy@plt>
  40adc8:	strb	wzr, [x21]
  40adcc:	str	x22, [sp, #456]
  40add0:	b	40960c <ferror@plt+0x5d6c>
  40add4:	fmov	x1, d4
  40add8:	b	40a90c <ferror@plt+0x706c>
  40addc:	udiv	w22, w0, w2
  40ade0:	b	40ac50 <ferror@plt+0x73b0>
  40ade4:	fmov	x1, d4
  40ade8:	b	40a8b0 <ferror@plt+0x7010>
  40adec:	ldr	w1, [x26, #212]
  40adf0:	cbnz	w1, 4091a8 <ferror@plt+0x5908>
  40adf4:	cbnz	w22, 4098f0 <ferror@plt+0x6050>
  40adf8:	ldr	x24, [x0, #40]
  40adfc:	add	x24, x20, x24
  40ae00:	mov	x2, x24
  40ae04:	b	4091a8 <ferror@plt+0x5908>
  40ae08:	ldr	w2, [sp, #404]
  40ae0c:	cmp	x1, w2, uxtw
  40ae10:	b.cc	40ac18 <ferror@plt+0x7378>  // b.lo, b.ul, b.last
  40ae14:	b	409598 <ferror@plt+0x5cf8>
  40ae18:	ldr	x9, [x26, #48]
  40ae1c:	ldr	x3, [sp, #448]
  40ae20:	ldr	x5, [x26, #64]
  40ae24:	sxtw	x1, w3
  40ae28:	cmp	x9, w3, sxtw
  40ae2c:	b.le	40c490 <ferror@plt+0x8bf0>
  40ae30:	ldr	x4, [x5, x1, lsl #3]
  40ae34:	mov	w6, w1
  40ae38:	ldr	x8, [x4, #32]
  40ae3c:	ldr	x7, [x4, #16]
  40ae40:	ldr	x4, [x8, #40]
  40ae44:	add	x4, x4, x7
  40ae48:	cmp	x19, x4
  40ae4c:	b.cs	40b1b0 <ferror@plt+0x7910>  // b.hs, b.nlast
  40ae50:	add	x5, x5, x3, lsl #3
  40ae54:	sub	w6, w6, w3
  40ae58:	str	x5, [x27, #56]
  40ae5c:	str	w6, [x27, #64]
  40ae60:	str	w3, [x27, #80]
  40ae64:	b	409150 <ferror@plt+0x58b0>
  40ae68:	ldr	x2, [sp, #312]
  40ae6c:	ldr	x0, [sp, #448]
  40ae70:	ldr	x1, [x2, #32]
  40ae74:	ldr	x20, [x2, #16]
  40ae78:	ldr	x2, [x1, #40]
  40ae7c:	ldr	x1, [x26, #48]
  40ae80:	add	x2, x2, x20
  40ae84:	ldr	w22, [sp, #136]
  40ae88:	cmp	x0, x1
  40ae8c:	ldr	x19, [sp, #128]
  40ae90:	b.ge	409254 <ferror@plt+0x59b4>  // b.tcont
  40ae94:	ldr	x1, [x26, #64]
  40ae98:	cmp	x19, x2
  40ae9c:	ldr	x28, [x1, x0, lsl #3]
  40aea0:	b.cc	4092d0 <ferror@plt+0x5a30>  // b.lo, b.ul, b.last
  40aea4:	cbz	x28, 40c504 <ferror@plt+0x8c64>
  40aea8:	ldr	x2, [sp, #272]
  40aeac:	ldr	x1, [x28, #32]
  40aeb0:	ldr	x0, [x28, #16]
  40aeb4:	ldr	x2, [x2, #40]
  40aeb8:	ldr	x1, [x1, #40]
  40aebc:	sub	x0, x0, x2
  40aec0:	add	x0, x0, x1
  40aec4:	str	x0, [sp, #176]
  40aec8:	ldr	x1, [sp, #320]
  40aecc:	cmp	x0, x1
  40aed0:	cset	w0, hi  // hi = pmore
  40aed4:	b	4092ec <ferror@plt+0x5a4c>
  40aed8:	ldr	x0, [sp, #464]
  40aedc:	cbnz	x0, 409b68 <ferror@plt+0x62c8>
  40aee0:	b	409bb8 <ferror@plt+0x6318>
  40aee4:	ldr	x1, [sp, #112]
  40aee8:	ldr	x0, [sp, #320]
  40aeec:	cmp	x0, x1
  40aef0:	b.hi	409878 <ferror@plt+0x5fd8>  // b.pmore
  40aef4:	cbz	w22, 409358 <ferror@plt+0x5ab8>
  40aef8:	str	x0, [sp, #176]
  40aefc:	mov	w0, #0x1                   	// #1
  40af00:	str	w0, [sp, #256]
  40af04:	b	4093f8 <ferror@plt+0x5b58>
  40af08:	ldr	x0, [sp, #144]
  40af0c:	mov	w1, w24
  40af10:	ldr	x2, [x0, #144]
  40af14:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40af18:	add	x0, x0, #0x348
  40af1c:	add	x2, x19, x2
  40af20:	bl	4037a0 <printf@plt>
  40af24:	ldr	x0, [sp, #184]
  40af28:	ldr	x1, [sp, #216]
  40af2c:	cmp	x0, x1
  40af30:	b.cc	409e28 <ferror@plt+0x6588>  // b.lo, b.ul, b.last
  40af34:	str	x19, [sp, #112]
  40af38:	b	409518 <ferror@plt+0x5c78>
  40af3c:	str	wzr, [sp, #400]
  40af40:	ldr	w0, [x26, #212]
  40af44:	cbz	w0, 4098f0 <ferror@plt+0x6050>
  40af48:	ldr	x0, [sp, #312]
  40af4c:	ldr	x20, [x0, #16]
  40af50:	ldr	x0, [x0, #32]
  40af54:	b	40adf8 <ferror@plt+0x7558>
  40af58:	mov	x0, x21
  40af5c:	bl	403510 <free@plt>
  40af60:	ldr	x1, [sp, #312]
  40af64:	ldr	x0, [x1, #32]
  40af68:	ldr	x20, [x1, #16]
  40af6c:	ldr	x24, [x0, #40]
  40af70:	add	x24, x20, x24
  40af74:	mov	x2, x24
  40af78:	b	4091a8 <ferror@plt+0x5908>
  40af7c:	add	w1, w4, #0x1
  40af80:	mov	x3, x19
  40af84:	cmp	x19, w1, sxtw
  40af88:	sxtw	x1, w1
  40af8c:	b.ls	40c444 <ferror@plt+0x8ba4>  // b.plast
  40af90:	ldr	x5, [sp, #288]
  40af94:	nop
  40af98:	ldrb	w2, [x24, x1]
  40af9c:	cmp	w2, #0x20
  40afa0:	b.ne	40afac <ferror@plt+0x770c>  // b.any
  40afa4:	strb	w20, [x24, x1]
  40afa8:	strb	w0, [x5, x1]
  40afac:	add	x1, x1, #0x1
  40afb0:	cmp	x19, x1
  40afb4:	b.ne	40af98 <ferror@plt+0x76f8>  // b.any
  40afb8:	ldrb	w1, [x24, x3]
  40afbc:	add	x2, x24, x3
  40afc0:	cmp	w1, #0x20
  40afc4:	b.eq	40b768 <ferror@plt+0x7ec8>  // b.none
  40afc8:	cmp	w1, #0x3e
  40afcc:	b.ne	40afe0 <ferror@plt+0x7740>  // b.any
  40afd0:	mov	w1, #0x58                  	// #88
  40afd4:	strb	w1, [x2]
  40afd8:	ldr	x1, [sp, #288]
  40afdc:	strb	w0, [x1, x3]
  40afe0:	ldrb	w1, [x24, w4, sxtw]
  40afe4:	add	x7, x24, w4, sxtw
  40afe8:	cmp	w1, #0x20
  40afec:	b.ne	40a914 <ferror@plt+0x7074>  // b.any
  40aff0:	ldr	x5, [x21, #24]
  40aff4:	ldr	x1, [x21, #40]
  40aff8:	sub	x3, x5, #0x1
  40affc:	cmp	x22, x1
  40b000:	b.hi	40c2e4 <ferror@plt+0x8a44>  // b.pmore
  40b004:	cbz	x5, 40b0c0 <ferror@plt+0x7820>
  40b008:	cmp	x3, #0x4
  40b00c:	ldr	x8, [x21, #16]
  40b010:	b.ls	40b064 <ferror@plt+0x77c4>  // b.plast
  40b014:	add	x2, x8, x3, lsl #3
  40b018:	lsr	x6, x5, #1
  40b01c:	sub	x2, x2, #0x8
  40b020:	dup	v1.2d, x1
  40b024:	sub	x1, x2, x6, lsl #4
  40b028:	ldr	q0, [x2], #-16
  40b02c:	ext	v0.16b, v0.16b, v0.16b, #8
  40b030:	cmp	x1, x2
  40b034:	cmhi	v2.2d, v1.2d, v0.2d
  40b038:	bit	v1.16b, v0.16b, v2.16b
  40b03c:	b.ne	40b028 <ferror@plt+0x7788>  // b.any
  40b040:	movi	v0.4s, #0x0
  40b044:	and	x1, x5, #0xfffffffffffffffe
  40b048:	sub	x3, x3, x1
  40b04c:	cmp	x5, x1
  40b050:	ext	v0.16b, v1.16b, v0.16b, #8
  40b054:	cmhi	v2.2d, v1.2d, v0.2d
  40b058:	bif	v0.16b, v1.16b, v2.16b
  40b05c:	mov	x1, v0.d[0]
  40b060:	b.eq	40b0c0 <ferror@plt+0x7820>  // b.none
  40b064:	ldr	x5, [x8, x3, lsl #3]
  40b068:	sub	x2, x3, #0x1
  40b06c:	cmp	x1, x5
  40b070:	csel	x1, x1, x5, ls  // ls = plast
  40b074:	cbz	x3, 40b0c0 <ferror@plt+0x7820>
  40b078:	ldr	x5, [x8, x2, lsl #3]
  40b07c:	sub	x6, x3, #0x2
  40b080:	cmp	x1, x5
  40b084:	csel	x1, x1, x5, ls  // ls = plast
  40b088:	cbz	x2, 40b0c0 <ferror@plt+0x7820>
  40b08c:	ldr	x5, [x8, x6, lsl #3]
  40b090:	sub	x2, x3, #0x3
  40b094:	cmp	x1, x5
  40b098:	csel	x1, x1, x5, ls  // ls = plast
  40b09c:	cbz	x6, 40b0c0 <ferror@plt+0x7820>
  40b0a0:	ldr	x5, [x8, x2, lsl #3]
  40b0a4:	sub	x3, x3, #0x4
  40b0a8:	cmp	x1, x5
  40b0ac:	csel	x1, x1, x5, ls  // ls = plast
  40b0b0:	cbz	x2, 40b0c0 <ferror@plt+0x7820>
  40b0b4:	ldr	x2, [x8, x3, lsl #3]
  40b0b8:	cmp	x1, x2
  40b0bc:	csel	x1, x1, x2, ls  // ls = plast
  40b0c0:	cmp	x22, x1
  40b0c4:	mov	w2, #0x2b                  	// #43
  40b0c8:	mov	w1, #0x2f                  	// #47
  40b0cc:	csel	w1, w1, w2, eq  // eq = none
  40b0d0:	strb	w1, [x7]
  40b0d4:	b	40a990 <ferror@plt+0x70f0>
  40b0d8:	cbz	x1, 40b320 <ferror@plt+0x7a80>
  40b0dc:	mov	x0, x1
  40b0e0:	b	40b0f0 <ferror@plt+0x7850>
  40b0e4:	ldr	x4, [sp, #120]
  40b0e8:	ldrh	w3, [x4, w3, sxtw #1]
  40b0ec:	tbnz	w3, #1, 40c298 <ferror@plt+0x89f8>
  40b0f0:	ldrb	w3, [x0], #1
  40b0f4:	cbnz	w3, 40b0e4 <ferror@plt+0x7844>
  40b0f8:	adrp	x0, 446000 <warn@@Base+0x49e8>
  40b0fc:	add	x0, x0, #0xf20
  40b100:	bl	4037a0 <printf@plt>
  40b104:	b	40967c <ferror@plt+0x5ddc>
  40b108:	ldr	x0, [sp, #504]
  40b10c:	mov	x27, x28
  40b110:	ldr	w25, [sp, #160]
  40b114:	cbnz	x0, 40b520 <ferror@plt+0x7c80>
  40b118:	tbnz	w25, #31, 40a000 <ferror@plt+0x6760>
  40b11c:	mov	w2, #0x5                   	// #5
  40b120:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40b124:	mov	x0, #0x0                   	// #0
  40b128:	add	x1, x1, #0x3e8
  40b12c:	bl	403700 <dcgettext@plt>
  40b130:	mov	w1, w25
  40b134:	bl	440148 <ferror@plt+0x3c8a8>
  40b138:	mov	w0, #0x1                   	// #1
  40b13c:	str	w0, [x26, #8]
  40b140:	b	40a000 <ferror@plt+0x6760>
  40b144:	ldp	x0, x3, [sp, #136]
  40b148:	ldr	w2, [sp, #248]
  40b14c:	ldr	x1, [x3, #56]
  40b150:	ldr	x0, [x0]
  40b154:	udiv	x2, x1, x2
  40b158:	add	x1, sp, #0x208
  40b15c:	ldr	x3, [x3, #40]
  40b160:	add	x2, x2, x3
  40b164:	bl	4036a0 <bfd_sprintf_vma@plt>
  40b168:	ldrb	w0, [sp, #520]
  40b16c:	cmp	w0, #0x30
  40b170:	b.ne	409478 <ferror@plt+0x5bd8>  // b.any
  40b174:	add	x0, sp, #0x208
  40b178:	mov	w2, #0x0                   	// #0
  40b17c:	nop
  40b180:	ldrb	w1, [x0, #1]!
  40b184:	mov	w3, w2
  40b188:	add	w2, w2, #0x1
  40b18c:	cmp	w1, #0x30
  40b190:	b.eq	40b180 <ferror@plt+0x78e0>  // b.none
  40b194:	cbnz	w1, 40b1a4 <ferror@plt+0x7904>
  40b198:	ldr	x0, [sp, #144]
  40b19c:	ldr	x0, [x0, #40]
  40b1a0:	cbnz	x0, 409478 <ferror@plt+0x5bd8>
  40b1a4:	and	w0, w3, #0xfffffffc
  40b1a8:	str	w0, [sp, #340]
  40b1ac:	b	409478 <ferror@plt+0x5bd8>
  40b1b0:	add	w6, w1, #0x1
  40b1b4:	add	x1, x1, #0x1
  40b1b8:	cmp	x9, x1
  40b1bc:	b.ne	40ae30 <ferror@plt+0x7590>  // b.any
  40b1c0:	b	40ae50 <ferror@plt+0x75b0>
  40b1c4:	ldr	x0, [sp, #312]
  40b1c8:	ldr	w0, [x0, #24]
  40b1cc:	tbz	w0, #3, 40b4e8 <ferror@plt+0x7c48>
  40b1d0:	mov	w22, #0x0                   	// #0
  40b1d4:	b	4091a8 <ferror@plt+0x5908>
  40b1d8:	mov	w0, #0xffffffff            	// #-1
  40b1dc:	str	xzr, [sp, #264]
  40b1e0:	str	w0, [sp, #388]
  40b1e4:	b	4094dc <ferror@plt+0x5c3c>
  40b1e8:	ldr	w0, [x26, #36]
  40b1ec:	cmp	w0, w3
  40b1f0:	b.ne	409648 <ferror@plt+0x5da8>  // b.any
  40b1f4:	b	40967c <ferror@plt+0x5ddc>
  40b1f8:	mov	x6, #0x0                   	// #0
  40b1fc:	strb	wzr, [x23, x6]
  40b200:	b	409dbc <ferror@plt+0x651c>
  40b204:	mov	x0, x20
  40b208:	bl	4053b8 <ferror@plt+0x1b18>
  40b20c:	mov	x20, x0
  40b210:	b	409960 <ferror@plt+0x60c0>
  40b214:	mov	x25, x1
  40b218:	cbnz	w24, 40c3b8 <ferror@plt+0x8b18>
  40b21c:	mov	x2, x23
  40b220:	mov	x1, x25
  40b224:	mov	x0, x25
  40b228:	bl	405100 <ferror@plt+0x1860>
  40b22c:	mov	x21, x0
  40b230:	cbz	x0, 40b5e4 <ferror@plt+0x7d44>
  40b234:	mov	x0, x19
  40b238:	bl	4031a0 <bfd_get_mtime@plt>
  40b23c:	ldr	x1, [sp, #608]
  40b240:	cmp	x0, x1
  40b244:	b.ge	409788 <ferror@plt+0x5ee8>  // b.tcont
  40b248:	mov	w2, #0x5                   	// #5
  40b24c:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40b250:	mov	x0, #0x0                   	// #0
  40b254:	add	x1, x1, #0x438
  40b258:	bl	403700 <dcgettext@plt>
  40b25c:	mov	x1, x25
  40b260:	bl	441618 <warn@@Base>
  40b264:	b	409788 <ferror@plt+0x5ee8>
  40b268:	ldp	x2, x0, [x27]
  40b26c:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  40b270:	add	x1, x1, #0x670
  40b274:	blr	x2
  40b278:	ldr	x1, [sp, #272]
  40b27c:	mov	x3, x19
  40b280:	ldr	x0, [sp, #344]
  40b284:	mov	x4, x27
  40b288:	mov	w5, #0x0                   	// #0
  40b28c:	mov	x2, #0x0                   	// #0
  40b290:	bl	4067b0 <ferror@plt+0x2f10>
  40b294:	ldp	x2, x0, [x27]
  40b298:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  40b29c:	add	x1, x1, #0x840
  40b2a0:	blr	x2
  40b2a4:	ldr	x1, [sp, #112]
  40b2a8:	ldr	x0, [sp, #320]
  40b2ac:	cmp	x0, x1
  40b2b0:	b.hi	409878 <ferror@plt+0x5fd8>  // b.pmore
  40b2b4:	b	40aef8 <ferror@plt+0x7658>
  40b2b8:	mov	w2, #0x5                   	// #5
  40b2bc:	adrp	x1, 446000 <warn@@Base+0x49e8>
  40b2c0:	mov	x0, #0x0                   	// #0
  40b2c4:	add	x1, x1, #0xea0
  40b2c8:	bl	403700 <dcgettext@plt>
  40b2cc:	mov	x19, x0
  40b2d0:	ldr	x1, [sp, #272]
  40b2d4:	ldr	x20, [x1]
  40b2d8:	bl	403260 <bfd_get_error@plt>
  40b2dc:	bl	4036e0 <bfd_errmsg@plt>
  40b2e0:	mov	x2, x0
  40b2e4:	mov	x1, x20
  40b2e8:	mov	x0, x19
  40b2ec:	bl	440148 <ferror@plt+0x3c8a8>
  40b2f0:	b	408eb8 <ferror@plt+0x5618>
  40b2f4:	mov	x0, x21
  40b2f8:	bl	403510 <free@plt>
  40b2fc:	ldr	w0, [x26, #212]
  40b300:	cbnz	w0, 40b52c <ferror@plt+0x7c8c>
  40b304:	mov	w0, #0x2                   	// #2
  40b308:	str	w0, [sp, #400]
  40b30c:	b	4098f0 <ferror@plt+0x6050>
  40b310:	mov	x0, x1
  40b314:	bl	4053b8 <ferror@plt+0x1b18>
  40b318:	mov	x1, x0
  40b31c:	b	40907c <ferror@plt+0x57dc>
  40b320:	adrp	x1, 446000 <warn@@Base+0x49e8>
  40b324:	add	x1, x1, #0xed0
  40b328:	b	40b0f8 <ferror@plt+0x7858>
  40b32c:	adrp	x1, 446000 <warn@@Base+0x49e8>
  40b330:	add	x1, x1, #0xed0
  40b334:	b	409670 <ferror@plt+0x5dd0>
  40b338:	b.ne	409d2c <ferror@plt+0x648c>  // b.any
  40b33c:	orr	x1, x1, #0x80000000
  40b340:	str	x1, [x28, #88]
  40b344:	ldr	x1, [sp, #136]
  40b348:	str	x6, [x1, #40]
  40b34c:	b	409d2c <ferror@plt+0x648c>
  40b350:	add	w1, w4, #0x1
  40b354:	mov	x5, x19
  40b358:	cmp	x19, w1, sxtw
  40b35c:	sxtw	x1, w1
  40b360:	b.ls	40c4a0 <ferror@plt+0x8c00>  // b.plast
  40b364:	ldr	x6, [sp, #288]
  40b368:	ldrb	w2, [x24, x1]
  40b36c:	cmp	w2, #0x20
  40b370:	b.ne	40b37c <ferror@plt+0x7adc>  // b.any
  40b374:	strb	w20, [x24, x1]
  40b378:	strb	w0, [x6, x1]
  40b37c:	add	x1, x1, #0x1
  40b380:	cmp	x19, x1
  40b384:	b.ne	40b368 <ferror@plt+0x7ac8>  // b.any
  40b388:	ldrb	w1, [x24, x5]
  40b38c:	add	x2, x24, x5
  40b390:	cmp	w1, #0x20
  40b394:	b.eq	40b584 <ferror@plt+0x7ce4>  // b.none
  40b398:	cmp	w1, #0x2d
  40b39c:	b.ne	40b3b0 <ferror@plt+0x7b10>  // b.any
  40b3a0:	mov	w1, #0x58                  	// #88
  40b3a4:	strb	w1, [x2]
  40b3a8:	ldr	x1, [sp, #288]
  40b3ac:	strb	w0, [x1, x5]
  40b3b0:	ldrb	w1, [x3]
  40b3b4:	cmp	w1, #0x20
  40b3b8:	b.ne	40a914 <ferror@plt+0x7074>  // b.any
  40b3bc:	ldr	x9, [x21, #24]
  40b3c0:	ldr	x2, [x21, #40]
  40b3c4:	sub	x5, x9, #0x1
  40b3c8:	cbz	x9, 40c4e8 <ferror@plt+0x8c48>
  40b3cc:	cmp	x5, #0x4
  40b3d0:	ldr	x7, [x21, #16]
  40b3d4:	b.ls	40c4f8 <ferror@plt+0x8c58>  // b.plast
  40b3d8:	dup	v2.2d, x2
  40b3dc:	lsl	x6, x5, #3
  40b3e0:	sub	x1, x6, #0x8
  40b3e4:	lsr	x10, x9, #1
  40b3e8:	add	x1, x7, x1
  40b3ec:	sub	x8, x1, x10, lsl #4
  40b3f0:	mov	v1.16b, v2.16b
  40b3f4:	ldr	q0, [x1], #-16
  40b3f8:	ext	v0.16b, v0.16b, v0.16b, #8
  40b3fc:	cmp	x8, x1
  40b400:	cmhi	v3.2d, v1.2d, v0.2d
  40b404:	bit	v1.16b, v0.16b, v3.16b
  40b408:	b.ne	40b3f4 <ferror@plt+0x7b54>  // b.any
  40b40c:	movi	v3.4s, #0x0
  40b410:	and	x12, x9, #0xfffffffffffffffe
  40b414:	cmp	x9, x12
  40b418:	sub	x8, x5, x12
  40b41c:	ext	v3.16b, v1.16b, v3.16b, #8
  40b420:	cmhi	v0.2d, v1.2d, v3.2d
  40b424:	bit	v1.16b, v3.16b, v0.16b
  40b428:	mov	x11, v1.d[0]
  40b42c:	b.eq	40c4d8 <ferror@plt+0x8c38>  // b.none
  40b430:	ldr	x1, [x7, x8, lsl #3]
  40b434:	sub	x6, x8, #0x1
  40b438:	cmp	x1, x11
  40b43c:	csel	x1, x1, x11, ls  // ls = plast
  40b440:	cbz	x8, 40b48c <ferror@plt+0x7bec>
  40b444:	ldr	x11, [x7, x6, lsl #3]
  40b448:	sub	x10, x8, #0x2
  40b44c:	cmp	x1, x11
  40b450:	csel	x1, x1, x11, ls  // ls = plast
  40b454:	cbz	x6, 40b48c <ferror@plt+0x7bec>
  40b458:	ldr	x11, [x7, x10, lsl #3]
  40b45c:	sub	x6, x8, #0x3
  40b460:	cmp	x1, x11
  40b464:	csel	x1, x1, x11, ls  // ls = plast
  40b468:	cbz	x10, 40b48c <ferror@plt+0x7bec>
  40b46c:	ldr	x10, [x7, x6, lsl #3]
  40b470:	sub	x8, x8, #0x4
  40b474:	cmp	x1, x10
  40b478:	csel	x1, x1, x10, ls  // ls = plast
  40b47c:	cbz	x6, 40b48c <ferror@plt+0x7bec>
  40b480:	ldr	x6, [x7, x8, lsl #3]
  40b484:	cmp	x1, x6
  40b488:	csel	x1, x1, x6, ls  // ls = plast
  40b48c:	cmp	x22, x1
  40b490:	b.hi	40b674 <ferror@plt+0x7dd4>  // b.pmore
  40b494:	mov	w1, #0x2f                  	// #47
  40b498:	b	40a98c <ferror@plt+0x70ec>
  40b49c:	ldr	x0, [x1, #880]
  40b4a0:	cbz	x0, 4090d4 <ferror@plt+0x5834>
  40b4a4:	ldrb	w1, [x0, #929]
  40b4a8:	tbz	w1, #0, 4090d4 <ferror@plt+0x5834>
  40b4ac:	ldr	x0, [x0, #784]
  40b4b0:	mov	x1, #0x1                   	// #1
  40b4b4:	ldrb	w0, [x0, #10]
  40b4b8:	sub	w0, w0, #0x1
  40b4bc:	lsl	x0, x1, x0
  40b4c0:	str	x0, [sp, #360]
  40b4c4:	lsl	x0, x0, #1
  40b4c8:	sub	x0, x0, #0x1
  40b4cc:	str	x0, [sp, #368]
  40b4d0:	b	4090d4 <ferror@plt+0x5834>
  40b4d4:	udiv	w0, w0, w1
  40b4d8:	ldr	x1, [sp, #112]
  40b4dc:	add	x0, x1, x0
  40b4e0:	str	x0, [sp, #112]
  40b4e4:	b	409fec <ferror@plt+0x674c>
  40b4e8:	ldr	w0, [x26, #212]
  40b4ec:	cbz	w0, 4098f0 <ferror@plt+0x6050>
  40b4f0:	b	4091a8 <ferror@plt+0x5908>
  40b4f4:	ldr	x0, [sp, #392]
  40b4f8:	mov	x1, x20
  40b4fc:	ldr	w2, [x0, #4]
  40b500:	ldr	x0, [sp, #344]
  40b504:	bl	4035e0 <bfd_demangle@plt>
  40b508:	mov	x21, x0
  40b50c:	cbz	x0, 40b668 <ferror@plt+0x7dc8>
  40b510:	mov	x20, x0
  40b514:	ldr	x0, [sp, #352]
  40b518:	ldr	x1, [x0, #48]
  40b51c:	b	4098ac <ferror@plt+0x600c>
  40b520:	ldr	x0, [sp, #496]
  40b524:	bl	403450 <puts@plt>
  40b528:	b	40b118 <ferror@plt+0x7878>
  40b52c:	ldr	x1, [sp, #312]
  40b530:	mov	w22, #0x1                   	// #1
  40b534:	ldr	x0, [x1, #32]
  40b538:	ldr	x20, [x1, #16]
  40b53c:	mov	w1, #0x2                   	// #2
  40b540:	ldr	x24, [x0, #40]
  40b544:	str	w1, [sp, #400]
  40b548:	add	x24, x20, x24
  40b54c:	mov	x2, x24
  40b550:	b	4091a8 <ferror@plt+0x5908>
  40b554:	ldr	w4, [sp, #248]
  40b558:	sdiv	w1, w1, w4
  40b55c:	sxtw	x1, w1
  40b560:	b	40a0f0 <ferror@plt+0x6850>
  40b564:	ldr	x0, [x20, #32]
  40b568:	mov	w22, #0x1                   	// #1
  40b56c:	ldr	x20, [x20, #16]
  40b570:	ldr	x24, [x0, #40]
  40b574:	str	w22, [sp, #400]
  40b578:	add	x24, x20, x24
  40b57c:	mov	x2, x24
  40b580:	b	4091a8 <ferror@plt+0x5908>
  40b584:	mov	w1, #0x3e                  	// #62
  40b588:	strb	w1, [x24, x5]
  40b58c:	ldr	x1, [sp, #288]
  40b590:	strb	w0, [x1, x5]
  40b594:	b	40b3b0 <ferror@plt+0x7b10>
  40b598:	bl	4032a0 <xmalloc@plt>
  40b59c:	mov	x2, x0
  40b5a0:	str	x0, [sp, #184]
  40b5a4:	ldr	x3, [x26, #72]
  40b5a8:	ldr	x1, [sp, #272]
  40b5ac:	ldr	x0, [sp, #344]
  40b5b0:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  40b5b4:	mov	x1, x0
  40b5b8:	tbnz	x0, #63, 40c520 <ferror@plt+0x8c80>
  40b5bc:	ldr	x0, [sp, #184]
  40b5c0:	adrp	x3, 404000 <ferror@plt+0x760>
  40b5c4:	add	x3, x3, #0x3c0
  40b5c8:	str	xzr, [sp, #240]
  40b5cc:	str	x0, [sp, #408]
  40b5d0:	add	x2, x0, x1, lsl #3
  40b5d4:	str	x2, [sp, #216]
  40b5d8:	mov	x2, #0x8                   	// #8
  40b5dc:	bl	4030f0 <qsort@plt>
  40b5e0:	b	408fac <ferror@plt+0x570c>
  40b5e4:	ldr	w0, [x26, #368]
  40b5e8:	cbz	w0, 409b60 <ferror@plt+0x62c0>
  40b5ec:	mov	x0, x25
  40b5f0:	bl	403330 <lbasename@plt>
  40b5f4:	ldr	w1, [x26, #368]
  40b5f8:	mov	x20, x0
  40b5fc:	cmp	w1, #0x0
  40b600:	b.le	409b60 <ferror@plt+0x62c0>
  40b604:	adrp	x21, 447000 <warn@@Base+0x59e8>
  40b608:	add	x0, x21, #0x3b0
  40b60c:	mov	x21, x0
  40b610:	mov	x27, #0x0                   	// #0
  40b614:	b	40b630 <ferror@plt+0x7d90>
  40b618:	mov	x0, x24
  40b61c:	bl	403510 <free@plt>
  40b620:	ldr	w0, [x26, #368]
  40b624:	add	x27, x27, #0x1
  40b628:	cmp	w0, w27
  40b62c:	b.le	409b60 <ferror@plt+0x62c0>
  40b630:	ldr	x0, [x26, #376]
  40b634:	mov	x3, #0x0                   	// #0
  40b638:	mov	x2, x20
  40b63c:	mov	x1, x21
  40b640:	ldr	x0, [x0, x27, lsl #3]
  40b644:	bl	403210 <concat@plt>
  40b648:	mov	x24, x0
  40b64c:	mov	x1, x0
  40b650:	mov	x2, x23
  40b654:	mov	x0, x25
  40b658:	bl	405100 <ferror@plt+0x1860>
  40b65c:	cbz	x0, 40b618 <ferror@plt+0x7d78>
  40b660:	mov	x21, x0
  40b664:	b	40b234 <ferror@plt+0x7994>
  40b668:	ldr	x0, [sp, #352]
  40b66c:	ldr	x1, [x0, #48]
  40b670:	b	4098ac <ferror@plt+0x600c>
  40b674:	cmp	x5, #0x4
  40b678:	b.ls	40b6d4 <ferror@plt+0x7e34>  // b.plast
  40b67c:	dup	v2.2d, x2
  40b680:	lsl	x6, x5, #3
  40b684:	lsr	x10, x9, #1
  40b688:	and	x12, x9, #0xfffffffffffffffe
  40b68c:	mov	v0.16b, v2.16b
  40b690:	sub	x1, x6, #0x8
  40b694:	add	x1, x7, x1
  40b698:	sub	x10, x1, x10, lsl #4
  40b69c:	ldr	q1, [x1], #-16
  40b6a0:	ext	v1.16b, v1.16b, v1.16b, #8
  40b6a4:	cmp	x10, x1
  40b6a8:	cmhi	v2.2d, v1.2d, v0.2d
  40b6ac:	bit	v0.16b, v1.16b, v2.16b
  40b6b0:	b.ne	40b69c <ferror@plt+0x7dfc>  // b.any
  40b6b4:	movi	v1.4s, #0x0
  40b6b8:	sub	x5, x5, x12
  40b6bc:	cmp	x9, x12
  40b6c0:	ext	v1.16b, v0.16b, v1.16b, #8
  40b6c4:	cmhi	v2.2d, v1.2d, v0.2d
  40b6c8:	bit	v0.16b, v1.16b, v2.16b
  40b6cc:	mov	x2, v0.d[0]
  40b6d0:	b.eq	40b730 <ferror@plt+0x7e90>  // b.none
  40b6d4:	ldr	x6, [x7, x5, lsl #3]
  40b6d8:	sub	x1, x5, #0x1
  40b6dc:	cmp	x2, x6
  40b6e0:	csel	x2, x2, x6, cs  // cs = hs, nlast
  40b6e4:	cbz	x5, 40b730 <ferror@plt+0x7e90>
  40b6e8:	ldr	x8, [x7, x1, lsl #3]
  40b6ec:	sub	x6, x5, #0x2
  40b6f0:	cmp	x2, x8
  40b6f4:	csel	x2, x2, x8, cs  // cs = hs, nlast
  40b6f8:	cbz	x1, 40b730 <ferror@plt+0x7e90>
  40b6fc:	ldr	x8, [x7, x6, lsl #3]
  40b700:	sub	x1, x5, #0x3
  40b704:	cmp	x2, x8
  40b708:	csel	x2, x2, x8, cs  // cs = hs, nlast
  40b70c:	cbz	x6, 40b730 <ferror@plt+0x7e90>
  40b710:	ldr	x6, [x7, x1, lsl #3]
  40b714:	sub	x5, x5, #0x4
  40b718:	cmp	x2, x6
  40b71c:	csel	x2, x2, x6, cs  // cs = hs, nlast
  40b720:	cbz	x1, 40b730 <ferror@plt+0x7e90>
  40b724:	ldr	x1, [x7, x5, lsl #3]
  40b728:	cmp	x2, x1
  40b72c:	csel	x2, x2, x1, cs  // cs = hs, nlast
  40b730:	cmp	x22, x2
  40b734:	mov	w1, #0x3e                  	// #62
  40b738:	b.cc	40a98c <ferror@plt+0x70ec>  // b.lo, b.ul, b.last
  40b73c:	mov	w1, #0x5c                  	// #92
  40b740:	b	40a98c <ferror@plt+0x70ec>
  40b744:	ldr	x0, [sp, #160]
  40b748:	bl	4037a0 <printf@plt>
  40b74c:	b	40982c <ferror@plt+0x5f8c>
  40b750:	ldr	x1, [x24, #3800]
  40b754:	b	409840 <ferror@plt+0x5fa0>
  40b758:	ldr	x1, [x26, #344]
  40b75c:	mov	x2, x21
  40b760:	bl	402f70 <memcpy@plt>
  40b764:	b	40ad70 <ferror@plt+0x74d0>
  40b768:	ldr	x1, [sp, #288]
  40b76c:	strb	w20, [x24, x3]
  40b770:	strb	w0, [x1, x3]
  40b774:	b	40afe0 <ferror@plt+0x7740>
  40b778:	adrp	x2, 471000 <_sch_istable+0x1478>
  40b77c:	adrp	x1, 403000 <exit@plt>
  40b780:	ldr	x0, [sp, #496]
  40b784:	add	x1, x1, #0x880
  40b788:	ldr	x2, [x2, #3800]
  40b78c:	stp	x1, x2, [x27]
  40b790:	ldr	x28, [sp, #128]
  40b794:	bl	403510 <free@plt>
  40b798:	cbz	x22, 40b850 <ferror@plt+0x7fb0>
  40b79c:	mov	x20, x22
  40b7a0:	ldr	x19, [x20]
  40b7a4:	cbnz	x19, 40b7b4 <ferror@plt+0x7f14>
  40b7a8:	b	40b850 <ferror@plt+0x7fb0>
  40b7ac:	ldr	x19, [x19]
  40b7b0:	cbz	x19, 40b848 <ferror@plt+0x7fa8>
  40b7b4:	ldr	x0, [x19, #40]
  40b7b8:	ldr	x1, [x20, #40]
  40b7bc:	cmp	x1, x0
  40b7c0:	b.ne	40b7ac <ferror@plt+0x7f0c>  // b.any
  40b7c4:	ldp	x0, x2, [x20, #24]
  40b7c8:	ldr	x1, [x19, #24]
  40b7cc:	add	x0, x1, x0
  40b7d0:	cmp	x0, x2
  40b7d4:	b.hi	40bba0 <ferror@plt+0x8300>  // b.pmore
  40b7d8:	ldr	x0, [x19, #16]
  40b7dc:	cbz	x1, 40b80c <ferror@plt+0x7f6c>
  40b7e0:	ldr	x4, [x20, #16]
  40b7e4:	mov	x1, #0x0                   	// #0
  40b7e8:	ldr	x2, [x20, #24]
  40b7ec:	add	x3, x2, #0x1
  40b7f0:	str	x3, [x20, #24]
  40b7f4:	ldr	x3, [x0, x1, lsl #3]
  40b7f8:	str	x3, [x4, x2, lsl #3]
  40b7fc:	add	x1, x1, #0x1
  40b800:	ldr	x2, [x19, #24]
  40b804:	cmp	x1, x2
  40b808:	b.cc	40b7e8 <ferror@plt+0x7f48>  // b.lo, b.ul, b.last
  40b80c:	ldp	x1, x21, [x19]
  40b810:	mov	x2, x21
  40b814:	cbz	x1, 40b820 <ferror@plt+0x7f80>
  40b818:	str	x21, [x1, #8]
  40b81c:	ldr	x2, [x19, #8]
  40b820:	cbz	x2, 40bbc4 <ferror@plt+0x8324>
  40b824:	str	x1, [x2]
  40b828:	cbz	x0, 40b830 <ferror@plt+0x7f90>
  40b82c:	bl	403510 <free@plt>
  40b830:	mov	x0, x19
  40b834:	mov	x19, x21
  40b838:	bl	403510 <free@plt>
  40b83c:	ldr	x19, [x19]
  40b840:	cbnz	x19, 40b7b4 <ferror@plt+0x7f14>
  40b844:	nop
  40b848:	ldr	x20, [x20]
  40b84c:	cbnz	x20, 40b7a0 <ferror@plt+0x7f00>
  40b850:	ldr	d8, [sp, #96]
  40b854:	movi	v4.4s, #0x0
  40b858:	mov	x15, x22
  40b85c:	nop
  40b860:	cbz	x22, 40bdb4 <ferror@plt+0x8514>
  40b864:	ldr	x10, [x22, #24]
  40b868:	ldr	x11, [x22]
  40b86c:	sub	x3, x10, #0x1
  40b870:	ldr	x2, [x22, #40]
  40b874:	cbz	x10, 40b9ec <ferror@plt+0x814c>
  40b878:	cmp	x3, #0x4
  40b87c:	ldr	x5, [x22, #16]
  40b880:	b.ls	40bd9c <ferror@plt+0x84fc>  // b.plast
  40b884:	dup	v1.2d, x2
  40b888:	lsl	x0, x3, #3
  40b88c:	sub	x1, x0, #0x8
  40b890:	lsr	x4, x10, #1
  40b894:	add	x1, x5, x1
  40b898:	sub	x6, x1, x4, lsl #4
  40b89c:	mov	v2.16b, v1.16b
  40b8a0:	ldr	q0, [x1], #-16
  40b8a4:	ext	v0.16b, v0.16b, v0.16b, #8
  40b8a8:	cmp	x6, x1
  40b8ac:	cmhi	v3.2d, v0.2d, v2.2d
  40b8b0:	bit	v2.16b, v0.16b, v3.16b
  40b8b4:	b.ne	40b8a0 <ferror@plt+0x8000>  // b.any
  40b8b8:	ext	v3.16b, v2.16b, v4.16b, #8
  40b8bc:	and	x6, x10, #0xfffffffffffffffe
  40b8c0:	cmp	x10, x6
  40b8c4:	sub	x8, x3, x6
  40b8c8:	cmhi	v0.2d, v3.2d, v2.2d
  40b8cc:	bit	v2.16b, v3.16b, v0.16b
  40b8d0:	mov	x1, v2.d[0]
  40b8d4:	b.eq	40b94c <ferror@plt+0x80ac>  // b.none
  40b8d8:	ldr	x9, [x5, x8, lsl #3]
  40b8dc:	sub	x7, x8, #0x1
  40b8e0:	cmp	x1, x9
  40b8e4:	csel	x1, x1, x9, cs  // cs = hs, nlast
  40b8e8:	cbz	x8, 40b94c <ferror@plt+0x80ac>
  40b8ec:	ldr	x0, [x5, x7, lsl #3]
  40b8f0:	sub	x4, x7, #0x1
  40b8f4:	cmp	x1, x0
  40b8f8:	csel	x1, x1, x0, cs  // cs = hs, nlast
  40b8fc:	cbz	x7, 40b934 <ferror@plt+0x8094>
  40b900:	ldr	x0, [x5, x4, lsl #3]
  40b904:	sub	x6, x7, #0x2
  40b908:	cmp	x1, x0
  40b90c:	csel	x1, x1, x0, cs  // cs = hs, nlast
  40b910:	cbz	x4, 40b934 <ferror@plt+0x8094>
  40b914:	ldr	x0, [x5, x6, lsl #3]
  40b918:	sub	x7, x7, #0x3
  40b91c:	cmp	x1, x0
  40b920:	csel	x1, x1, x0, cs  // cs = hs, nlast
  40b924:	cbz	x6, 40b934 <ferror@plt+0x8094>
  40b928:	ldr	x0, [x5, x7, lsl #3]
  40b92c:	cmp	x1, x0
  40b930:	csel	x1, x1, x0, cs  // cs = hs, nlast
  40b934:	cmp	x3, #0x4
  40b938:	b.ls	40b98c <ferror@plt+0x80ec>  // b.plast
  40b93c:	dup	v1.2d, x2
  40b940:	lsl	x0, x3, #3
  40b944:	lsr	x4, x10, #1
  40b948:	and	x6, x10, #0xfffffffffffffffe
  40b94c:	sub	x0, x0, #0x8
  40b950:	add	x0, x5, x0
  40b954:	sub	x2, x0, x4, lsl #4
  40b958:	ldr	q0, [x0], #-16
  40b95c:	ext	v0.16b, v0.16b, v0.16b, #8
  40b960:	cmp	x2, x0
  40b964:	cmhi	v2.2d, v1.2d, v0.2d
  40b968:	bit	v1.16b, v0.16b, v2.16b
  40b96c:	b.ne	40b958 <ferror@plt+0x80b8>  // b.any
  40b970:	ext	v2.16b, v1.16b, v4.16b, #8
  40b974:	sub	x3, x3, x6
  40b978:	cmp	x10, x6
  40b97c:	cmhi	v0.2d, v1.2d, v2.2d
  40b980:	bit	v1.16b, v2.16b, v0.16b
  40b984:	mov	x2, v1.d[0]
  40b988:	b.eq	40b9e8 <ferror@plt+0x8148>  // b.none
  40b98c:	ldr	x0, [x5, x3, lsl #3]
  40b990:	sub	x4, x3, #0x1
  40b994:	cmp	x2, x0
  40b998:	csel	x2, x2, x0, ls  // ls = plast
  40b99c:	cbz	x3, 40b9e8 <ferror@plt+0x8148>
  40b9a0:	ldr	x0, [x5, x4, lsl #3]
  40b9a4:	sub	x6, x3, #0x2
  40b9a8:	cmp	x2, x0
  40b9ac:	csel	x2, x2, x0, ls  // ls = plast
  40b9b0:	cbz	x4, 40b9e8 <ferror@plt+0x8148>
  40b9b4:	ldr	x0, [x5, x6, lsl #3]
  40b9b8:	sub	x4, x3, #0x3
  40b9bc:	cmp	x2, x0
  40b9c0:	csel	x2, x2, x0, ls  // ls = plast
  40b9c4:	cbz	x6, 40b9e8 <ferror@plt+0x8148>
  40b9c8:	ldr	x0, [x5, x4, lsl #3]
  40b9cc:	sub	x3, x3, #0x4
  40b9d0:	cmp	x2, x0
  40b9d4:	csel	x2, x2, x0, ls  // ls = plast
  40b9d8:	cbz	x4, 40b9e8 <ferror@plt+0x8148>
  40b9dc:	ldr	x0, [x5, x3, lsl #3]
  40b9e0:	cmp	x2, x0
  40b9e4:	csel	x2, x2, x0, ls  // ls = plast
  40b9e8:	sub	x10, x1, x2
  40b9ec:	cbz	x11, 40bdb4 <ferror@plt+0x8514>
  40b9f0:	mov	x13, x22
  40b9f4:	mov	x5, x11
  40b9f8:	ldr	x4, [x5, #24]
  40b9fc:	ldr	x7, [x5, #40]
  40ba00:	sub	x6, x4, #0x1
  40ba04:	cbz	x4, 40bbd8 <ferror@plt+0x8338>
  40ba08:	cmp	x6, #0x4
  40ba0c:	ldr	x3, [x5, #16]
  40ba10:	b.ls	40bbe0 <ferror@plt+0x8340>  // b.plast
  40ba14:	dup	v0.2d, x7
  40ba18:	lsl	x2, x6, #3
  40ba1c:	sub	x0, x2, #0x8
  40ba20:	lsr	x8, x4, #1
  40ba24:	add	x0, x3, x0
  40ba28:	sub	x1, x0, x8, lsl #4
  40ba2c:	mov	v1.16b, v0.16b
  40ba30:	ldr	q2, [x0], #-16
  40ba34:	ext	v2.16b, v2.16b, v2.16b, #8
  40ba38:	cmp	x1, x0
  40ba3c:	cmhi	v3.2d, v2.2d, v1.2d
  40ba40:	bit	v1.16b, v2.16b, v3.16b
  40ba44:	b.ne	40ba30 <ferror@plt+0x8190>  // b.any
  40ba48:	ext	v3.16b, v1.16b, v4.16b, #8
  40ba4c:	and	x0, x4, #0xfffffffffffffffe
  40ba50:	cmp	x4, x0
  40ba54:	sub	x12, x6, x0
  40ba58:	cmhi	v2.2d, v3.2d, v1.2d
  40ba5c:	bit	v1.16b, v3.16b, v2.16b
  40ba60:	mov	x1, v1.d[0]
  40ba64:	b.eq	40badc <ferror@plt+0x823c>  // b.none
  40ba68:	ldr	x14, [x3, x12, lsl #3]
  40ba6c:	sub	x9, x12, #0x1
  40ba70:	cmp	x1, x14
  40ba74:	csel	x1, x1, x14, cs  // cs = hs, nlast
  40ba78:	cbz	x12, 40badc <ferror@plt+0x823c>
  40ba7c:	ldr	x0, [x3, x9, lsl #3]
  40ba80:	sub	x2, x9, #0x1
  40ba84:	cmp	x1, x0
  40ba88:	csel	x1, x1, x0, cs  // cs = hs, nlast
  40ba8c:	cbz	x9, 40bac4 <ferror@plt+0x8224>
  40ba90:	ldr	x0, [x3, x2, lsl #3]
  40ba94:	sub	x8, x9, #0x2
  40ba98:	cmp	x1, x0
  40ba9c:	csel	x1, x1, x0, cs  // cs = hs, nlast
  40baa0:	cbz	x2, 40bac4 <ferror@plt+0x8224>
  40baa4:	ldr	x0, [x3, x8, lsl #3]
  40baa8:	sub	x9, x9, #0x3
  40baac:	cmp	x1, x0
  40bab0:	csel	x1, x1, x0, cs  // cs = hs, nlast
  40bab4:	cbz	x8, 40bac4 <ferror@plt+0x8224>
  40bab8:	ldr	x0, [x3, x9, lsl #3]
  40babc:	cmp	x1, x0
  40bac0:	csel	x1, x1, x0, cs  // cs = hs, nlast
  40bac4:	cmp	x6, #0x4
  40bac8:	b.ls	40bd90 <ferror@plt+0x84f0>  // b.plast
  40bacc:	dup	v0.2d, x7
  40bad0:	lsl	x2, x6, #3
  40bad4:	lsr	x8, x4, #1
  40bad8:	and	x0, x4, #0xfffffffffffffffe
  40badc:	sub	x2, x2, #0x8
  40bae0:	add	x2, x3, x2
  40bae4:	sub	x8, x2, x8, lsl #4
  40bae8:	ldr	q1, [x2], #-16
  40baec:	ext	v1.16b, v1.16b, v1.16b, #8
  40baf0:	cmp	x8, x2
  40baf4:	cmhi	v2.2d, v0.2d, v1.2d
  40baf8:	bit	v0.16b, v1.16b, v2.16b
  40bafc:	b.ne	40bae8 <ferror@plt+0x8248>  // b.any
  40bb00:	ext	v2.16b, v0.16b, v4.16b, #8
  40bb04:	cmp	x4, x0
  40bb08:	sub	x2, x6, x0
  40bb0c:	cmhi	v1.2d, v0.2d, v2.2d
  40bb10:	bit	v0.16b, v2.16b, v1.16b
  40bb14:	mov	x0, v0.d[0]
  40bb18:	b.eq	40bb78 <ferror@plt+0x82d8>  // b.none
  40bb1c:	ldr	x8, [x3, x2, lsl #3]
  40bb20:	sub	x9, x2, #0x1
  40bb24:	cmp	x0, x8
  40bb28:	csel	x0, x0, x8, ls  // ls = plast
  40bb2c:	cbz	x2, 40bb78 <ferror@plt+0x82d8>
  40bb30:	ldr	x8, [x3, x9, lsl #3]
  40bb34:	sub	x12, x2, #0x2
  40bb38:	cmp	x0, x8
  40bb3c:	csel	x0, x0, x8, ls  // ls = plast
  40bb40:	cbz	x9, 40bb78 <ferror@plt+0x82d8>
  40bb44:	ldr	x8, [x3, x12, lsl #3]
  40bb48:	sub	x9, x2, #0x3
  40bb4c:	cmp	x0, x8
  40bb50:	csel	x0, x0, x8, ls  // ls = plast
  40bb54:	cbz	x12, 40bb78 <ferror@plt+0x82d8>
  40bb58:	ldr	x8, [x3, x9, lsl #3]
  40bb5c:	sub	x2, x2, #0x4
  40bb60:	cmp	x0, x8
  40bb64:	csel	x0, x0, x8, ls  // ls = plast
  40bb68:	cbz	x9, 40bb78 <ferror@plt+0x82d8>
  40bb6c:	ldr	x2, [x3, x2, lsl #3]
  40bb70:	cmp	x0, x2
  40bb74:	csel	x0, x0, x2, ls  // ls = plast
  40bb78:	sub	x0, x1, x0
  40bb7c:	cmp	x10, x0
  40bb80:	b.hi	40bbcc <ferror@plt+0x832c>  // b.pmore
  40bb84:	b.eq	40bc00 <ferror@plt+0x8360>  // b.none
  40bb88:	ldr	x5, [x5]
  40bb8c:	cbnz	x5, 40b9f8 <ferror@plt+0x8158>
  40bb90:	cmp	x22, x13
  40bb94:	b.ne	40c1f8 <ferror@plt+0x8958>  // b.any
  40bb98:	mov	x22, x11
  40bb9c:	b	40b860 <ferror@plt+0x7fc0>
  40bba0:	ldr	x1, [x19, #32]
  40bba4:	ldr	x0, [x20, #16]
  40bba8:	add	x1, x2, x1
  40bbac:	str	x1, [x20, #32]
  40bbb0:	lsl	x1, x1, #3
  40bbb4:	bl	4031f0 <xrealloc@plt>
  40bbb8:	ldr	x1, [x19, #24]
  40bbbc:	str	x0, [x20, #16]
  40bbc0:	b	40b7d8 <ferror@plt+0x7f38>
  40bbc4:	mov	x22, x1
  40bbc8:	b	40b828 <ferror@plt+0x7f88>
  40bbcc:	mov	x10, x0
  40bbd0:	mov	x13, x5
  40bbd4:	b	40bb88 <ferror@plt+0x82e8>
  40bbd8:	mov	x0, #0x0                   	// #0
  40bbdc:	b	40bb7c <ferror@plt+0x82dc>
  40bbe0:	ldr	x0, [x3, x6, lsl #3]
  40bbe4:	sub	x9, x4, #0x2
  40bbe8:	mov	x2, #0x0                   	// #0
  40bbec:	cmp	x0, x7
  40bbf0:	csel	x1, x0, x7, cs  // cs = hs, nlast
  40bbf4:	mov	x0, x7
  40bbf8:	cbnz	x6, 40ba7c <ferror@plt+0x81dc>
  40bbfc:	b	40bb1c <ferror@plt+0x827c>
  40bc00:	cbz	x4, 40bcbc <ferror@plt+0x841c>
  40bc04:	cmp	x6, #0x4
  40bc08:	ldr	x2, [x5, #16]
  40bc0c:	b.ls	40bc60 <ferror@plt+0x83c0>  // b.plast
  40bc10:	add	x0, x2, x6, lsl #3
  40bc14:	lsr	x1, x4, #1
  40bc18:	sub	x0, x0, #0x8
  40bc1c:	dup	v1.2d, x7
  40bc20:	sub	x1, x0, x1, lsl #4
  40bc24:	nop
  40bc28:	ldr	q0, [x0], #-16
  40bc2c:	ext	v0.16b, v0.16b, v0.16b, #8
  40bc30:	cmp	x0, x1
  40bc34:	cmhi	v2.2d, v1.2d, v0.2d
  40bc38:	bit	v1.16b, v0.16b, v2.16b
  40bc3c:	b.ne	40bc28 <ferror@plt+0x8388>  // b.any
  40bc40:	ext	v2.16b, v1.16b, v4.16b, #8
  40bc44:	and	x0, x4, #0xfffffffffffffffe
  40bc48:	sub	x6, x6, x0
  40bc4c:	cmp	x4, x0
  40bc50:	cmhi	v0.2d, v1.2d, v2.2d
  40bc54:	bit	v1.16b, v2.16b, v0.16b
  40bc58:	mov	x7, v1.d[0]
  40bc5c:	b.eq	40bcbc <ferror@plt+0x841c>  // b.none
  40bc60:	ldr	x0, [x2, x6, lsl #3]
  40bc64:	sub	x1, x6, #0x1
  40bc68:	cmp	x7, x0
  40bc6c:	csel	x7, x7, x0, ls  // ls = plast
  40bc70:	cbz	x6, 40bcbc <ferror@plt+0x841c>
  40bc74:	ldr	x0, [x2, x1, lsl #3]
  40bc78:	sub	x3, x6, #0x2
  40bc7c:	cmp	x7, x0
  40bc80:	csel	x7, x7, x0, ls  // ls = plast
  40bc84:	cbz	x1, 40bcbc <ferror@plt+0x841c>
  40bc88:	ldr	x0, [x2, x3, lsl #3]
  40bc8c:	sub	x1, x6, #0x3
  40bc90:	cmp	x7, x0
  40bc94:	csel	x7, x7, x0, ls  // ls = plast
  40bc98:	cbz	x3, 40bcbc <ferror@plt+0x841c>
  40bc9c:	ldr	x0, [x2, x1, lsl #3]
  40bca0:	sub	x6, x6, #0x4
  40bca4:	cmp	x7, x0
  40bca8:	csel	x7, x7, x0, ls  // ls = plast
  40bcac:	cbz	x1, 40bcbc <ferror@plt+0x841c>
  40bcb0:	ldr	x0, [x2, x6, lsl #3]
  40bcb4:	cmp	x7, x0
  40bcb8:	csel	x7, x7, x0, ls  // ls = plast
  40bcbc:	ldr	x4, [x13, #24]
  40bcc0:	ldr	x0, [x13, #40]
  40bcc4:	sub	x3, x4, #0x1
  40bcc8:	cbz	x4, 40bd84 <ferror@plt+0x84e4>
  40bccc:	cmp	x3, #0x4
  40bcd0:	ldr	x6, [x13, #16]
  40bcd4:	b.ls	40bd28 <ferror@plt+0x8488>  // b.plast
  40bcd8:	add	x1, x6, x3, lsl #3
  40bcdc:	lsr	x2, x4, #1
  40bce0:	sub	x1, x1, #0x8
  40bce4:	dup	v1.2d, x0
  40bce8:	sub	x0, x1, x2, lsl #4
  40bcec:	nop
  40bcf0:	ldr	q0, [x1], #-16
  40bcf4:	ext	v0.16b, v0.16b, v0.16b, #8
  40bcf8:	cmp	x0, x1
  40bcfc:	cmhi	v2.2d, v1.2d, v0.2d
  40bd00:	bit	v1.16b, v0.16b, v2.16b
  40bd04:	b.ne	40bcf0 <ferror@plt+0x8450>  // b.any
  40bd08:	ext	v2.16b, v1.16b, v4.16b, #8
  40bd0c:	and	x0, x4, #0xfffffffffffffffe
  40bd10:	sub	x3, x3, x0
  40bd14:	cmp	x4, x0
  40bd18:	cmhi	v0.2d, v1.2d, v2.2d
  40bd1c:	bit	v1.16b, v2.16b, v0.16b
  40bd20:	mov	x0, v1.d[0]
  40bd24:	b.eq	40bd84 <ferror@plt+0x84e4>  // b.none
  40bd28:	ldr	x1, [x6, x3, lsl #3]
  40bd2c:	sub	x2, x3, #0x1
  40bd30:	cmp	x0, x1
  40bd34:	csel	x0, x0, x1, ls  // ls = plast
  40bd38:	cbz	x3, 40bd84 <ferror@plt+0x84e4>
  40bd3c:	ldr	x1, [x6, x2, lsl #3]
  40bd40:	sub	x4, x3, #0x2
  40bd44:	cmp	x0, x1
  40bd48:	csel	x0, x0, x1, ls  // ls = plast
  40bd4c:	cbz	x2, 40bd84 <ferror@plt+0x84e4>
  40bd50:	ldr	x1, [x6, x4, lsl #3]
  40bd54:	sub	x2, x3, #0x3
  40bd58:	cmp	x0, x1
  40bd5c:	csel	x0, x0, x1, ls  // ls = plast
  40bd60:	cbz	x4, 40bd84 <ferror@plt+0x84e4>
  40bd64:	ldr	x1, [x6, x2, lsl #3]
  40bd68:	sub	x3, x3, #0x4
  40bd6c:	cmp	x0, x1
  40bd70:	csel	x0, x0, x1, ls  // ls = plast
  40bd74:	cbz	x2, 40bd84 <ferror@plt+0x84e4>
  40bd78:	ldr	x1, [x6, x3, lsl #3]
  40bd7c:	cmp	x0, x1
  40bd80:	csel	x0, x0, x1, ls  // ls = plast
  40bd84:	cmp	x7, x0
  40bd88:	csel	x13, x13, x5, cs  // cs = hs, nlast
  40bd8c:	b	40bb88 <ferror@plt+0x82e8>
  40bd90:	mov	x0, x7
  40bd94:	mov	x2, x6
  40bd98:	b	40bb1c <ferror@plt+0x827c>
  40bd9c:	ldr	x1, [x5, x3, lsl #3]
  40bda0:	sub	x7, x10, #0x2
  40bda4:	cmp	x1, x2
  40bda8:	csel	x1, x1, x2, cs  // cs = hs, nlast
  40bdac:	cbnz	x3, 40b8ec <ferror@plt+0x804c>
  40bdb0:	b	40b98c <ferror@plt+0x80ec>
  40bdb4:	cbz	x15, 40c1e4 <ferror@plt+0x8944>
  40bdb8:	movi	v2.4s, #0x0
  40bdbc:	mov	w1, #0xffffffff            	// #-1
  40bdc0:	mov	x30, x15
  40bdc4:	stp	x28, x27, [sp, #128]
  40bdc8:	mov	x28, x15
  40bdcc:	mov	w27, w1
  40bdd0:	ldr	x5, [x30]
  40bdd4:	add	w27, w27, #0x1
  40bdd8:	str	w27, [x30, #48]
  40bddc:	cbz	x5, 40c1dc <ferror@plt+0x893c>
  40bde0:	mov	x21, x5
  40bde4:	nop
  40bde8:	cmp	x21, x30
  40bdec:	b.eq	40c124 <ferror@plt+0x8884>  // b.none
  40bdf0:	ldr	x8, [x5, #24]
  40bdf4:	mov	x6, x30
  40bdf8:	ldr	d3, [x5, #40]
  40bdfc:	sub	x9, x8, #0x1
  40be00:	and	x16, x8, #0xfffffffffffffffe
  40be04:	cmp	x9, #0x4
  40be08:	sub	x7, x9, x16
  40be0c:	lsr	x10, x8, #1
  40be10:	csel	x7, x7, x9, hi  // hi = pmore
  40be14:	lsl	x11, x9, #3
  40be18:	sub	x15, x7, #0x1
  40be1c:	sub	x14, x7, #0x2
  40be20:	sub	x13, x7, #0x3
  40be24:	sub	x12, x7, #0x4
  40be28:	lsl	x20, x15, #3
  40be2c:	lsl	x19, x14, #3
  40be30:	lsl	x18, x13, #3
  40be34:	lsl	x12, x12, #3
  40be38:	lsl	x17, x7, #3
  40be3c:	sub	x11, x11, #0x8
  40be40:	lsl	x10, x10, #4
  40be44:	nop
  40be48:	ldr	x4, [x6, #24]
  40be4c:	ldr	x0, [x6, #40]
  40be50:	sub	x3, x4, #0x1
  40be54:	cbz	x4, 40c180 <ferror@plt+0x88e0>
  40be58:	cmp	x3, #0x4
  40be5c:	ldr	x22, [x6, #16]
  40be60:	b.ls	40c188 <ferror@plt+0x88e8>  // b.plast
  40be64:	add	x1, x22, x3, lsl #3
  40be68:	lsr	x2, x4, #1
  40be6c:	sub	x1, x1, #0x8
  40be70:	dup	v0.2d, x0
  40be74:	sub	x2, x1, x2, lsl #4
  40be78:	ldr	q1, [x1], #-16
  40be7c:	ext	v1.16b, v1.16b, v1.16b, #8
  40be80:	cmp	x1, x2
  40be84:	cmhi	v4.2d, v1.2d, v0.2d
  40be88:	bit	v0.16b, v1.16b, v4.16b
  40be8c:	b.ne	40be78 <ferror@plt+0x85d8>  // b.any
  40be90:	ext	v4.16b, v0.16b, v2.16b, #8
  40be94:	and	x2, x4, #0xfffffffffffffffe
  40be98:	cmp	x4, x2
  40be9c:	sub	x2, x3, x2
  40bea0:	cmhi	v1.2d, v4.2d, v0.2d
  40bea4:	bit	v0.16b, v4.16b, v1.16b
  40bea8:	mov	x1, v0.d[0]
  40beac:	b.eq	40bf0c <ferror@plt+0x866c>  // b.none
  40beb0:	ldr	x24, [x22, x2, lsl #3]
  40beb4:	sub	x23, x2, #0x1
  40beb8:	cmp	x1, x24
  40bebc:	csel	x1, x1, x24, cs  // cs = hs, nlast
  40bec0:	cbz	x2, 40bf0c <ferror@plt+0x866c>
  40bec4:	ldr	x25, [x22, x23, lsl #3]
  40bec8:	sub	x24, x2, #0x2
  40becc:	cmp	x1, x25
  40bed0:	csel	x1, x1, x25, cs  // cs = hs, nlast
  40bed4:	cbz	x23, 40bf0c <ferror@plt+0x866c>
  40bed8:	ldr	x25, [x22, x24, lsl #3]
  40bedc:	sub	x23, x2, #0x3
  40bee0:	cmp	x1, x25
  40bee4:	csel	x1, x1, x25, cs  // cs = hs, nlast
  40bee8:	cbz	x24, 40bf0c <ferror@plt+0x866c>
  40beec:	ldr	x24, [x22, x23, lsl #3]
  40bef0:	sub	x2, x2, #0x4
  40bef4:	cmp	x1, x24
  40bef8:	csel	x1, x1, x24, cs  // cs = hs, nlast
  40befc:	cbz	x23, 40bf0c <ferror@plt+0x866c>
  40bf00:	ldr	x2, [x22, x2, lsl #3]
  40bf04:	cmp	x1, x2
  40bf08:	csel	x1, x1, x2, cs  // cs = hs, nlast
  40bf0c:	cbz	x8, 40c178 <ferror@plt+0x88d8>
  40bf10:	cmp	x9, #0x4
  40bf14:	ldr	x22, [x5, #16]
  40bf18:	b.ls	40c194 <ferror@plt+0x88f4>  // b.plast
  40bf1c:	dup	v0.2d, v3.d[0]
  40bf20:	add	x2, x22, x11
  40bf24:	sub	x23, x2, x10
  40bf28:	ldr	q1, [x2], #-16
  40bf2c:	ext	v1.16b, v1.16b, v1.16b, #8
  40bf30:	cmp	x23, x2
  40bf34:	cmhi	v4.2d, v0.2d, v1.2d
  40bf38:	bit	v0.16b, v1.16b, v4.16b
  40bf3c:	b.ne	40bf28 <ferror@plt+0x8688>  // b.any
  40bf40:	ext	v4.16b, v0.16b, v2.16b, #8
  40bf44:	cmp	x16, x8
  40bf48:	cmhi	v1.2d, v0.2d, v4.2d
  40bf4c:	bit	v0.16b, v4.16b, v1.16b
  40bf50:	mov	x2, v0.d[0]
  40bf54:	b.eq	40bfa4 <ferror@plt+0x8704>  // b.none
  40bf58:	ldr	x23, [x22, x17]
  40bf5c:	cmp	x2, x23
  40bf60:	csel	x2, x2, x23, ls  // ls = plast
  40bf64:	cbz	x7, 40bfa4 <ferror@plt+0x8704>
  40bf68:	ldr	x23, [x22, x20]
  40bf6c:	cmp	x2, x23
  40bf70:	csel	x2, x2, x23, ls  // ls = plast
  40bf74:	cbz	x15, 40bfa4 <ferror@plt+0x8704>
  40bf78:	ldr	x23, [x22, x19]
  40bf7c:	cmp	x2, x23
  40bf80:	csel	x2, x2, x23, ls  // ls = plast
  40bf84:	cbz	x14, 40bfa4 <ferror@plt+0x8704>
  40bf88:	ldr	x23, [x22, x18]
  40bf8c:	cmp	x2, x23
  40bf90:	csel	x2, x2, x23, ls  // ls = plast
  40bf94:	cbz	x13, 40bfa4 <ferror@plt+0x8704>
  40bf98:	ldr	x22, [x22, x12]
  40bf9c:	cmp	x2, x22
  40bfa0:	csel	x2, x2, x22, ls  // ls = plast
  40bfa4:	cmp	x2, x1
  40bfa8:	b.hi	40c118 <ferror@plt+0x8878>  // b.pmore
  40bfac:	cbz	x4, 40c064 <ferror@plt+0x87c4>
  40bfb0:	cmp	x3, #0x4
  40bfb4:	ldr	x2, [x6, #16]
  40bfb8:	b.ls	40c008 <ferror@plt+0x8768>  // b.plast
  40bfbc:	add	x1, x2, x3, lsl #3
  40bfc0:	lsr	x22, x4, #1
  40bfc4:	sub	x1, x1, #0x8
  40bfc8:	dup	v0.2d, x0
  40bfcc:	sub	x0, x1, x22, lsl #4
  40bfd0:	ldr	q1, [x1], #-16
  40bfd4:	ext	v1.16b, v1.16b, v1.16b, #8
  40bfd8:	cmp	x0, x1
  40bfdc:	cmhi	v4.2d, v0.2d, v1.2d
  40bfe0:	bit	v0.16b, v1.16b, v4.16b
  40bfe4:	b.ne	40bfd0 <ferror@plt+0x8730>  // b.any
  40bfe8:	ext	v4.16b, v0.16b, v2.16b, #8
  40bfec:	and	x0, x4, #0xfffffffffffffffe
  40bff0:	sub	x3, x3, x0
  40bff4:	cmp	x4, x0
  40bff8:	cmhi	v1.2d, v0.2d, v4.2d
  40bffc:	bit	v0.16b, v4.16b, v1.16b
  40c000:	mov	x0, v0.d[0]
  40c004:	b.eq	40c064 <ferror@plt+0x87c4>  // b.none
  40c008:	ldr	x4, [x2, x3, lsl #3]
  40c00c:	sub	x1, x3, #0x1
  40c010:	cmp	x0, x4
  40c014:	csel	x0, x0, x4, ls  // ls = plast
  40c018:	cbz	x3, 40c064 <ferror@plt+0x87c4>
  40c01c:	ldr	x22, [x2, x1, lsl #3]
  40c020:	sub	x4, x3, #0x2
  40c024:	cmp	x0, x22
  40c028:	csel	x0, x0, x22, ls  // ls = plast
  40c02c:	cbz	x1, 40c064 <ferror@plt+0x87c4>
  40c030:	ldr	x22, [x2, x4, lsl #3]
  40c034:	sub	x1, x3, #0x3
  40c038:	cmp	x0, x22
  40c03c:	csel	x0, x0, x22, ls  // ls = plast
  40c040:	cbz	x4, 40c064 <ferror@plt+0x87c4>
  40c044:	ldr	x4, [x2, x1, lsl #3]
  40c048:	sub	x3, x3, #0x4
  40c04c:	cmp	x0, x4
  40c050:	csel	x0, x0, x4, ls  // ls = plast
  40c054:	cbz	x1, 40c064 <ferror@plt+0x87c4>
  40c058:	ldr	x1, [x2, x3, lsl #3]
  40c05c:	cmp	x0, x1
  40c060:	csel	x0, x0, x1, ls  // ls = plast
  40c064:	cbz	x8, 40c19c <ferror@plt+0x88fc>
  40c068:	cmp	x9, #0x4
  40c06c:	ldr	x2, [x5, #16]
  40c070:	b.ls	40c1a4 <ferror@plt+0x8904>  // b.plast
  40c074:	dup	v0.2d, v3.d[0]
  40c078:	add	x1, x2, x11
  40c07c:	sub	x3, x1, x10
  40c080:	ldr	q1, [x1], #-16
  40c084:	ext	v1.16b, v1.16b, v1.16b, #8
  40c088:	cmp	x1, x3
  40c08c:	cmhi	v4.2d, v1.2d, v0.2d
  40c090:	bit	v0.16b, v1.16b, v4.16b
  40c094:	b.ne	40c080 <ferror@plt+0x87e0>  // b.any
  40c098:	ext	v4.16b, v0.16b, v2.16b, #8
  40c09c:	cmp	x16, x8
  40c0a0:	cmhi	v1.2d, v4.2d, v0.2d
  40c0a4:	bit	v0.16b, v4.16b, v1.16b
  40c0a8:	mov	x1, v0.d[0]
  40c0ac:	b.eq	40c0fc <ferror@plt+0x885c>  // b.none
  40c0b0:	ldr	x3, [x2, x17]
  40c0b4:	cmp	x1, x3
  40c0b8:	csel	x1, x1, x3, cs  // cs = hs, nlast
  40c0bc:	cbz	x7, 40c0fc <ferror@plt+0x885c>
  40c0c0:	ldr	x3, [x2, x20]
  40c0c4:	cmp	x1, x3
  40c0c8:	csel	x1, x1, x3, cs  // cs = hs, nlast
  40c0cc:	cbz	x15, 40c0fc <ferror@plt+0x885c>
  40c0d0:	ldr	x3, [x2, x19]
  40c0d4:	cmp	x1, x3
  40c0d8:	csel	x1, x1, x3, cs  // cs = hs, nlast
  40c0dc:	cbz	x14, 40c0fc <ferror@plt+0x885c>
  40c0e0:	ldr	x3, [x2, x18]
  40c0e4:	cmp	x1, x3
  40c0e8:	csel	x1, x1, x3, cs  // cs = hs, nlast
  40c0ec:	cbz	x13, 40c0fc <ferror@plt+0x885c>
  40c0f0:	ldr	x2, [x2, x12]
  40c0f4:	cmp	x1, x2
  40c0f8:	csel	x1, x1, x2, cs  // cs = hs, nlast
  40c0fc:	cmp	x1, x0
  40c100:	b.cc	40c118 <ferror@plt+0x8878>  // b.lo, b.ul, b.last
  40c104:	ldr	x5, [x5]
  40c108:	cbnz	x5, 40bde8 <ferror@plt+0x8548>
  40c10c:	cbz	x21, 40c1dc <ferror@plt+0x893c>
  40c110:	mov	x30, x21
  40c114:	b	40bdd0 <ferror@plt+0x8530>
  40c118:	ldr	x6, [x6]
  40c11c:	cmp	x6, x21
  40c120:	b.ne	40be48 <ferror@plt+0x85a8>  // b.any
  40c124:	cmp	x5, x21
  40c128:	ldr	x0, [x5]
  40c12c:	b.eq	40c1ac <ferror@plt+0x890c>  // b.none
  40c130:	ldr	x1, [x5, #8]
  40c134:	mov	x2, x1
  40c138:	cbz	x0, 40c144 <ferror@plt+0x88a4>
  40c13c:	str	x1, [x0, #8]
  40c140:	ldr	x2, [x5, #8]
  40c144:	cbz	x2, 40c1d4 <ferror@plt+0x8934>
  40c148:	str	x0, [x2]
  40c14c:	stp	x21, xzr, [x5]
  40c150:	ldr	x0, [x21, #8]
  40c154:	str	x0, [x5, #8]
  40c158:	str	x5, [x21, #8]
  40c15c:	ldr	x0, [x5, #8]
  40c160:	cbz	x0, 40c1c0 <ferror@plt+0x8920>
  40c164:	str	x5, [x0]
  40c168:	mov	x0, x5
  40c16c:	ldr	x5, [x1]
  40c170:	str	w27, [x0, #48]
  40c174:	b	40c108 <ferror@plt+0x8868>
  40c178:	fmov	x2, d3
  40c17c:	b	40bfa4 <ferror@plt+0x8704>
  40c180:	mov	x1, x0
  40c184:	b	40bf0c <ferror@plt+0x866c>
  40c188:	mov	x1, x0
  40c18c:	mov	x2, x3
  40c190:	b	40beb0 <ferror@plt+0x8610>
  40c194:	fmov	x2, d3
  40c198:	b	40bf58 <ferror@plt+0x86b8>
  40c19c:	fmov	x1, d3
  40c1a0:	b	40c0fc <ferror@plt+0x885c>
  40c1a4:	fmov	x1, d3
  40c1a8:	b	40c0b0 <ferror@plt+0x8810>
  40c1ac:	mov	x5, x0
  40c1b0:	mov	x0, x21
  40c1b4:	mov	x21, x5
  40c1b8:	str	w27, [x0, #48]
  40c1bc:	b	40c108 <ferror@plt+0x8868>
  40c1c0:	mov	x0, x5
  40c1c4:	mov	x28, x5
  40c1c8:	ldr	x5, [x1]
  40c1cc:	str	w27, [x0, #48]
  40c1d0:	b	40c108 <ferror@plt+0x8868>
  40c1d4:	mov	x28, x0
  40c1d8:	b	40c14c <ferror@plt+0x88ac>
  40c1dc:	mov	x15, x28
  40c1e0:	ldp	x28, x27, [sp, #128]
  40c1e4:	str	x28, [sp, #312]
  40c1e8:	ldr	x0, [sp, #472]
  40c1ec:	str	x15, [x26, #320]
  40c1f0:	bl	403510 <free@plt>
  40c1f4:	b	4093f8 <ferror@plt+0x5b58>
  40c1f8:	ldp	x1, x0, [x13]
  40c1fc:	cbz	x1, 40c208 <ferror@plt+0x8968>
  40c200:	str	x0, [x1, #8]
  40c204:	ldr	x0, [x13, #8]
  40c208:	cbz	x0, 40c488 <ferror@plt+0x8be8>
  40c20c:	str	x1, [x0]
  40c210:	stp	x22, xzr, [x13]
  40c214:	ldr	x0, [x22, #8]
  40c218:	str	x0, [x13, #8]
  40c21c:	str	x13, [x22, #8]
  40c220:	ldr	x0, [x13, #8]
  40c224:	cbz	x0, 40c480 <ferror@plt+0x8be0>
  40c228:	str	x13, [x0]
  40c22c:	b	40b860 <ferror@plt+0x7fc0>
  40c230:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  40c234:	add	x1, x1, #0xd68
  40c238:	b	40907c <ferror@plt+0x57dc>
  40c23c:	ldr	x0, [x20, #56]
  40c240:	cbz	x0, 40c44c <ferror@plt+0x8bac>
  40c244:	ldr	x1, [sp, #112]
  40c248:	add	x0, x0, x1
  40c24c:	str	x0, [sp, #320]
  40c250:	mov	x0, x21
  40c254:	bl	403510 <free@plt>
  40c258:	ldr	w0, [x26, #212]
  40c25c:	cbz	w0, 40c498 <ferror@plt+0x8bf8>
  40c260:	ldr	x0, [x20, #32]
  40c264:	mov	w22, #0x1                   	// #1
  40c268:	ldr	x20, [x20, #16]
  40c26c:	ldr	x24, [x0, #40]
  40c270:	str	wzr, [sp, #400]
  40c274:	add	x24, x20, x24
  40c278:	mov	x2, x24
  40c27c:	b	4091a8 <ferror@plt+0x5908>
  40c280:	mov	x0, x1
  40c284:	bl	4053b8 <ferror@plt+0x1b18>
  40c288:	ldr	w2, [sp, #428]
  40c28c:	mov	x1, x0
  40c290:	ldr	w3, [sp, #432]
  40c294:	b	409670 <ferror@plt+0x5dd0>
  40c298:	mov	x0, x1
  40c29c:	bl	4053b8 <ferror@plt+0x1b18>
  40c2a0:	ldr	w2, [sp, #428]
  40c2a4:	mov	x1, x0
  40c2a8:	b	40b0f8 <ferror@plt+0x7858>
  40c2ac:	ldr	x0, [x21]
  40c2b0:	ldr	x2, [sp, #240]
  40c2b4:	ldr	x0, [x0, #8]
  40c2b8:	sub	x0, x0, x2
  40c2bc:	sub	x0, x0, x24
  40c2c0:	cmp	x0, #0x0
  40c2c4:	cbz	x0, 40c2d8 <ferror@plt+0x8a38>
  40c2c8:	b.le	409a88 <ferror@plt+0x61e8>
  40c2cc:	udiv	w5, w5, w19
  40c2d0:	cmp	x0, x5
  40c2d4:	b.ge	409a88 <ferror@plt+0x61e8>  // b.tcont
  40c2d8:	orr	x1, x1, #0x80000000
  40c2dc:	str	x1, [x27, #88]
  40c2e0:	b	409a88 <ferror@plt+0x61e8>
  40c2e4:	cbz	x5, 40c4cc <ferror@plt+0x8c2c>
  40c2e8:	cmp	x3, #0x4
  40c2ec:	ldr	x8, [x21, #16]
  40c2f0:	b.ls	40c344 <ferror@plt+0x8aa4>  // b.plast
  40c2f4:	add	x2, x8, x3, lsl #3
  40c2f8:	lsr	x6, x5, #1
  40c2fc:	sub	x2, x2, #0x8
  40c300:	dup	v1.2d, x1
  40c304:	sub	x1, x2, x6, lsl #4
  40c308:	ldr	q0, [x2], #-16
  40c30c:	ext	v0.16b, v0.16b, v0.16b, #8
  40c310:	cmp	x2, x1
  40c314:	cmhi	v2.2d, v0.2d, v1.2d
  40c318:	bit	v1.16b, v0.16b, v2.16b
  40c31c:	b.ne	40c308 <ferror@plt+0x8a68>  // b.any
  40c320:	movi	v0.4s, #0x0
  40c324:	and	x1, x5, #0xfffffffffffffffe
  40c328:	sub	x3, x3, x1
  40c32c:	cmp	x5, x1
  40c330:	ext	v0.16b, v1.16b, v0.16b, #8
  40c334:	cmhi	v2.2d, v0.2d, v1.2d
  40c338:	bif	v0.16b, v1.16b, v2.16b
  40c33c:	mov	x1, v0.d[0]
  40c340:	b.eq	40c3a0 <ferror@plt+0x8b00>  // b.none
  40c344:	ldr	x5, [x8, x3, lsl #3]
  40c348:	sub	x2, x3, #0x1
  40c34c:	cmp	x1, x5
  40c350:	csel	x1, x1, x5, cs  // cs = hs, nlast
  40c354:	cbz	x3, 40c3a0 <ferror@plt+0x8b00>
  40c358:	ldr	x5, [x8, x2, lsl #3]
  40c35c:	sub	x6, x3, #0x2
  40c360:	cmp	x1, x5
  40c364:	csel	x1, x1, x5, cs  // cs = hs, nlast
  40c368:	cbz	x2, 40c3a0 <ferror@plt+0x8b00>
  40c36c:	ldr	x5, [x8, x6, lsl #3]
  40c370:	sub	x2, x3, #0x3
  40c374:	cmp	x1, x5
  40c378:	csel	x1, x1, x5, cs  // cs = hs, nlast
  40c37c:	cbz	x6, 40c3a0 <ferror@plt+0x8b00>
  40c380:	ldr	x5, [x8, x2, lsl #3]
  40c384:	sub	x3, x3, #0x4
  40c388:	cmp	x1, x5
  40c38c:	csel	x1, x1, x5, cs  // cs = hs, nlast
  40c390:	cbz	x2, 40c3a0 <ferror@plt+0x8b00>
  40c394:	ldr	x2, [x8, x3, lsl #3]
  40c398:	cmp	x1, x2
  40c39c:	csel	x1, x1, x2, cs  // cs = hs, nlast
  40c3a0:	cmp	x22, x1
  40c3a4:	mov	w2, #0x5c                  	// #92
  40c3a8:	mov	w1, #0x2b                  	// #43
  40c3ac:	csel	w1, w1, w2, ne  // ne = any
  40c3b0:	strb	w1, [x7]
  40c3b4:	b	40a990 <ferror@plt+0x70f0>
  40c3b8:	mov	x0, x1
  40c3bc:	bl	4032d0 <xstrdup@plt>
  40c3c0:	mov	x25, x0
  40c3c4:	str	x0, [sp, #456]
  40c3c8:	b	40b21c <ferror@plt+0x797c>
  40c3cc:	cbz	x1, 409b54 <ferror@plt+0x62b4>
  40c3d0:	mov	w25, w19
  40c3d4:	b	4097bc <ferror@plt+0x5f1c>
  40c3d8:	add	x1, x0, x24
  40c3dc:	mov	x0, #0x38                  	// #56
  40c3e0:	stp	x1, x2, [sp, #144]
  40c3e4:	str	w5, [sp, #160]
  40c3e8:	bl	4032a0 <xmalloc@plt>
  40c3ec:	mov	x3, x0
  40c3f0:	mov	x0, #0x10                  	// #16
  40c3f4:	str	x3, [sp, #136]
  40c3f8:	stp	xzr, xzr, [x3]
  40c3fc:	bl	4032a0 <xmalloc@plt>
  40c400:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40c404:	ldr	w5, [sp, #160]
  40c408:	ldr	x2, [sp, #152]
  40c40c:	ldr	q0, [x1, #3152]
  40c410:	ldp	x3, x1, [sp, #136]
  40c414:	str	x1, [x0]
  40c418:	str	x22, [x3]
  40c41c:	str	x0, [x3, #16]
  40c420:	str	x2, [x3, #40]
  40c424:	mov	w2, #0xffffffff            	// #-1
  40c428:	str	w2, [x3, #48]
  40c42c:	stur	q0, [x3, #24]
  40c430:	cbz	x22, 40c438 <ferror@plt+0x8b98>
  40c434:	str	x3, [x22, #8]
  40c438:	mov	x22, x3
  40c43c:	str	xzr, [x3, #8]
  40c440:	b	409b08 <ferror@plt+0x6268>
  40c444:	mov	x3, x1
  40c448:	b	40afb8 <ferror@plt+0x7718>
  40c44c:	mov	x0, x21
  40c450:	bl	403510 <free@plt>
  40c454:	ldr	w0, [x26, #212]
  40c458:	cbz	w0, 4098e8 <ferror@plt+0x6048>
  40c45c:	ldr	x1, [sp, #312]
  40c460:	mov	w22, #0x1                   	// #1
  40c464:	ldr	x0, [x1, #32]
  40c468:	ldr	x20, [x1, #16]
  40c46c:	ldr	x24, [x0, #40]
  40c470:	str	w22, [sp, #400]
  40c474:	add	x24, x20, x24
  40c478:	mov	x2, x24
  40c47c:	b	4091a8 <ferror@plt+0x5908>
  40c480:	mov	x15, x13
  40c484:	b	40b860 <ferror@plt+0x7fc0>
  40c488:	mov	x15, x1
  40c48c:	b	40c210 <ferror@plt+0x8970>
  40c490:	mov	w6, w3
  40c494:	b	40ae50 <ferror@plt+0x75b0>
  40c498:	str	wzr, [sp, #400]
  40c49c:	b	4098f0 <ferror@plt+0x6050>
  40c4a0:	mov	x5, x1
  40c4a4:	b	40b388 <ferror@plt+0x7ae8>
  40c4a8:	adrp	x2, 471000 <_sch_istable+0x1478>
  40c4ac:	adrp	x1, 403000 <exit@plt>
  40c4b0:	add	x1, x1, #0x880
  40c4b4:	str	x1, [x27]
  40c4b8:	ldr	x1, [x2, #3800]
  40c4bc:	str	x1, [x27, #8]
  40c4c0:	mov	x22, #0x0                   	// #0
  40c4c4:	bl	403510 <free@plt>
  40c4c8:	b	40b854 <ferror@plt+0x7fb4>
  40c4cc:	mov	w1, #0x2b                  	// #43
  40c4d0:	strb	w1, [x7]
  40c4d4:	b	40a990 <ferror@plt+0x70f0>
  40c4d8:	cmp	x22, x11
  40c4dc:	b.hi	40b68c <ferror@plt+0x7dec>  // b.pmore
  40c4e0:	mov	w1, #0x2f                  	// #47
  40c4e4:	b	40a98c <ferror@plt+0x70ec>
  40c4e8:	cmp	x22, x2
  40c4ec:	b.hi	40b73c <ferror@plt+0x7e9c>  // b.pmore
  40c4f0:	mov	w1, #0x2f                  	// #47
  40c4f4:	b	40a98c <ferror@plt+0x70ec>
  40c4f8:	mov	x11, x2
  40c4fc:	mov	x8, x5
  40c500:	b	40b430 <ferror@plt+0x7b90>
  40c504:	ldr	x0, [sp, #320]
  40c508:	str	x0, [sp, #176]
  40c50c:	mov	w0, #0x0                   	// #0
  40c510:	b	4092ec <ferror@plt+0x5a4c>
  40c514:	str	xzr, [sp, #464]
  40c518:	ldrb	w1, [x20]
  40c51c:	b	40ad44 <ferror@plt+0x74a4>
  40c520:	ldr	x0, [sp, #344]
  40c524:	stp	x23, x24, [sp, #48]
  40c528:	ldr	x0, [x0]
  40c52c:	str	d8, [sp, #96]
  40c530:	bl	440040 <ferror@plt+0x3c7a0>
  40c534:	mov	x28, #0x0                   	// #0
  40c538:	b	4092d0 <ferror@plt+0x5a30>
  40c53c:	nop
  40c540:	stp	x29, x30, [sp, #-80]!
  40c544:	mov	x29, sp
  40c548:	stp	x19, x20, [sp, #16]
  40c54c:	ubfiz	x19, x0, #3, #32
  40c550:	stp	x21, x22, [sp, #32]
  40c554:	mov	w22, w0
  40c558:	sub	x19, x19, x22
  40c55c:	ldr	x0, [x2]
  40c560:	str	x23, [sp, #48]
  40c564:	adrp	x23, 470000 <memcpy@GLIBC_2.17>
  40c568:	add	x23, x23, #0xbf0
  40c56c:	add	x19, x23, x19, lsl #4
  40c570:	str	x0, [x19, #24]
  40c574:	stp	xzr, xzr, [x19, #64]
  40c578:	ldr	x0, [x1, #40]
  40c57c:	str	x0, [x19, #40]
  40c580:	str	x1, [x19, #80]
  40c584:	ldr	x0, [x1, #56]
  40c588:	str	x0, [x19, #48]
  40c58c:	adds	x0, x0, #0x1
  40c590:	b.eq	40c6b0 <ferror@plt+0x8e10>  // b.none
  40c594:	mov	x21, x2
  40c598:	mov	x20, x1
  40c59c:	bl	4031d0 <malloc@plt>
  40c5a0:	str	x0, [sp, #72]
  40c5a4:	str	x0, [x19, #32]
  40c5a8:	cbz	x0, 40c644 <ferror@plt+0x8da4>
  40c5ac:	add	x2, sp, #0x48
  40c5b0:	mov	x1, x20
  40c5b4:	mov	x0, x21
  40c5b8:	bl	403320 <bfd_get_full_section_contents@plt>
  40c5bc:	cbz	w0, 40c5fc <ferror@plt+0x8d5c>
  40c5c0:	ldr	x2, [x19, #32]
  40c5c4:	mov	w0, #0x42                  	// #66
  40c5c8:	ldr	x1, [x19, #48]
  40c5cc:	strb	wzr, [x2, x1]
  40c5d0:	ldr	w1, [x21, #72]
  40c5d4:	tst	w1, w0
  40c5d8:	b.ne	40c5e4 <ferror@plt+0x8d44>  // b.any
  40c5dc:	ldr	w0, [x19, #104]
  40c5e0:	cbnz	w0, 40c724 <ferror@plt+0x8e84>
  40c5e4:	mov	w0, #0x1                   	// #1
  40c5e8:	ldp	x19, x20, [sp, #16]
  40c5ec:	ldp	x21, x22, [sp, #32]
  40c5f0:	ldr	x23, [sp, #48]
  40c5f4:	ldp	x29, x30, [sp], #80
  40c5f8:	ret
  40c5fc:	ldr	x0, [x19, #32]
  40c600:	cbz	x0, 40c644 <ferror@plt+0x8da4>
  40c604:	ldr	x1, [x19, #80]
  40c608:	cbz	x1, 40c618 <ferror@plt+0x8d78>
  40c60c:	ldr	x2, [x1, #176]
  40c610:	cmp	x0, x2
  40c614:	b.eq	40c7e4 <ferror@plt+0x8f44>  // b.none
  40c618:	bl	403510 <free@plt>
  40c61c:	lsl	x0, x22, #3
  40c620:	adrp	x1, 470000 <memcpy@GLIBC_2.17>
  40c624:	sub	x0, x0, x22
  40c628:	add	x1, x1, #0xbf8
  40c62c:	lsl	x0, x0, #4
  40c630:	add	x2, x23, x0
  40c634:	add	x0, x0, #0x20
  40c638:	add	x0, x1, x0
  40c63c:	str	xzr, [x2, #32]
  40c640:	stp	xzr, xzr, [x0]
  40c644:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40c648:	mov	w2, #0x5                   	// #5
  40c64c:	add	x1, x1, #0x498
  40c650:	mov	x0, #0x0                   	// #0
  40c654:	bl	403700 <dcgettext@plt>
  40c658:	lsl	x1, x22, #3
  40c65c:	mov	x19, x0
  40c660:	sub	x22, x1, x22
  40c664:	add	x22, x23, x22, lsl #4
  40c668:	ldr	x1, [x22, #16]
  40c66c:	cbz	x1, 40c7d8 <ferror@plt+0x8f38>
  40c670:	adrp	x4, 46f000 <warn@@Base+0x2d9e8>
  40c674:	mov	x3, x1
  40c678:	add	x4, x4, #0xb88
  40c67c:	b	40c688 <ferror@plt+0x8de8>
  40c680:	ldrh	w2, [x4, w2, sxtw #1]
  40c684:	tbnz	w2, #1, 40c7bc <ferror@plt+0x8f1c>
  40c688:	ldrb	w2, [x3], #1
  40c68c:	cbnz	w2, 40c680 <ferror@plt+0x8de0>
  40c690:	mov	x0, x19
  40c694:	bl	4037a0 <printf@plt>
  40c698:	mov	w0, #0x0                   	// #0
  40c69c:	ldp	x19, x20, [sp, #16]
  40c6a0:	ldp	x21, x22, [sp, #32]
  40c6a4:	ldr	x23, [sp, #48]
  40c6a8:	ldp	x29, x30, [sp], #80
  40c6ac:	ret
  40c6b0:	str	xzr, [x19, #32]
  40c6b4:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40c6b8:	mov	w2, #0x5                   	// #5
  40c6bc:	add	x1, x1, #0x468
  40c6c0:	mov	x0, #0x0                   	// #0
  40c6c4:	bl	403700 <dcgettext@plt>
  40c6c8:	ldr	x1, [x19, #16]
  40c6cc:	mov	x19, x0
  40c6d0:	cbz	x1, 40c7cc <ferror@plt+0x8f2c>
  40c6d4:	adrp	x4, 46f000 <warn@@Base+0x2d9e8>
  40c6d8:	mov	x3, x1
  40c6dc:	add	x4, x4, #0xb88
  40c6e0:	b	40c6ec <ferror@plt+0x8e4c>
  40c6e4:	ldrh	w2, [x4, w2, sxtw #1]
  40c6e8:	tbnz	w2, #1, 40c790 <ferror@plt+0x8ef0>
  40c6ec:	ldrb	w2, [x3], #1
  40c6f0:	cbnz	w2, 40c6e4 <ferror@plt+0x8e44>
  40c6f4:	lsl	x2, x22, #3
  40c6f8:	mov	x0, x19
  40c6fc:	sub	x22, x2, x22
  40c700:	add	x23, x23, x22, lsl #4
  40c704:	ldr	x2, [x23, #48]
  40c708:	bl	4037a0 <printf@plt>
  40c70c:	mov	w0, #0x0                   	// #0
  40c710:	ldp	x19, x20, [sp, #16]
  40c714:	ldp	x21, x22, [sp, #32]
  40c718:	ldr	x23, [sp, #48]
  40c71c:	ldp	x29, x30, [sp], #80
  40c720:	ret
  40c724:	ldr	x1, [x19, #32]
  40c728:	mov	x0, x20
  40c72c:	bl	403480 <bfd_cache_section_contents@plt>
  40c730:	adrp	x0, 472000 <_bfd_std_section+0x120>
  40c734:	mov	x1, x20
  40c738:	ldr	x2, [x19, #32]
  40c73c:	ldr	x3, [x0, #912]
  40c740:	mov	x0, x21
  40c744:	bl	403630 <bfd_simple_get_relocated_section_contents@plt>
  40c748:	cbz	x0, 40c804 <ferror@plt+0x8f64>
  40c74c:	mov	x1, x20
  40c750:	mov	x0, x21
  40c754:	bl	403780 <bfd_get_reloc_upper_bound@plt>
  40c758:	cmp	x0, #0x0
  40c75c:	b.le	40c5e4 <ferror@plt+0x8d44>
  40c760:	bl	4032a0 <xmalloc@plt>
  40c764:	mov	x22, x0
  40c768:	mov	x1, x20
  40c76c:	mov	x0, x21
  40c770:	mov	x2, x22
  40c774:	mov	x3, #0x0                   	// #0
  40c778:	bl	4036f0 <bfd_canonicalize_reloc@plt>
  40c77c:	mov	x1, x0
  40c780:	cbz	x0, 40c89c <ferror@plt+0x8ffc>
  40c784:	mov	w0, #0x1                   	// #1
  40c788:	stp	x22, x1, [x19, #64]
  40c78c:	b	40c5e8 <ferror@plt+0x8d48>
  40c790:	mov	x0, x1
  40c794:	bl	4053b8 <ferror@plt+0x1b18>
  40c798:	lsl	x2, x22, #3
  40c79c:	mov	x1, x0
  40c7a0:	sub	x22, x2, x22
  40c7a4:	mov	x0, x19
  40c7a8:	add	x23, x23, x22, lsl #4
  40c7ac:	ldr	x2, [x23, #48]
  40c7b0:	bl	4037a0 <printf@plt>
  40c7b4:	mov	w0, #0x0                   	// #0
  40c7b8:	b	40c710 <ferror@plt+0x8e70>
  40c7bc:	mov	x0, x1
  40c7c0:	bl	4053b8 <ferror@plt+0x1b18>
  40c7c4:	mov	x1, x0
  40c7c8:	b	40c690 <ferror@plt+0x8df0>
  40c7cc:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  40c7d0:	add	x1, x1, #0xd68
  40c7d4:	b	40c6f4 <ferror@plt+0x8e54>
  40c7d8:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  40c7dc:	add	x1, x1, #0xd68
  40c7e0:	b	40c690 <ferror@plt+0x8df0>
  40c7e4:	ldrb	w2, [x1, #36]
  40c7e8:	ldr	w3, [x1, #32]
  40c7ec:	and	w2, w2, #0xffffffcf
  40c7f0:	strb	w2, [x1, #36]
  40c7f4:	and	w3, w3, #0xffffbfff
  40c7f8:	str	w3, [x1, #32]
  40c7fc:	str	xzr, [x1, #176]
  40c800:	b	40c618 <ferror@plt+0x8d78>
  40c804:	ldr	x0, [x19, #32]
  40c808:	cbz	x0, 40c84c <ferror@plt+0x8fac>
  40c80c:	ldr	x1, [x19, #80]
  40c810:	cbz	x1, 40c820 <ferror@plt+0x8f80>
  40c814:	ldr	x2, [x1, #176]
  40c818:	cmp	x0, x2
  40c81c:	b.eq	40c8a8 <ferror@plt+0x9008>  // b.none
  40c820:	bl	403510 <free@plt>
  40c824:	lsl	x0, x22, #3
  40c828:	adrp	x1, 470000 <memcpy@GLIBC_2.17>
  40c82c:	sub	x0, x0, x22
  40c830:	add	x1, x1, #0xbf8
  40c834:	lsl	x0, x0, #4
  40c838:	add	x2, x23, x0
  40c83c:	add	x0, x0, #0x20
  40c840:	add	x0, x1, x0
  40c844:	str	xzr, [x2, #32]
  40c848:	stp	xzr, xzr, [x0]
  40c84c:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40c850:	mov	w2, #0x5                   	// #5
  40c854:	add	x1, x1, #0x498
  40c858:	mov	x0, #0x0                   	// #0
  40c85c:	bl	403700 <dcgettext@plt>
  40c860:	lsl	x1, x22, #3
  40c864:	mov	x19, x0
  40c868:	sub	x22, x1, x22
  40c86c:	add	x22, x23, x22, lsl #4
  40c870:	ldr	x1, [x22, #16]
  40c874:	cbz	x1, 40c7d8 <ferror@plt+0x8f38>
  40c878:	adrp	x4, 46f000 <warn@@Base+0x2d9e8>
  40c87c:	mov	x3, x1
  40c880:	add	x4, x4, #0xb88
  40c884:	b	40c890 <ferror@plt+0x8ff0>
  40c888:	ldrh	w2, [x4, w2, sxtw #1]
  40c88c:	tbnz	w2, #1, 40c7bc <ferror@plt+0x8f1c>
  40c890:	ldrb	w2, [x3], #1
  40c894:	cbnz	w2, 40c888 <ferror@plt+0x8fe8>
  40c898:	b	40c690 <ferror@plt+0x8df0>
  40c89c:	mov	x0, x22
  40c8a0:	bl	403510 <free@plt>
  40c8a4:	b	40c5e4 <ferror@plt+0x8d44>
  40c8a8:	ldrb	w2, [x1, #36]
  40c8ac:	ldr	w3, [x1, #32]
  40c8b0:	and	w2, w2, #0xffffffcf
  40c8b4:	strb	w2, [x1, #36]
  40c8b8:	and	w3, w3, #0xffffbfff
  40c8bc:	str	w3, [x1, #32]
  40c8c0:	str	xzr, [x1, #176]
  40c8c4:	b	40c820 <ferror@plt+0x8f80>
  40c8c8:	stp	x29, x30, [sp, #-80]!
  40c8cc:	mov	x2, #0x11                  	// #17
  40c8d0:	mov	x29, sp
  40c8d4:	stp	x25, x26, [sp, #64]
  40c8d8:	mov	x25, x1
  40c8dc:	mov	x26, x0
  40c8e0:	stp	x21, x22, [sp, #32]
  40c8e4:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40c8e8:	add	x1, x1, #0x4d0
  40c8ec:	ldr	x22, [x25]
  40c8f0:	stp	x19, x20, [sp, #16]
  40c8f4:	mov	w21, #0x0                   	// #0
  40c8f8:	mov	x0, x22
  40c8fc:	stp	x23, x24, [sp, #48]
  40c900:	bl	403220 <strncmp@plt>
  40c904:	adrp	x24, 470000 <memcpy@GLIBC_2.17>
  40c908:	cmp	w0, #0x0
  40c90c:	add	x24, x24, #0xbf0
  40c910:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40c914:	add	x1, x1, #0x4c0
  40c918:	mov	x19, x24
  40c91c:	csel	x22, x1, x22, eq  // eq = none
  40c920:	b	40c934 <ferror@plt+0x9094>
  40c924:	add	w21, w21, #0x1
  40c928:	add	x19, x19, #0x70
  40c92c:	cmp	w21, #0x2b
  40c930:	b.eq	40c9d8 <ferror@plt+0x9138>  // b.none
  40c934:	ldr	x23, [x19]
  40c938:	mov	x1, x22
  40c93c:	mov	x0, x23
  40c940:	bl	4034a0 <strcmp@plt>
  40c944:	mov	x1, x22
  40c948:	mov	w20, w0
  40c94c:	cbz	w0, 40c95c <ferror@plt+0x90bc>
  40c950:	ldr	x0, [x19, #8]
  40c954:	bl	4034a0 <strcmp@plt>
  40c958:	cbnz	w0, 40c924 <ferror@plt+0x9084>
  40c95c:	ldr	x2, [x19, #96]
  40c960:	cbz	x2, 40c924 <ferror@plt+0x9084>
  40c964:	ldr	w0, [x2]
  40c968:	cbz	w0, 40c924 <ferror@plt+0x9084>
  40c96c:	sxtw	x22, w21
  40c970:	cbnz	w20, 40c9f0 <ferror@plt+0x9150>
  40c974:	lsl	x1, x22, #3
  40c978:	mov	w19, w21
  40c97c:	sub	x1, x1, x22
  40c980:	ubfiz	x0, x21, #3, #32
  40c984:	sub	x0, x0, x19
  40c988:	add	x1, x24, x1, lsl #4
  40c98c:	add	x0, x24, x0, lsl #4
  40c990:	str	x23, [x1, #16]
  40c994:	ldr	x20, [x0, #32]
  40c998:	cbz	x20, 40ca0c <ferror@plt+0x916c>
  40c99c:	ldr	x1, [x26]
  40c9a0:	ldr	x0, [x0, #24]
  40c9a4:	bl	4034a0 <strcmp@plt>
  40c9a8:	cbnz	w0, 40ca04 <ferror@plt+0x9164>
  40c9ac:	lsl	x1, x22, #3
  40c9b0:	mov	w0, #0x70                  	// #112
  40c9b4:	sub	x22, x1, x22
  40c9b8:	mov	x1, x26
  40c9bc:	smaddl	x0, w21, w0, x24
  40c9c0:	add	x22, x24, x22, lsl #4
  40c9c4:	ldr	x2, [x22, #88]
  40c9c8:	blr	x2
  40c9cc:	cmp	w21, #0x0
  40c9d0:	ccmp	w21, #0x3, #0x4, ne  // ne = any
  40c9d4:	b.ne	40ca38 <ferror@plt+0x9198>  // b.any
  40c9d8:	ldp	x19, x20, [sp, #16]
  40c9dc:	ldp	x21, x22, [sp, #32]
  40c9e0:	ldp	x23, x24, [sp, #48]
  40c9e4:	ldp	x25, x26, [sp, #64]
  40c9e8:	ldp	x29, x30, [sp], #80
  40c9ec:	ret
  40c9f0:	lsl	x0, x22, #3
  40c9f4:	sub	x0, x0, x22
  40c9f8:	add	x0, x24, x0, lsl #4
  40c9fc:	ldr	x23, [x0, #8]
  40ca00:	b	40c974 <ferror@plt+0x90d4>
  40ca04:	mov	x0, x20
  40ca08:	bl	403510 <free@plt>
  40ca0c:	mov	x1, x25
  40ca10:	mov	x2, x26
  40ca14:	mov	w0, w21
  40ca18:	bl	40c540 <ferror@plt+0x8ca0>
  40ca1c:	cbnz	w0, 40c9ac <ferror@plt+0x910c>
  40ca20:	ldp	x19, x20, [sp, #16]
  40ca24:	ldp	x21, x22, [sp, #32]
  40ca28:	ldp	x23, x24, [sp, #48]
  40ca2c:	ldp	x25, x26, [sp, #64]
  40ca30:	ldp	x29, x30, [sp], #80
  40ca34:	ret
  40ca38:	lsl	x1, x19, #3
  40ca3c:	sub	x1, x1, x19
  40ca40:	add	x1, x24, x1, lsl #4
  40ca44:	ldr	x0, [x1, #32]
  40ca48:	cbz	x0, 40c9d8 <ferror@plt+0x9138>
  40ca4c:	ldr	x1, [x1, #80]
  40ca50:	cbz	x1, 40ca60 <ferror@plt+0x91c0>
  40ca54:	ldr	x2, [x1, #176]
  40ca58:	cmp	x0, x2
  40ca5c:	b.eq	40ca90 <ferror@plt+0x91f0>  // b.none
  40ca60:	bl	403510 <free@plt>
  40ca64:	lsl	x0, x19, #3
  40ca68:	adrp	x1, 470000 <memcpy@GLIBC_2.17>
  40ca6c:	sub	x0, x0, x19
  40ca70:	add	x1, x1, #0xbf8
  40ca74:	lsl	x0, x0, #4
  40ca78:	add	x24, x24, x0
  40ca7c:	add	x0, x0, #0x20
  40ca80:	add	x0, x1, x0
  40ca84:	str	xzr, [x24, #32]
  40ca88:	stp	xzr, xzr, [x0]
  40ca8c:	b	40c9d8 <ferror@plt+0x9138>
  40ca90:	ldrb	w2, [x1, #36]
  40ca94:	ldr	w3, [x1, #32]
  40ca98:	and	w2, w2, #0xffffffcf
  40ca9c:	strb	w2, [x1, #36]
  40caa0:	and	w3, w3, #0xffffbfff
  40caa4:	str	w3, [x1, #32]
  40caa8:	str	xzr, [x1, #176]
  40caac:	b	40ca60 <ferror@plt+0x91c0>
  40cab0:	cbz	x0, 40cae4 <ferror@plt+0x9244>
  40cab4:	ldr	x2, [x0, #64]
  40cab8:	cbz	x2, 40cae4 <ferror@plt+0x9244>
  40cabc:	ldr	x0, [x2]
  40cac0:	cbnz	x0, 40cad0 <ferror@plt+0x9230>
  40cac4:	b	40cae4 <ferror@plt+0x9244>
  40cac8:	ldr	x0, [x2, #8]!
  40cacc:	cbz	x0, 40cae0 <ferror@plt+0x9240>
  40cad0:	ldr	x0, [x0, #8]
  40cad4:	cmp	x0, x1
  40cad8:	b.ne	40cac8 <ferror@plt+0x9228>  // b.any
  40cadc:	mov	w0, #0x1                   	// #1
  40cae0:	ret
  40cae4:	mov	w0, #0x0                   	// #0
  40cae8:	ret
  40caec:	nop
  40caf0:	stp	x29, x30, [sp, #-64]!
  40caf4:	mov	x29, sp
  40caf8:	stp	x23, x24, [sp, #48]
  40cafc:	mov	w23, w0
  40cb00:	ubfiz	x3, x23, #3, #32
  40cb04:	stp	x21, x22, [sp, #32]
  40cb08:	sub	x2, x3, x23
  40cb0c:	adrp	x22, 470000 <memcpy@GLIBC_2.17>
  40cb10:	add	x22, x22, #0xbf0
  40cb14:	add	x2, x22, x2, lsl #4
  40cb18:	stp	x19, x20, [sp, #16]
  40cb1c:	mov	x21, x23
  40cb20:	mov	x20, x1
  40cb24:	ldr	x0, [x2, #32]
  40cb28:	cbz	x0, 40cb3c <ferror@plt+0x929c>
  40cb2c:	ldr	x1, [x1]
  40cb30:	ldr	x0, [x2, #24]
  40cb34:	bl	4034a0 <strcmp@plt>
  40cb38:	cbz	w0, 40cb8c <ferror@plt+0x92ec>
  40cb3c:	lsl	x19, x23, #3
  40cb40:	mov	x0, x20
  40cb44:	sub	x19, x19, x23
  40cb48:	lsl	x19, x19, #4
  40cb4c:	ldr	x1, [x22, x19]
  40cb50:	bl	4032e0 <bfd_get_section_by_name@plt>
  40cb54:	mov	x24, x0
  40cb58:	cbz	x0, 40cbcc <ferror@plt+0x932c>
  40cb5c:	add	x0, x22, x19
  40cb60:	ldr	x1, [x22, x19]
  40cb64:	str	x1, [x0, #16]
  40cb68:	lsl	x0, x23, #3
  40cb6c:	sub	x23, x0, x23
  40cb70:	add	x22, x22, x23, lsl #4
  40cb74:	ldr	x19, [x22, #32]
  40cb78:	cbz	x19, 40cbac <ferror@plt+0x930c>
  40cb7c:	ldr	x1, [x20]
  40cb80:	ldr	x0, [x22, #24]
  40cb84:	bl	4034a0 <strcmp@plt>
  40cb88:	cbnz	w0, 40cba4 <ferror@plt+0x9304>
  40cb8c:	mov	w0, #0x1                   	// #1
  40cb90:	ldp	x19, x20, [sp, #16]
  40cb94:	ldp	x21, x22, [sp, #32]
  40cb98:	ldp	x23, x24, [sp, #48]
  40cb9c:	ldp	x29, x30, [sp], #64
  40cba0:	ret
  40cba4:	mov	x0, x19
  40cba8:	bl	403510 <free@plt>
  40cbac:	mov	x2, x20
  40cbb0:	mov	x1, x24
  40cbb4:	mov	w0, w21
  40cbb8:	ldp	x19, x20, [sp, #16]
  40cbbc:	ldp	x21, x22, [sp, #32]
  40cbc0:	ldp	x23, x24, [sp, #48]
  40cbc4:	ldp	x29, x30, [sp], #64
  40cbc8:	b	40c540 <ferror@plt+0x8ca0>
  40cbcc:	add	x19, x22, x19
  40cbd0:	mov	x0, x20
  40cbd4:	ldr	x1, [x19, #8]
  40cbd8:	bl	4032e0 <bfd_get_section_by_name@plt>
  40cbdc:	mov	x24, x0
  40cbe0:	cbz	x0, 40cbf0 <ferror@plt+0x9350>
  40cbe4:	ldr	x0, [x19, #8]
  40cbe8:	str	x0, [x19, #16]
  40cbec:	b	40cb68 <ferror@plt+0x92c8>
  40cbf0:	mov	w0, #0x0                   	// #0
  40cbf4:	b	40cb90 <ferror@plt+0x92f0>
  40cbf8:	stp	x29, x30, [sp, #-32]!
  40cbfc:	ubfiz	x1, x0, #3, #32
  40cc00:	mov	x29, sp
  40cc04:	stp	x19, x20, [sp, #16]
  40cc08:	mov	w20, w0
  40cc0c:	sub	x1, x1, x20
  40cc10:	adrp	x19, 470000 <memcpy@GLIBC_2.17>
  40cc14:	add	x19, x19, #0xbf0
  40cc18:	add	x1, x19, x1, lsl #4
  40cc1c:	ldr	x0, [x1, #32]
  40cc20:	cbz	x0, 40cc64 <ferror@plt+0x93c4>
  40cc24:	ldr	x1, [x1, #80]
  40cc28:	cbz	x1, 40cc38 <ferror@plt+0x9398>
  40cc2c:	ldr	x2, [x1, #176]
  40cc30:	cmp	x0, x2
  40cc34:	b.eq	40cc70 <ferror@plt+0x93d0>  // b.none
  40cc38:	bl	403510 <free@plt>
  40cc3c:	lsl	x0, x20, #3
  40cc40:	adrp	x1, 470000 <memcpy@GLIBC_2.17>
  40cc44:	sub	x0, x0, x20
  40cc48:	add	x1, x1, #0xbf8
  40cc4c:	lsl	x0, x0, #4
  40cc50:	add	x19, x19, x0
  40cc54:	add	x0, x0, #0x20
  40cc58:	add	x0, x1, x0
  40cc5c:	str	xzr, [x19, #32]
  40cc60:	stp	xzr, xzr, [x0]
  40cc64:	ldp	x19, x20, [sp, #16]
  40cc68:	ldp	x29, x30, [sp], #32
  40cc6c:	ret
  40cc70:	ldrb	w2, [x1, #36]
  40cc74:	ldr	w3, [x1, #32]
  40cc78:	and	w2, w2, #0xffffffcf
  40cc7c:	strb	w2, [x1, #36]
  40cc80:	and	w3, w3, #0xffffbfff
  40cc84:	str	w3, [x1, #32]
  40cc88:	str	xzr, [x1, #176]
  40cc8c:	b	40cc38 <ferror@plt+0x9398>
  40cc90:	b	403680 <bfd_close@plt>
  40cc94:	nop
  40cc98:	stp	x29, x30, [sp, #-32]!
  40cc9c:	mov	x1, #0x0                   	// #0
  40cca0:	mov	x29, sp
  40cca4:	str	x19, [sp, #16]
  40cca8:	bl	403130 <bfd_openr@plt>
  40ccac:	cbz	x0, 40ccd0 <ferror@plt+0x9430>
  40ccb0:	mov	x19, x0
  40ccb4:	mov	w1, #0x1                   	// #1
  40ccb8:	bl	403740 <bfd_check_format@plt>
  40ccbc:	cbz	w0, 40ccd0 <ferror@plt+0x9430>
  40ccc0:	mov	x0, x19
  40ccc4:	ldr	x19, [sp, #16]
  40ccc8:	ldp	x29, x30, [sp], #32
  40cccc:	ret
  40ccd0:	mov	x19, #0x0                   	// #0
  40ccd4:	mov	x0, x19
  40ccd8:	ldr	x19, [sp, #16]
  40ccdc:	ldp	x29, x30, [sp], #32
  40cce0:	ret
  40cce4:	nop
  40cce8:	adrp	x2, 472000 <_bfd_std_section+0x120>
  40ccec:	ldr	w4, [x0]
  40ccf0:	ldr	w3, [x1]
  40ccf4:	add	x5, x2, #0x4f0
  40ccf8:	ldr	x0, [x2, #1264]
  40ccfc:	ldr	x2, [x0, x4, lsl #3]
  40cd00:	ldr	x1, [x0, x3, lsl #3]
  40cd04:	cmp	x2, x1
  40cd08:	cset	w0, hi  // hi = pmore
  40cd0c:	sbc	w0, w0, wzr
  40cd10:	cbnz	w0, 40cd2c <ferror@plt+0x948c>
  40cd14:	ldr	x0, [x5, #8]
  40cd18:	ldr	x2, [x0, x4, lsl #3]
  40cd1c:	ldr	x1, [x0, x3, lsl #3]
  40cd20:	cmp	x2, x1
  40cd24:	cset	w0, hi  // hi = pmore
  40cd28:	sbc	w0, w0, wzr
  40cd2c:	ret
  40cd30:	ldr	x2, [x0]
  40cd34:	ldr	x0, [x1]
  40cd38:	ldr	x1, [x2, #32]
  40cd3c:	ldr	x0, [x0, #32]
  40cd40:	sub	w0, w1, w0
  40cd44:	ret
  40cd48:	ldr	x2, [x0]
  40cd4c:	ldr	x1, [x1]
  40cd50:	cmp	x2, x1
  40cd54:	cset	w0, hi  // hi = pmore
  40cd58:	sbc	w0, w0, wzr
  40cd5c:	ret
  40cd60:	adrp	x1, 472000 <_bfd_std_section+0x120>
  40cd64:	add	x1, x1, #0x4f0
  40cd68:	mov	w2, w0
  40cd6c:	ldr	x0, [x1, #16]
  40cd70:	cbz	x0, 40cd84 <ferror@plt+0x94e4>
  40cd74:	ldr	w1, [x1, #24]
  40cd78:	cmp	w1, w2
  40cd7c:	b.ls	40cd88 <ferror@plt+0x94e8>  // b.plast
  40cd80:	ldr	x0, [x0, w2, uxtw #3]
  40cd84:	ret
  40cd88:	mov	x0, #0x0                   	// #0
  40cd8c:	ret
  40cd90:	stp	x29, x30, [sp, #-32]!
  40cd94:	mov	w2, #0x5                   	// #5
  40cd98:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40cd9c:	mov	x29, sp
  40cda0:	str	x19, [sp, #16]
  40cda4:	mov	x19, x0
  40cda8:	add	x1, x1, #0xc60
  40cdac:	mov	x0, #0x0                   	// #0
  40cdb0:	bl	403700 <dcgettext@plt>
  40cdb4:	ldr	x1, [x19, #16]
  40cdb8:	bl	4037a0 <printf@plt>
  40cdbc:	mov	w0, #0x1                   	// #1
  40cdc0:	ldr	x19, [sp, #16]
  40cdc4:	ldp	x29, x30, [sp], #32
  40cdc8:	ret
  40cdcc:	nop
  40cdd0:	stp	x29, x30, [sp, #-48]!
  40cdd4:	mov	x29, sp
  40cdd8:	stp	x19, x20, [sp, #16]
  40cddc:	ldr	w19, [x0, #16]
  40cde0:	cmp	w19, w1
  40cde4:	b.hi	40cea0 <ferror@plt+0x9600>  // b.pmore
  40cde8:	mov	x20, x0
  40cdec:	adrp	x0, 472000 <_bfd_std_section+0x120>
  40cdf0:	str	x21, [sp, #32]
  40cdf4:	mov	w21, w1
  40cdf8:	ldr	w0, [x0, #1288]
  40cdfc:	cmp	w0, #0x0
  40ce00:	ccmp	w0, w1, #0x2, ne  // ne = any
  40ce04:	b.cc	40ce8c <ferror@plt+0x95ec>  // b.lo, b.ul, b.last
  40ce08:	add	w1, w1, #0x1
  40ce0c:	str	w1, [x20, #16]
  40ce10:	cbz	w1, 40ce8c <ferror@plt+0x95ec>
  40ce14:	cmp	w1, #0x400
  40ce18:	ccmp	w0, #0x0, #0x0, hi  // hi = pmore
  40ce1c:	b.eq	40ceb0 <ferror@plt+0x9610>  // b.none
  40ce20:	ldr	x0, [x20, #24]
  40ce24:	ubfiz	x1, x1, #1, #32
  40ce28:	bl	4031f0 <xrealloc@plt>
  40ce2c:	mov	x1, x0
  40ce30:	ldr	x0, [x20, #32]
  40ce34:	str	x1, [x20, #24]
  40ce38:	ldr	w1, [x20, #16]
  40ce3c:	lsl	x1, x1, #2
  40ce40:	bl	4031f0 <xrealloc@plt>
  40ce44:	ldr	x2, [x20, #24]
  40ce48:	str	x0, [x20, #32]
  40ce4c:	cbz	x2, 40cedc <ferror@plt+0x963c>
  40ce50:	ldr	w1, [x20, #16]
  40ce54:	mov	w3, #0xffffffff            	// #-1
  40ce58:	cmp	w19, w1
  40ce5c:	b.cs	40ce78 <ferror@plt+0x95d8>  // b.hs, b.nlast
  40ce60:	strh	w3, [x2, w19, uxtw #1]
  40ce64:	str	wzr, [x0, w19, uxtw #2]
  40ce68:	add	w19, w19, #0x1
  40ce6c:	ldr	w1, [x20, #16]
  40ce70:	cmp	w1, w19
  40ce74:	b.hi	40ce60 <ferror@plt+0x95c0>  // b.pmore
  40ce78:	ldr	x21, [sp, #32]
  40ce7c:	mov	w0, #0x1                   	// #1
  40ce80:	ldp	x19, x20, [sp, #16]
  40ce84:	ldp	x29, x30, [sp], #48
  40ce88:	ret
  40ce8c:	mov	w0, #0xffffffff            	// #-1
  40ce90:	ldp	x19, x20, [sp, #16]
  40ce94:	ldr	x21, [sp, #32]
  40ce98:	ldp	x29, x30, [sp], #48
  40ce9c:	ret
  40cea0:	mov	w0, #0x0                   	// #0
  40cea4:	ldp	x19, x20, [sp, #16]
  40cea8:	ldp	x29, x30, [sp], #48
  40ceac:	ret
  40ceb0:	mov	w2, #0x5                   	// #5
  40ceb4:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40ceb8:	mov	x0, #0x0                   	// #0
  40cebc:	add	x1, x1, #0xca8
  40cec0:	bl	403700 <dcgettext@plt>
  40cec4:	mov	w1, w21
  40cec8:	bl	441040 <error@@Base>
  40cecc:	mov	w0, #0xffffffff            	// #-1
  40ced0:	ldr	x21, [sp, #32]
  40ced4:	str	wzr, [x20, #16]
  40ced8:	b	40ce80 <ferror@plt+0x95e0>
  40cedc:	mov	w2, #0x5                   	// #5
  40cee0:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40cee4:	mov	x0, #0x0                   	// #0
  40cee8:	add	x1, x1, #0xcd0
  40ceec:	bl	403700 <dcgettext@plt>
  40cef0:	ldr	w1, [x20, #16]
  40cef4:	bl	441040 <error@@Base>
  40cef8:	mov	w0, #0xffffffff            	// #-1
  40cefc:	ldr	x21, [sp, #32]
  40cf00:	str	wzr, [x20, #16]
  40cf04:	b	40ce80 <ferror@plt+0x95e0>
  40cf08:	stp	x29, x30, [sp, #-16]!
  40cf0c:	mov	x29, sp
  40cf10:	bl	40cc98 <ferror@plt+0x93f8>
  40cf14:	cmp	x0, #0x0
  40cf18:	cset	w0, ne  // ne = any
  40cf1c:	ldp	x29, x30, [sp], #16
  40cf20:	ret
  40cf24:	nop
  40cf28:	stp	x29, x30, [sp, #-80]!
  40cf2c:	mov	x29, sp
  40cf30:	stp	x21, x22, [sp, #32]
  40cf34:	mov	x22, x1
  40cf38:	mov	x21, x0
  40cf3c:	bl	40cc98 <ferror@plt+0x93f8>
  40cf40:	cbz	x0, 40d05c <ferror@plt+0x97bc>
  40cf44:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40cf48:	add	x1, x1, #0xd10
  40cf4c:	stp	x19, x20, [sp, #16]
  40cf50:	mov	x20, x0
  40cf54:	mov	x19, #0x0                   	// #0
  40cf58:	mov	x0, x21
  40cf5c:	stp	x23, x24, [sp, #48]
  40cf60:	adrp	x24, 473000 <_bfd_std_section+0x1120>
  40cf64:	adrp	x23, 450000 <warn@@Base+0xe9e8>
  40cf68:	add	x24, x24, #0xc0
  40cf6c:	add	x23, x23, #0x7f0
  40cf70:	str	x25, [sp, #64]
  40cf74:	bl	4031c0 <fopen@plt>
  40cf78:	mov	x25, x0
  40cf7c:	cbz	x0, 40d06c <ferror@plt+0x97cc>
  40cf80:	mov	x3, x25
  40cf84:	mov	x0, x24
  40cf88:	mov	x2, #0x2000                	// #8192
  40cf8c:	mov	x1, #0x1                   	// #1
  40cf90:	bl	4034f0 <fread@plt>
  40cf94:	cbz	x0, 40cfec <ferror@plt+0x974c>
  40cf98:	add	x6, x24, x0
  40cf9c:	eor	x4, x19, #0xffffffff
  40cfa0:	cmp	x6, x24
  40cfa4:	b.ls	40cfcc <ferror@plt+0x972c>  // b.plast
  40cfa8:	mov	x5, x24
  40cfac:	nop
  40cfb0:	ldrb	w2, [x5], #1
  40cfb4:	eor	x2, x2, x4
  40cfb8:	cmp	x6, x5
  40cfbc:	and	x2, x2, #0xff
  40cfc0:	ldr	x1, [x23, x2, lsl #3]
  40cfc4:	eor	x4, x1, x4, lsr #8
  40cfc8:	b.ne	40cfb0 <ferror@plt+0x9710>  // b.any
  40cfcc:	mvn	x4, x4
  40cfd0:	mov	x3, x25
  40cfd4:	and	x19, x4, #0xffffffff
  40cfd8:	mov	x0, x24
  40cfdc:	mov	x2, #0x2000                	// #8192
  40cfe0:	mov	x1, #0x1                   	// #1
  40cfe4:	bl	4034f0 <fread@plt>
  40cfe8:	cbnz	x0, 40cf98 <ferror@plt+0x96f8>
  40cfec:	mov	x0, x25
  40cff0:	bl	4031b0 <fclose@plt>
  40cff4:	ldr	x1, [x22]
  40cff8:	mov	w0, #0x1                   	// #1
  40cffc:	cmp	x1, x19
  40d000:	b.ne	40d01c <ferror@plt+0x977c>  // b.any
  40d004:	ldp	x19, x20, [sp, #16]
  40d008:	ldp	x21, x22, [sp, #32]
  40d00c:	ldp	x23, x24, [sp, #48]
  40d010:	ldr	x25, [sp, #64]
  40d014:	ldp	x29, x30, [sp], #80
  40d018:	ret
  40d01c:	mov	x0, x20
  40d020:	bl	40cc90 <ferror@plt+0x93f0>
  40d024:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40d028:	add	x1, x1, #0xd48
  40d02c:	mov	w2, #0x5                   	// #5
  40d030:	mov	x0, #0x0                   	// #0
  40d034:	bl	403700 <dcgettext@plt>
  40d038:	mov	x1, x21
  40d03c:	bl	441618 <warn@@Base>
  40d040:	mov	w0, #0x0                   	// #0
  40d044:	ldp	x19, x20, [sp, #16]
  40d048:	ldp	x21, x22, [sp, #32]
  40d04c:	ldp	x23, x24, [sp, #48]
  40d050:	ldr	x25, [sp, #64]
  40d054:	ldp	x29, x30, [sp], #80
  40d058:	ret
  40d05c:	mov	w0, #0x0                   	// #0
  40d060:	ldp	x21, x22, [sp, #32]
  40d064:	ldp	x29, x30, [sp], #80
  40d068:	ret
  40d06c:	mov	x0, x20
  40d070:	bl	40cc90 <ferror@plt+0x93f0>
  40d074:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40d078:	mov	w2, #0x5                   	// #5
  40d07c:	add	x1, x1, #0xd18
  40d080:	mov	x0, #0x0                   	// #0
  40d084:	b	40d034 <ferror@plt+0x9794>
  40d088:	stp	x29, x30, [sp, #-48]!
  40d08c:	mov	x29, sp
  40d090:	stp	x19, x20, [sp, #16]
  40d094:	ldr	x19, [x0, #32]
  40d098:	ldr	x20, [x0, #48]
  40d09c:	mov	x0, x19
  40d0a0:	str	x21, [sp, #32]
  40d0a4:	mov	x21, x1
  40d0a8:	mov	x1, x20
  40d0ac:	bl	403020 <strnlen@plt>
  40d0b0:	add	w0, w0, #0x4
  40d0b4:	and	w0, w0, #0xfffffffc
  40d0b8:	add	w2, w0, #0x4
  40d0bc:	cmp	x20, w2, uxtw
  40d0c0:	b.cc	40d0f0 <ferror@plt+0x9850>  // b.lo, b.ul, b.last
  40d0c4:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  40d0c8:	add	x0, x19, w0, uxtw
  40d0cc:	mov	w1, #0x4                   	// #4
  40d0d0:	ldr	x2, [x2, #752]
  40d0d4:	blr	x2
  40d0d8:	str	x0, [x21]
  40d0dc:	mov	x0, x19
  40d0e0:	ldp	x19, x20, [sp, #16]
  40d0e4:	ldr	x21, [sp, #32]
  40d0e8:	ldp	x29, x30, [sp], #48
  40d0ec:	ret
  40d0f0:	mov	x19, #0x0                   	// #0
  40d0f4:	mov	x0, x19
  40d0f8:	ldp	x19, x20, [sp, #16]
  40d0fc:	ldr	x21, [sp, #32]
  40d100:	ldp	x29, x30, [sp], #48
  40d104:	ret
  40d108:	stp	x29, x30, [sp, #-48]!
  40d10c:	mov	x29, sp
  40d110:	stp	x19, x20, [sp, #16]
  40d114:	stp	x21, x22, [sp, #32]
  40d118:	mov	x22, x1
  40d11c:	ldr	x21, [x0, #32]
  40d120:	ldr	x20, [x0, #48]
  40d124:	mov	x0, x21
  40d128:	mov	x1, x20
  40d12c:	bl	403020 <strnlen@plt>
  40d130:	add	x19, x0, #0x1
  40d134:	cmp	x20, x19
  40d138:	b.ls	40d178 <ferror@plt+0x98d8>  // b.plast
  40d13c:	sub	x20, x20, x19
  40d140:	cmp	x20, #0x13
  40d144:	b.ls	40d178 <ferror@plt+0x98d8>  // b.plast
  40d148:	mov	x1, #0x10                  	// #16
  40d14c:	mov	x0, #0x1                   	// #1
  40d150:	bl	4032f0 <calloc@plt>
  40d154:	cbz	x0, 40d178 <ferror@plt+0x98d8>
  40d158:	add	x19, x21, x19
  40d15c:	str	x0, [x22]
  40d160:	stp	x20, x19, [x0]
  40d164:	mov	x0, x21
  40d168:	ldp	x19, x20, [sp, #16]
  40d16c:	ldp	x21, x22, [sp, #32]
  40d170:	ldp	x29, x30, [sp], #48
  40d174:	ret
  40d178:	mov	x21, #0x0                   	// #0
  40d17c:	mov	x0, x21
  40d180:	ldp	x19, x20, [sp, #16]
  40d184:	ldp	x21, x22, [sp, #32]
  40d188:	ldp	x29, x30, [sp], #48
  40d18c:	ret
  40d190:	mov	w2, w0
  40d194:	cmp	w0, #0x3f
  40d198:	b.hi	40d1b0 <ferror@plt+0x9910>  // b.pmore
  40d19c:	adrp	x0, 450000 <warn@@Base+0xe9e8>
  40d1a0:	add	x0, x0, #0x7f0
  40d1a4:	add	x0, x0, #0x800
  40d1a8:	ldr	x0, [x0, w2, uxtw #3]
  40d1ac:	ret
  40d1b0:	sub	w3, w0, #0x1, lsl #12
  40d1b4:	mov	x0, #0x0                   	// #0
  40d1b8:	cmp	w3, #0xfff
  40d1bc:	b.hi	40d294 <ferror@plt+0x99f4>  // b.pmore
  40d1c0:	mov	w0, #0x1c9f                	// #7327
  40d1c4:	cmp	w2, w0
  40d1c8:	b.hi	40d270 <ferror@plt+0x99d0>  // b.pmore
  40d1cc:	mov	w0, #0x1aff                	// #6911
  40d1d0:	cmp	w2, w0
  40d1d4:	b.ls	40d218 <ferror@plt+0x9978>  // b.plast
  40d1d8:	mov	w1, #0xffffe500            	// #-6912
  40d1dc:	add	w2, w2, w1
  40d1e0:	cmp	w2, #0x19f
  40d1e4:	b.hi	40da54 <ferror@plt+0xa1b4>  // b.pmore
  40d1e8:	adrp	x1, 44f000 <warn@@Base+0xd9e8>
  40d1ec:	add	x1, x1, #0x710
  40d1f0:	ldrh	w0, [x1, w2, uxtw #1]
  40d1f4:	adr	x1, 40d200 <ferror@plt+0x9960>
  40d1f8:	add	x0, x1, w0, sxth #2
  40d1fc:	br	x0
  40d200:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d204:	add	x0, x0, #0xa30
  40d208:	ret
  40d20c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d210:	add	x0, x0, #0x660
  40d214:	ret
  40d218:	mov	w0, #0x13bf                	// #5055
  40d21c:	cmp	w2, w0
  40d220:	b.hi	40d354 <ferror@plt+0x9ab4>  // b.pmore
  40d224:	mov	w0, #0x10ff                	// #4351
  40d228:	cmp	w2, w0
  40d22c:	b.ls	40d298 <ferror@plt+0x99f8>  // b.plast
  40d230:	mov	w0, #0xffffef00            	// #-4352
  40d234:	add	w2, w2, w0
  40d238:	cmp	w2, #0x2bf
  40d23c:	b.hi	40da54 <ferror@plt+0xa1b4>  // b.pmore
  40d240:	adrp	x1, 44f000 <warn@@Base+0xd9e8>
  40d244:	add	x1, x1, #0xa50
  40d248:	ldrh	w0, [x1, w2, uxtw #1]
  40d24c:	adr	x1, 40d258 <ferror@plt+0x99b8>
  40d250:	add	x0, x1, w0, sxth #2
  40d254:	br	x0
  40d258:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d25c:	add	x0, x0, #0x658
  40d260:	ret
  40d264:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d268:	add	x0, x0, #0xa40
  40d26c:	ret
  40d270:	mov	w0, #0x1f13                	// #7955
  40d274:	cmp	w2, w0
  40d278:	b.eq	40d454 <ferror@plt+0x9bb4>  // b.none
  40d27c:	b.ls	40d388 <ferror@plt+0x9ae8>  // b.plast
  40d280:	mov	w0, #0x1f14                	// #7956
  40d284:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40d288:	cmp	w2, w0
  40d28c:	add	x0, x1, #0xa88
  40d290:	b.ne	40da54 <ferror@plt+0xa1b4>  // b.any
  40d294:	ret
  40d298:	mov	w0, #0x1005                	// #4101
  40d29c:	cmp	w2, w0
  40d2a0:	b.eq	40dec8 <ferror@plt+0xa628>  // b.none
  40d2a4:	b.ls	40d300 <ferror@plt+0x9a60>  // b.plast
  40d2a8:	mov	w0, #0x1042                	// #4162
  40d2ac:	cmp	w2, w0
  40d2b0:	b.eq	40d46c <ferror@plt+0x9bcc>  // b.none
  40d2b4:	b.ls	40d2dc <ferror@plt+0x9a3c>  // b.plast
  40d2b8:	mov	w0, #0x1043                	// #4163
  40d2bc:	cmp	w2, w0
  40d2c0:	b.eq	40d424 <ferror@plt+0x9b84>  // b.none
  40d2c4:	mov	w0, #0x1044                	// #4164
  40d2c8:	cmp	w2, w0
  40d2cc:	b.ne	40da54 <ferror@plt+0xa1b4>  // b.any
  40d2d0:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40d2d4:	add	x0, x0, #0xe80
  40d2d8:	ret
  40d2dc:	mov	w0, #0x1040                	// #4160
  40d2e0:	cmp	w2, w0
  40d2e4:	b.eq	40d418 <ferror@plt+0x9b78>  // b.none
  40d2e8:	mov	w0, #0x1041                	// #4161
  40d2ec:	cmp	w2, w0
  40d2f0:	b.ne	40da54 <ferror@plt+0xa1b4>  // b.any
  40d2f4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d2f8:	add	x0, x0, #0xa60
  40d2fc:	ret
  40d300:	mov	w0, #0x1002                	// #4098
  40d304:	cmp	w2, w0
  40d308:	b.eq	40d460 <ferror@plt+0x9bc0>  // b.none
  40d30c:	b.ls	40d334 <ferror@plt+0x9a94>  // b.plast
  40d310:	mov	w0, #0x1003                	// #4099
  40d314:	cmp	w2, w0
  40d318:	b.eq	40d40c <ferror@plt+0x9b6c>  // b.none
  40d31c:	mov	w0, #0x1004                	// #4100
  40d320:	cmp	w2, w0
  40d324:	b.ne	40da54 <ferror@plt+0xa1b4>  // b.any
  40d328:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d32c:	add	x0, x0, #0xa68
  40d330:	ret
  40d334:	cmp	w2, #0x1, lsl #12
  40d338:	b.eq	40d400 <ferror@plt+0x9b60>  // b.none
  40d33c:	mov	w0, #0x1001                	// #4097
  40d340:	cmp	w2, w0
  40d344:	b.ne	40da54 <ferror@plt+0xa1b4>  // b.any
  40d348:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d34c:	add	x0, x0, #0xa38
  40d350:	ret
  40d354:	mov	w0, #0x17a3                	// #6051
  40d358:	cmp	w2, w0
  40d35c:	b.eq	40debc <ferror@plt+0xa61c>  // b.none
  40d360:	b.ls	40d3c4 <ferror@plt+0x9b24>  // b.plast
  40d364:	mov	w0, #0x17b1                	// #6065
  40d368:	cmp	w2, w0
  40d36c:	b.eq	40d43c <ferror@plt+0x9b9c>  // b.none
  40d370:	mov	w0, #0x17b2                	// #6066
  40d374:	cmp	w2, w0
  40d378:	b.ne	40d3ac <ferror@plt+0x9b0c>  // b.any
  40d37c:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40d380:	add	x0, x0, #0xe70
  40d384:	ret
  40d388:	mov	w0, #0x1f11                	// #7953
  40d38c:	cmp	w2, w0
  40d390:	b.eq	40d430 <ferror@plt+0x9b90>  // b.none
  40d394:	mov	w0, #0x1f12                	// #7954
  40d398:	cmp	w2, w0
  40d39c:	b.ne	40da54 <ferror@plt+0xa1b4>  // b.any
  40d3a0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d3a4:	add	x0, x0, #0x5d0
  40d3a8:	ret
  40d3ac:	mov	w0, #0x17b0                	// #6064
  40d3b0:	cmp	w2, w0
  40d3b4:	b.ne	40da54 <ferror@plt+0xa1b4>  // b.any
  40d3b8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d3bc:	add	x0, x0, #0x5d8
  40d3c0:	ret
  40d3c4:	mov	w0, #0x17a1                	// #6049
  40d3c8:	cmp	w2, w0
  40d3cc:	b.eq	40d448 <ferror@plt+0x9ba8>  // b.none
  40d3d0:	mov	w0, #0x17a2                	// #6050
  40d3d4:	cmp	w2, w0
  40d3d8:	b.ne	40d3e8 <ferror@plt+0x9b48>  // b.any
  40d3dc:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40d3e0:	add	x0, x0, #0xe98
  40d3e4:	ret
  40d3e8:	mov	w0, #0x17a0                	// #6048
  40d3ec:	cmp	w2, w0
  40d3f0:	b.ne	40da54 <ferror@plt+0xa1b4>  // b.any
  40d3f4:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40d3f8:	add	x0, x0, #0xe68
  40d3fc:	ret
  40d400:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d404:	add	x0, x0, #0xa50
  40d408:	ret
  40d40c:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40d410:	add	x0, x0, #0xd98
  40d414:	ret
  40d418:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d41c:	add	x0, x0, #0xa70
  40d420:	ret
  40d424:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d428:	add	x0, x0, #0xa58
  40d42c:	ret
  40d430:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d434:	add	x0, x0, #0x5e0
  40d438:	ret
  40d43c:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40d440:	add	x0, x0, #0xe60
  40d444:	ret
  40d448:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40d44c:	add	x0, x0, #0xe88
  40d450:	ret
  40d454:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d458:	add	x0, x0, #0x5f0
  40d45c:	ret
  40d460:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40d464:	add	x0, x0, #0xd90
  40d468:	ret
  40d46c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d470:	add	x0, x0, #0xa80
  40d474:	ret
  40d478:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d47c:	add	x0, x0, #0x440
  40d480:	ret
  40d484:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d488:	add	x0, x0, #0x438
  40d48c:	ret
  40d490:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d494:	add	x0, x0, #0x428
  40d498:	ret
  40d49c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d4a0:	add	x0, x0, #0x418
  40d4a4:	ret
  40d4a8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d4ac:	add	x0, x0, #0x408
  40d4b0:	ret
  40d4b4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d4b8:	add	x0, x0, #0x3f8
  40d4bc:	ret
  40d4c0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d4c4:	add	x0, x0, #0x3e8
  40d4c8:	ret
  40d4cc:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d4d0:	add	x0, x0, #0x3d8
  40d4d4:	ret
  40d4d8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d4dc:	add	x0, x0, #0x3c8
  40d4e0:	ret
  40d4e4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d4e8:	add	x0, x0, #0x3b8
  40d4ec:	ret
  40d4f0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d4f4:	add	x0, x0, #0x3a8
  40d4f8:	ret
  40d4fc:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d500:	add	x0, x0, #0x398
  40d504:	ret
  40d508:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d50c:	add	x0, x0, #0x388
  40d510:	ret
  40d514:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d518:	add	x0, x0, #0x378
  40d51c:	ret
  40d520:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d524:	add	x0, x0, #0x368
  40d528:	ret
  40d52c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d530:	add	x0, x0, #0x358
  40d534:	ret
  40d538:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d53c:	add	x0, x0, #0x348
  40d540:	ret
  40d544:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d548:	add	x0, x0, #0x338
  40d54c:	ret
  40d550:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d554:	add	x0, x0, #0x328
  40d558:	ret
  40d55c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d560:	add	x0, x0, #0x318
  40d564:	ret
  40d568:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d56c:	add	x0, x0, #0x308
  40d570:	ret
  40d574:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d578:	add	x0, x0, #0x2f8
  40d57c:	ret
  40d580:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d584:	add	x0, x0, #0x2e8
  40d588:	ret
  40d58c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d590:	add	x0, x0, #0x2d8
  40d594:	ret
  40d598:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d59c:	add	x0, x0, #0x2c8
  40d5a0:	ret
  40d5a4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d5a8:	add	x0, x0, #0x2b8
  40d5ac:	ret
  40d5b0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d5b4:	add	x0, x0, #0x2a8
  40d5b8:	ret
  40d5bc:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d5c0:	add	x0, x0, #0x298
  40d5c4:	ret
  40d5c8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d5cc:	add	x0, x0, #0x288
  40d5d0:	ret
  40d5d4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d5d8:	add	x0, x0, #0x278
  40d5dc:	ret
  40d5e0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d5e4:	add	x0, x0, #0x268
  40d5e8:	ret
  40d5ec:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d5f0:	add	x0, x0, #0x258
  40d5f4:	ret
  40d5f8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d5fc:	add	x0, x0, #0x250
  40d600:	ret
  40d604:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d608:	add	x0, x0, #0x240
  40d60c:	ret
  40d610:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d614:	add	x0, x0, #0x230
  40d618:	ret
  40d61c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d620:	add	x0, x0, #0x220
  40d624:	ret
  40d628:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d62c:	add	x0, x0, #0x210
  40d630:	ret
  40d634:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d638:	add	x0, x0, #0x200
  40d63c:	ret
  40d640:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d644:	add	x0, x0, #0x1f0
  40d648:	ret
  40d64c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d650:	add	x0, x0, #0x1e0
  40d654:	ret
  40d658:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d65c:	add	x0, x0, #0x1d0
  40d660:	ret
  40d664:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d668:	add	x0, x0, #0x1c0
  40d66c:	ret
  40d670:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d674:	add	x0, x0, #0x1b0
  40d678:	ret
  40d67c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d680:	add	x0, x0, #0x1a0
  40d684:	ret
  40d688:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d68c:	add	x0, x0, #0x190
  40d690:	ret
  40d694:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d698:	add	x0, x0, #0x180
  40d69c:	ret
  40d6a0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d6a4:	add	x0, x0, #0x170
  40d6a8:	ret
  40d6ac:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d6b0:	add	x0, x0, #0x160
  40d6b4:	ret
  40d6b8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d6bc:	add	x0, x0, #0x150
  40d6c0:	ret
  40d6c4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d6c8:	add	x0, x0, #0x140
  40d6cc:	ret
  40d6d0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d6d4:	add	x0, x0, #0x130
  40d6d8:	ret
  40d6dc:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d6e0:	add	x0, x0, #0x120
  40d6e4:	ret
  40d6e8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d6ec:	add	x0, x0, #0x110
  40d6f0:	ret
  40d6f4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d6f8:	add	x0, x0, #0x100
  40d6fc:	ret
  40d700:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d704:	add	x0, x0, #0xf0
  40d708:	ret
  40d70c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d710:	add	x0, x0, #0xe0
  40d714:	ret
  40d718:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d71c:	add	x0, x0, #0xd0
  40d720:	ret
  40d724:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d728:	add	x0, x0, #0xc0
  40d72c:	ret
  40d730:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d734:	add	x0, x0, #0xb0
  40d738:	ret
  40d73c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d740:	add	x0, x0, #0xa0
  40d744:	ret
  40d748:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d74c:	add	x0, x0, #0x90
  40d750:	ret
  40d754:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d758:	add	x0, x0, #0x80
  40d75c:	ret
  40d760:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d764:	add	x0, x0, #0x70
  40d768:	ret
  40d76c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d770:	add	x0, x0, #0xa28
  40d774:	ret
  40d778:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d77c:	add	x0, x0, #0xa18
  40d780:	ret
  40d784:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d788:	add	x0, x0, #0xa08
  40d78c:	ret
  40d790:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d794:	add	x0, x0, #0x9f8
  40d798:	ret
  40d79c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d7a0:	add	x0, x0, #0x9e8
  40d7a4:	ret
  40d7a8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d7ac:	add	x0, x0, #0x9d8
  40d7b0:	ret
  40d7b4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d7b8:	add	x0, x0, #0x9c8
  40d7bc:	ret
  40d7c0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d7c4:	add	x0, x0, #0x9b8
  40d7c8:	ret
  40d7cc:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d7d0:	add	x0, x0, #0x9a8
  40d7d4:	ret
  40d7d8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d7dc:	add	x0, x0, #0x998
  40d7e0:	ret
  40d7e4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d7e8:	add	x0, x0, #0x988
  40d7ec:	ret
  40d7f0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d7f4:	add	x0, x0, #0x978
  40d7f8:	ret
  40d7fc:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d800:	add	x0, x0, #0x968
  40d804:	ret
  40d808:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d80c:	add	x0, x0, #0x958
  40d810:	ret
  40d814:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d818:	add	x0, x0, #0x948
  40d81c:	ret
  40d820:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d824:	add	x0, x0, #0x938
  40d828:	ret
  40d82c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d830:	add	x0, x0, #0x928
  40d834:	ret
  40d838:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d83c:	add	x0, x0, #0x918
  40d840:	ret
  40d844:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d848:	add	x0, x0, #0x908
  40d84c:	ret
  40d850:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d854:	add	x0, x0, #0x8f8
  40d858:	ret
  40d85c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d860:	add	x0, x0, #0x8e8
  40d864:	ret
  40d868:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d86c:	add	x0, x0, #0x8d8
  40d870:	ret
  40d874:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d878:	add	x0, x0, #0x8c8
  40d87c:	ret
  40d880:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d884:	add	x0, x0, #0x8b8
  40d888:	ret
  40d88c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d890:	add	x0, x0, #0x8a8
  40d894:	ret
  40d898:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d89c:	add	x0, x0, #0x898
  40d8a0:	ret
  40d8a4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d8a8:	add	x0, x0, #0x888
  40d8ac:	ret
  40d8b0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d8b4:	add	x0, x0, #0x878
  40d8b8:	ret
  40d8bc:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d8c0:	add	x0, x0, #0x868
  40d8c4:	ret
  40d8c8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d8cc:	add	x0, x0, #0x858
  40d8d0:	ret
  40d8d4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d8d8:	add	x0, x0, #0x850
  40d8dc:	ret
  40d8e0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d8e4:	add	x0, x0, #0x848
  40d8e8:	ret
  40d8ec:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d8f0:	add	x0, x0, #0x838
  40d8f4:	ret
  40d8f8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d8fc:	add	x0, x0, #0x828
  40d900:	ret
  40d904:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d908:	add	x0, x0, #0x818
  40d90c:	ret
  40d910:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d914:	add	x0, x0, #0x808
  40d918:	ret
  40d91c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d920:	add	x0, x0, #0x7f8
  40d924:	ret
  40d928:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d92c:	add	x0, x0, #0x7e8
  40d930:	ret
  40d934:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d938:	add	x0, x0, #0x7d8
  40d93c:	ret
  40d940:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d944:	add	x0, x0, #0x7c8
  40d948:	ret
  40d94c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d950:	add	x0, x0, #0x7b8
  40d954:	ret
  40d958:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d95c:	add	x0, x0, #0x7a8
  40d960:	ret
  40d964:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d968:	add	x0, x0, #0x798
  40d96c:	ret
  40d970:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d974:	add	x0, x0, #0x788
  40d978:	ret
  40d97c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d980:	add	x0, x0, #0x778
  40d984:	ret
  40d988:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d98c:	add	x0, x0, #0x768
  40d990:	ret
  40d994:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d998:	add	x0, x0, #0x758
  40d99c:	ret
  40d9a0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d9a4:	add	x0, x0, #0x748
  40d9a8:	ret
  40d9ac:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d9b0:	add	x0, x0, #0x738
  40d9b4:	ret
  40d9b8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d9bc:	add	x0, x0, #0x728
  40d9c0:	ret
  40d9c4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d9c8:	add	x0, x0, #0x718
  40d9cc:	ret
  40d9d0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d9d4:	add	x0, x0, #0x708
  40d9d8:	ret
  40d9dc:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d9e0:	add	x0, x0, #0x6f8
  40d9e4:	ret
  40d9e8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d9ec:	add	x0, x0, #0x6e8
  40d9f0:	ret
  40d9f4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40d9f8:	add	x0, x0, #0x6d8
  40d9fc:	ret
  40da00:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40da04:	add	x0, x0, #0x6c8
  40da08:	ret
  40da0c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40da10:	add	x0, x0, #0x6b8
  40da14:	ret
  40da18:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40da1c:	add	x0, x0, #0x6a8
  40da20:	ret
  40da24:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40da28:	add	x0, x0, #0x698
  40da2c:	ret
  40da30:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40da34:	add	x0, x0, #0x688
  40da38:	ret
  40da3c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40da40:	add	x0, x0, #0x678
  40da44:	ret
  40da48:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40da4c:	add	x0, x0, #0x668
  40da50:	ret
  40da54:	stp	x29, x30, [sp, #-32]!
  40da58:	adrp	x0, 472000 <_bfd_std_section+0x120>
  40da5c:	add	x0, x0, #0x4f0
  40da60:	mov	x29, sp
  40da64:	str	x19, [sp, #16]
  40da68:	add	x19, x0, #0x20
  40da6c:	mov	x0, x19
  40da70:	mov	x1, #0xa                   	// #10
  40da74:	adrp	x2, 448000 <warn@@Base+0x69e8>
  40da78:	add	x2, x2, #0xa90
  40da7c:	bl	403160 <snprintf@plt>
  40da80:	mov	x0, x19
  40da84:	ldr	x19, [sp, #16]
  40da88:	ldp	x29, x30, [sp], #32
  40da8c:	ret
  40da90:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40da94:	add	x0, x0, #0x650
  40da98:	ret
  40da9c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40daa0:	add	x0, x0, #0x648
  40daa4:	ret
  40daa8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40daac:	add	x0, x0, #0x640
  40dab0:	ret
  40dab4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dab8:	add	x0, x0, #0x630
  40dabc:	ret
  40dac0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dac4:	add	x0, x0, #0x620
  40dac8:	ret
  40dacc:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dad0:	add	x0, x0, #0x618
  40dad4:	ret
  40dad8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dadc:	add	x0, x0, #0x610
  40dae0:	ret
  40dae4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dae8:	add	x0, x0, #0x608
  40daec:	ret
  40daf0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40daf4:	add	x0, x0, #0x600
  40daf8:	ret
  40dafc:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40db00:	add	x0, x0, #0x5f8
  40db04:	ret
  40db08:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40db0c:	add	x0, x0, #0xe58
  40db10:	ret
  40db14:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40db18:	add	x0, x0, #0xe50
  40db1c:	ret
  40db20:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40db24:	add	x0, x0, #0xe48
  40db28:	ret
  40db2c:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40db30:	add	x0, x0, #0xe40
  40db34:	ret
  40db38:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40db3c:	add	x0, x0, #0xe38
  40db40:	ret
  40db44:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40db48:	add	x0, x0, #0xe28
  40db4c:	ret
  40db50:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40db54:	add	x0, x0, #0xe20
  40db58:	ret
  40db5c:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40db60:	add	x0, x0, #0xe18
  40db64:	ret
  40db68:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40db6c:	add	x0, x0, #0xe08
  40db70:	ret
  40db74:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40db78:	add	x0, x0, #0xe00
  40db7c:	ret
  40db80:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40db84:	add	x0, x0, #0x5c8
  40db88:	ret
  40db8c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40db90:	add	x0, x0, #0x5c0
  40db94:	ret
  40db98:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40db9c:	add	x0, x0, #0x5b8
  40dba0:	ret
  40dba4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dba8:	add	x0, x0, #0x5b0
  40dbac:	ret
  40dbb0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dbb4:	add	x0, x0, #0x5a8
  40dbb8:	ret
  40dbbc:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dbc0:	add	x0, x0, #0x5a0
  40dbc4:	ret
  40dbc8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dbcc:	add	x0, x0, #0x590
  40dbd0:	ret
  40dbd4:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dbd8:	add	x0, x0, #0xdc0
  40dbdc:	ret
  40dbe0:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dbe4:	add	x0, x0, #0xdb0
  40dbe8:	ret
  40dbec:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dbf0:	add	x0, x0, #0xda0
  40dbf4:	ret
  40dbf8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dbfc:	add	x0, x0, #0x60
  40dc00:	ret
  40dc04:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dc08:	add	x0, x0, #0x50
  40dc0c:	ret
  40dc10:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dc14:	add	x0, x0, #0x40
  40dc18:	ret
  40dc1c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dc20:	add	x0, x0, #0x30
  40dc24:	ret
  40dc28:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dc2c:	add	x0, x0, #0x20
  40dc30:	ret
  40dc34:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dc38:	add	x0, x0, #0x10
  40dc3c:	ret
  40dc40:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dc44:	add	x0, x0, #0x0
  40dc48:	ret
  40dc4c:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dc50:	add	x0, x0, #0xff0
  40dc54:	ret
  40dc58:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dc5c:	add	x0, x0, #0xfe0
  40dc60:	ret
  40dc64:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dc68:	add	x0, x0, #0xfd0
  40dc6c:	ret
  40dc70:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dc74:	add	x0, x0, #0xfc0
  40dc78:	ret
  40dc7c:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dc80:	add	x0, x0, #0xfb0
  40dc84:	ret
  40dc88:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dc8c:	add	x0, x0, #0xfa0
  40dc90:	ret
  40dc94:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dc98:	add	x0, x0, #0xf90
  40dc9c:	ret
  40dca0:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dca4:	add	x0, x0, #0xf80
  40dca8:	ret
  40dcac:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dcb0:	add	x0, x0, #0xf70
  40dcb4:	ret
  40dcb8:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dcbc:	add	x0, x0, #0xf60
  40dcc0:	ret
  40dcc4:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dcc8:	add	x0, x0, #0xf50
  40dccc:	ret
  40dcd0:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dcd4:	add	x0, x0, #0xf40
  40dcd8:	ret
  40dcdc:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dce0:	add	x0, x0, #0xf30
  40dce4:	ret
  40dce8:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dcec:	add	x0, x0, #0xf20
  40dcf0:	ret
  40dcf4:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dcf8:	add	x0, x0, #0xf10
  40dcfc:	ret
  40dd00:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dd04:	add	x0, x0, #0xf00
  40dd08:	ret
  40dd0c:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dd10:	add	x0, x0, #0xef0
  40dd14:	ret
  40dd18:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dd1c:	add	x0, x0, #0xee0
  40dd20:	ret
  40dd24:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dd28:	add	x0, x0, #0xed0
  40dd2c:	ret
  40dd30:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dd34:	add	x0, x0, #0xec0
  40dd38:	ret
  40dd3c:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dd40:	add	x0, x0, #0xeb0
  40dd44:	ret
  40dd48:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dd4c:	add	x0, x0, #0xea0
  40dd50:	ret
  40dd54:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dd58:	add	x0, x0, #0x580
  40dd5c:	ret
  40dd60:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dd64:	add	x0, x0, #0x578
  40dd68:	ret
  40dd6c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dd70:	add	x0, x0, #0x570
  40dd74:	ret
  40dd78:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dd7c:	add	x0, x0, #0x568
  40dd80:	ret
  40dd84:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dd88:	add	x0, x0, #0x560
  40dd8c:	ret
  40dd90:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dd94:	add	x0, x0, #0xdf8
  40dd98:	ret
  40dd9c:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dda0:	add	x0, x0, #0xdf0
  40dda4:	ret
  40dda8:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40ddac:	add	x0, x0, #0xde8
  40ddb0:	ret
  40ddb4:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40ddb8:	add	x0, x0, #0xde0
  40ddbc:	ret
  40ddc0:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40ddc4:	add	x0, x0, #0xdd8
  40ddc8:	ret
  40ddcc:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40ddd0:	add	x0, x0, #0xdd0
  40ddd4:	ret
  40ddd8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dddc:	add	x0, x0, #0x558
  40dde0:	ret
  40dde4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dde8:	add	x0, x0, #0x550
  40ddec:	ret
  40ddf0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40ddf4:	add	x0, x0, #0x548
  40ddf8:	ret
  40ddfc:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40de00:	add	x0, x0, #0x540
  40de04:	ret
  40de08:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40de0c:	add	x0, x0, #0x530
  40de10:	ret
  40de14:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40de18:	add	x0, x0, #0x520
  40de1c:	ret
  40de20:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40de24:	add	x0, x0, #0x510
  40de28:	ret
  40de2c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40de30:	add	x0, x0, #0x500
  40de34:	ret
  40de38:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40de3c:	add	x0, x0, #0x4f0
  40de40:	ret
  40de44:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40de48:	add	x0, x0, #0x4e0
  40de4c:	ret
  40de50:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40de54:	add	x0, x0, #0x4d0
  40de58:	ret
  40de5c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40de60:	add	x0, x0, #0x4c0
  40de64:	ret
  40de68:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40de6c:	add	x0, x0, #0x4b0
  40de70:	ret
  40de74:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40de78:	add	x0, x0, #0x4a0
  40de7c:	ret
  40de80:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40de84:	add	x0, x0, #0x490
  40de88:	ret
  40de8c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40de90:	add	x0, x0, #0x480
  40de94:	ret
  40de98:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40de9c:	add	x0, x0, #0x470
  40dea0:	ret
  40dea4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40dea8:	add	x0, x0, #0x460
  40deac:	ret
  40deb0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40deb4:	add	x0, x0, #0x450
  40deb8:	ret
  40debc:	adrp	x0, 447000 <warn@@Base+0x59e8>
  40dec0:	add	x0, x0, #0xe90
  40dec4:	ret
  40dec8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40decc:	add	x0, x0, #0xa48
  40ded0:	ret
  40ded4:	nop
  40ded8:	stp	x29, x30, [sp, #-48]!
  40dedc:	mov	x29, sp
  40dee0:	stp	x19, x20, [sp, #16]
  40dee4:	mov	w20, w0
  40dee8:	mov	x19, x1
  40deec:	str	x21, [sp, #32]
  40def0:	bl	40caf0 <ferror@plt+0x9250>
  40def4:	cbnz	w0, 40df64 <ferror@plt+0xa6c4>
  40def8:	mov	w21, w0
  40defc:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  40df00:	ldr	w0, [x0, #676]
  40df04:	cbz	w0, 40df50 <ferror@plt+0xa6b0>
  40df08:	adrp	x0, 472000 <_bfd_std_section+0x120>
  40df0c:	ldr	x19, [x0, #1312]
  40df10:	cbnz	x19, 40df20 <ferror@plt+0xa680>
  40df14:	b	40df50 <ferror@plt+0xa6b0>
  40df18:	ldr	x19, [x19, #16]
  40df1c:	cbz	x19, 40df50 <ferror@plt+0xa6b0>
  40df20:	ldr	x1, [x19]
  40df24:	mov	w0, w20
  40df28:	bl	40caf0 <ferror@plt+0x9250>
  40df2c:	cbz	w0, 40df18 <ferror@plt+0xa678>
  40df30:	ubfiz	x0, x20, #3, #32
  40df34:	adrp	x1, 470000 <memcpy@GLIBC_2.17>
  40df38:	sub	x20, x0, w20, uxtw
  40df3c:	add	x0, x1, #0xbf0
  40df40:	ldr	x1, [x19, #8]
  40df44:	add	x20, x0, x20, lsl #4
  40df48:	mov	w21, #0x1                   	// #1
  40df4c:	str	x1, [x20, #24]
  40df50:	mov	w0, w21
  40df54:	ldp	x19, x20, [sp, #16]
  40df58:	ldr	x21, [sp, #32]
  40df5c:	ldp	x29, x30, [sp], #48
  40df60:	ret
  40df64:	mov	w3, w20
  40df68:	ubfiz	x2, x20, #3, #32
  40df6c:	sub	x2, x2, x3
  40df70:	adrp	x1, 470000 <memcpy@GLIBC_2.17>
  40df74:	add	x1, x1, #0xbf0
  40df78:	mov	w21, #0x1                   	// #1
  40df7c:	add	x2, x1, x2, lsl #4
  40df80:	ldr	x0, [x2, #24]
  40df84:	cbnz	x0, 40df50 <ferror@plt+0xa6b0>
  40df88:	adrp	x0, 472000 <_bfd_std_section+0x120>
  40df8c:	ldr	x2, [x0, #1312]
  40df90:	cbnz	x2, 40dfa0 <ferror@plt+0xa700>
  40df94:	b	40df50 <ferror@plt+0xa6b0>
  40df98:	ldr	x2, [x2, #16]
  40df9c:	cbz	x2, 40dfc8 <ferror@plt+0xa728>
  40dfa0:	ldr	x0, [x2]
  40dfa4:	cmp	x0, x19
  40dfa8:	b.ne	40df98 <ferror@plt+0xa6f8>  // b.any
  40dfac:	lsl	x0, x3, #3
  40dfb0:	mov	w21, #0x1                   	// #1
  40dfb4:	sub	x3, x0, x3
  40dfb8:	ldr	x0, [x2, #8]
  40dfbc:	add	x1, x1, x3, lsl #4
  40dfc0:	str	x0, [x1, #24]
  40dfc4:	b	40df50 <ferror@plt+0xa6b0>
  40dfc8:	mov	w21, #0x1                   	// #1
  40dfcc:	b	40df50 <ferror@plt+0xa6b0>
  40dfd0:	stp	x29, x30, [sp, #-16]!
  40dfd4:	mov	x29, sp
  40dfd8:	tbnz	w0, #0, 40e004 <ferror@plt+0xa764>
  40dfdc:	tbnz	w0, #1, 40dfe8 <ferror@plt+0xa748>
  40dfe0:	ldp	x29, x30, [sp], #16
  40dfe4:	ret
  40dfe8:	mov	w2, #0x5                   	// #5
  40dfec:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40dff0:	mov	x0, #0x0                   	// #0
  40dff4:	add	x1, x1, #0xab0
  40dff8:	bl	403700 <dcgettext@plt>
  40dffc:	ldp	x29, x30, [sp], #16
  40e000:	b	441040 <error@@Base>
  40e004:	mov	w2, #0x5                   	// #5
  40e008:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e00c:	mov	x0, #0x0                   	// #0
  40e010:	add	x1, x1, #0xa98
  40e014:	bl	403700 <dcgettext@plt>
  40e018:	ldp	x29, x30, [sp], #16
  40e01c:	b	441040 <error@@Base>
  40e020:	stp	x29, x30, [sp, #-32]!
  40e024:	mov	x29, sp
  40e028:	str	x19, [sp, #16]
  40e02c:	mov	x19, x0
  40e030:	ldr	x0, [x0, #48]
  40e034:	cbz	x0, 40e048 <ferror@plt+0xa7a8>
  40e038:	mov	w0, #0x1                   	// #1
  40e03c:	ldr	x19, [sp, #16]
  40e040:	ldp	x29, x30, [sp], #32
  40e044:	ret
  40e048:	mov	w2, #0x5                   	// #5
  40e04c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e050:	add	x1, x1, #0xac8
  40e054:	bl	403700 <dcgettext@plt>
  40e058:	ldr	x1, [x19, #16]
  40e05c:	bl	4037a0 <printf@plt>
  40e060:	mov	w0, #0x0                   	// #0
  40e064:	ldr	x19, [sp, #16]
  40e068:	ldp	x29, x30, [sp], #32
  40e06c:	ret
  40e070:	cbz	x0, 40e0c8 <ferror@plt+0xa828>
  40e074:	stp	x29, x30, [sp, #-32]!
  40e078:	mov	x29, sp
  40e07c:	stp	x19, x20, [sp, #16]
  40e080:	mov	x19, x0
  40e084:	mov	x0, #0x2001                	// #8193
  40e088:	cmp	x19, x0
  40e08c:	b.eq	40e0b0 <ferror@plt+0xa810>  // b.none
  40e090:	mov	w0, w19
  40e094:	bl	443908 <warn@@Base+0x22f0>
  40e098:	mov	x1, x0
  40e09c:	cbz	x0, 40e0d8 <ferror@plt+0xa838>
  40e0a0:	mov	x0, x1
  40e0a4:	ldp	x19, x20, [sp, #16]
  40e0a8:	ldp	x29, x30, [sp], #32
  40e0ac:	ret
  40e0b0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e0b4:	add	x1, x1, #0xaf8
  40e0b8:	mov	x0, x1
  40e0bc:	ldp	x19, x20, [sp, #16]
  40e0c0:	ldp	x29, x30, [sp], #32
  40e0c4:	ret
  40e0c8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e0cc:	add	x1, x1, #0xae8
  40e0d0:	mov	x0, x1
  40e0d4:	ret
  40e0d8:	mov	w2, #0x5                   	// #5
  40e0dc:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e0e0:	add	x1, x1, #0xb20
  40e0e4:	bl	403700 <dcgettext@plt>
  40e0e8:	adrp	x1, 472000 <_bfd_std_section+0x120>
  40e0ec:	add	x1, x1, #0x4f0
  40e0f0:	add	x20, x1, #0x40
  40e0f4:	mov	x2, x0
  40e0f8:	mov	x1, #0x64                  	// #100
  40e0fc:	mov	x3, x19
  40e100:	mov	x0, x20
  40e104:	bl	403160 <snprintf@plt>
  40e108:	mov	x1, x20
  40e10c:	b	40e0a0 <ferror@plt+0xa800>
  40e110:	cbnz	x0, 40e124 <ferror@plt+0xa884>
  40e114:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e118:	add	x1, x1, #0xb38
  40e11c:	mov	x0, x1
  40e120:	ret
  40e124:	stp	x29, x30, [sp, #-32]!
  40e128:	mov	x29, sp
  40e12c:	stp	x19, x20, [sp, #16]
  40e130:	mov	x20, x0
  40e134:	bl	443660 <warn@@Base+0x2048>
  40e138:	mov	x1, x0
  40e13c:	cbz	x0, 40e150 <ferror@plt+0xa8b0>
  40e140:	mov	x0, x1
  40e144:	ldp	x19, x20, [sp, #16]
  40e148:	ldp	x29, x30, [sp], #32
  40e14c:	ret
  40e150:	mov	w2, #0x5                   	// #5
  40e154:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e158:	add	x1, x1, #0xb50
  40e15c:	bl	403700 <dcgettext@plt>
  40e160:	adrp	x1, 472000 <_bfd_std_section+0x120>
  40e164:	add	x1, x1, #0x4f0
  40e168:	add	x19, x1, #0xb0
  40e16c:	mov	x2, x0
  40e170:	mov	x1, #0x64                  	// #100
  40e174:	mov	x3, x20
  40e178:	mov	x0, x19
  40e17c:	bl	403160 <snprintf@plt>
  40e180:	mov	x1, x19
  40e184:	b	40e140 <ferror@plt+0xa8a0>
  40e188:	stp	x29, x30, [sp, #-80]!
  40e18c:	mov	x29, sp
  40e190:	stp	x19, x20, [sp, #16]
  40e194:	mov	w19, w1
  40e198:	and	w1, w1, #0x7
  40e19c:	stp	x21, x22, [sp, #32]
  40e1a0:	sub	w1, w1, #0x2
  40e1a4:	mov	x20, x4
  40e1a8:	stp	x23, x24, [sp, #48]
  40e1ac:	cmp	w1, #0x2
  40e1b0:	mov	x24, x2
  40e1b4:	stp	x25, x26, [sp, #64]
  40e1b8:	mov	x23, x3
  40e1bc:	mov	x26, x0
  40e1c0:	ldr	x22, [x0]
  40e1c4:	b.hi	40e238 <ferror@plt+0xa998>  // b.pmore
  40e1c8:	adrp	x2, 450000 <warn@@Base+0xe9e8>
  40e1cc:	add	x2, x2, #0x7f0
  40e1d0:	add	x2, x2, #0xa00
  40e1d4:	ldr	w21, [x2, w1, uxtw #2]
  40e1d8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e1dc:	add	x1, x1, #0xb68
  40e1e0:	add	x25, x22, w21, uxtw
  40e1e4:	cmp	x25, x20
  40e1e8:	b.cs	40e254 <ferror@plt+0xa9b4>  // b.hs, b.nlast
  40e1ec:	cmp	w21, #0x8
  40e1f0:	b.hi	40e2ac <ferror@plt+0xaa0c>  // b.pmore
  40e1f4:	cbz	w21, 40e2e8 <ferror@plt+0xaa48>
  40e1f8:	tbnz	w19, #3, 40e29c <ferror@plt+0xa9fc>
  40e1fc:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  40e200:	mov	w1, w21
  40e204:	mov	x0, x22
  40e208:	ldr	x2, [x2, #752]
  40e20c:	blr	x2
  40e210:	and	w19, w19, #0x70
  40e214:	cmp	w19, #0x10
  40e218:	b.eq	40e284 <ferror@plt+0xa9e4>  // b.none
  40e21c:	str	x25, [x26]
  40e220:	ldp	x19, x20, [sp, #16]
  40e224:	ldp	x21, x22, [sp, #32]
  40e228:	ldp	x23, x24, [sp, #48]
  40e22c:	ldp	x25, x26, [sp, #64]
  40e230:	ldp	x29, x30, [sp], #80
  40e234:	ret
  40e238:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  40e23c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e240:	add	x1, x1, #0xb68
  40e244:	ldr	w21, [x0, #692]
  40e248:	add	x25, x22, w21, uxtw
  40e24c:	cmp	x25, x20
  40e250:	b.cc	40e1ec <ferror@plt+0xa94c>  // b.lo, b.ul, b.last
  40e254:	mov	w2, #0x5                   	// #5
  40e258:	mov	x0, #0x0                   	// #0
  40e25c:	bl	403700 <dcgettext@plt>
  40e260:	bl	441618 <warn@@Base>
  40e264:	str	x20, [x26]
  40e268:	mov	x0, #0x0                   	// #0
  40e26c:	ldp	x19, x20, [sp, #16]
  40e270:	ldp	x21, x22, [sp, #32]
  40e274:	ldp	x23, x24, [sp, #48]
  40e278:	ldp	x25, x26, [sp, #64]
  40e27c:	ldp	x29, x30, [sp], #80
  40e280:	ret
  40e284:	ldr	x2, [x24]
  40e288:	ldr	x1, [x23]
  40e28c:	sub	x22, x22, x2
  40e290:	add	x22, x22, x1
  40e294:	add	x0, x0, x22
  40e298:	b	40e21c <ferror@plt+0xa97c>
  40e29c:	mov	w1, w21
  40e2a0:	mov	x0, x22
  40e2a4:	bl	4419f0 <warn@@Base+0x3d8>
  40e2a8:	b	40e210 <ferror@plt+0xa970>
  40e2ac:	mov	w2, #0x5                   	// #5
  40e2b0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e2b4:	mov	x0, #0x0                   	// #0
  40e2b8:	add	x1, x1, #0xb98
  40e2bc:	bl	403700 <dcgettext@plt>
  40e2c0:	mov	w1, w21
  40e2c4:	bl	441618 <warn@@Base>
  40e2c8:	str	x20, [x26]
  40e2cc:	mov	x0, #0x0                   	// #0
  40e2d0:	ldp	x19, x20, [sp, #16]
  40e2d4:	ldp	x21, x22, [sp, #32]
  40e2d8:	ldp	x23, x24, [sp, #48]
  40e2dc:	ldp	x25, x26, [sp, #64]
  40e2e0:	ldp	x29, x30, [sp], #80
  40e2e4:	ret
  40e2e8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e2ec:	add	x1, x1, #0xbc8
  40e2f0:	mov	w2, #0x5                   	// #5
  40e2f4:	mov	x0, #0x0                   	// #0
  40e2f8:	bl	403700 <dcgettext@plt>
  40e2fc:	bl	441618 <warn@@Base>
  40e300:	str	x20, [x26]
  40e304:	mov	x0, #0x0                   	// #0
  40e308:	b	40e26c <ferror@plt+0xa9cc>
  40e30c:	nop
  40e310:	stp	x29, x30, [sp, #-128]!
  40e314:	mov	x29, sp
  40e318:	stp	x19, x20, [sp, #16]
  40e31c:	mov	x19, x1
  40e320:	mov	x20, x4
  40e324:	stp	x21, x22, [sp, #32]
  40e328:	mov	x1, x4
  40e32c:	mov	x22, x0
  40e330:	stp	x27, x28, [sp, #80]
  40e334:	mov	x21, x3
  40e338:	mov	x0, x19
  40e33c:	blr	x2
  40e340:	mov	x28, x0
  40e344:	cbz	x0, 40e504 <ferror@plt+0xac64>
  40e348:	mov	x0, x22
  40e34c:	stp	x23, x24, [sp, #48]
  40e350:	bl	403140 <lrealpath@plt>
  40e354:	mov	x27, x0
  40e358:	bl	402fd0 <strlen@plt>
  40e35c:	mov	x19, x0
  40e360:	b	40e374 <ferror@plt+0xaad4>
  40e364:	ldrb	w2, [x27, x1]
  40e368:	cmp	w2, #0x2f
  40e36c:	b.eq	40e48c <ferror@plt+0xabec>  // b.none
  40e370:	mov	x19, x1
  40e374:	sub	x1, x19, #0x1
  40e378:	cbnz	x19, 40e364 <ferror@plt+0xaac4>
  40e37c:	mov	x0, x27
  40e380:	strb	wzr, [x0]
  40e384:	mov	x0, x28
  40e388:	bl	402fd0 <strlen@plt>
  40e38c:	add	x19, x19, x0
  40e390:	mov	x23, x0
  40e394:	add	x0, x19, #0x33
  40e398:	bl	4031d0 <malloc@plt>
  40e39c:	mov	x19, x0
  40e3a0:	cbz	x0, 40e780 <ferror@plt+0xaee0>
  40e3a4:	add	x2, x23, #0x1
  40e3a8:	mov	x1, x28
  40e3ac:	bl	402f70 <memcpy@plt>
  40e3b0:	mov	x1, x20
  40e3b4:	mov	x0, x19
  40e3b8:	blr	x21
  40e3bc:	cbnz	w0, 40e418 <ferror@plt+0xab78>
  40e3c0:	mov	x2, x28
  40e3c4:	adrp	x23, 448000 <warn@@Base+0x69e8>
  40e3c8:	add	x23, x23, #0xc20
  40e3cc:	mov	x0, x19
  40e3d0:	mov	x1, x23
  40e3d4:	bl	4030a0 <sprintf@plt>
  40e3d8:	mov	x1, x20
  40e3dc:	mov	x0, x19
  40e3e0:	blr	x21
  40e3e4:	cbnz	w0, 40e418 <ferror@plt+0xab78>
  40e3e8:	mov	x3, x28
  40e3ec:	mov	x2, x27
  40e3f0:	adrp	x24, 44d000 <warn@@Base+0xb9e8>
  40e3f4:	add	x24, x24, #0x7f8
  40e3f8:	mov	x1, x24
  40e3fc:	mov	x0, x19
  40e400:	bl	4030a0 <sprintf@plt>
  40e404:	mov	x1, x20
  40e408:	mov	x0, x19
  40e40c:	blr	x21
  40e410:	cbz	w0, 40e494 <ferror@plt+0xabf4>
  40e414:	nop
  40e418:	mov	x0, x27
  40e41c:	bl	403510 <free@plt>
  40e420:	mov	x0, x19
  40e424:	bl	40cc98 <ferror@plt+0x93f8>
  40e428:	mov	x28, x0
  40e42c:	cbz	x0, 40e524 <ferror@plt+0xac84>
  40e430:	mov	w2, #0x5                   	// #5
  40e434:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e438:	mov	x0, #0x0                   	// #0
  40e43c:	add	x1, x1, #0xcf8
  40e440:	bl	403700 <dcgettext@plt>
  40e444:	mov	x2, x19
  40e448:	mov	x1, x22
  40e44c:	bl	4037a0 <printf@plt>
  40e450:	mov	x0, #0x18                  	// #24
  40e454:	bl	4032a0 <xmalloc@plt>
  40e458:	adrp	x1, 472000 <_bfd_std_section+0x120>
  40e45c:	add	x1, x1, #0x4f0
  40e460:	ldp	x23, x24, [sp, #48]
  40e464:	stp	x28, x19, [x0]
  40e468:	ldr	x2, [x1, #48]
  40e46c:	str	x2, [x0, #16]
  40e470:	str	x0, [x1, #48]
  40e474:	mov	x0, x28
  40e478:	ldp	x19, x20, [sp, #16]
  40e47c:	ldp	x21, x22, [sp, #32]
  40e480:	ldp	x27, x28, [sp, #80]
  40e484:	ldp	x29, x30, [sp], #128
  40e488:	ret
  40e48c:	add	x0, x27, x19
  40e490:	b	40e380 <ferror@plt+0xaae0>
  40e494:	mov	x3, x28
  40e498:	mov	x2, x27
  40e49c:	stp	x25, x26, [sp, #64]
  40e4a0:	adrp	x25, 448000 <warn@@Base+0x69e8>
  40e4a4:	add	x25, x25, #0xc30
  40e4a8:	mov	x1, x25
  40e4ac:	mov	x0, x19
  40e4b0:	bl	4030a0 <sprintf@plt>
  40e4b4:	mov	x1, x20
  40e4b8:	mov	x0, x19
  40e4bc:	blr	x21
  40e4c0:	cbnz	w0, 40e4fc <ferror@plt+0xac5c>
  40e4c4:	adrp	x26, 448000 <warn@@Base+0x69e8>
  40e4c8:	add	x26, x26, #0xc40
  40e4cc:	mov	x2, x26
  40e4d0:	mov	x3, x28
  40e4d4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40e4d8:	add	x0, x0, #0xc50
  40e4dc:	mov	x1, x0
  40e4e0:	str	x0, [sp, #104]
  40e4e4:	mov	x0, x19
  40e4e8:	bl	4030a0 <sprintf@plt>
  40e4ec:	mov	x1, x20
  40e4f0:	mov	x0, x19
  40e4f4:	blr	x21
  40e4f8:	cbz	w0, 40e54c <ferror@plt+0xacac>
  40e4fc:	ldp	x25, x26, [sp, #64]
  40e500:	b	40e418 <ferror@plt+0xab78>
  40e504:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e508:	mov	w2, #0x5                   	// #5
  40e50c:	add	x1, x1, #0xbf0
  40e510:	bl	403700 <dcgettext@plt>
  40e514:	ldr	x1, [x19, #16]
  40e518:	cbz	x1, 40e774 <ferror@plt+0xaed4>
  40e51c:	bl	441618 <warn@@Base>
  40e520:	b	40e474 <ferror@plt+0xabd4>
  40e524:	mov	w2, #0x5                   	// #5
  40e528:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e52c:	add	x1, x1, #0xcd0
  40e530:	bl	403700 <dcgettext@plt>
  40e534:	mov	x1, x19
  40e538:	bl	441618 <warn@@Base>
  40e53c:	mov	x0, x19
  40e540:	bl	403510 <free@plt>
  40e544:	ldp	x23, x24, [sp, #48]
  40e548:	b	40e474 <ferror@plt+0xabd4>
  40e54c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40e550:	add	x5, x0, #0xc58
  40e554:	mov	x4, x28
  40e558:	mov	x3, x27
  40e55c:	mov	x2, x26
  40e560:	mov	x1, x5
  40e564:	mov	x0, x19
  40e568:	str	x5, [sp, #112]
  40e56c:	bl	4030a0 <sprintf@plt>
  40e570:	mov	x1, x20
  40e574:	mov	x0, x19
  40e578:	blr	x21
  40e57c:	cbnz	w0, 40e4fc <ferror@plt+0xac5c>
  40e580:	ldr	x1, [sp, #104]
  40e584:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40e588:	mov	x3, x28
  40e58c:	add	x2, x0, #0xc68
  40e590:	mov	x0, x19
  40e594:	str	x2, [sp, #120]
  40e598:	bl	4030a0 <sprintf@plt>
  40e59c:	mov	x1, x20
  40e5a0:	mov	x0, x19
  40e5a4:	blr	x21
  40e5a8:	cbnz	w0, 40e4fc <ferror@plt+0xac5c>
  40e5ac:	adrp	x2, 448000 <warn@@Base+0x69e8>
  40e5b0:	add	x2, x2, #0xc80
  40e5b4:	mov	w3, #0x2f                  	// #47
  40e5b8:	strb	w3, [x19, #10]
  40e5bc:	mov	x1, x28
  40e5c0:	add	x0, x19, #0xb
  40e5c4:	ldr	x3, [x2]
  40e5c8:	str	x3, [x19]
  40e5cc:	ldrh	w2, [x2, #8]
  40e5d0:	strh	w2, [x19, #8]
  40e5d4:	bl	403620 <strcpy@plt>
  40e5d8:	mov	x1, x20
  40e5dc:	mov	x0, x19
  40e5e0:	blr	x21
  40e5e4:	cbnz	w0, 40e4fc <ferror@plt+0xac5c>
  40e5e8:	mov	w2, #0x5                   	// #5
  40e5ec:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e5f0:	mov	x0, #0x0                   	// #0
  40e5f4:	add	x1, x1, #0xc90
  40e5f8:	bl	403700 <dcgettext@plt>
  40e5fc:	adrp	x20, 448000 <warn@@Base+0x69e8>
  40e600:	mov	x1, x28
  40e604:	bl	441618 <warn@@Base>
  40e608:	add	x20, x20, #0xcc0
  40e60c:	mov	w2, #0x5                   	// #5
  40e610:	mov	x1, x20
  40e614:	mov	x0, #0x0                   	// #0
  40e618:	bl	403700 <dcgettext@plt>
  40e61c:	mov	x1, x19
  40e620:	bl	441618 <warn@@Base>
  40e624:	ldr	x2, [sp, #120]
  40e628:	mov	x3, x28
  40e62c:	ldr	x21, [sp, #104]
  40e630:	mov	x0, x19
  40e634:	mov	x1, x21
  40e638:	bl	4030a0 <sprintf@plt>
  40e63c:	mov	w2, #0x5                   	// #5
  40e640:	mov	x1, x20
  40e644:	mov	x0, #0x0                   	// #0
  40e648:	bl	403700 <dcgettext@plt>
  40e64c:	mov	x1, x19
  40e650:	bl	441618 <warn@@Base>
  40e654:	ldr	x1, [sp, #112]
  40e658:	mov	x4, x28
  40e65c:	mov	x3, x27
  40e660:	mov	x2, x26
  40e664:	mov	x0, x19
  40e668:	bl	4030a0 <sprintf@plt>
  40e66c:	mov	w2, #0x5                   	// #5
  40e670:	mov	x1, x20
  40e674:	mov	x0, #0x0                   	// #0
  40e678:	bl	403700 <dcgettext@plt>
  40e67c:	mov	x1, x19
  40e680:	bl	441618 <warn@@Base>
  40e684:	mov	x3, x28
  40e688:	mov	x2, x26
  40e68c:	mov	x1, x21
  40e690:	mov	x0, x19
  40e694:	bl	4030a0 <sprintf@plt>
  40e698:	mov	w2, #0x5                   	// #5
  40e69c:	mov	x1, x20
  40e6a0:	mov	x0, #0x0                   	// #0
  40e6a4:	bl	403700 <dcgettext@plt>
  40e6a8:	mov	x1, x19
  40e6ac:	bl	441618 <warn@@Base>
  40e6b0:	mov	x3, x28
  40e6b4:	mov	x1, x25
  40e6b8:	mov	x2, x27
  40e6bc:	mov	x0, x19
  40e6c0:	bl	4030a0 <sprintf@plt>
  40e6c4:	mov	w2, #0x5                   	// #5
  40e6c8:	mov	x1, x20
  40e6cc:	mov	x0, #0x0                   	// #0
  40e6d0:	bl	403700 <dcgettext@plt>
  40e6d4:	mov	x1, x19
  40e6d8:	bl	441618 <warn@@Base>
  40e6dc:	mov	x3, x28
  40e6e0:	mov	x1, x24
  40e6e4:	mov	x2, x27
  40e6e8:	mov	x0, x19
  40e6ec:	bl	4030a0 <sprintf@plt>
  40e6f0:	mov	w2, #0x5                   	// #5
  40e6f4:	mov	x1, x20
  40e6f8:	mov	x0, #0x0                   	// #0
  40e6fc:	bl	403700 <dcgettext@plt>
  40e700:	mov	x1, x19
  40e704:	bl	441618 <warn@@Base>
  40e708:	mov	x2, x28
  40e70c:	mov	x1, x23
  40e710:	mov	x0, x19
  40e714:	bl	4030a0 <sprintf@plt>
  40e718:	mov	w2, #0x5                   	// #5
  40e71c:	mov	x1, x20
  40e720:	mov	x0, #0x0                   	// #0
  40e724:	bl	403700 <dcgettext@plt>
  40e728:	mov	x1, x19
  40e72c:	bl	441618 <warn@@Base>
  40e730:	mov	x1, x28
  40e734:	mov	x0, x19
  40e738:	bl	403620 <strcpy@plt>
  40e73c:	mov	x28, #0x0                   	// #0
  40e740:	mov	w2, #0x5                   	// #5
  40e744:	mov	x1, x20
  40e748:	mov	x0, #0x0                   	// #0
  40e74c:	bl	403700 <dcgettext@plt>
  40e750:	mov	x1, x19
  40e754:	bl	441618 <warn@@Base>
  40e758:	mov	x0, x27
  40e75c:	bl	403510 <free@plt>
  40e760:	mov	x0, x19
  40e764:	bl	403510 <free@plt>
  40e768:	ldp	x23, x24, [sp, #48]
  40e76c:	ldp	x25, x26, [sp, #64]
  40e770:	b	40e474 <ferror@plt+0xabd4>
  40e774:	ldr	x1, [x19]
  40e778:	bl	441618 <warn@@Base>
  40e77c:	b	40e474 <ferror@plt+0xabd4>
  40e780:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e784:	add	x1, x1, #0xc10
  40e788:	mov	w2, #0x5                   	// #5
  40e78c:	bl	403700 <dcgettext@plt>
  40e790:	mov	x28, #0x0                   	// #0
  40e794:	bl	441618 <warn@@Base>
  40e798:	mov	x0, x27
  40e79c:	bl	403510 <free@plt>
  40e7a0:	ldp	x23, x24, [sp, #48]
  40e7a4:	b	40e474 <ferror@plt+0xabd4>
  40e7a8:	stp	x29, x30, [sp, #-48]!
  40e7ac:	mov	x29, sp
  40e7b0:	stp	x19, x20, [sp, #16]
  40e7b4:	adrp	x20, 472000 <_bfd_std_section+0x120>
  40e7b8:	add	x20, x20, #0x4f0
  40e7bc:	stp	x21, x22, [sp, #32]
  40e7c0:	add	x22, x20, #0x118
  40e7c4:	ldr	w19, [x22, #16]
  40e7c8:	cmp	w19, w0
  40e7cc:	b.hi	40e880 <ferror@plt+0xafe0>  // b.pmore
  40e7d0:	mov	w21, w0
  40e7d4:	ldr	w0, [x20, #24]
  40e7d8:	cmp	w0, #0x0
  40e7dc:	ccmp	w21, w0, #0x0, ne  // ne = any
  40e7e0:	b.hi	40e86c <ferror@plt+0xafcc>  // b.pmore
  40e7e4:	add	w1, w21, #0x1
  40e7e8:	str	w1, [x22, #16]
  40e7ec:	cbz	w1, 40e86c <ferror@plt+0xafcc>
  40e7f0:	cmp	w1, #0x400
  40e7f4:	ccmp	w0, #0x0, #0x0, hi  // hi = pmore
  40e7f8:	b.eq	40e894 <ferror@plt+0xaff4>  // b.none
  40e7fc:	ldr	x0, [x22, #24]
  40e800:	ubfiz	x1, x1, #1, #32
  40e804:	bl	4031f0 <xrealloc@plt>
  40e808:	mov	x1, x0
  40e80c:	ldr	x0, [x22, #32]
  40e810:	str	x1, [x22, #24]
  40e814:	ldr	w1, [x22, #16]
  40e818:	lsl	x1, x1, #2
  40e81c:	bl	4031f0 <xrealloc@plt>
  40e820:	ldr	x2, [x22, #24]
  40e824:	str	x0, [x22, #32]
  40e828:	cbz	x2, 40e8bc <ferror@plt+0xb01c>
  40e82c:	ldr	w1, [x22, #16]
  40e830:	mov	w3, #0xffffffff            	// #-1
  40e834:	cmp	w19, w1
  40e838:	b.cs	40e858 <ferror@plt+0xafb8>  // b.hs, b.nlast
  40e83c:	nop
  40e840:	strh	w3, [x2, w19, uxtw #1]
  40e844:	str	wzr, [x0, w19, uxtw #2]
  40e848:	add	w19, w19, #0x1
  40e84c:	ldr	w1, [x20, #296]
  40e850:	cmp	w19, w1
  40e854:	b.cc	40e840 <ferror@plt+0xafa0>  // b.lo, b.ul, b.last
  40e858:	mov	w0, #0x1                   	// #1
  40e85c:	ldp	x19, x20, [sp, #16]
  40e860:	ldp	x21, x22, [sp, #32]
  40e864:	ldp	x29, x30, [sp], #48
  40e868:	ret
  40e86c:	mov	w0, #0xffffffff            	// #-1
  40e870:	ldp	x19, x20, [sp, #16]
  40e874:	ldp	x21, x22, [sp, #32]
  40e878:	ldp	x29, x30, [sp], #48
  40e87c:	ret
  40e880:	mov	w0, #0x0                   	// #0
  40e884:	ldp	x19, x20, [sp, #16]
  40e888:	ldp	x21, x22, [sp, #32]
  40e88c:	ldp	x29, x30, [sp], #48
  40e890:	ret
  40e894:	mov	w2, #0x5                   	// #5
  40e898:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40e89c:	mov	x0, #0x0                   	// #0
  40e8a0:	add	x1, x1, #0xca8
  40e8a4:	bl	403700 <dcgettext@plt>
  40e8a8:	mov	w1, w21
  40e8ac:	bl	441040 <error@@Base>
  40e8b0:	mov	w0, #0xffffffff            	// #-1
  40e8b4:	str	wzr, [x22, #16]
  40e8b8:	b	40e85c <ferror@plt+0xafbc>
  40e8bc:	mov	w2, #0x5                   	// #5
  40e8c0:	adrp	x1, 447000 <warn@@Base+0x59e8>
  40e8c4:	mov	x0, #0x0                   	// #0
  40e8c8:	add	x1, x1, #0xcd0
  40e8cc:	bl	403700 <dcgettext@plt>
  40e8d0:	ldr	w1, [x22, #16]
  40e8d4:	bl	441040 <error@@Base>
  40e8d8:	str	wzr, [x22, #16]
  40e8dc:	mov	w0, #0xffffffff            	// #-1
  40e8e0:	b	40e85c <ferror@plt+0xafbc>
  40e8e4:	nop
  40e8e8:	stp	x29, x30, [sp, #-32]!
  40e8ec:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  40e8f0:	mov	x29, sp
  40e8f4:	stp	x19, x20, [sp, #16]
  40e8f8:	mov	x20, x0
  40e8fc:	ldr	w0, [x2, #676]
  40e900:	cbz	w0, 40e938 <ferror@plt+0xb098>
  40e904:	ldr	x0, [x1]
  40e908:	mov	x19, x1
  40e90c:	cbz	x0, 40e938 <ferror@plt+0xb098>
  40e910:	mov	w2, #0x5                   	// #5
  40e914:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e918:	mov	x0, #0x0                   	// #0
  40e91c:	add	x1, x1, #0xd28
  40e920:	bl	403700 <dcgettext@plt>
  40e924:	ldr	x2, [x19]
  40e928:	ldr	x1, [x20]
  40e92c:	ldp	x19, x20, [sp, #16]
  40e930:	ldp	x29, x30, [sp], #32
  40e934:	b	4037a0 <printf@plt>
  40e938:	mov	w2, #0x5                   	// #5
  40e93c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40e940:	mov	x0, #0x0                   	// #0
  40e944:	add	x1, x1, #0xd58
  40e948:	bl	403700 <dcgettext@plt>
  40e94c:	ldr	x1, [x20]
  40e950:	ldp	x19, x20, [sp, #16]
  40e954:	ldp	x29, x30, [sp], #32
  40e958:	b	4037a0 <printf@plt>
  40e95c:	nop
  40e960:	mov	x4, x0
  40e964:	mov	w7, #0x1                   	// #1
  40e968:	mov	w5, #0x0                   	// #0
  40e96c:	mov	w8, #0x0                   	// #0
  40e970:	mov	x0, #0x0                   	// #0
  40e974:	mov	w10, #0x3                   	// #3
  40e978:	cmp	x4, x1
  40e97c:	b.cs	40e9d0 <ferror@plt+0xb130>  // b.hs, b.nlast
  40e980:	ldrb	w6, [x4], #1
  40e984:	add	w8, w8, #0x1
  40e988:	cmp	w5, #0x3f
  40e98c:	b.hi	40e9e4 <ferror@plt+0xb144>  // b.pmore
  40e990:	and	x9, x6, #0x7f
  40e994:	lsl	x11, x9, x5
  40e998:	orr	x0, x0, x11
  40e99c:	lsr	x11, x0, x5
  40e9a0:	cmp	x9, x11
  40e9a4:	csel	w7, w7, w10, eq  // eq = none
  40e9a8:	add	w5, w5, #0x7
  40e9ac:	tbnz	w6, #7, 40e978 <ferror@plt+0xb0d8>
  40e9b0:	and	w7, w7, #0xfffffffe
  40e9b4:	cmp	w5, #0x3f
  40e9b8:	b.hi	40e9d0 <ferror@plt+0xb130>  // b.pmore
  40e9bc:	mov	x1, #0xffffffffffffffff    	// #-1
  40e9c0:	tst	x6, #0x40
  40e9c4:	lsl	x1, x1, x5
  40e9c8:	orr	x1, x0, x1
  40e9cc:	csel	x0, x1, x0, ne  // ne = any
  40e9d0:	cbz	x2, 40e9d8 <ferror@plt+0xb138>
  40e9d4:	str	w8, [x2]
  40e9d8:	cbz	x3, 40e9e0 <ferror@plt+0xb140>
  40e9dc:	str	w7, [x3]
  40e9e0:	ret
  40e9e4:	tst	x6, #0x7f
  40e9e8:	csel	w7, w7, w10, eq  // eq = none
  40e9ec:	tbnz	w6, #7, 40e978 <ferror@plt+0xb0d8>
  40e9f0:	b	40e9b0 <ferror@plt+0xb110>
  40e9f4:	nop
  40e9f8:	mov	x4, x0
  40e9fc:	mov	w7, #0x1                   	// #1
  40ea00:	mov	w5, #0x0                   	// #0
  40ea04:	mov	w8, #0x0                   	// #0
  40ea08:	mov	x0, #0x0                   	// #0
  40ea0c:	mov	w10, #0x3                   	// #3
  40ea10:	cmp	x4, x1
  40ea14:	b.cs	40ea4c <ferror@plt+0xb1ac>  // b.hs, b.nlast
  40ea18:	ldrb	w6, [x4], #1
  40ea1c:	add	w8, w8, #0x1
  40ea20:	cmp	w5, #0x3f
  40ea24:	b.hi	40ea60 <ferror@plt+0xb1c0>  // b.pmore
  40ea28:	and	x9, x6, #0x7f
  40ea2c:	lsl	x11, x9, x5
  40ea30:	orr	x0, x0, x11
  40ea34:	lsr	x11, x0, x5
  40ea38:	cmp	x9, x11
  40ea3c:	csel	w7, w7, w10, eq  // eq = none
  40ea40:	add	w5, w5, #0x7
  40ea44:	tbnz	w6, #7, 40ea10 <ferror@plt+0xb170>
  40ea48:	and	w7, w7, #0xfffffffe
  40ea4c:	cbz	x2, 40ea54 <ferror@plt+0xb1b4>
  40ea50:	str	w8, [x2]
  40ea54:	cbz	x3, 40ea5c <ferror@plt+0xb1bc>
  40ea58:	str	w7, [x3]
  40ea5c:	ret
  40ea60:	tst	x6, #0x7f
  40ea64:	csel	w7, w7, w10, eq  // eq = none
  40ea68:	tbnz	w6, #7, 40ea10 <ferror@plt+0xb170>
  40ea6c:	b	40ea48 <ferror@plt+0xb1a8>
  40ea70:	adrp	x4, 472000 <_bfd_std_section+0x120>
  40ea74:	add	x4, x4, #0x4f0
  40ea78:	stp	x29, x30, [sp, #-64]!
  40ea7c:	adrp	x3, 447000 <warn@@Base+0x59e8>
  40ea80:	adrp	x2, 455000 <warn@@Base+0x139e8>
  40ea84:	mov	x29, sp
  40ea88:	ldr	w1, [x4, #376]
  40ea8c:	add	x3, x3, #0x408
  40ea90:	stp	x19, x20, [sp, #16]
  40ea94:	add	x19, x4, #0x180
  40ea98:	add	w5, w1, #0x1
  40ea9c:	and	w5, w5, #0xf
  40eaa0:	sbfiz	x1, x1, #6, #32
  40eaa4:	add	x19, x19, x1
  40eaa8:	mov	x20, x0
  40eaac:	add	x2, x2, #0xd10
  40eab0:	add	x0, sp, #0x20
  40eab4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40eab8:	add	x1, x1, #0xd78
  40eabc:	str	w5, [x4, #376]
  40eac0:	bl	4030a0 <sprintf@plt>
  40eac4:	mov	x3, x20
  40eac8:	add	x2, sp, #0x20
  40eacc:	mov	x0, x19
  40ead0:	mov	x1, #0x40                  	// #64
  40ead4:	bl	403160 <snprintf@plt>
  40ead8:	mov	x0, x19
  40eadc:	ldp	x19, x20, [sp, #16]
  40eae0:	ldp	x29, x30, [sp], #64
  40eae4:	ret
  40eae8:	adrp	x4, 472000 <_bfd_std_section+0x120>
  40eaec:	add	x4, x4, #0x4f0
  40eaf0:	stp	x29, x30, [sp, #-64]!
  40eaf4:	adrp	x3, 454000 <warn@@Base+0x129e8>
  40eaf8:	adrp	x2, 455000 <warn@@Base+0x139e8>
  40eafc:	mov	x29, sp
  40eb00:	ldr	w1, [x4, #376]
  40eb04:	add	x3, x3, #0x560
  40eb08:	stp	x19, x20, [sp, #16]
  40eb0c:	add	x19, x4, #0x180
  40eb10:	add	w5, w1, #0x1
  40eb14:	and	w5, w5, #0xf
  40eb18:	sbfiz	x1, x1, #6, #32
  40eb1c:	add	x19, x19, x1
  40eb20:	mov	x20, x0
  40eb24:	add	x2, x2, #0xd10
  40eb28:	add	x0, sp, #0x20
  40eb2c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40eb30:	add	x1, x1, #0xd78
  40eb34:	str	w5, [x4, #376]
  40eb38:	bl	4030a0 <sprintf@plt>
  40eb3c:	mov	x3, x20
  40eb40:	add	x2, sp, #0x20
  40eb44:	mov	x0, x19
  40eb48:	mov	x1, #0x40                  	// #64
  40eb4c:	bl	403160 <snprintf@plt>
  40eb50:	mov	x0, x19
  40eb54:	ldp	x19, x20, [sp, #16]
  40eb58:	ldp	x29, x30, [sp], #64
  40eb5c:	ret
  40eb60:	stp	x29, x30, [sp, #-96]!
  40eb64:	mov	x29, sp
  40eb68:	stp	x19, x20, [sp, #16]
  40eb6c:	mov	x19, x2
  40eb70:	mov	x20, x3
  40eb74:	stp	x21, x22, [sp, #32]
  40eb78:	mov	x22, x1
  40eb7c:	mov	x21, x0
  40eb80:	stp	x23, x24, [sp, #48]
  40eb84:	mov	x23, x4
  40eb88:	stp	x25, x26, [sp, #64]
  40eb8c:	add	x25, x1, #0x4
  40eb90:	cmp	x25, x2
  40eb94:	stp	x27, x28, [sp, #80]
  40eb98:	b.cc	40ece4 <ferror@plt+0xb444>  // b.lo, b.ul, b.last
  40eb9c:	cmp	x1, x2
  40eba0:	b.cc	40ed64 <ferror@plt+0xb4c4>  // b.lo, b.ul, b.last
  40eba4:	mov	x2, #0x4                   	// #4
  40eba8:	str	xzr, [x20]
  40ebac:	mov	x26, #0x4                   	// #4
  40ebb0:	mov	x3, x26
  40ebb4:	mov	x24, x26
  40ebb8:	mov	w0, #0x4                   	// #4
  40ebbc:	str	w0, [x20, #36]
  40ebc0:	ldr	x0, [x21, #48]
  40ebc4:	cmp	x0, x2
  40ebc8:	b.cc	40ef24 <ferror@plt+0xb684>  // b.lo, b.ul, b.last
  40ebcc:	add	x26, x25, #0x2
  40ebd0:	cmp	x26, x19
  40ebd4:	b.cs	40ed3c <ferror@plt+0xb49c>  // b.hs, b.nlast
  40ebd8:	mov	w1, #0x2                   	// #2
  40ebdc:	adrp	x27, 475000 <_bfd_std_section+0x3120>
  40ebe0:	mov	x0, x25
  40ebe4:	ldr	x2, [x27, #752]
  40ebe8:	blr	x2
  40ebec:	and	w0, w0, #0xffff
  40ebf0:	sub	w1, w0, #0x2
  40ebf4:	strh	w0, [x20, #8]
  40ebf8:	and	w1, w1, #0xffff
  40ebfc:	cmp	w1, #0x3
  40ec00:	b.hi	40ed58 <ferror@plt+0xb4b8>  // b.pmore
  40ec04:	cmp	w0, #0x5
  40ec08:	b.eq	40ef4c <ferror@plt+0xb6ac>  // b.none
  40ec0c:	ldr	w21, [x20, #36]
  40ec10:	cmp	w21, #0x8
  40ec14:	mov	w3, w21
  40ec18:	b.hi	40efbc <ferror@plt+0xb71c>  // b.pmore
  40ec1c:	add	x3, x26, x3
  40ec20:	cmp	x19, x3
  40ec24:	b.hi	40ec34 <ferror@plt+0xb394>  // b.pmore
  40ec28:	cmp	x26, x19
  40ec2c:	b.cs	40ee5c <ferror@plt+0xb5bc>  // b.hs, b.nlast
  40ec30:	sub	w21, w19, w26
  40ec34:	sub	w0, w21, #0x1
  40ec38:	mov	w1, w21
  40ec3c:	cmp	w0, #0x7
  40ec40:	b.hi	40ee5c <ferror@plt+0xb5bc>  // b.pmore
  40ec44:	ldr	x2, [x27, #752]
  40ec48:	mov	x0, x26
  40ec4c:	blr	x2
  40ec50:	str	x0, [x20, #16]
  40ec54:	ldr	w21, [x20, #36]
  40ec58:	add	x21, x26, x21
  40ec5c:	add	x25, x21, #0x1
  40ec60:	cmp	x25, x19
  40ec64:	b.cc	40ed78 <ferror@plt+0xb4d8>  // b.lo, b.ul, b.last
  40ec68:	cmp	x19, x21
  40ec6c:	b.ls	40ec80 <ferror@plt+0xb3e0>  // b.plast
  40ec70:	sub	x1, x19, x21
  40ec74:	sub	w0, w1, #0x1
  40ec78:	cmp	w0, #0x7
  40ec7c:	b.ls	40ed7c <ferror@plt+0xb4dc>  // b.plast
  40ec80:	ldrh	w0, [x20, #8]
  40ec84:	strb	wzr, [x20, #24]
  40ec88:	cmp	w0, #0x3
  40ec8c:	b.ls	40ed98 <ferror@plt+0xb4f8>  // b.plast
  40ec90:	add	x21, x21, #0x2
  40ec94:	cmp	x21, x19
  40ec98:	b.cc	40eff8 <ferror@plt+0xb758>  // b.lo, b.ul, b.last
  40ec9c:	cmp	x25, x19
  40eca0:	b.cc	40f084 <ferror@plt+0xb7e4>  // b.lo, b.ul, b.last
  40eca4:	strb	wzr, [x20, #25]
  40eca8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40ecac:	add	x1, x1, #0xef8
  40ecb0:	mov	w2, #0x5                   	// #5
  40ecb4:	mov	x21, #0x0                   	// #0
  40ecb8:	mov	x0, #0x0                   	// #0
  40ecbc:	bl	403700 <dcgettext@plt>
  40ecc0:	bl	441618 <warn@@Base>
  40ecc4:	mov	x0, x21
  40ecc8:	ldp	x19, x20, [sp, #16]
  40eccc:	ldp	x21, x22, [sp, #32]
  40ecd0:	ldp	x23, x24, [sp, #48]
  40ecd4:	ldp	x25, x26, [sp, #64]
  40ecd8:	ldp	x27, x28, [sp, #80]
  40ecdc:	ldp	x29, x30, [sp], #96
  40ece0:	ret
  40ece4:	mov	w1, #0x4                   	// #4
  40ece8:	adrp	x27, 475000 <_bfd_std_section+0x3120>
  40ecec:	mov	x0, x22
  40ecf0:	ldr	x2, [x27, #752]
  40ecf4:	blr	x2
  40ecf8:	mov	x2, x0
  40ecfc:	str	x2, [x20]
  40ed00:	mov	x0, #0xffffffff            	// #4294967295
  40ed04:	cmp	x2, x0
  40ed08:	b.ne	40f04c <ferror@plt+0xb7ac>  // b.any
  40ed0c:	add	x24, x22, #0xc
  40ed10:	cmp	x24, x19
  40ed14:	b.cc	40f018 <ferror@plt+0xb778>  // b.lo, b.ul, b.last
  40ed18:	cmp	x25, x19
  40ed1c:	b.cs	40ed30 <ferror@plt+0xb490>  // b.hs, b.nlast
  40ed20:	sub	x1, x19, x25
  40ed24:	sub	w0, w1, #0x1
  40ed28:	cmp	w0, #0x7
  40ed2c:	b.ls	40f01c <ferror@plt+0xb77c>  // b.plast
  40ed30:	mov	x2, #0xc                   	// #12
  40ed34:	str	xzr, [x20]
  40ed38:	b	40f030 <ferror@plt+0xb790>
  40ed3c:	cmp	x25, x19
  40ed40:	b.cs	40ed54 <ferror@plt+0xb4b4>  // b.hs, b.nlast
  40ed44:	sub	x1, x19, x25
  40ed48:	sub	w0, w1, #0x1
  40ed4c:	cmp	w0, #0x7
  40ed50:	b.ls	40ebdc <ferror@plt+0xb33c>  // b.plast
  40ed54:	strh	wzr, [x20, #8]
  40ed58:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40ed5c:	add	x1, x1, #0xdd8
  40ed60:	b	40ecb0 <ferror@plt+0xb410>
  40ed64:	sub	x1, x2, x1
  40ed68:	sub	w0, w1, #0x1
  40ed6c:	cmp	w0, #0x7
  40ed70:	b.hi	40eba4 <ferror@plt+0xb304>  // b.pmore
  40ed74:	b	40ece8 <ferror@plt+0xb448>
  40ed78:	mov	w1, #0x1                   	// #1
  40ed7c:	ldr	x2, [x27, #752]
  40ed80:	mov	x0, x21
  40ed84:	blr	x2
  40ed88:	strb	w0, [x20, #24]
  40ed8c:	ldrh	w0, [x20, #8]
  40ed90:	cmp	w0, #0x3
  40ed94:	b.hi	40ec90 <ferror@plt+0xb3f0>  // b.pmore
  40ed98:	mov	x21, x25
  40ed9c:	mov	w0, #0x1                   	// #1
  40eda0:	strb	w0, [x20, #25]
  40eda4:	add	x26, x21, #0x1
  40eda8:	cmp	x26, x19
  40edac:	b.cc	40eed8 <ferror@plt+0xb638>  // b.lo, b.ul, b.last
  40edb0:	cmp	x21, x19
  40edb4:	b.cs	40edc8 <ferror@plt+0xb528>  // b.hs, b.nlast
  40edb8:	sub	x1, x19, x21
  40edbc:	sub	w0, w1, #0x1
  40edc0:	cmp	w0, #0x7
  40edc4:	b.ls	40ee64 <ferror@plt+0xb5c4>  // b.plast
  40edc8:	strb	wzr, [x20, #26]
  40edcc:	add	x28, x21, #0x2
  40edd0:	cmp	x19, x28
  40edd4:	add	x25, x21, #0x3
  40edd8:	b.hi	40ee88 <ferror@plt+0xb5e8>  // b.pmore
  40eddc:	str	wzr, [x20, #28]
  40ede0:	cmp	x19, x25
  40ede4:	b.ls	40eeb0 <ferror@plt+0xb610>  // b.plast
  40ede8:	mov	w1, #0x1                   	// #1
  40edec:	ldr	x2, [x27, #752]
  40edf0:	mov	x0, x28
  40edf4:	add	x21, x21, #0x4
  40edf8:	blr	x2
  40edfc:	strb	w0, [x20, #32]
  40ee00:	cmp	x21, x19
  40ee04:	b.cc	40eec0 <ferror@plt+0xb620>  // b.lo, b.ul, b.last
  40ee08:	cmp	x19, x25
  40ee0c:	b.ls	40ee20 <ferror@plt+0xb580>  // b.plast
  40ee10:	sub	x1, x19, x25
  40ee14:	sub	w0, w1, #0x1
  40ee18:	cmp	w0, #0x7
  40ee1c:	b.ls	40eec4 <ferror@plt+0xb624>  // b.plast
  40ee20:	strb	wzr, [x20, #33]
  40ee24:	ldr	x1, [x20]
  40ee28:	add	x1, x24, x1
  40ee2c:	add	x22, x22, x1
  40ee30:	str	x22, [x23]
  40ee34:	cmp	x22, x19
  40ee38:	b.hi	40f098 <ferror@plt+0xb7f8>  // b.pmore
  40ee3c:	mov	x0, x21
  40ee40:	ldp	x19, x20, [sp, #16]
  40ee44:	ldp	x21, x22, [sp, #32]
  40ee48:	ldp	x23, x24, [sp, #48]
  40ee4c:	ldp	x25, x26, [sp, #64]
  40ee50:	ldp	x27, x28, [sp, #80]
  40ee54:	ldp	x29, x30, [sp], #96
  40ee58:	ret
  40ee5c:	str	xzr, [x20, #16]
  40ee60:	b	40ec54 <ferror@plt+0xb3b4>
  40ee64:	ldr	x2, [x27, #752]
  40ee68:	mov	x0, x21
  40ee6c:	add	x28, x21, #0x2
  40ee70:	add	x25, x21, #0x3
  40ee74:	blr	x2
  40ee78:	strb	w0, [x20, #26]
  40ee7c:	cmp	x19, x28
  40ee80:	b.ls	40eddc <ferror@plt+0xb53c>  // b.plast
  40ee84:	nop
  40ee88:	mov	x0, x26
  40ee8c:	mov	w1, #0x1                   	// #1
  40ee90:	bl	4419f0 <warn@@Base+0x3d8>
  40ee94:	str	w0, [x20, #28]
  40ee98:	cmp	x19, x25
  40ee9c:	b.hi	40ede8 <ferror@plt+0xb548>  // b.pmore
  40eea0:	sub	x1, x19, x28
  40eea4:	sub	w0, w1, #0x1
  40eea8:	cmp	w0, #0x7
  40eeac:	b.ls	40edec <ferror@plt+0xb54c>  // b.plast
  40eeb0:	strb	wzr, [x20, #32]
  40eeb4:	add	x21, x21, #0x4
  40eeb8:	cmp	x21, x19
  40eebc:	b.cs	40ee08 <ferror@plt+0xb568>  // b.hs, b.nlast
  40eec0:	mov	w1, #0x1                   	// #1
  40eec4:	ldr	x2, [x27, #752]
  40eec8:	mov	x0, x25
  40eecc:	blr	x2
  40eed0:	strb	w0, [x20, #33]
  40eed4:	b	40ee24 <ferror@plt+0xb584>
  40eed8:	ldr	x2, [x27, #752]
  40eedc:	mov	x0, x21
  40eee0:	mov	w1, #0x1                   	// #1
  40eee4:	add	x28, x21, #0x2
  40eee8:	add	x25, x21, #0x3
  40eeec:	blr	x2
  40eef0:	strb	w0, [x20, #26]
  40eef4:	cmp	x19, x28
  40eef8:	b.hi	40ee88 <ferror@plt+0xb5e8>  // b.pmore
  40eefc:	cmp	w19, w26
  40ef00:	sub	x1, x19, x26
  40ef04:	b.eq	40eddc <ferror@plt+0xb53c>  // b.none
  40ef08:	mov	x0, x26
  40ef0c:	bl	4419f0 <warn@@Base+0x3d8>
  40ef10:	str	w0, [x20, #28]
  40ef14:	cmp	x19, x25
  40ef18:	b.hi	40ede8 <ferror@plt+0xb548>  // b.pmore
  40ef1c:	strb	wzr, [x20, #32]
  40ef20:	b	40eeb4 <ferror@plt+0xb614>
  40ef24:	ldr	x1, [x21, #32]
  40ef28:	mov	x0, x21
  40ef2c:	sub	x1, x25, x1
  40ef30:	sub	x1, x1, x3
  40ef34:	bl	40cab0 <ferror@plt+0x9210>
  40ef38:	cbz	w0, 40f0d4 <ferror@plt+0xb834>
  40ef3c:	sub	x0, x19, x22
  40ef40:	sub	x26, x0, x26
  40ef44:	str	x26, [x20]
  40ef48:	b	40ebcc <ferror@plt+0xb32c>
  40ef4c:	add	x28, x25, #0x3
  40ef50:	cmp	x28, x19
  40ef54:	b.cc	40f054 <ferror@plt+0xb7b4>  // b.lo, b.ul, b.last
  40ef58:	cmp	x26, x19
  40ef5c:	b.cs	40ef70 <ferror@plt+0xb6d0>  // b.hs, b.nlast
  40ef60:	sub	x1, x19, x26
  40ef64:	sub	w0, w1, #0x1
  40ef68:	cmp	w0, #0x7
  40ef6c:	b.ls	40f0f8 <ferror@plt+0xb858>  // b.plast
  40ef70:	add	x26, x25, #0x4
  40ef74:	cmp	x19, x26
  40ef78:	b.ls	40ec0c <ferror@plt+0xb36c>  // b.plast
  40ef7c:	mov	w1, #0x1                   	// #1
  40ef80:	ldr	x2, [x27, #752]
  40ef84:	mov	x0, x28
  40ef88:	blr	x2
  40ef8c:	ands	w25, w0, #0xff
  40ef90:	b.eq	40ec0c <ferror@plt+0xb36c>  // b.none
  40ef94:	mov	w2, #0x5                   	// #5
  40ef98:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40ef9c:	mov	x0, #0x0                   	// #0
  40efa0:	add	x1, x1, #0xe20
  40efa4:	bl	403700 <dcgettext@plt>
  40efa8:	ldr	x1, [x21, #16]
  40efac:	mov	w2, w25
  40efb0:	mov	x21, #0x0                   	// #0
  40efb4:	bl	441618 <warn@@Base>
  40efb8:	b	40ee3c <ferror@plt+0xb59c>
  40efbc:	mov	w4, #0x5                   	// #5
  40efc0:	adrp	x2, 448000 <warn@@Base+0x69e8>
  40efc4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40efc8:	add	x2, x2, #0xe60
  40efcc:	add	x1, x1, #0xeb0
  40efd0:	mov	x0, #0x0                   	// #0
  40efd4:	bl	4035d0 <dcngettext@plt>
  40efd8:	mov	w1, w21
  40efdc:	mov	w2, #0x8                   	// #8
  40efe0:	bl	441040 <error@@Base>
  40efe4:	add	x0, x26, #0x8
  40efe8:	cmp	x19, x0
  40efec:	b.ls	40ec28 <ferror@plt+0xb388>  // b.plast
  40eff0:	mov	w1, #0x8                   	// #8
  40eff4:	b	40ec44 <ferror@plt+0xb3a4>
  40eff8:	mov	w1, #0x1                   	// #1
  40effc:	ldr	x2, [x27, #752]
  40f000:	mov	x0, x25
  40f004:	blr	x2
  40f008:	and	w0, w0, #0xff
  40f00c:	strb	w0, [x20, #25]
  40f010:	cbnz	w0, 40eda4 <ferror@plt+0xb504>
  40f014:	b	40eca8 <ferror@plt+0xb408>
  40f018:	mov	w1, #0x8                   	// #8
  40f01c:	ldr	x2, [x27, #752]
  40f020:	mov	x0, x25
  40f024:	blr	x2
  40f028:	add	x2, x0, #0xc
  40f02c:	str	x0, [x20]
  40f030:	mov	x25, x24
  40f034:	mov	w0, #0x8                   	// #8
  40f038:	mov	x26, #0xc                   	// #12
  40f03c:	mov	x3, #0x8                   	// #8
  40f040:	mov	x24, x26
  40f044:	str	w0, [x20, #36]
  40f048:	b	40ebc0 <ferror@plt+0xb320>
  40f04c:	add	x2, x2, #0x4
  40f050:	b	40ebac <ferror@plt+0xb30c>
  40f054:	ldr	x2, [x27, #752]
  40f058:	mov	x0, x26
  40f05c:	mov	w1, #0x1                   	// #1
  40f060:	add	x26, x25, #0x4
  40f064:	blr	x2
  40f068:	cmp	x19, x26
  40f06c:	b.hi	40ef7c <ferror@plt+0xb6dc>  // b.pmore
  40f070:	sub	x1, x19, x28
  40f074:	sub	w0, w1, #0x1
  40f078:	cmp	w0, #0x7
  40f07c:	b.hi	40ec0c <ferror@plt+0xb36c>  // b.pmore
  40f080:	b	40ef80 <ferror@plt+0xb6e0>
  40f084:	sub	x1, x19, x25
  40f088:	sub	w0, w1, #0x1
  40f08c:	cmp	w0, #0x7
  40f090:	b.hi	40eca4 <ferror@plt+0xb404>  // b.pmore
  40f094:	b	40effc <ferror@plt+0xb75c>
  40f098:	mov	w2, #0x5                   	// #5
  40f09c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40f0a0:	mov	x0, #0x0                   	// #0
  40f0a4:	add	x1, x1, #0xf20
  40f0a8:	bl	403700 <dcgettext@plt>
  40f0ac:	mov	x1, x0
  40f0b0:	ldr	x0, [x20]
  40f0b4:	mov	x20, x1
  40f0b8:	mov	x21, #0x0                   	// #0
  40f0bc:	bl	40eae8 <ferror@plt+0xb248>
  40f0c0:	mov	x1, x0
  40f0c4:	mov	x0, x20
  40f0c8:	bl	441618 <warn@@Base>
  40f0cc:	str	x19, [x23]
  40f0d0:	b	40ee3c <ferror@plt+0xb59c>
  40f0d4:	mov	w2, #0x5                   	// #5
  40f0d8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40f0dc:	mov	x0, #0x0                   	// #0
  40f0e0:	add	x1, x1, #0xd80
  40f0e4:	bl	403700 <dcgettext@plt>
  40f0e8:	mov	x21, #0x0                   	// #0
  40f0ec:	ldr	x1, [x20]
  40f0f0:	bl	441618 <warn@@Base>
  40f0f4:	b	40ee3c <ferror@plt+0xb59c>
  40f0f8:	ldr	x2, [x27, #752]
  40f0fc:	mov	x0, x26
  40f100:	add	x26, x25, #0x4
  40f104:	blr	x2
  40f108:	cmp	x19, x26
  40f10c:	b.ls	40ec0c <ferror@plt+0xb36c>  // b.plast
  40f110:	b	40ef7c <ferror@plt+0xb6dc>
  40f114:	nop
  40f118:	adrp	x4, 472000 <_bfd_std_section+0x120>
  40f11c:	add	x4, x4, #0x4f0
  40f120:	stp	x29, x30, [sp, #-64]!
  40f124:	adrp	x3, 447000 <warn@@Base+0x59e8>
  40f128:	adrp	x2, 455000 <warn@@Base+0x139e8>
  40f12c:	mov	x29, sp
  40f130:	ldr	w1, [x4, #376]
  40f134:	add	x3, x3, #0xd8
  40f138:	stp	x19, x20, [sp, #16]
  40f13c:	add	x19, x4, #0x180
  40f140:	add	w5, w1, #0x1
  40f144:	and	w5, w5, #0xf
  40f148:	sbfiz	x1, x1, #6, #32
  40f14c:	add	x19, x19, x1
  40f150:	mov	x20, x0
  40f154:	add	x2, x2, #0xd10
  40f158:	add	x0, sp, #0x20
  40f15c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40f160:	add	x1, x1, #0xd78
  40f164:	str	w5, [x4, #376]
  40f168:	bl	4030a0 <sprintf@plt>
  40f16c:	mov	x3, x20
  40f170:	add	x2, sp, #0x20
  40f174:	mov	x0, x19
  40f178:	mov	x1, #0x40                  	// #64
  40f17c:	bl	403160 <snprintf@plt>
  40f180:	mov	x0, x19
  40f184:	ldp	x19, x20, [sp, #16]
  40f188:	ldp	x29, x30, [sp], #64
  40f18c:	ret
  40f190:	stp	x29, x30, [sp, #-96]!
  40f194:	mov	x29, sp
  40f198:	stp	x19, x20, [sp, #16]
  40f19c:	mov	x19, x0
  40f1a0:	mov	w20, #0x3                   	// #3
  40f1a4:	stp	x21, x22, [sp, #32]
  40f1a8:	mov	x21, x1
  40f1ac:	stp	x23, x24, [sp, #48]
  40f1b0:	adrp	x23, 448000 <warn@@Base+0x69e8>
  40f1b4:	add	x23, x23, #0xab0
  40f1b8:	mov	w24, #0x1                   	// #1
  40f1bc:	stp	x25, x26, [sp, #64]
  40f1c0:	str	x27, [sp, #80]
  40f1c4:	cmp	x21, x19
  40f1c8:	b.ls	40f4a0 <ferror@plt+0xbc00>  // b.plast
  40f1cc:	mov	x0, x19
  40f1d0:	sub	w6, w24, w19
  40f1d4:	mov	w4, #0x1                   	// #1
  40f1d8:	mov	x22, #0x0                   	// #0
  40f1dc:	mov	w1, #0x0                   	// #0
  40f1e0:	b	40f210 <ferror@plt+0xb970>
  40f1e4:	and	x5, x2, #0x7f
  40f1e8:	add	x0, x0, #0x1
  40f1ec:	lsl	x7, x5, x1
  40f1f0:	orr	x22, x22, x7
  40f1f4:	lsr	x7, x22, x1
  40f1f8:	cmp	x5, x7
  40f1fc:	csel	w4, w4, w20, eq  // eq = none
  40f200:	add	w1, w1, #0x7
  40f204:	tbz	w2, #7, 40f230 <ferror@plt+0xb990>
  40f208:	cmp	x21, x0
  40f20c:	b.eq	40f27c <ferror@plt+0xb9dc>  // b.none
  40f210:	ldrb	w2, [x0]
  40f214:	cmp	w1, #0x3f
  40f218:	add	w3, w6, w0
  40f21c:	b.ls	40f1e4 <ferror@plt+0xb944>  // b.plast
  40f220:	tst	x2, #0x7f
  40f224:	add	x0, x0, #0x1
  40f228:	csel	w4, w4, w20, eq  // eq = none
  40f22c:	tbnz	w2, #7, 40f208 <ferror@plt+0xb968>
  40f230:	and	w4, w4, #0xfffffffe
  40f234:	add	x19, x19, w3, uxtw
  40f238:	tbz	w4, #1, 40f29c <ferror@plt+0xb9fc>
  40f23c:	mov	x1, x23
  40f240:	mov	w2, #0x5                   	// #5
  40f244:	mov	x0, #0x0                   	// #0
  40f248:	bl	403700 <dcgettext@plt>
  40f24c:	bl	441040 <error@@Base>
  40f250:	cmp	x21, x19
  40f254:	b.ne	40f2a4 <ferror@plt+0xba04>  // b.any
  40f258:	mov	x19, #0x0                   	// #0
  40f25c:	mov	x0, x19
  40f260:	ldp	x19, x20, [sp, #16]
  40f264:	ldp	x21, x22, [sp, #32]
  40f268:	ldp	x23, x24, [sp, #48]
  40f26c:	ldp	x25, x26, [sp, #64]
  40f270:	ldr	x27, [sp, #80]
  40f274:	ldp	x29, x30, [sp], #96
  40f278:	ret
  40f27c:	add	x19, x19, w3, uxtw
  40f280:	tbz	w4, #0, 40f238 <ferror@plt+0xb998>
  40f284:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40f288:	add	x1, x1, #0xa98
  40f28c:	mov	w2, #0x5                   	// #5
  40f290:	mov	x0, #0x0                   	// #0
  40f294:	bl	403700 <dcgettext@plt>
  40f298:	bl	441040 <error@@Base>
  40f29c:	cmp	x21, x19
  40f2a0:	b.eq	40f258 <ferror@plt+0xb9b8>  // b.none
  40f2a4:	cbz	x22, 40f4bc <ferror@plt+0xbc1c>
  40f2a8:	mov	x0, x19
  40f2ac:	mov	w4, #0x1                   	// #1
  40f2b0:	mov	w1, #0x0                   	// #0
  40f2b4:	mov	w3, #0x0                   	// #0
  40f2b8:	mov	x25, #0x0                   	// #0
  40f2bc:	nop
  40f2c0:	cmp	x21, x0
  40f2c4:	b.ls	40f614 <ferror@plt+0xbd74>  // b.plast
  40f2c8:	ldrb	w2, [x0], #1
  40f2cc:	add	w3, w3, #0x1
  40f2d0:	cmp	w1, #0x3f
  40f2d4:	b.hi	40f4fc <ferror@plt+0xbc5c>  // b.pmore
  40f2d8:	and	x5, x2, #0x7f
  40f2dc:	lsl	x6, x5, x1
  40f2e0:	orr	x25, x25, x6
  40f2e4:	lsr	x6, x25, x1
  40f2e8:	cmp	x5, x6
  40f2ec:	csel	w4, w4, w20, eq  // eq = none
  40f2f0:	add	w1, w1, #0x7
  40f2f4:	tbnz	w2, #7, 40f2c0 <ferror@plt+0xba20>
  40f2f8:	and	w4, w4, #0xfffffffe
  40f2fc:	add	x19, x19, w3, uxtw
  40f300:	tbnz	w4, #1, 40f640 <ferror@plt+0xbda0>
  40f304:	cmp	x21, x19
  40f308:	b.eq	40f258 <ferror@plt+0xb9b8>  // b.none
  40f30c:	ldrb	w26, [x19], #1
  40f310:	mov	x0, #0x30                  	// #48
  40f314:	bl	4031d0 <malloc@plt>
  40f318:	cbz	x0, 40f348 <ferror@plt+0xbaa8>
  40f31c:	adrp	x1, 472000 <_bfd_std_section+0x120>
  40f320:	add	x1, x1, #0x4f0
  40f324:	stp	x22, x25, [x0]
  40f328:	ldr	x2, [x1, #1408]
  40f32c:	str	w26, [x0, #16]
  40f330:	stp	xzr, xzr, [x0, #24]
  40f334:	str	xzr, [x0, #40]
  40f338:	cbz	x2, 40f638 <ferror@plt+0xbd98>
  40f33c:	ldr	x2, [x1, #1416]
  40f340:	str	x0, [x2, #40]
  40f344:	str	x0, [x1, #1416]
  40f348:	adrp	x22, 448000 <warn@@Base+0x69e8>
  40f34c:	add	x22, x22, #0xa98
  40f350:	mov	x3, x19
  40f354:	mov	w1, #0x1                   	// #1
  40f358:	mov	w2, #0x0                   	// #0
  40f35c:	mov	w0, #0x0                   	// #0
  40f360:	mov	x25, #0x0                   	// #0
  40f364:	nop
  40f368:	cmp	x21, x3
  40f36c:	b.ls	40f478 <ferror@plt+0xbbd8>  // b.plast
  40f370:	ldrb	w4, [x3], #1
  40f374:	add	w0, w0, #0x1
  40f378:	cmp	w2, #0x3f
  40f37c:	b.hi	40f468 <ferror@plt+0xbbc8>  // b.pmore
  40f380:	and	x5, x4, #0x7f
  40f384:	lsl	x6, x5, x2
  40f388:	orr	x25, x25, x6
  40f38c:	lsr	x6, x25, x2
  40f390:	cmp	x5, x6
  40f394:	csel	w1, w1, w20, eq  // eq = none
  40f398:	add	w2, w2, #0x7
  40f39c:	tbnz	w4, #7, 40f368 <ferror@plt+0xbac8>
  40f3a0:	and	w1, w1, #0xfffffffe
  40f3a4:	add	x19, x19, w0, uxtw
  40f3a8:	tbnz	w1, #1, 40f5a4 <ferror@plt+0xbd04>
  40f3ac:	cmp	x21, x19
  40f3b0:	b.eq	40f4a0 <ferror@plt+0xbc00>  // b.none
  40f3b4:	mov	x4, x19
  40f3b8:	mov	w1, #0x1                   	// #1
  40f3bc:	mov	w2, #0x0                   	// #0
  40f3c0:	mov	w0, #0x0                   	// #0
  40f3c4:	mov	x27, #0x0                   	// #0
  40f3c8:	cmp	x21, x4
  40f3cc:	b.ls	40f4dc <ferror@plt+0xbc3c>  // b.plast
  40f3d0:	ldrb	w3, [x4], #1
  40f3d4:	add	w0, w0, #0x1
  40f3d8:	cmp	w2, #0x3f
  40f3dc:	b.hi	40f458 <ferror@plt+0xbbb8>  // b.pmore
  40f3e0:	and	x5, x3, #0x7f
  40f3e4:	lsl	x6, x5, x2
  40f3e8:	orr	x27, x27, x6
  40f3ec:	lsr	x6, x27, x2
  40f3f0:	cmp	x5, x6
  40f3f4:	csel	w1, w1, w20, eq  // eq = none
  40f3f8:	add	w2, w2, #0x7
  40f3fc:	tbnz	w3, #7, 40f3c8 <ferror@plt+0xbb28>
  40f400:	and	w1, w1, #0xfffffffe
  40f404:	add	x19, x19, w0, uxtw
  40f408:	tbnz	w1, #1, 40f5bc <ferror@plt+0xbd1c>
  40f40c:	cmp	x21, x19
  40f410:	b.eq	40f4a0 <ferror@plt+0xbc00>  // b.none
  40f414:	cmp	x27, #0x21
  40f418:	mov	x26, #0xffffffffffffffff    	// #-1
  40f41c:	b.eq	40f50c <ferror@plt+0xbc6c>  // b.none
  40f420:	mov	x0, #0x20                  	// #32
  40f424:	bl	4031d0 <malloc@plt>
  40f428:	cbz	x0, 40f450 <ferror@plt+0xbbb0>
  40f42c:	adrp	x1, 472000 <_bfd_std_section+0x120>
  40f430:	ldr	x1, [x1, #2680]
  40f434:	ldr	x2, [x1, #24]
  40f438:	stp	x25, x27, [x0]
  40f43c:	stp	x26, xzr, [x0, #16]
  40f440:	cbz	x2, 40f598 <ferror@plt+0xbcf8>
  40f444:	ldr	x2, [x1, #32]
  40f448:	str	x0, [x2, #24]
  40f44c:	str	x0, [x1, #32]
  40f450:	cbnz	x25, 40f350 <ferror@plt+0xbab0>
  40f454:	b	40f1c4 <ferror@plt+0xb924>
  40f458:	tst	x3, #0x7f
  40f45c:	csel	w1, w1, w20, eq  // eq = none
  40f460:	tbnz	w3, #7, 40f3c8 <ferror@plt+0xbb28>
  40f464:	b	40f400 <ferror@plt+0xbb60>
  40f468:	tst	x4, #0x7f
  40f46c:	csel	w1, w1, w20, eq  // eq = none
  40f470:	tbnz	w4, #7, 40f368 <ferror@plt+0xbac8>
  40f474:	b	40f3a0 <ferror@plt+0xbb00>
  40f478:	add	x19, x19, w0, uxtw
  40f47c:	tbz	w1, #0, 40f3a8 <ferror@plt+0xbb08>
  40f480:	mov	x1, x22
  40f484:	mov	w2, #0x5                   	// #5
  40f488:	mov	x0, #0x0                   	// #0
  40f48c:	bl	403700 <dcgettext@plt>
  40f490:	bl	441040 <error@@Base>
  40f494:	cmp	x21, x19
  40f498:	b.ne	40f3b4 <ferror@plt+0xbb14>  // b.any
  40f49c:	nop
  40f4a0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40f4a4:	add	x1, x1, #0xf50
  40f4a8:	mov	w2, #0x5                   	// #5
  40f4ac:	mov	x0, #0x0                   	// #0
  40f4b0:	mov	x19, #0x0                   	// #0
  40f4b4:	bl	403700 <dcgettext@plt>
  40f4b8:	bl	441040 <error@@Base>
  40f4bc:	mov	x0, x19
  40f4c0:	ldp	x19, x20, [sp, #16]
  40f4c4:	ldp	x21, x22, [sp, #32]
  40f4c8:	ldp	x23, x24, [sp, #48]
  40f4cc:	ldp	x25, x26, [sp, #64]
  40f4d0:	ldr	x27, [sp, #80]
  40f4d4:	ldp	x29, x30, [sp], #96
  40f4d8:	ret
  40f4dc:	add	x19, x19, w0, uxtw
  40f4e0:	tbz	w1, #0, 40f408 <ferror@plt+0xbb68>
  40f4e4:	mov	x1, x22
  40f4e8:	mov	w2, #0x5                   	// #5
  40f4ec:	mov	x0, #0x0                   	// #0
  40f4f0:	bl	403700 <dcgettext@plt>
  40f4f4:	bl	441040 <error@@Base>
  40f4f8:	b	40f40c <ferror@plt+0xbb6c>
  40f4fc:	tst	x2, #0x7f
  40f500:	csel	w4, w4, w20, eq  // eq = none
  40f504:	tbnz	w2, #7, 40f2c0 <ferror@plt+0xba20>
  40f508:	b	40f2f8 <ferror@plt+0xba58>
  40f50c:	mov	x3, x19
  40f510:	mov	w1, #0x1                   	// #1
  40f514:	mov	w0, #0x0                   	// #0
  40f518:	mov	w5, #0x0                   	// #0
  40f51c:	mov	x26, #0x0                   	// #0
  40f520:	cmp	x21, x3
  40f524:	b.ls	40f5d4 <ferror@plt+0xbd34>  // b.plast
  40f528:	ldrb	w2, [x3], #1
  40f52c:	add	w5, w5, #0x1
  40f530:	cmp	w0, #0x3f
  40f534:	b.hi	40f588 <ferror@plt+0xbce8>  // b.pmore
  40f538:	and	x4, x2, #0x7f
  40f53c:	lsl	x6, x4, x0
  40f540:	orr	x26, x26, x6
  40f544:	lsr	x6, x26, x0
  40f548:	cmp	x4, x6
  40f54c:	csel	w1, w1, w20, eq  // eq = none
  40f550:	add	w0, w0, #0x7
  40f554:	tbnz	w2, #7, 40f520 <ferror@plt+0xbc80>
  40f558:	and	w1, w1, #0xfffffffe
  40f55c:	cmp	w0, #0x3f
  40f560:	b.hi	40f5f4 <ferror@plt+0xbd54>  // b.pmore
  40f564:	tbz	w2, #6, 40f5f4 <ferror@plt+0xbd54>
  40f568:	mov	x2, #0xffffffffffffffff    	// #-1
  40f56c:	add	x19, x19, w5, uxtw
  40f570:	lsl	x0, x2, x0
  40f574:	orr	x26, x0, x26
  40f578:	tbnz	w1, #1, 40f5fc <ferror@plt+0xbd5c>
  40f57c:	cmp	x21, x19
  40f580:	b.ne	40f420 <ferror@plt+0xbb80>  // b.any
  40f584:	b	40f4a0 <ferror@plt+0xbc00>
  40f588:	tst	x2, #0x7f
  40f58c:	csel	w1, w1, w20, eq  // eq = none
  40f590:	tbnz	w2, #7, 40f520 <ferror@plt+0xbc80>
  40f594:	b	40f558 <ferror@plt+0xbcb8>
  40f598:	str	x0, [x1, #24]
  40f59c:	str	x0, [x1, #32]
  40f5a0:	b	40f450 <ferror@plt+0xbbb0>
  40f5a4:	mov	x1, x23
  40f5a8:	mov	w2, #0x5                   	// #5
  40f5ac:	mov	x0, #0x0                   	// #0
  40f5b0:	bl	403700 <dcgettext@plt>
  40f5b4:	bl	441040 <error@@Base>
  40f5b8:	b	40f3ac <ferror@plt+0xbb0c>
  40f5bc:	mov	x1, x23
  40f5c0:	mov	w2, #0x5                   	// #5
  40f5c4:	mov	x0, #0x0                   	// #0
  40f5c8:	bl	403700 <dcgettext@plt>
  40f5cc:	bl	441040 <error@@Base>
  40f5d0:	b	40f40c <ferror@plt+0xbb6c>
  40f5d4:	add	x19, x19, w5, uxtw
  40f5d8:	tbz	w1, #0, 40f578 <ferror@plt+0xbcd8>
  40f5dc:	mov	x1, x22
  40f5e0:	mov	w2, #0x5                   	// #5
  40f5e4:	mov	x0, #0x0                   	// #0
  40f5e8:	bl	403700 <dcgettext@plt>
  40f5ec:	bl	441040 <error@@Base>
  40f5f0:	b	40f57c <ferror@plt+0xbcdc>
  40f5f4:	add	x19, x19, w5, uxtw
  40f5f8:	tbz	w1, #1, 40f57c <ferror@plt+0xbcdc>
  40f5fc:	mov	x1, x23
  40f600:	mov	w2, #0x5                   	// #5
  40f604:	mov	x0, #0x0                   	// #0
  40f608:	bl	403700 <dcgettext@plt>
  40f60c:	bl	441040 <error@@Base>
  40f610:	b	40f57c <ferror@plt+0xbcdc>
  40f614:	add	x19, x19, w3, uxtw
  40f618:	tbz	w4, #0, 40f300 <ferror@plt+0xba60>
  40f61c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40f620:	add	x1, x1, #0xa98
  40f624:	mov	w2, #0x5                   	// #5
  40f628:	mov	x0, #0x0                   	// #0
  40f62c:	bl	403700 <dcgettext@plt>
  40f630:	bl	441040 <error@@Base>
  40f634:	b	40f304 <ferror@plt+0xba64>
  40f638:	str	x0, [x1, #1408]
  40f63c:	b	40f344 <ferror@plt+0xbaa4>
  40f640:	mov	x1, x23
  40f644:	mov	w2, #0x5                   	// #5
  40f648:	mov	x0, #0x0                   	// #0
  40f64c:	bl	403700 <dcgettext@plt>
  40f650:	bl	441040 <error@@Base>
  40f654:	b	40f304 <ferror@plt+0xba64>
  40f658:	stp	x29, x30, [sp, #-128]!
  40f65c:	mov	w5, #0x68                  	// #104
  40f660:	mov	x29, sp
  40f664:	stp	x21, x22, [sp, #32]
  40f668:	mov	x21, x0
  40f66c:	adrp	x0, 472000 <_bfd_std_section+0x120>
  40f670:	stp	x19, x20, [sp, #16]
  40f674:	umull	x3, w3, w5
  40f678:	ldr	x19, [x21]
  40f67c:	stp	x27, x28, [sp, #80]
  40f680:	str	x2, [sp, #120]
  40f684:	add	x19, x19, x1
  40f688:	ldr	x27, [x2]
  40f68c:	cmp	x19, x4
  40f690:	ldr	x2, [x0, #2688]
  40f694:	adrp	x0, 471000 <_sch_istable+0x1478>
  40f698:	csel	x19, x19, x4, ls  // ls = plast
  40f69c:	ldr	x1, [x0, #3800]
  40f6a0:	mov	w0, #0xa                   	// #10
  40f6a4:	ldr	w22, [x2, x3]
  40f6a8:	bl	4030b0 <putc@plt>
  40f6ac:	cmp	x27, x19
  40f6b0:	b.cs	40f788 <ferror@plt+0xbee8>  // b.hs, b.nlast
  40f6b4:	stp	x23, x24, [sp, #48]
  40f6b8:	lsl	w23, w22, #1
  40f6bc:	cmp	w22, #0x0
  40f6c0:	sub	w23, w23, #0x1
  40f6c4:	mov	w20, #0x3                   	// #3
  40f6c8:	csel	w0, w23, w20, ne  // ne = any
  40f6cc:	mov	w24, #0x1                   	// #1
  40f6d0:	stp	x25, x26, [sp, #64]
  40f6d4:	adrp	x25, 448000 <warn@@Base+0x69e8>
  40f6d8:	str	w0, [sp, #108]
  40f6dc:	add	x0, x25, #0xab0
  40f6e0:	str	x0, [sp, #112]
  40f6e4:	nop
  40f6e8:	ldr	x8, [x21]
  40f6ec:	mov	x2, x27
  40f6f0:	sub	w9, w24, w27
  40f6f4:	mov	w0, #0x1                   	// #1
  40f6f8:	sub	x28, x27, x8
  40f6fc:	mov	x26, #0x0                   	// #0
  40f700:	mov	w1, #0x0                   	// #0
  40f704:	b	40f734 <ferror@plt+0xbe94>
  40f708:	and	x6, x5, #0x7f
  40f70c:	add	x2, x2, #0x1
  40f710:	lsl	x7, x6, x1
  40f714:	orr	x26, x26, x7
  40f718:	lsr	x7, x26, x1
  40f71c:	cmp	x6, x7
  40f720:	csel	w0, w0, w20, eq  // eq = none
  40f724:	add	w1, w1, #0x7
  40f728:	tbz	w5, #7, 40f754 <ferror@plt+0xbeb4>
  40f72c:	cmp	x19, x2
  40f730:	b.ls	40f7b4 <ferror@plt+0xbf14>  // b.plast
  40f734:	ldrb	w5, [x2]
  40f738:	cmp	w1, #0x3f
  40f73c:	add	w10, w9, w2
  40f740:	b.ls	40f708 <ferror@plt+0xbe68>  // b.plast
  40f744:	tst	x5, #0x7f
  40f748:	add	x2, x2, #0x1
  40f74c:	csel	w0, w0, w20, eq  // eq = none
  40f750:	tbnz	w5, #7, 40f72c <ferror@plt+0xbe8c>
  40f754:	and	w0, w0, #0xfffffffe
  40f758:	add	x27, x27, w10, uxtw
  40f75c:	tbz	w0, #1, 40f7d4 <ferror@plt+0xbf34>
  40f760:	ldr	x1, [sp, #112]
  40f764:	mov	w2, #0x5                   	// #5
  40f768:	mov	x0, #0x0                   	// #0
  40f76c:	bl	403700 <dcgettext@plt>
  40f770:	bl	441040 <error@@Base>
  40f774:	cmp	x19, x27
  40f778:	b.ne	40f7dc <ferror@plt+0xbf3c>  // b.any
  40f77c:	nop
  40f780:	ldp	x23, x24, [sp, #48]
  40f784:	ldp	x25, x26, [sp, #64]
  40f788:	adrp	x0, 471000 <_sch_istable+0x1478>
  40f78c:	ldr	x1, [x0, #3800]
  40f790:	mov	w0, #0xa                   	// #10
  40f794:	bl	4030b0 <putc@plt>
  40f798:	ldr	x0, [sp, #120]
  40f79c:	ldp	x19, x20, [sp, #16]
  40f7a0:	ldp	x21, x22, [sp, #32]
  40f7a4:	str	x27, [x0]
  40f7a8:	ldp	x27, x28, [sp, #80]
  40f7ac:	ldp	x29, x30, [sp], #128
  40f7b0:	ret
  40f7b4:	add	x27, x27, w10, uxtw
  40f7b8:	tbz	w0, #0, 40f75c <ferror@plt+0xbebc>
  40f7bc:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40f7c0:	add	x1, x1, #0xa98
  40f7c4:	mov	w2, #0x5                   	// #5
  40f7c8:	mov	x0, #0x0                   	// #0
  40f7cc:	bl	403700 <dcgettext@plt>
  40f7d0:	bl	441040 <error@@Base>
  40f7d4:	cmp	x19, x27
  40f7d8:	b.eq	40f780 <ferror@plt+0xbee0>  // b.none
  40f7dc:	mov	x6, x27
  40f7e0:	mov	w0, #0x1                   	// #1
  40f7e4:	mov	w1, #0x0                   	// #0
  40f7e8:	mov	w7, #0x0                   	// #0
  40f7ec:	mov	x25, #0x0                   	// #0
  40f7f0:	cmp	x19, x6
  40f7f4:	b.ls	40f8a4 <ferror@plt+0xc004>  // b.plast
  40f7f8:	ldrb	w2, [x6], #1
  40f7fc:	add	w7, w7, #0x1
  40f800:	cmp	w1, #0x3f
  40f804:	b.hi	40f894 <ferror@plt+0xbff4>  // b.pmore
  40f808:	and	x9, x2, #0x7f
  40f80c:	lsl	x10, x9, x1
  40f810:	orr	x25, x25, x10
  40f814:	lsr	x10, x25, x1
  40f818:	cmp	x9, x10
  40f81c:	csel	w0, w0, w20, eq  // eq = none
  40f820:	add	w1, w1, #0x7
  40f824:	tbnz	w2, #7, 40f7f0 <ferror@plt+0xbf50>
  40f828:	and	w0, w0, #0xfffffffe
  40f82c:	add	x27, x27, w7, uxtw
  40f830:	tbnz	w0, #1, 40f8e0 <ferror@plt+0xc040>
  40f834:	mov	x1, x28
  40f838:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40f83c:	add	x0, x0, #0xf80
  40f840:	bl	4037a0 <printf@plt>
  40f844:	adrp	x6, 448000 <warn@@Base+0x69e8>
  40f848:	add	x28, x6, #0xf90
  40f84c:	mov	x2, x26
  40f850:	mov	x0, x28
  40f854:	cbz	w22, 40f8c8 <ferror@plt+0xc028>
  40f858:	mov	w1, w23
  40f85c:	bl	4037a0 <printf@plt>
  40f860:	ldr	w1, [sp, #108]
  40f864:	mov	x2, x25
  40f868:	mov	x0, x28
  40f86c:	bl	4037a0 <printf@plt>
  40f870:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40f874:	add	x1, x1, #0xf98
  40f878:	mov	w2, #0x5                   	// #5
  40f87c:	mov	x0, #0x0                   	// #0
  40f880:	bl	403700 <dcgettext@plt>
  40f884:	bl	4037a0 <printf@plt>
  40f888:	cmp	x19, x27
  40f88c:	b.hi	40f6e8 <ferror@plt+0xbe48>  // b.pmore
  40f890:	b	40f780 <ferror@plt+0xbee0>
  40f894:	tst	x2, #0x7f
  40f898:	csel	w0, w0, w20, eq  // eq = none
  40f89c:	tbnz	w2, #7, 40f7f0 <ferror@plt+0xbf50>
  40f8a0:	b	40f828 <ferror@plt+0xbf88>
  40f8a4:	add	x27, x27, w7, uxtw
  40f8a8:	tbz	w0, #0, 40f830 <ferror@plt+0xbf90>
  40f8ac:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40f8b0:	add	x1, x1, #0xa98
  40f8b4:	mov	w2, #0x5                   	// #5
  40f8b8:	mov	x0, #0x0                   	// #0
  40f8bc:	bl	403700 <dcgettext@plt>
  40f8c0:	bl	441040 <error@@Base>
  40f8c4:	b	40f834 <ferror@plt+0xbf94>
  40f8c8:	mov	w1, #0x3                   	// #3
  40f8cc:	bl	4037a0 <printf@plt>
  40f8d0:	mov	x2, x25
  40f8d4:	mov	x0, x28
  40f8d8:	mov	w1, #0x3                   	// #3
  40f8dc:	b	40f86c <ferror@plt+0xbfcc>
  40f8e0:	ldr	x1, [sp, #112]
  40f8e4:	mov	w2, #0x5                   	// #5
  40f8e8:	mov	x0, #0x0                   	// #0
  40f8ec:	bl	403700 <dcgettext@plt>
  40f8f0:	bl	441040 <error@@Base>
  40f8f4:	b	40f834 <ferror@plt+0xbf94>
  40f8f8:	stp	x29, x30, [sp, #-96]!
  40f8fc:	mov	x29, sp
  40f900:	stp	x19, x20, [sp, #16]
  40f904:	mov	x19, x0
  40f908:	mov	x20, x2
  40f90c:	mov	x0, #0x0                   	// #0
  40f910:	mov	w2, #0x5                   	// #5
  40f914:	stp	x21, x22, [sp, #32]
  40f918:	mov	x21, x1
  40f91c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40f920:	add	x1, x1, #0xfb0
  40f924:	stp	x23, x24, [sp, #48]
  40f928:	and	w24, w3, #0xff
  40f92c:	bl	403700 <dcgettext@plt>
  40f930:	mov	x23, x0
  40f934:	adrp	x4, 472000 <_bfd_std_section+0x120>
  40f938:	add	x4, x4, #0x4f0
  40f93c:	add	x22, x4, #0x180
  40f940:	add	x0, sp, #0x40
  40f944:	adrp	x3, 454000 <warn@@Base+0x129e8>
  40f948:	adrp	x2, 455000 <warn@@Base+0x139e8>
  40f94c:	ldr	w5, [x4, #376]
  40f950:	add	x3, x3, #0x560
  40f954:	add	x2, x2, #0xd10
  40f958:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40f95c:	add	w6, w5, #0x1
  40f960:	add	x1, x1, #0xd78
  40f964:	sbfiz	x5, x5, #6, #32
  40f968:	and	w6, w6, #0xf
  40f96c:	add	x22, x22, x5
  40f970:	str	w6, [x4, #376]
  40f974:	bl	4030a0 <sprintf@plt>
  40f978:	mov	x3, x21
  40f97c:	add	x2, sp, #0x40
  40f980:	mov	x1, #0x40                  	// #64
  40f984:	mov	x0, x22
  40f988:	bl	403160 <snprintf@plt>
  40f98c:	mov	x2, x22
  40f990:	mov	w1, w24
  40f994:	mov	x0, x23
  40f998:	bl	4037a0 <printf@plt>
  40f99c:	cmp	x19, x20
  40f9a0:	b.hi	40f9f0 <ferror@plt+0xc150>  // b.pmore
  40f9a4:	sub	x20, x20, x19
  40f9a8:	cmp	x20, x21
  40f9ac:	csel	x20, x20, x21, ls  // ls = plast
  40f9b0:	cbz	x20, 40fa08 <ferror@plt+0xc168>
  40f9b4:	adrp	x22, 475000 <_bfd_std_section+0x3120>
  40f9b8:	adrp	x21, 448000 <warn@@Base+0x69e8>
  40f9bc:	add	x20, x19, x20
  40f9c0:	add	x22, x22, #0x2f0
  40f9c4:	add	x21, x21, #0xfc8
  40f9c8:	ldr	x2, [x22]
  40f9cc:	mov	x0, x19
  40f9d0:	mov	w1, #0x1                   	// #1
  40f9d4:	add	x19, x19, #0x1
  40f9d8:	blr	x2
  40f9dc:	mov	x1, x0
  40f9e0:	mov	x0, x21
  40f9e4:	bl	4037a0 <printf@plt>
  40f9e8:	cmp	x20, x19
  40f9ec:	b.ne	40f9c8 <ferror@plt+0xc128>  // b.any
  40f9f0:	mov	x0, x20
  40f9f4:	ldp	x19, x20, [sp, #16]
  40f9f8:	ldp	x21, x22, [sp, #32]
  40f9fc:	ldp	x23, x24, [sp, #48]
  40fa00:	ldp	x29, x30, [sp], #96
  40fa04:	ret
  40fa08:	mov	x20, x19
  40fa0c:	b	40f9f0 <ferror@plt+0xc150>
  40fa10:	stp	x29, x30, [sp, #-64]!
  40fa14:	mov	w4, #0x1                   	// #1
  40fa18:	mov	w5, #0x0                   	// #0
  40fa1c:	mov	x29, sp
  40fa20:	mov	w7, #0x0                   	// #0
  40fa24:	mov	w8, #0x3                   	// #3
  40fa28:	stp	x19, x20, [sp, #16]
  40fa2c:	mov	x19, #0x0                   	// #0
  40fa30:	cmp	x2, x0
  40fa34:	b.ls	40fb3c <ferror@plt+0xc29c>  // b.plast
  40fa38:	ldrb	w6, [x0], #1
  40fa3c:	add	w7, w7, #0x1
  40fa40:	cmp	w5, #0x3f
  40fa44:	b.hi	40fb08 <ferror@plt+0xc268>  // b.pmore
  40fa48:	and	x9, x6, #0x7f
  40fa4c:	lsl	x10, x9, x5
  40fa50:	orr	x19, x19, x10
  40fa54:	lsr	x10, x19, x5
  40fa58:	cmp	x9, x10
  40fa5c:	csel	w4, w4, w8, eq  // eq = none
  40fa60:	add	w5, w5, #0x7
  40fa64:	tbnz	w6, #7, 40fa30 <ferror@plt+0xc190>
  40fa68:	cmp	w5, #0x3f
  40fa6c:	and	w4, w4, #0xfffffffe
  40fa70:	ccmp	w3, #0x0, #0x4, ls  // ls = plast
  40fa74:	b.eq	40fb18 <ferror@plt+0xc278>  // b.none
  40fa78:	mov	x0, #0xffffffffffffffff    	// #-1
  40fa7c:	str	w7, [x1]
  40fa80:	tst	x6, #0x40
  40fa84:	lsl	x5, x0, x5
  40fa88:	orr	x5, x19, x5
  40fa8c:	csel	x19, x5, x19, ne  // ne = any
  40fa90:	cbnz	w4, 40fb48 <ferror@plt+0xc2a8>
  40fa94:	adrp	x3, 447000 <warn@@Base+0x59e8>
  40fa98:	add	x3, x3, #0x408
  40fa9c:	adrp	x4, 472000 <_bfd_std_section+0x120>
  40faa0:	add	x4, x4, #0x4f0
  40faa4:	add	x20, x4, #0x180
  40faa8:	add	x0, sp, #0x20
  40faac:	adrp	x2, 455000 <warn@@Base+0x139e8>
  40fab0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40fab4:	ldr	w5, [x4, #376]
  40fab8:	add	x2, x2, #0xd10
  40fabc:	add	x1, x1, #0xd78
  40fac0:	add	w6, w5, #0x1
  40fac4:	and	w6, w6, #0xf
  40fac8:	sbfiz	x5, x5, #6, #32
  40facc:	add	x20, x20, x5
  40fad0:	str	w6, [x4, #376]
  40fad4:	bl	4030a0 <sprintf@plt>
  40fad8:	mov	x3, x19
  40fadc:	add	x2, sp, #0x20
  40fae0:	mov	x1, #0x40                  	// #64
  40fae4:	mov	x0, x20
  40fae8:	bl	403160 <snprintf@plt>
  40faec:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  40faf0:	mov	x1, x20
  40faf4:	add	x0, x0, #0x8b0
  40faf8:	bl	4037a0 <printf@plt>
  40fafc:	ldp	x19, x20, [sp, #16]
  40fb00:	ldp	x29, x30, [sp], #64
  40fb04:	ret
  40fb08:	tst	x6, #0x7f
  40fb0c:	csel	w4, w4, w8, eq  // eq = none
  40fb10:	tbnz	w6, #7, 40fa30 <ferror@plt+0xc190>
  40fb14:	b	40fa68 <ferror@plt+0xc1c8>
  40fb18:	str	w7, [x1]
  40fb1c:	cbnz	w4, 40fb48 <ferror@plt+0xc2a8>
  40fb20:	cmp	w3, #0x0
  40fb24:	adrp	x0, 454000 <warn@@Base+0x129e8>
  40fb28:	adrp	x3, 447000 <warn@@Base+0x59e8>
  40fb2c:	add	x0, x0, #0x560
  40fb30:	add	x3, x3, #0x408
  40fb34:	csel	x3, x3, x0, ne  // ne = any
  40fb38:	b	40fa9c <ferror@plt+0xc1fc>
  40fb3c:	str	w7, [x1]
  40fb40:	tbnz	w4, #0, 40fb64 <ferror@plt+0xc2c4>
  40fb44:	tbz	w4, #1, 40fafc <ferror@plt+0xc25c>
  40fb48:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40fb4c:	add	x1, x1, #0xab0
  40fb50:	mov	w2, #0x5                   	// #5
  40fb54:	mov	x0, #0x0                   	// #0
  40fb58:	bl	403700 <dcgettext@plt>
  40fb5c:	bl	441040 <error@@Base>
  40fb60:	b	40fafc <ferror@plt+0xc25c>
  40fb64:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40fb68:	add	x1, x1, #0xa98
  40fb6c:	mov	w2, #0x5                   	// #5
  40fb70:	mov	x0, #0x0                   	// #0
  40fb74:	bl	403700 <dcgettext@plt>
  40fb78:	bl	441040 <error@@Base>
  40fb7c:	ldp	x19, x20, [sp, #16]
  40fb80:	ldp	x29, x30, [sp], #64
  40fb84:	ret
  40fb88:	stp	x29, x30, [sp, #-192]!
  40fb8c:	cmp	x0, x1
  40fb90:	mov	x29, sp
  40fb94:	str	x3, [sp, #120]
  40fb98:	b.cs	40fda0 <ferror@plt+0xc500>  // b.hs, b.nlast
  40fb9c:	cmp	w2, #0x8
  40fba0:	stp	x19, x20, [sp, #16]
  40fba4:	mov	x19, x0
  40fba8:	lsl	w0, w2, #3
  40fbac:	stp	x21, x22, [sp, #32]
  40fbb0:	sub	w0, w0, #0x1
  40fbb4:	mov	w22, w2
  40fbb8:	mov	x21, x1
  40fbbc:	mov	w1, #0x8                   	// #8
  40fbc0:	csel	w2, w2, w1, ls  // ls = plast
  40fbc4:	sub	w1, w1, w2
  40fbc8:	mov	x2, #0xfffffffffffffffe    	// #-2
  40fbcc:	lsl	x0, x2, x0
  40fbd0:	mvn	x0, x0
  40fbd4:	lsl	w1, w1, #1
  40fbd8:	stp	x23, x24, [sp, #48]
  40fbdc:	adrp	x24, 472000 <_bfd_std_section+0x120>
  40fbe0:	add	x24, x24, #0x4f0
  40fbe4:	stp	x0, x1, [sp, #136]
  40fbe8:	mov	w0, w22
  40fbec:	add	x1, x24, #0x180
  40fbf0:	stp	x25, x26, [sp, #64]
  40fbf4:	mov	x25, x4
  40fbf8:	stp	x27, x28, [sp, #80]
  40fbfc:	stp	x1, x0, [sp, #104]
  40fc00:	sub	w0, w22, #0x1
  40fc04:	str	w0, [sp, #156]
  40fc08:	b	40fd58 <ferror@plt+0xc4b8>
  40fc0c:	ldr	w0, [sp, #156]
  40fc10:	mov	w1, w22
  40fc14:	mov	x20, #0x0                   	// #0
  40fc18:	cmp	w0, #0x7
  40fc1c:	b.ls	40fdec <ferror@plt+0xc54c>  // b.plast
  40fc20:	add	x19, x19, w22, uxtw #1
  40fc24:	sub	x1, x21, x5
  40fc28:	cmp	x19, x21
  40fc2c:	mov	x26, x20
  40fc30:	csel	w1, w22, w1, cc  // cc = lo, ul, last
  40fc34:	mov	x23, #0x0                   	// #0
  40fc38:	cbnz	w1, 40fe0c <ferror@plt+0xc56c>
  40fc3c:	ldr	x1, [sp, #120]
  40fc40:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40fc44:	add	x0, x0, #0xf80
  40fc48:	bl	4037a0 <printf@plt>
  40fc4c:	cbz	x26, 40fe30 <ferror@plt+0xc590>
  40fc50:	ldr	w1, [x24, #376]
  40fc54:	ldr	x3, [sp, #104]
  40fc58:	add	w0, w1, #0x1
  40fc5c:	ldr	x2, [sp, #136]
  40fc60:	and	w0, w0, #0xf
  40fc64:	str	w0, [x24, #376]
  40fc68:	sbfiz	x1, x1, #6, #32
  40fc6c:	bics	xzr, x2, x20
  40fc70:	add	x26, x3, x1
  40fc74:	b.ne	40fc80 <ferror@plt+0xc3e0>  // b.any
  40fc78:	bics	xzr, x2, x23
  40fc7c:	b.ne	40ff14 <ferror@plt+0xc674>  // b.any
  40fc80:	add	x8, x23, x25
  40fc84:	str	x8, [sp, #128]
  40fc88:	add	x27, x20, x25
  40fc8c:	cbnz	w22, 40fe4c <ferror@plt+0xc5ac>
  40fc90:	adrp	x7, 455000 <warn@@Base+0x139e8>
  40fc94:	add	x7, x7, #0xd10
  40fc98:	adrp	x6, 448000 <warn@@Base+0x69e8>
  40fc9c:	add	x28, x6, #0xff0
  40fca0:	mov	x2, x7
  40fca4:	mov	x1, x28
  40fca8:	add	x0, sp, #0xa0
  40fcac:	bl	4030a0 <sprintf@plt>
  40fcb0:	mov	x3, x27
  40fcb4:	add	x2, sp, #0xa0
  40fcb8:	mov	x1, #0x40                  	// #64
  40fcbc:	mov	x0, x26
  40fcc0:	bl	403160 <snprintf@plt>
  40fcc4:	adrp	x5, 44a000 <warn@@Base+0x89e8>
  40fcc8:	add	x27, x5, #0x4c8
  40fccc:	mov	x1, x26
  40fcd0:	mov	x0, x27
  40fcd4:	bl	4037a0 <printf@plt>
  40fcd8:	ldr	w4, [x24, #376]
  40fcdc:	adrp	x0, 455000 <warn@@Base+0x139e8>
  40fce0:	ldr	x5, [sp, #104]
  40fce4:	add	w3, w4, #0x1
  40fce8:	add	x7, x0, #0xd10
  40fcec:	sbfiz	x4, x4, #6, #32
  40fcf0:	and	w3, w3, #0xf
  40fcf4:	mov	x2, x7
  40fcf8:	mov	x1, x28
  40fcfc:	add	x0, sp, #0xa0
  40fd00:	add	x28, x5, x4
  40fd04:	str	w3, [x24, #376]
  40fd08:	bl	4030a0 <sprintf@plt>
  40fd0c:	ldr	x8, [sp, #128]
  40fd10:	add	x2, sp, #0xa0
  40fd14:	mov	x1, #0x40                  	// #64
  40fd18:	mov	x0, x28
  40fd1c:	mov	x3, x8
  40fd20:	bl	403160 <snprintf@plt>
  40fd24:	mov	x1, x28
  40fd28:	mov	x0, x27
  40fd2c:	bl	4037a0 <printf@plt>
  40fd30:	cmp	x23, x20
  40fd34:	b.eq	40fecc <ferror@plt+0xc62c>  // b.none
  40fd38:	adrp	x23, 471000 <_sch_istable+0x1478>
  40fd3c:	add	x20, x23, #0xed8
  40fd40:	b.cc	40fef4 <ferror@plt+0xc654>  // b.lo, b.ul, b.last
  40fd44:	ldr	x1, [x20]
  40fd48:	mov	w0, #0xa                   	// #10
  40fd4c:	bl	4030b0 <putc@plt>
  40fd50:	cmp	x19, x21
  40fd54:	b.cs	40fd8c <ferror@plt+0xc4ec>  // b.hs, b.nlast
  40fd58:	ldr	x0, [sp, #112]
  40fd5c:	cmp	w22, #0x8
  40fd60:	add	x5, x0, x19
  40fd64:	b.hi	40fda8 <ferror@plt+0xc508>  // b.pmore
  40fd68:	cmp	x21, x5
  40fd6c:	b.hi	40fc0c <ferror@plt+0xc36c>  // b.pmore
  40fd70:	sub	x1, x21, x19
  40fd74:	mov	x20, #0x0                   	// #0
  40fd78:	sub	w0, w1, #0x1
  40fd7c:	cmp	w0, #0x7
  40fd80:	b.ls	40fdec <ferror@plt+0xc54c>  // b.plast
  40fd84:	cmp	x21, x5
  40fd88:	b.hi	40fc20 <ferror@plt+0xc380>  // b.pmore
  40fd8c:	ldp	x19, x20, [sp, #16]
  40fd90:	ldp	x21, x22, [sp, #32]
  40fd94:	ldp	x23, x24, [sp, #48]
  40fd98:	ldp	x25, x26, [sp, #64]
  40fd9c:	ldp	x27, x28, [sp, #80]
  40fda0:	ldp	x29, x30, [sp], #192
  40fda4:	ret
  40fda8:	mov	x3, x0
  40fdac:	mov	w4, #0x5                   	// #5
  40fdb0:	adrp	x2, 448000 <warn@@Base+0x69e8>
  40fdb4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40fdb8:	add	x2, x2, #0xe60
  40fdbc:	add	x1, x1, #0xeb0
  40fdc0:	mov	x0, #0x0                   	// #0
  40fdc4:	str	x5, [sp, #128]
  40fdc8:	bl	4035d0 <dcngettext@plt>
  40fdcc:	mov	w1, w22
  40fdd0:	mov	w2, #0x8                   	// #8
  40fdd4:	bl	441040 <error@@Base>
  40fdd8:	add	x0, x19, #0x8
  40fddc:	cmp	x21, x0
  40fde0:	ldr	x5, [sp, #128]
  40fde4:	b.ls	40fd70 <ferror@plt+0xc4d0>  // b.plast
  40fde8:	mov	w1, #0x8                   	// #8
  40fdec:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  40fdf0:	mov	x0, x19
  40fdf4:	str	x5, [sp, #128]
  40fdf8:	ldr	x2, [x2, #752]
  40fdfc:	blr	x2
  40fe00:	mov	x20, x0
  40fe04:	ldr	x5, [sp, #128]
  40fe08:	b	40fd84 <ferror@plt+0xc4e4>
  40fe0c:	mov	x0, x5
  40fe10:	bl	4419f0 <warn@@Base+0x3d8>
  40fe14:	ldr	x1, [sp, #120]
  40fe18:	orr	x26, x20, x0
  40fe1c:	mov	x23, x0
  40fe20:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40fe24:	add	x0, x0, #0xf80
  40fe28:	bl	4037a0 <printf@plt>
  40fe2c:	cbnz	x26, 40fc50 <ferror@plt+0xc3b0>
  40fe30:	adrp	x1, 448000 <warn@@Base+0x69e8>
  40fe34:	add	x1, x1, #0xfd0
  40fe38:	mov	w2, #0x5                   	// #5
  40fe3c:	mov	x0, #0x0                   	// #0
  40fe40:	bl	403700 <dcgettext@plt>
  40fe44:	bl	4037a0 <printf@plt>
  40fe48:	b	40fd8c <ferror@plt+0xc4ec>
  40fe4c:	adrp	x2, 448000 <warn@@Base+0x69e8>
  40fe50:	add	x28, x2, #0xfe0
  40fe54:	mov	x3, x27
  40fe58:	mov	x2, x28
  40fe5c:	mov	x1, #0x40                  	// #64
  40fe60:	mov	x0, x26
  40fe64:	bl	403160 <snprintf@plt>
  40fe68:	ldr	x0, [sp, #144]
  40fe6c:	adrp	x5, 44a000 <warn@@Base+0x89e8>
  40fe70:	add	x27, x5, #0x4c8
  40fe74:	add	x1, x26, x0
  40fe78:	mov	x0, x27
  40fe7c:	bl	4037a0 <printf@plt>
  40fe80:	ldr	w0, [x24, #376]
  40fe84:	mov	x2, x28
  40fe88:	ldr	x8, [sp, #128]
  40fe8c:	add	w4, w0, #0x1
  40fe90:	and	w4, w4, #0xf
  40fe94:	str	w4, [x24, #376]
  40fe98:	ldr	x5, [sp, #104]
  40fe9c:	mov	x3, x8
  40fea0:	ldr	x4, [sp, #144]
  40fea4:	sbfiz	x0, x0, #6, #32
  40fea8:	add	x0, x5, x0
  40feac:	mov	x1, #0x40                  	// #64
  40feb0:	add	x28, x0, x4
  40feb4:	bl	403160 <snprintf@plt>
  40feb8:	mov	x1, x28
  40febc:	mov	x0, x27
  40fec0:	bl	4037a0 <printf@plt>
  40fec4:	cmp	x23, x20
  40fec8:	b.ne	40fd38 <ferror@plt+0xc498>  // b.any
  40fecc:	mov	w2, #0x5                   	// #5
  40fed0:	adrp	x1, 449000 <warn@@Base+0x79e8>
  40fed4:	mov	x0, #0x0                   	// #0
  40fed8:	add	x1, x1, #0x8
  40fedc:	bl	403700 <dcgettext@plt>
  40fee0:	adrp	x1, 471000 <_sch_istable+0x1478>
  40fee4:	add	x20, x1, #0xed8
  40fee8:	ldr	x1, [x1, #3800]
  40feec:	bl	402fe0 <fputs@plt>
  40fef0:	b	40fd44 <ferror@plt+0xc4a4>
  40fef4:	mov	w2, #0x5                   	// #5
  40fef8:	adrp	x1, 449000 <warn@@Base+0x79e8>
  40fefc:	mov	x0, #0x0                   	// #0
  40ff00:	add	x1, x1, #0x18
  40ff04:	bl	403700 <dcgettext@plt>
  40ff08:	ldr	x1, [x23, #3800]
  40ff0c:	bl	402fe0 <fputs@plt>
  40ff10:	b	40fd44 <ferror@plt+0xc4a4>
  40ff14:	cbnz	w22, 40ffc0 <ferror@plt+0xc720>
  40ff18:	adrp	x6, 455000 <warn@@Base+0x139e8>
  40ff1c:	adrp	x25, 448000 <warn@@Base+0x69e8>
  40ff20:	add	x28, x6, #0xd10
  40ff24:	add	x25, x25, #0xff0
  40ff28:	mov	x2, x28
  40ff2c:	mov	x1, x25
  40ff30:	add	x0, sp, #0xa0
  40ff34:	bl	4030a0 <sprintf@plt>
  40ff38:	mov	x3, x20
  40ff3c:	add	x2, sp, #0xa0
  40ff40:	mov	x1, #0x40                  	// #64
  40ff44:	mov	x0, x26
  40ff48:	bl	403160 <snprintf@plt>
  40ff4c:	adrp	x5, 44a000 <warn@@Base+0x89e8>
  40ff50:	add	x27, x5, #0x4c8
  40ff54:	mov	x1, x26
  40ff58:	mov	x0, x27
  40ff5c:	bl	4037a0 <printf@plt>
  40ff60:	ldr	w20, [x24, #376]
  40ff64:	ldr	x4, [sp, #104]
  40ff68:	add	w3, w20, #0x1
  40ff6c:	and	w3, w3, #0xf
  40ff70:	sbfiz	x20, x20, #6, #32
  40ff74:	mov	x2, x28
  40ff78:	mov	x1, x25
  40ff7c:	add	x20, x4, x20
  40ff80:	add	x0, sp, #0xa0
  40ff84:	str	w3, [x24, #376]
  40ff88:	bl	4030a0 <sprintf@plt>
  40ff8c:	mov	x3, x23
  40ff90:	add	x2, sp, #0xa0
  40ff94:	mov	x0, x20
  40ff98:	mov	x1, #0x40                  	// #64
  40ff9c:	bl	403160 <snprintf@plt>
  40ffa0:	mov	x1, x20
  40ffa4:	mov	x0, x27
  40ffa8:	bl	4037a0 <printf@plt>
  40ffac:	mov	x25, x23
  40ffb0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  40ffb4:	add	x0, x0, #0xff8
  40ffb8:	bl	403450 <puts@plt>
  40ffbc:	b	40fd50 <ferror@plt+0xc4b0>
  40ffc0:	adrp	x25, 448000 <warn@@Base+0x69e8>
  40ffc4:	add	x25, x25, #0xfe0
  40ffc8:	mov	x3, x20
  40ffcc:	mov	x2, x25
  40ffd0:	mov	x0, x26
  40ffd4:	mov	x1, #0x40                  	// #64
  40ffd8:	bl	403160 <snprintf@plt>
  40ffdc:	ldr	x20, [sp, #144]
  40ffe0:	adrp	x5, 44a000 <warn@@Base+0x89e8>
  40ffe4:	add	x27, x5, #0x4c8
  40ffe8:	add	x1, x26, x20
  40ffec:	mov	x0, x27
  40fff0:	bl	4037a0 <printf@plt>
  40fff4:	ldr	w0, [x24, #376]
  40fff8:	mov	x2, x25
  40fffc:	ldr	x5, [sp, #104]
  410000:	add	w4, w0, #0x1
  410004:	and	w4, w4, #0xf
  410008:	sbfiz	x0, x0, #6, #32
  41000c:	add	x0, x5, x0
  410010:	mov	x3, x23
  410014:	add	x20, x0, x20
  410018:	mov	x1, #0x40                  	// #64
  41001c:	str	w4, [x24, #376]
  410020:	bl	403160 <snprintf@plt>
  410024:	b	40ffa0 <ferror@plt+0xc700>
  410028:	stp	x29, x30, [sp, #-80]!
  41002c:	adrp	x1, 470000 <memcpy@GLIBC_2.17>
  410030:	add	x1, x1, #0xbf0
  410034:	mov	x29, sp
  410038:	stp	x19, x20, [sp, #16]
  41003c:	ldr	x19, [x1, #1152]
  410040:	cbz	x19, 410154 <ferror@plt+0xc8b4>
  410044:	ldr	x1, [x1, #1168]
  410048:	mov	x20, x0
  41004c:	cmp	x1, x0
  410050:	b.ls	410080 <ferror@plt+0xc7e0>  // b.plast
  410054:	sub	x20, x1, x0
  410058:	add	x19, x19, x0
  41005c:	mov	x1, x20
  410060:	mov	x0, x19
  410064:	bl	403020 <strnlen@plt>
  410068:	cmp	x20, x0
  41006c:	b.eq	41012c <ferror@plt+0xc88c>  // b.none
  410070:	mov	x0, x19
  410074:	ldp	x19, x20, [sp, #16]
  410078:	ldp	x29, x30, [sp], #80
  41007c:	ret
  410080:	mov	w2, #0x5                   	// #5
  410084:	adrp	x1, 449000 <warn@@Base+0x79e8>
  410088:	mov	x0, #0x0                   	// #0
  41008c:	add	x1, x1, #0x40
  410090:	str	x21, [sp, #32]
  410094:	bl	403700 <dcgettext@plt>
  410098:	adrp	x4, 472000 <_bfd_std_section+0x120>
  41009c:	add	x4, x4, #0x4f0
  4100a0:	add	x19, x4, #0x180
  4100a4:	mov	x21, x0
  4100a8:	adrp	x3, 447000 <warn@@Base+0x59e8>
  4100ac:	add	x0, sp, #0x30
  4100b0:	ldr	w1, [x4, #376]
  4100b4:	add	x3, x3, #0xd8
  4100b8:	adrp	x2, 455000 <warn@@Base+0x139e8>
  4100bc:	add	x2, x2, #0xd10
  4100c0:	add	w5, w1, #0x1
  4100c4:	and	w5, w5, #0xf
  4100c8:	sbfiz	x1, x1, #6, #32
  4100cc:	add	x19, x19, x1
  4100d0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4100d4:	add	x1, x1, #0xd78
  4100d8:	str	w5, [x4, #376]
  4100dc:	bl	4030a0 <sprintf@plt>
  4100e0:	mov	x3, x20
  4100e4:	add	x2, sp, #0x30
  4100e8:	mov	x0, x19
  4100ec:	mov	x1, #0x40                  	// #64
  4100f0:	bl	403160 <snprintf@plt>
  4100f4:	mov	x1, x19
  4100f8:	mov	x0, x21
  4100fc:	bl	441618 <warn@@Base>
  410100:	mov	w2, #0x5                   	// #5
  410104:	adrp	x1, 449000 <warn@@Base+0x79e8>
  410108:	mov	x0, #0x0                   	// #0
  41010c:	add	x1, x1, #0x68
  410110:	bl	403700 <dcgettext@plt>
  410114:	mov	x19, x0
  410118:	mov	x0, x19
  41011c:	ldp	x19, x20, [sp, #16]
  410120:	ldr	x21, [sp, #32]
  410124:	ldp	x29, x30, [sp], #80
  410128:	ret
  41012c:	mov	w2, #0x5                   	// #5
  410130:	adrp	x1, 449000 <warn@@Base+0x79e8>
  410134:	mov	x0, #0x0                   	// #0
  410138:	add	x1, x1, #0x80
  41013c:	bl	403700 <dcgettext@plt>
  410140:	mov	x19, x0
  410144:	mov	x0, x19
  410148:	ldp	x19, x20, [sp, #16]
  41014c:	ldp	x29, x30, [sp], #80
  410150:	ret
  410154:	adrp	x1, 449000 <warn@@Base+0x79e8>
  410158:	mov	w2, #0x5                   	// #5
  41015c:	add	x1, x1, #0x28
  410160:	mov	x0, #0x0                   	// #0
  410164:	bl	403700 <dcgettext@plt>
  410168:	mov	x19, x0
  41016c:	b	410070 <ferror@plt+0xc7d0>
  410170:	stp	x29, x30, [sp, #-80]!
  410174:	adrp	x1, 470000 <memcpy@GLIBC_2.17>
  410178:	add	x1, x1, #0xbf0
  41017c:	mov	x29, sp
  410180:	stp	x19, x20, [sp, #16]
  410184:	ldr	x19, [x1, #1264]
  410188:	cbz	x19, 41029c <ferror@plt+0xc9fc>
  41018c:	ldr	x1, [x1, #1280]
  410190:	mov	x20, x0
  410194:	cmp	x1, x0
  410198:	b.ls	4101c8 <ferror@plt+0xc928>  // b.plast
  41019c:	sub	x20, x1, x0
  4101a0:	add	x19, x19, x0
  4101a4:	mov	x1, x20
  4101a8:	mov	x0, x19
  4101ac:	bl	403020 <strnlen@plt>
  4101b0:	cmp	x20, x0
  4101b4:	b.eq	410274 <ferror@plt+0xc9d4>  // b.none
  4101b8:	mov	x0, x19
  4101bc:	ldp	x19, x20, [sp, #16]
  4101c0:	ldp	x29, x30, [sp], #80
  4101c4:	ret
  4101c8:	mov	w2, #0x5                   	// #5
  4101cc:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4101d0:	mov	x0, #0x0                   	// #0
  4101d4:	add	x1, x1, #0xd0
  4101d8:	str	x21, [sp, #32]
  4101dc:	bl	403700 <dcgettext@plt>
  4101e0:	adrp	x4, 472000 <_bfd_std_section+0x120>
  4101e4:	add	x4, x4, #0x4f0
  4101e8:	add	x19, x4, #0x180
  4101ec:	mov	x21, x0
  4101f0:	adrp	x3, 447000 <warn@@Base+0x59e8>
  4101f4:	add	x0, sp, #0x30
  4101f8:	ldr	w1, [x4, #376]
  4101fc:	add	x3, x3, #0xd8
  410200:	adrp	x2, 455000 <warn@@Base+0x139e8>
  410204:	add	x2, x2, #0xd10
  410208:	add	w5, w1, #0x1
  41020c:	and	w5, w5, #0xf
  410210:	sbfiz	x1, x1, #6, #32
  410214:	add	x19, x19, x1
  410218:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41021c:	add	x1, x1, #0xd78
  410220:	str	w5, [x4, #376]
  410224:	bl	4030a0 <sprintf@plt>
  410228:	mov	x3, x20
  41022c:	add	x2, sp, #0x30
  410230:	mov	x0, x19
  410234:	mov	x1, #0x40                  	// #64
  410238:	bl	403160 <snprintf@plt>
  41023c:	mov	x1, x19
  410240:	mov	x0, x21
  410244:	bl	441618 <warn@@Base>
  410248:	mov	w2, #0x5                   	// #5
  41024c:	adrp	x1, 449000 <warn@@Base+0x79e8>
  410250:	mov	x0, #0x0                   	// #0
  410254:	add	x1, x1, #0x68
  410258:	bl	403700 <dcgettext@plt>
  41025c:	mov	x19, x0
  410260:	mov	x0, x19
  410264:	ldp	x19, x20, [sp, #16]
  410268:	ldr	x21, [sp, #32]
  41026c:	ldp	x29, x30, [sp], #80
  410270:	ret
  410274:	mov	w2, #0x5                   	// #5
  410278:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41027c:	mov	x0, #0x0                   	// #0
  410280:	add	x1, x1, #0xf8
  410284:	bl	403700 <dcgettext@plt>
  410288:	mov	x19, x0
  41028c:	mov	x0, x19
  410290:	ldp	x19, x20, [sp, #16]
  410294:	ldp	x29, x30, [sp], #80
  410298:	ret
  41029c:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4102a0:	mov	w2, #0x5                   	// #5
  4102a4:	add	x1, x1, #0xb0
  4102a8:	mov	x0, #0x0                   	// #0
  4102ac:	bl	403700 <dcgettext@plt>
  4102b0:	mov	x19, x0
  4102b4:	b	4101b8 <ferror@plt+0xc918>
  4102b8:	stp	x29, x30, [sp, #-144]!
  4102bc:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  4102c0:	mov	x29, sp
  4102c4:	stp	x21, x22, [sp, #32]
  4102c8:	stp	x27, x28, [sp, #80]
  4102cc:	ldr	x22, [x0, #32]
  4102d0:	stp	x19, x20, [sp, #16]
  4102d4:	mov	x19, x0
  4102d8:	ldr	x28, [x0, #48]
  4102dc:	str	x0, [sp, #136]
  4102e0:	ldr	w0, [x1, #676]
  4102e4:	add	x2, x22, x28
  4102e8:	stp	x23, x24, [sp, #48]
  4102ec:	stp	x25, x26, [sp, #64]
  4102f0:	str	x2, [sp, #120]
  4102f4:	cbz	w0, 410324 <ferror@plt+0xca84>
  4102f8:	ldr	x0, [x19, #24]
  4102fc:	cbz	x0, 410324 <ferror@plt+0xca84>
  410300:	mov	w2, #0x5                   	// #5
  410304:	adrp	x1, 448000 <warn@@Base+0x69e8>
  410308:	mov	x0, #0x0                   	// #0
  41030c:	add	x1, x1, #0xd28
  410310:	bl	403700 <dcgettext@plt>
  410314:	ldr	x1, [x19, #16]
  410318:	ldr	x2, [x19, #24]
  41031c:	bl	4037a0 <printf@plt>
  410320:	b	410344 <ferror@plt+0xcaa4>
  410324:	adrp	x1, 448000 <warn@@Base+0x69e8>
  410328:	mov	w2, #0x5                   	// #5
  41032c:	add	x1, x1, #0xd58
  410330:	mov	x0, #0x0                   	// #0
  410334:	bl	403700 <dcgettext@plt>
  410338:	ldr	x1, [sp, #136]
  41033c:	ldr	x1, [x1, #16]
  410340:	bl	4037a0 <printf@plt>
  410344:	adrp	x25, 472000 <_bfd_std_section+0x120>
  410348:	adrp	x21, 448000 <warn@@Base+0x69e8>
  41034c:	add	x25, x25, #0x4f0
  410350:	add	x21, x21, #0xae8
  410354:	nop
  410358:	ldr	x20, [x25, #1408]
  41035c:	cbz	x20, 41038c <ferror@plt+0xcaec>
  410360:	mov	x23, x20
  410364:	ldr	x20, [x20, #40]
  410368:	ldr	x19, [x23, #24]
  41036c:	cbz	x19, 410380 <ferror@plt+0xcae0>
  410370:	mov	x0, x19
  410374:	ldr	x19, [x19, #24]
  410378:	bl	403510 <free@plt>
  41037c:	cbnz	x19, 410370 <ferror@plt+0xcad0>
  410380:	mov	x0, x23
  410384:	bl	403510 <free@plt>
  410388:	cbnz	x20, 410360 <ferror@plt+0xcac0>
  41038c:	ldr	x1, [sp, #120]
  410390:	mov	x0, x22
  410394:	str	xzr, [x25, #1408]
  410398:	str	xzr, [x25, #1416]
  41039c:	bl	40f190 <ferror@plt+0xb8f0>
  4103a0:	str	x0, [sp, #104]
  4103a4:	ldr	x1, [x25, #1408]
  4103a8:	cbnz	x1, 4103bc <ferror@plt+0xcb1c>
  4103ac:	ldr	x0, [sp, #104]
  4103b0:	cbz	x0, 41063c <ferror@plt+0xcd9c>
  4103b4:	mov	x22, x0
  4103b8:	b	410358 <ferror@plt+0xcab8>
  4103bc:	adrp	x0, 449000 <warn@@Base+0x79e8>
  4103c0:	mov	w2, #0x5                   	// #5
  4103c4:	add	x1, x0, #0x128
  4103c8:	mov	x0, #0x0                   	// #0
  4103cc:	bl	403700 <dcgettext@plt>
  4103d0:	ldr	x1, [sp, #136]
  4103d4:	ldr	x1, [x1, #32]
  4103d8:	sub	x1, x22, x1
  4103dc:	bl	4037a0 <printf@plt>
  4103e0:	ldr	x23, [x25, #1408]
  4103e4:	cbz	x23, 4103ac <ferror@plt+0xcb0c>
  4103e8:	ldp	x19, x22, [x23]
  4103ec:	adrp	x26, 449000 <warn@@Base+0x79e8>
  4103f0:	add	x1, x26, #0x190
  4103f4:	adrp	x0, 449000 <warn@@Base+0x79e8>
  4103f8:	add	x0, x0, #0x158
  4103fc:	str	x1, [sp, #96]
  410400:	str	x0, [sp, #128]
  410404:	mov	w0, w22
  410408:	bl	443118 <warn@@Base+0x1b00>
  41040c:	mov	x20, x0
  410410:	cbz	x0, 41053c <ferror@plt+0xcc9c>
  410414:	nop
  410418:	ldr	w0, [x23, #16]
  41041c:	cbz	w0, 410580 <ferror@plt+0xcce0>
  410420:	adrp	x1, 449000 <warn@@Base+0x79e8>
  410424:	mov	w2, #0x5                   	// #5
  410428:	add	x1, x1, #0x170
  41042c:	mov	x0, #0x0                   	// #0
  410430:	bl	403700 <dcgettext@plt>
  410434:	mov	x3, x0
  410438:	ldr	x0, [sp, #96]
  41043c:	mov	x2, x20
  410440:	mov	x1, x19
  410444:	bl	4037a0 <printf@plt>
  410448:	ldr	x28, [x23, #24]
  41044c:	cbz	x28, 410520 <ferror@plt+0xcc80>
  410450:	adrp	x19, 449000 <warn@@Base+0x79e8>
  410454:	adrp	x20, 471000 <_sch_istable+0x1478>
  410458:	adrp	x22, 448000 <warn@@Base+0x69e8>
  41045c:	add	x19, x19, #0x1a8
  410460:	add	x20, x20, #0xed8
  410464:	add	x22, x22, #0xaf8
  410468:	mov	x24, #0x2001                	// #8193
  41046c:	b	4104ac <ferror@plt+0xcc0c>
  410470:	mov	w0, w26
  410474:	bl	443660 <warn@@Base+0x2048>
  410478:	mov	x2, x0
  41047c:	cbz	x0, 41059c <ferror@plt+0xccfc>
  410480:	mov	x1, x27
  410484:	mov	x0, x19
  410488:	bl	4037a0 <printf@plt>
  41048c:	ldr	x0, [x28, #8]
  410490:	cmp	x0, #0x21
  410494:	b.eq	4104fc <ferror@plt+0xcc5c>  // b.none
  410498:	ldr	x1, [x20]
  41049c:	mov	w0, #0xa                   	// #10
  4104a0:	bl	4030b0 <putc@plt>
  4104a4:	ldr	x28, [x28, #24]
  4104a8:	cbz	x28, 410520 <ferror@plt+0xcc80>
  4104ac:	ldr	x26, [x28]
  4104b0:	mov	x27, x21
  4104b4:	cbz	x26, 4104d4 <ferror@plt+0xcc34>
  4104b8:	cmp	x26, x24
  4104bc:	mov	x27, x22
  4104c0:	b.eq	4104d4 <ferror@plt+0xcc34>  // b.none
  4104c4:	mov	w0, w26
  4104c8:	bl	443908 <warn@@Base+0x22f0>
  4104cc:	mov	x27, x0
  4104d0:	cbz	x0, 4105d8 <ferror@plt+0xcd38>
  4104d4:	ldr	x26, [x28, #8]
  4104d8:	cbnz	x26, 410470 <ferror@plt+0xcbd0>
  4104dc:	mov	x1, x27
  4104e0:	mov	x0, x19
  4104e4:	adrp	x2, 448000 <warn@@Base+0x69e8>
  4104e8:	add	x2, x2, #0xb38
  4104ec:	bl	4037a0 <printf@plt>
  4104f0:	ldr	x0, [x28, #8]
  4104f4:	cmp	x0, #0x21
  4104f8:	b.ne	410498 <ferror@plt+0xcbf8>  // b.any
  4104fc:	ldr	x1, [x28, #16]
  410500:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  410504:	add	x0, x0, #0x3b0
  410508:	bl	4037a0 <printf@plt>
  41050c:	ldr	x1, [x20]
  410510:	mov	w0, #0xa                   	// #10
  410514:	bl	4030b0 <putc@plt>
  410518:	ldr	x28, [x28, #24]
  41051c:	cbnz	x28, 4104ac <ferror@plt+0xcc0c>
  410520:	ldr	x23, [x23, #40]
  410524:	cbz	x23, 4103ac <ferror@plt+0xcb0c>
  410528:	ldp	x19, x22, [x23]
  41052c:	mov	w0, w22
  410530:	bl	443118 <warn@@Base+0x1b00>
  410534:	mov	x20, x0
  410538:	cbnz	x0, 410418 <ferror@plt+0xcb78>
  41053c:	mov	x1, #0xffffffffffffbf80    	// #-16512
  410540:	add	x2, x22, x1
  410544:	mov	x1, #0xbf7f                	// #49023
  410548:	cmp	x2, x1
  41054c:	b.hi	410610 <ferror@plt+0xcd70>  // b.pmore
  410550:	mov	w2, #0x5                   	// #5
  410554:	add	x20, x25, #0x5a0
  410558:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41055c:	add	x1, x1, #0x140
  410560:	bl	403700 <dcgettext@plt>
  410564:	mov	x2, x0
  410568:	mov	x3, x22
  41056c:	mov	x0, x20
  410570:	mov	x1, #0x64                  	// #100
  410574:	bl	403160 <snprintf@plt>
  410578:	ldr	w0, [x23, #16]
  41057c:	cbnz	w0, 410420 <ferror@plt+0xcb80>
  410580:	adrp	x1, 449000 <warn@@Base+0x79e8>
  410584:	mov	w2, #0x5                   	// #5
  410588:	add	x1, x1, #0x180
  41058c:	mov	x0, #0x0                   	// #0
  410590:	bl	403700 <dcgettext@plt>
  410594:	mov	x3, x0
  410598:	b	410438 <ferror@plt+0xcb98>
  41059c:	add	x5, x25, #0xb0
  4105a0:	mov	w2, #0x5                   	// #5
  4105a4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4105a8:	add	x1, x1, #0xb50
  4105ac:	str	x5, [sp, #112]
  4105b0:	bl	403700 <dcgettext@plt>
  4105b4:	mov	x2, x0
  4105b8:	ldr	x5, [sp, #112]
  4105bc:	mov	x3, x26
  4105c0:	mov	x1, #0x64                  	// #100
  4105c4:	mov	x0, x5
  4105c8:	bl	403160 <snprintf@plt>
  4105cc:	ldr	x5, [sp, #112]
  4105d0:	mov	x2, x5
  4105d4:	b	410480 <ferror@plt+0xcbe0>
  4105d8:	add	x5, x25, #0x40
  4105dc:	mov	w2, #0x5                   	// #5
  4105e0:	mov	x27, x5
  4105e4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4105e8:	add	x1, x1, #0xb20
  4105ec:	str	x5, [sp, #112]
  4105f0:	bl	403700 <dcgettext@plt>
  4105f4:	mov	x2, x0
  4105f8:	ldr	x4, [sp, #112]
  4105fc:	mov	x3, x26
  410600:	mov	x1, #0x64                  	// #100
  410604:	mov	x0, x4
  410608:	bl	403160 <snprintf@plt>
  41060c:	b	4104d4 <ferror@plt+0xcc34>
  410610:	ldr	x1, [sp, #128]
  410614:	add	x24, x25, #0x5a0
  410618:	mov	w2, #0x5                   	// #5
  41061c:	mov	x20, x24
  410620:	bl	403700 <dcgettext@plt>
  410624:	mov	x2, x0
  410628:	mov	x3, x22
  41062c:	mov	x0, x24
  410630:	mov	x1, #0x64                  	// #100
  410634:	bl	403160 <snprintf@plt>
  410638:	b	410418 <ferror@plt+0xcb78>
  41063c:	mov	w0, #0xa                   	// #10
  410640:	bl	403800 <putchar@plt>
  410644:	mov	w0, #0x1                   	// #1
  410648:	ldp	x19, x20, [sp, #16]
  41064c:	ldp	x21, x22, [sp, #32]
  410650:	ldp	x23, x24, [sp, #48]
  410654:	ldp	x25, x26, [sp, #64]
  410658:	ldp	x27, x28, [sp, #80]
  41065c:	ldp	x29, x30, [sp], #144
  410660:	ret
  410664:	nop
  410668:	stp	x29, x30, [sp, #-112]!
  41066c:	mov	x29, sp
  410670:	stp	x25, x26, [sp, #64]
  410674:	ldr	x25, [x0, #48]
  410678:	stp	x19, x20, [sp, #16]
  41067c:	mov	x19, x0
  410680:	cbz	x25, 410814 <ferror@plt+0xcf74>
  410684:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  410688:	stp	x21, x22, [sp, #32]
  41068c:	ldr	w0, [x0, #676]
  410690:	stp	x23, x24, [sp, #48]
  410694:	stp	x27, x28, [sp, #80]
  410698:	ldp	x21, x26, [x19, #32]
  41069c:	cbz	w0, 4107f4 <ferror@plt+0xcf54>
  4106a0:	ldr	x0, [x19, #24]
  4106a4:	cbz	x0, 4107f4 <ferror@plt+0xcf54>
  4106a8:	mov	w2, #0x5                   	// #5
  4106ac:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4106b0:	mov	x0, #0x0                   	// #0
  4106b4:	add	x1, x1, #0xd28
  4106b8:	bl	403700 <dcgettext@plt>
  4106bc:	ldp	x1, x2, [x19, #16]
  4106c0:	bl	4037a0 <printf@plt>
  4106c4:	adrp	x28, 449000 <warn@@Base+0x79e8>
  4106c8:	adrp	x23, 446000 <warn@@Base+0x49e8>
  4106cc:	adrp	x22, 449000 <warn@@Base+0x79e8>
  4106d0:	add	x28, x28, #0x1b8
  4106d4:	add	x23, x23, #0xd18
  4106d8:	add	x22, x22, #0x1c8
  4106dc:	adrp	x27, 471000 <_sch_istable+0x1478>
  4106e0:	add	x0, x27, #0xed8
  4106e4:	str	x0, [sp, #104]
  4106e8:	cmp	x25, #0x10
  4106ec:	mov	x24, #0x10                  	// #16
  4106f0:	csel	x24, x25, x24, ls  // ls = plast
  4106f4:	mov	x1, x26
  4106f8:	mov	w20, w24
  4106fc:	mov	x0, x28
  410700:	mov	x19, #0x0                   	// #0
  410704:	bl	4037a0 <printf@plt>
  410708:	b	410730 <ferror@plt+0xce90>
  41070c:	ldrb	w1, [x21, x19]
  410710:	mov	x0, x22
  410714:	add	x19, x19, #0x1
  410718:	bl	4037a0 <printf@plt>
  41071c:	and	w2, w27, #0x3
  410720:	cmp	w2, #0x3
  410724:	b.eq	410754 <ferror@plt+0xceb4>  // b.none
  410728:	cmp	x19, #0x10
  41072c:	b.eq	410764 <ferror@plt+0xcec4>  // b.none
  410730:	cmp	w20, w19
  410734:	mov	w27, w19
  410738:	b.gt	41070c <ferror@plt+0xce6c>
  41073c:	mov	x0, x23
  410740:	bl	4037a0 <printf@plt>
  410744:	and	w2, w27, #0x3
  410748:	add	x19, x19, #0x1
  41074c:	cmp	w2, #0x3
  410750:	b.ne	410728 <ferror@plt+0xce88>  // b.any
  410754:	mov	w0, #0x20                  	// #32
  410758:	bl	403800 <putchar@plt>
  41075c:	cmp	x19, #0x10
  410760:	b.ne	410730 <ferror@plt+0xce90>  // b.any
  410764:	mov	x19, #0x0                   	// #0
  410768:	b	410780 <ferror@plt+0xcee0>
  41076c:	mov	w0, w1
  410770:	add	x19, x19, #0x1
  410774:	bl	403800 <putchar@plt>
  410778:	cmp	w20, w19
  41077c:	b.le	4107a4 <ferror@plt+0xcf04>
  410780:	ldrb	w1, [x21, x19]
  410784:	mov	w0, #0x2e                  	// #46
  410788:	sub	w2, w1, #0x20
  41078c:	cmp	w2, #0x5f
  410790:	b.ls	41076c <ferror@plt+0xcecc>  // b.plast
  410794:	add	x19, x19, #0x1
  410798:	bl	403800 <putchar@plt>
  41079c:	cmp	w20, w19
  4107a0:	b.gt	410780 <ferror@plt+0xcee0>
  4107a4:	ldr	x0, [sp, #104]
  4107a8:	add	x21, x21, x24
  4107ac:	add	x26, x26, x24
  4107b0:	ldr	x1, [x0]
  4107b4:	mov	w0, #0xa                   	// #10
  4107b8:	bl	4030b0 <putc@plt>
  4107bc:	subs	x25, x25, x24
  4107c0:	b.ne	4106e8 <ferror@plt+0xce48>  // b.any
  4107c4:	ldr	x0, [sp, #104]
  4107c8:	ldr	x1, [x0]
  4107cc:	mov	w0, #0xa                   	// #10
  4107d0:	bl	4030b0 <putc@plt>
  4107d4:	mov	w0, #0x1                   	// #1
  4107d8:	ldp	x19, x20, [sp, #16]
  4107dc:	ldp	x21, x22, [sp, #32]
  4107e0:	ldp	x23, x24, [sp, #48]
  4107e4:	ldp	x25, x26, [sp, #64]
  4107e8:	ldp	x27, x28, [sp, #80]
  4107ec:	ldp	x29, x30, [sp], #112
  4107f0:	ret
  4107f4:	mov	w2, #0x5                   	// #5
  4107f8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4107fc:	mov	x0, #0x0                   	// #0
  410800:	add	x1, x1, #0xd58
  410804:	bl	403700 <dcgettext@plt>
  410808:	ldr	x1, [x19, #16]
  41080c:	bl	4037a0 <printf@plt>
  410810:	b	4106c4 <ferror@plt+0xce24>
  410814:	mov	w2, #0x5                   	// #5
  410818:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41081c:	mov	x0, #0x0                   	// #0
  410820:	add	x1, x1, #0xac8
  410824:	bl	403700 <dcgettext@plt>
  410828:	ldr	x1, [x19, #16]
  41082c:	bl	4037a0 <printf@plt>
  410830:	mov	w0, #0x0                   	// #0
  410834:	ldp	x19, x20, [sp, #16]
  410838:	ldp	x25, x26, [sp, #64]
  41083c:	ldp	x29, x30, [sp], #112
  410840:	ret
  410844:	nop
  410848:	stp	x29, x30, [sp, #-80]!
  41084c:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  410850:	mov	x29, sp
  410854:	stp	x19, x20, [sp, #16]
  410858:	mov	x19, x0
  41085c:	ldr	w0, [x1, #676]
  410860:	stp	x21, x22, [sp, #32]
  410864:	stp	x23, x24, [sp, #48]
  410868:	cbz	w0, 410894 <ferror@plt+0xcff4>
  41086c:	ldr	x0, [x19, #24]
  410870:	cbz	x0, 410894 <ferror@plt+0xcff4>
  410874:	mov	w2, #0x5                   	// #5
  410878:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41087c:	mov	x0, #0x0                   	// #0
  410880:	add	x1, x1, #0xd28
  410884:	bl	403700 <dcgettext@plt>
  410888:	ldp	x1, x2, [x19, #16]
  41088c:	bl	4037a0 <printf@plt>
  410890:	b	4108b0 <ferror@plt+0xd010>
  410894:	adrp	x1, 448000 <warn@@Base+0x69e8>
  410898:	mov	w2, #0x5                   	// #5
  41089c:	add	x1, x1, #0xd58
  4108a0:	mov	x0, #0x0                   	// #0
  4108a4:	bl	403700 <dcgettext@plt>
  4108a8:	ldr	x1, [x19, #16]
  4108ac:	bl	4037a0 <printf@plt>
  4108b0:	ldr	x21, [x19, #48]
  4108b4:	ldr	x22, [x19, #32]
  4108b8:	mov	x1, x21
  4108bc:	mov	x0, x22
  4108c0:	bl	403020 <strnlen@plt>
  4108c4:	mov	x20, x0
  4108c8:	and	x23, x0, #0xffffffff
  4108cc:	cmp	x21, w0, uxtw
  4108d0:	b.eq	410a58 <ferror@plt+0xd1b8>  // b.none
  4108d4:	mov	w2, #0x5                   	// #5
  4108d8:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4108dc:	mov	x0, #0x0                   	// #0
  4108e0:	add	x1, x1, #0x200
  4108e4:	bl	403700 <dcgettext@plt>
  4108e8:	mov	x1, x22
  4108ec:	bl	4037a0 <printf@plt>
  4108f0:	ldr	x0, [x19, #16]
  4108f4:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4108f8:	mov	x2, #0xe                   	// #14
  4108fc:	add	x1, x1, #0x220
  410900:	bl	403220 <strncmp@plt>
  410904:	mov	w21, w0
  410908:	cbnz	w0, 410990 <ferror@plt+0xd0f0>
  41090c:	add	w20, w20, #0x4
  410910:	ldr	x1, [x19, #48]
  410914:	and	w20, w20, #0xfffffffc
  410918:	add	w24, w20, #0x4
  41091c:	cmp	x1, w24, uxtw
  410920:	b.cc	410b24 <ferror@plt+0xd284>  // b.lo, b.ul, b.last
  410924:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  410928:	add	x0, x22, w20, uxtw
  41092c:	mov	w1, #0x4                   	// #4
  410930:	adrp	x23, 471000 <_sch_istable+0x1478>
  410934:	ldr	x2, [x2, #752]
  410938:	blr	x2
  41093c:	mov	x20, x0
  410940:	mov	w2, #0x5                   	// #5
  410944:	adrp	x1, 449000 <warn@@Base+0x79e8>
  410948:	mov	x0, #0x0                   	// #0
  41094c:	add	x1, x1, #0x250
  410950:	bl	403700 <dcgettext@plt>
  410954:	mov	w1, w20
  410958:	bl	4037a0 <printf@plt>
  41095c:	ldr	x0, [x19, #48]
  410960:	cmp	x24, x0
  410964:	b.cc	410b40 <ferror@plt+0xd2a0>  // b.lo, b.ul, b.last
  410968:	ldr	x1, [x23, #3800]
  41096c:	mov	w21, #0x1                   	// #1
  410970:	mov	w0, #0xa                   	// #10
  410974:	bl	4030b0 <putc@plt>
  410978:	mov	w0, w21
  41097c:	ldp	x19, x20, [sp, #16]
  410980:	ldp	x21, x22, [sp, #32]
  410984:	ldp	x23, x24, [sp, #48]
  410988:	ldp	x29, x30, [sp], #80
  41098c:	ret
  410990:	ldr	x0, [x19, #48]
  410994:	add	w20, w20, #0x1
  410998:	sub	x20, x0, x20
  41099c:	cmp	x20, #0x13
  4109a0:	b.ls	410aec <ferror@plt+0xd24c>  // b.plast
  4109a4:	mov	w2, #0x5                   	// #5
  4109a8:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4109ac:	mov	x0, #0x0                   	// #0
  4109b0:	add	x1, x1, #0x2d0
  4109b4:	ldr	x19, [x19, #32]
  4109b8:	bl	403700 <dcgettext@plt>
  4109bc:	mov	x1, x20
  4109c0:	bl	4037a0 <printf@plt>
  4109c4:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  4109c8:	add	x23, x23, #0x1
  4109cc:	add	x19, x19, x23
  4109d0:	ldr	w1, [x1, #688]
  4109d4:	cbnz	w1, 410a8c <ferror@plt+0xd1ec>
  4109d8:	mov	x1, #0x50                  	// #80
  4109dc:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  4109e0:	sub	x0, x1, w0, sxtw
  4109e4:	movk	x2, #0xaaab
  4109e8:	umulh	x0, x0, x2
  4109ec:	cmp	x20, x0, lsr #1
  4109f0:	b.cc	410a8c <ferror@plt+0xd1ec>  // b.lo, b.ul, b.last
  4109f4:	mov	x24, #0x89d8                	// #35288
  4109f8:	str	x25, [sp, #64]
  4109fc:	mov	x25, #0x4ec5                	// #20165
  410a00:	movk	x24, #0xd89d, lsl #16
  410a04:	movk	x25, #0xc4ec, lsl #16
  410a08:	adrp	x22, 449000 <warn@@Base+0x79e8>
  410a0c:	movk	x24, #0x9d89, lsl #32
  410a10:	movk	x25, #0xec4e, lsl #32
  410a14:	add	x22, x22, #0x2f0
  410a18:	mov	x21, #0x0                   	// #0
  410a1c:	adrp	x23, 471000 <_sch_istable+0x1478>
  410a20:	movk	x24, #0x9d8, lsl #48
  410a24:	movk	x25, #0x4ec4, lsl #48
  410a28:	mul	x1, x21, x25
  410a2c:	mov	x0, x22
  410a30:	ror	x1, x1, #1
  410a34:	cmp	x1, x24
  410a38:	b.ls	410ac0 <ferror@plt+0xd220>  // b.plast
  410a3c:	ldrb	w1, [x19, x21]
  410a40:	add	x21, x21, #0x1
  410a44:	bl	4037a0 <printf@plt>
  410a48:	cmp	x20, x21
  410a4c:	b.ne	410a28 <ferror@plt+0xd188>  // b.any
  410a50:	ldr	x25, [sp, #64]
  410a54:	b	410ab0 <ferror@plt+0xd210>
  410a58:	adrp	x1, 449000 <warn@@Base+0x79e8>
  410a5c:	add	x1, x1, #0x1d0
  410a60:	mov	w2, #0x5                   	// #5
  410a64:	mov	w21, #0x0                   	// #0
  410a68:	mov	x0, #0x0                   	// #0
  410a6c:	bl	403700 <dcgettext@plt>
  410a70:	bl	441618 <warn@@Base>
  410a74:	mov	w0, w21
  410a78:	ldp	x19, x20, [sp, #16]
  410a7c:	ldp	x21, x22, [sp, #32]
  410a80:	ldp	x23, x24, [sp, #48]
  410a84:	ldp	x29, x30, [sp], #80
  410a88:	ret
  410a8c:	adrp	x22, 449000 <warn@@Base+0x79e8>
  410a90:	add	x20, x19, x20
  410a94:	add	x22, x22, #0x2f0
  410a98:	ldrb	w1, [x19], #1
  410a9c:	mov	x0, x22
  410aa0:	bl	4037a0 <printf@plt>
  410aa4:	cmp	x20, x19
  410aa8:	b.ne	410a98 <ferror@plt+0xd1f8>  // b.any
  410aac:	adrp	x23, 471000 <_sch_istable+0x1478>
  410ab0:	ldr	x1, [x23, #3800]
  410ab4:	mov	w0, #0xa                   	// #10
  410ab8:	bl	4030b0 <putc@plt>
  410abc:	b	410968 <ferror@plt+0xd0c8>
  410ac0:	ldr	x1, [x23, #3800]
  410ac4:	mov	w0, #0xa                   	// #10
  410ac8:	bl	4030b0 <putc@plt>
  410acc:	ldrb	w1, [x19, x21]
  410ad0:	mov	x0, x22
  410ad4:	add	x21, x21, #0x1
  410ad8:	bl	4037a0 <printf@plt>
  410adc:	cmp	x20, x21
  410ae0:	b.ne	410a28 <ferror@plt+0xd188>  // b.any
  410ae4:	ldr	x25, [sp, #64]
  410ae8:	b	410ab0 <ferror@plt+0xd210>
  410aec:	mov	w2, #0x5                   	// #5
  410af0:	adrp	x1, 449000 <warn@@Base+0x79e8>
  410af4:	mov	x0, #0x0                   	// #0
  410af8:	add	x1, x1, #0x2a8
  410afc:	bl	403700 <dcgettext@plt>
  410b00:	mov	w21, #0x0                   	// #0
  410b04:	mov	x1, x20
  410b08:	bl	441618 <warn@@Base>
  410b0c:	mov	w0, w21
  410b10:	ldp	x19, x20, [sp, #16]
  410b14:	ldp	x21, x22, [sp, #32]
  410b18:	ldp	x23, x24, [sp, #48]
  410b1c:	ldp	x29, x30, [sp], #80
  410b20:	ret
  410b24:	adrp	x1, 449000 <warn@@Base+0x79e8>
  410b28:	add	x1, x1, #0x230
  410b2c:	mov	w2, #0x5                   	// #5
  410b30:	mov	x0, #0x0                   	// #0
  410b34:	bl	403700 <dcgettext@plt>
  410b38:	bl	441618 <warn@@Base>
  410b3c:	b	410978 <ferror@plt+0xd0d8>
  410b40:	mov	w2, #0x5                   	// #5
  410b44:	adrp	x1, 449000 <warn@@Base+0x79e8>
  410b48:	mov	x0, #0x0                   	// #0
  410b4c:	add	x1, x1, #0x268
  410b50:	bl	403700 <dcgettext@plt>
  410b54:	ldr	x1, [x19, #48]
  410b58:	sub	x1, x1, x24
  410b5c:	bl	441618 <warn@@Base>
  410b60:	b	410978 <ferror@plt+0xd0d8>
  410b64:	nop
  410b68:	stp	x29, x30, [sp, #-80]!
  410b6c:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  410b70:	mov	x29, sp
  410b74:	stp	x21, x22, [sp, #32]
  410b78:	mov	x21, x0
  410b7c:	ldr	w0, [x1, #676]
  410b80:	stp	x19, x20, [sp, #16]
  410b84:	ldr	x19, [x21, #32]
  410b88:	ldr	x20, [x21, #48]
  410b8c:	add	x20, x19, x20
  410b90:	cbz	w0, 410bbc <ferror@plt+0xd31c>
  410b94:	ldr	x0, [x21, #24]
  410b98:	cbz	x0, 410bbc <ferror@plt+0xd31c>
  410b9c:	mov	w2, #0x5                   	// #5
  410ba0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  410ba4:	mov	x0, #0x0                   	// #0
  410ba8:	add	x1, x1, #0xd28
  410bac:	bl	403700 <dcgettext@plt>
  410bb0:	ldp	x1, x2, [x21, #16]
  410bb4:	bl	4037a0 <printf@plt>
  410bb8:	b	410bd8 <ferror@plt+0xd338>
  410bbc:	adrp	x1, 448000 <warn@@Base+0x69e8>
  410bc0:	mov	w2, #0x5                   	// #5
  410bc4:	add	x1, x1, #0xd58
  410bc8:	mov	x0, #0x0                   	// #0
  410bcc:	bl	403700 <dcgettext@plt>
  410bd0:	ldr	x1, [x21, #16]
  410bd4:	bl	4037a0 <printf@plt>
  410bd8:	cmp	x19, x20
  410bdc:	b.cs	410cf8 <ferror@plt+0xd458>  // b.hs, b.nlast
  410be0:	adrp	x22, 448000 <warn@@Base+0x69e8>
  410be4:	add	x22, x22, #0xab0
  410be8:	stp	x23, x24, [sp, #48]
  410bec:	adrp	x23, 449000 <warn@@Base+0x79e8>
  410bf0:	add	x23, x23, #0x2f8
  410bf4:	mov	w21, #0x3                   	// #3
  410bf8:	str	x25, [sp, #64]
  410bfc:	nop
  410c00:	ldrb	w0, [x19], #1
  410c04:	cmp	w0, #0x3
  410c08:	b.eq	410ecc <ferror@plt+0xd62c>  // b.none
  410c0c:	b.hi	410d0c <ferror@plt+0xd46c>  // b.pmore
  410c10:	cmp	w0, #0x1
  410c14:	b.eq	410df0 <ferror@plt+0xd550>  // b.none
  410c18:	cmp	w0, #0x2
  410c1c:	b.ne	410ce8 <ferror@plt+0xd448>  // b.any
  410c20:	mov	x3, x19
  410c24:	mov	w4, #0x1                   	// #1
  410c28:	mov	w0, #0x0                   	// #0
  410c2c:	mov	w2, #0x0                   	// #0
  410c30:	mov	x1, #0x0                   	// #0
  410c34:	cmp	x20, x3
  410c38:	b.ls	410c98 <ferror@plt+0xd3f8>  // b.plast
  410c3c:	ldrb	w5, [x3], #1
  410c40:	add	w2, w2, #0x1
  410c44:	cmp	w0, #0x3f
  410c48:	b.hi	410de0 <ferror@plt+0xd540>  // b.pmore
  410c4c:	and	x6, x5, #0x7f
  410c50:	lsl	x7, x6, x0
  410c54:	orr	x1, x1, x7
  410c58:	lsr	x7, x1, x0
  410c5c:	cmp	x6, x7
  410c60:	csel	w4, w4, w21, eq  // eq = none
  410c64:	add	w0, w0, #0x7
  410c68:	tbnz	w5, #7, 410c34 <ferror@plt+0xd394>
  410c6c:	and	w4, w4, #0xfffffffe
  410c70:	add	x24, x19, w2, uxtw
  410c74:	tst	x1, #0xffffffff00000000
  410c78:	mov	w25, w1
  410c7c:	b.eq	410cb0 <ferror@plt+0xd410>  // b.none
  410c80:	mov	x1, x22
  410c84:	mov	w2, #0x5                   	// #5
  410c88:	mov	x0, #0x0                   	// #0
  410c8c:	bl	403700 <dcgettext@plt>
  410c90:	bl	441040 <error@@Base>
  410c94:	b	410cb4 <ferror@plt+0xd414>
  410c98:	add	x24, x19, w2, uxtw
  410c9c:	tst	x1, #0xffffffff00000000
  410ca0:	mov	w25, w1
  410ca4:	and	w0, w4, #0x1
  410ca8:	b.ne	411070 <ferror@plt+0xd7d0>  // b.any
  410cac:	cbnz	w0, 411074 <ferror@plt+0xd7d4>
  410cb0:	tbnz	w4, #1, 410c80 <ferror@plt+0xd3e0>
  410cb4:	sub	x1, x20, x24
  410cb8:	mov	x0, x24
  410cbc:	bl	403020 <strnlen@plt>
  410cc0:	add	x19, x0, #0x1
  410cc4:	adrp	x1, 449000 <warn@@Base+0x79e8>
  410cc8:	add	x19, x24, x19
  410ccc:	add	x1, x1, #0x378
  410cd0:	mov	w2, #0x5                   	// #5
  410cd4:	mov	x0, #0x0                   	// #0
  410cd8:	bl	403700 <dcgettext@plt>
  410cdc:	mov	x2, x24
  410ce0:	mov	w1, w25
  410ce4:	bl	4037a0 <printf@plt>
  410ce8:	cmp	x20, x19
  410cec:	b.hi	410c00 <ferror@plt+0xd360>  // b.pmore
  410cf0:	ldp	x23, x24, [sp, #48]
  410cf4:	ldr	x25, [sp, #64]
  410cf8:	mov	w0, #0x1                   	// #1
  410cfc:	ldp	x19, x20, [sp, #16]
  410d00:	ldp	x21, x22, [sp, #32]
  410d04:	ldp	x29, x30, [sp], #80
  410d08:	ret
  410d0c:	cmp	w0, #0x4
  410d10:	b.eq	410eb0 <ferror@plt+0xd610>  // b.none
  410d14:	cmp	w0, #0xff
  410d18:	b.ne	410ce8 <ferror@plt+0xd448>  // b.any
  410d1c:	mov	x3, x19
  410d20:	mov	w4, #0x1                   	// #1
  410d24:	mov	w0, #0x0                   	// #0
  410d28:	mov	w2, #0x0                   	// #0
  410d2c:	mov	x1, #0x0                   	// #0
  410d30:	cmp	x20, x3
  410d34:	b.ls	410d94 <ferror@plt+0xd4f4>  // b.plast
  410d38:	ldrb	w5, [x3], #1
  410d3c:	add	w2, w2, #0x1
  410d40:	cmp	w0, #0x3f
  410d44:	b.hi	410dd0 <ferror@plt+0xd530>  // b.pmore
  410d48:	and	x6, x5, #0x7f
  410d4c:	lsl	x7, x6, x0
  410d50:	orr	x1, x1, x7
  410d54:	lsr	x7, x1, x0
  410d58:	cmp	x6, x7
  410d5c:	csel	w4, w4, w21, eq  // eq = none
  410d60:	add	w0, w0, #0x7
  410d64:	tbnz	w5, #7, 410d30 <ferror@plt+0xd490>
  410d68:	and	w4, w4, #0xfffffffe
  410d6c:	add	x24, x19, w2, uxtw
  410d70:	tst	x1, #0xffffffff00000000
  410d74:	mov	w25, w1
  410d78:	b.eq	410dac <ferror@plt+0xd50c>  // b.none
  410d7c:	mov	x1, x22
  410d80:	mov	w2, #0x5                   	// #5
  410d84:	mov	x0, #0x0                   	// #0
  410d88:	bl	403700 <dcgettext@plt>
  410d8c:	bl	441040 <error@@Base>
  410d90:	b	410db0 <ferror@plt+0xd510>
  410d94:	add	x24, x19, w2, uxtw
  410d98:	tst	x1, #0xffffffff00000000
  410d9c:	mov	w25, w1
  410da0:	and	w0, w4, #0x1
  410da4:	b.ne	411030 <ferror@plt+0xd790>  // b.any
  410da8:	cbnz	w0, 411034 <ferror@plt+0xd794>
  410dac:	tbnz	w4, #1, 410d7c <ferror@plt+0xd4dc>
  410db0:	sub	x1, x20, x24
  410db4:	mov	x0, x24
  410db8:	bl	403020 <strnlen@plt>
  410dbc:	add	x19, x0, #0x1
  410dc0:	adrp	x1, 449000 <warn@@Base+0x79e8>
  410dc4:	add	x19, x24, x19
  410dc8:	add	x1, x1, #0x3a8
  410dcc:	b	410cd0 <ferror@plt+0xd430>
  410dd0:	tst	x5, #0x7f
  410dd4:	csel	w4, w4, w21, eq  // eq = none
  410dd8:	tbnz	w5, #7, 410d30 <ferror@plt+0xd490>
  410ddc:	b	410d68 <ferror@plt+0xd4c8>
  410de0:	tst	x5, #0x7f
  410de4:	csel	w4, w4, w21, eq  // eq = none
  410de8:	tbnz	w5, #7, 410c34 <ferror@plt+0xd394>
  410dec:	b	410c6c <ferror@plt+0xd3cc>
  410df0:	mov	x4, x19
  410df4:	mov	w3, #0x0                   	// #0
  410df8:	mov	w2, #0x0                   	// #0
  410dfc:	mov	x1, #0x0                   	// #0
  410e00:	cmp	x20, x4
  410e04:	b.ls	410e64 <ferror@plt+0xd5c4>  // b.plast
  410e08:	ldrb	w5, [x4], #1
  410e0c:	add	w2, w2, #0x1
  410e10:	cmp	w3, #0x3f
  410e14:	b.hi	410ea0 <ferror@plt+0xd600>  // b.pmore
  410e18:	and	x6, x5, #0x7f
  410e1c:	lsl	x7, x6, x3
  410e20:	orr	x1, x1, x7
  410e24:	lsr	x7, x1, x3
  410e28:	cmp	x6, x7
  410e2c:	csel	w0, w0, w21, eq  // eq = none
  410e30:	add	w3, w3, #0x7
  410e34:	tbnz	w5, #7, 410e00 <ferror@plt+0xd560>
  410e38:	and	w0, w0, #0xfffffffe
  410e3c:	add	x24, x19, w2, uxtw
  410e40:	tst	x1, #0xffffffff00000000
  410e44:	mov	w25, w1
  410e48:	b.eq	410e7c <ferror@plt+0xd5dc>  // b.none
  410e4c:	mov	x1, x22
  410e50:	mov	w2, #0x5                   	// #5
  410e54:	mov	x0, #0x0                   	// #0
  410e58:	bl	403700 <dcgettext@plt>
  410e5c:	bl	441040 <error@@Base>
  410e60:	b	410e80 <ferror@plt+0xd5e0>
  410e64:	tst	x1, #0xffffffff00000000
  410e68:	mov	w25, w1
  410e6c:	add	x24, x19, w2, uxtw
  410e70:	and	w1, w0, #0x1
  410e74:	b.ne	411050 <ferror@plt+0xd7b0>  // b.any
  410e78:	cbnz	w1, 411054 <ferror@plt+0xd7b4>
  410e7c:	tbnz	w0, #1, 410e4c <ferror@plt+0xd5ac>
  410e80:	sub	x1, x20, x24
  410e84:	mov	x0, x24
  410e88:	bl	403020 <strnlen@plt>
  410e8c:	add	x19, x0, #0x1
  410e90:	adrp	x1, 449000 <warn@@Base+0x79e8>
  410e94:	add	x19, x24, x19
  410e98:	add	x1, x1, #0x348
  410e9c:	b	410cd0 <ferror@plt+0xd430>
  410ea0:	tst	x5, #0x7f
  410ea4:	csel	w0, w0, w21, eq  // eq = none
  410ea8:	tbnz	w5, #7, 410e00 <ferror@plt+0xd560>
  410eac:	b	410e38 <ferror@plt+0xd598>
  410eb0:	adrp	x1, 449000 <warn@@Base+0x79e8>
  410eb4:	add	x1, x1, #0x330
  410eb8:	mov	w2, #0x5                   	// #5
  410ebc:	mov	x0, #0x0                   	// #0
  410ec0:	bl	403700 <dcgettext@plt>
  410ec4:	bl	4037a0 <printf@plt>
  410ec8:	b	410ce8 <ferror@plt+0xd448>
  410ecc:	mov	x3, x19
  410ed0:	mov	w1, #0x1                   	// #1
  410ed4:	mov	w0, #0x0                   	// #0
  410ed8:	mov	w4, #0x0                   	// #0
  410edc:	mov	x24, #0x0                   	// #0
  410ee0:	cmp	x20, x3
  410ee4:	b.ls	410f40 <ferror@plt+0xd6a0>  // b.plast
  410ee8:	ldrb	w2, [x3], #1
  410eec:	add	w4, w4, #0x1
  410ef0:	cmp	w0, #0x3f
  410ef4:	b.hi	411020 <ferror@plt+0xd780>  // b.pmore
  410ef8:	and	x5, x2, #0x7f
  410efc:	lsl	x6, x5, x0
  410f00:	orr	x24, x24, x6
  410f04:	lsr	x6, x24, x0
  410f08:	cmp	x5, x6
  410f0c:	csel	w1, w1, w21, eq  // eq = none
  410f10:	add	w0, w0, #0x7
  410f14:	tbnz	w2, #7, 410ee0 <ferror@plt+0xd640>
  410f18:	and	w1, w1, #0xfffffffe
  410f1c:	add	x19, x19, w4, uxtw
  410f20:	tst	x24, #0xffffffff00000000
  410f24:	b.eq	410f54 <ferror@plt+0xd6b4>  // b.none
  410f28:	mov	x1, x22
  410f2c:	mov	w2, #0x5                   	// #5
  410f30:	mov	x0, #0x0                   	// #0
  410f34:	bl	403700 <dcgettext@plt>
  410f38:	bl	441040 <error@@Base>
  410f3c:	b	410f58 <ferror@plt+0xd6b8>
  410f40:	add	x19, x19, w4, uxtw
  410f44:	tst	x24, #0xffffffff00000000
  410f48:	and	w0, w1, #0x1
  410f4c:	b.ne	411090 <ferror@plt+0xd7f0>  // b.any
  410f50:	cbnz	w0, 411094 <ferror@plt+0xd7f4>
  410f54:	tbnz	w1, #1, 410f28 <ferror@plt+0xd688>
  410f58:	mov	x4, x19
  410f5c:	mov	w5, #0x1                   	// #1
  410f60:	mov	w1, #0x0                   	// #0
  410f64:	mov	w0, #0x0                   	// #0
  410f68:	mov	x2, #0x0                   	// #0
  410f6c:	nop
  410f70:	cmp	x20, x4
  410f74:	b.ls	410fd4 <ferror@plt+0xd734>  // b.plast
  410f78:	ldrb	w3, [x4], #1
  410f7c:	add	w0, w0, #0x1
  410f80:	cmp	w1, #0x3f
  410f84:	b.hi	411010 <ferror@plt+0xd770>  // b.pmore
  410f88:	and	x6, x3, #0x7f
  410f8c:	lsl	x7, x6, x1
  410f90:	orr	x2, x2, x7
  410f94:	lsr	x7, x2, x1
  410f98:	cmp	x6, x7
  410f9c:	csel	w5, w5, w21, eq  // eq = none
  410fa0:	add	w1, w1, #0x7
  410fa4:	tbnz	w3, #7, 410f70 <ferror@plt+0xd6d0>
  410fa8:	and	w5, w5, #0xfffffffe
  410fac:	add	x19, x19, w0, uxtw
  410fb0:	tst	x2, #0xffffffff00000000
  410fb4:	mov	w25, w2
  410fb8:	b.eq	410fec <ferror@plt+0xd74c>  // b.none
  410fbc:	mov	x1, x22
  410fc0:	mov	w2, #0x5                   	// #5
  410fc4:	mov	x0, #0x0                   	// #0
  410fc8:	bl	403700 <dcgettext@plt>
  410fcc:	bl	441040 <error@@Base>
  410fd0:	b	410ff0 <ferror@plt+0xd750>
  410fd4:	add	x19, x19, w0, uxtw
  410fd8:	tst	x2, #0xffffffff00000000
  410fdc:	mov	w25, w2
  410fe0:	and	w0, w5, #0x1
  410fe4:	b.ne	4110b0 <ferror@plt+0xd810>  // b.any
  410fe8:	cbnz	w0, 4110b4 <ferror@plt+0xd814>
  410fec:	tbnz	w5, #1, 410fbc <ferror@plt+0xd71c>
  410ff0:	mov	x1, x23
  410ff4:	mov	w2, #0x5                   	// #5
  410ff8:	mov	x0, #0x0                   	// #0
  410ffc:	bl	403700 <dcgettext@plt>
  411000:	mov	w2, w25
  411004:	mov	w1, w24
  411008:	bl	4037a0 <printf@plt>
  41100c:	b	410ce8 <ferror@plt+0xd448>
  411010:	tst	x3, #0x7f
  411014:	csel	w5, w5, w21, eq  // eq = none
  411018:	tbnz	w3, #7, 410f70 <ferror@plt+0xd6d0>
  41101c:	b	410fa8 <ferror@plt+0xd708>
  411020:	tst	x2, #0x7f
  411024:	csel	w1, w1, w21, eq  // eq = none
  411028:	tbnz	w2, #7, 410ee0 <ferror@plt+0xd640>
  41102c:	b	410f18 <ferror@plt+0xd678>
  411030:	cbz	w0, 410d7c <ferror@plt+0xd4dc>
  411034:	adrp	x1, 448000 <warn@@Base+0x69e8>
  411038:	add	x1, x1, #0xa98
  41103c:	mov	w2, #0x5                   	// #5
  411040:	mov	x0, #0x0                   	// #0
  411044:	bl	403700 <dcgettext@plt>
  411048:	bl	441040 <error@@Base>
  41104c:	b	410db0 <ferror@plt+0xd510>
  411050:	cbz	w1, 410e4c <ferror@plt+0xd5ac>
  411054:	adrp	x1, 448000 <warn@@Base+0x69e8>
  411058:	add	x1, x1, #0xa98
  41105c:	mov	w2, #0x5                   	// #5
  411060:	mov	x0, #0x0                   	// #0
  411064:	bl	403700 <dcgettext@plt>
  411068:	bl	441040 <error@@Base>
  41106c:	b	410e80 <ferror@plt+0xd5e0>
  411070:	cbz	w0, 410c80 <ferror@plt+0xd3e0>
  411074:	adrp	x1, 448000 <warn@@Base+0x69e8>
  411078:	add	x1, x1, #0xa98
  41107c:	mov	w2, #0x5                   	// #5
  411080:	mov	x0, #0x0                   	// #0
  411084:	bl	403700 <dcgettext@plt>
  411088:	bl	441040 <error@@Base>
  41108c:	b	410cb4 <ferror@plt+0xd414>
  411090:	cbz	w0, 410f28 <ferror@plt+0xd688>
  411094:	adrp	x1, 448000 <warn@@Base+0x69e8>
  411098:	add	x1, x1, #0xa98
  41109c:	mov	w2, #0x5                   	// #5
  4110a0:	mov	x0, #0x0                   	// #0
  4110a4:	bl	403700 <dcgettext@plt>
  4110a8:	bl	441040 <error@@Base>
  4110ac:	b	410f58 <ferror@plt+0xd6b8>
  4110b0:	cbz	w0, 410fbc <ferror@plt+0xd71c>
  4110b4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4110b8:	add	x1, x1, #0xa98
  4110bc:	mov	w2, #0x5                   	// #5
  4110c0:	mov	x0, #0x0                   	// #0
  4110c4:	bl	403700 <dcgettext@plt>
  4110c8:	bl	441040 <error@@Base>
  4110cc:	b	410ff0 <ferror@plt+0xd750>
  4110d0:	stp	x29, x30, [sp, #-208]!
  4110d4:	mov	x29, sp
  4110d8:	stp	x19, x20, [sp, #16]
  4110dc:	mov	x20, x0
  4110e0:	ldr	w0, [x0, #16]
  4110e4:	stp	x21, x22, [sp, #32]
  4110e8:	mov	x21, x2
  4110ec:	ldr	w2, [x2]
  4110f0:	stp	x23, x24, [sp, #48]
  4110f4:	cmp	w2, w0
  4110f8:	stp	x25, x26, [sp, #64]
  4110fc:	b.eq	411104 <ferror@plt+0xd864>  // b.none
  411100:	str	w0, [x21]
  411104:	ldr	w0, [x1]
  411108:	cbnz	w0, 4113f4 <ferror@plt+0xdb54>
  41110c:	adrp	x22, 472000 <_bfd_std_section+0x120>
  411110:	add	x22, x22, #0x4f0
  411114:	adrp	x23, 475000 <_bfd_std_section+0x3120>
  411118:	ldr	w0, [x22, #376]
  41111c:	add	x19, x22, #0x180
  411120:	ldr	w21, [x23, #692]
  411124:	add	w1, w0, #0x1
  411128:	and	w1, w1, #0xf
  41112c:	str	w1, [x22, #376]
  411130:	sbfiz	x0, x0, #6, #32
  411134:	add	x19, x19, x0
  411138:	ldr	x23, [x20, #56]
  41113c:	cbnz	w21, 4113bc <ferror@plt+0xdb1c>
  411140:	add	x21, sp, #0x68
  411144:	adrp	x2, 455000 <warn@@Base+0x139e8>
  411148:	mov	x0, x21
  41114c:	add	x2, x2, #0xd10
  411150:	adrp	x1, 448000 <warn@@Base+0x69e8>
  411154:	add	x1, x1, #0xff0
  411158:	bl	4030a0 <sprintf@plt>
  41115c:	mov	x3, x23
  411160:	mov	x2, x21
  411164:	mov	x0, x19
  411168:	mov	x1, #0x40                  	// #64
  41116c:	bl	403160 <snprintf@plt>
  411170:	mov	x1, x19
  411174:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  411178:	add	x0, x0, #0x4c8
  41117c:	bl	4037a0 <printf@plt>
  411180:	ldrb	w0, [x20, #93]
  411184:	cbz	w0, 411344 <ferror@plt+0xdaa4>
  411188:	mov	w0, #0x7865                	// #30821
  41118c:	movk	w0, #0x70, lsl #16
  411190:	str	w0, [sp, #104]
  411194:	mov	x1, x21
  411198:	adrp	x0, 449000 <warn@@Base+0x79e8>
  41119c:	add	x0, x0, #0x418
  4111a0:	bl	4037a0 <printf@plt>
  4111a4:	ldr	w2, [x20, #16]
  4111a8:	mov	w19, #0x0                   	// #0
  4111ac:	cbz	w2, 41126c <ferror@plt+0xd9cc>
  4111b0:	adrp	x23, 449000 <warn@@Base+0x79e8>
  4111b4:	mov	w26, #0x7865                	// #30821
  4111b8:	mov	w25, #0x2f6e                	// #12142
  4111bc:	add	x23, x23, #0x408
  4111c0:	movk	w26, #0x70, lsl #16
  4111c4:	movk	w25, #0x61, lsl #16
  4111c8:	adrp	x24, 449000 <warn@@Base+0x79e8>
  4111cc:	nop
  4111d0:	ldr	x0, [x20, #24]
  4111d4:	mov	w3, w19
  4111d8:	ldrsh	w1, [x0, w19, uxtw #1]
  4111dc:	cmn	w1, #0x1
  4111e0:	b.eq	411260 <ferror@plt+0xd9c0>  // b.none
  4111e4:	cmp	w1, #0x10
  4111e8:	b.eq	411334 <ferror@plt+0xda94>  // b.none
  4111ec:	b.gt	4112c0 <ferror@plt+0xda20>
  4111f0:	cmp	w1, #0x8
  4111f4:	b.eq	411328 <ferror@plt+0xda88>  // b.none
  4111f8:	cmp	w1, #0x9
  4111fc:	b.ne	41128c <ferror@plt+0xd9ec>  // b.any
  411200:	ldr	x0, [x20, #32]
  411204:	str	x27, [sp, #80]
  411208:	ldr	x1, [x22, #1616]
  41120c:	ldr	w27, [x0, x3, lsl #2]
  411210:	cbz	x1, 411378 <ferror@plt+0xdad8>
  411214:	mov	w0, w27
  411218:	blr	x1
  41121c:	mov	x4, x0
  411220:	cbz	x0, 411378 <ferror@plt+0xdad8>
  411224:	adrp	x2, 449000 <warn@@Base+0x79e8>
  411228:	mov	w3, w27
  41122c:	add	x2, x2, #0x430
  411230:	add	x0, x22, #0x610
  411234:	mov	x1, #0x40                  	// #64
  411238:	bl	403160 <snprintf@plt>
  41123c:	add	x1, x22, #0x610
  411240:	mov	x0, x21
  411244:	bl	403620 <strcpy@plt>
  411248:	mov	x1, x21
  41124c:	mov	x0, x23
  411250:	ldr	x27, [sp, #80]
  411254:	bl	4037a0 <printf@plt>
  411258:	ldr	w2, [x20, #16]
  41125c:	nop
  411260:	add	w19, w19, #0x1
  411264:	cmp	w19, w2
  411268:	b.cc	4111d0 <ferror@plt+0xd930>  // b.lo, b.ul, b.last
  41126c:	mov	w0, #0xa                   	// #10
  411270:	bl	403800 <putchar@plt>
  411274:	ldp	x19, x20, [sp, #16]
  411278:	ldp	x21, x22, [sp, #32]
  41127c:	ldp	x23, x24, [sp, #48]
  411280:	ldp	x25, x26, [sp, #64]
  411284:	ldp	x29, x30, [sp], #208
  411288:	ret
  41128c:	cmp	w1, #0x7
  411290:	b.ne	41133c <ferror@plt+0xda9c>  // b.any
  411294:	mov	w0, #0x75                  	// #117
  411298:	strh	w0, [x21]
  41129c:	nop
  4112a0:	mov	x1, x21
  4112a4:	mov	x0, x23
  4112a8:	bl	4037a0 <printf@plt>
  4112ac:	add	w19, w19, #0x1
  4112b0:	ldr	w2, [x20, #16]
  4112b4:	cmp	w19, w2
  4112b8:	b.cc	4111d0 <ferror@plt+0xd930>  // b.lo, b.ul, b.last
  4112bc:	b	41126c <ferror@plt+0xd9cc>
  4112c0:	cmp	w1, #0x16
  4112c4:	b.eq	411310 <ferror@plt+0xda70>  // b.none
  4112c8:	cmp	w1, #0x80
  4112cc:	b.ne	4112ec <ferror@plt+0xda4c>  // b.any
  4112d0:	ldr	x2, [x20, #32]
  4112d4:	mov	x0, x21
  4112d8:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4112dc:	add	x1, x1, #0x420
  4112e0:	ldr	w2, [x2, x3, lsl #2]
  4112e4:	bl	4030a0 <sprintf@plt>
  4112e8:	b	4112a0 <ferror@plt+0xda00>
  4112ec:	cmp	w1, #0x14
  4112f0:	b.ne	41133c <ferror@plt+0xda9c>  // b.any
  4112f4:	ldr	x2, [x20, #32]
  4112f8:	mov	x0, x21
  4112fc:	adrp	x1, 449000 <warn@@Base+0x79e8>
  411300:	add	x1, x1, #0x428
  411304:	ldr	w2, [x2, x3, lsl #2]
  411308:	bl	4030a0 <sprintf@plt>
  41130c:	b	4112a0 <ferror@plt+0xda00>
  411310:	add	x0, x24, #0x440
  411314:	ldr	w1, [x0]
  411318:	ldrb	w0, [x0, #4]
  41131c:	str	w1, [x21]
  411320:	strb	w0, [x21, #4]
  411324:	b	4112a0 <ferror@plt+0xda00>
  411328:	mov	w0, #0x73                  	// #115
  41132c:	strh	w0, [x21]
  411330:	b	4112a0 <ferror@plt+0xda00>
  411334:	str	w26, [x21]
  411338:	b	4112a0 <ferror@plt+0xda00>
  41133c:	str	w25, [x21]
  411340:	b	4112a0 <ferror@plt+0xda00>
  411344:	ldr	x1, [x22, #1616]
  411348:	ldr	w19, [x20, #72]
  41134c:	cbz	x1, 411394 <ferror@plt+0xdaf4>
  411350:	mov	w0, w19
  411354:	blr	x1
  411358:	mov	x2, x0
  41135c:	cbz	x0, 411394 <ferror@plt+0xdaf4>
  411360:	ldr	w3, [x20, #80]
  411364:	mov	x0, x21
  411368:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41136c:	add	x1, x1, #0x410
  411370:	bl	4030a0 <sprintf@plt>
  411374:	b	411194 <ferror@plt+0xd8f4>
  411378:	mov	w3, w27
  41137c:	add	x0, x22, #0x610
  411380:	adrp	x2, 449000 <warn@@Base+0x79e8>
  411384:	mov	x1, #0x40                  	// #64
  411388:	add	x2, x2, #0x400
  41138c:	bl	403160 <snprintf@plt>
  411390:	b	41123c <ferror@plt+0xd99c>
  411394:	add	x2, x22, #0x610
  411398:	mov	w3, w19
  41139c:	mov	x0, x2
  4113a0:	mov	x19, x2
  4113a4:	mov	x1, #0x40                  	// #64
  4113a8:	adrp	x2, 449000 <warn@@Base+0x79e8>
  4113ac:	add	x2, x2, #0x400
  4113b0:	bl	403160 <snprintf@plt>
  4113b4:	mov	x2, x19
  4113b8:	b	411360 <ferror@plt+0xdac0>
  4113bc:	mov	x0, x19
  4113c0:	mov	x1, #0x40                  	// #64
  4113c4:	mov	x3, x23
  4113c8:	adrp	x2, 448000 <warn@@Base+0x69e8>
  4113cc:	add	x2, x2, #0xfe0
  4113d0:	bl	403160 <snprintf@plt>
  4113d4:	cmp	w21, #0x8
  4113d8:	mov	w1, #0x8                   	// #8
  4113dc:	csel	w0, w21, w1, ls  // ls = plast
  4113e0:	add	x21, sp, #0x68
  4113e4:	sub	w0, w1, w0
  4113e8:	lsl	w0, w0, #1
  4113ec:	add	x19, x19, x0
  4113f0:	b	411170 <ferror@plt+0xd8d0>
  4113f4:	adrp	x23, 475000 <_bfd_std_section+0x3120>
  4113f8:	str	wzr, [x1]
  4113fc:	adrp	x2, 449000 <warn@@Base+0x79e8>
  411400:	adrp	x0, 449000 <warn@@Base+0x79e8>
  411404:	ldr	w1, [x23, #692]
  411408:	add	x2, x2, #0x3e0
  41140c:	add	x0, x0, #0x3e8
  411410:	adrp	x22, 472000 <_bfd_std_section+0x120>
  411414:	mov	w19, #0x0                   	// #0
  411418:	add	x22, x22, #0x4f0
  41141c:	lsl	w1, w1, #1
  411420:	bl	4037a0 <printf@plt>
  411424:	ldr	w1, [x21]
  411428:	cbz	w1, 4114b0 <ferror@plt+0xdc10>
  41142c:	adrp	x24, 449000 <warn@@Base+0x79e8>
  411430:	adrp	x25, 449000 <warn@@Base+0x79e8>
  411434:	add	x24, x24, #0x408
  411438:	add	x25, x25, #0x400
  41143c:	add	x26, x22, #0x610
  411440:	b	411470 <ferror@plt+0xdbd0>
  411444:	ldr	x1, [x22, #1616]
  411448:	cbz	x1, 4114bc <ferror@plt+0xdc1c>
  41144c:	blr	x1
  411450:	mov	x1, x0
  411454:	cbz	x0, 4114bc <ferror@plt+0xdc1c>
  411458:	mov	x0, x24
  41145c:	bl	4037a0 <printf@plt>
  411460:	ldr	w1, [x21]
  411464:	add	w19, w19, #0x1
  411468:	cmp	w19, w1
  41146c:	b.cs	4114b0 <ferror@plt+0xdc10>  // b.hs, b.nlast
  411470:	ldr	x0, [x20, #24]
  411474:	ldrsh	w0, [x0, w19, uxtw #1]
  411478:	cmn	w0, #0x1
  41147c:	b.eq	411464 <ferror@plt+0xdbc4>  // b.none
  411480:	ldr	w1, [x20, #88]
  411484:	mov	w0, w19
  411488:	cmp	w1, w19
  41148c:	b.ne	411444 <ferror@plt+0xdba4>  // b.any
  411490:	adrp	x0, 449000 <warn@@Base+0x79e8>
  411494:	add	x0, x0, #0x3f8
  411498:	bl	4037a0 <printf@plt>
  41149c:	add	w19, w19, #0x1
  4114a0:	ldr	w1, [x21]
  4114a4:	cmp	w19, w1
  4114a8:	b.cc	411470 <ferror@plt+0xdbd0>  // b.lo, b.ul, b.last
  4114ac:	nop
  4114b0:	mov	w0, #0xa                   	// #10
  4114b4:	bl	403800 <putchar@plt>
  4114b8:	b	411118 <ferror@plt+0xd878>
  4114bc:	mov	x1, #0x40                  	// #64
  4114c0:	mov	w3, w19
  4114c4:	mov	x2, x25
  4114c8:	mov	x0, x26
  4114cc:	bl	403160 <snprintf@plt>
  4114d0:	mov	x1, x26
  4114d4:	b	411458 <ferror@plt+0xdbb8>
  4114d8:	stp	x29, x30, [sp, #-192]!
  4114dc:	mov	x29, sp
  4114e0:	stp	x27, x28, [sp, #80]
  4114e4:	add	x27, x0, #0x1
  4114e8:	cmp	x1, x27
  4114ec:	stp	x3, x0, [sp, #96]
  4114f0:	str	x4, [sp, #112]
  4114f4:	b.cc	411774 <ferror@plt+0xded4>  // b.lo, b.ul, b.last
  4114f8:	cmp	w2, #0x8
  4114fc:	stp	x19, x20, [sp, #16]
  411500:	mov	x20, x1
  411504:	mov	x19, x0
  411508:	mov	w0, #0x8                   	// #8
  41150c:	csel	w1, w2, w0, ls  // ls = plast
  411510:	stp	x21, x22, [sp, #32]
  411514:	sub	w0, w0, w1
  411518:	adrp	x21, 472000 <_bfd_std_section+0x120>
  41151c:	add	x21, x21, #0x4f0
  411520:	ldr	x1, [sp, #96]
  411524:	adrp	x28, 448000 <warn@@Base+0x69e8>
  411528:	mov	w22, w2
  41152c:	add	x28, x28, #0xf80
  411530:	stp	x23, x24, [sp, #48]
  411534:	adrp	x23, 44a000 <warn@@Base+0x89e8>
  411538:	add	x23, x23, #0x4c8
  41153c:	stp	x25, x26, [sp, #64]
  411540:	add	x25, x21, #0x180
  411544:	lsl	w0, w0, #1
  411548:	str	x0, [sp, #136]
  41154c:	nop
  411550:	mov	x0, x28
  411554:	bl	4037a0 <printf@plt>
  411558:	cmp	x20, x27
  41155c:	b.hi	411918 <ferror@plt+0xe078>  // b.pmore
  411560:	cmp	x20, x19
  411564:	b.ls	4119f0 <ferror@plt+0xe150>  // b.plast
  411568:	sub	x1, x20, x19
  41156c:	sub	w0, w1, #0x1
  411570:	cmp	w0, #0x7
  411574:	b.hi	4119f0 <ferror@plt+0xe150>  // b.pmore
  411578:	adrp	x26, 475000 <_bfd_std_section+0x3120>
  41157c:	mov	x0, x19
  411580:	ldr	x2, [x26, #752]
  411584:	blr	x2
  411588:	cmp	w0, #0x5
  41158c:	mov	w19, w0
  411590:	b.eq	411938 <ferror@plt+0xe098>  // b.none
  411594:	b.hi	41179c <ferror@plt+0xdefc>  // b.pmore
  411598:	cbz	w0, 4119f0 <ferror@plt+0xe150>
  41159c:	cmp	w0, #0x4
  4115a0:	b.ne	411ad8 <ferror@plt+0xe238>  // b.any
  4115a4:	mov	x1, x27
  4115a8:	mov	w3, #0x1                   	// #1
  4115ac:	mov	w2, #0x0                   	// #0
  4115b0:	mov	w19, #0x0                   	// #0
  4115b4:	mov	x24, #0x0                   	// #0
  4115b8:	mov	w4, #0x3                   	// #3
  4115bc:	cmp	x20, x1
  4115c0:	b.ls	411b10 <ferror@plt+0xe270>  // b.plast
  4115c4:	ldrb	w0, [x1], #1
  4115c8:	add	w19, w19, #0x1
  4115cc:	cmp	w2, #0x3f
  4115d0:	b.hi	4119e0 <ferror@plt+0xe140>  // b.pmore
  4115d4:	and	x6, x0, #0x7f
  4115d8:	lsl	x8, x6, x2
  4115dc:	orr	x24, x24, x8
  4115e0:	lsr	x8, x24, x2
  4115e4:	cmp	x6, x8
  4115e8:	csel	w3, w3, w4, eq  // eq = none
  4115ec:	add	w2, w2, #0x7
  4115f0:	tbnz	w0, #7, 4115bc <ferror@plt+0xdd1c>
  4115f4:	and	w3, w3, #0xfffffffe
  4115f8:	add	x19, x27, w19, uxtw
  4115fc:	tbnz	w3, #1, 411cc8 <ferror@plt+0xe428>
  411600:	mov	x0, x19
  411604:	mov	w4, #0x1                   	// #1
  411608:	mov	w1, #0x0                   	// #0
  41160c:	mov	w3, #0x0                   	// #0
  411610:	mov	x26, #0x0                   	// #0
  411614:	mov	w8, #0x3                   	// #3
  411618:	cmp	x20, x0
  41161c:	b.ls	411b44 <ferror@plt+0xe2a4>  // b.plast
  411620:	ldrb	w2, [x0], #1
  411624:	add	w3, w3, #0x1
  411628:	cmp	w1, #0x3f
  41162c:	b.hi	411b34 <ferror@plt+0xe294>  // b.pmore
  411630:	and	x5, x2, #0x7f
  411634:	lsl	x9, x5, x1
  411638:	orr	x26, x26, x9
  41163c:	lsr	x9, x26, x1
  411640:	cmp	x5, x9
  411644:	csel	w4, w4, w8, eq  // eq = none
  411648:	add	w1, w1, #0x7
  41164c:	tbnz	w2, #7, 411618 <ferror@plt+0xdd78>
  411650:	ldr	x0, [sp, #112]
  411654:	and	w4, w4, #0xfffffffe
  411658:	add	x19, x19, w3, uxtw
  41165c:	add	x5, x0, x24
  411660:	add	x8, x0, x26
  411664:	tbnz	w4, #1, 411ce4 <ferror@plt+0xe444>
  411668:	ldr	w1, [x21, #376]
  41166c:	add	w0, w1, #0x1
  411670:	and	w0, w0, #0xf
  411674:	str	w0, [x21, #376]
  411678:	sbfiz	x1, x1, #6, #32
  41167c:	add	x27, x25, x1
  411680:	cbnz	w22, 411878 <ferror@plt+0xdfd8>
  411684:	adrp	x10, 455000 <warn@@Base+0x139e8>
  411688:	adrp	x9, 448000 <warn@@Base+0x69e8>
  41168c:	add	x10, x10, #0xd10
  411690:	add	x9, x9, #0xff0
  411694:	mov	x2, x10
  411698:	mov	x1, x9
  41169c:	add	x0, sp, #0xa0
  4116a0:	stp	x8, x5, [sp, #120]
  4116a4:	bl	4030a0 <sprintf@plt>
  4116a8:	ldr	x5, [sp, #128]
  4116ac:	add	x2, sp, #0xa0
  4116b0:	mov	x0, x27
  4116b4:	mov	x1, #0x40                  	// #64
  4116b8:	mov	x3, x5
  4116bc:	bl	403160 <snprintf@plt>
  4116c0:	mov	x1, x27
  4116c4:	mov	x0, x23
  4116c8:	bl	4037a0 <printf@plt>
  4116cc:	ldr	w4, [x21, #376]
  4116d0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4116d4:	add	x10, x0, #0xd10
  4116d8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  4116dc:	add	w3, w4, #0x1
  4116e0:	add	x9, x0, #0xff0
  4116e4:	sbfiz	x4, x4, #6, #32
  4116e8:	and	w3, w3, #0xf
  4116ec:	add	x27, x25, x4
  4116f0:	mov	x2, x10
  4116f4:	mov	x1, x9
  4116f8:	add	x0, sp, #0xa0
  4116fc:	str	w3, [x21, #376]
  411700:	bl	4030a0 <sprintf@plt>
  411704:	ldr	x8, [sp, #120]
  411708:	add	x2, sp, #0xa0
  41170c:	mov	x1, #0x40                  	// #64
  411710:	mov	x0, x27
  411714:	mov	x3, x8
  411718:	bl	403160 <snprintf@plt>
  41171c:	mov	x1, x27
  411720:	mov	x0, x23
  411724:	bl	4037a0 <printf@plt>
  411728:	cmp	x26, x24
  41172c:	b.eq	4118f0 <ferror@plt+0xe050>  // b.none
  411730:	adrp	x26, 471000 <_sch_istable+0x1478>
  411734:	add	x24, x26, #0xed8
  411738:	b.cc	411b7c <ferror@plt+0xe2dc>  // b.lo, b.ul, b.last
  41173c:	ldr	x1, [x24]
  411740:	mov	w0, #0xa                   	// #10
  411744:	bl	4030b0 <putc@plt>
  411748:	ldr	x0, [sp, #104]
  41174c:	add	x27, x19, #0x1
  411750:	cmp	x27, x20
  411754:	sub	x1, x19, x0
  411758:	ldr	x0, [sp, #96]
  41175c:	add	x1, x1, x0
  411760:	b.ls	411550 <ferror@plt+0xdcb0>  // b.plast
  411764:	ldp	x19, x20, [sp, #16]
  411768:	ldp	x21, x22, [sp, #32]
  41176c:	ldp	x23, x24, [sp, #48]
  411770:	ldp	x25, x26, [sp, #64]
  411774:	mov	w2, #0x5                   	// #5
  411778:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41177c:	mov	x0, #0x0                   	// #0
  411780:	add	x1, x1, #0x448
  411784:	bl	403700 <dcgettext@plt>
  411788:	ldr	x1, [sp, #96]
  41178c:	bl	441618 <warn@@Base>
  411790:	ldp	x27, x28, [sp, #80]
  411794:	ldp	x29, x30, [sp], #192
  411798:	ret
  41179c:	cmp	w0, #0x6
  4117a0:	b.eq	411a24 <ferror@plt+0xe184>  // b.none
  4117a4:	cmp	w0, #0x7
  4117a8:	b.ne	411ad8 <ferror@plt+0xe238>  // b.any
  4117ac:	mov	w3, w22
  4117b0:	cmp	w22, #0x8
  4117b4:	add	x8, x27, x3
  4117b8:	b.hi	411b9c <ferror@plt+0xe2fc>  // b.pmore
  4117bc:	mov	w1, w22
  4117c0:	cmp	x20, x8
  4117c4:	b.ls	411bd8 <ferror@plt+0xe338>  // b.plast
  4117c8:	sub	w0, w1, #0x1
  4117cc:	cmp	w0, #0x7
  4117d0:	b.hi	411c78 <ferror@plt+0xe3d8>  // b.pmore
  4117d4:	ldr	x2, [x26, #752]
  4117d8:	mov	x0, x27
  4117dc:	str	x8, [sp, #120]
  4117e0:	blr	x2
  4117e4:	mov	x24, x0
  4117e8:	ldp	x0, x8, [sp, #112]
  4117ec:	add	x5, x24, x0
  4117f0:	mov	x0, x8
  4117f4:	mov	w4, #0x1                   	// #1
  4117f8:	mov	w1, #0x0                   	// #0
  4117fc:	mov	w19, #0x0                   	// #0
  411800:	mov	x26, #0x0                   	// #0
  411804:	mov	w9, #0x3                   	// #3
  411808:	cmp	x20, x0
  41180c:	b.ls	411d04 <ferror@plt+0xe464>  // b.plast
  411810:	ldrb	w2, [x0], #1
  411814:	add	w19, w19, #0x1
  411818:	cmp	w1, #0x3f
  41181c:	b.hi	411cf4 <ferror@plt+0xe454>  // b.pmore
  411820:	and	x3, x2, #0x7f
  411824:	lsl	x10, x3, x1
  411828:	orr	x26, x26, x10
  41182c:	lsr	x10, x26, x1
  411830:	cmp	x3, x10
  411834:	csel	w4, w4, w9, eq  // eq = none
  411838:	add	w1, w1, #0x7
  41183c:	tbnz	w2, #7, 411808 <ferror@plt+0xdf68>
  411840:	and	w4, w4, #0xfffffffe
  411844:	add	x19, x8, w19, uxtw
  411848:	tbnz	w4, #1, 411e10 <ferror@plt+0xe570>
  41184c:	ldr	x0, [sp, #112]
  411850:	add	x26, x24, x26
  411854:	ldr	w1, [x21, #376]
  411858:	add	x8, x0, x26
  41185c:	add	w0, w1, #0x1
  411860:	and	w0, w0, #0xf
  411864:	str	w0, [x21, #376]
  411868:	sbfiz	x1, x1, #6, #32
  41186c:	add	x27, x25, x1
  411870:	cbz	w22, 411684 <ferror@plt+0xdde4>
  411874:	nop
  411878:	mov	x3, x5
  41187c:	mov	x0, x27
  411880:	mov	x1, #0x40                  	// #64
  411884:	adrp	x2, 448000 <warn@@Base+0x69e8>
  411888:	add	x2, x2, #0xfe0
  41188c:	str	x8, [sp, #120]
  411890:	bl	403160 <snprintf@plt>
  411894:	ldr	x0, [sp, #136]
  411898:	add	x1, x27, x0
  41189c:	mov	x0, x23
  4118a0:	bl	4037a0 <printf@plt>
  4118a4:	ldr	w0, [x21, #376]
  4118a8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4118ac:	ldr	x8, [sp, #120]
  4118b0:	add	w4, w0, #0x1
  4118b4:	and	w4, w4, #0xf
  4118b8:	str	w4, [x21, #376]
  4118bc:	ldr	x4, [sp, #136]
  4118c0:	add	x2, x1, #0xfe0
  4118c4:	mov	x3, x8
  4118c8:	sbfiz	x0, x0, #6, #32
  4118cc:	add	x0, x25, x0
  4118d0:	mov	x1, #0x40                  	// #64
  4118d4:	add	x27, x0, x4
  4118d8:	bl	403160 <snprintf@plt>
  4118dc:	mov	x1, x27
  4118e0:	mov	x0, x23
  4118e4:	bl	4037a0 <printf@plt>
  4118e8:	cmp	x26, x24
  4118ec:	b.ne	411730 <ferror@plt+0xde90>  // b.any
  4118f0:	mov	w2, #0x5                   	// #5
  4118f4:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4118f8:	mov	x0, #0x0                   	// #0
  4118fc:	add	x1, x1, #0x8
  411900:	bl	403700 <dcgettext@plt>
  411904:	adrp	x1, 471000 <_sch_istable+0x1478>
  411908:	add	x24, x1, #0xed8
  41190c:	ldr	x1, [x1, #3800]
  411910:	bl	402fe0 <fputs@plt>
  411914:	b	41173c <ferror@plt+0xde9c>
  411918:	adrp	x26, 475000 <_bfd_std_section+0x3120>
  41191c:	mov	x0, x19
  411920:	mov	w1, #0x1                   	// #1
  411924:	ldr	x2, [x26, #752]
  411928:	blr	x2
  41192c:	cmp	w0, #0x5
  411930:	mov	w19, w0
  411934:	b.ne	411594 <ferror@plt+0xdcf4>  // b.any
  411938:	mov	w3, w22
  41193c:	cmp	w22, #0x8
  411940:	add	x19, x27, x3
  411944:	b.hi	411db0 <ferror@plt+0xe510>  // b.pmore
  411948:	cmp	x20, x19
  41194c:	mov	w1, w22
  411950:	b.ls	411bf4 <ferror@plt+0xe354>  // b.plast
  411954:	sub	w0, w1, #0x1
  411958:	cmp	w0, #0x7
  41195c:	b.hi	411c84 <ferror@plt+0xe3e4>  // b.pmore
  411960:	ldr	x2, [x26, #752]
  411964:	mov	x0, x27
  411968:	blr	x2
  41196c:	str	x0, [sp, #112]
  411970:	ldr	w4, [x21, #376]
  411974:	add	w0, w4, #0x1
  411978:	and	w0, w0, #0xf
  41197c:	str	w0, [x21, #376]
  411980:	sbfiz	x4, x4, #6, #32
  411984:	add	x24, x25, x4
  411988:	cbnz	w22, 411ca4 <ferror@plt+0xe404>
  41198c:	add	x0, sp, #0xa0
  411990:	adrp	x2, 455000 <warn@@Base+0x139e8>
  411994:	adrp	x1, 448000 <warn@@Base+0x69e8>
  411998:	add	x2, x2, #0xd10
  41199c:	add	x1, x1, #0xff0
  4119a0:	bl	4030a0 <sprintf@plt>
  4119a4:	ldr	x3, [sp, #112]
  4119a8:	add	x2, sp, #0xa0
  4119ac:	mov	x0, x24
  4119b0:	mov	x1, #0x40                  	// #64
  4119b4:	bl	403160 <snprintf@plt>
  4119b8:	mov	x1, x24
  4119bc:	mov	x0, x23
  4119c0:	bl	4037a0 <printf@plt>
  4119c4:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4119c8:	add	x1, x1, #0x480
  4119cc:	mov	w2, #0x5                   	// #5
  4119d0:	mov	x0, #0x0                   	// #0
  4119d4:	bl	403700 <dcgettext@plt>
  4119d8:	bl	4037a0 <printf@plt>
  4119dc:	b	411748 <ferror@plt+0xdea8>
  4119e0:	tst	x0, #0x7f
  4119e4:	csel	w3, w3, w4, eq  // eq = none
  4119e8:	tbnz	w0, #7, 4115bc <ferror@plt+0xdd1c>
  4119ec:	b	4115f4 <ferror@plt+0xdd54>
  4119f0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4119f4:	add	x1, x1, #0xfd0
  4119f8:	mov	w2, #0x5                   	// #5
  4119fc:	mov	x0, #0x0                   	// #0
  411a00:	bl	403700 <dcgettext@plt>
  411a04:	bl	4037a0 <printf@plt>
  411a08:	ldp	x19, x20, [sp, #16]
  411a0c:	ldp	x21, x22, [sp, #32]
  411a10:	ldp	x23, x24, [sp, #48]
  411a14:	ldp	x25, x26, [sp, #64]
  411a18:	ldp	x27, x28, [sp, #80]
  411a1c:	ldp	x29, x30, [sp], #192
  411a20:	ret
  411a24:	mov	w3, w22
  411a28:	cmp	w22, #0x8
  411a2c:	add	x19, x27, x3
  411a30:	b.hi	411d40 <ferror@plt+0xe4a0>  // b.pmore
  411a34:	cmp	x20, x19
  411a38:	b.ls	411c10 <ferror@plt+0xe370>  // b.plast
  411a3c:	sub	w0, w22, #0x1
  411a40:	cmp	w0, #0x7
  411a44:	b.hi	411c18 <ferror@plt+0xe378>  // b.pmore
  411a48:	mov	x8, x3
  411a4c:	mov	w10, w22
  411a50:	mov	w1, w22
  411a54:	ldr	x2, [x26, #752]
  411a58:	mov	x0, x27
  411a5c:	str	w10, [sp, #120]
  411a60:	str	x8, [sp, #128]
  411a64:	str	x3, [sp, #144]
  411a68:	blr	x2
  411a6c:	mov	x24, x0
  411a70:	ldr	w10, [sp, #120]
  411a74:	ldr	x0, [sp, #112]
  411a78:	cmp	w22, #0x8
  411a7c:	ldr	x8, [sp, #128]
  411a80:	add	x5, x0, x24
  411a84:	ldr	x3, [sp, #144]
  411a88:	b.ls	411c28 <ferror@plt+0xe388>  // b.plast
  411a8c:	adrp	x9, 448000 <warn@@Base+0x69e8>
  411a90:	adrp	x1, 448000 <warn@@Base+0x69e8>
  411a94:	add	x9, x9, #0xe60
  411a98:	add	x11, x1, #0xeb0
  411a9c:	mov	w4, #0x5                   	// #5
  411aa0:	mov	x2, x9
  411aa4:	mov	x1, x11
  411aa8:	mov	x0, #0x0                   	// #0
  411aac:	stp	x3, x5, [sp, #120]
  411ab0:	str	w10, [sp, #144]
  411ab4:	str	x8, [sp, #152]
  411ab8:	bl	4035d0 <dcngettext@plt>
  411abc:	mov	w1, w22
  411ac0:	mov	w2, #0x8                   	// #8
  411ac4:	bl	441040 <error@@Base>
  411ac8:	ldr	w10, [sp, #144]
  411acc:	ldp	x3, x5, [sp, #120]
  411ad0:	ldr	x8, [sp, #152]
  411ad4:	b	411c28 <ferror@plt+0xe388>
  411ad8:	mov	w2, #0x5                   	// #5
  411adc:	adrp	x1, 449000 <warn@@Base+0x79e8>
  411ae0:	mov	x0, #0x0                   	// #0
  411ae4:	add	x1, x1, #0x490
  411ae8:	bl	403700 <dcgettext@plt>
  411aec:	mov	w1, w19
  411af0:	bl	441040 <error@@Base>
  411af4:	ldp	x19, x20, [sp, #16]
  411af8:	ldp	x21, x22, [sp, #32]
  411afc:	ldp	x23, x24, [sp, #48]
  411b00:	ldp	x25, x26, [sp, #64]
  411b04:	ldp	x27, x28, [sp, #80]
  411b08:	ldp	x29, x30, [sp], #192
  411b0c:	ret
  411b10:	add	x19, x27, w19, uxtw
  411b14:	tbz	w3, #0, 4115fc <ferror@plt+0xdd5c>
  411b18:	adrp	x1, 448000 <warn@@Base+0x69e8>
  411b1c:	add	x1, x1, #0xa98
  411b20:	mov	w2, #0x5                   	// #5
  411b24:	mov	x0, #0x0                   	// #0
  411b28:	bl	403700 <dcgettext@plt>
  411b2c:	bl	441040 <error@@Base>
  411b30:	b	411600 <ferror@plt+0xdd60>
  411b34:	tst	x2, #0x7f
  411b38:	csel	w4, w4, w8, eq  // eq = none
  411b3c:	tbnz	w2, #7, 411618 <ferror@plt+0xdd78>
  411b40:	b	411650 <ferror@plt+0xddb0>
  411b44:	ldr	x0, [sp, #112]
  411b48:	add	x19, x19, w3, uxtw
  411b4c:	add	x5, x0, x24
  411b50:	add	x8, x0, x26
  411b54:	tbz	w4, #0, 411664 <ferror@plt+0xddc4>
  411b58:	adrp	x1, 448000 <warn@@Base+0x69e8>
  411b5c:	add	x1, x1, #0xa98
  411b60:	stp	x8, x5, [sp, #120]
  411b64:	mov	w2, #0x5                   	// #5
  411b68:	mov	x0, #0x0                   	// #0
  411b6c:	bl	403700 <dcgettext@plt>
  411b70:	bl	441040 <error@@Base>
  411b74:	ldp	x8, x5, [sp, #120]
  411b78:	b	411668 <ferror@plt+0xddc8>
  411b7c:	mov	w2, #0x5                   	// #5
  411b80:	adrp	x1, 449000 <warn@@Base+0x79e8>
  411b84:	mov	x0, #0x0                   	// #0
  411b88:	add	x1, x1, #0x18
  411b8c:	bl	403700 <dcgettext@plt>
  411b90:	ldr	x1, [x26, #3800]
  411b94:	bl	402fe0 <fputs@plt>
  411b98:	b	41173c <ferror@plt+0xde9c>
  411b9c:	mov	w4, #0x5                   	// #5
  411ba0:	adrp	x2, 448000 <warn@@Base+0x69e8>
  411ba4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  411ba8:	add	x2, x2, #0xe60
  411bac:	add	x1, x1, #0xeb0
  411bb0:	mov	x0, #0x0                   	// #0
  411bb4:	str	x8, [sp, #120]
  411bb8:	bl	4035d0 <dcngettext@plt>
  411bbc:	mov	w1, w22
  411bc0:	mov	w2, #0x8                   	// #8
  411bc4:	bl	441040 <error@@Base>
  411bc8:	add	x0, x27, #0x8
  411bcc:	cmp	x20, x0
  411bd0:	ldr	x8, [sp, #120]
  411bd4:	b.hi	411e3c <ferror@plt+0xe59c>  // b.pmore
  411bd8:	cmp	x20, x27
  411bdc:	b.ls	411c78 <ferror@plt+0xe3d8>  // b.plast
  411be0:	sub	w1, w20, w27
  411be4:	sub	w0, w1, #0x1
  411be8:	cmp	w0, #0x7
  411bec:	b.ls	4117d4 <ferror@plt+0xdf34>  // b.plast
  411bf0:	b	411c78 <ferror@plt+0xe3d8>
  411bf4:	cmp	x20, x27
  411bf8:	b.ls	411c84 <ferror@plt+0xe3e4>  // b.plast
  411bfc:	sub	w1, w20, w27
  411c00:	sub	w0, w1, #0x1
  411c04:	cmp	w0, #0x7
  411c08:	b.ls	411960 <ferror@plt+0xe0c0>  // b.plast
  411c0c:	b	411c84 <ferror@plt+0xe3e4>
  411c10:	cmp	x20, x27
  411c14:	b.hi	411e20 <ferror@plt+0xe580>  // b.pmore
  411c18:	ldr	x5, [sp, #112]
  411c1c:	mov	x8, x3
  411c20:	mov	w10, w22
  411c24:	mov	x24, #0x0                   	// #0
  411c28:	add	x8, x19, x8
  411c2c:	cmp	x20, x8
  411c30:	b.hi	411c40 <ferror@plt+0xe3a0>  // b.pmore
  411c34:	cmp	x20, x19
  411c38:	b.ls	411d30 <ferror@plt+0xe490>  // b.plast
  411c3c:	sub	w10, w20, w19
  411c40:	sub	w0, w10, #0x1
  411c44:	cmp	w0, #0x7
  411c48:	b.hi	411d30 <ferror@plt+0xe490>  // b.pmore
  411c4c:	ldr	x2, [x26, #752]
  411c50:	mov	x0, x19
  411c54:	mov	w1, w10
  411c58:	stp	x5, x3, [sp, #120]
  411c5c:	blr	x2
  411c60:	mov	x26, x0
  411c64:	ldp	x0, x5, [sp, #112]
  411c68:	ldr	x3, [sp, #128]
  411c6c:	add	x19, x19, x3
  411c70:	add	x8, x0, x26
  411c74:	b	411668 <ferror@plt+0xddc8>
  411c78:	mov	x24, #0x0                   	// #0
  411c7c:	ldr	x5, [sp, #112]
  411c80:	b	4117f0 <ferror@plt+0xdf50>
  411c84:	ldr	w4, [x21, #376]
  411c88:	str	xzr, [sp, #112]
  411c8c:	add	w0, w4, #0x1
  411c90:	and	w0, w0, #0xf
  411c94:	str	w0, [x21, #376]
  411c98:	sbfiz	x4, x4, #6, #32
  411c9c:	add	x24, x25, x4
  411ca0:	cbz	w22, 41198c <ferror@plt+0xe0ec>
  411ca4:	ldr	x3, [sp, #112]
  411ca8:	mov	x0, x24
  411cac:	ldr	x4, [sp, #136]
  411cb0:	adrp	x2, 448000 <warn@@Base+0x69e8>
  411cb4:	mov	x1, #0x40                  	// #64
  411cb8:	add	x2, x2, #0xfe0
  411cbc:	add	x24, x24, x4
  411cc0:	bl	403160 <snprintf@plt>
  411cc4:	b	4119b8 <ferror@plt+0xe118>
  411cc8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  411ccc:	add	x1, x1, #0xab0
  411cd0:	mov	w2, #0x5                   	// #5
  411cd4:	mov	x0, #0x0                   	// #0
  411cd8:	bl	403700 <dcgettext@plt>
  411cdc:	bl	441040 <error@@Base>
  411ce0:	b	411600 <ferror@plt+0xdd60>
  411ce4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  411ce8:	add	x1, x1, #0xab0
  411cec:	stp	x8, x5, [sp, #120]
  411cf0:	b	411b64 <ferror@plt+0xe2c4>
  411cf4:	tst	x2, #0x7f
  411cf8:	csel	w4, w4, w9, eq  // eq = none
  411cfc:	tbnz	w2, #7, 411808 <ferror@plt+0xdf68>
  411d00:	b	411840 <ferror@plt+0xdfa0>
  411d04:	add	x19, x8, w19, uxtw
  411d08:	tbz	w4, #0, 411848 <ferror@plt+0xdfa8>
  411d0c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  411d10:	add	x1, x1, #0xa98
  411d14:	str	x5, [sp, #120]
  411d18:	mov	w2, #0x5                   	// #5
  411d1c:	mov	x0, #0x0                   	// #0
  411d20:	bl	403700 <dcgettext@plt>
  411d24:	bl	441040 <error@@Base>
  411d28:	ldr	x5, [sp, #120]
  411d2c:	b	41184c <ferror@plt+0xdfac>
  411d30:	add	x19, x19, x3
  411d34:	mov	x26, #0x0                   	// #0
  411d38:	ldr	x8, [sp, #112]
  411d3c:	b	411668 <ferror@plt+0xddc8>
  411d40:	adrp	x2, 448000 <warn@@Base+0x69e8>
  411d44:	adrp	x1, 448000 <warn@@Base+0x69e8>
  411d48:	add	x9, x2, #0xe60
  411d4c:	add	x11, x1, #0xeb0
  411d50:	mov	w4, #0x5                   	// #5
  411d54:	mov	x2, x9
  411d58:	mov	x1, x11
  411d5c:	mov	x0, #0x0                   	// #0
  411d60:	stp	x11, x9, [sp, #120]
  411d64:	str	x3, [sp, #144]
  411d68:	bl	4035d0 <dcngettext@plt>
  411d6c:	mov	w1, w22
  411d70:	mov	w2, #0x8                   	// #8
  411d74:	bl	441040 <error@@Base>
  411d78:	add	x0, x27, #0x8
  411d7c:	cmp	x20, x0
  411d80:	ldp	x11, x9, [sp, #120]
  411d84:	ldr	x3, [sp, #144]
  411d88:	b.hi	411e44 <ferror@plt+0xe5a4>  // b.pmore
  411d8c:	cmp	x20, x27
  411d90:	b.ls	411e54 <ferror@plt+0xe5b4>  // b.plast
  411d94:	sub	x1, x20, x27
  411d98:	sub	w0, w1, #0x1
  411d9c:	cmp	w0, #0x7
  411da0:	b.hi	411e54 <ferror@plt+0xe5b4>  // b.pmore
  411da4:	mov	x8, #0x8                   	// #8
  411da8:	mov	w10, w8
  411dac:	b	411a54 <ferror@plt+0xe1b4>
  411db0:	mov	w4, w0
  411db4:	adrp	x2, 448000 <warn@@Base+0x69e8>
  411db8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  411dbc:	add	x2, x2, #0xe60
  411dc0:	add	x1, x1, #0xeb0
  411dc4:	mov	x0, #0x0                   	// #0
  411dc8:	bl	4035d0 <dcngettext@plt>
  411dcc:	mov	w1, w22
  411dd0:	mov	w2, #0x8                   	// #8
  411dd4:	bl	441040 <error@@Base>
  411dd8:	add	x0, x27, #0x8
  411ddc:	mov	w1, #0x8                   	// #8
  411de0:	cmp	x20, x0
  411de4:	b.hi	411960 <ferror@plt+0xe0c0>  // b.pmore
  411de8:	cmp	x20, x27
  411dec:	b.hi	411bfc <ferror@plt+0xe35c>  // b.pmore
  411df0:	ldr	w0, [x21, #376]
  411df4:	str	xzr, [sp, #112]
  411df8:	add	w1, w0, #0x1
  411dfc:	sbfiz	x0, x0, #6, #32
  411e00:	and	w1, w1, #0xf
  411e04:	add	x24, x25, x0
  411e08:	str	w1, [x21, #376]
  411e0c:	b	411ca4 <ferror@plt+0xe404>
  411e10:	adrp	x1, 448000 <warn@@Base+0x69e8>
  411e14:	add	x1, x1, #0xab0
  411e18:	str	x5, [sp, #120]
  411e1c:	b	411d18 <ferror@plt+0xe478>
  411e20:	sub	x1, x20, x27
  411e24:	sub	w0, w1, #0x1
  411e28:	cmp	w0, #0x7
  411e2c:	b.hi	411c18 <ferror@plt+0xe378>  // b.pmore
  411e30:	mov	x8, x3
  411e34:	mov	w10, w22
  411e38:	b	411a54 <ferror@plt+0xe1b4>
  411e3c:	mov	w1, #0x8                   	// #8
  411e40:	b	4117d4 <ferror@plt+0xdf34>
  411e44:	mov	w1, #0x8                   	// #8
  411e48:	mov	x8, #0x8                   	// #8
  411e4c:	mov	w10, w1
  411e50:	b	411a54 <ferror@plt+0xe1b4>
  411e54:	mov	x8, #0x8                   	// #8
  411e58:	mov	x24, #0x0                   	// #0
  411e5c:	mov	w10, w8
  411e60:	ldr	x5, [sp, #112]
  411e64:	b	411a9c <ferror@plt+0xe1fc>
  411e68:	stp	x29, x30, [sp, #-128]!
  411e6c:	mov	x29, sp
  411e70:	stp	x19, x20, [sp, #16]
  411e74:	mov	x20, x6
  411e78:	mov	x19, x0
  411e7c:	stp	x21, x22, [sp, #32]
  411e80:	mov	x21, x4
  411e84:	mov	x22, x3
  411e88:	mov	x4, x1
  411e8c:	stp	x23, x24, [sp, #48]
  411e90:	mov	w23, w5
  411e94:	stp	x25, x26, [sp, #64]
  411e98:	mov	w0, #0x0                   	// #0
  411e9c:	mov	x26, x2
  411ea0:	stp	x27, x28, [sp, #80]
  411ea4:	mov	w2, #0x1                   	// #1
  411ea8:	mov	w28, #0x0                   	// #0
  411eac:	mov	x25, #0x0                   	// #0
  411eb0:	mov	w6, #0x3                   	// #3
  411eb4:	str	wzr, [x20]
  411eb8:	str	w7, [sp, #104]
  411ebc:	nop
  411ec0:	cmp	x26, x4
  411ec4:	b.ls	411f50 <ferror@plt+0xe6b0>  // b.plast
  411ec8:	ldrb	w3, [x4], #1
  411ecc:	add	w28, w28, #0x1
  411ed0:	cmp	w0, #0x3f
  411ed4:	b.hi	411f40 <ferror@plt+0xe6a0>  // b.pmore
  411ed8:	and	x5, x3, #0x7f
  411edc:	lsl	x7, x5, x0
  411ee0:	orr	x25, x25, x7
  411ee4:	lsr	x7, x25, x0
  411ee8:	cmp	x5, x7
  411eec:	csel	w2, w2, w6, eq  // eq = none
  411ef0:	add	w0, w0, #0x7
  411ef4:	tbnz	w3, #7, 411ec0 <ferror@plt+0xe620>
  411ef8:	and	w2, w2, #0xfffffffe
  411efc:	add	x28, x1, w28, uxtw
  411f00:	tbnz	w2, #1, 412448 <ferror@plt+0xeba8>
  411f04:	adrp	x0, 472000 <_bfd_std_section+0x120>
  411f08:	ldr	x0, [x0, #2672]
  411f0c:	cbz	x0, 411f24 <ferror@plt+0xe684>
  411f10:	ldr	x1, [x0]
  411f14:	cmp	x1, x25
  411f18:	b.eq	411f74 <ferror@plt+0xe6d4>  // b.none
  411f1c:	ldr	x0, [x0, #40]
  411f20:	cbnz	x0, 411f10 <ferror@plt+0xe670>
  411f24:	ldp	x19, x20, [sp, #16]
  411f28:	ldp	x21, x22, [sp, #32]
  411f2c:	ldp	x23, x24, [sp, #48]
  411f30:	ldp	x25, x26, [sp, #64]
  411f34:	ldp	x27, x28, [sp, #80]
  411f38:	ldp	x29, x30, [sp], #128
  411f3c:	ret
  411f40:	tst	x3, #0x7f
  411f44:	csel	w2, w2, w6, eq  // eq = none
  411f48:	tbnz	w3, #7, 411ec0 <ferror@plt+0xe620>
  411f4c:	b	411ef8 <ferror@plt+0xe658>
  411f50:	add	x28, x1, w28, uxtw
  411f54:	tbz	w2, #0, 411f00 <ferror@plt+0xe660>
  411f58:	adrp	x1, 448000 <warn@@Base+0x69e8>
  411f5c:	add	x1, x1, #0xa98
  411f60:	mov	w2, #0x5                   	// #5
  411f64:	mov	x0, #0x0                   	// #0
  411f68:	bl	403700 <dcgettext@plt>
  411f6c:	bl	441040 <error@@Base>
  411f70:	b	411f04 <ferror@plt+0xe664>
  411f74:	ldr	x24, [x0, #24]
  411f78:	cbz	x24, 411f24 <ferror@plt+0xe684>
  411f7c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  411f80:	adrp	x25, 448000 <warn@@Base+0x69e8>
  411f84:	add	x0, x0, #0xab0
  411f88:	add	x25, x25, #0xa98
  411f8c:	mov	w27, #0x3                   	// #3
  411f90:	str	x0, [sp, #112]
  411f94:	sub	w0, w23, #0x3
  411f98:	str	w0, [sp, #108]
  411f9c:	nop
  411fa0:	ldr	x0, [x24]
  411fa4:	cbz	x0, 411f24 <ferror@plt+0xe684>
  411fa8:	ldr	x1, [x24, #8]
  411fac:	cmp	x1, #0x20
  411fb0:	b.hi	412064 <ferror@plt+0xe7c4>  // b.pmore
  411fb4:	cbz	x1, 411f24 <ferror@plt+0xe684>
  411fb8:	sub	x1, x1, #0x1
  411fbc:	cmp	x1, #0x1f
  411fc0:	b.hi	411f24 <ferror@plt+0xe684>  // b.pmore
  411fc4:	cmp	w1, #0x1f
  411fc8:	b.hi	411f24 <ferror@plt+0xe684>  // b.pmore
  411fcc:	adrp	x0, 44f000 <warn@@Base+0xd9e8>
  411fd0:	add	x0, x0, #0xfd0
  411fd4:	ldrh	w0, [x0, w1, uxtw #1]
  411fd8:	adr	x1, 411fe4 <ferror@plt+0xe744>
  411fdc:	add	x0, x1, w0, sxth #2
  411fe0:	br	x0
  411fe4:	mov	x3, #0x1                   	// #1
  411fe8:	cmp	x28, x26
  411fec:	csel	x28, x28, x26, ls  // ls = plast
  411ff0:	cbz	x28, 411f24 <ferror@plt+0xe684>
  411ff4:	ldr	x0, [x24]
  411ff8:	cmp	x0, #0x3e
  411ffc:	b.eq	4121dc <ferror@plt+0xe93c>  // b.none
  412000:	cmp	x0, #0x49
  412004:	b.ne	412040 <ferror@plt+0xe7a0>  // b.any
  412008:	ldr	w0, [sp, #104]
  41200c:	cbnz	w0, 411f24 <ferror@plt+0xe684>
  412010:	sub	x0, x26, x19
  412014:	cmp	x0, x3
  412018:	b.ls	411f24 <ferror@plt+0xe684>  // b.plast
  41201c:	add	x1, x19, x3
  412020:	mov	x6, x20
  412024:	mov	w5, w23
  412028:	mov	x4, x21
  41202c:	mov	x3, x22
  412030:	mov	x2, x26
  412034:	mov	x0, x19
  412038:	mov	w7, #0x1                   	// #1
  41203c:	bl	411e68 <ferror@plt+0xe5c8>
  412040:	ldr	x24, [x24, #24]
  412044:	cbnz	x24, 411fa0 <ferror@plt+0xe700>
  412048:	ldp	x19, x20, [sp, #16]
  41204c:	ldp	x21, x22, [sp, #32]
  412050:	ldp	x23, x24, [sp, #48]
  412054:	ldp	x25, x26, [sp, #64]
  412058:	ldp	x27, x28, [sp, #80]
  41205c:	ldp	x29, x30, [sp], #128
  412060:	ret
  412064:	mov	x0, #0x1f02                	// #7938
  412068:	cmp	x1, x0
  41206c:	b.hi	412204 <ferror@plt+0xe964>  // b.pmore
  412070:	mov	x0, #0x1f00                	// #7936
  412074:	cmp	x1, x0
  412078:	b.ls	411f24 <ferror@plt+0xe684>  // b.plast
  41207c:	mov	x0, x28
  412080:	mov	w2, #0x1                   	// #1
  412084:	mov	w1, #0x0                   	// #0
  412088:	mov	w4, #0x0                   	// #0
  41208c:	mov	x3, #0x0                   	// #0
  412090:	cmp	x26, x0
  412094:	b.ls	4121a8 <ferror@plt+0xe908>  // b.plast
  412098:	ldrb	w5, [x0], #1
  41209c:	add	w4, w4, #0x1
  4120a0:	cmp	w1, #0x3f
  4120a4:	b.hi	412288 <ferror@plt+0xe9e8>  // b.pmore
  4120a8:	and	x6, x5, #0x7f
  4120ac:	lsl	x7, x6, x1
  4120b0:	orr	x3, x3, x7
  4120b4:	lsr	x7, x3, x1
  4120b8:	cmp	x6, x7
  4120bc:	csel	w2, w2, w27, eq  // eq = none
  4120c0:	add	w1, w1, #0x7
  4120c4:	tbnz	w5, #7, 412090 <ferror@plt+0xe7f0>
  4120c8:	and	w2, w2, #0xfffffffe
  4120cc:	add	x28, x28, w4, uxtw
  4120d0:	tbz	w2, #1, 411fe8 <ferror@plt+0xe748>
  4120d4:	str	x3, [sp, #120]
  4120d8:	ldr	x1, [sp, #112]
  4120dc:	b	4121b8 <ferror@plt+0xe918>
  4120e0:	mov	x1, x28
  4120e4:	mov	w2, #0x1                   	// #1
  4120e8:	mov	w0, #0x0                   	// #0
  4120ec:	mov	w4, #0x0                   	// #0
  4120f0:	mov	x3, #0x0                   	// #0
  4120f4:	cmp	x26, x1
  4120f8:	b.ls	4121a8 <ferror@plt+0xe908>  // b.plast
  4120fc:	ldrb	w5, [x1], #1
  412100:	add	w4, w4, #0x1
  412104:	cmp	w0, #0x3f
  412108:	b.hi	412278 <ferror@plt+0xe9d8>  // b.pmore
  41210c:	and	x6, x5, #0x7f
  412110:	lsl	x7, x6, x0
  412114:	orr	x3, x3, x7
  412118:	lsr	x7, x3, x0
  41211c:	cmp	x6, x7
  412120:	csel	w2, w2, w27, eq  // eq = none
  412124:	add	w0, w0, #0x7
  412128:	tbnz	w5, #7, 4120f4 <ferror@plt+0xe854>
  41212c:	and	w2, w2, #0xfffffffe
  412130:	cmp	w0, #0x3f
  412134:	b.hi	4120cc <ferror@plt+0xe82c>  // b.pmore
  412138:	tbz	w5, #6, 4120cc <ferror@plt+0xe82c>
  41213c:	mov	x1, #0xffffffffffffffff    	// #-1
  412140:	add	x28, x28, w4, uxtw
  412144:	lsl	x0, x1, x0
  412148:	orr	x3, x3, x0
  41214c:	tbz	w2, #1, 411fe8 <ferror@plt+0xe748>
  412150:	b	4120d4 <ferror@plt+0xe834>
  412154:	mov	x0, x28
  412158:	mov	w2, #0x1                   	// #1
  41215c:	cmp	x26, x0
  412160:	mov	w1, #0x0                   	// #0
  412164:	mov	w4, #0x0                   	// #0
  412168:	mov	x3, #0x0                   	// #0
  41216c:	b.ls	4121a8 <ferror@plt+0xe908>  // b.plast
  412170:	ldrb	w5, [x0], #1
  412174:	add	w4, w4, #0x1
  412178:	cmp	w1, #0x3f
  41217c:	b.hi	412268 <ferror@plt+0xe9c8>  // b.pmore
  412180:	and	x6, x5, #0x7f
  412184:	lsl	x7, x6, x1
  412188:	orr	x3, x3, x7
  41218c:	lsr	x7, x3, x1
  412190:	cmp	x6, x7
  412194:	csel	w2, w2, w27, eq  // eq = none
  412198:	add	w1, w1, #0x7
  41219c:	tbz	w5, #7, 4120c8 <ferror@plt+0xe828>
  4121a0:	cmp	x26, x0
  4121a4:	b.hi	412170 <ferror@plt+0xe8d0>  // b.pmore
  4121a8:	add	x28, x28, w4, uxtw
  4121ac:	tbz	w2, #0, 4120d0 <ferror@plt+0xe830>
  4121b0:	mov	x1, x25
  4121b4:	str	x3, [sp, #120]
  4121b8:	mov	w2, #0x5                   	// #5
  4121bc:	mov	x0, #0x0                   	// #0
  4121c0:	bl	403700 <dcgettext@plt>
  4121c4:	bl	441040 <error@@Base>
  4121c8:	ldr	x3, [sp, #120]
  4121cc:	b	411fe8 <ferror@plt+0xe748>
  4121d0:	add	x28, x28, #0x8
  4121d4:	mov	x3, #0x0                   	// #0
  4121d8:	b	411fe8 <ferror@plt+0xe748>
  4121dc:	cmp	x3, #0xe
  4121e0:	b.hi	4121f8 <ferror@plt+0xe958>  // b.pmore
  4121e4:	mov	x0, #0x1                   	// #1
  4121e8:	mov	x1, #0x4186                	// #16774
  4121ec:	lsl	x0, x0, x3
  4121f0:	tst	x0, x1
  4121f4:	b.ne	412298 <ferror@plt+0xe9f8>  // b.any
  4121f8:	mov	w0, #0x1                   	// #1
  4121fc:	str	w0, [x20]
  412200:	b	412040 <ferror@plt+0xe7a0>
  412204:	mov	x0, #0xffffffffffffe0e0    	// #-7968
  412208:	add	x1, x1, x0
  41220c:	cmp	x1, #0x1
  412210:	b.hi	411f24 <ferror@plt+0xe684>  // b.pmore
  412214:	cmp	x21, #0x8
  412218:	mov	w1, w21
  41221c:	add	x5, x28, x21
  412220:	b.hi	41256c <ferror@plt+0xeccc>  // b.pmore
  412224:	cmp	x26, x5
  412228:	b.hi	412238 <ferror@plt+0xe998>  // b.pmore
  41222c:	cmp	x28, x26
  412230:	b.cs	412464 <ferror@plt+0xebc4>  // b.hs, b.nlast
  412234:	sub	w1, w26, w28
  412238:	sub	w0, w1, #0x1
  41223c:	cmp	w0, #0x7
  412240:	b.hi	412464 <ferror@plt+0xebc4>  // b.pmore
  412244:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  412248:	str	x5, [sp, #120]
  41224c:	mov	x0, x28
  412250:	ldr	x2, [x2, #752]
  412254:	blr	x2
  412258:	mov	x3, x0
  41225c:	ldr	x5, [sp, #120]
  412260:	mov	x28, x5
  412264:	b	411fe8 <ferror@plt+0xe748>
  412268:	tst	x5, #0x7f
  41226c:	csel	w2, w2, w27, eq  // eq = none
  412270:	tbnz	w5, #7, 4121a0 <ferror@plt+0xe900>
  412274:	b	4120c8 <ferror@plt+0xe828>
  412278:	tst	x5, #0x7f
  41227c:	csel	w2, w2, w27, eq  // eq = none
  412280:	tbnz	w5, #7, 4120f4 <ferror@plt+0xe854>
  412284:	b	41212c <ferror@plt+0xe88c>
  412288:	tst	x5, #0x7f
  41228c:	csel	w2, w2, w27, eq  // eq = none
  412290:	tbnz	w5, #7, 412090 <ferror@plt+0xe7f0>
  412294:	b	4120c8 <ferror@plt+0xe828>
  412298:	str	wzr, [x20]
  41229c:	b	412040 <ferror@plt+0xe7a0>
  4122a0:	cmp	w23, #0x2
  4122a4:	b.ne	412470 <ferror@plt+0xebd0>  // b.any
  4122a8:	cmp	x22, #0x8
  4122ac:	mov	w1, w22
  4122b0:	add	x5, x28, x22
  4122b4:	b.ls	412224 <ferror@plt+0xe984>  // b.plast
  4122b8:	mov	x3, x22
  4122bc:	mov	w4, #0x5                   	// #5
  4122c0:	adrp	x2, 448000 <warn@@Base+0x69e8>
  4122c4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4122c8:	add	x2, x2, #0xe60
  4122cc:	add	x1, x1, #0xeb0
  4122d0:	mov	x0, #0x0                   	// #0
  4122d4:	str	x5, [sp, #120]
  4122d8:	bl	4035d0 <dcngettext@plt>
  4122dc:	mov	w1, w22
  4122e0:	mov	w2, #0x8                   	// #8
  4122e4:	bl	441040 <error@@Base>
  4122e8:	add	x0, x28, #0x8
  4122ec:	mov	w1, #0x8                   	// #8
  4122f0:	cmp	x26, x0
  4122f4:	ldr	x5, [sp, #120]
  4122f8:	b.hi	412244 <ferror@plt+0xe9a4>  // b.pmore
  4122fc:	cmp	x28, x26
  412300:	b.cc	412234 <ferror@plt+0xe994>  // b.lo, b.ul, b.last
  412304:	b	412464 <ferror@plt+0xebc4>
  412308:	add	x2, x28, #0x2
  41230c:	cmp	x26, x2
  412310:	b.hi	412524 <ferror@plt+0xec84>  // b.pmore
  412314:	cmp	x28, x26
  412318:	b.cs	41232c <ferror@plt+0xea8c>  // b.hs, b.nlast
  41231c:	sub	x1, x26, x28
  412320:	sub	w0, w1, #0x1
  412324:	cmp	w0, #0x7
  412328:	b.ls	412384 <ferror@plt+0xeae4>  // b.plast
  41232c:	mov	x28, x2
  412330:	mov	x3, #0x0                   	// #0
  412334:	b	411fe8 <ferror@plt+0xe748>
  412338:	add	x0, x28, #0x4
  41233c:	cmp	x26, x0
  412340:	b.hi	4124fc <ferror@plt+0xec5c>  // b.pmore
  412344:	cmp	x28, x26
  412348:	mov	x3, #0x0                   	// #0
  41234c:	b.cs	412360 <ferror@plt+0xeac0>  // b.hs, b.nlast
  412350:	sub	x1, x26, x28
  412354:	sub	w2, w1, #0x1
  412358:	cmp	w2, #0x7
  41235c:	b.ls	412500 <ferror@plt+0xec60>  // b.plast
  412360:	mov	x28, x0
  412364:	b	411fe8 <ferror@plt+0xe748>
  412368:	add	x28, x28, #0x10
  41236c:	mov	x3, #0x0                   	// #0
  412370:	b	411fe8 <ferror@plt+0xe748>
  412374:	add	x2, x28, #0x1
  412378:	cmp	x26, x2
  41237c:	b.ls	412314 <ferror@plt+0xea74>  // b.plast
  412380:	mov	w1, #0x1                   	// #1
  412384:	adrp	x3, 475000 <_bfd_std_section+0x3120>
  412388:	mov	x0, x28
  41238c:	mov	x28, x2
  412390:	ldr	x2, [x3, #752]
  412394:	blr	x2
  412398:	mov	x3, x0
  41239c:	b	411fe8 <ferror@plt+0xe748>
  4123a0:	add	x0, x28, #0x1
  4123a4:	cmp	x26, x0
  4123a8:	b.hi	4124d4 <ferror@plt+0xec34>  // b.pmore
  4123ac:	cmp	x28, x26
  4123b0:	mov	x3, #0x0                   	// #0
  4123b4:	b.cs	412360 <ferror@plt+0xeac0>  // b.hs, b.nlast
  4123b8:	sub	x1, x26, x28
  4123bc:	sub	w2, w1, #0x1
  4123c0:	cmp	w2, #0x7
  4123c4:	b.ls	4124d8 <ferror@plt+0xec38>  // b.plast
  4123c8:	mov	x28, x0
  4123cc:	b	411fe8 <ferror@plt+0xe748>
  4123d0:	sub	x1, x26, x28
  4123d4:	mov	x0, x28
  4123d8:	bl	403020 <strnlen@plt>
  4123dc:	add	x0, x0, #0x1
  4123e0:	add	x28, x28, x0
  4123e4:	mov	x3, #0x0                   	// #0
  4123e8:	b	411fe8 <ferror@plt+0xe748>
  4123ec:	add	x2, x28, #0x4
  4123f0:	cmp	x26, x2
  4123f4:	b.ls	412314 <ferror@plt+0xea74>  // b.plast
  4123f8:	adrp	x3, 475000 <_bfd_std_section+0x3120>
  4123fc:	mov	x0, x28
  412400:	mov	x28, x2
  412404:	mov	w1, #0x4                   	// #4
  412408:	ldr	x2, [x3, #752]
  41240c:	blr	x2
  412410:	mov	x3, x0
  412414:	b	411fe8 <ferror@plt+0xe748>
  412418:	add	x0, x28, #0x2
  41241c:	cmp	x26, x0
  412420:	b.hi	412544 <ferror@plt+0xeca4>  // b.pmore
  412424:	cmp	x28, x26
  412428:	mov	x3, #0x0                   	// #0
  41242c:	b.cs	412360 <ferror@plt+0xeac0>  // b.hs, b.nlast
  412430:	sub	x1, x26, x28
  412434:	sub	w2, w1, #0x1
  412438:	cmp	w2, #0x7
  41243c:	b.ls	412548 <ferror@plt+0xeca8>  // b.plast
  412440:	mov	x28, x0
  412444:	b	411fe8 <ferror@plt+0xe748>
  412448:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41244c:	add	x1, x1, #0xab0
  412450:	mov	w2, #0x5                   	// #5
  412454:	mov	x0, #0x0                   	// #0
  412458:	bl	403700 <dcgettext@plt>
  41245c:	bl	441040 <error@@Base>
  412460:	b	411f04 <ferror@plt+0xe664>
  412464:	mov	x28, x5
  412468:	mov	x3, #0x0                   	// #0
  41246c:	b	411fe8 <ferror@plt+0xe748>
  412470:	ldr	w0, [sp, #108]
  412474:	cmp	w0, #0x1
  412478:	b.hi	411f24 <ferror@plt+0xe684>  // b.pmore
  41247c:	cmp	x21, #0x8
  412480:	mov	w1, w21
  412484:	add	x5, x28, x21
  412488:	b.ls	412224 <ferror@plt+0xe984>  // b.plast
  41248c:	mov	x3, x21
  412490:	mov	w4, #0x5                   	// #5
  412494:	adrp	x2, 448000 <warn@@Base+0x69e8>
  412498:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41249c:	add	x2, x2, #0xe60
  4124a0:	add	x1, x1, #0xeb0
  4124a4:	mov	x0, #0x0                   	// #0
  4124a8:	str	x5, [sp, #120]
  4124ac:	bl	4035d0 <dcngettext@plt>
  4124b0:	mov	w1, w21
  4124b4:	mov	w2, #0x8                   	// #8
  4124b8:	bl	441040 <error@@Base>
  4124bc:	add	x0, x28, #0x8
  4124c0:	cmp	x26, x0
  4124c4:	ldr	x5, [sp, #120]
  4124c8:	b.ls	41222c <ferror@plt+0xe98c>  // b.plast
  4124cc:	mov	w1, #0x8                   	// #8
  4124d0:	b	412244 <ferror@plt+0xe9a4>
  4124d4:	mov	w1, #0x1                   	// #1
  4124d8:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4124dc:	mov	x0, x28
  4124e0:	ldr	x2, [x2, #752]
  4124e4:	blr	x2
  4124e8:	mov	x3, x0
  4124ec:	add	x0, x0, #0x1
  4124f0:	add	x0, x28, x0
  4124f4:	mov	x28, x0
  4124f8:	b	411fe8 <ferror@plt+0xe748>
  4124fc:	mov	w1, #0x4                   	// #4
  412500:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  412504:	mov	x0, x28
  412508:	ldr	x2, [x2, #752]
  41250c:	blr	x2
  412510:	mov	x3, x0
  412514:	add	x0, x0, #0x4
  412518:	add	x0, x28, x0
  41251c:	mov	x28, x0
  412520:	b	411fe8 <ferror@plt+0xe748>
  412524:	adrp	x3, 475000 <_bfd_std_section+0x3120>
  412528:	mov	x0, x28
  41252c:	mov	x28, x2
  412530:	mov	w1, #0x2                   	// #2
  412534:	ldr	x2, [x3, #752]
  412538:	blr	x2
  41253c:	mov	x3, x0
  412540:	b	411fe8 <ferror@plt+0xe748>
  412544:	mov	w1, #0x2                   	// #2
  412548:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41254c:	mov	x0, x28
  412550:	ldr	x2, [x2, #752]
  412554:	blr	x2
  412558:	mov	x3, x0
  41255c:	add	x0, x0, #0x2
  412560:	add	x0, x28, x0
  412564:	mov	x28, x0
  412568:	b	411fe8 <ferror@plt+0xe748>
  41256c:	mov	x3, x21
  412570:	mov	w4, #0x5                   	// #5
  412574:	adrp	x2, 448000 <warn@@Base+0x69e8>
  412578:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41257c:	add	x2, x2, #0xe60
  412580:	add	x1, x1, #0xeb0
  412584:	mov	x0, #0x0                   	// #0
  412588:	str	x5, [sp, #120]
  41258c:	bl	4035d0 <dcngettext@plt>
  412590:	mov	w1, w21
  412594:	mov	w2, #0x8                   	// #8
  412598:	b	4122e4 <ferror@plt+0xea44>
  41259c:	nop
  4125a0:	stp	x29, x30, [sp, #-288]!
  4125a4:	mov	w2, #0x5                   	// #5
  4125a8:	mov	x29, sp
  4125ac:	stp	x19, x20, [sp, #16]
  4125b0:	ldr	x19, [x0, #32]
  4125b4:	stp	x23, x24, [sp, #48]
  4125b8:	mov	x23, x0
  4125bc:	str	w1, [sp, #104]
  4125c0:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4125c4:	add	x1, x1, #0x4b8
  4125c8:	ldr	x20, [x0, #48]
  4125cc:	cbz	x19, 412884 <ferror@plt+0xefe4>
  4125d0:	cmp	x20, #0x17
  4125d4:	b.ls	412878 <ferror@plt+0xefd8>  // b.plast
  4125d8:	stp	x21, x22, [sp, #32]
  4125dc:	add	x21, x19, x20
  4125e0:	add	x22, x19, #0x4
  4125e4:	stp	x25, x26, [sp, #64]
  4125e8:	cmp	x22, x21
  4125ec:	add	x26, x19, #0x8
  4125f0:	stp	x27, x28, [sp, #80]
  4125f4:	b.cs	41266c <ferror@plt+0xedcc>  // b.hs, b.nlast
  4125f8:	mov	w1, #0x4                   	// #4
  4125fc:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  412600:	mov	x0, x19
  412604:	str	x2, [sp, #112]
  412608:	ldr	x3, [x2, #752]
  41260c:	blr	x3
  412610:	mov	x25, x0
  412614:	cmp	w0, #0x1
  412618:	b.ls	4128ec <ferror@plt+0xf04c>  // b.plast
  41261c:	cmp	x21, x26
  412620:	ldr	x2, [sp, #112]
  412624:	b.hi	4128d4 <ferror@plt+0xf034>  // b.pmore
  412628:	cmp	x22, x21
  41262c:	b.cs	412640 <ferror@plt+0xeda0>  // b.hs, b.nlast
  412630:	sub	w0, w20, #0x5
  412634:	sub	x1, x20, #0x4
  412638:	cmp	w0, #0x7
  41263c:	b.ls	4128d8 <ferror@plt+0xf038>  // b.plast
  412640:	add	x22, x19, #0xc
  412644:	mov	w24, #0x0                   	// #0
  412648:	cmp	x22, x21
  41264c:	b.cc	412750 <ferror@plt+0xeeb0>  // b.lo, b.ul, b.last
  412650:	add	x19, x19, #0x10
  412654:	cmp	x19, x21
  412658:	b.cs	4128a8 <ferror@plt+0xf008>  // b.hs, b.nlast
  41265c:	mov	w1, #0x4                   	// #4
  412660:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  412664:	str	wzr, [sp, #144]
  412668:	b	4126d4 <ferror@plt+0xee34>
  41266c:	cmp	x19, x21
  412670:	b.cc	4128c0 <ferror@plt+0xf020>  // b.lo, b.ul, b.last
  412674:	mov	w25, #0x0                   	// #0
  412678:	mov	w24, #0x0                   	// #0
  41267c:	add	x22, x19, #0xc
  412680:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  412684:	cmp	x22, x21
  412688:	b.cc	412750 <ferror@plt+0xeeb0>  // b.lo, b.ul, b.last
  41268c:	cmp	x21, x26
  412690:	b.ls	412650 <ferror@plt+0xedb0>  // b.plast
  412694:	sub	w0, w20, #0x9
  412698:	sub	x20, x20, #0x8
  41269c:	cmp	w0, #0x7
  4126a0:	b.hi	412650 <ferror@plt+0xedb0>  // b.pmore
  4126a4:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4126a8:	mov	w1, w20
  4126ac:	mov	x0, x26
  4126b0:	str	x2, [sp, #112]
  4126b4:	ldr	x3, [x2, #752]
  4126b8:	add	x19, x19, #0x10
  4126bc:	blr	x3
  4126c0:	str	w0, [sp, #144]
  4126c4:	cmp	x21, x19
  4126c8:	ldr	x2, [sp, #112]
  4126cc:	b.ls	412788 <ferror@plt+0xeee8>  // b.plast
  4126d0:	mov	w1, #0x4                   	// #4
  4126d4:	ldr	x2, [x2, #752]
  4126d8:	mov	x0, x22
  4126dc:	blr	x2
  4126e0:	add	x22, x19, w0, uxtw #3
  4126e4:	mov	w26, w0
  4126e8:	and	x27, x0, #0xffffffff
  4126ec:	add	x20, x22, w0, uxtw #2
  4126f0:	ldr	w0, [sp, #104]
  4126f4:	cbnz	w0, 4127a0 <ferror@plt+0xef00>
  4126f8:	cmp	x19, x21
  4126fc:	b.hi	41282c <ferror@plt+0xef8c>  // b.pmore
  412700:	cmp	x22, x19
  412704:	ccmp	x22, x21, #0x2, cs  // cs = hs, nlast
  412708:	b.hi	41282c <ferror@plt+0xef8c>  // b.pmore
  41270c:	cmp	x20, x22
  412710:	ccmp	x20, x21, #0x2, cs  // cs = hs, nlast
  412714:	b.hi	41282c <ferror@plt+0xef8c>  // b.pmore
  412718:	cmp	w25, #0x1
  41271c:	b.eq	4128f4 <ferror@plt+0xf054>  // b.none
  412720:	cmp	w25, #0x2
  412724:	b.eq	412b6c <ferror@plt+0xf2cc>  // b.none
  412728:	ldr	w0, [sp, #104]
  41272c:	cbnz	w0, 412f3c <ferror@plt+0xf69c>
  412730:	mov	w0, #0x1                   	// #1
  412734:	ldp	x19, x20, [sp, #16]
  412738:	ldp	x21, x22, [sp, #32]
  41273c:	ldp	x23, x24, [sp, #48]
  412740:	ldp	x25, x26, [sp, #64]
  412744:	ldp	x27, x28, [sp, #80]
  412748:	ldp	x29, x30, [sp], #288
  41274c:	ret
  412750:	ldr	x3, [x2, #752]
  412754:	mov	x0, x26
  412758:	mov	w1, #0x4                   	// #4
  41275c:	str	x2, [sp, #112]
  412760:	add	x19, x19, #0x10
  412764:	blr	x3
  412768:	str	w0, [sp, #144]
  41276c:	cmp	x21, x19
  412770:	ldr	x2, [sp, #112]
  412774:	b.hi	4126d0 <ferror@plt+0xee30>  // b.pmore
  412778:	sub	w0, w20, #0xd
  41277c:	sub	x20, x20, #0xc
  412780:	cmp	w0, #0x7
  412784:	b.ls	413658 <ferror@plt+0xfdb8>  // b.plast
  412788:	ldr	w0, [sp, #104]
  41278c:	mov	x20, x19
  412790:	mov	x22, x19
  412794:	mov	x27, #0x0                   	// #0
  412798:	mov	w26, #0x0                   	// #0
  41279c:	cbz	w0, 4126f8 <ferror@plt+0xee58>
  4127a0:	add	x1, x23, #0x18
  4127a4:	add	x0, x23, #0x10
  4127a8:	bl	40e8e8 <ferror@plt+0xb048>
  4127ac:	mov	w2, #0x5                   	// #5
  4127b0:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4127b4:	mov	x0, #0x0                   	// #0
  4127b8:	add	x1, x1, #0x508
  4127bc:	bl	403700 <dcgettext@plt>
  4127c0:	mov	w1, w25
  4127c4:	bl	4037a0 <printf@plt>
  4127c8:	cmp	w25, #0x1
  4127cc:	b.ls	4127ec <ferror@plt+0xef4c>  // b.plast
  4127d0:	mov	w2, #0x5                   	// #5
  4127d4:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4127d8:	mov	x0, #0x0                   	// #0
  4127dc:	add	x1, x1, #0x528
  4127e0:	bl	403700 <dcgettext@plt>
  4127e4:	mov	w1, w24
  4127e8:	bl	4037a0 <printf@plt>
  4127ec:	mov	w2, #0x5                   	// #5
  4127f0:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4127f4:	mov	x0, #0x0                   	// #0
  4127f8:	add	x1, x1, #0x548
  4127fc:	bl	403700 <dcgettext@plt>
  412800:	ldr	w1, [sp, #144]
  412804:	bl	4037a0 <printf@plt>
  412808:	mov	w2, #0x5                   	// #5
  41280c:	adrp	x1, 449000 <warn@@Base+0x79e8>
  412810:	mov	x0, #0x0                   	// #0
  412814:	add	x1, x1, #0x568
  412818:	bl	403700 <dcgettext@plt>
  41281c:	mov	w1, w26
  412820:	bl	4037a0 <printf@plt>
  412824:	cmp	x19, x21
  412828:	b.ls	412700 <ferror@plt+0xee60>  // b.plast
  41282c:	mov	x3, x27
  412830:	mov	w4, #0x5                   	// #5
  412834:	adrp	x2, 449000 <warn@@Base+0x79e8>
  412838:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41283c:	add	x2, x2, #0x588
  412840:	add	x1, x1, #0x5b0
  412844:	mov	x0, #0x0                   	// #0
  412848:	bl	4035d0 <dcngettext@plt>
  41284c:	ldr	x1, [x23, #16]
  412850:	mov	w2, w26
  412854:	bl	441618 <warn@@Base>
  412858:	mov	w0, #0x0                   	// #0
  41285c:	ldp	x19, x20, [sp, #16]
  412860:	ldp	x21, x22, [sp, #32]
  412864:	ldp	x23, x24, [sp, #48]
  412868:	ldp	x25, x26, [sp, #64]
  41286c:	ldp	x27, x28, [sp, #80]
  412870:	ldp	x29, x30, [sp], #288
  412874:	ret
  412878:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41287c:	add	x1, x1, #0x4d0
  412880:	mov	w2, #0x5                   	// #5
  412884:	mov	x0, #0x0                   	// #0
  412888:	bl	403700 <dcgettext@plt>
  41288c:	ldr	x1, [x23, #16]
  412890:	bl	441618 <warn@@Base>
  412894:	mov	w0, #0x0                   	// #0
  412898:	ldp	x19, x20, [sp, #16]
  41289c:	ldp	x23, x24, [sp, #48]
  4128a0:	ldp	x29, x30, [sp], #288
  4128a4:	ret
  4128a8:	mov	x20, x19
  4128ac:	mov	x22, x19
  4128b0:	mov	x27, #0x0                   	// #0
  4128b4:	mov	w26, #0x0                   	// #0
  4128b8:	str	wzr, [sp, #144]
  4128bc:	b	4126f0 <ferror@plt+0xee50>
  4128c0:	sub	w0, w20, #0x1
  4128c4:	mov	w1, w20
  4128c8:	cmp	w0, #0x7
  4128cc:	b.hi	412674 <ferror@plt+0xedd4>  // b.pmore
  4128d0:	b	4125fc <ferror@plt+0xed5c>
  4128d4:	mov	w1, #0x4                   	// #4
  4128d8:	ldr	x2, [x2, #752]
  4128dc:	mov	x0, x22
  4128e0:	blr	x2
  4128e4:	mov	w24, w0
  4128e8:	b	41267c <ferror@plt+0xeddc>
  4128ec:	mov	w24, #0x0                   	// #0
  4128f0:	b	41267c <ferror@plt+0xeddc>
  4128f4:	ldr	w0, [sp, #104]
  4128f8:	cbz	w0, 412fe0 <ferror@plt+0xf740>
  4128fc:	cbz	w26, 412948 <ferror@plt+0xf0a8>
  412900:	adrp	x25, 449000 <warn@@Base+0x79e8>
  412904:	add	x25, x25, #0x6a8
  412908:	str	wzr, [sp, #112]
  41290c:	mov	x0, x19
  412910:	add	x19, x19, #0x8
  412914:	mov	x27, x22
  412918:	cmp	x19, x21
  41291c:	add	x22, x22, #0x4
  412920:	b.ls	412954 <ferror@plt+0xf0b4>  // b.plast
  412924:	stp	xzr, xzr, [sp, #208]
  412928:	ldr	w0, [sp, #112]
  41292c:	add	w0, w0, #0x1
  412930:	str	w0, [sp, #112]
  412934:	cmp	w26, w0
  412938:	b.hi	41290c <ferror@plt+0xf06c>  // b.pmore
  41293c:	ldr	w0, [sp, #104]
  412940:	cbz	w0, 412730 <ferror@plt+0xee90>
  412944:	nop
  412948:	mov	w0, #0xa                   	// #10
  41294c:	bl	403800 <putchar@plt>
  412950:	b	412730 <ferror@plt+0xee90>
  412954:	add	x2, sp, #0xd8
  412958:	add	x1, sp, #0xd0
  41295c:	bl	441a98 <warn@@Base+0x480>
  412960:	ldr	x0, [sp, #208]
  412964:	cbz	x0, 413020 <ferror@plt+0xf780>
  412968:	cmp	x21, x22
  41296c:	mov	w1, #0x4                   	// #4
  412970:	b.ls	412a18 <ferror@plt+0xf178>  // b.plast
  412974:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  412978:	mov	x0, x27
  41297c:	ldr	x2, [x2, #752]
  412980:	blr	x2
  412984:	lsl	w5, w0, #2
  412988:	adds	x24, x20, x5
  41298c:	b.cs	41355c <ferror@plt+0xfcbc>  // b.hs, b.nlast
  412990:	ldr	w0, [sp, #104]
  412994:	cbnz	w0, 412a84 <ferror@plt+0xf1e4>
  412998:	cmp	x21, x24
  41299c:	b.ls	412a54 <ferror@plt+0xf1b4>  // b.plast
  4129a0:	adrp	x3, 472000 <_bfd_std_section+0x120>
  4129a4:	adrp	x0, 449000 <warn@@Base+0x79e8>
  4129a8:	add	x28, x3, #0x4f0
  4129ac:	add	x0, x0, #0x648
  4129b0:	adrp	x27, 475000 <_bfd_std_section+0x3120>
  4129b4:	str	x0, [sp, #120]
  4129b8:	b	4129f8 <ferror@plt+0xf158>
  4129bc:	cmp	w2, #0x7
  4129c0:	b.hi	412b48 <ferror@plt+0xf2a8>  // b.pmore
  4129c4:	ldr	x2, [x27, #752]
  4129c8:	blr	x2
  4129cc:	cbz	w0, 412b48 <ferror@plt+0xf2a8>
  4129d0:	ldr	w2, [x28, #1656]
  4129d4:	ldr	w1, [x28, #1660]
  4129d8:	cmp	w1, w2
  4129dc:	b.cs	412a3c <ferror@plt+0xf19c>  // b.hs, b.nlast
  4129e0:	ldr	x2, [x28, #1648]
  4129e4:	add	w6, w1, #0x1
  4129e8:	str	w6, [x28, #1660]
  4129ec:	str	w0, [x2, w1, uxtw #2]
  4129f0:	cmp	x21, x24
  4129f4:	b.ls	412a54 <ferror@plt+0xf1b4>  // b.plast
  4129f8:	mov	x0, x24
  4129fc:	add	x24, x24, #0x4
  412a00:	sub	x1, x21, x0
  412a04:	cmp	x21, x24
  412a08:	sub	w2, w1, #0x1
  412a0c:	b.ls	4129bc <ferror@plt+0xf11c>  // b.plast
  412a10:	mov	w1, #0x4                   	// #4
  412a14:	b	4129c4 <ferror@plt+0xf124>
  412a18:	sub	x0, x22, #0x4
  412a1c:	cmp	x21, x0
  412a20:	b.ls	412bdc <ferror@plt+0xf33c>  // b.plast
  412a24:	sub	x1, x21, x27
  412a28:	mov	x24, x20
  412a2c:	sub	w0, w1, #0x1
  412a30:	cmp	w0, #0x7
  412a34:	b.hi	412990 <ferror@plt+0xf0f0>  // b.pmore
  412a38:	b	412974 <ferror@plt+0xf0d4>
  412a3c:	ldr	x1, [sp, #120]
  412a40:	mov	w2, #0x5                   	// #5
  412a44:	mov	x0, #0x0                   	// #0
  412a48:	bl	403700 <dcgettext@plt>
  412a4c:	bl	441040 <error@@Base>
  412a50:	b	4129f0 <ferror@plt+0xf150>
  412a54:	adrp	x1, 449000 <warn@@Base+0x79e8>
  412a58:	mov	w2, #0x5                   	// #5
  412a5c:	add	x1, x1, #0x680
  412a60:	mov	x0, #0x0                   	// #0
  412a64:	bl	403700 <dcgettext@plt>
  412a68:	ldr	x1, [x23, #16]
  412a6c:	bl	441618 <warn@@Base>
  412a70:	mov	w0, #0x0                   	// #0
  412a74:	ldp	x21, x22, [sp, #32]
  412a78:	ldp	x25, x26, [sp, #64]
  412a7c:	ldp	x27, x28, [sp, #80]
  412a80:	b	412898 <ferror@plt+0xeff8>
  412a84:	adrp	x1, 449000 <warn@@Base+0x79e8>
  412a88:	mov	w2, #0x5                   	// #5
  412a8c:	add	x1, x1, #0x610
  412a90:	mov	x0, #0x0                   	// #0
  412a94:	bl	403700 <dcgettext@plt>
  412a98:	str	x0, [sp, #120]
  412a9c:	ldp	x3, x28, [sp, #208]
  412aa0:	add	x27, sp, #0xe0
  412aa4:	cbz	x3, 412be4 <ferror@plt+0xf344>
  412aa8:	mov	x1, #0x40                  	// #64
  412aac:	mov	x0, x27
  412ab0:	adrp	x2, 449000 <warn@@Base+0x79e8>
  412ab4:	add	x2, x2, #0x638
  412ab8:	bl	403160 <snprintf@plt>
  412abc:	mov	x3, x28
  412ac0:	mov	w1, #0x40                  	// #64
  412ac4:	adrp	x2, 449000 <warn@@Base+0x79e8>
  412ac8:	sub	w1, w1, w0
  412acc:	add	x2, x2, #0x640
  412ad0:	add	x0, x27, w0, sxtw
  412ad4:	bl	403160 <snprintf@plt>
  412ad8:	ldr	x4, [sp, #120]
  412adc:	mov	x2, x27
  412ae0:	ldr	w1, [sp, #112]
  412ae4:	mov	x0, x4
  412ae8:	bl	4037a0 <printf@plt>
  412aec:	cmp	x21, x24
  412af0:	b.ls	412a54 <ferror@plt+0xf1b4>  // b.plast
  412af4:	adrp	x27, 475000 <_bfd_std_section+0x3120>
  412af8:	b	412b28 <ferror@plt+0xf288>
  412afc:	cmp	w2, #0x7
  412b00:	b.hi	412f30 <ferror@plt+0xf690>  // b.pmore
  412b04:	ldr	x2, [x27, #752]
  412b08:	blr	x2
  412b0c:	mov	x2, x0
  412b10:	mov	w1, w2
  412b14:	mov	x0, x25
  412b18:	cbz	w2, 412f30 <ferror@plt+0xf690>
  412b1c:	bl	4037a0 <printf@plt>
  412b20:	cmp	x24, x21
  412b24:	b.cs	412a54 <ferror@plt+0xf1b4>  // b.hs, b.nlast
  412b28:	mov	x0, x24
  412b2c:	add	x24, x24, #0x4
  412b30:	sub	x1, x21, x0
  412b34:	cmp	x24, x21
  412b38:	sub	w2, w1, #0x1
  412b3c:	b.cs	412afc <ferror@plt+0xf25c>  // b.hs, b.nlast
  412b40:	mov	w1, #0x4                   	// #4
  412b44:	b	412b04 <ferror@plt+0xf264>
  412b48:	ldr	w1, [x28, #1656]
  412b4c:	ldr	w0, [x28, #1660]
  412b50:	cmp	w0, w1
  412b54:	b.cs	412e20 <ferror@plt+0xf580>  // b.hs, b.nlast
  412b58:	ldr	x1, [x28, #1648]
  412b5c:	add	w2, w0, #0x1
  412b60:	str	w2, [x28, #1660]
  412b64:	str	wzr, [x1, w0, uxtw #2]
  412b68:	b	412928 <ferror@plt+0xf088>
  412b6c:	ldr	w25, [sp, #144]
  412b70:	ubfiz	x0, x24, #2, #32
  412b74:	add	x2, x20, x0
  412b78:	str	x2, [sp, #168]
  412b7c:	mul	x1, x0, x25
  412b80:	add	x3, x2, x1
  412b84:	str	x3, [sp, #192]
  412b88:	cbz	w24, 412c04 <ferror@plt+0xf364>
  412b8c:	udiv	x0, x1, x0
  412b90:	cmp	x25, x0
  412b94:	b.ne	412bc0 <ferror@plt+0xf320>  // b.any
  412b98:	cmp	x20, x2
  412b9c:	ccmp	x21, x2, #0x0, ls  // ls = plast
  412ba0:	b.cc	412bc0 <ferror@plt+0xf320>  // b.lo, b.ul, b.last
  412ba4:	cmp	x2, x3
  412ba8:	ccmp	x21, x3, #0x0, ls  // ls = plast
  412bac:	b.cc	412bc0 <ferror@plt+0xf320>  // b.lo, b.ul, b.last
  412bb0:	adds	x1, x3, x1
  412bb4:	ccmp	x21, x1, #0x0, cc  // cc = lo, ul, last
  412bb8:	b.cs	412c04 <ferror@plt+0xf364>  // b.hs, b.nlast
  412bbc:	nop
  412bc0:	adrp	x1, 449000 <warn@@Base+0x79e8>
  412bc4:	mov	w2, #0x5                   	// #5
  412bc8:	add	x1, x1, #0x6b0
  412bcc:	mov	x0, #0x0                   	// #0
  412bd0:	bl	403700 <dcgettext@plt>
  412bd4:	ldr	x1, [x23, #16]
  412bd8:	b	412a6c <ferror@plt+0xf1cc>
  412bdc:	mov	x24, x20
  412be0:	b	412990 <ferror@plt+0xf0f0>
  412be4:	mov	x3, x28
  412be8:	mov	x0, x27
  412bec:	adrp	x2, 449000 <warn@@Base+0x79e8>
  412bf0:	mov	x1, #0x40                  	// #64
  412bf4:	add	x2, x2, #0x638
  412bf8:	bl	403160 <snprintf@plt>
  412bfc:	ldr	x4, [sp, #120]
  412c00:	b	412adc <ferror@plt+0xf23c>
  412c04:	ldr	x0, [x23, #16]
  412c08:	adrp	x1, 449000 <warn@@Base+0x79e8>
  412c0c:	add	x1, x1, #0x6e8
  412c10:	bl	4034a0 <strcmp@plt>
  412c14:	str	w0, [sp, #204]
  412c18:	ldr	w0, [sp, #104]
  412c1c:	cbnz	w0, 4133a8 <ferror@plt+0xfb08>
  412c20:	ldr	w0, [sp, #204]
  412c24:	adrp	x23, 472000 <_bfd_std_section+0x120>
  412c28:	add	x23, x23, #0x4f0
  412c2c:	cbnz	w0, 413388 <ferror@plt+0xfae8>
  412c30:	ldr	w2, [sp, #144]
  412c34:	mov	x0, x25
  412c38:	mov	x1, #0x88                  	// #136
  412c3c:	str	w2, [x23, #1664]
  412c40:	bl	403840 <xcalloc@plt>
  412c44:	str	x0, [sp, #176]
  412c48:	str	x0, [x23, #1672]
  412c4c:	cbz	w26, 413034 <ferror@plt+0xf794>
  412c50:	adrp	x0, 449000 <warn@@Base+0x79e8>
  412c54:	mov	x28, x22
  412c58:	add	x0, x0, #0x810
  412c5c:	mov	x25, x19
  412c60:	str	wzr, [sp, #112]
  412c64:	str	x0, [sp, #184]
  412c68:	b	412c9c <ferror@plt+0xf3fc>
  412c6c:	cmp	x21, x28
  412c70:	b.ls	412c84 <ferror@plt+0xf3e4>  // b.plast
  412c74:	sub	x1, x21, x28
  412c78:	sub	w0, w1, #0x1
  412c7c:	cmp	w0, #0x7
  412c80:	b.ls	412cc4 <ferror@plt+0xf424>  // b.plast
  412c84:	ldr	w0, [sp, #112]
  412c88:	add	w0, w0, #0x1
  412c8c:	str	w0, [sp, #112]
  412c90:	cmp	w26, w0
  412c94:	b.ls	41302c <ferror@plt+0xf78c>  // b.plast
  412c98:	ldr	x28, [sp, #120]
  412c9c:	mov	x23, x25
  412ca0:	add	x25, x25, #0x8
  412ca4:	cmp	x25, x21
  412ca8:	b.ls	412e84 <ferror@plt+0xf5e4>  // b.plast
  412cac:	stp	xzr, xzr, [sp, #208]
  412cb0:	add	x0, x28, #0x4
  412cb4:	str	x0, [sp, #120]
  412cb8:	cmp	x0, x21
  412cbc:	b.cs	412c6c <ferror@plt+0xf3cc>  // b.hs, b.nlast
  412cc0:	mov	w1, #0x4                   	// #4
  412cc4:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  412cc8:	mov	x0, x28
  412ccc:	add	x28, x2, #0x2f0
  412cd0:	ldr	x2, [x2, #752]
  412cd4:	blr	x2
  412cd8:	mov	x3, x0
  412cdc:	mov	w5, w0
  412ce0:	cbz	w0, 412c84 <ferror@plt+0xf3e4>
  412ce4:	ldr	w0, [sp, #144]
  412ce8:	cmp	w3, w0
  412cec:	b.hi	4135a4 <ferror@plt+0xfd04>  // b.pmore
  412cf0:	ldr	w0, [sp, #104]
  412cf4:	cbnz	w0, 412ea0 <ferror@plt+0xf600>
  412cf8:	cmp	x25, x21
  412cfc:	b.cs	413634 <ferror@plt+0xfd94>  // b.hs, b.nlast
  412d00:	sub	w3, w3, #0x1
  412d04:	mov	w0, #0x88                  	// #136
  412d08:	ldr	x2, [sp, #176]
  412d0c:	umull	x0, w3, w0
  412d10:	mul	w23, w3, w24
  412d14:	ldur	x1, [x25, #-8]
  412d18:	add	x3, x2, x0
  412d1c:	str	x1, [x2, x0]
  412d20:	lsl	w23, w23, #2
  412d24:	ldr	x0, [sp, #168]
  412d28:	str	x3, [sp, #152]
  412d2c:	adds	x23, x0, x23
  412d30:	ccmp	x21, x23, #0x0, cc  // cc = lo, ul, last
  412d34:	b.cc	412f5c <ferror@plt+0xf6bc>  // b.lo, b.ul, b.last
  412d38:	cbz	w24, 412c84 <ferror@plt+0xf3e4>
  412d3c:	adrp	x0, 449000 <warn@@Base+0x79e8>
  412d40:	mov	w27, #0x0                   	// #0
  412d44:	add	x0, x0, #0x808
  412d48:	str	x0, [sp, #160]
  412d4c:	b	412dbc <ferror@plt+0xf51c>
  412d50:	cmp	x21, x0
  412d54:	mov	w6, #0x0                   	// #0
  412d58:	b.ls	412d6c <ferror@plt+0xf4cc>  // b.plast
  412d5c:	sub	x1, x21, x0
  412d60:	sub	w7, w1, #0x1
  412d64:	cmp	w7, #0x7
  412d68:	b.ls	412dd8 <ferror@plt+0xf538>  // b.plast
  412d6c:	ldr	w0, [sp, #104]
  412d70:	cbnz	w0, 412df4 <ferror@plt+0xf554>
  412d74:	add	x5, x20, x5
  412d78:	add	x0, x20, x2
  412d7c:	cmp	x21, x5
  412d80:	b.hi	412e3c <ferror@plt+0xf59c>  // b.pmore
  412d84:	cmp	x21, x0
  412d88:	b.ls	412e98 <ferror@plt+0xf5f8>  // b.plast
  412d8c:	sub	x2, x21, x0
  412d90:	mov	w1, #0x0                   	// #0
  412d94:	sub	w5, w2, #0x1
  412d98:	cmp	w5, #0x7
  412d9c:	b.ls	413660 <ferror@plt+0xfdc0>  // b.plast
  412da0:	ldr	x0, [sp, #152]
  412da4:	mov	w6, w6
  412da8:	add	x1, x0, w1, uxtw #3
  412dac:	str	x6, [x1, #8]
  412db0:	add	w27, w27, #0x1
  412db4:	cmp	w24, w27
  412db8:	b.ls	412e0c <ferror@plt+0xf56c>  // b.plast
  412dbc:	lsl	w2, w27, #2
  412dc0:	add	x5, x2, #0x4
  412dc4:	add	x0, x23, x2
  412dc8:	add	x1, x23, x5
  412dcc:	cmp	x21, x1
  412dd0:	b.ls	412d50 <ferror@plt+0xf4b0>  // b.plast
  412dd4:	mov	w1, #0x4                   	// #4
  412dd8:	ldr	x6, [x28]
  412ddc:	stp	x2, x5, [sp, #128]
  412de0:	blr	x6
  412de4:	mov	w6, w0
  412de8:	ldr	w0, [sp, #104]
  412dec:	ldp	x2, x5, [sp, #128]
  412df0:	cbz	w0, 412d74 <ferror@plt+0xf4d4>
  412df4:	ldr	x0, [sp, #160]
  412df8:	mov	w1, w6
  412dfc:	add	w27, w27, #0x1
  412e00:	bl	4037a0 <printf@plt>
  412e04:	cmp	w24, w27
  412e08:	b.hi	412dbc <ferror@plt+0xf51c>  // b.pmore
  412e0c:	ldr	w0, [sp, #104]
  412e10:	cbz	w0, 412c84 <ferror@plt+0xf3e4>
  412e14:	mov	w0, #0xa                   	// #10
  412e18:	bl	403800 <putchar@plt>
  412e1c:	b	412c84 <ferror@plt+0xf3e4>
  412e20:	adrp	x1, 449000 <warn@@Base+0x79e8>
  412e24:	add	x1, x1, #0x648
  412e28:	mov	w2, #0x5                   	// #5
  412e2c:	mov	x0, #0x0                   	// #0
  412e30:	bl	403700 <dcgettext@plt>
  412e34:	bl	441040 <error@@Base>
  412e38:	b	412928 <ferror@plt+0xf088>
  412e3c:	mov	w1, #0x4                   	// #4
  412e40:	ldr	x2, [x28]
  412e44:	str	w6, [sp, #128]
  412e48:	blr	x2
  412e4c:	mov	x5, x0
  412e50:	ldr	w6, [sp, #128]
  412e54:	cmp	w0, #0x7
  412e58:	mov	w1, w0
  412e5c:	b.ls	412da0 <ferror@plt+0xf500>  // b.plast
  412e60:	ldr	x1, [sp, #184]
  412e64:	mov	w2, #0x5                   	// #5
  412e68:	mov	x0, #0x0                   	// #0
  412e6c:	str	x5, [sp, #128]
  412e70:	bl	403700 <dcgettext@plt>
  412e74:	ldr	x5, [sp, #128]
  412e78:	mov	w1, w5
  412e7c:	bl	441618 <warn@@Base>
  412e80:	b	412db0 <ferror@plt+0xf510>
  412e84:	add	x2, sp, #0xd8
  412e88:	add	x1, sp, #0xd0
  412e8c:	mov	x0, x23
  412e90:	bl	441a98 <warn@@Base+0x480>
  412e94:	b	412cb0 <ferror@plt+0xf410>
  412e98:	mov	w1, #0x0                   	// #0
  412e9c:	b	412da0 <ferror@plt+0xf500>
  412ea0:	sub	w0, w3, #0x1
  412ea4:	str	w0, [sp, #128]
  412ea8:	mul	w23, w24, w0
  412eac:	ldr	x0, [sp, #168]
  412eb0:	lsl	w23, w23, #2
  412eb4:	adds	x23, x0, x23
  412eb8:	ccmp	x21, x23, #0x0, cc  // cc = lo, ul, last
  412ebc:	b.cc	412f5c <ferror@plt+0xf6bc>  // b.lo, b.ul, b.last
  412ec0:	adrp	x1, 449000 <warn@@Base+0x79e8>
  412ec4:	mov	w2, #0x5                   	// #5
  412ec8:	add	x1, x1, #0x7f8
  412ecc:	mov	x0, #0x0                   	// #0
  412ed0:	bl	403700 <dcgettext@plt>
  412ed4:	mov	x4, x0
  412ed8:	ldp	x3, x7, [sp, #208]
  412edc:	cbnz	x3, 412f98 <ferror@plt+0xf6f8>
  412ee0:	add	x27, sp, #0xe0
  412ee4:	mov	x3, x7
  412ee8:	mov	x0, x27
  412eec:	adrp	x2, 449000 <warn@@Base+0x79e8>
  412ef0:	mov	x1, #0x40                  	// #64
  412ef4:	add	x2, x2, #0x638
  412ef8:	str	x4, [sp, #136]
  412efc:	bl	403160 <snprintf@plt>
  412f00:	ldr	x4, [sp, #136]
  412f04:	mov	x2, x27
  412f08:	ldr	w1, [sp, #112]
  412f0c:	mov	x0, x4
  412f10:	bl	4037a0 <printf@plt>
  412f14:	cbz	w24, 412e14 <ferror@plt+0xf574>
  412f18:	ldr	w1, [sp, #128]
  412f1c:	mov	w0, #0x88                  	// #136
  412f20:	ldr	x2, [sp, #176]
  412f24:	umaddl	x0, w1, w0, x2
  412f28:	str	x0, [sp, #152]
  412f2c:	b	412d3c <ferror@plt+0xf49c>
  412f30:	mov	w0, #0xa                   	// #10
  412f34:	bl	403800 <putchar@plt>
  412f38:	b	412928 <ferror@plt+0xf088>
  412f3c:	mov	w2, #0x5                   	// #5
  412f40:	adrp	x1, 449000 <warn@@Base+0x79e8>
  412f44:	mov	x0, #0x0                   	// #0
  412f48:	add	x1, x1, #0x850
  412f4c:	bl	403700 <dcgettext@plt>
  412f50:	mov	w1, w25
  412f54:	bl	4037a0 <printf@plt>
  412f58:	b	412948 <ferror@plt+0xf0a8>
  412f5c:	mov	w2, #0x5                   	// #5
  412f60:	adrp	x1, 449000 <warn@@Base+0x79e8>
  412f64:	mov	x0, #0x0                   	// #0
  412f68:	add	x1, x1, #0x7b8
  412f6c:	str	w5, [sp, #104]
  412f70:	bl	403700 <dcgettext@plt>
  412f74:	ldr	w5, [sp, #104]
  412f78:	mov	w2, w24
  412f7c:	mov	w1, w5
  412f80:	bl	441618 <warn@@Base>
  412f84:	mov	w0, #0x0                   	// #0
  412f88:	ldp	x21, x22, [sp, #32]
  412f8c:	ldp	x25, x26, [sp, #64]
  412f90:	ldp	x27, x28, [sp, #80]
  412f94:	b	412898 <ferror@plt+0xeff8>
  412f98:	add	x27, sp, #0xe0
  412f9c:	mov	x1, #0x40                  	// #64
  412fa0:	mov	x0, x27
  412fa4:	adrp	x2, 449000 <warn@@Base+0x79e8>
  412fa8:	add	x2, x2, #0x638
  412fac:	str	x4, [sp, #136]
  412fb0:	str	x7, [sp, #152]
  412fb4:	bl	403160 <snprintf@plt>
  412fb8:	ldr	x7, [sp, #152]
  412fbc:	mov	w1, #0x40                  	// #64
  412fc0:	adrp	x2, 449000 <warn@@Base+0x79e8>
  412fc4:	sub	w1, w1, w0
  412fc8:	add	x2, x2, #0x640
  412fcc:	add	x0, x27, w0, sxtw
  412fd0:	mov	x3, x7
  412fd4:	bl	403160 <snprintf@plt>
  412fd8:	ldr	x4, [sp, #136]
  412fdc:	b	412f04 <ferror@plt+0xf664>
  412fe0:	adrp	x3, 472000 <_bfd_std_section+0x120>
  412fe4:	add	x28, x3, #0x4f0
  412fe8:	subs	x2, x21, x20
  412fec:	add	x1, x2, #0x3
  412ff0:	ldr	x0, [x28, #1648]
  412ff4:	csel	x1, x1, x2, mi  // mi = first
  412ff8:	asr	x1, x1, #2
  412ffc:	cbz	x0, 4134bc <ferror@plt+0xfc1c>
  413000:	ldr	w2, [x28, #1660]
  413004:	add	w1, w2, w1
  413008:	str	w1, [x28, #1656]
  41300c:	ubfiz	x1, x1, #2, #32
  413010:	bl	4031f0 <xrealloc@plt>
  413014:	str	x0, [x28, #1648]
  413018:	cbnz	w26, 412900 <ferror@plt+0xf060>
  41301c:	b	412730 <ferror@plt+0xee90>
  413020:	ldr	x0, [sp, #216]
  413024:	cbnz	x0, 412968 <ferror@plt+0xf0c8>
  413028:	b	412928 <ferror@plt+0xf088>
  41302c:	ldr	w0, [sp, #104]
  413030:	cbnz	w0, 41308c <ferror@plt+0xf7ec>
  413034:	cbz	w24, 4131a4 <ferror@plt+0xf904>
  413038:	mov	w23, #0x0                   	// #0
  41303c:	adrp	x25, 475000 <_bfd_std_section+0x3120>
  413040:	b	413064 <ferror@plt+0xf7c4>
  413044:	subs	x1, x21, x0
  413048:	sub	w2, w1, #0x1
  41304c:	b.ls	413058 <ferror@plt+0xf7b8>  // b.plast
  413050:	cmp	w2, #0x7
  413054:	b.ls	413080 <ferror@plt+0xf7e0>  // b.plast
  413058:	add	w23, w23, #0x1
  41305c:	cmp	w24, w23
  413060:	b.ls	4131a4 <ferror@plt+0xf904>  // b.plast
  413064:	lsl	w0, w23, #2
  413068:	mov	w1, #0x4                   	// #4
  41306c:	add	x2, x0, #0x4
  413070:	add	x0, x20, x0
  413074:	add	x2, x20, x2
  413078:	cmp	x21, x2
  41307c:	b.ls	413044 <ferror@plt+0xf7a4>  // b.plast
  413080:	ldr	x2, [x25, #752]
  413084:	blr	x2
  413088:	b	413058 <ferror@plt+0xf7b8>
  41308c:	adrp	x0, 449000 <warn@@Base+0x79e8>
  413090:	add	x0, x0, #0x720
  413094:	str	x0, [sp, #112]
  413098:	mov	w0, #0xa                   	// #10
  41309c:	bl	403800 <putchar@plt>
  4130a0:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4130a4:	add	x1, x1, #0x840
  4130a8:	mov	w2, #0x5                   	// #5
  4130ac:	mov	x0, #0x0                   	// #0
  4130b0:	bl	403700 <dcgettext@plt>
  4130b4:	bl	4037a0 <printf@plt>
  4130b8:	ldr	w0, [sp, #204]
  4130bc:	cbnz	w0, 413618 <ferror@plt+0xfd78>
  4130c0:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4130c4:	add	x1, x1, #0x708
  4130c8:	mov	w2, #0x5                   	// #5
  4130cc:	mov	x0, #0x0                   	// #0
  4130d0:	bl	403700 <dcgettext@plt>
  4130d4:	mov	x1, x0
  4130d8:	ldr	x0, [sp, #112]
  4130dc:	bl	4037a0 <printf@plt>
  4130e0:	cbz	w24, 41354c <ferror@plt+0xfcac>
  4130e4:	ldr	w0, [sp, #104]
  4130e8:	cbz	w0, 413038 <ferror@plt+0xf798>
  4130ec:	adrp	x25, 472000 <_bfd_std_section+0x120>
  4130f0:	add	x25, x25, #0x4f0
  4130f4:	adrp	x23, 449000 <warn@@Base+0x79e8>
  4130f8:	adrp	x27, 449000 <warn@@Base+0x79e8>
  4130fc:	add	x25, x25, #0x660
  413100:	add	x23, x23, #0x738
  413104:	add	x27, x27, #0x730
  413108:	mov	w28, #0x0                   	// #0
  41310c:	b	41314c <ferror@plt+0xf8ac>
  413110:	sub	x1, x21, x0
  413114:	cmp	x21, x0
  413118:	sub	w2, w1, #0x1
  41311c:	mov	w3, #0x0                   	// #0
  413120:	b.hi	413198 <ferror@plt+0xf8f8>  // b.pmore
  413124:	mov	x1, #0x10                  	// #16
  413128:	mov	x2, x27
  41312c:	mov	x0, x25
  413130:	bl	403160 <snprintf@plt>
  413134:	mov	x1, x25
  413138:	add	w28, w28, #0x1
  41313c:	mov	x0, x23
  413140:	bl	4037a0 <printf@plt>
  413144:	cmp	w24, w28
  413148:	b.ls	41354c <ferror@plt+0xfcac>  // b.plast
  41314c:	lsl	w0, w28, #2
  413150:	mov	w1, #0x4                   	// #4
  413154:	add	x2, x0, #0x4
  413158:	add	x0, x20, x0
  41315c:	add	x2, x20, x2
  413160:	cmp	x21, x2
  413164:	b.ls	413110 <ferror@plt+0xf870>  // b.plast
  413168:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41316c:	ldr	x2, [x2, #752]
  413170:	blr	x2
  413174:	sub	w2, w0, #0x1
  413178:	adrp	x1, 450000 <warn@@Base+0xe9e8>
  41317c:	add	x1, x1, #0x7f0
  413180:	add	x1, x1, #0xa10
  413184:	mov	w3, w0
  413188:	cmp	w2, #0x7
  41318c:	b.hi	413124 <ferror@plt+0xf884>  // b.pmore
  413190:	ldr	x1, [x1, w2, uxtw #3]
  413194:	b	413138 <ferror@plt+0xf898>
  413198:	cmp	w2, #0x7
  41319c:	b.hi	413124 <ferror@plt+0xf884>  // b.pmore
  4131a0:	b	413168 <ferror@plt+0xf8c8>
  4131a4:	cbz	w26, 412730 <ferror@plt+0xee90>
  4131a8:	adrp	x0, 449000 <warn@@Base+0x79e8>
  4131ac:	mov	w23, #0x0                   	// #0
  4131b0:	add	x0, x0, #0x810
  4131b4:	str	x0, [sp, #144]
  4131b8:	b	4131e4 <ferror@plt+0xf944>
  4131bc:	cmp	x21, x22
  4131c0:	b.ls	4131d4 <ferror@plt+0xf934>  // b.plast
  4131c4:	sub	x1, x21, x22
  4131c8:	sub	w0, w1, #0x1
  4131cc:	cmp	w0, #0x7
  4131d0:	b.ls	413208 <ferror@plt+0xf968>  // b.plast
  4131d4:	add	w23, w23, #0x1
  4131d8:	cmp	w26, w23
  4131dc:	b.ls	41293c <ferror@plt+0xf09c>  // b.plast
  4131e0:	mov	x22, x25
  4131e4:	mov	x0, x19
  4131e8:	add	x19, x19, #0x8
  4131ec:	cmp	x19, x21
  4131f0:	b.ls	41335c <ferror@plt+0xfabc>  // b.plast
  4131f4:	stp	xzr, xzr, [sp, #208]
  4131f8:	add	x25, x22, #0x4
  4131fc:	cmp	x25, x21
  413200:	b.cs	4131bc <ferror@plt+0xf91c>  // b.hs, b.nlast
  413204:	mov	w1, #0x4                   	// #4
  413208:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41320c:	add	x28, x2, #0x2f0
  413210:	mov	x0, x22
  413214:	ldr	x2, [x2, #752]
  413218:	blr	x2
  41321c:	cbz	w0, 4131d4 <ferror@plt+0xf934>
  413220:	sub	w5, w0, #0x1
  413224:	ldr	x0, [sp, #192]
  413228:	mul	w22, w5, w24
  41322c:	lsl	w22, w22, #2
  413230:	add	x22, x0, x22
  413234:	ldr	w0, [sp, #104]
  413238:	cbnz	w0, 4134d8 <ferror@plt+0xfc38>
  41323c:	cbz	w24, 4131d4 <ferror@plt+0xf934>
  413240:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413244:	add	x1, x1, #0x808
  413248:	str	x1, [sp, #136]
  41324c:	mov	w0, #0x88                  	// #136
  413250:	ldr	x1, [sp, #176]
  413254:	mov	w27, #0x0                   	// #0
  413258:	umaddl	x0, w5, w0, x1
  41325c:	str	x0, [sp, #128]
  413260:	b	4132d0 <ferror@plt+0xfa30>
  413264:	cmp	x21, x0
  413268:	mov	w6, #0x0                   	// #0
  41326c:	b.ls	413280 <ferror@plt+0xf9e0>  // b.plast
  413270:	sub	x1, x21, x0
  413274:	sub	w7, w1, #0x1
  413278:	cmp	w7, #0x7
  41327c:	b.ls	4132ec <ferror@plt+0xfa4c>  // b.plast
  413280:	ldr	w0, [sp, #104]
  413284:	cbnz	w0, 41334c <ferror@plt+0xfaac>
  413288:	add	x5, x20, x5
  41328c:	add	x0, x20, x2
  413290:	cmp	x21, x5
  413294:	b.hi	413304 <ferror@plt+0xfa64>  // b.pmore
  413298:	cmp	x21, x0
  41329c:	b.ls	41336c <ferror@plt+0xfacc>  // b.plast
  4132a0:	sub	x2, x21, x0
  4132a4:	mov	w1, #0x0                   	// #0
  4132a8:	sub	w5, w2, #0x1
  4132ac:	cmp	w5, #0x7
  4132b0:	b.ls	413650 <ferror@plt+0xfdb0>  // b.plast
  4132b4:	ldr	x0, [sp, #128]
  4132b8:	mov	w6, w6
  4132bc:	add	x1, x0, w1, uxtw #3
  4132c0:	str	x6, [x1, #72]
  4132c4:	add	w27, w27, #0x1
  4132c8:	cmp	w24, w27
  4132cc:	b.ls	413374 <ferror@plt+0xfad4>  // b.plast
  4132d0:	lsl	w2, w27, #2
  4132d4:	add	x5, x2, #0x4
  4132d8:	add	x0, x22, x2
  4132dc:	add	x1, x22, x5
  4132e0:	cmp	x21, x1
  4132e4:	b.ls	413264 <ferror@plt+0xf9c4>  // b.plast
  4132e8:	mov	w1, #0x4                   	// #4
  4132ec:	ldr	x6, [x28]
  4132f0:	stp	x2, x5, [sp, #112]
  4132f4:	blr	x6
  4132f8:	mov	w6, w0
  4132fc:	ldp	x2, x5, [sp, #112]
  413300:	b	413280 <ferror@plt+0xf9e0>
  413304:	mov	w1, #0x4                   	// #4
  413308:	ldr	x2, [x28]
  41330c:	str	w6, [sp, #112]
  413310:	blr	x2
  413314:	mov	x5, x0
  413318:	ldr	w6, [sp, #112]
  41331c:	cmp	w0, #0x7
  413320:	mov	w1, w0
  413324:	b.ls	4132b4 <ferror@plt+0xfa14>  // b.plast
  413328:	ldr	x1, [sp, #144]
  41332c:	mov	w2, #0x5                   	// #5
  413330:	mov	x0, #0x0                   	// #0
  413334:	str	x5, [sp, #112]
  413338:	bl	403700 <dcgettext@plt>
  41333c:	ldr	x5, [sp, #112]
  413340:	mov	w1, w5
  413344:	bl	441618 <warn@@Base>
  413348:	b	4132c4 <ferror@plt+0xfa24>
  41334c:	ldr	x0, [sp, #136]
  413350:	mov	w1, w6
  413354:	bl	4037a0 <printf@plt>
  413358:	b	4132c4 <ferror@plt+0xfa24>
  41335c:	add	x2, sp, #0xd8
  413360:	add	x1, sp, #0xd0
  413364:	bl	441a98 <warn@@Base+0x480>
  413368:	b	4131f8 <ferror@plt+0xf958>
  41336c:	mov	w1, #0x0                   	// #0
  413370:	b	4132b4 <ferror@plt+0xfa14>
  413374:	ldr	w0, [sp, #104]
  413378:	cbz	w0, 4131d4 <ferror@plt+0xf934>
  41337c:	mov	w0, #0xa                   	// #10
  413380:	bl	403800 <putchar@plt>
  413384:	b	4131d4 <ferror@plt+0xf934>
  413388:	ldr	w2, [sp, #144]
  41338c:	mov	x0, x25
  413390:	mov	x1, #0x88                  	// #136
  413394:	str	w2, [x23, #1680]
  413398:	bl	403840 <xcalloc@plt>
  41339c:	str	x0, [sp, #176]
  4133a0:	str	x0, [x23, #1688]
  4133a4:	b	412c4c <ferror@plt+0xf3ac>
  4133a8:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4133ac:	add	x1, x1, #0x6f8
  4133b0:	mov	w2, #0x5                   	// #5
  4133b4:	mov	x0, #0x0                   	// #0
  4133b8:	bl	403700 <dcgettext@plt>
  4133bc:	bl	4037a0 <printf@plt>
  4133c0:	ldr	w0, [sp, #204]
  4133c4:	cbnz	w0, 413588 <ferror@plt+0xfce8>
  4133c8:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4133cc:	add	x1, x1, #0x708
  4133d0:	mov	w2, #0x5                   	// #5
  4133d4:	mov	x0, #0x0                   	// #0
  4133d8:	bl	403700 <dcgettext@plt>
  4133dc:	mov	x1, x0
  4133e0:	adrp	x0, 449000 <warn@@Base+0x79e8>
  4133e4:	adrp	x23, 449000 <warn@@Base+0x79e8>
  4133e8:	add	x0, x0, #0x720
  4133ec:	add	x23, x23, #0x738
  4133f0:	mov	w25, #0x0                   	// #0
  4133f4:	str	x0, [sp, #112]
  4133f8:	bl	4037a0 <printf@plt>
  4133fc:	cbz	w24, 4134a8 <ferror@plt+0xfc08>
  413400:	adrp	x27, 472000 <_bfd_std_section+0x120>
  413404:	add	x27, x27, #0x4f0
  413408:	adrp	x28, 449000 <warn@@Base+0x79e8>
  41340c:	add	x27, x27, #0x660
  413410:	add	x28, x28, #0x730
  413414:	b	41345c <ferror@plt+0xfbbc>
  413418:	sub	x1, x21, x0
  41341c:	cmp	x21, x0
  413420:	sub	w2, w1, #0x1
  413424:	mov	w3, #0x0                   	// #0
  413428:	b.ls	413434 <ferror@plt+0xfb94>  // b.plast
  41342c:	cmp	w2, #0x7
  413430:	b.ls	413478 <ferror@plt+0xfbd8>  // b.plast
  413434:	mov	x1, #0x10                  	// #16
  413438:	mov	x2, x28
  41343c:	mov	x0, x27
  413440:	bl	403160 <snprintf@plt>
  413444:	mov	x1, x27
  413448:	add	w25, w25, #0x1
  41344c:	mov	x0, x23
  413450:	bl	4037a0 <printf@plt>
  413454:	cmp	w24, w25
  413458:	b.eq	4134a8 <ferror@plt+0xfc08>  // b.none
  41345c:	lsl	w0, w25, #2
  413460:	mov	w1, #0x4                   	// #4
  413464:	add	x2, x0, #0x4
  413468:	add	x0, x20, x0
  41346c:	add	x2, x20, x2
  413470:	cmp	x21, x2
  413474:	b.ls	413418 <ferror@plt+0xfb78>  // b.plast
  413478:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41347c:	ldr	x2, [x2, #752]
  413480:	blr	x2
  413484:	sub	w2, w0, #0x1
  413488:	adrp	x1, 450000 <warn@@Base+0xe9e8>
  41348c:	add	x1, x1, #0x7f0
  413490:	add	x1, x1, #0xa10
  413494:	mov	w3, w0
  413498:	cmp	w2, #0x7
  41349c:	b.hi	413434 <ferror@plt+0xfb94>  // b.pmore
  4134a0:	ldr	x1, [x1, w2, uxtw #3]
  4134a4:	b	413448 <ferror@plt+0xfba8>
  4134a8:	mov	w0, #0xa                   	// #10
  4134ac:	str	xzr, [sp, #176]
  4134b0:	bl	403800 <putchar@plt>
  4134b4:	cbnz	w26, 412c50 <ferror@plt+0xf3b0>
  4134b8:	b	413098 <ferror@plt+0xf7f8>
  4134bc:	ubfiz	x0, x1, #2, #32
  4134c0:	str	w1, [x28, #1656]
  4134c4:	str	wzr, [x28, #1660]
  4134c8:	bl	4032a0 <xmalloc@plt>
  4134cc:	str	x0, [x28, #1648]
  4134d0:	cbnz	w26, 412900 <ferror@plt+0xf060>
  4134d4:	b	412730 <ferror@plt+0xee90>
  4134d8:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4134dc:	mov	w2, #0x5                   	// #5
  4134e0:	add	x1, x1, #0x7f8
  4134e4:	mov	x0, #0x0                   	// #0
  4134e8:	str	w5, [sp, #112]
  4134ec:	bl	403700 <dcgettext@plt>
  4134f0:	ldp	x3, x7, [sp, #208]
  4134f4:	mov	x4, x0
  4134f8:	ldr	w5, [sp, #112]
  4134fc:	cbnz	x3, 4135cc <ferror@plt+0xfd2c>
  413500:	add	x27, sp, #0xe0
  413504:	mov	x3, x7
  413508:	mov	x0, x27
  41350c:	adrp	x2, 449000 <warn@@Base+0x79e8>
  413510:	mov	x1, #0x40                  	// #64
  413514:	add	x2, x2, #0x638
  413518:	str	w5, [sp, #112]
  41351c:	str	x4, [sp, #120]
  413520:	bl	403160 <snprintf@plt>
  413524:	ldr	w5, [sp, #112]
  413528:	ldr	x4, [sp, #120]
  41352c:	mov	x2, x27
  413530:	mov	x0, x4
  413534:	mov	w1, w23
  413538:	str	w5, [sp, #112]
  41353c:	bl	4037a0 <printf@plt>
  413540:	ldr	w5, [sp, #112]
  413544:	cbnz	w24, 413240 <ferror@plt+0xf9a0>
  413548:	b	41337c <ferror@plt+0xfadc>
  41354c:	mov	w0, #0xa                   	// #10
  413550:	bl	403800 <putchar@plt>
  413554:	cbnz	w26, 4131a8 <ferror@plt+0xf908>
  413558:	b	412948 <ferror@plt+0xf0a8>
  41355c:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413560:	add	x1, x1, #0x5d8
  413564:	mov	w2, #0x5                   	// #5
  413568:	mov	x0, #0x0                   	// #0
  41356c:	bl	403700 <dcgettext@plt>
  413570:	bl	441618 <warn@@Base>
  413574:	mov	w0, #0x0                   	// #0
  413578:	ldp	x21, x22, [sp, #32]
  41357c:	ldp	x25, x26, [sp, #64]
  413580:	ldp	x27, x28, [sp, #80]
  413584:	b	412898 <ferror@plt+0xeff8>
  413588:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41358c:	add	x1, x1, #0x718
  413590:	mov	w2, #0x5                   	// #5
  413594:	mov	x0, #0x0                   	// #0
  413598:	bl	403700 <dcgettext@plt>
  41359c:	mov	x1, x0
  4135a0:	b	4133e0 <ferror@plt+0xfb40>
  4135a4:	mov	w2, #0x5                   	// #5
  4135a8:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4135ac:	mov	x0, #0x0                   	// #0
  4135b0:	add	x1, x1, #0x740
  4135b4:	str	x3, [sp, #104]
  4135b8:	bl	403700 <dcgettext@plt>
  4135bc:	ldr	x3, [sp, #104]
  4135c0:	ldr	w2, [sp, #144]
  4135c4:	mov	w1, w3
  4135c8:	b	412f80 <ferror@plt+0xf6e0>
  4135cc:	add	x27, sp, #0xe0
  4135d0:	mov	x1, #0x40                  	// #64
  4135d4:	mov	x0, x27
  4135d8:	adrp	x2, 449000 <warn@@Base+0x79e8>
  4135dc:	add	x2, x2, #0x638
  4135e0:	str	w5, [sp, #112]
  4135e4:	stp	x4, x7, [sp, #120]
  4135e8:	bl	403160 <snprintf@plt>
  4135ec:	mov	w1, #0x40                  	// #64
  4135f0:	ldr	x7, [sp, #128]
  4135f4:	sub	w1, w1, w0
  4135f8:	adrp	x2, 449000 <warn@@Base+0x79e8>
  4135fc:	add	x0, x27, w0, sxtw
  413600:	add	x2, x2, #0x640
  413604:	mov	x3, x7
  413608:	bl	403160 <snprintf@plt>
  41360c:	ldr	w5, [sp, #112]
  413610:	ldr	x4, [sp, #120]
  413614:	b	41352c <ferror@plt+0xfc8c>
  413618:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41361c:	add	x1, x1, #0x718
  413620:	mov	w2, #0x5                   	// #5
  413624:	mov	x0, #0x0                   	// #0
  413628:	bl	403700 <dcgettext@plt>
  41362c:	mov	x1, x0
  413630:	b	4130d8 <ferror@plt+0xf838>
  413634:	mov	w2, #0x5                   	// #5
  413638:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41363c:	mov	x0, #0x0                   	// #0
  413640:	add	x1, x1, #0x780
  413644:	bl	403700 <dcgettext@plt>
  413648:	mov	x1, x23
  41364c:	b	412a6c <ferror@plt+0xf1cc>
  413650:	mov	w1, w2
  413654:	b	413308 <ferror@plt+0xfa68>
  413658:	mov	w1, w20
  41365c:	b	4126d4 <ferror@plt+0xee34>
  413660:	mov	w1, w2
  413664:	b	412e40 <ferror@plt+0xf5a0>
  413668:	mov	w1, #0x1                   	// #1
  41366c:	b	4125a0 <ferror@plt+0xed00>
  413670:	stp	x29, x30, [sp, #-80]!
  413674:	mov	x29, sp
  413678:	stp	x19, x20, [sp, #16]
  41367c:	mul	x19, x0, x2
  413680:	cbz	w3, 413738 <ferror@plt+0xfe98>
  413684:	adrp	x4, 470000 <memcpy@GLIBC_2.17>
  413688:	add	x4, x4, #0xbf0
  41368c:	ldr	x0, [x4, #4064]
  413690:	cbz	x0, 413770 <ferror@plt+0xfed0>
  413694:	mov	x5, #0x24                  	// #36
  413698:	mov	w20, #0x22                  	// #34
  41369c:	cbz	x1, 4136a8 <ferror@plt+0xfe08>
  4136a0:	ldr	x1, [x1, #56]
  4136a4:	add	x19, x19, x1
  4136a8:	lsl	x1, x5, #3
  4136ac:	sub	x1, x1, x5
  4136b0:	add	x1, x4, x1, lsl #4
  4136b4:	ldr	x1, [x1, #48]
  4136b8:	cmp	x1, x19
  4136bc:	b.ls	41378c <ferror@plt+0xfeec>  // b.plast
  4136c0:	mov	w1, w20
  4136c4:	lsl	x20, x1, #3
  4136c8:	sub	x20, x20, x1
  4136cc:	add	x20, x4, x20, lsl #4
  4136d0:	ldr	x1, [x20, #32]
  4136d4:	cbz	x1, 413838 <ferror@plt+0xff98>
  4136d8:	adrp	x3, 475000 <_bfd_std_section+0x3120>
  4136dc:	mov	w1, w2
  4136e0:	str	x21, [sp, #32]
  4136e4:	add	x0, x0, x19
  4136e8:	ldr	x2, [x3, #752]
  4136ec:	blr	x2
  4136f0:	ldp	x2, x1, [x20, #40]
  4136f4:	sub	x21, x0, x2
  4136f8:	cmp	x1, x21
  4136fc:	b.ls	413858 <ferror@plt+0xffb8>  // b.plast
  413700:	ldr	x19, [x20, #32]
  413704:	add	x2, x2, x1
  413708:	sub	x20, x2, x0
  41370c:	add	x19, x19, x21
  413710:	mov	x1, x20
  413714:	mov	x0, x19
  413718:	bl	403020 <strnlen@plt>
  41371c:	cmp	x20, x0
  413720:	b.eq	413900 <ferror@plt+0x10060>  // b.none
  413724:	ldr	x21, [sp, #32]
  413728:	mov	x0, x19
  41372c:	ldp	x19, x20, [sp, #16]
  413730:	ldp	x29, x30, [sp], #80
  413734:	ret
  413738:	adrp	x4, 470000 <memcpy@GLIBC_2.17>
  41373c:	add	x4, x4, #0xbf0
  413740:	ldr	x0, [x4, #3952]
  413744:	cbz	x0, 413754 <ferror@plt+0xfeb4>
  413748:	mov	x5, #0x23                  	// #35
  41374c:	mov	w20, #0xa                   	// #10
  413750:	b	41369c <ferror@plt+0xfdfc>
  413754:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413758:	mov	w2, #0x5                   	// #5
  41375c:	add	x1, x1, #0x898
  413760:	mov	x0, #0x0                   	// #0
  413764:	bl	403700 <dcgettext@plt>
  413768:	mov	x19, x0
  41376c:	b	413728 <ferror@plt+0xfe88>
  413770:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413774:	mov	w2, #0x5                   	// #5
  413778:	add	x1, x1, #0x870
  41377c:	mov	x0, #0x0                   	// #0
  413780:	bl	403700 <dcgettext@plt>
  413784:	mov	x19, x0
  413788:	b	413728 <ferror@plt+0xfe88>
  41378c:	mov	w2, #0x5                   	// #5
  413790:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413794:	mov	x0, #0x0                   	// #0
  413798:	add	x1, x1, #0x8b8
  41379c:	str	x21, [sp, #32]
  4137a0:	bl	403700 <dcgettext@plt>
  4137a4:	adrp	x4, 472000 <_bfd_std_section+0x120>
  4137a8:	add	x4, x4, #0x4f0
  4137ac:	add	x20, x4, #0x180
  4137b0:	mov	x21, x0
  4137b4:	adrp	x3, 447000 <warn@@Base+0x59e8>
  4137b8:	add	x0, sp, #0x30
  4137bc:	ldr	w1, [x4, #376]
  4137c0:	add	x3, x3, #0xd8
  4137c4:	adrp	x2, 455000 <warn@@Base+0x139e8>
  4137c8:	add	x2, x2, #0xd10
  4137cc:	add	w5, w1, #0x1
  4137d0:	and	w5, w5, #0xf
  4137d4:	sbfiz	x1, x1, #6, #32
  4137d8:	add	x20, x20, x1
  4137dc:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4137e0:	add	x1, x1, #0xd78
  4137e4:	str	w5, [x4, #376]
  4137e8:	bl	4030a0 <sprintf@plt>
  4137ec:	mov	x3, x19
  4137f0:	add	x2, sp, #0x30
  4137f4:	mov	x0, x20
  4137f8:	mov	x1, #0x40                  	// #64
  4137fc:	bl	403160 <snprintf@plt>
  413800:	mov	x1, x20
  413804:	mov	x0, x21
  413808:	bl	441618 <warn@@Base>
  41380c:	mov	w2, #0x5                   	// #5
  413810:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413814:	mov	x0, #0x0                   	// #0
  413818:	add	x1, x1, #0x8e8
  41381c:	bl	403700 <dcgettext@plt>
  413820:	mov	x19, x0
  413824:	mov	x0, x19
  413828:	ldp	x19, x20, [sp, #16]
  41382c:	ldr	x21, [sp, #32]
  413830:	ldp	x29, x30, [sp], #80
  413834:	ret
  413838:	cbz	w3, 413920 <ferror@plt+0x10080>
  41383c:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413840:	mov	w2, #0x5                   	// #5
  413844:	add	x1, x1, #0x908
  413848:	mov	x0, #0x0                   	// #0
  41384c:	bl	403700 <dcgettext@plt>
  413850:	mov	x19, x0
  413854:	b	413728 <ferror@plt+0xfe88>
  413858:	mov	w2, #0x5                   	// #5
  41385c:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413860:	mov	x0, #0x0                   	// #0
  413864:	add	x1, x1, #0x928
  413868:	bl	403700 <dcgettext@plt>
  41386c:	mov	x20, x0
  413870:	adrp	x4, 472000 <_bfd_std_section+0x120>
  413874:	add	x4, x4, #0x4f0
  413878:	add	x19, x4, #0x180
  41387c:	add	x0, sp, #0x30
  413880:	adrp	x3, 447000 <warn@@Base+0x59e8>
  413884:	adrp	x2, 455000 <warn@@Base+0x139e8>
  413888:	ldr	w1, [x4, #376]
  41388c:	add	x3, x3, #0xd8
  413890:	add	x2, x2, #0xd10
  413894:	add	w5, w1, #0x1
  413898:	and	w5, w5, #0xf
  41389c:	sbfiz	x1, x1, #6, #32
  4138a0:	add	x19, x19, x1
  4138a4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4138a8:	add	x1, x1, #0xd78
  4138ac:	str	w5, [x4, #376]
  4138b0:	bl	4030a0 <sprintf@plt>
  4138b4:	mov	x3, x21
  4138b8:	add	x2, sp, #0x30
  4138bc:	mov	x0, x19
  4138c0:	mov	x1, #0x40                  	// #64
  4138c4:	bl	403160 <snprintf@plt>
  4138c8:	mov	x1, x19
  4138cc:	mov	x0, x20
  4138d0:	bl	441618 <warn@@Base>
  4138d4:	mov	w2, #0x5                   	// #5
  4138d8:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4138dc:	mov	x0, #0x0                   	// #0
  4138e0:	add	x1, x1, #0x960
  4138e4:	bl	403700 <dcgettext@plt>
  4138e8:	mov	x19, x0
  4138ec:	mov	x0, x19
  4138f0:	ldp	x19, x20, [sp, #16]
  4138f4:	ldr	x21, [sp, #32]
  4138f8:	ldp	x29, x30, [sp], #80
  4138fc:	ret
  413900:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413904:	mov	w2, #0x5                   	// #5
  413908:	add	x1, x1, #0x988
  41390c:	mov	x0, #0x0                   	// #0
  413910:	bl	403700 <dcgettext@plt>
  413914:	mov	x19, x0
  413918:	ldr	x21, [sp, #32]
  41391c:	b	413728 <ferror@plt+0xfe88>
  413920:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413924:	mov	w2, #0x5                   	// #5
  413928:	add	x1, x1, #0x28
  41392c:	mov	x0, #0x0                   	// #0
  413930:	bl	403700 <dcgettext@plt>
  413934:	mov	x19, x0
  413938:	b	413728 <ferror@plt+0xfe88>
  41393c:	nop
  413940:	stp	x29, x30, [sp, #-192]!
  413944:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  413948:	mov	x29, sp
  41394c:	stp	x19, x20, [sp, #16]
  413950:	mov	x19, x0
  413954:	ldr	w0, [x1, #676]
  413958:	ldr	x20, [x19, #32]
  41395c:	cbz	w0, 4139bc <ferror@plt+0x1011c>
  413960:	ldr	x0, [x19, #24]
  413964:	cbz	x0, 4139bc <ferror@plt+0x1011c>
  413968:	mov	w2, #0x5                   	// #5
  41396c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  413970:	mov	x0, #0x0                   	// #0
  413974:	add	x1, x1, #0xd28
  413978:	bl	403700 <dcgettext@plt>
  41397c:	ldp	x1, x2, [x19, #16]
  413980:	bl	4037a0 <printf@plt>
  413984:	ldr	x0, [x19, #48]
  413988:	cmp	x0, #0x17
  41398c:	b.hi	4139e4 <ferror@plt+0x10144>  // b.pmore
  413990:	mov	w2, #0x5                   	// #5
  413994:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413998:	mov	x0, #0x0                   	// #0
  41399c:	add	x1, x1, #0x9a8
  4139a0:	bl	403700 <dcgettext@plt>
  4139a4:	ldr	x1, [x19, #16]
  4139a8:	bl	441618 <warn@@Base>
  4139ac:	mov	w0, #0x0                   	// #0
  4139b0:	ldp	x19, x20, [sp, #16]
  4139b4:	ldp	x29, x30, [sp], #192
  4139b8:	ret
  4139bc:	mov	w2, #0x5                   	// #5
  4139c0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4139c4:	mov	x0, #0x0                   	// #0
  4139c8:	add	x1, x1, #0xd58
  4139cc:	bl	403700 <dcgettext@plt>
  4139d0:	ldr	x1, [x19, #16]
  4139d4:	bl	4037a0 <printf@plt>
  4139d8:	ldr	x0, [x19, #48]
  4139dc:	cmp	x0, #0x17
  4139e0:	b.ls	413990 <ferror@plt+0x100f0>  // b.plast
  4139e4:	mov	w1, #0x4                   	// #4
  4139e8:	mov	x0, x20
  4139ec:	stp	x21, x22, [sp, #32]
  4139f0:	bl	441858 <warn@@Base+0x240>
  4139f4:	mov	w2, #0x5                   	// #5
  4139f8:	mov	x21, x0
  4139fc:	and	x22, x0, #0xffffffff
  413a00:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413a04:	mov	x0, #0x0                   	// #0
  413a08:	add	x1, x1, #0x9d0
  413a0c:	bl	403700 <dcgettext@plt>
  413a10:	mov	x1, x22
  413a14:	bl	4037a0 <printf@plt>
  413a18:	sub	w0, w21, #0x3
  413a1c:	cmp	w0, #0x5
  413a20:	b.hi	414100 <ferror@plt+0x10860>  // b.pmore
  413a24:	stp	x23, x24, [sp, #48]
  413a28:	cmp	w21, #0x3
  413a2c:	stp	x25, x26, [sp, #64]
  413a30:	stp	x27, x28, [sp, #80]
  413a34:	b.eq	41409c <ferror@plt+0x107fc>  // b.none
  413a38:	cmp	w21, #0x4
  413a3c:	b.eq	4140b4 <ferror@plt+0x10814>  // b.none
  413a40:	cmp	w21, #0x5
  413a44:	b.eq	4140cc <ferror@plt+0x1082c>  // b.none
  413a48:	cmp	w21, #0x6
  413a4c:	b.eq	4140e4 <ferror@plt+0x10844>  // b.none
  413a50:	mov	w1, #0x4                   	// #4
  413a54:	add	x0, x20, #0x4
  413a58:	bl	441858 <warn@@Base+0x240>
  413a5c:	mov	x27, x0
  413a60:	mov	w1, #0x4                   	// #4
  413a64:	add	x0, x20, #0x8
  413a68:	bl	441858 <warn@@Base+0x240>
  413a6c:	mov	x24, x0
  413a70:	mov	w1, #0x4                   	// #4
  413a74:	add	x0, x20, #0xc
  413a78:	bl	441858 <warn@@Base+0x240>
  413a7c:	mov	x23, x0
  413a80:	mov	w1, #0x4                   	// #4
  413a84:	add	x0, x20, #0x10
  413a88:	bl	441858 <warn@@Base+0x240>
  413a8c:	mov	x21, x0
  413a90:	mov	w1, #0x4                   	// #4
  413a94:	add	x0, x20, #0x14
  413a98:	bl	441858 <warn@@Base+0x240>
  413a9c:	and	x26, x27, #0xffffffff
  413aa0:	ldr	x1, [x19, #48]
  413aa4:	mov	x22, x0
  413aa8:	cmp	x1, w27, uxtw
  413aac:	b.cc	414060 <ferror@plt+0x107c0>  // b.lo, b.ul, b.last
  413ab0:	cmp	x1, w24, uxtw
  413ab4:	and	x28, x24, #0xffffffff
  413ab8:	b.cc	414060 <ferror@plt+0x107c0>  // b.lo, b.ul, b.last
  413abc:	cmp	x1, w23, uxtw
  413ac0:	and	x25, x23, #0xffffffff
  413ac4:	b.cc	414060 <ferror@plt+0x107c0>  // b.lo, b.ul, b.last
  413ac8:	and	x0, x21, #0xffffffff
  413acc:	str	x0, [sp, #144]
  413ad0:	cmp	x1, w21, uxtw
  413ad4:	b.cc	414060 <ferror@plt+0x107c0>  // b.lo, b.ul, b.last
  413ad8:	and	x0, x22, #0xffffffff
  413adc:	str	x0, [sp, #176]
  413ae0:	cmp	x1, w22, uxtw
  413ae4:	b.cc	414060 <ferror@plt+0x107c0>  // b.lo, b.ul, b.last
  413ae8:	cmp	w27, w24
  413aec:	b.hi	41418c <ferror@plt+0x108ec>  // b.pmore
  413af0:	cmp	w24, w23
  413af4:	b.hi	4141b0 <ferror@plt+0x10910>  // b.pmore
  413af8:	cmp	w23, w21
  413afc:	b.hi	414130 <ferror@plt+0x10890>  // b.pmore
  413b00:	sub	w0, w21, w23
  413b04:	str	w0, [sp, #136]
  413b08:	str	w22, [sp, #184]
  413b0c:	cmp	w21, w22
  413b10:	b.hi	4141f0 <ferror@plt+0x10950>  // b.pmore
  413b14:	ldr	x0, [x19, #32]
  413b18:	sub	w2, w21, w23
  413b1c:	add	x25, x20, x25
  413b20:	add	x2, x25, w2, uxtw
  413b24:	add	x1, x0, x1
  413b28:	cmp	x2, x1
  413b2c:	b.hi	4141d4 <ferror@plt+0x10934>  // b.pmore
  413b30:	sub	w0, w24, w27
  413b34:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413b38:	mov	w3, w0
  413b3c:	add	x1, x1, #0xc20
  413b40:	str	w3, [sp, #188]
  413b44:	mov	w2, #0x5                   	// #5
  413b48:	lsr	w3, w3, #3
  413b4c:	mov	x0, #0x0                   	// #0
  413b50:	mov	w27, w3
  413b54:	str	w3, [sp, #120]
  413b58:	bl	403700 <dcgettext@plt>
  413b5c:	bl	4037a0 <printf@plt>
  413b60:	cbz	w27, 413be8 <ferror@plt+0x10348>
  413b64:	adrp	x27, 449000 <warn@@Base+0x79e8>
  413b68:	add	x26, x20, x26
  413b6c:	add	x0, x27, #0xc40
  413b70:	mov	w27, #0x0                   	// #0
  413b74:	str	x0, [sp, #128]
  413b78:	lsl	w2, w27, #3
  413b7c:	mov	w1, #0x8                   	// #8
  413b80:	add	x0, x26, x2
  413b84:	str	x2, [sp, #104]
  413b88:	bl	441858 <warn@@Base+0x240>
  413b8c:	mov	x5, x0
  413b90:	ldr	x2, [sp, #104]
  413b94:	mov	w1, #0x8                   	// #8
  413b98:	str	x5, [sp, #112]
  413b9c:	add	x0, x2, #0x8
  413ba0:	add	x0, x26, x0
  413ba4:	bl	441858 <warn@@Base+0x240>
  413ba8:	ldr	x1, [sp, #128]
  413bac:	mov	x3, x0
  413bb0:	mov	w2, #0x5                   	// #5
  413bb4:	mov	x0, #0x0                   	// #0
  413bb8:	str	x3, [sp, #104]
  413bbc:	bl	403700 <dcgettext@plt>
  413bc0:	ldp	x3, x5, [sp, #104]
  413bc4:	lsr	w1, w27, #1
  413bc8:	add	w27, w27, #0x2
  413bcc:	add	x3, x5, x3
  413bd0:	mov	x2, x5
  413bd4:	sub	x3, x3, #0x1
  413bd8:	bl	4037a0 <printf@plt>
  413bdc:	ldr	w0, [sp, #120]
  413be0:	cmp	w0, w27
  413be4:	b.hi	413b78 <ferror@plt+0x102d8>  // b.pmore
  413be8:	sub	w23, w23, w24
  413bec:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413bf0:	add	x1, x1, #0xc30
  413bf4:	mov	w2, #0x5                   	// #5
  413bf8:	lsr	w3, w23, #3
  413bfc:	mov	x0, #0x0                   	// #0
  413c00:	mov	w23, w3
  413c04:	str	w3, [sp, #152]
  413c08:	bl	403700 <dcgettext@plt>
  413c0c:	bl	4037a0 <printf@plt>
  413c10:	cbz	w23, 413d30 <ferror@plt+0x10490>
  413c14:	add	x0, x20, x28
  413c18:	adrp	x23, 472000 <_bfd_std_section+0x120>
  413c1c:	add	x23, x23, #0x4f0
  413c20:	adrp	x28, 449000 <warn@@Base+0x79e8>
  413c24:	adrp	x27, 448000 <warn@@Base+0x69e8>
  413c28:	adrp	x26, 44a000 <warn@@Base+0x89e8>
  413c2c:	add	x27, x27, #0xfe0
  413c30:	add	x26, x26, #0x4c8
  413c34:	str	x0, [sp, #104]
  413c38:	add	x0, x23, #0x180
  413c3c:	str	x0, [sp, #160]
  413c40:	add	x0, x28, #0xc70
  413c44:	mov	w28, #0x0                   	// #0
  413c48:	str	x0, [sp, #168]
  413c4c:	nop
  413c50:	ldr	x0, [sp, #104]
  413c54:	lsl	w24, w28, #3
  413c58:	mov	w1, #0x8                   	// #8
  413c5c:	add	x0, x0, x24
  413c60:	bl	441858 <warn@@Base+0x240>
  413c64:	mov	x7, x0
  413c68:	add	x1, x24, #0x8
  413c6c:	ldr	x0, [sp, #104]
  413c70:	str	x7, [sp, #128]
  413c74:	add	x0, x0, x1
  413c78:	mov	w1, #0x8                   	// #8
  413c7c:	bl	441858 <warn@@Base+0x240>
  413c80:	mov	x3, x0
  413c84:	add	x4, x24, #0x10
  413c88:	mov	w1, #0x8                   	// #8
  413c8c:	ldr	x0, [sp, #104]
  413c90:	str	x3, [sp, #120]
  413c94:	add	x0, x0, x4
  413c98:	bl	441858 <warn@@Base+0x240>
  413c9c:	ldr	x1, [sp, #168]
  413ca0:	mov	x6, x0
  413ca4:	mov	w2, #0x5                   	// #5
  413ca8:	mov	x0, #0x0                   	// #0
  413cac:	str	x6, [sp, #112]
  413cb0:	bl	403700 <dcgettext@plt>
  413cb4:	mov	w1, #0xaaab                	// #43691
  413cb8:	ldp	x3, x7, [sp, #120]
  413cbc:	movk	w1, #0xaaaa, lsl #16
  413cc0:	umull	x1, w28, w1
  413cc4:	add	w28, w28, #0x3
  413cc8:	mov	x2, x7
  413ccc:	lsr	x1, x1, #33
  413cd0:	bl	4037a0 <printf@plt>
  413cd4:	ldr	w4, [x23, #376]
  413cd8:	mov	x2, x27
  413cdc:	ldr	x5, [sp, #160]
  413ce0:	add	w0, w4, #0x1
  413ce4:	sbfiz	x4, x4, #6, #32
  413ce8:	and	w0, w0, #0xf
  413cec:	ldr	x6, [sp, #112]
  413cf0:	add	x4, x5, x4
  413cf4:	mov	x1, #0x40                  	// #64
  413cf8:	str	x4, [sp, #112]
  413cfc:	mov	x3, x6
  413d00:	str	w0, [x23, #376]
  413d04:	mov	x0, x4
  413d08:	bl	403160 <snprintf@plt>
  413d0c:	ldr	x4, [sp, #112]
  413d10:	mov	x0, x26
  413d14:	mov	x1, x4
  413d18:	bl	4037a0 <printf@plt>
  413d1c:	mov	w0, #0xa                   	// #10
  413d20:	bl	403800 <putchar@plt>
  413d24:	ldr	w0, [sp, #152]
  413d28:	cmp	w0, w28
  413d2c:	b.hi	413c50 <ferror@plt+0x103b0>  // b.pmore
  413d30:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413d34:	add	x1, x1, #0xc58
  413d38:	mov	w2, #0x5                   	// #5
  413d3c:	mov	x0, #0x0                   	// #0
  413d40:	bl	403700 <dcgettext@plt>
  413d44:	bl	4037a0 <printf@plt>
  413d48:	ldr	w0, [sp, #136]
  413d4c:	cbz	w0, 413e94 <ferror@plt+0x105f4>
  413d50:	adrp	x23, 472000 <_bfd_std_section+0x120>
  413d54:	add	x23, x23, #0x4f0
  413d58:	add	x0, x23, #0x180
  413d5c:	str	x0, [sp, #128]
  413d60:	ldr	w0, [sp, #136]
  413d64:	adrp	x28, 449000 <warn@@Base+0x79e8>
  413d68:	adrp	x27, 448000 <warn@@Base+0x69e8>
  413d6c:	adrp	x26, 44a000 <warn@@Base+0x89e8>
  413d70:	sub	w0, w0, #0x14
  413d74:	add	x27, x27, #0xfe0
  413d78:	add	x26, x26, #0x4c8
  413d7c:	str	w0, [sp, #160]
  413d80:	add	x0, x28, #0xc98
  413d84:	mov	w28, #0x0                   	// #0
  413d88:	str	x0, [sp, #152]
  413d8c:	b	413d9c <ferror@plt+0x104fc>
  413d90:	ldr	w0, [sp, #160]
  413d94:	cmp	w28, w0
  413d98:	b.hi	413e94 <ferror@plt+0x105f4>  // b.pmore
  413d9c:	mov	w24, w28
  413da0:	mov	w1, #0x8                   	// #8
  413da4:	add	x0, x25, x24
  413da8:	bl	441858 <warn@@Base+0x240>
  413dac:	mov	x3, x0
  413db0:	add	x1, x24, #0x8
  413db4:	add	x0, x25, x1
  413db8:	mov	w1, #0x8                   	// #8
  413dbc:	str	x3, [sp, #104]
  413dc0:	add	w28, w28, #0x14
  413dc4:	bl	441858 <warn@@Base+0x240>
  413dc8:	mov	x7, x0
  413dcc:	add	x2, x24, #0x10
  413dd0:	mov	w1, #0x4                   	// #4
  413dd4:	add	x0, x25, x2
  413dd8:	str	x7, [sp, #120]
  413ddc:	bl	441858 <warn@@Base+0x240>
  413de0:	mov	x6, x0
  413de4:	ldr	w4, [x23, #376]
  413de8:	mov	x2, x27
  413dec:	ldr	x24, [sp, #128]
  413df0:	add	w1, w4, #0x1
  413df4:	sbfiz	x4, x4, #6, #32
  413df8:	and	w0, w1, #0xf
  413dfc:	ldr	x3, [sp, #104]
  413e00:	add	x4, x24, x4
  413e04:	mov	x1, #0x40                  	// #64
  413e08:	stp	x4, x6, [sp, #104]
  413e0c:	str	w0, [x23, #376]
  413e10:	mov	x0, x4
  413e14:	bl	403160 <snprintf@plt>
  413e18:	ldr	x4, [sp, #104]
  413e1c:	mov	x0, x26
  413e20:	mov	x1, x4
  413e24:	bl	4037a0 <printf@plt>
  413e28:	ldr	w4, [x23, #376]
  413e2c:	mov	x2, x27
  413e30:	ldr	x7, [sp, #120]
  413e34:	add	w0, w4, #0x1
  413e38:	sbfiz	x4, x4, #6, #32
  413e3c:	and	w0, w0, #0xf
  413e40:	add	x4, x24, x4
  413e44:	mov	x3, x7
  413e48:	mov	x1, #0x40                  	// #64
  413e4c:	str	x4, [sp, #104]
  413e50:	str	w0, [x23, #376]
  413e54:	mov	x0, x4
  413e58:	bl	403160 <snprintf@plt>
  413e5c:	ldr	x4, [sp, #104]
  413e60:	mov	x0, x26
  413e64:	mov	x1, x4
  413e68:	bl	4037a0 <printf@plt>
  413e6c:	ldr	x1, [sp, #152]
  413e70:	mov	w2, #0x5                   	// #5
  413e74:	mov	x0, #0x0                   	// #0
  413e78:	bl	403700 <dcgettext@plt>
  413e7c:	ldr	x6, [sp, #112]
  413e80:	mov	w1, w6
  413e84:	bl	4037a0 <printf@plt>
  413e88:	ldr	w0, [sp, #136]
  413e8c:	cmp	w0, w28
  413e90:	b.hi	413d90 <ferror@plt+0x104f0>  // b.pmore
  413e94:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413e98:	add	x1, x1, #0xc88
  413e9c:	sub	w21, w22, w21
  413ea0:	mov	w2, #0x5                   	// #5
  413ea4:	mov	x0, #0x0                   	// #0
  413ea8:	lsr	w24, w21, #3
  413eac:	bl	403700 <dcgettext@plt>
  413eb0:	bl	4037a0 <printf@plt>
  413eb4:	cbz	w24, 414154 <ferror@plt+0x108b4>
  413eb8:	ldr	x1, [sp, #176]
  413ebc:	adrp	x0, 450000 <warn@@Base+0xe9e8>
  413ec0:	add	x0, x0, #0x7f0
  413ec4:	mov	w21, #0x0                   	// #0
  413ec8:	add	x22, x20, x1
  413ecc:	ldr	w1, [sp, #188]
  413ed0:	add	x0, x0, #0xa50
  413ed4:	str	x0, [sp, #128]
  413ed8:	lsr	w1, w1, #4
  413edc:	str	w1, [sp, #120]
  413ee0:	ldr	x1, [sp, #144]
  413ee4:	add	x20, x20, x1
  413ee8:	b	413f70 <ferror@plt+0x106d0>
  413eec:	mov	w1, #0x4                   	// #4
  413ef0:	bl	441858 <warn@@Base+0x240>
  413ef4:	mov	x23, x0
  413ef8:	add	x25, x25, #0x4
  413efc:	mov	w27, w0
  413f00:	lsl	w0, w0, #2
  413f04:	lsl	w1, w23, #2
  413f08:	add	x0, x0, x25
  413f0c:	cmp	w1, w23
  413f10:	add	x0, x22, x0
  413f14:	b.cc	413f30 <ferror@plt+0x10690>  // b.lo, b.ul, b.last
  413f18:	ldr	x1, [x19, #32]
  413f1c:	ldr	x2, [x19, #48]
  413f20:	add	x1, x1, x2
  413f24:	cmp	x1, x0
  413f28:	ccmp	x22, x0, #0x2, hi  // hi = pmore
  413f2c:	b.ls	414214 <ferror@plt+0x10974>  // b.plast
  413f30:	mov	w1, w23
  413f34:	adrp	x0, 449000 <warn@@Base+0x79e8>
  413f38:	add	x0, x0, #0xd78
  413f3c:	bl	4037a0 <printf@plt>
  413f40:	mov	w2, #0x5                   	// #5
  413f44:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413f48:	mov	x0, #0x0                   	// #0
  413f4c:	add	x1, x1, #0xd98
  413f50:	bl	403700 <dcgettext@plt>
  413f54:	mov	w2, w21
  413f58:	mov	w1, w23
  413f5c:	bl	441618 <warn@@Base>
  413f60:	add	w21, w21, #0x1
  413f64:	add	x20, x20, #0x8
  413f68:	cmp	w24, w21
  413f6c:	b.eq	414154 <ferror@plt+0x108b4>  // b.none
  413f70:	mov	w1, #0x4                   	// #4
  413f74:	mov	x0, x20
  413f78:	bl	441858 <warn@@Base+0x240>
  413f7c:	mov	x23, x0
  413f80:	mov	w1, #0x4                   	// #4
  413f84:	add	x0, x20, #0x4
  413f88:	bl	441858 <warn@@Base+0x240>
  413f8c:	mov	x26, x0
  413f90:	orr	w0, w0, w23
  413f94:	cbz	w0, 413f60 <ferror@plt+0x106c0>
  413f98:	add	x3, x22, w23, uxtw
  413f9c:	cmp	x22, x3
  413fa0:	b.hi	413fb8 <ferror@plt+0x10718>  // b.pmore
  413fa4:	ldr	x0, [x19, #32]
  413fa8:	ldr	x1, [x19, #48]
  413fac:	add	x0, x0, x1
  413fb0:	cmp	x3, x0
  413fb4:	b.cc	41416c <ferror@plt+0x108cc>  // b.lo, b.ul, b.last
  413fb8:	mov	w2, #0x5                   	// #5
  413fbc:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413fc0:	mov	x0, #0x0                   	// #0
  413fc4:	add	x1, x1, #0xca0
  413fc8:	bl	403700 <dcgettext@plt>
  413fcc:	mov	w2, w23
  413fd0:	mov	w1, w21
  413fd4:	bl	4037a0 <printf@plt>
  413fd8:	mov	w2, #0x5                   	// #5
  413fdc:	adrp	x1, 449000 <warn@@Base+0x79e8>
  413fe0:	mov	x0, #0x0                   	// #0
  413fe4:	add	x1, x1, #0xcc0
  413fe8:	bl	403700 <dcgettext@plt>
  413fec:	mov	w2, w21
  413ff0:	mov	w1, w23
  413ff4:	bl	441618 <warn@@Base>
  413ff8:	add	x0, x22, w26, uxtw
  413ffc:	and	x25, x26, #0xffffffff
  414000:	cmp	x22, x0
  414004:	b.hi	414020 <ferror@plt+0x10780>  // b.pmore
  414008:	ldr	x2, [x19, #48]
  41400c:	ldr	x1, [x19, #32]
  414010:	sub	x2, x2, #0x3
  414014:	add	x1, x1, x2
  414018:	cmp	x0, x1
  41401c:	b.cc	413eec <ferror@plt+0x1064c>  // b.lo, b.ul, b.last
  414020:	mov	w2, #0x5                   	// #5
  414024:	adrp	x0, 449000 <warn@@Base+0x79e8>
  414028:	add	x1, x0, #0xd10
  41402c:	mov	x0, #0x0                   	// #0
  414030:	bl	403700 <dcgettext@plt>
  414034:	mov	w1, w26
  414038:	bl	4037a0 <printf@plt>
  41403c:	mov	w2, #0x5                   	// #5
  414040:	adrp	x1, 449000 <warn@@Base+0x79e8>
  414044:	mov	x0, #0x0                   	// #0
  414048:	add	x1, x1, #0xd30
  41404c:	bl	403700 <dcgettext@plt>
  414050:	mov	w2, w21
  414054:	mov	w1, w26
  414058:	bl	441618 <warn@@Base>
  41405c:	b	413f60 <ferror@plt+0x106c0>
  414060:	adrp	x1, 449000 <warn@@Base+0x79e8>
  414064:	mov	w2, #0x5                   	// #5
  414068:	add	x1, x1, #0xad0
  41406c:	mov	x0, #0x0                   	// #0
  414070:	bl	403700 <dcgettext@plt>
  414074:	ldr	x1, [x19, #16]
  414078:	bl	441618 <warn@@Base>
  41407c:	ldp	x21, x22, [sp, #32]
  414080:	mov	w0, #0x0                   	// #0
  414084:	ldp	x23, x24, [sp, #48]
  414088:	ldp	x25, x26, [sp, #64]
  41408c:	ldp	x27, x28, [sp, #80]
  414090:	ldp	x19, x20, [sp, #16]
  414094:	ldp	x29, x30, [sp], #192
  414098:	ret
  41409c:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4140a0:	add	x1, x1, #0xa00
  4140a4:	mov	w2, #0x5                   	// #5
  4140a8:	mov	x0, #0x0                   	// #0
  4140ac:	bl	403700 <dcgettext@plt>
  4140b0:	bl	441618 <warn@@Base>
  4140b4:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4140b8:	add	x1, x1, #0xa38
  4140bc:	mov	w2, #0x5                   	// #5
  4140c0:	mov	x0, #0x0                   	// #0
  4140c4:	bl	403700 <dcgettext@plt>
  4140c8:	bl	441618 <warn@@Base>
  4140cc:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4140d0:	add	x1, x1, #0xa70
  4140d4:	mov	w2, #0x5                   	// #5
  4140d8:	mov	x0, #0x0                   	// #0
  4140dc:	bl	403700 <dcgettext@plt>
  4140e0:	bl	441618 <warn@@Base>
  4140e4:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4140e8:	add	x1, x1, #0xaa0
  4140ec:	mov	w2, #0x5                   	// #5
  4140f0:	mov	x0, #0x0                   	// #0
  4140f4:	bl	403700 <dcgettext@plt>
  4140f8:	bl	441618 <warn@@Base>
  4140fc:	b	413a50 <ferror@plt+0x101b0>
  414100:	mov	w2, #0x5                   	// #5
  414104:	adrp	x1, 449000 <warn@@Base+0x79e8>
  414108:	mov	x0, #0x0                   	// #0
  41410c:	add	x1, x1, #0x9e0
  414110:	bl	403700 <dcgettext@plt>
  414114:	mov	x1, x22
  414118:	bl	441618 <warn@@Base>
  41411c:	mov	w0, #0x0                   	// #0
  414120:	ldp	x19, x20, [sp, #16]
  414124:	ldp	x21, x22, [sp, #32]
  414128:	ldp	x29, x30, [sp], #192
  41412c:	ret
  414130:	mov	w2, #0x5                   	// #5
  414134:	adrp	x1, 449000 <warn@@Base+0x79e8>
  414138:	mov	x0, #0x0                   	// #0
  41413c:	add	x1, x1, #0xb60
  414140:	bl	403700 <dcgettext@plt>
  414144:	mov	w2, w23
  414148:	mov	w1, w21
  41414c:	bl	441618 <warn@@Base>
  414150:	b	41407c <ferror@plt+0x107dc>
  414154:	mov	w0, #0x1                   	// #1
  414158:	ldp	x21, x22, [sp, #32]
  41415c:	ldp	x23, x24, [sp, #48]
  414160:	ldp	x25, x26, [sp, #64]
  414164:	ldp	x27, x28, [sp, #80]
  414168:	b	414090 <ferror@plt+0x107f0>
  41416c:	ldr	w0, [sp, #184]
  414170:	sub	w1, w1, w0
  414174:	adrp	x0, 449000 <warn@@Base+0x79e8>
  414178:	sub	w2, w1, w23
  41417c:	add	x0, x0, #0xd00
  414180:	mov	w1, w21
  414184:	bl	4037a0 <printf@plt>
  414188:	b	413ff8 <ferror@plt+0x10758>
  41418c:	mov	w2, #0x5                   	// #5
  414190:	adrp	x1, 449000 <warn@@Base+0x79e8>
  414194:	mov	x0, #0x0                   	// #0
  414198:	add	x1, x1, #0xaf8
  41419c:	bl	403700 <dcgettext@plt>
  4141a0:	mov	w2, w27
  4141a4:	mov	w1, w24
  4141a8:	bl	441618 <warn@@Base>
  4141ac:	b	41407c <ferror@plt+0x107dc>
  4141b0:	mov	w2, #0x5                   	// #5
  4141b4:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4141b8:	mov	x0, #0x0                   	// #0
  4141bc:	add	x1, x1, #0xb28
  4141c0:	bl	403700 <dcgettext@plt>
  4141c4:	mov	w2, w24
  4141c8:	mov	w1, w23
  4141cc:	bl	441618 <warn@@Base>
  4141d0:	b	41407c <ferror@plt+0x107dc>
  4141d4:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4141d8:	add	x1, x1, #0xbf0
  4141dc:	mov	w2, #0x5                   	// #5
  4141e0:	mov	x0, #0x0                   	// #0
  4141e4:	bl	403700 <dcgettext@plt>
  4141e8:	bl	441618 <warn@@Base>
  4141ec:	b	41407c <ferror@plt+0x107dc>
  4141f0:	mov	w2, #0x5                   	// #5
  4141f4:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4141f8:	mov	x0, #0x0                   	// #0
  4141fc:	add	x1, x1, #0xba8
  414200:	bl	403700 <dcgettext@plt>
  414204:	mov	w2, w21
  414208:	mov	w1, w22
  41420c:	bl	441618 <warn@@Base>
  414210:	b	41407c <ferror@plt+0x107dc>
  414214:	cmp	w23, #0x1
  414218:	b.hi	414348 <ferror@plt+0x10aa8>  // b.pmore
  41421c:	cbz	w23, 414300 <ferror@plt+0x10a60>
  414220:	mov	w1, #0x20                  	// #32
  414224:	cmp	w23, #0x1
  414228:	adrp	x0, 449000 <warn@@Base+0x79e8>
  41422c:	add	x0, x0, #0xdf0
  414230:	mov	w28, #0x9                   	// #9
  414234:	mov	w26, #0x0                   	// #0
  414238:	csel	w28, w28, w1, ne  // ne = any
  41423c:	adrp	x1, 449000 <warn@@Base+0x79e8>
  414240:	add	x1, x1, #0xdd8
  414244:	stp	x0, x1, [sp, #136]
  414248:	adrp	x0, 449000 <warn@@Base+0x79e8>
  41424c:	add	x0, x0, #0xdd0
  414250:	str	x0, [sp, #152]
  414254:	nop
  414258:	lsl	w0, w26, #2
  41425c:	mov	w1, #0x4                   	// #4
  414260:	add	x0, x0, x25
  414264:	add	x0, x22, x0
  414268:	bl	441858 <warn@@Base+0x240>
  41426c:	ldr	w5, [sp, #120]
  414270:	lsr	w4, w0, #31
  414274:	ubfx	w3, w0, #28, #3
  414278:	str	w3, [sp, #104]
  41427c:	str	w4, [sp, #112]
  414280:	and	w2, w0, #0xffffff
  414284:	mov	w1, w28
  414288:	cmp	w5, w2
  41428c:	ldr	x0, [sp, #144]
  414290:	b.hi	414338 <ferror@plt+0x10a98>  // b.pmore
  414294:	ldr	x0, [sp, #152]
  414298:	sub	w2, w2, w5
  41429c:	bl	4037a0 <printf@plt>
  4142a0:	ldr	w4, [sp, #112]
  4142a4:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4142a8:	mov	w2, #0x5                   	// #5
  4142ac:	add	x1, x1, #0xde8
  4142b0:	mov	x0, #0x0                   	// #0
  4142b4:	adrp	x3, 449000 <warn@@Base+0x79e8>
  4142b8:	cbz	w4, 41432c <ferror@plt+0x10a8c>
  4142bc:	add	x1, x3, #0xde0
  4142c0:	bl	403700 <dcgettext@plt>
  4142c4:	mov	x3, x0
  4142c8:	ldr	w1, [sp, #104]
  4142cc:	mov	w2, #0x5                   	// #5
  4142d0:	str	x3, [sp, #112]
  4142d4:	mov	x0, #0x0                   	// #0
  4142d8:	ldr	x3, [sp, #128]
  4142dc:	ldr	x1, [x3, x1, lsl #3]
  4142e0:	bl	403700 <dcgettext@plt>
  4142e4:	mov	x2, x0
  4142e8:	ldr	x3, [sp, #112]
  4142ec:	ldr	x0, [sp, #136]
  4142f0:	mov	x1, x3
  4142f4:	bl	4037a0 <printf@plt>
  4142f8:	cmp	w27, #0x1
  4142fc:	b.ne	41430c <ferror@plt+0x10a6c>  // b.any
  414300:	mov	w0, #0xa                   	// #10
  414304:	bl	403800 <putchar@plt>
  414308:	b	413f60 <ferror@plt+0x106c0>
  41430c:	add	w26, w26, #0x1
  414310:	mov	w0, #0xa                   	// #10
  414314:	bl	403800 <putchar@plt>
  414318:	cmp	w27, w26
  41431c:	b.hi	414258 <ferror@plt+0x109b8>  // b.pmore
  414320:	cmp	w23, #0x1
  414324:	b.hi	413f60 <ferror@plt+0x106c0>  // b.pmore
  414328:	b	414300 <ferror@plt+0x10a60>
  41432c:	bl	403700 <dcgettext@plt>
  414330:	mov	x3, x0
  414334:	b	4142c8 <ferror@plt+0x10a28>
  414338:	and	x2, x2, #0xffffff
  41433c:	bl	4037a0 <printf@plt>
  414340:	ldr	w4, [sp, #112]
  414344:	b	4142a4 <ferror@plt+0x10a04>
  414348:	mov	w0, #0xa                   	// #10
  41434c:	bl	403800 <putchar@plt>
  414350:	b	414220 <ferror@plt+0x10980>
  414354:	nop
  414358:	stp	x29, x30, [sp, #-128]!
  41435c:	mov	x29, sp
  414360:	stp	x19, x20, [sp, #16]
  414364:	mov	x19, x1
  414368:	stp	x21, x22, [sp, #32]
  41436c:	mov	x22, x5
  414370:	stp	x23, x24, [sp, #48]
  414374:	mov	x24, x3
  414378:	mov	x23, x4
  41437c:	stp	x25, x26, [sp, #64]
  414380:	mov	x25, x2
  414384:	stp	x27, x28, [sp, #80]
  414388:	mov	x27, x0
  41438c:	mov	x0, #0x60                  	// #96
  414390:	bl	4032a0 <xmalloc@plt>
  414394:	mov	x21, x0
  414398:	mov	x0, #0x2                   	// #2
  41439c:	stp	xzr, xzr, [x21]
  4143a0:	stp	xzr, xzr, [x21, #16]
  4143a4:	stp	xzr, xzr, [x21, #32]
  4143a8:	stp	xzr, xzr, [x21, #48]
  4143ac:	stp	xzr, xzr, [x21, #64]
  4143b0:	stp	xzr, xzr, [x21, #80]
  4143b4:	bl	4032a0 <xmalloc@plt>
  4143b8:	mov	x1, x0
  4143bc:	str	x1, [x21, #24]
  4143c0:	mov	x0, #0x4                   	// #4
  4143c4:	bl	4032a0 <xmalloc@plt>
  4143c8:	mov	x2, x27
  4143cc:	ldrb	w26, [x2], #1
  4143d0:	stp	x0, x2, [x21, #32]
  4143d4:	mov	x20, x2
  4143d8:	b	4143e4 <ferror@plt+0x10b44>
  4143dc:	ldrb	w1, [x20], #1
  4143e0:	cbz	w1, 4143ec <ferror@plt+0x10b4c>
  4143e4:	cmp	x20, x19
  4143e8:	b.cc	4143dc <ferror@plt+0x10b3c>  // b.lo, b.ul, b.last
  4143ec:	cmp	x19, x20
  4143f0:	b.eq	414984 <ferror@plt+0x110e4>  // b.none
  4143f4:	ldrb	w0, [x27, #1]
  4143f8:	cmp	w0, #0x65
  4143fc:	b.ne	414420 <ferror@plt+0x10b80>  // b.any
  414400:	ldrb	w0, [x2, #1]
  414404:	cmp	w0, #0x68
  414408:	b.ne	414420 <ferror@plt+0x10b80>  // b.any
  41440c:	ldrb	w0, [x2, #2]
  414410:	cbnz	w0, 414420 <ferror@plt+0x10b80>
  414414:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  414418:	ldr	w0, [x0, #692]
  41441c:	add	x20, x20, x0
  414420:	cmp	w26, #0x3
  414424:	b.gt	4145c4 <ferror@plt+0x10d24>
  414428:	adrp	x27, 475000 <_bfd_std_section+0x3120>
  41442c:	strb	wzr, [x21, #95]
  414430:	ldr	w0, [x27, #692]
  414434:	strb	w0, [x21, #94]
  414438:	mov	x0, x20
  41443c:	mov	w3, #0x1                   	// #1
  414440:	mov	w1, #0x0                   	// #0
  414444:	mov	w4, #0x0                   	// #0
  414448:	mov	x5, #0x0                   	// #0
  41444c:	mov	w7, #0x3                   	// #3
  414450:	cmp	x19, x0
  414454:	b.ls	414710 <ferror@plt+0x10e70>  // b.plast
  414458:	ldrb	w2, [x0], #1
  41445c:	add	w4, w4, #0x1
  414460:	cmp	w1, #0x3f
  414464:	b.hi	4146cc <ferror@plt+0x10e2c>  // b.pmore
  414468:	and	x6, x2, #0x7f
  41446c:	lsl	x8, x6, x1
  414470:	orr	x5, x5, x8
  414474:	lsr	x8, x5, x1
  414478:	cmp	x6, x8
  41447c:	csel	w3, w3, w7, eq  // eq = none
  414480:	add	w1, w1, #0x7
  414484:	tbnz	w2, #7, 414450 <ferror@plt+0x10bb0>
  414488:	str	w5, [x21, #48]
  41448c:	and	w3, w3, #0xfffffffe
  414490:	add	x20, x20, w4, uxtw
  414494:	tst	x5, #0xffffffff00000000
  414498:	b.ne	4148e4 <ferror@plt+0x11044>  // b.any
  41449c:	tbnz	w3, #1, 4148e4 <ferror@plt+0x11044>
  4144a0:	mov	x1, x20
  4144a4:	mov	w3, #0x1                   	// #1
  4144a8:	mov	w0, #0x0                   	// #0
  4144ac:	mov	w4, #0x0                   	// #0
  4144b0:	mov	x5, #0x0                   	// #0
  4144b4:	mov	w7, #0x3                   	// #3
  4144b8:	cmp	x19, x1
  4144bc:	b.ls	4146dc <ferror@plt+0x10e3c>  // b.plast
  4144c0:	ldrb	w2, [x1], #1
  4144c4:	add	w4, w4, #0x1
  4144c8:	cmp	w0, #0x3f
  4144cc:	b.hi	4146bc <ferror@plt+0x10e1c>  // b.pmore
  4144d0:	and	x6, x2, #0x7f
  4144d4:	lsl	x8, x6, x0
  4144d8:	orr	x5, x5, x8
  4144dc:	lsr	x8, x5, x0
  4144e0:	cmp	x6, x8
  4144e4:	csel	w3, w3, w7, eq  // eq = none
  4144e8:	add	w0, w0, #0x7
  4144ec:	tbnz	w2, #7, 4144b8 <ferror@plt+0x10c18>
  4144f0:	and	w3, w3, #0xfffffffe
  4144f4:	cmp	w0, #0x3f
  4144f8:	b.hi	414634 <ferror@plt+0x10d94>  // b.pmore
  4144fc:	tbz	w2, #6, 414634 <ferror@plt+0x10d94>
  414500:	mov	x1, #0xffffffffffffffff    	// #-1
  414504:	add	x20, x20, w4, uxtw
  414508:	lsl	x0, x1, x0
  41450c:	orr	x5, x0, x5
  414510:	str	w5, [x21, #52]
  414514:	cmp	x5, w5, sxtw
  414518:	b.eq	414644 <ferror@plt+0x10da4>  // b.none
  41451c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  414520:	add	x1, x1, #0xab0
  414524:	mov	w2, #0x5                   	// #5
  414528:	mov	x0, #0x0                   	// #0
  41452c:	bl	403700 <dcgettext@plt>
  414530:	bl	441040 <error@@Base>
  414534:	cmp	w26, #0x1
  414538:	b.eq	414650 <ferror@plt+0x10db0>  // b.none
  41453c:	mov	x0, x20
  414540:	mov	w3, #0x1                   	// #1
  414544:	mov	w1, #0x0                   	// #0
  414548:	mov	w28, #0x0                   	// #0
  41454c:	mov	x4, #0x0                   	// #0
  414550:	mov	w6, #0x3                   	// #3
  414554:	nop
  414558:	cmp	x19, x0
  41455c:	b.ls	414914 <ferror@plt+0x11074>  // b.plast
  414560:	ldrb	w2, [x0], #1
  414564:	add	w28, w28, #0x1
  414568:	cmp	w1, #0x3f
  41456c:	b.hi	414744 <ferror@plt+0x10ea4>  // b.pmore
  414570:	and	x5, x2, #0x7f
  414574:	lsl	x7, x5, x1
  414578:	orr	x4, x4, x7
  41457c:	lsr	x7, x4, x1
  414580:	cmp	x5, x7
  414584:	csel	w3, w3, w6, eq  // eq = none
  414588:	add	w1, w1, #0x7
  41458c:	tbnz	w2, #7, 414558 <ferror@plt+0x10cb8>
  414590:	str	w4, [x21, #88]
  414594:	and	w3, w3, #0xfffffffe
  414598:	add	x28, x20, w28, uxtw
  41459c:	tst	x4, #0xffffffff00000000
  4145a0:	b.ne	4145a8 <ferror@plt+0x10d08>  // b.any
  4145a4:	tbz	w3, #1, 414674 <ferror@plt+0x10dd4>
  4145a8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4145ac:	add	x1, x1, #0xab0
  4145b0:	mov	w2, #0x5                   	// #5
  4145b4:	mov	x0, #0x0                   	// #0
  4145b8:	bl	403700 <dcgettext@plt>
  4145bc:	bl	441040 <error@@Base>
  4145c0:	b	414674 <ferror@plt+0x10dd4>
  4145c4:	add	x27, x20, #0x1
  4145c8:	cmp	x19, x27
  4145cc:	b.hi	414754 <ferror@plt+0x10eb4>  // b.pmore
  4145d0:	cmp	x19, x20
  4145d4:	b.hi	414900 <ferror@plt+0x11060>  // b.pmore
  4145d8:	strb	wzr, [x21, #94]
  4145dc:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4145e0:	mov	w2, #0x5                   	// #5
  4145e4:	add	x1, x1, #0xe28
  4145e8:	mov	x0, #0x0                   	// #0
  4145ec:	bl	403700 <dcgettext@plt>
  4145f0:	ldrb	w1, [x21, #94]
  4145f4:	bl	441618 <warn@@Base>
  4145f8:	ldr	x0, [x21, #32]
  4145fc:	mov	x28, x19
  414600:	bl	403510 <free@plt>
  414604:	ldr	x0, [x21, #24]
  414608:	bl	403510 <free@plt>
  41460c:	mov	x0, x21
  414610:	bl	403510 <free@plt>
  414614:	mov	x0, x28
  414618:	ldp	x19, x20, [sp, #16]
  41461c:	ldp	x21, x22, [sp, #32]
  414620:	ldp	x23, x24, [sp, #48]
  414624:	ldp	x25, x26, [sp, #64]
  414628:	ldp	x27, x28, [sp, #80]
  41462c:	ldp	x29, x30, [sp], #128
  414630:	ret
  414634:	str	w5, [x21, #52]
  414638:	add	x20, x20, w4, uxtw
  41463c:	cmp	x5, w5, sxtw
  414640:	b.ne	41451c <ferror@plt+0x10c7c>  // b.any
  414644:	tbnz	w3, #1, 41451c <ferror@plt+0x10c7c>
  414648:	cmp	w26, #0x1
  41464c:	b.ne	41453c <ferror@plt+0x10c9c>  // b.any
  414650:	add	x28, x20, #0x1
  414654:	cmp	x19, x28
  414658:	b.ls	414804 <ferror@plt+0x10f64>  // b.plast
  41465c:	mov	w1, w26
  414660:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  414664:	mov	x0, x20
  414668:	ldr	x2, [x2, #752]
  41466c:	blr	x2
  414670:	str	w0, [x21, #88]
  414674:	ldr	x0, [x21, #40]
  414678:	mov	x20, #0x0                   	// #0
  41467c:	mov	x6, #0x0                   	// #0
  414680:	ldrb	w0, [x0]
  414684:	cmp	w0, #0x7a
  414688:	b.eq	414838 <ferror@plt+0x10f98>  // b.none
  41468c:	str	x21, [x25]
  414690:	mov	x0, x28
  414694:	str	w26, [x24]
  414698:	str	x6, [x23]
  41469c:	str	x20, [x22]
  4146a0:	ldp	x19, x20, [sp, #16]
  4146a4:	ldp	x21, x22, [sp, #32]
  4146a8:	ldp	x23, x24, [sp, #48]
  4146ac:	ldp	x25, x26, [sp, #64]
  4146b0:	ldp	x27, x28, [sp, #80]
  4146b4:	ldp	x29, x30, [sp], #128
  4146b8:	ret
  4146bc:	tst	x2, #0x7f
  4146c0:	csel	w3, w3, w7, eq  // eq = none
  4146c4:	tbnz	w2, #7, 4144b8 <ferror@plt+0x10c18>
  4146c8:	b	4144f0 <ferror@plt+0x10c50>
  4146cc:	tst	x2, #0x7f
  4146d0:	csel	w3, w3, w7, eq  // eq = none
  4146d4:	tbnz	w2, #7, 414450 <ferror@plt+0x10bb0>
  4146d8:	b	414488 <ferror@plt+0x10be8>
  4146dc:	str	w5, [x21, #52]
  4146e0:	add	x20, x20, w4, uxtw
  4146e4:	cmp	x5, w5, sxtw
  4146e8:	and	w0, w3, #0x1
  4146ec:	b.eq	41497c <ferror@plt+0x110dc>  // b.none
  4146f0:	cbz	w0, 41451c <ferror@plt+0x10c7c>
  4146f4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4146f8:	add	x1, x1, #0xa98
  4146fc:	mov	w2, #0x5                   	// #5
  414700:	mov	x0, #0x0                   	// #0
  414704:	bl	403700 <dcgettext@plt>
  414708:	bl	441040 <error@@Base>
  41470c:	b	414648 <ferror@plt+0x10da8>
  414710:	str	w5, [x21, #48]
  414714:	add	x20, x20, w4, uxtw
  414718:	tst	x5, #0xffffffff00000000
  41471c:	and	w0, w3, #0x1
  414720:	b.eq	4149a0 <ferror@plt+0x11100>  // b.none
  414724:	cbz	w0, 4148e4 <ferror@plt+0x11044>
  414728:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41472c:	add	x1, x1, #0xa98
  414730:	mov	w2, #0x5                   	// #5
  414734:	mov	x0, #0x0                   	// #0
  414738:	bl	403700 <dcgettext@plt>
  41473c:	bl	441040 <error@@Base>
  414740:	b	4144a0 <ferror@plt+0x10c00>
  414744:	tst	x2, #0x7f
  414748:	csel	w3, w3, w6, eq  // eq = none
  41474c:	tbnz	w2, #7, 414558 <ferror@plt+0x10cb8>
  414750:	b	414590 <ferror@plt+0x10cf0>
  414754:	mov	w1, #0x1                   	// #1
  414758:	adrp	x28, 475000 <_bfd_std_section+0x3120>
  41475c:	mov	x0, x20
  414760:	ldr	x2, [x28, #752]
  414764:	blr	x2
  414768:	and	w0, w0, #0xff
  41476c:	sub	w1, w0, #0x1
  414770:	strb	w0, [x21, #94]
  414774:	and	w1, w1, #0xff
  414778:	cmp	w1, #0x7
  41477c:	b.hi	4145dc <ferror@plt+0x10d3c>  // b.pmore
  414780:	add	x20, x20, #0x2
  414784:	cmp	x19, x20
  414788:	b.ls	4147dc <ferror@plt+0x10f3c>  // b.plast
  41478c:	mov	w1, #0x1                   	// #1
  414790:	ldr	x2, [x28, #752]
  414794:	mov	x0, x27
  414798:	blr	x2
  41479c:	and	w1, w0, #0xff
  4147a0:	strb	w1, [x21, #95]
  4147a4:	cmp	w1, #0x8
  4147a8:	b.hi	4147bc <ferror@plt+0x10f1c>  // b.pmore
  4147ac:	ldrb	w0, [x21, #94]
  4147b0:	add	w1, w1, w0
  4147b4:	cmp	w1, #0x8
  4147b8:	b.le	4147f8 <ferror@plt+0x10f58>
  4147bc:	mov	w2, #0x5                   	// #5
  4147c0:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4147c4:	mov	x0, #0x0                   	// #0
  4147c8:	add	x1, x1, #0xe50
  4147cc:	bl	403700 <dcgettext@plt>
  4147d0:	ldrb	w1, [x21, #95]
  4147d4:	bl	441618 <warn@@Base>
  4147d8:	b	4145f8 <ferror@plt+0x10d58>
  4147dc:	cmp	x19, x27
  4147e0:	b.ls	4147f4 <ferror@plt+0x10f54>  // b.plast
  4147e4:	sub	x1, x19, x27
  4147e8:	sub	w2, w1, #0x1
  4147ec:	cmp	w2, #0x7
  4147f0:	b.ls	414790 <ferror@plt+0x10ef0>  // b.plast
  4147f4:	strb	wzr, [x21, #95]
  4147f8:	adrp	x27, 475000 <_bfd_std_section+0x3120>
  4147fc:	str	w0, [x27, #692]
  414800:	b	414438 <ferror@plt+0x10b98>
  414804:	cmp	x19, x20
  414808:	b.ls	41481c <ferror@plt+0x10f7c>  // b.plast
  41480c:	sub	x1, x19, x20
  414810:	sub	w0, w1, #0x1
  414814:	cmp	w0, #0x7
  414818:	b.ls	414660 <ferror@plt+0x10dc0>  // b.plast
  41481c:	ldr	x0, [x21, #40]
  414820:	str	wzr, [x21, #88]
  414824:	mov	x20, #0x0                   	// #0
  414828:	mov	x6, #0x0                   	// #0
  41482c:	ldrb	w0, [x0]
  414830:	cmp	w0, #0x7a
  414834:	b.ne	41468c <ferror@plt+0x10dec>  // b.any
  414838:	mov	x1, x19
  41483c:	add	x3, sp, #0x7c
  414840:	add	x2, sp, #0x78
  414844:	mov	x0, x28
  414848:	bl	40e9f8 <ferror@plt+0xb158>
  41484c:	mov	x6, x0
  414850:	ldp	w20, w1, [sp, #120]
  414854:	add	x20, x28, x20
  414858:	tbnz	w1, #0, 4149a8 <ferror@plt+0x11108>
  41485c:	tbnz	w1, #1, 4149cc <ferror@plt+0x1112c>
  414860:	sub	x28, x19, x20
  414864:	cmp	x6, x28
  414868:	b.hi	4149dc <ferror@plt+0x1113c>  // b.pmore
  41486c:	add	x28, x20, x6
  414870:	cbz	x6, 41468c <ferror@plt+0x10dec>
  414874:	ldr	x1, [x21, #40]
  414878:	cmp	x20, x28
  41487c:	add	x1, x1, #0x1
  414880:	ccmp	x19, x1, #0x0, cc  // cc = lo, ul, last
  414884:	b.ls	41468c <ferror@plt+0x10dec>  // b.plast
  414888:	adrp	x5, 450000 <warn@@Base+0xe9e8>
  41488c:	add	x5, x5, #0x7f0
  414890:	ldr	w7, [x27, #692]
  414894:	mov	x3, x20
  414898:	add	x5, x5, #0xa00
  41489c:	mov	w0, #0x42                  	// #66
  4148a0:	b	4148d0 <ferror@plt+0x11030>
  4148a4:	cmp	w2, #0x50
  4148a8:	b.eq	414948 <ferror@plt+0x110a8>  // b.none
  4148ac:	cmp	w2, #0x52
  4148b0:	b.eq	414970 <ferror@plt+0x110d0>  // b.none
  4148b4:	cmp	w2, #0x53
  4148b8:	ccmp	w2, w0, #0x4, ne  // ne = any
  4148bc:	b.ne	41468c <ferror@plt+0x10dec>  // b.any
  4148c0:	add	x1, x1, #0x1
  4148c4:	cmp	x19, x1
  4148c8:	ccmp	x28, x3, #0x0, hi  // hi = pmore
  4148cc:	b.ls	41468c <ferror@plt+0x10dec>  // b.plast
  4148d0:	ldrb	w2, [x1]
  4148d4:	cmp	w2, #0x4c
  4148d8:	b.ne	4148a4 <ferror@plt+0x11004>  // b.any
  4148dc:	add	x3, x3, #0x1
  4148e0:	b	4148c0 <ferror@plt+0x11020>
  4148e4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4148e8:	add	x1, x1, #0xab0
  4148ec:	mov	w2, #0x5                   	// #5
  4148f0:	mov	x0, #0x0                   	// #0
  4148f4:	bl	403700 <dcgettext@plt>
  4148f8:	bl	441040 <error@@Base>
  4148fc:	b	4144a0 <ferror@plt+0x10c00>
  414900:	sub	x1, x19, x20
  414904:	sub	w0, w1, #0x1
  414908:	cmp	w0, #0x7
  41490c:	b.hi	4145d8 <ferror@plt+0x10d38>  // b.pmore
  414910:	b	414758 <ferror@plt+0x10eb8>
  414914:	str	w4, [x21, #88]
  414918:	add	x28, x20, w28, uxtw
  41491c:	tst	x4, #0xffffffff00000000
  414920:	and	w0, w3, #0x1
  414924:	b.eq	414a18 <ferror@plt+0x11178>  // b.none
  414928:	cbz	w0, 4145a8 <ferror@plt+0x10d08>
  41492c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  414930:	add	x1, x1, #0xa98
  414934:	mov	w2, #0x5                   	// #5
  414938:	mov	x0, #0x0                   	// #0
  41493c:	bl	403700 <dcgettext@plt>
  414940:	bl	441040 <error@@Base>
  414944:	b	414674 <ferror@plt+0x10dd4>
  414948:	ldrb	w2, [x3]
  41494c:	mov	w4, w7
  414950:	and	w2, w2, #0x7
  414954:	sub	w2, w2, #0x2
  414958:	cmp	w2, #0x2
  41495c:	b.hi	414964 <ferror@plt+0x110c4>  // b.pmore
  414960:	ldr	w4, [x5, w2, uxtw #2]
  414964:	add	w4, w4, #0x1
  414968:	add	x3, x3, x4
  41496c:	b	4148c0 <ferror@plt+0x11020>
  414970:	ldrb	w2, [x3], #1
  414974:	strb	w2, [x21, #92]
  414978:	b	4148c0 <ferror@plt+0x11020>
  41497c:	cbz	w0, 414644 <ferror@plt+0x10da4>
  414980:	b	4146f4 <ferror@plt+0x10e54>
  414984:	adrp	x1, 449000 <warn@@Base+0x79e8>
  414988:	add	x1, x1, #0xe00
  41498c:	mov	w2, #0x5                   	// #5
  414990:	mov	x0, #0x0                   	// #0
  414994:	bl	403700 <dcgettext@plt>
  414998:	bl	441618 <warn@@Base>
  41499c:	b	4145f8 <ferror@plt+0x10d58>
  4149a0:	cbnz	w0, 414728 <ferror@plt+0x10e88>
  4149a4:	b	41449c <ferror@plt+0x10bfc>
  4149a8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4149ac:	add	x1, x1, #0xa98
  4149b0:	str	x0, [sp, #104]
  4149b4:	mov	w2, #0x5                   	// #5
  4149b8:	mov	x0, #0x0                   	// #0
  4149bc:	bl	403700 <dcgettext@plt>
  4149c0:	bl	441040 <error@@Base>
  4149c4:	ldr	x6, [sp, #104]
  4149c8:	b	414860 <ferror@plt+0x10fc0>
  4149cc:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4149d0:	add	x1, x1, #0xab0
  4149d4:	str	x0, [sp, #104]
  4149d8:	b	4149b4 <ferror@plt+0x11114>
  4149dc:	mov	w2, #0x5                   	// #5
  4149e0:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4149e4:	mov	x0, #0x0                   	// #0
  4149e8:	add	x1, x1, #0xe78
  4149ec:	str	x6, [sp, #104]
  4149f0:	bl	403700 <dcgettext@plt>
  4149f4:	ldr	x6, [sp, #104]
  4149f8:	mov	x20, x0
  4149fc:	mov	x0, x6
  414a00:	bl	40f118 <ferror@plt+0xb878>
  414a04:	mov	x1, x0
  414a08:	mov	x2, x28
  414a0c:	mov	x0, x20
  414a10:	bl	441618 <warn@@Base>
  414a14:	b	4145f8 <ferror@plt+0x10d58>
  414a18:	cbnz	w0, 41492c <ferror@plt+0x1108c>
  414a1c:	tbz	w3, #1, 414674 <ferror@plt+0x10dd4>
  414a20:	b	4145a8 <ferror@plt+0x10d08>
  414a24:	nop
  414a28:	stp	x29, x30, [sp, #-208]!
  414a2c:	mov	x29, sp
  414a30:	stp	x19, x20, [sp, #16]
  414a34:	add	x19, x0, x4
  414a38:	cmp	x0, x19
  414a3c:	stp	x27, x28, [sp, #80]
  414a40:	str	w2, [sp, #108]
  414a44:	str	x6, [sp, #112]
  414a48:	b.cs	4167cc <ferror@plt+0x12f2c>  // b.hs, b.nlast
  414a4c:	cmp	w1, #0x8
  414a50:	mov	x7, x0
  414a54:	mov	w0, #0x8                   	// #8
  414a58:	stp	x21, x22, [sp, #32]
  414a5c:	mov	w22, w1
  414a60:	csel	w1, w1, w0, ls  // ls = plast
  414a64:	adrp	x21, 472000 <_bfd_std_section+0x120>
  414a68:	sub	w0, w0, w1
  414a6c:	add	x21, x21, #0x4f0
  414a70:	adrp	x20, 450000 <warn@@Base+0xe9e8>
  414a74:	add	x20, x20, #0x10
  414a78:	stp	x23, x24, [sp, #48]
  414a7c:	mov	x24, x5
  414a80:	add	x1, x21, #0x610
  414a84:	stp	x25, x26, [sp, #64]
  414a88:	mov	w25, w3
  414a8c:	lsl	w0, w0, #1
  414a90:	mov	w27, #0x0                   	// #0
  414a94:	stp	x1, x0, [sp, #120]
  414a98:	add	x0, x7, #0x1
  414a9c:	str	x0, [sp, #152]
  414aa0:	ldrb	w26, [x7]
  414aa4:	sub	w1, w26, #0x3
  414aa8:	cmp	w1, #0xfa
  414aac:	b.ls	414af8 <ferror@plt+0x11258>  // b.plast
  414ab0:	sub	w0, w26, #0xe0
  414ab4:	mov	w2, #0x5                   	// #5
  414ab8:	cmp	w0, #0x1f
  414abc:	b.hi	414c68 <ferror@plt+0x113c8>  // b.pmore
  414ac0:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  414ac4:	add	x1, x1, #0x738
  414ac8:	mov	x0, #0x0                   	// #0
  414acc:	bl	403700 <dcgettext@plt>
  414ad0:	mov	w1, w26
  414ad4:	bl	4037a0 <printf@plt>
  414ad8:	mov	w0, w27
  414adc:	ldp	x19, x20, [sp, #16]
  414ae0:	ldp	x21, x22, [sp, #32]
  414ae4:	ldp	x23, x24, [sp, #48]
  414ae8:	ldp	x25, x26, [sp, #64]
  414aec:	ldp	x27, x28, [sp, #80]
  414af0:	ldp	x29, x30, [sp], #208
  414af4:	ret
  414af8:	ldrh	w1, [x20, w1, uxtw #1]
  414afc:	adr	x2, 414b08 <ferror@plt+0x11268>
  414b00:	add	x1, x2, w1, sxth #2
  414b04:	br	x1
  414b08:	add	x23, sp, #0xb0
  414b0c:	add	x2, sp, #0xac
  414b10:	mov	x1, x19
  414b14:	mov	x3, x23
  414b18:	bl	40e960 <ferror@plt+0xb0c0>
  414b1c:	str	x0, [sp, #136]
  414b20:	ldr	x1, [sp, #152]
  414b24:	ldr	w2, [sp, #172]
  414b28:	ldr	w0, [sp, #176]
  414b2c:	add	x1, x1, x2
  414b30:	str	x1, [sp, #152]
  414b34:	tbnz	w0, #0, 416560 <ferror@plt+0x12cc0>
  414b38:	tbnz	w0, #1, 416888 <ferror@plt+0x12fe8>
  414b3c:	ldr	x1, [x21, #1616]
  414b40:	sub	w26, w26, #0x70
  414b44:	cbz	x1, 416340 <ferror@plt+0x12aa0>
  414b48:	mov	w0, w26
  414b4c:	blr	x1
  414b50:	mov	x6, x0
  414b54:	cbz	x0, 416340 <ferror@plt+0x12aa0>
  414b58:	ldr	w1, [x21, #376]
  414b5c:	add	x4, x21, #0x180
  414b60:	adrp	x3, 447000 <warn@@Base+0x59e8>
  414b64:	adrp	x2, 455000 <warn@@Base+0x139e8>
  414b68:	add	w0, w1, #0x1
  414b6c:	add	x3, x3, #0x408
  414b70:	sbfiz	x1, x1, #6, #32
  414b74:	and	w0, w0, #0xf
  414b78:	add	x28, x4, x1
  414b7c:	add	x2, x2, #0xd10
  414b80:	adrp	x1, 448000 <warn@@Base+0x69e8>
  414b84:	add	x1, x1, #0xd78
  414b88:	str	x6, [sp, #144]
  414b8c:	str	w0, [x21, #376]
  414b90:	mov	x0, x23
  414b94:	bl	4030a0 <sprintf@plt>
  414b98:	ldr	x3, [sp, #136]
  414b9c:	mov	x2, x23
  414ba0:	mov	x1, #0x40                  	// #64
  414ba4:	mov	x0, x28
  414ba8:	bl	403160 <snprintf@plt>
  414bac:	ldr	x6, [sp, #144]
  414bb0:	mov	x3, x28
  414bb4:	mov	w1, w26
  414bb8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  414bbc:	mov	x2, x6
  414bc0:	add	x0, x0, #0x338
  414bc4:	bl	4037a0 <printf@plt>
  414bc8:	ldr	x0, [sp, #152]
  414bcc:	nop
  414bd0:	cmp	x0, x19
  414bd4:	b.cc	414c18 <ferror@plt+0x11378>  // b.lo, b.ul, b.last
  414bd8:	ldp	x21, x22, [sp, #32]
  414bdc:	ldp	x23, x24, [sp, #48]
  414be0:	ldp	x25, x26, [sp, #64]
  414be4:	mov	w0, w27
  414be8:	ldp	x19, x20, [sp, #16]
  414bec:	ldp	x27, x28, [sp, #80]
  414bf0:	ldp	x29, x30, [sp], #208
  414bf4:	ret
  414bf8:	sub	w1, w26, #0x30
  414bfc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  414c00:	add	x0, x0, #0x310
  414c04:	bl	4037a0 <printf@plt>
  414c08:	ldr	x0, [sp, #152]
  414c0c:	cmp	x0, x19
  414c10:	b.cs	414bd8 <ferror@plt+0x11338>  // b.hs, b.nlast
  414c14:	nop
  414c18:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  414c1c:	add	x0, x0, #0x778
  414c20:	bl	4037a0 <printf@plt>
  414c24:	ldr	x7, [sp, #152]
  414c28:	cmp	x7, x19
  414c2c:	b.cc	414a98 <ferror@plt+0x111f8>  // b.lo, b.ul, b.last
  414c30:	b	414bd8 <ferror@plt+0x11338>
  414c34:	ldr	x1, [x21, #1616]
  414c38:	sub	w26, w26, #0x50
  414c3c:	cbz	x1, 41631c <ferror@plt+0x12a7c>
  414c40:	mov	w0, w26
  414c44:	blr	x1
  414c48:	mov	x2, x0
  414c4c:	cbz	x0, 41631c <ferror@plt+0x12a7c>
  414c50:	mov	w1, w26
  414c54:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  414c58:	add	x0, x0, #0x320
  414c5c:	bl	4037a0 <printf@plt>
  414c60:	ldr	x0, [sp, #152]
  414c64:	b	414bd0 <ferror@plt+0x11330>
  414c68:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  414c6c:	mov	x0, #0x0                   	// #0
  414c70:	add	x1, x1, #0x758
  414c74:	b	414acc <ferror@plt+0x1122c>
  414c78:	add	x23, sp, #0xb0
  414c7c:	add	x28, sp, #0xac
  414c80:	mov	x2, x28
  414c84:	mov	x1, x19
  414c88:	mov	x3, x23
  414c8c:	bl	40e9f8 <ferror@plt+0xb158>
  414c90:	ldr	x1, [sp, #152]
  414c94:	str	x0, [sp, #136]
  414c98:	ldr	w2, [sp, #172]
  414c9c:	ldr	w0, [sp, #176]
  414ca0:	add	x1, x1, x2
  414ca4:	str	x1, [sp, #152]
  414ca8:	tbnz	w0, #0, 4163e8 <ferror@plt+0x12b48>
  414cac:	tbnz	w0, #1, 41686c <ferror@plt+0x12fcc>
  414cb0:	ldr	x0, [sp, #136]
  414cb4:	cmp	w26, #0xa5
  414cb8:	adrp	x1, 449000 <warn@@Base+0x79e8>
  414cbc:	adrp	x2, 449000 <warn@@Base+0x79e8>
  414cc0:	add	x1, x1, #0xf68
  414cc4:	add	x2, x2, #0xf50
  414cc8:	csel	x26, x2, x1, eq  // eq = none
  414ccc:	bl	40eae8 <ferror@plt+0xb248>
  414cd0:	mov	x4, x0
  414cd4:	ldr	x1, [x21, #1616]
  414cd8:	cbz	x1, 416388 <ferror@plt+0x12ae8>
  414cdc:	ldr	w0, [sp, #136]
  414ce0:	str	x4, [sp, #144]
  414ce4:	blr	x1
  414ce8:	mov	x3, x0
  414cec:	ldr	x4, [sp, #144]
  414cf0:	cbz	x0, 416388 <ferror@plt+0x12ae8>
  414cf4:	mov	x2, x4
  414cf8:	mov	x1, x26
  414cfc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  414d00:	add	x0, x0, #0x5b0
  414d04:	bl	4037a0 <printf@plt>
  414d08:	ldr	x0, [sp, #152]
  414d0c:	mov	x3, x23
  414d10:	mov	x2, x28
  414d14:	mov	x1, x19
  414d18:	bl	40e9f8 <ferror@plt+0xb158>
  414d1c:	mov	x23, x0
  414d20:	ldp	w2, w0, [sp, #172]
  414d24:	ldr	x1, [sp, #152]
  414d28:	add	x1, x1, x2
  414d2c:	str	x1, [sp, #152]
  414d30:	tbnz	w0, #0, 414dd8 <ferror@plt+0x11538>
  414d34:	tbnz	w0, #1, 416300 <ferror@plt+0x12a60>
  414d38:	add	x0, x24, x23
  414d3c:	bl	40f118 <ferror@plt+0xb878>
  414d40:	adrp	x2, 44a000 <warn@@Base+0x89e8>
  414d44:	mov	x1, x0
  414d48:	add	x0, x2, #0x5f0
  414d4c:	bl	4037a0 <printf@plt>
  414d50:	ldr	x0, [sp, #152]
  414d54:	b	414bd0 <ferror@plt+0x11330>
  414d58:	add	x7, x7, #0x2
  414d5c:	cmp	x19, x7
  414d60:	b.hi	4162e4 <ferror@plt+0x12a44>  // b.pmore
  414d64:	cmp	x0, x19
  414d68:	mov	x2, #0x0                   	// #0
  414d6c:	b.cs	414d80 <ferror@plt+0x114e0>  // b.hs, b.nlast
  414d70:	sub	x1, x19, x0
  414d74:	sub	w3, w1, #0x1
  414d78:	cmp	w3, #0x7
  414d7c:	b.ls	4162e8 <ferror@plt+0x12a48>  // b.plast
  414d80:	add	x4, x0, #0x1
  414d84:	cmp	w26, #0xa6
  414d88:	adrp	x3, 449000 <warn@@Base+0x79e8>
  414d8c:	add	x3, x3, #0xf80
  414d90:	adrp	x1, 449000 <warn@@Base+0x79e8>
  414d94:	add	x1, x1, #0xf98
  414d98:	csel	x1, x3, x1, eq  // eq = none
  414d9c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  414da0:	add	x0, x0, #0x5c0
  414da4:	str	x4, [sp, #152]
  414da8:	bl	4037a0 <printf@plt>
  414dac:	ldr	x0, [sp, #152]
  414db0:	add	x2, sp, #0xac
  414db4:	mov	x1, x19
  414db8:	add	x3, sp, #0xb0
  414dbc:	bl	40e9f8 <ferror@plt+0xb158>
  414dc0:	mov	x23, x0
  414dc4:	ldp	w2, w0, [sp, #172]
  414dc8:	ldr	x1, [sp, #152]
  414dcc:	add	x1, x1, x2
  414dd0:	str	x1, [sp, #152]
  414dd4:	tbz	w0, #0, 414d34 <ferror@plt+0x11494>
  414dd8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  414ddc:	add	x1, x1, #0xa98
  414de0:	mov	w2, #0x5                   	// #5
  414de4:	mov	x0, #0x0                   	// #0
  414de8:	bl	403700 <dcgettext@plt>
  414dec:	bl	441040 <error@@Base>
  414df0:	b	414d38 <ferror@plt+0x11498>
  414df4:	add	x2, sp, #0xac
  414df8:	mov	x1, x19
  414dfc:	add	x3, sp, #0xb0
  414e00:	bl	40e9f8 <ferror@plt+0xb158>
  414e04:	mov	x28, x0
  414e08:	ldp	w2, w0, [sp, #172]
  414e0c:	ldr	x1, [sp, #152]
  414e10:	add	x1, x1, x2
  414e14:	str	x1, [sp, #152]
  414e18:	tbnz	w0, #0, 41657c <ferror@plt+0x12cdc>
  414e1c:	tbnz	w0, #1, 416930 <ferror@plt+0x13090>
  414e20:	adrp	x1, 449000 <warn@@Base+0x79e8>
  414e24:	adrp	x23, 449000 <warn@@Base+0x79e8>
  414e28:	cmp	w26, #0xa8
  414e2c:	add	x1, x1, #0xfc0
  414e30:	add	x23, x23, #0xfb0
  414e34:	csel	x23, x23, x1, eq  // eq = none
  414e38:	cmp	x28, #0x0
  414e3c:	add	x0, x28, x24
  414e40:	csel	x0, x0, x28, ne  // ne = any
  414e44:	bl	40f118 <ferror@plt+0xb878>
  414e48:	mov	x2, x0
  414e4c:	mov	x1, x23
  414e50:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  414e54:	add	x0, x0, #0x5c8
  414e58:	bl	4037a0 <printf@plt>
  414e5c:	ldr	x0, [sp, #152]
  414e60:	b	414bd0 <ferror@plt+0x11330>
  414e64:	add	x2, sp, #0xac
  414e68:	mov	x1, x19
  414e6c:	add	x3, sp, #0xb0
  414e70:	bl	40e9f8 <ferror@plt+0xb158>
  414e74:	mov	x28, x0
  414e78:	ldp	w2, w0, [sp, #172]
  414e7c:	ldr	x1, [sp, #152]
  414e80:	add	x1, x1, x2
  414e84:	str	x1, [sp, #152]
  414e88:	tbnz	w0, #0, 4164ac <ferror@plt+0x12c0c>
  414e8c:	tbnz	w0, #1, 416914 <ferror@plt+0x13074>
  414e90:	adrp	x1, 449000 <warn@@Base+0x79e8>
  414e94:	adrp	x23, 449000 <warn@@Base+0x79e8>
  414e98:	cmp	w26, #0xa9
  414e9c:	add	x1, x1, #0xff0
  414ea0:	add	x23, x23, #0xfd8
  414ea4:	b	414e34 <ferror@plt+0x11594>
  414ea8:	cmn	w25, #0x1
  414eac:	b.eq	416aa0 <ferror@plt+0x13200>  // b.none
  414eb0:	cmp	w25, #0x2
  414eb4:	b.eq	41662c <ferror@plt+0x12d8c>  // b.none
  414eb8:	ldr	w1, [sp, #108]
  414ebc:	cmp	w1, #0x8
  414ec0:	mov	w23, w1
  414ec4:	b.hi	416a0c <ferror@plt+0x1316c>  // b.pmore
  414ec8:	add	x1, x0, x23
  414ecc:	cmp	x19, x1
  414ed0:	b.hi	4166e0 <ferror@plt+0x12e40>  // b.pmore
  414ed4:	cmp	x0, x19
  414ed8:	b.cc	4166bc <ferror@plt+0x12e1c>  // b.lo, b.ul, b.last
  414edc:	str	xzr, [sp, #136]
  414ee0:	ldr	x0, [sp, #152]
  414ee4:	add	x2, sp, #0xac
  414ee8:	mov	x1, x19
  414eec:	add	x0, x0, x23
  414ef0:	add	x23, sp, #0xb0
  414ef4:	mov	x3, x23
  414ef8:	str	x0, [sp, #152]
  414efc:	bl	40e960 <ferror@plt+0xb0c0>
  414f00:	mov	x28, x0
  414f04:	ldp	w2, w0, [sp, #172]
  414f08:	ldr	x1, [sp, #152]
  414f0c:	add	x1, x1, x2
  414f10:	str	x1, [sp, #152]
  414f14:	tbnz	w0, #0, 416698 <ferror@plt+0x12df8>
  414f18:	tbnz	w0, #1, 4169f0 <ferror@plt+0x13150>
  414f1c:	cmp	w26, #0xa0
  414f20:	adrp	x1, 449000 <warn@@Base+0x79e8>
  414f24:	adrp	x5, 449000 <warn@@Base+0x79e8>
  414f28:	add	x1, x1, #0xed0
  414f2c:	add	x5, x5, #0xeb8
  414f30:	ldr	x0, [sp, #136]
  414f34:	csel	x5, x5, x1, eq  // eq = none
  414f38:	str	x5, [sp, #144]
  414f3c:	bl	40f118 <ferror@plt+0xb878>
  414f40:	mov	x6, x0
  414f44:	ldr	w1, [x21, #376]
  414f48:	add	x4, x21, #0x180
  414f4c:	adrp	x3, 447000 <warn@@Base+0x59e8>
  414f50:	adrp	x2, 455000 <warn@@Base+0x139e8>
  414f54:	add	w0, w1, #0x1
  414f58:	add	x3, x3, #0x408
  414f5c:	sbfiz	x1, x1, #6, #32
  414f60:	and	w0, w0, #0xf
  414f64:	add	x26, x4, x1
  414f68:	add	x2, x2, #0xd10
  414f6c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  414f70:	add	x1, x1, #0xd78
  414f74:	str	x6, [sp, #136]
  414f78:	str	w0, [x21, #376]
  414f7c:	mov	x0, x23
  414f80:	bl	4030a0 <sprintf@plt>
  414f84:	mov	x3, x28
  414f88:	mov	x2, x23
  414f8c:	mov	x1, #0x40                  	// #64
  414f90:	mov	x0, x26
  414f94:	bl	403160 <snprintf@plt>
  414f98:	ldp	x6, x5, [sp, #136]
  414f9c:	mov	x3, x26
  414fa0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  414fa4:	add	x0, x0, #0x588
  414fa8:	mov	x1, x5
  414fac:	mov	x2, x6
  414fb0:	bl	4037a0 <printf@plt>
  414fb4:	ldr	x0, [sp, #152]
  414fb8:	b	414bd0 <ferror@plt+0x11330>
  414fbc:	add	x2, sp, #0xac
  414fc0:	mov	x1, x19
  414fc4:	add	x3, sp, #0xb0
  414fc8:	bl	40e9f8 <ferror@plt+0xb158>
  414fcc:	mov	x23, x0
  414fd0:	ldp	w2, w0, [sp, #172]
  414fd4:	ldr	x1, [sp, #152]
  414fd8:	add	x1, x1, x2
  414fdc:	str	x1, [sp, #152]
  414fe0:	tbnz	w0, #0, 416598 <ferror@plt+0x12cf8>
  414fe4:	tbnz	w0, #1, 4167f0 <ferror@plt+0x12f50>
  414fe8:	sub	x1, x19, x1
  414fec:	adrp	x2, 449000 <warn@@Base+0x79e8>
  414ff0:	cmp	x1, x23
  414ff4:	add	x2, x2, #0xef0
  414ff8:	csel	x23, x1, x23, ls  // ls = plast
  414ffc:	cmp	w26, #0xa3
  415000:	adrp	x0, 449000 <warn@@Base+0x79e8>
  415004:	add	x1, x0, #0xf08
  415008:	csel	x1, x2, x1, eq  // eq = none
  41500c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415010:	add	x0, x0, #0x598
  415014:	bl	4037a0 <printf@plt>
  415018:	ldr	w2, [sp, #108]
  41501c:	mov	x5, x24
  415020:	ldr	x6, [sp, #112]
  415024:	mov	x4, x23
  415028:	ldr	x0, [sp, #152]
  41502c:	mov	w3, w25
  415030:	mov	w1, w22
  415034:	bl	414a28 <ferror@plt+0x11188>
  415038:	cmp	w0, #0x0
  41503c:	adrp	x1, 471000 <_sch_istable+0x1478>
  415040:	csinc	w27, w27, wzr, eq  // eq = none
  415044:	mov	w0, #0x29                  	// #41
  415048:	ldr	x1, [x1, #3800]
  41504c:	bl	4030b0 <putc@plt>
  415050:	ldr	x0, [sp, #152]
  415054:	add	x0, x0, x23
  415058:	str	x0, [sp, #152]
  41505c:	cmp	x0, x19
  415060:	b.hi	414bd8 <ferror@plt+0x11338>  // b.pmore
  415064:	b	414bd0 <ferror@plt+0x11330>
  415068:	add	x2, sp, #0xac
  41506c:	mov	x1, x19
  415070:	add	x3, sp, #0xb0
  415074:	bl	40e9f8 <ferror@plt+0xb158>
  415078:	mov	x28, x0
  41507c:	ldp	w2, w0, [sp, #172]
  415080:	ldr	x1, [sp, #152]
  415084:	add	x1, x1, x2
  415088:	str	x1, [sp, #152]
  41508c:	tbnz	w0, #0, 4164ec <ferror@plt+0x12c4c>
  415090:	tbnz	w0, #1, 4167d4 <ferror@plt+0x12f34>
  415094:	cmp	w26, #0xa4
  415098:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41509c:	add	x1, x1, #0xf38
  4150a0:	adrp	x23, 449000 <warn@@Base+0x79e8>
  4150a4:	add	x23, x23, #0xf20
  4150a8:	add	x0, x24, x28
  4150ac:	csel	x23, x23, x1, eq  // eq = none
  4150b0:	bl	40f118 <ferror@plt+0xb878>
  4150b4:	mov	x2, x0
  4150b8:	mov	x1, x23
  4150bc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4150c0:	add	x0, x0, #0x5a0
  4150c4:	bl	4037a0 <printf@plt>
  4150c8:	ldr	x2, [sp, #152]
  4150cc:	add	x0, x2, #0x1
  4150d0:	cmp	x0, x19
  4150d4:	b.cc	4150fc <ferror@plt+0x1185c>  // b.lo, b.ul, b.last
  4150d8:	cmp	x2, x19
  4150dc:	mov	x1, #0x0                   	// #0
  4150e0:	b.cs	41511c <ferror@plt+0x1187c>  // b.hs, b.nlast
  4150e4:	sub	x3, x19, x2
  4150e8:	sub	w4, w3, #0x1
  4150ec:	cmp	w4, #0x7
  4150f0:	b.hi	41511c <ferror@plt+0x1187c>  // b.pmore
  4150f4:	mov	w1, w3
  4150f8:	b	415100 <ferror@plt+0x11860>
  4150fc:	mov	w1, #0x1                   	// #1
  415100:	adrp	x3, 475000 <_bfd_std_section+0x3120>
  415104:	mov	x0, x2
  415108:	ldr	x2, [x3, #752]
  41510c:	blr	x2
  415110:	mov	x1, x0
  415114:	ldr	x2, [sp, #152]
  415118:	add	x0, x2, #0x1
  41511c:	mov	x2, x19
  415120:	mov	w3, #0x20                  	// #32
  415124:	str	x0, [sp, #152]
  415128:	bl	40f8f8 <ferror@plt+0xc058>
  41512c:	str	x0, [sp, #152]
  415130:	b	414bd0 <ferror@plt+0x11330>
  415134:	add	x23, sp, #0xb0
  415138:	add	x2, sp, #0xac
  41513c:	mov	x1, x19
  415140:	mov	x3, x23
  415144:	bl	40e960 <ferror@plt+0xb0c0>
  415148:	mov	x28, x0
  41514c:	ldp	w2, w0, [sp, #172]
  415150:	ldr	x1, [sp, #152]
  415154:	add	x1, x1, x2
  415158:	str	x1, [sp, #152]
  41515c:	tbnz	w0, #0, 416490 <ferror@plt+0x12bf0>
  415160:	tbnz	w0, #1, 416850 <ferror@plt+0x12fb0>
  415164:	ldr	w0, [x21, #376]
  415168:	add	x4, x21, #0x180
  41516c:	adrp	x3, 447000 <warn@@Base+0x59e8>
  415170:	adrp	x2, 455000 <warn@@Base+0x139e8>
  415174:	add	w5, w0, #0x1
  415178:	add	x3, x3, #0x408
  41517c:	and	w5, w5, #0xf
  415180:	sbfiz	x0, x0, #6, #32
  415184:	add	x26, x4, x0
  415188:	add	x2, x2, #0xd10
  41518c:	mov	x0, x23
  415190:	adrp	x1, 448000 <warn@@Base+0x69e8>
  415194:	add	x1, x1, #0xd78
  415198:	str	w5, [x21, #376]
  41519c:	bl	4030a0 <sprintf@plt>
  4151a0:	mov	x3, x28
  4151a4:	mov	x2, x23
  4151a8:	mov	x1, #0x40                  	// #64
  4151ac:	mov	x0, x26
  4151b0:	bl	403160 <snprintf@plt>
  4151b4:	mov	x1, x26
  4151b8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4151bc:	add	x0, x0, #0x110
  4151c0:	bl	4037a0 <printf@plt>
  4151c4:	ldr	x0, [sp, #152]
  4151c8:	b	414bd0 <ferror@plt+0x11330>
  4151cc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4151d0:	add	x0, x0, #0x198
  4151d4:	bl	4037a0 <printf@plt>
  4151d8:	ldr	x0, [sp, #152]
  4151dc:	b	414bd0 <ferror@plt+0x11330>
  4151e0:	add	x7, x7, #0x2
  4151e4:	cmp	x19, x7
  4151e8:	b.hi	415210 <ferror@plt+0x11970>  // b.pmore
  4151ec:	cmp	x0, x19
  4151f0:	mov	x1, #0x0                   	// #0
  4151f4:	b.cs	415228 <ferror@plt+0x11988>  // b.hs, b.nlast
  4151f8:	sub	x2, x19, x0
  4151fc:	sub	w3, w2, #0x1
  415200:	cmp	w3, #0x7
  415204:	b.hi	415228 <ferror@plt+0x11988>  // b.pmore
  415208:	mov	w1, w2
  41520c:	b	415214 <ferror@plt+0x11974>
  415210:	mov	w1, #0x1                   	// #1
  415214:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  415218:	ldr	x2, [x2, #752]
  41521c:	blr	x2
  415220:	mov	x1, x0
  415224:	ldr	x0, [sp, #152]
  415228:	add	x2, x0, #0x1
  41522c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415230:	add	x0, x0, #0x158
  415234:	str	x2, [sp, #152]
  415238:	bl	4037a0 <printf@plt>
  41523c:	ldr	x0, [sp, #152]
  415240:	b	414bd0 <ferror@plt+0x11330>
  415244:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415248:	add	x0, x0, #0x168
  41524c:	bl	4037a0 <printf@plt>
  415250:	ldr	x0, [sp, #152]
  415254:	b	414bd0 <ferror@plt+0x11330>
  415258:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  41525c:	add	x0, x0, #0x178
  415260:	bl	4037a0 <printf@plt>
  415264:	ldr	x0, [sp, #152]
  415268:	b	414bd0 <ferror@plt+0x11330>
  41526c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415270:	add	x0, x0, #0x188
  415274:	bl	4037a0 <printf@plt>
  415278:	ldr	x0, [sp, #152]
  41527c:	b	414bd0 <ferror@plt+0x11330>
  415280:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415284:	add	x0, x0, #0x138
  415288:	bl	4037a0 <printf@plt>
  41528c:	ldr	x0, [sp, #152]
  415290:	b	414bd0 <ferror@plt+0x11330>
  415294:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415298:	add	x0, x0, #0x148
  41529c:	bl	4037a0 <printf@plt>
  4152a0:	ldr	x0, [sp, #152]
  4152a4:	b	414bd0 <ferror@plt+0x11330>
  4152a8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4152ac:	add	x0, x0, #0x128
  4152b0:	bl	4037a0 <printf@plt>
  4152b4:	ldr	x0, [sp, #152]
  4152b8:	b	414bd0 <ferror@plt+0x11330>
  4152bc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4152c0:	add	x0, x0, #0x1d8
  4152c4:	bl	4037a0 <printf@plt>
  4152c8:	ldr	x0, [sp, #152]
  4152cc:	b	414bd0 <ferror@plt+0x11330>
  4152d0:	cmp	w22, #0x8
  4152d4:	mov	w23, w22
  4152d8:	b.hi	416298 <ferror@plt+0x129f8>  // b.pmore
  4152dc:	add	x1, x0, x23
  4152e0:	cmp	x19, x1
  4152e4:	b.ls	4162d4 <ferror@plt+0x12a34>  // b.plast
  4152e8:	mov	w1, w22
  4152ec:	sub	w2, w1, #0x1
  4152f0:	cmp	w2, #0x7
  4152f4:	b.hi	4162dc <ferror@plt+0x12a3c>  // b.pmore
  4152f8:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4152fc:	ldr	x2, [x2, #752]
  415300:	blr	x2
  415304:	ldr	x1, [sp, #152]
  415308:	add	x1, x1, x23
  41530c:	str	x1, [sp, #152]
  415310:	bl	40f118 <ferror@plt+0xb878>
  415314:	mov	x1, x0
  415318:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  41531c:	add	x0, x0, #0x8
  415320:	bl	4037a0 <printf@plt>
  415324:	ldr	x0, [sp, #152]
  415328:	b	414bd0 <ferror@plt+0x11330>
  41532c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415330:	add	x0, x0, #0x18
  415334:	bl	4037a0 <printf@plt>
  415338:	ldr	x0, [sp, #152]
  41533c:	b	414bd0 <ferror@plt+0x11330>
  415340:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415344:	add	x0, x0, #0x1b8
  415348:	bl	4037a0 <printf@plt>
  41534c:	ldr	x0, [sp, #152]
  415350:	b	414bd0 <ferror@plt+0x11330>
  415354:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415358:	add	x0, x0, #0x1c8
  41535c:	bl	4037a0 <printf@plt>
  415360:	ldr	x0, [sp, #152]
  415364:	b	414bd0 <ferror@plt+0x11330>
  415368:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  41536c:	add	x0, x0, #0x1a8
  415370:	bl	4037a0 <printf@plt>
  415374:	ldr	x0, [sp, #152]
  415378:	b	414bd0 <ferror@plt+0x11330>
  41537c:	add	x7, x7, #0x2
  415380:	cmp	x19, x7
  415384:	b.hi	4153ac <ferror@plt+0x11b0c>  // b.pmore
  415388:	cmp	x0, x19
  41538c:	mov	x1, #0x0                   	// #0
  415390:	b.cs	4153c4 <ferror@plt+0x11b24>  // b.hs, b.nlast
  415394:	sub	x2, x19, x0
  415398:	sub	w3, w2, #0x1
  41539c:	cmp	w3, #0x7
  4153a0:	b.hi	4153c4 <ferror@plt+0x11b24>  // b.pmore
  4153a4:	mov	w1, w2
  4153a8:	b	4153b0 <ferror@plt+0x11b10>
  4153ac:	mov	w1, #0x1                   	// #1
  4153b0:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4153b4:	ldr	x2, [x2, #752]
  4153b8:	blr	x2
  4153bc:	mov	x1, x0
  4153c0:	ldr	x0, [sp, #152]
  4153c4:	add	x2, x0, #0x1
  4153c8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4153cc:	add	x0, x0, #0x28
  4153d0:	str	x2, [sp, #152]
  4153d4:	bl	4037a0 <printf@plt>
  4153d8:	ldr	x0, [sp, #152]
  4153dc:	b	414bd0 <ferror@plt+0x11330>
  4153e0:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  4153e4:	add	x1, x1, #0x500
  4153e8:	mov	w2, #0x5                   	// #5
  4153ec:	mov	x0, #0x0                   	// #0
  4153f0:	bl	403700 <dcgettext@plt>
  4153f4:	bl	4037a0 <printf@plt>
  4153f8:	ldr	x0, [sp, #152]
  4153fc:	b	414bd0 <ferror@plt+0x11330>
  415400:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415404:	add	x0, x0, #0x6f0
  415408:	bl	4037a0 <printf@plt>
  41540c:	ldr	x0, [sp, #152]
  415410:	b	414bd0 <ferror@plt+0x11330>
  415414:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415418:	add	x0, x0, #0x708
  41541c:	bl	4037a0 <printf@plt>
  415420:	ldr	x0, [sp, #152]
  415424:	b	414bd0 <ferror@plt+0x11330>
  415428:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  41542c:	add	x0, x0, #0x530
  415430:	bl	4037a0 <printf@plt>
  415434:	ldr	x0, [sp, #152]
  415438:	b	414bd0 <ferror@plt+0x11330>
  41543c:	cmp	x0, x19
  415440:	mov	w28, #0x0                   	// #0
  415444:	b.cs	415454 <ferror@plt+0x11bb4>  // b.hs, b.nlast
  415448:	add	x0, x7, #0x2
  41544c:	str	x0, [sp, #152]
  415450:	ldrb	w28, [x7, #1]
  415454:	ldr	x0, [sp, #112]
  415458:	mov	x4, x19
  41545c:	mov	w1, w28
  415460:	add	x3, x0, #0x28
  415464:	add	x2, x0, #0x20
  415468:	add	x0, sp, #0x98
  41546c:	bl	40e188 <ferror@plt+0xa8e8>
  415470:	mov	w1, w28
  415474:	mov	x23, x0
  415478:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  41547c:	add	x0, x0, #0x548
  415480:	bl	4037a0 <printf@plt>
  415484:	add	x28, x21, #0x180
  415488:	ldr	w0, [x21, #376]
  41548c:	add	w1, w0, #0x1
  415490:	and	w1, w1, #0xf
  415494:	str	w1, [x21, #376]
  415498:	sbfiz	x0, x0, #6, #32
  41549c:	add	x28, x28, x0
  4154a0:	cbnz	w22, 4164c8 <ferror@plt+0x12c28>
  4154a4:	add	x0, sp, #0xb0
  4154a8:	adrp	x2, 455000 <warn@@Base+0x139e8>
  4154ac:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4154b0:	add	x2, x2, #0xd10
  4154b4:	add	x1, x1, #0xff0
  4154b8:	bl	4030a0 <sprintf@plt>
  4154bc:	mov	x3, x23
  4154c0:	add	x2, sp, #0xb0
  4154c4:	mov	x0, x28
  4154c8:	mov	x1, #0x40                  	// #64
  4154cc:	bl	403160 <snprintf@plt>
  4154d0:	mov	x1, x28
  4154d4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4154d8:	add	x0, x0, #0x4c8
  4154dc:	bl	4037a0 <printf@plt>
  4154e0:	ldr	x0, [sp, #152]
  4154e4:	b	414bd0 <ferror@plt+0x11330>
  4154e8:	add	x7, x7, #0x5
  4154ec:	cmp	x19, x7
  4154f0:	b.hi	415518 <ferror@plt+0x11c78>  // b.pmore
  4154f4:	cmp	x0, x19
  4154f8:	mov	x1, #0x0                   	// #0
  4154fc:	b.cs	415530 <ferror@plt+0x11c90>  // b.hs, b.nlast
  415500:	sub	x2, x19, x0
  415504:	sub	w3, w2, #0x1
  415508:	cmp	w3, #0x7
  41550c:	b.hi	415530 <ferror@plt+0x11c90>  // b.pmore
  415510:	mov	w1, w2
  415514:	b	41551c <ferror@plt+0x11c7c>
  415518:	mov	w1, #0x4                   	// #4
  41551c:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  415520:	ldr	x2, [x2, #752]
  415524:	blr	x2
  415528:	mov	x1, x0
  41552c:	ldr	x0, [sp, #152]
  415530:	add	x2, x0, #0x4
  415534:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415538:	add	x0, x0, #0xb8
  41553c:	str	x2, [sp, #152]
  415540:	bl	4037a0 <printf@plt>
  415544:	ldr	x0, [sp, #152]
  415548:	add	x2, x0, #0x4
  41554c:	cmp	x2, x19
  415550:	b.cc	415578 <ferror@plt+0x11cd8>  // b.lo, b.ul, b.last
  415554:	cmp	x0, x19
  415558:	mov	x1, #0x0                   	// #0
  41555c:	b.cs	415594 <ferror@plt+0x11cf4>  // b.hs, b.nlast
  415560:	sub	x3, x19, x0
  415564:	sub	w4, w3, #0x1
  415568:	cmp	w4, #0x7
  41556c:	b.hi	415594 <ferror@plt+0x11cf4>  // b.pmore
  415570:	mov	w1, w3
  415574:	b	41557c <ferror@plt+0x11cdc>
  415578:	mov	w1, #0x4                   	// #4
  41557c:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  415580:	ldr	x2, [x2, #752]
  415584:	blr	x2
  415588:	mov	x1, x0
  41558c:	ldr	x2, [sp, #152]
  415590:	add	x2, x2, #0x4
  415594:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415598:	add	x0, x0, #0xd0
  41559c:	str	x2, [sp, #152]
  4155a0:	bl	4037a0 <printf@plt>
  4155a4:	ldr	x0, [sp, #152]
  4155a8:	b	414bd0 <ferror@plt+0x11330>
  4155ac:	add	x7, x7, #0x2
  4155b0:	cmp	x19, x7
  4155b4:	b.hi	4160fc <ferror@plt+0x1285c>  // b.pmore
  4155b8:	cmp	x0, x19
  4155bc:	mov	x1, #0x0                   	// #0
  4155c0:	b.cs	41610c <ferror@plt+0x1286c>  // b.hs, b.nlast
  4155c4:	cmp	w19, w0
  4155c8:	sub	x2, x19, x0
  4155cc:	b.eq	41610c <ferror@plt+0x1286c>  // b.none
  4155d0:	mov	w1, w2
  4155d4:	b	416100 <ferror@plt+0x12860>
  4155d8:	add	x7, x7, #0x3
  4155dc:	cmp	x19, x7
  4155e0:	b.hi	415608 <ferror@plt+0x11d68>  // b.pmore
  4155e4:	cmp	x0, x19
  4155e8:	mov	x1, #0x0                   	// #0
  4155ec:	b.cs	415620 <ferror@plt+0x11d80>  // b.hs, b.nlast
  4155f0:	sub	x2, x19, x0
  4155f4:	sub	w3, w2, #0x1
  4155f8:	cmp	w3, #0x7
  4155fc:	b.hi	415620 <ferror@plt+0x11d80>  // b.pmore
  415600:	mov	w1, w2
  415604:	b	41560c <ferror@plt+0x11d6c>
  415608:	mov	w1, #0x2                   	// #2
  41560c:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  415610:	ldr	x2, [x2, #752]
  415614:	blr	x2
  415618:	mov	x1, x0
  41561c:	ldr	x0, [sp, #152]
  415620:	add	x2, x0, #0x2
  415624:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415628:	add	x0, x0, #0x58
  41562c:	str	x2, [sp, #152]
  415630:	bl	4037a0 <printf@plt>
  415634:	ldr	x0, [sp, #152]
  415638:	b	414bd0 <ferror@plt+0x11330>
  41563c:	add	x7, x7, #0x3
  415640:	cmp	x19, x7
  415644:	b.hi	416128 <ferror@plt+0x12888>  // b.pmore
  415648:	cmp	x0, x19
  41564c:	mov	x1, #0x0                   	// #0
  415650:	b.cs	416138 <ferror@plt+0x12898>  // b.hs, b.nlast
  415654:	cmp	w19, w0
  415658:	sub	x2, x19, x0
  41565c:	b.eq	416138 <ferror@plt+0x12898>  // b.none
  415660:	mov	w1, w2
  415664:	b	41612c <ferror@plt+0x1288c>
  415668:	add	x7, x7, #0x5
  41566c:	cmp	x19, x7
  415670:	b.hi	415698 <ferror@plt+0x11df8>  // b.pmore
  415674:	cmp	x0, x19
  415678:	mov	x1, #0x0                   	// #0
  41567c:	b.cs	4156b0 <ferror@plt+0x11e10>  // b.hs, b.nlast
  415680:	sub	x2, x19, x0
  415684:	sub	w3, w2, #0x1
  415688:	cmp	w3, #0x7
  41568c:	b.hi	4156b0 <ferror@plt+0x11e10>  // b.pmore
  415690:	mov	w1, w2
  415694:	b	41569c <ferror@plt+0x11dfc>
  415698:	mov	w1, #0x4                   	// #4
  41569c:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4156a0:	ldr	x2, [x2, #752]
  4156a4:	blr	x2
  4156a8:	mov	x1, x0
  4156ac:	ldr	x0, [sp, #152]
  4156b0:	add	x2, x0, #0x4
  4156b4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4156b8:	add	x0, x0, #0x88
  4156bc:	str	x2, [sp, #152]
  4156c0:	bl	4037a0 <printf@plt>
  4156c4:	ldr	x0, [sp, #152]
  4156c8:	b	414bd0 <ferror@plt+0x11330>
  4156cc:	add	x7, x7, #0x5
  4156d0:	cmp	x19, x7
  4156d4:	b.hi	4161b8 <ferror@plt+0x12918>  // b.pmore
  4156d8:	cmp	x0, x19
  4156dc:	mov	x1, #0x0                   	// #0
  4156e0:	b.cs	4161c8 <ferror@plt+0x12928>  // b.hs, b.nlast
  4156e4:	cmp	w19, w0
  4156e8:	sub	x2, x19, x0
  4156ec:	b.eq	4161c8 <ferror@plt+0x12928>  // b.none
  4156f0:	mov	w1, w2
  4156f4:	b	4161bc <ferror@plt+0x1291c>
  4156f8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4156fc:	add	x0, x0, #0x718
  415700:	bl	4037a0 <printf@plt>
  415704:	ldr	x0, [sp, #152]
  415708:	b	414bd0 <ferror@plt+0x11330>
  41570c:	add	x7, x7, #0x5
  415710:	cmp	x19, x7
  415714:	b.hi	41573c <ferror@plt+0x11e9c>  // b.pmore
  415718:	cmp	x0, x19
  41571c:	mov	x1, x24
  415720:	b.cs	415754 <ferror@plt+0x11eb4>  // b.hs, b.nlast
  415724:	sub	x2, x19, x0
  415728:	sub	w3, w2, #0x1
  41572c:	cmp	w3, #0x7
  415730:	b.hi	415754 <ferror@plt+0x11eb4>  // b.pmore
  415734:	mov	w1, w2
  415738:	b	415740 <ferror@plt+0x11ea0>
  41573c:	mov	w1, #0x4                   	// #4
  415740:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  415744:	ldr	x2, [x2, #752]
  415748:	blr	x2
  41574c:	add	x1, x0, x24
  415750:	ldr	x0, [sp, #152]
  415754:	add	x2, x0, #0x4
  415758:	mov	x0, x1
  41575c:	str	x2, [sp, #152]
  415760:	bl	40f118 <ferror@plt+0xb878>
  415764:	mov	x1, x0
  415768:	adrp	x2, 44a000 <warn@@Base+0x89e8>
  41576c:	add	x0, x2, #0x5d8
  415770:	bl	4037a0 <printf@plt>
  415774:	ldr	x0, [sp, #152]
  415778:	b	414bd0 <ferror@plt+0x11330>
  41577c:	add	x2, sp, #0xac
  415780:	mov	x1, x19
  415784:	add	x3, sp, #0xb0
  415788:	bl	40e9f8 <ferror@plt+0xb158>
  41578c:	mov	x23, x0
  415790:	ldp	w2, w0, [sp, #172]
  415794:	ldr	x1, [sp, #152]
  415798:	add	x1, x1, x2
  41579c:	str	x1, [sp, #152]
  4157a0:	tbnz	w0, #0, 4165b8 <ferror@plt+0x12d18>
  4157a4:	tbnz	w0, #1, 416834 <ferror@plt+0x12f94>
  4157a8:	mov	x0, x23
  4157ac:	bl	40f118 <ferror@plt+0xb878>
  4157b0:	adrp	x2, 44a000 <warn@@Base+0x89e8>
  4157b4:	mov	x1, x0
  4157b8:	add	x0, x2, #0x5f8
  4157bc:	bl	4037a0 <printf@plt>
  4157c0:	ldr	x0, [sp, #152]
  4157c4:	b	414bd0 <ferror@plt+0x11330>
  4157c8:	add	x2, sp, #0xac
  4157cc:	mov	x1, x19
  4157d0:	add	x3, sp, #0xb0
  4157d4:	bl	40e9f8 <ferror@plt+0xb158>
  4157d8:	mov	x23, x0
  4157dc:	ldp	w2, w0, [sp, #172]
  4157e0:	ldr	x1, [sp, #152]
  4157e4:	add	x1, x1, x2
  4157e8:	str	x1, [sp, #152]
  4157ec:	tbnz	w0, #0, 416420 <ferror@plt+0x12b80>
  4157f0:	tbnz	w0, #1, 416818 <ferror@plt+0x12f78>
  4157f4:	mov	x0, x23
  4157f8:	bl	40f118 <ferror@plt+0xb878>
  4157fc:	adrp	x2, 44a000 <warn@@Base+0x89e8>
  415800:	mov	x1, x0
  415804:	add	x0, x2, #0x618
  415808:	bl	4037a0 <printf@plt>
  41580c:	ldr	x0, [sp, #152]
  415810:	b	414bd0 <ferror@plt+0x11330>
  415814:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415818:	add	x0, x0, #0x228
  41581c:	bl	4037a0 <printf@plt>
  415820:	ldr	x0, [sp, #152]
  415824:	b	414bd0 <ferror@plt+0x11330>
  415828:	add	x7, x7, #0x2
  41582c:	cmp	x19, x7
  415830:	b.hi	415858 <ferror@plt+0x11fb8>  // b.pmore
  415834:	cmp	x0, x19
  415838:	mov	x1, #0x0                   	// #0
  41583c:	b.cs	415870 <ferror@plt+0x11fd0>  // b.hs, b.nlast
  415840:	sub	x2, x19, x0
  415844:	sub	w3, w2, #0x1
  415848:	cmp	w3, #0x7
  41584c:	b.hi	415870 <ferror@plt+0x11fd0>  // b.pmore
  415850:	mov	w1, w2
  415854:	b	41585c <ferror@plt+0x11fbc>
  415858:	mov	w1, #0x1                   	// #1
  41585c:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  415860:	ldr	x2, [x2, #752]
  415864:	blr	x2
  415868:	mov	x1, x0
  41586c:	ldr	x0, [sp, #152]
  415870:	add	x2, x0, #0x1
  415874:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415878:	add	x0, x0, #0x3a0
  41587c:	str	x2, [sp, #152]
  415880:	bl	4037a0 <printf@plt>
  415884:	ldr	x0, [sp, #152]
  415888:	b	414bd0 <ferror@plt+0x11330>
  41588c:	add	x7, x7, #0x2
  415890:	cmp	x19, x7
  415894:	b.hi	4158bc <ferror@plt+0x1201c>  // b.pmore
  415898:	cmp	x0, x19
  41589c:	mov	x1, #0x0                   	// #0
  4158a0:	b.cs	4158d4 <ferror@plt+0x12034>  // b.hs, b.nlast
  4158a4:	sub	x2, x19, x0
  4158a8:	sub	w3, w2, #0x1
  4158ac:	cmp	w3, #0x7
  4158b0:	b.hi	4158d4 <ferror@plt+0x12034>  // b.pmore
  4158b4:	mov	w1, w2
  4158b8:	b	4158c0 <ferror@plt+0x12020>
  4158bc:	mov	w1, #0x1                   	// #1
  4158c0:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4158c4:	ldr	x2, [x2, #752]
  4158c8:	blr	x2
  4158cc:	mov	x1, x0
  4158d0:	ldr	x0, [sp, #152]
  4158d4:	add	x2, x0, #0x1
  4158d8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4158dc:	add	x0, x0, #0x3b8
  4158e0:	str	x2, [sp, #152]
  4158e4:	bl	4037a0 <printf@plt>
  4158e8:	ldr	x0, [sp, #152]
  4158ec:	b	414bd0 <ferror@plt+0x11330>
  4158f0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4158f4:	add	x0, x0, #0x3d0
  4158f8:	bl	4037a0 <printf@plt>
  4158fc:	ldr	x0, [sp, #152]
  415900:	b	414bd0 <ferror@plt+0x11330>
  415904:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415908:	add	x0, x0, #0x3e0
  41590c:	bl	4037a0 <printf@plt>
  415910:	ldr	x0, [sp, #152]
  415914:	b	414bd0 <ferror@plt+0x11330>
  415918:	add	x7, x7, #0x3
  41591c:	cmp	x19, x7
  415920:	b.hi	4161e4 <ferror@plt+0x12944>  // b.pmore
  415924:	cmp	x0, x19
  415928:	mov	x1, x24
  41592c:	b.cs	4161f4 <ferror@plt+0x12954>  // b.hs, b.nlast
  415930:	cmp	w19, w0
  415934:	sub	x2, x19, x0
  415938:	b.eq	4161f4 <ferror@plt+0x12954>  // b.none
  41593c:	mov	w1, w2
  415940:	b	4161e8 <ferror@plt+0x12948>
  415944:	add	x7, x7, #0x5
  415948:	cmp	x19, x7
  41594c:	b.hi	416154 <ferror@plt+0x128b4>  // b.pmore
  415950:	cmp	x0, x19
  415954:	mov	x1, x24
  415958:	b.cs	416164 <ferror@plt+0x128c4>  // b.hs, b.nlast
  41595c:	cmp	w19, w0
  415960:	sub	x2, x19, x0
  415964:	b.eq	416164 <ferror@plt+0x128c4>  // b.none
  415968:	mov	w1, w2
  41596c:	b	416158 <ferror@plt+0x128b8>
  415970:	add	x7, x7, #0x5
  415974:	cmp	x19, x7
  415978:	b.hi	4163d4 <ferror@plt+0x12b34>  // b.pmore
  41597c:	cmp	x0, x19
  415980:	mov	x1, #0x0                   	// #0
  415984:	b.cs	415998 <ferror@plt+0x120f8>  // b.hs, b.nlast
  415988:	cmp	w19, w0
  41598c:	sub	x2, x19, x0
  415990:	b.ne	4166f0 <ferror@plt+0x12e50>  // b.any
  415994:	nop
  415998:	add	x2, x0, #0x4
  41599c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4159a0:	add	x0, x0, #0xd8
  4159a4:	str	x2, [sp, #152]
  4159a8:	bl	4037a0 <printf@plt>
  4159ac:	ldr	x0, [sp, #152]
  4159b0:	add	x2, x0, #0x4
  4159b4:	cmp	x2, x19
  4159b8:	b.cc	41618c <ferror@plt+0x128ec>  // b.lo, b.ul, b.last
  4159bc:	cmp	x0, x19
  4159c0:	mov	x1, #0x0                   	// #0
  4159c4:	b.cs	4161a0 <ferror@plt+0x12900>  // b.hs, b.nlast
  4159c8:	cmp	w19, w0
  4159cc:	sub	x3, x19, x0
  4159d0:	b.eq	4161a0 <ferror@plt+0x12900>  // b.none
  4159d4:	mov	w1, w3
  4159d8:	b	416190 <ferror@plt+0x128f0>
  4159dc:	add	x2, sp, #0xac
  4159e0:	mov	x1, x19
  4159e4:	add	x3, sp, #0xb0
  4159e8:	bl	40e9f8 <ferror@plt+0xb158>
  4159ec:	mov	x23, x0
  4159f0:	ldp	w2, w0, [sp, #172]
  4159f4:	ldr	x1, [sp, #152]
  4159f8:	add	x1, x1, x2
  4159fc:	str	x1, [sp, #152]
  415a00:	tbnz	w0, #0, 4165d4 <ferror@plt+0x12d34>
  415a04:	tbnz	w0, #1, 4167fc <ferror@plt+0x12f5c>
  415a08:	mov	x0, x23
  415a0c:	bl	40eae8 <ferror@plt+0xb248>
  415a10:	adrp	x2, 44a000 <warn@@Base+0x89e8>
  415a14:	mov	x1, x0
  415a18:	add	x0, x2, #0xf8
  415a1c:	bl	4037a0 <printf@plt>
  415a20:	ldr	x0, [sp, #152]
  415a24:	b	414bd0 <ferror@plt+0x11330>
  415a28:	add	x2, sp, #0xac
  415a2c:	mov	x1, x19
  415a30:	add	x3, sp, #0xb0
  415a34:	bl	40e9f8 <ferror@plt+0xb158>
  415a38:	mov	x23, x0
  415a3c:	ldp	w2, w0, [sp, #172]
  415a40:	ldr	x1, [sp, #152]
  415a44:	add	x1, x1, x2
  415a48:	str	x1, [sp, #152]
  415a4c:	tbnz	w0, #0, 416404 <ferror@plt+0x12b64>
  415a50:	tbnz	w0, #1, 416990 <ferror@plt+0x130f0>
  415a54:	mov	x0, x23
  415a58:	bl	40eae8 <ferror@plt+0xb248>
  415a5c:	ldr	x1, [x21, #1616]
  415a60:	mov	x28, x0
  415a64:	cbz	x1, 4163b0 <ferror@plt+0x12b10>
  415a68:	mov	w0, w23
  415a6c:	blr	x1
  415a70:	mov	x2, x0
  415a74:	cbz	x0, 4163b0 <ferror@plt+0x12b10>
  415a78:	mov	x1, x28
  415a7c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415a80:	add	x0, x0, #0x350
  415a84:	bl	4037a0 <printf@plt>
  415a88:	ldr	x0, [sp, #152]
  415a8c:	b	414bd0 <ferror@plt+0x11330>
  415a90:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415a94:	add	x0, x0, #0x2b0
  415a98:	bl	4037a0 <printf@plt>
  415a9c:	ldr	x0, [sp, #152]
  415aa0:	b	414bd0 <ferror@plt+0x11330>
  415aa4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415aa8:	add	x0, x0, #0x2c0
  415aac:	bl	4037a0 <printf@plt>
  415ab0:	ldr	x0, [sp, #152]
  415ab4:	b	414bd0 <ferror@plt+0x11330>
  415ab8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415abc:	add	x0, x0, #0x480
  415ac0:	bl	4037a0 <printf@plt>
  415ac4:	ldr	x0, [sp, #152]
  415ac8:	b	414bd0 <ferror@plt+0x11330>
  415acc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415ad0:	add	x0, x0, #0x498
  415ad4:	bl	4037a0 <printf@plt>
  415ad8:	add	x23, sp, #0xb0
  415adc:	ldr	x0, [sp, #152]
  415ae0:	add	x28, sp, #0xac
  415ae4:	mov	x2, x28
  415ae8:	mov	x1, x19
  415aec:	mov	x3, x23
  415af0:	bl	40e9f8 <ferror@plt+0xb158>
  415af4:	str	x0, [sp, #136]
  415af8:	ldr	x1, [sp, #152]
  415afc:	ldr	w2, [sp, #172]
  415b00:	ldr	w0, [sp, #176]
  415b04:	add	x1, x1, x2
  415b08:	str	x1, [sp, #152]
  415b0c:	tbnz	w0, #0, 416544 <ferror@plt+0x12ca4>
  415b10:	tbnz	w0, #1, 416974 <ferror@plt+0x130d4>
  415b14:	mov	w2, #0x5                   	// #5
  415b18:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  415b1c:	mov	x0, #0x0                   	// #0
  415b20:	add	x1, x1, #0x4b0
  415b24:	bl	403700 <dcgettext@plt>
  415b28:	mov	x26, x0
  415b2c:	ldr	x0, [sp, #136]
  415b30:	bl	40eae8 <ferror@plt+0xb248>
  415b34:	mov	x1, x0
  415b38:	mov	x0, x26
  415b3c:	bl	4037a0 <printf@plt>
  415b40:	ldr	x0, [sp, #152]
  415b44:	mov	x3, x23
  415b48:	mov	x2, x28
  415b4c:	mov	x1, x19
  415b50:	bl	40e9f8 <ferror@plt+0xb158>
  415b54:	mov	x23, x0
  415b58:	ldp	w2, w0, [sp, #172]
  415b5c:	ldr	x1, [sp, #152]
  415b60:	add	x1, x1, x2
  415b64:	str	x1, [sp, #152]
  415b68:	tbnz	w0, #0, 416528 <ferror@plt+0x12c88>
  415b6c:	tbnz	w0, #1, 416958 <ferror@plt+0x130b8>
  415b70:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  415b74:	add	x1, x1, #0x4c0
  415b78:	mov	w2, #0x5                   	// #5
  415b7c:	mov	x0, #0x0                   	// #0
  415b80:	bl	403700 <dcgettext@plt>
  415b84:	mov	x28, x0
  415b88:	mov	x0, x23
  415b8c:	bl	40eae8 <ferror@plt+0xb248>
  415b90:	mov	x1, x0
  415b94:	mov	x0, x28
  415b98:	bl	4037a0 <printf@plt>
  415b9c:	ldr	x0, [sp, #152]
  415ba0:	b	414bd0 <ferror@plt+0x11330>
  415ba4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415ba8:	add	x0, x0, #0x4e8
  415bac:	bl	4037a0 <printf@plt>
  415bb0:	ldr	x0, [sp, #152]
  415bb4:	add	x2, sp, #0xac
  415bb8:	mov	x1, x19
  415bbc:	add	x3, sp, #0xb0
  415bc0:	bl	40e9f8 <ferror@plt+0xb158>
  415bc4:	mov	x23, x0
  415bc8:	ldp	w0, w1, [sp, #172]
  415bcc:	ldr	x2, [sp, #152]
  415bd0:	add	x0, x2, x0
  415bd4:	str	x0, [sp, #152]
  415bd8:	tbnz	w1, #0, 416508 <ferror@plt+0x12c68>
  415bdc:	tbnz	w1, #1, 41694c <ferror@plt+0x130ac>
  415be0:	mov	x1, x23
  415be4:	mov	x2, x19
  415be8:	mov	w3, #0x20                  	// #32
  415bec:	bl	40f8f8 <ferror@plt+0xc058>
  415bf0:	str	x0, [sp, #152]
  415bf4:	b	414bd0 <ferror@plt+0x11330>
  415bf8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415bfc:	add	x0, x0, #0x4d0
  415c00:	bl	4037a0 <printf@plt>
  415c04:	ldr	x0, [sp, #152]
  415c08:	b	414bd0 <ferror@plt+0x11330>
  415c0c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415c10:	add	x0, x0, #0x1e8
  415c14:	bl	4037a0 <printf@plt>
  415c18:	ldr	x0, [sp, #152]
  415c1c:	b	414bd0 <ferror@plt+0x11330>
  415c20:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415c24:	add	x0, x0, #0x1f8
  415c28:	bl	4037a0 <printf@plt>
  415c2c:	ldr	x0, [sp, #152]
  415c30:	b	414bd0 <ferror@plt+0x11330>
  415c34:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415c38:	add	x0, x0, #0x208
  415c3c:	bl	4037a0 <printf@plt>
  415c40:	ldr	x0, [sp, #152]
  415c44:	b	414bd0 <ferror@plt+0x11330>
  415c48:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415c4c:	add	x0, x0, #0x218
  415c50:	bl	4037a0 <printf@plt>
  415c54:	ldr	x0, [sp, #152]
  415c58:	b	414bd0 <ferror@plt+0x11330>
  415c5c:	cmn	w25, #0x1
  415c60:	b.eq	416ae0 <ferror@plt+0x13240>  // b.none
  415c64:	cmp	w25, #0x2
  415c68:	b.eq	41660c <ferror@plt+0x12d6c>  // b.none
  415c6c:	ldr	w1, [sp, #108]
  415c70:	cmp	w1, #0x8
  415c74:	mov	w23, w1
  415c78:	b.hi	416a38 <ferror@plt+0x13198>  // b.pmore
  415c7c:	add	x1, x0, x23
  415c80:	cmp	x19, x1
  415c84:	b.hi	4166e8 <ferror@plt+0x12e48>  // b.pmore
  415c88:	cmp	x19, x0
  415c8c:	b.ls	415cb0 <ferror@plt+0x12410>  // b.plast
  415c90:	sub	w1, w19, w0
  415c94:	sub	w2, w1, #0x1
  415c98:	cmp	w2, #0x7
  415c9c:	b.hi	415cb0 <ferror@plt+0x12410>  // b.pmore
  415ca0:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  415ca4:	ldr	x2, [x2, #752]
  415ca8:	blr	x2
  415cac:	b	415cb4 <ferror@plt+0x12414>
  415cb0:	mov	x0, #0x0                   	// #0
  415cb4:	ldr	x1, [sp, #152]
  415cb8:	add	x1, x1, x23
  415cbc:	str	x1, [sp, #152]
  415cc0:	bl	40f118 <ferror@plt+0xb878>
  415cc4:	mov	x1, x0
  415cc8:	adrp	x2, 44a000 <warn@@Base+0x89e8>
  415ccc:	add	x0, x2, #0x450
  415cd0:	bl	4037a0 <printf@plt>
  415cd4:	ldr	x0, [sp, #152]
  415cd8:	b	414bd0 <ferror@plt+0x11330>
  415cdc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415ce0:	add	x0, x0, #0x468
  415ce4:	bl	4037a0 <printf@plt>
  415ce8:	ldr	x0, [sp, #152]
  415cec:	b	414bd0 <ferror@plt+0x11330>
  415cf0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415cf4:	add	x0, x0, #0x2f0
  415cf8:	bl	4037a0 <printf@plt>
  415cfc:	ldr	x0, [sp, #152]
  415d00:	b	414bd0 <ferror@plt+0x11330>
  415d04:	add	x7, x7, #0x3
  415d08:	cmp	x19, x7
  415d0c:	b.hi	41621c <ferror@plt+0x1297c>  // b.pmore
  415d10:	cmp	x0, x19
  415d14:	mov	x1, #0x0                   	// #0
  415d18:	b.cs	41622c <ferror@plt+0x1298c>  // b.hs, b.nlast
  415d1c:	cmp	w19, w0
  415d20:	sub	x2, x19, x0
  415d24:	b.eq	41622c <ferror@plt+0x1298c>  // b.none
  415d28:	mov	w1, w2
  415d2c:	b	416220 <ferror@plt+0x12980>
  415d30:	cmn	w25, #0x1
  415d34:	b.eq	416a78 <ferror@plt+0x131d8>  // b.none
  415d38:	cmp	w25, #0x2
  415d3c:	b.eq	41664c <ferror@plt+0x12dac>  // b.none
  415d40:	ldr	w1, [sp, #108]
  415d44:	cmp	w1, #0x8
  415d48:	mov	w23, w1
  415d4c:	b.hi	4169ac <ferror@plt+0x1310c>  // b.pmore
  415d50:	add	x1, x0, x23
  415d54:	cmp	x19, x1
  415d58:	b.hi	416248 <ferror@plt+0x129a8>  // b.pmore
  415d5c:	sub	w3, w19, w0
  415d60:	cmp	x19, x0
  415d64:	mov	x2, #0x0                   	// #0
  415d68:	b.hi	41624c <ferror@plt+0x129ac>  // b.pmore
  415d6c:	add	x1, x0, x23
  415d70:	str	x1, [sp, #152]
  415d74:	mov	x0, x2
  415d78:	bl	40f118 <ferror@plt+0xb878>
  415d7c:	adrp	x2, 44a000 <warn@@Base+0x89e8>
  415d80:	mov	x1, x0
  415d84:	add	x0, x2, #0x668
  415d88:	bl	4037a0 <printf@plt>
  415d8c:	ldr	x0, [sp, #152]
  415d90:	b	414bd0 <ferror@plt+0x11330>
  415d94:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415d98:	add	x0, x0, #0x270
  415d9c:	bl	4037a0 <printf@plt>
  415da0:	ldr	x0, [sp, #152]
  415da4:	b	414bd0 <ferror@plt+0x11330>
  415da8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415dac:	add	x0, x0, #0x280
  415db0:	bl	4037a0 <printf@plt>
  415db4:	ldr	x0, [sp, #152]
  415db8:	b	414bd0 <ferror@plt+0x11330>
  415dbc:	add	x23, sp, #0xb0
  415dc0:	add	x28, sp, #0xac
  415dc4:	mov	x2, x28
  415dc8:	mov	x1, x19
  415dcc:	mov	x3, x23
  415dd0:	bl	40e9f8 <ferror@plt+0xb158>
  415dd4:	mov	x26, x0
  415dd8:	ldp	w0, w2, [sp, #172]
  415ddc:	ldr	x1, [sp, #152]
  415de0:	add	x0, x1, x0
  415de4:	str	x0, [sp, #152]
  415de8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  415dec:	add	x1, x1, #0xa98
  415df0:	tbnz	w2, #0, 416280 <ferror@plt+0x129e0>
  415df4:	tbnz	w2, #1, 416278 <ferror@plt+0x129d8>
  415df8:	mov	x2, x28
  415dfc:	mov	x1, x19
  415e00:	mov	x3, x23
  415e04:	bl	40e960 <ferror@plt+0xb0c0>
  415e08:	mov	x28, x0
  415e0c:	ldp	w2, w0, [sp, #172]
  415e10:	ldr	x1, [sp, #152]
  415e14:	add	x1, x1, x2
  415e18:	str	x1, [sp, #152]
  415e1c:	tbnz	w0, #0, 416474 <ferror@plt+0x12bd4>
  415e20:	tbnz	w0, #1, 4168dc <ferror@plt+0x1303c>
  415e24:	mov	x0, x26
  415e28:	bl	40eae8 <ferror@plt+0xb248>
  415e2c:	ldr	x1, [x21, #1616]
  415e30:	str	x0, [sp, #136]
  415e34:	cbz	x1, 416364 <ferror@plt+0x12ac4>
  415e38:	mov	w0, w26
  415e3c:	blr	x1
  415e40:	mov	x5, x0
  415e44:	cbz	x0, 416364 <ferror@plt+0x12ac4>
  415e48:	ldr	w1, [x21, #376]
  415e4c:	add	x4, x21, #0x180
  415e50:	adrp	x3, 447000 <warn@@Base+0x59e8>
  415e54:	adrp	x2, 455000 <warn@@Base+0x139e8>
  415e58:	add	w0, w1, #0x1
  415e5c:	add	x3, x3, #0x408
  415e60:	sbfiz	x1, x1, #6, #32
  415e64:	and	w0, w0, #0xf
  415e68:	add	x26, x4, x1
  415e6c:	add	x2, x2, #0xd10
  415e70:	adrp	x1, 448000 <warn@@Base+0x69e8>
  415e74:	add	x1, x1, #0xd78
  415e78:	str	x5, [sp, #144]
  415e7c:	str	w0, [x21, #376]
  415e80:	mov	x0, x23
  415e84:	bl	4030a0 <sprintf@plt>
  415e88:	mov	x3, x28
  415e8c:	mov	x2, x23
  415e90:	mov	x1, #0x40                  	// #64
  415e94:	mov	x0, x26
  415e98:	bl	403160 <snprintf@plt>
  415e9c:	ldp	x1, x5, [sp, #136]
  415ea0:	mov	x3, x26
  415ea4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415ea8:	add	x0, x0, #0x378
  415eac:	mov	x2, x5
  415eb0:	bl	4037a0 <printf@plt>
  415eb4:	ldr	x0, [sp, #152]
  415eb8:	b	414bd0 <ferror@plt+0x11330>
  415ebc:	add	x2, sp, #0xac
  415ec0:	mov	x1, x19
  415ec4:	add	x3, sp, #0xb0
  415ec8:	bl	40e9f8 <ferror@plt+0xb158>
  415ecc:	mov	x23, x0
  415ed0:	ldp	w2, w0, [sp, #172]
  415ed4:	ldr	x1, [sp, #152]
  415ed8:	add	x1, x1, x2
  415edc:	str	x1, [sp, #152]
  415ee0:	tbnz	w0, #0, 4165f0 <ferror@plt+0x12d50>
  415ee4:	tbnz	w0, #1, 4168c0 <ferror@plt+0x13020>
  415ee8:	mov	x0, x23
  415eec:	bl	40eae8 <ferror@plt+0xb248>
  415ef0:	adrp	x2, 44a000 <warn@@Base+0x89e8>
  415ef4:	mov	x1, x0
  415ef8:	add	x0, x2, #0x390
  415efc:	bl	4037a0 <printf@plt>
  415f00:	ldr	x0, [sp, #152]
  415f04:	b	414bd0 <ferror@plt+0x11330>
  415f08:	add	x23, sp, #0xb0
  415f0c:	add	x2, sp, #0xac
  415f10:	mov	x1, x19
  415f14:	mov	x3, x23
  415f18:	bl	40e960 <ferror@plt+0xb0c0>
  415f1c:	mov	x27, x0
  415f20:	ldp	w2, w0, [sp, #172]
  415f24:	ldr	x1, [sp, #152]
  415f28:	add	x1, x1, x2
  415f2c:	str	x1, [sp, #152]
  415f30:	tbnz	w0, #0, 416458 <ferror@plt+0x12bb8>
  415f34:	tbnz	w0, #1, 4168a4 <ferror@plt+0x13004>
  415f38:	ldr	w0, [x21, #376]
  415f3c:	add	x28, x21, #0x180
  415f40:	adrp	x3, 447000 <warn@@Base+0x59e8>
  415f44:	adrp	x2, 455000 <warn@@Base+0x139e8>
  415f48:	add	w4, w0, #0x1
  415f4c:	add	x3, x3, #0x408
  415f50:	and	w4, w4, #0xf
  415f54:	sbfiz	x0, x0, #6, #32
  415f58:	add	x28, x28, x0
  415f5c:	add	x2, x2, #0xd10
  415f60:	mov	x0, x23
  415f64:	adrp	x1, 448000 <warn@@Base+0x69e8>
  415f68:	add	x1, x1, #0xd78
  415f6c:	str	w4, [x21, #376]
  415f70:	bl	4030a0 <sprintf@plt>
  415f74:	mov	x3, x27
  415f78:	mov	x2, x23
  415f7c:	mov	x1, #0x40                  	// #64
  415f80:	mov	x0, x28
  415f84:	bl	403160 <snprintf@plt>
  415f88:	mov	w27, #0x1                   	// #1
  415f8c:	mov	x1, x28
  415f90:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415f94:	add	x0, x0, #0x368
  415f98:	bl	4037a0 <printf@plt>
  415f9c:	ldr	x0, [sp, #152]
  415fa0:	b	414bd0 <ferror@plt+0x11330>
  415fa4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415fa8:	add	x0, x0, #0x690
  415fac:	bl	4037a0 <printf@plt>
  415fb0:	ldr	x0, [sp, #152]
  415fb4:	b	414bd0 <ferror@plt+0x11330>
  415fb8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415fbc:	add	x0, x0, #0x250
  415fc0:	bl	4037a0 <printf@plt>
  415fc4:	ldr	x0, [sp, #152]
  415fc8:	b	414bd0 <ferror@plt+0x11330>
  415fcc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  415fd0:	add	x0, x0, #0x260
  415fd4:	bl	4037a0 <printf@plt>
  415fd8:	ldr	x0, [sp, #152]
  415fdc:	b	414bd0 <ferror@plt+0x11330>
  415fe0:	add	x2, sp, #0xac
  415fe4:	mov	x1, x19
  415fe8:	add	x3, sp, #0xb0
  415fec:	bl	40e9f8 <ferror@plt+0xb158>
  415ff0:	mov	x23, x0
  415ff4:	ldp	w2, w0, [sp, #172]
  415ff8:	ldr	x1, [sp, #152]
  415ffc:	add	x1, x1, x2
  416000:	str	x1, [sp, #152]
  416004:	tbnz	w0, #0, 41643c <ferror@plt+0x12b9c>
  416008:	tbnz	w0, #1, 4168f8 <ferror@plt+0x13058>
  41600c:	mov	x0, x23
  416010:	bl	40eae8 <ferror@plt+0xb248>
  416014:	adrp	x2, 44a000 <warn@@Base+0x89e8>
  416018:	mov	x1, x0
  41601c:	add	x0, x2, #0x238
  416020:	bl	4037a0 <printf@plt>
  416024:	ldr	x0, [sp, #152]
  416028:	b	414bd0 <ferror@plt+0x11330>
  41602c:	add	x7, x7, #0x3
  416030:	cmp	x19, x7
  416034:	b.hi	4160d0 <ferror@plt+0x12830>  // b.pmore
  416038:	cmp	x0, x19
  41603c:	mov	x1, #0x0                   	// #0
  416040:	b.cs	4160e0 <ferror@plt+0x12840>  // b.hs, b.nlast
  416044:	cmp	w19, w0
  416048:	sub	x2, x19, x0
  41604c:	b.eq	4160e0 <ferror@plt+0x12840>  // b.none
  416050:	mov	w1, w2
  416054:	b	4160d4 <ferror@plt+0x12834>
  416058:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  41605c:	add	x0, x0, #0x2a0
  416060:	bl	4037a0 <printf@plt>
  416064:	ldr	x0, [sp, #152]
  416068:	b	414bd0 <ferror@plt+0x11330>
  41606c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  416070:	add	x0, x0, #0x2d0
  416074:	bl	4037a0 <printf@plt>
  416078:	ldr	x0, [sp, #152]
  41607c:	b	414bd0 <ferror@plt+0x11330>
  416080:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  416084:	add	x0, x0, #0x2e0
  416088:	bl	4037a0 <printf@plt>
  41608c:	ldr	x0, [sp, #152]
  416090:	b	414bd0 <ferror@plt+0x11330>
  416094:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  416098:	add	x0, x0, #0x6c0
  41609c:	bl	4037a0 <printf@plt>
  4160a0:	ldr	x0, [sp, #152]
  4160a4:	b	414bd0 <ferror@plt+0x11330>
  4160a8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4160ac:	add	x0, x0, #0x6d8
  4160b0:	bl	4037a0 <printf@plt>
  4160b4:	ldr	x0, [sp, #152]
  4160b8:	b	414bd0 <ferror@plt+0x11330>
  4160bc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4160c0:	add	x0, x0, #0x6a8
  4160c4:	bl	4037a0 <printf@plt>
  4160c8:	ldr	x0, [sp, #152]
  4160cc:	b	414bd0 <ferror@plt+0x11330>
  4160d0:	mov	w1, #0x2                   	// #2
  4160d4:	bl	4419f0 <warn@@Base+0x3d8>
  4160d8:	mov	x1, x0
  4160dc:	ldr	x0, [sp, #152]
  4160e0:	add	x2, x0, #0x2
  4160e4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4160e8:	add	x0, x0, #0x290
  4160ec:	str	x2, [sp, #152]
  4160f0:	bl	4037a0 <printf@plt>
  4160f4:	ldr	x0, [sp, #152]
  4160f8:	b	414bd0 <ferror@plt+0x11330>
  4160fc:	mov	w1, #0x1                   	// #1
  416100:	bl	4419f0 <warn@@Base+0x3d8>
  416104:	mov	x1, x0
  416108:	ldr	x0, [sp, #152]
  41610c:	add	x2, x0, #0x1
  416110:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  416114:	add	x0, x0, #0x40
  416118:	str	x2, [sp, #152]
  41611c:	bl	4037a0 <printf@plt>
  416120:	ldr	x0, [sp, #152]
  416124:	b	414bd0 <ferror@plt+0x11330>
  416128:	mov	w1, #0x2                   	// #2
  41612c:	bl	4419f0 <warn@@Base+0x3d8>
  416130:	mov	x1, x0
  416134:	ldr	x0, [sp, #152]
  416138:	add	x2, x0, #0x2
  41613c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  416140:	add	x0, x0, #0x70
  416144:	str	x2, [sp, #152]
  416148:	bl	4037a0 <printf@plt>
  41614c:	ldr	x0, [sp, #152]
  416150:	b	414bd0 <ferror@plt+0x11330>
  416154:	mov	w1, #0x4                   	// #4
  416158:	bl	4419f0 <warn@@Base+0x3d8>
  41615c:	add	x1, x0, x24
  416160:	ldr	x0, [sp, #152]
  416164:	add	x2, x0, #0x4
  416168:	mov	x0, x1
  41616c:	str	x2, [sp, #152]
  416170:	bl	40f118 <ferror@plt+0xb878>
  416174:	mov	x1, x0
  416178:	adrp	x2, 44a000 <warn@@Base+0x89e8>
  41617c:	add	x0, x2, #0x418
  416180:	bl	4037a0 <printf@plt>
  416184:	ldr	x0, [sp, #152]
  416188:	b	414bd0 <ferror@plt+0x11330>
  41618c:	mov	w1, #0x4                   	// #4
  416190:	bl	4419f0 <warn@@Base+0x3d8>
  416194:	mov	x1, x0
  416198:	ldr	x2, [sp, #152]
  41619c:	add	x2, x2, #0x4
  4161a0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4161a4:	add	x0, x0, #0xf0
  4161a8:	str	x2, [sp, #152]
  4161ac:	bl	4037a0 <printf@plt>
  4161b0:	ldr	x0, [sp, #152]
  4161b4:	b	414bd0 <ferror@plt+0x11330>
  4161b8:	mov	w1, #0x4                   	// #4
  4161bc:	bl	4419f0 <warn@@Base+0x3d8>
  4161c0:	mov	x1, x0
  4161c4:	ldr	x0, [sp, #152]
  4161c8:	add	x2, x0, #0x4
  4161cc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4161d0:	add	x0, x0, #0xa0
  4161d4:	str	x2, [sp, #152]
  4161d8:	bl	4037a0 <printf@plt>
  4161dc:	ldr	x0, [sp, #152]
  4161e0:	b	414bd0 <ferror@plt+0x11330>
  4161e4:	mov	w1, #0x2                   	// #2
  4161e8:	bl	4419f0 <warn@@Base+0x3d8>
  4161ec:	add	x1, x0, x24
  4161f0:	ldr	x0, [sp, #152]
  4161f4:	add	x2, x0, #0x2
  4161f8:	mov	x0, x1
  4161fc:	str	x2, [sp, #152]
  416200:	bl	40f118 <ferror@plt+0xb878>
  416204:	mov	x1, x0
  416208:	adrp	x2, 44a000 <warn@@Base+0x89e8>
  41620c:	add	x0, x2, #0x400
  416210:	bl	4037a0 <printf@plt>
  416214:	ldr	x0, [sp, #152]
  416218:	b	414bd0 <ferror@plt+0x11330>
  41621c:	mov	w1, #0x2                   	// #2
  416220:	bl	4419f0 <warn@@Base+0x3d8>
  416224:	mov	x1, x0
  416228:	ldr	x0, [sp, #152]
  41622c:	add	x2, x0, #0x2
  416230:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  416234:	add	x0, x0, #0x300
  416238:	str	x2, [sp, #152]
  41623c:	bl	4037a0 <printf@plt>
  416240:	ldr	x0, [sp, #152]
  416244:	b	414bd0 <ferror@plt+0x11330>
  416248:	ldr	w3, [sp, #108]
  41624c:	sub	w1, w3, #0x1
  416250:	mov	x2, #0x0                   	// #0
  416254:	cmp	w1, #0x7
  416258:	b.hi	415d6c <ferror@plt+0x124cc>  // b.pmore
  41625c:	mov	w1, w3
  416260:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  416264:	ldr	x2, [x2, #752]
  416268:	blr	x2
  41626c:	mov	x2, x0
  416270:	ldr	x0, [sp, #152]
  416274:	b	415d6c <ferror@plt+0x124cc>
  416278:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41627c:	add	x1, x1, #0xab0
  416280:	mov	w2, #0x5                   	// #5
  416284:	mov	x0, #0x0                   	// #0
  416288:	bl	403700 <dcgettext@plt>
  41628c:	bl	441040 <error@@Base>
  416290:	ldr	x0, [sp, #152]
  416294:	b	415df8 <ferror@plt+0x12558>
  416298:	mov	x3, x23
  41629c:	mov	w4, #0x5                   	// #5
  4162a0:	adrp	x2, 448000 <warn@@Base+0x69e8>
  4162a4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4162a8:	add	x2, x2, #0xe60
  4162ac:	add	x1, x1, #0xeb0
  4162b0:	mov	x0, #0x0                   	// #0
  4162b4:	bl	4035d0 <dcngettext@plt>
  4162b8:	mov	w1, w22
  4162bc:	mov	w2, #0x8                   	// #8
  4162c0:	bl	441040 <error@@Base>
  4162c4:	ldr	x0, [sp, #152]
  4162c8:	add	x1, x0, #0x8
  4162cc:	cmp	x19, x1
  4162d0:	b.hi	4166f8 <ferror@plt+0x12e58>  // b.pmore
  4162d4:	cmp	x19, x0
  4162d8:	b.hi	4166b4 <ferror@plt+0x12e14>  // b.pmore
  4162dc:	mov	x0, #0x0                   	// #0
  4162e0:	b	415304 <ferror@plt+0x11a64>
  4162e4:	mov	w1, #0x1                   	// #1
  4162e8:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4162ec:	ldr	x2, [x2, #752]
  4162f0:	blr	x2
  4162f4:	mov	x2, x0
  4162f8:	ldr	x0, [sp, #152]
  4162fc:	b	414d80 <ferror@plt+0x114e0>
  416300:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416304:	add	x1, x1, #0xab0
  416308:	mov	w2, #0x5                   	// #5
  41630c:	mov	x0, #0x0                   	// #0
  416310:	bl	403700 <dcgettext@plt>
  416314:	bl	441040 <error@@Base>
  416318:	b	414d38 <ferror@plt+0x11498>
  41631c:	ldr	x23, [sp, #120]
  416320:	mov	w3, w26
  416324:	adrp	x2, 449000 <warn@@Base+0x79e8>
  416328:	mov	x1, #0x40                  	// #64
  41632c:	add	x2, x2, #0x400
  416330:	mov	x0, x23
  416334:	bl	403160 <snprintf@plt>
  416338:	mov	x2, x23
  41633c:	b	414c50 <ferror@plt+0x113b0>
  416340:	ldr	x0, [sp, #120]
  416344:	mov	w3, w26
  416348:	adrp	x2, 449000 <warn@@Base+0x79e8>
  41634c:	mov	x1, #0x40                  	// #64
  416350:	add	x2, x2, #0x400
  416354:	str	x0, [sp, #144]
  416358:	bl	403160 <snprintf@plt>
  41635c:	ldr	x6, [sp, #144]
  416360:	b	414b58 <ferror@plt+0x112b8>
  416364:	ldr	x0, [sp, #120]
  416368:	mov	w3, w26
  41636c:	adrp	x2, 449000 <warn@@Base+0x79e8>
  416370:	mov	x1, #0x40                  	// #64
  416374:	add	x2, x2, #0x400
  416378:	str	x0, [sp, #144]
  41637c:	bl	403160 <snprintf@plt>
  416380:	ldr	x5, [sp, #144]
  416384:	b	415e48 <ferror@plt+0x125a8>
  416388:	ldr	w3, [sp, #136]
  41638c:	adrp	x2, 449000 <warn@@Base+0x79e8>
  416390:	ldr	x0, [sp, #120]
  416394:	add	x2, x2, #0x400
  416398:	mov	x1, #0x40                  	// #64
  41639c:	str	x4, [sp, #144]
  4163a0:	bl	403160 <snprintf@plt>
  4163a4:	ldr	x3, [sp, #120]
  4163a8:	ldr	x4, [sp, #144]
  4163ac:	b	414cf4 <ferror@plt+0x11454>
  4163b0:	mov	w3, w23
  4163b4:	adrp	x2, 449000 <warn@@Base+0x79e8>
  4163b8:	ldr	x23, [sp, #120]
  4163bc:	add	x2, x2, #0x400
  4163c0:	mov	x1, #0x40                  	// #64
  4163c4:	mov	x0, x23
  4163c8:	bl	403160 <snprintf@plt>
  4163cc:	mov	x2, x23
  4163d0:	b	415a78 <ferror@plt+0x121d8>
  4163d4:	mov	w1, #0x4                   	// #4
  4163d8:	bl	4419f0 <warn@@Base+0x3d8>
  4163dc:	mov	x1, x0
  4163e0:	ldr	x0, [sp, #152]
  4163e4:	b	415998 <ferror@plt+0x120f8>
  4163e8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4163ec:	add	x1, x1, #0xa98
  4163f0:	mov	w2, #0x5                   	// #5
  4163f4:	mov	x0, #0x0                   	// #0
  4163f8:	bl	403700 <dcgettext@plt>
  4163fc:	bl	441040 <error@@Base>
  416400:	b	414cb0 <ferror@plt+0x11410>
  416404:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416408:	add	x1, x1, #0xa98
  41640c:	mov	w2, #0x5                   	// #5
  416410:	mov	x0, #0x0                   	// #0
  416414:	bl	403700 <dcgettext@plt>
  416418:	bl	441040 <error@@Base>
  41641c:	b	415a54 <ferror@plt+0x121b4>
  416420:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416424:	add	x1, x1, #0xa98
  416428:	mov	w2, #0x5                   	// #5
  41642c:	mov	x0, #0x0                   	// #0
  416430:	bl	403700 <dcgettext@plt>
  416434:	bl	441040 <error@@Base>
  416438:	b	4157f4 <ferror@plt+0x11f54>
  41643c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416440:	add	x1, x1, #0xa98
  416444:	mov	w2, #0x5                   	// #5
  416448:	mov	x0, #0x0                   	// #0
  41644c:	bl	403700 <dcgettext@plt>
  416450:	bl	441040 <error@@Base>
  416454:	b	41600c <ferror@plt+0x1276c>
  416458:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41645c:	add	x1, x1, #0xa98
  416460:	mov	w2, #0x5                   	// #5
  416464:	mov	x0, #0x0                   	// #0
  416468:	bl	403700 <dcgettext@plt>
  41646c:	bl	441040 <error@@Base>
  416470:	b	415f38 <ferror@plt+0x12698>
  416474:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416478:	add	x1, x1, #0xa98
  41647c:	mov	w2, #0x5                   	// #5
  416480:	mov	x0, #0x0                   	// #0
  416484:	bl	403700 <dcgettext@plt>
  416488:	bl	441040 <error@@Base>
  41648c:	b	415e24 <ferror@plt+0x12584>
  416490:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416494:	add	x1, x1, #0xa98
  416498:	mov	w2, #0x5                   	// #5
  41649c:	mov	x0, #0x0                   	// #0
  4164a0:	bl	403700 <dcgettext@plt>
  4164a4:	bl	441040 <error@@Base>
  4164a8:	b	415164 <ferror@plt+0x118c4>
  4164ac:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4164b0:	add	x1, x1, #0xa98
  4164b4:	mov	w2, #0x5                   	// #5
  4164b8:	mov	x0, #0x0                   	// #0
  4164bc:	bl	403700 <dcgettext@plt>
  4164c0:	bl	441040 <error@@Base>
  4164c4:	b	414e90 <ferror@plt+0x115f0>
  4164c8:	ldr	x4, [sp, #128]
  4164cc:	mov	x3, x23
  4164d0:	mov	x0, x28
  4164d4:	adrp	x2, 448000 <warn@@Base+0x69e8>
  4164d8:	add	x28, x28, x4
  4164dc:	add	x2, x2, #0xfe0
  4164e0:	mov	x1, #0x40                  	// #64
  4164e4:	bl	403160 <snprintf@plt>
  4164e8:	b	4154d0 <ferror@plt+0x11c30>
  4164ec:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4164f0:	add	x1, x1, #0xa98
  4164f4:	mov	w2, #0x5                   	// #5
  4164f8:	mov	x0, #0x0                   	// #0
  4164fc:	bl	403700 <dcgettext@plt>
  416500:	bl	441040 <error@@Base>
  416504:	b	415094 <ferror@plt+0x117f4>
  416508:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41650c:	add	x1, x1, #0xa98
  416510:	mov	w2, #0x5                   	// #5
  416514:	mov	x0, #0x0                   	// #0
  416518:	bl	403700 <dcgettext@plt>
  41651c:	bl	441040 <error@@Base>
  416520:	ldr	x0, [sp, #152]
  416524:	b	415be0 <ferror@plt+0x12340>
  416528:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41652c:	add	x1, x1, #0xa98
  416530:	mov	w2, #0x5                   	// #5
  416534:	mov	x0, #0x0                   	// #0
  416538:	bl	403700 <dcgettext@plt>
  41653c:	bl	441040 <error@@Base>
  416540:	b	415b70 <ferror@plt+0x122d0>
  416544:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416548:	add	x1, x1, #0xa98
  41654c:	mov	w2, #0x5                   	// #5
  416550:	mov	x0, #0x0                   	// #0
  416554:	bl	403700 <dcgettext@plt>
  416558:	bl	441040 <error@@Base>
  41655c:	b	415b14 <ferror@plt+0x12274>
  416560:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416564:	add	x1, x1, #0xa98
  416568:	mov	w2, #0x5                   	// #5
  41656c:	mov	x0, #0x0                   	// #0
  416570:	bl	403700 <dcgettext@plt>
  416574:	bl	441040 <error@@Base>
  416578:	b	414b3c <ferror@plt+0x1129c>
  41657c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416580:	add	x1, x1, #0xa98
  416584:	mov	w2, #0x5                   	// #5
  416588:	mov	x0, #0x0                   	// #0
  41658c:	bl	403700 <dcgettext@plt>
  416590:	bl	441040 <error@@Base>
  416594:	b	414e20 <ferror@plt+0x11580>
  416598:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41659c:	add	x1, x1, #0xa98
  4165a0:	mov	w2, #0x5                   	// #5
  4165a4:	mov	x0, #0x0                   	// #0
  4165a8:	bl	403700 <dcgettext@plt>
  4165ac:	bl	441040 <error@@Base>
  4165b0:	ldr	x1, [sp, #152]
  4165b4:	b	414fe8 <ferror@plt+0x11748>
  4165b8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4165bc:	add	x1, x1, #0xa98
  4165c0:	mov	w2, #0x5                   	// #5
  4165c4:	mov	x0, #0x0                   	// #0
  4165c8:	bl	403700 <dcgettext@plt>
  4165cc:	bl	441040 <error@@Base>
  4165d0:	b	4157a8 <ferror@plt+0x11f08>
  4165d4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4165d8:	add	x1, x1, #0xa98
  4165dc:	mov	w2, #0x5                   	// #5
  4165e0:	mov	x0, #0x0                   	// #0
  4165e4:	bl	403700 <dcgettext@plt>
  4165e8:	bl	441040 <error@@Base>
  4165ec:	b	415a08 <ferror@plt+0x12168>
  4165f0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4165f4:	add	x1, x1, #0xa98
  4165f8:	mov	w2, #0x5                   	// #5
  4165fc:	mov	x0, #0x0                   	// #0
  416600:	bl	403700 <dcgettext@plt>
  416604:	bl	441040 <error@@Base>
  416608:	b	415ee8 <ferror@plt+0x12648>
  41660c:	cmp	w22, #0x8
  416610:	mov	w23, w22
  416614:	b.hi	416744 <ferror@plt+0x12ea4>  // b.pmore
  416618:	add	x1, x0, x23
  41661c:	cmp	x19, x1
  416620:	b.ls	415c88 <ferror@plt+0x123e8>  // b.plast
  416624:	mov	w1, w22
  416628:	b	415c94 <ferror@plt+0x123f4>
  41662c:	cmp	w22, #0x8
  416630:	mov	w23, w22
  416634:	b.hi	416788 <ferror@plt+0x12ee8>  // b.pmore
  416638:	add	x1, x0, x23
  41663c:	cmp	x19, x1
  416640:	b.ls	414ed4 <ferror@plt+0x11634>  // b.plast
  416644:	mov	w1, w22
  416648:	b	4166c0 <ferror@plt+0x12e20>
  41664c:	cmp	w22, #0x8
  416650:	mov	w23, w22
  416654:	b.hi	416700 <ferror@plt+0x12e60>  // b.pmore
  416658:	add	x1, x0, x23
  41665c:	cmp	x19, x1
  416660:	b.ls	416a64 <ferror@plt+0x131c4>  // b.plast
  416664:	mov	w1, w22
  416668:	sub	w3, w1, #0x1
  41666c:	mov	x2, #0x0                   	// #0
  416670:	cmp	w3, #0x7
  416674:	b.hi	41668c <ferror@plt+0x12dec>  // b.pmore
  416678:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41667c:	ldr	x2, [x2, #752]
  416680:	blr	x2
  416684:	mov	x2, x0
  416688:	ldr	x0, [sp, #152]
  41668c:	add	x0, x0, x23
  416690:	str	x0, [sp, #152]
  416694:	b	415d74 <ferror@plt+0x124d4>
  416698:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41669c:	add	x1, x1, #0xa98
  4166a0:	mov	w2, #0x5                   	// #5
  4166a4:	mov	x0, #0x0                   	// #0
  4166a8:	bl	403700 <dcgettext@plt>
  4166ac:	bl	441040 <error@@Base>
  4166b0:	b	414f1c <ferror@plt+0x1167c>
  4166b4:	sub	w1, w19, w0
  4166b8:	b	4152ec <ferror@plt+0x11a4c>
  4166bc:	sub	w1, w19, w0
  4166c0:	sub	w2, w1, #0x1
  4166c4:	cmp	w2, #0x7
  4166c8:	b.hi	414edc <ferror@plt+0x1163c>  // b.pmore
  4166cc:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4166d0:	ldr	x2, [x2, #752]
  4166d4:	blr	x2
  4166d8:	str	x0, [sp, #136]
  4166dc:	b	414ee0 <ferror@plt+0x11640>
  4166e0:	ldr	w1, [sp, #108]
  4166e4:	b	4166c0 <ferror@plt+0x12e20>
  4166e8:	ldr	w1, [sp, #108]
  4166ec:	b	415c94 <ferror@plt+0x123f4>
  4166f0:	mov	w1, w2
  4166f4:	b	4163d8 <ferror@plt+0x12b38>
  4166f8:	mov	w1, #0x8                   	// #8
  4166fc:	b	4152f8 <ferror@plt+0x11a58>
  416700:	mov	x3, x23
  416704:	mov	w4, #0x5                   	// #5
  416708:	adrp	x2, 448000 <warn@@Base+0x69e8>
  41670c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416710:	add	x2, x2, #0xe60
  416714:	add	x1, x1, #0xeb0
  416718:	mov	x0, #0x0                   	// #0
  41671c:	bl	4035d0 <dcngettext@plt>
  416720:	mov	w1, w22
  416724:	mov	w2, #0x8                   	// #8
  416728:	bl	441040 <error@@Base>
  41672c:	ldr	x0, [sp, #152]
  416730:	add	x1, x0, #0x8
  416734:	cmp	x19, x1
  416738:	b.ls	416a64 <ferror@plt+0x131c4>  // b.plast
  41673c:	mov	w1, #0x8                   	// #8
  416740:	b	416678 <ferror@plt+0x12dd8>
  416744:	mov	x3, x23
  416748:	mov	w4, #0x5                   	// #5
  41674c:	adrp	x2, 448000 <warn@@Base+0x69e8>
  416750:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416754:	add	x2, x2, #0xe60
  416758:	add	x1, x1, #0xeb0
  41675c:	mov	x0, #0x0                   	// #0
  416760:	bl	4035d0 <dcngettext@plt>
  416764:	mov	w1, w22
  416768:	mov	w2, #0x8                   	// #8
  41676c:	bl	441040 <error@@Base>
  416770:	ldr	x0, [sp, #152]
  416774:	add	x1, x0, #0x8
  416778:	cmp	x19, x1
  41677c:	b.ls	415c88 <ferror@plt+0x123e8>  // b.plast
  416780:	mov	w1, #0x8                   	// #8
  416784:	b	415ca0 <ferror@plt+0x12400>
  416788:	mov	x3, x23
  41678c:	mov	w4, #0x5                   	// #5
  416790:	adrp	x2, 448000 <warn@@Base+0x69e8>
  416794:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416798:	add	x2, x2, #0xe60
  41679c:	add	x1, x1, #0xeb0
  4167a0:	mov	x0, #0x0                   	// #0
  4167a4:	bl	4035d0 <dcngettext@plt>
  4167a8:	mov	w1, w22
  4167ac:	mov	w2, #0x8                   	// #8
  4167b0:	bl	441040 <error@@Base>
  4167b4:	ldr	x0, [sp, #152]
  4167b8:	add	x1, x0, #0x8
  4167bc:	cmp	x19, x1
  4167c0:	b.ls	414ed4 <ferror@plt+0x11634>  // b.plast
  4167c4:	mov	w1, #0x8                   	// #8
  4167c8:	b	4166cc <ferror@plt+0x12e2c>
  4167cc:	mov	w27, #0x0                   	// #0
  4167d0:	b	414be4 <ferror@plt+0x11344>
  4167d4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4167d8:	add	x1, x1, #0xab0
  4167dc:	mov	w2, #0x5                   	// #5
  4167e0:	mov	x0, #0x0                   	// #0
  4167e4:	bl	403700 <dcgettext@plt>
  4167e8:	bl	441040 <error@@Base>
  4167ec:	b	415094 <ferror@plt+0x117f4>
  4167f0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4167f4:	add	x1, x1, #0xab0
  4167f8:	b	4165a0 <ferror@plt+0x12d00>
  4167fc:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416800:	add	x1, x1, #0xab0
  416804:	mov	w2, #0x5                   	// #5
  416808:	mov	x0, #0x0                   	// #0
  41680c:	bl	403700 <dcgettext@plt>
  416810:	bl	441040 <error@@Base>
  416814:	b	415a08 <ferror@plt+0x12168>
  416818:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41681c:	add	x1, x1, #0xab0
  416820:	mov	w2, #0x5                   	// #5
  416824:	mov	x0, #0x0                   	// #0
  416828:	bl	403700 <dcgettext@plt>
  41682c:	bl	441040 <error@@Base>
  416830:	b	4157f4 <ferror@plt+0x11f54>
  416834:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416838:	add	x1, x1, #0xab0
  41683c:	mov	w2, #0x5                   	// #5
  416840:	mov	x0, #0x0                   	// #0
  416844:	bl	403700 <dcgettext@plt>
  416848:	bl	441040 <error@@Base>
  41684c:	b	4157a8 <ferror@plt+0x11f08>
  416850:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416854:	add	x1, x1, #0xab0
  416858:	mov	w2, #0x5                   	// #5
  41685c:	mov	x0, #0x0                   	// #0
  416860:	bl	403700 <dcgettext@plt>
  416864:	bl	441040 <error@@Base>
  416868:	b	415164 <ferror@plt+0x118c4>
  41686c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416870:	add	x1, x1, #0xab0
  416874:	mov	w2, #0x5                   	// #5
  416878:	mov	x0, #0x0                   	// #0
  41687c:	bl	403700 <dcgettext@plt>
  416880:	bl	441040 <error@@Base>
  416884:	b	414cb0 <ferror@plt+0x11410>
  416888:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41688c:	add	x1, x1, #0xab0
  416890:	mov	w2, #0x5                   	// #5
  416894:	mov	x0, #0x0                   	// #0
  416898:	bl	403700 <dcgettext@plt>
  41689c:	bl	441040 <error@@Base>
  4168a0:	b	414b3c <ferror@plt+0x1129c>
  4168a4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4168a8:	add	x1, x1, #0xab0
  4168ac:	mov	w2, #0x5                   	// #5
  4168b0:	mov	x0, #0x0                   	// #0
  4168b4:	bl	403700 <dcgettext@plt>
  4168b8:	bl	441040 <error@@Base>
  4168bc:	b	415f38 <ferror@plt+0x12698>
  4168c0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4168c4:	add	x1, x1, #0xab0
  4168c8:	mov	w2, #0x5                   	// #5
  4168cc:	mov	x0, #0x0                   	// #0
  4168d0:	bl	403700 <dcgettext@plt>
  4168d4:	bl	441040 <error@@Base>
  4168d8:	b	415ee8 <ferror@plt+0x12648>
  4168dc:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4168e0:	add	x1, x1, #0xab0
  4168e4:	mov	w2, #0x5                   	// #5
  4168e8:	mov	x0, #0x0                   	// #0
  4168ec:	bl	403700 <dcgettext@plt>
  4168f0:	bl	441040 <error@@Base>
  4168f4:	b	415e24 <ferror@plt+0x12584>
  4168f8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4168fc:	add	x1, x1, #0xab0
  416900:	mov	w2, #0x5                   	// #5
  416904:	mov	x0, #0x0                   	// #0
  416908:	bl	403700 <dcgettext@plt>
  41690c:	bl	441040 <error@@Base>
  416910:	b	41600c <ferror@plt+0x1276c>
  416914:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416918:	add	x1, x1, #0xab0
  41691c:	mov	w2, #0x5                   	// #5
  416920:	mov	x0, #0x0                   	// #0
  416924:	bl	403700 <dcgettext@plt>
  416928:	bl	441040 <error@@Base>
  41692c:	b	414e90 <ferror@plt+0x115f0>
  416930:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416934:	add	x1, x1, #0xab0
  416938:	mov	w2, #0x5                   	// #5
  41693c:	mov	x0, #0x0                   	// #0
  416940:	bl	403700 <dcgettext@plt>
  416944:	bl	441040 <error@@Base>
  416948:	b	414e20 <ferror@plt+0x11580>
  41694c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416950:	add	x1, x1, #0xab0
  416954:	b	416510 <ferror@plt+0x12c70>
  416958:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41695c:	add	x1, x1, #0xab0
  416960:	mov	w2, #0x5                   	// #5
  416964:	mov	x0, #0x0                   	// #0
  416968:	bl	403700 <dcgettext@plt>
  41696c:	bl	441040 <error@@Base>
  416970:	b	415b70 <ferror@plt+0x122d0>
  416974:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416978:	add	x1, x1, #0xab0
  41697c:	mov	w2, #0x5                   	// #5
  416980:	mov	x0, #0x0                   	// #0
  416984:	bl	403700 <dcgettext@plt>
  416988:	bl	441040 <error@@Base>
  41698c:	b	415b14 <ferror@plt+0x12274>
  416990:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416994:	add	x1, x1, #0xab0
  416998:	mov	w2, #0x5                   	// #5
  41699c:	mov	x0, #0x0                   	// #0
  4169a0:	bl	403700 <dcgettext@plt>
  4169a4:	bl	441040 <error@@Base>
  4169a8:	b	415a54 <ferror@plt+0x121b4>
  4169ac:	mov	x3, x23
  4169b0:	mov	w4, #0x5                   	// #5
  4169b4:	adrp	x2, 448000 <warn@@Base+0x69e8>
  4169b8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4169bc:	add	x2, x2, #0xe60
  4169c0:	add	x1, x1, #0xeb0
  4169c4:	mov	x0, #0x0                   	// #0
  4169c8:	bl	4035d0 <dcngettext@plt>
  4169cc:	ldr	w1, [sp, #108]
  4169d0:	mov	w2, #0x8                   	// #8
  4169d4:	bl	441040 <error@@Base>
  4169d8:	ldr	x0, [sp, #152]
  4169dc:	add	x1, x0, #0x8
  4169e0:	cmp	x19, x1
  4169e4:	b.ls	415d5c <ferror@plt+0x124bc>  // b.plast
  4169e8:	mov	w1, #0x8                   	// #8
  4169ec:	b	416260 <ferror@plt+0x129c0>
  4169f0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4169f4:	add	x1, x1, #0xab0
  4169f8:	mov	w2, #0x5                   	// #5
  4169fc:	mov	x0, #0x0                   	// #0
  416a00:	bl	403700 <dcgettext@plt>
  416a04:	bl	441040 <error@@Base>
  416a08:	b	414f1c <ferror@plt+0x1167c>
  416a0c:	mov	x3, x23
  416a10:	mov	w4, #0x5                   	// #5
  416a14:	adrp	x2, 448000 <warn@@Base+0x69e8>
  416a18:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416a1c:	add	x2, x2, #0xe60
  416a20:	add	x1, x1, #0xeb0
  416a24:	mov	x0, #0x0                   	// #0
  416a28:	bl	4035d0 <dcngettext@plt>
  416a2c:	ldr	w1, [sp, #108]
  416a30:	mov	w2, #0x8                   	// #8
  416a34:	b	4167b0 <ferror@plt+0x12f10>
  416a38:	mov	x3, x23
  416a3c:	mov	w4, #0x5                   	// #5
  416a40:	adrp	x2, 448000 <warn@@Base+0x69e8>
  416a44:	adrp	x1, 448000 <warn@@Base+0x69e8>
  416a48:	add	x2, x2, #0xe60
  416a4c:	add	x1, x1, #0xeb0
  416a50:	mov	x0, #0x0                   	// #0
  416a54:	bl	4035d0 <dcngettext@plt>
  416a58:	ldr	w1, [sp, #108]
  416a5c:	mov	w2, #0x8                   	// #8
  416a60:	b	41676c <ferror@plt+0x12ecc>
  416a64:	sub	w1, w19, w0
  416a68:	cmp	x0, x19
  416a6c:	mov	x2, #0x0                   	// #0
  416a70:	b.cc	416668 <ferror@plt+0x12dc8>  // b.lo, b.ul, b.last
  416a74:	b	41668c <ferror@plt+0x12dec>
  416a78:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  416a7c:	add	x1, x1, #0x638
  416a80:	mov	w2, #0x5                   	// #5
  416a84:	mov	x0, #0x0                   	// #0
  416a88:	bl	403700 <dcgettext@plt>
  416a8c:	bl	4037a0 <printf@plt>
  416a90:	ldp	x21, x22, [sp, #32]
  416a94:	ldp	x23, x24, [sp, #48]
  416a98:	ldp	x25, x26, [sp, #64]
  416a9c:	b	414be4 <ferror@plt+0x11344>
  416aa0:	mov	w2, #0x5                   	// #5
  416aa4:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  416aa8:	mov	x0, #0x0                   	// #0
  416aac:	add	x1, x1, #0x570
  416ab0:	bl	403700 <dcgettext@plt>
  416ab4:	cmp	w26, #0xa0
  416ab8:	adrp	x2, 449000 <warn@@Base+0x79e8>
  416abc:	add	x2, x2, #0xeb8
  416ac0:	adrp	x1, 449000 <warn@@Base+0x79e8>
  416ac4:	add	x1, x1, #0xed0
  416ac8:	csel	x1, x2, x1, eq  // eq = none
  416acc:	bl	4037a0 <printf@plt>
  416ad0:	ldp	x21, x22, [sp, #32]
  416ad4:	ldp	x23, x24, [sp, #48]
  416ad8:	ldp	x25, x26, [sp, #64]
  416adc:	b	414be4 <ferror@plt+0x11344>
  416ae0:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  416ae4:	add	x1, x1, #0x430
  416ae8:	b	416a80 <ferror@plt+0x131e0>
  416aec:	nop
  416af0:	sub	sp, sp, #0x130
  416af4:	cmp	x4, x5
  416af8:	stp	x29, x30, [sp, #64]
  416afc:	add	x29, sp, #0x40
  416b00:	stp	x19, x20, [sp, #80]
  416b04:	mov	x20, x0
  416b08:	ldr	w0, [sp, #360]
  416b0c:	stp	x21, x22, [sp, #96]
  416b10:	ldr	w21, [sp, #328]
  416b14:	stp	x23, x24, [sp, #112]
  416b18:	mov	x24, x4
  416b1c:	stp	x27, x28, [sp, #144]
  416b20:	ldrb	w27, [sp, #352]
  416b24:	str	x6, [sp, #160]
  416b28:	str	w0, [sp, #172]
  416b2c:	str	x3, [sp, #176]
  416b30:	str	xzr, [sp, #208]
  416b34:	b.hi	416f34 <ferror@plt+0x13694>  // b.pmore
  416b38:	mov	x19, x1
  416b3c:	ccmp	x1, #0x19, #0x4, eq  // eq = none
  416b40:	b.ne	416f34 <ferror@plt+0x13694>  // b.any
  416b44:	stp	x25, x26, [sp, #128]
  416b48:	mov	x23, x5
  416b4c:	mov	x22, x7
  416b50:	cmp	x1, #0x10
  416b54:	b.eq	417e7c <ferror@plt+0x145dc>  // b.none
  416b58:	mov	x25, x2
  416b5c:	b.ls	416bd4 <ferror@plt+0x13334>  // b.plast
  416b60:	cmp	x1, #0x16
  416b64:	b.eq	417dd4 <ferror@plt+0x14534>  // b.none
  416b68:	b.ls	416d54 <ferror@plt+0x134b4>  // b.plast
  416b6c:	cmp	x1, #0x19
  416b70:	b.eq	417da0 <ferror@plt+0x14500>  // b.none
  416b74:	b.ls	416e84 <ferror@plt+0x135e4>  // b.plast
  416b78:	mov	x0, #0x1f02                	// #7938
  416b7c:	cmp	x1, x0
  416b80:	b.hi	416c84 <ferror@plt+0x133e4>  // b.pmore
  416b84:	mov	x0, #0x1f00                	// #7936
  416b88:	cmp	x1, x0
  416b8c:	b.hi	416d70 <ferror@plt+0x134d0>  // b.pmore
  416b90:	cmp	x1, #0x1f
  416b94:	b.ne	417dc4 <ferror@plt+0x14524>  // b.any
  416b98:	ldr	x0, [sp, #304]
  416b9c:	ldr	w1, [sp, #304]
  416ba0:	cmp	x0, #0x8
  416ba4:	add	x28, x24, x0
  416ba8:	b.hi	418228 <ferror@plt+0x14988>  // b.pmore
  416bac:	cmp	x23, x28
  416bb0:	b.hi	416bc0 <ferror@plt+0x13320>  // b.pmore
  416bb4:	cmp	x24, x23
  416bb8:	b.cs	416bcc <ferror@plt+0x1332c>  // b.hs, b.nlast
  416bbc:	sub	w1, w23, w24
  416bc0:	sub	w0, w1, #0x1
  416bc4:	cmp	w0, #0x7
  416bc8:	b.ls	416e6c <ferror@plt+0x135cc>  // b.plast
  416bcc:	str	xzr, [sp, #208]
  416bd0:	b	416d9c <ferror@plt+0x134fc>
  416bd4:	cmp	x1, #0xc
  416bd8:	b.hi	416c1c <ferror@plt+0x1337c>  // b.pmore
  416bdc:	cmp	x1, #0xa
  416be0:	b.hi	416e5c <ferror@plt+0x135bc>  // b.pmore
  416be4:	cmp	x1, #0x5
  416be8:	b.eq	417db0 <ferror@plt+0x14510>  // b.none
  416bec:	cmp	x1, #0x6
  416bf0:	b.ne	416ebc <ferror@plt+0x1361c>  // b.any
  416bf4:	add	x28, x24, #0x4
  416bf8:	cmp	x28, x23
  416bfc:	b.cc	417f08 <ferror@plt+0x14668>  // b.lo, b.ul, b.last
  416c00:	cmp	x24, x23
  416c04:	b.cs	416d9c <ferror@plt+0x134fc>  // b.hs, b.nlast
  416c08:	sub	x1, x23, x24
  416c0c:	sub	w0, w1, #0x1
  416c10:	cmp	w0, #0x7
  416c14:	b.hi	416d9c <ferror@plt+0x134fc>  // b.pmore
  416c18:	b	416e6c <ferror@plt+0x135cc>
  416c1c:	cmp	x1, #0xd
  416c20:	b.ne	416c78 <ferror@plt+0x133d8>  // b.any
  416c24:	add	x3, sp, #0xf0
  416c28:	add	x2, sp, #0xe8
  416c2c:	mov	x1, x5
  416c30:	mov	x0, x4
  416c34:	bl	40e960 <ferror@plt+0xb0c0>
  416c38:	mov	x25, x0
  416c3c:	ldr	w8, [sp, #232]
  416c40:	ldr	w0, [sp, #240]
  416c44:	add	x28, x24, x8
  416c48:	bl	40dfd0 <ferror@plt+0xa730>
  416c4c:	str	x25, [sp, #208]
  416c50:	mov	x26, #0x0                   	// #0
  416c54:	cbnz	w21, 416cc0 <ferror@plt+0x13420>
  416c58:	ldr	x0, [sp, #208]
  416c5c:	bl	40ea70 <ferror@plt+0xb1d0>
  416c60:	mov	x2, x0
  416c64:	mov	w1, w27
  416c68:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  416c6c:	add	x0, x0, #0x7e8
  416c70:	bl	4037a0 <printf@plt>
  416c74:	b	416dcc <ferror@plt+0x1352c>
  416c78:	cmp	x1, #0xe
  416c7c:	b.ne	416d70 <ferror@plt+0x134d0>  // b.any
  416c80:	b	416b98 <ferror@plt+0x132f8>
  416c84:	mov	x3, #0xffffffffffffe0e0    	// #-7968
  416c88:	add	x0, x1, x3
  416c8c:	cmp	x0, #0x1
  416c90:	b.ls	416b98 <ferror@plt+0x132f8>  // b.plast
  416c94:	mov	x28, x24
  416c98:	mov	x0, #0x1f20                	// #7968
  416c9c:	cmp	x19, x0
  416ca0:	b.eq	418098 <ferror@plt+0x147f8>  // b.none
  416ca4:	b.ls	416f70 <ferror@plt+0x136d0>  // b.plast
  416ca8:	mov	x0, #0x1f21                	// #7969
  416cac:	cmp	x19, x0
  416cb0:	b.ne	416da8 <ferror@plt+0x13508>  // b.any
  416cb4:	mov	x26, #0x0                   	// #0
  416cb8:	cbz	w21, 417f6c <ferror@plt+0x146cc>
  416cbc:	nop
  416cc0:	adrp	x27, 472000 <_bfd_std_section+0x120>
  416cc4:	add	x27, x27, #0x4f0
  416cc8:	ldr	w0, [x27, #1696]
  416ccc:	cmp	w0, #0x0
  416cd0:	ldr	x0, [sp, #320]
  416cd4:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  416cd8:	b.eq	417018 <ferror@plt+0x13778>  // b.none
  416cdc:	cmp	x20, #0x86
  416ce0:	b.hi	4171e8 <ferror@plt+0x13948>  // b.pmore
  416ce4:	cmp	x20, #0x47
  416ce8:	b.hi	417020 <ferror@plt+0x13780>  // b.pmore
  416cec:	b.eq	418530 <ferror@plt+0x14c90>  // b.none
  416cf0:	cmp	x20, #0x18
  416cf4:	b.ls	4171bc <ferror@plt+0x1391c>  // b.plast
  416cf8:	sub	x1, x20, #0x19
  416cfc:	mov	x0, #0x1                   	// #1
  416d00:	mov	x25, #0x1                   	// #1
  416d04:	movk	x0, #0x8002, lsl #16
  416d08:	movk	x0, #0x2000, lsl #32
  416d0c:	lsl	x1, x25, x1
  416d10:	tst	x1, x0
  416d14:	b.ne	417308 <ferror@plt+0x13a68>  // b.any
  416d18:	tbnz	w1, #2, 418358 <ferror@plt+0x14ab8>
  416d1c:	tbnz	x1, #39, 418350 <ferror@plt+0x14ab0>
  416d20:	cmp	x20, #0x0
  416d24:	and	w21, w21, #0x1
  416d28:	csinc	w21, w21, wzr, ne  // ne = any
  416d2c:	cbz	w21, 416e20 <ferror@plt+0x13580>
  416d30:	mov	x0, x28
  416d34:	ldp	x29, x30, [sp, #64]
  416d38:	ldp	x19, x20, [sp, #80]
  416d3c:	ldp	x21, x22, [sp, #96]
  416d40:	ldp	x23, x24, [sp, #112]
  416d44:	ldp	x25, x26, [sp, #128]
  416d48:	ldp	x27, x28, [sp, #144]
  416d4c:	add	sp, sp, #0x130
  416d50:	ret
  416d54:	cmp	x1, #0x12
  416d58:	b.eq	417db0 <ferror@plt+0x14510>  // b.none
  416d5c:	b.ls	416e50 <ferror@plt+0x135b0>  // b.plast
  416d60:	cmp	x1, #0x13
  416d64:	b.eq	416bf4 <ferror@plt+0x13354>  // b.none
  416d68:	cmp	x1, #0x15
  416d6c:	b.ne	416e8c <ferror@plt+0x135ec>  // b.any
  416d70:	mov	x1, x23
  416d74:	add	x3, sp, #0xf0
  416d78:	add	x2, sp, #0xe8
  416d7c:	mov	x0, x24
  416d80:	bl	40e9f8 <ferror@plt+0xb158>
  416d84:	mov	x1, x0
  416d88:	ldr	w8, [sp, #232]
  416d8c:	ldr	w0, [sp, #240]
  416d90:	add	x28, x24, x8
  416d94:	str	x1, [sp, #208]
  416d98:	bl	40dfd0 <ferror@plt+0xa730>
  416d9c:	cmp	x19, #0x21
  416da0:	b.hi	416c98 <ferror@plt+0x133f8>  // b.pmore
  416da4:	cbnz	x19, 416e90 <ferror@plt+0x135f0>
  416da8:	mov	w2, #0x5                   	// #5
  416dac:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  416db0:	mov	x0, #0x0                   	// #0
  416db4:	add	x1, x1, #0xa28
  416db8:	bl	403700 <dcgettext@plt>
  416dbc:	mov	x1, x19
  416dc0:	bl	441618 <warn@@Base>
  416dc4:	mov	x26, #0x0                   	// #0
  416dc8:	cbnz	w21, 416cc0 <ferror@plt+0x13420>
  416dcc:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  416dd0:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  416dd4:	ldr	w0, [x0, #668]
  416dd8:	ldr	w1, [x1, #704]
  416ddc:	orr	w0, w0, w1
  416de0:	cbz	w0, 416e00 <ferror@plt+0x13560>
  416de4:	adrp	x27, 472000 <_bfd_std_section+0x120>
  416de8:	add	x27, x27, #0x4f0
  416dec:	ldr	w0, [x27, #1696]
  416df0:	cmp	w0, #0x0
  416df4:	ldr	x0, [sp, #320]
  416df8:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  416dfc:	b.ne	416cdc <ferror@plt+0x1343c>  // b.any
  416e00:	cmp	x20, #0x0
  416e04:	and	w21, w21, #0x1
  416e08:	csinc	w21, w21, wzr, ne  // ne = any
  416e0c:	cbnz	w21, 4170f8 <ferror@plt+0x13858>
  416e10:	cmp	x20, #0x8b
  416e14:	b.hi	41712c <ferror@plt+0x1388c>  // b.pmore
  416e18:	cmp	x20, #0x1
  416e1c:	b.ls	4170d4 <ferror@plt+0x13834>  // b.plast
  416e20:	sub	x20, x20, #0x2
  416e24:	cmp	x20, #0x89
  416e28:	b.ls	41706c <ferror@plt+0x137cc>  // b.plast
  416e2c:	mov	x0, x28
  416e30:	ldp	x29, x30, [sp, #64]
  416e34:	ldp	x19, x20, [sp, #80]
  416e38:	ldp	x21, x22, [sp, #96]
  416e3c:	ldp	x23, x24, [sp, #112]
  416e40:	ldp	x25, x26, [sp, #128]
  416e44:	ldp	x27, x28, [sp, #144]
  416e48:	add	sp, sp, #0x130
  416e4c:	ret
  416e50:	mov	x28, x4
  416e54:	cmp	x1, #0x11
  416e58:	b.ne	417648 <ferror@plt+0x13da8>  // b.any
  416e5c:	add	x28, x24, #0x1
  416e60:	cmp	x28, x23
  416e64:	b.cs	416c00 <ferror@plt+0x13360>  // b.hs, b.nlast
  416e68:	mov	w1, #0x1                   	// #1
  416e6c:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  416e70:	mov	x0, x24
  416e74:	ldr	x2, [x2, #752]
  416e78:	blr	x2
  416e7c:	str	x0, [sp, #208]
  416e80:	b	416d9c <ferror@plt+0x134fc>
  416e84:	cmp	x1, #0x17
  416e88:	b.eq	416b98 <ferror@plt+0x132f8>  // b.none
  416e8c:	mov	x28, x24
  416e90:	sub	x3, x19, #0x1
  416e94:	cmp	x3, #0x20
  416e98:	b.hi	416da8 <ferror@plt+0x13508>  // b.pmore
  416e9c:	cmp	w3, #0x20
  416ea0:	b.hi	416da8 <ferror@plt+0x13508>  // b.pmore
  416ea4:	adrp	x1, 450000 <warn@@Base+0xe9e8>
  416ea8:	add	x1, x1, #0x208
  416eac:	ldrh	w0, [x1, w3, uxtw #1]
  416eb0:	adr	x1, 416ebc <ferror@plt+0x1361c>
  416eb4:	add	x0, x1, w0, sxth #2
  416eb8:	br	x0
  416ebc:	mov	x28, x4
  416ec0:	cmp	x1, #0x1
  416ec4:	b.ne	416da4 <ferror@plt+0x13504>  // b.any
  416ec8:	cmp	x7, #0x8
  416ecc:	mov	w1, w7
  416ed0:	add	x28, x4, x7
  416ed4:	b.hi	417f20 <ferror@plt+0x14680>  // b.pmore
  416ed8:	cmp	x5, x28
  416edc:	b.hi	416eec <ferror@plt+0x1364c>  // b.pmore
  416ee0:	cmp	x24, x23
  416ee4:	b.cs	418090 <ferror@plt+0x147f0>  // b.hs, b.nlast
  416ee8:	sub	w1, w23, w24
  416eec:	sub	w0, w1, #0x1
  416ef0:	cmp	w0, #0x7
  416ef4:	b.hi	418090 <ferror@plt+0x147f0>  // b.pmore
  416ef8:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  416efc:	mov	x0, x24
  416f00:	ldr	x2, [x2, #752]
  416f04:	blr	x2
  416f08:	str	x0, [sp, #208]
  416f0c:	mov	x26, #0x0                   	// #0
  416f10:	cbnz	w21, 416cc0 <ferror@plt+0x13420>
  416f14:	ldr	x0, [sp, #208]
  416f18:	bl	40f118 <ferror@plt+0xb878>
  416f1c:	mov	x2, x0
  416f20:	mov	w1, w27
  416f24:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  416f28:	add	x0, x0, #0x810
  416f2c:	bl	4037a0 <printf@plt>
  416f30:	b	416dcc <ferror@plt+0x1352c>
  416f34:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  416f38:	add	x1, x1, #0x798
  416f3c:	mov	w2, #0x5                   	// #5
  416f40:	mov	x28, x24
  416f44:	mov	x0, #0x0                   	// #0
  416f48:	bl	403700 <dcgettext@plt>
  416f4c:	bl	441618 <warn@@Base>
  416f50:	mov	x0, x28
  416f54:	ldp	x29, x30, [sp, #64]
  416f58:	ldp	x19, x20, [sp, #80]
  416f5c:	ldp	x21, x22, [sp, #96]
  416f60:	ldp	x23, x24, [sp, #112]
  416f64:	ldp	x27, x28, [sp, #144]
  416f68:	add	sp, sp, #0x130
  416f6c:	ret
  416f70:	mov	x0, #0x1f01                	// #7937
  416f74:	cmp	x19, x0
  416f78:	b.eq	4180c0 <ferror@plt+0x14820>  // b.none
  416f7c:	mov	x0, #0x1f02                	// #7938
  416f80:	cmp	x19, x0
  416f84:	b.ne	416da8 <ferror@plt+0x13508>  // b.any
  416f88:	cbnz	w21, 417f64 <ferror@plt+0x146c4>
  416f8c:	ldr	x0, [sp, #336]
  416f90:	mov	w1, #0x2e                  	// #46
  416f94:	mov	w25, #0x0                   	// #0
  416f98:	ldr	x0, [x0, #16]
  416f9c:	bl	4033a0 <strrchr@plt>
  416fa0:	cbz	x0, 416fb8 <ferror@plt+0x13718>
  416fa4:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  416fa8:	add	x1, x1, #0x8b8
  416fac:	bl	4034a0 <strcmp@plt>
  416fb0:	cmp	w0, #0x0
  416fb4:	cset	w25, eq  // eq = none
  416fb8:	mov	w2, #0x5                   	// #5
  416fbc:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  416fc0:	mov	x0, #0x0                   	// #0
  416fc4:	add	x1, x1, #0x8c0
  416fc8:	bl	403700 <dcgettext@plt>
  416fcc:	mov	x1, x0
  416fd0:	ldr	x0, [sp, #208]
  416fd4:	str	x1, [sp, #192]
  416fd8:	mov	x26, #0x0                   	// #0
  416fdc:	bl	40f118 <ferror@plt+0xb878>
  416fe0:	mov	x5, x0
  416fe4:	ldr	x0, [sp, #208]
  416fe8:	mov	w3, w25
  416fec:	ldr	x2, [sp, #304]
  416ff0:	str	x5, [sp, #184]
  416ff4:	ldr	x1, [sp, #344]
  416ff8:	bl	413670 <ferror@plt+0xfdd0>
  416ffc:	mov	x3, x0
  417000:	ldp	x5, x4, [sp, #184]
  417004:	mov	w1, w27
  417008:	mov	x2, x5
  41700c:	mov	x0, x4
  417010:	bl	4037a0 <printf@plt>
  417014:	b	416dcc <ferror@plt+0x1352c>
  417018:	ldp	x25, x26, [sp, #128]
  41701c:	b	416f50 <ferror@plt+0x136b0>
  417020:	sub	x2, x20, #0x48
  417024:	mov	x1, #0x1                   	// #1
  417028:	mov	x0, #0x25                  	// #37
  41702c:	movk	x0, #0x5840, lsl #48
  417030:	lsl	x1, x1, x2
  417034:	tst	x1, x0
  417038:	b.ne	417308 <ferror@plt+0x13a68>  // b.any
  41703c:	tbnz	x1, #46, 417298 <ferror@plt+0x139f8>
  417040:	tbz	w1, #13, 416d20 <ferror@plt+0x13480>
  417044:	ldr	w0, [sp, #312]
  417048:	cmp	w0, #0x3
  41704c:	b.gt	41705c <ferror@plt+0x137bc>
  417050:	sub	x0, x19, #0x6
  417054:	cmp	x0, #0x1
  417058:	b.ls	4185c4 <ferror@plt+0x14d24>  // b.plast
  41705c:	cmp	x19, #0x17
  417060:	b.eq	4185c4 <ferror@plt+0x14d24>  // b.none
  417064:	ldp	x25, x26, [sp, #128]
  417068:	b	416f50 <ferror@plt+0x136b0>
  41706c:	cmp	w20, #0x89
  417070:	b.hi	4170b0 <ferror@plt+0x13810>  // b.pmore
  417074:	adrp	x1, 450000 <warn@@Base+0xe9e8>
  417078:	add	x1, x1, #0x24c
  41707c:	ldrh	w0, [x1, w20, uxtw #1]
  417080:	adr	x1, 41708c <ferror@plt+0x137ec>
  417084:	add	x0, x1, w0, sxth #2
  417088:	br	x0
  41708c:	mov	x0, x28
  417090:	ldp	x29, x30, [sp, #64]
  417094:	ldp	x19, x20, [sp, #80]
  417098:	ldp	x21, x22, [sp, #96]
  41709c:	ldp	x23, x24, [sp, #112]
  4170a0:	ldp	x25, x26, [sp, #128]
  4170a4:	ldp	x27, x28, [sp, #144]
  4170a8:	add	sp, sp, #0x130
  4170ac:	ret
  4170b0:	mov	x0, x28
  4170b4:	ldp	x29, x30, [sp, #64]
  4170b8:	ldp	x19, x20, [sp, #80]
  4170bc:	ldp	x21, x22, [sp, #96]
  4170c0:	ldp	x23, x24, [sp, #112]
  4170c4:	ldp	x25, x26, [sp, #128]
  4170c8:	ldp	x27, x28, [sp, #144]
  4170cc:	add	sp, sp, #0x130
  4170d0:	ret
  4170d4:	mov	x0, x28
  4170d8:	ldp	x29, x30, [sp, #64]
  4170dc:	ldp	x19, x20, [sp, #80]
  4170e0:	ldp	x21, x22, [sp, #96]
  4170e4:	ldp	x23, x24, [sp, #112]
  4170e8:	ldp	x25, x26, [sp, #128]
  4170ec:	ldp	x27, x28, [sp, #144]
  4170f0:	add	sp, sp, #0x130
  4170f4:	ret
  4170f8:	mov	x0, x28
  4170fc:	ldp	x29, x30, [sp, #64]
  417100:	ldp	x19, x20, [sp, #80]
  417104:	ldp	x21, x22, [sp, #96]
  417108:	ldp	x23, x24, [sp, #112]
  41710c:	ldp	x25, x26, [sp, #128]
  417110:	ldp	x27, x28, [sp, #144]
  417114:	add	sp, sp, #0x130
  417118:	ret
  41711c:	mov	x0, #0x2137                	// #8503
  417120:	cmp	x20, x0
  417124:	b.eq	417308 <ferror@plt+0x13a68>  // b.none
  417128:	tbnz	w21, #0, 419358 <ferror@plt+0x15ab8>
  41712c:	mov	x2, #0xffffffffffffdeef    	// #-8465
  417130:	add	x20, x20, x2
  417134:	cmp	x20, #0x3
  417138:	b.hi	41938c <ferror@plt+0x15aec>  // b.pmore
  41713c:	ldr	w0, [sp, #312]
  417140:	cmp	w0, #0x3
  417144:	b.le	417f10 <ferror@plt+0x14670>
  417148:	cmp	x19, #0x17
  41714c:	b.ne	417168 <ferror@plt+0x138c8>  // b.any
  417150:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  417154:	add	x1, x1, #0x400
  417158:	mov	w2, #0x5                   	// #5
  41715c:	mov	x0, #0x0                   	// #0
  417160:	bl	403700 <dcgettext@plt>
  417164:	bl	4037a0 <printf@plt>
  417168:	cbz	x26, 418150 <ferror@plt+0x148b0>
  41716c:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  417170:	add	x0, x0, #0x418
  417174:	bl	4037a0 <printf@plt>
  417178:	ldr	w2, [sp, #304]
  41717c:	mov	w1, w22
  417180:	ldr	w3, [sp, #312]
  417184:	mov	x0, x26
  417188:	ldr	x5, [sp, #160]
  41718c:	ldr	x4, [sp, #208]
  417190:	ldr	x6, [sp, #336]
  417194:	bl	414a28 <ferror@plt+0x11188>
  417198:	mov	w19, w0
  41719c:	mov	w0, #0x29                  	// #41
  4171a0:	bl	403800 <putchar@plt>
  4171a4:	cbz	w19, 4183cc <ferror@plt+0x14b2c>
  4171a8:	adrp	x0, 472000 <_bfd_std_section+0x120>
  4171ac:	ldr	w0, [x0, #2964]
  4171b0:	cbz	w0, 418838 <ferror@plt+0x14f98>
  4171b4:	ldp	x25, x26, [sp, #128]
  4171b8:	b	416f50 <ferror@plt+0x136b0>
  4171bc:	cmp	x20, #0x2
  4171c0:	b.eq	417308 <ferror@plt+0x13a68>  // b.none
  4171c4:	cmp	x20, #0x11
  4171c8:	b.ne	418530 <ferror@plt+0x14c90>  // b.any
  4171cc:	ldr	w0, [x27, #1704]
  4171d0:	cbz	w0, 418024 <ferror@plt+0x14784>
  4171d4:	ldr	x1, [sp, #320]
  4171d8:	ldr	x0, [sp, #208]
  4171dc:	ldp	x25, x26, [sp, #128]
  4171e0:	str	x0, [x1, #24]
  4171e4:	b	416f50 <ferror@plt+0x136b0>
  4171e8:	mov	x0, #0x2132                	// #8498
  4171ec:	cmp	x20, x0
  4171f0:	b.eq	41833c <ferror@plt+0x14a9c>  // b.none
  4171f4:	b.ls	417218 <ferror@plt+0x13978>  // b.plast
  4171f8:	mov	x0, #0x2133                	// #8499
  4171fc:	cmp	x20, x0
  417200:	b.ne	41711c <ferror@plt+0x1387c>  // b.any
  417204:	ldr	x1, [sp, #320]
  417208:	ldr	x0, [sp, #208]
  41720c:	ldp	x25, x26, [sp, #128]
  417210:	str	x0, [x1, #32]
  417214:	b	416f50 <ferror@plt+0x136b0>
  417218:	mov	x1, #0x2131                	// #8497
  41721c:	cmp	x20, x1
  417220:	b.ne	417278 <ferror@plt+0x139d8>  // b.any
  417224:	ldr	w0, [x27, #1708]
  417228:	cbz	w0, 41802c <ferror@plt+0x1478c>
  41722c:	cmp	x19, #0x7
  417230:	b.eq	418d48 <ferror@plt+0x154a8>  // b.none
  417234:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  417238:	add	x1, x1, #0xb10
  41723c:	mov	w2, #0x5                   	// #5
  417240:	mov	x0, #0x0                   	// #0
  417244:	bl	403700 <dcgettext@plt>
  417248:	mov	x21, x0
  41724c:	mov	x0, x19
  417250:	bl	40e110 <ferror@plt+0xa870>
  417254:	mov	x19, x0
  417258:	mov	x0, x20
  41725c:	bl	40e070 <ferror@plt+0xa7d0>
  417260:	mov	x2, x0
  417264:	mov	x1, x19
  417268:	mov	x0, x21
  41726c:	bl	441618 <warn@@Base>
  417270:	ldp	x25, x26, [sp, #128]
  417274:	b	416f50 <ferror@plt+0x136b0>
  417278:	cmp	x20, x0
  41727c:	b.eq	417128 <ferror@plt+0x13888>  // b.none
  417280:	mov	x0, #0x2114                	// #8468
  417284:	cmp	x20, x0
  417288:	b.ls	4172fc <ferror@plt+0x13a5c>  // b.plast
  41728c:	mov	x0, #0x2130                	// #8496
  417290:	cmp	x20, x0
  417294:	b.ne	417128 <ferror@plt+0x13888>  // b.any
  417298:	ldr	w0, [x27, #1708]
  41729c:	cbz	w0, 416e00 <ferror@plt+0x13560>
  4172a0:	cmp	x19, #0xe
  4172a4:	b.eq	418e48 <ferror@plt+0x155a8>  // b.none
  4172a8:	mov	x0, #0x1f02                	// #7938
  4172ac:	cmp	x19, x0
  4172b0:	b.eq	418e14 <ferror@plt+0x15574>  // b.none
  4172b4:	cmp	x19, #0x8
  4172b8:	b.eq	418df4 <ferror@plt+0x15554>  // b.none
  4172bc:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  4172c0:	add	x1, x1, #0xb10
  4172c4:	mov	w2, #0x5                   	// #5
  4172c8:	mov	x0, #0x0                   	// #0
  4172cc:	bl	403700 <dcgettext@plt>
  4172d0:	mov	x25, x0
  4172d4:	mov	x0, x19
  4172d8:	bl	40e110 <ferror@plt+0xa870>
  4172dc:	mov	x27, x0
  4172e0:	mov	x0, x20
  4172e4:	bl	40e070 <ferror@plt+0xa7d0>
  4172e8:	mov	x2, x0
  4172ec:	mov	x1, x27
  4172f0:	mov	x0, x25
  4172f4:	bl	441618 <warn@@Base>
  4172f8:	b	416e00 <ferror@plt+0x13560>
  4172fc:	mov	x0, #0x2110                	// #8464
  417300:	cmp	x20, x0
  417304:	b.ls	416e00 <ferror@plt+0x13560>  // b.plast
  417308:	ldr	w0, [sp, #312]
  41730c:	cmp	w0, #0x3
  417310:	b.gt	417320 <ferror@plt+0x13a80>
  417314:	sub	x0, x19, #0x6
  417318:	cmp	x0, #0x1
  41731c:	b.ls	417328 <ferror@plt+0x13a88>  // b.plast
  417320:	cmp	x19, #0x17
  417324:	b.ne	416e00 <ferror@plt+0x13560>  // b.any
  417328:	ldr	x0, [sp, #320]
  41732c:	ldp	w4, w1, [x0, #72]
  417330:	cmp	w1, #0x0
  417334:	ccmp	w1, w4, #0x0, ne  // ne = any
  417338:	b.ls	4187c4 <ferror@plt+0x14f24>  // b.plast
  41733c:	ldr	x0, [x0, #64]
  417340:	ldr	x1, [sp, #344]
  417344:	cbz	x1, 417358 <ferror@plt+0x13ab8>
  417348:	ldr	x2, [x1, #48]
  41734c:	ldr	x1, [sp, #208]
  417350:	add	x1, x1, x2
  417354:	str	x1, [sp, #208]
  417358:	mov	w1, w4
  41735c:	ldr	w2, [x27, #1700]
  417360:	mov	x3, #0x2137                	// #8503
  417364:	cmp	x20, x3
  417368:	str	w2, [x0, x1, lsl #2]
  41736c:	ldr	x0, [sp, #320]
  417370:	b.eq	418784 <ferror@plt+0x14ee4>  // b.none
  417374:	ldr	x2, [sp, #320]
  417378:	ldr	w0, [x0, #72]
  41737c:	ldr	w2, [x2, #80]
  417380:	cmp	w0, w2
  417384:	b.hi	418c58 <ferror@plt+0x153b8>  // b.pmore
  417388:	ldr	x2, [sp, #320]
  41738c:	add	w0, w0, #0x1
  417390:	ldr	x3, [sp, #208]
  417394:	ldr	x2, [x2, #48]
  417398:	str	x3, [x2, x1, lsl #3]
  41739c:	ldr	x1, [sp, #320]
  4173a0:	str	w0, [x1, #72]
  4173a4:	b	416e00 <ferror@plt+0x13560>
  4173a8:	add	x25, x28, #0x8
  4173ac:	cbnz	w21, 417f60 <ferror@plt+0x146c0>
  4173b0:	cmp	x23, x25
  4173b4:	b.cs	418704 <ferror@plt+0x14e64>  // b.hs, b.nlast
  4173b8:	mov	x26, #0x0                   	// #0
  4173bc:	str	xzr, [sp, #208]
  4173c0:	str	xzr, [sp, #232]
  4173c4:	add	x4, sp, #0xf0
  4173c8:	mov	x3, x26
  4173cc:	mov	x0, x4
  4173d0:	adrp	x2, 449000 <warn@@Base+0x79e8>
  4173d4:	mov	x1, #0x40                  	// #64
  4173d8:	add	x2, x2, #0x638
  4173dc:	str	x4, [sp, #184]
  4173e0:	bl	403160 <snprintf@plt>
  4173e4:	ldr	x4, [sp, #184]
  4173e8:	mov	x2, x4
  4173ec:	mov	w1, w27
  4173f0:	mov	x28, x25
  4173f4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4173f8:	mov	x26, #0x0                   	// #0
  4173fc:	add	x0, x0, #0x9a8
  417400:	bl	4037a0 <printf@plt>
  417404:	b	416dcc <ferror@plt+0x1352c>
  417408:	add	x25, x28, #0x10
  41740c:	cbnz	w21, 417f60 <ferror@plt+0x146c0>
  417410:	add	x26, x28, #0x8
  417414:	cmp	x26, x23
  417418:	b.ls	418af4 <ferror@plt+0x15254>  // b.plast
  41741c:	stp	xzr, xzr, [sp, #216]
  417420:	cmp	x23, x25
  417424:	b.cs	418adc <ferror@plt+0x1523c>  // b.hs, b.nlast
  417428:	mov	x4, #0x0                   	// #0
  41742c:	mov	x3, #0x0                   	// #0
  417430:	stp	xzr, xzr, [sp, #232]
  417434:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  417438:	adrp	x0, 441000 <ferror@plt+0x3d760>
  41743c:	add	x0, x0, #0x858
  417440:	ldr	x2, [x1, #752]
  417444:	cmp	x2, x0
  417448:	ldp	x1, x2, [sp, #216]
  41744c:	b.eq	418b08 <ferror@plt+0x15268>  // b.none
  417450:	mov	x28, x25
  417454:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417458:	mov	x26, #0x0                   	// #0
  41745c:	add	x0, x0, #0x818
  417460:	bl	4037a0 <printf@plt>
  417464:	b	416dcc <ferror@plt+0x1352c>
  417468:	mov	x26, #0x0                   	// #0
  41746c:	cbnz	w21, 416cc0 <ferror@plt+0x13420>
  417470:	mov	x0, x25
  417474:	bl	40ea70 <ferror@plt+0xb1d0>
  417478:	mov	w1, w27
  41747c:	mov	x2, x0
  417480:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417484:	add	x0, x0, #0x7e8
  417488:	bl	4037a0 <printf@plt>
  41748c:	b	416dcc <ferror@plt+0x1352c>
  417490:	mov	x26, #0x0                   	// #0
  417494:	cbnz	w21, 416cc0 <ferror@plt+0x13420>
  417498:	mov	w2, #0x5                   	// #5
  41749c:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  4174a0:	mov	x0, #0x0                   	// #0
  4174a4:	add	x1, x1, #0x860
  4174a8:	bl	403700 <dcgettext@plt>
  4174ac:	mov	x25, x0
  4174b0:	ldr	x0, [sp, #208]
  4174b4:	bl	40f118 <ferror@plt+0xb878>
  4174b8:	mov	x1, x0
  4174bc:	ldr	x0, [sp, #208]
  4174c0:	str	x1, [sp, #184]
  4174c4:	bl	410028 <ferror@plt+0xc788>
  4174c8:	ldr	x2, [sp, #184]
  4174cc:	mov	x3, x0
  4174d0:	mov	w1, w27
  4174d4:	mov	x0, x25
  4174d8:	bl	4037a0 <printf@plt>
  4174dc:	b	416dcc <ferror@plt+0x1352c>
  4174e0:	add	x26, x28, #0x1
  4174e4:	cmp	x26, x23
  4174e8:	b.cs	418034 <ferror@plt+0x14794>  // b.hs, b.nlast
  4174ec:	mov	w1, #0x1                   	// #1
  4174f0:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4174f4:	mov	x0, x28
  4174f8:	ldr	x2, [x2, #752]
  4174fc:	blr	x2
  417500:	str	x0, [sp, #208]
  417504:	cmp	x26, x23
  417508:	b.cs	418050 <ferror@plt+0x147b0>  // b.hs, b.nlast
  41750c:	ldr	x28, [sp, #208]
  417510:	sub	x25, x23, x26
  417514:	cmp	x28, x25
  417518:	b.ls	41753c <ferror@plt+0x13c9c>  // b.plast
  41751c:	mov	w2, #0x5                   	// #5
  417520:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  417524:	mov	x0, #0x0                   	// #0
  417528:	add	x1, x1, #0x838
  41752c:	bl	403700 <dcgettext@plt>
  417530:	mov	x1, x28
  417534:	mov	x28, x25
  417538:	bl	441618 <warn@@Base>
  41753c:	str	x28, [sp, #208]
  417540:	cbz	w21, 418074 <ferror@plt+0x147d4>
  417544:	add	x28, x26, x28
  417548:	b	416cc0 <ferror@plt+0x13420>
  41754c:	mov	x1, x23
  417550:	add	x3, sp, #0xf0
  417554:	add	x2, sp, #0xe8
  417558:	mov	x0, x28
  41755c:	bl	40e9f8 <ferror@plt+0xb158>
  417560:	mov	x1, x0
  417564:	ldr	w0, [sp, #240]
  417568:	ldr	w26, [sp, #232]
  41756c:	str	x1, [sp, #208]
  417570:	add	x26, x28, x26
  417574:	bl	40dfd0 <ferror@plt+0xa730>
  417578:	b	417504 <ferror@plt+0x13c64>
  41757c:	sub	x25, x23, x28
  417580:	cbz	w21, 418558 <ferror@plt+0x14cb8>
  417584:	mov	x0, x28
  417588:	mov	x1, x25
  41758c:	bl	403020 <strnlen@plt>
  417590:	add	x0, x0, #0x1
  417594:	add	x28, x28, x0
  417598:	b	416dc4 <ferror@plt+0x13524>
  41759c:	add	x25, x28, #0x8
  4175a0:	cbnz	w21, 417610 <ferror@plt+0x13d70>
  4175a4:	cmp	x23, x25
  4175a8:	b.cs	418a5c <ferror@plt+0x151bc>  // b.hs, b.nlast
  4175ac:	ldr	x0, [sp, #160]
  4175b0:	cmp	x19, #0x14
  4175b4:	str	xzr, [sp, #208]
  4175b8:	csel	x26, x0, xzr, eq  // eq = none
  4175bc:	str	xzr, [sp, #232]
  4175c0:	add	x4, sp, #0xf0
  4175c4:	mov	x3, x26
  4175c8:	mov	x0, x4
  4175cc:	adrp	x2, 449000 <warn@@Base+0x79e8>
  4175d0:	mov	x1, #0x40                  	// #64
  4175d4:	add	x2, x2, #0x638
  4175d8:	str	x4, [sp, #184]
  4175dc:	bl	403160 <snprintf@plt>
  4175e0:	ldr	x4, [sp, #184]
  4175e4:	mov	w1, w27
  4175e8:	mov	x2, x4
  4175ec:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4175f0:	add	x0, x0, #0x810
  4175f4:	bl	4037a0 <printf@plt>
  4175f8:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  4175fc:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  417600:	ldr	w0, [x0, #668]
  417604:	ldr	w1, [x1, #704]
  417608:	orr	w0, w0, w1
  41760c:	cbz	w0, 417640 <ferror@plt+0x13da0>
  417610:	adrp	x0, 472000 <_bfd_std_section+0x120>
  417614:	ldr	w0, [x0, #2960]
  417618:	cbnz	w0, 417640 <ferror@plt+0x13da0>
  41761c:	cmp	x23, x25
  417620:	b.hi	418764 <ferror@plt+0x14ec4>  // b.pmore
  417624:	cmp	x23, x28
  417628:	b.ls	41763c <ferror@plt+0x13d9c>  // b.plast
  41762c:	sub	x1, x23, x28
  417630:	sub	w0, w1, #0x1
  417634:	cmp	w0, #0x7
  417638:	b.ls	418768 <ferror@plt+0x14ec8>  // b.plast
  41763c:	str	xzr, [sp, #208]
  417640:	mov	x28, x25
  417644:	b	416dc4 <ferror@plt+0x13524>
  417648:	mov	x26, #0x0                   	// #0
  41764c:	cbnz	w21, 416cc0 <ferror@plt+0x13420>
  417650:	ldr	x1, [sp, #160]
  417654:	ldr	x0, [sp, #208]
  417658:	add	x0, x1, x0
  41765c:	bl	40f118 <ferror@plt+0xb878>
  417660:	mov	w1, w27
  417664:	mov	x2, x0
  417668:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  41766c:	add	x0, x0, #0x7f0
  417670:	bl	4037a0 <printf@plt>
  417674:	b	416dcc <ferror@plt+0x1352c>
  417678:	add	x26, x28, #0x4
  41767c:	cmp	x26, x23
  417680:	b.cs	418034 <ferror@plt+0x14794>  // b.hs, b.nlast
  417684:	mov	w1, #0x4                   	// #4
  417688:	b	4174f0 <ferror@plt+0x13c50>
  41768c:	add	x26, x28, #0x2
  417690:	cmp	x26, x23
  417694:	b.cs	418034 <ferror@plt+0x14794>  // b.hs, b.nlast
  417698:	mov	w1, #0x2                   	// #2
  41769c:	b	4174f0 <ferror@plt+0x13c50>
  4176a0:	mov	x26, #0x0                   	// #0
  4176a4:	cbnz	w21, 416cc0 <ferror@plt+0x13420>
  4176a8:	mov	w2, #0x5                   	// #5
  4176ac:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  4176b0:	mov	x0, #0x0                   	// #0
  4176b4:	add	x1, x1, #0x888
  4176b8:	bl	403700 <dcgettext@plt>
  4176bc:	mov	x25, x0
  4176c0:	ldr	x0, [sp, #208]
  4176c4:	bl	40f118 <ferror@plt+0xb878>
  4176c8:	mov	x1, x0
  4176cc:	ldr	x0, [sp, #208]
  4176d0:	str	x1, [sp, #184]
  4176d4:	bl	410170 <ferror@plt+0xc8d0>
  4176d8:	b	4174c8 <ferror@plt+0x13c28>
  4176dc:	mov	w0, #0x9                   	// #9
  4176e0:	bl	403800 <putchar@plt>
  4176e4:	ldr	x0, [sp, #208]
  4176e8:	cmp	x0, #0x2
  4176ec:	b.eq	4188d0 <ferror@plt+0x15030>  // b.none
  4176f0:	cmp	x0, #0x3
  4176f4:	b.eq	4188bc <ferror@plt+0x1501c>  // b.none
  4176f8:	cmp	x0, #0x1
  4176fc:	b.eq	418858 <ferror@plt+0x14fb8>  // b.none
  417700:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  417704:	add	x1, x1, #0x18
  417708:	mov	w2, #0x5                   	// #5
  41770c:	mov	x0, #0x0                   	// #0
  417710:	bl	403700 <dcgettext@plt>
  417714:	bl	4037a0 <printf@plt>
  417718:	ldp	x25, x26, [sp, #128]
  41771c:	b	416f50 <ferror@plt+0x136b0>
  417720:	mov	w0, #0x9                   	// #9
  417724:	bl	403800 <putchar@plt>
  417728:	ldr	x0, [sp, #208]
  41772c:	cmp	x0, #0x1
  417730:	b.eq	41897c <ferror@plt+0x150dc>  // b.none
  417734:	cmp	x0, #0x2
  417738:	b.eq	41895c <ferror@plt+0x150bc>  // b.none
  41773c:	cbz	x0, 41899c <ferror@plt+0x150fc>
  417740:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  417744:	add	x1, x1, #0x298
  417748:	mov	w2, #0x5                   	// #5
  41774c:	mov	x0, #0x0                   	// #0
  417750:	bl	403700 <dcgettext@plt>
  417754:	bl	4037a0 <printf@plt>
  417758:	ldp	x25, x26, [sp, #128]
  41775c:	b	416f50 <ferror@plt+0x136b0>
  417760:	mov	w0, #0x9                   	// #9
  417764:	bl	403800 <putchar@plt>
  417768:	ldr	x2, [sp, #208]
  41776c:	cmp	x2, #0x3
  417770:	b.eq	418ce0 <ferror@plt+0x15440>  // b.none
  417774:	b.hi	4181b0 <ferror@plt+0x14910>  // b.pmore
  417778:	cmp	x2, #0x1
  41777c:	b.eq	418cc0 <ferror@plt+0x15420>  // b.none
  417780:	cmp	x2, #0x2
  417784:	b.ne	418ca0 <ferror@plt+0x15400>  // b.any
  417788:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41778c:	add	x1, x1, #0x238
  417790:	mov	w2, #0x5                   	// #5
  417794:	mov	x0, #0x0                   	// #0
  417798:	bl	403700 <dcgettext@plt>
  41779c:	bl	4037a0 <printf@plt>
  4177a0:	ldp	x25, x26, [sp, #128]
  4177a4:	b	416f50 <ferror@plt+0x136b0>
  4177a8:	ldr	w0, [sp, #172]
  4177ac:	cmp	w0, #0xff
  4177b0:	b.hi	418550 <ferror@plt+0x14cb0>  // b.pmore
  4177b4:	ldr	x0, [sp, #176]
  4177b8:	ldr	x1, [sp, #208]
  4177bc:	sub	x0, x23, x0
  4177c0:	cmp	x0, x1
  4177c4:	b.hi	418d00 <ferror@plt+0x15460>  // b.pmore
  4177c8:	ldp	x25, x26, [sp, #128]
  4177cc:	b	416f50 <ferror@plt+0x136b0>
  4177d0:	mov	w0, #0x9                   	// #9
  4177d4:	bl	403800 <putchar@plt>
  4177d8:	ldr	x0, [sp, #208]
  4177dc:	cmp	x0, #0x2
  4177e0:	b.eq	418b2c <ferror@plt+0x1528c>  // b.none
  4177e4:	b.hi	418268 <ferror@plt+0x149c8>  // b.pmore
  4177e8:	cbz	x0, 418b74 <ferror@plt+0x152d4>
  4177ec:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  4177f0:	add	x0, x0, #0x120
  4177f4:	bl	4037a0 <printf@plt>
  4177f8:	ldp	x25, x26, [sp, #128]
  4177fc:	b	416f50 <ferror@plt+0x136b0>
  417800:	mov	w0, #0x9                   	// #9
  417804:	bl	403800 <putchar@plt>
  417808:	ldr	x0, [sp, #208]
  41780c:	cmp	x0, #0x1
  417810:	b.eq	41890c <ferror@plt+0x1506c>  // b.none
  417814:	cmp	x0, #0x2
  417818:	b.eq	4188f8 <ferror@plt+0x15058>  // b.none
  41781c:	cbz	x0, 4188e4 <ferror@plt+0x15044>
  417820:	sub	x0, x0, #0x40
  417824:	cmp	x0, #0xbf
  417828:	b.hi	418dc0 <ferror@plt+0x15520>  // b.pmore
  41782c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  417830:	add	x1, x1, #0x98
  417834:	mov	w2, #0x5                   	// #5
  417838:	mov	x0, #0x0                   	// #0
  41783c:	bl	403700 <dcgettext@plt>
  417840:	bl	4037a0 <printf@plt>
  417844:	ldp	x25, x26, [sp, #128]
  417848:	b	416f50 <ferror@plt+0x136b0>
  41784c:	mov	w0, #0x9                   	// #9
  417850:	bl	403800 <putchar@plt>
  417854:	ldr	x0, [sp, #208]
  417858:	cmp	x0, #0x2
  41785c:	b.eq	418948 <ferror@plt+0x150a8>  // b.none
  417860:	cmp	x0, #0x3
  417864:	b.eq	418934 <ferror@plt+0x15094>  // b.none
  417868:	cmp	x0, #0x1
  41786c:	b.eq	418920 <ferror@plt+0x15080>  // b.none
  417870:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  417874:	add	x1, x1, #0x58
  417878:	mov	w2, #0x5                   	// #5
  41787c:	mov	x0, #0x0                   	// #0
  417880:	bl	403700 <dcgettext@plt>
  417884:	bl	4037a0 <printf@plt>
  417888:	ldp	x25, x26, [sp, #128]
  41788c:	b	416f50 <ferror@plt+0x136b0>
  417890:	mov	w0, #0x9                   	// #9
  417894:	bl	403800 <putchar@plt>
  417898:	ldr	x1, [sp, #208]
  41789c:	cmp	x1, #0x24
  4178a0:	b.hi	4182b4 <ferror@plt+0x14a14>  // b.pmore
  4178a4:	cbz	x1, 419314 <ferror@plt+0x15a74>
  4178a8:	sub	x1, x1, #0x2
  4178ac:	cmp	x1, #0x22
  4178b0:	b.hi	419230 <ferror@plt+0x15990>  // b.pmore
  4178b4:	cmp	w1, #0x22
  4178b8:	b.hi	419230 <ferror@plt+0x15990>  // b.pmore
  4178bc:	adrp	x0, 450000 <warn@@Base+0xe9e8>
  4178c0:	add	x0, x0, #0x360
  4178c4:	ldrh	w0, [x0, w1, uxtw #1]
  4178c8:	adr	x1, 4178d4 <ferror@plt+0x14034>
  4178cc:	add	x0, x1, w0, sxth #2
  4178d0:	br	x0
  4178d4:	cmp	x19, #0x18
  4178d8:	b.eq	418b88 <ferror@plt+0x152e8>  // b.none
  4178dc:	ldp	x25, x26, [sp, #128]
  4178e0:	b	416f50 <ferror@plt+0x136b0>
  4178e4:	mov	w0, #0x9                   	// #9
  4178e8:	bl	403800 <putchar@plt>
  4178ec:	ldr	x0, [sp, #208]
  4178f0:	cmp	x0, #0x1
  4178f4:	b.eq	418894 <ferror@plt+0x14ff4>  // b.none
  4178f8:	b.hi	418284 <ferror@plt+0x149e4>  // b.pmore
  4178fc:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  417900:	add	x0, x0, #0x218
  417904:	bl	4037a0 <printf@plt>
  417908:	ldp	x25, x26, [sp, #128]
  41790c:	b	416f50 <ferror@plt+0x136b0>
  417910:	adrp	x0, 472000 <_bfd_std_section+0x120>
  417914:	mov	w1, #0x1                   	// #1
  417918:	str	w1, [x0, #2964]
  41791c:	b	41713c <ferror@plt+0x1389c>
  417920:	mov	w0, #0x9                   	// #9
  417924:	bl	403800 <putchar@plt>
  417928:	ldr	x0, [sp, #208]
  41792c:	cmp	x0, #0x86
  417930:	b.ls	418c38 <ferror@plt+0x15398>  // b.plast
  417934:	sub	x0, x0, #0x80
  417938:	cmp	x0, #0x7f
  41793c:	b.hi	419258 <ferror@plt+0x159b8>  // b.pmore
  417940:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  417944:	add	x1, x1, #0xfc0
  417948:	mov	w2, #0x5                   	// #5
  41794c:	mov	x0, #0x0                   	// #0
  417950:	bl	403700 <dcgettext@plt>
  417954:	bl	4037a0 <printf@plt>
  417958:	ldp	x25, x26, [sp, #128]
  41795c:	b	416f50 <ferror@plt+0x136b0>
  417960:	mov	w0, #0x9                   	// #9
  417964:	bl	403800 <putchar@plt>
  417968:	ldr	x0, [sp, #208]
  41796c:	cmp	x0, #0x2
  417970:	b.eq	418be4 <ferror@plt+0x15344>  // b.none
  417974:	b.hi	4181dc <ferror@plt+0x1493c>  // b.pmore
  417978:	cbz	x0, 418bc4 <ferror@plt+0x15324>
  41797c:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  417980:	add	x1, x1, #0xb48
  417984:	mov	w2, #0x5                   	// #5
  417988:	mov	x0, #0x0                   	// #0
  41798c:	bl	403700 <dcgettext@plt>
  417990:	bl	4037a0 <printf@plt>
  417994:	ldp	x25, x26, [sp, #128]
  417998:	b	416f50 <ferror@plt+0x136b0>
  41799c:	cmp	x19, #0x20
  4179a0:	mov	x0, #0x1f20                	// #7968
  4179a4:	ccmp	x19, x0, #0x4, ne  // ne = any
  4179a8:	b.eq	418548 <ferror@plt+0x14ca8>  // b.none
  4179ac:	sub	x0, x19, #0x11
  4179b0:	cmp	x0, #0x2
  4179b4:	ccmp	x19, #0x15, #0x4, hi  // hi = pmore
  4179b8:	ldr	x0, [sp, #208]
  4179bc:	b.ne	4179cc <ferror@plt+0x1412c>  // b.any
  4179c0:	ldr	x1, [sp, #160]
  4179c4:	add	x0, x0, x1
  4179c8:	str	x0, [sp, #208]
  4179cc:	ldr	x1, [sp, #336]
  4179d0:	ldr	x1, [x1, #48]
  4179d4:	cmp	x1, x0
  4179d8:	b.hi	4189b8 <ferror@plt+0x15118>  // b.pmore
  4179dc:	mov	w2, #0x5                   	// #5
  4179e0:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  4179e4:	mov	x0, #0x0                   	// #0
  4179e8:	add	x1, x1, #0x440
  4179ec:	bl	403700 <dcgettext@plt>
  4179f0:	mov	x19, x0
  4179f4:	ldr	x0, [sp, #208]
  4179f8:	bl	40f118 <ferror@plt+0xb878>
  4179fc:	mov	x1, x0
  417a00:	ldr	x0, [sp, #336]
  417a04:	ldr	x2, [x0, #32]
  417a08:	mov	x0, x19
  417a0c:	sub	x2, x24, x2
  417a10:	bl	441618 <warn@@Base>
  417a14:	ldp	x25, x26, [sp, #128]
  417a18:	b	416f50 <ferror@plt+0x136b0>
  417a1c:	mov	w0, #0x9                   	// #9
  417a20:	bl	403800 <putchar@plt>
  417a24:	ldr	x0, [sp, #208]
  417a28:	cmp	x0, #0x1
  417a2c:	b.eq	418880 <ferror@plt+0x14fe0>  // b.none
  417a30:	cmp	x0, #0x2
  417a34:	b.eq	41886c <ferror@plt+0x14fcc>  // b.none
  417a38:	cbz	x0, 4188a8 <ferror@plt+0x15008>
  417a3c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  417a40:	add	x1, x1, #0xf0
  417a44:	mov	w2, #0x5                   	// #5
  417a48:	mov	x0, #0x0                   	// #0
  417a4c:	bl	403700 <dcgettext@plt>
  417a50:	bl	4037a0 <printf@plt>
  417a54:	ldp	x25, x26, [sp, #128]
  417a58:	b	416f50 <ferror@plt+0x136b0>
  417a5c:	mov	w0, #0x9                   	// #9
  417a60:	bl	403800 <putchar@plt>
  417a64:	ldr	x20, [sp, #208]
  417a68:	cbz	x20, 418b60 <ferror@plt+0x152c0>
  417a6c:	cmp	x19, #0x4
  417a70:	b.hi	4183d4 <ferror@plt+0x14b34>  // b.pmore
  417a74:	cmp	x19, #0x2
  417a78:	b.hi	4183e0 <ferror@plt+0x14b40>  // b.pmore
  417a7c:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  417a80:	add	x0, x0, #0x2e0
  417a84:	bl	403450 <puts@plt>
  417a88:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  417a8c:	add	x1, x1, #0x2f0
  417a90:	mov	w2, #0x5                   	// #5
  417a94:	mov	x0, #0x0                   	// #0
  417a98:	bl	403700 <dcgettext@plt>
  417a9c:	bl	441618 <warn@@Base>
  417aa0:	ldp	x25, x26, [sp, #128]
  417aa4:	b	416f50 <ferror@plt+0x136b0>
  417aa8:	mov	w0, #0x9                   	// #9
  417aac:	bl	403800 <putchar@plt>
  417ab0:	ldr	x0, [sp, #208]
  417ab4:	cmp	x0, #0x4
  417ab8:	b.eq	418dac <ferror@plt+0x1550c>  // b.none
  417abc:	b.hi	4182fc <ferror@plt+0x14a5c>  // b.pmore
  417ac0:	cmp	x0, #0x2
  417ac4:	b.eq	418de0 <ferror@plt+0x15540>  // b.none
  417ac8:	cmp	x0, #0x3
  417acc:	b.ne	4182e0 <ferror@plt+0x14a40>  // b.any
  417ad0:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  417ad4:	add	x0, x0, #0x188
  417ad8:	bl	4037a0 <printf@plt>
  417adc:	ldp	x25, x26, [sp, #128]
  417ae0:	b	416f50 <ferror@plt+0x136b0>
  417ae4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417ae8:	add	x0, x0, #0xd40
  417aec:	bl	4037a0 <printf@plt>
  417af0:	ldp	x25, x26, [sp, #128]
  417af4:	b	416f50 <ferror@plt+0x136b0>
  417af8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417afc:	add	x0, x0, #0xd38
  417b00:	bl	4037a0 <printf@plt>
  417b04:	ldp	x25, x26, [sp, #128]
  417b08:	b	416f50 <ferror@plt+0x136b0>
  417b0c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417b10:	add	x0, x0, #0xd30
  417b14:	bl	4037a0 <printf@plt>
  417b18:	ldp	x25, x26, [sp, #128]
  417b1c:	b	416f50 <ferror@plt+0x136b0>
  417b20:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417b24:	add	x0, x0, #0xd28
  417b28:	bl	4037a0 <printf@plt>
  417b2c:	ldp	x25, x26, [sp, #128]
  417b30:	b	416f50 <ferror@plt+0x136b0>
  417b34:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417b38:	add	x0, x0, #0xd18
  417b3c:	bl	4037a0 <printf@plt>
  417b40:	ldp	x25, x26, [sp, #128]
  417b44:	b	416f50 <ferror@plt+0x136b0>
  417b48:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417b4c:	add	x0, x0, #0xd08
  417b50:	bl	4037a0 <printf@plt>
  417b54:	ldp	x25, x26, [sp, #128]
  417b58:	b	416f50 <ferror@plt+0x136b0>
  417b5c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417b60:	add	x0, x0, #0xd00
  417b64:	bl	4037a0 <printf@plt>
  417b68:	ldp	x25, x26, [sp, #128]
  417b6c:	b	416f50 <ferror@plt+0x136b0>
  417b70:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417b74:	add	x0, x0, #0xcf0
  417b78:	bl	4037a0 <printf@plt>
  417b7c:	ldp	x25, x26, [sp, #128]
  417b80:	b	416f50 <ferror@plt+0x136b0>
  417b84:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417b88:	add	x0, x0, #0xce0
  417b8c:	bl	4037a0 <printf@plt>
  417b90:	ldp	x25, x26, [sp, #128]
  417b94:	b	416f50 <ferror@plt+0x136b0>
  417b98:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417b9c:	add	x0, x0, #0xcd8
  417ba0:	bl	4037a0 <printf@plt>
  417ba4:	ldp	x25, x26, [sp, #128]
  417ba8:	b	416f50 <ferror@plt+0x136b0>
  417bac:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417bb0:	add	x0, x0, #0xcc0
  417bb4:	bl	4037a0 <printf@plt>
  417bb8:	ldp	x25, x26, [sp, #128]
  417bbc:	b	416f50 <ferror@plt+0x136b0>
  417bc0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417bc4:	add	x0, x0, #0xcb0
  417bc8:	bl	4037a0 <printf@plt>
  417bcc:	ldp	x25, x26, [sp, #128]
  417bd0:	b	416f50 <ferror@plt+0x136b0>
  417bd4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417bd8:	add	x0, x0, #0xca0
  417bdc:	bl	4037a0 <printf@plt>
  417be0:	ldp	x25, x26, [sp, #128]
  417be4:	b	416f50 <ferror@plt+0x136b0>
  417be8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417bec:	add	x0, x0, #0xc98
  417bf0:	bl	4037a0 <printf@plt>
  417bf4:	ldp	x25, x26, [sp, #128]
  417bf8:	b	416f50 <ferror@plt+0x136b0>
  417bfc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417c00:	add	x0, x0, #0xc88
  417c04:	bl	4037a0 <printf@plt>
  417c08:	ldp	x25, x26, [sp, #128]
  417c0c:	b	416f50 <ferror@plt+0x136b0>
  417c10:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417c14:	add	x0, x0, #0xc78
  417c18:	bl	4037a0 <printf@plt>
  417c1c:	ldp	x25, x26, [sp, #128]
  417c20:	b	416f50 <ferror@plt+0x136b0>
  417c24:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417c28:	add	x0, x0, #0xc68
  417c2c:	bl	4037a0 <printf@plt>
  417c30:	ldp	x25, x26, [sp, #128]
  417c34:	b	416f50 <ferror@plt+0x136b0>
  417c38:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417c3c:	add	x0, x0, #0xc60
  417c40:	bl	4037a0 <printf@plt>
  417c44:	ldp	x25, x26, [sp, #128]
  417c48:	b	416f50 <ferror@plt+0x136b0>
  417c4c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417c50:	add	x0, x0, #0xc50
  417c54:	bl	4037a0 <printf@plt>
  417c58:	ldp	x25, x26, [sp, #128]
  417c5c:	b	416f50 <ferror@plt+0x136b0>
  417c60:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417c64:	add	x0, x0, #0xc40
  417c68:	bl	4037a0 <printf@plt>
  417c6c:	ldp	x25, x26, [sp, #128]
  417c70:	b	416f50 <ferror@plt+0x136b0>
  417c74:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417c78:	add	x0, x0, #0xc30
  417c7c:	bl	4037a0 <printf@plt>
  417c80:	ldp	x25, x26, [sp, #128]
  417c84:	b	416f50 <ferror@plt+0x136b0>
  417c88:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417c8c:	add	x0, x0, #0xc20
  417c90:	bl	4037a0 <printf@plt>
  417c94:	ldp	x25, x26, [sp, #128]
  417c98:	b	416f50 <ferror@plt+0x136b0>
  417c9c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417ca0:	add	x0, x0, #0xc10
  417ca4:	bl	4037a0 <printf@plt>
  417ca8:	ldp	x25, x26, [sp, #128]
  417cac:	b	416f50 <ferror@plt+0x136b0>
  417cb0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417cb4:	add	x0, x0, #0xc00
  417cb8:	bl	4037a0 <printf@plt>
  417cbc:	ldp	x25, x26, [sp, #128]
  417cc0:	b	416f50 <ferror@plt+0x136b0>
  417cc4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417cc8:	add	x0, x0, #0xbf8
  417ccc:	bl	4037a0 <printf@plt>
  417cd0:	ldp	x25, x26, [sp, #128]
  417cd4:	b	416f50 <ferror@plt+0x136b0>
  417cd8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417cdc:	add	x0, x0, #0xbf0
  417ce0:	bl	4037a0 <printf@plt>
  417ce4:	ldp	x25, x26, [sp, #128]
  417ce8:	b	416f50 <ferror@plt+0x136b0>
  417cec:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417cf0:	add	x0, x0, #0xbe0
  417cf4:	bl	4037a0 <printf@plt>
  417cf8:	ldp	x25, x26, [sp, #128]
  417cfc:	b	416f50 <ferror@plt+0x136b0>
  417d00:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417d04:	add	x0, x0, #0xd80
  417d08:	bl	4037a0 <printf@plt>
  417d0c:	ldp	x25, x26, [sp, #128]
  417d10:	b	416f50 <ferror@plt+0x136b0>
  417d14:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417d18:	add	x0, x0, #0xd90
  417d1c:	bl	4037a0 <printf@plt>
  417d20:	ldp	x25, x26, [sp, #128]
  417d24:	b	416f50 <ferror@plt+0x136b0>
  417d28:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417d2c:	add	x0, x0, #0xd70
  417d30:	bl	4037a0 <printf@plt>
  417d34:	ldp	x25, x26, [sp, #128]
  417d38:	b	416f50 <ferror@plt+0x136b0>
  417d3c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417d40:	add	x0, x0, #0xd68
  417d44:	bl	4037a0 <printf@plt>
  417d48:	ldp	x25, x26, [sp, #128]
  417d4c:	b	416f50 <ferror@plt+0x136b0>
  417d50:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417d54:	add	x0, x0, #0xd60
  417d58:	bl	4037a0 <printf@plt>
  417d5c:	ldp	x25, x26, [sp, #128]
  417d60:	b	416f50 <ferror@plt+0x136b0>
  417d64:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417d68:	add	x0, x0, #0xd58
  417d6c:	bl	4037a0 <printf@plt>
  417d70:	ldp	x25, x26, [sp, #128]
  417d74:	b	416f50 <ferror@plt+0x136b0>
  417d78:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417d7c:	add	x0, x0, #0xd50
  417d80:	bl	4037a0 <printf@plt>
  417d84:	ldp	x25, x26, [sp, #128]
  417d88:	b	416f50 <ferror@plt+0x136b0>
  417d8c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417d90:	add	x0, x0, #0xd48
  417d94:	bl	4037a0 <printf@plt>
  417d98:	ldp	x25, x26, [sp, #128]
  417d9c:	b	416f50 <ferror@plt+0x136b0>
  417da0:	mov	x0, #0x1                   	// #1
  417da4:	mov	x28, x4
  417da8:	str	x0, [sp, #208]
  417dac:	b	416c50 <ferror@plt+0x133b0>
  417db0:	add	x28, x24, #0x2
  417db4:	cmp	x28, x23
  417db8:	b.cs	416c00 <ferror@plt+0x13360>  // b.hs, b.nlast
  417dbc:	mov	w1, #0x2                   	// #2
  417dc0:	b	416e6c <ferror@plt+0x135cc>
  417dc4:	cmp	x1, #0x21
  417dc8:	b.ls	416e8c <ferror@plt+0x135ec>  // b.plast
  417dcc:	mov	x28, x24
  417dd0:	b	416c98 <ferror@plt+0x133f8>
  417dd4:	add	x4, sp, #0xf0
  417dd8:	add	x2, sp, #0xe8
  417ddc:	mov	x3, x4
  417de0:	mov	x1, x5
  417de4:	mov	x0, x24
  417de8:	str	x4, [sp, #184]
  417dec:	bl	40e9f8 <ferror@plt+0xb158>
  417df0:	mov	x19, x0
  417df4:	ldr	w0, [sp, #240]
  417df8:	ldr	w26, [sp, #232]
  417dfc:	add	x26, x24, x26
  417e00:	bl	40dfd0 <ferror@plt+0xa730>
  417e04:	ldr	x4, [sp, #184]
  417e08:	cbz	w21, 418204 <ferror@plt+0x14964>
  417e0c:	cmp	x19, #0x21
  417e10:	b.eq	418504 <ferror@plt+0x14c64>  // b.none
  417e14:	ldr	x0, [sp, #304]
  417e18:	str	x0, [sp]
  417e1c:	ldr	w0, [sp, #312]
  417e20:	mov	x4, x26
  417e24:	str	w0, [sp, #8]
  417e28:	mov	x2, x25
  417e2c:	ldr	x0, [sp, #320]
  417e30:	str	x0, [sp, #16]
  417e34:	ldr	x0, [sp, #336]
  417e38:	str	x0, [sp, #32]
  417e3c:	ldr	x6, [sp, #160]
  417e40:	str	w21, [sp, #24]
  417e44:	ldr	x3, [sp, #176]
  417e48:	strb	w27, [sp, #48]
  417e4c:	ldr	x0, [sp, #344]
  417e50:	str	x0, [sp, #40]
  417e54:	ldr	w0, [sp, #172]
  417e58:	mov	x7, x22
  417e5c:	str	w0, [sp, #56]
  417e60:	mov	x5, x23
  417e64:	mov	x1, x19
  417e68:	mov	x0, x20
  417e6c:	bl	416af0 <ferror@plt+0x13250>
  417e70:	mov	x28, x0
  417e74:	ldp	x25, x26, [sp, #128]
  417e78:	b	416f50 <ferror@plt+0x136b0>
  417e7c:	ldr	w0, [sp, #312]
  417e80:	cmp	w0, #0x2
  417e84:	b.eq	418160 <ferror@plt+0x148c0>  // b.none
  417e88:	ldr	w0, [sp, #312]
  417e8c:	sub	w0, w0, #0x3
  417e90:	cmp	w0, #0x1
  417e94:	b.hi	4183ac <ferror@plt+0x14b0c>  // b.pmore
  417e98:	ldr	x0, [sp, #304]
  417e9c:	ldr	w1, [sp, #304]
  417ea0:	cmp	x0, #0x8
  417ea4:	add	x28, x4, x0
  417ea8:	b.hi	4186c4 <ferror@plt+0x14e24>  // b.pmore
  417eac:	cmp	x23, x28
  417eb0:	b.hi	417ec0 <ferror@plt+0x14620>  // b.pmore
  417eb4:	cmp	x24, x23
  417eb8:	b.cs	418158 <ferror@plt+0x148b8>  // b.hs, b.nlast
  417ebc:	sub	w1, w23, w24
  417ec0:	sub	w0, w1, #0x1
  417ec4:	cmp	w0, #0x7
  417ec8:	b.hi	418158 <ferror@plt+0x148b8>  // b.pmore
  417ecc:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  417ed0:	mov	x0, x24
  417ed4:	ldr	x2, [x2, #752]
  417ed8:	blr	x2
  417edc:	str	x0, [sp, #208]
  417ee0:	mov	x26, #0x0                   	// #0
  417ee4:	cbnz	w21, 416cc0 <ferror@plt+0x13420>
  417ee8:	ldr	x0, [sp, #208]
  417eec:	bl	40f118 <ferror@plt+0xb878>
  417ef0:	mov	x2, x0
  417ef4:	mov	w1, w27
  417ef8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  417efc:	add	x0, x0, #0x7f0
  417f00:	bl	4037a0 <printf@plt>
  417f04:	b	416dcc <ferror@plt+0x1352c>
  417f08:	mov	w1, #0x4                   	// #4
  417f0c:	b	416e6c <ferror@plt+0x135cc>
  417f10:	sub	x0, x19, #0x6
  417f14:	cmp	x0, #0x1
  417f18:	b.hi	417148 <ferror@plt+0x138a8>  // b.pmore
  417f1c:	b	417150 <ferror@plt+0x138b0>
  417f20:	mov	x3, x7
  417f24:	mov	w4, #0x5                   	// #5
  417f28:	adrp	x2, 448000 <warn@@Base+0x69e8>
  417f2c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  417f30:	add	x2, x2, #0xe60
  417f34:	add	x1, x1, #0xeb0
  417f38:	mov	x0, #0x0                   	// #0
  417f3c:	bl	4035d0 <dcngettext@plt>
  417f40:	mov	w1, w22
  417f44:	mov	w2, #0x8                   	// #8
  417f48:	bl	441040 <error@@Base>
  417f4c:	add	x0, x24, #0x8
  417f50:	mov	w1, #0x8                   	// #8
  417f54:	cmp	x23, x0
  417f58:	b.hi	416ef8 <ferror@plt+0x13658>  // b.pmore
  417f5c:	b	416ee0 <ferror@plt+0x13640>
  417f60:	mov	x28, x25
  417f64:	mov	x26, #0x0                   	// #0
  417f68:	b	416cc0 <ferror@plt+0x13420>
  417f6c:	mov	w2, #0x5                   	// #5
  417f70:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  417f74:	mov	x0, #0x0                   	// #0
  417f78:	add	x1, x1, #0x8e0
  417f7c:	bl	403700 <dcgettext@plt>
  417f80:	mov	x25, x0
  417f84:	ldr	x0, [sp, #208]
  417f88:	bl	40f118 <ferror@plt+0xb878>
  417f8c:	str	x0, [sp, #184]
  417f90:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  417f94:	ldr	w0, [x1, #676]
  417f98:	cbz	w0, 418c74 <ferror@plt+0x153d4>
  417f9c:	adrp	x0, 472000 <_bfd_std_section+0x120>
  417fa0:	ldr	x26, [x0, #1312]
  417fa4:	cbz	x26, 4191f8 <ferror@plt+0x15958>
  417fa8:	ldr	x0, [sp, #208]
  417fac:	str	x0, [sp, #200]
  417fb0:	adrp	x0, 470000 <memcpy@GLIBC_2.17>
  417fb4:	add	x0, x0, #0xbf0
  417fb8:	str	x0, [sp, #192]
  417fbc:	ldr	x1, [x26]
  417fc0:	mov	w0, #0x2a                  	// #42
  417fc4:	bl	40caf0 <ferror@plt+0x9250>
  417fc8:	cbz	w0, 418674 <ferror@plt+0x14dd4>
  417fcc:	ldr	x1, [sp, #192]
  417fd0:	ldr	x0, [x1, #4736]
  417fd4:	cbz	x0, 418674 <ferror@plt+0x14dd4>
  417fd8:	ldr	x2, [sp, #200]
  417fdc:	ldr	x1, [x1, #4752]
  417fe0:	cmp	x2, x1
  417fe4:	b.cs	418674 <ferror@plt+0x14dd4>  // b.hs, b.nlast
  417fe8:	add	x3, x0, x2
  417fec:	sub	x26, x1, x2
  417ff0:	mov	x0, x3
  417ff4:	mov	x1, x26
  417ff8:	str	x3, [sp, #192]
  417ffc:	bl	403020 <strnlen@plt>
  418000:	cmp	x26, x0
  418004:	ldr	x3, [sp, #192]
  418008:	b.eq	419214 <ferror@plt+0x15974>  // b.none
  41800c:	ldr	x2, [sp, #184]
  418010:	mov	w1, w27
  418014:	mov	x0, x25
  418018:	mov	x26, #0x0                   	// #0
  41801c:	bl	4037a0 <printf@plt>
  418020:	b	416dcc <ferror@plt+0x1352c>
  418024:	ldp	x25, x26, [sp, #128]
  418028:	b	416f50 <ferror@plt+0x136b0>
  41802c:	ldp	x25, x26, [sp, #128]
  418030:	b	416f50 <ferror@plt+0x136b0>
  418034:	cmp	x23, x28
  418038:	b.ls	41804c <ferror@plt+0x147ac>  // b.plast
  41803c:	sub	x1, x23, x28
  418040:	sub	w0, w1, #0x1
  418044:	cmp	w0, #0x7
  418048:	b.ls	4174f0 <ferror@plt+0x13c50>  // b.plast
  41804c:	str	xzr, [sp, #208]
  418050:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  418054:	add	x1, x1, #0x4b8
  418058:	mov	w2, #0x5                   	// #5
  41805c:	mov	x26, x23
  418060:	mov	x0, #0x0                   	// #0
  418064:	mov	x28, #0x0                   	// #0
  418068:	bl	403700 <dcgettext@plt>
  41806c:	bl	441618 <warn@@Base>
  418070:	b	41753c <ferror@plt+0x13c9c>
  418074:	mov	x1, x28
  418078:	mov	w3, w27
  41807c:	mov	x2, x23
  418080:	mov	x0, x26
  418084:	bl	40f8f8 <ferror@plt+0xc058>
  418088:	mov	x28, x0
  41808c:	b	416dcc <ferror@plt+0x1352c>
  418090:	str	xzr, [sp, #208]
  418094:	b	416f0c <ferror@plt+0x1366c>
  418098:	mov	x26, #0x0                   	// #0
  41809c:	cbnz	w21, 416cc0 <ferror@plt+0x13420>
  4180a0:	ldr	x0, [sp, #208]
  4180a4:	bl	40f118 <ferror@plt+0xb878>
  4180a8:	mov	x2, x0
  4180ac:	mov	w1, w27
  4180b0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4180b4:	add	x0, x0, #0x800
  4180b8:	bl	4037a0 <printf@plt>
  4180bc:	b	416dcc <ferror@plt+0x1352c>
  4180c0:	mov	x26, #0x0                   	// #0
  4180c4:	cbnz	w21, 416cc0 <ferror@plt+0x13420>
  4180c8:	mov	w2, #0x5                   	// #5
  4180cc:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  4180d0:	mov	x0, #0x0                   	// #0
  4180d4:	add	x1, x1, #0x9c0
  4180d8:	bl	403700 <dcgettext@plt>
  4180dc:	mov	x25, x0
  4180e0:	ldr	x0, [sp, #208]
  4180e4:	adrp	x26, 470000 <memcpy@GLIBC_2.17>
  4180e8:	add	x26, x26, #0xbf0
  4180ec:	bl	40f118 <ferror@plt+0xb878>
  4180f0:	mov	x4, x0
  4180f4:	ldr	x1, [sp, #208]
  4180f8:	ldr	x0, [x26, #4176]
  4180fc:	mul	x3, x22, x1
  418100:	cbz	x0, 418fd0 <ferror@plt+0x15730>
  418104:	ldr	x1, [x26, #4192]
  418108:	add	x2, x3, x22
  41810c:	cmp	x2, x1
  418110:	b.hi	418f08 <ferror@plt+0x15668>  // b.pmore
  418114:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  418118:	mov	w1, w22
  41811c:	add	x0, x0, x3
  418120:	str	x4, [sp, #184]
  418124:	ldr	x2, [x2, #752]
  418128:	blr	x2
  41812c:	bl	40f118 <ferror@plt+0xb878>
  418130:	mov	x3, x0
  418134:	ldr	x4, [sp, #184]
  418138:	mov	x2, x4
  41813c:	mov	w1, w27
  418140:	mov	x0, x25
  418144:	mov	x26, #0x0                   	// #0
  418148:	bl	4037a0 <printf@plt>
  41814c:	b	416dcc <ferror@plt+0x1352c>
  418150:	ldp	x25, x26, [sp, #128]
  418154:	b	416f50 <ferror@plt+0x136b0>
  418158:	str	xzr, [sp, #208]
  41815c:	b	417ee0 <ferror@plt+0x14640>
  418160:	cmp	x7, #0x8
  418164:	mov	w1, w7
  418168:	add	x28, x4, x7
  41816c:	b.ls	417eac <ferror@plt+0x1460c>  // b.plast
  418170:	mov	x3, x7
  418174:	mov	w4, #0x5                   	// #5
  418178:	adrp	x2, 448000 <warn@@Base+0x69e8>
  41817c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  418180:	add	x2, x2, #0xe60
  418184:	add	x1, x1, #0xeb0
  418188:	mov	x0, #0x0                   	// #0
  41818c:	bl	4035d0 <dcngettext@plt>
  418190:	mov	w1, w22
  418194:	mov	w2, #0x8                   	// #8
  418198:	bl	441040 <error@@Base>
  41819c:	add	x0, x24, #0x8
  4181a0:	mov	w1, #0x8                   	// #8
  4181a4:	cmp	x23, x0
  4181a8:	b.hi	417ecc <ferror@plt+0x1462c>  // b.pmore
  4181ac:	b	417eb4 <ferror@plt+0x14614>
  4181b0:	cmp	x2, #0x4
  4181b4:	b.eq	418c80 <ferror@plt+0x153e0>  // b.none
  4181b8:	cmp	x2, #0x5
  4181bc:	b.ne	418ca0 <ferror@plt+0x15400>  // b.any
  4181c0:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  4181c4:	add	x1, x1, #0x280
  4181c8:	mov	x0, #0x0                   	// #0
  4181cc:	bl	403700 <dcgettext@plt>
  4181d0:	bl	4037a0 <printf@plt>
  4181d4:	ldp	x25, x26, [sp, #128]
  4181d8:	b	416f50 <ferror@plt+0x136b0>
  4181dc:	cmp	x0, #0x3
  4181e0:	b.ne	418c04 <ferror@plt+0x15364>  // b.any
  4181e4:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  4181e8:	add	x1, x1, #0xb80
  4181ec:	mov	w2, #0x5                   	// #5
  4181f0:	mov	x0, #0x0                   	// #0
  4181f4:	bl	403700 <dcgettext@plt>
  4181f8:	bl	4037a0 <printf@plt>
  4181fc:	ldp	x25, x26, [sp, #128]
  418200:	b	416f50 <ferror@plt+0x136b0>
  418204:	mov	x0, x19
  418208:	bl	40e110 <ferror@plt+0xa870>
  41820c:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  418210:	mov	x2, x0
  418214:	add	x0, x1, #0x7e8
  418218:	mov	w1, w27
  41821c:	bl	4037a0 <printf@plt>
  418220:	ldr	x4, [sp, #184]
  418224:	b	417e0c <ferror@plt+0x1456c>
  418228:	mov	x3, x0
  41822c:	mov	w4, #0x5                   	// #5
  418230:	adrp	x2, 448000 <warn@@Base+0x69e8>
  418234:	adrp	x1, 448000 <warn@@Base+0x69e8>
  418238:	add	x2, x2, #0xe60
  41823c:	add	x1, x1, #0xeb0
  418240:	mov	x0, #0x0                   	// #0
  418244:	bl	4035d0 <dcngettext@plt>
  418248:	ldr	w1, [sp, #304]
  41824c:	mov	w2, #0x8                   	// #8
  418250:	bl	441040 <error@@Base>
  418254:	add	x0, x24, #0x8
  418258:	mov	w1, #0x8                   	// #8
  41825c:	cmp	x23, x0
  418260:	b.hi	416e6c <ferror@plt+0x135cc>  // b.pmore
  418264:	b	416bb4 <ferror@plt+0x13314>
  418268:	cmp	x0, #0x3
  41826c:	b.ne	418b40 <ferror@plt+0x152a0>  // b.any
  418270:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418274:	add	x0, x0, #0x140
  418278:	bl	4037a0 <printf@plt>
  41827c:	ldp	x25, x26, [sp, #128]
  418280:	b	416f50 <ferror@plt+0x136b0>
  418284:	cmp	x0, #0xff
  418288:	b.eq	418294 <ferror@plt+0x149f4>  // b.none
  41828c:	cmn	x0, #0x1
  418290:	b.ne	419360 <ferror@plt+0x15ac0>  // b.any
  418294:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  418298:	add	x1, x1, #0x208
  41829c:	mov	w2, #0x5                   	// #5
  4182a0:	mov	x0, #0x0                   	// #0
  4182a4:	bl	403700 <dcgettext@plt>
  4182a8:	bl	4037a0 <printf@plt>
  4182ac:	ldp	x25, x26, [sp, #128]
  4182b0:	b	416f50 <ferror@plt+0x136b0>
  4182b4:	mov	x0, #0x8001                	// #32769
  4182b8:	cmp	x1, x0
  4182bc:	b.eq	419244 <ferror@plt+0x159a4>  // b.none
  4182c0:	mov	x0, #0x8765                	// #34661
  4182c4:	cmp	x1, x0
  4182c8:	b.ne	4192d0 <ferror@plt+0x15a30>  // b.any
  4182cc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4182d0:	add	x0, x0, #0xcc0
  4182d4:	bl	4037a0 <printf@plt>
  4182d8:	ldp	x25, x26, [sp, #128]
  4182dc:	b	416f50 <ferror@plt+0x136b0>
  4182e0:	cmp	x0, #0x1
  4182e4:	b.ne	418fb0 <ferror@plt+0x15710>  // b.any
  4182e8:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  4182ec:	add	x0, x0, #0x168
  4182f0:	bl	4037a0 <printf@plt>
  4182f4:	ldp	x25, x26, [sp, #128]
  4182f8:	b	416f50 <ferror@plt+0x136b0>
  4182fc:	cmp	x0, #0x40
  418300:	b.eq	418d98 <ferror@plt+0x154f8>  // b.none
  418304:	cmp	x0, #0x41
  418308:	b.ne	418320 <ferror@plt+0x14a80>  // b.any
  41830c:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418310:	add	x0, x0, #0x1c8
  418314:	bl	4037a0 <printf@plt>
  418318:	ldp	x25, x26, [sp, #128]
  41831c:	b	416f50 <ferror@plt+0x136b0>
  418320:	cmp	x0, #0x5
  418324:	b.ne	418f84 <ferror@plt+0x156e4>  // b.any
  418328:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  41832c:	add	x0, x0, #0x1a8
  418330:	bl	4037a0 <printf@plt>
  418334:	ldp	x25, x26, [sp, #128]
  418338:	b	416f50 <ferror@plt+0x136b0>
  41833c:	ldr	x1, [sp, #320]
  418340:	ldr	x0, [sp, #208]
  418344:	ldp	x25, x26, [sp, #128]
  418348:	str	x0, [x1, #40]
  41834c:	b	416f50 <ferror@plt+0x136b0>
  418350:	str	w25, [x27, #1700]
  418354:	b	417308 <ferror@plt+0x13a68>
  418358:	ldr	w0, [x27, #1708]
  41835c:	cbz	w0, 4185bc <ferror@plt+0x14d1c>
  418360:	cmp	x19, #0x1f
  418364:	b.eq	418eb8 <ferror@plt+0x15618>  // b.none
  418368:	b.hi	418574 <ferror@plt+0x14cd4>  // b.pmore
  41836c:	cmp	x19, #0x8
  418370:	b.eq	418ee4 <ferror@plt+0x15644>  // b.none
  418374:	cmp	x19, #0xe
  418378:	b.ne	418e74 <ferror@plt+0x155d4>  // b.any
  41837c:	ldr	x0, [sp, #208]
  418380:	bl	410028 <ferror@plt+0xc788>
  418384:	mov	x19, x0
  418388:	mov	x0, #0x18                  	// #24
  41838c:	bl	4032a0 <xmalloc@plt>
  418390:	ldr	x1, [x27, #1712]
  418394:	mov	w2, #0x1                   	// #1
  418398:	ldp	x25, x26, [sp, #128]
  41839c:	str	w2, [x0]
  4183a0:	stp	x19, x1, [x0, #8]
  4183a4:	str	x0, [x27, #1712]
  4183a8:	b	416f50 <ferror@plt+0x136b0>
  4183ac:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  4183b0:	add	x1, x1, #0x7b0
  4183b4:	mov	w2, #0x5                   	// #5
  4183b8:	mov	x28, x4
  4183bc:	mov	x0, #0x0                   	// #0
  4183c0:	bl	403700 <dcgettext@plt>
  4183c4:	bl	441040 <error@@Base>
  4183c8:	b	417ee0 <ferror@plt+0x14640>
  4183cc:	ldp	x25, x26, [sp, #128]
  4183d0:	b	416f50 <ferror@plt+0x136b0>
  4183d4:	sub	x19, x19, #0x9
  4183d8:	cmp	x19, #0x1
  4183dc:	b.hi	417a7c <ferror@plt+0x141dc>  // b.pmore
  4183e0:	cmp	x20, #0x1
  4183e4:	sub	x19, x28, x20
  4183e8:	b.ls	418f58 <ferror@plt+0x156b8>  // b.plast
  4183ec:	ldr	w0, [sp, #172]
  4183f0:	mov	w22, #0x0                   	// #0
  4183f4:	sub	w1, w0, #0x1
  4183f8:	cmp	w1, #0xff
  4183fc:	b.hi	418410 <ferror@plt+0x14b70>  // b.pmore
  418400:	adrp	x0, 472000 <_bfd_std_section+0x120>
  418404:	add	x0, x0, #0x4f0
  418408:	add	x0, x0, #0x6c0
  41840c:	ldr	w22, [x0, w1, sxtw #2]
  418410:	mov	w0, #0x28                  	// #40
  418414:	bl	403800 <putchar@plt>
  418418:	adrp	x24, 44b000 <warn@@Base+0x99e8>
  41841c:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418420:	add	x24, x24, #0x360
  418424:	add	x25, x0, #0x390
  418428:	add	x21, x19, #0x1
  41842c:	cmp	x23, x21
  418430:	b.hi	4184a8 <ferror@plt+0x14c08>  // b.pmore
  418434:	cmp	x23, x19
  418438:	b.ls	41844c <ferror@plt+0x14bac>  // b.plast
  41843c:	sub	x1, x23, x19
  418440:	sub	w0, w1, #0x1
  418444:	cmp	w0, #0x7
  418448:	b.ls	4184ac <ferror@plt+0x14c0c>  // b.plast
  41844c:	subs	x20, x20, #0x1
  418450:	b.eq	419400 <ferror@plt+0x15b60>  // b.none
  418454:	mov	x0, x24
  418458:	bl	4037a0 <printf@plt>
  41845c:	mov	w3, w22
  418460:	mov	x2, x23
  418464:	add	x1, sp, #0xf0
  418468:	mov	x0, x21
  41846c:	bl	40fa10 <ferror@plt+0xc170>
  418470:	ldr	w19, [sp, #240]
  418474:	cmp	w19, #0x0
  418478:	mov	w19, w19
  41847c:	ccmp	x19, x20, #0x2, ne  // ne = any
  418480:	b.hi	4193dc <ferror@plt+0x15b3c>  // b.pmore
  418484:	sub	x20, x20, x19
  418488:	add	x19, x21, x19
  41848c:	cbnz	x20, 418828 <ferror@plt+0x14f88>
  418490:	cbz	w22, 4192bc <ferror@plt+0x15a1c>
  418494:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418498:	add	x0, x0, #0x3e0
  41849c:	bl	4037a0 <printf@plt>
  4184a0:	ldp	x25, x26, [sp, #128]
  4184a4:	b	416f50 <ferror@plt+0x136b0>
  4184a8:	mov	w1, #0x1                   	// #1
  4184ac:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4184b0:	mov	x0, x19
  4184b4:	ldr	x2, [x2, #752]
  4184b8:	blr	x2
  4184bc:	and	w19, w0, #0xff
  4184c0:	subs	x20, x20, #0x1
  4184c4:	b.eq	419400 <ferror@plt+0x15b60>  // b.none
  4184c8:	cbz	w19, 418454 <ferror@plt+0x14bb4>
  4184cc:	cmp	w19, #0x1
  4184d0:	b.eq	4185fc <ferror@plt+0x14d5c>  // b.none
  4184d4:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  4184d8:	add	x0, x0, #0x2e0
  4184dc:	bl	403450 <puts@plt>
  4184e0:	mov	w2, #0x5                   	// #5
  4184e4:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  4184e8:	mov	x0, #0x0                   	// #0
  4184ec:	add	x1, x1, #0x3a0
  4184f0:	bl	403700 <dcgettext@plt>
  4184f4:	mov	w1, w19
  4184f8:	bl	441618 <warn@@Base>
  4184fc:	ldp	x25, x26, [sp, #128]
  418500:	b	416f50 <ferror@plt+0x136b0>
  418504:	mov	x1, x23
  418508:	mov	x3, x4
  41850c:	add	x2, sp, #0xe8
  418510:	mov	x0, x26
  418514:	bl	40e960 <ferror@plt+0xb0c0>
  418518:	mov	x25, x0
  41851c:	ldr	w1, [sp, #232]
  418520:	ldr	w0, [sp, #240]
  418524:	add	x26, x26, x1
  418528:	bl	40dfd0 <ferror@plt+0xa730>
  41852c:	b	417e14 <ferror@plt+0x14574>
  418530:	cmp	x20, #0x0
  418534:	and	w0, w21, #0x1
  418538:	csinc	w0, w0, wzr, ne  // ne = any
  41853c:	cbz	w0, 416e18 <ferror@plt+0x13578>
  418540:	ldp	x25, x26, [sp, #128]
  418544:	b	416f50 <ferror@plt+0x136b0>
  418548:	ldp	x25, x26, [sp, #128]
  41854c:	b	416f50 <ferror@plt+0x136b0>
  418550:	ldp	x25, x26, [sp, #128]
  418554:	b	416f50 <ferror@plt+0x136b0>
  418558:	mov	w1, w27
  41855c:	mov	x3, x28
  418560:	mov	w2, w25
  418564:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  418568:	add	x0, x0, #0x830
  41856c:	bl	4037a0 <printf@plt>
  418570:	b	417584 <ferror@plt+0x13ce4>
  418574:	mov	x0, #0x1f02                	// #7938
  418578:	cmp	x19, x0
  41857c:	b.ne	418e74 <ferror@plt+0x155d4>  // b.any
  418580:	ldr	x0, [sp, #208]
  418584:	mov	w3, #0x0                   	// #0
  418588:	ldr	x2, [sp, #304]
  41858c:	ldr	x1, [sp, #344]
  418590:	bl	413670 <ferror@plt+0xfdd0>
  418594:	mov	x19, x0
  418598:	mov	x0, #0x18                  	// #24
  41859c:	bl	4032a0 <xmalloc@plt>
  4185a0:	ldr	x1, [x27, #1712]
  4185a4:	mov	w2, #0x1                   	// #1
  4185a8:	ldp	x25, x26, [sp, #128]
  4185ac:	str	w2, [x0]
  4185b0:	stp	x19, x1, [x0, #8]
  4185b4:	str	x0, [x27, #1712]
  4185b8:	b	416f50 <ferror@plt+0x136b0>
  4185bc:	ldp	x25, x26, [sp, #128]
  4185c0:	b	416f50 <ferror@plt+0x136b0>
  4185c4:	ldr	x0, [sp, #320]
  4185c8:	ldp	w20, w2, [x0, #96]
  4185cc:	ldr	x0, [x0, #88]
  4185d0:	cmp	w2, #0x0
  4185d4:	ccmp	w2, w20, #0x0, ne  // ne = any
  4185d8:	mov	w1, w20
  4185dc:	b.ls	418d70 <ferror@plt+0x154d0>  // b.plast
  4185e0:	ldr	x2, [sp, #208]
  4185e4:	add	w1, w1, #0x1
  4185e8:	ldp	x25, x26, [sp, #128]
  4185ec:	str	x2, [x0, w20, uxtw #3]
  4185f0:	ldr	x0, [sp, #320]
  4185f4:	str	w1, [x0, #96]
  4185f8:	b	416f50 <ferror@plt+0x136b0>
  4185fc:	mov	x0, x25
  418600:	bl	4037a0 <printf@plt>
  418604:	mov	x0, x21
  418608:	mov	w3, w22
  41860c:	mov	x2, x23
  418610:	add	x1, sp, #0xf0
  418614:	bl	40fa10 <ferror@plt+0xc170>
  418618:	ldr	w0, [sp, #240]
  41861c:	cmp	w0, #0x0
  418620:	mov	w0, w0
  418624:	ccmp	x20, x0, #0x0, ne  // ne = any
  418628:	b.cc	4193b8 <ferror@plt+0x15b18>  // b.lo, b.ul, b.last
  41862c:	sub	x20, x20, x0
  418630:	add	x19, x21, x0
  418634:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418638:	add	x0, x0, #0x398
  41863c:	bl	4037a0 <printf@plt>
  418640:	mov	x0, x19
  418644:	mov	w3, w22
  418648:	mov	x2, x23
  41864c:	add	x1, sp, #0xf0
  418650:	bl	40fa10 <ferror@plt+0xc170>
  418654:	ldr	w0, [sp, #240]
  418658:	cmp	w0, #0x0
  41865c:	mov	w0, w0
  418660:	ccmp	x20, x0, #0x0, ne  // ne = any
  418664:	b.cc	419394 <ferror@plt+0x15af4>  // b.lo, b.ul, b.last
  418668:	sub	x20, x20, x0
  41866c:	add	x19, x19, x0
  418670:	b	41848c <ferror@plt+0x14bec>
  418674:	ldr	x26, [x26, #16]
  418678:	cbnz	x26, 417fbc <ferror@plt+0x1471c>
  41867c:	mov	w2, #0x5                   	// #5
  418680:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  418684:	mov	x0, #0x0                   	// #0
  418688:	add	x1, x1, #0x958
  41868c:	bl	403700 <dcgettext@plt>
  418690:	mov	x26, x0
  418694:	ldr	x0, [sp, #200]
  418698:	bl	40f118 <ferror@plt+0xb878>
  41869c:	mov	x1, x0
  4186a0:	mov	x0, x26
  4186a4:	bl	441618 <warn@@Base>
  4186a8:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4186ac:	mov	w2, #0x5                   	// #5
  4186b0:	add	x1, x1, #0x68
  4186b4:	mov	x0, #0x0                   	// #0
  4186b8:	bl	403700 <dcgettext@plt>
  4186bc:	mov	x3, x0
  4186c0:	b	41800c <ferror@plt+0x1476c>
  4186c4:	mov	x3, x0
  4186c8:	mov	w4, #0x5                   	// #5
  4186cc:	adrp	x2, 448000 <warn@@Base+0x69e8>
  4186d0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4186d4:	add	x2, x2, #0xe60
  4186d8:	add	x1, x1, #0xeb0
  4186dc:	mov	x0, #0x0                   	// #0
  4186e0:	bl	4035d0 <dcngettext@plt>
  4186e4:	ldr	w1, [sp, #304]
  4186e8:	mov	w2, #0x8                   	// #8
  4186ec:	bl	441040 <error@@Base>
  4186f0:	add	x0, x24, #0x8
  4186f4:	cmp	x23, x0
  4186f8:	b.ls	417eb4 <ferror@plt+0x14614>  // b.plast
  4186fc:	mov	w1, #0x8                   	// #8
  418700:	b	417ecc <ferror@plt+0x1462c>
  418704:	mov	x0, x28
  418708:	add	x2, sp, #0xd0
  41870c:	add	x1, sp, #0xe8
  418710:	bl	441a98 <warn@@Base+0x480>
  418714:	ldr	x3, [sp, #232]
  418718:	ldr	x26, [sp, #208]
  41871c:	cbz	x3, 4173c4 <ferror@plt+0x13b24>
  418720:	add	x4, sp, #0xf0
  418724:	mov	x1, #0x40                  	// #64
  418728:	mov	x0, x4
  41872c:	adrp	x2, 449000 <warn@@Base+0x79e8>
  418730:	add	x2, x2, #0x638
  418734:	str	x4, [sp, #184]
  418738:	bl	403160 <snprintf@plt>
  41873c:	ldr	x4, [sp, #184]
  418740:	mov	x3, x26
  418744:	mov	w1, #0x40                  	// #64
  418748:	adrp	x2, 449000 <warn@@Base+0x79e8>
  41874c:	sub	w1, w1, w0
  418750:	add	x2, x2, #0x640
  418754:	add	x0, x4, w0, sxtw
  418758:	bl	403160 <snprintf@plt>
  41875c:	ldr	x4, [sp, #184]
  418760:	b	4173e8 <ferror@plt+0x13b48>
  418764:	mov	w1, #0x8                   	// #8
  418768:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41876c:	mov	x0, x28
  418770:	mov	x28, x25
  418774:	ldr	x2, [x2, #752]
  418778:	blr	x2
  41877c:	str	x0, [sp, #208]
  418780:	b	416dc4 <ferror@plt+0x13524>
  418784:	ldr	w0, [x0, #80]
  418788:	cmp	w0, w4
  41878c:	b.hi	419368 <ferror@plt+0x15ac8>  // b.pmore
  418790:	ldr	x1, [sp, #320]
  418794:	ldr	w1, [x1, #72]
  418798:	cmp	w0, w1
  41879c:	b.hi	418e54 <ferror@plt+0x155b4>  // b.pmore
  4187a0:	ldr	x1, [sp, #320]
  4187a4:	ldr	x3, [sp, #208]
  4187a8:	ldr	x2, [x1, #56]
  4187ac:	add	w1, w0, #0x1
  4187b0:	ldp	x25, x26, [sp, #128]
  4187b4:	str	x3, [x2, w0, uxtw #3]
  4187b8:	ldr	x0, [sp, #320]
  4187bc:	str	w1, [x0, #80]
  4187c0:	b	416f50 <ferror@plt+0x136b0>
  4187c4:	ldr	x0, [x0, #48]
  4187c8:	add	w2, w1, #0x400
  4187cc:	add	w25, w1, #0x400
  4187d0:	str	w4, [sp, #200]
  4187d4:	lsl	x1, x2, #3
  4187d8:	stp	x1, x2, [sp, #184]
  4187dc:	bl	4031f0 <xrealloc@plt>
  4187e0:	ldr	x1, [sp, #320]
  4187e4:	str	x0, [x1, #48]
  4187e8:	ldr	x0, [x1, #56]
  4187ec:	ldr	x1, [sp, #184]
  4187f0:	bl	4031f0 <xrealloc@plt>
  4187f4:	mov	x1, x0
  4187f8:	ldr	x2, [sp, #320]
  4187fc:	ldr	x0, [sp, #320]
  418800:	ldr	x0, [x0, #64]
  418804:	str	x1, [x2, #56]
  418808:	ldr	x2, [sp, #192]
  41880c:	lsl	x1, x2, #2
  418810:	bl	4031f0 <xrealloc@plt>
  418814:	ldr	x1, [sp, #320]
  418818:	ldr	w4, [sp, #200]
  41881c:	str	x0, [x1, #64]
  418820:	str	w25, [x1, #76]
  418824:	b	417340 <ferror@plt+0x13aa0>
  418828:	adrp	x0, 447000 <warn@@Base+0x59e8>
  41882c:	add	x0, x0, #0x28
  418830:	bl	4037a0 <printf@plt>
  418834:	b	418428 <ferror@plt+0x14b88>
  418838:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41883c:	add	x1, x1, #0x420
  418840:	mov	w2, #0x5                   	// #5
  418844:	mov	x0, #0x0                   	// #0
  418848:	bl	403700 <dcgettext@plt>
  41884c:	bl	4037a0 <printf@plt>
  418850:	ldp	x25, x26, [sp, #128]
  418854:	b	416f50 <ferror@plt+0x136b0>
  418858:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  41885c:	add	x0, x0, #0xfe8
  418860:	bl	4037a0 <printf@plt>
  418864:	ldp	x25, x26, [sp, #128]
  418868:	b	416f50 <ferror@plt+0x136b0>
  41886c:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418870:	add	x0, x0, #0xe0
  418874:	bl	4037a0 <printf@plt>
  418878:	ldp	x25, x26, [sp, #128]
  41887c:	b	416f50 <ferror@plt+0x136b0>
  418880:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418884:	add	x0, x0, #0xd0
  418888:	bl	4037a0 <printf@plt>
  41888c:	ldp	x25, x26, [sp, #128]
  418890:	b	416f50 <ferror@plt+0x136b0>
  418894:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418898:	add	x0, x0, #0x228
  41889c:	bl	4037a0 <printf@plt>
  4188a0:	ldp	x25, x26, [sp, #128]
  4188a4:	b	416f50 <ferror@plt+0x136b0>
  4188a8:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  4188ac:	add	x0, x0, #0xc8
  4188b0:	bl	4037a0 <printf@plt>
  4188b4:	ldp	x25, x26, [sp, #128]
  4188b8:	b	416f50 <ferror@plt+0x136b0>
  4188bc:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  4188c0:	add	x0, x0, #0x8
  4188c4:	bl	4037a0 <printf@plt>
  4188c8:	ldp	x25, x26, [sp, #128]
  4188cc:	b	416f50 <ferror@plt+0x136b0>
  4188d0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4188d4:	add	x0, x0, #0xff8
  4188d8:	bl	4037a0 <printf@plt>
  4188dc:	ldp	x25, x26, [sp, #128]
  4188e0:	b	416f50 <ferror@plt+0x136b0>
  4188e4:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  4188e8:	add	x0, x0, #0x70
  4188ec:	bl	4037a0 <printf@plt>
  4188f0:	ldp	x25, x26, [sp, #128]
  4188f4:	b	416f50 <ferror@plt+0x136b0>
  4188f8:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  4188fc:	add	x0, x0, #0x88
  418900:	bl	4037a0 <printf@plt>
  418904:	ldp	x25, x26, [sp, #128]
  418908:	b	416f50 <ferror@plt+0x136b0>
  41890c:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418910:	add	x0, x0, #0x80
  418914:	bl	4037a0 <printf@plt>
  418918:	ldp	x25, x26, [sp, #128]
  41891c:	b	416f50 <ferror@plt+0x136b0>
  418920:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418924:	add	x0, x0, #0x30
  418928:	bl	4037a0 <printf@plt>
  41892c:	ldp	x25, x26, [sp, #128]
  418930:	b	416f50 <ferror@plt+0x136b0>
  418934:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418938:	add	x0, x0, #0x48
  41893c:	bl	4037a0 <printf@plt>
  418940:	ldp	x25, x26, [sp, #128]
  418944:	b	416f50 <ferror@plt+0x136b0>
  418948:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  41894c:	add	x0, x0, #0x38
  418950:	bl	4037a0 <printf@plt>
  418954:	ldp	x25, x26, [sp, #128]
  418958:	b	416f50 <ferror@plt+0x136b0>
  41895c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  418960:	add	x1, x1, #0x2c0
  418964:	mov	w2, #0x5                   	// #5
  418968:	mov	x0, #0x0                   	// #0
  41896c:	bl	403700 <dcgettext@plt>
  418970:	bl	4037a0 <printf@plt>
  418974:	ldp	x25, x26, [sp, #128]
  418978:	b	416f50 <ferror@plt+0x136b0>
  41897c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  418980:	add	x1, x1, #0x2b0
  418984:	mov	w2, #0x5                   	// #5
  418988:	mov	x0, #0x0                   	// #0
  41898c:	bl	403700 <dcgettext@plt>
  418990:	bl	4037a0 <printf@plt>
  418994:	ldp	x25, x26, [sp, #128]
  418998:	b	416f50 <ferror@plt+0x136b0>
  41899c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  4189a0:	add	x1, x1, #0x2a8
  4189a4:	mov	w2, #0x5                   	// #5
  4189a8:	bl	403700 <dcgettext@plt>
  4189ac:	bl	4037a0 <printf@plt>
  4189b0:	ldp	x25, x26, [sp, #128]
  4189b4:	b	416f50 <ferror@plt+0x136b0>
  4189b8:	ldr	x1, [sp, #336]
  4189bc:	add	x3, sp, #0xf0
  4189c0:	add	x2, sp, #0xe8
  4189c4:	ldr	x4, [x1, #32]
  4189c8:	mov	x1, x23
  4189cc:	add	x0, x4, x0
  4189d0:	bl	40e9f8 <ferror@plt+0xb158>
  4189d4:	mov	x20, x0
  4189d8:	ldr	w0, [sp, #240]
  4189dc:	bl	40dfd0 <ferror@plt+0xa730>
  4189e0:	mov	w2, #0x5                   	// #5
  4189e4:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  4189e8:	mov	x0, #0x0                   	// #0
  4189ec:	add	x1, x1, #0x498
  4189f0:	bl	403700 <dcgettext@plt>
  4189f4:	mov	x1, x20
  4189f8:	bl	4037a0 <printf@plt>
  4189fc:	cmp	x19, #0x10
  418a00:	b.eq	418a4c <ferror@plt+0x151ac>  // b.none
  418a04:	adrp	x27, 472000 <_bfd_std_section+0x120>
  418a08:	add	x27, x27, #0x4f0
  418a0c:	ldr	x0, [x27, #1408]
  418a10:	cbnz	x0, 418a20 <ferror@plt+0x15180>
  418a14:	b	418a4c <ferror@plt+0x151ac>
  418a18:	ldr	x0, [x0, #40]
  418a1c:	cbz	x0, 418a4c <ferror@plt+0x151ac>
  418a20:	ldr	x1, [x0]
  418a24:	cmp	x1, x20
  418a28:	b.ne	418a18 <ferror@plt+0x15178>  // b.any
  418a2c:	ldr	x19, [x0, #8]
  418a30:	mov	w0, w19
  418a34:	bl	443118 <warn@@Base+0x1b00>
  418a38:	mov	x1, x0
  418a3c:	cbz	x0, 419278 <ferror@plt+0x159d8>
  418a40:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418a44:	add	x0, x0, #0x4b0
  418a48:	bl	4037a0 <printf@plt>
  418a4c:	mov	w0, #0x5d                  	// #93
  418a50:	bl	403800 <putchar@plt>
  418a54:	ldp	x25, x26, [sp, #128]
  418a58:	b	416f50 <ferror@plt+0x136b0>
  418a5c:	add	x2, sp, #0xd0
  418a60:	add	x1, sp, #0xe8
  418a64:	mov	x0, x28
  418a68:	bl	441a98 <warn@@Base+0x480>
  418a6c:	cmp	x19, #0x14
  418a70:	ldr	x26, [sp, #208]
  418a74:	ldr	x3, [sp, #232]
  418a78:	b.eq	418ac4 <ferror@plt+0x15224>  // b.none
  418a7c:	cbz	x3, 4175c0 <ferror@plt+0x13d20>
  418a80:	add	x4, sp, #0xf0
  418a84:	mov	x1, #0x40                  	// #64
  418a88:	mov	x0, x4
  418a8c:	adrp	x2, 449000 <warn@@Base+0x79e8>
  418a90:	add	x2, x2, #0x638
  418a94:	str	x4, [sp, #184]
  418a98:	bl	403160 <snprintf@plt>
  418a9c:	ldr	x4, [sp, #184]
  418aa0:	mov	x3, x26
  418aa4:	mov	w1, #0x40                  	// #64
  418aa8:	adrp	x2, 449000 <warn@@Base+0x79e8>
  418aac:	sub	w1, w1, w0
  418ab0:	add	x2, x2, #0x640
  418ab4:	add	x0, x4, w0, sxtw
  418ab8:	bl	403160 <snprintf@plt>
  418abc:	ldr	x4, [sp, #184]
  418ac0:	b	4175e4 <ferror@plt+0x13d44>
  418ac4:	ldr	x0, [sp, #160]
  418ac8:	adds	x26, x0, x26
  418acc:	b.cc	418a7c <ferror@plt+0x151dc>  // b.lo, b.ul, b.last
  418ad0:	add	x3, x3, #0x1
  418ad4:	str	x3, [sp, #232]
  418ad8:	b	418a7c <ferror@plt+0x151dc>
  418adc:	mov	x0, x26
  418ae0:	add	x2, sp, #0xf0
  418ae4:	add	x1, sp, #0xe8
  418ae8:	bl	441a98 <warn@@Base+0x480>
  418aec:	ldp	x3, x4, [sp, #232]
  418af0:	b	417434 <ferror@plt+0x13b94>
  418af4:	mov	x0, x28
  418af8:	add	x2, sp, #0xe0
  418afc:	add	x1, sp, #0xd8
  418b00:	bl	441a98 <warn@@Base+0x480>
  418b04:	b	417420 <ferror@plt+0x13b80>
  418b08:	mov	x6, x1
  418b0c:	mov	x0, x2
  418b10:	stp	x3, x4, [sp, #216]
  418b14:	stp	x1, x2, [sp, #232]
  418b18:	mov	x1, x3
  418b1c:	mov	x2, x4
  418b20:	mov	x3, x6
  418b24:	mov	x4, x0
  418b28:	b	417450 <ferror@plt+0x13bb0>
  418b2c:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418b30:	add	x0, x0, #0x130
  418b34:	bl	4037a0 <printf@plt>
  418b38:	ldp	x25, x26, [sp, #128]
  418b3c:	b	416f50 <ferror@plt+0x136b0>
  418b40:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  418b44:	add	x1, x1, #0x158
  418b48:	mov	w2, #0x5                   	// #5
  418b4c:	mov	x0, #0x0                   	// #0
  418b50:	bl	403700 <dcgettext@plt>
  418b54:	bl	4037a0 <printf@plt>
  418b58:	ldp	x25, x26, [sp, #128]
  418b5c:	b	416f50 <ferror@plt+0x136b0>
  418b60:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418b64:	add	x0, x0, #0x2d0
  418b68:	bl	4037a0 <printf@plt>
  418b6c:	ldp	x25, x26, [sp, #128]
  418b70:	b	416f50 <ferror@plt+0x136b0>
  418b74:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418b78:	add	x0, x0, #0x108
  418b7c:	bl	4037a0 <printf@plt>
  418b80:	ldp	x25, x26, [sp, #128]
  418b84:	b	416f50 <ferror@plt+0x136b0>
  418b88:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418b8c:	add	x0, x0, #0x418
  418b90:	bl	4037a0 <printf@plt>
  418b94:	ldr	w2, [sp, #304]
  418b98:	mov	w1, w22
  418b9c:	ldr	w3, [sp, #312]
  418ba0:	mov	x0, x26
  418ba4:	ldr	x5, [sp, #160]
  418ba8:	ldr	x4, [sp, #208]
  418bac:	ldr	x6, [sp, #336]
  418bb0:	bl	414a28 <ferror@plt+0x11188>
  418bb4:	mov	w0, #0x29                  	// #41
  418bb8:	bl	403800 <putchar@plt>
  418bbc:	ldp	x25, x26, [sp, #128]
  418bc0:	b	416f50 <ferror@plt+0x136b0>
  418bc4:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  418bc8:	add	x1, x1, #0xb38
  418bcc:	mov	w2, #0x5                   	// #5
  418bd0:	mov	x0, #0x0                   	// #0
  418bd4:	bl	403700 <dcgettext@plt>
  418bd8:	bl	4037a0 <printf@plt>
  418bdc:	ldp	x25, x26, [sp, #128]
  418be0:	b	416f50 <ferror@plt+0x136b0>
  418be4:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  418be8:	add	x1, x1, #0xb58
  418bec:	mov	w2, #0x5                   	// #5
  418bf0:	mov	x0, #0x0                   	// #0
  418bf4:	bl	403700 <dcgettext@plt>
  418bf8:	bl	4037a0 <printf@plt>
  418bfc:	ldp	x25, x26, [sp, #128]
  418c00:	b	416f50 <ferror@plt+0x136b0>
  418c04:	mov	w2, #0x5                   	// #5
  418c08:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  418c0c:	mov	x0, #0x0                   	// #0
  418c10:	add	x1, x1, #0xba8
  418c14:	bl	403700 <dcgettext@plt>
  418c18:	mov	x19, x0
  418c1c:	ldr	x0, [sp, #208]
  418c20:	bl	40f118 <ferror@plt+0xb878>
  418c24:	mov	x1, x0
  418c28:	mov	x0, x19
  418c2c:	bl	4037a0 <printf@plt>
  418c30:	ldp	x25, x26, [sp, #128]
  418c34:	b	416f50 <ferror@plt+0x136b0>
  418c38:	cmp	w0, #0x86
  418c3c:	b.hi	417934 <ferror@plt+0x14094>  // b.pmore
  418c40:	adrp	x1, 450000 <warn@@Base+0xe9e8>
  418c44:	add	x1, x1, #0x3a8
  418c48:	ldrh	w1, [x1, w0, uxtw #1]
  418c4c:	adr	x2, 418c58 <ferror@plt+0x153b8>
  418c50:	add	x1, x2, w1, sxth #2
  418c54:	br	x1
  418c58:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  418c5c:	add	x1, x1, #0xa40
  418c60:	mov	w2, #0x5                   	// #5
  418c64:	mov	x0, #0x0                   	// #0
  418c68:	bl	403700 <dcgettext@plt>
  418c6c:	bl	441618 <warn@@Base>
  418c70:	b	416e00 <ferror@plt+0x13560>
  418c74:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  418c78:	add	x3, x0, #0xd68
  418c7c:	b	41800c <ferror@plt+0x1476c>
  418c80:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  418c84:	add	x1, x1, #0x268
  418c88:	mov	w2, #0x5                   	// #5
  418c8c:	mov	x0, #0x0                   	// #0
  418c90:	bl	403700 <dcgettext@plt>
  418c94:	bl	4037a0 <printf@plt>
  418c98:	ldp	x25, x26, [sp, #128]
  418c9c:	b	416f50 <ferror@plt+0x136b0>
  418ca0:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  418ca4:	add	x1, x1, #0x298
  418ca8:	mov	w2, #0x5                   	// #5
  418cac:	mov	x0, #0x0                   	// #0
  418cb0:	bl	403700 <dcgettext@plt>
  418cb4:	bl	4037a0 <printf@plt>
  418cb8:	ldp	x25, x26, [sp, #128]
  418cbc:	b	416f50 <ferror@plt+0x136b0>
  418cc0:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  418cc4:	add	x1, x1, #0xe50
  418cc8:	mov	w2, #0x5                   	// #5
  418ccc:	mov	x0, #0x0                   	// #0
  418cd0:	bl	403700 <dcgettext@plt>
  418cd4:	bl	4037a0 <printf@plt>
  418cd8:	ldp	x25, x26, [sp, #128]
  418cdc:	b	416f50 <ferror@plt+0x136b0>
  418ce0:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  418ce4:	add	x1, x1, #0x250
  418ce8:	mov	w2, #0x5                   	// #5
  418cec:	mov	x0, #0x0                   	// #0
  418cf0:	bl	403700 <dcgettext@plt>
  418cf4:	bl	4037a0 <printf@plt>
  418cf8:	ldp	x25, x26, [sp, #128]
  418cfc:	b	416f50 <ferror@plt+0x136b0>
  418d00:	ldr	w5, [sp, #312]
  418d04:	mov	x2, x23
  418d08:	ldr	x0, [sp, #176]
  418d0c:	mov	x3, x22
  418d10:	ldr	x4, [sp, #304]
  418d14:	add	x1, x0, x1
  418d18:	add	x6, sp, #0xf0
  418d1c:	mov	w7, #0x0                   	// #0
  418d20:	str	wzr, [sp, #240]
  418d24:	bl	411e68 <ferror@plt+0xe5c8>
  418d28:	ldr	w2, [sp, #172]
  418d2c:	adrp	x0, 472000 <_bfd_std_section+0x120>
  418d30:	add	x0, x0, #0x4f0
  418d34:	ldr	w1, [sp, #240]
  418d38:	add	x0, x0, #0x6c0
  418d3c:	ldp	x25, x26, [sp, #128]
  418d40:	str	w1, [x0, w2, sxtw #2]
  418d44:	b	416f50 <ferror@plt+0x136b0>
  418d48:	mov	x0, #0x18                  	// #24
  418d4c:	bl	4032a0 <xmalloc@plt>
  418d50:	ldr	x2, [x27, #1712]
  418d54:	sub	x1, x28, #0x8
  418d58:	mov	w3, #0x2                   	// #2
  418d5c:	ldp	x25, x26, [sp, #128]
  418d60:	str	w3, [x0]
  418d64:	stp	x1, x2, [x0, #8]
  418d68:	str	x0, [x27, #1712]
  418d6c:	b	416f50 <ferror@plt+0x136b0>
  418d70:	add	w1, w2, #0x400
  418d74:	add	w19, w2, #0x400
  418d78:	lsl	x1, x1, #3
  418d7c:	bl	4031f0 <xrealloc@plt>
  418d80:	ldr	x2, [sp, #320]
  418d84:	ldr	x1, [sp, #320]
  418d88:	ldr	w1, [x1, #96]
  418d8c:	str	x0, [x2, #88]
  418d90:	str	w19, [x2, #100]
  418d94:	b	4185e0 <ferror@plt+0x14d40>
  418d98:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418d9c:	add	x0, x0, #0x1b8
  418da0:	bl	4037a0 <printf@plt>
  418da4:	ldp	x25, x26, [sp, #128]
  418da8:	b	416f50 <ferror@plt+0x136b0>
  418dac:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418db0:	add	x0, x0, #0x198
  418db4:	bl	4037a0 <printf@plt>
  418db8:	ldp	x25, x26, [sp, #128]
  418dbc:	b	416f50 <ferror@plt+0x136b0>
  418dc0:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  418dc4:	add	x1, x1, #0xb0
  418dc8:	mov	w2, #0x5                   	// #5
  418dcc:	mov	x0, #0x0                   	// #0
  418dd0:	bl	403700 <dcgettext@plt>
  418dd4:	bl	4037a0 <printf@plt>
  418dd8:	ldp	x25, x26, [sp, #128]
  418ddc:	b	416f50 <ferror@plt+0x136b0>
  418de0:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418de4:	add	x0, x0, #0x178
  418de8:	bl	4037a0 <printf@plt>
  418dec:	ldp	x25, x26, [sp, #128]
  418df0:	b	416f50 <ferror@plt+0x136b0>
  418df4:	mov	x0, #0x18                  	// #24
  418df8:	bl	4032a0 <xmalloc@plt>
  418dfc:	ldr	x1, [x27, #1712]
  418e00:	str	x0, [x27, #1712]
  418e04:	str	wzr, [x0]
  418e08:	str	x24, [x0, #8]
  418e0c:	str	x1, [x0, #16]
  418e10:	b	416e00 <ferror@plt+0x13560>
  418e14:	ldr	x0, [sp, #208]
  418e18:	mov	w3, #0x0                   	// #0
  418e1c:	ldr	x2, [sp, #304]
  418e20:	ldr	x1, [sp, #344]
  418e24:	bl	413670 <ferror@plt+0xfdd0>
  418e28:	mov	x25, x0
  418e2c:	mov	x0, #0x18                  	// #24
  418e30:	bl	4032a0 <xmalloc@plt>
  418e34:	ldr	x1, [x27, #1712]
  418e38:	str	x0, [x27, #1712]
  418e3c:	str	wzr, [x0]
  418e40:	stp	x25, x1, [x0, #8]
  418e44:	b	416e00 <ferror@plt+0x13560>
  418e48:	ldr	x0, [sp, #208]
  418e4c:	bl	410028 <ferror@plt+0xc788>
  418e50:	b	418e28 <ferror@plt+0x15588>
  418e54:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  418e58:	add	x1, x1, #0xac8
  418e5c:	mov	w2, #0x5                   	// #5
  418e60:	mov	x0, #0x0                   	// #0
  418e64:	bl	403700 <dcgettext@plt>
  418e68:	bl	441618 <warn@@Base>
  418e6c:	ldp	x25, x26, [sp, #128]
  418e70:	b	416f50 <ferror@plt+0x136b0>
  418e74:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  418e78:	add	x1, x1, #0xb10
  418e7c:	mov	w2, #0x5                   	// #5
  418e80:	mov	x0, #0x0                   	// #0
  418e84:	bl	403700 <dcgettext@plt>
  418e88:	mov	x20, x0
  418e8c:	mov	x0, x19
  418e90:	bl	40e110 <ferror@plt+0xa870>
  418e94:	mov	x19, x0
  418e98:	mov	x0, #0x1b                  	// #27
  418e9c:	bl	40e070 <ferror@plt+0xa7d0>
  418ea0:	mov	x2, x0
  418ea4:	mov	x1, x19
  418ea8:	mov	x0, x20
  418eac:	bl	441618 <warn@@Base>
  418eb0:	ldp	x25, x26, [sp, #128]
  418eb4:	b	416f50 <ferror@plt+0x136b0>
  418eb8:	ldr	x0, [sp, #208]
  418ebc:	bl	410170 <ferror@plt+0xc8d0>
  418ec0:	mov	x19, x0
  418ec4:	mov	x0, #0x18                  	// #24
  418ec8:	bl	4032a0 <xmalloc@plt>
  418ecc:	ldr	x1, [x27, #1712]
  418ed0:	str	w25, [x0]
  418ed4:	stp	x19, x1, [x0, #8]
  418ed8:	ldp	x25, x26, [sp, #128]
  418edc:	str	x0, [x27, #1712]
  418ee0:	b	416f50 <ferror@plt+0x136b0>
  418ee4:	mov	x0, #0x18                  	// #24
  418ee8:	bl	4032a0 <xmalloc@plt>
  418eec:	ldr	x1, [x27, #1712]
  418ef0:	mov	w2, #0x1                   	// #1
  418ef4:	ldp	x25, x26, [sp, #128]
  418ef8:	str	w2, [x0]
  418efc:	stp	x24, x1, [x0, #8]
  418f00:	str	x0, [x27, #1712]
  418f04:	b	416f50 <ferror@plt+0x136b0>
  418f08:	mov	w2, #0x5                   	// #5
  418f0c:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  418f10:	mov	x0, #0x0                   	// #0
  418f14:	add	x1, x1, #0xa00
  418f18:	stp	x3, x4, [sp, #192]
  418f1c:	bl	403700 <dcgettext@plt>
  418f20:	ldr	x3, [sp, #192]
  418f24:	ldr	x1, [x26, #4160]
  418f28:	mov	x26, x0
  418f2c:	mov	x0, x3
  418f30:	str	x1, [sp, #184]
  418f34:	bl	40f118 <ferror@plt+0xb878>
  418f38:	mov	x2, x0
  418f3c:	ldr	x1, [sp, #184]
  418f40:	mov	x0, x26
  418f44:	bl	441618 <warn@@Base>
  418f48:	adrp	x3, 44a000 <warn@@Base+0x89e8>
  418f4c:	add	x3, x3, #0x780
  418f50:	ldr	x4, [sp, #200]
  418f54:	b	418138 <ferror@plt+0x14898>
  418f58:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  418f5c:	add	x0, x0, #0x2e0
  418f60:	bl	403450 <puts@plt>
  418f64:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  418f68:	add	x1, x1, #0x320
  418f6c:	mov	w2, #0x5                   	// #5
  418f70:	mov	x0, #0x0                   	// #0
  418f74:	bl	403700 <dcgettext@plt>
  418f78:	bl	441618 <warn@@Base>
  418f7c:	ldp	x25, x26, [sp, #128]
  418f80:	b	416f50 <ferror@plt+0x136b0>
  418f84:	sub	x0, x0, #0x40
  418f88:	cmp	x0, #0xbf
  418f8c:	b.hi	418fb0 <ferror@plt+0x15710>  // b.pmore
  418f90:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  418f94:	add	x1, x1, #0x1e0
  418f98:	mov	w2, #0x5                   	// #5
  418f9c:	mov	x0, #0x0                   	// #0
  418fa0:	bl	403700 <dcgettext@plt>
  418fa4:	bl	4037a0 <printf@plt>
  418fa8:	ldp	x25, x26, [sp, #128]
  418fac:	b	416f50 <ferror@plt+0x136b0>
  418fb0:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  418fb4:	add	x1, x1, #0x1f0
  418fb8:	mov	w2, #0x5                   	// #5
  418fbc:	mov	x0, #0x0                   	// #0
  418fc0:	bl	403700 <dcgettext@plt>
  418fc4:	bl	4037a0 <printf@plt>
  418fc8:	ldp	x25, x26, [sp, #128]
  418fcc:	b	416f50 <ferror@plt+0x136b0>
  418fd0:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  418fd4:	mov	w2, #0x5                   	// #5
  418fd8:	add	x1, x1, #0x9e0
  418fdc:	str	x4, [sp, #184]
  418fe0:	bl	403700 <dcgettext@plt>
  418fe4:	mov	x3, x0
  418fe8:	ldr	x4, [sp, #184]
  418fec:	b	418138 <ferror@plt+0x14898>
  418ff0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  418ff4:	add	x0, x0, #0xf78
  418ff8:	bl	4037a0 <printf@plt>
  418ffc:	ldp	x25, x26, [sp, #128]
  419000:	b	416f50 <ferror@plt+0x136b0>
  419004:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  419008:	add	x0, x0, #0xf60
  41900c:	bl	4037a0 <printf@plt>
  419010:	ldp	x25, x26, [sp, #128]
  419014:	b	416f50 <ferror@plt+0x136b0>
  419018:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  41901c:	add	x0, x0, #0xf50
  419020:	bl	4037a0 <printf@plt>
  419024:	ldp	x25, x26, [sp, #128]
  419028:	b	416f50 <ferror@plt+0x136b0>
  41902c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  419030:	add	x0, x0, #0xf38
  419034:	bl	4037a0 <printf@plt>
  419038:	ldp	x25, x26, [sp, #128]
  41903c:	b	416f50 <ferror@plt+0x136b0>
  419040:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  419044:	add	x0, x0, #0xf28
  419048:	bl	4037a0 <printf@plt>
  41904c:	ldp	x25, x26, [sp, #128]
  419050:	b	416f50 <ferror@plt+0x136b0>
  419054:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  419058:	add	x0, x0, #0xf20
  41905c:	bl	4037a0 <printf@plt>
  419060:	ldp	x25, x26, [sp, #128]
  419064:	b	416f50 <ferror@plt+0x136b0>
  419068:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  41906c:	add	x0, x0, #0xf18
  419070:	bl	4037a0 <printf@plt>
  419074:	ldp	x25, x26, [sp, #128]
  419078:	b	416f50 <ferror@plt+0x136b0>
  41907c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  419080:	add	x0, x0, #0xf00
  419084:	bl	4037a0 <printf@plt>
  419088:	ldp	x25, x26, [sp, #128]
  41908c:	b	416f50 <ferror@plt+0x136b0>
  419090:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  419094:	add	x0, x0, #0xfa8
  419098:	bl	4037a0 <printf@plt>
  41909c:	ldp	x25, x26, [sp, #128]
  4190a0:	b	416f50 <ferror@plt+0x136b0>
  4190a4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4190a8:	add	x0, x0, #0xf90
  4190ac:	bl	4037a0 <printf@plt>
  4190b0:	ldp	x25, x26, [sp, #128]
  4190b4:	b	416f50 <ferror@plt+0x136b0>
  4190b8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4190bc:	add	x0, x0, #0xe88
  4190c0:	bl	4037a0 <printf@plt>
  4190c4:	ldp	x25, x26, [sp, #128]
  4190c8:	b	416f50 <ferror@plt+0x136b0>
  4190cc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4190d0:	add	x0, x0, #0xee8
  4190d4:	bl	4037a0 <printf@plt>
  4190d8:	ldp	x25, x26, [sp, #128]
  4190dc:	b	416f50 <ferror@plt+0x136b0>
  4190e0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4190e4:	add	x0, x0, #0xed8
  4190e8:	bl	4037a0 <printf@plt>
  4190ec:	ldp	x25, x26, [sp, #128]
  4190f0:	b	416f50 <ferror@plt+0x136b0>
  4190f4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4190f8:	add	x0, x0, #0xec8
  4190fc:	bl	4037a0 <printf@plt>
  419100:	ldp	x25, x26, [sp, #128]
  419104:	b	416f50 <ferror@plt+0x136b0>
  419108:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  41910c:	add	x0, x0, #0xeb0
  419110:	bl	4037a0 <printf@plt>
  419114:	ldp	x25, x26, [sp, #128]
  419118:	b	416f50 <ferror@plt+0x136b0>
  41911c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  419120:	add	x0, x0, #0xe98
  419124:	bl	4037a0 <printf@plt>
  419128:	ldp	x25, x26, [sp, #128]
  41912c:	b	416f50 <ferror@plt+0x136b0>
  419130:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  419134:	add	x0, x0, #0xe70
  419138:	bl	4037a0 <printf@plt>
  41913c:	ldp	x25, x26, [sp, #128]
  419140:	b	416f50 <ferror@plt+0x136b0>
  419144:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  419148:	add	x0, x0, #0xe60
  41914c:	bl	4037a0 <printf@plt>
  419150:	ldp	x25, x26, [sp, #128]
  419154:	b	416f50 <ferror@plt+0x136b0>
  419158:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  41915c:	add	x0, x0, #0xe50
  419160:	bl	4037a0 <printf@plt>
  419164:	ldp	x25, x26, [sp, #128]
  419168:	b	416f50 <ferror@plt+0x136b0>
  41916c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  419170:	add	x0, x0, #0xe40
  419174:	bl	4037a0 <printf@plt>
  419178:	ldp	x25, x26, [sp, #128]
  41917c:	b	416f50 <ferror@plt+0x136b0>
  419180:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  419184:	add	x0, x0, #0xe30
  419188:	bl	4037a0 <printf@plt>
  41918c:	ldp	x25, x26, [sp, #128]
  419190:	b	416f50 <ferror@plt+0x136b0>
  419194:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  419198:	add	x0, x0, #0xe28
  41919c:	bl	4037a0 <printf@plt>
  4191a0:	ldp	x25, x26, [sp, #128]
  4191a4:	b	416f50 <ferror@plt+0x136b0>
  4191a8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4191ac:	add	x0, x0, #0xe18
  4191b0:	bl	4037a0 <printf@plt>
  4191b4:	ldp	x25, x26, [sp, #128]
  4191b8:	b	416f50 <ferror@plt+0x136b0>
  4191bc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4191c0:	add	x0, x0, #0xe08
  4191c4:	bl	4037a0 <printf@plt>
  4191c8:	ldp	x25, x26, [sp, #128]
  4191cc:	b	416f50 <ferror@plt+0x136b0>
  4191d0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4191d4:	add	x0, x0, #0xdf0
  4191d8:	bl	4037a0 <printf@plt>
  4191dc:	ldp	x25, x26, [sp, #128]
  4191e0:	b	416f50 <ferror@plt+0x136b0>
  4191e4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4191e8:	add	x0, x0, #0xde8
  4191ec:	bl	4037a0 <printf@plt>
  4191f0:	ldp	x25, x26, [sp, #128]
  4191f4:	b	416f50 <ferror@plt+0x136b0>
  4191f8:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  4191fc:	mov	w2, #0x5                   	// #5
  419200:	add	x1, x1, #0x910
  419204:	mov	x0, #0x0                   	// #0
  419208:	bl	403700 <dcgettext@plt>
  41920c:	mov	x3, x0
  419210:	b	41800c <ferror@plt+0x1476c>
  419214:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  419218:	mov	w2, #0x5                   	// #5
  41921c:	add	x1, x1, #0x928
  419220:	mov	x0, #0x0                   	// #0
  419224:	bl	403700 <dcgettext@plt>
  419228:	mov	x3, x0
  41922c:	b	41800c <ferror@plt+0x1476c>
  419230:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  419234:	add	x0, x0, #0xbd0
  419238:	bl	4037a0 <printf@plt>
  41923c:	ldp	x25, x26, [sp, #128]
  419240:	b	416f50 <ferror@plt+0x136b0>
  419244:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  419248:	add	x0, x0, #0xda0
  41924c:	bl	4037a0 <printf@plt>
  419250:	ldp	x25, x26, [sp, #128]
  419254:	b	416f50 <ferror@plt+0x136b0>
  419258:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  41925c:	add	x1, x1, #0xfd8
  419260:	mov	w2, #0x5                   	// #5
  419264:	mov	x0, #0x0                   	// #0
  419268:	bl	403700 <dcgettext@plt>
  41926c:	bl	4037a0 <printf@plt>
  419270:	ldp	x25, x26, [sp, #128]
  419274:	b	416f50 <ferror@plt+0x136b0>
  419278:	mov	x1, #0xffffffffffffbf80    	// #-16512
  41927c:	add	x2, x19, x1
  419280:	add	x27, x27, #0x5a0
  419284:	mov	x1, #0xbf7f                	// #49023
  419288:	cmp	x2, x1
  41928c:	b.hi	419348 <ferror@plt+0x15aa8>  // b.pmore
  419290:	adrp	x1, 449000 <warn@@Base+0x79e8>
  419294:	add	x1, x1, #0x140
  419298:	mov	w2, #0x5                   	// #5
  41929c:	bl	403700 <dcgettext@plt>
  4192a0:	mov	x2, x0
  4192a4:	mov	x1, #0x64                  	// #100
  4192a8:	mov	x3, x19
  4192ac:	mov	x0, x27
  4192b0:	bl	403160 <snprintf@plt>
  4192b4:	mov	x1, x27
  4192b8:	b	418a40 <ferror@plt+0x151a0>
  4192bc:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  4192c0:	add	x0, x0, #0x3f0
  4192c4:	bl	4037a0 <printf@plt>
  4192c8:	ldp	x25, x26, [sp, #128]
  4192cc:	b	416f50 <ferror@plt+0x136b0>
  4192d0:	sub	x1, x1, #0x8, lsl #12
  4192d4:	mov	x0, #0x7fff                	// #32767
  4192d8:	cmp	x1, x0
  4192dc:	b.hi	419314 <ferror@plt+0x15a74>  // b.pmore
  4192e0:	mov	w2, #0x5                   	// #5
  4192e4:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  4192e8:	mov	x0, #0x0                   	// #0
  4192ec:	add	x1, x1, #0xdb8
  4192f0:	bl	403700 <dcgettext@plt>
  4192f4:	mov	x19, x0
  4192f8:	ldr	x0, [sp, #208]
  4192fc:	bl	40f118 <ferror@plt+0xb878>
  419300:	mov	x1, x0
  419304:	mov	x0, x19
  419308:	bl	4037a0 <printf@plt>
  41930c:	ldp	x25, x26, [sp, #128]
  419310:	b	416f50 <ferror@plt+0x136b0>
  419314:	mov	w2, #0x5                   	// #5
  419318:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  41931c:	mov	x0, #0x0                   	// #0
  419320:	add	x1, x1, #0xdd8
  419324:	bl	403700 <dcgettext@plt>
  419328:	mov	x19, x0
  41932c:	ldr	x0, [sp, #208]
  419330:	bl	40f118 <ferror@plt+0xb878>
  419334:	mov	x1, x0
  419338:	mov	x0, x19
  41933c:	bl	4037a0 <printf@plt>
  419340:	ldp	x25, x26, [sp, #128]
  419344:	b	416f50 <ferror@plt+0x136b0>
  419348:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41934c:	mov	w2, #0x5                   	// #5
  419350:	add	x1, x1, #0x158
  419354:	b	41929c <ferror@plt+0x159fc>
  419358:	ldp	x25, x26, [sp, #128]
  41935c:	b	416f50 <ferror@plt+0x136b0>
  419360:	ldp	x25, x26, [sp, #128]
  419364:	b	416f50 <ferror@plt+0x136b0>
  419368:	adrp	x3, 450000 <warn@@Base+0xe9e8>
  41936c:	add	x3, x3, #0x7f0
  419370:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  419374:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  419378:	add	x3, x3, #0xa90
  41937c:	add	x1, x1, #0xa88
  419380:	add	x0, x0, #0xaa0
  419384:	mov	w2, #0x9aa                 	// #2474
  419388:	bl	4037c0 <__assert_fail@plt>
  41938c:	ldp	x25, x26, [sp, #128]
  419390:	b	416f50 <ferror@plt+0x136b0>
  419394:	adrp	x3, 450000 <warn@@Base+0xe9e8>
  419398:	add	x3, x3, #0x7f0
  41939c:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  4193a0:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  4193a4:	add	x3, x3, #0xab0
  4193a8:	add	x1, x1, #0xa88
  4193ac:	add	x0, x0, #0x368
  4193b0:	mov	w2, #0x825                 	// #2085
  4193b4:	bl	4037c0 <__assert_fail@plt>
  4193b8:	adrp	x3, 450000 <warn@@Base+0xe9e8>
  4193bc:	add	x3, x3, #0x7f0
  4193c0:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  4193c4:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  4193c8:	add	x3, x3, #0xab0
  4193cc:	add	x1, x1, #0xa88
  4193d0:	add	x0, x0, #0x368
  4193d4:	mov	w2, #0x81f                 	// #2079
  4193d8:	bl	4037c0 <__assert_fail@plt>
  4193dc:	adrp	x3, 450000 <warn@@Base+0xe9e8>
  4193e0:	add	x3, x3, #0x7f0
  4193e4:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  4193e8:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  4193ec:	add	x3, x3, #0xab0
  4193f0:	add	x1, x1, #0xa88
  4193f4:	add	x0, x0, #0x368
  4193f8:	mov	w2, #0x817                 	// #2071
  4193fc:	bl	4037c0 <__assert_fail@plt>
  419400:	adrp	x3, 450000 <warn@@Base+0xe9e8>
  419404:	add	x3, x3, #0x7f0
  419408:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  41940c:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  419410:	add	x3, x3, #0xab0
  419414:	add	x1, x1, #0xa88
  419418:	add	x0, x0, #0x350
  41941c:	mov	w2, #0x811                 	// #2065
  419420:	bl	4037c0 <__assert_fail@plt>
  419424:	nop
  419428:	sub	sp, sp, #0x1b0
  41942c:	stp	x29, x30, [sp, #64]
  419430:	add	x29, sp, #0x40
  419434:	stp	x19, x20, [sp, #80]
  419438:	mov	w19, w2
  41943c:	mov	x20, x1
  419440:	ldr	x2, [x0, #32]
  419444:	stp	x0, x2, [sp, #200]
  419448:	ldr	x0, [x0, #48]
  41944c:	stp	x21, x22, [sp, #96]
  419450:	stp	x25, x26, [sp, #128]
  419454:	add	x26, x2, x0
  419458:	stp	x27, x28, [sp, #144]
  41945c:	str	w4, [sp, #188]
  419460:	str	w3, [sp, #220]
  419464:	cbnz	w3, 419540 <ferror@plt+0x15ca0>
  419468:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  41946c:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  419470:	ldr	w0, [x0, #668]
  419474:	ldr	w1, [x1, #704]
  419478:	orr	w0, w0, w1
  41947c:	cbz	w0, 4199a0 <ferror@plt+0x16100>
  419480:	adrp	x0, 472000 <_bfd_std_section+0x120>
  419484:	add	x28, x0, #0x4f0
  419488:	ldr	w1, [sp, #188]
  41948c:	ldr	w0, [x28, #1696]
  419490:	orr	w0, w1, w0
  419494:	cbnz	w0, 4199a0 <ferror@plt+0x16100>
  419498:	stp	x23, x24, [sp, #112]
  41949c:	mov	w0, #0x0                   	// #0
  4194a0:	ldr	x24, [sp, #208]
  4194a4:	cmp	x24, x26
  4194a8:	mov	x23, x24
  4194ac:	b.cs	41ab9c <ferror@plt+0x172fc>  // b.hs, b.nlast
  4194b0:	mov	x22, #0xffffffffffff0010    	// #-65520
  4194b4:	str	w19, [sp, #168]
  4194b8:	mov	w19, w0
  4194bc:	adrp	x27, 475000 <_bfd_std_section+0x3120>
  4194c0:	mov	x21, #0xffffffff            	// #4294967295
  4194c4:	movk	x22, #0x0, lsl #16
  4194c8:	add	x25, x23, #0x4
  4194cc:	cmp	x25, x26
  4194d0:	b.cc	419ec8 <ferror@plt+0x16628>  // b.lo, b.ul, b.last
  4194d4:	sub	x1, x26, x23
  4194d8:	sub	w0, w1, #0x1
  4194dc:	cmp	w0, #0x7
  4194e0:	b.ls	419ecc <ferror@plt+0x1662c>  // b.plast
  4194e4:	mov	x24, #0x0                   	// #0
  4194e8:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  4194ec:	add	x1, x1, #0x538
  4194f0:	mov	w2, #0x5                   	// #5
  4194f4:	mov	x0, #0x0                   	// #0
  4194f8:	bl	403700 <dcgettext@plt>
  4194fc:	mov	x19, x0
  419500:	mov	x0, x24
  419504:	bl	40f118 <ferror@plt+0xb878>
  419508:	mov	x1, x0
  41950c:	ldr	x0, [sp, #200]
  419510:	ldr	x2, [x0, #16]
  419514:	mov	x0, x19
  419518:	bl	441618 <warn@@Base>
  41951c:	mov	w0, #0x0                   	// #0
  419520:	ldp	x29, x30, [sp, #64]
  419524:	ldp	x19, x20, [sp, #80]
  419528:	ldp	x21, x22, [sp, #96]
  41952c:	ldp	x23, x24, [sp, #112]
  419530:	ldp	x25, x26, [sp, #128]
  419534:	ldp	x27, x28, [sp, #144]
  419538:	add	sp, sp, #0x1b0
  41953c:	ret
  419540:	adrp	x0, 472000 <_bfd_std_section+0x120>
  419544:	add	x28, x0, #0x4f0
  419548:	ldr	w2, [sp, #188]
  41954c:	ldr	w0, [x28, #1696]
  419550:	orr	w0, w2, w0
  419554:	cbz	w0, 419498 <ferror@plt+0x15bf8>
  419558:	mov	w0, w19
  41955c:	bl	40ded8 <ferror@plt+0xa638>
  419560:	mov	w21, w19
  419564:	ubfiz	x0, x19, #3, #32
  419568:	sub	x0, x0, x21
  41956c:	adrp	x19, 470000 <memcpy@GLIBC_2.17>
  419570:	add	x19, x19, #0xbf0
  419574:	add	x0, x19, x0, lsl #4
  419578:	ldr	x0, [x0, #32]
  41957c:	cbz	x0, 419f88 <ferror@plt+0x166e8>
  419580:	ldr	x0, [sp, #208]
  419584:	str	wzr, [sp, #328]
  419588:	cmp	x0, x26
  41958c:	b.cs	41aa98 <ferror@plt+0x171f8>  // b.hs, b.nlast
  419590:	stp	x23, x24, [sp, #112]
  419594:	lsl	x0, x21, #3
  419598:	sub	x0, x0, x21
  41959c:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  4195a0:	ldr	x21, [sp, #208]
  4195a4:	add	x1, x1, #0x2e0
  4195a8:	add	x0, x19, x0, lsl #4
  4195ac:	str	wzr, [sp, #216]
  4195b0:	str	x1, [sp, #224]
  4195b4:	str	x0, [sp, #288]
  4195b8:	stp	xzr, xzr, [sp, #352]
  4195bc:	add	x19, x21, #0x4
  4195c0:	cmp	x19, x26
  4195c4:	b.cc	419ae8 <ferror@plt+0x16248>  // b.lo, b.ul, b.last
  4195c8:	sub	x1, x26, x21
  4195cc:	sub	w0, w1, #0x1
  4195d0:	cmp	w0, #0x7
  4195d4:	b.ls	419aec <ferror@plt+0x1624c>  // b.plast
  4195d8:	mov	x0, #0x4                   	// #4
  4195dc:	mov	x20, x0
  4195e0:	mov	w22, w0
  4195e4:	str	x0, [sp, #176]
  4195e8:	add	x3, x19, #0x2
  4195ec:	cmp	x26, x3
  4195f0:	b.ls	419b60 <ferror@plt+0x162c0>  // b.plast
  4195f4:	adrp	x27, 475000 <_bfd_std_section+0x3120>
  4195f8:	add	x5, x27, #0x2f0
  4195fc:	mov	w1, #0x2                   	// #2
  419600:	mov	x24, #0x0                   	// #0
  419604:	ldr	x2, [x5]
  419608:	mov	x0, x19
  41960c:	str	x3, [sp, #192]
  419610:	blr	x2
  419614:	and	w0, w0, #0xffff
  419618:	ldr	x3, [sp, #192]
  41961c:	str	w0, [sp, #168]
  419620:	ldr	x0, [sp, #208]
  419624:	sub	x23, x21, x0
  419628:	ldr	w0, [sp, #188]
  41962c:	cbz	w0, 419ad8 <ferror@plt+0x16238>
  419630:	ldr	w0, [x28, #1664]
  419634:	mov	x2, #0x2                   	// #2
  419638:	ldr	x27, [x28, #1672]
  41963c:	cbz	w0, 419a80 <ferror@plt+0x161e0>
  419640:	sub	w0, w0, #0x1
  419644:	add	x0, x0, #0x1
  419648:	add	x0, x0, x0, lsl #4
  41964c:	add	x0, x27, x0, lsl #3
  419650:	b	419660 <ferror@plt+0x15dc0>
  419654:	add	x27, x27, #0x88
  419658:	cmp	x27, x0
  41965c:	b.eq	419a80 <ferror@plt+0x161e0>  // b.none
  419660:	add	x1, x27, #0x8
  419664:	ldr	x1, [x1, x2, lsl #3]
  419668:	cmp	x23, x1
  41966c:	b.ne	419654 <ferror@plt+0x15db4>  // b.any
  419670:	ldr	w0, [sp, #168]
  419674:	cmp	w0, #0x4
  419678:	b.ls	419a90 <ferror@plt+0x161f0>  // b.plast
  41967c:	add	x4, x19, #0x3
  419680:	cmp	x4, x26
  419684:	b.cc	419fec <ferror@plt+0x1674c>  // b.lo, b.ul, b.last
  419688:	cmp	x26, x3
  41968c:	b.ls	4196a0 <ferror@plt+0x15e00>  // b.plast
  419690:	sub	x1, x26, x3
  419694:	sub	w0, w1, #0x1
  419698:	cmp	w0, #0x7
  41969c:	b.ls	41abe0 <ferror@plt+0x17340>  // b.plast
  4196a0:	add	x3, x19, #0x4
  4196a4:	cmp	x26, x3
  4196a8:	b.ls	41a500 <ferror@plt+0x16c60>  // b.plast
  4196ac:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  4196b0:	add	x5, x0, #0x2f0
  4196b4:	mov	w25, #0x0                   	// #0
  4196b8:	str	wzr, [sp, #188]
  4196bc:	mov	w1, #0x1                   	// #1
  4196c0:	ldr	x2, [x5]
  4196c4:	mov	x0, x4
  4196c8:	str	x3, [sp, #232]
  4196cc:	blr	x2
  4196d0:	and	w0, w0, #0xff
  4196d4:	str	w0, [sp, #192]
  4196d8:	ldr	x0, [sp, #176]
  4196dc:	ldr	x3, [sp, #232]
  4196e0:	add	x19, x3, x0
  4196e4:	cmp	x19, x26
  4196e8:	b.cc	419aac <ferror@plt+0x1620c>  // b.lo, b.ul, b.last
  4196ec:	str	xzr, [sp, #232]
  4196f0:	cmp	x3, x26
  4196f4:	b.cs	419708 <ferror@plt+0x15e68>  // b.hs, b.nlast
  4196f8:	sub	x1, x26, x3
  4196fc:	sub	w0, w1, #0x1
  419700:	cmp	w0, #0x7
  419704:	b.ls	419ab0 <ferror@plt+0x16210>  // b.plast
  419708:	cbz	x27, 419ac8 <ferror@plt+0x16228>
  41970c:	ldr	x0, [x27, #32]
  419710:	str	x0, [sp, #248]
  419714:	ldr	x0, [x27, #96]
  419718:	str	x0, [sp, #240]
  41971c:	ldr	w0, [sp, #168]
  419720:	cmp	w0, #0x4
  419724:	b.hi	419a60 <ferror@plt+0x161c0>  // b.pmore
  419728:	add	x3, x19, #0x1
  41972c:	cmp	x3, x26
  419730:	b.cc	419a40 <ferror@plt+0x161a0>  // b.lo, b.ul, b.last
  419734:	cmp	x26, x19
  419738:	b.ls	41a47c <ferror@plt+0x16bdc>  // b.plast
  41973c:	sub	x1, x26, x19
  419740:	mov	w4, #0x0                   	// #0
  419744:	sub	w0, w1, #0x1
  419748:	cmp	w0, #0x7
  41974c:	b.ls	419a44 <ferror@plt+0x161a4>  // b.plast
  419750:	and	w0, w22, #0xff
  419754:	mov	w2, #0x5                   	// #5
  419758:	mov	x19, x3
  41975c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  419760:	add	x1, x1, #0x588
  419764:	str	w0, [sp, #192]
  419768:	mov	x0, #0x0                   	// #0
  41976c:	str	w4, [sp, #256]
  419770:	bl	403700 <dcgettext@plt>
  419774:	ldr	w4, [sp, #256]
  419778:	mov	w2, w22
  41977c:	mov	w1, w4
  419780:	bl	441618 <warn@@Base>
  419784:	ldr	w0, [sp, #188]
  419788:	mov	x6, #0x0                   	// #0
  41978c:	cbz	w0, 4197d0 <ferror@plt+0x15f30>
  419790:	add	x3, x19, #0x8
  419794:	cmp	x3, x26
  419798:	b.ls	41a3c4 <ferror@plt+0x16b24>  // b.plast
  41979c:	stp	xzr, xzr, [sp, #352]
  4197a0:	ldr	x0, [sp, #176]
  4197a4:	add	x19, x3, x0
  4197a8:	cmp	x19, x26
  4197ac:	b.cc	419fd0 <ferror@plt+0x16730>  // b.lo, b.ul, b.last
  4197b0:	cmp	x3, x26
  4197b4:	mov	x6, #0x0                   	// #0
  4197b8:	b.cs	4197d0 <ferror@plt+0x15f30>  // b.hs, b.nlast
  4197bc:	sub	x1, x26, x3
  4197c0:	sub	w0, w1, #0x1
  4197c4:	cmp	w0, #0x7
  4197c8:	b.ls	419fd4 <ferror@plt+0x16734>  // b.plast
  4197cc:	nop
  4197d0:	ldr	x0, [sp, #224]
  4197d4:	add	x5, x24, x20
  4197d8:	add	x2, x23, x5
  4197dc:	ldr	x1, [x0]
  4197e0:	cmp	x2, x1
  4197e4:	b.cc	419ebc <ferror@plt+0x1661c>  // b.lo, b.ul, b.last
  4197e8:	ldr	w0, [sp, #220]
  4197ec:	cbnz	w0, 419eb0 <ferror@plt+0x16610>
  4197f0:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4197f4:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  4197f8:	ldr	w2, [x2, #668]
  4197fc:	ldr	w0, [x0, #704]
  419800:	orr	w2, w2, w0
  419804:	cbz	w2, 419b6c <ferror@plt+0x162cc>
  419808:	ldr	w0, [x28, #1696]
  41980c:	cbnz	w0, 419b6c <ferror@plt+0x162cc>
  419810:	ldr	w0, [sp, #188]
  419814:	cbnz	w0, 419854 <ferror@plt+0x15fb4>
  419818:	ldr	w2, [sp, #216]
  41981c:	mov	w0, #0x68                  	// #104
  419820:	ldr	x4, [x28, #1424]
  419824:	mov	x3, #0xffffffff            	// #4294967295
  419828:	ldr	w7, [sp, #192]
  41982c:	umull	x0, w2, w0
  419830:	add	x2, x4, x0
  419834:	str	x23, [x2, #16]
  419838:	str	w7, [x4, x0]
  41983c:	ldr	w0, [sp, #168]
  419840:	stp	w22, w0, [x2, #4]
  419844:	stp	xzr, x3, [x2, #24]
  419848:	stp	x3, xzr, [x2, #40]
  41984c:	stp	xzr, xzr, [x2, #64]
  419850:	stp	xzr, xzr, [x2, #88]
  419854:	ldr	w0, [sp, #220]
  419858:	cbz	w0, 419b6c <ferror@plt+0x162cc>
  41985c:	add	x20, x23, x20
  419860:	adds	x20, x24, x20
  419864:	b.cs	41aa50 <ferror@plt+0x171b0>  // b.hs, b.nlast
  419868:	ldr	x0, [sp, #200]
  41986c:	ldr	x0, [x0, #48]
  419870:	cmp	x20, x0
  419874:	b.hi	41aa50 <ferror@plt+0x171b0>  // b.pmore
  419878:	ldr	w0, [sp, #168]
  41987c:	add	x21, x21, x5
  419880:	sub	w0, w0, #0x2
  419884:	and	w0, w0, #0xffff
  419888:	cmp	w0, #0x3
  41988c:	b.hi	41a484 <ferror@plt+0x16be4>  // b.pmore
  419890:	sub	w0, w25, #0x1
  419894:	cmp	w0, #0x1
  419898:	b.ls	41a05c <ferror@plt+0x167bc>  // b.plast
  41989c:	mov	w2, #0x5                   	// #5
  4198a0:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  4198a4:	mov	x0, #0x0                   	// #0
  4198a8:	add	x1, x1, #0x7f0
  4198ac:	bl	403700 <dcgettext@plt>
  4198b0:	add	x19, x28, #0x180
  4198b4:	ldr	w1, [x28, #376]
  4198b8:	mov	x20, x0
  4198bc:	adrp	x3, 447000 <warn@@Base+0x59e8>
  4198c0:	add	x0, sp, #0x170
  4198c4:	add	w4, w1, #0x1
  4198c8:	add	x3, x3, #0xd8
  4198cc:	and	w4, w4, #0xf
  4198d0:	sbfiz	x1, x1, #6, #32
  4198d4:	add	x19, x19, x1
  4198d8:	adrp	x2, 455000 <warn@@Base+0x139e8>
  4198dc:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4198e0:	add	x2, x2, #0xd10
  4198e4:	add	x1, x1, #0xd78
  4198e8:	str	w4, [x28, #376]
  4198ec:	bl	4030a0 <sprintf@plt>
  4198f0:	mov	x3, x23
  4198f4:	add	x2, sp, #0x170
  4198f8:	mov	x1, #0x40                  	// #64
  4198fc:	mov	x0, x19
  419900:	bl	403160 <snprintf@plt>
  419904:	mov	w2, w25
  419908:	mov	x1, x19
  41990c:	mov	x0, x20
  419910:	bl	441618 <warn@@Base>
  419914:	ldr	w0, [sp, #216]
  419918:	cmp	x21, x26
  41991c:	add	w0, w0, #0x1
  419920:	str	w0, [sp, #216]
  419924:	b.cc	4195b8 <ferror@plt+0x15d18>  // b.lo, b.ul, b.last
  419928:	ldr	w0, [sp, #220]
  41992c:	ldp	x23, x24, [sp, #112]
  419930:	cbnz	w0, 41aa98 <ferror@plt+0x171f8>
  419934:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  419938:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  41993c:	ldr	w0, [x0, #668]
  419940:	ldr	w1, [x1, #704]
  419944:	orr	w0, w0, w1
  419948:	cbz	w0, 41a9c4 <ferror@plt+0x17124>
  41994c:	adrp	x0, 472000 <_bfd_std_section+0x120>
  419950:	add	x28, x0, #0x4f0
  419954:	ldr	w1, [sp, #188]
  419958:	ldr	w0, [x28, #1696]
  41995c:	orr	w0, w1, w0
  419960:	cbnz	w0, 41a9c4 <ferror@plt+0x17124>
  419964:	ldr	w0, [x28, #2752]
  419968:	ldr	w1, [sp, #328]
  41996c:	cmp	w0, w1
  419970:	csel	w0, w1, w0, cs  // cs = hs, nlast
  419974:	str	w0, [x28, #1696]
  419978:	ldr	w0, [sp, #220]
  41997c:	cbz	w0, 41a9c4 <ferror@plt+0x17124>
  419980:	mov	w0, #0x1                   	// #1
  419984:	ldp	x29, x30, [sp, #64]
  419988:	ldp	x19, x20, [sp, #80]
  41998c:	ldp	x21, x22, [sp, #96]
  419990:	ldp	x25, x26, [sp, #128]
  419994:	ldp	x27, x28, [sp, #144]
  419998:	add	sp, sp, #0x1b0
  41999c:	ret
  4199a0:	str	wzr, [sp, #328]
  4199a4:	mov	x1, x20
  4199a8:	mov	w0, #0xa                   	// #10
  4199ac:	bl	40ded8 <ferror@plt+0xa638>
  4199b0:	mov	w21, w19
  4199b4:	mov	x1, x20
  4199b8:	mov	w0, #0xb                   	// #11
  4199bc:	bl	40ded8 <ferror@plt+0xa638>
  4199c0:	mov	x1, x20
  4199c4:	mov	w0, #0x22                  	// #34
  4199c8:	bl	40ded8 <ferror@plt+0xa638>
  4199cc:	mov	x1, x20
  4199d0:	mov	w0, #0x23                  	// #35
  4199d4:	bl	40ded8 <ferror@plt+0xa638>
  4199d8:	mov	x1, x20
  4199dc:	mov	w0, #0x24                  	// #36
  4199e0:	bl	40ded8 <ferror@plt+0xa638>
  4199e4:	mov	x1, x20
  4199e8:	mov	w0, #0x25                  	// #37
  4199ec:	bl	40ded8 <ferror@plt+0xa638>
  4199f0:	mov	w0, w19
  4199f4:	mov	x1, x20
  4199f8:	bl	40ded8 <ferror@plt+0xa638>
  4199fc:	ubfiz	x0, x19, #3, #32
  419a00:	adrp	x19, 470000 <memcpy@GLIBC_2.17>
  419a04:	sub	x0, x0, x21
  419a08:	add	x19, x19, #0xbf0
  419a0c:	add	x0, x19, x0, lsl #4
  419a10:	ldr	x0, [x0, #32]
  419a14:	cbz	x0, 419f88 <ferror@plt+0x166e8>
  419a18:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  419a1c:	ldr	x0, [x0, #736]
  419a20:	cbz	x0, 41aa3c <ferror@plt+0x1719c>
  419a24:	ldr	x0, [sp, #208]
  419a28:	cmp	x0, x26
  419a2c:	b.cs	419934 <ferror@plt+0x16094>  // b.hs, b.nlast
  419a30:	adrp	x0, 472000 <_bfd_std_section+0x120>
  419a34:	add	x28, x0, #0x4f0
  419a38:	stp	x23, x24, [sp, #112]
  419a3c:	b	419594 <ferror@plt+0x15cf4>
  419a40:	mov	w1, #0x1                   	// #1
  419a44:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  419a48:	mov	x0, x19
  419a4c:	mov	x19, x3
  419a50:	ldr	x2, [x2, #752]
  419a54:	blr	x2
  419a58:	and	w0, w0, #0xff
  419a5c:	str	w0, [sp, #192]
  419a60:	ldr	w0, [sp, #192]
  419a64:	sub	w0, w0, #0x2
  419a68:	and	w0, w0, #0xff
  419a6c:	cmp	w0, #0x6
  419a70:	b.ls	419784 <ferror@plt+0x15ee4>  // b.plast
  419a74:	ldr	w4, [sp, #192]
  419a78:	mov	x3, x19
  419a7c:	b	419750 <ferror@plt+0x15eb0>
  419a80:	ldr	w0, [sp, #168]
  419a84:	mov	x27, #0x0                   	// #0
  419a88:	cmp	w0, #0x4
  419a8c:	b.hi	41967c <ferror@plt+0x15ddc>  // b.pmore
  419a90:	mov	w0, #0xff                  	// #255
  419a94:	str	w0, [sp, #192]
  419a98:	ldr	x0, [sp, #176]
  419a9c:	mov	w25, #0x1                   	// #1
  419aa0:	add	x19, x3, x0
  419aa4:	cmp	x19, x26
  419aa8:	b.cs	4196ec <ferror@plt+0x15e4c>  // b.hs, b.nlast
  419aac:	mov	w1, w22
  419ab0:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  419ab4:	mov	x0, x3
  419ab8:	ldr	x2, [x2, #752]
  419abc:	blr	x2
  419ac0:	str	x0, [sp, #232]
  419ac4:	cbnz	x27, 41970c <ferror@plt+0x15e6c>
  419ac8:	ldr	x0, [sp, #288]
  419acc:	ldr	x0, [x0, #48]
  419ad0:	stp	x0, xzr, [sp, #240]
  419ad4:	b	41971c <ferror@plt+0x15e7c>
  419ad8:	ldr	w0, [x28, #1680]
  419adc:	mov	x2, #0x1                   	// #1
  419ae0:	ldr	x27, [x28, #1688]
  419ae4:	b	41963c <ferror@plt+0x15d9c>
  419ae8:	mov	w1, #0x4                   	// #4
  419aec:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  419af0:	add	x5, x2, #0x2f0
  419af4:	mov	x0, x21
  419af8:	str	x5, [sp, #168]
  419afc:	ldr	x2, [x2, #752]
  419b00:	blr	x2
  419b04:	mov	x24, x0
  419b08:	mov	x0, #0xffffffff            	// #4294967295
  419b0c:	cmp	x24, x0
  419b10:	ldr	x5, [sp, #168]
  419b14:	b.ne	41a3e0 <ferror@plt+0x16b40>  // b.any
  419b18:	add	x2, x21, #0xc
  419b1c:	cmp	x2, x26
  419b20:	b.cc	41a36c <ferror@plt+0x16acc>  // b.lo, b.ul, b.last
  419b24:	cmp	x19, x26
  419b28:	b.cs	41a868 <ferror@plt+0x16fc8>  // b.hs, b.nlast
  419b2c:	sub	x1, x26, x19
  419b30:	sub	w0, w1, #0x1
  419b34:	cmp	w0, #0x7
  419b38:	b.ls	41a370 <ferror@plt+0x16ad0>  // b.plast
  419b3c:	mov	x0, #0x8                   	// #8
  419b40:	mov	x19, x2
  419b44:	str	x0, [sp, #176]
  419b48:	add	x3, x19, #0x2
  419b4c:	mov	w22, w0
  419b50:	cmp	x26, x3
  419b54:	mov	x20, #0xc                   	// #12
  419b58:	b.hi	4195f4 <ferror@plt+0x15d54>  // b.pmore
  419b5c:	nop
  419b60:	mov	x24, #0x0                   	// #0
  419b64:	str	wzr, [sp, #168]
  419b68:	b	419620 <ferror@plt+0x15d80>
  419b6c:	cbnz	x1, 41985c <ferror@plt+0x15fbc>
  419b70:	mov	w2, #0x5                   	// #5
  419b74:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  419b78:	mov	x0, #0x0                   	// #0
  419b7c:	add	x1, x1, #0x5c8
  419b80:	str	x6, [sp, #280]
  419b84:	str	x5, [sp, #296]
  419b88:	bl	403700 <dcgettext@plt>
  419b8c:	ldr	w1, [x28, #376]
  419b90:	add	x4, x28, #0x180
  419b94:	mov	x12, x0
  419b98:	adrp	x10, 447000 <warn@@Base+0x59e8>
  419b9c:	add	w2, w1, #0x1
  419ba0:	add	x10, x10, #0xd8
  419ba4:	sbfiz	x1, x1, #6, #32
  419ba8:	adrp	x11, 455000 <warn@@Base+0x139e8>
  419bac:	add	x7, x4, x1
  419bb0:	add	x11, x11, #0xd10
  419bb4:	adrp	x9, 448000 <warn@@Base+0x69e8>
  419bb8:	add	x9, x9, #0xd78
  419bbc:	and	w0, w2, #0xf
  419bc0:	mov	x3, x10
  419bc4:	mov	x2, x11
  419bc8:	mov	x1, x9
  419bcc:	stp	x7, x4, [sp, #256]
  419bd0:	str	x12, [sp, #272]
  419bd4:	str	w0, [x28, #376]
  419bd8:	add	x0, sp, #0x170
  419bdc:	bl	4030a0 <sprintf@plt>
  419be0:	ldr	x7, [sp, #256]
  419be4:	mov	x3, x23
  419be8:	add	x2, sp, #0x170
  419bec:	mov	x1, #0x40                  	// #64
  419bf0:	mov	x0, x7
  419bf4:	bl	403160 <snprintf@plt>
  419bf8:	ldr	x7, [sp, #256]
  419bfc:	ldr	x12, [sp, #272]
  419c00:	mov	x1, x7
  419c04:	mov	x0, x12
  419c08:	bl	4037a0 <printf@plt>
  419c0c:	mov	w2, #0x5                   	// #5
  419c10:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  419c14:	mov	x0, #0x0                   	// #0
  419c18:	add	x1, x1, #0x5f0
  419c1c:	bl	403700 <dcgettext@plt>
  419c20:	mov	x12, x0
  419c24:	ldr	w7, [x28, #376]
  419c28:	adrp	x0, 447000 <warn@@Base+0x59e8>
  419c2c:	ldr	x4, [sp, #264]
  419c30:	add	x10, x0, #0xd8
  419c34:	adrp	x0, 455000 <warn@@Base+0x139e8>
  419c38:	add	x11, x0, #0xd10
  419c3c:	add	w0, w7, #0x1
  419c40:	sbfiz	x7, x7, #6, #32
  419c44:	add	x7, x4, x7
  419c48:	adrp	x1, 448000 <warn@@Base+0x69e8>
  419c4c:	add	x9, x1, #0xd78
  419c50:	and	w0, w0, #0xf
  419c54:	mov	x3, x10
  419c58:	mov	x2, x11
  419c5c:	mov	x1, x9
  419c60:	str	x7, [sp, #256]
  419c64:	str	x12, [sp, #272]
  419c68:	str	w0, [x28, #376]
  419c6c:	add	x0, sp, #0x170
  419c70:	bl	4030a0 <sprintf@plt>
  419c74:	ldr	x7, [sp, #256]
  419c78:	mov	x3, x24
  419c7c:	add	x2, sp, #0x170
  419c80:	mov	x1, #0x40                  	// #64
  419c84:	mov	x0, x7
  419c88:	bl	403160 <snprintf@plt>
  419c8c:	ldr	x7, [sp, #256]
  419c90:	cmp	w22, #0x8
  419c94:	ldr	x12, [sp, #272]
  419c98:	adrp	x3, 44b000 <warn@@Base+0x99e8>
  419c9c:	add	x3, x3, #0x4d0
  419ca0:	adrp	x2, 44b000 <warn@@Base+0x99e8>
  419ca4:	add	x2, x2, #0x4d8
  419ca8:	mov	x0, x12
  419cac:	csel	x2, x3, x2, ne  // ne = any
  419cb0:	mov	x1, x7
  419cb4:	bl	4037a0 <printf@plt>
  419cb8:	mov	w2, #0x5                   	// #5
  419cbc:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  419cc0:	mov	x0, #0x0                   	// #0
  419cc4:	add	x1, x1, #0x610
  419cc8:	bl	403700 <dcgettext@plt>
  419ccc:	ldr	w1, [sp, #168]
  419cd0:	bl	4037a0 <printf@plt>
  419cd4:	mov	w2, #0x5                   	// #5
  419cd8:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  419cdc:	mov	x0, #0x0                   	// #0
  419ce0:	add	x1, x1, #0x628
  419ce4:	bl	403700 <dcgettext@plt>
  419ce8:	ldr	w7, [x28, #376]
  419cec:	adrp	x1, 447000 <warn@@Base+0x59e8>
  419cf0:	ldr	x4, [sp, #264]
  419cf4:	add	x10, x1, #0xd8
  419cf8:	adrp	x1, 455000 <warn@@Base+0x139e8>
  419cfc:	mov	x3, x10
  419d00:	add	x11, x1, #0xd10
  419d04:	add	w10, w7, #0x1
  419d08:	adrp	x1, 448000 <warn@@Base+0x69e8>
  419d0c:	sbfiz	x7, x7, #6, #32
  419d10:	add	x9, x1, #0xd78
  419d14:	add	x22, x4, x7
  419d18:	mov	x1, x9
  419d1c:	and	w4, w10, #0xf
  419d20:	mov	x9, x0
  419d24:	mov	x2, x11
  419d28:	add	x0, sp, #0x170
  419d2c:	str	x9, [sp, #256]
  419d30:	str	w4, [x28, #376]
  419d34:	bl	4030a0 <sprintf@plt>
  419d38:	ldr	x3, [sp, #232]
  419d3c:	add	x2, sp, #0x170
  419d40:	mov	x1, #0x40                  	// #64
  419d44:	mov	x0, x22
  419d48:	bl	403160 <snprintf@plt>
  419d4c:	ldr	x9, [sp, #256]
  419d50:	mov	x1, x22
  419d54:	mov	x0, x9
  419d58:	bl	4037a0 <printf@plt>
  419d5c:	mov	w2, #0x5                   	// #5
  419d60:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  419d64:	mov	x0, #0x0                   	// #0
  419d68:	add	x1, x1, #0x640
  419d6c:	bl	403700 <dcgettext@plt>
  419d70:	ldr	w1, [sp, #192]
  419d74:	bl	4037a0 <printf@plt>
  419d78:	ldr	w0, [sp, #188]
  419d7c:	ldr	x6, [sp, #280]
  419d80:	ldr	x5, [sp, #296]
  419d84:	cbnz	w0, 41a920 <ferror@plt+0x17080>
  419d88:	cbz	x27, 41985c <ferror@plt+0x15fbc>
  419d8c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  419d90:	add	x1, x1, #0x688
  419d94:	mov	w2, #0x5                   	// #5
  419d98:	mov	x0, #0x0                   	// #0
  419d9c:	str	x5, [sp, #264]
  419da0:	bl	403700 <dcgettext@plt>
  419da4:	bl	4037a0 <printf@plt>
  419da8:	mov	w2, #0x5                   	// #5
  419dac:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  419db0:	mov	x0, #0x0                   	// #0
  419db4:	add	x1, x1, #0x6a8
  419db8:	bl	403700 <dcgettext@plt>
  419dbc:	mov	x22, x0
  419dc0:	ldr	x0, [x27, #32]
  419dc4:	bl	40f118 <ferror@plt+0xb878>
  419dc8:	mov	x1, x0
  419dcc:	ldr	x0, [x27, #96]
  419dd0:	str	x1, [sp, #256]
  419dd4:	bl	40f118 <ferror@plt+0xb878>
  419dd8:	mov	x2, x0
  419ddc:	ldr	x1, [sp, #256]
  419de0:	mov	x0, x22
  419de4:	bl	4037a0 <printf@plt>
  419de8:	mov	w2, #0x5                   	// #5
  419dec:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  419df0:	mov	x0, #0x0                   	// #0
  419df4:	add	x1, x1, #0x6d8
  419df8:	bl	403700 <dcgettext@plt>
  419dfc:	mov	x22, x0
  419e00:	ldr	x0, [x27, #40]
  419e04:	bl	40f118 <ferror@plt+0xb878>
  419e08:	mov	x1, x0
  419e0c:	ldr	x0, [x27, #104]
  419e10:	str	x1, [sp, #256]
  419e14:	bl	40f118 <ferror@plt+0xb878>
  419e18:	mov	x2, x0
  419e1c:	ldr	x1, [sp, #256]
  419e20:	mov	x0, x22
  419e24:	bl	4037a0 <printf@plt>
  419e28:	mov	w2, #0x5                   	// #5
  419e2c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  419e30:	mov	x0, #0x0                   	// #0
  419e34:	add	x1, x1, #0x708
  419e38:	bl	403700 <dcgettext@plt>
  419e3c:	mov	x22, x0
  419e40:	ldr	x0, [x27, #48]
  419e44:	bl	40f118 <ferror@plt+0xb878>
  419e48:	mov	x1, x0
  419e4c:	ldr	x0, [x27, #112]
  419e50:	str	x1, [sp, #256]
  419e54:	bl	40f118 <ferror@plt+0xb878>
  419e58:	mov	x2, x0
  419e5c:	ldr	x1, [sp, #256]
  419e60:	mov	x0, x22
  419e64:	bl	4037a0 <printf@plt>
  419e68:	mov	w2, #0x5                   	// #5
  419e6c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  419e70:	mov	x0, #0x0                   	// #0
  419e74:	add	x1, x1, #0x738
  419e78:	bl	403700 <dcgettext@plt>
  419e7c:	mov	x22, x0
  419e80:	ldr	x0, [x27, #56]
  419e84:	bl	40f118 <ferror@plt+0xb878>
  419e88:	mov	x1, x0
  419e8c:	ldr	x0, [x27, #120]
  419e90:	str	x1, [sp, #256]
  419e94:	bl	40f118 <ferror@plt+0xb878>
  419e98:	mov	x2, x0
  419e9c:	ldr	x1, [sp, #256]
  419ea0:	mov	x0, x22
  419ea4:	bl	4037a0 <printf@plt>
  419ea8:	ldr	x5, [sp, #264]
  419eac:	b	41985c <ferror@plt+0x15fbc>
  419eb0:	ldr	w0, [x28, #1696]
  419eb4:	cbz	w0, 419810 <ferror@plt+0x15f70>
  419eb8:	b	41985c <ferror@plt+0x15fbc>
  419ebc:	ldr	x0, [sp, #208]
  419ec0:	add	x21, x0, x2
  419ec4:	b	419914 <ferror@plt+0x16074>
  419ec8:	mov	w1, #0x4                   	// #4
  419ecc:	ldr	x3, [x27, #752]
  419ed0:	mov	x0, x23
  419ed4:	blr	x3
  419ed8:	cmp	x0, x21
  419edc:	b.eq	41a50c <ferror@plt+0x16c6c>  // b.none
  419ee0:	add	x1, x0, x22
  419ee4:	cmp	x1, #0xe
  419ee8:	b.ls	41aaf8 <ferror@plt+0x17258>  // b.plast
  419eec:	add	x1, x0, #0x4
  419ef0:	cmp	x0, #0x0
  419ef4:	add	x23, x23, x1
  419ef8:	cset	w1, le
  419efc:	cmp	x24, x23
  419f00:	cset	w3, hi  // hi = pmore
  419f04:	orr	w1, w1, w3
  419f08:	cbnz	w1, 41ac48 <ferror@plt+0x173a8>
  419f0c:	add	w19, w19, #0x1
  419f10:	cmp	x23, x26
  419f14:	b.cc	4194c8 <ferror@plt+0x15c28>  // b.lo, b.ul, b.last
  419f18:	mov	w0, w19
  419f1c:	str	w0, [sp, #328]
  419f20:	mov	w22, w19
  419f24:	ldr	w19, [sp, #168]
  419f28:	cbz	w0, 41ab9c <ferror@plt+0x172fc>
  419f2c:	mov	w21, #0x68                  	// #104
  419f30:	umull	x21, w0, w21
  419f34:	mov	x0, x21
  419f38:	bl	4032a0 <xmalloc@plt>
  419f3c:	mov	x2, x21
  419f40:	mov	w1, #0x0                   	// #0
  419f44:	str	x0, [x28, #1424]
  419f48:	bl	403290 <memset@plt>
  419f4c:	ldr	w0, [sp, #220]
  419f50:	str	w22, [x28, #2752]
  419f54:	cbz	w0, 41abd8 <ferror@plt+0x17338>
  419f58:	mov	w0, w19
  419f5c:	mov	x1, x20
  419f60:	bl	40ded8 <ferror@plt+0xa638>
  419f64:	mov	w21, w19
  419f68:	ubfiz	x0, x19, #3, #32
  419f6c:	adrp	x19, 470000 <memcpy@GLIBC_2.17>
  419f70:	sub	x0, x0, x21
  419f74:	add	x19, x19, #0xbf0
  419f78:	add	x0, x19, x0, lsl #4
  419f7c:	ldr	x0, [x0, #32]
  419f80:	cbnz	x0, 419594 <ferror@plt+0x15cf4>
  419f84:	ldp	x23, x24, [sp, #112]
  419f88:	mov	w2, #0x5                   	// #5
  419f8c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  419f90:	mov	x0, #0x0                   	// #0
  419f94:	add	x1, x1, #0x568
  419f98:	bl	403700 <dcgettext@plt>
  419f9c:	lsl	x1, x21, #3
  419fa0:	sub	x1, x1, x21
  419fa4:	lsl	x1, x1, #4
  419fa8:	ldr	x1, [x19, x1]
  419fac:	bl	441618 <warn@@Base>
  419fb0:	mov	w0, #0x0                   	// #0
  419fb4:	ldp	x29, x30, [sp, #64]
  419fb8:	ldp	x19, x20, [sp, #80]
  419fbc:	ldp	x21, x22, [sp, #96]
  419fc0:	ldp	x25, x26, [sp, #128]
  419fc4:	ldp	x27, x28, [sp, #144]
  419fc8:	add	sp, sp, #0x1b0
  419fcc:	ret
  419fd0:	mov	w1, w22
  419fd4:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  419fd8:	mov	x0, x3
  419fdc:	ldr	x2, [x2, #752]
  419fe0:	blr	x2
  419fe4:	mov	x6, x0
  419fe8:	b	4197d0 <ferror@plt+0x15f30>
  419fec:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  419ff0:	add	x5, x2, #0x2f0
  419ff4:	mov	x0, x3
  419ff8:	add	x3, x19, #0x4
  419ffc:	ldr	x2, [x2, #752]
  41a000:	mov	w1, #0x1                   	// #1
  41a004:	str	x3, [sp, #192]
  41a008:	stp	x5, x4, [sp, #232]
  41a00c:	blr	x2
  41a010:	cmp	w0, #0x2
  41a014:	mov	x25, x0
  41a018:	ldr	x3, [sp, #192]
  41a01c:	cset	w0, eq  // eq = none
  41a020:	str	w0, [sp, #188]
  41a024:	cmp	x26, x3
  41a028:	ldp	x5, x4, [sp, #232]
  41a02c:	b.hi	4196bc <ferror@plt+0x15e1c>  // b.pmore
  41a030:	sub	x1, x26, x4
  41a034:	sub	w0, w1, #0x1
  41a038:	cmp	w0, #0x7
  41a03c:	b.ls	4196c0 <ferror@plt+0x15e20>  // b.plast
  41a040:	ldr	x0, [sp, #176]
  41a044:	str	wzr, [sp, #192]
  41a048:	add	x19, x3, x0
  41a04c:	cmp	x26, x19
  41a050:	b.hi	419aac <ferror@plt+0x1620c>  // b.pmore
  41a054:	str	xzr, [sp, #232]
  41a058:	b	419708 <ferror@plt+0x15e68>
  41a05c:	ldr	x20, [x28, #1408]
  41a060:	cbz	x20, 41a094 <ferror@plt+0x167f4>
  41a064:	nop
  41a068:	mov	x24, x20
  41a06c:	ldr	x20, [x20, #40]
  41a070:	ldr	x22, [x24, #24]
  41a074:	cbz	x22, 41a088 <ferror@plt+0x167e8>
  41a078:	mov	x0, x22
  41a07c:	ldr	x22, [x22, #24]
  41a080:	bl	403510 <free@plt>
  41a084:	cbnz	x22, 41a078 <ferror@plt+0x167d8>
  41a088:	mov	x0, x24
  41a08c:	bl	403510 <free@plt>
  41a090:	cbnz	x20, 41a068 <ferror@plt+0x167c8>
  41a094:	ldp	x1, x0, [sp, #232]
  41a098:	str	xzr, [x28, #1408]
  41a09c:	str	xzr, [x28, #1416]
  41a0a0:	cmp	x0, x1
  41a0a4:	b.ls	41a894 <ferror@plt+0x16ff4>  // b.plast
  41a0a8:	mov	x2, x0
  41a0ac:	ldr	x0, [sp, #288]
  41a0b0:	ldr	x1, [sp, #248]
  41a0b4:	ldr	x0, [x0, #48]
  41a0b8:	add	x20, x1, x2
  41a0bc:	cmp	x20, x0
  41a0c0:	b.hi	41a9d4 <ferror@plt+0x17134>  // b.pmore
  41a0c4:	ldr	x0, [sp, #288]
  41a0c8:	ldr	x2, [sp, #232]
  41a0cc:	ldr	x1, [x0, #32]
  41a0d0:	ldr	x0, [sp, #248]
  41a0d4:	add	x0, x0, x2
  41a0d8:	add	x0, x1, x0
  41a0dc:	add	x1, x1, x20
  41a0e0:	bl	40f190 <ferror@plt+0xb8f0>
  41a0e4:	cmp	x19, x21
  41a0e8:	b.cs	419914 <ferror@plt+0x16074>  // b.hs, b.nlast
  41a0ec:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41a0f0:	add	x1, x1, #0xa70
  41a0f4:	str	x1, [sp, #304]
  41a0f8:	mov	w1, #0xffffffff            	// #-1
  41a0fc:	str	w1, [sp, #296]
  41a100:	mov	w0, #0x68                  	// #104
  41a104:	ldr	w1, [sp, #216]
  41a108:	mov	x25, x19
  41a10c:	str	x27, [sp, #240]
  41a110:	mov	w24, #0x0                   	// #0
  41a114:	ldr	x27, [sp, #208]
  41a118:	str	x28, [sp, #256]
  41a11c:	umull	x0, w1, w0
  41a120:	mov	x28, x21
  41a124:	mov	x21, x23
  41a128:	mov	w22, #0x3                   	// #3
  41a12c:	str	wzr, [sp, #332]
  41a130:	str	x0, [sp, #336]
  41a134:	mov	w6, #0x1                   	// #1
  41a138:	sub	x20, x25, x27
  41a13c:	sub	w7, w6, w25
  41a140:	mov	x1, x25
  41a144:	mov	x23, #0x0                   	// #0
  41a148:	mov	w2, #0x0                   	// #0
  41a14c:	nop
  41a150:	ldrb	w0, [x1]
  41a154:	cmp	w2, #0x3f
  41a158:	add	w3, w7, w1
  41a15c:	b.hi	41a244 <ferror@plt+0x169a4>  // b.pmore
  41a160:	and	x4, x0, #0x7f
  41a164:	lsl	x5, x4, x2
  41a168:	orr	x23, x23, x5
  41a16c:	lsr	x5, x23, x2
  41a170:	cmp	x4, x5
  41a174:	csel	w6, w6, w22, eq  // eq = none
  41a178:	add	w2, w2, #0x7
  41a17c:	tbz	w0, #7, 41a250 <ferror@plt+0x169b0>
  41a180:	add	x1, x1, #0x1
  41a184:	cmp	x28, x1
  41a188:	b.hi	41a150 <ferror@plt+0x168b0>  // b.pmore
  41a18c:	add	x25, x25, w3, uxtw
  41a190:	tbz	w6, #0, 41a258 <ferror@plt+0x169b8>
  41a194:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41a198:	add	x1, x1, #0xa98
  41a19c:	mov	w2, #0x5                   	// #5
  41a1a0:	mov	x0, #0x0                   	// #0
  41a1a4:	bl	403700 <dcgettext@plt>
  41a1a8:	bl	441040 <error@@Base>
  41a1ac:	cbnz	x23, 41a278 <ferror@plt+0x169d8>
  41a1b0:	cmp	w24, #0x0
  41a1b4:	ccmp	x26, x28, #0x0, eq  // eq = none
  41a1b8:	b.eq	41a428 <ferror@plt+0x16b88>  // b.none
  41a1bc:	ldr	w0, [sp, #220]
  41a1c0:	sub	w19, w24, #0x1
  41a1c4:	cbnz	w0, 41a2a0 <ferror@plt+0x16a00>
  41a1c8:	ldr	x0, [sp, #224]
  41a1cc:	ldr	x0, [x0]
  41a1d0:	cmp	x0, x20
  41a1d4:	b.hi	41a2a0 <ferror@plt+0x16a00>  // b.pmore
  41a1d8:	adrp	x0, 470000 <memcpy@GLIBC_2.17>
  41a1dc:	ldr	w0, [x0, #3048]
  41a1e0:	cmp	w0, w24
  41a1e4:	ccmn	w0, #0x1, #0x4, le
  41a1e8:	b.ne	41a2a0 <ferror@plt+0x16a00>  // b.any
  41a1ec:	mov	w2, #0x5                   	// #5
  41a1f0:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41a1f4:	mov	x0, #0x0                   	// #0
  41a1f8:	add	x1, x1, #0x8e0
  41a1fc:	bl	403700 <dcgettext@plt>
  41a200:	mov	w1, w24
  41a204:	mov	x2, x20
  41a208:	mov	w24, w19
  41a20c:	bl	4037a0 <printf@plt>
  41a210:	tbnz	w19, #31, 41a2a8 <ferror@plt+0x16a08>
  41a214:	nop
  41a218:	ldr	x0, [sp, #224]
  41a21c:	ldr	x0, [x0]
  41a220:	cmp	x0, #0x0
  41a224:	ldr	w0, [sp, #296]
  41a228:	ccmp	w0, w24, #0x4, ne  // ne = any
  41a22c:	b.gt	41a404 <ferror@plt+0x16b64>
  41a230:	cmp	x28, x25
  41a234:	b.hi	41a134 <ferror@plt+0x16894>  // b.pmore
  41a238:	mov	x21, x28
  41a23c:	ldr	x28, [sp, #256]
  41a240:	b	419914 <ferror@plt+0x16074>
  41a244:	tst	x0, #0x7f
  41a248:	csel	w6, w6, w22, eq  // eq = none
  41a24c:	tbnz	w0, #7, 41a180 <ferror@plt+0x168e0>
  41a250:	and	w6, w6, #0xfffffffe
  41a254:	add	x25, x25, w3, uxtw
  41a258:	tbz	w6, #1, 41a1ac <ferror@plt+0x1690c>
  41a25c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41a260:	add	x1, x1, #0xab0
  41a264:	mov	w2, #0x5                   	// #5
  41a268:	mov	x0, #0x0                   	// #0
  41a26c:	bl	403700 <dcgettext@plt>
  41a270:	bl	441040 <error@@Base>
  41a274:	cbz	x23, 41a1b0 <ferror@plt+0x16910>
  41a278:	ldr	w0, [sp, #220]
  41a27c:	cbnz	w0, 41a534 <ferror@plt+0x16c94>
  41a280:	ldr	x0, [sp, #224]
  41a284:	ldr	x0, [x0]
  41a288:	cbz	x0, 41a31c <ferror@plt+0x16a7c>
  41a28c:	cmp	x0, x20
  41a290:	b.ls	41a310 <ferror@plt+0x16a70>  // b.plast
  41a294:	mov	w5, #0x0                   	// #0
  41a298:	str	wzr, [sp, #232]
  41a29c:	b	41a53c <ferror@plt+0x16c9c>
  41a2a0:	mov	w24, w19
  41a2a4:	tbz	w19, #31, 41a218 <ferror@plt+0x16978>
  41a2a8:	ldr	x0, [sp, #256]
  41a2ac:	ldr	w0, [x0, #2756]
  41a2b0:	cmp	w0, #0x2
  41a2b4:	b.hi	41a218 <ferror@plt+0x16978>  // b.pmore
  41a2b8:	mov	w2, #0x5                   	// #5
  41a2bc:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41a2c0:	mov	x0, #0x0                   	// #0
  41a2c4:	add	x1, x1, #0x900
  41a2c8:	bl	403700 <dcgettext@plt>
  41a2cc:	ldr	x1, [sp, #200]
  41a2d0:	ldr	x2, [x1, #16]
  41a2d4:	mov	x1, x20
  41a2d8:	bl	441618 <warn@@Base>
  41a2dc:	ldr	x1, [sp, #256]
  41a2e0:	ldr	w0, [x1, #2756]
  41a2e4:	add	w0, w0, #0x1
  41a2e8:	str	w0, [x1, #2756]
  41a2ec:	cmp	w0, #0x3
  41a2f0:	b.ne	41a218 <ferror@plt+0x16978>  // b.any
  41a2f4:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41a2f8:	add	x1, x1, #0x948
  41a2fc:	mov	w2, #0x5                   	// #5
  41a300:	mov	x0, #0x0                   	// #0
  41a304:	bl	403700 <dcgettext@plt>
  41a308:	bl	441618 <warn@@Base>
  41a30c:	b	41a218 <ferror@plt+0x16978>
  41a310:	ldr	w0, [sp, #296]
  41a314:	csel	w0, w0, w24, ne  // ne = any
  41a318:	str	w0, [sp, #296]
  41a31c:	adrp	x0, 470000 <memcpy@GLIBC_2.17>
  41a320:	ldr	w0, [x0, #3048]
  41a324:	cmp	w0, w24
  41a328:	cset	w1, gt
  41a32c:	cmn	w0, #0x1
  41a330:	csinc	w1, w1, wzr, ne  // ne = any
  41a334:	str	w1, [sp, #232]
  41a338:	cbz	w1, 41a9ac <ferror@plt+0x1710c>
  41a33c:	mov	w2, #0x5                   	// #5
  41a340:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41a344:	mov	x0, #0x0                   	// #0
  41a348:	add	x1, x1, #0x988
  41a34c:	bl	403700 <dcgettext@plt>
  41a350:	mov	x3, x23
  41a354:	mov	x2, x20
  41a358:	mov	w1, w24
  41a35c:	bl	4037a0 <printf@plt>
  41a360:	mov	w5, #0x1                   	// #1
  41a364:	str	w24, [sp, #332]
  41a368:	b	41a53c <ferror@plt+0x16c9c>
  41a36c:	mov	w1, #0x8                   	// #8
  41a370:	ldr	x3, [x5]
  41a374:	mov	x4, #0x8                   	// #8
  41a378:	mov	x0, x19
  41a37c:	mov	w22, w4
  41a380:	mov	x19, x2
  41a384:	stp	x5, x4, [sp, #168]
  41a388:	blr	x3
  41a38c:	add	x3, x19, #0x2
  41a390:	mov	x24, x0
  41a394:	cmp	x3, x26
  41a398:	mov	x20, #0xc                   	// #12
  41a39c:	ldr	x5, [sp, #168]
  41a3a0:	b.cc	41a3fc <ferror@plt+0x16b5c>  // b.lo, b.ul, b.last
  41a3a4:	cmp	x19, x26
  41a3a8:	b.cs	419b64 <ferror@plt+0x162c4>  // b.hs, b.nlast
  41a3ac:	sub	x1, x26, x19
  41a3b0:	str	wzr, [sp, #168]
  41a3b4:	sub	w0, w1, #0x1
  41a3b8:	cmp	w0, #0x7
  41a3bc:	b.hi	419620 <ferror@plt+0x15d80>  // b.pmore
  41a3c0:	b	419604 <ferror@plt+0x15d64>
  41a3c4:	mov	x0, x19
  41a3c8:	add	x2, sp, #0x168
  41a3cc:	add	x1, sp, #0x160
  41a3d0:	str	x3, [sp, #256]
  41a3d4:	bl	441a98 <warn@@Base+0x480>
  41a3d8:	ldr	x3, [sp, #256]
  41a3dc:	b	4197a0 <ferror@plt+0x15f00>
  41a3e0:	mov	x0, #0x4                   	// #4
  41a3e4:	str	x0, [sp, #176]
  41a3e8:	add	x3, x19, #0x2
  41a3ec:	mov	x20, x0
  41a3f0:	mov	w22, w0
  41a3f4:	cmp	x3, x26
  41a3f8:	b.cs	41a3a4 <ferror@plt+0x16b04>  // b.hs, b.nlast
  41a3fc:	mov	w1, #0x2                   	// #2
  41a400:	b	419604 <ferror@plt+0x15d64>
  41a404:	ldp	x23, x24, [sp, #112]
  41a408:	mov	w0, #0x1                   	// #1
  41a40c:	ldp	x29, x30, [sp, #64]
  41a410:	ldp	x19, x20, [sp, #80]
  41a414:	ldp	x21, x22, [sp, #96]
  41a418:	ldp	x25, x26, [sp, #128]
  41a41c:	ldp	x27, x28, [sp, #144]
  41a420:	add	sp, sp, #0x1b0
  41a424:	ret
  41a428:	mov	x0, x25
  41a42c:	cmp	x28, x25
  41a430:	b.hi	41a444 <ferror@plt+0x16ba4>  // b.pmore
  41a434:	b	41a44c <ferror@plt+0x16bac>
  41a438:	add	x0, x0, #0x1
  41a43c:	cmp	x28, x0
  41a440:	b.eq	41a238 <ferror@plt+0x16998>  // b.none
  41a444:	ldrb	w1, [x0]
  41a448:	cbz	w1, 41a438 <ferror@plt+0x16b98>
  41a44c:	cmp	x28, x0
  41a450:	b.eq	41a238 <ferror@plt+0x16998>  // b.none
  41a454:	ldr	w0, [sp, #220]
  41a458:	cbnz	w0, 41a474 <ferror@plt+0x16bd4>
  41a45c:	ldr	x0, [sp, #224]
  41a460:	ldr	x0, [x0]
  41a464:	cmp	x20, x0
  41a468:	b.cc	41a474 <ferror@plt+0x16bd4>  // b.lo, b.ul, b.last
  41a46c:	mov	w19, #0xffffffff            	// #-1
  41a470:	b	41a1d8 <ferror@plt+0x16938>
  41a474:	mov	w24, #0xffffffff            	// #-1
  41a478:	b	41a2a8 <ferror@plt+0x16a08>
  41a47c:	mov	w4, #0x0                   	// #0
  41a480:	b	419750 <ferror@plt+0x15eb0>
  41a484:	mov	w2, #0x5                   	// #5
  41a488:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41a48c:	mov	x0, #0x0                   	// #0
  41a490:	add	x1, x1, #0x7a8
  41a494:	bl	403700 <dcgettext@plt>
  41a498:	add	x19, x28, #0x180
  41a49c:	ldr	w1, [x28, #376]
  41a4a0:	mov	x20, x0
  41a4a4:	adrp	x3, 447000 <warn@@Base+0x59e8>
  41a4a8:	add	x0, sp, #0x170
  41a4ac:	add	w4, w1, #0x1
  41a4b0:	add	x3, x3, #0xd8
  41a4b4:	and	w4, w4, #0xf
  41a4b8:	sbfiz	x1, x1, #6, #32
  41a4bc:	add	x19, x19, x1
  41a4c0:	adrp	x2, 455000 <warn@@Base+0x139e8>
  41a4c4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41a4c8:	add	x2, x2, #0xd10
  41a4cc:	add	x1, x1, #0xd78
  41a4d0:	str	w4, [x28, #376]
  41a4d4:	bl	4030a0 <sprintf@plt>
  41a4d8:	add	x2, sp, #0x170
  41a4dc:	mov	x3, x23
  41a4e0:	mov	x0, x19
  41a4e4:	mov	x1, #0x40                  	// #64
  41a4e8:	bl	403160 <snprintf@plt>
  41a4ec:	ldr	w2, [sp, #168]
  41a4f0:	mov	x1, x19
  41a4f4:	mov	x0, x20
  41a4f8:	bl	441618 <warn@@Base>
  41a4fc:	b	419914 <ferror@plt+0x16074>
  41a500:	mov	w25, #0x0                   	// #0
  41a504:	str	wzr, [sp, #188]
  41a508:	b	41a040 <ferror@plt+0x167a0>
  41a50c:	add	x0, x23, #0xc
  41a510:	cmp	x26, x0
  41a514:	b.hi	41a908 <ferror@plt+0x17068>  // b.pmore
  41a518:	cmp	x25, x26
  41a51c:	b.cs	4194e4 <ferror@plt+0x15c44>  // b.hs, b.nlast
  41a520:	sub	x1, x26, x25
  41a524:	sub	w0, w1, #0x1
  41a528:	cmp	w0, #0x7
  41a52c:	b.hi	4194e4 <ferror@plt+0x15c44>  // b.pmore
  41a530:	b	41a90c <ferror@plt+0x1706c>
  41a534:	ldr	w5, [sp, #220]
  41a538:	str	wzr, [sp, #232]
  41a53c:	ldr	x0, [sp, #256]
  41a540:	ldr	x0, [x0, #1408]
  41a544:	str	x0, [sp, #280]
  41a548:	cbz	x0, 41a560 <ferror@plt+0x16cc0>
  41a54c:	ldr	x1, [x0]
  41a550:	cmp	x1, x23
  41a554:	b.eq	41a59c <ferror@plt+0x16cfc>  // b.none
  41a558:	ldr	x0, [x0, #40]
  41a55c:	cbnz	x0, 41a54c <ferror@plt+0x16cac>
  41a560:	ldr	w0, [sp, #232]
  41a564:	mov	x24, x20
  41a568:	mov	x25, x23
  41a56c:	cbnz	w0, 41ab58 <ferror@plt+0x172b8>
  41a570:	mov	w2, #0x5                   	// #5
  41a574:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41a578:	mov	x0, #0x0                   	// #0
  41a57c:	add	x1, x1, #0x9c0
  41a580:	bl	403700 <dcgettext@plt>
  41a584:	mov	x1, x24
  41a588:	mov	x2, x25
  41a58c:	bl	441618 <warn@@Base>
  41a590:	mov	w0, #0x0                   	// #0
  41a594:	ldp	x23, x24, [sp, #112]
  41a598:	b	41a40c <ferror@plt+0x16b6c>
  41a59c:	str	x0, [sp, #280]
  41a5a0:	ldr	x20, [x0, #8]
  41a5a4:	ldr	w0, [sp, #232]
  41a5a8:	cbnz	w0, 41a8d0 <ferror@plt+0x17030>
  41a5ac:	cmp	x20, #0x11
  41a5b0:	b.eq	41a8b4 <ferror@plt+0x17014>  // b.none
  41a5b4:	cmp	x20, #0x2e
  41a5b8:	ldr	x0, [sp, #256]
  41a5bc:	b.eq	41a7c8 <ferror@plt+0x16f28>  // b.none
  41a5c0:	cmp	x20, #0x3
  41a5c4:	b.eq	41a7c8 <ferror@plt+0x16f28>  // b.none
  41a5c8:	str	wzr, [x0, #1704]
  41a5cc:	ldr	x20, [x0, #1424]
  41a5d0:	cbz	x20, 41a5fc <ferror@plt+0x16d5c>
  41a5d4:	ldr	w0, [x0, #2752]
  41a5d8:	ldr	w1, [sp, #216]
  41a5dc:	cmp	w0, w1
  41a5e0:	b.ls	41a880 <ferror@plt+0x16fe0>  // b.plast
  41a5e4:	ldr	x0, [sp, #336]
  41a5e8:	add	x20, x20, x0
  41a5ec:	ldr	w1, [x20, #72]
  41a5f0:	ldr	w0, [x20, #80]
  41a5f4:	cmp	w1, w0
  41a5f8:	b.ne	41ac24 <ferror@plt+0x17384>  // b.any
  41a5fc:	ldr	x0, [sp, #280]
  41a600:	ldr	x19, [x0, #24]
  41a604:	cbz	x19, 41a7b4 <ferror@plt+0x16f14>
  41a608:	ldrb	w23, [sp, #192]
  41a60c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  41a610:	ldr	w1, [sp, #220]
  41a614:	add	x0, x0, #0xaf8
  41a618:	eor	w5, w5, #0x1
  41a61c:	stp	x0, x28, [sp, #312]
  41a620:	mov	x0, x23
  41a624:	orr	w1, w5, w1
  41a628:	mov	x23, x25
  41a62c:	mov	x25, x0
  41a630:	str	w1, [sp, #248]
  41a634:	b	41a6ac <ferror@plt+0x16e0c>
  41a638:	ldr	w0, [sp, #248]
  41a63c:	ldp	x7, x6, [x19, #8]
  41a640:	cbz	w0, 41a7d0 <ferror@plt+0x16f30>
  41a644:	ldr	x1, [sp, #176]
  41a648:	str	x1, [sp]
  41a64c:	ldr	x5, [sp, #200]
  41a650:	str	x5, [sp, #32]
  41a654:	ldr	w1, [sp, #168]
  41a658:	mov	w3, #0x20                  	// #32
  41a65c:	ldr	x5, [sp, #240]
  41a660:	mov	w0, #0x1                   	// #1
  41a664:	str	w1, [sp, #8]
  41a668:	mov	x4, x23
  41a66c:	str	x20, [sp, #16]
  41a670:	mov	x2, x6
  41a674:	str	w0, [sp, #24]
  41a678:	mov	x1, x7
  41a67c:	str	x5, [sp, #40]
  41a680:	mov	x6, x21
  41a684:	strb	w3, [sp, #48]
  41a688:	mov	x0, x28
  41a68c:	str	w24, [sp, #56]
  41a690:	mov	x3, x27
  41a694:	mov	x7, x25
  41a698:	mov	x5, x26
  41a69c:	bl	416af0 <ferror@plt+0x13250>
  41a6a0:	mov	x23, x0
  41a6a4:	ldr	x19, [x19, #24]
  41a6a8:	cbz	x19, 41a768 <ferror@plt+0x16ec8>
  41a6ac:	ldr	x28, [x19]
  41a6b0:	cbz	x28, 41a768 <ferror@plt+0x16ec8>
  41a6b4:	ldr	w0, [sp, #232]
  41a6b8:	cbz	w0, 41a638 <ferror@plt+0x16d98>
  41a6bc:	sub	x1, x23, x27
  41a6c0:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  41a6c4:	add	x0, x0, #0xa60
  41a6c8:	bl	4037a0 <printf@plt>
  41a6cc:	ldr	w0, [sp, #248]
  41a6d0:	ldp	x28, x7, [x19]
  41a6d4:	ldr	x6, [x19, #16]
  41a6d8:	cbnz	w0, 41a644 <ferror@plt+0x16da4>
  41a6dc:	cbnz	x28, 41a7d0 <ferror@plt+0x16f30>
  41a6e0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41a6e4:	add	x1, x1, #0xae8
  41a6e8:	ldr	x0, [sp, #304]
  41a6ec:	stp	x6, x7, [sp, #264]
  41a6f0:	bl	4037a0 <printf@plt>
  41a6f4:	str	x20, [sp, #16]
  41a6f8:	ldp	x6, x7, [sp, #264]
  41a6fc:	mov	x4, x23
  41a700:	ldr	x8, [sp, #200]
  41a704:	str	x8, [sp, #32]
  41a708:	ldr	x0, [sp, #176]
  41a70c:	str	x0, [sp]
  41a710:	ldr	x8, [sp, #240]
  41a714:	mov	x2, x6
  41a718:	ldr	w0, [sp, #168]
  41a71c:	mov	x1, x7
  41a720:	mov	w10, #0x20                  	// #32
  41a724:	mov	x5, x26
  41a728:	mov	x3, x27
  41a72c:	mov	x7, x25
  41a730:	mov	x6, x21
  41a734:	str	w0, [sp, #8]
  41a738:	str	wzr, [sp, #24]
  41a73c:	mov	x0, x28
  41a740:	str	x8, [sp, #40]
  41a744:	strb	w10, [sp, #48]
  41a748:	str	w24, [sp, #56]
  41a74c:	bl	416af0 <ferror@plt+0x13250>
  41a750:	mov	x23, x0
  41a754:	mov	w0, #0xa                   	// #10
  41a758:	bl	403800 <putchar@plt>
  41a75c:	ldr	x19, [x19, #24]
  41a760:	cbnz	x19, 41a6ac <ferror@plt+0x16e0c>
  41a764:	nop
  41a768:	mov	x25, x23
  41a76c:	ldr	x28, [sp, #320]
  41a770:	cbz	x20, 41a7b4 <ferror@plt+0x16f14>
  41a774:	ldr	w2, [x20, #72]
  41a778:	ldr	w1, [x20, #80]
  41a77c:	sub	w0, w2, w1
  41a780:	cmp	w0, #0x1
  41a784:	b.eq	41a9fc <ferror@plt+0x1715c>  // b.none
  41a788:	cmn	w0, #0x1
  41a78c:	b.ne	41a840 <ferror@plt+0x16fa0>  // b.any
  41a790:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41a794:	add	x1, x1, #0xac0
  41a798:	mov	w2, #0x5                   	// #5
  41a79c:	mov	x0, #0x0                   	// #0
  41a7a0:	bl	403700 <dcgettext@plt>
  41a7a4:	bl	441618 <warn@@Base>
  41a7a8:	ldr	w0, [x20, #80]
  41a7ac:	sub	w0, w0, #0x1
  41a7b0:	str	w0, [x20, #80]
  41a7b4:	ldr	x0, [sp, #280]
  41a7b8:	ldr	w0, [x0, #16]
  41a7bc:	cmp	w0, #0x0
  41a7c0:	cinc	w24, w24, ne  // ne = any
  41a7c4:	b	41a230 <ferror@plt+0x16990>
  41a7c8:	str	wzr, [x0, #1700]
  41a7cc:	b	41a5c8 <ferror@plt+0x16d28>
  41a7d0:	mov	x0, #0x2001                	// #8193
  41a7d4:	cmp	x28, x0
  41a7d8:	ldr	x1, [sp, #312]
  41a7dc:	b.eq	41a6e8 <ferror@plt+0x16e48>  // b.none
  41a7e0:	mov	w0, w28
  41a7e4:	stp	x6, x7, [sp, #264]
  41a7e8:	bl	443908 <warn@@Base+0x22f0>
  41a7ec:	mov	x1, x0
  41a7f0:	ldp	x6, x7, [sp, #264]
  41a7f4:	cbnz	x0, 41a6e8 <ferror@plt+0x16e48>
  41a7f8:	ldr	x3, [sp, #256]
  41a7fc:	mov	w2, #0x5                   	// #5
  41a800:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41a804:	add	x1, x1, #0xb20
  41a808:	add	x5, x3, #0x40
  41a80c:	stp	x5, x6, [sp, #264]
  41a810:	str	x7, [sp, #344]
  41a814:	bl	403700 <dcgettext@plt>
  41a818:	mov	x2, x0
  41a81c:	ldr	x5, [sp, #264]
  41a820:	mov	x1, #0x64                  	// #100
  41a824:	mov	x3, x28
  41a828:	mov	x0, x5
  41a82c:	bl	403160 <snprintf@plt>
  41a830:	ldp	x5, x6, [sp, #264]
  41a834:	ldr	x7, [sp, #344]
  41a838:	mov	x1, x5
  41a83c:	b	41a6e8 <ferror@plt+0x16e48>
  41a840:	cbz	w0, 41a7b4 <ferror@plt+0x16f14>
  41a844:	adrp	x3, 450000 <warn@@Base+0xe9e8>
  41a848:	add	x3, x3, #0x7f0
  41a84c:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  41a850:	adrp	x0, 452000 <warn@@Base+0x109e8>
  41a854:	add	x3, x3, #0xac8
  41a858:	add	x1, x1, #0xa88
  41a85c:	add	x0, x0, #0x700
  41a860:	mov	w2, #0xddf                 	// #3551
  41a864:	bl	4037c0 <__assert_fail@plt>
  41a868:	mov	x0, #0x8                   	// #8
  41a86c:	mov	x19, x2
  41a870:	mov	w22, w0
  41a874:	mov	x20, #0xc                   	// #12
  41a878:	str	x0, [sp, #176]
  41a87c:	b	4195e8 <ferror@plt+0x15d48>
  41a880:	ldr	x0, [sp, #280]
  41a884:	mov	x20, #0x0                   	// #0
  41a888:	ldr	x19, [x0, #24]
  41a88c:	cbnz	x19, 41a608 <ferror@plt+0x16d68>
  41a890:	b	41a7b4 <ferror@plt+0x16f14>
  41a894:	mov	w2, #0x5                   	// #5
  41a898:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41a89c:	mov	x0, #0x0                   	// #0
  41a8a0:	add	x1, x1, #0x830
  41a8a4:	bl	403700 <dcgettext@plt>
  41a8a8:	ldp	x1, x2, [sp, #232]
  41a8ac:	bl	441618 <warn@@Base>
  41a8b0:	b	41a0e4 <ferror@plt+0x16844>
  41a8b4:	ldr	x1, [sp, #256]
  41a8b8:	mov	w0, #0x1                   	// #1
  41a8bc:	str	w0, [x1, #1704]
  41a8c0:	ldr	w0, [sp, #220]
  41a8c4:	str	w0, [x1, #1708]
  41a8c8:	mov	x0, x1
  41a8cc:	b	41a5cc <ferror@plt+0x16d2c>
  41a8d0:	mov	w0, w20
  41a8d4:	str	w5, [sp, #248]
  41a8d8:	bl	443118 <warn@@Base+0x1b00>
  41a8dc:	mov	x1, x0
  41a8e0:	ldr	w5, [sp, #248]
  41a8e4:	cbz	x0, 41ab08 <ferror@plt+0x17268>
  41a8e8:	adrp	x0, 447000 <warn@@Base+0x59e8>
  41a8ec:	add	x0, x0, #0x3a8
  41a8f0:	str	w5, [sp, #248]
  41a8f4:	bl	4037a0 <printf@plt>
  41a8f8:	ldr	x0, [sp, #280]
  41a8fc:	ldr	w5, [sp, #248]
  41a900:	ldr	x20, [x0, #8]
  41a904:	b	41a5ac <ferror@plt+0x16d0c>
  41a908:	mov	w1, #0x8                   	// #8
  41a90c:	ldr	x3, [x27, #752]
  41a910:	mov	x0, x25
  41a914:	blr	x3
  41a918:	add	x1, x0, #0xc
  41a91c:	b	419ef0 <ferror@plt+0x16650>
  41a920:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41a924:	mov	w2, #0x5                   	// #5
  41a928:	add	x1, x1, #0x658
  41a92c:	mov	x0, #0x0                   	// #0
  41a930:	stp	x6, x5, [sp, #256]
  41a934:	bl	403700 <dcgettext@plt>
  41a938:	mov	x22, x0
  41a93c:	ldp	x3, x4, [sp, #352]
  41a940:	ldp	x6, x5, [sp, #256]
  41a944:	cbnz	x3, 41aab0 <ferror@plt+0x17210>
  41a948:	mov	x3, x4
  41a94c:	add	x0, sp, #0x170
  41a950:	adrp	x2, 449000 <warn@@Base+0x79e8>
  41a954:	mov	x1, #0x40                  	// #64
  41a958:	add	x2, x2, #0x638
  41a95c:	bl	403160 <snprintf@plt>
  41a960:	ldp	x6, x5, [sp, #256]
  41a964:	add	x1, sp, #0x170
  41a968:	mov	x0, x22
  41a96c:	stp	x6, x5, [sp, #256]
  41a970:	bl	4037a0 <printf@plt>
  41a974:	mov	w2, #0x5                   	// #5
  41a978:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41a97c:	mov	x0, #0x0                   	// #0
  41a980:	add	x1, x1, #0x670
  41a984:	bl	403700 <dcgettext@plt>
  41a988:	mov	x22, x0
  41a98c:	ldr	x6, [sp, #256]
  41a990:	mov	x0, x6
  41a994:	bl	40f118 <ferror@plt+0xb878>
  41a998:	mov	x1, x0
  41a99c:	mov	x0, x22
  41a9a0:	bl	4037a0 <printf@plt>
  41a9a4:	ldr	x5, [sp, #264]
  41a9a8:	b	419d88 <ferror@plt+0x164e8>
  41a9ac:	ldr	w1, [sp, #332]
  41a9b0:	cmp	w0, w1
  41a9b4:	b.gt	41ab70 <ferror@plt+0x172d0>
  41a9b8:	mov	w5, #0x0                   	// #0
  41a9bc:	str	w24, [sp, #332]
  41a9c0:	b	41a53c <ferror@plt+0x16c9c>
  41a9c4:	mov	w0, #0xa                   	// #10
  41a9c8:	bl	403800 <putchar@plt>
  41a9cc:	mov	w0, #0x1                   	// #1
  41a9d0:	b	41a40c <ferror@plt+0x16b6c>
  41a9d4:	mov	w2, #0x5                   	// #5
  41a9d8:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41a9dc:	mov	x0, #0x0                   	// #0
  41a9e0:	add	x1, x1, #0x888
  41a9e4:	bl	403700 <dcgettext@plt>
  41a9e8:	ldr	x1, [sp, #288]
  41a9ec:	ldr	x2, [x1, #48]
  41a9f0:	mov	x1, x20
  41a9f4:	bl	441618 <warn@@Base>
  41a9f8:	b	41a0e4 <ferror@plt+0x16844>
  41a9fc:	ldr	x3, [x20, #56]
  41aa00:	mov	x5, #0xffffffffffffffff    	// #-1
  41aa04:	add	w0, w1, #0x1
  41aa08:	cmp	w0, w2
  41aa0c:	str	x5, [x3, w1, uxtw #3]
  41aa10:	str	w0, [x20, #80]
  41aa14:	b.eq	41a7b4 <ferror@plt+0x16f14>  // b.none
  41aa18:	adrp	x3, 450000 <warn@@Base+0xe9e8>
  41aa1c:	add	x3, x3, #0x7f0
  41aa20:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  41aa24:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  41aa28:	add	x3, x3, #0xac8
  41aa2c:	add	x1, x1, #0xa88
  41aa30:	add	x0, x0, #0xa80
  41aa34:	mov	w2, #0xdd2                 	// #3538
  41aa38:	bl	4037c0 <__assert_fail@plt>
  41aa3c:	ldr	x0, [sp, #200]
  41aa40:	add	x1, x0, #0x18
  41aa44:	add	x0, x0, #0x10
  41aa48:	bl	40e8e8 <ferror@plt+0xb048>
  41aa4c:	b	419a24 <ferror@plt+0x16184>
  41aa50:	mov	w2, #0x5                   	// #5
  41aa54:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41aa58:	mov	x0, #0x0                   	// #0
  41aa5c:	add	x1, x1, #0x768
  41aa60:	bl	403700 <dcgettext@plt>
  41aa64:	mov	x19, x0
  41aa68:	ldr	x1, [sp, #200]
  41aa6c:	mov	x0, x24
  41aa70:	ldr	x20, [x1, #16]
  41aa74:	ldr	w1, [sp, #216]
  41aa78:	str	w1, [sp, #328]
  41aa7c:	bl	40f118 <ferror@plt+0xb878>
  41aa80:	mov	x3, x0
  41aa84:	mov	x2, x23
  41aa88:	mov	x1, x20
  41aa8c:	mov	x0, x19
  41aa90:	bl	441618 <warn@@Base>
  41aa94:	b	419928 <ferror@plt+0x16088>
  41aa98:	ldr	w0, [x28, #1696]
  41aa9c:	ldr	w1, [sp, #188]
  41aaa0:	orr	w0, w1, w0
  41aaa4:	cbz	w0, 419964 <ferror@plt+0x160c4>
  41aaa8:	mov	w0, #0x1                   	// #1
  41aaac:	b	419984 <ferror@plt+0x160e4>
  41aab0:	mov	x1, #0x40                  	// #64
  41aab4:	add	x0, sp, #0x170
  41aab8:	adrp	x2, 449000 <warn@@Base+0x79e8>
  41aabc:	add	x2, x2, #0x638
  41aac0:	stp	x4, x6, [sp, #256]
  41aac4:	str	x5, [sp, #272]
  41aac8:	bl	403160 <snprintf@plt>
  41aacc:	ldr	x4, [sp, #256]
  41aad0:	mov	w1, #0x40                  	// #64
  41aad4:	adrp	x2, 449000 <warn@@Base+0x79e8>
  41aad8:	sub	w1, w1, w0
  41aadc:	mov	x3, x4
  41aae0:	add	x4, sp, #0x170
  41aae4:	add	x2, x2, #0x640
  41aae8:	add	x0, x4, w0, sxtw
  41aaec:	bl	403160 <snprintf@plt>
  41aaf0:	ldp	x6, x5, [sp, #264]
  41aaf4:	b	41a964 <ferror@plt+0x170c4>
  41aaf8:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41aafc:	mov	x24, x0
  41ab00:	add	x1, x1, #0x500
  41ab04:	b	4194f0 <ferror@plt+0x15c50>
  41ab08:	str	w5, [sp, #248]
  41ab0c:	mov	x1, #0xffffffffffffbf80    	// #-16512
  41ab10:	add	x2, x20, x1
  41ab14:	mov	x1, #0xbf7f                	// #49023
  41ab18:	cmp	x2, x1
  41ab1c:	b.hi	41abc8 <ferror@plt+0x17328>  // b.pmore
  41ab20:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41ab24:	add	x1, x1, #0x140
  41ab28:	mov	w2, #0x5                   	// #5
  41ab2c:	ldr	x3, [sp, #256]
  41ab30:	add	x23, x3, #0x5a0
  41ab34:	bl	403700 <dcgettext@plt>
  41ab38:	mov	x2, x0
  41ab3c:	mov	x1, #0x64                  	// #100
  41ab40:	mov	x3, x20
  41ab44:	mov	x0, x23
  41ab48:	bl	403160 <snprintf@plt>
  41ab4c:	ldr	w5, [sp, #248]
  41ab50:	mov	x1, x23
  41ab54:	b	41a8e8 <ferror@plt+0x17048>
  41ab58:	mov	w0, #0xa                   	// #10
  41ab5c:	bl	403800 <putchar@plt>
  41ab60:	adrp	x0, 471000 <_sch_istable+0x1478>
  41ab64:	ldr	x0, [x0, #3800]
  41ab68:	bl	4035f0 <fflush@plt>
  41ab6c:	b	41a570 <ferror@plt+0x16cd0>
  41ab70:	mov	w2, #0x5                   	// #5
  41ab74:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41ab78:	mov	x0, #0x0                   	// #0
  41ab7c:	add	x1, x1, #0x9a8
  41ab80:	bl	403700 <dcgettext@plt>
  41ab84:	mov	x2, x20
  41ab88:	mov	w1, w24
  41ab8c:	bl	4037a0 <printf@plt>
  41ab90:	str	w24, [sp, #332]
  41ab94:	mov	w5, #0x0                   	// #0
  41ab98:	b	41a53c <ferror@plt+0x16c9c>
  41ab9c:	mov	w2, #0x5                   	// #5
  41aba0:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41aba4:	mov	x0, #0x0                   	// #0
  41aba8:	add	x1, x1, #0x4e0
  41abac:	bl	403700 <dcgettext@plt>
  41abb0:	ldr	x1, [sp, #200]
  41abb4:	ldr	x1, [x1, #16]
  41abb8:	bl	441040 <error@@Base>
  41abbc:	mov	w0, #0x0                   	// #0
  41abc0:	ldp	x23, x24, [sp, #112]
  41abc4:	b	41a40c <ferror@plt+0x16b6c>
  41abc8:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41abcc:	mov	w2, #0x5                   	// #5
  41abd0:	add	x1, x1, #0x158
  41abd4:	b	41ab2c <ferror@plt+0x1728c>
  41abd8:	ldp	x23, x24, [sp, #112]
  41abdc:	b	4199a4 <ferror@plt+0x16104>
  41abe0:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41abe4:	add	x5, x2, #0x2f0
  41abe8:	mov	x0, x3
  41abec:	add	x3, x19, #0x4
  41abf0:	ldr	x2, [x2, #752]
  41abf4:	str	x3, [sp, #192]
  41abf8:	stp	x5, x4, [sp, #232]
  41abfc:	blr	x2
  41ac00:	cmp	w0, #0x2
  41ac04:	ldr	x3, [sp, #192]
  41ac08:	mov	x25, x0
  41ac0c:	cset	w0, eq  // eq = none
  41ac10:	str	w0, [sp, #188]
  41ac14:	cmp	x26, x3
  41ac18:	ldp	x5, x4, [sp, #232]
  41ac1c:	b.ls	41a040 <ferror@plt+0x167a0>  // b.plast
  41ac20:	b	4196bc <ferror@plt+0x15e1c>
  41ac24:	adrp	x3, 450000 <warn@@Base+0xe9e8>
  41ac28:	add	x3, x3, #0x7f0
  41ac2c:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  41ac30:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  41ac34:	add	x3, x3, #0xac8
  41ac38:	add	x1, x1, #0xa88
  41ac3c:	add	x0, x0, #0xa10
  41ac40:	mov	w2, #0xdad                 	// #3501
  41ac44:	bl	4037c0 <__assert_fail@plt>
  41ac48:	mov	x24, x0
  41ac4c:	b	4194e8 <ferror@plt+0x15c48>
  41ac50:	ldr	w2, [x0, #56]
  41ac54:	mov	w4, #0x1                   	// #1
  41ac58:	mov	w3, #0x0                   	// #0
  41ac5c:	b	419428 <ferror@plt+0x15b88>
  41ac60:	ldr	w2, [x0, #56]
  41ac64:	mov	w4, #0x0                   	// #0
  41ac68:	mov	w3, #0x0                   	// #0
  41ac6c:	b	419428 <ferror@plt+0x15b88>
  41ac70:	stp	x29, x30, [sp, #-48]!
  41ac74:	mov	x29, sp
  41ac78:	stp	x19, x20, [sp, #16]
  41ac7c:	adrp	x19, 472000 <_bfd_std_section+0x120>
  41ac80:	add	x19, x19, #0x4f0
  41ac84:	stp	x21, x22, [sp, #32]
  41ac88:	ldr	w21, [x19, #1696]
  41ac8c:	cmn	w21, #0x1
  41ac90:	b.eq	41ad00 <ferror@plt+0x17460>  // b.none
  41ac94:	cbz	w21, 41acac <ferror@plt+0x1740c>
  41ac98:	mov	w0, w21
  41ac9c:	ldp	x19, x20, [sp, #16]
  41aca0:	ldp	x21, x22, [sp, #32]
  41aca4:	ldp	x29, x30, [sp], #48
  41aca8:	ret
  41acac:	adrp	x22, 470000 <memcpy@GLIBC_2.17>
  41acb0:	add	x22, x22, #0xbe8
  41acb4:	mov	x20, x0
  41acb8:	ldr	w0, [x22, #4]
  41acbc:	cmn	w0, #0x1
  41acc0:	b.eq	41ad78 <ferror@plt+0x174d8>  // b.none
  41acc4:	mov	x1, x20
  41acc8:	mov	w0, #0x3                   	// #3
  41accc:	bl	40ded8 <ferror@plt+0xa638>
  41acd0:	cbnz	w0, 41ad18 <ferror@plt+0x17478>
  41acd4:	mov	x1, x20
  41acd8:	mov	w0, #0x1b                  	// #27
  41acdc:	bl	40ded8 <ferror@plt+0xa638>
  41ace0:	cbnz	w0, 41ad50 <ferror@plt+0x174b0>
  41ace4:	mov	w0, #0xffffffff            	// #-1
  41ace8:	str	w0, [x19, #1696]
  41acec:	mov	w0, w21
  41acf0:	ldp	x19, x20, [sp, #16]
  41acf4:	ldp	x21, x22, [sp, #32]
  41acf8:	ldp	x29, x30, [sp], #48
  41acfc:	ret
  41ad00:	mov	w21, #0x0                   	// #0
  41ad04:	mov	w0, w21
  41ad08:	ldp	x19, x20, [sp, #16]
  41ad0c:	ldp	x21, x22, [sp, #32]
  41ad10:	ldp	x29, x30, [sp], #48
  41ad14:	ret
  41ad18:	adrp	x0, 470000 <memcpy@GLIBC_2.17>
  41ad1c:	mov	x1, x20
  41ad20:	add	x0, x0, #0xd40
  41ad24:	mov	w4, #0x0                   	// #0
  41ad28:	mov	w3, #0x1                   	// #1
  41ad2c:	mov	w2, #0x0                   	// #0
  41ad30:	bl	419428 <ferror@plt+0x15b88>
  41ad34:	cbz	w0, 41acd4 <ferror@plt+0x17434>
  41ad38:	ldr	w21, [x19, #1696]
  41ad3c:	mov	w0, w21
  41ad40:	ldp	x19, x20, [sp, #16]
  41ad44:	ldp	x21, x22, [sp, #32]
  41ad48:	ldp	x29, x30, [sp], #48
  41ad4c:	ret
  41ad50:	adrp	x0, 471000 <_sch_istable+0x1478>
  41ad54:	mov	x1, x20
  41ad58:	add	x0, x0, #0x7c0
  41ad5c:	mov	w4, #0x0                   	// #0
  41ad60:	mov	w3, #0x1                   	// #1
  41ad64:	mov	w2, #0x1c                  	// #28
  41ad68:	bl	419428 <ferror@plt+0x15b88>
  41ad6c:	cbz	w0, 41ace4 <ferror@plt+0x17444>
  41ad70:	ldr	w21, [x19, #1696]
  41ad74:	b	41ad3c <ferror@plt+0x1749c>
  41ad78:	mov	w2, #0x1                   	// #1
  41ad7c:	mov	x1, x20
  41ad80:	mov	w0, #0x26                  	// #38
  41ad84:	str	w2, [x22, #4]
  41ad88:	bl	40ded8 <ferror@plt+0xa638>
  41ad8c:	cbnz	w0, 41adbc <ferror@plt+0x1751c>
  41ad90:	mov	x1, x20
  41ad94:	mov	w0, #0x27                  	// #39
  41ad98:	bl	40ded8 <ferror@plt+0xa638>
  41ad9c:	cbz	w0, 41acc4 <ferror@plt+0x17424>
  41ada0:	adrp	x0, 471000 <_sch_istable+0x1478>
  41ada4:	mov	w1, #0x0                   	// #0
  41ada8:	add	x0, x0, #0xd00
  41adac:	bl	4125a0 <ferror@plt+0xed00>
  41adb0:	cbnz	w0, 41acc4 <ferror@plt+0x17424>
  41adb4:	str	wzr, [x22, #4]
  41adb8:	b	41acc4 <ferror@plt+0x17424>
  41adbc:	adrp	x0, 471000 <_sch_istable+0x1478>
  41adc0:	mov	w1, #0x0                   	// #0
  41adc4:	add	x0, x0, #0xc90
  41adc8:	bl	4125a0 <ferror@plt+0xed00>
  41adcc:	cbnz	w0, 41ad90 <ferror@plt+0x174f0>
  41add0:	str	wzr, [x22, #4]
  41add4:	b	41ad90 <ferror@plt+0x174f0>
  41add8:	stp	x29, x30, [sp, #-224]!
  41addc:	mov	x2, x0
  41ade0:	mov	x29, sp
  41ade4:	str	x0, [sp, #136]
  41ade8:	mov	x0, x1
  41adec:	ldr	x1, [x2, #48]
  41adf0:	cbz	x1, 41b258 <ferror@plt+0x179b8>
  41adf4:	bl	41ac70 <ferror@plt+0x173d0>
  41adf8:	cbz	w0, 41ae38 <ferror@plt+0x17598>
  41adfc:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  41ae00:	stp	x19, x20, [sp, #16]
  41ae04:	ldr	w0, [x0, #676]
  41ae08:	cbz	w0, 41ae64 <ferror@plt+0x175c4>
  41ae0c:	ldr	x19, [sp, #136]
  41ae10:	ldr	x0, [x19, #24]
  41ae14:	cbz	x0, 41ae64 <ferror@plt+0x175c4>
  41ae18:	mov	w2, #0x5                   	// #5
  41ae1c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41ae20:	mov	x0, #0x0                   	// #0
  41ae24:	add	x1, x1, #0xd28
  41ae28:	bl	403700 <dcgettext@plt>
  41ae2c:	ldp	x1, x2, [x19, #16]
  41ae30:	bl	4037a0 <printf@plt>
  41ae34:	b	41ae84 <ferror@plt+0x175e4>
  41ae38:	mov	w2, #0x5                   	// #5
  41ae3c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41ae40:	mov	x0, #0x0                   	// #0
  41ae44:	add	x1, x1, #0xae8
  41ae48:	bl	403700 <dcgettext@plt>
  41ae4c:	ldr	x1, [sp, #136]
  41ae50:	ldr	x1, [x1, #16]
  41ae54:	bl	441618 <warn@@Base>
  41ae58:	mov	w0, #0x0                   	// #0
  41ae5c:	ldp	x29, x30, [sp], #224
  41ae60:	ret
  41ae64:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41ae68:	mov	w2, #0x5                   	// #5
  41ae6c:	add	x1, x1, #0xd58
  41ae70:	mov	x0, #0x0                   	// #0
  41ae74:	bl	403700 <dcgettext@plt>
  41ae78:	ldr	x1, [sp, #136]
  41ae7c:	ldr	x1, [x1, #16]
  41ae80:	bl	4037a0 <printf@plt>
  41ae84:	adrp	x20, 472000 <_bfd_std_section+0x120>
  41ae88:	add	x20, x20, #0x4f0
  41ae8c:	mov	x1, #0x8                   	// #8
  41ae90:	ldr	w0, [x20, #1696]
  41ae94:	add	w0, w0, #0x1
  41ae98:	bl	403840 <xcalloc@plt>
  41ae9c:	ldr	w2, [x20, #1696]
  41aea0:	str	x0, [sp, #144]
  41aea4:	cbz	w2, 41b284 <ferror@plt+0x179e4>
  41aea8:	stp	x21, x22, [sp, #32]
  41aeac:	mov	w22, #0x0                   	// #0
  41aeb0:	mov	w21, #0x0                   	// #0
  41aeb4:	stp	x23, x24, [sp, #48]
  41aeb8:	mov	x23, #0x0                   	// #0
  41aebc:	stp	x25, x26, [sp, #64]
  41aec0:	mov	w26, #0x68                  	// #104
  41aec4:	mov	x25, #0xffffffff            	// #4294967295
  41aec8:	stp	x27, x28, [sp, #80]
  41aecc:	adrp	x27, 44b000 <warn@@Base+0x99e8>
  41aed0:	add	x27, x27, #0xb40
  41aed4:	b	41aef8 <ferror@plt+0x17658>
  41aed8:	ldr	x0, [sp, #144]
  41aedc:	add	w23, w22, #0x1
  41aee0:	mov	x22, x23
  41aee4:	add	x24, x0, w23, uxtw #3
  41aee8:	str	x19, [x0, x1]
  41aeec:	add	w21, w21, #0x1
  41aef0:	cmp	w21, w2
  41aef4:	b.cs	41af54 <ferror@plt+0x176b4>  // b.hs, b.nlast
  41aef8:	ldr	x19, [x20, #1424]
  41aefc:	lsl	x1, x23, #3
  41af00:	ldr	x0, [sp, #144]
  41af04:	umaddl	x19, w21, w26, x19
  41af08:	add	x24, x0, x1
  41af0c:	ldr	x0, [x19, #32]
  41af10:	cmp	x0, x25
  41af14:	b.eq	41aeec <ferror@plt+0x1764c>  // b.none
  41af18:	ldr	x3, [sp, #136]
  41af1c:	ldr	x3, [x3, #48]
  41af20:	cmp	x0, x3
  41af24:	b.cc	41aed8 <ferror@plt+0x17638>  // b.lo, b.ul, b.last
  41af28:	mov	x1, x27
  41af2c:	mov	w2, #0x5                   	// #5
  41af30:	mov	x0, #0x0                   	// #0
  41af34:	bl	403700 <dcgettext@plt>
  41af38:	ldr	x1, [x19, #32]
  41af3c:	mov	w2, w21
  41af40:	add	w21, w21, #0x1
  41af44:	bl	441618 <warn@@Base>
  41af48:	ldr	w2, [x20, #1696]
  41af4c:	cmp	w21, w2
  41af50:	b.cc	41aef8 <ferror@plt+0x17658>  // b.lo, b.ul, b.last
  41af54:	mov	x0, #0x68                  	// #104
  41af58:	bl	4032a0 <xmalloc@plt>
  41af5c:	mov	x4, x0
  41af60:	str	x4, [x24]
  41af64:	ldp	x0, x19, [sp, #136]
  41af68:	adrp	x3, 40c000 <ferror@plt+0x8760>
  41af6c:	mov	x1, x23
  41af70:	add	x3, x3, #0xd30
  41af74:	mov	x2, #0x8                   	// #8
  41af78:	ldr	x5, [x0, #48]
  41af7c:	str	x5, [x4, #32]
  41af80:	mov	x0, x19
  41af84:	bl	4030f0 <qsort@plt>
  41af88:	cbz	w22, 41b170 <ferror@plt+0x178d0>
  41af8c:	sub	w22, w22, #0x1
  41af90:	add	x0, x19, #0x8
  41af94:	adrp	x2, 44b000 <warn@@Base+0x99e8>
  41af98:	adrp	x1, 447000 <warn@@Base+0x59e8>
  41af9c:	add	x0, x0, w22, uxtw #3
  41afa0:	str	x0, [sp, #152]
  41afa4:	add	x0, x2, #0xb78
  41afa8:	str	x0, [sp, #160]
  41afac:	add	x0, x1, #0xd8
  41afb0:	adrp	x26, 455000 <warn@@Base+0x139e8>
  41afb4:	adrp	x23, 44b000 <warn@@Base+0x99e8>
  41afb8:	adrp	x22, 44a000 <warn@@Base+0x89e8>
  41afbc:	add	x26, x26, #0xd10
  41afc0:	add	x23, x23, #0xbb0
  41afc4:	add	x22, x22, #0x4c8
  41afc8:	str	x0, [sp, #184]
  41afcc:	adrp	x0, 448000 <warn@@Base+0x69e8>
  41afd0:	add	x0, x0, #0xd78
  41afd4:	str	x19, [sp, #112]
  41afd8:	str	x0, [sp, #176]
  41afdc:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  41afe0:	add	x0, x0, #0xba0
  41afe4:	str	x0, [sp, #168]
  41afe8:	ldr	x28, [sp, #112]
  41afec:	mov	w2, #0x5                   	// #5
  41aff0:	ldr	x1, [sp, #160]
  41aff4:	mov	x0, #0x0                   	// #0
  41aff8:	ldr	x3, [x28]
  41affc:	add	x24, x20, #0x180
  41b000:	ldr	w19, [x3]
  41b004:	bl	403700 <dcgettext@plt>
  41b008:	ldr	x1, [x28]
  41b00c:	mov	x27, x0
  41b010:	ldr	w21, [x20, #376]
  41b014:	mov	x2, x26
  41b018:	add	x0, sp, #0xc0
  41b01c:	ldr	x25, [x1, #16]
  41b020:	add	w4, w21, #0x1
  41b024:	ldp	x1, x3, [sp, #176]
  41b028:	and	w4, w4, #0xf
  41b02c:	str	w4, [x20, #376]
  41b030:	sbfiz	x21, x21, #6, #32
  41b034:	add	x21, x24, x21
  41b038:	bl	4030a0 <sprintf@plt>
  41b03c:	mov	x3, x25
  41b040:	add	x2, sp, #0xc0
  41b044:	mov	x0, x21
  41b048:	mov	x1, #0x40                  	// #64
  41b04c:	bl	403160 <snprintf@plt>
  41b050:	mov	x1, x21
  41b054:	mov	x0, x27
  41b058:	bl	4037a0 <printf@plt>
  41b05c:	ldr	x1, [sp, #168]
  41b060:	mov	w2, #0x5                   	// #5
  41b064:	mov	x0, #0x0                   	// #0
  41b068:	bl	403700 <dcgettext@plt>
  41b06c:	bl	4037a0 <printf@plt>
  41b070:	ldp	x1, x0, [x28]
  41b074:	ldr	x5, [x1, #32]
  41b078:	ldr	x1, [sp, #136]
  41b07c:	ldr	x0, [x0, #32]
  41b080:	ldr	x21, [x1, #32]
  41b084:	add	x25, x21, x5
  41b088:	add	x21, x21, x0
  41b08c:	cmp	x25, x21
  41b090:	b.cs	41b158 <ferror@plt+0x178b8>  // b.hs, b.nlast
  41b094:	cmp	w19, #0x8
  41b098:	mov	w0, #0x8                   	// #8
  41b09c:	csel	w1, w19, w0, ls  // ls = plast
  41b0a0:	mov	w2, w19
  41b0a4:	sub	w0, w0, w1
  41b0a8:	lsl	w0, w0, #1
  41b0ac:	stp	x0, x2, [sp, #96]
  41b0b0:	cbnz	w19, 41b1a0 <ferror@plt+0x17900>
  41b0b4:	adrp	x7, 475000 <_bfd_std_section+0x3120>
  41b0b8:	adrp	x27, 448000 <warn@@Base+0x69e8>
  41b0bc:	add	x28, x7, #0x2f0
  41b0c0:	add	x27, x27, #0xff0
  41b0c4:	str	x24, [sp, #104]
  41b0c8:	ldr	x2, [x28]
  41b0cc:	mov	w1, #0x0                   	// #0
  41b0d0:	mov	x0, x25
  41b0d4:	blr	x2
  41b0d8:	mov	x3, x0
  41b0dc:	mov	w2, #0x5                   	// #5
  41b0e0:	mov	x1, x23
  41b0e4:	mov	x0, #0x0                   	// #0
  41b0e8:	str	x3, [sp, #96]
  41b0ec:	bl	403700 <dcgettext@plt>
  41b0f0:	mov	w1, w19
  41b0f4:	bl	4037a0 <printf@plt>
  41b0f8:	ldr	w4, [x20, #376]
  41b0fc:	mov	x2, x26
  41b100:	ldr	x3, [sp, #104]
  41b104:	add	w6, w4, #0x1
  41b108:	and	w6, w6, #0xf
  41b10c:	sbfiz	x4, x4, #6, #32
  41b110:	add	x24, x3, x4
  41b114:	mov	x1, x27
  41b118:	add	x0, sp, #0xc0
  41b11c:	str	w6, [x20, #376]
  41b120:	bl	4030a0 <sprintf@plt>
  41b124:	add	w19, w19, #0x1
  41b128:	ldr	x3, [sp, #96]
  41b12c:	add	x2, sp, #0xc0
  41b130:	mov	x1, #0x40                  	// #64
  41b134:	mov	x0, x24
  41b138:	bl	403160 <snprintf@plt>
  41b13c:	mov	x1, x24
  41b140:	mov	x0, x22
  41b144:	bl	4037a0 <printf@plt>
  41b148:	mov	w0, #0xa                   	// #10
  41b14c:	bl	403800 <putchar@plt>
  41b150:	cmp	x25, x21
  41b154:	b.cc	41b0c8 <ferror@plt+0x17828>  // b.lo, b.ul, b.last
  41b158:	ldr	x0, [sp, #112]
  41b15c:	ldr	x1, [sp, #152]
  41b160:	add	x0, x0, #0x8
  41b164:	str	x0, [sp, #112]
  41b168:	cmp	x1, x0
  41b16c:	b.ne	41afe8 <ferror@plt+0x17748>  // b.any
  41b170:	ldp	x21, x22, [sp, #32]
  41b174:	ldp	x23, x24, [sp, #48]
  41b178:	ldp	x25, x26, [sp, #64]
  41b17c:	ldp	x27, x28, [sp, #80]
  41b180:	mov	w0, #0xa                   	// #10
  41b184:	bl	403800 <putchar@plt>
  41b188:	ldr	x0, [sp, #144]
  41b18c:	bl	403510 <free@plt>
  41b190:	mov	w0, #0x1                   	// #1
  41b194:	ldp	x19, x20, [sp, #16]
  41b198:	ldp	x29, x30, [sp], #224
  41b19c:	ret
  41b1a0:	adrp	x7, 475000 <_bfd_std_section+0x3120>
  41b1a4:	add	x28, x7, #0x2f0
  41b1a8:	adrp	x27, 448000 <warn@@Base+0x69e8>
  41b1ac:	add	x0, x27, #0xfe0
  41b1b0:	stp	x24, x0, [sp, #120]
  41b1b4:	mov	w24, #0x0                   	// #0
  41b1b8:	mov	w1, w19
  41b1bc:	ldr	x2, [x28]
  41b1c0:	mov	x0, x25
  41b1c4:	ldr	x3, [sp, #104]
  41b1c8:	add	x25, x25, x3
  41b1cc:	blr	x2
  41b1d0:	mov	x27, x0
  41b1d4:	mov	w2, #0x5                   	// #5
  41b1d8:	mov	x1, x23
  41b1dc:	mov	x0, #0x0                   	// #0
  41b1e0:	bl	403700 <dcgettext@plt>
  41b1e4:	mov	w1, w24
  41b1e8:	bl	4037a0 <printf@plt>
  41b1ec:	ldp	x5, x2, [sp, #120]
  41b1f0:	mov	x3, x27
  41b1f4:	ldr	w4, [x20, #376]
  41b1f8:	mov	x1, #0x40                  	// #64
  41b1fc:	add	w24, w24, #0x1
  41b200:	add	w0, w4, #0x1
  41b204:	sbfiz	x4, x4, #6, #32
  41b208:	and	w0, w0, #0xf
  41b20c:	add	x27, x5, x4
  41b210:	str	w0, [x20, #376]
  41b214:	mov	x0, x27
  41b218:	bl	403160 <snprintf@plt>
  41b21c:	ldr	x0, [sp, #96]
  41b220:	add	x1, x27, x0
  41b224:	mov	x0, x22
  41b228:	bl	4037a0 <printf@plt>
  41b22c:	mov	w0, #0xa                   	// #10
  41b230:	bl	403800 <putchar@plt>
  41b234:	cmp	x21, x25
  41b238:	b.hi	41b1b8 <ferror@plt+0x17918>  // b.pmore
  41b23c:	ldr	x0, [sp, #112]
  41b240:	ldr	x1, [sp, #152]
  41b244:	add	x0, x0, #0x8
  41b248:	str	x0, [sp, #112]
  41b24c:	cmp	x1, x0
  41b250:	b.ne	41afe8 <ferror@plt+0x17748>  // b.any
  41b254:	b	41b170 <ferror@plt+0x178d0>
  41b258:	mov	w2, #0x5                   	// #5
  41b25c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41b260:	mov	x0, #0x0                   	// #0
  41b264:	add	x1, x1, #0xac8
  41b268:	bl	403700 <dcgettext@plt>
  41b26c:	ldr	x1, [sp, #136]
  41b270:	ldr	x1, [x1, #16]
  41b274:	bl	4037a0 <printf@plt>
  41b278:	mov	w0, #0x0                   	// #0
  41b27c:	ldp	x29, x30, [sp], #224
  41b280:	ret
  41b284:	mov	x0, #0x68                  	// #104
  41b288:	bl	4032a0 <xmalloc@plt>
  41b28c:	mov	x4, x0
  41b290:	adrp	x3, 40c000 <ferror@plt+0x8760>
  41b294:	ldr	x0, [sp, #136]
  41b298:	add	x3, x3, #0xd30
  41b29c:	mov	x2, #0x8                   	// #8
  41b2a0:	mov	x1, #0x0                   	// #0
  41b2a4:	ldr	x5, [x0, #48]
  41b2a8:	str	x5, [x4, #32]
  41b2ac:	ldr	x0, [sp, #144]
  41b2b0:	str	x4, [x0]
  41b2b4:	bl	4030f0 <qsort@plt>
  41b2b8:	b	41b180 <ferror@plt+0x178e0>
  41b2bc:	nop
  41b2c0:	stp	x29, x30, [sp, #-176]!
  41b2c4:	mov	x29, sp
  41b2c8:	stp	x23, x24, [sp, #48]
  41b2cc:	ldr	x24, [x0, #48]
  41b2d0:	stp	x19, x20, [sp, #16]
  41b2d4:	mov	x19, x0
  41b2d8:	ldr	x20, [x0, #32]
  41b2dc:	stp	x21, x22, [sp, #32]
  41b2e0:	add	x21, x20, x24
  41b2e4:	cbz	x24, 41b4a8 <ferror@plt+0x17c08>
  41b2e8:	ldr	x0, [x0, #16]
  41b2ec:	stp	x25, x26, [sp, #64]
  41b2f0:	mov	x25, x1
  41b2f4:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41b2f8:	add	x1, x1, #0xbb8
  41b2fc:	stp	x27, x28, [sp, #80]
  41b300:	bl	4036d0 <strstr@plt>
  41b304:	mov	x23, x0
  41b308:	cbz	x0, 41b83c <ferror@plt+0x17f9c>
  41b30c:	add	x22, x20, #0x4
  41b310:	cmp	x22, x21
  41b314:	b.cs	41b3a0 <ferror@plt+0x17b00>  // b.hs, b.nlast
  41b318:	mov	w1, #0x4                   	// #4
  41b31c:	adrp	x28, 475000 <_bfd_std_section+0x3120>
  41b320:	mov	x0, x20
  41b324:	ldr	x2, [x28, #752]
  41b328:	blr	x2
  41b32c:	mov	x26, x0
  41b330:	mov	x0, #0xffffffff            	// #4294967295
  41b334:	cmp	x26, x0
  41b338:	b.eq	41b848 <ferror@plt+0x17fa8>  // b.none
  41b33c:	ldr	x24, [x19, #48]
  41b340:	add	x0, x26, #0x4
  41b344:	mov	x1, #0x4                   	// #4
  41b348:	cmp	x24, x0
  41b34c:	b.cc	41b3cc <ferror@plt+0x17b2c>  // b.lo, b.ul, b.last
  41b350:	add	x24, x22, #0x2
  41b354:	cmp	x24, x21
  41b358:	b.cc	41b414 <ferror@plt+0x17b74>  // b.lo, b.ul, b.last
  41b35c:	cmp	x22, x21
  41b360:	b.cc	41b4ec <ferror@plt+0x17c4c>  // b.lo, b.ul, b.last
  41b364:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41b368:	add	x1, x1, #0xc28
  41b36c:	mov	w2, #0x5                   	// #5
  41b370:	mov	x0, #0x0                   	// #0
  41b374:	bl	403700 <dcgettext@plt>
  41b378:	mov	w24, #0x0                   	// #0
  41b37c:	bl	441618 <warn@@Base>
  41b380:	ldp	x25, x26, [sp, #64]
  41b384:	ldp	x27, x28, [sp, #80]
  41b388:	mov	w0, w24
  41b38c:	ldp	x19, x20, [sp, #16]
  41b390:	ldp	x21, x22, [sp, #32]
  41b394:	ldp	x23, x24, [sp, #48]
  41b398:	ldp	x29, x30, [sp], #176
  41b39c:	ret
  41b3a0:	cmp	x20, x21
  41b3a4:	b.cs	41b4dc <ferror@plt+0x17c3c>  // b.hs, b.nlast
  41b3a8:	sub	w0, w24, #0x1
  41b3ac:	mov	w1, w24
  41b3b0:	cmp	w0, #0x7
  41b3b4:	b.ls	41b31c <ferror@plt+0x17a7c>  // b.plast
  41b3b8:	mov	x1, #0x4                   	// #4
  41b3bc:	mov	x0, x1
  41b3c0:	cmp	x24, x0
  41b3c4:	mov	x26, #0x0                   	// #0
  41b3c8:	b.cs	41b350 <ferror@plt+0x17ab0>  // b.hs, b.nlast
  41b3cc:	ldr	x2, [x19, #32]
  41b3d0:	mov	x0, x19
  41b3d4:	sub	x2, x22, x2
  41b3d8:	sub	x1, x2, x1
  41b3dc:	bl	40cab0 <ferror@plt+0x9210>
  41b3e0:	str	w0, [sp, #108]
  41b3e4:	mov	w24, w0
  41b3e8:	cbnz	w24, 41b350 <ferror@plt+0x17ab0>
  41b3ec:	mov	w2, #0x5                   	// #5
  41b3f0:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41b3f4:	mov	x0, #0x0                   	// #0
  41b3f8:	add	x1, x1, #0xbc8
  41b3fc:	bl	403700 <dcgettext@plt>
  41b400:	mov	x1, x26
  41b404:	bl	441618 <warn@@Base>
  41b408:	ldp	x25, x26, [sp, #64]
  41b40c:	ldp	x27, x28, [sp, #80]
  41b410:	b	41b388 <ferror@plt+0x17ae8>
  41b414:	mov	w1, #0x2                   	// #2
  41b418:	adrp	x28, 475000 <_bfd_std_section+0x3120>
  41b41c:	mov	x0, x22
  41b420:	ldr	x2, [x28, #752]
  41b424:	blr	x2
  41b428:	and	w0, w0, #0xffff
  41b42c:	cmp	w0, #0x5
  41b430:	b.ne	41b364 <ferror@plt+0x17ac4>  // b.any
  41b434:	add	x26, x22, #0x3
  41b438:	cmp	x26, x21
  41b43c:	b.cc	41b500 <ferror@plt+0x17c60>  // b.lo, b.ul, b.last
  41b440:	cmp	x24, x21
  41b444:	b.cs	41b458 <ferror@plt+0x17bb8>  // b.hs, b.nlast
  41b448:	sub	x1, x21, x24
  41b44c:	sub	w0, w1, #0x1
  41b450:	cmp	w0, #0x7
  41b454:	b.ls	41b9bc <ferror@plt+0x1811c>  // b.plast
  41b458:	str	wzr, [sp, #108]
  41b45c:	add	x24, x22, #0x4
  41b460:	cmp	x21, x24
  41b464:	b.ls	41b534 <ferror@plt+0x17c94>  // b.plast
  41b468:	mov	w1, #0x1                   	// #1
  41b46c:	ldr	x2, [x28, #752]
  41b470:	mov	x0, x26
  41b474:	blr	x2
  41b478:	ands	w26, w0, #0xff
  41b47c:	b.ne	41b968 <ferror@plt+0x180c8>  // b.any
  41b480:	add	x22, x22, #0x8
  41b484:	cmp	x22, x21
  41b488:	b.cc	41b540 <ferror@plt+0x17ca0>  // b.lo, b.ul, b.last
  41b48c:	cmp	x24, x21
  41b490:	b.cs	41b558 <ferror@plt+0x17cb8>  // b.hs, b.nlast
  41b494:	sub	x1, x21, x24
  41b498:	sub	w0, w1, #0x1
  41b49c:	cmp	w0, #0x7
  41b4a0:	b.hi	41b558 <ferror@plt+0x17cb8>  // b.pmore
  41b4a4:	b	41b544 <ferror@plt+0x17ca4>
  41b4a8:	mov	w2, #0x5                   	// #5
  41b4ac:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41b4b0:	mov	x0, #0x0                   	// #0
  41b4b4:	add	x1, x1, #0xac8
  41b4b8:	bl	403700 <dcgettext@plt>
  41b4bc:	ldr	x1, [x19, #16]
  41b4c0:	bl	4037a0 <printf@plt>
  41b4c4:	mov	w0, w24
  41b4c8:	ldp	x19, x20, [sp, #16]
  41b4cc:	ldp	x21, x22, [sp, #32]
  41b4d0:	ldp	x23, x24, [sp, #48]
  41b4d4:	ldp	x29, x30, [sp], #176
  41b4d8:	ret
  41b4dc:	mov	x1, #0x4                   	// #4
  41b4e0:	mov	x26, #0x0                   	// #0
  41b4e4:	mov	x0, x1
  41b4e8:	b	41b348 <ferror@plt+0x17aa8>
  41b4ec:	sub	x1, x21, x22
  41b4f0:	sub	w0, w1, #0x1
  41b4f4:	cmp	w0, #0x7
  41b4f8:	b.ls	41b418 <ferror@plt+0x17b78>  // b.plast
  41b4fc:	b	41b364 <ferror@plt+0x17ac4>
  41b500:	ldr	x2, [x28, #752]
  41b504:	mov	x0, x24
  41b508:	mov	w1, #0x1                   	// #1
  41b50c:	add	x24, x22, #0x4
  41b510:	blr	x2
  41b514:	and	w0, w0, #0xff
  41b518:	str	w0, [sp, #108]
  41b51c:	cmp	x21, x24
  41b520:	b.hi	41b468 <ferror@plt+0x17bc8>  // b.pmore
  41b524:	sub	x1, x21, x26
  41b528:	sub	w0, w1, #0x1
  41b52c:	cmp	w0, #0x7
  41b530:	b.ls	41b46c <ferror@plt+0x17bcc>  // b.plast
  41b534:	add	x22, x22, #0x8
  41b538:	cmp	x22, x21
  41b53c:	b.cs	41b558 <ferror@plt+0x17cb8>  // b.hs, b.nlast
  41b540:	mov	w1, #0x4                   	// #4
  41b544:	ldr	x2, [x28, #752]
  41b548:	mov	x0, x24
  41b54c:	blr	x2
  41b550:	mov	x24, x0
  41b554:	cbnz	w0, 41b998 <ferror@plt+0x180f8>
  41b558:	mov	x0, x25
  41b55c:	bl	41ac70 <ferror@plt+0x173d0>
  41b560:	cbz	w0, 41b8ec <ferror@plt+0x1804c>
  41b564:	adrp	x24, 472000 <_bfd_std_section+0x120>
  41b568:	add	x24, x24, #0x4f0
  41b56c:	ldr	w1, [x24, #1696]
  41b570:	cbz	w1, 41b8c4 <ferror@plt+0x18024>
  41b574:	ldr	x0, [x24, #1424]
  41b578:	sub	w1, w1, #0x1
  41b57c:	mov	w3, #0x68                  	// #104
  41b580:	mov	w27, #0x0                   	// #0
  41b584:	add	x2, x0, #0xc8
  41b588:	add	x0, x0, #0x60
  41b58c:	umaddl	x2, w1, w3, x2
  41b590:	ldr	w1, [x0], #104
  41b594:	add	w27, w27, w1
  41b598:	cmp	x2, x0
  41b59c:	b.ne	41b590 <ferror@plt+0x17cf0>  // b.any
  41b5a0:	cbz	w27, 41b8c4 <ferror@plt+0x18024>
  41b5a4:	ubfiz	x0, x27, #4, #32
  41b5a8:	bl	4032a0 <xmalloc@plt>
  41b5ac:	ldr	w2, [x24, #1696]
  41b5b0:	mov	w1, w27
  41b5b4:	str	x0, [sp, #120]
  41b5b8:	cbz	w2, 41b628 <ferror@plt+0x17d88>
  41b5bc:	ldr	x5, [x24, #1424]
  41b5c0:	sub	w2, w2, #0x1
  41b5c4:	mov	w10, #0x68                  	// #104
  41b5c8:	mov	x9, x0
  41b5cc:	add	x8, x5, #0x68
  41b5d0:	umaddl	x10, w2, w10, x8
  41b5d4:	nop
  41b5d8:	ldr	w4, [x5, #96]
  41b5dc:	cbz	w4, 41b614 <ferror@plt+0x17d74>
  41b5e0:	ldr	x6, [x5, #88]
  41b5e4:	mov	x2, x9
  41b5e8:	mov	x0, #0x0                   	// #0
  41b5ec:	nop
  41b5f0:	ldr	x3, [x6, x0, lsl #3]
  41b5f4:	stp	x3, x5, [x2]
  41b5f8:	add	x0, x0, #0x1
  41b5fc:	cmp	w4, w0
  41b600:	add	x2, x2, #0x10
  41b604:	b.hi	41b5f0 <ferror@plt+0x17d50>  // b.pmore
  41b608:	sub	w4, w4, #0x1
  41b60c:	add	x4, x4, #0x1
  41b610:	add	x9, x9, x4, lsl #4
  41b614:	cmp	x10, x8
  41b618:	mov	x5, x8
  41b61c:	b.eq	41b628 <ferror@plt+0x17d88>  // b.none
  41b620:	add	x8, x8, #0x68
  41b624:	b	41b5d8 <ferror@plt+0x17d38>
  41b628:	ldr	x0, [sp, #120]
  41b62c:	adrp	x3, 40c000 <ferror@plt+0x8760>
  41b630:	mov	x2, #0x10                  	// #16
  41b634:	add	x3, x3, #0xd48
  41b638:	bl	4030f0 <qsort@plt>
  41b63c:	ldr	w0, [x24, #2760]
  41b640:	cbz	w0, 41b650 <ferror@plt+0x17db0>
  41b644:	ldr	x0, [sp, #120]
  41b648:	ldr	x0, [x0]
  41b64c:	cbnz	x0, 41b940 <ferror@plt+0x180a0>
  41b650:	add	x1, x19, #0x18
  41b654:	add	x0, x19, #0x10
  41b658:	bl	40e8e8 <ferror@plt+0xb048>
  41b65c:	adrp	x26, 411000 <ferror@plt+0xd760>
  41b660:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41b664:	add	x1, x1, #0xd08
  41b668:	mov	w2, #0x5                   	// #5
  41b66c:	mov	x0, #0x0                   	// #0
  41b670:	bl	403700 <dcgettext@plt>
  41b674:	add	x26, x26, #0x4d8
  41b678:	ldr	x28, [sp, #120]
  41b67c:	bl	4037a0 <printf@plt>
  41b680:	cmp	x23, #0x0
  41b684:	adrp	x0, 40f000 <ferror@plt+0xb760>
  41b688:	add	x0, x0, #0xb88
  41b68c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41b690:	csel	x0, x26, x0, ne  // ne = any
  41b694:	add	x1, x1, #0xdc8
  41b698:	mov	x25, x20
  41b69c:	mov	w26, #0x0                   	// #0
  41b6a0:	str	x0, [sp, #112]
  41b6a4:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  41b6a8:	add	x0, x0, #0xd98
  41b6ac:	str	x0, [sp, #144]
  41b6b0:	str	x1, [sp, #152]
  41b6b4:	b	41b720 <ferror@plt+0x17e80>
  41b6b8:	ldr	w10, [sp, #108]
  41b6bc:	ldr	x9, [x28]
  41b6c0:	sub	w0, w10, #0x2
  41b6c4:	cmp	w0, #0x6
  41b6c8:	add	x6, x20, x9
  41b6cc:	b.hi	41b740 <ferror@plt+0x17ea0>  // b.pmore
  41b6d0:	cmp	x20, x6
  41b6d4:	ccmp	x21, x6, #0x0, ls  // ls = plast
  41b6d8:	b.ls	41b810 <ferror@plt+0x17f70>  // b.plast
  41b6dc:	ldr	w0, [x24, #2760]
  41b6e0:	ldr	x4, [x1, #24]
  41b6e4:	cmp	w0, #0x0
  41b6e8:	ccmp	w26, #0x0, #0x4, ne  // ne = any
  41b6ec:	b.ne	41b7bc <ferror@plt+0x17f1c>  // b.any
  41b6f0:	ldr	x5, [sp, #112]
  41b6f4:	mov	x25, x6
  41b6f8:	mov	x22, x6
  41b6fc:	mov	x3, x9
  41b700:	mov	w2, w10
  41b704:	mov	x1, x21
  41b708:	mov	x0, x6
  41b70c:	blr	x5
  41b710:	add	w26, w26, #0x1
  41b714:	add	x28, x28, #0x10
  41b718:	cmp	w26, w27
  41b71c:	b.eq	41b780 <ferror@plt+0x17ee0>  // b.none
  41b720:	ldr	x1, [x28, #8]
  41b724:	cbnz	x23, 41b6b8 <ferror@plt+0x17e18>
  41b728:	ldr	w10, [x1]
  41b72c:	ldr	x9, [x28]
  41b730:	sub	w0, w10, #0x2
  41b734:	cmp	w0, #0x6
  41b738:	add	x6, x20, x9
  41b73c:	b.ls	41b6d0 <ferror@plt+0x17e30>  // b.plast
  41b740:	mov	w2, #0x5                   	// #5
  41b744:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41b748:	mov	x0, #0x0                   	// #0
  41b74c:	add	x1, x1, #0xd28
  41b750:	str	w10, [sp, #128]
  41b754:	add	w26, w26, #0x1
  41b758:	str	x9, [sp, #136]
  41b75c:	bl	403700 <dcgettext@plt>
  41b760:	ldr	w10, [sp, #128]
  41b764:	add	x28, x28, #0x10
  41b768:	ldr	x9, [sp, #136]
  41b76c:	mov	w1, w10
  41b770:	mov	x2, x9
  41b774:	bl	441618 <warn@@Base>
  41b778:	cmp	w26, w27
  41b77c:	b.ne	41b720 <ferror@plt+0x17e80>  // b.any
  41b780:	adrp	x1, 471000 <_sch_istable+0x1478>
  41b784:	mov	w0, #0xa                   	// #10
  41b788:	mov	w24, #0x1                   	// #1
  41b78c:	ldr	x1, [x1, #3800]
  41b790:	bl	4030b0 <putc@plt>
  41b794:	ldr	x0, [sp, #120]
  41b798:	bl	403510 <free@plt>
  41b79c:	mov	w0, w24
  41b7a0:	ldp	x19, x20, [sp, #16]
  41b7a4:	ldp	x21, x22, [sp, #32]
  41b7a8:	ldp	x23, x24, [sp, #48]
  41b7ac:	ldp	x25, x26, [sp, #64]
  41b7b0:	ldp	x27, x28, [sp, #80]
  41b7b4:	ldp	x29, x30, [sp], #176
  41b7b8:	ret
  41b7bc:	cmp	x6, x22
  41b7c0:	b.hi	41b884 <ferror@plt+0x17fe4>  // b.pmore
  41b7c4:	b.cs	41b6f0 <ferror@plt+0x17e50>  // b.hs, b.nlast
  41b7c8:	str	x6, [sp, #128]
  41b7cc:	cmp	x6, x25
  41b7d0:	str	w10, [sp, #136]
  41b7d4:	stp	x9, x4, [sp, #160]
  41b7d8:	b.eq	41b710 <ferror@plt+0x17e70>  // b.none
  41b7dc:	ldr	x1, [sp, #152]
  41b7e0:	mov	w2, #0x5                   	// #5
  41b7e4:	mov	x0, #0x0                   	// #0
  41b7e8:	bl	403700 <dcgettext@plt>
  41b7ec:	ldr	x3, [x19, #16]
  41b7f0:	sub	x1, x22, x20
  41b7f4:	ldr	x9, [sp, #160]
  41b7f8:	mov	x2, x9
  41b7fc:	bl	441618 <warn@@Base>
  41b800:	ldr	w10, [sp, #136]
  41b804:	ldr	x6, [sp, #128]
  41b808:	ldp	x9, x4, [sp, #160]
  41b80c:	b	41b6f0 <ferror@plt+0x17e50>
  41b810:	mov	w2, #0x5                   	// #5
  41b814:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41b818:	mov	x0, #0x0                   	// #0
  41b81c:	add	x1, x1, #0xd68
  41b820:	str	x9, [sp, #128]
  41b824:	bl	403700 <dcgettext@plt>
  41b828:	ldr	x9, [sp, #128]
  41b82c:	mov	w2, w26
  41b830:	mov	x1, x9
  41b834:	bl	441618 <warn@@Base>
  41b838:	b	41b710 <ferror@plt+0x17e70>
  41b83c:	mov	x22, x20
  41b840:	str	wzr, [sp, #108]
  41b844:	b	41b558 <ferror@plt+0x17cb8>
  41b848:	add	x2, x20, #0xc
  41b84c:	cmp	x2, x21
  41b850:	b.cc	41b918 <ferror@plt+0x18078>  // b.lo, b.ul, b.last
  41b854:	cmp	x22, x21
  41b858:	b.cs	41b86c <ferror@plt+0x17fcc>  // b.hs, b.nlast
  41b85c:	sub	w1, w24, #0x5
  41b860:	sub	x0, x24, #0x4
  41b864:	cmp	w1, #0x7
  41b868:	b.ls	41b9b4 <ferror@plt+0x18114>  // b.plast
  41b86c:	mov	x22, x2
  41b870:	mov	x1, #0x8                   	// #8
  41b874:	mov	x0, #0xc                   	// #12
  41b878:	mov	x26, #0x0                   	// #0
  41b87c:	ldr	x24, [x19, #48]
  41b880:	b	41b348 <ferror@plt+0x17aa8>
  41b884:	ldr	x1, [sp, #144]
  41b888:	mov	w2, #0x5                   	// #5
  41b88c:	mov	x0, #0x0                   	// #0
  41b890:	str	x9, [sp, #128]
  41b894:	str	w10, [sp, #136]
  41b898:	stp	x6, x4, [sp, #160]
  41b89c:	bl	403700 <dcgettext@plt>
  41b8a0:	sub	x1, x22, x20
  41b8a4:	ldr	x3, [x19, #16]
  41b8a8:	ldr	x9, [sp, #128]
  41b8ac:	mov	x2, x9
  41b8b0:	bl	441618 <warn@@Base>
  41b8b4:	ldr	w10, [sp, #136]
  41b8b8:	ldr	x9, [sp, #128]
  41b8bc:	ldp	x6, x4, [sp, #160]
  41b8c0:	b	41b6f0 <ferror@plt+0x17e50>
  41b8c4:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41b8c8:	add	x1, x1, #0xcb0
  41b8cc:	mov	w2, #0x5                   	// #5
  41b8d0:	mov	x0, #0x0                   	// #0
  41b8d4:	mov	w24, #0x1                   	// #1
  41b8d8:	bl	403700 <dcgettext@plt>
  41b8dc:	bl	4037a0 <printf@plt>
  41b8e0:	ldp	x25, x26, [sp, #64]
  41b8e4:	ldp	x27, x28, [sp, #80]
  41b8e8:	b	41b388 <ferror@plt+0x17ae8>
  41b8ec:	mov	w2, #0x5                   	// #5
  41b8f0:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41b8f4:	mov	x0, #0x0                   	// #0
  41b8f8:	add	x1, x1, #0xae8
  41b8fc:	bl	403700 <dcgettext@plt>
  41b900:	mov	w24, #0x0                   	// #0
  41b904:	ldr	x1, [x19, #16]
  41b908:	bl	441618 <warn@@Base>
  41b90c:	ldp	x25, x26, [sp, #64]
  41b910:	ldp	x27, x28, [sp, #80]
  41b914:	b	41b388 <ferror@plt+0x17ae8>
  41b918:	mov	w1, #0x8                   	// #8
  41b91c:	ldr	x3, [x28, #752]
  41b920:	mov	x0, x22
  41b924:	mov	x22, x2
  41b928:	blr	x3
  41b92c:	mov	x26, x0
  41b930:	mov	x1, #0x8                   	// #8
  41b934:	add	x0, x0, #0xc
  41b938:	ldr	x24, [x19, #48]
  41b93c:	b	41b348 <ferror@plt+0x17aa8>
  41b940:	mov	w2, #0x5                   	// #5
  41b944:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41b948:	mov	x0, #0x0                   	// #0
  41b94c:	add	x1, x1, #0xcd8
  41b950:	bl	403700 <dcgettext@plt>
  41b954:	ldr	x1, [sp, #120]
  41b958:	ldr	x2, [x1]
  41b95c:	ldr	x1, [x19, #16]
  41b960:	bl	441618 <warn@@Base>
  41b964:	b	41b650 <ferror@plt+0x17db0>
  41b968:	mov	w2, #0x5                   	// #5
  41b96c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41b970:	mov	x0, #0x0                   	// #0
  41b974:	add	x1, x1, #0xe20
  41b978:	bl	403700 <dcgettext@plt>
  41b97c:	mov	w2, w26
  41b980:	ldr	x1, [x19, #16]
  41b984:	mov	w24, #0x0                   	// #0
  41b988:	bl	441618 <warn@@Base>
  41b98c:	ldp	x25, x26, [sp, #64]
  41b990:	ldp	x27, x28, [sp, #80]
  41b994:	b	41b388 <ferror@plt+0x17ae8>
  41b998:	mov	w2, #0x5                   	// #5
  41b99c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41b9a0:	mov	x0, #0x0                   	// #0
  41b9a4:	add	x1, x1, #0xc70
  41b9a8:	bl	403700 <dcgettext@plt>
  41b9ac:	mov	w2, w24
  41b9b0:	b	41b980 <ferror@plt+0x180e0>
  41b9b4:	mov	w1, w0
  41b9b8:	b	41b91c <ferror@plt+0x1807c>
  41b9bc:	ldr	x2, [x28, #752]
  41b9c0:	mov	x0, x24
  41b9c4:	add	x24, x22, #0x4
  41b9c8:	blr	x2
  41b9cc:	and	w0, w0, #0xff
  41b9d0:	str	w0, [sp, #108]
  41b9d4:	cmp	x21, x24
  41b9d8:	b.ls	41b534 <ferror@plt+0x17c94>  // b.plast
  41b9dc:	b	41b468 <ferror@plt+0x17bc8>
  41b9e0:	stp	x29, x30, [sp, #-352]!
  41b9e4:	mov	x29, sp
  41b9e8:	stp	x19, x20, [sp, #16]
  41b9ec:	mov	x20, x1
  41b9f0:	mov	w1, #0x2e                  	// #46
  41b9f4:	ldr	x19, [x0, #16]
  41b9f8:	stp	x27, x28, [sp, #80]
  41b9fc:	mov	x27, x0
  41ba00:	ldr	x0, [x0, #32]
  41ba04:	str	x0, [sp, #208]
  41ba08:	str	wzr, [sp, #252]
  41ba0c:	stp	x0, xzr, [sp, #336]
  41ba10:	mov	x0, x19
  41ba14:	bl	4033a0 <strrchr@plt>
  41ba18:	cbz	x0, 41ba34 <ferror@plt+0x18194>
  41ba1c:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  41ba20:	add	x1, x1, #0x8b8
  41ba24:	bl	4034a0 <strcmp@plt>
  41ba28:	cmp	w0, #0x0
  41ba2c:	cset	w0, eq  // eq = none
  41ba30:	str	w0, [sp, #252]
  41ba34:	ldr	x0, [x27, #48]
  41ba38:	str	x0, [sp, #144]
  41ba3c:	cbz	x0, 41bba4 <ferror@plt+0x18304>
  41ba40:	mov	x0, x19
  41ba44:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41ba48:	add	x1, x1, #0xe00
  41ba4c:	stp	x21, x22, [sp, #32]
  41ba50:	stp	x23, x24, [sp, #48]
  41ba54:	bl	4036d0 <strstr@plt>
  41ba58:	str	x0, [sp, #304]
  41ba5c:	cbz	x0, 41dc48 <ferror@plt+0x1a3a8>
  41ba60:	ldr	x1, [sp, #144]
  41ba64:	ldr	x0, [sp, #208]
  41ba68:	add	x22, x0, x1
  41ba6c:	add	x19, x0, #0x4
  41ba70:	cmp	x19, x22
  41ba74:	b.cs	41bac0 <ferror@plt+0x18220>  // b.hs, b.nlast
  41ba78:	mov	w1, #0x4                   	// #4
  41ba7c:	adrp	x23, 475000 <_bfd_std_section+0x3120>
  41ba80:	ldr	x2, [x23, #752]
  41ba84:	blr	x2
  41ba88:	mov	x1, #0xffffffff            	// #4294967295
  41ba8c:	cmp	x0, x1
  41ba90:	b.eq	41dc50 <ferror@plt+0x1a3b0>  // b.none
  41ba94:	add	x21, x19, #0x2
  41ba98:	cmp	x21, x22
  41ba9c:	b.cc	41bfe0 <ferror@plt+0x18740>  // b.lo, b.ul, b.last
  41baa0:	cmp	x19, x22
  41baa4:	b.cs	41bab8 <ferror@plt+0x18218>  // b.hs, b.nlast
  41baa8:	sub	x1, x22, x19
  41baac:	sub	w0, w1, #0x1
  41bab0:	cmp	w0, #0x7
  41bab4:	b.ls	41badc <ferror@plt+0x1823c>  // b.plast
  41bab8:	mov	w19, #0x0                   	// #0
  41babc:	b	41baf8 <ferror@plt+0x18258>
  41bac0:	cmp	x0, x22
  41bac4:	b.cc	41bbd0 <ferror@plt+0x18330>  // b.lo, b.ul, b.last
  41bac8:	add	x21, x19, #0x2
  41bacc:	cmp	x22, x21
  41bad0:	b.ls	41bab8 <ferror@plt+0x18218>  // b.plast
  41bad4:	mov	w1, #0x2                   	// #2
  41bad8:	adrp	x23, 475000 <_bfd_std_section+0x3120>
  41badc:	ldr	x2, [x23, #752]
  41bae0:	mov	x0, x19
  41bae4:	blr	x2
  41bae8:	and	w2, w0, #0xffff
  41baec:	cmp	w2, #0x5
  41baf0:	b.eq	41bb34 <ferror@plt+0x18294>  // b.none
  41baf4:	mov	w19, w2
  41baf8:	mov	w2, #0x5                   	// #5
  41bafc:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41bb00:	mov	x0, #0x0                   	// #0
  41bb04:	add	x1, x1, #0xe10
  41bb08:	bl	403700 <dcgettext@plt>
  41bb0c:	mov	w2, w19
  41bb10:	ldr	x1, [x27, #16]
  41bb14:	bl	441618 <warn@@Base>
  41bb18:	ldp	x21, x22, [sp, #32]
  41bb1c:	mov	w0, #0x0                   	// #0
  41bb20:	ldp	x23, x24, [sp, #48]
  41bb24:	ldp	x19, x20, [sp, #16]
  41bb28:	ldp	x27, x28, [sp, #80]
  41bb2c:	ldp	x29, x30, [sp], #352
  41bb30:	ret
  41bb34:	add	x24, x19, #0x3
  41bb38:	cmp	x24, x22
  41bb3c:	b.cc	41bbe8 <ferror@plt+0x18348>  // b.lo, b.ul, b.last
  41bb40:	cmp	x22, x21
  41bb44:	b.ls	41bb58 <ferror@plt+0x182b8>  // b.plast
  41bb48:	sub	x1, x22, x21
  41bb4c:	sub	w0, w1, #0x1
  41bb50:	cmp	w0, #0x7
  41bb54:	b.ls	41de3c <ferror@plt+0x1a59c>  // b.plast
  41bb58:	add	x21, x19, #0x4
  41bb5c:	cmp	x22, x21
  41bb60:	b.ls	41bc14 <ferror@plt+0x18374>  // b.plast
  41bb64:	mov	w1, #0x1                   	// #1
  41bb68:	ldr	x2, [x23, #752]
  41bb6c:	mov	x0, x24
  41bb70:	blr	x2
  41bb74:	ands	w24, w0, #0xff
  41bb78:	b.ne	41ddfc <ferror@plt+0x1a55c>  // b.any
  41bb7c:	add	x19, x19, #0x8
  41bb80:	cmp	x19, x22
  41bb84:	b.cc	41bc20 <ferror@plt+0x18380>  // b.lo, b.ul, b.last
  41bb88:	cmp	x22, x21
  41bb8c:	b.ls	41bc38 <ferror@plt+0x18398>  // b.plast
  41bb90:	sub	x1, x22, x21
  41bb94:	sub	w0, w1, #0x1
  41bb98:	cmp	w0, #0x7
  41bb9c:	b.hi	41bc38 <ferror@plt+0x18398>  // b.pmore
  41bba0:	b	41bc24 <ferror@plt+0x18384>
  41bba4:	mov	w2, #0x5                   	// #5
  41bba8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41bbac:	add	x1, x1, #0xac8
  41bbb0:	bl	403700 <dcgettext@plt>
  41bbb4:	ldr	x1, [x27, #16]
  41bbb8:	bl	4037a0 <printf@plt>
  41bbbc:	mov	w0, #0x0                   	// #0
  41bbc0:	ldp	x19, x20, [sp, #16]
  41bbc4:	ldp	x27, x28, [sp, #80]
  41bbc8:	ldp	x29, x30, [sp], #352
  41bbcc:	ret
  41bbd0:	sub	w0, w1, #0x1
  41bbd4:	cmp	w0, #0x7
  41bbd8:	b.hi	41bac8 <ferror@plt+0x18228>  // b.pmore
  41bbdc:	ldr	w1, [sp, #144]
  41bbe0:	ldr	x0, [sp, #208]
  41bbe4:	b	41ba7c <ferror@plt+0x181dc>
  41bbe8:	ldr	x2, [x23, #752]
  41bbec:	mov	x0, x21
  41bbf0:	mov	w1, #0x1                   	// #1
  41bbf4:	add	x21, x19, #0x4
  41bbf8:	blr	x2
  41bbfc:	cmp	x22, x21
  41bc00:	b.hi	41bb64 <ferror@plt+0x182c4>  // b.pmore
  41bc04:	sub	x1, x22, x24
  41bc08:	sub	w0, w1, #0x1
  41bc0c:	cmp	w0, #0x7
  41bc10:	b.ls	41bb68 <ferror@plt+0x182c8>  // b.plast
  41bc14:	add	x19, x19, #0x8
  41bc18:	cmp	x22, x19
  41bc1c:	b.ls	41bc38 <ferror@plt+0x18398>  // b.plast
  41bc20:	mov	w1, #0x4                   	// #4
  41bc24:	ldr	x2, [x23, #752]
  41bc28:	mov	x0, x21
  41bc2c:	blr	x2
  41bc30:	mov	x21, x0
  41bc34:	cbnz	w0, 41de18 <ferror@plt+0x1a578>
  41bc38:	ldr	x0, [sp, #208]
  41bc3c:	sub	x19, x19, x0
  41bc40:	mov	x0, x20
  41bc44:	bl	41ac70 <ferror@plt+0x173d0>
  41bc48:	cbz	w0, 41dd4c <ferror@plt+0x1a4ac>
  41bc4c:	adrp	x0, 472000 <_bfd_std_section+0x120>
  41bc50:	stp	x25, x26, [sp, #64]
  41bc54:	add	x25, x0, #0x4f0
  41bc58:	ldr	w9, [x25, #1696]
  41bc5c:	cbz	w9, 41dcd8 <ferror@plt+0x1a438>
  41bc60:	ldr	x21, [x25, #1424]
  41bc64:	mov	w3, #0x1                   	// #1
  41bc68:	mov	w2, #0x0                   	// #0
  41bc6c:	mov	w8, #0x0                   	// #0
  41bc70:	add	x5, x21, #0x30
  41bc74:	mov	x6, #0x0                   	// #0
  41bc78:	mov	x4, #0x0                   	// #0
  41bc7c:	mov	w20, #0x0                   	// #0
  41bc80:	str	wzr, [sp, #204]
  41bc84:	b	41bc98 <ferror@plt+0x183f8>
  41bc88:	add	w8, w8, #0x1
  41bc8c:	add	x5, x5, #0x68
  41bc90:	cmp	w8, w9
  41bc94:	b.eq	41bd50 <ferror@plt+0x184b0>  // b.none
  41bc98:	ldr	w0, [x5, #24]
  41bc9c:	cmp	w20, w0
  41bca0:	csel	w20, w20, w0, cs  // cs = hs, nlast
  41bca4:	cmp	w0, #0x0
  41bca8:	csel	w1, w3, wzr, ne  // ne = any
  41bcac:	cbz	w1, 41bc88 <ferror@plt+0x183e8>
  41bcb0:	mov	w1, #0x0                   	// #0
  41bcb4:	cbnz	w2, 41bccc <ferror@plt+0x1842c>
  41bcb8:	ldp	x3, x2, [x5]
  41bcbc:	mov	w1, #0x1                   	// #1
  41bcc0:	str	w8, [sp, #204]
  41bcc4:	ldr	x6, [x2]
  41bcc8:	ldr	x4, [x3]
  41bccc:	mov	w3, #0x1                   	// #1
  41bcd0:	cmp	w0, w1
  41bcd4:	mov	w2, w3
  41bcd8:	b.ls	41bc88 <ferror@plt+0x183e8>  // b.plast
  41bcdc:	sub	w2, w0, #0x1
  41bce0:	mov	w0, w1
  41bce4:	sub	w2, w2, w1
  41bce8:	add	x1, x0, #0x1
  41bcec:	add	x2, x2, x1
  41bcf0:	lsl	x0, x0, #3
  41bcf4:	mov	x1, x4
  41bcf8:	lsl	x2, x2, #3
  41bcfc:	ldr	x7, [x5]
  41bd00:	b	41bd10 <ferror@plt+0x18470>
  41bd04:	mov	x6, x3
  41bd08:	cmp	x2, x0
  41bd0c:	b.eq	41db68 <ferror@plt+0x1a2c8>  // b.none
  41bd10:	mov	x4, x1
  41bd14:	ldr	x1, [x7, x0]
  41bd18:	cmp	x1, x4
  41bd1c:	b.cc	41bd38 <ferror@plt+0x18498>  // b.lo, b.ul, b.last
  41bd20:	ldr	x3, [x5, #8]
  41bd24:	ldr	x3, [x3, x0]
  41bd28:	add	x0, x0, #0x8
  41bd2c:	b.ne	41bd04 <ferror@plt+0x18464>  // b.any
  41bd30:	cmp	x6, x3
  41bd34:	b.ls	41bd04 <ferror@plt+0x18464>  // b.plast
  41bd38:	add	w8, w8, #0x1
  41bd3c:	add	x5, x5, #0x68
  41bd40:	cmp	w8, w9
  41bd44:	mov	w3, #0x0                   	// #0
  41bd48:	mov	w2, #0x1                   	// #1
  41bd4c:	b.ne	41bc98 <ferror@plt+0x183f8>  // b.any
  41bd50:	ldr	w0, [sp, #204]
  41bd54:	mov	w22, #0x68                  	// #104
  41bd58:	str	w3, [sp, #248]
  41bd5c:	umull	x22, w0, w22
  41bd60:	cbz	w2, 41dcec <ferror@plt+0x1a44c>
  41bd64:	add	x21, x21, x22
  41bd68:	ldr	w0, [x21, #72]
  41bd6c:	cbz	w0, 41bd90 <ferror@plt+0x184f0>
  41bd70:	ldr	x0, [x21, #48]
  41bd74:	ldr	x0, [x0]
  41bd78:	cmp	x0, x19
  41bd7c:	b.eq	41bd90 <ferror@plt+0x184f0>  // b.none
  41bd80:	ldr	x0, [x21, #56]
  41bd84:	ldr	x0, [x0]
  41bd88:	cmp	x0, x19
  41bd8c:	b.ne	41dda8 <ferror@plt+0x1a508>  // b.any
  41bd90:	ldr	w0, [sp, #248]
  41bd94:	str	xzr, [sp, #264]
  41bd98:	cbz	w0, 41dcac <ferror@plt+0x1a40c>
  41bd9c:	add	x1, x27, #0x18
  41bda0:	add	x0, x27, #0x10
  41bda4:	bl	40e8e8 <ferror@plt+0xb048>
  41bda8:	mov	x0, x27
  41bdac:	mov	x1, #0x0                   	// #0
  41bdb0:	bl	40cab0 <ferror@plt+0x9210>
  41bdb4:	cbnz	w0, 41dcbc <ferror@plt+0x1a41c>
  41bdb8:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41bdbc:	add	x1, x1, #0xf50
  41bdc0:	mov	w2, #0x5                   	// #5
  41bdc4:	mov	x0, #0x0                   	// #0
  41bdc8:	bl	403700 <dcgettext@plt>
  41bdcc:	bl	4037a0 <printf@plt>
  41bdd0:	ldr	w0, [x25, #1696]
  41bdd4:	ldr	w1, [sp, #204]
  41bdd8:	cmp	w1, w0
  41bddc:	b.cs	41ddf0 <ferror@plt+0x1a550>  // b.hs, b.nlast
  41bde0:	ldr	x6, [x25, #1424]
  41bde4:	adrp	x0, 448000 <warn@@Base+0x69e8>
  41bde8:	add	x0, x0, #0xfe0
  41bdec:	mov	w19, #0x0                   	// #0
  41bdf0:	str	x27, [sp, #136]
  41bdf4:	str	x0, [sp, #152]
  41bdf8:	adrp	x0, 471000 <_sch_istable+0x1478>
  41bdfc:	str	x0, [sp, #224]
  41be00:	ldr	w1, [sp, #204]
  41be04:	mov	w0, #0x68                  	// #104
  41be08:	ldr	w2, [sp, #248]
  41be0c:	umull	x0, w1, w0
  41be10:	str	x0, [sp, #184]
  41be14:	add	x0, x6, x0
  41be18:	ldr	w1, [x0, #72]
  41be1c:	cbz	w2, 41d6ac <ferror@plt+0x19e0c>
  41be20:	mov	w2, #0x1                   	// #1
  41be24:	str	w2, [sp, #132]
  41be28:	mov	w27, #0x0                   	// #0
  41be2c:	cbnz	w1, 41bfc4 <ferror@plt+0x18724>
  41be30:	b	41c7b4 <ferror@plt+0x18f14>
  41be34:	ldr	x1, [sp, #264]
  41be38:	ldr	w1, [x1, w27, uxtw #2]
  41be3c:	lsl	x2, x1, #3
  41be40:	cbnz	w27, 41c000 <ferror@plt+0x18760>
  41be44:	ldp	x3, x5, [x0, #48]
  41be48:	lsl	x1, x1, #2
  41be4c:	ldr	x4, [x0, #64]
  41be50:	ldr	x28, [x3, x2]
  41be54:	ldr	x3, [sp, #208]
  41be58:	ldr	w1, [x4, x1]
  41be5c:	ldr	x20, [x5, x2]
  41be60:	add	x2, x3, x28
  41be64:	ldr	x0, [x0, #24]
  41be68:	str	x2, [sp, #104]
  41be6c:	str	x0, [sp, #120]
  41be70:	cmn	x20, #0x1
  41be74:	str	w1, [sp, #200]
  41be78:	b.eq	41bfe8 <ferror@plt+0x18748>  // b.none
  41be7c:	adds	x5, x3, x20
  41be80:	str	x5, [sp, #112]
  41be84:	cset	w1, ne  // ne = any
  41be88:	cmp	x2, x5
  41be8c:	str	w1, [sp, #128]
  41be90:	cset	w0, hi  // hi = pmore
  41be94:	mov	x22, x5
  41be98:	ands	w21, w1, w0
  41be9c:	b.eq	41bed0 <ferror@plt+0x18630>  // b.none
  41bea0:	ldr	x0, [sp, #136]
  41bea4:	mov	x4, x2
  41bea8:	ldr	w3, [sp, #204]
  41beac:	add	x2, sp, #0x158
  41beb0:	add	x0, x0, #0x20
  41beb4:	str	x5, [sp, #344]
  41beb8:	ldr	x1, [x0, #16]
  41bebc:	bl	40f658 <ferror@plt+0xbdb8>
  41bec0:	str	w21, [sp, #128]
  41bec4:	ldr	x0, [sp, #336]
  41bec8:	cmp	x0, x22
  41becc:	b.eq	41ca1c <ferror@plt+0x1917c>  // b.none
  41bed0:	ldr	w1, [sp, #132]
  41bed4:	eor	w0, w19, #0x1
  41bed8:	eor	w1, w1, #0x1
  41bedc:	orr	w0, w0, w1
  41bee0:	cbnz	w0, 41bef8 <ferror@plt+0x18658>
  41bee4:	ldr	x1, [sp, #104]
  41bee8:	ldr	x0, [sp, #336]
  41beec:	cmp	x0, x1
  41bef0:	b.cc	41c90c <ferror@plt+0x1906c>  // b.lo, b.ul, b.last
  41bef4:	b.hi	41c9f0 <ferror@plt+0x19150>  // b.pmore
  41bef8:	ldr	x0, [sp, #104]
  41befc:	str	x0, [sp, #336]
  41bf00:	ldr	x0, [sp, #144]
  41bf04:	cmp	x0, x28
  41bf08:	ldr	x0, [sp, #112]
  41bf0c:	str	x0, [sp, #344]
  41bf10:	b.ls	41c778 <ferror@plt+0x18ed8>  // b.plast
  41bf14:	ldr	w0, [sp, #128]
  41bf18:	cmp	w0, #0x0
  41bf1c:	ldr	x0, [sp, #144]
  41bf20:	ccmp	x0, x20, #0x2, ne  // ne = any
  41bf24:	b.ls	41c938 <ferror@plt+0x19098>  // b.plast
  41bf28:	ldr	x0, [sp, #304]
  41bf2c:	cbz	x0, 41c820 <ferror@plt+0x18f80>
  41bf30:	ldr	w0, [sp, #252]
  41bf34:	cbz	w0, 41c070 <ferror@plt+0x187d0>
  41bf38:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41bf3c:	add	x1, x1, #0x210
  41bf40:	mov	w2, #0x5                   	// #5
  41bf44:	mov	x0, #0x0                   	// #0
  41bf48:	bl	403700 <dcgettext@plt>
  41bf4c:	bl	441618 <warn@@Base>
  41bf50:	ldp	w0, w1, [sp, #128]
  41bf54:	tst	w0, w1
  41bf58:	b.eq	41bff4 <ferror@plt+0x18754>  // b.none
  41bf5c:	ldp	x0, x4, [sp, #336]
  41bf60:	ldr	x1, [sp, #112]
  41bf64:	cmp	x0, x1
  41bf68:	b.eq	41ca28 <ferror@plt+0x19188>  // b.none
  41bf6c:	ldr	x0, [sp, #104]
  41bf70:	cmp	x0, x4
  41bf74:	b.eq	41ca00 <ferror@plt+0x19160>  // b.none
  41bf78:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41bf7c:	add	x1, x1, #0x2f8
  41bf80:	mov	w2, #0x5                   	// #5
  41bf84:	mov	x0, #0x0                   	// #0
  41bf88:	str	wzr, [sp, #132]
  41bf8c:	bl	403700 <dcgettext@plt>
  41bf90:	bl	441618 <warn@@Base>
  41bf94:	ldr	x1, [sp, #112]
  41bf98:	ldr	x0, [sp, #336]
  41bf9c:	cmp	x0, x1
  41bfa0:	b.eq	41de34 <ferror@plt+0x1a594>  // b.none
  41bfa4:	ldr	x0, [sp, #184]
  41bfa8:	mov	w19, #0x1                   	// #1
  41bfac:	ldr	x6, [x25, #1424]
  41bfb0:	add	x0, x6, x0
  41bfb4:	ldr	w1, [x0, #72]
  41bfb8:	add	w27, w27, #0x1
  41bfbc:	cmp	w1, w27
  41bfc0:	b.ls	41c7b4 <ferror@plt+0x18f14>  // b.plast
  41bfc4:	ldr	w1, [sp, #248]
  41bfc8:	cbz	w1, 41be34 <ferror@plt+0x18594>
  41bfcc:	cbnz	w27, 41c030 <ferror@plt+0x18790>
  41bfd0:	mov	x2, #0x0                   	// #0
  41bfd4:	mov	x1, #0x0                   	// #0
  41bfd8:	ldp	x3, x5, [x0, #48]
  41bfdc:	b	41be4c <ferror@plt+0x185ac>
  41bfe0:	mov	w1, #0x2                   	// #2
  41bfe4:	b	41badc <ferror@plt+0x1823c>
  41bfe8:	str	xzr, [sp, #112]
  41bfec:	str	wzr, [sp, #128]
  41bff0:	b	41bed0 <ferror@plt+0x18630>
  41bff4:	ldr	x0, [sp, #112]
  41bff8:	cbz	x0, 41bfa4 <ferror@plt+0x18704>
  41bffc:	b	41bf94 <ferror@plt+0x186f4>
  41c000:	ldr	x4, [sp, #264]
  41c004:	sub	w3, w27, #0x1
  41c008:	ldr	w4, [x4, x3, lsl #2]
  41c00c:	ldr	x3, [x0, #48]
  41c010:	lsl	x4, x4, #3
  41c014:	ldr	x5, [x3, x2]
  41c018:	ldr	x7, [x3, x4]
  41c01c:	cmp	x7, x5
  41c020:	b.eq	41c054 <ferror@plt+0x187b4>  // b.none
  41c024:	lsl	x1, x1, #2
  41c028:	ldr	x5, [x0, #56]
  41c02c:	b	41be4c <ferror@plt+0x185ac>
  41c030:	sub	w4, w27, #0x1
  41c034:	ubfiz	x2, x27, #3, #32
  41c038:	ldr	x3, [x0, #48]
  41c03c:	lsl	x4, x4, #3
  41c040:	mov	w1, w27
  41c044:	ldr	x7, [x3, x4]
  41c048:	ldr	x5, [x3, x2]
  41c04c:	cmp	x7, x5
  41c050:	b.ne	41c024 <ferror@plt+0x18784>  // b.any
  41c054:	ldr	x5, [x0, #56]
  41c058:	ldr	x7, [x5, x4]
  41c05c:	ldr	x4, [x5, x2]
  41c060:	cmp	x7, x4
  41c064:	b.eq	41bfb4 <ferror@plt+0x18714>  // b.none
  41c068:	lsl	x1, x1, #2
  41c06c:	b	41be4c <ferror@plt+0x185ac>
  41c070:	ldr	w0, [x25, #1696]
  41c074:	ldr	w1, [sp, #204]
  41c078:	cmp	w0, w1
  41c07c:	b.ls	41d5f0 <ferror@plt+0x19d50>  // b.plast
  41c080:	ldr	x2, [sp, #184]
  41c084:	ldr	x1, [x25, #1424]
  41c088:	add	x0, x1, x2
  41c08c:	ldr	w1, [x1, x2]
  41c090:	str	w1, [sp, #168]
  41c094:	sub	w1, w1, #0x2
  41c098:	cmp	w1, #0x6
  41c09c:	b.hi	41d688 <ferror@plt+0x19de8>  // b.pmore
  41c0a0:	ldr	x1, [sp, #136]
  41c0a4:	ldr	x2, [sp, #104]
  41c0a8:	ldr	x7, [x1, #32]
  41c0ac:	add	x19, x2, #0x1
  41c0b0:	ldr	x1, [x1, #48]
  41c0b4:	add	x24, x7, x1
  41c0b8:	cmp	x24, x19
  41c0bc:	b.cc	41dd78 <ferror@plt+0x1a4d8>  // b.lo, b.ul, b.last
  41c0c0:	ldr	w1, [sp, #168]
  41c0c4:	mov	w26, #0x8                   	// #8
  41c0c8:	ldr	x20, [sp, #112]
  41c0cc:	sub	w26, w26, w1
  41c0d0:	lsl	w23, w1, #1
  41c0d4:	ldr	w1, [x0, #4]
  41c0d8:	str	w1, [sp, #296]
  41c0dc:	sub	w23, w23, #0x1
  41c0e0:	ldr	w1, [x0, #8]
  41c0e4:	mov	x21, x2
  41c0e8:	ldr	x0, [x0, #16]
  41c0ec:	str	x0, [sp, #272]
  41c0f0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  41c0f4:	add	x0, x0, #0xf80
  41c0f8:	str	x0, [sp, #176]
  41c0fc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  41c100:	add	x0, x0, #0x4c8
  41c104:	str	x0, [sp, #232]
  41c108:	mov	w0, w23
  41c10c:	str	w1, [sp, #280]
  41c110:	lsl	w1, w26, #1
  41c114:	mov	x23, x24
  41c118:	mov	x26, #0xffffffffffffffff    	// #-1
  41c11c:	mov	w24, w0
  41c120:	str	w27, [sp, #192]
  41c124:	mov	x27, x26
  41c128:	str	x1, [sp, #216]
  41c12c:	mov	x1, x28
  41c130:	str	x28, [sp, #160]
  41c134:	ldr	x0, [sp, #176]
  41c138:	bl	4037a0 <printf@plt>
  41c13c:	cmp	x23, x19
  41c140:	b.hi	41c194 <ferror@plt+0x188f4>  // b.pmore
  41c144:	cmp	x23, x21
  41c148:	b.hi	41c954 <ferror@plt+0x190b4>  // b.pmore
  41c14c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41c150:	add	x1, x1, #0xfd0
  41c154:	mov	w2, #0x5                   	// #5
  41c158:	and	x22, x27, x26
  41c15c:	mov	x0, #0x0                   	// #0
  41c160:	ldr	w27, [sp, #192]
  41c164:	bl	403700 <dcgettext@plt>
  41c168:	bl	4037a0 <printf@plt>
  41c16c:	cmn	x22, #0x1
  41c170:	b.eq	41c18c <ferror@plt+0x188ec>  // b.none
  41c174:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41c178:	add	x1, x1, #0x2d0
  41c17c:	mov	w2, #0x5                   	// #5
  41c180:	mov	x0, #0x0                   	// #0
  41c184:	bl	403700 <dcgettext@plt>
  41c188:	bl	4037a0 <printf@plt>
  41c18c:	stp	x19, x20, [sp, #336]
  41c190:	b	41bf50 <ferror@plt+0x186b0>
  41c194:	mov	w1, #0x1                   	// #1
  41c198:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41c19c:	add	x22, x2, #0x2f0
  41c1a0:	mov	x0, x21
  41c1a4:	ldr	x2, [x2, #752]
  41c1a8:	blr	x2
  41c1ac:	mov	w3, w0
  41c1b0:	cmp	x20, #0x0
  41c1b4:	ccmp	w0, #0x4, #0x0, ne  // ne = any
  41c1b8:	b.ne	41c5f0 <ferror@plt+0x18d50>  // b.any
  41c1bc:	ldr	x21, [sp, #336]
  41c1c0:	mov	x3, x20
  41c1c4:	ldr	x1, [sp, #160]
  41c1c8:	sub	x21, x20, x21
  41c1cc:	mov	w2, #0x1                   	// #1
  41c1d0:	mov	w0, #0x0                   	// #0
  41c1d4:	add	x21, x21, x1
  41c1d8:	mov	w4, #0x0                   	// #0
  41c1dc:	mov	x27, #0x0                   	// #0
  41c1e0:	mov	w6, #0x3                   	// #3
  41c1e4:	nop
  41c1e8:	cmp	x23, x3
  41c1ec:	b.ls	41d0c4 <ferror@plt+0x19824>  // b.plast
  41c1f0:	ldrb	w1, [x3], #1
  41c1f4:	add	w4, w4, #0x1
  41c1f8:	cmp	w0, #0x3f
  41c1fc:	b.hi	41c5b0 <ferror@plt+0x18d10>  // b.pmore
  41c200:	and	x5, x1, #0x7f
  41c204:	lsl	x7, x5, x0
  41c208:	orr	x27, x27, x7
  41c20c:	lsr	x7, x27, x0
  41c210:	cmp	x5, x7
  41c214:	csel	w2, w2, w6, eq  // eq = none
  41c218:	add	w0, w0, #0x7
  41c21c:	tbnz	w1, #7, 41c1e8 <ferror@plt+0x18948>
  41c220:	and	w2, w2, #0xfffffffe
  41c224:	add	x20, x20, w4, uxtw
  41c228:	tbnz	w2, #1, 41d610 <ferror@plt+0x19d70>
  41c22c:	adrp	x6, 448000 <warn@@Base+0x69e8>
  41c230:	add	x28, x6, #0xf90
  41c234:	mov	x2, x27
  41c238:	mov	x0, x28
  41c23c:	mov	w1, w24
  41c240:	bl	4037a0 <printf@plt>
  41c244:	mov	x3, x20
  41c248:	mov	x26, #0x0                   	// #0
  41c24c:	mov	w2, #0x1                   	// #1
  41c250:	mov	w0, #0x0                   	// #0
  41c254:	mov	w4, #0x0                   	// #0
  41c258:	mov	w10, #0x3                   	// #3
  41c25c:	nop
  41c260:	cmp	x23, x3
  41c264:	b.ls	41d0e8 <ferror@plt+0x19848>  // b.plast
  41c268:	ldrb	w1, [x3], #1
  41c26c:	add	w4, w4, #0x1
  41c270:	cmp	w0, #0x3f
  41c274:	b.hi	41c5a0 <ferror@plt+0x18d00>  // b.pmore
  41c278:	and	x5, x1, #0x7f
  41c27c:	lsl	x6, x5, x0
  41c280:	orr	x26, x26, x6
  41c284:	lsr	x6, x26, x0
  41c288:	cmp	x5, x6
  41c28c:	csel	w2, w2, w10, eq  // eq = none
  41c290:	add	w0, w0, #0x7
  41c294:	tbnz	w1, #7, 41c260 <ferror@plt+0x189c0>
  41c298:	and	w2, w2, #0xfffffffe
  41c29c:	add	x20, x20, w4, uxtw
  41c2a0:	tbnz	w2, #1, 41d62c <ferror@plt+0x19d8c>
  41c2a4:	mov	x2, x26
  41c2a8:	mov	w1, w24
  41c2ac:	mov	x0, x28
  41c2b0:	bl	4037a0 <printf@plt>
  41c2b4:	mov	w2, #0x5                   	// #5
  41c2b8:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41c2bc:	mov	x0, #0x0                   	// #0
  41c2c0:	add	x1, x1, #0x130
  41c2c4:	bl	403700 <dcgettext@plt>
  41c2c8:	adrp	x3, 44d000 <warn@@Base+0xb9e8>
  41c2cc:	mov	x1, x21
  41c2d0:	add	x3, x3, #0xd68
  41c2d4:	mov	w2, #0x8                   	// #8
  41c2d8:	bl	4037a0 <printf@plt>
  41c2dc:	mov	x0, x19
  41c2e0:	mov	w3, #0x1                   	// #1
  41c2e4:	mov	w1, #0x0                   	// #0
  41c2e8:	mov	w4, #0x0                   	// #0
  41c2ec:	mov	x11, #0x0                   	// #0
  41c2f0:	mov	w6, #0x3                   	// #3
  41c2f4:	nop
  41c2f8:	cmp	x23, x0
  41c2fc:	b.ls	41d558 <ferror@plt+0x19cb8>  // b.plast
  41c300:	ldrb	w2, [x0], #1
  41c304:	add	w4, w4, #0x1
  41c308:	cmp	w1, #0x3f
  41c30c:	b.hi	41c5e0 <ferror@plt+0x18d40>  // b.pmore
  41c310:	and	x5, x2, #0x7f
  41c314:	lsl	x7, x5, x1
  41c318:	orr	x11, x11, x7
  41c31c:	lsr	x7, x11, x1
  41c320:	cmp	x5, x7
  41c324:	csel	w3, w3, w6, eq  // eq = none
  41c328:	add	w1, w1, #0x7
  41c32c:	tbnz	w2, #7, 41c2f8 <ferror@plt+0x18a58>
  41c330:	and	w3, w3, #0xfffffffe
  41c334:	add	x21, x19, w4, uxtw
  41c338:	tbnz	w3, #1, 41d848 <ferror@plt+0x19fa8>
  41c33c:	mov	x0, x21
  41c340:	mov	w3, #0x1                   	// #1
  41c344:	mov	w1, #0x0                   	// #0
  41c348:	mov	w19, #0x0                   	// #0
  41c34c:	mov	x22, #0x0                   	// #0
  41c350:	mov	w5, #0x3                   	// #3
  41c354:	nop
  41c358:	cmp	x23, x0
  41c35c:	b.ls	41d4c8 <ferror@plt+0x19c28>  // b.plast
  41c360:	ldrb	w2, [x0], #1
  41c364:	add	w19, w19, #0x1
  41c368:	cmp	w1, #0x3f
  41c36c:	b.hi	41c5d0 <ferror@plt+0x18d30>  // b.pmore
  41c370:	and	x4, x2, #0x7f
  41c374:	lsl	x6, x4, x1
  41c378:	orr	x22, x22, x6
  41c37c:	lsr	x6, x22, x1
  41c380:	cmp	x4, x6
  41c384:	csel	w3, w3, w5, eq  // eq = none
  41c388:	add	w1, w1, #0x7
  41c38c:	tbnz	w2, #7, 41c358 <ferror@plt+0x18ab8>
  41c390:	and	w3, w3, #0xfffffffe
  41c394:	add	x19, x21, w19, uxtw
  41c398:	tbnz	w3, #1, 41d858 <ferror@plt+0x19fb8>
  41c39c:	add	x0, x19, #0x2
  41c3a0:	cmp	x23, x0
  41c3a4:	b.cc	41d4fc <ferror@plt+0x19c5c>  // b.lo, b.ul, b.last
  41c3a8:	mov	x2, x19
  41c3ac:	mov	w3, #0x1                   	// #1
  41c3b0:	mov	w0, #0x0                   	// #0
  41c3b4:	mov	w5, #0x0                   	// #0
  41c3b8:	mov	x28, #0x0                   	// #0
  41c3bc:	mov	w12, #0x3                   	// #3
  41c3c0:	cmp	x23, x2
  41c3c4:	b.eq	41d10c <ferror@plt+0x1986c>  // b.none
  41c3c8:	ldrb	w1, [x2], #1
  41c3cc:	add	w5, w5, #0x1
  41c3d0:	cmp	w0, #0x3f
  41c3d4:	b.hi	41c5c0 <ferror@plt+0x18d20>  // b.pmore
  41c3d8:	and	x4, x1, #0x7f
  41c3dc:	lsl	x6, x4, x0
  41c3e0:	orr	x28, x28, x6
  41c3e4:	lsr	x6, x28, x0
  41c3e8:	cmp	x4, x6
  41c3ec:	csel	w3, w3, w12, eq  // eq = none
  41c3f0:	add	w0, w0, #0x7
  41c3f4:	tbnz	w1, #7, 41c3c0 <ferror@plt+0x18b20>
  41c3f8:	and	w3, w3, #0xfffffffe
  41c3fc:	add	x19, x19, w5, uxtw
  41c400:	tbnz	w3, #1, 41d678 <ferror@plt+0x19dd8>
  41c404:	ldr	w21, [x25, #376]
  41c408:	add	x5, x25, #0x180
  41c40c:	ldr	x0, [sp, #120]
  41c410:	mov	x1, #0x40                  	// #64
  41c414:	ldr	x2, [sp, #152]
  41c418:	add	x3, x11, x0
  41c41c:	add	w0, w21, #0x1
  41c420:	sbfiz	x21, x21, #6, #32
  41c424:	add	x21, x5, x21
  41c428:	and	w0, w0, #0xf
  41c42c:	str	x5, [sp, #240]
  41c430:	str	x11, [sp, #256]
  41c434:	str	w0, [x25, #376]
  41c438:	mov	x0, x21
  41c43c:	bl	403160 <snprintf@plt>
  41c440:	ldr	x3, [sp, #216]
  41c444:	ldr	x0, [sp, #232]
  41c448:	add	x1, x21, x3
  41c44c:	bl	4037a0 <printf@plt>
  41c450:	ldr	w21, [x25, #376]
  41c454:	ldr	x2, [sp, #152]
  41c458:	add	w0, w21, #0x1
  41c45c:	ldr	x5, [sp, #240]
  41c460:	sbfiz	x21, x21, #6, #32
  41c464:	ldr	x1, [sp, #120]
  41c468:	add	x21, x5, x21
  41c46c:	and	w0, w0, #0xf
  41c470:	str	w0, [x25, #376]
  41c474:	add	x3, x22, x1
  41c478:	mov	x0, x21
  41c47c:	mov	x1, #0x40                  	// #64
  41c480:	bl	403160 <snprintf@plt>
  41c484:	ldr	x3, [sp, #216]
  41c488:	ldr	x0, [sp, #232]
  41c48c:	add	x1, x21, x3
  41c490:	bl	4037a0 <printf@plt>
  41c494:	ldr	x0, [sp, #224]
  41c498:	add	x21, x0, #0xed8
  41c49c:	ldr	x1, [x0, #3800]
  41c4a0:	mov	w0, #0x28                  	// #40
  41c4a4:	bl	4030b0 <putc@plt>
  41c4a8:	ldr	w1, [sp, #168]
  41c4ac:	mov	x4, x28
  41c4b0:	ldr	w3, [sp, #280]
  41c4b4:	mov	x0, x19
  41c4b8:	ldr	w2, [sp, #296]
  41c4bc:	ldr	x6, [sp, #136]
  41c4c0:	ldr	x5, [sp, #272]
  41c4c4:	bl	414a28 <ferror@plt+0x11188>
  41c4c8:	mov	w2, w0
  41c4cc:	ldr	x1, [sp, #224]
  41c4d0:	mov	w0, #0x29                  	// #41
  41c4d4:	str	w2, [sp, #240]
  41c4d8:	ldr	x1, [x1, #3800]
  41c4dc:	bl	4030b0 <putc@plt>
  41c4e0:	ldr	w2, [sp, #240]
  41c4e4:	ldr	w0, [sp, #200]
  41c4e8:	cmp	w2, #0x0
  41c4ec:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  41c4f0:	ldr	x11, [sp, #256]
  41c4f4:	b.eq	41d59c <ferror@plt+0x19cfc>  // b.none
  41c4f8:	cmp	x11, x22
  41c4fc:	cset	w0, eq  // eq = none
  41c500:	cmp	w0, #0x0
  41c504:	ccmp	x27, x26, #0x0, ne  // ne = any
  41c508:	b.eq	41d5d0 <ferror@plt+0x19d30>  // b.none
  41c50c:	cmp	x11, x22
  41c510:	b.hi	41c520 <ferror@plt+0x18c80>  // b.pmore
  41c514:	cmp	w0, #0x0
  41c518:	ccmp	x27, x26, #0x0, ne  // ne = any
  41c51c:	b.ls	41c53c <ferror@plt+0x18c9c>  // b.plast
  41c520:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41c524:	mov	w2, #0x5                   	// #5
  41c528:	add	x1, x1, #0x200
  41c52c:	mov	x0, #0x0                   	// #0
  41c530:	bl	403700 <dcgettext@plt>
  41c534:	ldr	x1, [x21]
  41c538:	bl	402fe0 <fputs@plt>
  41c53c:	ldr	x1, [x21]
  41c540:	mov	x26, #0xffffffffffffffff    	// #-1
  41c544:	add	x21, x19, x28
  41c548:	mov	x27, x26
  41c54c:	mov	w0, #0xa                   	// #10
  41c550:	bl	4030b0 <putc@plt>
  41c554:	ldr	x1, [sp, #336]
  41c558:	add	x19, x21, #0x1
  41c55c:	ldr	x0, [sp, #160]
  41c560:	sub	x1, x21, x1
  41c564:	cmp	x23, x19
  41c568:	add	x1, x1, x0
  41c56c:	b.cs	41c134 <ferror@plt+0x18894>  // b.hs, b.nlast
  41c570:	and	x22, x26, x27
  41c574:	ldr	w27, [sp, #192]
  41c578:	mov	x28, x0
  41c57c:	mov	x19, x21
  41c580:	mov	w2, #0x5                   	// #5
  41c584:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41c588:	mov	x0, #0x0                   	// #0
  41c58c:	add	x1, x1, #0xf0
  41c590:	bl	403700 <dcgettext@plt>
  41c594:	mov	x1, x28
  41c598:	bl	441618 <warn@@Base>
  41c59c:	b	41c16c <ferror@plt+0x188cc>
  41c5a0:	tst	x1, #0x7f
  41c5a4:	csel	w2, w2, w10, eq  // eq = none
  41c5a8:	tbnz	w1, #7, 41c260 <ferror@plt+0x189c0>
  41c5ac:	b	41c298 <ferror@plt+0x189f8>
  41c5b0:	tst	x1, #0x7f
  41c5b4:	csel	w2, w2, w6, eq  // eq = none
  41c5b8:	tbnz	w1, #7, 41c1e8 <ferror@plt+0x18948>
  41c5bc:	b	41c220 <ferror@plt+0x18980>
  41c5c0:	tst	x1, #0x7f
  41c5c4:	csel	w3, w3, w12, eq  // eq = none
  41c5c8:	tbnz	w1, #7, 41c3c0 <ferror@plt+0x18b20>
  41c5cc:	b	41c3f8 <ferror@plt+0x18b58>
  41c5d0:	tst	x2, #0x7f
  41c5d4:	csel	w3, w3, w5, eq  // eq = none
  41c5d8:	tbnz	w2, #7, 41c358 <ferror@plt+0x18ab8>
  41c5dc:	b	41c390 <ferror@plt+0x18af0>
  41c5e0:	tst	x2, #0x7f
  41c5e4:	csel	w3, w3, w6, eq  // eq = none
  41c5e8:	tbnz	w2, #7, 41c2f8 <ferror@plt+0x18a58>
  41c5ec:	b	41c330 <ferror@plt+0x18a90>
  41c5f0:	cmp	w0, #0x6
  41c5f4:	b.eq	41c968 <ferror@plt+0x190c8>  // b.none
  41c5f8:	b.ls	41c740 <ferror@plt+0x18ea0>  // b.plast
  41c5fc:	cmp	w0, #0x9
  41c600:	b.ne	41c74c <ferror@plt+0x18eac>  // b.any
  41c604:	cbz	x20, 41c620 <ferror@plt+0x18d80>
  41c608:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41c60c:	add	x1, x1, #0x270
  41c610:	mov	w2, #0x5                   	// #5
  41c614:	mov	x0, #0x0                   	// #0
  41c618:	bl	403700 <dcgettext@plt>
  41c61c:	bl	4037a0 <printf@plt>
  41c620:	mov	x0, x19
  41c624:	mov	w3, #0x1                   	// #1
  41c628:	mov	w1, #0x0                   	// #0
  41c62c:	mov	w4, #0x0                   	// #0
  41c630:	mov	x27, #0x0                   	// #0
  41c634:	mov	w6, #0x3                   	// #3
  41c638:	cmp	x23, x0
  41c63c:	b.ls	41d534 <ferror@plt+0x19c94>  // b.plast
  41c640:	ldrb	w2, [x0], #1
  41c644:	add	w4, w4, #0x1
  41c648:	cmp	w1, #0x3f
  41c64c:	b.hi	41c730 <ferror@plt+0x18e90>  // b.pmore
  41c650:	and	x5, x2, #0x7f
  41c654:	lsl	x7, x5, x1
  41c658:	orr	x27, x27, x7
  41c65c:	lsr	x7, x27, x1
  41c660:	cmp	x5, x7
  41c664:	csel	w3, w3, w6, eq  // eq = none
  41c668:	add	w1, w1, #0x7
  41c66c:	tbnz	w2, #7, 41c638 <ferror@plt+0x18d98>
  41c670:	and	w3, w3, #0xfffffffe
  41c674:	add	x19, x19, w4, uxtw
  41c678:	tbnz	w3, #1, 41d82c <ferror@plt+0x19f8c>
  41c67c:	adrp	x6, 448000 <warn@@Base+0x69e8>
  41c680:	add	x28, x6, #0xf90
  41c684:	mov	w1, w24
  41c688:	mov	x0, x28
  41c68c:	mov	x2, x27
  41c690:	bl	4037a0 <printf@plt>
  41c694:	mov	x0, x19
  41c698:	mov	x26, #0x0                   	// #0
  41c69c:	mov	w3, #0x1                   	// #1
  41c6a0:	mov	w1, #0x0                   	// #0
  41c6a4:	mov	w4, #0x0                   	// #0
  41c6a8:	mov	w10, #0x3                   	// #3
  41c6ac:	nop
  41c6b0:	cmp	x23, x0
  41c6b4:	b.ls	41d510 <ferror@plt+0x19c70>  // b.plast
  41c6b8:	ldrb	w2, [x0], #1
  41c6bc:	add	w4, w4, #0x1
  41c6c0:	cmp	w1, #0x3f
  41c6c4:	b.hi	41c720 <ferror@plt+0x18e80>  // b.pmore
  41c6c8:	and	x5, x2, #0x7f
  41c6cc:	lsl	x6, x5, x1
  41c6d0:	orr	x26, x26, x6
  41c6d4:	lsr	x6, x26, x1
  41c6d8:	cmp	x5, x6
  41c6dc:	csel	w3, w3, w10, eq  // eq = none
  41c6e0:	add	w1, w1, #0x7
  41c6e4:	tbnz	w2, #7, 41c6b0 <ferror@plt+0x18e10>
  41c6e8:	and	w3, w3, #0xfffffffe
  41c6ec:	add	x21, x19, w4, uxtw
  41c6f0:	tbnz	w3, #1, 41d810 <ferror@plt+0x19f70>
  41c6f4:	mov	x2, x26
  41c6f8:	mov	w1, w24
  41c6fc:	mov	x0, x28
  41c700:	bl	4037a0 <printf@plt>
  41c704:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41c708:	add	x1, x1, #0x3b0
  41c70c:	mov	w2, #0x5                   	// #5
  41c710:	mov	x0, #0x0                   	// #0
  41c714:	bl	403700 <dcgettext@plt>
  41c718:	bl	4037a0 <printf@plt>
  41c71c:	b	41c554 <ferror@plt+0x18cb4>
  41c720:	tst	x2, #0x7f
  41c724:	csel	w3, w3, w10, eq  // eq = none
  41c728:	tbnz	w2, #7, 41c6b0 <ferror@plt+0x18e10>
  41c72c:	b	41c6e8 <ferror@plt+0x18e48>
  41c730:	tst	x2, #0x7f
  41c734:	csel	w3, w3, w6, eq  // eq = none
  41c738:	tbnz	w2, #7, 41c638 <ferror@plt+0x18d98>
  41c73c:	b	41c670 <ferror@plt+0x18dd0>
  41c740:	cbz	w0, 41c14c <ferror@plt+0x188ac>
  41c744:	cmp	w0, #0x4
  41c748:	b.eq	41c2dc <ferror@plt+0x18a3c>  // b.none
  41c74c:	ldr	w27, [sp, #192]
  41c750:	mov	w2, #0x5                   	// #5
  41c754:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41c758:	mov	x0, #0x0                   	// #0
  41c75c:	add	x1, x1, #0x2a8
  41c760:	str	w3, [sp, #120]
  41c764:	bl	403700 <dcgettext@plt>
  41c768:	ldr	w3, [sp, #120]
  41c76c:	mov	w1, w3
  41c770:	bl	441040 <error@@Base>
  41c774:	b	41bf50 <ferror@plt+0x186b0>
  41c778:	mov	w2, #0x5                   	// #5
  41c77c:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41c780:	mov	x0, #0x0                   	// #0
  41c784:	add	x1, x1, #0x8
  41c788:	bl	403700 <dcgettext@plt>
  41c78c:	mov	x1, x28
  41c790:	bl	441618 <warn@@Base>
  41c794:	add	w27, w27, #0x1
  41c798:	ldr	x0, [sp, #184]
  41c79c:	mov	w19, #0x1                   	// #1
  41c7a0:	ldr	x6, [x25, #1424]
  41c7a4:	add	x0, x6, x0
  41c7a8:	ldr	w1, [x0, #72]
  41c7ac:	cmp	w1, w27
  41c7b0:	b.hi	41bfc4 <ferror@plt+0x18724>  // b.pmore
  41c7b4:	ldr	w1, [sp, #204]
  41c7b8:	ldr	w0, [x25, #1696]
  41c7bc:	add	w1, w1, #0x1
  41c7c0:	str	w1, [sp, #204]
  41c7c4:	cmp	w0, w1
  41c7c8:	b.hi	41be00 <ferror@plt+0x18560>  // b.pmore
  41c7cc:	ldr	x27, [sp, #136]
  41c7d0:	ldr	x0, [x27, #32]
  41c7d4:	ldr	x1, [x27, #48]
  41c7d8:	ldr	x3, [sp, #336]
  41c7dc:	add	x0, x0, x1
  41c7e0:	cmp	x0, x3
  41c7e4:	b.hi	41dd0c <ferror@plt+0x1a46c>  // b.pmore
  41c7e8:	ldr	x0, [sp, #224]
  41c7ec:	ldr	x1, [x0, #3800]
  41c7f0:	mov	w0, #0xa                   	// #10
  41c7f4:	bl	4030b0 <putc@plt>
  41c7f8:	ldr	x0, [sp, #264]
  41c7fc:	bl	403510 <free@plt>
  41c800:	mov	w0, #0x1                   	// #1
  41c804:	ldp	x19, x20, [sp, #16]
  41c808:	ldp	x21, x22, [sp, #32]
  41c80c:	ldp	x23, x24, [sp, #48]
  41c810:	ldp	x25, x26, [sp, #64]
  41c814:	ldp	x27, x28, [sp, #80]
  41c818:	ldp	x29, x30, [sp], #352
  41c81c:	ret
  41c820:	ldr	x0, [sp, #136]
  41c824:	ldr	w1, [x25, #1696]
  41c828:	ldr	x19, [x0, #32]
  41c82c:	ldr	x0, [x0, #48]
  41c830:	add	x19, x19, x0
  41c834:	ldr	w0, [sp, #252]
  41c838:	cbz	w0, 41ca5c <ferror@plt+0x191bc>
  41c83c:	ldr	w0, [sp, #204]
  41c840:	cmp	w0, w1
  41c844:	b.cs	41d888 <ferror@plt+0x19fe8>  // b.hs, b.nlast
  41c848:	ldr	x1, [sp, #184]
  41c84c:	ldr	x0, [x25, #1424]
  41c850:	add	x2, x0, x1
  41c854:	ldr	w26, [x0, x1]
  41c858:	sub	w0, w26, #0x2
  41c85c:	cmp	w0, #0x6
  41c860:	b.hi	41d924 <ferror@plt+0x1a084>  // b.pmore
  41c864:	ldp	x20, x24, [sp, #104]
  41c868:	adrp	x0, 448000 <warn@@Base+0x69e8>
  41c86c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41c870:	add	x22, x0, #0xf80
  41c874:	add	x0, x1, #0xf90
  41c878:	str	x0, [sp, #192]
  41c87c:	adrp	x0, 44c000 <warn@@Base+0xa9e8>
  41c880:	add	x0, x0, #0x130
  41c884:	str	x0, [sp, #216]
  41c888:	mov	x23, x19
  41c88c:	ldr	w0, [x2, #4]
  41c890:	mov	x1, x20
  41c894:	str	w0, [sp, #160]
  41c898:	ldr	w0, [x2, #8]
  41c89c:	str	w0, [sp, #168]
  41c8a0:	ldr	x0, [x2, #16]
  41c8a4:	str	x0, [sp, #120]
  41c8a8:	str	w26, [sp, #176]
  41c8ac:	str	w27, [sp, #232]
  41c8b0:	sub	x1, x20, x1
  41c8b4:	mov	x0, x22
  41c8b8:	add	x1, x1, x28
  41c8bc:	bl	4037a0 <printf@plt>
  41c8c0:	cmp	x20, x23
  41c8c4:	b.cs	41dc84 <ferror@plt+0x1a3e4>  // b.hs, b.nlast
  41c8c8:	add	x27, x20, #0x1
  41c8cc:	cmp	x27, x23
  41c8d0:	b.cc	41d138 <ferror@plt+0x19898>  // b.lo, b.ul, b.last
  41c8d4:	sub	x1, x23, x20
  41c8d8:	sub	w0, w1, #0x1
  41c8dc:	cmp	w0, #0x7
  41c8e0:	b.ls	41d13c <ferror@plt+0x1989c>  // b.plast
  41c8e4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41c8e8:	add	x1, x1, #0xfd0
  41c8ec:	mov	w2, #0x5                   	// #5
  41c8f0:	mov	x23, x27
  41c8f4:	mov	x0, #0x0                   	// #0
  41c8f8:	ldr	w27, [sp, #232]
  41c8fc:	stp	x23, x24, [sp, #336]
  41c900:	bl	403700 <dcgettext@plt>
  41c904:	bl	4037a0 <printf@plt>
  41c908:	b	41bf50 <ferror@plt+0x186b0>
  41c90c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41c910:	add	x1, x1, #0xf90
  41c914:	mov	w2, #0x5                   	// #5
  41c918:	mov	x0, #0x0                   	// #0
  41c91c:	bl	403700 <dcgettext@plt>
  41c920:	ldr	x3, [sp, #208]
  41c924:	mov	x2, x28
  41c928:	ldr	x1, [sp, #336]
  41c92c:	sub	x1, x1, x3
  41c930:	bl	441618 <warn@@Base>
  41c934:	b	41bef8 <ferror@plt+0x18658>
  41c938:	mov	w2, #0x5                   	// #5
  41c93c:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41c940:	mov	x0, #0x0                   	// #0
  41c944:	add	x1, x1, #0x40
  41c948:	bl	403700 <dcgettext@plt>
  41c94c:	mov	x1, x20
  41c950:	b	41c790 <ferror@plt+0x18ef0>
  41c954:	sub	x1, x23, x21
  41c958:	sub	w0, w1, #0x1
  41c95c:	cmp	w0, #0x7
  41c960:	b.ls	41c198 <ferror@plt+0x188f8>  // b.plast
  41c964:	b	41c14c <ferror@plt+0x188ac>
  41c968:	ldr	w0, [sp, #168]
  41c96c:	add	x21, x19, w0, uxtw
  41c970:	cmp	x23, x21
  41c974:	b.hi	41d584 <ferror@plt+0x19ce4>  // b.pmore
  41c978:	str	xzr, [sp, #120]
  41c97c:	cmp	x23, x19
  41c980:	b.ls	41c994 <ferror@plt+0x190f4>  // b.plast
  41c984:	sub	x1, x23, x19
  41c988:	sub	w0, w1, #0x1
  41c98c:	cmp	w0, #0x7
  41c990:	b.ls	41d588 <ferror@plt+0x19ce8>  // b.plast
  41c994:	ldr	w0, [x25, #376]
  41c998:	add	x19, x25, #0x180
  41c99c:	ldr	x3, [sp, #120]
  41c9a0:	add	w5, w0, #0x1
  41c9a4:	ldr	x2, [sp, #152]
  41c9a8:	and	w5, w5, #0xf
  41c9ac:	sbfiz	x0, x0, #6, #32
  41c9b0:	mov	x1, #0x40                  	// #64
  41c9b4:	add	x19, x19, x0
  41c9b8:	str	w5, [x25, #376]
  41c9bc:	mov	x0, x19
  41c9c0:	bl	403160 <snprintf@plt>
  41c9c4:	ldr	x0, [sp, #216]
  41c9c8:	add	x1, x19, x0
  41c9cc:	ldr	x0, [sp, #232]
  41c9d0:	bl	4037a0 <printf@plt>
  41c9d4:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41c9d8:	add	x1, x1, #0x480
  41c9dc:	mov	w2, #0x5                   	// #5
  41c9e0:	mov	x0, #0x0                   	// #0
  41c9e4:	bl	403700 <dcgettext@plt>
  41c9e8:	bl	4037a0 <printf@plt>
  41c9ec:	b	41c554 <ferror@plt+0x18cb4>
  41c9f0:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41c9f4:	mov	w2, #0x5                   	// #5
  41c9f8:	add	x1, x1, #0xfc8
  41c9fc:	b	41c918 <ferror@plt+0x19078>
  41ca00:	mov	w0, #0x1                   	// #1
  41ca04:	mov	w19, w0
  41ca08:	str	w0, [sp, #132]
  41ca0c:	ldr	x0, [sp, #184]
  41ca10:	ldr	x6, [x25, #1424]
  41ca14:	add	x0, x6, x0
  41ca18:	b	41bfb4 <ferror@plt+0x18714>
  41ca1c:	ldr	x0, [sp, #344]
  41ca20:	str	x0, [sp, #336]
  41ca24:	b	41bed0 <ferror@plt+0x18630>
  41ca28:	mov	w0, #0x1                   	// #1
  41ca2c:	str	w0, [sp, #132]
  41ca30:	ldr	x0, [sp, #136]
  41ca34:	add	x2, sp, #0x150
  41ca38:	ldr	w3, [sp, #204]
  41ca3c:	mov	w19, #0x1                   	// #1
  41ca40:	add	x0, x0, #0x20
  41ca44:	ldr	x1, [x0, #16]
  41ca48:	bl	40f658 <ferror@plt+0xbdb8>
  41ca4c:	ldr	x0, [sp, #184]
  41ca50:	ldr	x6, [x25, #1424]
  41ca54:	add	x0, x6, x0
  41ca58:	b	41bfb4 <ferror@plt+0x18714>
  41ca5c:	ldr	w0, [sp, #204]
  41ca60:	cmp	w0, w1
  41ca64:	b.cs	41d868 <ferror@plt+0x19fc8>  // b.hs, b.nlast
  41ca68:	ldr	x2, [sp, #184]
  41ca6c:	ldr	x0, [x25, #1424]
  41ca70:	add	x1, x0, x2
  41ca74:	ldr	w2, [x0, x2]
  41ca78:	str	w2, [sp, #160]
  41ca7c:	sub	w0, w2, #0x2
  41ca80:	cmp	w0, #0x6
  41ca84:	b.hi	41d900 <ferror@plt+0x1a060>  // b.pmore
  41ca88:	mov	w0, w2
  41ca8c:	lsl	w2, w2, #1
  41ca90:	str	x2, [sp, #272]
  41ca94:	lsl	w4, w0, #1
  41ca98:	ldr	x0, [sp, #104]
  41ca9c:	add	x0, x0, x2
  41caa0:	cmp	x19, x0
  41caa4:	b.cc	41dde4 <ferror@plt+0x1a544>  // b.lo, b.ul, b.last
  41caa8:	ldr	w5, [sp, #160]
  41caac:	mov	w3, #0x8                   	// #8
  41cab0:	ldr	w6, [x1, #4]
  41cab4:	mov	x2, #0xfffffffffffffffe    	// #-2
  41cab8:	sub	w3, w3, w5
  41cabc:	str	w6, [sp, #300]
  41cac0:	lsl	w0, w5, #3
  41cac4:	ldr	w6, [x1, #8]
  41cac8:	sub	w0, w0, #0x1
  41cacc:	mov	x22, x28
  41cad0:	ldr	x1, [x1, #16]
  41cad4:	lsl	x0, x2, x0
  41cad8:	mvn	x0, x0
  41cadc:	stp	x28, x0, [sp, #232]
  41cae0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  41cae4:	add	x0, x0, #0xf80
  41cae8:	str	x1, [sp, #288]
  41caec:	lsl	w1, w3, #1
  41caf0:	str	x0, [sp, #176]
  41caf4:	str	x1, [sp, #192]
  41caf8:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  41cafc:	add	x0, x1, #0x4c8
  41cb00:	str	x0, [sp, #280]
  41cb04:	mov	w0, w5
  41cb08:	str	x0, [sp, #256]
  41cb0c:	ldr	x21, [sp, #104]
  41cb10:	sub	w4, w4, #0x1
  41cb14:	ldr	x0, [sp, #112]
  41cb18:	str	x0, [sp, #168]
  41cb1c:	str	w4, [sp, #296]
  41cb20:	str	w6, [sp, #312]
  41cb24:	str	w27, [sp, #316]
  41cb28:	ldr	x0, [sp, #176]
  41cb2c:	mov	x1, x22
  41cb30:	bl	4037a0 <printf@plt>
  41cb34:	ldr	x0, [sp, #256]
  41cb38:	add	x23, x21, x0
  41cb3c:	cmp	x23, x19
  41cb40:	add	x26, x23, x0
  41cb44:	b.cc	41ced0 <ferror@plt+0x19630>  // b.lo, b.ul, b.last
  41cb48:	cmp	x19, x21
  41cb4c:	b.ls	41cb60 <ferror@plt+0x192c0>  // b.plast
  41cb50:	sub	x1, x19, x21
  41cb54:	sub	w0, w1, #0x1
  41cb58:	cmp	w0, #0x7
  41cb5c:	b.ls	41de58 <ferror@plt+0x1a5b8>  // b.plast
  41cb60:	cmp	x26, x19
  41cb64:	b.cs	41d068 <ferror@plt+0x197c8>  // b.hs, b.nlast
  41cb68:	adrp	x21, 475000 <_bfd_std_section+0x3120>
  41cb6c:	add	x21, x21, #0x2f0
  41cb70:	mov	x20, #0x0                   	// #0
  41cb74:	ldr	w1, [sp, #160]
  41cb78:	ldr	x2, [x21]
  41cb7c:	mov	x0, x23
  41cb80:	blr	x2
  41cb84:	mov	x23, x0
  41cb88:	orr	x0, x0, x20
  41cb8c:	cbz	x0, 41cf10 <ferror@plt+0x19670>
  41cb90:	ldr	x0, [sp, #240]
  41cb94:	bics	xzr, x0, x20
  41cb98:	b.eq	41cf80 <ferror@plt+0x196e0>  // b.none
  41cb9c:	ldr	x2, [sp, #168]
  41cba0:	cbz	x2, 41cf58 <ferror@plt+0x196b8>
  41cba4:	ldr	x22, [sp, #336]
  41cba8:	mov	x3, x2
  41cbac:	mov	w1, #0x1                   	// #1
  41cbb0:	mov	w0, #0x0                   	// #0
  41cbb4:	sub	x22, x2, x22
  41cbb8:	mov	w21, #0x0                   	// #0
  41cbbc:	ldr	x2, [sp, #232]
  41cbc0:	mov	x27, #0x0                   	// #0
  41cbc4:	mov	w5, #0x3                   	// #3
  41cbc8:	add	x22, x22, x2
  41cbcc:	nop
  41cbd0:	cmp	x3, x19
  41cbd4:	b.cs	41d09c <ferror@plt+0x197fc>  // b.hs, b.nlast
  41cbd8:	ldrb	w2, [x3], #1
  41cbdc:	add	w21, w21, #0x1
  41cbe0:	cmp	w0, #0x3f
  41cbe4:	b.hi	41ce88 <ferror@plt+0x195e8>  // b.pmore
  41cbe8:	and	x4, x2, #0x7f
  41cbec:	lsl	x6, x4, x0
  41cbf0:	orr	x27, x27, x6
  41cbf4:	lsr	x6, x27, x0
  41cbf8:	cmp	x4, x6
  41cbfc:	csel	w1, w1, w5, eq  // eq = none
  41cc00:	add	w0, w0, #0x7
  41cc04:	tbnz	w2, #7, 41cbd0 <ferror@plt+0x19330>
  41cc08:	ldr	x0, [sp, #168]
  41cc0c:	and	w1, w1, #0xfffffffe
  41cc10:	add	x21, x0, w21, uxtw
  41cc14:	tbnz	w1, #1, 41d490 <ferror@plt+0x19bf0>
  41cc18:	ldr	w1, [sp, #296]
  41cc1c:	adrp	x10, 448000 <warn@@Base+0x69e8>
  41cc20:	add	x24, x10, #0xf90
  41cc24:	mov	x2, x27
  41cc28:	mov	x0, x24
  41cc2c:	mov	x28, #0x0                   	// #0
  41cc30:	bl	4037a0 <printf@plt>
  41cc34:	mov	x3, x21
  41cc38:	mov	w1, #0x1                   	// #1
  41cc3c:	mov	w0, #0x0                   	// #0
  41cc40:	mov	w5, #0x0                   	// #0
  41cc44:	mov	w6, #0x3                   	// #3
  41cc48:	cmp	x3, x19
  41cc4c:	b.cs	41d074 <ferror@plt+0x197d4>  // b.hs, b.nlast
  41cc50:	ldrb	w2, [x3], #1
  41cc54:	add	w5, w5, #0x1
  41cc58:	cmp	w0, #0x3f
  41cc5c:	b.hi	41ce78 <ferror@plt+0x195d8>  // b.pmore
  41cc60:	and	x4, x2, #0x7f
  41cc64:	lsl	x7, x4, x0
  41cc68:	orr	x28, x28, x7
  41cc6c:	lsr	x7, x28, x0
  41cc70:	cmp	x4, x7
  41cc74:	csel	w1, w1, w6, eq  // eq = none
  41cc78:	add	w0, w0, #0x7
  41cc7c:	tbnz	w2, #7, 41cc48 <ferror@plt+0x193a8>
  41cc80:	and	w1, w1, #0xfffffffe
  41cc84:	add	x0, x21, w5, uxtw
  41cc88:	str	x0, [sp, #168]
  41cc8c:	tbnz	w1, #1, 41d4ac <ferror@plt+0x19c0c>
  41cc90:	ldr	w1, [sp, #296]
  41cc94:	mov	x0, x24
  41cc98:	mov	x2, x28
  41cc9c:	add	x24, x26, #0x2
  41cca0:	bl	4037a0 <printf@plt>
  41cca4:	mov	w2, #0x5                   	// #5
  41cca8:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41ccac:	mov	x0, #0x0                   	// #0
  41ccb0:	add	x1, x1, #0x130
  41ccb4:	bl	403700 <dcgettext@plt>
  41ccb8:	mov	x1, x22
  41ccbc:	adrp	x3, 44d000 <warn@@Base+0xb9e8>
  41ccc0:	mov	w2, #0x8                   	// #8
  41ccc4:	add	x3, x3, #0xd68
  41ccc8:	bl	4037a0 <printf@plt>
  41cccc:	cmp	x24, x19
  41ccd0:	b.hi	41cf6c <ferror@plt+0x196cc>  // b.pmore
  41ccd4:	b.ne	41ce98 <ferror@plt+0x195f8>  // b.any
  41ccd8:	cmp	x26, x19
  41ccdc:	b.cs	41ccf0 <ferror@plt+0x19450>  // b.hs, b.nlast
  41cce0:	sub	x1, x19, x26
  41cce4:	sub	w0, w1, #0x1
  41cce8:	cmp	w0, #0x7
  41ccec:	b.ls	41ce9c <ferror@plt+0x195fc>  // b.plast
  41ccf0:	mov	x21, x19
  41ccf4:	mov	x4, #0x0                   	// #0
  41ccf8:	ldr	w26, [x25, #376]
  41ccfc:	add	x22, x25, #0x180
  41cd00:	ldr	x0, [sp, #120]
  41cd04:	mov	x1, #0x40                  	// #64
  41cd08:	ldr	x2, [sp, #152]
  41cd0c:	add	x3, x20, x0
  41cd10:	add	w0, w26, #0x1
  41cd14:	sbfiz	x26, x26, #6, #32
  41cd18:	add	x26, x22, x26
  41cd1c:	and	w0, w0, #0xf
  41cd20:	str	x4, [sp, #216]
  41cd24:	str	w0, [x25, #376]
  41cd28:	mov	x0, x26
  41cd2c:	bl	403160 <snprintf@plt>
  41cd30:	ldr	x3, [sp, #192]
  41cd34:	add	x1, x26, x3
  41cd38:	ldr	x26, [sp, #280]
  41cd3c:	mov	x0, x26
  41cd40:	bl	4037a0 <printf@plt>
  41cd44:	ldr	w0, [x25, #376]
  41cd48:	ldr	x2, [sp, #152]
  41cd4c:	add	w5, w0, #0x1
  41cd50:	and	w5, w5, #0xf
  41cd54:	sbfiz	x0, x0, #6, #32
  41cd58:	ldr	x1, [sp, #120]
  41cd5c:	add	x22, x22, x0
  41cd60:	mov	x0, x22
  41cd64:	str	w5, [x25, #376]
  41cd68:	add	x3, x1, x23
  41cd6c:	mov	x1, #0x40                  	// #64
  41cd70:	bl	403160 <snprintf@plt>
  41cd74:	ldr	x3, [sp, #192]
  41cd78:	mov	x0, x26
  41cd7c:	add	x1, x22, x3
  41cd80:	bl	4037a0 <printf@plt>
  41cd84:	ldr	x26, [sp, #224]
  41cd88:	mov	w0, #0x28                  	// #40
  41cd8c:	add	x22, x26, #0xed8
  41cd90:	ldr	x1, [x26, #3800]
  41cd94:	bl	4030b0 <putc@plt>
  41cd98:	ldr	w1, [sp, #160]
  41cd9c:	mov	x0, x24
  41cda0:	ldr	w2, [sp, #300]
  41cda4:	ldr	w3, [sp, #312]
  41cda8:	ldr	x6, [sp, #136]
  41cdac:	ldr	x4, [sp, #216]
  41cdb0:	ldr	x5, [sp, #288]
  41cdb4:	bl	414a28 <ferror@plt+0x11188>
  41cdb8:	ldr	x1, [x26, #3800]
  41cdbc:	mov	w26, w0
  41cdc0:	mov	w0, #0x29                  	// #41
  41cdc4:	bl	4030b0 <putc@plt>
  41cdc8:	ldr	w0, [sp, #200]
  41cdcc:	cmp	w26, #0x0
  41cdd0:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  41cdd4:	b.eq	41d04c <ferror@plt+0x197ac>  // b.none
  41cdd8:	cmp	x20, x23
  41cddc:	cset	w0, eq  // eq = none
  41cde0:	cmp	w0, #0x0
  41cde4:	ccmp	x27, x28, #0x0, ne  // ne = any
  41cde8:	b.eq	41d02c <ferror@plt+0x1978c>  // b.none
  41cdec:	cmp	x20, x23
  41cdf0:	b.hi	41ce00 <ferror@plt+0x19560>  // b.pmore
  41cdf4:	cmp	w0, #0x0
  41cdf8:	ccmp	x27, x28, #0x0, ne  // ne = any
  41cdfc:	b.ls	41ce1c <ferror@plt+0x1957c>  // b.plast
  41ce00:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41ce04:	mov	w2, #0x5                   	// #5
  41ce08:	add	x1, x1, #0x200
  41ce0c:	mov	x0, #0x0                   	// #0
  41ce10:	bl	403700 <dcgettext@plt>
  41ce14:	ldr	x1, [x22]
  41ce18:	bl	402fe0 <fputs@plt>
  41ce1c:	ldr	x1, [x22]
  41ce20:	mov	w0, #0xa                   	// #10
  41ce24:	bl	4030b0 <putc@plt>
  41ce28:	ldr	x0, [sp, #272]
  41ce2c:	ldr	x22, [sp, #336]
  41ce30:	add	x0, x21, x0
  41ce34:	cmp	x19, x0
  41ce38:	ldr	x0, [sp, #232]
  41ce3c:	sub	x22, x21, x22
  41ce40:	add	x22, x22, x0
  41ce44:	b.cs	41cb28 <ferror@plt+0x19288>  // b.hs, b.nlast
  41ce48:	ldr	w27, [sp, #316]
  41ce4c:	mov	x28, x0
  41ce50:	mov	w2, #0x5                   	// #5
  41ce54:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41ce58:	mov	x0, #0x0                   	// #0
  41ce5c:	add	x1, x1, #0xf0
  41ce60:	bl	403700 <dcgettext@plt>
  41ce64:	mov	x1, x28
  41ce68:	bl	441618 <warn@@Base>
  41ce6c:	ldr	x0, [sp, #168]
  41ce70:	stp	x21, x0, [sp, #336]
  41ce74:	b	41bf50 <ferror@plt+0x186b0>
  41ce78:	tst	x2, #0x7f
  41ce7c:	csel	w1, w1, w6, eq  // eq = none
  41ce80:	tbnz	w2, #7, 41cc48 <ferror@plt+0x193a8>
  41ce84:	b	41cc80 <ferror@plt+0x193e0>
  41ce88:	tst	x2, #0x7f
  41ce8c:	csel	w1, w1, w5, eq  // eq = none
  41ce90:	tbnz	w2, #7, 41cbd0 <ferror@plt+0x19330>
  41ce94:	b	41cc08 <ferror@plt+0x19368>
  41ce98:	mov	w1, #0x2                   	// #2
  41ce9c:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41cea0:	mov	x0, x26
  41cea4:	ldr	x2, [x2, #752]
  41cea8:	blr	x2
  41ceac:	add	x21, x24, w0, uxth
  41ceb0:	and	x4, x0, #0xffff
  41ceb4:	cmp	x19, x21
  41ceb8:	b.cs	41ccf8 <ferror@plt+0x19458>  // b.hs, b.nlast
  41cebc:	ldr	w27, [sp, #316]
  41cec0:	mov	x21, x24
  41cec4:	mov	w2, #0x5                   	// #5
  41cec8:	ldr	x28, [sp, #232]
  41cecc:	b	41ce54 <ferror@plt+0x195b4>
  41ced0:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41ced4:	mov	x0, x21
  41ced8:	ldr	w1, [sp, #160]
  41cedc:	add	x21, x2, #0x2f0
  41cee0:	ldr	x2, [x2, #752]
  41cee4:	blr	x2
  41cee8:	mov	x20, x0
  41ceec:	cmp	x26, x19
  41cef0:	b.cc	41cb74 <ferror@plt+0x192d4>  // b.lo, b.ul, b.last
  41cef4:	sub	x1, x19, x23
  41cef8:	sub	w0, w1, #0x1
  41cefc:	cmp	w0, #0x7
  41cf00:	b.ls	41cb78 <ferror@plt+0x192d8>  // b.plast
  41cf04:	mov	x0, x20
  41cf08:	mov	x23, #0x0                   	// #0
  41cf0c:	cbnz	x0, 41cb90 <ferror@plt+0x192f0>
  41cf10:	ldr	x0, [sp, #136]
  41cf14:	mov	x1, x22
  41cf18:	bl	40cab0 <ferror@plt+0x9210>
  41cf1c:	cbnz	w0, 41cb90 <ferror@plt+0x192f0>
  41cf20:	ldr	x0, [sp, #256]
  41cf24:	add	x1, x22, x0
  41cf28:	ldr	x0, [sp, #136]
  41cf2c:	bl	40cab0 <ferror@plt+0x9210>
  41cf30:	cbnz	w0, 41cb90 <ferror@plt+0x192f0>
  41cf34:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41cf38:	add	x1, x1, #0xfd0
  41cf3c:	mov	w2, #0x5                   	// #5
  41cf40:	ldr	w27, [sp, #316]
  41cf44:	mov	x21, x26
  41cf48:	mov	x0, #0x0                   	// #0
  41cf4c:	bl	403700 <dcgettext@plt>
  41cf50:	bl	4037a0 <printf@plt>
  41cf54:	b	41ce6c <ferror@plt+0x195cc>
  41cf58:	add	x24, x26, #0x2
  41cf5c:	mov	x28, #0xffffffffffffffff    	// #-1
  41cf60:	cmp	x24, x19
  41cf64:	mov	x27, x28
  41cf68:	b.ls	41ccd4 <ferror@plt+0x19434>  // b.plast
  41cf6c:	ldr	w27, [sp, #316]
  41cf70:	mov	x21, x26
  41cf74:	mov	w2, #0x5                   	// #5
  41cf78:	ldr	x28, [sp, #232]
  41cf7c:	b	41ce54 <ferror@plt+0x195b4>
  41cf80:	bics	xzr, x0, x23
  41cf84:	b.eq	41cb9c <ferror@plt+0x192fc>  // b.none
  41cf88:	ldr	w21, [x25, #376]
  41cf8c:	mov	x3, x20
  41cf90:	ldr	x24, [sp, #152]
  41cf94:	add	x20, x25, #0x180
  41cf98:	add	w0, w21, #0x1
  41cf9c:	sbfiz	x21, x21, #6, #32
  41cfa0:	add	x21, x20, x21
  41cfa4:	and	w0, w0, #0xf
  41cfa8:	mov	x2, x24
  41cfac:	mov	x1, #0x40                  	// #64
  41cfb0:	str	w0, [x25, #376]
  41cfb4:	mov	x0, x21
  41cfb8:	bl	403160 <snprintf@plt>
  41cfbc:	ldr	x22, [sp, #192]
  41cfc0:	add	x1, x21, x22
  41cfc4:	ldr	x21, [sp, #280]
  41cfc8:	mov	x0, x21
  41cfcc:	bl	4037a0 <printf@plt>
  41cfd0:	ldr	w0, [x25, #376]
  41cfd4:	mov	x3, x23
  41cfd8:	mov	x2, x24
  41cfdc:	mov	x1, #0x40                  	// #64
  41cfe0:	add	w4, w0, #0x1
  41cfe4:	and	w4, w4, #0xf
  41cfe8:	sbfiz	x0, x0, #6, #32
  41cfec:	add	x20, x20, x0
  41cff0:	str	w4, [x25, #376]
  41cff4:	mov	x0, x20
  41cff8:	bl	403160 <snprintf@plt>
  41cffc:	add	x1, x20, x22
  41d000:	mov	x0, x21
  41d004:	bl	4037a0 <printf@plt>
  41d008:	mov	x21, x26
  41d00c:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41d010:	add	x1, x1, #0x480
  41d014:	mov	w2, #0x5                   	// #5
  41d018:	mov	x0, #0x0                   	// #0
  41d01c:	str	x23, [sp, #120]
  41d020:	bl	403700 <dcgettext@plt>
  41d024:	bl	4037a0 <printf@plt>
  41d028:	b	41ce28 <ferror@plt+0x19588>
  41d02c:	mov	w2, #0x5                   	// #5
  41d030:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41d034:	mov	x0, #0x0                   	// #0
  41d038:	add	x1, x1, #0x1f0
  41d03c:	bl	403700 <dcgettext@plt>
  41d040:	ldr	x1, [x22]
  41d044:	bl	402fe0 <fputs@plt>
  41d048:	b	41ce1c <ferror@plt+0x1957c>
  41d04c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41d050:	add	x1, x1, #0x420
  41d054:	mov	w2, #0x5                   	// #5
  41d058:	mov	x0, #0x0                   	// #0
  41d05c:	bl	403700 <dcgettext@plt>
  41d060:	bl	4037a0 <printf@plt>
  41d064:	b	41cdd8 <ferror@plt+0x19538>
  41d068:	mov	x20, #0x0                   	// #0
  41d06c:	mov	x23, #0x0                   	// #0
  41d070:	b	41cf10 <ferror@plt+0x19670>
  41d074:	add	x0, x21, w5, uxtw
  41d078:	str	x0, [sp, #168]
  41d07c:	tbz	w1, #0, 41cc8c <ferror@plt+0x193ec>
  41d080:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d084:	add	x1, x1, #0xa98
  41d088:	mov	w2, #0x5                   	// #5
  41d08c:	mov	x0, #0x0                   	// #0
  41d090:	bl	403700 <dcgettext@plt>
  41d094:	bl	441040 <error@@Base>
  41d098:	b	41cc90 <ferror@plt+0x193f0>
  41d09c:	ldr	x0, [sp, #168]
  41d0a0:	add	x21, x0, w21, uxtw
  41d0a4:	tbz	w1, #0, 41cc14 <ferror@plt+0x19374>
  41d0a8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d0ac:	add	x1, x1, #0xa98
  41d0b0:	mov	w2, #0x5                   	// #5
  41d0b4:	mov	x0, #0x0                   	// #0
  41d0b8:	bl	403700 <dcgettext@plt>
  41d0bc:	bl	441040 <error@@Base>
  41d0c0:	b	41cc18 <ferror@plt+0x19378>
  41d0c4:	add	x20, x20, w4, uxtw
  41d0c8:	tbz	w2, #0, 41c228 <ferror@plt+0x18988>
  41d0cc:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d0d0:	add	x1, x1, #0xa98
  41d0d4:	mov	w2, #0x5                   	// #5
  41d0d8:	mov	x0, #0x0                   	// #0
  41d0dc:	bl	403700 <dcgettext@plt>
  41d0e0:	bl	441040 <error@@Base>
  41d0e4:	b	41c22c <ferror@plt+0x1898c>
  41d0e8:	add	x20, x20, w4, uxtw
  41d0ec:	tbz	w2, #0, 41c2a0 <ferror@plt+0x18a00>
  41d0f0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d0f4:	add	x1, x1, #0xa98
  41d0f8:	mov	w2, #0x5                   	// #5
  41d0fc:	mov	x0, #0x0                   	// #0
  41d100:	bl	403700 <dcgettext@plt>
  41d104:	bl	441040 <error@@Base>
  41d108:	b	41c2a4 <ferror@plt+0x18a04>
  41d10c:	add	x19, x19, w5, uxtw
  41d110:	tbz	w3, #0, 41c400 <ferror@plt+0x18b60>
  41d114:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d118:	add	x1, x1, #0xa98
  41d11c:	str	x11, [sp, #240]
  41d120:	mov	w2, #0x5                   	// #5
  41d124:	mov	x0, #0x0                   	// #0
  41d128:	bl	403700 <dcgettext@plt>
  41d12c:	bl	441040 <error@@Base>
  41d130:	ldr	x11, [sp, #240]
  41d134:	b	41c404 <ferror@plt+0x18b64>
  41d138:	ldr	w1, [sp, #252]
  41d13c:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41d140:	add	x19, x2, #0x2f0
  41d144:	mov	x0, x20
  41d148:	ldr	x2, [x2, #752]
  41d14c:	blr	x2
  41d150:	mov	x21, x0
  41d154:	mov	w26, w0
  41d158:	cbz	x24, 41d280 <ferror@plt+0x199e0>
  41d15c:	sub	w0, w0, #0x2
  41d160:	cmp	w0, #0x2
  41d164:	b.hi	41d280 <ferror@plt+0x199e0>  // b.pmore
  41d168:	ldr	x3, [sp, #336]
  41d16c:	mov	x1, x24
  41d170:	ldr	w0, [sp, #252]
  41d174:	mov	w2, #0x0                   	// #0
  41d178:	sub	x3, x24, x3
  41d17c:	mov	w8, #0x0                   	// #0
  41d180:	add	x3, x3, x28
  41d184:	mov	x9, #0x0                   	// #0
  41d188:	mov	w11, #0x3                   	// #3
  41d18c:	str	x3, [sp, #240]
  41d190:	cmp	x1, x23
  41d194:	b.cs	41d8d4 <ferror@plt+0x1a034>  // b.hs, b.nlast
  41d198:	ldrb	w3, [x1], #1
  41d19c:	add	w8, w8, #0x1
  41d1a0:	cmp	w2, #0x3f
  41d1a4:	b.hi	41d3b0 <ferror@plt+0x19b10>  // b.pmore
  41d1a8:	and	x4, x3, #0x7f
  41d1ac:	lsl	x5, x4, x2
  41d1b0:	orr	x9, x9, x5
  41d1b4:	lsr	x5, x9, x2
  41d1b8:	cmp	x4, x5
  41d1bc:	csel	w0, w0, w11, eq  // eq = none
  41d1c0:	add	w2, w2, #0x7
  41d1c4:	tbnz	w3, #7, 41d190 <ferror@plt+0x198f0>
  41d1c8:	and	w0, w0, #0xfffffffe
  41d1cc:	add	x24, x24, w8, uxtw
  41d1d0:	tbnz	w0, #1, 41dc28 <ferror@plt+0x1a388>
  41d1d4:	ldr	x0, [sp, #192]
  41d1d8:	mov	x2, x9
  41d1dc:	mov	x9, #0x0                   	// #0
  41d1e0:	mov	w1, #0xf                   	// #15
  41d1e4:	str	x9, [sp, #256]
  41d1e8:	bl	4037a0 <printf@plt>
  41d1ec:	ldr	w0, [sp, #252]
  41d1f0:	mov	x1, x24
  41d1f4:	ldr	x9, [sp, #256]
  41d1f8:	mov	w2, #0x0                   	// #0
  41d1fc:	mov	w8, #0x0                   	// #0
  41d200:	mov	w11, #0x3                   	// #3
  41d204:	nop
  41d208:	cmp	x1, x23
  41d20c:	b.cs	41d8a8 <ferror@plt+0x1a008>  // b.hs, b.nlast
  41d210:	ldrb	w3, [x1], #1
  41d214:	add	w8, w8, #0x1
  41d218:	cmp	w2, #0x3f
  41d21c:	b.hi	41d3a0 <ferror@plt+0x19b00>  // b.pmore
  41d220:	and	x4, x3, #0x7f
  41d224:	lsl	x5, x4, x2
  41d228:	orr	x9, x9, x5
  41d22c:	lsr	x5, x9, x2
  41d230:	cmp	x4, x5
  41d234:	csel	w0, w0, w11, eq  // eq = none
  41d238:	add	w2, w2, #0x7
  41d23c:	tbnz	w3, #7, 41d208 <ferror@plt+0x19968>
  41d240:	and	w0, w0, #0xfffffffe
  41d244:	add	x24, x24, w8, uxtw
  41d248:	tbnz	w0, #1, 41dc38 <ferror@plt+0x1a398>
  41d24c:	ldr	x0, [sp, #192]
  41d250:	mov	x2, x9
  41d254:	mov	w1, #0xf                   	// #15
  41d258:	bl	4037a0 <printf@plt>
  41d25c:	ldr	x1, [sp, #216]
  41d260:	mov	w2, #0x5                   	// #5
  41d264:	mov	x0, #0x0                   	// #0
  41d268:	bl	403700 <dcgettext@plt>
  41d26c:	ldr	x1, [sp, #240]
  41d270:	adrp	x3, 44d000 <warn@@Base+0xb9e8>
  41d274:	mov	w2, #0x8                   	// #8
  41d278:	add	x3, x3, #0xd68
  41d27c:	bl	4037a0 <printf@plt>
  41d280:	cmp	w21, #0x2
  41d284:	b.eq	41d948 <ferror@plt+0x1a0a8>  // b.none
  41d288:	b.le	41d3c0 <ferror@plt+0x19b20>
  41d28c:	cmp	w21, #0x3
  41d290:	b.eq	41d700 <ferror@plt+0x19e60>  // b.none
  41d294:	cmp	w21, #0x4
  41d298:	b.ne	41de7c <ferror@plt+0x1a5dc>  // b.any
  41d29c:	add	x2, x20, #0x5
  41d2a0:	str	x2, [sp, #240]
  41d2a4:	cmp	x2, x23
  41d2a8:	b.cc	41db90 <ferror@plt+0x1a2f0>  // b.lo, b.ul, b.last
  41d2ac:	cmp	x27, x23
  41d2b0:	b.cs	41d2c4 <ferror@plt+0x19a24>  // b.hs, b.nlast
  41d2b4:	sub	x1, x23, x27
  41d2b8:	sub	w0, w1, #0x1
  41d2bc:	cmp	w0, #0x7
  41d2c0:	b.ls	41dea8 <ferror@plt+0x1a608>  // b.plast
  41d2c4:	adrp	x21, 44c000 <warn@@Base+0xa9e8>
  41d2c8:	add	x21, x21, #0x180
  41d2cc:	mov	w1, #0x0                   	// #0
  41d2d0:	add	x20, x20, #0x9
  41d2d4:	mov	x0, x21
  41d2d8:	bl	4037a0 <printf@plt>
  41d2dc:	cmp	x20, x23
  41d2e0:	mov	w1, #0x0                   	// #0
  41d2e4:	ldr	x2, [sp, #240]
  41d2e8:	b.cs	41d300 <ferror@plt+0x19a60>  // b.hs, b.nlast
  41d2ec:	ldr	x3, [x19]
  41d2f0:	mov	w1, w26
  41d2f4:	mov	x0, x2
  41d2f8:	blr	x3
  41d2fc:	mov	w1, w0
  41d300:	mov	x0, x21
  41d304:	bl	4037a0 <printf@plt>
  41d308:	add	x21, x20, #0x2
  41d30c:	cmp	x21, x23
  41d310:	b.hi	41dc84 <ferror@plt+0x1a3e4>  // b.pmore
  41d314:	b.ne	41d648 <ferror@plt+0x19da8>  // b.any
  41d318:	cmp	x20, x23
  41d31c:	b.cs	41d330 <ferror@plt+0x19a90>  // b.hs, b.nlast
  41d320:	sub	x1, x23, x20
  41d324:	sub	w0, w1, #0x1
  41d328:	cmp	w0, #0x7
  41d32c:	b.ls	41d64c <ferror@plt+0x19dac>  // b.plast
  41d330:	mov	x20, x23
  41d334:	mov	x19, #0x0                   	// #0
  41d338:	ldr	x27, [sp, #224]
  41d33c:	mov	w0, #0x28                  	// #40
  41d340:	add	x26, x27, #0xed8
  41d344:	ldr	x1, [x27, #3800]
  41d348:	bl	4030b0 <putc@plt>
  41d34c:	ldr	w2, [sp, #160]
  41d350:	mov	x4, x19
  41d354:	ldr	w3, [sp, #168]
  41d358:	mov	x0, x21
  41d35c:	ldr	w1, [sp, #176]
  41d360:	ldr	x5, [sp, #120]
  41d364:	ldr	x6, [sp, #136]
  41d368:	bl	414a28 <ferror@plt+0x11188>
  41d36c:	mov	w19, w0
  41d370:	ldr	x1, [x27, #3800]
  41d374:	mov	w0, #0x29                  	// #41
  41d378:	bl	4030b0 <putc@plt>
  41d37c:	ldr	w0, [sp, #200]
  41d380:	cmp	w19, #0x0
  41d384:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  41d388:	b.eq	41d7f4 <ferror@plt+0x19f54>  // b.none
  41d38c:	ldr	x1, [x26]
  41d390:	mov	w0, #0xa                   	// #10
  41d394:	bl	4030b0 <putc@plt>
  41d398:	ldr	x1, [sp, #336]
  41d39c:	b	41c8b0 <ferror@plt+0x19010>
  41d3a0:	tst	x3, #0x7f
  41d3a4:	csel	w0, w0, w11, eq  // eq = none
  41d3a8:	tbnz	w3, #7, 41d208 <ferror@plt+0x19968>
  41d3ac:	b	41d240 <ferror@plt+0x199a0>
  41d3b0:	tst	x3, #0x7f
  41d3b4:	csel	w0, w0, w11, eq  // eq = none
  41d3b8:	tbnz	w3, #7, 41d190 <ferror@plt+0x198f0>
  41d3bc:	b	41d1c8 <ferror@plt+0x19928>
  41d3c0:	cbz	w21, 41c8e4 <ferror@plt+0x19044>
  41d3c4:	cmp	w21, #0x1
  41d3c8:	b.ne	41de7c <ferror@plt+0x1a5dc>  // b.any
  41d3cc:	add	x3, sp, #0x14c
  41d3d0:	add	x2, sp, #0x148
  41d3d4:	mov	x1, x23
  41d3d8:	mov	x0, x27
  41d3dc:	bl	40e9f8 <ferror@plt+0xb158>
  41d3e0:	ldr	w20, [sp, #328]
  41d3e4:	mov	x19, x0
  41d3e8:	tst	x0, #0xffffffff00000000
  41d3ec:	add	x20, x27, x20
  41d3f0:	ldr	w0, [sp, #332]
  41d3f4:	b.eq	41dc04 <ferror@plt+0x1a364>  // b.none
  41d3f8:	orr	w1, w0, #0x2
  41d3fc:	str	w1, [sp, #332]
  41d400:	tbz	w0, #0, 41dc0c <ferror@plt+0x1a36c>
  41d404:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d408:	add	x1, x1, #0xa98
  41d40c:	mov	w2, #0x5                   	// #5
  41d410:	mov	x0, #0x0                   	// #0
  41d414:	bl	403700 <dcgettext@plt>
  41d418:	bl	441040 <error@@Base>
  41d41c:	mov	w3, w19
  41d420:	add	x19, x25, #0xad0
  41d424:	mov	x1, #0xf                   	// #15
  41d428:	mov	x0, x19
  41d42c:	adrp	x2, 44d000 <warn@@Base+0xb9e8>
  41d430:	add	x2, x2, #0x4a0
  41d434:	bl	403160 <snprintf@plt>
  41d438:	mov	x2, x19
  41d43c:	mov	w1, #0x8                   	// #8
  41d440:	adrp	x0, 44c000 <warn@@Base+0xa9e8>
  41d444:	add	x0, x0, #0x150
  41d448:	bl	4037a0 <printf@plt>
  41d44c:	cmp	x24, #0x0
  41d450:	mov	w0, #0x9                   	// #9
  41d454:	mov	w1, #0x15                  	// #21
  41d458:	adrp	x2, 44d000 <warn@@Base+0xb9e8>
  41d45c:	csel	w1, w1, w0, ne  // ne = any
  41d460:	add	x2, x2, #0xd68
  41d464:	adrp	x0, 44c000 <warn@@Base+0xa9e8>
  41d468:	add	x0, x0, #0x158
  41d46c:	bl	4037a0 <printf@plt>
  41d470:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41d474:	add	x1, x1, #0x160
  41d478:	mov	w2, #0x5                   	// #5
  41d47c:	mov	x0, #0x0                   	// #0
  41d480:	bl	403700 <dcgettext@plt>
  41d484:	bl	4037a0 <printf@plt>
  41d488:	ldr	x1, [sp, #336]
  41d48c:	b	41c8b0 <ferror@plt+0x19010>
  41d490:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d494:	add	x1, x1, #0xab0
  41d498:	mov	w2, #0x5                   	// #5
  41d49c:	mov	x0, #0x0                   	// #0
  41d4a0:	bl	403700 <dcgettext@plt>
  41d4a4:	bl	441040 <error@@Base>
  41d4a8:	b	41cc18 <ferror@plt+0x19378>
  41d4ac:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d4b0:	add	x1, x1, #0xab0
  41d4b4:	mov	w2, #0x5                   	// #5
  41d4b8:	mov	x0, #0x0                   	// #0
  41d4bc:	bl	403700 <dcgettext@plt>
  41d4c0:	bl	441040 <error@@Base>
  41d4c4:	b	41cc90 <ferror@plt+0x193f0>
  41d4c8:	add	x19, x21, w19, uxtw
  41d4cc:	tbz	w3, #0, 41c398 <ferror@plt+0x18af8>
  41d4d0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d4d4:	add	x1, x1, #0xa98
  41d4d8:	str	x11, [sp, #240]
  41d4dc:	mov	w2, #0x5                   	// #5
  41d4e0:	mov	x0, #0x0                   	// #0
  41d4e4:	bl	403700 <dcgettext@plt>
  41d4e8:	bl	441040 <error@@Base>
  41d4ec:	add	x0, x19, #0x2
  41d4f0:	cmp	x23, x0
  41d4f4:	ldr	x11, [sp, #240]
  41d4f8:	b.cs	41c3a8 <ferror@plt+0x18b08>  // b.hs, b.nlast
  41d4fc:	and	x22, x27, x26
  41d500:	mov	w2, #0x5                   	// #5
  41d504:	ldr	w27, [sp, #192]
  41d508:	ldr	x28, [sp, #160]
  41d50c:	b	41c584 <ferror@plt+0x18ce4>
  41d510:	add	x21, x19, w4, uxtw
  41d514:	tbz	w3, #0, 41c6f0 <ferror@plt+0x18e50>
  41d518:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d51c:	add	x1, x1, #0xa98
  41d520:	mov	w2, #0x5                   	// #5
  41d524:	mov	x0, #0x0                   	// #0
  41d528:	bl	403700 <dcgettext@plt>
  41d52c:	bl	441040 <error@@Base>
  41d530:	b	41c6f4 <ferror@plt+0x18e54>
  41d534:	add	x19, x19, w4, uxtw
  41d538:	tbz	w3, #0, 41c678 <ferror@plt+0x18dd8>
  41d53c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d540:	add	x1, x1, #0xa98
  41d544:	mov	w2, #0x5                   	// #5
  41d548:	mov	x0, #0x0                   	// #0
  41d54c:	bl	403700 <dcgettext@plt>
  41d550:	bl	441040 <error@@Base>
  41d554:	b	41c67c <ferror@plt+0x18ddc>
  41d558:	add	x21, x19, w4, uxtw
  41d55c:	tbz	w3, #0, 41c338 <ferror@plt+0x18a98>
  41d560:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d564:	add	x1, x1, #0xa98
  41d568:	str	x11, [sp, #240]
  41d56c:	mov	w2, #0x5                   	// #5
  41d570:	mov	x0, #0x0                   	// #0
  41d574:	bl	403700 <dcgettext@plt>
  41d578:	bl	441040 <error@@Base>
  41d57c:	ldr	x11, [sp, #240]
  41d580:	b	41c33c <ferror@plt+0x18a9c>
  41d584:	ldr	w1, [sp, #168]
  41d588:	ldr	x2, [x22]
  41d58c:	mov	x0, x19
  41d590:	blr	x2
  41d594:	str	x0, [sp, #120]
  41d598:	b	41c994 <ferror@plt+0x190f4>
  41d59c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41d5a0:	add	x1, x1, #0x420
  41d5a4:	mov	w2, #0x5                   	// #5
  41d5a8:	mov	x0, #0x0                   	// #0
  41d5ac:	str	x11, [sp, #240]
  41d5b0:	bl	403700 <dcgettext@plt>
  41d5b4:	bl	4037a0 <printf@plt>
  41d5b8:	ldr	x11, [sp, #240]
  41d5bc:	cmp	x11, x22
  41d5c0:	cset	w0, eq  // eq = none
  41d5c4:	cmp	w0, #0x0
  41d5c8:	ccmp	x27, x26, #0x0, ne  // ne = any
  41d5cc:	b.ne	41c50c <ferror@plt+0x18c6c>  // b.any
  41d5d0:	mov	w2, #0x5                   	// #5
  41d5d4:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41d5d8:	mov	x0, #0x0                   	// #0
  41d5dc:	add	x1, x1, #0x1f0
  41d5e0:	bl	403700 <dcgettext@plt>
  41d5e4:	ldr	x1, [x21]
  41d5e8:	bl	402fe0 <fputs@plt>
  41d5ec:	b	41c53c <ferror@plt+0x18c9c>
  41d5f0:	mov	w2, #0x5                   	// #5
  41d5f4:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41d5f8:	mov	x0, #0x0                   	// #0
  41d5fc:	add	x1, x1, #0x230
  41d600:	bl	403700 <dcgettext@plt>
  41d604:	ldr	w1, [sp, #204]
  41d608:	bl	441618 <warn@@Base>
  41d60c:	b	41bf50 <ferror@plt+0x186b0>
  41d610:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d614:	add	x1, x1, #0xab0
  41d618:	mov	w2, #0x5                   	// #5
  41d61c:	mov	x0, #0x0                   	// #0
  41d620:	bl	403700 <dcgettext@plt>
  41d624:	bl	441040 <error@@Base>
  41d628:	b	41c22c <ferror@plt+0x1898c>
  41d62c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d630:	add	x1, x1, #0xab0
  41d634:	mov	w2, #0x5                   	// #5
  41d638:	mov	x0, #0x0                   	// #0
  41d63c:	bl	403700 <dcgettext@plt>
  41d640:	bl	441040 <error@@Base>
  41d644:	b	41c2a4 <ferror@plt+0x18a04>
  41d648:	mov	w1, #0x2                   	// #2
  41d64c:	ldr	x2, [x19]
  41d650:	mov	x0, x20
  41d654:	blr	x2
  41d658:	add	x20, x21, w0, uxth
  41d65c:	and	x19, x0, #0xffff
  41d660:	cmp	x20, x23
  41d664:	b.ls	41d338 <ferror@plt+0x19a98>  // b.plast
  41d668:	ldr	w27, [sp, #232]
  41d66c:	mov	x20, x21
  41d670:	mov	w2, #0x5                   	// #5
  41d674:	b	41dc8c <ferror@plt+0x1a3ec>
  41d678:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d67c:	add	x1, x1, #0xab0
  41d680:	str	x11, [sp, #240]
  41d684:	b	41d120 <ferror@plt+0x19880>
  41d688:	mov	w2, #0x5                   	// #5
  41d68c:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41d690:	mov	x0, #0x0                   	// #0
  41d694:	add	x1, x1, #0xb8
  41d698:	bl	403700 <dcgettext@plt>
  41d69c:	ldr	w1, [sp, #168]
  41d6a0:	ldr	w2, [sp, #204]
  41d6a4:	bl	441618 <warn@@Base>
  41d6a8:	b	41bf50 <ferror@plt+0x186b0>
  41d6ac:	cbz	w1, 41dd88 <ferror@plt+0x1a4e8>
  41d6b0:	ldr	x3, [sp, #264]
  41d6b4:	mov	w1, #0x0                   	// #0
  41d6b8:	str	w1, [x3, w1, uxtw #2]
  41d6bc:	add	w1, w1, #0x1
  41d6c0:	ldr	w2, [x0, #72]
  41d6c4:	cmp	w2, w1
  41d6c8:	b.hi	41d6b8 <ferror@plt+0x19e18>  // b.pmore
  41d6cc:	mov	w1, w2
  41d6d0:	ldp	x5, x4, [x0, #48]
  41d6d4:	adrp	x3, 40c000 <ferror@plt+0x8760>
  41d6d8:	ldr	x0, [sp, #264]
  41d6dc:	add	x3, x3, #0xce8
  41d6e0:	mov	x2, #0x4                   	// #4
  41d6e4:	stp	x5, x4, [x25]
  41d6e8:	bl	4030f0 <qsort@plt>
  41d6ec:	ldr	x0, [sp, #184]
  41d6f0:	ldr	x6, [x25, #1424]
  41d6f4:	add	x0, x6, x0
  41d6f8:	ldr	w1, [x0, #72]
  41d6fc:	b	41be20 <ferror@plt+0x18580>
  41d700:	ldr	w4, [sp, #252]
  41d704:	mov	x0, x27
  41d708:	mov	w1, #0x0                   	// #0
  41d70c:	mov	w21, #0x0                   	// #0
  41d710:	mov	x3, #0x0                   	// #0
  41d714:	nop
  41d718:	cmp	x0, x23
  41d71c:	b.eq	41db34 <ferror@plt+0x1a294>  // b.none
  41d720:	ldrb	w2, [x0], #1
  41d724:	add	w21, w21, #0x1
  41d728:	cmp	w1, #0x3f
  41d72c:	b.hi	41d7e4 <ferror@plt+0x19f44>  // b.pmore
  41d730:	and	x5, x2, #0x7f
  41d734:	lsl	x6, x5, x1
  41d738:	orr	x3, x3, x6
  41d73c:	lsr	x6, x3, x1
  41d740:	cmp	x5, x6
  41d744:	csel	w4, w4, w26, eq  // eq = none
  41d748:	add	w1, w1, #0x7
  41d74c:	tbnz	w2, #7, 41d718 <ferror@plt+0x19e78>
  41d750:	and	w4, w4, #0xfffffffe
  41d754:	add	x21, x27, w21, uxtw
  41d758:	tst	x3, #0xffffffff00000000
  41d75c:	mov	w20, w3
  41d760:	b.eq	41dbe4 <ferror@plt+0x1a344>  // b.none
  41d764:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d768:	add	x1, x1, #0xab0
  41d76c:	mov	w2, #0x5                   	// #5
  41d770:	mov	x0, #0x0                   	// #0
  41d774:	bl	403700 <dcgettext@plt>
  41d778:	bl	441040 <error@@Base>
  41d77c:	mov	w3, w20
  41d780:	add	x26, x25, #0xad0
  41d784:	mov	x1, #0xf                   	// #15
  41d788:	mov	x0, x26
  41d78c:	adrp	x2, 44d000 <warn@@Base+0xb9e8>
  41d790:	add	x2, x2, #0x4a0
  41d794:	bl	403160 <snprintf@plt>
  41d798:	add	x20, x21, #0x4
  41d79c:	mov	x2, x26
  41d7a0:	adrp	x0, 44c000 <warn@@Base+0xa9e8>
  41d7a4:	mov	w1, #0x8                   	// #8
  41d7a8:	add	x0, x0, #0x150
  41d7ac:	bl	4037a0 <printf@plt>
  41d7b0:	cmp	x20, x23
  41d7b4:	b.cc	41db78 <ferror@plt+0x1a2d8>  // b.lo, b.ul, b.last
  41d7b8:	cmp	x21, x23
  41d7bc:	mov	w1, #0x0                   	// #0
  41d7c0:	b.cs	41d7d4 <ferror@plt+0x19f34>  // b.hs, b.nlast
  41d7c4:	sub	x0, x23, x21
  41d7c8:	sub	w2, w0, #0x1
  41d7cc:	cmp	w2, #0x7
  41d7d0:	b.ls	41dedc <ferror@plt+0x1a63c>  // b.plast
  41d7d4:	adrp	x0, 44c000 <warn@@Base+0xa9e8>
  41d7d8:	add	x0, x0, #0x180
  41d7dc:	bl	4037a0 <printf@plt>
  41d7e0:	b	41d308 <ferror@plt+0x19a68>
  41d7e4:	tst	x2, #0x7f
  41d7e8:	csel	w4, w4, w26, eq  // eq = none
  41d7ec:	tbnz	w2, #7, 41d718 <ferror@plt+0x19e78>
  41d7f0:	b	41d750 <ferror@plt+0x19eb0>
  41d7f4:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41d7f8:	add	x1, x1, #0x420
  41d7fc:	mov	w2, #0x5                   	// #5
  41d800:	mov	x0, #0x0                   	// #0
  41d804:	bl	403700 <dcgettext@plt>
  41d808:	bl	4037a0 <printf@plt>
  41d80c:	b	41d38c <ferror@plt+0x19aec>
  41d810:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d814:	add	x1, x1, #0xab0
  41d818:	mov	w2, #0x5                   	// #5
  41d81c:	mov	x0, #0x0                   	// #0
  41d820:	bl	403700 <dcgettext@plt>
  41d824:	bl	441040 <error@@Base>
  41d828:	b	41c6f4 <ferror@plt+0x18e54>
  41d82c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d830:	add	x1, x1, #0xab0
  41d834:	mov	w2, #0x5                   	// #5
  41d838:	mov	x0, #0x0                   	// #0
  41d83c:	bl	403700 <dcgettext@plt>
  41d840:	bl	441040 <error@@Base>
  41d844:	b	41c67c <ferror@plt+0x18ddc>
  41d848:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d84c:	add	x1, x1, #0xab0
  41d850:	str	x11, [sp, #240]
  41d854:	b	41d56c <ferror@plt+0x19ccc>
  41d858:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d85c:	add	x1, x1, #0xab0
  41d860:	str	x11, [sp, #240]
  41d864:	b	41d4dc <ferror@plt+0x19c3c>
  41d868:	mov	w2, #0x5                   	// #5
  41d86c:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41d870:	mov	x0, #0x0                   	// #0
  41d874:	add	x1, x1, #0x1b0
  41d878:	bl	403700 <dcgettext@plt>
  41d87c:	ldr	w1, [sp, #204]
  41d880:	bl	441618 <warn@@Base>
  41d884:	b	41bf50 <ferror@plt+0x186b0>
  41d888:	mov	w2, #0x5                   	// #5
  41d88c:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41d890:	mov	x0, #0x0                   	// #0
  41d894:	add	x1, x1, #0x80
  41d898:	bl	403700 <dcgettext@plt>
  41d89c:	ldr	w1, [sp, #204]
  41d8a0:	bl	441618 <warn@@Base>
  41d8a4:	b	41bf50 <ferror@plt+0x186b0>
  41d8a8:	add	x24, x24, w8, uxtw
  41d8ac:	tbz	w0, #0, 41d248 <ferror@plt+0x199a8>
  41d8b0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d8b4:	add	x1, x1, #0xa98
  41d8b8:	str	x9, [sp, #256]
  41d8bc:	mov	w2, #0x5                   	// #5
  41d8c0:	mov	x0, #0x0                   	// #0
  41d8c4:	bl	403700 <dcgettext@plt>
  41d8c8:	bl	441040 <error@@Base>
  41d8cc:	ldr	x9, [sp, #256]
  41d8d0:	b	41d24c <ferror@plt+0x199ac>
  41d8d4:	add	x24, x24, w8, uxtw
  41d8d8:	tbz	w0, #0, 41d1d0 <ferror@plt+0x19930>
  41d8dc:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d8e0:	add	x1, x1, #0xa98
  41d8e4:	str	x9, [sp, #256]
  41d8e8:	mov	w2, #0x5                   	// #5
  41d8ec:	mov	x0, #0x0                   	// #0
  41d8f0:	bl	403700 <dcgettext@plt>
  41d8f4:	bl	441040 <error@@Base>
  41d8f8:	ldr	x9, [sp, #256]
  41d8fc:	b	41d1d4 <ferror@plt+0x19934>
  41d900:	mov	w2, #0x5                   	// #5
  41d904:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41d908:	mov	x0, #0x0                   	// #0
  41d90c:	add	x1, x1, #0xb8
  41d910:	bl	403700 <dcgettext@plt>
  41d914:	ldr	w1, [sp, #160]
  41d918:	ldr	w2, [sp, #204]
  41d91c:	bl	441618 <warn@@Base>
  41d920:	b	41bf50 <ferror@plt+0x186b0>
  41d924:	mov	w2, #0x5                   	// #5
  41d928:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41d92c:	mov	x0, #0x0                   	// #0
  41d930:	add	x1, x1, #0xb8
  41d934:	bl	403700 <dcgettext@plt>
  41d938:	ldr	w2, [sp, #204]
  41d93c:	mov	w1, w26
  41d940:	bl	441618 <warn@@Base>
  41d944:	b	41bf50 <ferror@plt+0x186b0>
  41d948:	ldr	w4, [sp, #252]
  41d94c:	mov	x0, x27
  41d950:	mov	w1, #0x0                   	// #0
  41d954:	mov	w20, #0x0                   	// #0
  41d958:	mov	x3, #0x0                   	// #0
  41d95c:	mov	w8, #0x3                   	// #3
  41d960:	cmp	x0, x23
  41d964:	b.eq	41db00 <ferror@plt+0x1a260>  // b.none
  41d968:	ldrb	w2, [x0], #1
  41d96c:	add	w20, w20, #0x1
  41d970:	cmp	w1, #0x3f
  41d974:	b.hi	41dabc <ferror@plt+0x1a21c>  // b.pmore
  41d978:	and	x5, x2, #0x7f
  41d97c:	lsl	x6, x5, x1
  41d980:	orr	x3, x3, x6
  41d984:	lsr	x6, x3, x1
  41d988:	cmp	x5, x6
  41d98c:	csel	w4, w4, w8, eq  // eq = none
  41d990:	add	w1, w1, #0x7
  41d994:	tbnz	w2, #7, 41d960 <ferror@plt+0x1a0c0>
  41d998:	and	w4, w4, #0xfffffffe
  41d99c:	add	x20, x27, w20, uxtw
  41d9a0:	tst	x3, #0xffffffff00000000
  41d9a4:	mov	w21, w3
  41d9a8:	b.eq	41dbf0 <ferror@plt+0x1a350>  // b.none
  41d9ac:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41d9b0:	add	x1, x1, #0xab0
  41d9b4:	mov	w2, #0x5                   	// #5
  41d9b8:	mov	x0, #0x0                   	// #0
  41d9bc:	bl	403700 <dcgettext@plt>
  41d9c0:	bl	441040 <error@@Base>
  41d9c4:	add	x4, x25, #0xad0
  41d9c8:	mov	w3, w21
  41d9cc:	adrp	x10, 44d000 <warn@@Base+0xb9e8>
  41d9d0:	add	x26, x10, #0x4a0
  41d9d4:	mov	x27, x4
  41d9d8:	mov	x0, x4
  41d9dc:	mov	x2, x26
  41d9e0:	mov	x1, #0xf                   	// #15
  41d9e4:	adrp	x21, 44c000 <warn@@Base+0xa9e8>
  41d9e8:	bl	403160 <snprintf@plt>
  41d9ec:	add	x21, x21, #0x150
  41d9f0:	mov	w1, #0x8                   	// #8
  41d9f4:	mov	x2, x27
  41d9f8:	mov	x0, x21
  41d9fc:	bl	4037a0 <printf@plt>
  41da00:	ldr	w4, [sp, #252]
  41da04:	mov	x0, x20
  41da08:	mov	w1, #0x0                   	// #0
  41da0c:	mov	w5, #0x0                   	// #0
  41da10:	mov	x3, #0x0                   	// #0
  41da14:	mov	w8, #0x3                   	// #3
  41da18:	cmp	x0, x23
  41da1c:	b.cs	41dacc <ferror@plt+0x1a22c>  // b.hs, b.nlast
  41da20:	ldrb	w2, [x0], #1
  41da24:	add	w5, w5, #0x1
  41da28:	cmp	w1, #0x3f
  41da2c:	b.hi	41daac <ferror@plt+0x1a20c>  // b.pmore
  41da30:	and	x6, x2, #0x7f
  41da34:	lsl	x7, x6, x1
  41da38:	orr	x3, x3, x7
  41da3c:	lsr	x7, x3, x1
  41da40:	cmp	x6, x7
  41da44:	csel	w4, w4, w8, eq  // eq = none
  41da48:	add	w1, w1, #0x7
  41da4c:	tbnz	w2, #7, 41da18 <ferror@plt+0x1a178>
  41da50:	and	w4, w4, #0xfffffffe
  41da54:	add	x20, x20, w5, uxtw
  41da58:	tst	x3, #0xffffffff00000000
  41da5c:	mov	w27, w3
  41da60:	b.eq	41dbfc <ferror@plt+0x1a35c>  // b.none
  41da64:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41da68:	add	x1, x1, #0xab0
  41da6c:	mov	w2, #0x5                   	// #5
  41da70:	mov	x0, #0x0                   	// #0
  41da74:	bl	403700 <dcgettext@plt>
  41da78:	bl	441040 <error@@Base>
  41da7c:	add	x4, x25, #0xad0
  41da80:	mov	w3, w27
  41da84:	mov	x2, x26
  41da88:	mov	x0, x4
  41da8c:	mov	x26, x4
  41da90:	mov	x1, #0xf                   	// #15
  41da94:	bl	403160 <snprintf@plt>
  41da98:	mov	x2, x26
  41da9c:	mov	x0, x21
  41daa0:	mov	w1, #0x8                   	// #8
  41daa4:	bl	4037a0 <printf@plt>
  41daa8:	b	41d308 <ferror@plt+0x19a68>
  41daac:	tst	x2, #0x7f
  41dab0:	csel	w4, w4, w8, eq  // eq = none
  41dab4:	tbnz	w2, #7, 41da18 <ferror@plt+0x1a178>
  41dab8:	b	41da50 <ferror@plt+0x1a1b0>
  41dabc:	tst	x2, #0x7f
  41dac0:	csel	w4, w4, w8, eq  // eq = none
  41dac4:	tbnz	w2, #7, 41d960 <ferror@plt+0x1a0c0>
  41dac8:	b	41d998 <ferror@plt+0x1a0f8>
  41dacc:	add	x20, x20, w5, uxtw
  41dad0:	tst	x3, #0xffffffff00000000
  41dad4:	mov	w27, w3
  41dad8:	and	w0, w4, #0x1
  41dadc:	b.eq	41dbf8 <ferror@plt+0x1a358>  // b.none
  41dae0:	cbz	w0, 41da64 <ferror@plt+0x1a1c4>
  41dae4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41dae8:	add	x1, x1, #0xa98
  41daec:	mov	w2, #0x5                   	// #5
  41daf0:	mov	x0, #0x0                   	// #0
  41daf4:	bl	403700 <dcgettext@plt>
  41daf8:	bl	441040 <error@@Base>
  41dafc:	b	41da7c <ferror@plt+0x1a1dc>
  41db00:	add	x20, x27, w20, uxtw
  41db04:	tst	x3, #0xffffffff00000000
  41db08:	mov	w21, w3
  41db0c:	and	w0, w4, #0x1
  41db10:	b.eq	41dbec <ferror@plt+0x1a34c>  // b.none
  41db14:	cbz	w0, 41d9ac <ferror@plt+0x1a10c>
  41db18:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41db1c:	add	x1, x1, #0xa98
  41db20:	mov	w2, #0x5                   	// #5
  41db24:	mov	x0, #0x0                   	// #0
  41db28:	bl	403700 <dcgettext@plt>
  41db2c:	bl	441040 <error@@Base>
  41db30:	b	41d9c4 <ferror@plt+0x1a124>
  41db34:	add	x21, x27, w21, uxtw
  41db38:	tst	x3, #0xffffffff00000000
  41db3c:	mov	w20, w3
  41db40:	and	w0, w4, #0x1
  41db44:	b.eq	41dbe0 <ferror@plt+0x1a340>  // b.none
  41db48:	cbz	w0, 41d764 <ferror@plt+0x19ec4>
  41db4c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41db50:	add	x1, x1, #0xa98
  41db54:	mov	w2, #0x5                   	// #5
  41db58:	mov	x0, #0x0                   	// #0
  41db5c:	bl	403700 <dcgettext@plt>
  41db60:	bl	441040 <error@@Base>
  41db64:	b	41d77c <ferror@plt+0x19edc>
  41db68:	mov	w3, #0x1                   	// #1
  41db6c:	mov	x4, x1
  41db70:	mov	w2, w3
  41db74:	b	41bc88 <ferror@plt+0x183e8>
  41db78:	mov	w1, #0x4                   	// #4
  41db7c:	ldr	x2, [x19]
  41db80:	mov	x0, x21
  41db84:	blr	x2
  41db88:	mov	w1, w0
  41db8c:	b	41d7d4 <ferror@plt+0x19f34>
  41db90:	ldr	x3, [x19]
  41db94:	mov	w1, w21
  41db98:	mov	x0, x27
  41db9c:	adrp	x21, 44c000 <warn@@Base+0xa9e8>
  41dba0:	add	x21, x21, #0x180
  41dba4:	add	x20, x20, #0x9
  41dba8:	blr	x3
  41dbac:	mov	w1, w0
  41dbb0:	mov	x0, x21
  41dbb4:	bl	4037a0 <printf@plt>
  41dbb8:	cmp	x23, x20
  41dbbc:	ldr	x2, [sp, #240]
  41dbc0:	b.hi	41d2ec <ferror@plt+0x19a4c>  // b.pmore
  41dbc4:	sub	x6, x23, x2
  41dbc8:	mov	w1, #0x0                   	// #0
  41dbcc:	sub	w0, w6, #0x1
  41dbd0:	cmp	w0, #0x7
  41dbd4:	b.hi	41d300 <ferror@plt+0x19a60>  // b.pmore
  41dbd8:	mov	w26, w6
  41dbdc:	b	41d2ec <ferror@plt+0x19a4c>
  41dbe0:	cbnz	w0, 41db4c <ferror@plt+0x1a2ac>
  41dbe4:	tbz	w4, #1, 41d77c <ferror@plt+0x19edc>
  41dbe8:	b	41d764 <ferror@plt+0x19ec4>
  41dbec:	cbnz	w0, 41db18 <ferror@plt+0x1a278>
  41dbf0:	tbz	w4, #1, 41d9c4 <ferror@plt+0x1a124>
  41dbf4:	b	41d9ac <ferror@plt+0x1a10c>
  41dbf8:	cbnz	w0, 41dae4 <ferror@plt+0x1a244>
  41dbfc:	tbz	w4, #1, 41da7c <ferror@plt+0x1a1dc>
  41dc00:	b	41da64 <ferror@plt+0x1a1c4>
  41dc04:	tbnz	w0, #0, 41d404 <ferror@plt+0x19b64>
  41dc08:	tbz	w0, #1, 41d41c <ferror@plt+0x19b7c>
  41dc0c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41dc10:	add	x1, x1, #0xab0
  41dc14:	mov	w2, #0x5                   	// #5
  41dc18:	mov	x0, #0x0                   	// #0
  41dc1c:	bl	403700 <dcgettext@plt>
  41dc20:	bl	441040 <error@@Base>
  41dc24:	b	41d41c <ferror@plt+0x19b7c>
  41dc28:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41dc2c:	add	x1, x1, #0xab0
  41dc30:	str	x9, [sp, #256]
  41dc34:	b	41d8e8 <ferror@plt+0x1a048>
  41dc38:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41dc3c:	add	x1, x1, #0xab0
  41dc40:	str	x9, [sp, #256]
  41dc44:	b	41d8bc <ferror@plt+0x1a01c>
  41dc48:	mov	x19, #0x0                   	// #0
  41dc4c:	b	41bc40 <ferror@plt+0x183a0>
  41dc50:	ldr	x0, [sp, #208]
  41dc54:	add	x2, x0, #0xc
  41dc58:	cmp	x2, x22
  41dc5c:	b.cc	41dd90 <ferror@plt+0x1a4f0>  // b.lo, b.ul, b.last
  41dc60:	cmp	x19, x22
  41dc64:	b.cs	41dc7c <ferror@plt+0x1a3dc>  // b.hs, b.nlast
  41dc68:	ldr	x1, [sp, #144]
  41dc6c:	sub	w0, w1, #0x5
  41dc70:	sub	x1, x1, #0x4
  41dc74:	cmp	w0, #0x7
  41dc78:	b.ls	41dd94 <ferror@plt+0x1a4f4>  // b.plast
  41dc7c:	mov	x19, x2
  41dc80:	b	41bac8 <ferror@plt+0x18228>
  41dc84:	ldr	w27, [sp, #232]
  41dc88:	mov	w2, #0x5                   	// #5
  41dc8c:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41dc90:	mov	x0, #0x0                   	// #0
  41dc94:	add	x1, x1, #0xf0
  41dc98:	bl	403700 <dcgettext@plt>
  41dc9c:	mov	x1, x28
  41dca0:	bl	441618 <warn@@Base>
  41dca4:	stp	x20, x24, [sp, #336]
  41dca8:	b	41bf50 <ferror@plt+0x186b0>
  41dcac:	ubfiz	x0, x20, #2, #32
  41dcb0:	bl	4032a0 <xmalloc@plt>
  41dcb4:	str	x0, [sp, #264]
  41dcb8:	b	41bd9c <ferror@plt+0x184fc>
  41dcbc:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41dcc0:	add	x1, x1, #0xef8
  41dcc4:	mov	w2, #0x5                   	// #5
  41dcc8:	mov	x0, #0x0                   	// #0
  41dccc:	bl	403700 <dcgettext@plt>
  41dcd0:	bl	4037a0 <printf@plt>
  41dcd4:	b	41bdb8 <ferror@plt+0x18518>
  41dcd8:	mov	w0, #0x1                   	// #1
  41dcdc:	mov	w20, #0x0                   	// #0
  41dce0:	mov	x22, #0x0                   	// #0
  41dce4:	str	wzr, [sp, #204]
  41dce8:	str	w0, [sp, #248]
  41dcec:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41dcf0:	add	x1, x1, #0xe98
  41dcf4:	mov	w2, #0x5                   	// #5
  41dcf8:	mov	x0, #0x0                   	// #0
  41dcfc:	bl	403700 <dcgettext@plt>
  41dd00:	bl	441040 <error@@Base>
  41dd04:	ldr	x21, [x25, #1424]
  41dd08:	b	41bd64 <ferror@plt+0x184c4>
  41dd0c:	sub	x3, x0, x3
  41dd10:	mov	w4, #0x5                   	// #5
  41dd14:	adrp	x2, 44c000 <warn@@Base+0xa9e8>
  41dd18:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41dd1c:	add	x2, x2, #0x340
  41dd20:	add	x1, x1, #0x378
  41dd24:	mov	x0, #0x0                   	// #0
  41dd28:	bl	4035d0 <dcngettext@plt>
  41dd2c:	ldr	x2, [x27, #16]
  41dd30:	ldr	x1, [x27, #32]
  41dd34:	ldr	x4, [x27, #48]
  41dd38:	ldr	x3, [sp, #336]
  41dd3c:	add	x1, x1, x4
  41dd40:	sub	x1, x1, x3
  41dd44:	bl	441618 <warn@@Base>
  41dd48:	b	41c7e8 <ferror@plt+0x18f48>
  41dd4c:	mov	w2, #0x5                   	// #5
  41dd50:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41dd54:	mov	x0, #0x0                   	// #0
  41dd58:	add	x1, x1, #0xae8
  41dd5c:	bl	403700 <dcgettext@plt>
  41dd60:	ldr	x1, [x27, #16]
  41dd64:	bl	441618 <warn@@Base>
  41dd68:	mov	w0, #0x0                   	// #0
  41dd6c:	ldp	x21, x22, [sp, #32]
  41dd70:	ldp	x23, x24, [sp, #48]
  41dd74:	b	41bb24 <ferror@plt+0x18284>
  41dd78:	mov	x19, x2
  41dd7c:	mov	x22, #0xffffffffffffffff    	// #-1
  41dd80:	ldr	x20, [sp, #112]
  41dd84:	b	41c580 <ferror@plt+0x18ce0>
  41dd88:	mov	x1, #0x0                   	// #0
  41dd8c:	b	41d6d0 <ferror@plt+0x19e30>
  41dd90:	mov	w1, #0x8                   	// #8
  41dd94:	ldr	x3, [x23, #752]
  41dd98:	mov	x0, x19
  41dd9c:	mov	x19, x2
  41dda0:	blr	x3
  41dda4:	b	41ba94 <ferror@plt+0x181f4>
  41dda8:	mov	w2, #0x5                   	// #5
  41ddac:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41ddb0:	mov	x0, #0x0                   	// #0
  41ddb4:	add	x1, x1, #0xec8
  41ddb8:	bl	403700 <dcgettext@plt>
  41ddbc:	mov	x19, x0
  41ddc0:	ldr	x1, [x21, #48]
  41ddc4:	ldr	x21, [x27, #16]
  41ddc8:	ldr	x0, [x1]
  41ddcc:	bl	40f118 <ferror@plt+0xb878>
  41ddd0:	mov	x2, x0
  41ddd4:	mov	x1, x21
  41ddd8:	mov	x0, x19
  41dddc:	bl	441618 <warn@@Base>
  41dde0:	b	41bd90 <ferror@plt+0x184f0>
  41dde4:	ldp	x21, x0, [sp, #104]
  41dde8:	str	x0, [sp, #168]
  41ddec:	b	41ce50 <ferror@plt+0x195b0>
  41ddf0:	adrp	x0, 471000 <_sch_istable+0x1478>
  41ddf4:	str	x0, [sp, #224]
  41ddf8:	b	41c7d0 <ferror@plt+0x18f30>
  41ddfc:	mov	w2, #0x5                   	// #5
  41de00:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41de04:	mov	x0, #0x0                   	// #0
  41de08:	add	x1, x1, #0xe20
  41de0c:	bl	403700 <dcgettext@plt>
  41de10:	mov	w2, w24
  41de14:	b	41bb10 <ferror@plt+0x18270>
  41de18:	mov	w2, #0x5                   	// #5
  41de1c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41de20:	mov	x0, #0x0                   	// #0
  41de24:	add	x1, x1, #0xe58
  41de28:	bl	403700 <dcgettext@plt>
  41de2c:	mov	w2, w21
  41de30:	b	41bb10 <ferror@plt+0x18270>
  41de34:	ldr	x4, [sp, #344]
  41de38:	b	41ca30 <ferror@plt+0x19190>
  41de3c:	ldr	x2, [x23, #752]
  41de40:	mov	x0, x21
  41de44:	add	x21, x19, #0x4
  41de48:	blr	x2
  41de4c:	cmp	x22, x21
  41de50:	b.ls	41bc14 <ferror@plt+0x18374>  // b.plast
  41de54:	b	41bb64 <ferror@plt+0x182c4>
  41de58:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41de5c:	mov	x0, x21
  41de60:	add	x21, x2, #0x2f0
  41de64:	ldr	x2, [x2, #752]
  41de68:	blr	x2
  41de6c:	mov	x20, x0
  41de70:	cmp	x26, x19
  41de74:	b.cs	41cf04 <ferror@plt+0x19664>  // b.hs, b.nlast
  41de78:	b	41cb74 <ferror@plt+0x192d4>
  41de7c:	mov	w2, #0x5                   	// #5
  41de80:	mov	x23, x27
  41de84:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41de88:	ldr	w27, [sp, #232]
  41de8c:	add	x1, x1, #0x188
  41de90:	mov	x0, #0x0                   	// #0
  41de94:	bl	403700 <dcgettext@plt>
  41de98:	mov	w1, w26
  41de9c:	bl	441618 <warn@@Base>
  41dea0:	stp	x23, x24, [sp, #336]
  41dea4:	b	41bf50 <ferror@plt+0x186b0>
  41dea8:	ldr	x3, [x19]
  41deac:	mov	x0, x27
  41deb0:	adrp	x21, 44c000 <warn@@Base+0xa9e8>
  41deb4:	add	x21, x21, #0x180
  41deb8:	add	x20, x20, #0x9
  41debc:	blr	x3
  41dec0:	mov	w1, w0
  41dec4:	mov	x0, x21
  41dec8:	bl	4037a0 <printf@plt>
  41decc:	cmp	x23, x20
  41ded0:	b.ls	41dee4 <ferror@plt+0x1a644>  // b.plast
  41ded4:	ldr	x2, [sp, #240]
  41ded8:	b	41d2ec <ferror@plt+0x19a4c>
  41dedc:	mov	w1, w0
  41dee0:	b	41db7c <ferror@plt+0x1a2dc>
  41dee4:	mov	w1, #0x0                   	// #0
  41dee8:	b	41d300 <ferror@plt+0x19a60>
  41deec:	nop
  41def0:	stp	x29, x30, [sp, #-176]!
  41def4:	mov	x29, sp
  41def8:	stp	x27, x28, [sp, #80]
  41defc:	mov	x27, x0
  41df00:	mov	x0, x1
  41df04:	stp	x19, x20, [sp, #16]
  41df08:	stp	x21, x22, [sp, #32]
  41df0c:	str	w2, [sp, #108]
  41df10:	ldr	x22, [x27, #32]
  41df14:	ldr	x19, [x27, #48]
  41df18:	bl	41ac70 <ferror@plt+0x173d0>
  41df1c:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  41df20:	add	x19, x22, x19
  41df24:	ldr	w0, [x0, #676]
  41df28:	cbz	w0, 41df54 <ferror@plt+0x1a6b4>
  41df2c:	ldr	x0, [x27, #24]
  41df30:	cbz	x0, 41df54 <ferror@plt+0x1a6b4>
  41df34:	mov	w2, #0x5                   	// #5
  41df38:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41df3c:	mov	x0, #0x0                   	// #0
  41df40:	add	x1, x1, #0xd28
  41df44:	bl	403700 <dcgettext@plt>
  41df48:	ldp	x1, x2, [x27, #16]
  41df4c:	bl	4037a0 <printf@plt>
  41df50:	b	41df70 <ferror@plt+0x1a6d0>
  41df54:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41df58:	mov	w2, #0x5                   	// #5
  41df5c:	add	x1, x1, #0xd58
  41df60:	mov	x0, #0x0                   	// #0
  41df64:	bl	403700 <dcgettext@plt>
  41df68:	ldr	x1, [x27, #16]
  41df6c:	bl	4037a0 <printf@plt>
  41df70:	adrp	x0, 450000 <warn@@Base+0xe9e8>
  41df74:	add	x0, x0, #0x7f0
  41df78:	add	x0, x0, #0xa50
  41df7c:	adrp	x28, 472000 <_bfd_std_section+0x120>
  41df80:	str	x0, [sp, #136]
  41df84:	add	x0, x28, #0x4f0
  41df88:	str	x0, [sp, #112]
  41df8c:	cmp	x22, x19
  41df90:	b.cs	41e124 <ferror@plt+0x1a884>  // b.hs, b.nlast
  41df94:	stp	x23, x24, [sp, #48]
  41df98:	stp	x25, x26, [sp, #64]
  41df9c:	nop
  41dfa0:	add	x20, x22, #0x4
  41dfa4:	cmp	x20, x19
  41dfa8:	b.cc	41e144 <ferror@plt+0x1a8a4>  // b.lo, b.ul, b.last
  41dfac:	sub	x1, x19, x22
  41dfb0:	sub	w0, w1, #0x1
  41dfb4:	cmp	w0, #0x7
  41dfb8:	b.ls	41e148 <ferror@plt+0x1a8a8>  // b.plast
  41dfbc:	mov	w2, #0x4                   	// #4
  41dfc0:	mov	w25, w2
  41dfc4:	ldr	x0, [x27, #32]
  41dfc8:	mov	x21, #0x0                   	// #0
  41dfcc:	sub	x0, x20, x0
  41dfd0:	mov	x22, x0
  41dfd4:	ldr	x1, [x27, #48]
  41dfd8:	cmp	x1, x0
  41dfdc:	b.cc	41e5b8 <ferror@plt+0x1ad18>  // b.lo, b.ul, b.last
  41dfe0:	add	x5, x20, #0x2
  41dfe4:	add	x22, x20, x21
  41dfe8:	cmp	x5, x19
  41dfec:	b.cc	41e1a0 <ferror@plt+0x1a900>  // b.lo, b.ul, b.last
  41dff0:	cmp	x19, x20
  41dff4:	b.ls	41e008 <ferror@plt+0x1a768>  // b.plast
  41dff8:	sub	x1, x19, x20
  41dffc:	sub	w0, w1, #0x1
  41e000:	cmp	w0, #0x7
  41e004:	b.ls	41e428 <ferror@plt+0x1ab88>  // b.plast
  41e008:	mov	w24, w25
  41e00c:	add	x4, x5, x24
  41e010:	cmp	x19, x4
  41e014:	b.ls	41e470 <ferror@plt+0x1abd0>  // b.plast
  41e018:	adrp	x23, 475000 <_bfd_std_section+0x3120>
  41e01c:	mov	w0, #0xfffe                	// #65534
  41e020:	add	x23, x23, #0x2f0
  41e024:	mov	w26, w0
  41e028:	mov	w20, #0x0                   	// #0
  41e02c:	mov	w1, w25
  41e030:	ldr	x2, [x23]
  41e034:	mov	x0, x5
  41e038:	str	x4, [sp, #120]
  41e03c:	blr	x2
  41e040:	mov	x3, x0
  41e044:	ldr	x4, [sp, #120]
  41e048:	ldr	x0, [sp, #112]
  41e04c:	ldr	w2, [x0, #1696]
  41e050:	sub	w2, w2, #0x1
  41e054:	cmn	w2, #0x3
  41e058:	b.ls	41e208 <ferror@plt+0x1a968>  // b.plast
  41e05c:	add	x23, x4, x24
  41e060:	cmp	x23, x19
  41e064:	b.cc	41e270 <ferror@plt+0x1a9d0>  // b.lo, b.ul, b.last
  41e068:	cmp	x19, x4
  41e06c:	mov	x5, #0x0                   	// #0
  41e070:	b.ls	41e084 <ferror@plt+0x1a7e4>  // b.plast
  41e074:	sub	x1, x19, x4
  41e078:	sub	w0, w1, #0x1
  41e07c:	cmp	w0, #0x7
  41e080:	b.ls	41e274 <ferror@plt+0x1a9d4>  // b.plast
  41e084:	mov	w2, #0x5                   	// #5
  41e088:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41e08c:	mov	x0, #0x0                   	// #0
  41e090:	add	x1, x1, #0x3c0
  41e094:	stp	x3, x5, [sp, #120]
  41e098:	bl	403700 <dcgettext@plt>
  41e09c:	mov	x1, x21
  41e0a0:	bl	4037a0 <printf@plt>
  41e0a4:	mov	w2, #0x5                   	// #5
  41e0a8:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41e0ac:	mov	x0, #0x0                   	// #0
  41e0b0:	add	x1, x1, #0x3f0
  41e0b4:	bl	403700 <dcgettext@plt>
  41e0b8:	mov	w1, w20
  41e0bc:	bl	4037a0 <printf@plt>
  41e0c0:	mov	w2, #0x5                   	// #5
  41e0c4:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41e0c8:	mov	x0, #0x0                   	// #0
  41e0cc:	add	x1, x1, #0x420
  41e0d0:	bl	403700 <dcgettext@plt>
  41e0d4:	ldr	x3, [sp, #120]
  41e0d8:	mov	x1, x3
  41e0dc:	bl	4037a0 <printf@plt>
  41e0e0:	mov	w2, #0x5                   	// #5
  41e0e4:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41e0e8:	mov	x0, #0x0                   	// #0
  41e0ec:	add	x1, x1, #0x450
  41e0f0:	bl	403700 <dcgettext@plt>
  41e0f4:	ldr	x5, [sp, #128]
  41e0f8:	mov	x1, x5
  41e0fc:	bl	4037a0 <printf@plt>
  41e100:	cmp	w26, #0x1
  41e104:	b.ls	41e294 <ferror@plt+0x1a9f4>  // b.plast
  41e108:	ldr	x0, [sp, #112]
  41e10c:	ldr	w0, [x0, #2784]
  41e110:	cbz	w0, 41e484 <ferror@plt+0x1abe4>
  41e114:	cmp	x19, x22
  41e118:	b.hi	41dfa0 <ferror@plt+0x1a700>  // b.pmore
  41e11c:	ldp	x23, x24, [sp, #48]
  41e120:	ldp	x25, x26, [sp, #64]
  41e124:	mov	w0, #0xa                   	// #10
  41e128:	bl	403800 <putchar@plt>
  41e12c:	mov	w0, #0x1                   	// #1
  41e130:	ldp	x19, x20, [sp, #16]
  41e134:	ldp	x21, x22, [sp, #32]
  41e138:	ldp	x27, x28, [sp, #80]
  41e13c:	ldp	x29, x30, [sp], #176
  41e140:	ret
  41e144:	mov	w1, #0x4                   	// #4
  41e148:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41e14c:	add	x23, x2, #0x2f0
  41e150:	mov	x0, x22
  41e154:	ldr	x2, [x2, #752]
  41e158:	blr	x2
  41e15c:	mov	x21, x0
  41e160:	mov	x0, #0xffffffff            	// #4294967295
  41e164:	cmp	x21, x0
  41e168:	b.ne	41e58c <ferror@plt+0x1acec>  // b.any
  41e16c:	add	x22, x22, #0xc
  41e170:	cmp	x22, x19
  41e174:	b.cc	41e4ac <ferror@plt+0x1ac0c>  // b.lo, b.ul, b.last
  41e178:	cmp	x20, x19
  41e17c:	b.cs	41e190 <ferror@plt+0x1a8f0>  // b.hs, b.nlast
  41e180:	sub	x1, x19, x20
  41e184:	sub	w0, w1, #0x1
  41e188:	cmp	w0, #0x7
  41e18c:	b.ls	41e4b0 <ferror@plt+0x1ac10>  // b.plast
  41e190:	mov	x20, x22
  41e194:	mov	w2, #0xc                   	// #12
  41e198:	mov	w25, #0x8                   	// #8
  41e19c:	b	41dfc4 <ferror@plt+0x1a724>
  41e1a0:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41e1a4:	mov	w24, w25
  41e1a8:	add	x23, x2, #0x2f0
  41e1ac:	add	x4, x5, x24
  41e1b0:	ldr	x2, [x2, #752]
  41e1b4:	mov	x0, x20
  41e1b8:	mov	w1, #0x2                   	// #2
  41e1bc:	stp	x4, x5, [sp, #120]
  41e1c0:	blr	x2
  41e1c4:	and	w20, w0, #0xffff
  41e1c8:	ldp	x4, x5, [sp, #120]
  41e1cc:	cmp	x19, x4
  41e1d0:	b.hi	41e460 <ferror@plt+0x1abc0>  // b.pmore
  41e1d4:	sub	x1, x19, x5
  41e1d8:	sub	w2, w20, #0x2
  41e1dc:	sub	w0, w1, #0x1
  41e1e0:	and	w2, w2, #0xffff
  41e1e4:	mov	w26, w2
  41e1e8:	cmp	w0, #0x7
  41e1ec:	mov	x3, #0x0                   	// #0
  41e1f0:	b.ls	41e030 <ferror@plt+0x1a790>  // b.plast
  41e1f4:	ldr	x0, [sp, #112]
  41e1f8:	ldr	w2, [x0, #1696]
  41e1fc:	sub	w2, w2, #0x1
  41e200:	cmn	w2, #0x3
  41e204:	b.hi	41e05c <ferror@plt+0x1a7bc>  // b.pmore
  41e208:	ldr	x1, [x0, #1424]
  41e20c:	mov	w5, #0x68                  	// #104
  41e210:	add	x0, x1, #0x78
  41e214:	add	x1, x1, #0x10
  41e218:	umaddl	x2, w2, w5, x0
  41e21c:	nop
  41e220:	ldr	x0, [x1]
  41e224:	add	x1, x1, #0x68
  41e228:	cmp	x3, x0
  41e22c:	b.eq	41e05c <ferror@plt+0x1a7bc>  // b.none
  41e230:	cmp	x2, x1
  41e234:	b.ne	41e220 <ferror@plt+0x1a980>  // b.any
  41e238:	mov	w2, #0x5                   	// #5
  41e23c:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41e240:	mov	x0, #0x0                   	// #0
  41e244:	add	x1, x1, #0x530
  41e248:	stp	x3, x4, [sp, #120]
  41e24c:	bl	403700 <dcgettext@plt>
  41e250:	ldr	x2, [x27, #16]
  41e254:	ldr	x3, [sp, #120]
  41e258:	mov	x1, x3
  41e25c:	bl	441618 <warn@@Base>
  41e260:	ldp	x3, x4, [sp, #120]
  41e264:	add	x23, x4, x24
  41e268:	cmp	x23, x19
  41e26c:	b.cs	41e068 <ferror@plt+0x1a7c8>  // b.hs, b.nlast
  41e270:	mov	w1, w25
  41e274:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41e278:	mov	x0, x4
  41e27c:	str	x3, [sp, #120]
  41e280:	ldr	x2, [x2, #752]
  41e284:	blr	x2
  41e288:	mov	x5, x0
  41e28c:	ldr	x3, [sp, #120]
  41e290:	b	41e084 <ferror@plt+0x1a7e4>
  41e294:	ldr	w0, [sp, #108]
  41e298:	cbz	w0, 41e59c <ferror@plt+0x1acfc>
  41e29c:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41e2a0:	add	x1, x1, #0x4b8
  41e2a4:	mov	w2, #0x5                   	// #5
  41e2a8:	mov	x0, #0x0                   	// #0
  41e2ac:	bl	403700 <dcgettext@plt>
  41e2b0:	bl	4037a0 <printf@plt>
  41e2b4:	adrp	x0, 44c000 <warn@@Base+0xa9e8>
  41e2b8:	add	x0, x0, #0x518
  41e2bc:	str	x0, [sp, #120]
  41e2c0:	add	x28, x23, x24
  41e2c4:	cmp	x28, x19
  41e2c8:	b.cc	41e2f8 <ferror@plt+0x1aa58>  // b.lo, b.ul, b.last
  41e2cc:	cmp	x23, x19
  41e2d0:	b.cs	41e114 <ferror@plt+0x1a874>  // b.hs, b.nlast
  41e2d4:	sub	x1, x19, x23
  41e2d8:	sub	w0, w1, #0x1
  41e2dc:	cmp	w0, #0x7
  41e2e0:	b.hi	41e114 <ferror@plt+0x1a874>  // b.pmore
  41e2e4:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41e2e8:	mov	x0, x23
  41e2ec:	ldr	x2, [x2, #752]
  41e2f0:	blr	x2
  41e2f4:	b	41e114 <ferror@plt+0x1a874>
  41e2f8:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41e2fc:	mov	x0, x23
  41e300:	add	x23, x2, #0x2f0
  41e304:	mov	w1, w25
  41e308:	ldr	x2, [x2, #752]
  41e30c:	blr	x2
  41e310:	cmp	x0, #0x0
  41e314:	mov	x26, x0
  41e318:	ccmp	x28, x19, #0x2, ne  // ne = any
  41e31c:	b.cs	41e114 <ferror@plt+0x1a874>  // b.hs, b.nlast
  41e320:	ldr	w1, [sp, #108]
  41e324:	sub	x0, x19, x28
  41e328:	cbz	w1, 41e408 <ferror@plt+0x1ab68>
  41e32c:	add	x20, x28, #0x1
  41e330:	sub	x21, x0, #0x2
  41e334:	cmp	x20, x19
  41e338:	b.cc	41e3b4 <ferror@plt+0x1ab14>  // b.lo, b.ul, b.last
  41e33c:	sub	w1, w0, #0x1
  41e340:	cmp	w1, #0x7
  41e344:	b.ls	41e5c0 <ferror@plt+0x1ad20>  // b.plast
  41e348:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41e34c:	mov	w2, #0x5                   	// #5
  41e350:	add	x1, x1, #0x528
  41e354:	mov	x0, #0x0                   	// #0
  41e358:	bl	403700 <dcgettext@plt>
  41e35c:	mov	x23, x0
  41e360:	mov	w2, #0x5                   	// #5
  41e364:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  41e368:	mov	x0, #0x0                   	// #0
  41e36c:	add	x1, x1, #0x200
  41e370:	bl	403700 <dcgettext@plt>
  41e374:	mov	x2, x0
  41e378:	adrp	x0, 44c000 <warn@@Base+0xa9e8>
  41e37c:	mov	x3, x23
  41e380:	mov	x1, x26
  41e384:	mov	x5, x20
  41e388:	add	x0, x0, #0x4f8
  41e38c:	mov	w4, w21
  41e390:	bl	4037a0 <printf@plt>
  41e394:	mov	x1, x21
  41e398:	mov	x0, x20
  41e39c:	bl	403020 <strnlen@plt>
  41e3a0:	add	x23, x0, #0x1
  41e3a4:	add	x23, x20, x23
  41e3a8:	cmp	x19, x23
  41e3ac:	b.hi	41e2c0 <ferror@plt+0x1aa20>  // b.pmore
  41e3b0:	b	41e114 <ferror@plt+0x1a874>
  41e3b4:	ldr	w1, [sp, #108]
  41e3b8:	ldr	x2, [x23]
  41e3bc:	mov	x0, x28
  41e3c0:	blr	x2
  41e3c4:	mov	x28, x0
  41e3c8:	ldr	x1, [sp, #136]
  41e3cc:	ubfx	x5, x28, #4, #3
  41e3d0:	mov	w2, #0x5                   	// #5
  41e3d4:	mov	x0, #0x0                   	// #0
  41e3d8:	lsl	w28, w28, #24
  41e3dc:	ldr	x1, [x1, x5, lsl #3]
  41e3e0:	bl	403700 <dcgettext@plt>
  41e3e4:	mov	x23, x0
  41e3e8:	tbz	w28, #31, 41e360 <ferror@plt+0x1aac0>
  41e3ec:	mov	w2, #0x5                   	// #5
  41e3f0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41e3f4:	mov	x0, #0x0                   	// #0
  41e3f8:	add	x1, x1, #0xc28
  41e3fc:	bl	403700 <dcgettext@plt>
  41e400:	mov	x2, x0
  41e404:	b	41e378 <ferror@plt+0x1aad8>
  41e408:	sub	x21, x0, #0x1
  41e40c:	mov	x20, x28
  41e410:	ldr	x0, [sp, #120]
  41e414:	mov	x1, x26
  41e418:	mov	w2, w21
  41e41c:	mov	x3, x28
  41e420:	bl	4037a0 <printf@plt>
  41e424:	b	41e394 <ferror@plt+0x1aaf4>
  41e428:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41e42c:	add	x23, x2, #0x2f0
  41e430:	add	x4, x5, w25, uxtw
  41e434:	mov	x0, x20
  41e438:	ldr	x2, [x2, #752]
  41e43c:	stp	x4, x5, [sp, #120]
  41e440:	mov	w24, w25
  41e444:	blr	x2
  41e448:	and	w20, w0, #0xffff
  41e44c:	ldr	x4, [sp, #120]
  41e450:	cmp	x19, x4
  41e454:	b.ls	41e5c8 <ferror@plt+0x1ad28>  // b.plast
  41e458:	ldr	x5, [sp, #128]
  41e45c:	nop
  41e460:	sub	w0, w20, #0x2
  41e464:	and	w0, w0, #0xffff
  41e468:	mov	w26, w0
  41e46c:	b	41e02c <ferror@plt+0x1a78c>
  41e470:	mov	w0, #0xfffe                	// #65534
  41e474:	mov	w20, #0x0                   	// #0
  41e478:	mov	w26, w0
  41e47c:	mov	x3, #0x0                   	// #0
  41e480:	b	41e048 <ferror@plt+0x1a7a8>
  41e484:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41e488:	add	x1, x1, #0x480
  41e48c:	mov	w2, #0x5                   	// #5
  41e490:	mov	x0, #0x0                   	// #0
  41e494:	bl	403700 <dcgettext@plt>
  41e498:	bl	441618 <warn@@Base>
  41e49c:	ldr	x1, [sp, #112]
  41e4a0:	mov	w0, #0x1                   	// #1
  41e4a4:	str	w0, [x1, #2784]
  41e4a8:	b	41e114 <ferror@plt+0x1a874>
  41e4ac:	mov	w1, #0x8                   	// #8
  41e4b0:	ldr	x2, [x23]
  41e4b4:	mov	x0, x20
  41e4b8:	mov	x23, #0xc                   	// #12
  41e4bc:	mov	x20, x22
  41e4c0:	mov	w25, #0x8                   	// #8
  41e4c4:	blr	x2
  41e4c8:	mov	x21, x0
  41e4cc:	mov	w2, w23
  41e4d0:	ldr	x22, [x27, #32]
  41e4d4:	sub	x22, x20, x22
  41e4d8:	adds	x0, x22, x21
  41e4dc:	b.cc	41dfd4 <ferror@plt+0x1a734>  // b.lo, b.ul, b.last
  41e4e0:	mov	w2, #0x5                   	// #5
  41e4e4:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41e4e8:	mov	x0, #0x0                   	// #0
  41e4ec:	add	x1, x1, #0x768
  41e4f0:	bl	403700 <dcgettext@plt>
  41e4f4:	mov	x20, x0
  41e4f8:	ldr	x5, [sp, #112]
  41e4fc:	add	x0, sp, #0x90
  41e500:	ldr	x24, [x27, #16]
  41e504:	add	x19, x5, #0x180
  41e508:	ldr	w1, [x5, #376]
  41e50c:	adrp	x3, 447000 <warn@@Base+0x59e8>
  41e510:	adrp	x2, 455000 <warn@@Base+0x139e8>
  41e514:	add	x3, x3, #0xd8
  41e518:	add	w4, w1, #0x1
  41e51c:	add	x2, x2, #0xd10
  41e520:	and	w4, w4, #0xf
  41e524:	sbfiz	x1, x1, #6, #32
  41e528:	add	x19, x19, x1
  41e52c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41e530:	add	x1, x1, #0xd78
  41e534:	str	w4, [x5, #376]
  41e538:	bl	4030a0 <sprintf@plt>
  41e53c:	mov	x3, x21
  41e540:	add	x2, sp, #0x90
  41e544:	mov	x0, x19
  41e548:	mov	x1, #0x40                  	// #64
  41e54c:	bl	403160 <snprintf@plt>
  41e550:	sub	x2, x22, x23
  41e554:	mov	x3, x19
  41e558:	mov	x1, x24
  41e55c:	mov	x0, x20
  41e560:	bl	441618 <warn@@Base>
  41e564:	mov	w0, #0xa                   	// #10
  41e568:	ldp	x23, x24, [sp, #48]
  41e56c:	ldp	x25, x26, [sp, #64]
  41e570:	bl	403800 <putchar@plt>
  41e574:	mov	w0, #0x1                   	// #1
  41e578:	ldp	x19, x20, [sp, #16]
  41e57c:	ldp	x21, x22, [sp, #32]
  41e580:	ldp	x27, x28, [sp, #80]
  41e584:	ldp	x29, x30, [sp], #176
  41e588:	ret
  41e58c:	mov	x23, #0x4                   	// #4
  41e590:	mov	w2, w23
  41e594:	mov	w25, w23
  41e598:	b	41e4d0 <ferror@plt+0x1ac30>
  41e59c:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41e5a0:	add	x1, x1, #0x4e0
  41e5a4:	mov	w2, #0x5                   	// #5
  41e5a8:	mov	x0, #0x0                   	// #0
  41e5ac:	bl	403700 <dcgettext@plt>
  41e5b0:	bl	4037a0 <printf@plt>
  41e5b4:	b	41e2b4 <ferror@plt+0x1aa14>
  41e5b8:	mov	w23, w2
  41e5bc:	b	41e4e0 <ferror@plt+0x1ac40>
  41e5c0:	mov	w1, w0
  41e5c4:	b	41e3b8 <ferror@plt+0x1ab18>
  41e5c8:	sub	w0, w20, #0x2
  41e5cc:	mov	x3, #0x0                   	// #0
  41e5d0:	and	w0, w0, #0xffff
  41e5d4:	mov	w26, w0
  41e5d8:	b	41e048 <ferror@plt+0x1a7a8>
  41e5dc:	nop
  41e5e0:	mov	w2, #0x1                   	// #1
  41e5e4:	b	41def0 <ferror@plt+0x1a650>
  41e5e8:	mov	w2, #0x0                   	// #0
  41e5ec:	b	41def0 <ferror@plt+0x1a650>
  41e5f0:	stp	x29, x30, [sp, #-208]!
  41e5f4:	mov	x3, x0
  41e5f8:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41e5fc:	mov	x29, sp
  41e600:	stp	x19, x20, [sp, #16]
  41e604:	mov	x19, x1
  41e608:	str	x0, [sp, #160]
  41e60c:	ldr	x20, [x0, #48]
  41e610:	stp	x21, x22, [sp, #32]
  41e614:	ldr	w0, [x2, #676]
  41e618:	ldr	x2, [x3, #32]
  41e61c:	str	x2, [sp, #112]
  41e620:	add	x20, x2, x20
  41e624:	cbz	w0, 41e654 <ferror@plt+0x1adb4>
  41e628:	ldr	x0, [x3, #24]
  41e62c:	mov	x21, x3
  41e630:	cbz	x0, 41e654 <ferror@plt+0x1adb4>
  41e634:	mov	w2, #0x5                   	// #5
  41e638:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41e63c:	mov	x0, #0x0                   	// #0
  41e640:	add	x1, x1, #0xd28
  41e644:	bl	403700 <dcgettext@plt>
  41e648:	ldp	x1, x2, [x21, #16]
  41e64c:	bl	4037a0 <printf@plt>
  41e650:	b	41e674 <ferror@plt+0x1add4>
  41e654:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41e658:	mov	w2, #0x5                   	// #5
  41e65c:	add	x1, x1, #0xd58
  41e660:	mov	x0, #0x0                   	// #0
  41e664:	bl	403700 <dcgettext@plt>
  41e668:	ldr	x1, [sp, #160]
  41e66c:	ldr	x1, [x1, #16]
  41e670:	bl	4037a0 <printf@plt>
  41e674:	mov	x0, x19
  41e678:	bl	41ac70 <ferror@plt+0x173d0>
  41e67c:	ldr	x0, [sp, #112]
  41e680:	cmp	x0, x20
  41e684:	b.cs	41ea34 <ferror@plt+0x1b194>  // b.hs, b.nlast
  41e688:	adrp	x21, 472000 <_bfd_std_section+0x120>
  41e68c:	add	x21, x21, #0x4f0
  41e690:	adrp	x0, 44c000 <warn@@Base+0xa9e8>
  41e694:	add	x0, x0, #0x530
  41e698:	stp	x23, x24, [sp, #48]
  41e69c:	stp	x25, x26, [sp, #64]
  41e6a0:	stp	x27, x28, [sp, #80]
  41e6a4:	str	x0, [sp, #168]
  41e6a8:	ldr	x0, [sp, #112]
  41e6ac:	add	x22, x0, #0x4
  41e6b0:	cmp	x22, x20
  41e6b4:	b.cc	41eaa8 <ferror@plt+0x1b208>  // b.lo, b.ul, b.last
  41e6b8:	sub	x1, x20, x0
  41e6bc:	sub	w0, w1, #0x1
  41e6c0:	cmp	w0, #0x7
  41e6c4:	ldr	x23, [sp, #112]
  41e6c8:	b.ls	41eab0 <ferror@plt+0x1b210>  // b.plast
  41e6cc:	mov	w25, #0x4                   	// #4
  41e6d0:	mov	w23, w25
  41e6d4:	ldr	x0, [sp, #160]
  41e6d8:	mov	x19, #0x0                   	// #0
  41e6dc:	ldr	x0, [x0, #32]
  41e6e0:	sub	x0, x22, x0
  41e6e4:	mov	x24, x0
  41e6e8:	ldr	x1, [sp, #160]
  41e6ec:	ldr	x1, [x1, #48]
  41e6f0:	cmp	x1, x0
  41e6f4:	b.cc	41edb8 <ferror@plt+0x1b518>  // b.lo, b.ul, b.last
  41e6f8:	add	x3, x22, #0x2
  41e6fc:	cmp	x3, x20
  41e700:	b.cc	41eba4 <ferror@plt+0x1b304>  // b.lo, b.ul, b.last
  41e704:	cmp	x20, x22
  41e708:	b.ls	41e71c <ferror@plt+0x1ae7c>  // b.plast
  41e70c:	sub	x1, x20, x22
  41e710:	sub	w0, w1, #0x1
  41e714:	cmp	w0, #0x7
  41e718:	b.ls	41ec8c <ferror@plt+0x1b3ec>  // b.plast
  41e71c:	add	x22, x3, w23, uxtw
  41e720:	cmp	x20, x22
  41e724:	b.ls	41ec70 <ferror@plt+0x1b3d0>  // b.plast
  41e728:	adrp	x4, 475000 <_bfd_std_section+0x3120>
  41e72c:	add	x4, x4, #0x2f0
  41e730:	mov	w24, #0xfffe                	// #65534
  41e734:	mov	w26, #0x0                   	// #0
  41e738:	ldr	x2, [x4]
  41e73c:	mov	w1, w23
  41e740:	mov	x0, x3
  41e744:	blr	x2
  41e748:	mov	x27, x0
  41e74c:	ldr	w2, [x21, #1696]
  41e750:	sub	w2, w2, #0x1
  41e754:	cmn	w2, #0x3
  41e758:	b.ls	41ec00 <ferror@plt+0x1b360>  // b.plast
  41e75c:	add	x3, x22, #0x1
  41e760:	cmp	x3, x20
  41e764:	b.cc	41eb10 <ferror@plt+0x1b270>  // b.lo, b.ul, b.last
  41e768:	cmp	x20, x22
  41e76c:	b.ls	41e780 <ferror@plt+0x1aee0>  // b.plast
  41e770:	sub	x1, x20, x22
  41e774:	sub	w0, w1, #0x1
  41e778:	cmp	w0, #0x7
  41e77c:	b.ls	41ee14 <ferror@plt+0x1b574>  // b.plast
  41e780:	add	x28, x22, #0x2
  41e784:	cmp	x20, x28
  41e788:	b.ls	41ec80 <ferror@plt+0x1b3e0>  // b.plast
  41e78c:	adrp	x4, 475000 <_bfd_std_section+0x3120>
  41e790:	add	x4, x4, #0x2f0
  41e794:	mov	w1, #0x1                   	// #1
  41e798:	mov	w23, #0x0                   	// #0
  41e79c:	ldr	x2, [x4]
  41e7a0:	mov	x0, x3
  41e7a4:	blr	x2
  41e7a8:	and	w22, w0, #0xff
  41e7ac:	cmp	w24, #0x1
  41e7b0:	b.hi	41eb60 <ferror@plt+0x1b2c0>  // b.pmore
  41e7b4:	mov	w2, #0x5                   	// #5
  41e7b8:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41e7bc:	mov	x0, #0x0                   	// #0
  41e7c0:	add	x1, x1, #0x5b8
  41e7c4:	bl	403700 <dcgettext@plt>
  41e7c8:	mov	x1, x19
  41e7cc:	bl	4037a0 <printf@plt>
  41e7d0:	mov	w2, #0x5                   	// #5
  41e7d4:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41e7d8:	mov	x0, #0x0                   	// #0
  41e7dc:	add	x1, x1, #0x5e0
  41e7e0:	bl	403700 <dcgettext@plt>
  41e7e4:	mov	w1, w26
  41e7e8:	bl	4037a0 <printf@plt>
  41e7ec:	mov	w2, #0x5                   	// #5
  41e7f0:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41e7f4:	mov	x0, #0x0                   	// #0
  41e7f8:	add	x1, x1, #0x600
  41e7fc:	bl	403700 <dcgettext@plt>
  41e800:	mov	x1, x27
  41e804:	bl	4037a0 <printf@plt>
  41e808:	mov	w2, #0x5                   	// #5
  41e80c:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41e810:	mov	x0, #0x0                   	// #0
  41e814:	add	x1, x1, #0x628
  41e818:	bl	403700 <dcgettext@plt>
  41e81c:	mov	w1, w23
  41e820:	bl	4037a0 <printf@plt>
  41e824:	mov	w2, #0x5                   	// #5
  41e828:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41e82c:	mov	x0, #0x0                   	// #0
  41e830:	add	x1, x1, #0x648
  41e834:	bl	403700 <dcgettext@plt>
  41e838:	mov	w1, w22
  41e83c:	add	w22, w22, w23
  41e840:	bl	4037a0 <printf@plt>
  41e844:	and	w22, w22, #0xff
  41e848:	sub	w0, w22, #0x1
  41e84c:	and	w1, w0, #0xff
  41e850:	cmp	w1, #0x7
  41e854:	b.hi	41edc0 <ferror@plt+0x1b520>  // b.pmore
  41e858:	tst	w0, w22
  41e85c:	b.ne	41ee08 <ferror@plt+0x1b568>  // b.any
  41e860:	cmp	w22, #0x4
  41e864:	b.ls	41ec54 <ferror@plt+0x1b3b4>  // b.plast
  41e868:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41e86c:	add	x1, x1, #0x6c8
  41e870:	mov	w2, #0x5                   	// #5
  41e874:	mov	x0, #0x0                   	// #0
  41e878:	bl	403700 <dcgettext@plt>
  41e87c:	bl	4037a0 <printf@plt>
  41e880:	ldr	x1, [sp, #112]
  41e884:	ubfiz	x2, x22, #1, #8
  41e888:	add	x19, x19, w25, uxtw
  41e88c:	lsl	w0, w22, #1
  41e890:	sub	x3, x28, x1
  41e894:	add	x4, x1, x19
  41e898:	str	x4, [sp, #112]
  41e89c:	sdiv	x1, x3, x2
  41e8a0:	msub	x1, x1, x2, x3
  41e8a4:	sub	w0, w0, w1
  41e8a8:	cmp	x1, #0x0
  41e8ac:	add	x0, x28, w0, sxtw
  41e8b0:	csel	x28, x0, x28, ne  // ne = any
  41e8b4:	add	x0, x28, x2
  41e8b8:	cmp	x4, x0
  41e8bc:	b.cc	41ea1c <ferror@plt+0x1b17c>  // b.lo, b.ul, b.last
  41e8c0:	and	x0, x22, #0xff
  41e8c4:	mov	w23, #0x8                   	// #8
  41e8c8:	sub	x1, x2, x0
  41e8cc:	sub	w23, w23, w22
  41e8d0:	neg	x0, x0, lsl #1
  41e8d4:	str	x0, [sp, #152]
  41e8d8:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  41e8dc:	add	x0, x0, #0x6c0
  41e8e0:	adrp	x25, 448000 <warn@@Base+0x69e8>
  41e8e4:	adrp	x24, 44a000 <warn@@Base+0x89e8>
  41e8e8:	lsl	w23, w23, #1
  41e8ec:	add	x25, x25, #0xfe0
  41e8f0:	add	x24, x24, #0x4c8
  41e8f4:	ubfiz	x27, x22, #1, #8
  41e8f8:	add	x19, x28, w22, uxtb
  41e8fc:	str	x0, [sp, #136]
  41e900:	adrp	x0, 471000 <_sch_istable+0x1478>
  41e904:	add	x0, x0, #0xed8
  41e908:	str	x1, [sp, #120]
  41e90c:	str	x0, [sp, #128]
  41e910:	add	x0, x21, #0x180
  41e914:	str	x0, [sp, #96]
  41e918:	add	x2, x28, x27
  41e91c:	mov	x0, x28
  41e920:	cmp	x19, x20
  41e924:	mov	x28, x2
  41e928:	b.cc	41ea50 <ferror@plt+0x1b1b0>  // b.lo, b.ul, b.last
  41e92c:	ldr	x1, [sp, #152]
  41e930:	add	x1, x2, x1
  41e934:	cmp	x20, x1
  41e938:	b.ls	41e94c <ferror@plt+0x1b0ac>  // b.plast
  41e93c:	sub	x1, x20, x0
  41e940:	sub	w3, w1, #0x1
  41e944:	cmp	w3, #0x7
  41e948:	b.ls	41ea54 <ferror@plt+0x1b1b4>  // b.plast
  41e94c:	cmp	x20, x28
  41e950:	mov	x26, #0x0                   	// #0
  41e954:	b.ls	41eaa0 <ferror@plt+0x1b200>  // b.plast
  41e958:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  41e95c:	add	x4, x0, #0x2f0
  41e960:	mov	w1, w22
  41e964:	ldr	x2, [x4]
  41e968:	mov	x0, x19
  41e96c:	blr	x2
  41e970:	mov	x7, x0
  41e974:	ldr	x0, [sp, #136]
  41e978:	str	x7, [sp, #104]
  41e97c:	add	x19, x19, x27
  41e980:	bl	4037a0 <printf@plt>
  41e984:	ldr	w4, [x21, #376]
  41e988:	mov	x3, x26
  41e98c:	ldr	x0, [sp, #96]
  41e990:	add	w6, w4, #0x1
  41e994:	and	w6, w6, #0xf
  41e998:	sbfiz	x4, x4, #6, #32
  41e99c:	mov	x2, x25
  41e9a0:	add	x26, x0, x4
  41e9a4:	mov	x0, x26
  41e9a8:	mov	x1, #0x40                  	// #64
  41e9ac:	str	w6, [x21, #376]
  41e9b0:	bl	403160 <snprintf@plt>
  41e9b4:	add	x1, x26, x23
  41e9b8:	mov	x0, x24
  41e9bc:	bl	4037a0 <printf@plt>
  41e9c0:	ldp	x5, x7, [sp, #96]
  41e9c4:	mov	x2, x25
  41e9c8:	ldr	w4, [x21, #376]
  41e9cc:	mov	x1, #0x40                  	// #64
  41e9d0:	add	w0, w4, #0x1
  41e9d4:	sbfiz	x4, x4, #6, #32
  41e9d8:	and	w0, w0, #0xf
  41e9dc:	mov	x3, x7
  41e9e0:	add	x26, x5, x4
  41e9e4:	str	w0, [x21, #376]
  41e9e8:	mov	x0, x26
  41e9ec:	bl	403160 <snprintf@plt>
  41e9f0:	add	x1, x26, x23
  41e9f4:	mov	x0, x24
  41e9f8:	bl	4037a0 <printf@plt>
  41e9fc:	ldr	x0, [sp, #128]
  41ea00:	ldr	x1, [x0]
  41ea04:	mov	w0, #0xa                   	// #10
  41ea08:	bl	4030b0 <putc@plt>
  41ea0c:	ldp	x1, x0, [sp, #112]
  41ea10:	add	x0, x0, x19
  41ea14:	cmp	x1, x0
  41ea18:	b.cs	41e918 <ferror@plt+0x1b078>  // b.hs, b.nlast
  41ea1c:	ldr	x0, [sp, #112]
  41ea20:	cmp	x20, x0
  41ea24:	b.hi	41e6a8 <ferror@plt+0x1ae08>  // b.pmore
  41ea28:	ldp	x23, x24, [sp, #48]
  41ea2c:	ldp	x25, x26, [sp, #64]
  41ea30:	ldp	x27, x28, [sp, #80]
  41ea34:	mov	w0, #0xa                   	// #10
  41ea38:	bl	403800 <putchar@plt>
  41ea3c:	mov	w0, #0x1                   	// #1
  41ea40:	ldp	x19, x20, [sp, #16]
  41ea44:	ldp	x21, x22, [sp, #32]
  41ea48:	ldp	x29, x30, [sp], #208
  41ea4c:	ret
  41ea50:	mov	w1, w22
  41ea54:	str	x2, [sp, #144]
  41ea58:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41ea5c:	add	x4, x2, #0x2f0
  41ea60:	str	x4, [sp, #104]
  41ea64:	ldr	x3, [x2, #752]
  41ea68:	blr	x3
  41ea6c:	mov	x26, x0
  41ea70:	ldr	x2, [sp, #144]
  41ea74:	ldr	x4, [sp, #104]
  41ea78:	cmp	x20, x2
  41ea7c:	b.hi	41e960 <ferror@plt+0x1b0c0>  // b.pmore
  41ea80:	cmp	x19, x20
  41ea84:	b.cs	41eaa0 <ferror@plt+0x1b200>  // b.hs, b.nlast
  41ea88:	sub	x1, x20, x19
  41ea8c:	mov	x7, #0x0                   	// #0
  41ea90:	sub	w0, w1, #0x1
  41ea94:	cmp	w0, #0x7
  41ea98:	b.hi	41e974 <ferror@plt+0x1b0d4>  // b.pmore
  41ea9c:	b	41e964 <ferror@plt+0x1b0c4>
  41eaa0:	mov	x7, #0x0                   	// #0
  41eaa4:	b	41e974 <ferror@plt+0x1b0d4>
  41eaa8:	mov	x23, x0
  41eaac:	mov	w1, #0x4                   	// #4
  41eab0:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41eab4:	add	x4, x2, #0x2f0
  41eab8:	mov	x0, x23
  41eabc:	str	x4, [sp, #96]
  41eac0:	ldr	x2, [x2, #752]
  41eac4:	blr	x2
  41eac8:	mov	x19, x0
  41eacc:	mov	x0, #0xffffffff            	// #4294967295
  41ead0:	cmp	x19, x0
  41ead4:	b.ne	41eda8 <ferror@plt+0x1b508>  // b.any
  41ead8:	add	x2, x23, #0xc
  41eadc:	cmp	x2, x20
  41eae0:	ldr	x4, [sp, #96]
  41eae4:	b.cc	41ecc4 <ferror@plt+0x1b424>  // b.lo, b.ul, b.last
  41eae8:	cmp	x22, x20
  41eaec:	b.cs	41eb00 <ferror@plt+0x1b260>  // b.hs, b.nlast
  41eaf0:	sub	x1, x20, x22
  41eaf4:	sub	w0, w1, #0x1
  41eaf8:	cmp	w0, #0x7
  41eafc:	b.ls	41ecc8 <ferror@plt+0x1b428>  // b.plast
  41eb00:	mov	x22, x2
  41eb04:	mov	w25, #0xc                   	// #12
  41eb08:	mov	w23, #0x8                   	// #8
  41eb0c:	b	41e6d4 <ferror@plt+0x1ae34>
  41eb10:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41eb14:	add	x4, x2, #0x2f0
  41eb18:	mov	w1, #0x1                   	// #1
  41eb1c:	mov	x0, x22
  41eb20:	ldr	x2, [x2, #752]
  41eb24:	add	x28, x22, #0x2
  41eb28:	stp	x4, x3, [sp, #96]
  41eb2c:	blr	x2
  41eb30:	and	w23, w0, #0xff
  41eb34:	cmp	x20, x28
  41eb38:	mov	w1, #0x1                   	// #1
  41eb3c:	ldp	x4, x3, [sp, #96]
  41eb40:	b.hi	41e79c <ferror@plt+0x1aefc>  // b.pmore
  41eb44:	sub	x1, x20, x3
  41eb48:	mov	w22, #0x0                   	// #0
  41eb4c:	sub	w0, w1, #0x1
  41eb50:	cmp	w0, #0x7
  41eb54:	b.ls	41e79c <ferror@plt+0x1aefc>  // b.plast
  41eb58:	cmp	w24, #0x1
  41eb5c:	b.ls	41e7b4 <ferror@plt+0x1af14>  // b.plast
  41eb60:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41eb64:	add	x1, x1, #0x580
  41eb68:	cbz	w26, 41ea28 <ferror@plt+0x1b188>
  41eb6c:	mov	w2, #0x5                   	// #5
  41eb70:	mov	x0, #0x0                   	// #0
  41eb74:	bl	403700 <dcgettext@plt>
  41eb78:	bl	441618 <warn@@Base>
  41eb7c:	mov	w0, #0xa                   	// #10
  41eb80:	ldp	x23, x24, [sp, #48]
  41eb84:	ldp	x25, x26, [sp, #64]
  41eb88:	ldp	x27, x28, [sp, #80]
  41eb8c:	bl	403800 <putchar@plt>
  41eb90:	mov	w0, #0x1                   	// #1
  41eb94:	ldp	x19, x20, [sp, #16]
  41eb98:	ldp	x21, x22, [sp, #32]
  41eb9c:	ldp	x29, x30, [sp], #208
  41eba0:	ret
  41eba4:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41eba8:	add	x4, x2, #0x2f0
  41ebac:	mov	x0, x22
  41ebb0:	mov	w1, #0x2                   	// #2
  41ebb4:	ldr	x2, [x2, #752]
  41ebb8:	add	x22, x3, w23, uxtw
  41ebbc:	stp	x3, x4, [sp, #96]
  41ebc0:	blr	x2
  41ebc4:	and	w26, w0, #0xffff
  41ebc8:	cmp	x20, x22
  41ebcc:	ldp	x3, x4, [sp, #96]
  41ebd0:	b.hi	41ecb8 <ferror@plt+0x1b418>  // b.pmore
  41ebd4:	sub	x23, x20, x3
  41ebd8:	sub	w24, w26, #0x2
  41ebdc:	sub	w0, w23, #0x1
  41ebe0:	and	w24, w24, #0xffff
  41ebe4:	cmp	w0, #0x7
  41ebe8:	mov	x27, #0x0                   	// #0
  41ebec:	b.ls	41e738 <ferror@plt+0x1ae98>  // b.plast
  41ebf0:	ldr	w2, [x21, #1696]
  41ebf4:	sub	w2, w2, #0x1
  41ebf8:	cmn	w2, #0x3
  41ebfc:	b.hi	41e75c <ferror@plt+0x1aebc>  // b.pmore
  41ec00:	ldr	x1, [x21, #1424]
  41ec04:	mov	w3, #0x68                  	// #104
  41ec08:	add	x0, x1, #0x78
  41ec0c:	add	x1, x1, #0x10
  41ec10:	umaddl	x2, w2, w3, x0
  41ec14:	nop
  41ec18:	ldr	x0, [x1]
  41ec1c:	add	x1, x1, #0x68
  41ec20:	cmp	x27, x0
  41ec24:	b.eq	41e75c <ferror@plt+0x1aebc>  // b.none
  41ec28:	cmp	x2, x1
  41ec2c:	b.ne	41ec18 <ferror@plt+0x1b378>  // b.any
  41ec30:	ldr	x1, [sp, #168]
  41ec34:	mov	w2, #0x5                   	// #5
  41ec38:	mov	x0, #0x0                   	// #0
  41ec3c:	bl	403700 <dcgettext@plt>
  41ec40:	ldr	x1, [sp, #160]
  41ec44:	ldr	x2, [x1, #16]
  41ec48:	mov	x1, x27
  41ec4c:	bl	441618 <warn@@Base>
  41ec50:	b	41e75c <ferror@plt+0x1aebc>
  41ec54:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41ec58:	add	x1, x1, #0x6e8
  41ec5c:	mov	w2, #0x5                   	// #5
  41ec60:	mov	x0, #0x0                   	// #0
  41ec64:	bl	403700 <dcgettext@plt>
  41ec68:	bl	4037a0 <printf@plt>
  41ec6c:	b	41e880 <ferror@plt+0x1afe0>
  41ec70:	mov	w24, #0xfffe                	// #65534
  41ec74:	mov	w26, #0x0                   	// #0
  41ec78:	mov	x27, #0x0                   	// #0
  41ec7c:	b	41e74c <ferror@plt+0x1aeac>
  41ec80:	mov	w23, #0x0                   	// #0
  41ec84:	mov	w22, #0x0                   	// #0
  41ec88:	b	41e7ac <ferror@plt+0x1af0c>
  41ec8c:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41ec90:	add	x4, x2, #0x2f0
  41ec94:	mov	x0, x22
  41ec98:	add	x22, x3, w23, uxtw
  41ec9c:	ldr	x2, [x2, #752]
  41eca0:	stp	x3, x4, [sp, #96]
  41eca4:	blr	x2
  41eca8:	and	w26, w0, #0xffff
  41ecac:	cmp	x20, x22
  41ecb0:	b.ls	41ee48 <ferror@plt+0x1b5a8>  // b.plast
  41ecb4:	ldp	x3, x4, [sp, #96]
  41ecb8:	sub	w24, w26, #0x2
  41ecbc:	and	w24, w24, #0xffff
  41ecc0:	b	41e738 <ferror@plt+0x1ae98>
  41ecc4:	mov	w1, #0x8                   	// #8
  41ecc8:	ldr	x3, [x4]
  41eccc:	mov	x0, x22
  41ecd0:	mov	x26, #0xc                   	// #12
  41ecd4:	mov	x22, x2
  41ecd8:	mov	w25, w26
  41ecdc:	mov	w23, #0x8                   	// #8
  41ece0:	blr	x3
  41ece4:	mov	x19, x0
  41ece8:	ldr	x0, [sp, #160]
  41ecec:	ldr	x24, [x0, #32]
  41ecf0:	sub	x24, x22, x24
  41ecf4:	adds	x0, x19, x24
  41ecf8:	b.cc	41e6e8 <ferror@plt+0x1ae48>  // b.lo, b.ul, b.last
  41ecfc:	mov	w2, #0x5                   	// #5
  41ed00:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41ed04:	mov	x0, #0x0                   	// #0
  41ed08:	add	x1, x1, #0x768
  41ed0c:	bl	403700 <dcgettext@plt>
  41ed10:	add	x20, x21, #0x180
  41ed14:	ldr	w1, [x21, #376]
  41ed18:	mov	x22, x0
  41ed1c:	ldr	x2, [sp, #160]
  41ed20:	add	w4, w1, #0x1
  41ed24:	and	w4, w4, #0xf
  41ed28:	sbfiz	x1, x1, #6, #32
  41ed2c:	add	x20, x20, x1
  41ed30:	add	x0, sp, #0xb0
  41ed34:	ldr	x23, [x2, #16]
  41ed38:	adrp	x3, 447000 <warn@@Base+0x59e8>
  41ed3c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41ed40:	add	x3, x3, #0xd8
  41ed44:	add	x1, x1, #0xd78
  41ed48:	adrp	x2, 455000 <warn@@Base+0x139e8>
  41ed4c:	add	x2, x2, #0xd10
  41ed50:	str	w4, [x21, #376]
  41ed54:	bl	4030a0 <sprintf@plt>
  41ed58:	mov	x3, x19
  41ed5c:	add	x2, sp, #0xb0
  41ed60:	mov	x0, x20
  41ed64:	mov	x1, #0x40                  	// #64
  41ed68:	bl	403160 <snprintf@plt>
  41ed6c:	sub	x2, x24, x26
  41ed70:	mov	x3, x20
  41ed74:	mov	x1, x23
  41ed78:	mov	x0, x22
  41ed7c:	bl	441618 <warn@@Base>
  41ed80:	mov	w0, #0xa                   	// #10
  41ed84:	ldp	x23, x24, [sp, #48]
  41ed88:	ldp	x25, x26, [sp, #64]
  41ed8c:	ldp	x27, x28, [sp, #80]
  41ed90:	bl	403800 <putchar@plt>
  41ed94:	mov	w0, #0x1                   	// #1
  41ed98:	ldp	x19, x20, [sp, #16]
  41ed9c:	ldp	x21, x22, [sp, #32]
  41eda0:	ldp	x29, x30, [sp], #208
  41eda4:	ret
  41eda8:	mov	x26, #0x4                   	// #4
  41edac:	mov	w25, w26
  41edb0:	mov	w23, w26
  41edb4:	b	41ece8 <ferror@plt+0x1b448>
  41edb8:	mov	w26, w25
  41edbc:	b	41ecfc <ferror@plt+0x1b45c>
  41edc0:	mov	w2, #0x5                   	// #5
  41edc4:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41edc8:	mov	x0, #0x0                   	// #0
  41edcc:	add	x1, x1, #0x668
  41edd0:	bl	403700 <dcgettext@plt>
  41edd4:	ldr	x1, [sp, #160]
  41edd8:	ldr	x1, [x1, #16]
  41eddc:	bl	441040 <error@@Base>
  41ede0:	mov	w0, #0xa                   	// #10
  41ede4:	ldp	x23, x24, [sp, #48]
  41ede8:	ldp	x25, x26, [sp, #64]
  41edec:	ldp	x27, x28, [sp, #80]
  41edf0:	bl	403800 <putchar@plt>
  41edf4:	mov	w0, #0x1                   	// #1
  41edf8:	ldp	x19, x20, [sp, #16]
  41edfc:	ldp	x21, x22, [sp, #32]
  41ee00:	ldp	x29, x30, [sp], #208
  41ee04:	ret
  41ee08:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41ee0c:	add	x1, x1, #0x690
  41ee10:	b	41eb6c <ferror@plt+0x1b2cc>
  41ee14:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41ee18:	add	x4, x2, #0x2f0
  41ee1c:	mov	x0, x22
  41ee20:	add	x28, x22, #0x2
  41ee24:	ldr	x2, [x2, #752]
  41ee28:	stp	x4, x3, [sp, #96]
  41ee2c:	blr	x2
  41ee30:	and	w23, w0, #0xff
  41ee34:	cmp	x20, x28
  41ee38:	b.ls	41ec84 <ferror@plt+0x1b3e4>  // b.plast
  41ee3c:	mov	w1, #0x1                   	// #1
  41ee40:	ldp	x4, x3, [sp, #96]
  41ee44:	b	41e79c <ferror@plt+0x1aefc>
  41ee48:	sub	w24, w26, #0x2
  41ee4c:	mov	x27, #0x0                   	// #0
  41ee50:	and	w24, w24, #0xffff
  41ee54:	b	41e74c <ferror@plt+0x1aeac>
  41ee58:	ldr	w2, [x0, #56]
  41ee5c:	mov	w4, #0x1                   	// #1
  41ee60:	mov	w3, #0x0                   	// #0
  41ee64:	b	419428 <ferror@plt+0x15b88>
  41ee68:	sub	sp, sp, #0x160
  41ee6c:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41ee70:	stp	x29, x30, [sp, #64]
  41ee74:	add	x29, sp, #0x40
  41ee78:	stp	x19, x20, [sp, #80]
  41ee7c:	mov	x19, x1
  41ee80:	mov	x20, x0
  41ee84:	stp	x23, x24, [sp, #112]
  41ee88:	ldr	x24, [x0, #32]
  41ee8c:	str	x0, [sp, #288]
  41ee90:	ldr	x1, [x0, #48]
  41ee94:	ldr	w0, [x2, #676]
  41ee98:	add	x1, x24, x1
  41ee9c:	str	x1, [sp, #312]
  41eea0:	cbz	w0, 41eecc <ferror@plt+0x1b62c>
  41eea4:	ldr	x0, [x20, #24]
  41eea8:	cbz	x0, 41eecc <ferror@plt+0x1b62c>
  41eeac:	mov	w2, #0x5                   	// #5
  41eeb0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41eeb4:	mov	x0, #0x0                   	// #0
  41eeb8:	add	x1, x1, #0xd28
  41eebc:	bl	403700 <dcgettext@plt>
  41eec0:	ldp	x1, x2, [x20, #16]
  41eec4:	bl	4037a0 <printf@plt>
  41eec8:	b	41eeec <ferror@plt+0x1b64c>
  41eecc:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41eed0:	mov	w2, #0x5                   	// #5
  41eed4:	add	x1, x1, #0xd58
  41eed8:	mov	x0, #0x0                   	// #0
  41eedc:	bl	403700 <dcgettext@plt>
  41eee0:	ldr	x1, [sp, #288]
  41eee4:	ldr	x1, [x1, #16]
  41eee8:	bl	4037a0 <printf@plt>
  41eeec:	mov	x1, x19
  41eef0:	mov	w0, #0xa                   	// #10
  41eef4:	bl	40ded8 <ferror@plt+0xa638>
  41eef8:	ldr	x0, [sp, #312]
  41eefc:	cmp	x24, x0
  41ef00:	b.cs	420684 <ferror@plt+0x1cde4>  // b.hs, b.nlast
  41ef04:	adrp	x0, 472000 <_bfd_std_section+0x120>
  41ef08:	add	x0, x0, #0x4f0
  41ef0c:	str	x0, [sp, #248]
  41ef10:	add	x0, x0, #0xaf0
  41ef14:	str	x0, [sp, #232]
  41ef18:	ldr	x0, [sp, #312]
  41ef1c:	stp	x21, x22, [sp, #96]
  41ef20:	stp	x25, x26, [sp, #128]
  41ef24:	stp	x27, x28, [sp, #144]
  41ef28:	add	x19, x24, #0x4
  41ef2c:	cmp	x19, x0
  41ef30:	b.cc	41efdc <ferror@plt+0x1b73c>  // b.lo, b.ul, b.last
  41ef34:	sub	x1, x0, x24
  41ef38:	mov	w0, #0x4                   	// #4
  41ef3c:	str	w0, [sp, #256]
  41ef40:	sub	w0, w1, #0x1
  41ef44:	cmp	w0, #0x7
  41ef48:	b.ls	41efe0 <ferror@plt+0x1b740>  // b.plast
  41ef4c:	ldr	x0, [sp, #288]
  41ef50:	mov	x28, x19
  41ef54:	mov	x20, #0x0                   	// #0
  41ef58:	ldr	x0, [x0, #32]
  41ef5c:	sub	x0, x19, x0
  41ef60:	ldr	x1, [sp, #288]
  41ef64:	ldr	x1, [x1, #48]
  41ef68:	cmp	x1, x0
  41ef6c:	b.cc	41f028 <ferror@plt+0x1b788>  // b.lo, b.ul, b.last
  41ef70:	add	x22, x19, #0x2
  41ef74:	cmp	x22, x28
  41ef78:	b.cc	41f0e4 <ferror@plt+0x1b844>  // b.lo, b.ul, b.last
  41ef7c:	cmp	x19, x28
  41ef80:	b.cc	420518 <ferror@plt+0x1cc78>  // b.lo, b.ul, b.last
  41ef84:	mov	w2, #0x5                   	// #5
  41ef88:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41ef8c:	mov	x0, #0x0                   	// #0
  41ef90:	add	x1, x1, #0x9d0
  41ef94:	bl	403700 <dcgettext@plt>
  41ef98:	mov	x1, #0x0                   	// #0
  41ef9c:	bl	4037a0 <printf@plt>
  41efa0:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41efa4:	add	x1, x1, #0x708
  41efa8:	mov	w2, #0x5                   	// #5
  41efac:	mov	x0, #0x0                   	// #0
  41efb0:	bl	403700 <dcgettext@plt>
  41efb4:	bl	441618 <warn@@Base>
  41efb8:	mov	w0, #0x0                   	// #0
  41efbc:	ldp	x29, x30, [sp, #64]
  41efc0:	ldp	x19, x20, [sp, #80]
  41efc4:	ldp	x21, x22, [sp, #96]
  41efc8:	ldp	x23, x24, [sp, #112]
  41efcc:	ldp	x25, x26, [sp, #128]
  41efd0:	ldp	x27, x28, [sp, #144]
  41efd4:	add	sp, sp, #0x160
  41efd8:	ret
  41efdc:	mov	w1, #0x4                   	// #4
  41efe0:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41efe4:	add	x0, x2, #0x2f0
  41efe8:	mov	w3, #0x4                   	// #4
  41efec:	str	x0, [sp, #224]
  41eff0:	ldr	x2, [x2, #752]
  41eff4:	mov	x0, x24
  41eff8:	str	w3, [sp, #256]
  41effc:	blr	x2
  41f000:	mov	x20, x0
  41f004:	mov	x0, #0xffffffff            	// #4294967295
  41f008:	cmp	x20, x0
  41f00c:	b.eq	42054c <ferror@plt+0x1ccac>  // b.none
  41f010:	ldr	x0, [sp, #288]
  41f014:	add	x28, x19, x20
  41f018:	ldr	x0, [x0, #32]
  41f01c:	sub	x0, x19, x0
  41f020:	adds	x0, x20, x0
  41f024:	b.cc	41ef60 <ferror@plt+0x1b6c0>  // b.lo, b.ul, b.last
  41f028:	mov	w2, #0x5                   	// #5
  41f02c:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  41f030:	mov	x0, #0x0                   	// #0
  41f034:	add	x1, x1, #0x768
  41f038:	bl	403700 <dcgettext@plt>
  41f03c:	mov	x19, x20
  41f040:	adrp	x4, 472000 <_bfd_std_section+0x120>
  41f044:	add	x4, x4, #0x4f0
  41f048:	ldr	x2, [sp, #288]
  41f04c:	add	x20, x4, #0x180
  41f050:	ldr	w1, [x4, #376]
  41f054:	mov	x21, x0
  41f058:	adrp	x3, 447000 <warn@@Base+0x59e8>
  41f05c:	add	x0, sp, #0x140
  41f060:	add	w5, w1, #0x1
  41f064:	add	x3, x3, #0xd8
  41f068:	and	w5, w5, #0xf
  41f06c:	sbfiz	x1, x1, #6, #32
  41f070:	ldr	x22, [x2, #32]
  41f074:	add	x20, x20, x1
  41f078:	ldr	x23, [x2, #16]
  41f07c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41f080:	adrp	x2, 455000 <warn@@Base+0x139e8>
  41f084:	add	x1, x1, #0xd78
  41f088:	add	x2, x2, #0xd10
  41f08c:	str	w5, [x4, #376]
  41f090:	bl	4030a0 <sprintf@plt>
  41f094:	sub	x22, x24, x22
  41f098:	mov	x3, x19
  41f09c:	add	x2, sp, #0x140
  41f0a0:	mov	x1, #0x40                  	// #64
  41f0a4:	mov	x0, x20
  41f0a8:	bl	403160 <snprintf@plt>
  41f0ac:	mov	x3, x20
  41f0b0:	mov	x2, x22
  41f0b4:	mov	x1, x23
  41f0b8:	mov	x0, x21
  41f0bc:	bl	441618 <warn@@Base>
  41f0c0:	mov	w0, #0x0                   	// #0
  41f0c4:	ldp	x29, x30, [sp, #64]
  41f0c8:	ldp	x19, x20, [sp, #80]
  41f0cc:	ldp	x21, x22, [sp, #96]
  41f0d0:	ldp	x23, x24, [sp, #112]
  41f0d4:	ldp	x25, x26, [sp, #128]
  41f0d8:	ldp	x27, x28, [sp, #144]
  41f0dc:	add	sp, sp, #0x160
  41f0e0:	ret
  41f0e4:	mov	w1, #0x2                   	// #2
  41f0e8:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  41f0ec:	add	x0, x2, #0x2f0
  41f0f0:	str	x0, [sp, #224]
  41f0f4:	mov	x0, x19
  41f0f8:	ldr	x2, [x2, #752]
  41f0fc:	blr	x2
  41f100:	mov	x21, x0
  41f104:	mov	w2, #0x5                   	// #5
  41f108:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41f10c:	mov	x0, #0x0                   	// #0
  41f110:	add	x1, x1, #0x9d0
  41f114:	bl	403700 <dcgettext@plt>
  41f118:	and	x1, x21, #0xffff
  41f11c:	and	w21, w21, #0xffff
  41f120:	bl	4037a0 <printf@plt>
  41f124:	cmp	w21, #0x5
  41f128:	b.ne	41efa0 <ferror@plt+0x1b700>  // b.any
  41f12c:	add	x21, x19, #0x4
  41f130:	cmp	x21, x28
  41f134:	b.cc	420494 <ferror@plt+0x1cbf4>  // b.lo, b.ul, b.last
  41f138:	cmp	x22, x28
  41f13c:	b.cs	41f150 <ferror@plt+0x1b8b0>  // b.hs, b.nlast
  41f140:	sub	w0, w20, #0x3
  41f144:	sub	x1, x20, #0x2
  41f148:	cmp	w0, #0x7
  41f14c:	b.ls	420498 <ferror@plt+0x1cbf8>  // b.plast
  41f150:	add	x20, x19, #0x8
  41f154:	cmp	x20, x28
  41f158:	b.cs	41f178 <ferror@plt+0x1b8d8>  // b.hs, b.nlast
  41f15c:	mov	w1, #0x4                   	// #4
  41f160:	ldr	x0, [sp, #224]
  41f164:	ldr	x2, [x0]
  41f168:	mov	x0, x21
  41f16c:	blr	x2
  41f170:	str	w0, [sp, #272]
  41f174:	cbnz	w0, 41f194 <ferror@plt+0x1b8f4>
  41f178:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41f17c:	add	x1, x1, #0x780
  41f180:	mov	w2, #0x5                   	// #5
  41f184:	mov	x0, #0x0                   	// #0
  41f188:	str	wzr, [sp, #272]
  41f18c:	bl	403700 <dcgettext@plt>
  41f190:	bl	441618 <warn@@Base>
  41f194:	add	x21, x19, #0xc
  41f198:	cmp	x21, x28
  41f19c:	b.cc	4204d8 <ferror@plt+0x1cc38>  // b.lo, b.ul, b.last
  41f1a0:	cmp	x20, x28
  41f1a4:	b.cs	41f1b8 <ferror@plt+0x1b918>  // b.hs, b.nlast
  41f1a8:	sub	x1, x28, x20
  41f1ac:	sub	w0, w1, #0x1
  41f1b0:	cmp	w0, #0x7
  41f1b4:	b.ls	4204dc <ferror@plt+0x1cc3c>  // b.plast
  41f1b8:	add	x20, x19, #0x10
  41f1bc:	mov	w26, #0x0                   	// #0
  41f1c0:	cmp	x28, x20
  41f1c4:	b.hi	420454 <ferror@plt+0x1cbb4>  // b.pmore
  41f1c8:	str	wzr, [sp, #216]
  41f1cc:	add	x21, x19, #0x14
  41f1d0:	cmp	x28, x21
  41f1d4:	b.hi	420160 <ferror@plt+0x1c8c0>  // b.pmore
  41f1d8:	str	xzr, [sp, #176]
  41f1dc:	add	x22, x19, #0x18
  41f1e0:	str	xzr, [sp, #264]
  41f1e4:	cmp	x28, x22
  41f1e8:	mov	w20, #0x0                   	// #0
  41f1ec:	b.hi	4200e0 <ferror@plt+0x1c840>  // b.pmore
  41f1f0:	str	xzr, [sp, #168]
  41f1f4:	add	x21, x19, #0x1c
  41f1f8:	stp	xzr, xzr, [sp, #200]
  41f1fc:	cmp	x21, x28
  41f200:	str	wzr, [sp, #260]
  41f204:	b.cc	4201e8 <ferror@plt+0x1c948>  // b.lo, b.ul, b.last
  41f208:	str	xzr, [sp, #192]
  41f20c:	add	x19, x19, #0x20
  41f210:	cmp	x19, x28
  41f214:	b.cc	420230 <ferror@plt+0x1c990>  // b.lo, b.ul, b.last
  41f218:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41f21c:	add	x1, x1, #0x7b8
  41f220:	mov	w2, #0x5                   	// #5
  41f224:	mov	x0, #0x0                   	// #0
  41f228:	bl	403700 <dcgettext@plt>
  41f22c:	bl	4037a0 <printf@plt>
  41f230:	adrp	x0, 44c000 <warn@@Base+0xa9e8>
  41f234:	add	x0, x0, #0x7d0
  41f238:	bl	4037a0 <printf@plt>
  41f23c:	adrp	x0, 471000 <_sch_istable+0x1478>
  41f240:	add	x0, x0, #0xed8
  41f244:	str	x0, [sp, #240]
  41f248:	adrp	x0, 44c000 <warn@@Base+0xa9e8>
  41f24c:	add	x0, x0, #0x830
  41f250:	bl	4037a0 <printf@plt>
  41f254:	mov	x21, x19
  41f258:	ldr	x0, [sp, #240]
  41f25c:	ldr	x1, [x0]
  41f260:	mov	w0, #0xa                   	// #10
  41f264:	bl	4030b0 <putc@plt>
  41f268:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41f26c:	add	x1, x1, #0x838
  41f270:	mov	w2, #0x5                   	// #5
  41f274:	mov	x0, #0x0                   	// #0
  41f278:	bl	403700 <dcgettext@plt>
  41f27c:	bl	4037a0 <printf@plt>
  41f280:	ldr	w27, [sp, #272]
  41f284:	cbz	w27, 41f338 <ferror@plt+0x1ba98>
  41f288:	ldr	w0, [sp, #256]
  41f28c:	adrp	x22, 44c000 <warn@@Base+0xa9e8>
  41f290:	mov	x19, #0x0                   	// #0
  41f294:	add	x22, x22, #0x848
  41f298:	mov	w23, w0
  41f29c:	str	x24, [sp, #184]
  41f2a0:	mov	w24, w0
  41f2a4:	str	x21, [sp, #272]
  41f2a8:	str	w20, [sp, #280]
  41f2ac:	ldr	x20, [sp, #224]
  41f2b0:	b	41f300 <ferror@plt+0x1ba60>
  41f2b4:	sub	x1, x21, x23
  41f2b8:	mov	x25, #0x0                   	// #0
  41f2bc:	cmp	x28, x1
  41f2c0:	b.ls	41f2d4 <ferror@plt+0x1ba34>  // b.plast
  41f2c4:	sub	x1, x28, x0
  41f2c8:	sub	w2, w1, #0x1
  41f2cc:	cmp	w2, #0x7
  41f2d0:	b.ls	41f314 <ferror@plt+0x1ba74>  // b.plast
  41f2d4:	mov	x1, x22
  41f2d8:	mov	w2, #0x5                   	// #5
  41f2dc:	mov	x0, #0x0                   	// #0
  41f2e0:	bl	403700 <dcgettext@plt>
  41f2e4:	mov	x2, x25
  41f2e8:	mov	w1, w19
  41f2ec:	bl	4037a0 <printf@plt>
  41f2f0:	add	w0, w19, #0x1
  41f2f4:	cmp	w27, w0
  41f2f8:	b.eq	41f324 <ferror@plt+0x1ba84>  // b.none
  41f2fc:	mov	w19, w0
  41f300:	mov	x0, x21
  41f304:	add	x21, x21, x23
  41f308:	cmp	x21, x28
  41f30c:	b.cs	41f2b4 <ferror@plt+0x1ba14>  // b.hs, b.nlast
  41f310:	mov	w1, w24
  41f314:	ldr	x2, [x20]
  41f318:	blr	x2
  41f31c:	mov	x25, x0
  41f320:	b	41f2d4 <ferror@plt+0x1ba34>
  41f324:	ldr	x21, [sp, #272]
  41f328:	madd	x19, x19, x23, x23
  41f32c:	ldr	w20, [sp, #280]
  41f330:	ldr	x24, [sp, #184]
  41f334:	add	x21, x21, x19
  41f338:	ldr	x0, [sp, #240]
  41f33c:	ldr	x1, [x0]
  41f340:	mov	w0, #0xa                   	// #10
  41f344:	bl	4030b0 <putc@plt>
  41f348:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41f34c:	add	x1, x1, #0x860
  41f350:	mov	w2, #0x5                   	// #5
  41f354:	mov	x0, #0x0                   	// #0
  41f358:	bl	403700 <dcgettext@plt>
  41f35c:	bl	4037a0 <printf@plt>
  41f360:	cbz	w26, 41f410 <ferror@plt+0x1bb70>
  41f364:	ldr	w27, [sp, #256]
  41f368:	mov	w25, w20
  41f36c:	adrp	x22, 44c000 <warn@@Base+0xa9e8>
  41f370:	mov	x19, #0x0                   	// #0
  41f374:	add	x22, x22, #0x848
  41f378:	mov	w23, w27
  41f37c:	str	x24, [sp, #184]
  41f380:	str	x21, [sp, #272]
  41f384:	ldr	x20, [sp, #224]
  41f388:	b	41f3d8 <ferror@plt+0x1bb38>
  41f38c:	sub	x1, x21, x23
  41f390:	mov	x24, #0x0                   	// #0
  41f394:	cmp	x28, x1
  41f398:	b.ls	41f3ac <ferror@plt+0x1bb0c>  // b.plast
  41f39c:	sub	x1, x28, x0
  41f3a0:	sub	w2, w1, #0x1
  41f3a4:	cmp	w2, #0x7
  41f3a8:	b.ls	41f3ec <ferror@plt+0x1bb4c>  // b.plast
  41f3ac:	mov	x1, x22
  41f3b0:	mov	w2, #0x5                   	// #5
  41f3b4:	mov	x0, #0x0                   	// #0
  41f3b8:	bl	403700 <dcgettext@plt>
  41f3bc:	mov	x2, x24
  41f3c0:	mov	w1, w19
  41f3c4:	bl	4037a0 <printf@plt>
  41f3c8:	add	w0, w19, #0x1
  41f3cc:	cmp	w0, w26
  41f3d0:	b.eq	41f3fc <ferror@plt+0x1bb5c>  // b.none
  41f3d4:	mov	w19, w0
  41f3d8:	mov	x0, x21
  41f3dc:	add	x21, x21, x23
  41f3e0:	cmp	x21, x28
  41f3e4:	b.cs	41f38c <ferror@plt+0x1baec>  // b.hs, b.nlast
  41f3e8:	mov	w1, w27
  41f3ec:	ldr	x2, [x20]
  41f3f0:	blr	x2
  41f3f4:	mov	x24, x0
  41f3f8:	b	41f3ac <ferror@plt+0x1bb0c>
  41f3fc:	ldr	x21, [sp, #272]
  41f400:	madd	x19, x19, x23, x23
  41f404:	ldr	x24, [sp, #184]
  41f408:	mov	w20, w25
  41f40c:	add	x21, x21, x19
  41f410:	ldr	x27, [sp, #240]
  41f414:	mov	w0, #0xa                   	// #10
  41f418:	ldr	x1, [x27]
  41f41c:	bl	4030b0 <putc@plt>
  41f420:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41f424:	add	x1, x1, #0x858
  41f428:	mov	w2, #0x5                   	// #5
  41f42c:	mov	x0, #0x0                   	// #0
  41f430:	bl	403700 <dcgettext@plt>
  41f434:	bl	4037a0 <printf@plt>
  41f438:	ldr	w0, [sp, #216]
  41f43c:	cbz	w0, 41f550 <ferror@plt+0x1bcb0>
  41f440:	ldr	x1, [sp, #248]
  41f444:	mov	x26, x21
  41f448:	adrp	x25, 44c000 <warn@@Base+0xa9e8>
  41f44c:	adrp	x23, 448000 <warn@@Base+0x69e8>
  41f450:	add	x1, x1, #0x180
  41f454:	adrp	x22, 44a000 <warn@@Base+0x89e8>
  41f458:	add	x25, x25, #0x870
  41f45c:	add	x23, x23, #0xfe0
  41f460:	add	x22, x22, #0x4c8
  41f464:	mov	w19, #0x0                   	// #0
  41f468:	str	x24, [sp, #184]
  41f46c:	mov	x24, x1
  41f470:	str	x21, [sp, #216]
  41f474:	mov	w21, w0
  41f478:	str	w20, [sp, #272]
  41f47c:	b	41f510 <ferror@plt+0x1bc70>
  41f480:	sub	x1, x26, #0x8
  41f484:	mov	x20, #0x0                   	// #0
  41f488:	cmp	x28, x1
  41f48c:	b.ls	41f4a0 <ferror@plt+0x1bc00>  // b.plast
  41f490:	sub	x1, x28, x0
  41f494:	sub	w2, w1, #0x1
  41f498:	cmp	w2, #0x7
  41f49c:	b.ls	41f524 <ferror@plt+0x1bc84>  // b.plast
  41f4a0:	mov	w2, #0x5                   	// #5
  41f4a4:	mov	x1, x25
  41f4a8:	mov	x0, #0x0                   	// #0
  41f4ac:	bl	403700 <dcgettext@plt>
  41f4b0:	mov	w1, w19
  41f4b4:	bl	4037a0 <printf@plt>
  41f4b8:	ldr	x5, [sp, #248]
  41f4bc:	mov	x3, x20
  41f4c0:	mov	x2, x23
  41f4c4:	mov	x1, #0x40                  	// #64
  41f4c8:	ldr	w4, [x5, #376]
  41f4cc:	add	w0, w4, #0x1
  41f4d0:	sbfiz	x4, x4, #6, #32
  41f4d4:	and	w0, w0, #0xf
  41f4d8:	add	x20, x24, x4
  41f4dc:	str	w0, [x5, #376]
  41f4e0:	mov	x0, x20
  41f4e4:	bl	403160 <snprintf@plt>
  41f4e8:	mov	x1, x20
  41f4ec:	mov	x0, x22
  41f4f0:	bl	4037a0 <printf@plt>
  41f4f4:	ldr	x1, [x27]
  41f4f8:	mov	w0, #0xa                   	// #10
  41f4fc:	bl	4030b0 <putc@plt>
  41f500:	add	w0, w19, #0x1
  41f504:	cmp	w0, w21
  41f508:	b.eq	41f538 <ferror@plt+0x1bc98>  // b.none
  41f50c:	mov	w19, w0
  41f510:	mov	x0, x26
  41f514:	add	x26, x26, #0x8
  41f518:	cmp	x26, x28
  41f51c:	b.cs	41f480 <ferror@plt+0x1bbe0>  // b.hs, b.nlast
  41f520:	mov	w1, #0x8                   	// #8
  41f524:	ldr	x2, [sp, #224]
  41f528:	ldr	x2, [x2]
  41f52c:	blr	x2
  41f530:	mov	x20, x0
  41f534:	b	41f4a0 <ferror@plt+0x1bc00>
  41f538:	ldr	x21, [sp, #216]
  41f53c:	ubfiz	x0, x19, #3, #32
  41f540:	add	x0, x0, #0x8
  41f544:	ldr	w20, [sp, #272]
  41f548:	ldr	x24, [sp, #184]
  41f54c:	add	x21, x21, x0
  41f550:	ldr	x0, [sp, #264]
  41f554:	ldr	x3, [sp, #200]
  41f558:	add	x2, x21, x0
  41f55c:	str	x2, [sp, #264]
  41f560:	mov	w0, #0xa                   	// #10
  41f564:	add	x2, x2, x3
  41f568:	str	x2, [sp, #272]
  41f56c:	ldr	x3, [sp, #208]
  41f570:	ldr	x1, [sp, #240]
  41f574:	add	x2, x2, x3
  41f578:	add	x23, x2, x3
  41f57c:	str	x2, [sp, #280]
  41f580:	ldr	x2, [sp, #192]
  41f584:	ldr	x1, [x1]
  41f588:	add	x27, x23, x2
  41f58c:	bl	4030b0 <putc@plt>
  41f590:	cmp	x27, x28
  41f594:	b.hi	42069c <ferror@plt+0x1cdfc>  // b.pmore
  41f598:	ldr	x0, [sp, #176]
  41f59c:	cbz	x0, 4205cc <ferror@plt+0x1cd2c>
  41f5a0:	mov	x1, x0
  41f5a4:	sub	x0, x0, #0x1
  41f5a8:	cmp	x0, #0x5
  41f5ac:	b.ls	42066c <ferror@plt+0x1cdcc>  // b.plast
  41f5b0:	lsr	x1, x1, #2
  41f5b4:	mov	x0, x21
  41f5b8:	movi	v1.4s, #0x0
  41f5bc:	movi	v2.4s, #0x1
  41f5c0:	add	x1, x21, x1, lsl #4
  41f5c4:	ldr	q0, [x0], #16
  41f5c8:	cmeq	v0.4s, v0.4s, #0
  41f5cc:	cmp	x1, x0
  41f5d0:	bic	v0.16b, v2.16b, v0.16b
  41f5d4:	uaddw	v1.2d, v1.2d, v0.2s
  41f5d8:	uaddw2	v1.2d, v1.2d, v0.4s
  41f5dc:	b.ne	41f5c4 <ferror@plt+0x1bd24>  // b.any
  41f5e0:	addp	d1, v1.2d
  41f5e4:	ldr	x0, [sp, #176]
  41f5e8:	mov	x19, v1.d[0]
  41f5ec:	tst	x0, #0xffffffff00000003
  41f5f0:	and	x0, x0, #0xfffffffffffffffc
  41f5f4:	b.eq	41f688 <ferror@plt+0x1bde8>  // b.none
  41f5f8:	ldr	w3, [x21, x0, lsl #2]
  41f5fc:	add	x2, x0, #0x1
  41f600:	lsl	x1, x0, #2
  41f604:	cmp	w3, #0x0
  41f608:	ldr	x3, [sp, #176]
  41f60c:	cinc	x19, x19, ne  // ne = any
  41f610:	cmp	x2, x3
  41f614:	b.cs	41f688 <ferror@plt+0x1bde8>  // b.hs, b.nlast
  41f618:	add	x21, x21, x1
  41f61c:	add	x1, x0, #0x2
  41f620:	ldr	w2, [x21, #4]
  41f624:	cmp	w2, #0x0
  41f628:	cinc	x19, x19, ne  // ne = any
  41f62c:	cmp	x1, x3
  41f630:	b.cs	41f688 <ferror@plt+0x1bde8>  // b.hs, b.nlast
  41f634:	ldr	w2, [x21, #8]
  41f638:	add	x1, x0, #0x3
  41f63c:	cmp	w2, #0x0
  41f640:	cinc	x19, x19, ne  // ne = any
  41f644:	cmp	x1, x3
  41f648:	b.cs	41f688 <ferror@plt+0x1bde8>  // b.hs, b.nlast
  41f64c:	ldr	w2, [x21, #12]
  41f650:	add	x1, x0, #0x4
  41f654:	cmp	w2, #0x0
  41f658:	cinc	x19, x19, ne  // ne = any
  41f65c:	cmp	x1, x3
  41f660:	b.cs	41f688 <ferror@plt+0x1bde8>  // b.hs, b.nlast
  41f664:	ldr	w1, [x21, #16]
  41f668:	add	x0, x0, #0x5
  41f66c:	cmp	w1, #0x0
  41f670:	cinc	x19, x19, ne  // ne = any
  41f674:	cmp	x0, x3
  41f678:	b.cs	41f688 <ferror@plt+0x1bde8>  // b.hs, b.nlast
  41f67c:	ldr	w0, [x21, #20]
  41f680:	cmp	w0, #0x0
  41f684:	cinc	x19, x19, ne  // ne = any
  41f688:	ldr	x21, [sp, #176]
  41f68c:	mov	w4, #0x5                   	// #5
  41f690:	adrp	x2, 44c000 <warn@@Base+0xa9e8>
  41f694:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41f698:	mov	x3, x21
  41f69c:	add	x2, x2, #0x8d0
  41f6a0:	add	x1, x1, #0x8f0
  41f6a4:	mov	x0, #0x0                   	// #0
  41f6a8:	bl	4035d0 <dcngettext@plt>
  41f6ac:	mov	x2, x21
  41f6b0:	mov	x1, x19
  41f6b4:	bl	4037a0 <printf@plt>
  41f6b8:	ldr	x0, [sp, #168]
  41f6bc:	cbz	x0, 42062c <ferror@plt+0x1cd8c>
  41f6c0:	ldr	x2, [sp, #264]
  41f6c4:	ldr	x3, [sp, #168]
  41f6c8:	ldr	w1, [x2]
  41f6cc:	cmp	x3, #0x1
  41f6d0:	b.eq	420638 <ferror@plt+0x1cd98>  // b.none
  41f6d4:	add	x0, x2, #0x4
  41f6d8:	add	x7, x2, x3, lsl #2
  41f6dc:	mov	x6, #0x0                   	// #0
  41f6e0:	mov	x21, #0x0                   	// #0
  41f6e4:	mov	x22, #0x0                   	// #0
  41f6e8:	b	41f6fc <ferror@plt+0x1be5c>
  41f6ec:	add	x0, x0, #0x4
  41f6f0:	mov	x6, #0x0                   	// #0
  41f6f4:	cmp	x7, x0
  41f6f8:	b.eq	41f734 <ferror@plt+0x1be94>  // b.none
  41f6fc:	udiv	w3, w1, w20
  41f700:	msub	w3, w3, w20, w1
  41f704:	ldr	w1, [x0]
  41f708:	udiv	w2, w1, w20
  41f70c:	msub	w2, w2, w20, w1
  41f710:	cmp	w3, w2
  41f714:	b.ne	41f6ec <ferror@plt+0x1be4c>  // b.any
  41f718:	add	x6, x6, #0x1
  41f71c:	add	x0, x0, #0x4
  41f720:	cmp	x21, x6
  41f724:	add	x22, x22, #0x1
  41f728:	csel	x21, x21, x6, cs  // cs = hs, nlast
  41f72c:	cmp	x7, x0
  41f730:	b.ne	41f6fc <ferror@plt+0x1be5c>  // b.any
  41f734:	add	x19, x19, x22
  41f738:	mov	w2, #0x5                   	// #5
  41f73c:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41f740:	mov	x0, #0x0                   	// #0
  41f744:	add	x1, x1, #0x910
  41f748:	bl	403700 <dcgettext@plt>
  41f74c:	ldr	x20, [sp, #168]
  41f750:	mov	x3, x21
  41f754:	mov	x2, x22
  41f758:	mov	x1, x20
  41f75c:	bl	4037a0 <printf@plt>
  41f760:	cmp	x20, x19
  41f764:	b.ne	4206ec <ferror@plt+0x1ce4c>  // b.any
  41f768:	ldr	x26, [sp, #288]
  41f76c:	adrp	x19, 448000 <warn@@Base+0x69e8>
  41f770:	add	x19, x19, #0xab0
  41f774:	stp	x24, x28, [sp, #168]
  41f778:	mov	x28, x27
  41f77c:	mov	x27, x23
  41f780:	mov	x20, #0x0                   	// #0
  41f784:	mov	x22, #0x0                   	// #0
  41f788:	mov	x21, #0x0                   	// #0
  41f78c:	mov	w25, #0x3                   	// #3
  41f790:	mov	x0, x27
  41f794:	mov	w3, #0x1                   	// #1
  41f798:	mov	w1, #0x0                   	// #0
  41f79c:	mov	w4, #0x0                   	// #0
  41f7a0:	mov	x23, #0x0                   	// #0
  41f7a4:	nop
  41f7a8:	cmp	x28, x0
  41f7ac:	b.ls	41fd60 <ferror@plt+0x1c4c0>  // b.plast
  41f7b0:	ldrb	w2, [x0], #1
  41f7b4:	add	w4, w4, #0x1
  41f7b8:	cmp	w1, #0x3f
  41f7bc:	b.hi	41fcd8 <ferror@plt+0x1c438>  // b.pmore
  41f7c0:	and	x5, x2, #0x7f
  41f7c4:	lsl	x7, x5, x1
  41f7c8:	orr	x23, x23, x7
  41f7cc:	lsr	x7, x23, x1
  41f7d0:	cmp	x5, x7
  41f7d4:	csel	w3, w3, w25, eq  // eq = none
  41f7d8:	add	w1, w1, #0x7
  41f7dc:	tbnz	w2, #7, 41f7a8 <ferror@plt+0x1bf08>
  41f7e0:	and	w3, w3, #0xfffffffe
  41f7e4:	add	x27, x27, w4, uxtw
  41f7e8:	tbnz	w3, #1, 41f940 <ferror@plt+0x1c0a0>
  41f7ec:	cbz	x23, 41f958 <ferror@plt+0x1c0b8>
  41f7f0:	cmp	x22, x20
  41f7f4:	b.eq	41fd84 <ferror@plt+0x1c4e4>  // b.none
  41f7f8:	cmp	x22, x20
  41f7fc:	b.cs	4206c8 <ferror@plt+0x1ce28>  // b.hs, b.nlast
  41f800:	add	x24, x21, x22, lsl #4
  41f804:	mov	x0, x21
  41f808:	cmp	x21, x24
  41f80c:	b.cc	41f820 <ferror@plt+0x1bf80>  // b.lo, b.ul, b.last
  41f810:	b	41f854 <ferror@plt+0x1bfb4>
  41f814:	add	x0, x0, #0x10
  41f818:	cmp	x0, x24
  41f81c:	b.cs	41f854 <ferror@plt+0x1bfb4>  // b.hs, b.nlast
  41f820:	ldr	x1, [x0]
  41f824:	cmp	x1, x23
  41f828:	b.ne	41f814 <ferror@plt+0x1bf74>  // b.any
  41f82c:	mov	w2, #0x5                   	// #5
  41f830:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41f834:	mov	x0, #0x0                   	// #0
  41f838:	add	x1, x1, #0x9c0
  41f83c:	bl	403700 <dcgettext@plt>
  41f840:	ldr	x3, [sp, #168]
  41f844:	mov	x1, x23
  41f848:	ldr	x2, [x26, #32]
  41f84c:	sub	x2, x3, x2
  41f850:	bl	441618 <warn@@Base>
  41f854:	add	x22, x22, #0x1
  41f858:	mov	x0, x27
  41f85c:	mov	w4, #0x0                   	// #0
  41f860:	stp	x23, x27, [x24]
  41f864:	b	41f874 <ferror@plt+0x1bfd4>
  41f868:	ldrsb	w1, [x0], #1
  41f86c:	add	w4, w4, #0x1
  41f870:	tbz	w1, #31, 41f87c <ferror@plt+0x1bfdc>
  41f874:	cmp	x28, x0
  41f878:	b.hi	41f868 <ferror@plt+0x1bfc8>  // b.pmore
  41f87c:	add	x27, x27, w4, uxtw
  41f880:	mov	x3, x27
  41f884:	mov	w0, #0x1                   	// #1
  41f888:	mov	w1, #0x0                   	// #0
  41f88c:	mov	w4, #0x0                   	// #0
  41f890:	mov	x24, #0x0                   	// #0
  41f894:	nop
  41f898:	cmp	x28, x3
  41f89c:	b.ls	41fd0c <ferror@plt+0x1c46c>  // b.plast
  41f8a0:	ldrb	w2, [x3], #1
  41f8a4:	add	w4, w4, #0x1
  41f8a8:	cmp	w1, #0x3f
  41f8ac:	b.hi	41fcc8 <ferror@plt+0x1c428>  // b.pmore
  41f8b0:	and	x5, x2, #0x7f
  41f8b4:	lsl	x8, x5, x1
  41f8b8:	orr	x24, x24, x8
  41f8bc:	lsr	x8, x24, x1
  41f8c0:	cmp	x5, x8
  41f8c4:	csel	w0, w0, w25, eq  // eq = none
  41f8c8:	add	w1, w1, #0x7
  41f8cc:	tbnz	w2, #7, 41f898 <ferror@plt+0x1bff8>
  41f8d0:	and	w0, w0, #0xfffffffe
  41f8d4:	add	x27, x27, w4, uxtw
  41f8d8:	tbnz	w0, #1, 41fd48 <ferror@plt+0x1c4a8>
  41f8dc:	mov	x3, x27
  41f8e0:	mov	w0, #0x1                   	// #1
  41f8e4:	mov	w1, #0x0                   	// #0
  41f8e8:	mov	w4, #0x0                   	// #0
  41f8ec:	mov	x23, #0x0                   	// #0
  41f8f0:	cmp	x28, x3
  41f8f4:	b.ls	41fce8 <ferror@plt+0x1c448>  // b.plast
  41f8f8:	ldrb	w2, [x3], #1
  41f8fc:	add	w4, w4, #0x1
  41f900:	cmp	w1, #0x3f
  41f904:	b.hi	41fcb8 <ferror@plt+0x1c418>  // b.pmore
  41f908:	and	x5, x2, #0x7f
  41f90c:	lsl	x8, x5, x1
  41f910:	orr	x23, x23, x8
  41f914:	lsr	x8, x23, x1
  41f918:	cmp	x5, x8
  41f91c:	csel	w0, w0, w25, eq  // eq = none
  41f920:	add	w1, w1, #0x7
  41f924:	tbnz	w2, #7, 41f8f0 <ferror@plt+0x1c050>
  41f928:	and	w0, w0, #0xfffffffe
  41f92c:	add	x27, x27, w4, uxtw
  41f930:	tbnz	w0, #1, 41fd30 <ferror@plt+0x1c490>
  41f934:	orr	x23, x23, x24
  41f938:	cbnz	x23, 41f880 <ferror@plt+0x1bfe0>
  41f93c:	b	41f790 <ferror@plt+0x1bef0>
  41f940:	mov	x1, x19
  41f944:	mov	w2, #0x5                   	// #5
  41f948:	mov	x0, #0x0                   	// #0
  41f94c:	bl	403700 <dcgettext@plt>
  41f950:	bl	441040 <error@@Base>
  41f954:	cbnz	x23, 41f7f0 <ferror@plt+0x1bf50>
  41f958:	adrp	x1, 449000 <warn@@Base+0x79e8>
  41f95c:	add	x1, x1, #0xc88
  41f960:	mov	w2, #0x5                   	// #5
  41f964:	mov	x27, x28
  41f968:	mov	x0, #0x0                   	// #0
  41f96c:	str	x21, [sp, #184]
  41f970:	ldp	x24, x28, [sp, #168]
  41f974:	bl	403700 <dcgettext@plt>
  41f978:	bl	4037a0 <printf@plt>
  41f97c:	ldr	w0, [sp, #260]
  41f980:	cbz	w0, 41ffdc <ferror@plt+0x1c73c>
  41f984:	ldr	x0, [sp, #184]
  41f988:	str	xzr, [sp, #208]
  41f98c:	ldr	w1, [sp, #256]
  41f990:	str	x1, [sp, #176]
  41f994:	add	x22, x0, x22, lsl #4
  41f998:	adrp	x0, 44c000 <warn@@Base+0xa9e8>
  41f99c:	add	x0, x0, #0xa08
  41f9a0:	str	wzr, [sp, #216]
  41f9a4:	str	x0, [sp, #296]
  41f9a8:	ldr	x0, [sp, #176]
  41f9ac:	ldr	w20, [sp, #216]
  41f9b0:	ldr	x1, [sp, #272]
  41f9b4:	add	x21, x20, x0
  41f9b8:	ldr	w19, [sp, #208]
  41f9bc:	add	x0, x1, x20
  41f9c0:	add	x1, x1, x21
  41f9c4:	cmp	x28, x1
  41f9c8:	b.hi	420074 <ferror@plt+0x1c7d4>  // b.pmore
  41f9cc:	cmp	x0, x28
  41f9d0:	mov	x3, #0x0                   	// #0
  41f9d4:	b.cs	41f9e8 <ferror@plt+0x1c148>  // b.hs, b.nlast
  41f9d8:	sub	x1, x28, x0
  41f9dc:	sub	w2, w1, #0x1
  41f9e0:	cmp	w2, #0x7
  41f9e4:	b.ls	420078 <ferror@plt+0x1c7d8>  // b.plast
  41f9e8:	ldr	x0, [sp, #280]
  41f9ec:	add	x21, x0, x21
  41f9f0:	add	x0, x0, x20
  41f9f4:	cmp	x28, x21
  41f9f8:	b.hi	420050 <ferror@plt+0x1c7b0>  // b.pmore
  41f9fc:	str	x27, [sp, #200]
  41fa00:	cmp	x0, x28
  41fa04:	b.cs	41fa18 <ferror@plt+0x1c178>  // b.hs, b.nlast
  41fa08:	sub	x1, x28, x0
  41fa0c:	sub	w2, w1, #0x1
  41fa10:	cmp	w2, #0x7
  41fa14:	b.ls	420054 <ferror@plt+0x1c7b4>  // b.plast
  41fa18:	ldp	x20, x1, [sp, #200]
  41fa1c:	mov	w21, #0xfffffffe            	// #-2
  41fa20:	ldr	x0, [sp, #264]
  41fa24:	mov	w26, #0x3                   	// #3
  41fa28:	ldr	w2, [x0, x1, lsl #2]
  41fa2c:	mov	x0, #0xffffffffffffffff    	// #-1
  41fa30:	str	w2, [sp, #168]
  41fa34:	str	x0, [sp, #192]
  41fa38:	mov	x0, x3
  41fa3c:	bl	410028 <ferror@plt+0xc788>
  41fa40:	mov	x3, x0
  41fa44:	ldr	w2, [sp, #168]
  41fa48:	mov	w1, w19
  41fa4c:	ldr	x0, [sp, #296]
  41fa50:	bl	4037a0 <printf@plt>
  41fa54:	nop
  41fa58:	adrp	x0, 448000 <warn@@Base+0x69e8>
  41fa5c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41fa60:	add	x8, x0, #0xab0
  41fa64:	add	x7, x1, #0xa98
  41fa68:	mov	x2, x20
  41fa6c:	mov	x19, #0x0                   	// #0
  41fa70:	mov	w3, #0x1                   	// #1
  41fa74:	mov	w0, #0x0                   	// #0
  41fa78:	mov	w25, #0x0                   	// #0
  41fa7c:	nop
  41fa80:	cmp	x2, x28
  41fa84:	b.cs	41fee4 <ferror@plt+0x1c644>  // b.hs, b.nlast
  41fa88:	ldrb	w1, [x2], #1
  41fa8c:	add	w25, w25, #0x1
  41fa90:	cmp	w0, #0x3f
  41fa94:	b.hi	41fe14 <ferror@plt+0x1c574>  // b.pmore
  41fa98:	and	x4, x1, #0x7f
  41fa9c:	lsl	x5, x4, x0
  41faa0:	orr	x19, x19, x5
  41faa4:	lsr	x5, x19, x0
  41faa8:	cmp	x4, x5
  41faac:	csel	w3, w3, w26, eq  // eq = none
  41fab0:	add	w0, w0, #0x7
  41fab4:	tbnz	w1, #7, 41fa80 <ferror@plt+0x1c1e0>
  41fab8:	and	w3, w3, #0xfffffffe
  41fabc:	tbnz	w3, #1, 41ff6c <ferror@plt+0x1c6cc>
  41fac0:	cmn	w21, #0x1
  41fac4:	b.eq	41ff14 <ferror@plt+0x1c674>  // b.none
  41fac8:	cbz	x19, 41ff9c <ferror@plt+0x1c6fc>
  41facc:	cmp	w21, #0x0
  41fad0:	b.lt	41fb00 <ferror@plt+0x1c260>  // b.tstop
  41fad4:	ldr	x0, [sp, #192]
  41fad8:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41fadc:	adrp	x2, 446000 <warn@@Base+0x49e8>
  41fae0:	add	x1, x1, #0x700
  41fae4:	ccmp	x0, #0x0, #0x0, eq  // eq = none
  41fae8:	add	x2, x2, #0xd40
  41faec:	csel	x1, x2, x1, eq  // eq = none
  41faf0:	adrp	x0, 44c000 <warn@@Base+0xa9e8>
  41faf4:	mov	x2, x19
  41faf8:	add	x0, x0, #0xa18
  41fafc:	bl	4037a0 <printf@plt>
  41fb00:	ldr	x0, [sp, #184]
  41fb04:	cmp	x0, x22
  41fb08:	b.cc	41fb1c <ferror@plt+0x1c27c>  // b.lo, b.ul, b.last
  41fb0c:	b	41ff74 <ferror@plt+0x1c6d4>
  41fb10:	add	x0, x0, #0x10
  41fb14:	cmp	x0, x22
  41fb18:	b.cs	41ff74 <ferror@plt+0x1c6d4>  // b.hs, b.nlast
  41fb1c:	ldr	x1, [x0]
  41fb20:	cmp	x1, x19
  41fb24:	b.ne	41fb10 <ferror@plt+0x1c270>  // b.any
  41fb28:	cmp	x0, x22
  41fb2c:	b.cs	41ff74 <ferror@plt+0x1c6d4>  // b.hs, b.nlast
  41fb30:	ldr	x8, [x0, #8]
  41fb34:	mov	x3, #0x0                   	// #0
  41fb38:	mov	w5, #0x1                   	// #1
  41fb3c:	mov	w1, #0x0                   	// #0
  41fb40:	mov	x0, x8
  41fb44:	mov	w19, #0x0                   	// #0
  41fb48:	cmp	x27, x0
  41fb4c:	b.ls	41ff24 <ferror@plt+0x1c684>  // b.plast
  41fb50:	ldrb	w2, [x0], #1
  41fb54:	add	w19, w19, #0x1
  41fb58:	cmp	w1, #0x3f
  41fb5c:	b.hi	41fe7c <ferror@plt+0x1c5dc>  // b.pmore
  41fb60:	and	x4, x2, #0x7f
  41fb64:	lsl	x6, x4, x1
  41fb68:	orr	x3, x3, x6
  41fb6c:	lsr	x6, x3, x1
  41fb70:	cmp	x4, x6
  41fb74:	csel	w5, w5, w26, eq  // eq = none
  41fb78:	add	w1, w1, #0x7
  41fb7c:	tbnz	w2, #7, 41fb48 <ferror@plt+0x1c2a8>
  41fb80:	and	w5, w5, #0xfffffffe
  41fb84:	add	x19, x8, w19, uxtw
  41fb88:	tbnz	w5, #1, 41fda8 <ferror@plt+0x1c508>
  41fb8c:	tbz	w21, #31, 41fdcc <ferror@plt+0x1c52c>
  41fb90:	ldr	x23, [sp, #176]
  41fb94:	add	x20, x20, w25, uxtw
  41fb98:	str	x22, [sp, #168]
  41fb9c:	nop
  41fba0:	mov	x5, x19
  41fba4:	mov	x22, #0x0                   	// #0
  41fba8:	mov	w0, #0x1                   	// #1
  41fbac:	mov	w2, #0x0                   	// #0
  41fbb0:	mov	w1, #0x0                   	// #0
  41fbb4:	nop
  41fbb8:	cmp	x27, x5
  41fbbc:	b.ls	41fe58 <ferror@plt+0x1c5b8>  // b.plast
  41fbc0:	ldrb	w3, [x5], #1
  41fbc4:	add	w1, w1, #0x1
  41fbc8:	cmp	w2, #0x3f
  41fbcc:	b.hi	41fe04 <ferror@plt+0x1c564>  // b.pmore
  41fbd0:	and	x4, x3, #0x7f
  41fbd4:	lsl	x6, x4, x2
  41fbd8:	orr	x22, x22, x6
  41fbdc:	lsr	x6, x22, x2
  41fbe0:	cmp	x4, x6
  41fbe4:	csel	w0, w0, w26, eq  // eq = none
  41fbe8:	add	w2, w2, #0x7
  41fbec:	tbnz	w3, #7, 41fbb8 <ferror@plt+0x1c318>
  41fbf0:	and	w0, w0, #0xfffffffe
  41fbf4:	add	x19, x19, w1, uxtw
  41fbf8:	tbnz	w0, #1, 41fec8 <ferror@plt+0x1c628>
  41fbfc:	mov	x4, x19
  41fc00:	mov	x25, #0x0                   	// #0
  41fc04:	mov	w1, #0x1                   	// #1
  41fc08:	mov	w0, #0x0                   	// #0
  41fc0c:	mov	w5, #0x0                   	// #0
  41fc10:	cmp	x27, x4
  41fc14:	b.ls	41fe24 <ferror@plt+0x1c584>  // b.plast
  41fc18:	ldrb	w2, [x4], #1
  41fc1c:	add	w5, w5, #0x1
  41fc20:	cmp	w0, #0x3f
  41fc24:	b.hi	41fdf4 <ferror@plt+0x1c554>  // b.pmore
  41fc28:	and	x3, x2, #0x7f
  41fc2c:	lsl	x6, x3, x0
  41fc30:	orr	x25, x25, x6
  41fc34:	lsr	x6, x25, x0
  41fc38:	cmp	x3, x6
  41fc3c:	csel	w1, w1, w26, eq  // eq = none
  41fc40:	add	w0, w0, #0x7
  41fc44:	tbnz	w2, #7, 41fc10 <ferror@plt+0x1c370>
  41fc48:	and	w1, w1, #0xfffffffe
  41fc4c:	add	x19, x19, w5, uxtw
  41fc50:	tbnz	w1, #1, 41feac <ferror@plt+0x1c60c>
  41fc54:	orr	x0, x25, x22
  41fc58:	cbz	x0, 41fe4c <ferror@plt+0x1c5ac>
  41fc5c:	tbz	w21, #31, 41fe8c <ferror@plt+0x1c5ec>
  41fc60:	lsr	w3, w21, #31
  41fc64:	mov	w0, #0xffffffff            	// #-1
  41fc68:	mov	w2, #0x3d                  	// #61
  41fc6c:	mov	w1, #0x5                   	// #5
  41fc70:	str	x23, [sp]
  41fc74:	mov	x4, x20
  41fc78:	str	w1, [sp, #8]
  41fc7c:	mov	x5, x28
  41fc80:	str	xzr, [sp, #16]
  41fc84:	mov	x1, x25
  41fc88:	str	w3, [sp, #24]
  41fc8c:	mov	x7, #0x0                   	// #0
  41fc90:	stp	xzr, xzr, [sp, #32]
  41fc94:	mov	x3, x24
  41fc98:	mov	x6, #0x0                   	// #0
  41fc9c:	strb	w2, [sp, #48]
  41fca0:	mov	x2, #0x0                   	// #0
  41fca4:	str	w0, [sp, #56]
  41fca8:	mov	x0, #0x0                   	// #0
  41fcac:	bl	416af0 <ferror@plt+0x13250>
  41fcb0:	mov	x20, x0
  41fcb4:	b	41fba0 <ferror@plt+0x1c300>
  41fcb8:	tst	x2, #0x7f
  41fcbc:	csel	w0, w0, w25, eq  // eq = none
  41fcc0:	tbnz	w2, #7, 41f8f0 <ferror@plt+0x1c050>
  41fcc4:	b	41f928 <ferror@plt+0x1c088>
  41fcc8:	tst	x2, #0x7f
  41fccc:	csel	w0, w0, w25, eq  // eq = none
  41fcd0:	tbnz	w2, #7, 41f898 <ferror@plt+0x1bff8>
  41fcd4:	b	41f8d0 <ferror@plt+0x1c030>
  41fcd8:	tst	x2, #0x7f
  41fcdc:	csel	w3, w3, w25, eq  // eq = none
  41fce0:	tbnz	w2, #7, 41f7a8 <ferror@plt+0x1bf08>
  41fce4:	b	41f7e0 <ferror@plt+0x1bf40>
  41fce8:	add	x27, x27, w4, uxtw
  41fcec:	tbz	w0, #0, 41f930 <ferror@plt+0x1c090>
  41fcf0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41fcf4:	add	x1, x1, #0xa98
  41fcf8:	mov	w2, #0x5                   	// #5
  41fcfc:	mov	x0, #0x0                   	// #0
  41fd00:	bl	403700 <dcgettext@plt>
  41fd04:	bl	441040 <error@@Base>
  41fd08:	b	41f934 <ferror@plt+0x1c094>
  41fd0c:	add	x27, x27, w4, uxtw
  41fd10:	tbz	w0, #0, 41f8d8 <ferror@plt+0x1c038>
  41fd14:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41fd18:	add	x1, x1, #0xa98
  41fd1c:	mov	w2, #0x5                   	// #5
  41fd20:	mov	x0, #0x0                   	// #0
  41fd24:	bl	403700 <dcgettext@plt>
  41fd28:	bl	441040 <error@@Base>
  41fd2c:	b	41f8dc <ferror@plt+0x1c03c>
  41fd30:	mov	x1, x19
  41fd34:	mov	w2, #0x5                   	// #5
  41fd38:	mov	x0, #0x0                   	// #0
  41fd3c:	bl	403700 <dcgettext@plt>
  41fd40:	bl	441040 <error@@Base>
  41fd44:	b	41f934 <ferror@plt+0x1c094>
  41fd48:	mov	x1, x19
  41fd4c:	mov	w2, #0x5                   	// #5
  41fd50:	mov	x0, #0x0                   	// #0
  41fd54:	bl	403700 <dcgettext@plt>
  41fd58:	bl	441040 <error@@Base>
  41fd5c:	b	41f8dc <ferror@plt+0x1c03c>
  41fd60:	add	x27, x27, w4, uxtw
  41fd64:	tbz	w3, #0, 41f7e8 <ferror@plt+0x1bf48>
  41fd68:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41fd6c:	add	x1, x1, #0xa98
  41fd70:	mov	w2, #0x5                   	// #5
  41fd74:	mov	x0, #0x0                   	// #0
  41fd78:	bl	403700 <dcgettext@plt>
  41fd7c:	bl	441040 <error@@Base>
  41fd80:	b	41f7ec <ferror@plt+0x1bf4c>
  41fd84:	lsl	x20, x22, #1
  41fd88:	mov	x1, #0x100                 	// #256
  41fd8c:	cmp	x20, x1
  41fd90:	mov	x0, x21
  41fd94:	csel	x20, x20, x1, cs  // cs = hs, nlast
  41fd98:	lsl	x1, x20, #4
  41fd9c:	bl	4031f0 <xrealloc@plt>
  41fda0:	mov	x21, x0
  41fda4:	b	41f7f8 <ferror@plt+0x1bf58>
  41fda8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41fdac:	add	x1, x1, #0xab0
  41fdb0:	str	x3, [sp, #168]
  41fdb4:	mov	w2, #0x5                   	// #5
  41fdb8:	mov	x0, #0x0                   	// #0
  41fdbc:	bl	403700 <dcgettext@plt>
  41fdc0:	bl	441040 <error@@Base>
  41fdc4:	ldr	x3, [sp, #168]
  41fdc8:	tbnz	w21, #31, 41fb90 <ferror@plt+0x1c2f0>
  41fdcc:	mov	w0, w3
  41fdd0:	str	x3, [sp, #168]
  41fdd4:	bl	443118 <warn@@Base+0x1b00>
  41fdd8:	mov	x1, x0
  41fddc:	ldr	x3, [sp, #168]
  41fde0:	cbz	x0, 41fff8 <ferror@plt+0x1c758>
  41fde4:	adrp	x0, 446000 <warn@@Base+0x49e8>
  41fde8:	add	x0, x0, #0xbb8
  41fdec:	bl	4037a0 <printf@plt>
  41fdf0:	b	41fb90 <ferror@plt+0x1c2f0>
  41fdf4:	tst	x2, #0x7f
  41fdf8:	csel	w1, w1, w26, eq  // eq = none
  41fdfc:	tbnz	w2, #7, 41fc10 <ferror@plt+0x1c370>
  41fe00:	b	41fc48 <ferror@plt+0x1c3a8>
  41fe04:	tst	x3, #0x7f
  41fe08:	csel	w0, w0, w26, eq  // eq = none
  41fe0c:	tbnz	w3, #7, 41fbb8 <ferror@plt+0x1c318>
  41fe10:	b	41fbf0 <ferror@plt+0x1c350>
  41fe14:	tst	x1, #0x7f
  41fe18:	csel	w3, w3, w26, eq  // eq = none
  41fe1c:	tbnz	w1, #7, 41fa80 <ferror@plt+0x1c1e0>
  41fe20:	b	41fab8 <ferror@plt+0x1c218>
  41fe24:	add	x19, x19, w5, uxtw
  41fe28:	tbz	w1, #0, 41fc50 <ferror@plt+0x1c3b0>
  41fe2c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41fe30:	add	x1, x1, #0xa98
  41fe34:	mov	w2, #0x5                   	// #5
  41fe38:	mov	x0, #0x0                   	// #0
  41fe3c:	bl	403700 <dcgettext@plt>
  41fe40:	bl	441040 <error@@Base>
  41fe44:	orr	x0, x25, x22
  41fe48:	cbnz	x0, 41fc5c <ferror@plt+0x1c3bc>
  41fe4c:	add	w21, w21, #0x1
  41fe50:	ldr	x22, [sp, #168]
  41fe54:	b	41fa58 <ferror@plt+0x1c1b8>
  41fe58:	add	x19, x19, w1, uxtw
  41fe5c:	tbz	w0, #0, 41fbf8 <ferror@plt+0x1c358>
  41fe60:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41fe64:	add	x1, x1, #0xa98
  41fe68:	mov	w2, #0x5                   	// #5
  41fe6c:	mov	x0, #0x0                   	// #0
  41fe70:	bl	403700 <dcgettext@plt>
  41fe74:	bl	441040 <error@@Base>
  41fe78:	b	41fbfc <ferror@plt+0x1c35c>
  41fe7c:	tst	x2, #0x7f
  41fe80:	csel	w5, w5, w26, eq  // eq = none
  41fe84:	tbnz	w2, #7, 41fb48 <ferror@plt+0x1c2a8>
  41fe88:	b	41fb80 <ferror@plt+0x1c2e0>
  41fe8c:	mov	w0, w22
  41fe90:	bl	445140 <warn@@Base+0x3b28>
  41fe94:	mov	x1, x0
  41fe98:	cbz	x0, 41ff3c <ferror@plt+0x1c69c>
  41fe9c:	adrp	x0, 446000 <warn@@Base+0x49e8>
  41fea0:	add	x0, x0, #0xbb8
  41fea4:	bl	4037a0 <printf@plt>
  41fea8:	b	41fc60 <ferror@plt+0x1c3c0>
  41feac:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41feb0:	add	x1, x1, #0xab0
  41feb4:	mov	w2, #0x5                   	// #5
  41feb8:	mov	x0, #0x0                   	// #0
  41febc:	bl	403700 <dcgettext@plt>
  41fec0:	bl	441040 <error@@Base>
  41fec4:	b	41fc54 <ferror@plt+0x1c3b4>
  41fec8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41fecc:	add	x1, x1, #0xab0
  41fed0:	mov	w2, #0x5                   	// #5
  41fed4:	mov	x0, #0x0                   	// #0
  41fed8:	bl	403700 <dcgettext@plt>
  41fedc:	bl	441040 <error@@Base>
  41fee0:	b	41fbfc <ferror@plt+0x1c35c>
  41fee4:	mov	x1, x7
  41fee8:	tbz	w3, #0, 41fabc <ferror@plt+0x1c21c>
  41feec:	mov	w2, #0x5                   	// #5
  41fef0:	mov	x0, #0x0                   	// #0
  41fef4:	bl	403700 <dcgettext@plt>
  41fef8:	bl	441040 <error@@Base>
  41fefc:	adrp	x0, 448000 <warn@@Base+0x69e8>
  41ff00:	cmn	w21, #0x1
  41ff04:	add	x7, x0, #0xa98
  41ff08:	adrp	x0, 448000 <warn@@Base+0x69e8>
  41ff0c:	add	x8, x0, #0xab0
  41ff10:	b.ne	41fac8 <ferror@plt+0x1c228>  // b.any
  41ff14:	mov	w21, #0x0                   	// #0
  41ff18:	str	x19, [sp, #192]
  41ff1c:	ldr	x20, [sp, #200]
  41ff20:	b	41fa68 <ferror@plt+0x1c1c8>
  41ff24:	add	x19, x8, w19, uxtw
  41ff28:	tbz	w5, #0, 41fb88 <ferror@plt+0x1c2e8>
  41ff2c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  41ff30:	add	x1, x1, #0xa98
  41ff34:	str	x3, [sp, #168]
  41ff38:	b	41fdb4 <ferror@plt+0x1c514>
  41ff3c:	mov	w2, #0x5                   	// #5
  41ff40:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41ff44:	add	x1, x1, #0xa68
  41ff48:	bl	403700 <dcgettext@plt>
  41ff4c:	mov	x3, x22
  41ff50:	mov	x2, x0
  41ff54:	ldr	x22, [sp, #232]
  41ff58:	mov	x1, #0x64                  	// #100
  41ff5c:	mov	x0, x22
  41ff60:	bl	403160 <snprintf@plt>
  41ff64:	mov	x1, x22
  41ff68:	b	41fe9c <ferror@plt+0x1c5fc>
  41ff6c:	mov	x1, x8
  41ff70:	b	41feec <ferror@plt+0x1c64c>
  41ff74:	mov	w2, #0x5                   	// #5
  41ff78:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  41ff7c:	mov	x0, #0x0                   	// #0
  41ff80:	add	x1, x1, #0xa20
  41ff84:	bl	403700 <dcgettext@plt>
  41ff88:	ldr	x1, [sp, #288]
  41ff8c:	ldr	x2, [x1, #32]
  41ff90:	mov	x1, x19
  41ff94:	sub	x2, x24, x2
  41ff98:	bl	441618 <warn@@Base>
  41ff9c:	cmp	w21, #0x0
  41ffa0:	b.le	42009c <ferror@plt+0x1c7fc>
  41ffa4:	ldr	x0, [sp, #240]
  41ffa8:	ldr	w2, [sp, #216]
  41ffac:	ldr	w3, [sp, #256]
  41ffb0:	ldr	x1, [x0]
  41ffb4:	add	w2, w2, w3
  41ffb8:	ldr	x0, [sp, #208]
  41ffbc:	str	w2, [sp, #216]
  41ffc0:	add	x19, x0, #0x1
  41ffc4:	mov	w0, #0xa                   	// #10
  41ffc8:	str	x19, [sp, #208]
  41ffcc:	bl	4030b0 <putc@plt>
  41ffd0:	ldr	w0, [sp, #260]
  41ffd4:	cmp	w0, w19
  41ffd8:	b.hi	41f9a8 <ferror@plt+0x1c108>  // b.pmore
  41ffdc:	ldr	x0, [sp, #184]
  41ffe0:	bl	403510 <free@plt>
  41ffe4:	ldr	x0, [sp, #312]
  41ffe8:	cmp	x0, x28
  41ffec:	b.ls	420678 <ferror@plt+0x1cdd8>  // b.plast
  41fff0:	mov	x24, x28
  41fff4:	b	41ef28 <ferror@plt+0x1b688>
  41fff8:	str	x3, [sp, #304]
  41fffc:	mov	x1, #0xffffffffffffbf80    	// #-16512
  420000:	add	x2, x3, x1
  420004:	mov	x1, #0xbf7f                	// #49023
  420008:	cmp	x2, x1
  42000c:	b.hi	42008c <ferror@plt+0x1c7ec>  // b.pmore
  420010:	adrp	x1, 449000 <warn@@Base+0x79e8>
  420014:	add	x1, x1, #0x140
  420018:	mov	w2, #0x5                   	// #5
  42001c:	ldr	x3, [sp, #248]
  420020:	add	x5, x3, #0x5a0
  420024:	str	x5, [sp, #168]
  420028:	bl	403700 <dcgettext@plt>
  42002c:	mov	x2, x0
  420030:	ldr	x5, [sp, #168]
  420034:	mov	x1, #0x64                  	// #100
  420038:	ldr	x3, [sp, #304]
  42003c:	mov	x0, x5
  420040:	bl	403160 <snprintf@plt>
  420044:	ldr	x5, [sp, #168]
  420048:	mov	x1, x5
  42004c:	b	41fde4 <ferror@plt+0x1c544>
  420050:	ldr	w1, [sp, #256]
  420054:	ldr	x2, [sp, #224]
  420058:	str	x3, [sp, #168]
  42005c:	ldr	x2, [x2]
  420060:	blr	x2
  420064:	add	x0, x27, x0
  420068:	str	x0, [sp, #200]
  42006c:	ldr	x3, [sp, #168]
  420070:	b	41fa18 <ferror@plt+0x1c178>
  420074:	ldr	w1, [sp, #256]
  420078:	ldr	x2, [sp, #224]
  42007c:	ldr	x2, [x2]
  420080:	blr	x2
  420084:	mov	x3, x0
  420088:	b	41f9e8 <ferror@plt+0x1c148>
  42008c:	adrp	x1, 449000 <warn@@Base+0x79e8>
  420090:	mov	w2, #0x5                   	// #5
  420094:	add	x1, x1, #0x158
  420098:	b	42001c <ferror@plt+0x1c77c>
  42009c:	mov	w2, #0x5                   	// #5
  4200a0:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  4200a4:	mov	x0, #0x0                   	// #0
  4200a8:	add	x1, x1, #0xa80
  4200ac:	bl	403700 <dcgettext@plt>
  4200b0:	ldr	x1, [sp, #208]
  4200b4:	add	x19, x1, #0x1
  4200b8:	str	x19, [sp, #208]
  4200bc:	bl	4037a0 <printf@plt>
  4200c0:	ldr	w0, [sp, #216]
  4200c4:	ldr	w1, [sp, #256]
  4200c8:	add	w0, w0, w1
  4200cc:	str	w0, [sp, #216]
  4200d0:	ldr	x0, [sp, #240]
  4200d4:	ldr	x1, [x0]
  4200d8:	mov	w0, #0xa                   	// #10
  4200dc:	b	41ffcc <ferror@plt+0x1c72c>
  4200e0:	ldr	x0, [sp, #224]
  4200e4:	mov	w1, #0x4                   	// #4
  4200e8:	ldr	x2, [x0]
  4200ec:	mov	x0, x21
  4200f0:	add	x21, x19, #0x1c
  4200f4:	blr	x2
  4200f8:	and	x1, x0, #0xffffffff
  4200fc:	str	x1, [sp, #168]
  420100:	ubfiz	x1, x0, #2, #32
  420104:	str	x1, [sp, #200]
  420108:	cmp	x28, x21
  42010c:	ldr	w1, [sp, #256]
  420110:	str	w0, [sp, #260]
  420114:	mul	w0, w1, w0
  420118:	str	x0, [sp, #208]
  42011c:	b.hi	4201e8 <ferror@plt+0x1c948>  // b.pmore
  420120:	sub	x1, x28, x22
  420124:	sub	w0, w1, #0x1
  420128:	cmp	w0, #0x7
  42012c:	b.hi	41f208 <ferror@plt+0x1b968>  // b.pmore
  420130:	ldr	x0, [sp, #224]
  420134:	add	x19, x19, #0x20
  420138:	ldr	x2, [x0]
  42013c:	mov	x0, x22
  420140:	blr	x2
  420144:	mov	x27, x0
  420148:	cmp	x19, x28
  42014c:	mov	w0, w0
  420150:	b.cc	42022c <ferror@plt+0x1c98c>  // b.lo, b.ul, b.last
  420154:	and	x0, x27, #0xffffffff
  420158:	str	x0, [sp, #192]
  42015c:	b	41f218 <ferror@plt+0x1b978>
  420160:	mov	w1, #0x4                   	// #4
  420164:	ldr	x0, [sp, #224]
  420168:	add	x22, x19, #0x18
  42016c:	ldr	x2, [x0]
  420170:	mov	x0, x20
  420174:	blr	x2
  420178:	and	x1, x0, #0xffffffff
  42017c:	mov	w20, w0
  420180:	ubfiz	x0, x0, #2, #32
  420184:	str	x1, [sp, #176]
  420188:	cmp	x22, x28
  42018c:	str	x0, [sp, #264]
  420190:	b.cc	4200e0 <ferror@plt+0x1c840>  // b.lo, b.ul, b.last
  420194:	cmp	x28, x21
  420198:	b.ls	41f1f0 <ferror@plt+0x1b950>  // b.plast
  42019c:	sub	x1, x28, x21
  4201a0:	sub	w0, w1, #0x1
  4201a4:	cmp	w0, #0x7
  4201a8:	b.hi	41f1f0 <ferror@plt+0x1b950>  // b.pmore
  4201ac:	ldr	x0, [sp, #224]
  4201b0:	ldr	x2, [x0]
  4201b4:	mov	x0, x21
  4201b8:	add	x21, x19, #0x1c
  4201bc:	blr	x2
  4201c0:	and	x1, x0, #0xffffffff
  4201c4:	str	x1, [sp, #168]
  4201c8:	ubfiz	x1, x0, #2, #32
  4201cc:	str	x1, [sp, #200]
  4201d0:	cmp	x28, x21
  4201d4:	ldr	w1, [sp, #256]
  4201d8:	str	w0, [sp, #260]
  4201dc:	mul	w0, w1, w0
  4201e0:	str	x0, [sp, #208]
  4201e4:	b.ls	41f208 <ferror@plt+0x1b968>  // b.plast
  4201e8:	ldr	x0, [sp, #224]
  4201ec:	add	x19, x19, #0x20
  4201f0:	mov	w1, #0x4                   	// #4
  4201f4:	ldr	x2, [x0]
  4201f8:	mov	x0, x22
  4201fc:	blr	x2
  420200:	mov	x27, x0
  420204:	cmp	x19, x28
  420208:	mov	w0, w0
  42020c:	b.cc	42022c <ferror@plt+0x1c98c>  // b.lo, b.ul, b.last
  420210:	and	x0, x27, #0xffffffff
  420214:	sub	x1, x28, x21
  420218:	str	x0, [sp, #192]
  42021c:	sub	w0, w1, #0x1
  420220:	cmp	w0, #0x7
  420224:	b.hi	41f218 <ferror@plt+0x1b978>  // b.pmore
  420228:	b	420234 <ferror@plt+0x1c994>
  42022c:	str	x0, [sp, #192]
  420230:	mov	w1, #0x4                   	// #4
  420234:	ldr	x0, [sp, #224]
  420238:	ldr	x2, [x0]
  42023c:	mov	x0, x21
  420240:	blr	x2
  420244:	mov	x21, x0
  420248:	mov	w23, w0
  42024c:	tst	x0, #0x3
  420250:	b.eq	42027c <ferror@plt+0x1c9dc>  // b.none
  420254:	neg	w23, w21
  420258:	mov	w2, #0x5                   	// #5
  42025c:	and	w23, w23, #0x3
  420260:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  420264:	add	w23, w23, w21
  420268:	add	x1, x1, #0x7d8
  42026c:	mov	x0, #0x0                   	// #0
  420270:	bl	403700 <dcgettext@plt>
  420274:	mov	w1, w21
  420278:	bl	441618 <warn@@Base>
  42027c:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  420280:	add	x1, x1, #0x7b8
  420284:	mov	w2, #0x5                   	// #5
  420288:	mov	x0, #0x0                   	// #0
  42028c:	bl	403700 <dcgettext@plt>
  420290:	bl	4037a0 <printf@plt>
  420294:	cbz	w23, 41f230 <ferror@plt+0x1b990>
  420298:	cmp	x19, x28
  42029c:	b.cs	42043c <ferror@plt+0x1cb9c>  // b.hs, b.nlast
  4202a0:	add	x27, x19, w23, uxtw
  4202a4:	adrp	x21, 46f000 <warn@@Base+0x2d9e8>
  4202a8:	cmp	x28, x27
  4202ac:	add	x1, x21, #0xb88
  4202b0:	csel	x0, x28, x27, cc  // cc = lo, ul, last
  4202b4:	mov	w21, #0x0                   	// #0
  4202b8:	mov	w27, w20
  4202bc:	adrp	x22, 449000 <warn@@Base+0x79e8>
  4202c0:	mov	w25, #0x1                   	// #1
  4202c4:	add	x22, x22, #0x2f0
  4202c8:	str	x1, [sp, #184]
  4202cc:	str	w23, [sp, #240]
  4202d0:	mov	w23, w21
  4202d4:	mov	x21, x19
  4202d8:	str	x24, [sp, #280]
  4202dc:	str	x19, [sp, #296]
  4202e0:	mov	x19, x0
  4202e4:	ldr	x20, [sp, #224]
  4202e8:	b	420314 <ferror@plt+0x1ca74>
  4202ec:	sub	x1, x28, x0
  4202f0:	sub	w4, w1, #0x1
  4202f4:	cmp	w4, #0x7
  4202f8:	b.ls	420328 <ferror@plt+0x1ca88>  // b.plast
  4202fc:	mov	x0, x22
  420300:	mov	w1, #0x0                   	// #0
  420304:	bl	4037a0 <printf@plt>
  420308:	add	w23, w23, #0x1
  42030c:	cmp	x21, x19
  420310:	b.cs	420360 <ferror@plt+0x1cac0>  // b.hs, b.nlast
  420314:	mov	x0, x21
  420318:	add	x21, x21, #0x1
  42031c:	cmp	x21, x28
  420320:	b.cs	4202ec <ferror@plt+0x1ca4c>  // b.hs, b.nlast
  420324:	mov	w1, #0x1                   	// #1
  420328:	ldr	x4, [x20]
  42032c:	blr	x4
  420330:	and	w24, w0, #0xff
  420334:	mov	w1, w24
  420338:	mov	x0, x22
  42033c:	bl	4037a0 <printf@plt>
  420340:	cbz	w24, 420308 <ferror@plt+0x1ca68>
  420344:	ldr	x0, [sp, #184]
  420348:	add	w23, w23, #0x1
  42034c:	ldrh	w0, [x0, w24, sxtw #1]
  420350:	tst	x0, #0x10
  420354:	csel	w25, w25, wzr, ne  // ne = any
  420358:	cmp	x21, x19
  42035c:	b.cc	420314 <ferror@plt+0x1ca74>  // b.lo, b.ul, b.last
  420360:	mov	w20, w27
  420364:	mov	x27, x21
  420368:	mov	w21, w23
  42036c:	ldr	w23, [sp, #240]
  420370:	ldr	x24, [sp, #280]
  420374:	cmp	w23, w21
  420378:	ldr	x19, [sp, #296]
  42037c:	b.ls	42041c <ferror@plt+0x1cb7c>  // b.plast
  420380:	adrp	x0, 46f000 <warn@@Base+0x2d9e8>
  420384:	add	x0, x0, #0xb88
  420388:	str	x0, [sp, #184]
  42038c:	mov	w0, w20
  420390:	sub	w21, w21, w27
  420394:	mov	x20, x27
  420398:	mov	w27, w0
  42039c:	str	x24, [sp, #240]
  4203a0:	str	x19, [sp, #280]
  4203a4:	ldr	x19, [sp, #224]
  4203a8:	b	4203c4 <ferror@plt+0x1cb24>
  4203ac:	mov	x0, x22
  4203b0:	mov	w1, #0x0                   	// #0
  4203b4:	bl	4037a0 <printf@plt>
  4203b8:	add	w0, w21, w20
  4203bc:	cmp	w0, w23
  4203c0:	b.cs	420410 <ferror@plt+0x1cb70>  // b.hs, b.nlast
  4203c4:	mov	x0, x20
  4203c8:	add	x20, x20, #0x1
  4203cc:	cmp	x20, x28
  4203d0:	b.cs	4203ac <ferror@plt+0x1cb0c>  // b.hs, b.nlast
  4203d4:	ldr	x3, [x19]
  4203d8:	mov	w1, #0x1                   	// #1
  4203dc:	blr	x3
  4203e0:	and	w24, w0, #0xff
  4203e4:	mov	w1, w24
  4203e8:	mov	x0, x22
  4203ec:	bl	4037a0 <printf@plt>
  4203f0:	cbz	w24, 4203b8 <ferror@plt+0x1cb18>
  4203f4:	ldr	x0, [sp, #184]
  4203f8:	ldrh	w0, [x0, w24, sxtw #1]
  4203fc:	tst	x0, #0x10
  420400:	add	w0, w21, w20
  420404:	csel	w25, w25, wzr, ne  // ne = any
  420408:	cmp	w0, w23
  42040c:	b.cc	4203c4 <ferror@plt+0x1cb24>  // b.lo, b.ul, b.last
  420410:	ldr	x24, [sp, #240]
  420414:	mov	w20, w27
  420418:	ldr	x19, [sp, #280]
  42041c:	sub	w22, w23, #0x1
  420420:	add	x21, x22, #0x1
  420424:	add	x21, x19, x21
  420428:	cbnz	w25, 420584 <ferror@plt+0x1cce4>
  42042c:	adrp	x0, 471000 <_sch_istable+0x1478>
  420430:	add	x0, x0, #0xed8
  420434:	str	x0, [sp, #240]
  420438:	b	41f25c <ferror@plt+0x1b9bc>
  42043c:	adrp	x22, 449000 <warn@@Base+0x79e8>
  420440:	mov	x27, x19
  420444:	add	x22, x22, #0x2f0
  420448:	mov	w25, #0x1                   	// #1
  42044c:	mov	w21, #0x0                   	// #0
  420450:	b	420380 <ferror@plt+0x1cae0>
  420454:	mov	w1, #0x4                   	// #4
  420458:	ldr	x0, [sp, #224]
  42045c:	ldr	x2, [x0]
  420460:	mov	x0, x21
  420464:	add	x21, x19, #0x14
  420468:	blr	x2
  42046c:	str	w0, [sp, #216]
  420470:	cmp	x21, x28
  420474:	b.cc	420160 <ferror@plt+0x1c8c0>  // b.lo, b.ul, b.last
  420478:	cmp	x28, x20
  42047c:	b.ls	41f1d8 <ferror@plt+0x1b938>  // b.plast
  420480:	sub	x1, x28, x20
  420484:	sub	w0, w1, #0x1
  420488:	cmp	w0, #0x7
  42048c:	b.hi	41f1d8 <ferror@plt+0x1b938>  // b.pmore
  420490:	b	420164 <ferror@plt+0x1c8c4>
  420494:	mov	w1, #0x2                   	// #2
  420498:	ldr	x0, [sp, #224]
  42049c:	ldr	x2, [x0]
  4204a0:	mov	x0, x22
  4204a4:	blr	x2
  4204a8:	ands	w20, w0, #0xffff
  4204ac:	b.ne	42052c <ferror@plt+0x1cc8c>  // b.any
  4204b0:	add	x20, x19, #0x8
  4204b4:	cmp	x20, x28
  4204b8:	b.cc	41f15c <ferror@plt+0x1b8bc>  // b.lo, b.ul, b.last
  4204bc:	cmp	x21, x28
  4204c0:	b.cs	41f178 <ferror@plt+0x1b8d8>  // b.hs, b.nlast
  4204c4:	sub	x1, x28, x21
  4204c8:	sub	w0, w1, #0x1
  4204cc:	cmp	w0, #0x7
  4204d0:	b.ls	41f160 <ferror@plt+0x1b8c0>  // b.plast
  4204d4:	b	41f178 <ferror@plt+0x1b8d8>
  4204d8:	mov	w1, #0x4                   	// #4
  4204dc:	ldr	x0, [sp, #224]
  4204e0:	ldr	x2, [x0]
  4204e4:	mov	x0, x20
  4204e8:	add	x20, x19, #0x10
  4204ec:	blr	x2
  4204f0:	mov	w26, w0
  4204f4:	cmp	x20, x28
  4204f8:	b.cc	420454 <ferror@plt+0x1cbb4>  // b.lo, b.ul, b.last
  4204fc:	cmp	x21, x28
  420500:	b.cs	41f1c8 <ferror@plt+0x1b928>  // b.hs, b.nlast
  420504:	sub	x1, x28, x21
  420508:	sub	w0, w1, #0x1
  42050c:	cmp	w0, #0x7
  420510:	b.hi	41f1c8 <ferror@plt+0x1b928>  // b.pmore
  420514:	b	420458 <ferror@plt+0x1cbb8>
  420518:	sub	w0, w20, #0x1
  42051c:	cmp	w0, #0x7
  420520:	b.hi	41ef84 <ferror@plt+0x1b6e4>  // b.pmore
  420524:	mov	w1, w20
  420528:	b	41f0e8 <ferror@plt+0x1b848>
  42052c:	mov	w2, #0x5                   	// #5
  420530:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  420534:	mov	x0, #0x0                   	// #0
  420538:	add	x1, x1, #0x748
  42053c:	bl	403700 <dcgettext@plt>
  420540:	mov	w1, w20
  420544:	bl	441618 <warn@@Base>
  420548:	b	4204b0 <ferror@plt+0x1cc10>
  42054c:	ldr	x0, [sp, #312]
  420550:	add	x2, x24, #0xc
  420554:	cmp	x2, x0
  420558:	b.cc	420644 <ferror@plt+0x1cda4>  // b.lo, b.ul, b.last
  42055c:	cmp	x19, x0
  420560:	b.cs	420574 <ferror@plt+0x1ccd4>  // b.hs, b.nlast
  420564:	sub	x1, x0, x19
  420568:	sub	w0, w1, #0x1
  42056c:	cmp	w0, #0x7
  420570:	b.ls	420648 <ferror@plt+0x1cda8>  // b.plast
  420574:	mov	w0, #0x8                   	// #8
  420578:	mov	x19, x2
  42057c:	str	w0, [sp, #256]
  420580:	b	41ef4c <ferror@plt+0x1b6ac>
  420584:	adrp	x0, 44c000 <warn@@Base+0xa9e8>
  420588:	add	x0, x0, #0x7d0
  42058c:	bl	4037a0 <printf@plt>
  420590:	add	x1, x19, #0x1
  420594:	adrp	x0, 471000 <_sch_istable+0x1478>
  420598:	add	x22, x1, x22
  42059c:	add	x23, x0, #0xed8
  4205a0:	str	x23, [sp, #240]
  4205a4:	b	4205bc <ferror@plt+0x1cd1c>
  4205a8:	ldr	x1, [x23]
  4205ac:	add	x19, x19, #0x1
  4205b0:	bl	4030b0 <putc@plt>
  4205b4:	cmp	x19, x22
  4205b8:	b.eq	4205c4 <ferror@plt+0x1cd24>  // b.none
  4205bc:	ldrb	w0, [x19]
  4205c0:	cbnz	w0, 4205a8 <ferror@plt+0x1cd08>
  4205c4:	mov	x19, x21
  4205c8:	b	41f248 <ferror@plt+0x1b9a8>
  4205cc:	mov	w4, #0x5                   	// #5
  4205d0:	mov	x3, #0x0                   	// #0
  4205d4:	adrp	x2, 44c000 <warn@@Base+0xa9e8>
  4205d8:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  4205dc:	add	x2, x2, #0x8d0
  4205e0:	add	x1, x1, #0x8f0
  4205e4:	mov	x0, #0x0                   	// #0
  4205e8:	bl	4035d0 <dcngettext@plt>
  4205ec:	mov	x2, #0x0                   	// #0
  4205f0:	mov	x1, #0x0                   	// #0
  4205f4:	bl	4037a0 <printf@plt>
  4205f8:	mov	x19, #0x0                   	// #0
  4205fc:	ldr	x0, [sp, #168]
  420600:	cbnz	x0, 41f6c0 <ferror@plt+0x1be20>
  420604:	mov	w2, #0x5                   	// #5
  420608:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  42060c:	mov	x0, #0x0                   	// #0
  420610:	add	x1, x1, #0x910
  420614:	bl	403700 <dcgettext@plt>
  420618:	mov	x3, #0x0                   	// #0
  42061c:	mov	x2, #0x0                   	// #0
  420620:	mov	x1, #0x0                   	// #0
  420624:	bl	4037a0 <printf@plt>
  420628:	b	41f768 <ferror@plt+0x1bec8>
  42062c:	mov	x21, #0x0                   	// #0
  420630:	mov	x22, #0x0                   	// #0
  420634:	b	41f738 <ferror@plt+0x1be98>
  420638:	mov	x21, #0x0                   	// #0
  42063c:	mov	x22, #0x0                   	// #0
  420640:	b	41f734 <ferror@plt+0x1be94>
  420644:	mov	w1, #0x8                   	// #8
  420648:	ldr	x0, [sp, #224]
  42064c:	ldr	x3, [x0]
  420650:	mov	x0, x19
  420654:	mov	x19, x2
  420658:	mov	w2, #0x8                   	// #8
  42065c:	str	w2, [sp, #256]
  420660:	blr	x3
  420664:	mov	x20, x0
  420668:	b	41f010 <ferror@plt+0x1b770>
  42066c:	mov	x0, #0x0                   	// #0
  420670:	mov	x19, #0x0                   	// #0
  420674:	b	41f5f8 <ferror@plt+0x1bd58>
  420678:	ldp	x21, x22, [sp, #96]
  42067c:	ldp	x25, x26, [sp, #128]
  420680:	ldp	x27, x28, [sp, #144]
  420684:	mov	w0, #0x1                   	// #1
  420688:	ldp	x29, x30, [sp, #64]
  42068c:	ldp	x19, x20, [sp, #80]
  420690:	ldp	x23, x24, [sp, #112]
  420694:	add	sp, sp, #0x160
  420698:	ret
  42069c:	mov	w2, #0x5                   	// #5
  4206a0:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  4206a4:	mov	x0, #0x0                   	// #0
  4206a8:	add	x1, x1, #0x878
  4206ac:	bl	403700 <dcgettext@plt>
  4206b0:	ldr	x1, [sp, #288]
  4206b4:	ldr	x1, [x1, #32]
  4206b8:	sub	x3, x24, x1
  4206bc:	sub	x2, x28, x1
  4206c0:	sub	x1, x27, x1
  4206c4:	b	41f0bc <ferror@plt+0x1b81c>
  4206c8:	adrp	x3, 450000 <warn@@Base+0xe9e8>
  4206cc:	add	x3, x3, #0x7f0
  4206d0:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  4206d4:	adrp	x0, 44c000 <warn@@Base+0xa9e8>
  4206d8:	add	x3, x3, #0xae0
  4206dc:	add	x1, x1, #0xa88
  4206e0:	add	x0, x0, #0x990
  4206e4:	mov	w2, #0x2323                	// #8995
  4206e8:	bl	4037c0 <__assert_fail@plt>
  4206ec:	adrp	x3, 450000 <warn@@Base+0xe9e8>
  4206f0:	add	x3, x3, #0x7f0
  4206f4:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  4206f8:	adrp	x0, 44c000 <warn@@Base+0xa9e8>
  4206fc:	add	x3, x3, #0xae0
  420700:	add	x1, x1, #0xa88
  420704:	add	x0, x0, #0x960
  420708:	mov	w2, #0x2308                	// #8968
  42070c:	bl	4037c0 <__assert_fail@plt>
  420710:	sub	sp, sp, #0x910
  420714:	stp	x29, x30, [sp, #64]
  420718:	add	x29, sp, #0x40
  42071c:	ldr	x2, [x0, #32]
  420720:	stp	x19, x20, [sp, #80]
  420724:	mov	x19, x1
  420728:	ldr	x8, [x0, #48]
  42072c:	mov	x20, x0
  420730:	stp	x25, x26, [sp, #128]
  420734:	add	x25, x2, x8
  420738:	stp	x27, x28, [sp, #144]
  42073c:	str	x2, [sp, #184]
  420740:	str	x0, [sp, #232]
  420744:	mov	w0, #0xa                   	// #10
  420748:	bl	40ded8 <ferror@plt+0xa638>
  42074c:	mov	x1, x19
  420750:	mov	w0, #0x4                   	// #4
  420754:	bl	40ded8 <ferror@plt+0xa638>
  420758:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42075c:	ldr	w0, [x0, #676]
  420760:	cbz	w0, 42078c <ferror@plt+0x1ceec>
  420764:	ldr	x0, [x20, #24]
  420768:	cbz	x0, 42078c <ferror@plt+0x1ceec>
  42076c:	mov	w2, #0x5                   	// #5
  420770:	adrp	x1, 448000 <warn@@Base+0x69e8>
  420774:	mov	x0, #0x0                   	// #0
  420778:	add	x1, x1, #0xd28
  42077c:	bl	403700 <dcgettext@plt>
  420780:	ldp	x1, x2, [x20, #16]
  420784:	bl	4037a0 <printf@plt>
  420788:	b	4207ac <ferror@plt+0x1cf0c>
  42078c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  420790:	mov	w2, #0x5                   	// #5
  420794:	add	x1, x1, #0xd58
  420798:	mov	x0, #0x0                   	// #0
  42079c:	bl	403700 <dcgettext@plt>
  4207a0:	ldr	x1, [sp, #232]
  4207a4:	ldr	x1, [x1, #16]
  4207a8:	bl	4037a0 <printf@plt>
  4207ac:	ldr	x0, [sp, #184]
  4207b0:	cmp	x0, x25
  4207b4:	mov	x28, x0
  4207b8:	b.cs	421f34 <ferror@plt+0x1e694>  // b.hs, b.nlast
  4207bc:	adrp	x0, 472000 <_bfd_std_section+0x120>
  4207c0:	add	x0, x0, #0x4f0
  4207c4:	stp	x23, x24, [sp, #112]
  4207c8:	mov	x24, x25
  4207cc:	add	x0, x0, #0xb0
  4207d0:	stp	x21, x22, [sp, #96]
  4207d4:	str	x0, [sp, #240]
  4207d8:	ldr	x0, [sp, #184]
  4207dc:	add	x23, x28, #0x2
  4207e0:	cmp	x23, x24
  4207e4:	sub	x21, x28, x0
  4207e8:	b.cc	420840 <ferror@plt+0x1cfa0>  // b.lo, b.ul, b.last
  4207ec:	sub	x1, x24, x28
  4207f0:	sub	w0, w1, #0x1
  4207f4:	cmp	w0, #0x7
  4207f8:	b.ls	420844 <ferror@plt+0x1cfa4>  // b.plast
  4207fc:	mov	w2, #0x5                   	// #5
  420800:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  420804:	mov	x0, #0x0                   	// #0
  420808:	add	x1, x1, #0xa90
  42080c:	bl	403700 <dcgettext@plt>
  420810:	ldr	x1, [sp, #232]
  420814:	ldr	x1, [x1, #16]
  420818:	bl	441040 <error@@Base>
  42081c:	ldp	x21, x22, [sp, #96]
  420820:	mov	w0, #0x0                   	// #0
  420824:	ldp	x23, x24, [sp, #112]
  420828:	ldp	x29, x30, [sp, #64]
  42082c:	ldp	x19, x20, [sp, #80]
  420830:	ldp	x25, x26, [sp, #128]
  420834:	ldp	x27, x28, [sp, #144]
  420838:	add	sp, sp, #0x910
  42083c:	ret
  420840:	mov	w1, #0x2                   	// #2
  420844:	adrp	x20, 475000 <_bfd_std_section+0x3120>
  420848:	mov	x0, x28
  42084c:	add	x19, x20, #0x2f0
  420850:	ldr	x2, [x20, #752]
  420854:	blr	x2
  420858:	mov	x1, x0
  42085c:	str	x1, [sp, #200]
  420860:	sub	w0, w0, #0x4
  420864:	mov	w22, w1
  420868:	cmp	w0, #0x1
  42086c:	b.hi	4207fc <ferror@plt+0x1cf5c>  // b.pmore
  420870:	add	x28, x28, #0x3
  420874:	cmp	x28, x24
  420878:	b.cc	42092c <ferror@plt+0x1d08c>  // b.lo, b.ul, b.last
  42087c:	cmp	x23, x24
  420880:	b.cs	420894 <ferror@plt+0x1cff4>  // b.hs, b.nlast
  420884:	sub	x1, x24, x23
  420888:	sub	w0, w1, #0x1
  42088c:	cmp	w0, #0x7
  420890:	b.ls	420930 <ferror@plt+0x1d090>  // b.plast
  420894:	mov	w2, #0x5                   	// #5
  420898:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  42089c:	mov	x0, #0x0                   	// #0
  4208a0:	add	x1, x1, #0xad8
  4208a4:	bl	403700 <dcgettext@plt>
  4208a8:	mov	x1, x21
  4208ac:	bl	4037a0 <printf@plt>
  4208b0:	mov	w2, #0x5                   	// #5
  4208b4:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  4208b8:	mov	x0, #0x0                   	// #0
  4208bc:	add	x1, x1, #0xb00
  4208c0:	bl	403700 <dcgettext@plt>
  4208c4:	mov	w1, w22
  4208c8:	bl	4037a0 <printf@plt>
  4208cc:	mov	w2, #0x5                   	// #5
  4208d0:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  4208d4:	mov	x0, #0x0                   	// #0
  4208d8:	add	x1, x1, #0xb28
  4208dc:	bl	403700 <dcgettext@plt>
  4208e0:	mov	w1, #0x4                   	// #4
  4208e4:	bl	4037a0 <printf@plt>
  4208e8:	mov	w0, #0xa                   	// #10
  4208ec:	bl	403800 <putchar@plt>
  4208f0:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  4208f4:	add	x1, x1, #0xc08
  4208f8:	mov	w2, #0x5                   	// #5
  4208fc:	mov	x0, #0x0                   	// #0
  420900:	bl	403700 <dcgettext@plt>
  420904:	bl	441040 <error@@Base>
  420908:	mov	w0, #0x0                   	// #0
  42090c:	ldp	x29, x30, [sp, #64]
  420910:	ldp	x19, x20, [sp, #80]
  420914:	ldp	x21, x22, [sp, #96]
  420918:	ldp	x23, x24, [sp, #112]
  42091c:	ldp	x25, x26, [sp, #128]
  420920:	ldp	x27, x28, [sp, #144]
  420924:	add	sp, sp, #0x910
  420928:	ret
  42092c:	mov	w1, #0x1                   	// #1
  420930:	ldr	x2, [x20, #752]
  420934:	mov	x0, x23
  420938:	blr	x2
  42093c:	mov	x26, x0
  420940:	tbz	w0, #0, 421f48 <ferror@plt+0x1e6a8>
  420944:	mov	x27, #0x8                   	// #8
  420948:	mov	w25, #0x8                   	// #8
  42094c:	str	w27, [sp, #208]
  420950:	mov	w2, #0x5                   	// #5
  420954:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  420958:	mov	x0, #0x0                   	// #0
  42095c:	add	x1, x1, #0xad8
  420960:	bl	403700 <dcgettext@plt>
  420964:	and	w23, w26, #0x4
  420968:	mov	x1, x21
  42096c:	bl	4037a0 <printf@plt>
  420970:	mov	w2, #0x5                   	// #5
  420974:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  420978:	mov	x0, #0x0                   	// #0
  42097c:	add	x1, x1, #0xb00
  420980:	bl	403700 <dcgettext@plt>
  420984:	ldr	w1, [sp, #200]
  420988:	bl	4037a0 <printf@plt>
  42098c:	mov	w2, #0x5                   	// #5
  420990:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  420994:	mov	x0, #0x0                   	// #0
  420998:	add	x1, x1, #0xb28
  42099c:	bl	403700 <dcgettext@plt>
  4209a0:	ldr	w1, [sp, #208]
  4209a4:	and	w2, w26, #0x2
  4209a8:	str	w2, [sp, #212]
  4209ac:	bl	4037a0 <printf@plt>
  4209b0:	tbz	w26, #1, 421f3c <ferror@plt+0x1e69c>
  4209b4:	add	x27, x28, x27
  4209b8:	cmp	x27, x24
  4209bc:	b.cc	420d08 <ferror@plt+0x1d468>  // b.lo, b.ul, b.last
  4209c0:	str	xzr, [sp, #216]
  4209c4:	cmp	x28, x24
  4209c8:	b.cs	4209dc <ferror@plt+0x1d13c>  // b.hs, b.nlast
  4209cc:	sub	x25, x24, x28
  4209d0:	sub	w0, w25, #0x1
  4209d4:	cmp	w0, #0x7
  4209d8:	b.ls	420d08 <ferror@plt+0x1d468>  // b.plast
  4209dc:	mov	w2, #0x5                   	// #5
  4209e0:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  4209e4:	mov	x0, #0x0                   	// #0
  4209e8:	add	x1, x1, #0xb50
  4209ec:	bl	403700 <dcgettext@plt>
  4209f0:	ldr	x1, [sp, #216]
  4209f4:	bl	4037a0 <printf@plt>
  4209f8:	cbz	w23, 421ea4 <ferror@plt+0x1e604>
  4209fc:	add	x22, x27, #0x1
  420a00:	cmp	x22, x24
  420a04:	b.cc	420b50 <ferror@plt+0x1d2b0>  // b.lo, b.ul, b.last
  420a08:	cmp	x27, x24
  420a0c:	b.cs	4208e8 <ferror@plt+0x1d048>  // b.hs, b.nlast
  420a10:	sub	x1, x24, x27
  420a14:	sub	w0, w1, #0x1
  420a18:	cmp	w0, #0x7
  420a1c:	b.hi	4208e8 <ferror@plt+0x1d048>  // b.pmore
  420a20:	ldr	x2, [x20, #752]
  420a24:	mov	x0, x27
  420a28:	add	x23, sp, #0x110
  420a2c:	blr	x2
  420a30:	mov	x20, x0
  420a34:	mov	w27, w20
  420a38:	mov	x0, x23
  420a3c:	mov	x2, #0x800                 	// #2048
  420a40:	mov	w1, #0x0                   	// #0
  420a44:	bl	403290 <memset@plt>
  420a48:	cbz	w20, 4208e8 <ferror@plt+0x1d048>
  420a4c:	nop
  420a50:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  420a54:	add	x1, x1, #0xb78
  420a58:	mov	w2, #0x5                   	// #5
  420a5c:	mov	x20, x22
  420a60:	mov	x0, #0x0                   	// #0
  420a64:	mov	w25, #0x0                   	// #0
  420a68:	bl	403700 <dcgettext@plt>
  420a6c:	bl	4037a0 <printf@plt>
  420a70:	str	w27, [sp, #176]
  420a74:	nop
  420a78:	add	x26, x20, #0x1
  420a7c:	cmp	x26, x24
  420a80:	b.cc	421a80 <ferror@plt+0x1e1e0>  // b.lo, b.ul, b.last
  420a84:	cmp	x24, x20
  420a88:	b.ls	420a9c <ferror@plt+0x1d1fc>  // b.plast
  420a8c:	sub	x1, x24, x20
  420a90:	sub	w0, w1, #0x1
  420a94:	cmp	w0, #0x7
  420a98:	b.ls	421a84 <ferror@plt+0x1e1e4>  // b.plast
  420a9c:	mov	x2, x23
  420aa0:	mov	w21, #0x0                   	// #0
  420aa4:	mov	x0, x26
  420aa8:	mov	w3, #0x1                   	// #1
  420aac:	mov	w1, #0x0                   	// #0
  420ab0:	mov	w20, #0x0                   	// #0
  420ab4:	mov	x28, #0x0                   	// #0
  420ab8:	mov	w6, #0x3                   	// #3
  420abc:	str	x26, [x2]
  420ac0:	cmp	x24, x0
  420ac4:	b.ls	421964 <ferror@plt+0x1e0c4>  // b.plast
  420ac8:	ldrb	w2, [x0], #1
  420acc:	add	w20, w20, #0x1
  420ad0:	cmp	w1, #0x3f
  420ad4:	b.hi	4210dc <ferror@plt+0x1d83c>  // b.pmore
  420ad8:	and	x5, x2, #0x7f
  420adc:	lsl	x7, x5, x1
  420ae0:	orr	x28, x28, x7
  420ae4:	lsr	x7, x28, x1
  420ae8:	cmp	x5, x7
  420aec:	csel	w3, w3, w6, eq  // eq = none
  420af0:	add	w1, w1, #0x7
  420af4:	tbnz	w2, #7, 420ac0 <ferror@plt+0x1d220>
  420af8:	and	w3, w3, #0xfffffffe
  420afc:	add	x20, x26, w20, uxtw
  420b00:	tbnz	w3, #1, 421d50 <ferror@plt+0x1e4b0>
  420b04:	mov	w2, #0x5                   	// #5
  420b08:	cbnz	x28, 42198c <ferror@plt+0x1e0ec>
  420b0c:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  420b10:	mov	x0, #0x0                   	// #0
  420b14:	add	x1, x1, #0xb98
  420b18:	bl	403700 <dcgettext@plt>
  420b1c:	mov	w1, w21
  420b20:	bl	4037a0 <printf@plt>
  420b24:	ldr	w0, [sp, #176]
  420b28:	add	w25, w25, #0x1
  420b2c:	cmp	w25, w0
  420b30:	b.cc	420a78 <ferror@plt+0x1d1d8>  // b.lo, b.ul, b.last
  420b34:	mov	x22, x20
  420b38:	str	x23, [sp, #224]
  420b3c:	mov	w0, #0xa                   	// #10
  420b40:	bl	403800 <putchar@plt>
  420b44:	cmp	x22, x24
  420b48:	b.cc	420b8c <ferror@plt+0x1d2ec>  // b.lo, b.ul, b.last
  420b4c:	b	4208f0 <ferror@plt+0x1d050>
  420b50:	ldr	x2, [x20, #752]
  420b54:	mov	x0, x27
  420b58:	mov	w1, #0x1                   	// #1
  420b5c:	add	x23, sp, #0x110
  420b60:	blr	x2
  420b64:	mov	x20, x0
  420b68:	mov	w27, w20
  420b6c:	mov	x0, x23
  420b70:	mov	x2, #0x800                 	// #2048
  420b74:	mov	w1, #0x0                   	// #0
  420b78:	bl	403290 <memset@plt>
  420b7c:	cbnz	w20, 420a50 <ferror@plt+0x1d1b0>
  420b80:	mov	w0, #0xa                   	// #10
  420b84:	str	x23, [sp, #224]
  420b88:	bl	403800 <putchar@plt>
  420b8c:	mov	x23, x22
  420b90:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  420b94:	adrp	x0, 448000 <warn@@Base+0x69e8>
  420b98:	add	x1, x1, #0xd50
  420b9c:	add	x0, x0, #0xab0
  420ba0:	str	x0, [sp, #176]
  420ba4:	str	x1, [sp, #192]
  420ba8:	mov	x28, x24
  420bac:	add	x26, x23, #0x1
  420bb0:	cmp	x26, x28
  420bb4:	b.cc	420cdc <ferror@plt+0x1d43c>  // b.lo, b.ul, b.last
  420bb8:	sub	x1, x28, x23
  420bbc:	sub	w0, w1, #0x1
  420bc0:	cmp	w0, #0x7
  420bc4:	b.hi	421f1c <ferror@plt+0x1e67c>  // b.pmore
  420bc8:	ldr	x2, [x19]
  420bcc:	mov	x0, x23
  420bd0:	blr	x2
  420bd4:	mov	w21, w0
  420bd8:	cbz	w0, 421f1c <ferror@plt+0x1e67c>
  420bdc:	cmp	w21, #0x6
  420be0:	b.eq	421244 <ferror@plt+0x1d9a4>  // b.none
  420be4:	b.hi	420dfc <ferror@plt+0x1d55c>  // b.pmore
  420be8:	cmp	w21, #0x3
  420bec:	b.eq	4210ec <ferror@plt+0x1d84c>  // b.none
  420bf0:	b.ls	420d3c <ferror@plt+0x1d49c>  // b.plast
  420bf4:	cmp	w21, #0x4
  420bf8:	b.eq	42130c <ferror@plt+0x1da6c>  // b.none
  420bfc:	mov	x0, x26
  420c00:	mov	w6, #0x1                   	// #1
  420c04:	mov	w2, #0x0                   	// #0
  420c08:	mov	w3, #0x0                   	// #0
  420c0c:	mov	x21, #0x0                   	// #0
  420c10:	mov	w1, #0x3                   	// #3
  420c14:	cmp	x28, x0
  420c18:	b.ls	421634 <ferror@plt+0x1dd94>  // b.plast
  420c1c:	ldrb	w4, [x0], #1
  420c20:	add	w3, w3, #0x1
  420c24:	cmp	w2, #0x3f
  420c28:	b.hi	42100c <ferror@plt+0x1d76c>  // b.pmore
  420c2c:	and	x5, x4, #0x7f
  420c30:	lsl	x7, x5, x2
  420c34:	orr	x21, x21, x7
  420c38:	lsr	x7, x21, x2
  420c3c:	cmp	x5, x7
  420c40:	csel	w6, w6, w1, eq  // eq = none
  420c44:	add	w2, w2, #0x7
  420c48:	tbnz	w4, #7, 420c14 <ferror@plt+0x1d374>
  420c4c:	and	w6, w6, #0xfffffffe
  420c50:	add	x26, x26, w3, uxtw
  420c54:	tst	x21, #0xffffffff00000000
  420c58:	b.eq	421858 <ferror@plt+0x1dfb8>  // b.none
  420c5c:	ldr	x1, [sp, #176]
  420c60:	mov	w2, #0x5                   	// #5
  420c64:	mov	x0, #0x0                   	// #0
  420c68:	bl	403700 <dcgettext@plt>
  420c6c:	bl	441040 <error@@Base>
  420c70:	ldr	w0, [sp, #208]
  420c74:	add	x23, x26, w0, uxtw
  420c78:	cmp	x23, x28
  420c7c:	b.cc	421670 <ferror@plt+0x1ddd0>  // b.lo, b.ul, b.last
  420c80:	cmp	x28, x26
  420c84:	mov	x0, #0x0                   	// #0
  420c88:	b.ls	420c9c <ferror@plt+0x1d3fc>  // b.plast
  420c8c:	sub	x1, x28, x26
  420c90:	sub	w2, w1, #0x1
  420c94:	cmp	w2, #0x7
  420c98:	b.ls	421674 <ferror@plt+0x1ddd4>  // b.plast
  420c9c:	bl	410028 <ferror@plt+0xc788>
  420ca0:	mov	x20, x0
  420ca4:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  420ca8:	add	x1, x1, #0xd20
  420cac:	mov	w2, #0x5                   	// #5
  420cb0:	mov	x0, #0x0                   	// #0
  420cb4:	bl	403700 <dcgettext@plt>
  420cb8:	mov	x2, x20
  420cbc:	mov	w1, w21
  420cc0:	bl	4037a0 <printf@plt>
  420cc4:	nop
  420cc8:	cmp	x28, x23
  420ccc:	b.ls	4208f0 <ferror@plt+0x1d050>  // b.plast
  420cd0:	add	x26, x23, #0x1
  420cd4:	cmp	x26, x28
  420cd8:	b.cs	420bb8 <ferror@plt+0x1d318>  // b.hs, b.nlast
  420cdc:	ldr	x2, [x19]
  420ce0:	mov	x0, x23
  420ce4:	mov	w1, #0x1                   	// #1
  420ce8:	blr	x2
  420cec:	mov	w21, w0
  420cf0:	cbnz	w0, 420bdc <ferror@plt+0x1d33c>
  420cf4:	mov	x24, x28
  420cf8:	mov	w0, #0xa                   	// #10
  420cfc:	mov	x28, x26
  420d00:	bl	403800 <putchar@plt>
  420d04:	b	4207d8 <ferror@plt+0x1cf38>
  420d08:	ldr	x2, [x20, #752]
  420d0c:	mov	w1, w25
  420d10:	mov	x0, x28
  420d14:	blr	x2
  420d18:	str	x0, [sp, #216]
  420d1c:	mov	w2, #0x5                   	// #5
  420d20:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  420d24:	mov	x0, #0x0                   	// #0
  420d28:	add	x1, x1, #0xb50
  420d2c:	bl	403700 <dcgettext@plt>
  420d30:	ldr	x1, [sp, #216]
  420d34:	bl	4037a0 <printf@plt>
  420d38:	b	4209f8 <ferror@plt+0x1d158>
  420d3c:	cmp	w21, #0x1
  420d40:	b.eq	420f34 <ferror@plt+0x1d694>  // b.none
  420d44:	cmp	w21, #0x2
  420d48:	b.ne	42132c <ferror@plt+0x1da8c>  // b.any
  420d4c:	mov	x0, x26
  420d50:	mov	w5, #0x1                   	// #1
  420d54:	mov	w3, #0x0                   	// #0
  420d58:	mov	w2, #0x0                   	// #0
  420d5c:	mov	x1, #0x0                   	// #0
  420d60:	mov	w7, #0x3                   	// #3
  420d64:	cmp	x28, x0
  420d68:	b.ls	4214f8 <ferror@plt+0x1dc58>  // b.plast
  420d6c:	ldrb	w4, [x0], #1
  420d70:	add	w2, w2, #0x1
  420d74:	cmp	w3, #0x3f
  420d78:	b.hi	420fec <ferror@plt+0x1d74c>  // b.pmore
  420d7c:	and	x6, x4, #0x7f
  420d80:	lsl	x8, x6, x3
  420d84:	orr	x1, x1, x8
  420d88:	lsr	x8, x1, x3
  420d8c:	cmp	x6, x8
  420d90:	csel	w5, w5, w7, eq  // eq = none
  420d94:	add	w3, w3, #0x7
  420d98:	tbnz	w4, #7, 420d64 <ferror@plt+0x1d4c4>
  420d9c:	and	w5, w5, #0xfffffffe
  420da0:	add	x26, x26, w2, uxtw
  420da4:	tst	x1, #0xffffffff00000000
  420da8:	mov	w21, w1
  420dac:	b.eq	42184c <ferror@plt+0x1dfac>  // b.none
  420db0:	ldr	x1, [sp, #176]
  420db4:	mov	w2, #0x5                   	// #5
  420db8:	mov	x0, #0x0                   	// #0
  420dbc:	bl	403700 <dcgettext@plt>
  420dc0:	bl	441040 <error@@Base>
  420dc4:	sub	x1, x28, x26
  420dc8:	mov	x0, x26
  420dcc:	bl	403020 <strnlen@plt>
  420dd0:	add	x6, x0, #0x1
  420dd4:	add	x23, x26, x6
  420dd8:	mov	w2, #0x5                   	// #5
  420ddc:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  420de0:	mov	x0, #0x0                   	// #0
  420de4:	add	x1, x1, #0xcf0
  420de8:	bl	403700 <dcgettext@plt>
  420dec:	mov	x2, x26
  420df0:	mov	w1, w21
  420df4:	bl	4037a0 <printf@plt>
  420df8:	b	420cc8 <ferror@plt+0x1d428>
  420dfc:	cmp	w21, #0x9
  420e00:	b.eq	42101c <ferror@plt+0x1d77c>  // b.none
  420e04:	b.ls	420e5c <ferror@plt+0x1d5bc>  // b.plast
  420e08:	cmp	w21, #0xa
  420e0c:	b.ne	42132c <ferror@plt+0x1da8c>  // b.any
  420e10:	ldr	w0, [sp, #208]
  420e14:	add	x23, x26, w0, uxtw
  420e18:	cmp	x23, x28
  420e1c:	b.cc	4216cc <ferror@plt+0x1de2c>  // b.lo, b.ul, b.last
  420e20:	cmp	x26, x28
  420e24:	mov	x20, #0x0                   	// #0
  420e28:	b.cs	420e3c <ferror@plt+0x1d59c>  // b.hs, b.nlast
  420e2c:	sub	x1, x28, x26
  420e30:	sub	w0, w1, #0x1
  420e34:	cmp	w0, #0x7
  420e38:	b.ls	4216d0 <ferror@plt+0x1de30>  // b.plast
  420e3c:	mov	w2, #0x5                   	// #5
  420e40:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  420e44:	mov	x0, #0x0                   	// #0
  420e48:	add	x1, x1, #0xe20
  420e4c:	bl	403700 <dcgettext@plt>
  420e50:	mov	x1, x20
  420e54:	bl	4037a0 <printf@plt>
  420e58:	b	420cc8 <ferror@plt+0x1d428>
  420e5c:	cmp	w21, #0x7
  420e60:	b.eq	4213d0 <ferror@plt+0x1db30>  // b.none
  420e64:	cmp	w21, #0x8
  420e68:	b.ne	42132c <ferror@plt+0x1da8c>  // b.any
  420e6c:	mov	x0, x26
  420e70:	mov	w5, #0x1                   	// #1
  420e74:	mov	w2, #0x0                   	// #0
  420e78:	mov	w3, #0x0                   	// #0
  420e7c:	mov	x1, #0x0                   	// #0
  420e80:	mov	w7, #0x3                   	// #3
  420e84:	cmp	x28, x0
  420e88:	b.ls	4214a0 <ferror@plt+0x1dc00>  // b.plast
  420e8c:	ldrb	w4, [x0], #1
  420e90:	add	w3, w3, #0x1
  420e94:	cmp	w2, #0x3f
  420e98:	b.hi	420ffc <ferror@plt+0x1d75c>  // b.pmore
  420e9c:	and	x6, x4, #0x7f
  420ea0:	lsl	x8, x6, x2
  420ea4:	orr	x1, x1, x8
  420ea8:	lsr	x8, x1, x2
  420eac:	cmp	x6, x8
  420eb0:	csel	w5, w5, w7, eq  // eq = none
  420eb4:	add	w2, w2, #0x7
  420eb8:	tbnz	w4, #7, 420e84 <ferror@plt+0x1d5e4>
  420ebc:	and	w5, w5, #0xfffffffe
  420ec0:	add	x26, x26, w3, uxtw
  420ec4:	tst	x1, #0xffffffff00000000
  420ec8:	mov	w21, w1
  420ecc:	b.eq	421864 <ferror@plt+0x1dfc4>  // b.none
  420ed0:	ldr	x1, [sp, #176]
  420ed4:	mov	w2, #0x5                   	// #5
  420ed8:	mov	x0, #0x0                   	// #0
  420edc:	bl	403700 <dcgettext@plt>
  420ee0:	bl	441040 <error@@Base>
  420ee4:	ldr	w0, [sp, #208]
  420ee8:	add	x23, x26, w0, uxtw
  420eec:	cmp	x23, x28
  420ef0:	b.cc	4214e0 <ferror@plt+0x1dc40>  // b.lo, b.ul, b.last
  420ef4:	cmp	x28, x26
  420ef8:	mov	x22, #0x0                   	// #0
  420efc:	b.ls	420f10 <ferror@plt+0x1d670>  // b.plast
  420f00:	sub	x1, x28, x26
  420f04:	sub	w0, w1, #0x1
  420f08:	cmp	w0, #0x7
  420f0c:	b.ls	4214e4 <ferror@plt+0x1dc44>  // b.plast
  420f10:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  420f14:	add	x1, x1, #0xda8
  420f18:	mov	w2, #0x5                   	// #5
  420f1c:	mov	x0, #0x0                   	// #0
  420f20:	bl	403700 <dcgettext@plt>
  420f24:	mov	x2, x22
  420f28:	mov	w1, w21
  420f2c:	bl	4037a0 <printf@plt>
  420f30:	b	420cc8 <ferror@plt+0x1d428>
  420f34:	mov	x0, x26
  420f38:	mov	w3, #0x0                   	// #0
  420f3c:	mov	w2, #0x0                   	// #0
  420f40:	mov	x24, #0x0                   	// #0
  420f44:	mov	w1, #0x3                   	// #3
  420f48:	cmp	x28, x0
  420f4c:	b.ls	421470 <ferror@plt+0x1dbd0>  // b.plast
  420f50:	ldrb	w4, [x0], #1
  420f54:	add	w2, w2, #0x1
  420f58:	cmp	w3, #0x3f
  420f5c:	b.hi	420fdc <ferror@plt+0x1d73c>  // b.pmore
  420f60:	and	x5, x4, #0x7f
  420f64:	lsl	x6, x5, x3
  420f68:	orr	x24, x24, x6
  420f6c:	lsr	x6, x24, x3
  420f70:	cmp	x5, x6
  420f74:	csel	w21, w21, w1, eq  // eq = none
  420f78:	add	w3, w3, #0x7
  420f7c:	tbnz	w4, #7, 420f48 <ferror@plt+0x1d6a8>
  420f80:	and	w21, w21, #0xfffffffe
  420f84:	add	x26, x26, w2, uxtw
  420f88:	tst	x24, #0xffffffff00000000
  420f8c:	b.eq	421834 <ferror@plt+0x1df94>  // b.none
  420f90:	ldr	x1, [sp, #176]
  420f94:	mov	w2, #0x5                   	// #5
  420f98:	mov	x0, #0x0                   	// #0
  420f9c:	bl	403700 <dcgettext@plt>
  420fa0:	bl	441040 <error@@Base>
  420fa4:	sub	x1, x28, x26
  420fa8:	mov	x0, x26
  420fac:	bl	403020 <strnlen@plt>
  420fb0:	add	x6, x0, #0x1
  420fb4:	add	x23, x26, x6
  420fb8:	mov	w2, #0x5                   	// #5
  420fbc:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  420fc0:	mov	x0, #0x0                   	// #0
  420fc4:	add	x1, x1, #0xcc0
  420fc8:	bl	403700 <dcgettext@plt>
  420fcc:	mov	x2, x26
  420fd0:	mov	w1, w24
  420fd4:	bl	4037a0 <printf@plt>
  420fd8:	b	420cc8 <ferror@plt+0x1d428>
  420fdc:	tst	x4, #0x7f
  420fe0:	csel	w21, w21, w1, eq  // eq = none
  420fe4:	tbnz	w4, #7, 420f48 <ferror@plt+0x1d6a8>
  420fe8:	b	420f80 <ferror@plt+0x1d6e0>
  420fec:	tst	x4, #0x7f
  420ff0:	csel	w5, w5, w7, eq  // eq = none
  420ff4:	tbnz	w4, #7, 420d64 <ferror@plt+0x1d4c4>
  420ff8:	b	420d9c <ferror@plt+0x1d4fc>
  420ffc:	tst	x4, #0x7f
  421000:	csel	w5, w5, w7, eq  // eq = none
  421004:	tbnz	w4, #7, 420e84 <ferror@plt+0x1d5e4>
  421008:	b	420ebc <ferror@plt+0x1d61c>
  42100c:	tst	x4, #0x7f
  421010:	csel	w6, w6, w1, eq  // eq = none
  421014:	tbnz	w4, #7, 420c14 <ferror@plt+0x1d374>
  421018:	b	420c4c <ferror@plt+0x1d3ac>
  42101c:	mov	x0, x26
  421020:	mov	w1, #0x1                   	// #1
  421024:	mov	w2, #0x0                   	// #0
  421028:	mov	w5, #0x0                   	// #0
  42102c:	mov	x21, #0x0                   	// #0
  421030:	mov	w7, #0x3                   	// #3
  421034:	cmp	x28, x0
  421038:	b.ls	42141c <ferror@plt+0x1db7c>  // b.plast
  42103c:	ldrb	w3, [x0], #1
  421040:	add	w5, w5, #0x1
  421044:	cmp	w2, #0x3f
  421048:	b.hi	4210cc <ferror@plt+0x1d82c>  // b.pmore
  42104c:	and	x4, x3, #0x7f
  421050:	lsl	x6, x4, x2
  421054:	orr	x21, x21, x6
  421058:	lsr	x6, x21, x2
  42105c:	cmp	x4, x6
  421060:	csel	w1, w1, w7, eq  // eq = none
  421064:	add	w2, w2, #0x7
  421068:	tbnz	w3, #7, 421034 <ferror@plt+0x1d794>
  42106c:	and	w1, w1, #0xfffffffe
  421070:	add	x26, x26, w5, uxtw
  421074:	tst	x21, #0xffffffff00000000
  421078:	b.eq	421828 <ferror@plt+0x1df88>  // b.none
  42107c:	ldr	x1, [sp, #176]
  421080:	mov	w2, #0x5                   	// #5
  421084:	mov	x0, #0x0                   	// #0
  421088:	bl	403700 <dcgettext@plt>
  42108c:	bl	441040 <error@@Base>
  421090:	ldr	w0, [sp, #208]
  421094:	add	x23, x26, w0, uxtw
  421098:	cmp	x23, x28
  42109c:	b.cc	421458 <ferror@plt+0x1dbb8>  // b.lo, b.ul, b.last
  4210a0:	cmp	x28, x26
  4210a4:	mov	x22, #0x0                   	// #0
  4210a8:	b.ls	4210bc <ferror@plt+0x1d81c>  // b.plast
  4210ac:	sub	x1, x28, x26
  4210b0:	sub	w0, w1, #0x1
  4210b4:	cmp	w0, #0x7
  4210b8:	b.ls	42145c <ferror@plt+0x1dbbc>  // b.plast
  4210bc:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  4210c0:	mov	w2, #0x5                   	// #5
  4210c4:	add	x1, x1, #0xde8
  4210c8:	b	420f1c <ferror@plt+0x1d67c>
  4210cc:	tst	x3, #0x7f
  4210d0:	csel	w1, w1, w7, eq  // eq = none
  4210d4:	tbnz	w3, #7, 421034 <ferror@plt+0x1d794>
  4210d8:	b	42106c <ferror@plt+0x1d7cc>
  4210dc:	tst	x2, #0x7f
  4210e0:	csel	w3, w3, w6, eq  // eq = none
  4210e4:	tbnz	w2, #7, 420ac0 <ferror@plt+0x1d220>
  4210e8:	b	420af8 <ferror@plt+0x1d258>
  4210ec:	mov	x0, x26
  4210f0:	mov	w3, #0x1                   	// #1
  4210f4:	mov	w2, #0x0                   	// #0
  4210f8:	mov	w6, #0x0                   	// #0
  4210fc:	mov	x20, #0x0                   	// #0
  421100:	cmp	x28, x0
  421104:	b.ls	421684 <ferror@plt+0x1dde4>  // b.plast
  421108:	ldrb	w1, [x0], #1
  42110c:	add	w6, w6, #0x1
  421110:	cmp	w2, #0x3f
  421114:	b.hi	421234 <ferror@plt+0x1d994>  // b.pmore
  421118:	and	x4, x1, #0x7f
  42111c:	lsl	x5, x4, x2
  421120:	orr	x20, x20, x5
  421124:	lsr	x5, x20, x2
  421128:	cmp	x4, x5
  42112c:	csel	w3, w3, w21, eq  // eq = none
  421130:	add	w2, w2, #0x7
  421134:	tbnz	w1, #7, 421100 <ferror@plt+0x1d860>
  421138:	and	w3, w3, #0xfffffffe
  42113c:	add	x23, x26, w6, uxtw
  421140:	tst	x20, #0xffffffff00000000
  421144:	b.eq	421880 <ferror@plt+0x1dfe0>  // b.none
  421148:	ldr	x1, [sp, #176]
  42114c:	mov	w2, #0x5                   	// #5
  421150:	mov	x0, #0x0                   	// #0
  421154:	bl	403700 <dcgettext@plt>
  421158:	bl	441040 <error@@Base>
  42115c:	mov	x0, x23
  421160:	mov	w3, #0x1                   	// #1
  421164:	mov	w1, #0x0                   	// #0
  421168:	mov	w6, #0x0                   	// #0
  42116c:	mov	x22, #0x0                   	// #0
  421170:	mov	w5, #0x3                   	// #3
  421174:	nop
  421178:	cmp	x28, x0
  42117c:	b.ls	42152c <ferror@plt+0x1dc8c>  // b.plast
  421180:	ldrb	w2, [x0], #1
  421184:	add	w6, w6, #0x1
  421188:	cmp	w1, #0x3f
  42118c:	b.hi	421224 <ferror@plt+0x1d984>  // b.pmore
  421190:	and	x4, x2, #0x7f
  421194:	lsl	x7, x4, x1
  421198:	orr	x22, x22, x7
  42119c:	lsr	x7, x22, x1
  4211a0:	cmp	x4, x7
  4211a4:	csel	w3, w3, w5, eq  // eq = none
  4211a8:	add	w1, w1, #0x7
  4211ac:	tbnz	w2, #7, 421178 <ferror@plt+0x1d8d8>
  4211b0:	and	w3, w3, #0xfffffffe
  4211b4:	add	x23, x23, w6, uxtw
  4211b8:	tst	x22, #0xffffffff00000000
  4211bc:	mov	w21, w22
  4211c0:	and	x0, x22, #0xffffffff
  4211c4:	b.eq	421870 <ferror@plt+0x1dfd0>  // b.none
  4211c8:	ldr	x1, [sp, #176]
  4211cc:	mov	w2, #0x5                   	// #5
  4211d0:	mov	x22, x0
  4211d4:	mov	x0, #0x0                   	// #0
  4211d8:	bl	403700 <dcgettext@plt>
  4211dc:	bl	441040 <error@@Base>
  4211e0:	ldr	w0, [sp, #212]
  4211e4:	cbnz	w0, 42156c <ferror@plt+0x1dccc>
  4211e8:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  4211ec:	add	x1, x1, #0xc38
  4211f0:	mov	w2, #0x5                   	// #5
  4211f4:	mov	x0, #0x0                   	// #0
  4211f8:	bl	403700 <dcgettext@plt>
  4211fc:	bl	441040 <error@@Base>
  421200:	mov	w2, #0x5                   	// #5
  421204:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  421208:	mov	x0, #0x0                   	// #0
  42120c:	add	x1, x1, #0xc78
  421210:	bl	403700 <dcgettext@plt>
  421214:	mov	w2, w21
  421218:	mov	w1, w20
  42121c:	bl	4037a0 <printf@plt>
  421220:	b	420cc8 <ferror@plt+0x1d428>
  421224:	tst	x2, #0x7f
  421228:	csel	w3, w3, w5, eq  // eq = none
  42122c:	tbnz	w2, #7, 421178 <ferror@plt+0x1d8d8>
  421230:	b	4211b0 <ferror@plt+0x1d910>
  421234:	tst	x1, #0x7f
  421238:	csel	w3, w3, w21, eq  // eq = none
  42123c:	tbnz	w1, #7, 421100 <ferror@plt+0x1d860>
  421240:	b	421138 <ferror@plt+0x1d898>
  421244:	mov	x0, x26
  421248:	mov	w1, #0x1                   	// #1
  42124c:	mov	w2, #0x0                   	// #0
  421250:	mov	w5, #0x0                   	// #0
  421254:	mov	x21, #0x0                   	// #0
  421258:	mov	w7, #0x3                   	// #3
  42125c:	nop
  421260:	cmp	x28, x0
  421264:	b.ls	4215e4 <ferror@plt+0x1dd44>  // b.plast
  421268:	ldrb	w3, [x0], #1
  42126c:	add	w5, w5, #0x1
  421270:	cmp	w2, #0x3f
  421274:	b.hi	4212fc <ferror@plt+0x1da5c>  // b.pmore
  421278:	and	x4, x3, #0x7f
  42127c:	lsl	x6, x4, x2
  421280:	orr	x21, x21, x6
  421284:	lsr	x6, x21, x2
  421288:	cmp	x4, x6
  42128c:	csel	w1, w1, w7, eq  // eq = none
  421290:	add	w2, w2, #0x7
  421294:	tbnz	w3, #7, 421260 <ferror@plt+0x1d9c0>
  421298:	and	w1, w1, #0xfffffffe
  42129c:	add	x26, x26, w5, uxtw
  4212a0:	tst	x21, #0xffffffff00000000
  4212a4:	b.eq	421840 <ferror@plt+0x1dfa0>  // b.none
  4212a8:	ldr	x1, [sp, #176]
  4212ac:	mov	w2, #0x5                   	// #5
  4212b0:	mov	x0, #0x0                   	// #0
  4212b4:	bl	403700 <dcgettext@plt>
  4212b8:	bl	441040 <error@@Base>
  4212bc:	ldr	w0, [sp, #208]
  4212c0:	add	x23, x26, w0, uxtw
  4212c4:	cmp	x23, x28
  4212c8:	b.cc	421620 <ferror@plt+0x1dd80>  // b.lo, b.ul, b.last
  4212cc:	cmp	x28, x26
  4212d0:	mov	x0, #0x0                   	// #0
  4212d4:	b.ls	4212e8 <ferror@plt+0x1da48>  // b.plast
  4212d8:	sub	x1, x28, x26
  4212dc:	sub	w2, w1, #0x1
  4212e0:	cmp	w2, #0x7
  4212e4:	b.ls	421624 <ferror@plt+0x1dd84>  // b.plast
  4212e8:	bl	410028 <ferror@plt+0xc788>
  4212ec:	mov	x20, x0
  4212f0:	mov	w2, #0x5                   	// #5
  4212f4:	ldr	x1, [sp, #192]
  4212f8:	b	420cb0 <ferror@plt+0x1d410>
  4212fc:	tst	x3, #0x7f
  421300:	csel	w1, w1, w7, eq  // eq = none
  421304:	tbnz	w3, #7, 421260 <ferror@plt+0x1d9c0>
  421308:	b	421298 <ferror@plt+0x1d9f8>
  42130c:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  421310:	add	x1, x1, #0xca8
  421314:	mov	w2, #0x5                   	// #5
  421318:	mov	x23, x26
  42131c:	mov	x0, #0x0                   	// #0
  421320:	bl	403700 <dcgettext@plt>
  421324:	bl	4037a0 <printf@plt>
  421328:	b	420cc8 <ferror@plt+0x1d428>
  42132c:	ldr	x1, [sp, #224]
  421330:	cbz	x1, 421eb0 <ferror@plt+0x1e610>
  421334:	ldr	x27, [x1, w0, uxtw #3]
  421338:	cbz	x27, 421eb0 <ferror@plt+0x1e610>
  42133c:	mov	x0, x27
  421340:	mov	w3, #0x1                   	// #1
  421344:	mov	w1, #0x0                   	// #0
  421348:	mov	w22, #0x0                   	// #0
  42134c:	mov	x20, #0x0                   	// #0
  421350:	mov	w6, #0x3                   	// #3
  421354:	nop
  421358:	cmp	x28, x0
  42135c:	b.ls	4216e4 <ferror@plt+0x1de44>  // b.plast
  421360:	ldrb	w2, [x0], #1
  421364:	add	w22, w22, #0x1
  421368:	cmp	w1, #0x3f
  42136c:	b.hi	4213c0 <ferror@plt+0x1db20>  // b.pmore
  421370:	and	x4, x2, #0x7f
  421374:	lsl	x5, x4, x1
  421378:	orr	x20, x20, x5
  42137c:	lsr	x5, x20, x1
  421380:	cmp	x4, x5
  421384:	csel	w3, w3, w6, eq  // eq = none
  421388:	add	w1, w1, #0x7
  42138c:	tbnz	w2, #7, 421358 <ferror@plt+0x1dab8>
  421390:	and	w3, w3, #0xfffffffe
  421394:	tbnz	w3, #1, 421a9c <ferror@plt+0x1e1fc>
  421398:	mov	w2, #0x5                   	// #5
  42139c:	cbnz	x20, 421708 <ferror@plt+0x1de68>
  4213a0:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  4213a4:	mov	x0, #0x0                   	// #0
  4213a8:	add	x1, x1, #0xe70
  4213ac:	bl	403700 <dcgettext@plt>
  4213b0:	mov	x23, x26
  4213b4:	mov	w1, w21
  4213b8:	bl	4037a0 <printf@plt>
  4213bc:	b	420cc8 <ferror@plt+0x1d428>
  4213c0:	tst	x2, #0x7f
  4213c4:	csel	w3, w3, w6, eq  // eq = none
  4213c8:	tbnz	w2, #7, 421358 <ferror@plt+0x1dab8>
  4213cc:	b	421390 <ferror@plt+0x1daf0>
  4213d0:	ldr	w0, [sp, #208]
  4213d4:	add	x23, x26, w0, uxtw
  4213d8:	cmp	x23, x28
  4213dc:	b.cc	4216b4 <ferror@plt+0x1de14>  // b.lo, b.ul, b.last
  4213e0:	cmp	x26, x28
  4213e4:	mov	x20, #0x0                   	// #0
  4213e8:	b.cs	4213fc <ferror@plt+0x1db5c>  // b.hs, b.nlast
  4213ec:	sub	x1, x28, x26
  4213f0:	sub	w0, w1, #0x1
  4213f4:	cmp	w0, #0x7
  4213f8:	b.ls	4216b8 <ferror@plt+0x1de18>  // b.plast
  4213fc:	mov	w2, #0x5                   	// #5
  421400:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  421404:	mov	x0, #0x0                   	// #0
  421408:	add	x1, x1, #0xd80
  42140c:	bl	403700 <dcgettext@plt>
  421410:	mov	x1, x20
  421414:	bl	4037a0 <printf@plt>
  421418:	b	420cc8 <ferror@plt+0x1d428>
  42141c:	add	x26, x26, w5, uxtw
  421420:	tst	x21, #0xffffffff00000000
  421424:	and	w0, w1, #0x1
  421428:	b.eq	421824 <ferror@plt+0x1df84>  // b.none
  42142c:	cbz	w0, 42107c <ferror@plt+0x1d7dc>
  421430:	adrp	x1, 448000 <warn@@Base+0x69e8>
  421434:	add	x1, x1, #0xa98
  421438:	mov	w2, #0x5                   	// #5
  42143c:	mov	x0, #0x0                   	// #0
  421440:	bl	403700 <dcgettext@plt>
  421444:	bl	441040 <error@@Base>
  421448:	ldr	w0, [sp, #208]
  42144c:	add	x23, x26, w0, uxtw
  421450:	cmp	x23, x28
  421454:	b.cs	4210a0 <ferror@plt+0x1d800>  // b.hs, b.nlast
  421458:	ldr	w1, [sp, #208]
  42145c:	ldr	x2, [x19]
  421460:	mov	x0, x26
  421464:	blr	x2
  421468:	mov	x22, x0
  42146c:	b	4210bc <ferror@plt+0x1d81c>
  421470:	add	x26, x26, w2, uxtw
  421474:	tst	x24, #0xffffffff00000000
  421478:	and	w0, w21, #0x1
  42147c:	b.eq	421830 <ferror@plt+0x1df90>  // b.none
  421480:	cbz	w0, 420f90 <ferror@plt+0x1d6f0>
  421484:	adrp	x1, 448000 <warn@@Base+0x69e8>
  421488:	add	x1, x1, #0xa98
  42148c:	mov	w2, #0x5                   	// #5
  421490:	mov	x0, #0x0                   	// #0
  421494:	bl	403700 <dcgettext@plt>
  421498:	bl	441040 <error@@Base>
  42149c:	b	420fa4 <ferror@plt+0x1d704>
  4214a0:	add	x26, x26, w3, uxtw
  4214a4:	tst	x1, #0xffffffff00000000
  4214a8:	mov	w21, w1
  4214ac:	and	w0, w5, #0x1
  4214b0:	b.eq	421860 <ferror@plt+0x1dfc0>  // b.none
  4214b4:	cbz	w0, 420ed0 <ferror@plt+0x1d630>
  4214b8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4214bc:	add	x1, x1, #0xa98
  4214c0:	mov	w2, #0x5                   	// #5
  4214c4:	mov	x0, #0x0                   	// #0
  4214c8:	bl	403700 <dcgettext@plt>
  4214cc:	bl	441040 <error@@Base>
  4214d0:	ldr	w0, [sp, #208]
  4214d4:	add	x23, x26, w0, uxtw
  4214d8:	cmp	x23, x28
  4214dc:	b.cs	420ef4 <ferror@plt+0x1d654>  // b.hs, b.nlast
  4214e0:	ldr	w1, [sp, #208]
  4214e4:	ldr	x2, [x19]
  4214e8:	mov	x0, x26
  4214ec:	blr	x2
  4214f0:	mov	x22, x0
  4214f4:	b	420f10 <ferror@plt+0x1d670>
  4214f8:	add	x26, x26, w2, uxtw
  4214fc:	tst	x1, #0xffffffff00000000
  421500:	mov	w21, w1
  421504:	and	w0, w5, #0x1
  421508:	b.eq	421848 <ferror@plt+0x1dfa8>  // b.none
  42150c:	cbz	w0, 420db0 <ferror@plt+0x1d510>
  421510:	adrp	x1, 448000 <warn@@Base+0x69e8>
  421514:	add	x1, x1, #0xa98
  421518:	mov	w2, #0x5                   	// #5
  42151c:	mov	x0, #0x0                   	// #0
  421520:	bl	403700 <dcgettext@plt>
  421524:	bl	441040 <error@@Base>
  421528:	b	420dc4 <ferror@plt+0x1d524>
  42152c:	add	x23, x23, w6, uxtw
  421530:	tst	x22, #0xffffffff00000000
  421534:	and	w1, w3, #0x1
  421538:	mov	w21, w22
  42153c:	and	x0, x22, #0xffffffff
  421540:	b.eq	42186c <ferror@plt+0x1dfcc>  // b.none
  421544:	cbz	w1, 4211c8 <ferror@plt+0x1d928>
  421548:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42154c:	add	x1, x1, #0xa98
  421550:	mov	w2, #0x5                   	// #5
  421554:	mov	x22, x0
  421558:	mov	x0, #0x0                   	// #0
  42155c:	bl	403700 <dcgettext@plt>
  421560:	bl	441040 <error@@Base>
  421564:	ldr	w0, [sp, #212]
  421568:	cbz	w0, 4211e8 <ferror@plt+0x1d948>
  42156c:	adrp	x24, 470000 <memcpy@GLIBC_2.17>
  421570:	add	x24, x24, #0xbf0
  421574:	ldr	x25, [x24, #480]
  421578:	cbz	x25, 421200 <ferror@plt+0x1d960>
  42157c:	ldr	x0, [sp, #216]
  421580:	cmp	x22, #0x0
  421584:	ldr	x1, [x24, #496]
  421588:	ccmp	x0, x1, #0x2, ne  // ne = any
  42158c:	b.cs	421200 <ferror@plt+0x1d960>  // b.hs, b.nlast
  421590:	add	x2, x25, x0
  421594:	add	x25, x25, x1
  421598:	add	x27, x2, #0x4
  42159c:	cmp	x25, x27
  4215a0:	b.hi	421ab4 <ferror@plt+0x1e214>  // b.pmore
  4215a4:	cmp	x2, x25
  4215a8:	b.cc	421d6c <ferror@plt+0x1e4cc>  // b.lo, b.ul, b.last
  4215ac:	mov	x0, #0x4                   	// #4
  4215b0:	mov	w26, w0
  4215b4:	cmp	x1, x0
  4215b8:	b.cc	421200 <ferror@plt+0x1d960>  // b.lo, b.ul, b.last
  4215bc:	add	x0, x27, #0x2
  4215c0:	cmp	x25, x0
  4215c4:	b.hi	421b70 <ferror@plt+0x1e2d0>  // b.pmore
  4215c8:	cmp	x25, x27
  4215cc:	b.ls	421200 <ferror@plt+0x1d960>  // b.plast
  4215d0:	sub	x1, x25, x27
  4215d4:	sub	w0, w1, #0x1
  4215d8:	cmp	w0, #0x7
  4215dc:	b.ls	421b74 <ferror@plt+0x1e2d4>  // b.plast
  4215e0:	b	421200 <ferror@plt+0x1d960>
  4215e4:	add	x26, x26, w5, uxtw
  4215e8:	tst	x21, #0xffffffff00000000
  4215ec:	and	w0, w1, #0x1
  4215f0:	b.eq	42183c <ferror@plt+0x1df9c>  // b.none
  4215f4:	cbz	w0, 4212a8 <ferror@plt+0x1da08>
  4215f8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4215fc:	add	x1, x1, #0xa98
  421600:	mov	w2, #0x5                   	// #5
  421604:	mov	x0, #0x0                   	// #0
  421608:	bl	403700 <dcgettext@plt>
  42160c:	bl	441040 <error@@Base>
  421610:	ldr	w0, [sp, #208]
  421614:	add	x23, x26, w0, uxtw
  421618:	cmp	x23, x28
  42161c:	b.cs	4212cc <ferror@plt+0x1da2c>  // b.hs, b.nlast
  421620:	ldr	w1, [sp, #208]
  421624:	ldr	x2, [x19]
  421628:	mov	x0, x26
  42162c:	blr	x2
  421630:	b	4212e8 <ferror@plt+0x1da48>
  421634:	add	x26, x26, w3, uxtw
  421638:	tst	x21, #0xffffffff00000000
  42163c:	and	w0, w6, #0x1
  421640:	b.eq	421854 <ferror@plt+0x1dfb4>  // b.none
  421644:	cbz	w0, 420c5c <ferror@plt+0x1d3bc>
  421648:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42164c:	add	x1, x1, #0xa98
  421650:	mov	w2, #0x5                   	// #5
  421654:	mov	x0, #0x0                   	// #0
  421658:	bl	403700 <dcgettext@plt>
  42165c:	bl	441040 <error@@Base>
  421660:	ldr	w0, [sp, #208]
  421664:	add	x23, x26, w0, uxtw
  421668:	cmp	x23, x28
  42166c:	b.cs	420c80 <ferror@plt+0x1d3e0>  // b.hs, b.nlast
  421670:	ldr	w1, [sp, #208]
  421674:	ldr	x2, [x19]
  421678:	mov	x0, x26
  42167c:	blr	x2
  421680:	b	420c9c <ferror@plt+0x1d3fc>
  421684:	add	x23, x26, w6, uxtw
  421688:	tst	x20, #0xffffffff00000000
  42168c:	and	w0, w3, #0x1
  421690:	b.eq	42187c <ferror@plt+0x1dfdc>  // b.none
  421694:	cbz	w0, 421148 <ferror@plt+0x1d8a8>
  421698:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42169c:	add	x1, x1, #0xa98
  4216a0:	mov	w2, #0x5                   	// #5
  4216a4:	mov	x0, #0x0                   	// #0
  4216a8:	bl	403700 <dcgettext@plt>
  4216ac:	bl	441040 <error@@Base>
  4216b0:	b	42115c <ferror@plt+0x1d8bc>
  4216b4:	ldr	w1, [sp, #208]
  4216b8:	ldr	x2, [x19]
  4216bc:	mov	x0, x26
  4216c0:	blr	x2
  4216c4:	mov	x20, x0
  4216c8:	b	4213fc <ferror@plt+0x1db5c>
  4216cc:	ldr	w1, [sp, #208]
  4216d0:	ldr	x2, [x19]
  4216d4:	mov	x0, x26
  4216d8:	blr	x2
  4216dc:	mov	x20, x0
  4216e0:	b	420e3c <ferror@plt+0x1d59c>
  4216e4:	tbz	w3, #0, 421394 <ferror@plt+0x1daf4>
  4216e8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4216ec:	add	x1, x1, #0xa98
  4216f0:	mov	w2, #0x5                   	// #5
  4216f4:	mov	x0, #0x0                   	// #0
  4216f8:	bl	403700 <dcgettext@plt>
  4216fc:	bl	441040 <error@@Base>
  421700:	mov	w2, #0x5                   	// #5
  421704:	cbz	x20, 4213a0 <ferror@plt+0x1db00>
  421708:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  42170c:	mov	x0, #0x0                   	// #0
  421710:	add	x1, x1, #0xe80
  421714:	bl	403700 <dcgettext@plt>
  421718:	mov	w1, w21
  42171c:	bl	4037a0 <printf@plt>
  421720:	ldr	w0, [sp, #208]
  421724:	add	x27, x27, w22, uxtw
  421728:	str	x0, [sp, #168]
  42172c:	cmp	x28, x27
  421730:	ldr	w0, [sp, #200]
  421734:	sub	x25, x20, #0x1
  421738:	str	w0, [sp, #160]
  42173c:	mov	x21, #0x0                   	// #0
  421740:	b.ls	4218a4 <ferror@plt+0x1e004>  // b.plast
  421744:	add	x1, x27, x20
  421748:	mov	x0, x27
  42174c:	cmp	x28, x1
  421750:	str	x20, [sp, #248]
  421754:	mov	x20, x28
  421758:	csel	x23, x28, x1, cc  // cc = lo, ul, last
  42175c:	sub	x2, x20, x0
  421760:	add	x27, x27, #0x1
  421764:	mov	x28, x23
  421768:	sub	w3, w2, #0x1
  42176c:	cmp	x27, x20
  421770:	mov	w24, #0xffffffff            	// #-1
  421774:	mov	w22, #0x20                  	// #32
  421778:	mov	w1, #0x1                   	// #1
  42177c:	ldr	x23, [sp, #184]
  421780:	b.cc	421814 <ferror@plt+0x1df74>  // b.lo, b.ul, b.last
  421784:	nop
  421788:	cmp	w3, #0x7
  42178c:	mov	x1, #0x0                   	// #0
  421790:	b.ls	421f58 <ferror@plt+0x1e6b8>  // b.plast
  421794:	ldr	x0, [sp, #168]
  421798:	str	x0, [sp]
  42179c:	ldr	w0, [sp, #160]
  4217a0:	mov	x4, x26
  4217a4:	str	w0, [sp, #8]
  4217a8:	mov	x5, x20
  4217ac:	str	xzr, [sp, #16]
  4217b0:	mov	x3, x23
  4217b4:	str	wzr, [sp, #24]
  4217b8:	mov	x7, #0x0                   	// #0
  4217bc:	stp	xzr, xzr, [sp, #32]
  4217c0:	mov	x6, #0x0                   	// #0
  4217c4:	mov	x2, #0x0                   	// #0
  4217c8:	strb	w22, [sp, #48]
  4217cc:	mov	x0, #0x0                   	// #0
  4217d0:	str	w24, [sp, #56]
  4217d4:	bl	416af0 <ferror@plt+0x13250>
  4217d8:	mov	x26, x0
  4217dc:	cmp	x21, x25
  4217e0:	mov	w0, #0x2c                  	// #44
  4217e4:	add	x21, x21, #0x1
  4217e8:	b.eq	421888 <ferror@plt+0x1dfe8>  // b.none
  4217ec:	bl	403800 <putchar@plt>
  4217f0:	cmp	x27, x28
  4217f4:	b.cs	421890 <ferror@plt+0x1dff0>  // b.hs, b.nlast
  4217f8:	mov	x0, x27
  4217fc:	add	x27, x27, #0x1
  421800:	sub	x2, x20, x0
  421804:	cmp	x27, x20
  421808:	sub	w3, w2, #0x1
  42180c:	mov	w1, #0x1                   	// #1
  421810:	b.cs	421788 <ferror@plt+0x1dee8>  // b.hs, b.nlast
  421814:	ldr	x2, [x19]
  421818:	blr	x2
  42181c:	sxtw	x1, w0
  421820:	b	421794 <ferror@plt+0x1def4>
  421824:	cbnz	w0, 421430 <ferror@plt+0x1db90>
  421828:	tbz	w1, #1, 421090 <ferror@plt+0x1d7f0>
  42182c:	b	42107c <ferror@plt+0x1d7dc>
  421830:	cbnz	w0, 421484 <ferror@plt+0x1dbe4>
  421834:	tbz	w21, #1, 420fa4 <ferror@plt+0x1d704>
  421838:	b	420f90 <ferror@plt+0x1d6f0>
  42183c:	cbnz	w0, 4215f8 <ferror@plt+0x1dd58>
  421840:	tbz	w1, #1, 4212bc <ferror@plt+0x1da1c>
  421844:	b	4212a8 <ferror@plt+0x1da08>
  421848:	cbnz	w0, 421510 <ferror@plt+0x1dc70>
  42184c:	tbz	w5, #1, 420dc4 <ferror@plt+0x1d524>
  421850:	b	420db0 <ferror@plt+0x1d510>
  421854:	cbnz	w0, 421648 <ferror@plt+0x1dda8>
  421858:	tbz	w6, #1, 420c70 <ferror@plt+0x1d3d0>
  42185c:	b	420c5c <ferror@plt+0x1d3bc>
  421860:	cbnz	w0, 4214b8 <ferror@plt+0x1dc18>
  421864:	tbz	w5, #1, 420ee4 <ferror@plt+0x1d644>
  421868:	b	420ed0 <ferror@plt+0x1d630>
  42186c:	cbnz	w1, 421548 <ferror@plt+0x1dca8>
  421870:	tbz	w3, #1, 4211e0 <ferror@plt+0x1d940>
  421874:	mov	x0, x22
  421878:	b	4211c8 <ferror@plt+0x1d928>
  42187c:	cbnz	w0, 421698 <ferror@plt+0x1ddf8>
  421880:	tbz	w3, #1, 42115c <ferror@plt+0x1d8bc>
  421884:	b	421148 <ferror@plt+0x1d8a8>
  421888:	cmp	x27, x28
  42188c:	b.cc	4217f8 <ferror@plt+0x1df58>  // b.lo, b.ul, b.last
  421890:	mov	x28, x20
  421894:	mov	x23, x26
  421898:	ldr	x20, [sp, #248]
  42189c:	cmp	x20, x21
  4218a0:	b.ls	421948 <ferror@plt+0x1e0a8>  // b.plast
  4218a4:	mov	x23, x20
  4218a8:	mov	x20, x26
  4218ac:	ldr	x26, [sp, #184]
  4218b0:	mov	w24, #0xffffffff            	// #-1
  4218b4:	mov	w22, #0x20                  	// #32
  4218b8:	mov	x0, x27
  4218bc:	add	x27, x27, #0x1
  4218c0:	cmp	x28, x27
  4218c4:	mov	w1, #0x1                   	// #1
  4218c8:	mov	x2, #0x0                   	// #0
  4218cc:	b.ls	4218dc <ferror@plt+0x1e03c>  // b.plast
  4218d0:	ldr	x2, [x19]
  4218d4:	blr	x2
  4218d8:	sxtw	x2, w0
  4218dc:	ldr	x0, [sp, #168]
  4218e0:	str	x0, [sp]
  4218e4:	ldr	w0, [sp, #160]
  4218e8:	mov	x4, x20
  4218ec:	str	w0, [sp, #8]
  4218f0:	mov	x1, x2
  4218f4:	str	xzr, [sp, #16]
  4218f8:	mov	x5, x28
  4218fc:	str	wzr, [sp, #24]
  421900:	mov	x3, x26
  421904:	stp	xzr, xzr, [sp, #32]
  421908:	mov	x7, #0x0                   	// #0
  42190c:	mov	x6, #0x0                   	// #0
  421910:	strb	w22, [sp, #48]
  421914:	mov	x2, #0x0                   	// #0
  421918:	str	w24, [sp, #56]
  42191c:	mov	x0, #0x0                   	// #0
  421920:	bl	416af0 <ferror@plt+0x13250>
  421924:	mov	x20, x0
  421928:	cmp	x25, x21
  42192c:	mov	w0, #0x2c                  	// #44
  421930:	add	x21, x21, #0x1
  421934:	b.eq	421954 <ferror@plt+0x1e0b4>  // b.none
  421938:	bl	403800 <putchar@plt>
  42193c:	cmp	x23, x21
  421940:	b.hi	4218b8 <ferror@plt+0x1e018>  // b.pmore
  421944:	mov	x23, x20
  421948:	mov	w0, #0xa                   	// #10
  42194c:	bl	403800 <putchar@plt>
  421950:	b	420cc8 <ferror@plt+0x1d428>
  421954:	add	x21, x25, #0x1
  421958:	cmp	x23, x21
  42195c:	b.hi	4218b8 <ferror@plt+0x1e018>  // b.pmore
  421960:	b	421944 <ferror@plt+0x1e0a4>
  421964:	add	x20, x26, w20, uxtw
  421968:	tbz	w3, #0, 420b00 <ferror@plt+0x1d260>
  42196c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  421970:	add	x1, x1, #0xa98
  421974:	mov	w2, #0x5                   	// #5
  421978:	mov	x0, #0x0                   	// #0
  42197c:	bl	403700 <dcgettext@plt>
  421980:	bl	441040 <error@@Base>
  421984:	mov	w2, #0x5                   	// #5
  421988:	cbz	x28, 420b0c <ferror@plt+0x1d26c>
  42198c:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  421990:	mov	x0, #0x0                   	// #0
  421994:	add	x1, x1, #0xbc0
  421998:	bl	403700 <dcgettext@plt>
  42199c:	mov	x26, x20
  4219a0:	mov	w1, w21
  4219a4:	bl	4037a0 <printf@plt>
  4219a8:	add	x20, x20, x28
  4219ac:	mvn	x0, x26
  4219b0:	adrp	x21, 44d000 <warn@@Base+0xb9e8>
  4219b4:	sub	x28, x28, #0x1
  4219b8:	add	x21, x21, #0x7f8
  4219bc:	str	x0, [sp, #160]
  4219c0:	adrp	x0, 448000 <warn@@Base+0x69e8>
  4219c4:	add	x0, x0, #0xb50
  4219c8:	str	x0, [sp, #192]
  4219cc:	nop
  4219d0:	mov	x0, x26
  4219d4:	add	x26, x26, #0x1
  4219d8:	cmp	x26, x24
  4219dc:	b.cc	421af0 <ferror@plt+0x1e250>  // b.lo, b.ul, b.last
  4219e0:	sub	x1, x26, #0x1
  4219e4:	cmp	x24, x1
  4219e8:	b.ls	4219fc <ferror@plt+0x1e15c>  // b.plast
  4219ec:	sub	x1, x24, x0
  4219f0:	sub	w2, w1, #0x1
  4219f4:	cmp	w2, #0x7
  4219f8:	b.ls	421af4 <ferror@plt+0x1e254>  // b.plast
  4219fc:	mov	x27, x26
  421a00:	mov	x26, #0x0                   	// #0
  421a04:	ldr	x0, [sp, #160]
  421a08:	add	x27, x27, x0
  421a0c:	mov	x0, x21
  421a10:	cmp	x27, x28
  421a14:	b.eq	421e28 <ferror@plt+0x1e588>  // b.none
  421a18:	adrp	x2, 447000 <warn@@Base+0x59e8>
  421a1c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  421a20:	add	x2, x2, #0x28
  421a24:	add	x1, x1, #0xb38
  421a28:	str	wzr, [sp, #168]
  421a2c:	bl	4037a0 <printf@plt>
  421a30:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  421a34:	mov	w2, #0x5                   	// #5
  421a38:	add	x1, x1, #0xbe0
  421a3c:	mov	x0, #0x0                   	// #0
  421a40:	bl	403700 <dcgettext@plt>
  421a44:	mov	x20, x0
  421a48:	cbnz	x26, 421d84 <ferror@plt+0x1e4e4>
  421a4c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  421a50:	add	x1, x1, #0xb38
  421a54:	mov	x0, x20
  421a58:	bl	441040 <error@@Base>
  421a5c:	mov	w0, #0x0                   	// #0
  421a60:	ldp	x29, x30, [sp, #64]
  421a64:	ldp	x19, x20, [sp, #80]
  421a68:	ldp	x21, x22, [sp, #96]
  421a6c:	ldp	x23, x24, [sp, #112]
  421a70:	ldp	x25, x26, [sp, #128]
  421a74:	ldp	x27, x28, [sp, #144]
  421a78:	add	sp, sp, #0x910
  421a7c:	ret
  421a80:	mov	w1, #0x1                   	// #1
  421a84:	ldr	x2, [x19]
  421a88:	mov	x0, x20
  421a8c:	blr	x2
  421a90:	mov	w21, w0
  421a94:	add	x2, x23, w0, uxtw #3
  421a98:	b	420aa4 <ferror@plt+0x1d204>
  421a9c:	ldr	x1, [sp, #176]
  421aa0:	mov	w2, #0x5                   	// #5
  421aa4:	mov	x0, #0x0                   	// #0
  421aa8:	bl	403700 <dcgettext@plt>
  421aac:	bl	441040 <error@@Base>
  421ab0:	b	421398 <ferror@plt+0x1daf8>
  421ab4:	mov	w1, #0x4                   	// #4
  421ab8:	ldr	x3, [x19]
  421abc:	mov	x0, x2
  421ac0:	str	x2, [sp, #160]
  421ac4:	blr	x3
  421ac8:	mov	x3, #0xffffffff            	// #4294967295
  421acc:	mov	x1, #0x4                   	// #4
  421ad0:	cmp	x0, x3
  421ad4:	mov	w26, w1
  421ad8:	ldr	x2, [sp, #160]
  421adc:	b.eq	421e6c <ferror@plt+0x1e5cc>  // b.none
  421ae0:	adds	x0, x0, x1
  421ae4:	b.cs	421200 <ferror@plt+0x1d960>  // b.hs, b.nlast
  421ae8:	ldr	x1, [x24, #496]
  421aec:	b	4215b4 <ferror@plt+0x1dd14>
  421af0:	mov	w1, #0x1                   	// #1
  421af4:	ldr	x2, [x19]
  421af8:	blr	x2
  421afc:	str	w0, [sp, #168]
  421b00:	mov	x27, x0
  421b04:	and	x22, x0, #0xffffffff
  421b08:	cbz	w0, 421f10 <ferror@plt+0x1e670>
  421b0c:	bl	443660 <warn@@Base+0x2048>
  421b10:	mov	x1, x0
  421b14:	cbz	x0, 421e44 <ferror@plt+0x1e5a4>
  421b18:	ldr	x0, [sp, #160]
  421b1c:	add	x2, x26, x0
  421b20:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  421b24:	cmp	x28, x2
  421b28:	add	x0, x0, #0x670
  421b2c:	adrp	x2, 447000 <warn@@Base+0x59e8>
  421b30:	add	x2, x2, #0x28
  421b34:	csel	x2, x2, x0, ne  // ne = any
  421b38:	mov	x0, x21
  421b3c:	bl	4037a0 <printf@plt>
  421b40:	cmp	w27, #0xf
  421b44:	b.ls	421b60 <ferror@plt+0x1e2c0>  // b.plast
  421b48:	cmp	w27, #0x17
  421b4c:	b.ne	421b68 <ferror@plt+0x1e2c8>  // b.any
  421b50:	cmp	x26, x20
  421b54:	b.ne	4219d0 <ferror@plt+0x1e130>  // b.any
  421b58:	mov	x20, x26
  421b5c:	b	420b24 <ferror@plt+0x1d284>
  421b60:	cmp	w27, #0x2
  421b64:	b.hi	421b50 <ferror@plt+0x1e2b0>  // b.pmore
  421b68:	mov	x26, x22
  421b6c:	b	421a30 <ferror@plt+0x1e190>
  421b70:	mov	w1, #0x2                   	// #2
  421b74:	ldr	x2, [x19]
  421b78:	mov	x0, x27
  421b7c:	blr	x2
  421b80:	sub	w1, w0, #0x2
  421b84:	cmp	w1, #0x2
  421b88:	b.hi	421200 <ferror@plt+0x1d960>  // b.pmore
  421b8c:	add	w26, w26, #0x1
  421b90:	cmp	w0, #0x4
  421b94:	mov	w0, w26
  421b98:	add	x0, x0, #0x2
  421b9c:	add	x0, x27, x0
  421ba0:	cinc	x0, x0, eq  // eq = none
  421ba4:	add	x24, x0, #0x4
  421ba8:	add	x0, x0, #0x3
  421bac:	cmp	x25, x24
  421bb0:	b.ls	421d34 <ferror@plt+0x1e494>  // b.plast
  421bb4:	mov	w1, #0x1                   	// #1
  421bb8:	ldr	x2, [x19]
  421bbc:	blr	x2
  421bc0:	cbz	w0, 421200 <ferror@plt+0x1d960>
  421bc4:	sub	w0, w0, #0x1
  421bc8:	add	x24, x24, x0
  421bcc:	cmp	x25, x24
  421bd0:	b.ls	421200 <ferror@plt+0x1d960>  // b.plast
  421bd4:	mov	x26, x24
  421bd8:	b	421bf0 <ferror@plt+0x1e350>
  421bdc:	bl	403020 <strnlen@plt>
  421be0:	add	x0, x0, #0x1
  421be4:	add	x26, x26, x0
  421be8:	cmp	x25, x26
  421bec:	b.ls	421200 <ferror@plt+0x1d960>  // b.plast
  421bf0:	ldrb	w2, [x26]
  421bf4:	sub	x1, x25, x26
  421bf8:	mov	x0, x26
  421bfc:	cbnz	w2, 421bdc <ferror@plt+0x1e33c>
  421c00:	add	x27, x26, #0x1
  421c04:	cmp	x25, x27
  421c08:	b.ls	421200 <ferror@plt+0x1d960>  // b.plast
  421c0c:	ldrb	w0, [x26, #1]
  421c10:	cmp	w0, #0x0
  421c14:	ccmp	x22, #0x1, #0x4, ne  // ne = any
  421c18:	b.eq	421cbc <ferror@plt+0x1e41c>  // b.none
  421c1c:	nop
  421c20:	sub	x1, x25, x27
  421c24:	mov	x0, x27
  421c28:	bl	403020 <strnlen@plt>
  421c2c:	add	x2, x0, #0x1
  421c30:	add	x2, x27, x2
  421c34:	mov	w1, #0x0                   	// #0
  421c38:	mov	x0, x2
  421c3c:	b	421c4c <ferror@plt+0x1e3ac>
  421c40:	ldrsb	w3, [x0], #1
  421c44:	add	w1, w1, #0x1
  421c48:	tbz	w3, #31, 421c54 <ferror@plt+0x1e3b4>
  421c4c:	cmp	x25, x0
  421c50:	b.hi	421c40 <ferror@plt+0x1e3a0>  // b.pmore
  421c54:	add	x2, x2, w1, uxtw
  421c58:	mov	w1, #0x0                   	// #0
  421c5c:	mov	x0, x2
  421c60:	b	421c70 <ferror@plt+0x1e3d0>
  421c64:	ldrsb	w3, [x0], #1
  421c68:	add	w1, w1, #0x1
  421c6c:	tbz	w3, #31, 421c78 <ferror@plt+0x1e3d8>
  421c70:	cmp	x25, x0
  421c74:	b.hi	421c64 <ferror@plt+0x1e3c4>  // b.pmore
  421c78:	add	x1, x2, w1, uxtw
  421c7c:	mov	w3, #0x0                   	// #0
  421c80:	mov	x0, x1
  421c84:	b	421c94 <ferror@plt+0x1e3f4>
  421c88:	ldrsb	w2, [x0], #1
  421c8c:	add	w3, w3, #0x1
  421c90:	tbz	w2, #31, 421c9c <ferror@plt+0x1e3fc>
  421c94:	cmp	x25, x0
  421c98:	b.hi	421c88 <ferror@plt+0x1e3e8>  // b.pmore
  421c9c:	add	x27, x1, w3, uxtw
  421ca0:	sub	x22, x22, #0x1
  421ca4:	cmp	x25, x27
  421ca8:	b.ls	421200 <ferror@plt+0x1d960>  // b.plast
  421cac:	ldrb	w0, [x1, w3, uxtw]
  421cb0:	cmp	w0, #0x0
  421cb4:	ccmp	x22, #0x1, #0x4, ne  // ne = any
  421cb8:	b.ne	421c20 <ferror@plt+0x1e380>  // b.any
  421cbc:	cbz	w0, 421200 <ferror@plt+0x1d960>
  421cc0:	sub	x1, x25, x27
  421cc4:	mov	x0, x27
  421cc8:	bl	403020 <strnlen@plt>
  421ccc:	add	x0, x0, #0x1
  421cd0:	add	x0, x27, x0
  421cd4:	cmp	x25, x0
  421cd8:	b.ls	421200 <ferror@plt+0x1d960>  // b.plast
  421cdc:	add	x3, sp, #0x10c
  421ce0:	add	x2, sp, #0x108
  421ce4:	mov	x1, x25
  421ce8:	bl	40e9f8 <ferror@plt+0xb158>
  421cec:	mov	x22, x0
  421cf0:	ldr	w0, [sp, #268]
  421cf4:	bl	40dfd0 <ferror@plt+0xa730>
  421cf8:	cbnz	x22, 421de4 <ferror@plt+0x1e544>
  421cfc:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  421d00:	mov	w2, #0x5                   	// #5
  421d04:	add	x1, x1, #0xe98
  421d08:	mov	x0, #0x0                   	// #0
  421d0c:	adrp	x24, 44d000 <warn@@Base+0xb9e8>
  421d10:	bl	403700 <dcgettext@plt>
  421d14:	add	x24, x24, #0xd68
  421d18:	mov	x4, x24
  421d1c:	mov	x5, x27
  421d20:	mov	x3, x24
  421d24:	mov	w2, w21
  421d28:	mov	w1, w20
  421d2c:	bl	4037a0 <printf@plt>
  421d30:	b	420cc8 <ferror@plt+0x1d428>
  421d34:	cmp	x25, x0
  421d38:	b.ls	421200 <ferror@plt+0x1d960>  // b.plast
  421d3c:	sub	x1, x25, x0
  421d40:	sub	w2, w1, #0x1
  421d44:	cmp	w2, #0x7
  421d48:	b.ls	421bb8 <ferror@plt+0x1e318>  // b.plast
  421d4c:	b	421200 <ferror@plt+0x1d960>
  421d50:	adrp	x1, 448000 <warn@@Base+0x69e8>
  421d54:	add	x1, x1, #0xab0
  421d58:	mov	w2, #0x5                   	// #5
  421d5c:	mov	x0, #0x0                   	// #0
  421d60:	bl	403700 <dcgettext@plt>
  421d64:	bl	441040 <error@@Base>
  421d68:	b	420b04 <ferror@plt+0x1d264>
  421d6c:	sub	x0, x1, x0
  421d70:	sub	w3, w0, #0x1
  421d74:	cmp	w3, #0x7
  421d78:	b.hi	4215ac <ferror@plt+0x1dd0c>  // b.pmore
  421d7c:	mov	w1, w0
  421d80:	b	421ab8 <ferror@plt+0x1e218>
  421d84:	ldr	w0, [sp, #168]
  421d88:	bl	443660 <warn@@Base+0x2048>
  421d8c:	mov	x1, x0
  421d90:	cbnz	x0, 421a54 <ferror@plt+0x1e1b4>
  421d94:	mov	w2, #0x5                   	// #5
  421d98:	adrp	x1, 448000 <warn@@Base+0x69e8>
  421d9c:	add	x1, x1, #0xb50
  421da0:	bl	403700 <dcgettext@plt>
  421da4:	adrp	x1, 472000 <_bfd_std_section+0x120>
  421da8:	add	x1, x1, #0x4f0
  421dac:	add	x19, x1, #0xb0
  421db0:	mov	x2, x0
  421db4:	mov	x1, #0x64                  	// #100
  421db8:	mov	x3, x26
  421dbc:	mov	x0, x19
  421dc0:	bl	403160 <snprintf@plt>
  421dc4:	mov	x1, x19
  421dc8:	b	421a54 <ferror@plt+0x1e1b4>
  421dcc:	bl	403020 <strnlen@plt>
  421dd0:	add	x0, x0, #0x1
  421dd4:	add	x24, x24, x0
  421dd8:	sub	x22, x22, #0x1
  421ddc:	cmp	x25, x24
  421de0:	b.ls	421200 <ferror@plt+0x1d960>  // b.plast
  421de4:	ldrb	w2, [x24]
  421de8:	sub	x1, x25, x24
  421dec:	mov	x0, x24
  421df0:	cmp	w2, #0x0
  421df4:	ccmp	x22, #0x1, #0x0, ne  // ne = any
  421df8:	b.hi	421dcc <ferror@plt+0x1e52c>  // b.pmore
  421dfc:	cmp	x25, x24
  421e00:	b.ls	421200 <ferror@plt+0x1d960>  // b.plast
  421e04:	cbz	w2, 421200 <ferror@plt+0x1d960>
  421e08:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  421e0c:	mov	w2, #0x5                   	// #5
  421e10:	add	x1, x1, #0xe98
  421e14:	mov	x0, #0x0                   	// #0
  421e18:	bl	403700 <dcgettext@plt>
  421e1c:	adrp	x4, 447000 <warn@@Base+0x59e8>
  421e20:	add	x4, x4, #0x3b0
  421e24:	b	421d1c <ferror@plt+0x1e47c>
  421e28:	adrp	x2, 44e000 <warn@@Base+0xc9e8>
  421e2c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  421e30:	add	x2, x2, #0x670
  421e34:	add	x1, x1, #0xb38
  421e38:	str	wzr, [sp, #168]
  421e3c:	bl	4037a0 <printf@plt>
  421e40:	b	421a30 <ferror@plt+0x1e190>
  421e44:	ldr	x1, [sp, #192]
  421e48:	mov	w2, #0x5                   	// #5
  421e4c:	bl	403700 <dcgettext@plt>
  421e50:	mov	x2, x0
  421e54:	ldr	x0, [sp, #240]
  421e58:	mov	x1, #0x64                  	// #100
  421e5c:	mov	x3, x22
  421e60:	bl	403160 <snprintf@plt>
  421e64:	ldr	x1, [sp, #240]
  421e68:	b	421b18 <ferror@plt+0x1e278>
  421e6c:	add	x2, x2, #0xc
  421e70:	cmp	x25, x2
  421e74:	b.hi	421ef0 <ferror@plt+0x1e650>  // b.pmore
  421e78:	cmp	x25, x27
  421e7c:	b.ls	421e90 <ferror@plt+0x1e5f0>  // b.plast
  421e80:	sub	x1, x25, x27
  421e84:	sub	w0, w1, #0x1
  421e88:	cmp	w0, #0x7
  421e8c:	b.ls	421ef4 <ferror@plt+0x1e654>  // b.plast
  421e90:	mov	x27, x2
  421e94:	mov	x0, #0xc                   	// #12
  421e98:	mov	w26, #0x8                   	// #8
  421e9c:	ldr	x1, [x24, #496]
  421ea0:	b	4215b4 <ferror@plt+0x1dd14>
  421ea4:	mov	x22, x27
  421ea8:	str	xzr, [sp, #224]
  421eac:	b	420b3c <ferror@plt+0x1d29c>
  421eb0:	mov	w2, #0x5                   	// #5
  421eb4:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  421eb8:	mov	x0, #0x0                   	// #0
  421ebc:	add	x1, x1, #0xe48
  421ec0:	bl	403700 <dcgettext@plt>
  421ec4:	mov	w1, w21
  421ec8:	bl	441040 <error@@Base>
  421ecc:	mov	w0, #0x0                   	// #0
  421ed0:	ldp	x29, x30, [sp, #64]
  421ed4:	ldp	x19, x20, [sp, #80]
  421ed8:	ldp	x21, x22, [sp, #96]
  421edc:	ldp	x23, x24, [sp, #112]
  421ee0:	ldp	x25, x26, [sp, #128]
  421ee4:	ldp	x27, x28, [sp, #144]
  421ee8:	add	sp, sp, #0x910
  421eec:	ret
  421ef0:	mov	w1, #0x8                   	// #8
  421ef4:	ldr	x3, [x19]
  421ef8:	mov	x0, x27
  421efc:	mov	x27, x2
  421f00:	mov	w26, #0x8                   	// #8
  421f04:	blr	x3
  421f08:	mov	x1, #0xc                   	// #12
  421f0c:	b	421ae0 <ferror@plt+0x1e240>
  421f10:	mov	x27, x26
  421f14:	mov	x26, x22
  421f18:	b	421a04 <ferror@plt+0x1e164>
  421f1c:	mov	w0, #0xa                   	// #10
  421f20:	bl	403800 <putchar@plt>
  421f24:	mov	w0, #0x1                   	// #1
  421f28:	ldp	x21, x22, [sp, #96]
  421f2c:	ldp	x23, x24, [sp, #112]
  421f30:	b	420828 <ferror@plt+0x1cf88>
  421f34:	mov	w0, #0x1                   	// #1
  421f38:	b	420828 <ferror@plt+0x1cf88>
  421f3c:	mov	x27, x28
  421f40:	str	xzr, [sp, #216]
  421f44:	b	4209f8 <ferror@plt+0x1d158>
  421f48:	mov	x27, #0x4                   	// #4
  421f4c:	mov	w25, #0x4                   	// #4
  421f50:	str	w27, [sp, #208]
  421f54:	b	420950 <ferror@plt+0x1d0b0>
  421f58:	mov	w1, w2
  421f5c:	b	421814 <ferror@plt+0x1df74>
  421f60:	sub	sp, sp, #0x120
  421f64:	stp	x29, x30, [sp, #64]
  421f68:	add	x29, sp, #0x40
  421f6c:	stp	x19, x20, [sp, #80]
  421f70:	stp	x21, x22, [sp, #96]
  421f74:	mov	x22, x1
  421f78:	stp	x27, x28, [sp, #144]
  421f7c:	mov	x27, x2
  421f80:	add	x2, x0, #0x1
  421f84:	stp	x3, x4, [sp, #168]
  421f88:	cmp	x2, x27
  421f8c:	str	x5, [sp, #184]
  421f90:	str	x2, [sp, #232]
  421f94:	str	w6, [sp, #252]
  421f98:	b.cc	422184 <ferror@plt+0x1e8e4>  // b.lo, b.ul, b.last
  421f9c:	cmp	x0, x27
  421fa0:	b.cc	42220c <ferror@plt+0x1e96c>  // b.lo, b.ul, b.last
  421fa4:	mov	x28, x2
  421fa8:	mov	w20, #0x0                   	// #0
  421fac:	mov	x0, x28
  421fb0:	mov	w3, #0x1                   	// #1
  421fb4:	mov	w1, #0x0                   	// #0
  421fb8:	mov	w5, #0x0                   	// #0
  421fbc:	mov	w7, #0x3                   	// #3
  421fc0:	str	xzr, [sp, #216]
  421fc4:	nop
  421fc8:	cmp	x27, x0
  421fcc:	b.ls	422274 <ferror@plt+0x1e9d4>  // b.plast
  421fd0:	ldrb	w2, [x0], #1
  421fd4:	add	w5, w5, #0x1
  421fd8:	cmp	w1, #0x3f
  421fdc:	b.hi	422228 <ferror@plt+0x1e988>  // b.pmore
  421fe0:	ldr	x4, [sp, #216]
  421fe4:	and	x6, x2, #0x7f
  421fe8:	lsl	x9, x6, x1
  421fec:	orr	x4, x4, x9
  421ff0:	str	x4, [sp, #216]
  421ff4:	lsr	x9, x4, x1
  421ff8:	cmp	x6, x9
  421ffc:	csel	w3, w3, w7, eq  // eq = none
  422000:	add	w1, w1, #0x7
  422004:	tbnz	w2, #7, 421fc8 <ferror@plt+0x1e728>
  422008:	and	w3, w3, #0xfffffffe
  42200c:	add	x0, x28, w5, uxtw
  422010:	str	x0, [sp, #208]
  422014:	tbnz	w3, #1, 42276c <ferror@plt+0x1eecc>
  422018:	ldr	x0, [sp, #208]
  42201c:	cmp	x27, x0
  422020:	b.eq	422788 <ferror@plt+0x1eee8>  // b.none
  422024:	ldr	x0, [sp, #216]
  422028:	cbz	x0, 4226c4 <ferror@plt+0x1ee24>
  42202c:	ldr	x0, [sp, #208]
  422030:	stp	x23, x24, [sp, #112]
  422034:	mov	w2, #0x5                   	// #5
  422038:	sub	x19, x0, x22
  42203c:	ldr	w0, [sp, #252]
  422040:	stp	x25, x26, [sp, #128]
  422044:	cbnz	w0, 4222d0 <ferror@plt+0x1ea30>
  422048:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  42204c:	mov	x0, #0x0                   	// #0
  422050:	add	x1, x1, #0xfd0
  422054:	bl	403700 <dcgettext@plt>
  422058:	mov	x1, x19
  42205c:	bl	4037a0 <printf@plt>
  422060:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  422064:	add	x1, x1, #0xff8
  422068:	mov	w2, #0x5                   	// #5
  42206c:	mov	x0, #0x0                   	// #0
  422070:	adrp	x26, 472000 <_bfd_std_section+0x120>
  422074:	bl	403700 <dcgettext@plt>
  422078:	add	x26, x26, #0x4f0
  42207c:	bl	4037a0 <printf@plt>
  422080:	add	x0, x26, #0x180
  422084:	mov	w28, #0x2                   	// #2
  422088:	str	x0, [sp, #200]
  42208c:	and	w21, w28, #0x1
  422090:	mov	w19, #0x0                   	// #0
  422094:	ldr	x10, [sp, #232]
  422098:	cbz	w20, 422174 <ferror@plt+0x1e8d4>
  42209c:	nop
  4220a0:	mov	x0, x10
  4220a4:	mov	w3, #0x1                   	// #1
  4220a8:	mov	w1, #0x0                   	// #0
  4220ac:	mov	w4, #0x0                   	// #0
  4220b0:	mov	x24, #0x0                   	// #0
  4220b4:	mov	w7, #0x3                   	// #3
  4220b8:	cmp	x27, x0
  4220bc:	b.ls	422328 <ferror@plt+0x1ea88>  // b.plast
  4220c0:	ldrb	w2, [x0], #1
  4220c4:	add	w4, w4, #0x1
  4220c8:	cmp	w1, #0x3f
  4220cc:	b.hi	4222ec <ferror@plt+0x1ea4c>  // b.pmore
  4220d0:	and	x6, x2, #0x7f
  4220d4:	lsl	x9, x6, x1
  4220d8:	orr	x24, x24, x9
  4220dc:	lsr	x9, x24, x1
  4220e0:	cmp	x6, x9
  4220e4:	csel	w3, w3, w7, eq  // eq = none
  4220e8:	add	w1, w1, #0x7
  4220ec:	tbnz	w2, #7, 4220b8 <ferror@plt+0x1e818>
  4220f0:	and	w3, w3, #0xfffffffe
  4220f4:	add	x23, x10, w4, uxtw
  4220f8:	tbnz	w3, #1, 42234c <ferror@plt+0x1eaac>
  4220fc:	cmp	x24, #0x1
  422100:	cset	w0, ne  // ne = any
  422104:	cmp	w0, w21
  422108:	b.eq	422140 <ferror@plt+0x1e8a0>  // b.none
  42210c:	cmp	x24, #0x3
  422110:	b.eq	422404 <ferror@plt+0x1eb64>  // b.none
  422114:	b.hi	4222fc <ferror@plt+0x1ea5c>  // b.pmore
  422118:	cmp	x24, #0x1
  42211c:	b.eq	4223e8 <ferror@plt+0x1eb48>  // b.none
  422120:	cmp	x24, #0x2
  422124:	b.ne	422368 <ferror@plt+0x1eac8>  // b.any
  422128:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42212c:	add	x1, x1, #0x8
  422130:	mov	w2, #0x5                   	// #5
  422134:	mov	x0, #0x0                   	// #0
  422138:	bl	403700 <dcgettext@plt>
  42213c:	bl	4037a0 <printf@plt>
  422140:	mov	x0, x23
  422144:	mov	w1, #0x0                   	// #0
  422148:	b	422158 <ferror@plt+0x1e8b8>
  42214c:	ldrsb	w2, [x0], #1
  422150:	add	w1, w1, #0x1
  422154:	tbz	w2, #31, 422160 <ferror@plt+0x1e8c0>
  422158:	cmp	x27, x0
  42215c:	b.hi	42214c <ferror@plt+0x1e8ac>  // b.pmore
  422160:	add	w0, w19, #0x1
  422164:	add	x10, x23, w1, uxtw
  422168:	and	w19, w0, #0xff
  42216c:	cmp	w20, w0, uxtb
  422170:	b.ne	4220a0 <ferror@plt+0x1e800>  // b.any
  422174:	cmp	w28, #0x1
  422178:	b.eq	42243c <ferror@plt+0x1eb9c>  // b.none
  42217c:	mov	w28, #0x1                   	// #1
  422180:	b	42208c <ferror@plt+0x1e7ec>
  422184:	mov	w1, #0x1                   	// #1
  422188:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  42218c:	ldr	x2, [x2, #752]
  422190:	blr	x2
  422194:	ands	w3, w0, #0xff
  422198:	b.eq	4227d4 <ferror@plt+0x1ef34>  // b.none
  42219c:	ldr	x28, [sp, #232]
  4221a0:	mov	w20, #0x0                   	// #0
  4221a4:	nop
  4221a8:	mov	x1, x28
  4221ac:	mov	w0, #0x0                   	// #0
  4221b0:	b	4221c0 <ferror@plt+0x1e920>
  4221b4:	ldrsb	w2, [x1], #1
  4221b8:	add	w0, w0, #0x1
  4221bc:	tbz	w2, #31, 4221c8 <ferror@plt+0x1e928>
  4221c0:	cmp	x27, x1
  4221c4:	b.hi	4221b4 <ferror@plt+0x1e914>  // b.pmore
  4221c8:	add	x4, x28, w0, uxtw
  4221cc:	mov	w0, #0x0                   	// #0
  4221d0:	mov	x1, x4
  4221d4:	b	4221e4 <ferror@plt+0x1e944>
  4221d8:	ldrsb	w2, [x1], #1
  4221dc:	add	w0, w0, #0x1
  4221e0:	tbz	w2, #31, 4221ec <ferror@plt+0x1e94c>
  4221e4:	cmp	x27, x1
  4221e8:	b.hi	4221d8 <ferror@plt+0x1e938>  // b.pmore
  4221ec:	add	x28, x4, w0, uxtw
  4221f0:	cmp	x27, x28
  4221f4:	b.eq	422238 <ferror@plt+0x1e998>  // b.none
  4221f8:	add	w0, w20, #0x1
  4221fc:	and	w20, w0, #0xff
  422200:	cmp	w3, w0, uxtb
  422204:	b.ne	4221a8 <ferror@plt+0x1e908>  // b.any
  422208:	b	421fac <ferror@plt+0x1e70c>
  42220c:	sub	x1, x27, x0
  422210:	sub	w2, w1, #0x1
  422214:	cmp	w2, #0x7
  422218:	b.ls	422188 <ferror@plt+0x1e8e8>  // b.plast
  42221c:	mov	w20, #0x0                   	// #0
  422220:	ldr	x28, [sp, #232]
  422224:	b	421fac <ferror@plt+0x1e70c>
  422228:	tst	x2, #0x7f
  42222c:	csel	w3, w3, w7, eq  // eq = none
  422230:	tbnz	w2, #7, 421fc8 <ferror@plt+0x1e728>
  422234:	b	422008 <ferror@plt+0x1e768>
  422238:	ldr	w0, [sp, #252]
  42223c:	cbz	w0, 42229c <ferror@plt+0x1e9fc>
  422240:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  422244:	add	x1, x1, #0xed8
  422248:	mov	w2, #0x5                   	// #5
  42224c:	mov	x0, #0x0                   	// #0
  422250:	bl	403700 <dcgettext@plt>
  422254:	bl	441618 <warn@@Base>
  422258:	mov	x0, x28
  42225c:	ldp	x29, x30, [sp, #64]
  422260:	ldp	x19, x20, [sp, #80]
  422264:	ldp	x21, x22, [sp, #96]
  422268:	ldp	x27, x28, [sp, #144]
  42226c:	add	sp, sp, #0x120
  422270:	ret
  422274:	add	x0, x28, w5, uxtw
  422278:	str	x0, [sp, #208]
  42227c:	tbz	w3, #0, 422014 <ferror@plt+0x1e774>
  422280:	adrp	x1, 448000 <warn@@Base+0x69e8>
  422284:	add	x1, x1, #0xa98
  422288:	mov	w2, #0x5                   	// #5
  42228c:	mov	x0, #0x0                   	// #0
  422290:	bl	403700 <dcgettext@plt>
  422294:	bl	441040 <error@@Base>
  422298:	b	422018 <ferror@plt+0x1e778>
  42229c:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  4222a0:	add	x1, x1, #0xf00
  4222a4:	mov	w2, #0x5                   	// #5
  4222a8:	mov	x0, #0x0                   	// #0
  4222ac:	bl	403700 <dcgettext@plt>
  4222b0:	bl	441618 <warn@@Base>
  4222b4:	mov	x0, x28
  4222b8:	ldp	x29, x30, [sp, #64]
  4222bc:	ldp	x19, x20, [sp, #80]
  4222c0:	ldp	x21, x22, [sp, #96]
  4222c4:	ldp	x27, x28, [sp, #144]
  4222c8:	add	sp, sp, #0x120
  4222cc:	ret
  4222d0:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  4222d4:	mov	x0, #0x0                   	// #0
  4222d8:	add	x1, x1, #0xfa8
  4222dc:	bl	403700 <dcgettext@plt>
  4222e0:	mov	x1, x19
  4222e4:	bl	4037a0 <printf@plt>
  4222e8:	b	422060 <ferror@plt+0x1e7c0>
  4222ec:	tst	x2, #0x7f
  4222f0:	csel	w3, w3, w7, eq  // eq = none
  4222f4:	tbnz	w2, #7, 4220b8 <ferror@plt+0x1e818>
  4222f8:	b	4220f0 <ferror@plt+0x1e850>
  4222fc:	cmp	x24, #0x4
  422300:	b.eq	422420 <ferror@plt+0x1eb80>  // b.none
  422304:	cmp	x24, #0x5
  422308:	b.ne	422368 <ferror@plt+0x1eac8>  // b.any
  42230c:	mov	w2, w24
  422310:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  422314:	add	x1, x1, #0x20
  422318:	mov	x0, #0x0                   	// #0
  42231c:	bl	403700 <dcgettext@plt>
  422320:	bl	4037a0 <printf@plt>
  422324:	b	422140 <ferror@plt+0x1e8a0>
  422328:	add	x23, x10, w4, uxtw
  42232c:	tbz	w3, #0, 4220f8 <ferror@plt+0x1e858>
  422330:	adrp	x1, 448000 <warn@@Base+0x69e8>
  422334:	add	x1, x1, #0xa98
  422338:	mov	w2, #0x5                   	// #5
  42233c:	mov	x0, #0x0                   	// #0
  422340:	bl	403700 <dcgettext@plt>
  422344:	bl	441040 <error@@Base>
  422348:	b	4220fc <ferror@plt+0x1e85c>
  42234c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  422350:	add	x1, x1, #0xab0
  422354:	mov	w2, #0x5                   	// #5
  422358:	mov	x0, #0x0                   	// #0
  42235c:	bl	403700 <dcgettext@plt>
  422360:	bl	441040 <error@@Base>
  422364:	b	4220fc <ferror@plt+0x1e85c>
  422368:	mov	w2, #0x5                   	// #5
  42236c:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  422370:	mov	x0, #0x0                   	// #0
  422374:	add	x1, x1, #0x28
  422378:	bl	403700 <dcgettext@plt>
  42237c:	mov	x4, x0
  422380:	ldr	w1, [x26, #376]
  422384:	adrp	x3, 454000 <warn@@Base+0x129e8>
  422388:	str	x4, [sp, #192]
  42238c:	add	x3, x3, #0x560
  422390:	ldr	x4, [sp, #200]
  422394:	add	w0, w1, #0x1
  422398:	and	w0, w0, #0xf
  42239c:	sbfiz	x1, x1, #6, #32
  4223a0:	add	x25, x4, x1
  4223a4:	adrp	x2, 455000 <warn@@Base+0x139e8>
  4223a8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4223ac:	add	x2, x2, #0xd10
  4223b0:	add	x1, x1, #0xd78
  4223b4:	str	w0, [x26, #376]
  4223b8:	add	x0, sp, #0x100
  4223bc:	bl	4030a0 <sprintf@plt>
  4223c0:	mov	x3, x24
  4223c4:	add	x2, sp, #0x100
  4223c8:	mov	x0, x25
  4223cc:	mov	x1, #0x40                  	// #64
  4223d0:	bl	403160 <snprintf@plt>
  4223d4:	ldr	x4, [sp, #192]
  4223d8:	mov	x1, x25
  4223dc:	mov	x0, x4
  4223e0:	bl	4037a0 <printf@plt>
  4223e4:	b	422140 <ferror@plt+0x1e8a0>
  4223e8:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4223ec:	add	x1, x1, #0x0
  4223f0:	mov	w2, #0x5                   	// #5
  4223f4:	mov	x0, #0x0                   	// #0
  4223f8:	bl	403700 <dcgettext@plt>
  4223fc:	bl	4037a0 <printf@plt>
  422400:	b	422140 <ferror@plt+0x1e8a0>
  422404:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  422408:	add	x1, x1, #0x10
  42240c:	mov	w2, #0x5                   	// #5
  422410:	mov	x0, #0x0                   	// #0
  422414:	bl	403700 <dcgettext@plt>
  422418:	bl	4037a0 <printf@plt>
  42241c:	b	422140 <ferror@plt+0x1e8a0>
  422420:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  422424:	add	x1, x1, #0x18
  422428:	mov	w2, #0x5                   	// #5
  42242c:	mov	x0, #0x0                   	// #0
  422430:	bl	403700 <dcgettext@plt>
  422434:	bl	4037a0 <printf@plt>
  422438:	b	422140 <ferror@plt+0x1e8a0>
  42243c:	adrp	x1, 471000 <_sch_istable+0x1478>
  422440:	mov	w0, #0xa                   	// #10
  422444:	str	xzr, [sp, #224]
  422448:	adrp	x26, 448000 <warn@@Base+0x69e8>
  42244c:	ldr	x1, [x1, #3800]
  422450:	bl	4030b0 <putc@plt>
  422454:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  422458:	add	x0, x0, #0x50
  42245c:	str	x0, [sp, #240]
  422460:	add	x0, x26, #0xab0
  422464:	str	x0, [sp, #192]
  422468:	ldr	w1, [sp, #224]
  42246c:	mov	w2, #0x2                   	// #2
  422470:	ldr	x0, [sp, #240]
  422474:	mov	w26, #0x3                   	// #3
  422478:	str	w2, [sp, #200]
  42247c:	bl	4037a0 <printf@plt>
  422480:	cbz	w20, 4225e0 <ferror@plt+0x1ed40>
  422484:	ldp	x0, x28, [sp, #200]
  422488:	mov	w19, #0x0                   	// #0
  42248c:	ldr	x23, [sp, #232]
  422490:	sbfx	x21, x0, #0, #1
  422494:	and	w21, w21, #0x1
  422498:	mov	x5, x23
  42249c:	mov	w0, #0x1                   	// #1
  4224a0:	mov	w1, #0x0                   	// #0
  4224a4:	mov	w6, #0x0                   	// #0
  4224a8:	mov	x25, #0x0                   	// #0
  4224ac:	nop
  4224b0:	cmp	x27, x5
  4224b4:	b.ls	422670 <ferror@plt+0x1edd0>  // b.plast
  4224b8:	ldrb	w2, [x5], #1
  4224bc:	add	w6, w6, #0x1
  4224c0:	cmp	w1, #0x3f
  4224c4:	b.hi	42263c <ferror@plt+0x1ed9c>  // b.pmore
  4224c8:	and	x7, x2, #0x7f
  4224cc:	lsl	x11, x7, x1
  4224d0:	orr	x25, x25, x11
  4224d4:	lsr	x11, x25, x1
  4224d8:	cmp	x7, x11
  4224dc:	csel	w0, w0, w26, eq  // eq = none
  4224e0:	add	w1, w1, #0x7
  4224e4:	tbnz	w2, #7, 4224b0 <ferror@plt+0x1ec10>
  4224e8:	and	w0, w0, #0xfffffffe
  4224ec:	add	x23, x23, w6, uxtw
  4224f0:	tbnz	w0, #1, 422694 <ferror@plt+0x1edf4>
  4224f4:	mov	x5, x23
  4224f8:	mov	w0, #0x1                   	// #1
  4224fc:	mov	w1, #0x0                   	// #0
  422500:	mov	w9, #0x0                   	// #0
  422504:	mov	x24, #0x0                   	// #0
  422508:	cmp	x27, x5
  42250c:	b.ls	42264c <ferror@plt+0x1edac>  // b.plast
  422510:	ldrb	w2, [x5], #1
  422514:	add	w9, w9, #0x1
  422518:	cmp	w1, #0x3f
  42251c:	b.hi	42262c <ferror@plt+0x1ed8c>  // b.pmore
  422520:	and	x11, x2, #0x7f
  422524:	lsl	x12, x11, x1
  422528:	orr	x24, x24, x12
  42252c:	lsr	x12, x24, x1
  422530:	cmp	x11, x12
  422534:	csel	w0, w0, w26, eq  // eq = none
  422538:	add	w1, w1, #0x7
  42253c:	tbnz	w2, #7, 422508 <ferror@plt+0x1ec68>
  422540:	and	w0, w0, #0xfffffffe
  422544:	add	x23, x23, w9, uxtw
  422548:	tbnz	w0, #1, 4226ac <ferror@plt+0x1ee0c>
  42254c:	ldp	x0, x2, [sp, #168]
  422550:	cmp	x25, #0x1
  422554:	mov	w3, #0x9                   	// #9
  422558:	mov	x4, x28
  42255c:	mov	x7, #0x0                   	// #0
  422560:	mov	x6, #0x0                   	// #0
  422564:	ldrh	w1, [x0]
  422568:	cset	w0, eq  // eq = none
  42256c:	eor	w0, w21, w0
  422570:	ldr	w5, [x2]
  422574:	str	w0, [sp, #24]
  422578:	mov	w2, #0xffffffff            	// #-1
  42257c:	ldr	x0, [sp, #184]
  422580:	str	x5, [sp]
  422584:	str	w1, [sp, #8]
  422588:	mov	x5, x27
  42258c:	str	xzr, [sp, #16]
  422590:	mov	x1, x24
  422594:	str	x0, [sp, #32]
  422598:	mov	x0, #0x0                   	// #0
  42259c:	str	xzr, [sp, #40]
  4225a0:	strb	w3, [sp, #48]
  4225a4:	mov	x3, x22
  4225a8:	str	w2, [sp, #56]
  4225ac:	mov	x2, #0x0                   	// #0
  4225b0:	bl	416af0 <ferror@plt+0x13250>
  4225b4:	mov	x28, x0
  4225b8:	add	w1, w19, #0x1
  4225bc:	and	w19, w1, #0xff
  4225c0:	cmp	w20, w1, uxtb
  4225c4:	b.ne	422498 <ferror@plt+0x1ebf8>  // b.any
  4225c8:	ldr	w0, [sp, #200]
  4225cc:	cmp	w0, #0x1
  4225d0:	b.eq	4225f0 <ferror@plt+0x1ed50>  // b.none
  4225d4:	mov	w0, #0x1                   	// #1
  4225d8:	str	w0, [sp, #200]
  4225dc:	cbnz	w20, 422484 <ferror@plt+0x1ebe4>
  4225e0:	ldr	w0, [sp, #200]
  4225e4:	ldr	x28, [sp, #208]
  4225e8:	cmp	w0, #0x1
  4225ec:	b.ne	4225d4 <ferror@plt+0x1ed34>  // b.any
  4225f0:	cmp	x27, x28
  4225f4:	b.eq	422704 <ferror@plt+0x1ee64>  // b.none
  4225f8:	adrp	x0, 471000 <_sch_istable+0x1478>
  4225fc:	ldr	x1, [x0, #3800]
  422600:	ldr	x0, [sp, #224]
  422604:	add	x0, x0, #0x1
  422608:	mov	x19, x0
  42260c:	mov	w0, #0xa                   	// #10
  422610:	str	x19, [sp, #224]
  422614:	bl	4030b0 <putc@plt>
  422618:	ldr	x1, [sp, #216]
  42261c:	cmp	x1, x19
  422620:	b.eq	422748 <ferror@plt+0x1eea8>  // b.none
  422624:	str	x28, [sp, #208]
  422628:	b	422468 <ferror@plt+0x1ebc8>
  42262c:	tst	x2, #0x7f
  422630:	csel	w0, w0, w26, eq  // eq = none
  422634:	tbnz	w2, #7, 422508 <ferror@plt+0x1ec68>
  422638:	b	422540 <ferror@plt+0x1eca0>
  42263c:	tst	x2, #0x7f
  422640:	csel	w0, w0, w26, eq  // eq = none
  422644:	tbnz	w2, #7, 4224b0 <ferror@plt+0x1ec10>
  422648:	b	4224e8 <ferror@plt+0x1ec48>
  42264c:	add	x23, x23, w9, uxtw
  422650:	tbz	w0, #0, 422548 <ferror@plt+0x1eca8>
  422654:	adrp	x1, 448000 <warn@@Base+0x69e8>
  422658:	add	x1, x1, #0xa98
  42265c:	mov	w2, #0x5                   	// #5
  422660:	mov	x0, #0x0                   	// #0
  422664:	bl	403700 <dcgettext@plt>
  422668:	bl	441040 <error@@Base>
  42266c:	b	42254c <ferror@plt+0x1ecac>
  422670:	add	x23, x23, w6, uxtw
  422674:	tbz	w0, #0, 4224f0 <ferror@plt+0x1ec50>
  422678:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42267c:	add	x1, x1, #0xa98
  422680:	mov	w2, #0x5                   	// #5
  422684:	mov	x0, #0x0                   	// #0
  422688:	bl	403700 <dcgettext@plt>
  42268c:	bl	441040 <error@@Base>
  422690:	b	4224f4 <ferror@plt+0x1ec54>
  422694:	ldr	x1, [sp, #192]
  422698:	mov	w2, #0x5                   	// #5
  42269c:	mov	x0, #0x0                   	// #0
  4226a0:	bl	403700 <dcgettext@plt>
  4226a4:	bl	441040 <error@@Base>
  4226a8:	b	4224f4 <ferror@plt+0x1ec54>
  4226ac:	ldr	x1, [sp, #192]
  4226b0:	mov	w2, #0x5                   	// #5
  4226b4:	mov	x0, #0x0                   	// #0
  4226b8:	bl	403700 <dcgettext@plt>
  4226bc:	bl	441040 <error@@Base>
  4226c0:	b	42254c <ferror@plt+0x1ecac>
  4226c4:	ldr	w0, [sp, #252]
  4226c8:	cbz	w0, 4227b0 <ferror@plt+0x1ef10>
  4226cc:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  4226d0:	add	x1, x1, #0xf58
  4226d4:	mov	w2, #0x5                   	// #5
  4226d8:	mov	x0, #0x0                   	// #0
  4226dc:	ldr	x28, [sp, #208]
  4226e0:	bl	403700 <dcgettext@plt>
  4226e4:	bl	4037a0 <printf@plt>
  4226e8:	mov	x0, x28
  4226ec:	ldp	x29, x30, [sp, #64]
  4226f0:	ldp	x19, x20, [sp, #80]
  4226f4:	ldp	x21, x22, [sp, #96]
  4226f8:	ldp	x27, x28, [sp, #144]
  4226fc:	add	sp, sp, #0x120
  422700:	ret
  422704:	ldr	w0, [sp, #252]
  422708:	cbz	w0, 4227bc <ferror@plt+0x1ef1c>
  42270c:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  422710:	add	x1, x1, #0x58
  422714:	mov	w2, #0x5                   	// #5
  422718:	mov	x0, #0x0                   	// #0
  42271c:	bl	403700 <dcgettext@plt>
  422720:	bl	441618 <warn@@Base>
  422724:	mov	x0, x28
  422728:	ldp	x29, x30, [sp, #64]
  42272c:	ldp	x19, x20, [sp, #80]
  422730:	ldp	x21, x22, [sp, #96]
  422734:	ldp	x23, x24, [sp, #112]
  422738:	ldp	x25, x26, [sp, #128]
  42273c:	ldp	x27, x28, [sp, #144]
  422740:	add	sp, sp, #0x120
  422744:	ret
  422748:	mov	x0, x28
  42274c:	ldp	x29, x30, [sp, #64]
  422750:	ldp	x19, x20, [sp, #80]
  422754:	ldp	x21, x22, [sp, #96]
  422758:	ldp	x23, x24, [sp, #112]
  42275c:	ldp	x25, x26, [sp, #128]
  422760:	ldp	x27, x28, [sp, #144]
  422764:	add	sp, sp, #0x120
  422768:	ret
  42276c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  422770:	add	x1, x1, #0xab0
  422774:	mov	w2, #0x5                   	// #5
  422778:	mov	x0, #0x0                   	// #0
  42277c:	bl	403700 <dcgettext@plt>
  422780:	bl	441040 <error@@Base>
  422784:	b	422018 <ferror@plt+0x1e778>
  422788:	ldr	w0, [sp, #252]
  42278c:	cbnz	w0, 4227c8 <ferror@plt+0x1ef28>
  422790:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  422794:	add	x1, x1, #0xf40
  422798:	mov	w2, #0x5                   	// #5
  42279c:	mov	x28, x27
  4227a0:	mov	x0, #0x0                   	// #0
  4227a4:	bl	403700 <dcgettext@plt>
  4227a8:	bl	441618 <warn@@Base>
  4227ac:	b	422258 <ferror@plt+0x1e9b8>
  4227b0:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  4227b4:	add	x1, x1, #0xf80
  4227b8:	b	4226d4 <ferror@plt+0x1ee34>
  4227bc:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4227c0:	add	x1, x1, #0x78
  4227c4:	b	422714 <ferror@plt+0x1ee74>
  4227c8:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  4227cc:	add	x1, x1, #0xf28
  4227d0:	b	422798 <ferror@plt+0x1eef8>
  4227d4:	mov	w20, #0x0                   	// #0
  4227d8:	ldr	x28, [sp, #232]
  4227dc:	b	421fac <ferror@plt+0x1e70c>
  4227e0:	sub	sp, sp, #0x190
  4227e4:	stp	x29, x30, [sp, #64]
  4227e8:	add	x29, sp, #0x40
  4227ec:	stp	x23, x24, [sp, #112]
  4227f0:	mov	x23, x2
  4227f4:	mov	x24, x1
  4227f8:	add	x1, x0, #0x18
  4227fc:	stp	x25, x26, [sp, #128]
  422800:	mov	x25, x0
  422804:	add	x0, x0, #0x10
  422808:	stp	x27, x28, [sp, #144]
  42280c:	mov	x27, x3
  422810:	str	x4, [sp, #296]
  422814:	bl	40e8e8 <ferror@plt+0xb048>
  422818:	cmp	x23, x27
  42281c:	b.cs	422ad4 <ferror@plt+0x1f234>  // b.hs, b.nlast
  422820:	adrp	x0, 448000 <warn@@Base+0x69e8>
  422824:	add	x0, x0, #0xab0
  422828:	stp	x25, x0, [sp, #168]
  42282c:	mov	x25, x27
  422830:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  422834:	add	x1, x1, #0x98
  422838:	stp	x19, x20, [sp, #80]
  42283c:	stp	x21, x22, [sp, #96]
  422840:	str	x1, [sp, #272]
  422844:	nop
  422848:	ldr	x0, [sp, #168]
  42284c:	mov	x2, #0xc                   	// #12
  422850:	ldr	x1, [sp, #272]
  422854:	ldr	x19, [x0, #16]
  422858:	mov	x0, x19
  42285c:	bl	403220 <strncmp@plt>
  422860:	cbnz	w0, 423168 <ferror@plt+0x1f8c8>
  422864:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  422868:	mov	x0, x19
  42286c:	add	x1, x1, #0xa8
  422870:	bl	4034a0 <strcmp@plt>
  422874:	cbz	w0, 423168 <ferror@plt+0x1f8c8>
  422878:	adrp	x19, 472000 <_bfd_std_section+0x120>
  42287c:	add	x19, x19, #0x4f0
  422880:	add	x0, x19, #0xb58
  422884:	add	x1, sp, #0x200
  422888:	str	x25, [sp, #320]
  42288c:	ldp	x2, x3, [x0]
  422890:	stp	x2, x3, [x1, #-152]
  422894:	ldp	x2, x3, [x0, #16]
  422898:	stp	x2, x3, [x1, #-136]
  42289c:	ldr	x0, [x19, #2936]
  4228a0:	str	x0, [sp, #392]
  4228a4:	tst	w0, #0xff
  4228a8:	b.eq	4247c0 <ferror@plt+0x20f20>  // b.none
  4228ac:	adrp	x2, 452000 <warn@@Base+0x109e8>
  4228b0:	add	x0, x19, #0xb80
  4228b4:	ldrb	w1, [sp, #386]
  4228b8:	cmp	x25, x23
  4228bc:	ldr	q0, [x2, #1568]
  4228c0:	str	xzr, [x19, #2944]
  4228c4:	str	w1, [x19, #2968]
  4228c8:	str	wzr, [x19, #2972]
  4228cc:	strh	wzr, [x19, #2976]
  4228d0:	str	wzr, [x19, #2980]
  4228d4:	stur	q0, [x0, #8]
  4228d8:	b.ls	4247b0 <ferror@plt+0x20f10>  // b.plast
  4228dc:	mov	x1, x25
  4228e0:	mov	x28, #0x0                   	// #0
  4228e4:	str	wzr, [sp, #184]
  4228e8:	stp	xzr, xzr, [sp, #200]
  4228ec:	str	xzr, [sp, #216]
  4228f0:	ldp	x0, x3, [sp, #200]
  4228f4:	cmp	x0, #0x0
  4228f8:	adrp	x0, 471000 <_sch_istable+0x1478>
  4228fc:	cset	w2, eq  // eq = none
  422900:	cmp	x3, #0x0
  422904:	add	x21, x0, #0xed8
  422908:	csinc	w2, w2, wzr, ne  // ne = any
  42290c:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  422910:	add	x0, x0, #0x4b0
  422914:	str	x0, [sp, #192]
  422918:	stp	x21, x24, [sp, #224]
  42291c:	str	w2, [sp, #284]
  422920:	mov	x20, x23
  422924:	ldrb	w0, [sp, #393]
  422928:	ldrb	w22, [x20], #1
  42292c:	cmp	w0, w22
  422930:	b.hi	422af0 <ferror@plt+0x1f250>  // b.pmore
  422934:	ldrb	w7, [sp, #392]
  422938:	sub	w0, w22, w0
  42293c:	and	w0, w0, #0xff
  422940:	ldrb	w3, [sp, #385]
  422944:	ldrb	w2, [sp, #384]
  422948:	add	x9, x19, #0xb80
  42294c:	cmp	w3, #0x1
  422950:	udiv	w1, w0, w7
  422954:	ldr	x8, [x19, #2944]
  422958:	and	w6, w1, #0xff
  42295c:	and	x4, x1, #0xff
  422960:	b.eq	4230ac <ferror@plt+0x1f80c>  // b.none
  422964:	ldrb	w6, [x9, #32]
  422968:	and	x3, x3, #0xff
  42296c:	add	x6, x6, x4
  422970:	udiv	x4, x6, x3
  422974:	mul	w2, w2, w4
  422978:	msub	x3, x4, x3, x6
  42297c:	mov	w4, w2
  422980:	strb	w3, [x9, #32]
  422984:	add	x8, x4, x8
  422988:	str	x8, [x19, #2944]
  42298c:	cbz	w2, 422994 <ferror@plt+0x1f0f4>
  422990:	str	wzr, [x19, #2952]
  422994:	msub	w0, w1, w7, w0
  422998:	ldr	w3, [sp, #388]
  42299c:	ldr	w1, [x19, #2960]
  4229a0:	add	w0, w3, w0, uxtb
  4229a4:	add	w0, w0, w1
  4229a8:	str	w0, [x19, #2960]
  4229ac:	cbz	x28, 42314c <ferror@plt+0x1f8ac>
  4229b0:	ldr	w23, [x19, #2956]
  4229b4:	ldr	w0, [sp, #184]
  4229b8:	sub	w23, w23, #0x1
  4229bc:	cmp	w23, w0
  4229c0:	b.cs	423074 <ferror@plt+0x1f7d4>  // b.hs, b.nlast
  4229c4:	mov	w0, #0x18                  	// #24
  4229c8:	umull	x23, w23, w0
  4229cc:	ldr	x26, [x28, x23]
  4229d0:	mov	x0, x26
  4229d4:	bl	402fd0 <strlen@plt>
  4229d8:	mov	x23, x0
  4229dc:	cmp	x0, #0x23
  4229e0:	b.ls	422fdc <ferror@plt+0x1f73c>  // b.plast
  4229e4:	adrp	x27, 475000 <_bfd_std_section+0x3120>
  4229e8:	ldr	w0, [x27, #688]
  4229ec:	cbz	w0, 4230c4 <ferror@plt+0x1f824>
  4229f0:	add	x23, x23, #0x1
  4229f4:	mov	x0, x23
  4229f8:	bl	4032a0 <xmalloc@plt>
  4229fc:	mov	x2, x23
  422a00:	mov	x1, x26
  422a04:	mov	x23, x0
  422a08:	bl	403730 <strncpy@plt>
  422a0c:	ldr	w0, [x27, #688]
  422a10:	cbnz	w0, 4230e8 <ferror@plt+0x1f848>
  422a14:	ldrb	w1, [sp, #385]
  422a18:	add	x0, x19, #0xb80
  422a1c:	ldr	w2, [x0, #16]
  422a20:	cmp	w1, #0x1
  422a24:	ldr	x3, [x19, #2944]
  422a28:	b.eq	423010 <ferror@plt+0x1f770>  // b.none
  422a2c:	ldrb	w4, [x0, #32]
  422a30:	mov	x1, x23
  422a34:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  422a38:	add	x0, x0, #0x460
  422a3c:	bl	4037a0 <printf@plt>
  422a40:	ldr	w1, [x19, #2952]
  422a44:	cbz	w1, 422e7c <ferror@plt+0x1f5dc>
  422a48:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  422a4c:	add	x0, x0, #0x4a8
  422a50:	bl	4037a0 <printf@plt>
  422a54:	ldr	w0, [x19, #2968]
  422a58:	cbnz	w0, 422e90 <ferror@plt+0x1f5f0>
  422a5c:	ldr	x1, [x21]
  422a60:	mov	w0, #0xa                   	// #10
  422a64:	bl	4030b0 <putc@plt>
  422a68:	ldr	w0, [x19, #2952]
  422a6c:	add	x2, x19, #0xb80
  422a70:	cmn	w22, #0x1
  422a74:	add	w0, w0, #0x1
  422a78:	str	w0, [x19, #2952]
  422a7c:	b.eq	423118 <ferror@plt+0x1f878>  // b.none
  422a80:	mov	x0, x23
  422a84:	bl	403510 <free@plt>
  422a88:	ldr	x1, [sp, #320]
  422a8c:	mov	x23, x20
  422a90:	cmp	x23, x1
  422a94:	b.cc	422920 <ferror@plt+0x1f080>  // b.lo, b.ul, b.last
  422a98:	ldr	x24, [sp, #232]
  422a9c:	cbz	x28, 422aa8 <ferror@plt+0x1f208>
  422aa0:	mov	x0, x28
  422aa4:	bl	403510 <free@plt>
  422aa8:	ldr	x0, [sp, #200]
  422aac:	cbz	x0, 422ab4 <ferror@plt+0x1f214>
  422ab0:	bl	403510 <free@plt>
  422ab4:	ldr	x0, [sp, #224]
  422ab8:	ldr	x1, [x0]
  422abc:	mov	w0, #0xa                   	// #10
  422ac0:	bl	4030b0 <putc@plt>
  422ac4:	cmp	x25, x23
  422ac8:	b.hi	422848 <ferror@plt+0x1efa8>  // b.pmore
  422acc:	ldp	x19, x20, [sp, #80]
  422ad0:	ldp	x21, x22, [sp, #96]
  422ad4:	mov	w0, #0x1                   	// #1
  422ad8:	ldp	x29, x30, [sp, #64]
  422adc:	ldp	x23, x24, [sp, #112]
  422ae0:	ldp	x25, x26, [sp, #128]
  422ae4:	ldp	x27, x28, [sp, #144]
  422ae8:	add	sp, sp, #0x190
  422aec:	ret
  422af0:	cmp	w22, #0x6
  422af4:	b.eq	423374 <ferror@plt+0x1fad4>  // b.none
  422af8:	b.hi	422d70 <ferror@plt+0x1f4d0>  // b.pmore
  422afc:	cmp	w22, #0x3
  422b00:	b.eq	423268 <ferror@plt+0x1f9c8>  // b.none
  422b04:	b.ls	422b94 <ferror@plt+0x1f2f4>  // b.plast
  422b08:	mov	x0, x20
  422b0c:	cmp	w22, #0x4
  422b10:	b.eq	422e9c <ferror@plt+0x1f5fc>  // b.none
  422b14:	mov	w4, #0x1                   	// #1
  422b18:	mov	w2, #0x0                   	// #0
  422b1c:	mov	w23, #0x0                   	// #0
  422b20:	mov	x26, #0x0                   	// #0
  422b24:	mov	w5, #0x3                   	// #3
  422b28:	cmp	x25, x0
  422b2c:	b.ls	42347c <ferror@plt+0x1fbdc>  // b.plast
  422b30:	ldrb	w3, [x0], #1
  422b34:	add	w23, w23, #0x1
  422b38:	cmp	w2, #0x3f
  422b3c:	b.hi	423044 <ferror@plt+0x1f7a4>  // b.pmore
  422b40:	and	x6, x3, #0x7f
  422b44:	lsl	x7, x6, x2
  422b48:	orr	x26, x26, x7
  422b4c:	lsr	x7, x26, x2
  422b50:	cmp	x6, x7
  422b54:	csel	w4, w4, w5, eq  // eq = none
  422b58:	add	w2, w2, #0x7
  422b5c:	tbnz	w3, #7, 422b28 <ferror@plt+0x1f288>
  422b60:	and	w4, w4, #0xfffffffe
  422b64:	add	x23, x20, w23, uxtw
  422b68:	tbnz	w4, #1, 422b74 <ferror@plt+0x1f2d4>
  422b6c:	str	w26, [x19, #2964]
  422b70:	b	422a90 <ferror@plt+0x1f1f0>
  422b74:	ldr	x1, [sp, #176]
  422b78:	mov	w2, #0x5                   	// #5
  422b7c:	mov	x0, #0x0                   	// #0
  422b80:	bl	403700 <dcgettext@plt>
  422b84:	bl	441040 <error@@Base>
  422b88:	str	w26, [x19, #2964]
  422b8c:	ldr	x1, [sp, #320]
  422b90:	b	422a90 <ferror@plt+0x1f1f0>
  422b94:	cmp	w22, #0x1
  422b98:	b.eq	4229ac <ferror@plt+0x1f10c>  // b.none
  422b9c:	cmp	w22, #0x2
  422ba0:	b.ne	422c4c <ferror@plt+0x1f3ac>  // b.any
  422ba4:	mov	x0, x20
  422ba8:	mov	w2, #0x1                   	// #1
  422bac:	mov	w1, #0x0                   	// #0
  422bb0:	mov	w23, #0x0                   	// #0
  422bb4:	mov	x26, #0x0                   	// #0
  422bb8:	mov	w4, #0x3                   	// #3
  422bbc:	cmp	x25, x0
  422bc0:	b.ls	423490 <ferror@plt+0x1fbf0>  // b.plast
  422bc4:	ldrb	w3, [x0], #1
  422bc8:	add	w23, w23, #0x1
  422bcc:	cmp	w1, #0x3f
  422bd0:	b.hi	423054 <ferror@plt+0x1f7b4>  // b.pmore
  422bd4:	and	x5, x3, #0x7f
  422bd8:	lsl	x6, x5, x1
  422bdc:	orr	x26, x26, x6
  422be0:	lsr	x6, x26, x1
  422be4:	cmp	x5, x6
  422be8:	csel	w2, w2, w4, eq  // eq = none
  422bec:	add	w1, w1, #0x7
  422bf0:	tbnz	w3, #7, 422bbc <ferror@plt+0x1f31c>
  422bf4:	and	w2, w2, #0xfffffffe
  422bf8:	add	x23, x20, w23, uxtw
  422bfc:	tbnz	w2, #1, 424564 <ferror@plt+0x20cc4>
  422c00:	ldrb	w1, [sp, #385]
  422c04:	add	x5, x19, #0xb80
  422c08:	ldrb	w0, [sp, #384]
  422c0c:	cmp	w1, #0x1
  422c10:	ldr	x3, [x19, #2944]
  422c14:	b.eq	4234c8 <ferror@plt+0x1fc28>  // b.none
  422c18:	ldrb	w4, [x5, #32]
  422c1c:	and	x2, x1, #0xff
  422c20:	ldr	x1, [sp, #320]
  422c24:	add	x26, x4, x26
  422c28:	udiv	x4, x26, x2
  422c2c:	mul	w0, w0, w4
  422c30:	msub	x2, x4, x2, x26
  422c34:	strb	w2, [x5, #32]
  422c38:	add	x3, x3, w0, uxtw
  422c3c:	str	x3, [x19, #2944]
  422c40:	cbz	w0, 422a90 <ferror@plt+0x1f1f0>
  422c44:	str	wzr, [x5, #8]
  422c48:	b	422a90 <ferror@plt+0x1f1f0>
  422c4c:	cbnz	w22, 423338 <ferror@plt+0x1fa98>
  422c50:	mov	x0, x20
  422c54:	mov	w3, #0x1                   	// #1
  422c58:	mov	w2, #0x0                   	// #0
  422c5c:	mov	w26, #0x0                   	// #0
  422c60:	mov	x4, #0x0                   	// #0
  422c64:	mov	w6, #0x3                   	// #3
  422c68:	cmp	x0, x1
  422c6c:	b.cs	4234e8 <ferror@plt+0x1fc48>  // b.hs, b.nlast
  422c70:	ldrb	w5, [x0], #1
  422c74:	add	w26, w26, #0x1
  422c78:	cmp	w2, #0x3f
  422c7c:	b.hi	423034 <ferror@plt+0x1f794>  // b.pmore
  422c80:	and	x7, x5, #0x7f
  422c84:	lsl	x8, x7, x2
  422c88:	orr	x4, x4, x8
  422c8c:	lsr	x8, x4, x2
  422c90:	cmp	x7, x8
  422c94:	csel	w3, w3, w6, eq  // eq = none
  422c98:	add	w2, w2, #0x7
  422c9c:	tbnz	w5, #7, 422c68 <ferror@plt+0x1f3c8>
  422ca0:	and	w3, w3, #0xfffffffe
  422ca4:	tst	x4, #0xffffffff00000000
  422ca8:	mov	w23, w4
  422cac:	and	x27, x4, #0xffffffff
  422cb0:	b.eq	422d64 <ferror@plt+0x1f4c4>  // b.none
  422cb4:	ldr	x1, [sp, #176]
  422cb8:	mov	w2, #0x5                   	// #5
  422cbc:	mov	x0, #0x0                   	// #0
  422cc0:	bl	403700 <dcgettext@plt>
  422cc4:	bl	441040 <error@@Base>
  422cc8:	mov	x4, x27
  422ccc:	cbz	w23, 4233fc <ferror@plt+0x1fb5c>
  422cd0:	ldr	x1, [sp, #320]
  422cd4:	add	x27, x20, w26, uxtw
  422cd8:	add	x23, x27, x4
  422cdc:	cmp	x1, x23
  422ce0:	b.cc	4233fc <ferror@plt+0x1fb5c>  // b.lo, b.ul, b.last
  422ce4:	ldrb	w26, [x20, w26, uxtw]
  422ce8:	add	x24, x27, #0x1
  422cec:	cmp	w26, #0x3
  422cf0:	b.eq	424874 <ferror@plt+0x20fd4>  // b.none
  422cf4:	b.hi	423780 <ferror@plt+0x1fee0>  // b.pmore
  422cf8:	cmp	w26, #0x1
  422cfc:	b.eq	4237b8 <ferror@plt+0x1ff18>  // b.none
  422d00:	cmp	w26, #0x2
  422d04:	b.ne	423790 <ferror@plt+0x1fef0>  // b.any
  422d08:	sub	x20, x4, #0x1
  422d0c:	cmp	w20, #0x8
  422d10:	and	x3, x20, #0xffffffff
  422d14:	b.hi	4249e4 <ferror@plt+0x21144>  // b.pmore
  422d18:	add	x3, x24, x3
  422d1c:	cmp	x23, x3
  422d20:	b.hi	422d2c <ferror@plt+0x1f48c>  // b.pmore
  422d24:	cmp	x23, x24
  422d28:	b.ls	424844 <ferror@plt+0x20fa4>  // b.plast
  422d2c:	sub	w0, w20, #0x1
  422d30:	mov	w1, w20
  422d34:	cmp	w0, #0x7
  422d38:	b.hi	424844 <ferror@plt+0x20fa4>  // b.pmore
  422d3c:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  422d40:	mov	x0, x24
  422d44:	ldr	x2, [x2, #752]
  422d48:	blr	x2
  422d4c:	str	x0, [x19, #2944]
  422d50:	str	wzr, [x19, #2952]
  422d54:	strb	wzr, [x19, #2976]
  422d58:	ldr	x1, [sp, #320]
  422d5c:	b	422a90 <ferror@plt+0x1f1f0>
  422d60:	cbnz	w0, 423500 <ferror@plt+0x1fc60>
  422d64:	tbz	w3, #1, 422ccc <ferror@plt+0x1f42c>
  422d68:	mov	x27, x4
  422d6c:	b	422cb4 <ferror@plt+0x1f414>
  422d70:	cmp	w22, #0x9
  422d74:	b.eq	42338c <ferror@plt+0x1faec>  // b.none
  422d78:	b.ls	422e0c <ferror@plt+0x1f56c>  // b.plast
  422d7c:	cmp	w22, #0xb
  422d80:	b.ls	423368 <ferror@plt+0x1fac8>  // b.plast
  422d84:	cmp	w22, #0xc
  422d88:	b.ne	423338 <ferror@plt+0x1fa98>  // b.any
  422d8c:	mov	x0, x20
  422d90:	mov	w2, #0x1                   	// #1
  422d94:	mov	w1, #0x0                   	// #0
  422d98:	mov	w23, #0x0                   	// #0
  422d9c:	mov	x26, #0x0                   	// #0
  422da0:	mov	w4, #0x3                   	// #3
  422da4:	cmp	x25, x0
  422da8:	b.ls	42350c <ferror@plt+0x1fc6c>  // b.plast
  422dac:	ldrb	w3, [x0], #1
  422db0:	add	w23, w23, #0x1
  422db4:	cmp	w1, #0x3f
  422db8:	b.hi	423064 <ferror@plt+0x1f7c4>  // b.pmore
  422dbc:	and	x5, x3, #0x7f
  422dc0:	lsl	x6, x5, x1
  422dc4:	orr	x26, x26, x6
  422dc8:	lsr	x6, x26, x1
  422dcc:	cmp	x5, x6
  422dd0:	csel	w2, w2, w4, eq  // eq = none
  422dd4:	add	w1, w1, #0x7
  422dd8:	tbnz	w3, #7, 422da4 <ferror@plt+0x1f504>
  422ddc:	and	w2, w2, #0xfffffffe
  422de0:	add	x23, x20, w23, uxtw
  422de4:	tbnz	w2, #1, 4245d8 <ferror@plt+0x20d38>
  422de8:	mov	w2, #0x5                   	// #5
  422dec:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  422df0:	mov	x0, #0x0                   	// #0
  422df4:	add	x1, x1, #0x3d8
  422df8:	bl	403700 <dcgettext@plt>
  422dfc:	mov	x1, x26
  422e00:	bl	4037a0 <printf@plt>
  422e04:	ldr	x1, [sp, #320]
  422e08:	b	422a90 <ferror@plt+0x1f1f0>
  422e0c:	cmp	w22, #0x7
  422e10:	b.eq	4233c8 <ferror@plt+0x1fb28>  // b.none
  422e14:	cmp	w22, #0x8
  422e18:	b.ne	423338 <ferror@plt+0x1fa98>  // b.any
  422e1c:	ldrb	w4, [sp, #392]
  422e20:	mov	w2, #0xff                  	// #255
  422e24:	sub	w0, w2, w0
  422e28:	ldrb	w3, [sp, #385]
  422e2c:	ldrb	w2, [sp, #384]
  422e30:	add	x6, x19, #0xb80
  422e34:	cmp	w3, #0x1
  422e38:	udiv	w0, w0, w4
  422e3c:	ldr	x4, [x19, #2944]
  422e40:	sxtw	x7, w0
  422e44:	b.eq	423760 <ferror@plt+0x1fec0>  // b.none
  422e48:	ldrb	w5, [x6, #32]
  422e4c:	and	x3, x3, #0xff
  422e50:	mov	x23, x20
  422e54:	add	x5, x5, x7
  422e58:	udiv	x0, x5, x3
  422e5c:	mul	w2, w2, w0
  422e60:	msub	x3, x0, x3, x5
  422e64:	strb	w3, [x6, #32]
  422e68:	add	x4, x4, w2, uxtw
  422e6c:	str	x4, [x19, #2944]
  422e70:	cbz	w2, 422a90 <ferror@plt+0x1f1f0>
  422e74:	str	wzr, [x6, #8]
  422e78:	b	422a90 <ferror@plt+0x1f1f0>
  422e7c:	adrp	x0, 454000 <warn@@Base+0x129e8>
  422e80:	add	x0, x0, #0xc88
  422e84:	bl	4037a0 <printf@plt>
  422e88:	ldr	w0, [x19, #2968]
  422e8c:	cbz	w0, 422a5c <ferror@plt+0x1f1bc>
  422e90:	ldr	x0, [sp, #192]
  422e94:	bl	4037a0 <printf@plt>
  422e98:	b	422a5c <ferror@plt+0x1f1bc>
  422e9c:	mov	w3, #0x1                   	// #1
  422ea0:	mov	w1, #0x0                   	// #0
  422ea4:	mov	w23, #0x0                   	// #0
  422ea8:	mov	x26, #0x0                   	// #0
  422eac:	mov	w4, #0x3                   	// #3
  422eb0:	cmp	x25, x0
  422eb4:	b.ls	423420 <ferror@plt+0x1fb80>  // b.plast
  422eb8:	ldrb	w2, [x0], #1
  422ebc:	add	w23, w23, #0x1
  422ec0:	cmp	w1, #0x3f
  422ec4:	b.hi	423024 <ferror@plt+0x1f784>  // b.pmore
  422ec8:	and	x5, x2, #0x7f
  422ecc:	lsl	x6, x5, x1
  422ed0:	orr	x26, x26, x6
  422ed4:	lsr	x6, x26, x1
  422ed8:	cmp	x5, x6
  422edc:	csel	w3, w3, w4, eq  // eq = none
  422ee0:	add	w1, w1, #0x7
  422ee4:	tbnz	w2, #7, 422eb0 <ferror@plt+0x1f610>
  422ee8:	and	w3, w3, #0xfffffffe
  422eec:	add	x23, x20, w23, uxtw
  422ef0:	tbnz	w3, #1, 42457c <ferror@plt+0x20cdc>
  422ef4:	ldr	w0, [sp, #184]
  422ef8:	cmp	x28, #0x0
  422efc:	str	w26, [x19, #2956]
  422f00:	sub	w20, w26, #0x1
  422f04:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  422f08:	b.eq	423458 <ferror@plt+0x1fbb8>  // b.none
  422f0c:	ldr	w0, [sp, #184]
  422f10:	cmp	w20, w0
  422f14:	b.cs	424594 <ferror@plt+0x20cf4>  // b.hs, b.nlast
  422f18:	mov	w0, #0x18                  	// #24
  422f1c:	umull	x20, w20, w0
  422f20:	add	x27, x28, x20
  422f24:	ldr	w26, [x27, #8]
  422f28:	cbz	w26, 4246ec <ferror@plt+0x20e4c>
  422f2c:	ldr	w0, [sp, #284]
  422f30:	cbnz	w0, 42484c <ferror@plt+0x20fac>
  422f34:	ldr	x22, [sp, #208]
  422f38:	cmp	x22, w26, uxtw
  422f3c:	b.cs	4247fc <ferror@plt+0x20f5c>  // b.hs, b.nlast
  422f40:	mov	w2, #0x5                   	// #5
  422f44:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  422f48:	mov	x0, #0x0                   	// #0
  422f4c:	add	x1, x1, #0x200
  422f50:	bl	403700 <dcgettext@plt>
  422f54:	mov	x27, x0
  422f58:	ldr	w2, [x19, #376]
  422f5c:	add	x1, x19, #0x180
  422f60:	adrp	x3, 454000 <warn@@Base+0x129e8>
  422f64:	add	x3, x3, #0x560
  422f68:	add	w0, w2, #0x1
  422f6c:	and	w0, w0, #0xf
  422f70:	sbfiz	x2, x2, #6, #32
  422f74:	add	x20, x1, x2
  422f78:	adrp	x2, 455000 <warn@@Base+0x139e8>
  422f7c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  422f80:	add	x2, x2, #0xd10
  422f84:	add	x1, x1, #0xd78
  422f88:	str	w0, [x19, #376]
  422f8c:	add	x0, sp, #0x148
  422f90:	bl	4030a0 <sprintf@plt>
  422f94:	mov	x3, x22
  422f98:	add	x2, sp, #0x148
  422f9c:	mov	x1, #0x40                  	// #64
  422fa0:	mov	x0, x20
  422fa4:	bl	403160 <snprintf@plt>
  422fa8:	mov	x2, x20
  422fac:	mov	w1, w26
  422fb0:	mov	x0, x27
  422fb4:	bl	441618 <warn@@Base>
  422fb8:	mov	w2, #0x5                   	// #5
  422fbc:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  422fc0:	mov	x0, #0x0                   	// #0
  422fc4:	add	x1, x1, #0x398
  422fc8:	bl	403700 <dcgettext@plt>
  422fcc:	mov	w1, w26
  422fd0:	bl	4037a0 <printf@plt>
  422fd4:	ldr	x1, [sp, #320]
  422fd8:	b	422a90 <ferror@plt+0x1f1f0>
  422fdc:	add	x23, x0, #0x1
  422fe0:	mov	x0, x23
  422fe4:	bl	4032a0 <xmalloc@plt>
  422fe8:	mov	x2, x23
  422fec:	mov	x1, x26
  422ff0:	mov	x23, x0
  422ff4:	bl	403730 <strncpy@plt>
  422ff8:	ldrb	w1, [sp, #385]
  422ffc:	add	x0, x19, #0xb80
  423000:	ldr	w2, [x0, #16]
  423004:	cmp	w1, #0x1
  423008:	ldr	x3, [x19, #2944]
  42300c:	b.ne	422a2c <ferror@plt+0x1f18c>  // b.any
  423010:	mov	x1, x23
  423014:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  423018:	add	x0, x0, #0x448
  42301c:	bl	4037a0 <printf@plt>
  423020:	b	422a40 <ferror@plt+0x1f1a0>
  423024:	tst	x2, #0x7f
  423028:	csel	w3, w3, w4, eq  // eq = none
  42302c:	tbnz	w2, #7, 422eb0 <ferror@plt+0x1f610>
  423030:	b	422ee8 <ferror@plt+0x1f648>
  423034:	tst	x5, #0x7f
  423038:	csel	w3, w3, w6, eq  // eq = none
  42303c:	tbnz	w5, #7, 422c68 <ferror@plt+0x1f3c8>
  423040:	b	422ca0 <ferror@plt+0x1f400>
  423044:	tst	x3, #0x7f
  423048:	csel	w4, w4, w5, eq  // eq = none
  42304c:	tbnz	w3, #7, 422b28 <ferror@plt+0x1f288>
  423050:	b	422b60 <ferror@plt+0x1f2c0>
  423054:	tst	x3, #0x7f
  423058:	csel	w2, w2, w4, eq  // eq = none
  42305c:	tbnz	w3, #7, 422bbc <ferror@plt+0x1f31c>
  423060:	b	422bf4 <ferror@plt+0x1f354>
  423064:	tst	x3, #0x7f
  423068:	csel	w2, w2, w4, eq  // eq = none
  42306c:	tbnz	w3, #7, 422da4 <ferror@plt+0x1f504>
  423070:	b	422ddc <ferror@plt+0x1f53c>
  423074:	mov	w2, #0x5                   	// #5
  423078:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42307c:	mov	x0, #0x0                   	// #0
  423080:	add	x1, x1, #0x420
  423084:	bl	403700 <dcgettext@plt>
  423088:	mov	w1, w23
  42308c:	bl	441618 <warn@@Base>
  423090:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  423094:	mov	w2, #0x5                   	// #5
  423098:	add	x1, x1, #0x2e0
  42309c:	mov	x0, #0x0                   	// #0
  4230a0:	bl	403700 <dcgettext@plt>
  4230a4:	mov	x26, x0
  4230a8:	b	4229d0 <ferror@plt+0x1f130>
  4230ac:	umull	x2, w2, w6
  4230b0:	add	x8, x2, x8
  4230b4:	str	x8, [x19, #2944]
  4230b8:	cbz	x2, 422994 <ferror@plt+0x1f0f4>
  4230bc:	str	wzr, [x19, #2952]
  4230c0:	b	422994 <ferror@plt+0x1f0f4>
  4230c4:	sub	x23, x23, #0x23
  4230c8:	mov	x0, #0x24                  	// #36
  4230cc:	bl	4032a0 <xmalloc@plt>
  4230d0:	add	x1, x26, x23
  4230d4:	mov	x2, #0x24                  	// #36
  4230d8:	mov	x23, x0
  4230dc:	bl	403730 <strncpy@plt>
  4230e0:	ldr	w0, [x27, #688]
  4230e4:	cbz	w0, 422a14 <ferror@plt+0x1f174>
  4230e8:	ldrb	w1, [sp, #385]
  4230ec:	add	x0, x19, #0xb80
  4230f0:	ldr	w2, [x0, #16]
  4230f4:	cmp	w1, #0x1
  4230f8:	ldr	x3, [x19, #2944]
  4230fc:	b.eq	423324 <ferror@plt+0x1fa84>  // b.none
  423100:	ldrb	w4, [x0, #32]
  423104:	mov	x1, x23
  423108:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42310c:	add	x0, x0, #0x490
  423110:	bl	4037a0 <printf@plt>
  423114:	b	422a40 <ferror@plt+0x1f1a0>
  423118:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42311c:	ldrb	w3, [sp, #386]
  423120:	ldr	x1, [x21]
  423124:	strh	wzr, [x19, #2976]
  423128:	ldr	q0, [x0, #1568]
  42312c:	mov	w0, #0xa                   	// #10
  423130:	str	xzr, [x19, #2944]
  423134:	str	w3, [x19, #2968]
  423138:	stur	q0, [x2, #8]
  42313c:	str	wzr, [x19, #2972]
  423140:	str	wzr, [x19, #2980]
  423144:	bl	4030b0 <putc@plt>
  423148:	b	422a80 <ferror@plt+0x1f1e0>
  42314c:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  423150:	mov	w2, #0x5                   	// #5
  423154:	add	x1, x1, #0x1f0
  423158:	mov	x0, #0x0                   	// #0
  42315c:	bl	403700 <dcgettext@plt>
  423160:	mov	x26, x0
  423164:	b	4229d0 <ferror@plt+0x1f130>
  423168:	ldr	x0, [sp, #168]
  42316c:	mov	x1, x23
  423170:	add	x4, sp, #0x140
  423174:	add	x3, sp, #0x168
  423178:	mov	x2, x25
  42317c:	bl	40eb60 <ferror@plt+0xb2c0>
  423180:	str	x0, [sp, #216]
  423184:	cbz	x0, 4247d8 <ferror@plt+0x20f38>
  423188:	ldrb	w0, [sp, #392]
  42318c:	cbz	w0, 4233d8 <ferror@plt+0x1fb38>
  423190:	adrp	x1, 452000 <warn@@Base+0x109e8>
  423194:	adrp	x19, 472000 <_bfd_std_section+0x120>
  423198:	add	x19, x19, #0x4f0
  42319c:	ldrb	w26, [sp, #393]
  4231a0:	ldr	q0, [x1, #1568]
  4231a4:	add	x0, x19, #0xb80
  4231a8:	ldr	x2, [sp, #216]
  4231ac:	sub	x23, x26, #0x1
  4231b0:	ldrb	w1, [sp, #386]
  4231b4:	str	xzr, [x19, #2944]
  4231b8:	add	x23, x2, x23
  4231bc:	str	w1, [x19, #2968]
  4231c0:	cmp	x25, x23
  4231c4:	str	wzr, [x19, #2972]
  4231c8:	strh	wzr, [x19, #2976]
  4231cc:	str	wzr, [x19, #2980]
  4231d0:	stur	q0, [x0, #8]
  4231d4:	b.ls	4249c4 <ferror@plt+0x21124>  // b.plast
  4231d8:	ldrh	w0, [sp, #368]
  4231dc:	cmp	w0, #0x4
  4231e0:	b.hi	4237c4 <ferror@plt+0x1ff24>  // b.pmore
  4231e4:	ldrb	w0, [x23]
  4231e8:	stp	xzr, xzr, [sp, #200]
  4231ec:	cbnz	w0, 4236c0 <ferror@plt+0x1fe20>
  4231f0:	add	x26, x23, #0x1
  4231f4:	cmp	x25, x26
  4231f8:	b.ls	423204 <ferror@plt+0x1f964>  // b.plast
  4231fc:	ldrb	w0, [x23, #1]
  423200:	cbnz	w0, 4241fc <ferror@plt+0x2095c>
  423204:	add	x23, x23, #0x2
  423208:	mov	x28, #0x0                   	// #0
  42320c:	str	wzr, [sp, #184]
  423210:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  423214:	add	x1, x1, #0x240
  423218:	mov	w2, #0x5                   	// #5
  42321c:	mov	x0, #0x0                   	// #0
  423220:	bl	403700 <dcgettext@plt>
  423224:	bl	4037a0 <printf@plt>
  423228:	add	x2, sp, #0x200
  42322c:	add	x0, x19, #0xb58
  423230:	ldr	x1, [sp, #320]
  423234:	ldp	x2, x3, [x2, #-152]
  423238:	stp	x2, x3, [x0]
  42323c:	cmp	x23, x1
  423240:	add	x2, sp, #0x200
  423244:	ldp	x2, x3, [x2, #-136]
  423248:	stp	x2, x3, [x0, #16]
  42324c:	ldr	x2, [sp, #392]
  423250:	str	x2, [x19, #2936]
  423254:	b.cc	4228f0 <ferror@plt+0x1f050>  // b.lo, b.ul, b.last
  423258:	adrp	x0, 471000 <_sch_istable+0x1478>
  42325c:	add	x0, x0, #0xed8
  423260:	str	x0, [sp, #224]
  423264:	b	422a9c <ferror@plt+0x1f1fc>
  423268:	mov	w5, w22
  42326c:	mov	x2, x20
  423270:	mov	w4, #0x1                   	// #1
  423274:	mov	w0, #0x0                   	// #0
  423278:	mov	w23, #0x0                   	// #0
  42327c:	mov	x26, #0x0                   	// #0
  423280:	cmp	x25, x2
  423284:	b.ls	423530 <ferror@plt+0x1fc90>  // b.plast
  423288:	ldrb	w3, [x2], #1
  42328c:	add	w23, w23, #0x1
  423290:	cmp	w0, #0x3f
  423294:	b.hi	423314 <ferror@plt+0x1fa74>  // b.pmore
  423298:	and	x6, x3, #0x7f
  42329c:	lsl	x7, x6, x0
  4232a0:	orr	x26, x26, x7
  4232a4:	lsr	x7, x26, x0
  4232a8:	cmp	x6, x7
  4232ac:	csel	w4, w4, w5, eq  // eq = none
  4232b0:	add	w0, w0, #0x7
  4232b4:	tbnz	w3, #7, 423280 <ferror@plt+0x1f9e0>
  4232b8:	and	w4, w4, #0xfffffffe
  4232bc:	cmp	w0, #0x3f
  4232c0:	b.hi	42374c <ferror@plt+0x1feac>  // b.pmore
  4232c4:	tbz	w3, #6, 42374c <ferror@plt+0x1feac>
  4232c8:	mov	x2, #0xffffffffffffffff    	// #-1
  4232cc:	add	x23, x20, w23, uxtw
  4232d0:	lsl	x0, x2, x0
  4232d4:	orr	x26, x26, x0
  4232d8:	cmp	x26, w26, sxtw
  4232dc:	b.eq	42330c <ferror@plt+0x1fa6c>  // b.none
  4232e0:	ldr	x1, [sp, #176]
  4232e4:	mov	w2, #0x5                   	// #5
  4232e8:	mov	x0, #0x0                   	// #0
  4232ec:	bl	403700 <dcgettext@plt>
  4232f0:	bl	441040 <error@@Base>
  4232f4:	ldr	x1, [sp, #320]
  4232f8:	ldr	w0, [x19, #2960]
  4232fc:	add	w26, w0, w26
  423300:	str	w26, [x19, #2960]
  423304:	b	422a90 <ferror@plt+0x1f1f0>
  423308:	cbnz	w0, 423544 <ferror@plt+0x1fca4>
  42330c:	tbz	w4, #1, 4232f8 <ferror@plt+0x1fa58>
  423310:	b	4232e0 <ferror@plt+0x1fa40>
  423314:	tst	x3, #0x7f
  423318:	csel	w4, w4, w5, eq  // eq = none
  42331c:	tbnz	w3, #7, 423280 <ferror@plt+0x1f9e0>
  423320:	b	4232b8 <ferror@plt+0x1fa18>
  423324:	mov	x1, x23
  423328:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42332c:	add	x0, x0, #0x478
  423330:	bl	4037a0 <printf@plt>
  423334:	b	422a40 <ferror@plt+0x1f1a0>
  423338:	mov	w2, #0x5                   	// #5
  42333c:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  423340:	mov	x0, #0x0                   	// #0
  423344:	add	x1, x1, #0x3f0
  423348:	bl	403700 <dcgettext@plt>
  42334c:	mov	w1, w22
  423350:	bl	4037a0 <printf@plt>
  423354:	ldr	x0, [sp, #216]
  423358:	cbnz	x0, 42356c <ferror@plt+0x1fccc>
  42335c:	ldr	x1, [x21]
  423360:	mov	w0, #0xa                   	// #10
  423364:	bl	4030b0 <putc@plt>
  423368:	cmp	w22, #0x1
  42336c:	b.eq	4229ac <ferror@plt+0x1f10c>  // b.none
  423370:	b	422a88 <ferror@plt+0x1f1e8>
  423374:	ldr	w2, [x19, #2968]
  423378:	mov	x23, x20
  42337c:	cmp	w2, #0x0
  423380:	cset	w2, eq  // eq = none
  423384:	str	w2, [x19, #2968]
  423388:	b	422a90 <ferror@plt+0x1f1f0>
  42338c:	add	x23, x23, #0x3
  423390:	cmp	x23, x25
  423394:	b.cc	423550 <ferror@plt+0x1fcb0>  // b.lo, b.ul, b.last
  423398:	cmp	x25, x20
  42339c:	mov	x0, #0x0                   	// #0
  4233a0:	b.ls	4233b4 <ferror@plt+0x1fb14>  // b.plast
  4233a4:	sub	x2, x25, x20
  4233a8:	sub	w3, w2, #0x1
  4233ac:	cmp	w3, #0x7
  4233b0:	b.ls	424b30 <ferror@plt+0x21290>  // b.plast
  4233b4:	ldr	x2, [x19, #2944]
  4233b8:	strb	wzr, [x19, #2976]
  4233bc:	add	x0, x2, x0
  4233c0:	str	x0, [x19, #2944]
  4233c4:	b	422a90 <ferror@plt+0x1f1f0>
  4233c8:	mov	w0, #0x1                   	// #1
  4233cc:	mov	x23, x20
  4233d0:	str	w0, [x19, #2972]
  4233d4:	b	422a90 <ferror@plt+0x1f1f0>
  4233d8:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4233dc:	add	x1, x1, #0x110
  4233e0:	mov	w2, #0x5                   	// #5
  4233e4:	mov	x0, #0x0                   	// #0
  4233e8:	bl	403700 <dcgettext@plt>
  4233ec:	bl	441618 <warn@@Base>
  4233f0:	mov	w0, #0x1                   	// #1
  4233f4:	strb	w0, [sp, #392]
  4233f8:	b	423190 <ferror@plt+0x1f8f0>
  4233fc:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  423400:	add	x1, x1, #0x298
  423404:	mov	w2, #0x5                   	// #5
  423408:	mov	x0, #0x0                   	// #0
  42340c:	bl	403700 <dcgettext@plt>
  423410:	mov	x23, x20
  423414:	bl	441618 <warn@@Base>
  423418:	ldr	x1, [sp, #320]
  42341c:	b	422a90 <ferror@plt+0x1f1f0>
  423420:	add	x23, x20, w23, uxtw
  423424:	tbz	w3, #0, 422ef0 <ferror@plt+0x1f650>
  423428:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42342c:	add	x1, x1, #0xa98
  423430:	mov	w2, #0x5                   	// #5
  423434:	mov	x0, #0x0                   	// #0
  423438:	bl	403700 <dcgettext@plt>
  42343c:	sub	w20, w26, #0x1
  423440:	bl	441040 <error@@Base>
  423444:	str	w26, [x19, #2956]
  423448:	ldr	w0, [sp, #184]
  42344c:	cmp	x28, #0x0
  423450:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  423454:	b.ne	422f0c <ferror@plt+0x1f66c>  // b.any
  423458:	mov	w2, #0x5                   	// #5
  42345c:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  423460:	mov	x0, #0x0                   	// #0
  423464:	add	x1, x1, #0x2e8
  423468:	bl	403700 <dcgettext@plt>
  42346c:	mov	w1, w20
  423470:	bl	4037a0 <printf@plt>
  423474:	ldr	x1, [sp, #320]
  423478:	b	422a90 <ferror@plt+0x1f1f0>
  42347c:	add	x23, x20, w23, uxtw
  423480:	tbz	w4, #0, 422b68 <ferror@plt+0x1f2c8>
  423484:	adrp	x1, 448000 <warn@@Base+0x69e8>
  423488:	add	x1, x1, #0xa98
  42348c:	b	422b78 <ferror@plt+0x1f2d8>
  423490:	add	x23, x20, w23, uxtw
  423494:	tbz	w2, #0, 422bfc <ferror@plt+0x1f35c>
  423498:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42349c:	add	x1, x1, #0xa98
  4234a0:	mov	w2, #0x5                   	// #5
  4234a4:	mov	x0, #0x0                   	// #0
  4234a8:	bl	403700 <dcgettext@plt>
  4234ac:	bl	441040 <error@@Base>
  4234b0:	ldrb	w1, [sp, #385]
  4234b4:	add	x5, x19, #0xb80
  4234b8:	ldrb	w0, [sp, #384]
  4234bc:	cmp	w1, #0x1
  4234c0:	ldr	x3, [x19, #2944]
  4234c4:	b.ne	422c18 <ferror@plt+0x1f378>  // b.any
  4234c8:	and	x0, x0, #0xff
  4234cc:	ldr	x1, [sp, #320]
  4234d0:	mul	x26, x0, x26
  4234d4:	add	x3, x26, x3
  4234d8:	str	x3, [x19, #2944]
  4234dc:	cbz	x26, 422a90 <ferror@plt+0x1f1f0>
  4234e0:	str	wzr, [x5, #8]
  4234e4:	b	422a90 <ferror@plt+0x1f1f0>
  4234e8:	tst	x4, #0xffffffff00000000
  4234ec:	and	w0, w3, #0x1
  4234f0:	mov	w23, w4
  4234f4:	and	x27, x4, #0xffffffff
  4234f8:	b.eq	422d60 <ferror@plt+0x1f4c0>  // b.none
  4234fc:	cbz	w0, 422cb4 <ferror@plt+0x1f414>
  423500:	adrp	x1, 448000 <warn@@Base+0x69e8>
  423504:	add	x1, x1, #0xa98
  423508:	b	422cb8 <ferror@plt+0x1f418>
  42350c:	add	x23, x20, w23, uxtw
  423510:	tbz	w2, #0, 422de4 <ferror@plt+0x1f544>
  423514:	adrp	x1, 448000 <warn@@Base+0x69e8>
  423518:	add	x1, x1, #0xa98
  42351c:	mov	w2, #0x5                   	// #5
  423520:	mov	x0, #0x0                   	// #0
  423524:	bl	403700 <dcgettext@plt>
  423528:	bl	441040 <error@@Base>
  42352c:	b	422de8 <ferror@plt+0x1f548>
  423530:	add	x23, x20, w23, uxtw
  423534:	cmp	x26, w26, sxtw
  423538:	and	w0, w4, #0x1
  42353c:	b.eq	423308 <ferror@plt+0x1fa68>  // b.none
  423540:	cbz	w0, 4232e0 <ferror@plt+0x1fa40>
  423544:	adrp	x1, 448000 <warn@@Base+0x69e8>
  423548:	add	x1, x1, #0xa98
  42354c:	b	4232e4 <ferror@plt+0x1fa44>
  423550:	mov	w1, #0x2                   	// #2
  423554:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  423558:	mov	x0, x20
  42355c:	ldr	x2, [x2, #752]
  423560:	blr	x2
  423564:	ldr	x1, [sp, #320]
  423568:	b	4233b4 <ferror@plt+0x1fb14>
  42356c:	add	x0, x0, w22, uxtb
  423570:	ldurb	w23, [x0, #-1]
  423574:	cbz	w23, 42335c <ferror@plt+0x1fabc>
  423578:	adrp	x2, 455000 <warn@@Base+0x139e8>
  42357c:	add	x0, x2, #0xd10
  423580:	adrp	x1, 448000 <warn@@Base+0x69e8>
  423584:	str	x0, [sp, #248]
  423588:	add	x0, x1, #0xd78
  42358c:	adrp	x1, 447000 <warn@@Base+0x59e8>
  423590:	add	x1, x1, #0xd8
  423594:	stp	x0, x1, [sp, #256]
  423598:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42359c:	add	x0, x0, #0x418
  4235a0:	mov	w26, #0x3                   	// #3
  4235a4:	str	x0, [sp, #240]
  4235a8:	adrp	x0, 448000 <warn@@Base+0x69e8>
  4235ac:	add	x0, x0, #0xa98
  4235b0:	str	x0, [sp, #288]
  4235b4:	nop
  4235b8:	mov	x2, x20
  4235bc:	mov	w3, #0x1                   	// #1
  4235c0:	mov	w0, #0x0                   	// #0
  4235c4:	mov	w4, #0x0                   	// #0
  4235c8:	mov	x27, #0x0                   	// #0
  4235cc:	nop
  4235d0:	cmp	x25, x2
  4235d4:	b.ls	423688 <ferror@plt+0x1fde8>  // b.plast
  4235d8:	ldrb	w1, [x2], #1
  4235dc:	add	w4, w4, #0x1
  4235e0:	cmp	w0, #0x3f
  4235e4:	b.hi	423678 <ferror@plt+0x1fdd8>  // b.pmore
  4235e8:	and	x5, x1, #0x7f
  4235ec:	lsl	x6, x5, x0
  4235f0:	orr	x27, x27, x6
  4235f4:	lsr	x6, x27, x0
  4235f8:	cmp	x5, x6
  4235fc:	csel	w3, w3, w26, eq  // eq = none
  423600:	add	w0, w0, #0x7
  423604:	tbnz	w1, #7, 4235d0 <ferror@plt+0x1fd30>
  423608:	and	w3, w3, #0xfffffffe
  42360c:	add	x20, x20, w4, uxtw
  423610:	tbnz	w3, #1, 4236a8 <ferror@plt+0x1fe08>
  423614:	ldr	w0, [x19, #376]
  423618:	add	x24, x19, #0x180
  42361c:	ldp	x2, x1, [sp, #248]
  423620:	add	w4, w0, #0x1
  423624:	ldr	x3, [sp, #264]
  423628:	and	w4, w4, #0xf
  42362c:	sbfiz	x0, x0, #6, #32
  423630:	str	w4, [x19, #376]
  423634:	add	x24, x24, x0
  423638:	add	x0, sp, #0x148
  42363c:	bl	4030a0 <sprintf@plt>
  423640:	mov	x1, #0x40                  	// #64
  423644:	mov	x3, x27
  423648:	add	x2, sp, #0x148
  42364c:	mov	x0, x24
  423650:	bl	403160 <snprintf@plt>
  423654:	mov	x1, x24
  423658:	cmp	w23, #0x1
  42365c:	b.eq	423738 <ferror@plt+0x1fe98>  // b.none
  423660:	ldr	x0, [sp, #240]
  423664:	sub	w23, w23, #0x1
  423668:	adrp	x2, 447000 <warn@@Base+0x59e8>
  42366c:	add	x2, x2, #0x28
  423670:	bl	4037a0 <printf@plt>
  423674:	b	4235b8 <ferror@plt+0x1fd18>
  423678:	tst	x1, #0x7f
  42367c:	csel	w3, w3, w26, eq  // eq = none
  423680:	tbnz	w1, #7, 4235d0 <ferror@plt+0x1fd30>
  423684:	b	423608 <ferror@plt+0x1fd68>
  423688:	add	x20, x20, w4, uxtw
  42368c:	tbz	w3, #0, 423610 <ferror@plt+0x1fd70>
  423690:	ldr	x1, [sp, #288]
  423694:	mov	w2, #0x5                   	// #5
  423698:	mov	x0, #0x0                   	// #0
  42369c:	bl	403700 <dcgettext@plt>
  4236a0:	bl	441040 <error@@Base>
  4236a4:	b	423614 <ferror@plt+0x1fd74>
  4236a8:	ldr	x1, [sp, #176]
  4236ac:	mov	w2, #0x5                   	// #5
  4236b0:	mov	x0, #0x0                   	// #0
  4236b4:	bl	403700 <dcgettext@plt>
  4236b8:	bl	441040 <error@@Base>
  4236bc:	b	423614 <ferror@plt+0x1fd74>
  4236c0:	mov	x20, x23
  4236c4:	mov	x21, #0x0                   	// #0
  4236c8:	sub	x1, x25, x20
  4236cc:	mov	x0, x20
  4236d0:	bl	403020 <strnlen@plt>
  4236d4:	add	x0, x0, #0x1
  4236d8:	add	x20, x20, x0
  4236dc:	add	x21, x21, #0x1
  4236e0:	cmp	x25, x20
  4236e4:	b.ls	424a80 <ferror@plt+0x211e0>  // b.plast
  4236e8:	ldrb	w0, [x20]
  4236ec:	cbnz	w0, 4236c8 <ferror@plt+0x1fe28>
  4236f0:	lsl	x0, x21, #3
  4236f4:	str	x21, [sp, #208]
  4236f8:	bl	4032a0 <xmalloc@plt>
  4236fc:	str	x0, [sp, #200]
  423700:	ldrb	w1, [x23]
  423704:	cbz	w1, 423730 <ferror@plt+0x1fe90>
  423708:	mov	x21, x0
  42370c:	nop
  423710:	str	x23, [x21], #8
  423714:	sub	x1, x23, x25
  423718:	mov	x0, x23
  42371c:	bl	403020 <strnlen@plt>
  423720:	add	x0, x0, #0x1
  423724:	add	x23, x23, x0
  423728:	ldrb	w0, [x23]
  42372c:	cbnz	w0, 423710 <ferror@plt+0x1fe70>
  423730:	mov	x23, x20
  423734:	b	4231f0 <ferror@plt+0x1f950>
  423738:	ldr	x0, [sp, #240]
  42373c:	adrp	x2, 44d000 <warn@@Base+0xb9e8>
  423740:	add	x2, x2, #0xd68
  423744:	bl	4037a0 <printf@plt>
  423748:	b	42335c <ferror@plt+0x1fabc>
  42374c:	add	x23, x20, w23, uxtw
  423750:	cmp	x26, w26, sxtw
  423754:	b.ne	4232e0 <ferror@plt+0x1fa40>  // b.any
  423758:	tbz	w4, #1, 4232f8 <ferror@plt+0x1fa58>
  42375c:	b	4232e0 <ferror@plt+0x1fa40>
  423760:	smull	x0, w2, w0
  423764:	mov	x23, x20
  423768:	add	x4, x0, x4
  42376c:	str	x4, [x19, #2944]
  423770:	cbz	x0, 422a90 <ferror@plt+0x1f1f0>
  423774:	str	wzr, [x6, #8]
  423778:	ldr	x1, [sp, #320]
  42377c:	b	422a90 <ferror@plt+0x1f1f0>
  423780:	cmp	w26, #0x4
  423784:	b.eq	422a90 <ferror@plt+0x1f1f0>  // b.none
  423788:	cmp	w26, #0x16
  42378c:	b.eq	422a90 <ferror@plt+0x1f1f0>  // b.none
  423790:	mov	w2, #0x5                   	// #5
  423794:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  423798:	mov	x0, #0x0                   	// #0
  42379c:	add	x1, x1, #0x2c8
  4237a0:	bl	403700 <dcgettext@plt>
  4237a4:	sub	x2, x24, x20
  4237a8:	mov	w1, w26
  4237ac:	bl	4037a0 <printf@plt>
  4237b0:	cmp	w26, #0x1
  4237b4:	b.ne	422d58 <ferror@plt+0x1f4b8>  // b.any
  4237b8:	mov	x20, x23
  4237bc:	mov	w22, #0xffffffff            	// #-1
  4237c0:	b	4229ac <ferror@plt+0x1f10c>
  4237c4:	ldr	x1, [sp, #296]
  4237c8:	add	x0, x2, x26
  4237cc:	mov	x20, x0
  4237d0:	mov	w0, #0xb                   	// #11
  4237d4:	str	x20, [sp, #192]
  4237d8:	bl	40ded8 <ferror@plt+0xa638>
  4237dc:	cmp	x20, x25
  4237e0:	b.cc	424630 <ferror@plt+0x20d90>  // b.lo, b.ul, b.last
  4237e4:	sub	x1, x25, x23
  4237e8:	sub	w0, w1, #0x1
  4237ec:	cmp	w0, #0x7
  4237f0:	b.ls	424634 <ferror@plt+0x20d94>  // b.plast
  4237f4:	ldr	x2, [sp, #192]
  4237f8:	mov	x22, #0x0                   	// #0
  4237fc:	mov	x0, x2
  423800:	mov	w4, #0x1                   	// #1
  423804:	mov	w1, #0x0                   	// #0
  423808:	mov	w28, #0x0                   	// #0
  42380c:	mov	x5, #0x0                   	// #0
  423810:	mov	w7, #0x3                   	// #3
  423814:	nop
  423818:	cmp	x25, x0
  42381c:	b.ls	424608 <ferror@plt+0x20d68>  // b.plast
  423820:	ldrb	w3, [x0], #1
  423824:	add	w28, w28, #0x1
  423828:	cmp	w1, #0x3f
  42382c:	b.hi	424128 <ferror@plt+0x20888>  // b.pmore
  423830:	and	x6, x3, #0x7f
  423834:	lsl	x8, x6, x1
  423838:	orr	x5, x5, x8
  42383c:	lsr	x8, x5, x1
  423840:	cmp	x6, x8
  423844:	csel	w4, w4, w7, eq  // eq = none
  423848:	add	w1, w1, #0x7
  42384c:	tbnz	w3, #7, 423818 <ferror@plt+0x1ff78>
  423850:	and	w4, w4, #0xfffffffe
  423854:	add	x28, x2, w28, uxtw
  423858:	str	x5, [sp, #208]
  42385c:	tbnz	w4, #1, 4249ac <ferror@plt+0x2110c>
  423860:	cmp	x25, x28
  423864:	b.eq	424af4 <ferror@plt+0x21254>  // b.none
  423868:	ldr	x20, [sp, #208]
  42386c:	lsl	x0, x20, #3
  423870:	bl	4032a0 <xmalloc@plt>
  423874:	str	x0, [sp, #200]
  423878:	cbz	x20, 4239f0 <ferror@plt+0x20150>
  42387c:	mov	w27, #0x3                   	// #3
  423880:	str	xzr, [sp, #184]
  423884:	str	x19, [sp, #224]
  423888:	mov	x21, #0x0                   	// #0
  42388c:	ldr	x20, [sp, #192]
  423890:	cbz	x22, 4239cc <ferror@plt+0x2012c>
  423894:	nop
  423898:	mov	x4, x20
  42389c:	mov	w1, #0x1                   	// #1
  4238a0:	mov	w2, #0x0                   	// #0
  4238a4:	mov	w6, #0x0                   	// #0
  4238a8:	mov	x26, #0x0                   	// #0
  4238ac:	nop
  4238b0:	cmp	x25, x4
  4238b4:	b.ls	423dac <ferror@plt+0x2050c>  // b.plast
  4238b8:	ldrb	w3, [x4], #1
  4238bc:	add	w6, w6, #0x1
  4238c0:	cmp	w2, #0x3f
  4238c4:	b.hi	423d9c <ferror@plt+0x204fc>  // b.pmore
  4238c8:	and	x0, x3, #0x7f
  4238cc:	lsl	x9, x0, x2
  4238d0:	orr	x26, x26, x9
  4238d4:	lsr	x9, x26, x2
  4238d8:	cmp	x0, x9
  4238dc:	csel	w1, w1, w27, eq  // eq = none
  4238e0:	add	w2, w2, #0x7
  4238e4:	tbnz	w3, #7, 4238b0 <ferror@plt+0x20010>
  4238e8:	and	w1, w1, #0xfffffffe
  4238ec:	add	x23, x20, w6, uxtw
  4238f0:	tbnz	w1, #1, 423fe4 <ferror@plt+0x20744>
  4238f4:	mov	x4, x23
  4238f8:	mov	w1, #0x1                   	// #1
  4238fc:	mov	w2, #0x0                   	// #0
  423900:	mov	w20, #0x0                   	// #0
  423904:	mov	x19, #0x0                   	// #0
  423908:	cmp	x25, x4
  42390c:	b.ls	423dd0 <ferror@plt+0x20530>  // b.plast
  423910:	ldrb	w3, [x4], #1
  423914:	add	w20, w20, #0x1
  423918:	cmp	w2, #0x3f
  42391c:	b.hi	423d6c <ferror@plt+0x204cc>  // b.pmore
  423920:	and	x0, x3, #0x7f
  423924:	lsl	x10, x0, x2
  423928:	orr	x19, x19, x10
  42392c:	lsr	x10, x19, x2
  423930:	cmp	x0, x10
  423934:	csel	w1, w1, w27, eq  // eq = none
  423938:	add	w2, w2, #0x7
  42393c:	tbnz	w3, #7, 423908 <ferror@plt+0x20068>
  423940:	and	w1, w1, #0xfffffffe
  423944:	add	x20, x23, w20, uxtw
  423948:	tbnz	w1, #1, 423ffc <ferror@plt+0x2075c>
  42394c:	cmp	x25, x28
  423950:	b.eq	423df8 <ferror@plt+0x20558>  // b.none
  423954:	ldr	w6, [sp, #396]
  423958:	cmp	x26, #0x1
  42395c:	mov	w3, w6
  423960:	b.eq	423f10 <ferror@plt+0x20670>  // b.none
  423964:	ldrh	w1, [sp, #368]
  423968:	mov	w0, #0xffffffff            	// #-1
  42396c:	str	x3, [sp]
  423970:	mov	w2, #0x9                   	// #9
  423974:	ldr	x3, [sp, #168]
  423978:	mov	w6, #0x1                   	// #1
  42397c:	str	w1, [sp, #8]
  423980:	mov	x4, x28
  423984:	str	xzr, [sp, #16]
  423988:	add	x21, x21, #0x1
  42398c:	str	w6, [sp, #24]
  423990:	mov	x5, x25
  423994:	str	x3, [sp, #32]
  423998:	mov	x1, x19
  42399c:	str	xzr, [sp, #40]
  4239a0:	mov	x3, x24
  4239a4:	strb	w2, [sp, #48]
  4239a8:	mov	x7, #0x0                   	// #0
  4239ac:	str	w0, [sp, #56]
  4239b0:	mov	x2, #0x0                   	// #0
  4239b4:	mov	x6, #0x0                   	// #0
  4239b8:	mov	x0, #0x0                   	// #0
  4239bc:	bl	416af0 <ferror@plt+0x13250>
  4239c0:	mov	x28, x0
  4239c4:	cmp	x21, x22
  4239c8:	b.ne	423898 <ferror@plt+0x1fff8>  // b.any
  4239cc:	cmp	x25, x28
  4239d0:	b.eq	424b38 <ferror@plt+0x21298>  // b.none
  4239d4:	ldr	x0, [sp, #184]
  4239d8:	ldr	x1, [sp, #208]
  4239dc:	add	x0, x0, #0x1
  4239e0:	str	x0, [sp, #184]
  4239e4:	cmp	x0, x1
  4239e8:	b.ne	423888 <ferror@plt+0x1ffe8>  // b.any
  4239ec:	ldr	x19, [sp, #224]
  4239f0:	add	x0, x28, #0x1
  4239f4:	str	x0, [sp, #224]
  4239f8:	cmp	x0, x25
  4239fc:	mov	w1, #0x1                   	// #1
  423a00:	b.cs	424820 <ferror@plt+0x20f80>  // b.hs, b.nlast
  423a04:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  423a08:	mov	x0, x28
  423a0c:	ldr	x2, [x2, #752]
  423a10:	blr	x2
  423a14:	ands	x0, x0, #0xff
  423a18:	mov	x22, x0
  423a1c:	mov	x5, x0
  423a20:	mov	x4, #0x0                   	// #0
  423a24:	ldr	x2, [sp, #224]
  423a28:	b.eq	423a84 <ferror@plt+0x201e4>  // b.none
  423a2c:	nop
  423a30:	mov	x0, x2
  423a34:	mov	w1, #0x0                   	// #0
  423a38:	b	423a48 <ferror@plt+0x201a8>
  423a3c:	ldrsb	w3, [x0], #1
  423a40:	add	w1, w1, #0x1
  423a44:	tbz	w3, #31, 423a50 <ferror@plt+0x201b0>
  423a48:	cmp	x25, x0
  423a4c:	b.hi	423a3c <ferror@plt+0x2019c>  // b.pmore
  423a50:	add	x1, x2, w1, uxtw
  423a54:	mov	w2, #0x0                   	// #0
  423a58:	mov	x0, x1
  423a5c:	b	423a6c <ferror@plt+0x201cc>
  423a60:	ldrsb	w3, [x0], #1
  423a64:	add	w2, w2, #0x1
  423a68:	tbz	w3, #31, 423a74 <ferror@plt+0x201d4>
  423a6c:	cmp	x25, x0
  423a70:	b.hi	423a60 <ferror@plt+0x201c0>  // b.pmore
  423a74:	add	x4, x4, #0x1
  423a78:	add	x2, x1, w2, uxtw
  423a7c:	cmp	x4, x5
  423a80:	b.ne	423a30 <ferror@plt+0x20190>  // b.any
  423a84:	mov	x0, x2
  423a88:	mov	w4, #0x1                   	// #1
  423a8c:	mov	w1, #0x0                   	// #0
  423a90:	mov	w23, #0x0                   	// #0
  423a94:	mov	x20, #0x0                   	// #0
  423a98:	mov	w7, #0x3                   	// #3
  423a9c:	nop
  423aa0:	cmp	x25, x0
  423aa4:	b.ls	4246b0 <ferror@plt+0x20e10>  // b.plast
  423aa8:	ldrb	w3, [x0], #1
  423aac:	add	w23, w23, #0x1
  423ab0:	cmp	w1, #0x3f
  423ab4:	b.hi	424138 <ferror@plt+0x20898>  // b.pmore
  423ab8:	and	x5, x3, #0x7f
  423abc:	lsl	x6, x5, x1
  423ac0:	orr	x20, x20, x6
  423ac4:	lsr	x6, x20, x1
  423ac8:	cmp	x5, x6
  423acc:	csel	w4, w4, w7, eq  // eq = none
  423ad0:	add	w1, w1, #0x7
  423ad4:	tbnz	w3, #7, 423aa0 <ferror@plt+0x20200>
  423ad8:	str	w20, [sp, #184]
  423adc:	and	w4, w4, #0xfffffffe
  423ae0:	add	x23, x2, w23, uxtw
  423ae4:	tst	x20, #0xffffffff00000000
  423ae8:	and	x0, x20, #0xffffffff
  423aec:	b.eq	423b10 <ferror@plt+0x20270>  // b.none
  423af0:	ldr	x1, [sp, #176]
  423af4:	mov	w2, #0x5                   	// #5
  423af8:	mov	x20, x0
  423afc:	mov	x0, #0x0                   	// #0
  423b00:	bl	403700 <dcgettext@plt>
  423b04:	bl	441040 <error@@Base>
  423b08:	b	423b14 <ferror@plt+0x20274>
  423b0c:	cbnz	w1, 4246cc <ferror@plt+0x20e2c>
  423b10:	tbnz	w4, #1, 424b28 <ferror@plt+0x21288>
  423b14:	cmp	x25, x23
  423b18:	b.eq	424ad8 <ferror@plt+0x21238>  // b.none
  423b1c:	add	x28, x20, x20, lsl #1
  423b20:	mov	x0, #0x1                   	// #1
  423b24:	lsl	x21, x28, #3
  423b28:	mov	x1, x21
  423b2c:	bl	403840 <xcalloc@plt>
  423b30:	mov	x28, x0
  423b34:	cbz	x20, 423ce8 <ferror@plt+0x20448>
  423b38:	add	x0, x21, x0
  423b3c:	str	x28, [sp, #192]
  423b40:	stp	x0, x28, [sp, #232]
  423b44:	mov	x28, x23
  423b48:	mov	x23, x25
  423b4c:	mov	w27, #0x3                   	// #3
  423b50:	str	x19, [sp, #248]
  423b54:	nop
  423b58:	mov	x21, #0x0                   	// #0
  423b5c:	ldr	x20, [sp, #224]
  423b60:	cbz	x22, 423cb8 <ferror@plt+0x20418>
  423b64:	nop
  423b68:	mov	x1, x20
  423b6c:	mov	w2, #0x1                   	// #1
  423b70:	mov	w3, #0x0                   	// #0
  423b74:	mov	w4, #0x0                   	// #0
  423b78:	mov	x19, #0x0                   	// #0
  423b7c:	nop
  423b80:	cmp	x23, x1
  423b84:	b.ls	423eec <ferror@plt+0x2064c>  // b.plast
  423b88:	ldrb	w0, [x1], #1
  423b8c:	add	w4, w4, #0x1
  423b90:	cmp	w3, #0x3f
  423b94:	b.hi	423d7c <ferror@plt+0x204dc>  // b.pmore
  423b98:	and	x8, x0, #0x7f
  423b9c:	lsl	x9, x8, x3
  423ba0:	orr	x19, x19, x9
  423ba4:	lsr	x9, x19, x3
  423ba8:	cmp	x8, x9
  423bac:	csel	w2, w2, w27, eq  // eq = none
  423bb0:	add	w3, w3, #0x7
  423bb4:	tbnz	w0, #7, 423b80 <ferror@plt+0x202e0>
  423bb8:	and	w2, w2, #0xfffffffe
  423bbc:	add	x26, x20, w4, uxtw
  423bc0:	tbnz	w2, #1, 424014 <ferror@plt+0x20774>
  423bc4:	mov	x1, x26
  423bc8:	mov	w2, #0x1                   	// #1
  423bcc:	mov	w3, #0x0                   	// #0
  423bd0:	mov	w20, #0x0                   	// #0
  423bd4:	mov	x25, #0x0                   	// #0
  423bd8:	cmp	x23, x1
  423bdc:	b.ls	423e50 <ferror@plt+0x205b0>  // b.plast
  423be0:	ldrb	w0, [x1], #1
  423be4:	add	w20, w20, #0x1
  423be8:	cmp	w3, #0x3f
  423bec:	b.hi	423d8c <ferror@plt+0x204ec>  // b.pmore
  423bf0:	and	x9, x0, #0x7f
  423bf4:	lsl	x10, x9, x3
  423bf8:	orr	x25, x25, x10
  423bfc:	lsr	x10, x25, x3
  423c00:	cmp	x9, x10
  423c04:	csel	w2, w2, w27, eq  // eq = none
  423c08:	add	w3, w3, #0x7
  423c0c:	tbnz	w0, #7, 423bd8 <ferror@plt+0x20338>
  423c10:	and	w2, w2, #0xfffffffe
  423c14:	add	x20, x26, w20, uxtw
  423c18:	tbnz	w2, #1, 42402c <ferror@plt+0x2078c>
  423c1c:	cmp	x23, x28
  423c20:	b.eq	423e78 <ferror@plt+0x205d8>  // b.none
  423c24:	cmp	x19, #0x1
  423c28:	b.eq	423f78 <ferror@plt+0x206d8>  // b.none
  423c2c:	cmp	x19, #0x2
  423c30:	b.ne	423c4c <ferror@plt+0x203ac>  // b.any
  423c34:	cmp	x25, #0xb
  423c38:	b.eq	424114 <ferror@plt+0x20874>  // b.none
  423c3c:	cmp	x25, #0xf
  423c40:	b.eq	424060 <ferror@plt+0x207c0>  // b.none
  423c44:	cmp	x25, #0x5
  423c48:	b.eq	423d3c <ferror@plt+0x2049c>  // b.none
  423c4c:	ldr	w3, [sp, #396]
  423c50:	ldrh	w1, [sp, #368]
  423c54:	mov	w0, #0xffffffff            	// #-1
  423c58:	str	x3, [sp]
  423c5c:	mov	w2, #0x9                   	// #9
  423c60:	ldr	x3, [sp, #168]
  423c64:	mov	w7, #0x1                   	// #1
  423c68:	str	w1, [sp, #8]
  423c6c:	mov	x4, x28
  423c70:	str	xzr, [sp, #16]
  423c74:	add	x21, x21, #0x1
  423c78:	str	w7, [sp, #24]
  423c7c:	mov	x5, x23
  423c80:	str	x3, [sp, #32]
  423c84:	mov	x1, x25
  423c88:	str	xzr, [sp, #40]
  423c8c:	mov	x3, x24
  423c90:	strb	w2, [sp, #48]
  423c94:	mov	x6, #0x0                   	// #0
  423c98:	str	w0, [sp, #56]
  423c9c:	mov	x2, #0x0                   	// #0
  423ca0:	mov	x7, #0x0                   	// #0
  423ca4:	mov	x0, #0x0                   	// #0
  423ca8:	bl	416af0 <ferror@plt+0x13250>
  423cac:	mov	x28, x0
  423cb0:	cmp	x21, x22
  423cb4:	b.ne	423b68 <ferror@plt+0x202c8>  // b.any
  423cb8:	cmp	x28, x23
  423cbc:	b.eq	424b10 <ferror@plt+0x21270>  // b.none
  423cc0:	ldr	x0, [sp, #192]
  423cc4:	ldr	x1, [sp, #232]
  423cc8:	add	x0, x0, #0x18
  423ccc:	str	x0, [sp, #192]
  423cd0:	cmp	x1, x0
  423cd4:	b.ne	423b58 <ferror@plt+0x202b8>  // b.any
  423cd8:	mov	x25, x23
  423cdc:	mov	x23, x28
  423ce0:	ldp	x28, x19, [sp, #240]
  423ce4:	nop
  423ce8:	ldr	w20, [x28, #8]
  423cec:	cbz	w20, 423ec0 <ferror@plt+0x20620>
  423cf0:	ldr	x0, [sp, #208]
  423cf4:	cbz	x0, 4245f0 <ferror@plt+0x20d50>
  423cf8:	cmp	x0, w20, uxtw
  423cfc:	b.cc	42471c <ferror@plt+0x20e7c>  // b.lo, b.ul, b.last
  423d00:	ldr	x0, [sp, #200]
  423d04:	sub	w20, w20, #0x1
  423d08:	ldr	x20, [x0, x20, lsl #3]
  423d0c:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  423d10:	ldr	w0, [x0, #688]
  423d14:	cbnz	w0, 423ec8 <ferror@plt+0x20628>
  423d18:	mov	x0, x20
  423d1c:	bl	402fd0 <strlen@plt>
  423d20:	cmp	x0, #0x4b
  423d24:	b.ls	423ec8 <ferror@plt+0x20628>  // b.plast
  423d28:	ldr	x1, [x28]
  423d2c:	adrp	x0, 447000 <warn@@Base+0x59e8>
  423d30:	add	x0, x0, #0x1e8
  423d34:	bl	4037a0 <printf@plt>
  423d38:	b	423210 <ferror@plt+0x1f970>
  423d3c:	add	x0, x28, #0x2
  423d40:	cmp	x23, x0
  423d44:	b.ls	4240ec <ferror@plt+0x2084c>  // b.plast
  423d48:	mov	w1, w19
  423d4c:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  423d50:	mov	x0, x28
  423d54:	ldr	x2, [x2, #752]
  423d58:	blr	x2
  423d5c:	ldr	x1, [sp, #192]
  423d60:	ldr	w3, [sp, #396]
  423d64:	str	w0, [x1, #8]
  423d68:	b	423c50 <ferror@plt+0x203b0>
  423d6c:	tst	x3, #0x7f
  423d70:	csel	w1, w1, w27, eq  // eq = none
  423d74:	tbnz	w3, #7, 423908 <ferror@plt+0x20068>
  423d78:	b	423940 <ferror@plt+0x200a0>
  423d7c:	tst	x0, #0x7f
  423d80:	csel	w2, w2, w27, eq  // eq = none
  423d84:	tbnz	w0, #7, 423b80 <ferror@plt+0x202e0>
  423d88:	b	423bb8 <ferror@plt+0x20318>
  423d8c:	tst	x0, #0x7f
  423d90:	csel	w2, w2, w27, eq  // eq = none
  423d94:	tbnz	w0, #7, 423bd8 <ferror@plt+0x20338>
  423d98:	b	423c10 <ferror@plt+0x20370>
  423d9c:	tst	x3, #0x7f
  423da0:	csel	w1, w1, w27, eq  // eq = none
  423da4:	tbnz	w3, #7, 4238b0 <ferror@plt+0x20010>
  423da8:	b	4238e8 <ferror@plt+0x20048>
  423dac:	add	x23, x20, w6, uxtw
  423db0:	tbz	w1, #0, 4238f0 <ferror@plt+0x20050>
  423db4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  423db8:	add	x1, x1, #0xa98
  423dbc:	mov	w2, #0x5                   	// #5
  423dc0:	mov	x0, #0x0                   	// #0
  423dc4:	bl	403700 <dcgettext@plt>
  423dc8:	bl	441040 <error@@Base>
  423dcc:	b	4238f4 <ferror@plt+0x20054>
  423dd0:	add	x20, x23, w20, uxtw
  423dd4:	tbz	w1, #0, 423948 <ferror@plt+0x200a8>
  423dd8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  423ddc:	add	x1, x1, #0xa98
  423de0:	mov	w2, #0x5                   	// #5
  423de4:	mov	x0, #0x0                   	// #0
  423de8:	bl	403700 <dcgettext@plt>
  423dec:	bl	441040 <error@@Base>
  423df0:	cmp	x25, x28
  423df4:	b.ne	423954 <ferror@plt+0x200b4>  // b.any
  423df8:	adrp	x20, 44d000 <warn@@Base+0xb9e8>
  423dfc:	add	x20, x20, #0x178
  423e00:	mov	x1, x20
  423e04:	mov	w2, #0x5                   	// #5
  423e08:	mov	x0, #0x0                   	// #0
  423e0c:	ldr	x19, [sp, #224]
  423e10:	bl	403700 <dcgettext@plt>
  423e14:	bl	441618 <warn@@Base>
  423e18:	mov	x1, x20
  423e1c:	add	x3, x28, #0x1
  423e20:	mov	w2, #0x5                   	// #5
  423e24:	mov	x20, x3
  423e28:	mov	x0, #0x0                   	// #0
  423e2c:	str	x3, [sp, #224]
  423e30:	bl	403700 <dcgettext@plt>
  423e34:	bl	441618 <warn@@Base>
  423e38:	cmp	x20, x25
  423e3c:	mov	w1, #0x1                   	// #1
  423e40:	b.cc	423a04 <ferror@plt+0x20164>  // b.lo, b.ul, b.last
  423e44:	mov	x22, #0x0                   	// #0
  423e48:	ldr	x2, [sp, #224]
  423e4c:	b	423a84 <ferror@plt+0x201e4>
  423e50:	add	x20, x26, w20, uxtw
  423e54:	tbz	w2, #0, 423c18 <ferror@plt+0x20378>
  423e58:	adrp	x1, 448000 <warn@@Base+0x69e8>
  423e5c:	add	x1, x1, #0xa98
  423e60:	mov	w2, #0x5                   	// #5
  423e64:	mov	x0, #0x0                   	// #0
  423e68:	bl	403700 <dcgettext@plt>
  423e6c:	bl	441040 <error@@Base>
  423e70:	cmp	x23, x28
  423e74:	b.ne	423c24 <ferror@plt+0x20384>  // b.any
  423e78:	adrp	x20, 44c000 <warn@@Base+0xa9e8>
  423e7c:	add	x20, x20, #0xf40
  423e80:	mov	x1, x20
  423e84:	mov	w2, #0x5                   	// #5
  423e88:	mov	x25, x23
  423e8c:	mov	x0, #0x0                   	// #0
  423e90:	mov	x23, x28
  423e94:	ldp	x28, x19, [sp, #240]
  423e98:	bl	403700 <dcgettext@plt>
  423e9c:	bl	441618 <warn@@Base>
  423ea0:	mov	x1, x20
  423ea4:	mov	w2, #0x5                   	// #5
  423ea8:	mov	x0, #0x0                   	// #0
  423eac:	bl	403700 <dcgettext@plt>
  423eb0:	bl	441618 <warn@@Base>
  423eb4:	ldr	w20, [x28, #8]
  423eb8:	cbnz	w20, 423cf0 <ferror@plt+0x20450>
  423ebc:	nop
  423ec0:	adrp	x20, 447000 <warn@@Base+0x59e8>
  423ec4:	add	x20, x20, #0x4e0
  423ec8:	mov	w2, #0x5                   	// #5
  423ecc:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  423ed0:	mov	x0, #0x0                   	// #0
  423ed4:	add	x1, x1, #0x230
  423ed8:	bl	403700 <dcgettext@plt>
  423edc:	ldr	x2, [x28]
  423ee0:	mov	x1, x20
  423ee4:	bl	4037a0 <printf@plt>
  423ee8:	b	423210 <ferror@plt+0x1f970>
  423eec:	add	x26, x20, w4, uxtw
  423ef0:	tbz	w2, #0, 423bc0 <ferror@plt+0x20320>
  423ef4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  423ef8:	add	x1, x1, #0xa98
  423efc:	mov	w2, #0x5                   	// #5
  423f00:	mov	x0, #0x0                   	// #0
  423f04:	bl	403700 <dcgettext@plt>
  423f08:	bl	441040 <error@@Base>
  423f0c:	b	423bc4 <ferror@plt+0x20324>
  423f10:	cmp	x19, #0x8
  423f14:	b.eq	424044 <ferror@plt+0x207a4>  // b.none
  423f18:	cmp	x19, #0x1f
  423f1c:	b.ne	423964 <ferror@plt+0x200c4>  // b.any
  423f20:	cmp	w6, #0x8
  423f24:	b.hi	42417c <ferror@plt+0x208dc>  // b.pmore
  423f28:	add	x3, x28, x3
  423f2c:	cmp	x25, x3
  423f30:	b.hi	423f40 <ferror@plt+0x206a0>  // b.pmore
  423f34:	cmp	x25, x28
  423f38:	b.ls	424148 <ferror@plt+0x208a8>  // b.plast
  423f3c:	sub	w6, w25, w28
  423f40:	sub	w0, w6, #0x1
  423f44:	cmp	w0, #0x7
  423f48:	b.hi	424148 <ferror@plt+0x208a8>  // b.pmore
  423f4c:	mov	w1, w6
  423f50:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  423f54:	mov	x0, x28
  423f58:	ldr	x2, [x2, #752]
  423f5c:	blr	x2
  423f60:	bl	410170 <ferror@plt+0xc8d0>
  423f64:	ldr	x2, [sp, #184]
  423f68:	ldr	x1, [sp, #200]
  423f6c:	ldr	w3, [sp, #396]
  423f70:	str	x0, [x1, x2, lsl #3]
  423f74:	b	423964 <ferror@plt+0x200c4>
  423f78:	ldr	w19, [sp, #396]
  423f7c:	cmp	x25, #0x8
  423f80:	mov	w3, w19
  423f84:	b.eq	424054 <ferror@plt+0x207b4>  // b.none
  423f88:	cmp	x25, #0x1f
  423f8c:	b.ne	423c50 <ferror@plt+0x203b0>  // b.any
  423f90:	cmp	w19, #0x8
  423f94:	b.hi	4241c0 <ferror@plt+0x20920>  // b.pmore
  423f98:	add	x3, x28, x3
  423f9c:	cmp	x23, x3
  423fa0:	b.hi	423fb0 <ferror@plt+0x20710>  // b.pmore
  423fa4:	cmp	x23, x28
  423fa8:	b.ls	424150 <ferror@plt+0x208b0>  // b.plast
  423fac:	sub	w19, w23, w28
  423fb0:	sub	w0, w19, #0x1
  423fb4:	mov	w1, w19
  423fb8:	cmp	w0, #0x7
  423fbc:	b.hi	424150 <ferror@plt+0x208b0>  // b.pmore
  423fc0:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  423fc4:	mov	x0, x28
  423fc8:	ldr	x2, [x2, #752]
  423fcc:	blr	x2
  423fd0:	bl	410170 <ferror@plt+0xc8d0>
  423fd4:	ldr	x1, [sp, #192]
  423fd8:	ldr	w3, [sp, #396]
  423fdc:	str	x0, [x1]
  423fe0:	b	423c50 <ferror@plt+0x203b0>
  423fe4:	ldr	x1, [sp, #176]
  423fe8:	mov	w2, #0x5                   	// #5
  423fec:	mov	x0, #0x0                   	// #0
  423ff0:	bl	403700 <dcgettext@plt>
  423ff4:	bl	441040 <error@@Base>
  423ff8:	b	4238f4 <ferror@plt+0x20054>
  423ffc:	ldr	x1, [sp, #176]
  424000:	mov	w2, #0x5                   	// #5
  424004:	mov	x0, #0x0                   	// #0
  424008:	bl	403700 <dcgettext@plt>
  42400c:	bl	441040 <error@@Base>
  424010:	b	42394c <ferror@plt+0x200ac>
  424014:	ldr	x1, [sp, #176]
  424018:	mov	w2, #0x5                   	// #5
  42401c:	mov	x0, #0x0                   	// #0
  424020:	bl	403700 <dcgettext@plt>
  424024:	bl	441040 <error@@Base>
  424028:	b	423bc4 <ferror@plt+0x20324>
  42402c:	ldr	x1, [sp, #176]
  424030:	mov	w2, #0x5                   	// #5
  424034:	mov	x0, #0x0                   	// #0
  424038:	bl	403700 <dcgettext@plt>
  42403c:	bl	441040 <error@@Base>
  424040:	b	423c1c <ferror@plt+0x2037c>
  424044:	ldr	x1, [sp, #184]
  424048:	ldr	x0, [sp, #200]
  42404c:	str	x28, [x0, x1, lsl #3]
  424050:	b	423964 <ferror@plt+0x200c4>
  424054:	ldr	x0, [sp, #192]
  424058:	str	x28, [x0]
  42405c:	b	423c50 <ferror@plt+0x203b0>
  424060:	mov	x0, x28
  424064:	mov	w3, #0x1                   	// #1
  424068:	mov	w1, #0x0                   	// #0
  42406c:	mov	x4, #0x0                   	// #0
  424070:	cmp	x23, x0
  424074:	b.ls	424158 <ferror@plt+0x208b8>  // b.plast
  424078:	ldrb	w2, [x0], #1
  42407c:	cmp	w1, #0x3f
  424080:	b.hi	4240dc <ferror@plt+0x2083c>  // b.pmore
  424084:	and	x7, x2, #0x7f
  424088:	lsl	x9, x7, x1
  42408c:	orr	x4, x4, x9
  424090:	lsr	x9, x4, x1
  424094:	cmp	x7, x9
  424098:	csel	w3, w3, w27, eq  // eq = none
  42409c:	add	w1, w1, #0x7
  4240a0:	tbnz	w2, #7, 424070 <ferror@plt+0x207d0>
  4240a4:	ldr	x0, [sp, #192]
  4240a8:	and	w3, w3, #0xfffffffe
  4240ac:	tst	x4, #0xffffffff00000000
  4240b0:	str	w4, [x0, #8]
  4240b4:	b.eq	4240d4 <ferror@plt+0x20834>  // b.none
  4240b8:	ldr	x1, [sp, #176]
  4240bc:	mov	w2, #0x5                   	// #5
  4240c0:	mov	x0, #0x0                   	// #0
  4240c4:	bl	403700 <dcgettext@plt>
  4240c8:	bl	441040 <error@@Base>
  4240cc:	b	423c4c <ferror@plt+0x203ac>
  4240d0:	cbnz	w0, 424170 <ferror@plt+0x208d0>
  4240d4:	tbz	w3, #1, 423c4c <ferror@plt+0x203ac>
  4240d8:	b	4240b8 <ferror@plt+0x20818>
  4240dc:	tst	x2, #0x7f
  4240e0:	csel	w3, w3, w27, eq  // eq = none
  4240e4:	tbnz	w2, #7, 424070 <ferror@plt+0x207d0>
  4240e8:	b	4240a4 <ferror@plt+0x20804>
  4240ec:	cmp	x23, x28
  4240f0:	b.ls	424104 <ferror@plt+0x20864>  // b.plast
  4240f4:	sub	x1, x23, x28
  4240f8:	sub	w0, w1, #0x1
  4240fc:	cmp	w0, #0x7
  424100:	b.ls	423d4c <ferror@plt+0x204ac>  // b.plast
  424104:	ldr	x0, [sp, #192]
  424108:	ldr	w3, [sp, #396]
  42410c:	str	wzr, [x0, #8]
  424110:	b	423c50 <ferror@plt+0x203b0>
  424114:	add	x0, x28, #0x1
  424118:	cmp	x23, x0
  42411c:	b.ls	4240ec <ferror@plt+0x2084c>  // b.plast
  424120:	mov	w1, #0x1                   	// #1
  424124:	b	423d4c <ferror@plt+0x204ac>
  424128:	tst	x3, #0x7f
  42412c:	csel	w4, w4, w7, eq  // eq = none
  424130:	tbnz	w3, #7, 423818 <ferror@plt+0x1ff78>
  424134:	b	423850 <ferror@plt+0x1ffb0>
  424138:	tst	x3, #0x7f
  42413c:	csel	w4, w4, w7, eq  // eq = none
  424140:	tbnz	w3, #7, 423aa0 <ferror@plt+0x20200>
  424144:	b	423ad8 <ferror@plt+0x20238>
  424148:	mov	x0, #0x0                   	// #0
  42414c:	b	423f60 <ferror@plt+0x206c0>
  424150:	mov	x0, #0x0                   	// #0
  424154:	b	423fd0 <ferror@plt+0x20730>
  424158:	ldr	x0, [sp, #192]
  42415c:	tst	x4, #0xffffffff00000000
  424160:	str	w4, [x0, #8]
  424164:	and	w0, w3, #0x1
  424168:	b.eq	4240d0 <ferror@plt+0x20830>  // b.none
  42416c:	cbz	w0, 4240b8 <ferror@plt+0x20818>
  424170:	adrp	x1, 448000 <warn@@Base+0x69e8>
  424174:	add	x1, x1, #0xa98
  424178:	b	4240bc <ferror@plt+0x2081c>
  42417c:	mov	w4, #0x5                   	// #5
  424180:	adrp	x2, 448000 <warn@@Base+0x69e8>
  424184:	adrp	x1, 448000 <warn@@Base+0x69e8>
  424188:	add	x2, x2, #0xe60
  42418c:	add	x1, x1, #0xeb0
  424190:	mov	x0, #0x0                   	// #0
  424194:	str	w6, [sp, #232]
  424198:	bl	4035d0 <dcngettext@plt>
  42419c:	ldr	w6, [sp, #232]
  4241a0:	mov	w2, #0x8                   	// #8
  4241a4:	mov	w1, w6
  4241a8:	bl	441040 <error@@Base>
  4241ac:	add	x0, x28, #0x8
  4241b0:	mov	w1, #0x8                   	// #8
  4241b4:	cmp	x25, x0
  4241b8:	b.hi	423f50 <ferror@plt+0x206b0>  // b.pmore
  4241bc:	b	423f34 <ferror@plt+0x20694>
  4241c0:	mov	w4, #0x5                   	// #5
  4241c4:	adrp	x2, 448000 <warn@@Base+0x69e8>
  4241c8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4241cc:	add	x2, x2, #0xe60
  4241d0:	add	x1, x1, #0xeb0
  4241d4:	mov	x0, #0x0                   	// #0
  4241d8:	bl	4035d0 <dcngettext@plt>
  4241dc:	mov	w1, w19
  4241e0:	mov	w2, #0x8                   	// #8
  4241e4:	bl	441040 <error@@Base>
  4241e8:	add	x0, x28, #0x8
  4241ec:	cmp	x23, x0
  4241f0:	b.ls	423fa4 <ferror@plt+0x20704>  // b.plast
  4241f4:	mov	w1, #0x8                   	// #8
  4241f8:	b	423fc0 <ferror@plt+0x20720>
  4241fc:	mov	x20, x26
  424200:	mov	w21, #0x0                   	// #0
  424204:	nop
  424208:	sub	x1, x25, x20
  42420c:	mov	x0, x20
  424210:	bl	403020 <strnlen@plt>
  424214:	add	x2, x0, #0x1
  424218:	add	x2, x20, x2
  42421c:	mov	w1, #0x0                   	// #0
  424220:	mov	x0, x2
  424224:	b	424234 <ferror@plt+0x20994>
  424228:	ldrsb	w3, [x0], #1
  42422c:	add	w1, w1, #0x1
  424230:	tbz	w3, #31, 42423c <ferror@plt+0x2099c>
  424234:	cmp	x25, x0
  424238:	b.hi	424228 <ferror@plt+0x20988>  // b.pmore
  42423c:	add	x2, x2, w1, uxtw
  424240:	mov	w1, #0x0                   	// #0
  424244:	mov	x0, x2
  424248:	b	424258 <ferror@plt+0x209b8>
  42424c:	ldrsb	w3, [x0], #1
  424250:	add	w1, w1, #0x1
  424254:	tbz	w3, #31, 424260 <ferror@plt+0x209c0>
  424258:	cmp	x25, x0
  42425c:	b.hi	42424c <ferror@plt+0x209ac>  // b.pmore
  424260:	add	x1, x2, w1, uxtw
  424264:	mov	w3, #0x0                   	// #0
  424268:	mov	x0, x1
  42426c:	b	42427c <ferror@plt+0x209dc>
  424270:	ldrsb	w2, [x0], #1
  424274:	add	w3, w3, #0x1
  424278:	tbz	w2, #31, 424284 <ferror@plt+0x209e4>
  42427c:	cmp	x25, x0
  424280:	b.hi	424270 <ferror@plt+0x209d0>  // b.pmore
  424284:	add	x20, x1, w3, uxtw
  424288:	add	w21, w21, #0x1
  42428c:	cmp	x25, x20
  424290:	b.ls	424abc <ferror@plt+0x2121c>  // b.plast
  424294:	ldrb	w0, [x1, w3, uxtw]
  424298:	cbnz	w0, 424208 <ferror@plt+0x20968>
  42429c:	mov	w1, w21
  4242a0:	mov	w0, #0x18                  	// #24
  4242a4:	str	w1, [sp, #184]
  4242a8:	mov	w21, #0x3                   	// #3
  4242ac:	umull	x0, w1, w0
  4242b0:	bl	4032a0 <xmalloc@plt>
  4242b4:	mov	x28, x0
  4242b8:	ldrb	w1, [x23, #1]
  4242bc:	mov	x22, x0
  4242c0:	cbz	w1, 424424 <ferror@plt+0x20b84>
  4242c4:	nop
  4242c8:	str	x26, [x22]
  4242cc:	sub	x1, x25, x26
  4242d0:	mov	x0, x26
  4242d4:	bl	403020 <strnlen@plt>
  4242d8:	add	x0, x0, #0x1
  4242dc:	add	x0, x26, x0
  4242e0:	mov	w4, #0x1                   	// #1
  4242e4:	mov	x1, x0
  4242e8:	mov	w2, #0x0                   	// #0
  4242ec:	mov	w26, #0x0                   	// #0
  4242f0:	mov	x5, #0x0                   	// #0
  4242f4:	nop
  4242f8:	cmp	x25, x1
  4242fc:	b.ls	4244fc <ferror@plt+0x20c5c>  // b.plast
  424300:	ldrb	w3, [x1], #1
  424304:	add	w26, w26, #0x1
  424308:	cmp	w2, #0x3f
  42430c:	b.hi	424498 <ferror@plt+0x20bf8>  // b.pmore
  424310:	and	x6, x3, #0x7f
  424314:	lsl	x7, x6, x2
  424318:	orr	x5, x5, x7
  42431c:	lsr	x7, x5, x2
  424320:	cmp	x6, x7
  424324:	csel	w4, w4, w21, eq  // eq = none
  424328:	add	w2, w2, #0x7
  42432c:	tbnz	w3, #7, 4242f8 <ferror@plt+0x20a58>
  424330:	str	w5, [x22, #8]
  424334:	and	w4, w4, #0xfffffffe
  424338:	add	x26, x0, w26, uxtw
  42433c:	tst	x5, #0xffffffff00000000
  424340:	b.ne	424480 <ferror@plt+0x20be0>  // b.any
  424344:	tbnz	w4, #1, 424480 <ferror@plt+0x20be0>
  424348:	mov	x1, x26
  42434c:	mov	w4, #0x1                   	// #1
  424350:	mov	w2, #0x0                   	// #0
  424354:	mov	w0, #0x0                   	// #0
  424358:	mov	x5, #0x0                   	// #0
  42435c:	nop
  424360:	cmp	x25, x1
  424364:	b.ls	4244c8 <ferror@plt+0x20c28>  // b.plast
  424368:	ldrb	w3, [x1], #1
  42436c:	add	w0, w0, #0x1
  424370:	cmp	w2, #0x3f
  424374:	b.hi	4244b8 <ferror@plt+0x20c18>  // b.pmore
  424378:	and	x6, x3, #0x7f
  42437c:	lsl	x7, x6, x2
  424380:	orr	x5, x5, x7
  424384:	lsr	x7, x5, x2
  424388:	cmp	x6, x7
  42438c:	csel	w4, w4, w21, eq  // eq = none
  424390:	add	w2, w2, #0x7
  424394:	tbnz	w3, #7, 424360 <ferror@plt+0x20ac0>
  424398:	str	w5, [x22, #12]
  42439c:	and	w4, w4, #0xfffffffe
  4243a0:	add	x26, x26, w0, uxtw
  4243a4:	tst	x5, #0xffffffff00000000
  4243a8:	b.ne	424468 <ferror@plt+0x20bc8>  // b.any
  4243ac:	tbnz	w4, #1, 424468 <ferror@plt+0x20bc8>
  4243b0:	mov	x1, x26
  4243b4:	mov	w4, #0x1                   	// #1
  4243b8:	mov	w2, #0x0                   	// #0
  4243bc:	mov	w0, #0x0                   	// #0
  4243c0:	mov	x5, #0x0                   	// #0
  4243c4:	nop
  4243c8:	cmp	x25, x1
  4243cc:	b.ls	424530 <ferror@plt+0x20c90>  // b.plast
  4243d0:	ldrb	w3, [x1], #1
  4243d4:	add	w0, w0, #0x1
  4243d8:	cmp	w2, #0x3f
  4243dc:	b.hi	4244a8 <ferror@plt+0x20c08>  // b.pmore
  4243e0:	and	x6, x3, #0x7f
  4243e4:	lsl	x7, x6, x2
  4243e8:	orr	x5, x5, x7
  4243ec:	lsr	x7, x5, x2
  4243f0:	cmp	x6, x7
  4243f4:	csel	w4, w4, w21, eq  // eq = none
  4243f8:	add	w2, w2, #0x7
  4243fc:	tbnz	w3, #7, 4243c8 <ferror@plt+0x20b28>
  424400:	str	w5, [x22, #16]
  424404:	and	w4, w4, #0xfffffffe
  424408:	add	x26, x26, w0, uxtw
  42440c:	tst	x5, #0xffffffff00000000
  424410:	b.ne	424450 <ferror@plt+0x20bb0>  // b.any
  424414:	tbnz	w4, #1, 424450 <ferror@plt+0x20bb0>
  424418:	ldrb	w0, [x26]
  42441c:	add	x22, x22, #0x18
  424420:	cbnz	w0, 4242c8 <ferror@plt+0x20a28>
  424424:	ldr	x0, [sp, #200]
  424428:	add	x23, x20, #0x1
  42442c:	cbnz	x0, 423ce8 <ferror@plt+0x20448>
  424430:	mov	w2, #0x5                   	// #5
  424434:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  424438:	mov	x0, #0x0                   	// #0
  42443c:	add	x1, x1, #0x1e0
  424440:	bl	403700 <dcgettext@plt>
  424444:	ldr	x1, [x28]
  424448:	bl	4037a0 <printf@plt>
  42444c:	b	423210 <ferror@plt+0x1f970>
  424450:	ldr	x1, [sp, #176]
  424454:	mov	w2, #0x5                   	// #5
  424458:	mov	x0, #0x0                   	// #0
  42445c:	bl	403700 <dcgettext@plt>
  424460:	bl	441040 <error@@Base>
  424464:	b	424418 <ferror@plt+0x20b78>
  424468:	ldr	x1, [sp, #176]
  42446c:	mov	w2, #0x5                   	// #5
  424470:	mov	x0, #0x0                   	// #0
  424474:	bl	403700 <dcgettext@plt>
  424478:	bl	441040 <error@@Base>
  42447c:	b	4243b0 <ferror@plt+0x20b10>
  424480:	ldr	x1, [sp, #176]
  424484:	mov	w2, #0x5                   	// #5
  424488:	mov	x0, #0x0                   	// #0
  42448c:	bl	403700 <dcgettext@plt>
  424490:	bl	441040 <error@@Base>
  424494:	b	424348 <ferror@plt+0x20aa8>
  424498:	tst	x3, #0x7f
  42449c:	csel	w4, w4, w21, eq  // eq = none
  4244a0:	tbnz	w3, #7, 4242f8 <ferror@plt+0x20a58>
  4244a4:	b	424330 <ferror@plt+0x20a90>
  4244a8:	tst	x3, #0x7f
  4244ac:	csel	w4, w4, w21, eq  // eq = none
  4244b0:	tbnz	w3, #7, 4243c8 <ferror@plt+0x20b28>
  4244b4:	b	424400 <ferror@plt+0x20b60>
  4244b8:	tst	x3, #0x7f
  4244bc:	csel	w4, w4, w21, eq  // eq = none
  4244c0:	tbnz	w3, #7, 424360 <ferror@plt+0x20ac0>
  4244c4:	b	424398 <ferror@plt+0x20af8>
  4244c8:	str	w5, [x22, #12]
  4244cc:	add	x26, x26, w0, uxtw
  4244d0:	tst	x5, #0xffffffff00000000
  4244d4:	and	w0, w4, #0x1
  4244d8:	b.eq	42470c <ferror@plt+0x20e6c>  // b.none
  4244dc:	cbz	w0, 424468 <ferror@plt+0x20bc8>
  4244e0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4244e4:	add	x1, x1, #0xa98
  4244e8:	mov	w2, #0x5                   	// #5
  4244ec:	mov	x0, #0x0                   	// #0
  4244f0:	bl	403700 <dcgettext@plt>
  4244f4:	bl	441040 <error@@Base>
  4244f8:	b	4243b0 <ferror@plt+0x20b10>
  4244fc:	str	w5, [x22, #8]
  424500:	add	x26, x0, w26, uxtw
  424504:	tst	x5, #0xffffffff00000000
  424508:	and	w0, w4, #0x1
  42450c:	b.eq	424714 <ferror@plt+0x20e74>  // b.none
  424510:	cbz	w0, 424480 <ferror@plt+0x20be0>
  424514:	adrp	x1, 448000 <warn@@Base+0x69e8>
  424518:	add	x1, x1, #0xa98
  42451c:	mov	w2, #0x5                   	// #5
  424520:	mov	x0, #0x0                   	// #0
  424524:	bl	403700 <dcgettext@plt>
  424528:	bl	441040 <error@@Base>
  42452c:	b	424348 <ferror@plt+0x20aa8>
  424530:	str	w5, [x22, #16]
  424534:	add	x26, x26, w0, uxtw
  424538:	tst	x5, #0xffffffff00000000
  42453c:	and	w0, w4, #0x1
  424540:	b.eq	424704 <ferror@plt+0x20e64>  // b.none
  424544:	cbz	w0, 424450 <ferror@plt+0x20bb0>
  424548:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42454c:	add	x1, x1, #0xa98
  424550:	mov	w2, #0x5                   	// #5
  424554:	mov	x0, #0x0                   	// #0
  424558:	bl	403700 <dcgettext@plt>
  42455c:	bl	441040 <error@@Base>
  424560:	b	424418 <ferror@plt+0x20b78>
  424564:	ldr	x1, [sp, #176]
  424568:	mov	w2, #0x5                   	// #5
  42456c:	mov	x0, #0x0                   	// #0
  424570:	bl	403700 <dcgettext@plt>
  424574:	bl	441040 <error@@Base>
  424578:	b	422c00 <ferror@plt+0x1f360>
  42457c:	ldr	x1, [sp, #176]
  424580:	mov	w2, #0x5                   	// #5
  424584:	mov	x0, #0x0                   	// #0
  424588:	bl	403700 <dcgettext@plt>
  42458c:	bl	441040 <error@@Base>
  424590:	b	422ef4 <ferror@plt+0x1f654>
  424594:	mov	w2, #0x5                   	// #5
  424598:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42459c:	mov	x0, #0x0                   	// #0
  4245a0:	add	x1, x1, #0x308
  4245a4:	bl	403700 <dcgettext@plt>
  4245a8:	ldr	w2, [sp, #184]
  4245ac:	mov	w1, w26
  4245b0:	bl	441618 <warn@@Base>
  4245b4:	mov	w2, #0x5                   	// #5
  4245b8:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4245bc:	mov	x0, #0x0                   	// #0
  4245c0:	add	x1, x1, #0x330
  4245c4:	bl	403700 <dcgettext@plt>
  4245c8:	mov	w1, w20
  4245cc:	bl	4037a0 <printf@plt>
  4245d0:	ldr	x1, [sp, #320]
  4245d4:	b	422a90 <ferror@plt+0x1f1f0>
  4245d8:	ldr	x1, [sp, #176]
  4245dc:	mov	w2, #0x5                   	// #5
  4245e0:	mov	x0, #0x0                   	// #0
  4245e4:	bl	403700 <dcgettext@plt>
  4245e8:	bl	441040 <error@@Base>
  4245ec:	b	422de8 <ferror@plt+0x1f548>
  4245f0:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4245f4:	mov	w2, #0x5                   	// #5
  4245f8:	add	x1, x1, #0x1f0
  4245fc:	bl	403700 <dcgettext@plt>
  424600:	mov	x20, x0
  424604:	b	423d0c <ferror@plt+0x2046c>
  424608:	str	x5, [sp, #208]
  42460c:	add	x28, x2, w28, uxtw
  424610:	tbz	w4, #0, 42385c <ferror@plt+0x1ffbc>
  424614:	adrp	x1, 448000 <warn@@Base+0x69e8>
  424618:	add	x1, x1, #0xa98
  42461c:	mov	w2, #0x5                   	// #5
  424620:	mov	x0, #0x0                   	// #0
  424624:	bl	403700 <dcgettext@plt>
  424628:	bl	441040 <error@@Base>
  42462c:	b	423860 <ferror@plt+0x1ffc0>
  424630:	mov	w1, #0x1                   	// #1
  424634:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  424638:	mov	x0, x23
  42463c:	ldr	x2, [x2, #752]
  424640:	blr	x2
  424644:	ands	x22, x0, #0xff
  424648:	mov	x4, #0x0                   	// #0
  42464c:	ldr	x2, [sp, #192]
  424650:	b.eq	4237fc <ferror@plt+0x1ff5c>  // b.none
  424654:	nop
  424658:	mov	x0, x2
  42465c:	mov	w1, #0x0                   	// #0
  424660:	b	424670 <ferror@plt+0x20dd0>
  424664:	ldrsb	w3, [x0], #1
  424668:	add	w1, w1, #0x1
  42466c:	tbz	w3, #31, 424678 <ferror@plt+0x20dd8>
  424670:	cmp	x25, x0
  424674:	b.hi	424664 <ferror@plt+0x20dc4>  // b.pmore
  424678:	add	x1, x2, w1, uxtw
  42467c:	mov	w2, #0x0                   	// #0
  424680:	mov	x0, x1
  424684:	b	424694 <ferror@plt+0x20df4>
  424688:	ldrsb	w3, [x0], #1
  42468c:	add	w2, w2, #0x1
  424690:	tbz	w3, #31, 42469c <ferror@plt+0x20dfc>
  424694:	cmp	x25, x0
  424698:	b.hi	424688 <ferror@plt+0x20de8>  // b.pmore
  42469c:	add	x4, x4, #0x1
  4246a0:	add	x2, x1, w2, uxtw
  4246a4:	cmp	x4, x22
  4246a8:	b.ne	424658 <ferror@plt+0x20db8>  // b.any
  4246ac:	b	4237fc <ferror@plt+0x1ff5c>
  4246b0:	str	w20, [sp, #184]
  4246b4:	add	x23, x2, w23, uxtw
  4246b8:	tst	x20, #0xffffffff00000000
  4246bc:	and	w1, w4, #0x1
  4246c0:	and	x0, x20, #0xffffffff
  4246c4:	b.eq	423b0c <ferror@plt+0x2026c>  // b.none
  4246c8:	cbz	w1, 423af0 <ferror@plt+0x20250>
  4246cc:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4246d0:	add	x1, x1, #0xa98
  4246d4:	mov	w2, #0x5                   	// #5
  4246d8:	mov	x20, x0
  4246dc:	mov	x0, #0x0                   	// #0
  4246e0:	bl	403700 <dcgettext@plt>
  4246e4:	bl	441040 <error@@Base>
  4246e8:	b	423b14 <ferror@plt+0x20274>
  4246ec:	ldr	x1, [x28, x20]
  4246f0:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  4246f4:	add	x0, x0, #0x358
  4246f8:	bl	4037a0 <printf@plt>
  4246fc:	ldr	x1, [sp, #320]
  424700:	b	422a90 <ferror@plt+0x1f1f0>
  424704:	cbnz	w0, 424548 <ferror@plt+0x20ca8>
  424708:	b	424414 <ferror@plt+0x20b74>
  42470c:	cbnz	w0, 4244e0 <ferror@plt+0x20c40>
  424710:	b	4243ac <ferror@plt+0x20b0c>
  424714:	cbnz	w0, 424514 <ferror@plt+0x20c74>
  424718:	b	424344 <ferror@plt+0x20aa4>
  42471c:	mov	w2, #0x5                   	// #5
  424720:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  424724:	mov	x0, #0x0                   	// #0
  424728:	add	x1, x1, #0x200
  42472c:	bl	403700 <dcgettext@plt>
  424730:	mov	x22, x0
  424734:	ldr	w1, [x19, #376]
  424738:	add	x21, x19, #0x180
  42473c:	adrp	x3, 454000 <warn@@Base+0x129e8>
  424740:	adrp	x2, 455000 <warn@@Base+0x139e8>
  424744:	add	w0, w1, #0x1
  424748:	add	x3, x3, #0x560
  42474c:	sbfiz	x1, x1, #6, #32
  424750:	and	w0, w0, #0xf
  424754:	add	x21, x21, x1
  424758:	add	x2, x2, #0xd10
  42475c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  424760:	add	x1, x1, #0xd78
  424764:	str	w0, [x19, #376]
  424768:	add	x0, sp, #0x148
  42476c:	bl	4030a0 <sprintf@plt>
  424770:	ldr	x3, [sp, #208]
  424774:	add	x2, sp, #0x148
  424778:	mov	x1, #0x40                  	// #64
  42477c:	mov	x0, x21
  424780:	bl	403160 <snprintf@plt>
  424784:	mov	w1, w20
  424788:	mov	x2, x21
  42478c:	mov	x0, x22
  424790:	bl	441618 <warn@@Base>
  424794:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  424798:	mov	w2, #0x5                   	// #5
  42479c:	add	x1, x1, #0x2e0
  4247a0:	mov	x0, #0x0                   	// #0
  4247a4:	bl	403700 <dcgettext@plt>
  4247a8:	mov	x20, x0
  4247ac:	b	423d0c <ferror@plt+0x2046c>
  4247b0:	adrp	x0, 471000 <_sch_istable+0x1478>
  4247b4:	add	x0, x0, #0xed8
  4247b8:	str	x0, [sp, #224]
  4247bc:	b	422ab4 <ferror@plt+0x1f214>
  4247c0:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4247c4:	add	x1, x1, #0xb8
  4247c8:	mov	w2, #0x5                   	// #5
  4247cc:	mov	x0, #0x0                   	// #0
  4247d0:	bl	403700 <dcgettext@plt>
  4247d4:	bl	441618 <warn@@Base>
  4247d8:	mov	w0, #0x0                   	// #0
  4247dc:	ldp	x29, x30, [sp, #64]
  4247e0:	ldp	x19, x20, [sp, #80]
  4247e4:	ldp	x21, x22, [sp, #96]
  4247e8:	ldp	x23, x24, [sp, #112]
  4247ec:	ldp	x25, x26, [sp, #128]
  4247f0:	ldp	x27, x28, [sp, #144]
  4247f4:	add	sp, sp, #0x190
  4247f8:	ret
  4247fc:	ldr	x1, [sp, #200]
  424800:	sub	w26, w26, #0x1
  424804:	ldr	x2, [x27]
  424808:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42480c:	ldr	x1, [x1, x26, lsl #3]
  424810:	add	x0, x0, #0x3c8
  424814:	bl	4037a0 <printf@plt>
  424818:	ldr	x1, [sp, #320]
  42481c:	b	422a90 <ferror@plt+0x1f1f0>
  424820:	cmp	x28, x25
  424824:	b.cs	423e44 <ferror@plt+0x205a4>  // b.hs, b.nlast
  424828:	sub	x1, x25, x28
  42482c:	sub	w0, w1, #0x1
  424830:	cmp	w0, #0x7
  424834:	b.ls	423a04 <ferror@plt+0x20164>  // b.plast
  424838:	mov	x22, #0x0                   	// #0
  42483c:	ldr	x2, [sp, #224]
  424840:	b	423a84 <ferror@plt+0x201e4>
  424844:	str	xzr, [x19, #2944]
  424848:	b	422d50 <ferror@plt+0x1f4b0>
  42484c:	mov	w2, #0x5                   	// #5
  424850:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  424854:	mov	x0, #0x0                   	// #0
  424858:	add	x1, x1, #0x368
  42485c:	bl	403700 <dcgettext@plt>
  424860:	ldr	x1, [x27]
  424864:	mov	w2, w26
  424868:	bl	4037a0 <printf@plt>
  42486c:	ldr	x1, [sp, #320]
  424870:	b	422a90 <ferror@plt+0x1f1f0>
  424874:	ldr	w22, [sp, #184]
  424878:	mov	w20, #0x18                  	// #24
  42487c:	mov	x0, x28
  424880:	add	w26, w22, #0x1
  424884:	umull	x1, w26, w20
  424888:	umull	x20, w22, w20
  42488c:	bl	4031f0 <xrealloc@plt>
  424890:	mov	x28, x0
  424894:	ldr	w1, [x19, #2980]
  424898:	add	x22, x28, x20
  42489c:	mov	x0, x24
  4248a0:	add	w1, w1, #0x1
  4248a4:	str	x24, [x28, x20]
  4248a8:	str	w1, [x19, #2980]
  4248ac:	bl	402fd0 <strlen@plt>
  4248b0:	add	x20, x0, #0x1
  4248b4:	add	x20, x24, x20
  4248b8:	mov	x1, x23
  4248bc:	mov	x0, x20
  4248c0:	add	x2, sp, #0x13c
  4248c4:	add	x3, sp, #0x148
  4248c8:	bl	40e9f8 <ferror@plt+0xb158>
  4248cc:	ldr	w1, [sp, #316]
  4248d0:	tst	x0, #0xffffffff00000000
  4248d4:	str	w0, [x22, #8]
  4248d8:	add	x20, x20, x1
  4248dc:	ldr	w0, [sp, #328]
  4248e0:	b.eq	424a20 <ferror@plt+0x21180>  // b.none
  4248e4:	orr	w1, w0, #0x2
  4248e8:	str	w1, [sp, #328]
  4248ec:	tbz	w0, #0, 424a28 <ferror@plt+0x21188>
  4248f0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4248f4:	add	x1, x1, #0xa98
  4248f8:	mov	w2, #0x5                   	// #5
  4248fc:	mov	x0, #0x0                   	// #0
  424900:	bl	403700 <dcgettext@plt>
  424904:	bl	441040 <error@@Base>
  424908:	mov	x1, x23
  42490c:	mov	x0, x20
  424910:	add	x3, sp, #0x148
  424914:	add	x2, sp, #0x13c
  424918:	bl	40e9f8 <ferror@plt+0xb158>
  42491c:	tst	x0, #0xffffffff00000000
  424920:	ldr	w1, [sp, #316]
  424924:	str	w0, [x22, #12]
  424928:	add	x20, x20, x1
  42492c:	ldr	w0, [sp, #328]
  424930:	b.eq	424a60 <ferror@plt+0x211c0>  // b.none
  424934:	orr	w1, w0, #0x2
  424938:	str	w1, [sp, #328]
  42493c:	tbz	w0, #0, 424a68 <ferror@plt+0x211c8>
  424940:	adrp	x1, 448000 <warn@@Base+0x69e8>
  424944:	add	x1, x1, #0xa98
  424948:	mov	w2, #0x5                   	// #5
  42494c:	mov	x0, #0x0                   	// #0
  424950:	bl	403700 <dcgettext@plt>
  424954:	bl	441040 <error@@Base>
  424958:	add	x2, sp, #0x13c
  42495c:	mov	x0, x20
  424960:	add	x3, sp, #0x148
  424964:	mov	x1, x23
  424968:	bl	40e9f8 <ferror@plt+0xb158>
  42496c:	str	w0, [x22, #16]
  424970:	tst	x0, #0xffffffff00000000
  424974:	ldr	w0, [sp, #328]
  424978:	b.eq	424a40 <ferror@plt+0x211a0>  // b.none
  42497c:	orr	w1, w0, #0x2
  424980:	str	w1, [sp, #328]
  424984:	tbz	w0, #0, 424a48 <ferror@plt+0x211a8>
  424988:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42498c:	add	x1, x1, #0xa98
  424990:	mov	w2, #0x5                   	// #5
  424994:	mov	x0, #0x0                   	// #0
  424998:	bl	403700 <dcgettext@plt>
  42499c:	bl	441040 <error@@Base>
  4249a0:	str	w26, [sp, #184]
  4249a4:	ldr	x1, [sp, #320]
  4249a8:	b	422a90 <ferror@plt+0x1f1f0>
  4249ac:	ldr	x1, [sp, #176]
  4249b0:	mov	w2, #0x5                   	// #5
  4249b4:	mov	x0, #0x0                   	// #0
  4249b8:	bl	403700 <dcgettext@plt>
  4249bc:	bl	441040 <error@@Base>
  4249c0:	b	423860 <ferror@plt+0x1ffc0>
  4249c4:	mov	w2, #0x5                   	// #5
  4249c8:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4249cc:	mov	x0, #0x0                   	// #0
  4249d0:	add	x1, x1, #0x140
  4249d4:	bl	403700 <dcgettext@plt>
  4249d8:	ldrb	w1, [sp, #393]
  4249dc:	bl	441618 <warn@@Base>
  4249e0:	b	4247d8 <ferror@plt+0x20f38>
  4249e4:	mov	w4, #0x5                   	// #5
  4249e8:	adrp	x2, 448000 <warn@@Base+0x69e8>
  4249ec:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4249f0:	add	x2, x2, #0xe60
  4249f4:	add	x1, x1, #0xeb0
  4249f8:	mov	x0, #0x0                   	// #0
  4249fc:	bl	4035d0 <dcngettext@plt>
  424a00:	add	x27, x27, #0x9
  424a04:	mov	w1, w20
  424a08:	mov	w2, #0x8                   	// #8
  424a0c:	bl	441040 <error@@Base>
  424a10:	cmp	x23, x27
  424a14:	b.ls	422d24 <ferror@plt+0x1f484>  // b.plast
  424a18:	mov	w1, #0x8                   	// #8
  424a1c:	b	422d3c <ferror@plt+0x1f49c>
  424a20:	tbnz	w0, #0, 4248f0 <ferror@plt+0x21050>
  424a24:	tbz	w0, #1, 424908 <ferror@plt+0x21068>
  424a28:	ldr	x1, [sp, #176]
  424a2c:	mov	w2, #0x5                   	// #5
  424a30:	mov	x0, #0x0                   	// #0
  424a34:	bl	403700 <dcgettext@plt>
  424a38:	bl	441040 <error@@Base>
  424a3c:	b	424908 <ferror@plt+0x21068>
  424a40:	tbnz	w0, #0, 424988 <ferror@plt+0x210e8>
  424a44:	tbz	w0, #1, 4249a0 <ferror@plt+0x21100>
  424a48:	ldr	x1, [sp, #176]
  424a4c:	mov	w2, #0x5                   	// #5
  424a50:	mov	x0, #0x0                   	// #0
  424a54:	bl	403700 <dcgettext@plt>
  424a58:	bl	441040 <error@@Base>
  424a5c:	b	4249a0 <ferror@plt+0x21100>
  424a60:	tbnz	w0, #0, 424940 <ferror@plt+0x210a0>
  424a64:	tbz	w0, #1, 424958 <ferror@plt+0x210b8>
  424a68:	ldr	x1, [sp, #176]
  424a6c:	mov	w2, #0x5                   	// #5
  424a70:	mov	x0, #0x0                   	// #0
  424a74:	bl	403700 <dcgettext@plt>
  424a78:	bl	441040 <error@@Base>
  424a7c:	b	424958 <ferror@plt+0x210b8>
  424a80:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  424a84:	add	x1, x1, #0x198
  424a88:	mov	w2, #0x5                   	// #5
  424a8c:	mov	x0, #0x0                   	// #0
  424a90:	bl	403700 <dcgettext@plt>
  424a94:	bl	441618 <warn@@Base>
  424a98:	mov	w0, #0x1                   	// #1
  424a9c:	ldp	x29, x30, [sp, #64]
  424aa0:	ldp	x19, x20, [sp, #80]
  424aa4:	ldp	x21, x22, [sp, #96]
  424aa8:	ldp	x23, x24, [sp, #112]
  424aac:	ldp	x25, x26, [sp, #128]
  424ab0:	ldp	x27, x28, [sp, #144]
  424ab4:	add	sp, sp, #0x190
  424ab8:	ret
  424abc:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  424ac0:	add	x1, x1, #0x1c0
  424ac4:	mov	w2, #0x5                   	// #5
  424ac8:	mov	x0, #0x0                   	// #0
  424acc:	bl	403700 <dcgettext@plt>
  424ad0:	bl	441618 <warn@@Base>
  424ad4:	b	424a98 <ferror@plt+0x211f8>
  424ad8:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  424adc:	add	x1, x1, #0xf40
  424ae0:	mov	w2, #0x5                   	// #5
  424ae4:	mov	x0, #0x0                   	// #0
  424ae8:	bl	403700 <dcgettext@plt>
  424aec:	bl	441618 <warn@@Base>
  424af0:	b	424a98 <ferror@plt+0x211f8>
  424af4:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  424af8:	add	x1, x1, #0x178
  424afc:	mov	w2, #0x5                   	// #5
  424b00:	mov	x0, #0x0                   	// #0
  424b04:	bl	403700 <dcgettext@plt>
  424b08:	bl	441618 <warn@@Base>
  424b0c:	b	424a98 <ferror@plt+0x211f8>
  424b10:	mov	x25, x23
  424b14:	adrp	x20, 44c000 <warn@@Base+0xa9e8>
  424b18:	mov	x23, x28
  424b1c:	add	x20, x20, #0xf40
  424b20:	ldp	x28, x19, [sp, #240]
  424b24:	b	423ea0 <ferror@plt+0x20600>
  424b28:	mov	x0, x20
  424b2c:	b	423af0 <ferror@plt+0x20250>
  424b30:	mov	w1, w2
  424b34:	b	423554 <ferror@plt+0x1fcb4>
  424b38:	adrp	x20, 44d000 <warn@@Base+0xb9e8>
  424b3c:	add	x20, x20, #0x178
  424b40:	ldr	x19, [sp, #224]
  424b44:	b	423e18 <ferror@plt+0x20578>
  424b48:	stp	x29, x30, [sp, #-288]!
  424b4c:	mov	x29, sp
  424b50:	stp	x25, x26, [sp, #64]
  424b54:	mov	x25, x0
  424b58:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  424b5c:	stp	x23, x24, [sp, #48]
  424b60:	ldr	w0, [x0, #700]
  424b64:	ldr	x26, [x25, #32]
  424b68:	str	x1, [sp, #128]
  424b6c:	ldr	x23, [x25, #48]
  424b70:	add	x23, x26, x23
  424b74:	cbnz	w0, 424bb8 <ferror@plt+0x21318>
  424b78:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  424b7c:	mov	w0, #0x1                   	// #1
  424b80:	str	w0, [x1, #700]
  424b84:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  424b88:	ldr	w0, [x0, #676]
  424b8c:	cbz	w0, 424bd4 <ferror@plt+0x21334>
  424b90:	ldr	x0, [x25, #24]
  424b94:	cbz	x0, 424bd4 <ferror@plt+0x21334>
  424b98:	mov	w2, #0x5                   	// #5
  424b9c:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  424ba0:	mov	x0, #0x0                   	// #0
  424ba4:	add	x1, x1, #0x4c0
  424ba8:	bl	403700 <dcgettext@plt>
  424bac:	ldp	x1, x2, [x25, #16]
  424bb0:	bl	4037a0 <printf@plt>
  424bb4:	b	424bf0 <ferror@plt+0x21350>
  424bb8:	tbnz	w0, #0, 424b84 <ferror@plt+0x212e4>
  424bbc:	tbnz	w0, #1, 4251b0 <ferror@plt+0x21910>
  424bc0:	mov	w0, #0x1                   	// #1
  424bc4:	ldp	x23, x24, [sp, #48]
  424bc8:	ldp	x25, x26, [sp, #64]
  424bcc:	ldp	x29, x30, [sp], #288
  424bd0:	ret
  424bd4:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  424bd8:	mov	w2, #0x5                   	// #5
  424bdc:	add	x1, x1, #0x500
  424be0:	mov	x0, #0x0                   	// #0
  424be4:	bl	403700 <dcgettext@plt>
  424be8:	ldr	x1, [x25, #16]
  424bec:	bl	4037a0 <printf@plt>
  424bf0:	cmp	x26, x23
  424bf4:	b.cs	426f78 <ferror@plt+0x236d8>  // b.hs, b.nlast
  424bf8:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  424bfc:	adrp	x0, 448000 <warn@@Base+0x69e8>
  424c00:	add	x1, x1, #0x98
  424c04:	add	x0, x0, #0xab0
  424c08:	stp	x19, x20, [sp, #16]
  424c0c:	mov	x20, x26
  424c10:	stp	x21, x22, [sp, #32]
  424c14:	stp	x27, x28, [sp, #80]
  424c18:	str	x0, [sp, #120]
  424c1c:	str	x1, [sp, #184]
  424c20:	b	424c44 <ferror@plt+0x213a4>
  424c24:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  424c28:	add	x1, x1, #0x778
  424c2c:	mov	w2, #0x5                   	// #5
  424c30:	mov	x0, #0x0                   	// #0
  424c34:	bl	403700 <dcgettext@plt>
  424c38:	bl	4037a0 <printf@plt>
  424c3c:	cmp	x23, x20
  424c40:	b.ls	425194 <ferror@plt+0x218f4>  // b.plast
  424c44:	ldr	x1, [sp, #184]
  424c48:	mov	x2, #0xc                   	// #12
  424c4c:	ldr	x19, [x25, #16]
  424c50:	mov	x0, x19
  424c54:	bl	403220 <strncmp@plt>
  424c58:	cbnz	w0, 425874 <ferror@plt+0x21fd4>
  424c5c:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  424c60:	mov	x0, x19
  424c64:	add	x1, x1, #0xa8
  424c68:	bl	4034a0 <strcmp@plt>
  424c6c:	cbz	w0, 425874 <ferror@plt+0x21fd4>
  424c70:	adrp	x19, 472000 <_bfd_std_section+0x120>
  424c74:	add	x19, x19, #0x4f0
  424c78:	add	x0, x19, #0xba8
  424c7c:	add	x1, sp, #0x200
  424c80:	str	x23, [sp, #208]
  424c84:	ldp	x2, x3, [x0]
  424c88:	stp	x2, x3, [sp, #248]
  424c8c:	ldp	x2, x3, [x0, #16]
  424c90:	stp	x2, x3, [x1, #-248]
  424c94:	ldr	x0, [x19, #3016]
  424c98:	str	x0, [sp, #280]
  424c9c:	tst	w0, #0xff
  424ca0:	b.eq	4266cc <ferror@plt+0x22e2c>  // b.none
  424ca4:	adrp	x0, 452000 <warn@@Base+0x109e8>
  424ca8:	ldrb	w2, [sp, #274]
  424cac:	mov	x1, x23
  424cb0:	mov	x24, #0x0                   	// #0
  424cb4:	ldr	q0, [x0, #1568]
  424cb8:	add	x0, x19, #0xb80
  424cbc:	str	xzr, [x19, #2944]
  424cc0:	str	w2, [x19, #2968]
  424cc4:	str	wzr, [x19, #2972]
  424cc8:	strh	wzr, [x19, #2976]
  424ccc:	str	wzr, [x19, #2980]
  424cd0:	stur	q0, [x0, #8]
  424cd4:	cmp	x20, x1
  424cd8:	b.cs	424c24 <ferror@plt+0x21384>  // b.hs, b.nlast
  424cdc:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  424ce0:	add	x1, x1, #0x798
  424ce4:	mov	w2, #0x5                   	// #5
  424ce8:	mov	x0, #0x0                   	// #0
  424cec:	bl	403700 <dcgettext@plt>
  424cf0:	bl	4037a0 <printf@plt>
  424cf4:	ldr	x0, [sp, #208]
  424cf8:	cmp	x20, x0
  424cfc:	b.cs	426a78 <ferror@plt+0x231d8>  // b.hs, b.nlast
  424d00:	adrp	x28, 44d000 <warn@@Base+0xb9e8>
  424d04:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  424d08:	add	x1, x28, #0x7b8
  424d0c:	add	x0, x0, #0xc50
  424d10:	str	x1, [sp, #112]
  424d14:	str	x0, [sp, #176]
  424d18:	b	424f7c <ferror@plt+0x216dc>
  424d1c:	sub	w20, w21, w0
  424d20:	ldrb	w3, [sp, #280]
  424d24:	and	w20, w20, #0xff
  424d28:	ldrb	w0, [sp, #273]
  424d2c:	ldrb	w4, [sp, #272]
  424d30:	add	x1, x19, #0xb80
  424d34:	cmp	w0, #0x1
  424d38:	udiv	w3, w20, w3
  424d3c:	ldr	x2, [x19, #2944]
  424d40:	and	x5, x3, #0xff
  424d44:	b.eq	42574c <ferror@plt+0x21eac>  // b.none
  424d48:	ldrb	w6, [x1, #32]
  424d4c:	and	x0, x0, #0xff
  424d50:	add	x6, x6, x5
  424d54:	udiv	x3, x6, x0
  424d58:	mul	w4, w4, w3
  424d5c:	msub	x0, x3, x0, x6
  424d60:	mov	w3, w4
  424d64:	strb	w0, [x1, #32]
  424d68:	add	x2, x3, x2
  424d6c:	str	x2, [x19, #2944]
  424d70:	cbz	w4, 424d78 <ferror@plt+0x214d8>
  424d74:	str	wzr, [x1, #8]
  424d78:	mov	w2, #0x5                   	// #5
  424d7c:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  424d80:	mov	x0, #0x0                   	// #0
  424d84:	add	x1, x1, #0x800
  424d88:	str	x5, [sp, #136]
  424d8c:	bl	403700 <dcgettext@plt>
  424d90:	ldr	w7, [x19, #376]
  424d94:	add	x8, x19, #0x180
  424d98:	mov	x9, x0
  424d9c:	add	x28, sp, #0xd8
  424da0:	add	w3, w7, #0x1
  424da4:	adrp	x22, 455000 <warn@@Base+0x139e8>
  424da8:	sbfiz	x7, x7, #6, #32
  424dac:	add	x22, x22, #0xd10
  424db0:	add	x7, x8, x7
  424db4:	and	w3, w3, #0xf
  424db8:	adrp	x21, 448000 <warn@@Base+0x69e8>
  424dbc:	add	x21, x21, #0xd78
  424dc0:	mov	x2, x22
  424dc4:	mov	x1, x21
  424dc8:	mov	x0, x28
  424dcc:	str	x7, [sp, #104]
  424dd0:	stp	x8, x9, [sp, #160]
  424dd4:	str	w3, [x19, #376]
  424dd8:	adrp	x3, 454000 <warn@@Base+0x129e8>
  424ddc:	add	x3, x3, #0x560
  424de0:	bl	4030a0 <sprintf@plt>
  424de4:	ldr	x7, [sp, #104]
  424de8:	mov	x2, x28
  424dec:	ldr	x5, [sp, #136]
  424df0:	mov	x0, x7
  424df4:	mov	x1, #0x40                  	// #64
  424df8:	str	x7, [sp, #152]
  424dfc:	mov	x3, x5
  424e00:	bl	403160 <snprintf@plt>
  424e04:	ldr	w1, [x19, #376]
  424e08:	add	x4, x19, #0xb80
  424e0c:	ldr	x8, [sp, #160]
  424e10:	add	w3, w1, #0x1
  424e14:	sbfiz	x1, x1, #6, #32
  424e18:	and	w3, w3, #0xf
  424e1c:	ldr	x5, [x19, #2944]
  424e20:	add	x8, x8, x1
  424e24:	mov	x2, x22
  424e28:	mov	x1, x21
  424e2c:	mov	x0, x28
  424e30:	str	x8, [sp, #104]
  424e34:	stp	x4, x5, [sp, #136]
  424e38:	str	w3, [x19, #376]
  424e3c:	adrp	x3, 447000 <warn@@Base+0x59e8>
  424e40:	add	x3, x3, #0xd8
  424e44:	bl	4030a0 <sprintf@plt>
  424e48:	ldr	x8, [sp, #104]
  424e4c:	mov	x2, x28
  424e50:	ldr	x5, [sp, #144]
  424e54:	mov	x0, x8
  424e58:	mov	x1, #0x40                  	// #64
  424e5c:	mov	x3, x5
  424e60:	bl	403160 <snprintf@plt>
  424e64:	ldr	x4, [sp, #136]
  424e68:	adrp	x5, 44d000 <warn@@Base+0xb9e8>
  424e6c:	ldr	x8, [sp, #104]
  424e70:	add	x5, x5, #0xd68
  424e74:	ldrb	w4, [x4, #32]
  424e78:	mov	w1, w20
  424e7c:	ldr	x7, [sp, #152]
  424e80:	mov	x3, x8
  424e84:	ldr	x9, [sp, #168]
  424e88:	mov	x2, x7
  424e8c:	mov	x0, x9
  424e90:	bl	4037a0 <printf@plt>
  424e94:	ldrb	w7, [sp, #280]
  424e98:	add	x5, x19, #0xb80
  424e9c:	ldr	w8, [sp, #276]
  424ea0:	mov	w2, #0x5                   	// #5
  424ea4:	ldr	w3, [x19, #2960]
  424ea8:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  424eac:	mov	x0, #0x0                   	// #0
  424eb0:	add	x1, x1, #0x840
  424eb4:	udiv	w4, w20, w7
  424eb8:	str	x5, [sp, #104]
  424ebc:	msub	w20, w4, w7, w20
  424ec0:	add	w20, w8, w20, uxtb
  424ec4:	add	w3, w3, w20
  424ec8:	str	w3, [x19, #2960]
  424ecc:	bl	403700 <dcgettext@plt>
  424ed0:	mov	x7, x0
  424ed4:	ldr	w4, [x19, #376]
  424ed8:	mov	x1, x21
  424edc:	add	x3, x19, #0x180
  424ee0:	mov	x2, x22
  424ee4:	add	w0, w4, #0x1
  424ee8:	str	x7, [sp, #136]
  424eec:	sbfiz	x21, x4, #6, #32
  424ef0:	and	w0, w0, #0xf
  424ef4:	add	x21, x3, x21
  424ef8:	adrp	x3, 447000 <warn@@Base+0x59e8>
  424efc:	add	x3, x3, #0x408
  424f00:	str	w0, [x19, #376]
  424f04:	mov	x0, x28
  424f08:	bl	4030a0 <sprintf@plt>
  424f0c:	sxtw	x3, w20
  424f10:	mov	x2, x28
  424f14:	mov	x1, #0x40                  	// #64
  424f18:	mov	x0, x21
  424f1c:	bl	403160 <snprintf@plt>
  424f20:	ldr	x5, [sp, #104]
  424f24:	mov	x1, x21
  424f28:	ldr	x7, [sp, #136]
  424f2c:	ldr	w2, [x5, #16]
  424f30:	mov	x0, x7
  424f34:	bl	4037a0 <printf@plt>
  424f38:	ldr	x5, [sp, #104]
  424f3c:	ldr	w20, [x5, #8]
  424f40:	cbz	w20, 425738 <ferror@plt+0x21e98>
  424f44:	mov	w2, #0x5                   	// #5
  424f48:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  424f4c:	mov	x0, #0x0                   	// #0
  424f50:	add	x1, x1, #0x858
  424f54:	bl	403700 <dcgettext@plt>
  424f58:	mov	w1, w20
  424f5c:	bl	4037a0 <printf@plt>
  424f60:	ldr	w0, [x19, #2952]
  424f64:	add	w0, w0, #0x1
  424f68:	str	w0, [x19, #2952]
  424f6c:	ldr	x0, [sp, #208]
  424f70:	cmp	x0, x27
  424f74:	b.ls	425178 <ferror@plt+0x218d8>  // b.plast
  424f78:	mov	x20, x27
  424f7c:	ldr	x0, [sp, #112]
  424f80:	mov	x27, x20
  424f84:	sub	x1, x20, x26
  424f88:	bl	4037a0 <printf@plt>
  424f8c:	ldrb	w21, [x27], #1
  424f90:	ldrb	w0, [sp, #281]
  424f94:	cmp	w21, w0
  424f98:	b.cs	424d1c <ferror@plt+0x2147c>  // b.hs, b.nlast
  424f9c:	cmp	w21, #0x6
  424fa0:	b.eq	425c54 <ferror@plt+0x223b4>  // b.none
  424fa4:	b.hi	425490 <ferror@plt+0x21bf0>  // b.pmore
  424fa8:	cmp	w21, #0x3
  424fac:	b.eq	425aec <ferror@plt+0x2224c>  // b.none
  424fb0:	b.hi	4252b4 <ferror@plt+0x21a14>  // b.pmore
  424fb4:	cmp	w21, #0x1
  424fb8:	b.eq	425714 <ferror@plt+0x21e74>  // b.none
  424fbc:	cmp	w21, #0x2
  424fc0:	b.ne	425200 <ferror@plt+0x21960>  // b.any
  424fc4:	mov	x2, x27
  424fc8:	mov	w1, #0x1                   	// #1
  424fcc:	mov	w0, #0x0                   	// #0
  424fd0:	mov	w4, #0x0                   	// #0
  424fd4:	mov	x20, #0x0                   	// #0
  424fd8:	mov	w5, #0x3                   	// #3
  424fdc:	cmp	x23, x2
  424fe0:	b.ls	4263f8 <ferror@plt+0x22b58>  // b.plast
  424fe4:	ldrb	w3, [x2], #1
  424fe8:	add	w4, w4, #0x1
  424fec:	cmp	w0, #0x3f
  424ff0:	b.hi	4251f0 <ferror@plt+0x21950>  // b.pmore
  424ff4:	and	x6, x3, #0x7f
  424ff8:	lsl	x7, x6, x0
  424ffc:	orr	x20, x20, x7
  425000:	lsr	x7, x20, x0
  425004:	cmp	x6, x7
  425008:	csel	w1, w1, w5, eq  // eq = none
  42500c:	add	w0, w0, #0x7
  425010:	tbnz	w3, #7, 424fdc <ferror@plt+0x2173c>
  425014:	and	w1, w1, #0xfffffffe
  425018:	add	x27, x27, w4, uxtw
  42501c:	tbnz	w1, #1, 426ab4 <ferror@plt+0x23214>
  425020:	ldrb	w1, [sp, #273]
  425024:	add	x5, x19, #0xb80
  425028:	ldrb	w0, [sp, #272]
  42502c:	cmp	w1, #0x1
  425030:	ldr	x2, [x19, #2944]
  425034:	b.eq	426430 <ferror@plt+0x22b90>  // b.none
  425038:	ldrb	w4, [x5, #32]
  42503c:	and	x1, x1, #0xff
  425040:	add	x4, x4, x20
  425044:	udiv	x3, x4, x1
  425048:	mul	w0, w0, w3
  42504c:	msub	x1, x3, x1, x4
  425050:	strb	w1, [x5, #32]
  425054:	add	x2, x2, w0, uxtw
  425058:	str	x2, [x19, #2944]
  42505c:	cbz	w0, 425064 <ferror@plt+0x217c4>
  425060:	str	wzr, [x5, #8]
  425064:	mov	w2, #0x5                   	// #5
  425068:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42506c:	mov	x0, #0x0                   	// #0
  425070:	add	x1, x1, #0xbb8
  425074:	bl	403700 <dcgettext@plt>
  425078:	mov	x7, x0
  42507c:	ldr	w5, [x19, #376]
  425080:	add	x4, x19, #0x180
  425084:	add	x28, sp, #0xd8
  425088:	adrp	x22, 455000 <warn@@Base+0x139e8>
  42508c:	add	w3, w5, #0x1
  425090:	add	x22, x22, #0xd10
  425094:	sbfiz	x5, x5, #6, #32
  425098:	and	w3, w3, #0xf
  42509c:	add	x5, x4, x5
  4250a0:	adrp	x21, 448000 <warn@@Base+0x69e8>
  4250a4:	add	x21, x21, #0xd78
  4250a8:	mov	x2, x22
  4250ac:	mov	x1, x21
  4250b0:	mov	x0, x28
  4250b4:	str	x5, [sp, #104]
  4250b8:	stp	x4, x7, [sp, #152]
  4250bc:	str	w3, [x19, #376]
  4250c0:	adrp	x3, 454000 <warn@@Base+0x129e8>
  4250c4:	add	x3, x3, #0x560
  4250c8:	bl	4030a0 <sprintf@plt>
  4250cc:	ldr	x5, [sp, #104]
  4250d0:	mov	x3, x20
  4250d4:	mov	x2, x28
  4250d8:	mov	x1, #0x40                  	// #64
  4250dc:	mov	x0, x5
  4250e0:	str	x5, [sp, #144]
  4250e4:	bl	403160 <snprintf@plt>
  4250e8:	ldr	w20, [x19, #376]
  4250ec:	ldr	x4, [sp, #152]
  4250f0:	add	w0, w20, #0x1
  4250f4:	sbfiz	x20, x20, #6, #32
  4250f8:	add	x8, x19, #0xb80
  4250fc:	ldr	x9, [x19, #2944]
  425100:	add	x20, x4, x20
  425104:	and	w4, w0, #0xf
  425108:	mov	x2, x22
  42510c:	mov	x1, x21
  425110:	mov	x0, x28
  425114:	adrp	x3, 447000 <warn@@Base+0x59e8>
  425118:	add	x3, x3, #0xd8
  42511c:	str	x9, [sp, #104]
  425120:	str	x8, [sp, #136]
  425124:	str	w4, [x19, #376]
  425128:	bl	4030a0 <sprintf@plt>
  42512c:	ldr	x9, [sp, #104]
  425130:	mov	x2, x28
  425134:	mov	x1, #0x40                  	// #64
  425138:	mov	x0, x20
  42513c:	mov	x3, x9
  425140:	bl	403160 <snprintf@plt>
  425144:	ldp	x8, x5, [sp, #136]
  425148:	mov	x2, x20
  42514c:	ldr	x7, [sp, #160]
  425150:	adrp	x4, 44d000 <warn@@Base+0xb9e8>
  425154:	add	x4, x4, #0xd68
  425158:	mov	x0, x7
  42515c:	ldrb	w3, [x8, #32]
  425160:	mov	x1, x5
  425164:	bl	4037a0 <printf@plt>
  425168:	ldr	x0, [sp, #208]
  42516c:	cmp	x0, x27
  425170:	b.hi	424f78 <ferror@plt+0x216d8>  // b.pmore
  425174:	nop
  425178:	adrp	x1, 471000 <_sch_istable+0x1478>
  42517c:	mov	x20, x27
  425180:	mov	w0, #0xa                   	// #10
  425184:	ldr	x1, [x1, #3800]
  425188:	bl	4030b0 <putc@plt>
  42518c:	cmp	x23, x20
  425190:	b.hi	424c44 <ferror@plt+0x213a4>  // b.pmore
  425194:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  425198:	ldp	x19, x20, [sp, #16]
  42519c:	ldr	w0, [x0, #700]
  4251a0:	ldp	x21, x22, [sp, #32]
  4251a4:	ldp	x27, x28, [sp, #80]
  4251a8:	tbz	w0, #1, 424bc0 <ferror@plt+0x21320>
  4251ac:	nop
  4251b0:	stp	x19, x20, [sp, #16]
  4251b4:	mov	w19, #0x0                   	// #0
  4251b8:	mov	x3, x23
  4251bc:	ldr	x4, [sp, #128]
  4251c0:	mov	x2, x26
  4251c4:	mov	x1, x26
  4251c8:	mov	x0, x25
  4251cc:	bl	4227e0 <ferror@plt+0x1ef40>
  4251d0:	cmp	w0, #0x0
  4251d4:	ccmp	w19, #0x0, #0x0, ne  // ne = any
  4251d8:	cset	w0, eq  // eq = none
  4251dc:	ldp	x19, x20, [sp, #16]
  4251e0:	ldp	x23, x24, [sp, #48]
  4251e4:	ldp	x25, x26, [sp, #64]
  4251e8:	ldp	x29, x30, [sp], #288
  4251ec:	ret
  4251f0:	tst	x3, #0x7f
  4251f4:	csel	w1, w1, w5, eq  // eq = none
  4251f8:	tbnz	w3, #7, 424fdc <ferror@plt+0x2173c>
  4251fc:	b	425014 <ferror@plt+0x21774>
  425200:	cbnz	w21, 425c20 <ferror@plt+0x22380>
  425204:	ldrb	w0, [sp, #274]
  425208:	mov	x4, x27
  42520c:	mov	w1, #0x1                   	// #1
  425210:	mov	x22, #0x0                   	// #0
  425214:	mov	x20, #0x0                   	// #0
  425218:	mov	w6, #0x3                   	// #3
  42521c:	str	w0, [sp, #104]
  425220:	mov	w0, #0x0                   	// #0
  425224:	nop
  425228:	cmp	x23, x4
  42522c:	b.ls	4263d4 <ferror@plt+0x22b34>  // b.plast
  425230:	ldrb	w2, [x4], #1
  425234:	add	w22, w22, #0x1
  425238:	cmp	w0, #0x3f
  42523c:	b.hi	4252a4 <ferror@plt+0x21a04>  // b.pmore
  425240:	and	x5, x2, #0x7f
  425244:	lsl	x7, x5, x0
  425248:	orr	x20, x20, x7
  42524c:	lsr	x7, x20, x0
  425250:	cmp	x5, x7
  425254:	csel	w1, w1, w6, eq  // eq = none
  425258:	add	w0, w0, #0x7
  42525c:	tbnz	w2, #7, 425228 <ferror@plt+0x21988>
  425260:	and	w1, w1, #0xfffffffe
  425264:	add	x21, x27, x22
  425268:	tbnz	w1, #1, 426b14 <ferror@plt+0x23274>
  42526c:	cmp	x20, #0x0
  425270:	ccmp	x23, x21, #0x4, ne  // ne = any
  425274:	b.eq	425284 <ferror@plt+0x219e4>  // b.none
  425278:	sub	x0, x23, x21
  42527c:	cmp	x20, x0
  425280:	b.ls	4265ec <ferror@plt+0x22d4c>  // b.plast
  425284:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  425288:	add	x1, x1, #0x298
  42528c:	mov	w2, #0x5                   	// #5
  425290:	mov	x27, x21
  425294:	mov	x0, #0x0                   	// #0
  425298:	bl	403700 <dcgettext@plt>
  42529c:	bl	441618 <warn@@Base>
  4252a0:	b	424f6c <ferror@plt+0x216cc>
  4252a4:	tst	x2, #0x7f
  4252a8:	csel	w1, w1, w6, eq  // eq = none
  4252ac:	tbnz	w2, #7, 425228 <ferror@plt+0x21988>
  4252b0:	b	425260 <ferror@plt+0x219c0>
  4252b4:	mov	x2, x27
  4252b8:	cmp	w21, #0x4
  4252bc:	mov	w1, #0x1                   	// #1
  4252c0:	mov	w0, #0x0                   	// #0
  4252c4:	mov	w4, #0x0                   	// #0
  4252c8:	mov	x20, #0x0                   	// #0
  4252cc:	mov	w5, #0x3                   	// #3
  4252d0:	b.eq	4253b8 <ferror@plt+0x21b18>  // b.none
  4252d4:	cmp	x23, x2
  4252d8:	b.ls	4262e8 <ferror@plt+0x22a48>  // b.plast
  4252dc:	ldrb	w3, [x2], #1
  4252e0:	add	w4, w4, #0x1
  4252e4:	cmp	w0, #0x3f
  4252e8:	b.hi	425704 <ferror@plt+0x21e64>  // b.pmore
  4252ec:	and	x6, x3, #0x7f
  4252f0:	lsl	x7, x6, x0
  4252f4:	orr	x20, x20, x7
  4252f8:	lsr	x7, x20, x0
  4252fc:	cmp	x6, x7
  425300:	csel	w1, w1, w5, eq  // eq = none
  425304:	add	w0, w0, #0x7
  425308:	tbnz	w3, #7, 4252d4 <ferror@plt+0x21a34>
  42530c:	and	w1, w1, #0xfffffffe
  425310:	add	x27, x27, w4, uxtw
  425314:	tbnz	w1, #1, 426ae4 <ferror@plt+0x23244>
  425318:	mov	w2, #0x5                   	// #5
  42531c:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  425320:	mov	x0, #0x0                   	// #0
  425324:	add	x1, x1, #0xc38
  425328:	bl	403700 <dcgettext@plt>
  42532c:	mov	x5, x0
  425330:	ldr	w1, [x19, #376]
  425334:	add	x4, x19, #0x180
  425338:	add	x28, sp, #0xd8
  42533c:	adrp	x3, 454000 <warn@@Base+0x129e8>
  425340:	add	w7, w1, #0x1
  425344:	add	x3, x3, #0x560
  425348:	sbfiz	x1, x1, #6, #32
  42534c:	and	w7, w7, #0xf
  425350:	add	x4, x4, x1
  425354:	mov	x0, x28
  425358:	adrp	x22, 455000 <warn@@Base+0x139e8>
  42535c:	adrp	x21, 448000 <warn@@Base+0x69e8>
  425360:	add	x2, x22, #0xd10
  425364:	add	x1, x21, #0xd78
  425368:	str	x4, [sp, #104]
  42536c:	str	x5, [sp, #136]
  425370:	str	w7, [x19, #376]
  425374:	bl	4030a0 <sprintf@plt>
  425378:	ldr	x4, [sp, #104]
  42537c:	mov	x3, x20
  425380:	mov	x2, x28
  425384:	mov	x1, #0x40                  	// #64
  425388:	mov	x0, x4
  42538c:	bl	403160 <snprintf@plt>
  425390:	ldr	x4, [sp, #104]
  425394:	ldr	x5, [sp, #136]
  425398:	mov	x1, x4
  42539c:	mov	x0, x5
  4253a0:	bl	4037a0 <printf@plt>
  4253a4:	str	w20, [x19, #2964]
  4253a8:	b	424f6c <ferror@plt+0x216cc>
  4253ac:	tst	x3, #0x7f
  4253b0:	csel	w1, w1, w5, eq  // eq = none
  4253b4:	tbz	w3, #7, 4253f0 <ferror@plt+0x21b50>
  4253b8:	cmp	x23, x2
  4253bc:	b.ls	42647c <ferror@plt+0x22bdc>  // b.plast
  4253c0:	ldrb	w3, [x2], #1
  4253c4:	add	w4, w4, #0x1
  4253c8:	cmp	w0, #0x3f
  4253cc:	b.hi	4253ac <ferror@plt+0x21b0c>  // b.pmore
  4253d0:	and	x6, x3, #0x7f
  4253d4:	lsl	x7, x6, x0
  4253d8:	orr	x20, x20, x7
  4253dc:	lsr	x7, x20, x0
  4253e0:	cmp	x6, x7
  4253e4:	csel	w1, w1, w5, eq  // eq = none
  4253e8:	add	w0, w0, #0x7
  4253ec:	tbnz	w3, #7, 4253b8 <ferror@plt+0x21b18>
  4253f0:	and	w1, w1, #0xfffffffe
  4253f4:	add	x27, x27, w4, uxtw
  4253f8:	tbnz	w1, #1, 426afc <ferror@plt+0x2325c>
  4253fc:	mov	w2, #0x5                   	// #5
  425400:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  425404:	mov	x0, #0x0                   	// #0
  425408:	add	x1, x1, #0xc00
  42540c:	bl	403700 <dcgettext@plt>
  425410:	mov	x5, x0
  425414:	ldr	w1, [x19, #376]
  425418:	add	x4, x19, #0x180
  42541c:	add	x28, sp, #0xd8
  425420:	adrp	x3, 454000 <warn@@Base+0x129e8>
  425424:	add	w7, w1, #0x1
  425428:	add	x3, x3, #0x560
  42542c:	sbfiz	x1, x1, #6, #32
  425430:	and	w7, w7, #0xf
  425434:	add	x4, x4, x1
  425438:	mov	x0, x28
  42543c:	adrp	x22, 455000 <warn@@Base+0x139e8>
  425440:	adrp	x21, 448000 <warn@@Base+0x69e8>
  425444:	add	x2, x22, #0xd10
  425448:	add	x1, x21, #0xd78
  42544c:	str	x4, [sp, #104]
  425450:	str	x5, [sp, #136]
  425454:	str	w7, [x19, #376]
  425458:	bl	4030a0 <sprintf@plt>
  42545c:	ldr	x4, [sp, #104]
  425460:	mov	x3, x20
  425464:	mov	x2, x28
  425468:	mov	x1, #0x40                  	// #64
  42546c:	mov	x0, x4
  425470:	bl	403160 <snprintf@plt>
  425474:	ldr	x4, [sp, #104]
  425478:	ldr	x5, [sp, #136]
  42547c:	mov	x1, x4
  425480:	mov	x0, x5
  425484:	bl	4037a0 <printf@plt>
  425488:	str	w20, [x19, #2956]
  42548c:	b	424f6c <ferror@plt+0x216cc>
  425490:	cmp	w21, #0xa
  425494:	b.eq	425e34 <ferror@plt+0x22594>  // b.none
  425498:	b.hi	4255f8 <ferror@plt+0x21d58>  // b.pmore
  42549c:	cmp	w21, #0x8
  4254a0:	b.eq	425cf8 <ferror@plt+0x22458>  // b.none
  4254a4:	cmp	w21, #0x9
  4254a8:	b.ne	4255cc <ferror@plt+0x21d2c>  // b.any
  4254ac:	add	x4, x20, #0x3
  4254b0:	cmp	x23, x4
  4254b4:	b.hi	4264a4 <ferror@plt+0x22c04>  // b.pmore
  4254b8:	cmp	x23, x27
  4254bc:	mov	x7, #0x0                   	// #0
  4254c0:	b.ls	4254d4 <ferror@plt+0x21c34>  // b.plast
  4254c4:	sub	x1, x23, x27
  4254c8:	sub	w0, w1, #0x1
  4254cc:	cmp	w0, #0x7
  4254d0:	b.ls	4264a8 <ferror@plt+0x22c08>  // b.plast
  4254d4:	ldr	x3, [x19, #2944]
  4254d8:	mov	w2, #0x5                   	// #5
  4254dc:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4254e0:	mov	x0, #0x0                   	// #0
  4254e4:	add	x3, x3, x7
  4254e8:	add	x1, x1, #0xca8
  4254ec:	stp	x7, x4, [sp, #136]
  4254f0:	add	x28, sp, #0xd8
  4254f4:	add	x27, x19, #0x180
  4254f8:	str	x3, [x19, #2944]
  4254fc:	adrp	x22, 455000 <warn@@Base+0x139e8>
  425500:	strb	wzr, [x19, #2976]
  425504:	bl	403700 <dcgettext@plt>
  425508:	ldr	w1, [x19, #376]
  42550c:	mov	x5, x0
  425510:	add	x22, x22, #0xd10
  425514:	adrp	x21, 448000 <warn@@Base+0x69e8>
  425518:	add	w3, w1, #0x1
  42551c:	add	x21, x21, #0xd78
  425520:	sbfiz	x1, x1, #6, #32
  425524:	and	w3, w3, #0xf
  425528:	add	x20, x27, x1
  42552c:	mov	x2, x22
  425530:	mov	x1, x21
  425534:	mov	x0, x28
  425538:	str	x5, [sp, #104]
  42553c:	str	w3, [x19, #376]
  425540:	adrp	x3, 454000 <warn@@Base+0x129e8>
  425544:	add	x3, x3, #0x560
  425548:	bl	4030a0 <sprintf@plt>
  42554c:	ldr	x7, [sp, #136]
  425550:	mov	x2, x28
  425554:	mov	x0, x20
  425558:	mov	x1, #0x40                  	// #64
  42555c:	mov	x3, x7
  425560:	bl	403160 <snprintf@plt>
  425564:	ldr	w1, [x19, #376]
  425568:	mov	x2, x22
  42556c:	mov	x0, x28
  425570:	add	w7, w1, #0x1
  425574:	and	w7, w7, #0xf
  425578:	sbfiz	x3, x1, #6, #32
  42557c:	mov	x1, x21
  425580:	add	x21, x27, x3
  425584:	adrp	x3, 447000 <warn@@Base+0x59e8>
  425588:	add	x3, x3, #0xd8
  42558c:	str	w7, [x19, #376]
  425590:	ldr	x22, [x19, #2944]
  425594:	bl	4030a0 <sprintf@plt>
  425598:	ldr	x4, [sp, #144]
  42559c:	mov	x2, x28
  4255a0:	mov	x3, x22
  4255a4:	mov	x0, x21
  4255a8:	mov	x27, x4
  4255ac:	mov	x1, #0x40                  	// #64
  4255b0:	bl	403160 <snprintf@plt>
  4255b4:	ldr	x5, [sp, #104]
  4255b8:	mov	x2, x21
  4255bc:	mov	x1, x20
  4255c0:	mov	x0, x5
  4255c4:	bl	4037a0 <printf@plt>
  4255c8:	b	424f6c <ferror@plt+0x216cc>
  4255cc:	cmp	w21, #0x7
  4255d0:	b.ne	425c20 <ferror@plt+0x22380>  // b.any
  4255d4:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4255d8:	add	x1, x1, #0xc68
  4255dc:	mov	w2, #0x5                   	// #5
  4255e0:	mov	x0, #0x0                   	// #0
  4255e4:	bl	403700 <dcgettext@plt>
  4255e8:	bl	4037a0 <printf@plt>
  4255ec:	mov	w0, #0x1                   	// #1
  4255f0:	str	w0, [x19, #2972]
  4255f4:	b	424f6c <ferror@plt+0x216cc>
  4255f8:	cmp	w21, #0xb
  4255fc:	b.eq	425e18 <ferror@plt+0x22578>  // b.none
  425600:	cmp	w21, #0xc
  425604:	b.ne	425c20 <ferror@plt+0x22380>  // b.any
  425608:	mov	x2, x27
  42560c:	mov	w1, #0x1                   	// #1
  425610:	mov	w0, #0x0                   	// #0
  425614:	mov	w4, #0x0                   	// #0
  425618:	mov	x20, #0x0                   	// #0
  42561c:	mov	w5, #0x3                   	// #3
  425620:	cmp	x23, x2
  425624:	b.ls	426458 <ferror@plt+0x22bb8>  // b.plast
  425628:	ldrb	w3, [x2], #1
  42562c:	add	w4, w4, #0x1
  425630:	cmp	w0, #0x3f
  425634:	b.hi	4256f4 <ferror@plt+0x21e54>  // b.pmore
  425638:	and	x6, x3, #0x7f
  42563c:	lsl	x7, x6, x0
  425640:	orr	x20, x20, x7
  425644:	lsr	x7, x20, x0
  425648:	cmp	x6, x7
  42564c:	csel	w1, w1, w5, eq  // eq = none
  425650:	add	w0, w0, #0x7
  425654:	tbnz	w3, #7, 425620 <ferror@plt+0x21d80>
  425658:	and	w1, w1, #0xfffffffe
  42565c:	add	x27, x27, w4, uxtw
  425660:	tbnz	w1, #1, 426acc <ferror@plt+0x2322c>
  425664:	mov	w2, #0x5                   	// #5
  425668:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42566c:	mov	x0, #0x0                   	// #0
  425670:	add	x1, x1, #0xd18
  425674:	bl	403700 <dcgettext@plt>
  425678:	mov	x5, x0
  42567c:	ldr	w1, [x19, #376]
  425680:	add	x4, x19, #0x180
  425684:	add	x28, sp, #0xd8
  425688:	adrp	x22, 455000 <warn@@Base+0x139e8>
  42568c:	add	w7, w1, #0x1
  425690:	add	x2, x22, #0xd10
  425694:	sbfiz	x1, x1, #6, #32
  425698:	and	w7, w7, #0xf
  42569c:	add	x4, x4, x1
  4256a0:	mov	x0, x28
  4256a4:	adrp	x21, 448000 <warn@@Base+0x69e8>
  4256a8:	adrp	x3, 454000 <warn@@Base+0x129e8>
  4256ac:	add	x1, x21, #0xd78
  4256b0:	add	x3, x3, #0x560
  4256b4:	str	x4, [sp, #104]
  4256b8:	str	x5, [sp, #136]
  4256bc:	str	w7, [x19, #376]
  4256c0:	bl	4030a0 <sprintf@plt>
  4256c4:	ldr	x4, [sp, #104]
  4256c8:	mov	x3, x20
  4256cc:	mov	x2, x28
  4256d0:	mov	x1, #0x40                  	// #64
  4256d4:	mov	x0, x4
  4256d8:	bl	403160 <snprintf@plt>
  4256dc:	ldr	x4, [sp, #104]
  4256e0:	ldr	x5, [sp, #136]
  4256e4:	mov	x1, x4
  4256e8:	mov	x0, x5
  4256ec:	bl	4037a0 <printf@plt>
  4256f0:	b	424f6c <ferror@plt+0x216cc>
  4256f4:	tst	x3, #0x7f
  4256f8:	csel	w1, w1, w5, eq  // eq = none
  4256fc:	tbnz	w3, #7, 425620 <ferror@plt+0x21d80>
  425700:	b	425658 <ferror@plt+0x21db8>
  425704:	tst	x3, #0x7f
  425708:	csel	w1, w1, w5, eq  // eq = none
  42570c:	tbnz	w3, #7, 4252d4 <ferror@plt+0x21a34>
  425710:	b	42530c <ferror@plt+0x21a6c>
  425714:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  425718:	add	x1, x1, #0xb90
  42571c:	mov	w2, #0x5                   	// #5
  425720:	mov	x0, #0x0                   	// #0
  425724:	bl	403700 <dcgettext@plt>
  425728:	bl	4037a0 <printf@plt>
  42572c:	ldr	w20, [x19, #2952]
  425730:	cbnz	w20, 424f44 <ferror@plt+0x216a4>
  425734:	nop
  425738:	adrp	x1, 471000 <_sch_istable+0x1478>
  42573c:	mov	w0, #0xa                   	// #10
  425740:	ldr	x1, [x1, #3800]
  425744:	bl	4030b0 <putc@plt>
  425748:	b	424f60 <ferror@plt+0x216c0>
  42574c:	umull	x4, w3, w4
  425750:	add	x2, x4, x2
  425754:	str	x2, [x19, #2944]
  425758:	cbz	x4, 425760 <ferror@plt+0x21ec0>
  42575c:	str	wzr, [x1, #8]
  425760:	mov	w2, #0x5                   	// #5
  425764:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  425768:	mov	x0, #0x0                   	// #0
  42576c:	add	x1, x1, #0x7c8
  425770:	str	x4, [sp, #136]
  425774:	bl	403700 <dcgettext@plt>
  425778:	ldr	w5, [x19, #376]
  42577c:	add	x7, x19, #0x180
  425780:	mov	x8, x0
  425784:	add	x28, sp, #0xd8
  425788:	add	w3, w5, #0x1
  42578c:	adrp	x22, 455000 <warn@@Base+0x139e8>
  425790:	sbfiz	x5, x5, #6, #32
  425794:	add	x22, x22, #0xd10
  425798:	add	x5, x7, x5
  42579c:	and	w3, w3, #0xf
  4257a0:	adrp	x21, 448000 <warn@@Base+0x69e8>
  4257a4:	add	x21, x21, #0xd78
  4257a8:	mov	x2, x22
  4257ac:	mov	x1, x21
  4257b0:	mov	x0, x28
  4257b4:	str	x5, [sp, #104]
  4257b8:	stp	x7, x8, [sp, #152]
  4257bc:	str	w3, [x19, #376]
  4257c0:	adrp	x3, 454000 <warn@@Base+0x129e8>
  4257c4:	add	x3, x3, #0x560
  4257c8:	bl	4030a0 <sprintf@plt>
  4257cc:	ldr	x5, [sp, #104]
  4257d0:	mov	x2, x28
  4257d4:	ldr	x4, [sp, #136]
  4257d8:	mov	x0, x5
  4257dc:	mov	x1, #0x40                  	// #64
  4257e0:	str	x5, [sp, #144]
  4257e4:	mov	x3, x4
  4257e8:	bl	403160 <snprintf@plt>
  4257ec:	ldr	w4, [x19, #376]
  4257f0:	mov	x2, x22
  4257f4:	ldr	x7, [sp, #152]
  4257f8:	add	w3, w4, #0x1
  4257fc:	sbfiz	x4, x4, #6, #32
  425800:	and	w3, w3, #0xf
  425804:	ldr	x9, [x19, #2944]
  425808:	add	x4, x7, x4
  42580c:	mov	x1, x21
  425810:	mov	x0, x28
  425814:	str	x4, [sp, #104]
  425818:	str	x9, [sp, #136]
  42581c:	str	w3, [x19, #376]
  425820:	adrp	x3, 447000 <warn@@Base+0x59e8>
  425824:	add	x3, x3, #0xd8
  425828:	bl	4030a0 <sprintf@plt>
  42582c:	ldr	x4, [sp, #104]
  425830:	mov	x2, x28
  425834:	ldr	x9, [sp, #136]
  425838:	mov	x0, x4
  42583c:	mov	x1, #0x40                  	// #64
  425840:	mov	x3, x9
  425844:	bl	403160 <snprintf@plt>
  425848:	ldr	x5, [sp, #144]
  42584c:	mov	w1, w20
  425850:	ldr	x8, [sp, #160]
  425854:	mov	x2, x5
  425858:	ldr	x4, [sp, #104]
  42585c:	mov	x0, x8
  425860:	mov	x3, x4
  425864:	adrp	x4, 44d000 <warn@@Base+0xb9e8>
  425868:	add	x4, x4, #0xd68
  42586c:	bl	4037a0 <printf@plt>
  425870:	b	424e94 <ferror@plt+0x215f4>
  425874:	add	x4, sp, #0xd0
  425878:	add	x3, sp, #0xf8
  42587c:	mov	x2, x23
  425880:	mov	x1, x20
  425884:	mov	x0, x25
  425888:	bl	40eb60 <ferror@plt+0xb2c0>
  42588c:	mov	x24, x0
  425890:	cbz	x0, 4266e4 <ferror@plt+0x22e44>
  425894:	mov	w2, #0x5                   	// #5
  425898:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  42589c:	mov	x0, #0x0                   	// #0
  4258a0:	add	x1, x1, #0xad8
  4258a4:	bl	403700 <dcgettext@plt>
  4258a8:	sub	x1, x20, x26
  4258ac:	bl	4037a0 <printf@plt>
  4258b0:	mov	w2, #0x5                   	// #5
  4258b4:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4258b8:	mov	x0, #0x0                   	// #0
  4258bc:	add	x1, x1, #0x530
  4258c0:	bl	403700 <dcgettext@plt>
  4258c4:	ldr	x1, [sp, #248]
  4258c8:	bl	4037a0 <printf@plt>
  4258cc:	mov	w2, #0x5                   	// #5
  4258d0:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4258d4:	mov	x0, #0x0                   	// #0
  4258d8:	add	x1, x1, #0x558
  4258dc:	bl	403700 <dcgettext@plt>
  4258e0:	ldrh	w1, [sp, #256]
  4258e4:	bl	4037a0 <printf@plt>
  4258e8:	mov	w2, #0x5                   	// #5
  4258ec:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4258f0:	mov	x0, #0x0                   	// #0
  4258f4:	add	x1, x1, #0x580
  4258f8:	bl	403700 <dcgettext@plt>
  4258fc:	ldr	w1, [sp, #264]
  425900:	bl	4037a0 <printf@plt>
  425904:	mov	w2, #0x5                   	// #5
  425908:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42590c:	mov	x0, #0x0                   	// #0
  425910:	add	x1, x1, #0x5a8
  425914:	bl	403700 <dcgettext@plt>
  425918:	ldrb	w1, [sp, #272]
  42591c:	bl	4037a0 <printf@plt>
  425920:	ldrh	w0, [sp, #256]
  425924:	cmp	w0, #0x3
  425928:	b.hi	425ba8 <ferror@plt+0x22308>  // b.pmore
  42592c:	mov	w2, #0x5                   	// #5
  425930:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  425934:	mov	x0, #0x0                   	// #0
  425938:	add	x1, x1, #0x5f8
  42593c:	bl	403700 <dcgettext@plt>
  425940:	ldrb	w1, [sp, #274]
  425944:	bl	4037a0 <printf@plt>
  425948:	mov	w2, #0x5                   	// #5
  42594c:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  425950:	mov	x0, #0x0                   	// #0
  425954:	add	x1, x1, #0x620
  425958:	bl	403700 <dcgettext@plt>
  42595c:	ldr	w1, [sp, #276]
  425960:	bl	4037a0 <printf@plt>
  425964:	mov	w2, #0x5                   	// #5
  425968:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42596c:	mov	x0, #0x0                   	// #0
  425970:	add	x1, x1, #0x648
  425974:	bl	403700 <dcgettext@plt>
  425978:	ldrb	w1, [sp, #280]
  42597c:	bl	4037a0 <printf@plt>
  425980:	mov	w2, #0x5                   	// #5
  425984:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  425988:	mov	x0, #0x0                   	// #0
  42598c:	add	x1, x1, #0x670
  425990:	bl	403700 <dcgettext@plt>
  425994:	ldrb	w1, [sp, #281]
  425998:	bl	4037a0 <printf@plt>
  42599c:	ldrb	w0, [sp, #280]
  4259a0:	cbz	w0, 425b84 <ferror@plt+0x222e4>
  4259a4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  4259a8:	adrp	x19, 472000 <_bfd_std_section+0x120>
  4259ac:	add	x19, x19, #0x4f0
  4259b0:	ldrb	w2, [sp, #274]
  4259b4:	ldr	q0, [x1, #1568]
  4259b8:	add	x0, x19, #0xb80
  4259bc:	ldrb	w1, [sp, #281]
  4259c0:	str	xzr, [x19, #2944]
  4259c4:	str	w2, [x19, #2968]
  4259c8:	add	x1, x24, x1
  4259cc:	str	wzr, [x19, #2972]
  4259d0:	cmp	x23, x1
  4259d4:	strh	wzr, [x19, #2976]
  4259d8:	str	wzr, [x19, #2980]
  4259dc:	stur	q0, [x0, #8]
  4259e0:	b.ls	426b3c <ferror@plt+0x2329c>  // b.plast
  4259e4:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4259e8:	add	x1, x1, #0x6c8
  4259ec:	mov	w2, #0x5                   	// #5
  4259f0:	mov	x0, #0x0                   	// #0
  4259f4:	bl	403700 <dcgettext@plt>
  4259f8:	bl	4037a0 <printf@plt>
  4259fc:	ldrb	w0, [sp, #281]
  425a00:	cmp	w0, #0x1
  425a04:	b.ls	425a54 <ferror@plt+0x221b4>  // b.plast
  425a08:	adrp	x27, 44d000 <warn@@Base+0xb9e8>
  425a0c:	adrp	x22, 44d000 <warn@@Base+0xb9e8>
  425a10:	add	x27, x27, #0x6d8
  425a14:	add	x22, x22, #0x6f8
  425a18:	sub	x20, x24, #0x1
  425a1c:	mov	x21, #0x1                   	// #1
  425a20:	ldrb	w3, [x20, x21]
  425a24:	mov	x2, x27
  425a28:	mov	x1, x22
  425a2c:	mov	w4, #0x5                   	// #5
  425a30:	mov	x0, #0x0                   	// #0
  425a34:	bl	4035d0 <dcngettext@plt>
  425a38:	ldrb	w2, [x20, x21]
  425a3c:	mov	w1, w21
  425a40:	add	x21, x21, #0x1
  425a44:	bl	4037a0 <printf@plt>
  425a48:	ldrb	w0, [sp, #281]
  425a4c:	cmp	w0, w21
  425a50:	b.gt	425a20 <ferror@plt+0x22180>
  425a54:	ldrh	w1, [sp, #256]
  425a58:	and	x0, x0, #0xff
  425a5c:	sub	x0, x0, #0x1
  425a60:	add	x20, x24, x0
  425a64:	cmp	w1, #0x4
  425a68:	b.hi	425bc8 <ferror@plt+0x22328>  // b.pmore
  425a6c:	ldrb	w0, [x24, x0]
  425a70:	cbnz	w0, 425e50 <ferror@plt+0x225b0>
  425a74:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  425a78:	add	x1, x1, #0xf58
  425a7c:	mov	w2, #0x5                   	// #5
  425a80:	mov	x0, #0x0                   	// #0
  425a84:	bl	403700 <dcgettext@plt>
  425a88:	add	x20, x20, #0x1
  425a8c:	bl	4037a0 <printf@plt>
  425a90:	ldrb	w0, [x20]
  425a94:	cbnz	w0, 425edc <ferror@plt+0x2263c>
  425a98:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  425a9c:	add	x1, x1, #0xf80
  425aa0:	mov	w2, #0x5                   	// #5
  425aa4:	mov	x0, #0x0                   	// #0
  425aa8:	bl	403700 <dcgettext@plt>
  425aac:	bl	4037a0 <printf@plt>
  425ab0:	add	x20, x20, #0x1
  425ab4:	adrp	x1, 471000 <_sch_istable+0x1478>
  425ab8:	mov	w0, #0xa                   	// #10
  425abc:	ldr	x1, [x1, #3800]
  425ac0:	bl	4030b0 <putc@plt>
  425ac4:	add	x0, x19, #0xba8
  425ac8:	ldp	x2, x3, [sp, #248]
  425acc:	stp	x2, x3, [x0]
  425ad0:	add	x2, sp, #0x200
  425ad4:	ldr	x1, [sp, #208]
  425ad8:	ldp	x2, x3, [x2, #-248]
  425adc:	stp	x2, x3, [x0, #16]
  425ae0:	ldr	x2, [sp, #280]
  425ae4:	str	x2, [x19, #3016]
  425ae8:	b	424cd4 <ferror@plt+0x21434>
  425aec:	mov	x3, x27
  425af0:	mov	w1, #0x1                   	// #1
  425af4:	mov	w0, #0x0                   	// #0
  425af8:	mov	w4, #0x0                   	// #0
  425afc:	mov	x20, #0x0                   	// #0
  425b00:	cmp	x23, x3
  425b04:	b.ls	42630c <ferror@plt+0x22a6c>  // b.plast
  425b08:	ldrb	w2, [x3], #1
  425b0c:	add	w4, w4, #0x1
  425b10:	cmp	w0, #0x3f
  425b14:	b.hi	425b74 <ferror@plt+0x222d4>  // b.pmore
  425b18:	and	x5, x2, #0x7f
  425b1c:	lsl	x6, x5, x0
  425b20:	orr	x20, x20, x6
  425b24:	lsr	x6, x20, x0
  425b28:	cmp	x5, x6
  425b2c:	csel	w1, w1, w21, eq  // eq = none
  425b30:	add	w0, w0, #0x7
  425b34:	tbnz	w2, #7, 425b00 <ferror@plt+0x22260>
  425b38:	and	w1, w1, #0xfffffffe
  425b3c:	cmp	w0, #0x3f
  425b40:	b.hi	426660 <ferror@plt+0x22dc0>  // b.pmore
  425b44:	tbz	w2, #6, 426660 <ferror@plt+0x22dc0>
  425b48:	mov	x2, #0xffffffffffffffff    	// #-1
  425b4c:	add	x27, x27, w4, uxtw
  425b50:	lsl	x0, x2, x0
  425b54:	orr	x20, x20, x0
  425b58:	tbz	w1, #1, 42632c <ferror@plt+0x22a8c>
  425b5c:	ldr	x1, [sp, #120]
  425b60:	mov	w2, #0x5                   	// #5
  425b64:	mov	x0, #0x0                   	// #0
  425b68:	bl	403700 <dcgettext@plt>
  425b6c:	bl	441040 <error@@Base>
  425b70:	b	42632c <ferror@plt+0x22a8c>
  425b74:	tst	x2, #0x7f
  425b78:	csel	w1, w1, w21, eq  // eq = none
  425b7c:	tbnz	w2, #7, 425b00 <ferror@plt+0x22260>
  425b80:	b	425b38 <ferror@plt+0x22298>
  425b84:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  425b88:	add	x1, x1, #0x110
  425b8c:	mov	w2, #0x5                   	// #5
  425b90:	mov	x0, #0x0                   	// #0
  425b94:	bl	403700 <dcgettext@plt>
  425b98:	bl	441618 <warn@@Base>
  425b9c:	mov	w0, #0x1                   	// #1
  425ba0:	strb	w0, [sp, #280]
  425ba4:	b	4259a4 <ferror@plt+0x22104>
  425ba8:	mov	w2, #0x5                   	// #5
  425bac:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  425bb0:	mov	x0, #0x0                   	// #0
  425bb4:	add	x1, x1, #0x5d0
  425bb8:	bl	403700 <dcgettext@plt>
  425bbc:	ldrb	w1, [sp, #273]
  425bc0:	bl	4037a0 <printf@plt>
  425bc4:	b	42592c <ferror@plt+0x2208c>
  425bc8:	ldr	x1, [sp, #128]
  425bcc:	mov	w0, #0xb                   	// #11
  425bd0:	add	x21, sp, #0x11c
  425bd4:	bl	40ded8 <ferror@plt+0xa638>
  425bd8:	add	x3, sp, #0x100
  425bdc:	mov	x0, x20
  425be0:	mov	x4, x21
  425be4:	mov	x20, x3
  425be8:	mov	x5, x25
  425bec:	mov	x2, x23
  425bf0:	mov	x1, x26
  425bf4:	mov	w6, #0x1                   	// #1
  425bf8:	bl	421f60 <ferror@plt+0x1e6c0>
  425bfc:	mov	x3, x20
  425c00:	mov	x4, x21
  425c04:	mov	x5, x25
  425c08:	mov	x2, x23
  425c0c:	mov	x1, x26
  425c10:	mov	w6, #0x0                   	// #0
  425c14:	bl	421f60 <ferror@plt+0x1e6c0>
  425c18:	mov	x20, x0
  425c1c:	b	425ab4 <ferror@plt+0x22214>
  425c20:	mov	w2, #0x5                   	// #5
  425c24:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  425c28:	mov	x0, #0x0                   	// #0
  425c2c:	add	x1, x1, #0x3f0
  425c30:	bl	403700 <dcgettext@plt>
  425c34:	mov	w1, w21
  425c38:	bl	4037a0 <printf@plt>
  425c3c:	cbnz	x24, 4264c8 <ferror@plt+0x22c28>
  425c40:	adrp	x1, 471000 <_sch_istable+0x1478>
  425c44:	mov	w0, #0xa                   	// #10
  425c48:	ldr	x1, [x1, #3800]
  425c4c:	bl	4030b0 <putc@plt>
  425c50:	b	424f6c <ferror@plt+0x216cc>
  425c54:	ldr	w3, [x19, #2968]
  425c58:	add	x8, x19, #0xb80
  425c5c:	ldr	x1, [sp, #176]
  425c60:	cmp	w3, #0x0
  425c64:	cset	w21, eq  // eq = none
  425c68:	mov	w2, #0x5                   	// #5
  425c6c:	mov	x0, #0x0                   	// #0
  425c70:	str	w21, [sp, #104]
  425c74:	str	x8, [sp, #144]
  425c78:	bl	403700 <dcgettext@plt>
  425c7c:	ldr	w1, [x19, #376]
  425c80:	mov	x5, x0
  425c84:	add	x4, x19, #0x180
  425c88:	add	x28, sp, #0xd8
  425c8c:	add	w7, w1, #0x1
  425c90:	adrp	x21, 448000 <warn@@Base+0x69e8>
  425c94:	and	w7, w7, #0xf
  425c98:	sbfiz	x1, x1, #6, #32
  425c9c:	add	x20, x4, x1
  425ca0:	mov	x0, x28
  425ca4:	add	x1, x21, #0xd78
  425ca8:	adrp	x22, 455000 <warn@@Base+0x139e8>
  425cac:	adrp	x3, 447000 <warn@@Base+0x59e8>
  425cb0:	add	x2, x22, #0xd10
  425cb4:	add	x3, x3, #0x408
  425cb8:	str	x5, [sp, #136]
  425cbc:	str	w7, [x19, #376]
  425cc0:	bl	4030a0 <sprintf@plt>
  425cc4:	ldr	w21, [sp, #104]
  425cc8:	mov	x2, x28
  425ccc:	mov	x1, #0x40                  	// #64
  425cd0:	mov	x0, x20
  425cd4:	and	x3, x21, #0x1
  425cd8:	bl	403160 <snprintf@plt>
  425cdc:	ldr	x5, [sp, #136]
  425ce0:	mov	x1, x20
  425ce4:	mov	x0, x5
  425ce8:	bl	4037a0 <printf@plt>
  425cec:	ldr	x8, [sp, #144]
  425cf0:	str	w21, [x8, #24]
  425cf4:	b	424f6c <ferror@plt+0x216cc>
  425cf8:	ldrb	w1, [sp, #273]
  425cfc:	cbz	w1, 4264a0 <ferror@plt+0x22c00>
  425d00:	ldrb	w2, [sp, #280]
  425d04:	mov	w20, #0xff                  	// #255
  425d08:	sub	w20, w20, w0
  425d0c:	ldrb	w1, [sp, #272]
  425d10:	ldr	x0, [x19, #2944]
  425d14:	udiv	w20, w20, w2
  425d18:	smull	x20, w20, w1
  425d1c:	add	x0, x0, x20
  425d20:	str	x0, [x19, #2944]
  425d24:	cbnz	x20, 426658 <ferror@plt+0x22db8>
  425d28:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  425d2c:	add	x1, x1, #0xc80
  425d30:	mov	w2, #0x5                   	// #5
  425d34:	mov	x0, #0x0                   	// #0
  425d38:	bl	403700 <dcgettext@plt>
  425d3c:	ldr	w4, [x19, #376]
  425d40:	add	x5, x19, #0x180
  425d44:	mov	x7, x0
  425d48:	add	x28, sp, #0xd8
  425d4c:	add	w3, w4, #0x1
  425d50:	adrp	x22, 455000 <warn@@Base+0x139e8>
  425d54:	sbfiz	x4, x4, #6, #32
  425d58:	add	x22, x22, #0xd10
  425d5c:	add	x4, x5, x4
  425d60:	and	w3, w3, #0xf
  425d64:	adrp	x21, 448000 <warn@@Base+0x69e8>
  425d68:	add	x21, x21, #0xd78
  425d6c:	mov	x2, x22
  425d70:	mov	x1, x21
  425d74:	mov	x0, x28
  425d78:	str	x4, [sp, #104]
  425d7c:	stp	x5, x7, [sp, #136]
  425d80:	str	w3, [x19, #376]
  425d84:	adrp	x3, 454000 <warn@@Base+0x129e8>
  425d88:	add	x3, x3, #0x560
  425d8c:	bl	4030a0 <sprintf@plt>
  425d90:	ldr	x4, [sp, #104]
  425d94:	mov	x3, x20
  425d98:	mov	x2, x28
  425d9c:	mov	x1, #0x40                  	// #64
  425da0:	mov	x0, x4
  425da4:	bl	403160 <snprintf@plt>
  425da8:	ldr	w20, [x19, #376]
  425dac:	ldr	x5, [sp, #136]
  425db0:	add	w0, w20, #0x1
  425db4:	sbfiz	x20, x20, #6, #32
  425db8:	mov	x2, x22
  425dbc:	add	x20, x5, x20
  425dc0:	and	w5, w0, #0xf
  425dc4:	ldr	x22, [x19, #2944]
  425dc8:	mov	x1, x21
  425dcc:	mov	x0, x28
  425dd0:	adrp	x3, 447000 <warn@@Base+0x59e8>
  425dd4:	add	x3, x3, #0xd8
  425dd8:	str	w5, [x19, #376]
  425ddc:	bl	4030a0 <sprintf@plt>
  425de0:	mov	x3, x22
  425de4:	mov	x2, x28
  425de8:	mov	x0, x20
  425dec:	mov	x1, #0x40                  	// #64
  425df0:	bl	403160 <snprintf@plt>
  425df4:	ldr	x4, [sp, #104]
  425df8:	mov	x2, x20
  425dfc:	ldr	x7, [sp, #144]
  425e00:	mov	x1, x4
  425e04:	adrp	x3, 44d000 <warn@@Base+0xb9e8>
  425e08:	add	x3, x3, #0xd68
  425e0c:	mov	x0, x7
  425e10:	bl	4037a0 <printf@plt>
  425e14:	b	424f6c <ferror@plt+0x216cc>
  425e18:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  425e1c:	add	x1, x1, #0xcf8
  425e20:	mov	w2, #0x5                   	// #5
  425e24:	mov	x0, #0x0                   	// #0
  425e28:	bl	403700 <dcgettext@plt>
  425e2c:	bl	4037a0 <printf@plt>
  425e30:	b	424f6c <ferror@plt+0x216cc>
  425e34:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  425e38:	add	x1, x1, #0xcd8
  425e3c:	mov	w2, #0x5                   	// #5
  425e40:	mov	x0, #0x0                   	// #0
  425e44:	bl	403700 <dcgettext@plt>
  425e48:	bl	4037a0 <printf@plt>
  425e4c:	b	424f6c <ferror@plt+0x216cc>
  425e50:	mov	w2, #0x5                   	// #5
  425e54:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  425e58:	mov	x0, #0x0                   	// #0
  425e5c:	add	x1, x1, #0xfa8
  425e60:	bl	403700 <dcgettext@plt>
  425e64:	adrp	x27, 44d000 <warn@@Base+0xb9e8>
  425e68:	sub	x1, x20, x26
  425e6c:	bl	4037a0 <printf@plt>
  425e70:	cmp	x23, x20
  425e74:	add	x27, x27, #0x710
  425e78:	mov	w21, #0x0                   	// #0
  425e7c:	b.hi	425ebc <ferror@plt+0x2261c>  // b.pmore
  425e80:	b	425ec4 <ferror@plt+0x22624>
  425e84:	sub	x22, x23, x20
  425e88:	mov	x3, x20
  425e8c:	mov	w2, w22
  425e90:	add	w21, w21, #0x1
  425e94:	mov	w1, w21
  425e98:	mov	x0, x27
  425e9c:	bl	4037a0 <printf@plt>
  425ea0:	mov	x0, x20
  425ea4:	mov	x1, x22
  425ea8:	bl	403020 <strnlen@plt>
  425eac:	add	x0, x0, #0x1
  425eb0:	add	x20, x20, x0
  425eb4:	cmp	x23, x20
  425eb8:	b.ls	425ec4 <ferror@plt+0x22624>  // b.plast
  425ebc:	ldrb	w0, [x20]
  425ec0:	cbnz	w0, 425e84 <ferror@plt+0x225e4>
  425ec4:	sub	x0, x23, #0x1
  425ec8:	cmp	x20, x0
  425ecc:	b.cs	425194 <ferror@plt+0x218f4>  // b.hs, b.nlast
  425ed0:	ldrb	w0, [x20, #1]
  425ed4:	add	x20, x20, #0x1
  425ed8:	cbz	w0, 425a98 <ferror@plt+0x221f8>
  425edc:	mov	w2, #0x5                   	// #5
  425ee0:	adrp	x1, 44c000 <warn@@Base+0xa9e8>
  425ee4:	mov	x0, #0x0                   	// #0
  425ee8:	add	x1, x1, #0xfd0
  425eec:	bl	403700 <dcgettext@plt>
  425ef0:	sub	x1, x20, x26
  425ef4:	bl	4037a0 <printf@plt>
  425ef8:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  425efc:	add	x1, x1, #0x720
  425f00:	mov	w2, #0x5                   	// #5
  425f04:	mov	x0, #0x0                   	// #0
  425f08:	bl	403700 <dcgettext@plt>
  425f0c:	bl	4037a0 <printf@plt>
  425f10:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  425f14:	add	x0, x0, #0x740
  425f18:	str	x0, [sp, #152]
  425f1c:	nop
  425f20:	cmp	x23, x20
  425f24:	b.ls	425ab0 <ferror@plt+0x22210>  // b.plast
  425f28:	ldrb	w0, [x20]
  425f2c:	cbz	w0, 425ab0 <ferror@plt+0x22210>
  425f30:	ldr	x0, [sp, #152]
  425f34:	sub	x21, x23, x20
  425f38:	ldr	w1, [x19, #2980]
  425f3c:	mov	x27, #0x0                   	// #0
  425f40:	str	x21, [sp, #136]
  425f44:	add	w1, w1, #0x1
  425f48:	str	w1, [x19, #2980]
  425f4c:	bl	4037a0 <printf@plt>
  425f50:	mov	x1, x21
  425f54:	mov	x0, x20
  425f58:	bl	403020 <strnlen@plt>
  425f5c:	add	x0, x0, #0x1
  425f60:	add	x0, x20, x0
  425f64:	mov	w1, #0x1                   	// #1
  425f68:	mov	x4, x0
  425f6c:	mov	w2, #0x0                   	// #0
  425f70:	mov	w3, #0x0                   	// #0
  425f74:	mov	w6, #0x3                   	// #3
  425f78:	cmp	x23, x4
  425f7c:	b.ls	426278 <ferror@plt+0x229d8>  // b.plast
  425f80:	ldrb	w5, [x4], #1
  425f84:	add	w3, w3, #0x1
  425f88:	cmp	w2, #0x3f
  425f8c:	b.hi	426268 <ferror@plt+0x229c8>  // b.pmore
  425f90:	and	x7, x5, #0x7f
  425f94:	lsl	x8, x7, x2
  425f98:	orr	x27, x27, x8
  425f9c:	lsr	x8, x27, x2
  425fa0:	cmp	x7, x8
  425fa4:	csel	w1, w1, w6, eq  // eq = none
  425fa8:	add	w2, w2, #0x7
  425fac:	tbnz	w5, #7, 425f78 <ferror@plt+0x226d8>
  425fb0:	and	w1, w1, #0xfffffffe
  425fb4:	add	x0, x0, w3, uxtw
  425fb8:	str	x0, [sp, #104]
  425fbc:	tbnz	w1, #1, 4262a0 <ferror@plt+0x22a00>
  425fc0:	ldr	w0, [x19, #376]
  425fc4:	add	x4, x19, #0x180
  425fc8:	adrp	x28, 454000 <warn@@Base+0x129e8>
  425fcc:	adrp	x22, 455000 <warn@@Base+0x139e8>
  425fd0:	add	w5, w0, #0x1
  425fd4:	add	x28, x28, #0x560
  425fd8:	sbfiz	x0, x0, #6, #32
  425fdc:	and	w5, w5, #0xf
  425fe0:	add	x4, x4, x0
  425fe4:	add	x22, x22, #0xd10
  425fe8:	adrp	x21, 448000 <warn@@Base+0x69e8>
  425fec:	add	x21, x21, #0xd78
  425ff0:	mov	x3, x28
  425ff4:	mov	x2, x22
  425ff8:	mov	x1, x21
  425ffc:	add	x0, sp, #0xd8
  426000:	str	x4, [sp, #112]
  426004:	str	w5, [x19, #376]
  426008:	bl	4030a0 <sprintf@plt>
  42600c:	ldr	x4, [sp, #112]
  426010:	mov	x3, x27
  426014:	add	x2, sp, #0xd8
  426018:	mov	x1, #0x40                  	// #64
  42601c:	mov	x0, x4
  426020:	adrp	x27, 44d000 <warn@@Base+0xb9e8>
  426024:	bl	403160 <snprintf@plt>
  426028:	add	x27, x27, #0x748
  42602c:	ldr	x4, [sp, #112]
  426030:	mov	x0, x27
  426034:	str	xzr, [sp, #112]
  426038:	mov	x1, x4
  42603c:	bl	4037a0 <printf@plt>
  426040:	ldr	x3, [sp, #104]
  426044:	mov	w0, #0x1                   	// #1
  426048:	mov	w1, #0x0                   	// #0
  42604c:	mov	w2, #0x0                   	// #0
  426050:	mov	w5, #0x3                   	// #3
  426054:	nop
  426058:	cmp	x23, x3
  42605c:	b.ls	42623c <ferror@plt+0x2299c>  // b.plast
  426060:	ldrb	w4, [x3], #1
  426064:	add	w2, w2, #0x1
  426068:	cmp	w1, #0x3f
  42606c:	b.hi	42622c <ferror@plt+0x2298c>  // b.pmore
  426070:	ldr	x8, [sp, #112]
  426074:	and	x6, x4, #0x7f
  426078:	lsl	x7, x6, x1
  42607c:	orr	x7, x8, x7
  426080:	str	x7, [sp, #112]
  426084:	lsr	x7, x7, x1
  426088:	cmp	x6, x7
  42608c:	csel	w0, w0, w5, eq  // eq = none
  426090:	add	w1, w1, #0x7
  426094:	tbnz	w4, #7, 426058 <ferror@plt+0x227b8>
  426098:	ldr	x1, [sp, #104]
  42609c:	and	w0, w0, #0xfffffffe
  4260a0:	add	x1, x1, w2, uxtw
  4260a4:	str	x1, [sp, #104]
  4260a8:	tbnz	w0, #1, 4262d0 <ferror@plt+0x22a30>
  4260ac:	ldr	w0, [x19, #376]
  4260b0:	add	x4, x19, #0x180
  4260b4:	mov	x3, x28
  4260b8:	mov	x2, x22
  4260bc:	add	w5, w0, #0x1
  4260c0:	mov	x1, x21
  4260c4:	sbfiz	x0, x0, #6, #32
  4260c8:	and	w5, w5, #0xf
  4260cc:	add	x4, x4, x0
  4260d0:	add	x0, sp, #0xd8
  4260d4:	str	x4, [sp, #144]
  4260d8:	str	w5, [x19, #376]
  4260dc:	bl	4030a0 <sprintf@plt>
  4260e0:	ldr	x3, [sp, #112]
  4260e4:	add	x2, sp, #0xd8
  4260e8:	ldr	x4, [sp, #144]
  4260ec:	mov	x1, #0x40                  	// #64
  4260f0:	str	xzr, [sp, #112]
  4260f4:	mov	x0, x4
  4260f8:	bl	403160 <snprintf@plt>
  4260fc:	ldr	x4, [sp, #144]
  426100:	mov	x0, x27
  426104:	mov	x1, x4
  426108:	bl	4037a0 <printf@plt>
  42610c:	ldr	x3, [sp, #104]
  426110:	mov	w0, #0x1                   	// #1
  426114:	mov	w1, #0x0                   	// #0
  426118:	mov	w2, #0x0                   	// #0
  42611c:	mov	w5, #0x3                   	// #3
  426120:	cmp	x23, x3
  426124:	b.ls	426200 <ferror@plt+0x22960>  // b.plast
  426128:	ldrb	w4, [x3], #1
  42612c:	add	w2, w2, #0x1
  426130:	cmp	w1, #0x3f
  426134:	b.hi	4261f0 <ferror@plt+0x22950>  // b.pmore
  426138:	ldr	x8, [sp, #112]
  42613c:	and	x6, x4, #0x7f
  426140:	lsl	x7, x6, x1
  426144:	orr	x7, x8, x7
  426148:	str	x7, [sp, #112]
  42614c:	lsr	x7, x7, x1
  426150:	cmp	x6, x7
  426154:	csel	w0, w0, w5, eq  // eq = none
  426158:	add	w1, w1, #0x7
  42615c:	tbnz	w4, #7, 426120 <ferror@plt+0x22880>
  426160:	ldr	x1, [sp, #104]
  426164:	and	w0, w0, #0xfffffffe
  426168:	add	x1, x1, w2, uxtw
  42616c:	str	x1, [sp, #104]
  426170:	tbnz	w0, #1, 4262b8 <ferror@plt+0x22a18>
  426174:	ldr	w4, [x19, #376]
  426178:	add	x0, x19, #0x180
  42617c:	mov	x1, x21
  426180:	mov	x21, x0
  426184:	add	w5, w4, #0x1
  426188:	mov	x3, x28
  42618c:	sbfiz	x4, x4, #6, #32
  426190:	and	w5, w5, #0xf
  426194:	add	x21, x21, x4
  426198:	mov	x2, x22
  42619c:	add	x0, sp, #0xd8
  4261a0:	str	w5, [x19, #376]
  4261a4:	bl	4030a0 <sprintf@plt>
  4261a8:	ldr	x3, [sp, #112]
  4261ac:	add	x2, sp, #0xd8
  4261b0:	mov	x1, #0x40                  	// #64
  4261b4:	mov	x0, x21
  4261b8:	bl	403160 <snprintf@plt>
  4261bc:	mov	x1, x21
  4261c0:	mov	x0, x27
  4261c4:	bl	4037a0 <printf@plt>
  4261c8:	ldr	w1, [sp, #136]
  4261cc:	mov	x2, x20
  4261d0:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  4261d4:	add	x0, x0, #0x750
  4261d8:	bl	4037a0 <printf@plt>
  4261dc:	ldr	x0, [sp, #104]
  4261e0:	cmp	x23, x0
  4261e4:	b.eq	426a94 <ferror@plt+0x231f4>  // b.none
  4261e8:	mov	x20, x0
  4261ec:	b	425f20 <ferror@plt+0x22680>
  4261f0:	tst	x4, #0x7f
  4261f4:	csel	w0, w0, w5, eq  // eq = none
  4261f8:	tbnz	w4, #7, 426120 <ferror@plt+0x22880>
  4261fc:	b	426160 <ferror@plt+0x228c0>
  426200:	ldr	x1, [sp, #104]
  426204:	add	x1, x1, w2, uxtw
  426208:	str	x1, [sp, #104]
  42620c:	tbz	w0, #0, 426170 <ferror@plt+0x228d0>
  426210:	adrp	x1, 448000 <warn@@Base+0x69e8>
  426214:	add	x1, x1, #0xa98
  426218:	mov	w2, #0x5                   	// #5
  42621c:	mov	x0, #0x0                   	// #0
  426220:	bl	403700 <dcgettext@plt>
  426224:	bl	441040 <error@@Base>
  426228:	b	426174 <ferror@plt+0x228d4>
  42622c:	tst	x4, #0x7f
  426230:	csel	w0, w0, w5, eq  // eq = none
  426234:	tbnz	w4, #7, 426058 <ferror@plt+0x227b8>
  426238:	b	426098 <ferror@plt+0x227f8>
  42623c:	ldr	x1, [sp, #104]
  426240:	add	x1, x1, w2, uxtw
  426244:	str	x1, [sp, #104]
  426248:	tbz	w0, #0, 4260a8 <ferror@plt+0x22808>
  42624c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  426250:	add	x1, x1, #0xa98
  426254:	mov	w2, #0x5                   	// #5
  426258:	mov	x0, #0x0                   	// #0
  42625c:	bl	403700 <dcgettext@plt>
  426260:	bl	441040 <error@@Base>
  426264:	b	4260ac <ferror@plt+0x2280c>
  426268:	tst	x5, #0x7f
  42626c:	csel	w1, w1, w6, eq  // eq = none
  426270:	tbnz	w5, #7, 425f78 <ferror@plt+0x226d8>
  426274:	b	425fb0 <ferror@plt+0x22710>
  426278:	add	x0, x0, w3, uxtw
  42627c:	str	x0, [sp, #104]
  426280:	tbz	w1, #0, 425fbc <ferror@plt+0x2271c>
  426284:	adrp	x1, 448000 <warn@@Base+0x69e8>
  426288:	add	x1, x1, #0xa98
  42628c:	mov	w2, #0x5                   	// #5
  426290:	mov	x0, #0x0                   	// #0
  426294:	bl	403700 <dcgettext@plt>
  426298:	bl	441040 <error@@Base>
  42629c:	b	425fc0 <ferror@plt+0x22720>
  4262a0:	ldr	x1, [sp, #120]
  4262a4:	mov	w2, #0x5                   	// #5
  4262a8:	mov	x0, #0x0                   	// #0
  4262ac:	bl	403700 <dcgettext@plt>
  4262b0:	bl	441040 <error@@Base>
  4262b4:	b	425fc0 <ferror@plt+0x22720>
  4262b8:	ldr	x1, [sp, #120]
  4262bc:	mov	w2, #0x5                   	// #5
  4262c0:	mov	x0, #0x0                   	// #0
  4262c4:	bl	403700 <dcgettext@plt>
  4262c8:	bl	441040 <error@@Base>
  4262cc:	b	426174 <ferror@plt+0x228d4>
  4262d0:	ldr	x1, [sp, #120]
  4262d4:	mov	w2, #0x5                   	// #5
  4262d8:	mov	x0, #0x0                   	// #0
  4262dc:	bl	403700 <dcgettext@plt>
  4262e0:	bl	441040 <error@@Base>
  4262e4:	b	4260ac <ferror@plt+0x2280c>
  4262e8:	add	x27, x27, w4, uxtw
  4262ec:	tbz	w1, #0, 425314 <ferror@plt+0x21a74>
  4262f0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4262f4:	add	x1, x1, #0xa98
  4262f8:	mov	w2, #0x5                   	// #5
  4262fc:	mov	x0, #0x0                   	// #0
  426300:	bl	403700 <dcgettext@plt>
  426304:	bl	441040 <error@@Base>
  426308:	b	425318 <ferror@plt+0x21a78>
  42630c:	add	x27, x27, w4, uxtw
  426310:	tbz	w1, #0, 425b58 <ferror@plt+0x222b8>
  426314:	adrp	x1, 448000 <warn@@Base+0x69e8>
  426318:	add	x1, x1, #0xa98
  42631c:	mov	w2, #0x5                   	// #5
  426320:	mov	x0, #0x0                   	// #0
  426324:	bl	403700 <dcgettext@plt>
  426328:	bl	441040 <error@@Base>
  42632c:	ldr	w3, [x19, #2960]
  426330:	add	x5, x19, #0xb80
  426334:	mov	w2, #0x5                   	// #5
  426338:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42633c:	add	w3, w3, w20
  426340:	add	x1, x1, #0xbe0
  426344:	mov	x0, #0x0                   	// #0
  426348:	str	x5, [sp, #144]
  42634c:	str	w3, [x19, #2960]
  426350:	add	x28, sp, #0xd8
  426354:	bl	403700 <dcgettext@plt>
  426358:	mov	x8, x0
  42635c:	ldr	w1, [x19, #376]
  426360:	add	x4, x19, #0x180
  426364:	mov	x0, x28
  426368:	adrp	x22, 455000 <warn@@Base+0x139e8>
  42636c:	add	w7, w1, #0x1
  426370:	add	x2, x22, #0xd10
  426374:	sbfiz	x1, x1, #6, #32
  426378:	and	w7, w7, #0xf
  42637c:	add	x4, x4, x1
  426380:	adrp	x21, 448000 <warn@@Base+0x69e8>
  426384:	adrp	x3, 447000 <warn@@Base+0x59e8>
  426388:	add	x1, x21, #0xd78
  42638c:	add	x3, x3, #0x408
  426390:	str	x4, [sp, #104]
  426394:	str	x8, [sp, #136]
  426398:	str	w7, [x19, #376]
  42639c:	bl	4030a0 <sprintf@plt>
  4263a0:	ldr	x4, [sp, #104]
  4263a4:	mov	x2, x28
  4263a8:	mov	x3, x20
  4263ac:	mov	x1, #0x40                  	// #64
  4263b0:	mov	x0, x4
  4263b4:	bl	403160 <snprintf@plt>
  4263b8:	ldp	x8, x5, [sp, #136]
  4263bc:	ldr	x4, [sp, #104]
  4263c0:	mov	x1, x4
  4263c4:	ldr	w2, [x5, #16]
  4263c8:	mov	x0, x8
  4263cc:	bl	4037a0 <printf@plt>
  4263d0:	b	424f6c <ferror@plt+0x216cc>
  4263d4:	add	x21, x27, x22
  4263d8:	tbz	w1, #0, 425268 <ferror@plt+0x219c8>
  4263dc:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4263e0:	add	x1, x1, #0xa98
  4263e4:	mov	w2, #0x5                   	// #5
  4263e8:	mov	x0, #0x0                   	// #0
  4263ec:	bl	403700 <dcgettext@plt>
  4263f0:	bl	441040 <error@@Base>
  4263f4:	b	42526c <ferror@plt+0x219cc>
  4263f8:	add	x27, x27, w4, uxtw
  4263fc:	tbz	w1, #0, 42501c <ferror@plt+0x2177c>
  426400:	adrp	x1, 448000 <warn@@Base+0x69e8>
  426404:	add	x1, x1, #0xa98
  426408:	mov	w2, #0x5                   	// #5
  42640c:	mov	x0, #0x0                   	// #0
  426410:	bl	403700 <dcgettext@plt>
  426414:	bl	441040 <error@@Base>
  426418:	ldrb	w1, [sp, #273]
  42641c:	add	x5, x19, #0xb80
  426420:	ldrb	w0, [sp, #272]
  426424:	cmp	w1, #0x1
  426428:	ldr	x2, [x19, #2944]
  42642c:	b.ne	425038 <ferror@plt+0x21798>  // b.any
  426430:	and	x0, x0, #0xff
  426434:	mul	x20, x0, x20
  426438:	add	x2, x20, x2
  42643c:	str	x2, [x19, #2944]
  426440:	cbz	x20, 426448 <ferror@plt+0x22ba8>
  426444:	str	wzr, [x5, #8]
  426448:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42644c:	mov	w2, #0x5                   	// #5
  426450:	add	x1, x1, #0xb98
  426454:	b	425d34 <ferror@plt+0x22494>
  426458:	add	x27, x27, w4, uxtw
  42645c:	tbz	w1, #0, 425660 <ferror@plt+0x21dc0>
  426460:	adrp	x1, 448000 <warn@@Base+0x69e8>
  426464:	add	x1, x1, #0xa98
  426468:	mov	w2, #0x5                   	// #5
  42646c:	mov	x0, #0x0                   	// #0
  426470:	bl	403700 <dcgettext@plt>
  426474:	bl	441040 <error@@Base>
  426478:	b	425664 <ferror@plt+0x21dc4>
  42647c:	add	x27, x27, w4, uxtw
  426480:	tbz	w1, #0, 4253f8 <ferror@plt+0x21b58>
  426484:	adrp	x1, 448000 <warn@@Base+0x69e8>
  426488:	add	x1, x1, #0xa98
  42648c:	mov	w2, #0x5                   	// #5
  426490:	mov	x0, #0x0                   	// #0
  426494:	bl	403700 <dcgettext@plt>
  426498:	bl	441040 <error@@Base>
  42649c:	b	4253fc <ferror@plt+0x21b5c>
  4264a0:	brk	#0x3e8
  4264a4:	mov	w1, #0x2                   	// #2
  4264a8:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4264ac:	mov	x0, x27
  4264b0:	str	x4, [sp, #104]
  4264b4:	ldr	x2, [x2, #752]
  4264b8:	blr	x2
  4264bc:	mov	x7, x0
  4264c0:	ldr	x4, [sp, #104]
  4264c4:	b	4254d4 <ferror@plt+0x21c34>
  4264c8:	add	x21, x24, w21, uxtb
  4264cc:	ldurb	w0, [x21, #-1]
  4264d0:	str	w0, [sp, #104]
  4264d4:	cbz	w0, 425c40 <ferror@plt+0x223a0>
  4264d8:	adrp	x22, 455000 <warn@@Base+0x139e8>
  4264dc:	adrp	x21, 448000 <warn@@Base+0x69e8>
  4264e0:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  4264e4:	add	x22, x22, #0xd10
  4264e8:	add	x0, x0, #0x418
  4264ec:	add	x21, x21, #0xd78
  4264f0:	add	x28, sp, #0xd8
  4264f4:	adrp	x3, 447000 <warn@@Base+0x59e8>
  4264f8:	add	x1, x3, #0xd8
  4264fc:	stp	x0, x1, [sp, #144]
  426500:	adrp	x0, 448000 <warn@@Base+0x69e8>
  426504:	add	x0, x0, #0xa98
  426508:	str	x0, [sp, #160]
  42650c:	nop
  426510:	mov	x3, x27
  426514:	mov	w0, #0x1                   	// #1
  426518:	mov	w1, #0x0                   	// #0
  42651c:	mov	w2, #0x0                   	// #0
  426520:	mov	x20, #0x0                   	// #0
  426524:	nop
  426528:	cmp	x23, x3
  42652c:	b.ls	426680 <ferror@plt+0x22de0>  // b.plast
  426530:	ldrb	w4, [x3], #1
  426534:	add	w2, w2, #0x1
  426538:	cmp	w1, #0x3f
  42653c:	b.hi	42666c <ferror@plt+0x22dcc>  // b.pmore
  426540:	and	x7, x4, #0x7f
  426544:	mov	w5, #0x3                   	// #3
  426548:	lsl	x8, x7, x1
  42654c:	orr	x20, x20, x8
  426550:	lsr	x8, x20, x1
  426554:	cmp	x7, x8
  426558:	csel	w0, w0, w5, eq  // eq = none
  42655c:	add	w1, w1, #0x7
  426560:	tbnz	w4, #7, 426528 <ferror@plt+0x22c88>
  426564:	and	w0, w0, #0xfffffffe
  426568:	add	x27, x27, w2, uxtw
  42656c:	tbnz	w0, #1, 4266a0 <ferror@plt+0x22e00>
  426570:	ldr	w0, [x19, #376]
  426574:	add	x4, x19, #0x180
  426578:	ldr	x3, [sp, #152]
  42657c:	add	w7, w0, #0x1
  426580:	sbfiz	x0, x0, #6, #32
  426584:	and	w7, w7, #0xf
  426588:	add	x4, x4, x0
  42658c:	mov	x2, x22
  426590:	mov	x1, x21
  426594:	mov	x0, x28
  426598:	str	x4, [sp, #136]
  42659c:	str	w7, [x19, #376]
  4265a0:	bl	4030a0 <sprintf@plt>
  4265a4:	ldr	x4, [sp, #136]
  4265a8:	mov	x1, #0x40                  	// #64
  4265ac:	mov	x3, x20
  4265b0:	mov	x2, x28
  4265b4:	mov	x0, x4
  4265b8:	bl	403160 <snprintf@plt>
  4265bc:	ldr	x4, [sp, #136]
  4265c0:	ldr	w0, [sp, #104]
  4265c4:	mov	x1, x4
  4265c8:	cmp	w0, #0x1
  4265cc:	b.eq	4266b8 <ferror@plt+0x22e18>  // b.none
  4265d0:	sub	w0, w0, #0x1
  4265d4:	str	w0, [sp, #104]
  4265d8:	ldr	x0, [sp, #144]
  4265dc:	adrp	x2, 447000 <warn@@Base+0x59e8>
  4265e0:	add	x2, x2, #0x28
  4265e4:	bl	4037a0 <printf@plt>
  4265e8:	b	426510 <ferror@plt+0x22c70>
  4265ec:	mov	x7, x21
  4265f0:	mov	w2, #0x5                   	// #5
  4265f4:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4265f8:	mov	x0, #0x0                   	// #0
  4265fc:	add	x1, x1, #0x868
  426600:	add	x22, x20, x22
  426604:	ldrb	w28, [x7], #1
  426608:	str	x7, [sp, #136]
  42660c:	bl	403700 <dcgettext@plt>
  426610:	mov	w1, w28
  426614:	bl	4037a0 <printf@plt>
  426618:	cmp	w28, #0x14
  42661c:	b.eq	426e58 <ferror@plt+0x235b8>  // b.none
  426620:	ldr	x7, [sp, #136]
  426624:	b.hi	4268d8 <ferror@plt+0x23038>  // b.pmore
  426628:	cmp	w28, #0x4
  42662c:	b.eq	426e94 <ferror@plt+0x235f4>  // b.none
  426630:	b.ls	42672c <ferror@plt+0x22e8c>  // b.plast
  426634:	cmp	w28, #0x12
  426638:	b.eq	426db4 <ferror@plt+0x23514>  // b.none
  42663c:	cmp	w28, #0x13
  426640:	b.ne	426710 <ferror@plt+0x22e70>  // b.any
  426644:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  426648:	add	x0, x0, #0x998
  42664c:	bl	403450 <puts@plt>
  426650:	add	x27, x27, x22
  426654:	b	424f6c <ferror@plt+0x216cc>
  426658:	str	wzr, [x19, #2952]
  42665c:	b	425d28 <ferror@plt+0x22488>
  426660:	add	x27, x27, w4, uxtw
  426664:	tbz	w1, #1, 42632c <ferror@plt+0x22a8c>
  426668:	b	425b5c <ferror@plt+0x222bc>
  42666c:	tst	x4, #0x7f
  426670:	mov	w5, #0x3                   	// #3
  426674:	csel	w0, w0, w5, eq  // eq = none
  426678:	tbnz	w4, #7, 426528 <ferror@plt+0x22c88>
  42667c:	b	426564 <ferror@plt+0x22cc4>
  426680:	add	x27, x27, w2, uxtw
  426684:	tbz	w0, #0, 42656c <ferror@plt+0x22ccc>
  426688:	ldr	x1, [sp, #160]
  42668c:	mov	w2, #0x5                   	// #5
  426690:	mov	x0, #0x0                   	// #0
  426694:	bl	403700 <dcgettext@plt>
  426698:	bl	441040 <error@@Base>
  42669c:	b	426570 <ferror@plt+0x22cd0>
  4266a0:	ldr	x1, [sp, #120]
  4266a4:	mov	w2, #0x5                   	// #5
  4266a8:	mov	x0, #0x0                   	// #0
  4266ac:	bl	403700 <dcgettext@plt>
  4266b0:	bl	441040 <error@@Base>
  4266b4:	b	426570 <ferror@plt+0x22cd0>
  4266b8:	ldr	x0, [sp, #144]
  4266bc:	adrp	x2, 44d000 <warn@@Base+0xb9e8>
  4266c0:	add	x2, x2, #0xd68
  4266c4:	bl	4037a0 <printf@plt>
  4266c8:	b	425c40 <ferror@plt+0x223a0>
  4266cc:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4266d0:	add	x1, x1, #0xb8
  4266d4:	mov	w2, #0x5                   	// #5
  4266d8:	mov	x0, #0x0                   	// #0
  4266dc:	bl	403700 <dcgettext@plt>
  4266e0:	bl	441618 <warn@@Base>
  4266e4:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  4266e8:	ldr	w1, [x0, #700]
  4266ec:	and	w0, w1, #0x2
  4266f0:	tbnz	w1, #1, 426b2c <ferror@plt+0x2328c>
  4266f4:	ldp	x19, x20, [sp, #16]
  4266f8:	ldp	x21, x22, [sp, #32]
  4266fc:	ldp	x23, x24, [sp, #48]
  426700:	ldp	x25, x26, [sp, #64]
  426704:	ldp	x27, x28, [sp, #80]
  426708:	ldp	x29, x30, [sp], #288
  42670c:	ret
  426710:	cmp	w28, #0x11
  426714:	b.ne	427020 <ferror@plt+0x23780>  // b.any
  426718:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42671c:	add	x27, x27, x22
  426720:	add	x0, x0, #0x960
  426724:	bl	403450 <puts@plt>
  426728:	b	424f6c <ferror@plt+0x216cc>
  42672c:	cmp	w28, #0x2
  426730:	b.eq	426dc8 <ferror@plt+0x23528>  // b.none
  426734:	cmp	w28, #0x3
  426738:	b.ne	4269cc <ferror@plt+0x2312c>  // b.any
  42673c:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  426740:	add	x1, x1, #0x8e8
  426744:	mov	w2, #0x5                   	// #5
  426748:	mov	x0, #0x0                   	// #0
  42674c:	str	x7, [sp, #104]
  426750:	bl	403700 <dcgettext@plt>
  426754:	bl	4037a0 <printf@plt>
  426758:	add	x20, sp, #0xcc
  42675c:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  426760:	add	x1, x1, #0x720
  426764:	mov	w2, #0x5                   	// #5
  426768:	mov	x0, #0x0                   	// #0
  42676c:	bl	403700 <dcgettext@plt>
  426770:	add	x28, sp, #0xd8
  426774:	bl	4037a0 <printf@plt>
  426778:	ldr	w1, [x19, #2980]
  42677c:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  426780:	add	x0, x0, #0x908
  426784:	add	w1, w1, #0x1
  426788:	str	w1, [x19, #2980]
  42678c:	bl	4037a0 <printf@plt>
  426790:	ldr	x7, [sp, #104]
  426794:	sub	x1, x23, x7
  426798:	mov	x0, x7
  42679c:	bl	403020 <strnlen@plt>
  4267a0:	mov	x5, x0
  4267a4:	ldr	x7, [sp, #104]
  4267a8:	add	x21, x0, #0x1
  4267ac:	mov	x3, x28
  4267b0:	mov	x2, x20
  4267b4:	add	x21, x7, x21
  4267b8:	mov	x1, x23
  4267bc:	mov	x0, x21
  4267c0:	stp	x7, x5, [sp, #136]
  4267c4:	bl	40e9f8 <ferror@plt+0xb158>
  4267c8:	ldr	w2, [sp, #204]
  4267cc:	mov	x1, x0
  4267d0:	ldr	w0, [sp, #216]
  4267d4:	add	x21, x21, x2
  4267d8:	str	x1, [sp, #104]
  4267dc:	bl	40dfd0 <ferror@plt+0xa730>
  4267e0:	ldr	x1, [sp, #104]
  4267e4:	mov	x0, x1
  4267e8:	bl	40eae8 <ferror@plt+0xb248>
  4267ec:	mov	x1, x0
  4267f0:	adrp	x4, 44d000 <warn@@Base+0xb9e8>
  4267f4:	add	x4, x4, #0x748
  4267f8:	mov	x0, x4
  4267fc:	bl	4037a0 <printf@plt>
  426800:	mov	x3, x28
  426804:	mov	x2, x20
  426808:	mov	x1, x23
  42680c:	mov	x0, x21
  426810:	bl	40e9f8 <ferror@plt+0xb158>
  426814:	mov	x1, x0
  426818:	ldr	w2, [sp, #204]
  42681c:	ldr	w0, [sp, #216]
  426820:	add	x21, x21, x2
  426824:	str	x1, [sp, #104]
  426828:	bl	40dfd0 <ferror@plt+0xa730>
  42682c:	ldr	x1, [sp, #104]
  426830:	mov	x0, x1
  426834:	bl	40eae8 <ferror@plt+0xb248>
  426838:	mov	x1, x0
  42683c:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  426840:	add	x4, x0, #0x748
  426844:	mov	x0, x4
  426848:	bl	4037a0 <printf@plt>
  42684c:	mov	x2, x20
  426850:	mov	x3, x28
  426854:	mov	x1, x23
  426858:	mov	x0, x21
  42685c:	bl	40e9f8 <ferror@plt+0xb158>
  426860:	mov	x20, x0
  426864:	ldr	w1, [sp, #204]
  426868:	ldr	w0, [sp, #216]
  42686c:	add	x21, x21, x1
  426870:	bl	40dfd0 <ferror@plt+0xa730>
  426874:	mov	x0, x20
  426878:	bl	40eae8 <ferror@plt+0xb248>
  42687c:	mov	x1, x0
  426880:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  426884:	add	x4, x0, #0x748
  426888:	mov	x0, x4
  42688c:	bl	4037a0 <printf@plt>
  426890:	ldp	x7, x5, [sp, #136]
  426894:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  426898:	add	x0, x0, #0x910
  42689c:	mov	w1, w5
  4268a0:	mov	x2, x7
  4268a4:	bl	4037a0 <printf@plt>
  4268a8:	sub	x0, x21, x27
  4268ac:	cmp	x0, x22
  4268b0:	ccmp	x23, x21, #0x4, eq  // eq = none
  4268b4:	b.ne	426650 <ferror@plt+0x22db0>  // b.any
  4268b8:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4268bc:	add	x1, x1, #0x918
  4268c0:	mov	w2, #0x5                   	// #5
  4268c4:	mov	x0, #0x0                   	// #0
  4268c8:	add	x27, x27, x22
  4268cc:	bl	403700 <dcgettext@plt>
  4268d0:	bl	441618 <warn@@Base>
  4268d4:	b	424f6c <ferror@plt+0x216cc>
  4268d8:	cmp	w28, #0x18
  4268dc:	b.eq	426da0 <ferror@plt+0x23500>  // b.none
  4268e0:	b.ls	426a38 <ferror@plt+0x23198>  // b.plast
  4268e4:	cmp	w28, #0x20
  4268e8:	b.eq	426e6c <ferror@plt+0x235cc>  // b.none
  4268ec:	cmp	w28, #0x80
  4268f0:	b.ne	426a1c <ferror@plt+0x2317c>  // b.any
  4268f4:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  4268f8:	add	x0, x0, #0xa88
  4268fc:	str	x7, [sp, #104]
  426900:	bl	403450 <puts@plt>
  426904:	ldr	x7, [sp, #104]
  426908:	add	x21, x21, x20
  42690c:	cmp	x7, x21
  426910:	b.cs	426650 <ferror@plt+0x22db0>  // b.hs, b.nlast
  426914:	add	x28, sp, #0xd8
  426918:	add	x20, sp, #0xcc
  42691c:	adrp	x0, 448000 <warn@@Base+0x69e8>
  426920:	add	x0, x0, #0xa98
  426924:	str	x0, [sp, #144]
  426928:	mov	x3, x28
  42692c:	mov	x1, x21
  426930:	mov	x0, x7
  426934:	mov	x2, x20
  426938:	str	x7, [sp, #104]
  42693c:	bl	40e9f8 <ferror@plt+0xb158>
  426940:	ldr	x7, [sp, #104]
  426944:	mov	x3, x0
  426948:	ldr	w1, [sp, #204]
  42694c:	tst	x0, #0xffffffff00000000
  426950:	str	w3, [sp, #136]
  426954:	ldr	w0, [sp, #216]
  426958:	add	x7, x7, x1
  42695c:	b.eq	426b58 <ferror@plt+0x232b8>  // b.none
  426960:	orr	w1, w0, #0x2
  426964:	str	w1, [sp, #216]
  426968:	tbz	w0, #0, 426b60 <ferror@plt+0x232c0>
  42696c:	ldr	x1, [sp, #144]
  426970:	mov	w2, #0x5                   	// #5
  426974:	mov	x0, #0x0                   	// #0
  426978:	str	x3, [sp, #104]
  42697c:	str	x7, [sp, #152]
  426980:	bl	403700 <dcgettext@plt>
  426984:	bl	441040 <error@@Base>
  426988:	ldr	x3, [sp, #104]
  42698c:	ldr	x7, [sp, #152]
  426990:	cmp	w3, #0x2
  426994:	b.eq	426c94 <ferror@plt+0x233f4>  // b.none
  426998:	cmp	w3, #0x3
  42699c:	b.eq	426b88 <ferror@plt+0x232e8>  // b.none
  4269a0:	cmp	w3, #0x1
  4269a4:	b.eq	426cec <ferror@plt+0x2344c>  // b.none
  4269a8:	mov	w2, #0x5                   	// #5
  4269ac:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4269b0:	mov	x0, #0x0                   	// #0
  4269b4:	add	x1, x1, #0xb38
  4269b8:	bl	403700 <dcgettext@plt>
  4269bc:	add	x27, x27, x22
  4269c0:	ldr	w1, [sp, #136]
  4269c4:	bl	4037a0 <printf@plt>
  4269c8:	b	424f6c <ferror@plt+0x216cc>
  4269cc:	cmp	w28, #0x1
  4269d0:	b.ne	427020 <ferror@plt+0x23780>  // b.any
  4269d4:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4269d8:	add	x1, x1, #0x880
  4269dc:	mov	w2, #0x5                   	// #5
  4269e0:	mov	x0, #0x0                   	// #0
  4269e4:	bl	403700 <dcgettext@plt>
  4269e8:	add	x27, x27, x22
  4269ec:	bl	4037a0 <printf@plt>
  4269f0:	str	xzr, [x19, #2944]
  4269f4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  4269f8:	add	x0, x19, #0xb80
  4269fc:	str	wzr, [x19, #2972]
  426a00:	ldr	q0, [x1, #1568]
  426a04:	strh	wzr, [x19, #2976]
  426a08:	ldr	w1, [sp, #104]
  426a0c:	str	w1, [x19, #2968]
  426a10:	stur	q0, [x0, #8]
  426a14:	str	wzr, [x19, #2980]
  426a18:	b	424f6c <ferror@plt+0x216cc>
  426a1c:	cmp	w28, #0x19
  426a20:	b.ne	426d04 <ferror@plt+0x23464>  // b.any
  426a24:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  426a28:	add	x27, x27, x22
  426a2c:	add	x0, x0, #0xa48
  426a30:	bl	403450 <puts@plt>
  426a34:	b	424f6c <ferror@plt+0x216cc>
  426a38:	cmp	w28, #0x16
  426a3c:	b.eq	426e80 <ferror@plt+0x235e0>  // b.none
  426a40:	cmp	w28, #0x17
  426a44:	b.ne	426a5c <ferror@plt+0x231bc>  // b.any
  426a48:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  426a4c:	add	x27, x27, x22
  426a50:	add	x0, x0, #0xa08
  426a54:	bl	403450 <puts@plt>
  426a58:	b	424f6c <ferror@plt+0x216cc>
  426a5c:	cmp	w28, #0x15
  426a60:	b.ne	427020 <ferror@plt+0x23780>  // b.any
  426a64:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  426a68:	add	x27, x27, x22
  426a6c:	add	x0, x0, #0x9d0
  426a70:	bl	403450 <puts@plt>
  426a74:	b	424f6c <ferror@plt+0x216cc>
  426a78:	adrp	x1, 471000 <_sch_istable+0x1478>
  426a7c:	mov	x27, x20
  426a80:	mov	x20, x27
  426a84:	mov	w0, #0xa                   	// #10
  426a88:	ldr	x1, [x1, #3800]
  426a8c:	bl	4030b0 <putc@plt>
  426a90:	b	42518c <ferror@plt+0x218ec>
  426a94:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  426a98:	add	x1, x1, #0x758
  426a9c:	mov	w2, #0x5                   	// #5
  426aa0:	mov	x20, x23
  426aa4:	mov	x0, #0x0                   	// #0
  426aa8:	bl	403700 <dcgettext@plt>
  426aac:	bl	441618 <warn@@Base>
  426ab0:	b	425ab0 <ferror@plt+0x22210>
  426ab4:	ldr	x1, [sp, #120]
  426ab8:	mov	w2, #0x5                   	// #5
  426abc:	mov	x0, #0x0                   	// #0
  426ac0:	bl	403700 <dcgettext@plt>
  426ac4:	bl	441040 <error@@Base>
  426ac8:	b	425020 <ferror@plt+0x21780>
  426acc:	ldr	x1, [sp, #120]
  426ad0:	mov	w2, #0x5                   	// #5
  426ad4:	mov	x0, #0x0                   	// #0
  426ad8:	bl	403700 <dcgettext@plt>
  426adc:	bl	441040 <error@@Base>
  426ae0:	b	425664 <ferror@plt+0x21dc4>
  426ae4:	ldr	x1, [sp, #120]
  426ae8:	mov	w2, #0x5                   	// #5
  426aec:	mov	x0, #0x0                   	// #0
  426af0:	bl	403700 <dcgettext@plt>
  426af4:	bl	441040 <error@@Base>
  426af8:	b	425318 <ferror@plt+0x21a78>
  426afc:	ldr	x1, [sp, #120]
  426b00:	mov	w2, #0x5                   	// #5
  426b04:	mov	x0, #0x0                   	// #0
  426b08:	bl	403700 <dcgettext@plt>
  426b0c:	bl	441040 <error@@Base>
  426b10:	b	4253fc <ferror@plt+0x21b5c>
  426b14:	ldr	x1, [sp, #120]
  426b18:	mov	w2, #0x5                   	// #5
  426b1c:	mov	x0, #0x0                   	// #0
  426b20:	bl	403700 <dcgettext@plt>
  426b24:	bl	441040 <error@@Base>
  426b28:	b	42526c <ferror@plt+0x219cc>
  426b2c:	mov	w19, #0x1                   	// #1
  426b30:	ldp	x21, x22, [sp, #32]
  426b34:	ldp	x27, x28, [sp, #80]
  426b38:	b	4251b8 <ferror@plt+0x21918>
  426b3c:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  426b40:	add	x1, x1, #0x698
  426b44:	mov	w2, #0x5                   	// #5
  426b48:	mov	x0, #0x0                   	// #0
  426b4c:	bl	403700 <dcgettext@plt>
  426b50:	bl	441618 <warn@@Base>
  426b54:	b	4266e4 <ferror@plt+0x22e44>
  426b58:	tbnz	w0, #0, 42696c <ferror@plt+0x230cc>
  426b5c:	tbz	w0, #1, 426990 <ferror@plt+0x230f0>
  426b60:	ldr	x1, [sp, #120]
  426b64:	mov	w2, #0x5                   	// #5
  426b68:	mov	x0, #0x0                   	// #0
  426b6c:	str	x3, [sp, #104]
  426b70:	str	x7, [sp, #152]
  426b74:	bl	403700 <dcgettext@plt>
  426b78:	bl	441040 <error@@Base>
  426b7c:	ldr	x3, [sp, #104]
  426b80:	ldr	x7, [sp, #152]
  426b84:	b	426990 <ferror@plt+0x230f0>
  426b88:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  426b8c:	add	x0, x0, #0xb00
  426b90:	str	x7, [sp, #104]
  426b94:	bl	4037a0 <printf@plt>
  426b98:	ldr	x7, [sp, #104]
  426b9c:	mov	x3, x28
  426ba0:	mov	x2, x20
  426ba4:	mov	x1, x21
  426ba8:	mov	x0, x7
  426bac:	bl	40e9f8 <ferror@plt+0xb158>
  426bb0:	mov	x3, x0
  426bb4:	ldr	x7, [sp, #104]
  426bb8:	ldr	w2, [sp, #204]
  426bbc:	ldr	w1, [sp, #216]
  426bc0:	add	x0, x7, x2
  426bc4:	str	x0, [sp, #104]
  426bc8:	tbnz	w1, #0, 426f58 <ferror@plt+0x236b8>
  426bcc:	tbnz	w1, #1, 426f90 <ferror@plt+0x236f0>
  426bd0:	mov	x0, x3
  426bd4:	bl	40eae8 <ferror@plt+0xb248>
  426bd8:	adrp	x2, 44d000 <warn@@Base+0xb9e8>
  426bdc:	mov	x1, x0
  426be0:	add	x0, x2, #0xb20
  426be4:	bl	4037a0 <printf@plt>
  426be8:	ldr	x12, [sp, #104]
  426bec:	mov	x3, x28
  426bf0:	mov	x2, x20
  426bf4:	mov	x1, x21
  426bf8:	mov	x0, x12
  426bfc:	bl	40e9f8 <ferror@plt+0xb158>
  426c00:	mov	x3, x0
  426c04:	ldr	w2, [sp, #204]
  426c08:	ldr	w1, [sp, #216]
  426c0c:	add	x0, x12, x2
  426c10:	str	x0, [sp, #104]
  426c14:	tbnz	w1, #0, 426f38 <ferror@plt+0x23698>
  426c18:	tbnz	w1, #1, 426f84 <ferror@plt+0x236e4>
  426c1c:	mov	x0, x3
  426c20:	bl	40eae8 <ferror@plt+0xb248>
  426c24:	adrp	x2, 44d000 <warn@@Base+0xb9e8>
  426c28:	mov	x1, x0
  426c2c:	add	x0, x2, #0xb28
  426c30:	bl	4037a0 <printf@plt>
  426c34:	ldr	x12, [sp, #104]
  426c38:	mov	x3, x28
  426c3c:	mov	x1, x21
  426c40:	mov	x2, x20
  426c44:	mov	x0, x12
  426c48:	bl	40e9f8 <ferror@plt+0xb158>
  426c4c:	mov	x3, x0
  426c50:	ldr	w1, [sp, #216]
  426c54:	ldr	w7, [sp, #204]
  426c58:	add	x7, x12, x7
  426c5c:	tbnz	w1, #0, 426f10 <ferror@plt+0x23670>
  426c60:	tbnz	w1, #1, 426fc4 <ferror@plt+0x23724>
  426c64:	mov	x0, x3
  426c68:	str	x7, [sp, #104]
  426c6c:	bl	40eae8 <ferror@plt+0xb248>
  426c70:	mov	x1, x0
  426c74:	adrp	x2, 44d000 <warn@@Base+0xb9e8>
  426c78:	add	x0, x2, #0xb30
  426c7c:	bl	4037a0 <printf@plt>
  426c80:	ldr	x7, [sp, #104]
  426c84:	cmp	x21, x7
  426c88:	b.hi	426928 <ferror@plt+0x23088>  // b.pmore
  426c8c:	add	x27, x27, x22
  426c90:	b	424f6c <ferror@plt+0x216cc>
  426c94:	mov	x3, x28
  426c98:	mov	x1, x21
  426c9c:	mov	x0, x7
  426ca0:	mov	x2, x20
  426ca4:	str	x7, [sp, #104]
  426ca8:	bl	40e9f8 <ferror@plt+0xb158>
  426cac:	ldr	w1, [sp, #216]
  426cb0:	mov	x3, x0
  426cb4:	ldr	x7, [sp, #104]
  426cb8:	ldr	w0, [sp, #204]
  426cbc:	add	x7, x7, x0
  426cc0:	tbnz	w1, #0, 426ee8 <ferror@plt+0x23648>
  426cc4:	tbnz	w1, #1, 426f9c <ferror@plt+0x236fc>
  426cc8:	mov	x0, x3
  426ccc:	str	x7, [sp, #104]
  426cd0:	bl	40eae8 <ferror@plt+0xb248>
  426cd4:	mov	x1, x0
  426cd8:	adrp	x2, 44d000 <warn@@Base+0xb9e8>
  426cdc:	add	x0, x2, #0xad0
  426ce0:	bl	4037a0 <printf@plt>
  426ce4:	ldr	x7, [sp, #104]
  426ce8:	b	426c84 <ferror@plt+0x233e4>
  426cec:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  426cf0:	add	x0, x0, #0xab0
  426cf4:	str	x7, [sp, #104]
  426cf8:	bl	403450 <puts@plt>
  426cfc:	ldr	x7, [sp, #104]
  426d00:	b	426c84 <ferror@plt+0x233e4>
  426d04:	str	w20, [sp, #136]
  426d08:	sub	w20, w20, #0x1
  426d0c:	tbnz	w28, #7, 426fec <ferror@plt+0x2374c>
  426d10:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  426d14:	add	x1, x1, #0xb70
  426d18:	str	x7, [sp, #104]
  426d1c:	mov	w2, #0x5                   	// #5
  426d20:	mov	x0, #0x0                   	// #0
  426d24:	bl	403700 <dcgettext@plt>
  426d28:	bl	4037a0 <printf@plt>
  426d2c:	ldr	x7, [sp, #104]
  426d30:	mov	w2, #0x5                   	// #5
  426d34:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  426d38:	mov	x0, #0x0                   	// #0
  426d3c:	add	x1, x1, #0xb80
  426d40:	str	x7, [sp, #104]
  426d44:	bl	403700 <dcgettext@plt>
  426d48:	mov	w1, w20
  426d4c:	bl	4037a0 <printf@plt>
  426d50:	ldr	x7, [sp, #104]
  426d54:	cbz	w20, 426d8c <ferror@plt+0x234ec>
  426d58:	ldr	w0, [sp, #136]
  426d5c:	sub	w20, w0, #0x2
  426d60:	adrp	x0, 449000 <warn@@Base+0x79e8>
  426d64:	add	x20, x20, #0x2
  426d68:	add	x28, x0, #0x2f0
  426d6c:	add	x20, x21, x20
  426d70:	ldrb	w1, [x7], #1
  426d74:	mov	x0, x28
  426d78:	str	x7, [sp, #104]
  426d7c:	bl	4037a0 <printf@plt>
  426d80:	ldr	x7, [sp, #104]
  426d84:	cmp	x7, x20
  426d88:	b.ne	426d70 <ferror@plt+0x234d0>  // b.any
  426d8c:	adrp	x0, 449000 <warn@@Base+0x79e8>
  426d90:	add	x27, x27, x22
  426d94:	add	x0, x0, #0xdf8
  426d98:	bl	403450 <puts@plt>
  426d9c:	b	424f6c <ferror@plt+0x216cc>
  426da0:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  426da4:	add	x27, x27, x22
  426da8:	add	x0, x0, #0xa28
  426dac:	bl	403450 <puts@plt>
  426db0:	b	424f6c <ferror@plt+0x216cc>
  426db4:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  426db8:	add	x27, x27, x22
  426dbc:	add	x0, x0, #0x980
  426dc0:	bl	403450 <puts@plt>
  426dc4:	b	424f6c <ferror@plt+0x216cc>
  426dc8:	sub	x21, x20, #0x1
  426dcc:	cmp	x21, #0x8
  426dd0:	b.hi	426ffc <ferror@plt+0x2375c>  // b.pmore
  426dd4:	sub	w1, w20, #0x1
  426dd8:	add	x0, x7, w1, uxtw
  426ddc:	cmp	x23, x0
  426de0:	b.hi	426df4 <ferror@plt+0x23554>  // b.pmore
  426de4:	cmp	x23, x7
  426de8:	mov	x20, #0x0                   	// #0
  426dec:	b.ls	426e18 <ferror@plt+0x23578>  // b.plast
  426df0:	sub	w1, w23, w7
  426df4:	sub	w0, w1, #0x1
  426df8:	mov	x20, #0x0                   	// #0
  426dfc:	cmp	w0, #0x7
  426e00:	b.hi	426e18 <ferror@plt+0x23578>  // b.pmore
  426e04:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  426e08:	mov	x0, x7
  426e0c:	ldr	x2, [x2, #752]
  426e10:	blr	x2
  426e14:	mov	x20, x0
  426e18:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  426e1c:	add	x1, x1, #0x8d0
  426e20:	mov	w2, #0x5                   	// #5
  426e24:	mov	x0, #0x0                   	// #0
  426e28:	bl	403700 <dcgettext@plt>
  426e2c:	mov	x21, x0
  426e30:	mov	x0, x20
  426e34:	bl	40f118 <ferror@plt+0xb878>
  426e38:	add	x27, x27, x22
  426e3c:	mov	x1, x0
  426e40:	mov	x0, x21
  426e44:	bl	4037a0 <printf@plt>
  426e48:	str	x20, [x19, #2944]
  426e4c:	str	wzr, [x19, #2952]
  426e50:	strb	wzr, [x19, #2976]
  426e54:	b	424f6c <ferror@plt+0x216cc>
  426e58:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  426e5c:	add	x27, x27, x22
  426e60:	add	x0, x0, #0x9b0
  426e64:	bl	403450 <puts@plt>
  426e68:	b	424f6c <ferror@plt+0x216cc>
  426e6c:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  426e70:	add	x27, x27, x22
  426e74:	add	x0, x0, #0xa70
  426e78:	bl	403450 <puts@plt>
  426e7c:	b	424f6c <ferror@plt+0x216cc>
  426e80:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  426e84:	add	x27, x27, x22
  426e88:	add	x0, x0, #0x9f0
  426e8c:	bl	403450 <puts@plt>
  426e90:	b	424f6c <ferror@plt+0x216cc>
  426e94:	mov	x0, x7
  426e98:	add	x3, sp, #0xd8
  426e9c:	add	x2, sp, #0xcc
  426ea0:	mov	x1, x23
  426ea4:	bl	40e9f8 <ferror@plt+0xb158>
  426ea8:	mov	x21, x0
  426eac:	ldr	w0, [sp, #216]
  426eb0:	add	x27, x27, x22
  426eb4:	bl	40dfd0 <ferror@plt+0xa730>
  426eb8:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  426ebc:	add	x1, x1, #0x940
  426ec0:	mov	w2, #0x5                   	// #5
  426ec4:	mov	x0, #0x0                   	// #0
  426ec8:	bl	403700 <dcgettext@plt>
  426ecc:	mov	x20, x0
  426ed0:	mov	x0, x21
  426ed4:	bl	40eae8 <ferror@plt+0xb248>
  426ed8:	mov	x1, x0
  426edc:	mov	x0, x20
  426ee0:	bl	4037a0 <printf@plt>
  426ee4:	b	424f6c <ferror@plt+0x216cc>
  426ee8:	ldr	x1, [sp, #144]
  426eec:	mov	w2, #0x5                   	// #5
  426ef0:	mov	x0, #0x0                   	// #0
  426ef4:	str	x3, [sp, #104]
  426ef8:	str	x7, [sp, #136]
  426efc:	bl	403700 <dcgettext@plt>
  426f00:	bl	441040 <error@@Base>
  426f04:	ldr	x3, [sp, #104]
  426f08:	ldr	x7, [sp, #136]
  426f0c:	b	426cc8 <ferror@plt+0x23428>
  426f10:	ldr	x1, [sp, #144]
  426f14:	mov	w2, #0x5                   	// #5
  426f18:	mov	x0, #0x0                   	// #0
  426f1c:	str	x3, [sp, #104]
  426f20:	str	x7, [sp, #136]
  426f24:	bl	403700 <dcgettext@plt>
  426f28:	bl	441040 <error@@Base>
  426f2c:	ldr	x3, [sp, #104]
  426f30:	ldr	x7, [sp, #136]
  426f34:	b	426c64 <ferror@plt+0x233c4>
  426f38:	ldr	x1, [sp, #144]
  426f3c:	str	x3, [sp, #136]
  426f40:	mov	w2, #0x5                   	// #5
  426f44:	mov	x0, #0x0                   	// #0
  426f48:	bl	403700 <dcgettext@plt>
  426f4c:	bl	441040 <error@@Base>
  426f50:	ldr	x3, [sp, #136]
  426f54:	b	426c1c <ferror@plt+0x2337c>
  426f58:	ldr	x1, [sp, #144]
  426f5c:	str	x3, [sp, #136]
  426f60:	mov	w2, #0x5                   	// #5
  426f64:	mov	x0, #0x0                   	// #0
  426f68:	bl	403700 <dcgettext@plt>
  426f6c:	bl	441040 <error@@Base>
  426f70:	ldr	x3, [sp, #136]
  426f74:	b	426bd0 <ferror@plt+0x23330>
  426f78:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  426f7c:	ldr	w0, [x0, #700]
  426f80:	b	424bbc <ferror@plt+0x2131c>
  426f84:	str	x3, [sp, #136]
  426f88:	ldr	x1, [sp, #120]
  426f8c:	b	426f40 <ferror@plt+0x236a0>
  426f90:	str	x3, [sp, #136]
  426f94:	ldr	x1, [sp, #120]
  426f98:	b	426f60 <ferror@plt+0x236c0>
  426f9c:	ldr	x1, [sp, #120]
  426fa0:	mov	w2, #0x5                   	// #5
  426fa4:	mov	x0, #0x0                   	// #0
  426fa8:	str	x3, [sp, #104]
  426fac:	str	x7, [sp, #136]
  426fb0:	bl	403700 <dcgettext@plt>
  426fb4:	bl	441040 <error@@Base>
  426fb8:	ldr	x3, [sp, #104]
  426fbc:	ldr	x7, [sp, #136]
  426fc0:	b	426cc8 <ferror@plt+0x23428>
  426fc4:	ldr	x1, [sp, #120]
  426fc8:	mov	w2, #0x5                   	// #5
  426fcc:	mov	x0, #0x0                   	// #0
  426fd0:	str	x3, [sp, #104]
  426fd4:	str	x7, [sp, #136]
  426fd8:	bl	403700 <dcgettext@plt>
  426fdc:	bl	441040 <error@@Base>
  426fe0:	ldr	x3, [sp, #104]
  426fe4:	ldr	x7, [sp, #136]
  426fe8:	b	426c64 <ferror@plt+0x233c4>
  426fec:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  426ff0:	add	x1, x1, #0xb60
  426ff4:	str	x7, [sp, #104]
  426ff8:	b	426d1c <ferror@plt+0x2347c>
  426ffc:	mov	w2, #0x5                   	// #5
  427000:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  427004:	mov	x0, #0x0                   	// #0
  427008:	add	x1, x1, #0x898
  42700c:	bl	403700 <dcgettext@plt>
  427010:	mov	x20, #0x0                   	// #0
  427014:	mov	x1, x21
  427018:	bl	441618 <warn@@Base>
  42701c:	b	426e18 <ferror@plt+0x23578>
  427020:	str	w20, [sp, #136]
  427024:	sub	w20, w20, #0x1
  427028:	b	426d10 <ferror@plt+0x23470>
  42702c:	nop
  427030:	stp	x29, x30, [sp, #-288]!
  427034:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  427038:	add	x1, x1, #0xd30
  42703c:	mov	x29, sp
  427040:	stp	x19, x20, [sp, #16]
  427044:	mov	x19, x0
  427048:	str	x0, [sp, #168]
  42704c:	ldr	x2, [x0, #32]
  427050:	stp	x25, x26, [sp, #64]
  427054:	ldr	x7, [x0, #48]
  427058:	str	x2, [sp, #128]
  42705c:	ldr	x0, [x0, #16]
  427060:	add	x25, x2, x7
  427064:	str	x2, [sp, #224]
  427068:	bl	4034a0 <strcmp@plt>
  42706c:	str	w0, [sp, #192]
  427070:	mov	w2, #0x5                   	// #5
  427074:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  427078:	mov	x0, #0x0                   	// #0
  42707c:	add	x1, x1, #0xd40
  427080:	str	wzr, [sp, #212]
  427084:	bl	403700 <dcgettext@plt>
  427088:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  42708c:	add	x1, x19, #0x18
  427090:	str	x0, [sp, #144]
  427094:	add	x0, x19, #0x10
  427098:	ldr	w2, [x2, #692]
  42709c:	str	w2, [sp, #140]
  4270a0:	bl	40e8e8 <ferror@plt+0xb048>
  4270a4:	ldr	x20, [sp, #224]
  4270a8:	cmp	x25, x20
  4270ac:	b.ls	42bc9c <ferror@plt+0x283fc>  // b.plast
  4270b0:	mov	x26, x25
  4270b4:	adrp	x0, 450000 <warn@@Base+0xe9e8>
  4270b8:	add	x0, x0, #0x4b8
  4270bc:	stp	x21, x22, [sp, #32]
  4270c0:	stp	x23, x24, [sp, #48]
  4270c4:	stp	x27, x28, [sp, #80]
  4270c8:	str	x0, [sp, #96]
  4270cc:	stp	xzr, xzr, [sp, #152]
  4270d0:	str	xzr, [sp, #176]
  4270d4:	nop
  4270d8:	mov	w0, #0x1                   	// #1
  4270dc:	str	w0, [sp, #216]
  4270e0:	stp	xzr, xzr, [sp, #240]
  4270e4:	add	x0, x20, #0x4
  4270e8:	cmp	x26, x0
  4270ec:	b.hi	427208 <ferror@plt+0x23968>  // b.pmore
  4270f0:	sub	x1, x26, x20
  4270f4:	sub	w0, w1, #0x1
  4270f8:	cmp	w0, #0x7
  4270fc:	b.ls	42720c <ferror@plt+0x2396c>  // b.plast
  427100:	ldr	x0, [sp, #224]
  427104:	add	x0, x0, #0x4
  427108:	str	x0, [sp, #224]
  42710c:	ldr	x0, [sp, #128]
  427110:	sub	x1, x20, x0
  427114:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  427118:	add	x0, x0, #0xd50
  42711c:	bl	4037a0 <printf@plt>
  427120:	ldr	x20, [sp, #224]
  427124:	cmp	x26, x20
  427128:	b.hi	427140 <ferror@plt+0x238a0>  // b.pmore
  42712c:	b	427150 <ferror@plt+0x238b0>
  427130:	add	x20, x20, #0x1
  427134:	str	x20, [sp, #224]
  427138:	cmp	x20, x26
  42713c:	b.eq	427148 <ferror@plt+0x238a8>  // b.none
  427140:	ldrb	w0, [x20]
  427144:	cbz	w0, 427130 <ferror@plt+0x23890>
  427148:	cmp	x26, x20
  42714c:	b.hi	4270d8 <ferror@plt+0x23838>  // b.pmore
  427150:	mov	w0, #0xa                   	// #10
  427154:	bl	403800 <putchar@plt>
  427158:	ldr	x0, [sp, #152]
  42715c:	mov	x19, x0
  427160:	cbz	x0, 427188 <ferror@plt+0x238e8>
  427164:	mov	x20, x19
  427168:	ldr	x19, [x19]
  42716c:	ldr	x0, [x20, #24]
  427170:	bl	403510 <free@plt>
  427174:	ldr	x0, [x20, #32]
  427178:	bl	403510 <free@plt>
  42717c:	mov	x0, x20
  427180:	bl	403510 <free@plt>
  427184:	cbnz	x19, 427164 <ferror@plt+0x238c4>
  427188:	ldr	x0, [sp, #160]
  42718c:	mov	x19, x0
  427190:	cbz	x0, 4271b8 <ferror@plt+0x23918>
  427194:	mov	x20, x19
  427198:	ldr	x19, [x19]
  42719c:	ldr	x0, [x20, #24]
  4271a0:	bl	403510 <free@plt>
  4271a4:	ldr	x0, [x20, #32]
  4271a8:	bl	403510 <free@plt>
  4271ac:	mov	x0, x20
  4271b0:	bl	403510 <free@plt>
  4271b4:	cbnz	x19, 427194 <ferror@plt+0x238f4>
  4271b8:	ldr	x0, [sp, #176]
  4271bc:	cbz	x0, 4271e8 <ferror@plt+0x23948>
  4271c0:	mov	x19, x0
  4271c4:	mov	x20, x19
  4271c8:	ldr	x19, [x19]
  4271cc:	ldr	x0, [x20, #24]
  4271d0:	bl	403510 <free@plt>
  4271d4:	ldr	x0, [x20, #32]
  4271d8:	bl	403510 <free@plt>
  4271dc:	mov	x0, x20
  4271e0:	bl	403510 <free@plt>
  4271e4:	cbnz	x19, 4271c4 <ferror@plt+0x23924>
  4271e8:	ldp	x21, x22, [sp, #32]
  4271ec:	ldp	x23, x24, [sp, #48]
  4271f0:	ldp	x27, x28, [sp, #80]
  4271f4:	mov	w0, #0x1                   	// #1
  4271f8:	ldp	x19, x20, [sp, #16]
  4271fc:	ldp	x25, x26, [sp, #64]
  427200:	ldp	x29, x30, [sp], #288
  427204:	ret
  427208:	mov	w1, #0x4                   	// #4
  42720c:	adrp	x23, 475000 <_bfd_std_section+0x3120>
  427210:	mov	x0, x20
  427214:	ldr	x2, [x23, #752]
  427218:	blr	x2
  42721c:	mov	x21, x0
  427220:	ldr	x1, [sp, #224]
  427224:	add	x0, x1, #0x4
  427228:	str	x0, [sp, #224]
  42722c:	cbz	x21, 42710c <ferror@plt+0x2386c>
  427230:	mov	x2, #0xffffffff            	// #4294967295
  427234:	cmp	x21, x2
  427238:	b.eq	42a2c0 <ferror@plt+0x26a20>  // b.none
  42723c:	mov	x28, #0x4                   	// #4
  427240:	add	x19, x21, x28
  427244:	add	x19, x20, x19
  427248:	mov	w22, w28
  42724c:	cmp	x26, x19
  427250:	mov	w24, #0x4                   	// #4
  427254:	ccmp	x19, x0, #0x0, cs  // cs = hs, nlast
  427258:	mov	x25, #0x8                   	// #8
  42725c:	mov	w27, #0x1                   	// #1
  427260:	b.cc	42a318 <ferror@plt+0x26a78>  // b.lo, b.ul, b.last
  427264:	add	x1, x0, x28
  427268:	cmp	x1, x26
  42726c:	b.cc	429f94 <ferror@plt+0x266f4>  // b.lo, b.ul, b.last
  427270:	cmp	x0, x26
  427274:	b.cs	427288 <ferror@plt+0x239e8>  // b.hs, b.nlast
  427278:	sub	x24, x26, x0
  42727c:	sub	w2, w24, #0x1
  427280:	cmp	w2, #0x7
  427284:	b.ls	429f94 <ferror@plt+0x266f4>  // b.plast
  427288:	ldr	w0, [sp, #192]
  42728c:	str	x1, [sp, #224]
  427290:	cbnz	w0, 42729c <ferror@plt+0x239fc>
  427294:	str	x26, [sp, #224]
  427298:	b	427150 <ferror@plt+0x238b0>
  42729c:	mov	x24, #0x0                   	// #0
  4272a0:	ldr	x0, [sp, #128]
  4272a4:	add	x27, x0, x24
  4272a8:	cmp	x20, x27
  4272ac:	b.cc	42a168 <ferror@plt+0x268c8>  // b.lo, b.ul, b.last
  4272b0:	ldr	x0, [sp, #160]
  4272b4:	str	x0, [sp, #232]
  4272b8:	cbz	x0, 42a498 <ferror@plt+0x26bf8>
  4272bc:	mov	w2, #0x0                   	// #0
  4272c0:	b	4272d0 <ferror@plt+0x23a30>
  4272c4:	ldr	x0, [x0]
  4272c8:	mov	w2, #0x1                   	// #1
  4272cc:	cbz	x0, 42a684 <ferror@plt+0x26de4>
  4272d0:	ldr	x1, [x0, #8]
  4272d4:	cmp	x1, x27
  4272d8:	b.ne	4272c4 <ferror@plt+0x23a24>  // b.any
  4272dc:	cbz	w2, 428044 <ferror@plt+0x247a4>
  4272e0:	str	x0, [sp, #232]
  4272e4:	ldr	w28, [sp, #140]
  4272e8:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  4272ec:	add	x1, x1, #0x2b4
  4272f0:	str	x1, [sp, #120]
  4272f4:	adrp	x22, 472000 <_bfd_std_section+0x120>
  4272f8:	add	x22, x22, #0x4f0
  4272fc:	add	x1, x22, #0x118
  427300:	stp	xzr, xzr, [x1]
  427304:	stp	xzr, xzr, [x1, #16]
  427308:	stp	xzr, xzr, [x1, #32]
  42730c:	stp	xzr, xzr, [x1, #48]
  427310:	stp	xzr, xzr, [x1, #64]
  427314:	stp	xzr, xzr, [x1, #80]
  427318:	ldr	w1, [x0, #16]
  42731c:	str	w1, [x22, #296]
  427320:	add	x27, x22, #0x118
  427324:	ubfiz	x0, x1, #1, #32
  427328:	bl	4032a0 <xmalloc@plt>
  42732c:	str	x0, [x27, #24]
  427330:	ldr	w1, [x27, #16]
  427334:	lsl	x0, x1, #2
  427338:	bl	4032a0 <xmalloc@plt>
  42733c:	ldr	x1, [sp, #232]
  427340:	ldr	w2, [x27, #16]
  427344:	ldr	x1, [x1, #24]
  427348:	str	x0, [x27, #32]
  42734c:	ldr	x0, [x27, #24]
  427350:	lsl	x2, x2, #1
  427354:	bl	402f70 <memcpy@plt>
  427358:	ldr	x1, [sp, #232]
  42735c:	ldr	x0, [x27, #32]
  427360:	ldr	x1, [x1, #32]
  427364:	ldr	w2, [x27, #16]
  427368:	lsl	x2, x2, #2
  42736c:	bl	402f70 <memcpy@plt>
  427370:	ldr	x1, [sp, #232]
  427374:	ldr	w0, [sp, #212]
  427378:	cmp	w0, #0x0
  42737c:	ldrb	w3, [x1, #94]
  427380:	cset	w2, ne  // ne = any
  427384:	ldrb	w4, [x1, #95]
  427388:	sub	w0, w0, w2
  42738c:	ldr	x2, [x1, #40]
  427390:	strb	w3, [x27, #94]
  427394:	str	x2, [x27, #40]
  427398:	ldrb	w3, [x1, #94]
  42739c:	strb	w4, [x27, #95]
  4273a0:	ldr	x4, [sp, #120]
  4273a4:	ldr	w5, [x1, #48]
  4273a8:	ldr	x2, [x1, #80]
  4273ac:	str	w3, [x4]
  4273b0:	ldr	w4, [x1, #52]
  4273b4:	ldr	w3, [x1, #72]
  4273b8:	ldr	w1, [x1, #88]
  4273bc:	stp	w5, w4, [x27, #48]
  4273c0:	str	w3, [x27, #72]
  4273c4:	str	x2, [x27, #80]
  4273c8:	str	w1, [x27, #88]
  4273cc:	bl	40e7a8 <ferror@plt+0xaf08>
  4273d0:	tbnz	w0, #31, 42bbb4 <ferror@plt+0x28314>
  4273d4:	ldr	x1, [sp, #232]
  4273d8:	ldr	x0, [sp, #128]
  4273dc:	ldrb	w1, [x1, #92]
  4273e0:	strb	w1, [x27, #92]
  4273e4:	sub	x20, x20, x0
  4273e8:	ldrb	w0, [x27, #95]
  4273ec:	cbz	w1, 427410 <ferror@plt+0x23b70>
  4273f0:	and	w2, w1, #0x7
  4273f4:	sub	w2, w2, #0x2
  4273f8:	cmp	w2, #0x2
  4273fc:	b.hi	42a5c8 <ferror@plt+0x26d28>  // b.pmore
  427400:	adrp	x3, 450000 <warn@@Base+0xe9e8>
  427404:	add	x3, x3, #0x7f0
  427408:	add	x3, x3, #0xa00
  42740c:	ldr	w28, [x3, w2, uxtw #2]
  427410:	cbz	w0, 42a380 <ferror@plt+0x26ae0>
  427414:	cmp	w0, #0x8
  427418:	b.ls	42a394 <ferror@plt+0x26af4>  // b.plast
  42741c:	mov	w2, #0x5                   	// #5
  427420:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  427424:	mov	x0, #0x0                   	// #0
  427428:	add	x1, x1, #0xf30
  42742c:	bl	403700 <dcgettext@plt>
  427430:	add	x27, x22, #0x118
  427434:	ldrb	w1, [x22, #375]
  427438:	bl	441618 <warn@@Base>
  42743c:	mov	w0, #0x4                   	// #4
  427440:	strb	w0, [x27, #95]
  427444:	ldr	x0, [sp, #224]
  427448:	mov	x2, #0x4                   	// #4
  42744c:	mov	w1, w2
  427450:	add	x2, x0, x2
  427454:	cmp	x26, x2
  427458:	b.hi	42a3ac <ferror@plt+0x26b0c>  // b.pmore
  42745c:	cmp	x0, x26
  427460:	mov	x27, #0x0                   	// #0
  427464:	b.cs	427478 <ferror@plt+0x23bd8>  // b.hs, b.nlast
  427468:	sub	x1, x26, x0
  42746c:	sub	w2, w1, #0x1
  427470:	cmp	w2, #0x7
  427474:	b.ls	42a3ac <ferror@plt+0x26b0c>  // b.plast
  427478:	ldrb	w2, [x22, #375]
  42747c:	adrp	x6, 448000 <warn@@Base+0x69e8>
  427480:	ldrb	w1, [x22, #372]
  427484:	add	x3, x6, #0xfe0
  427488:	add	x0, x0, x2
  42748c:	str	x3, [sp, #112]
  427490:	str	x0, [sp, #224]
  427494:	ldr	x0, [sp, #168]
  427498:	mov	x4, x26
  42749c:	add	x3, x0, #0x28
  4274a0:	add	x2, x0, #0x20
  4274a4:	add	x0, sp, #0xe0
  4274a8:	bl	40e188 <ferror@plt+0xa8e8>
  4274ac:	str	x0, [x22, #336]
  4274b0:	cmp	w28, #0x8
  4274b4:	mov	w3, w28
  4274b8:	b.hi	42a3c0 <ferror@plt+0x26b20>  // b.pmore
  4274bc:	ldr	x0, [sp, #224]
  4274c0:	mov	w1, w28
  4274c4:	add	x2, x0, x3
  4274c8:	cmp	x26, x2
  4274cc:	b.hi	4274dc <ferror@plt+0x23c3c>  // b.pmore
  4274d0:	cmp	x26, x0
  4274d4:	b.ls	42a1c8 <ferror@plt+0x26928>  // b.plast
  4274d8:	sub	w1, w26, w0
  4274dc:	sub	w2, w1, #0x1
  4274e0:	cmp	w2, #0x7
  4274e4:	b.hi	42a1c8 <ferror@plt+0x26928>  // b.pmore
  4274e8:	ldr	x2, [x23, #752]
  4274ec:	str	x3, [sp, #104]
  4274f0:	blr	x2
  4274f4:	mov	x1, x0
  4274f8:	str	x1, [x22, #344]
  4274fc:	ldr	x1, [sp, #232]
  427500:	ldr	x3, [sp, #104]
  427504:	ldr	x0, [sp, #224]
  427508:	ldr	x1, [x1, #40]
  42750c:	add	x0, x0, x3
  427510:	str	x0, [sp, #224]
  427514:	ldrb	w1, [x1]
  427518:	cmp	w1, #0x7a
  42751c:	b.eq	42a1e8 <ferror@plt+0x26948>  // b.none
  427520:	ldr	w0, [x22, #376]
  427524:	add	x23, x22, #0x180
  427528:	ldrb	w5, [x22, #374]
  42752c:	add	w4, w0, #0x1
  427530:	and	w4, w4, #0xf
  427534:	str	w4, [x22, #376]
  427538:	sbfiz	x0, x0, #6, #32
  42753c:	add	x23, x23, x0
  427540:	cbnz	w5, 42a288 <ferror@plt+0x269e8>
  427544:	add	x0, sp, #0x100
  427548:	adrp	x2, 455000 <warn@@Base+0x139e8>
  42754c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  427550:	add	x2, x2, #0xd10
  427554:	add	x1, x1, #0xff0
  427558:	bl	4030a0 <sprintf@plt>
  42755c:	mov	x3, x21
  427560:	add	x2, sp, #0x100
  427564:	mov	x0, x23
  427568:	mov	x1, #0x40                  	// #64
  42756c:	bl	403160 <snprintf@plt>
  427570:	ldr	w0, [x22, #376]
  427574:	add	x21, x22, #0x180
  427578:	ldr	x2, [sp, #112]
  42757c:	add	w4, w0, #0x1
  427580:	and	w4, w4, #0xf
  427584:	sbfiz	x0, x0, #6, #32
  427588:	add	x21, x21, x0
  42758c:	mov	x3, x24
  427590:	mov	x1, #0x40                  	// #64
  427594:	mov	x0, x21
  427598:	str	w4, [x22, #376]
  42759c:	bl	403160 <snprintf@plt>
  4275a0:	ldr	x4, [sp, #232]
  4275a4:	add	x3, x21, x25
  4275a8:	ldr	x5, [sp, #128]
  4275ac:	mov	x2, x23
  4275b0:	ldr	x4, [x4, #8]
  4275b4:	mov	x1, x20
  4275b8:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  4275bc:	add	x0, x0, #0xf68
  4275c0:	sub	x4, x4, x5
  4275c4:	bl	4037a0 <printf@plt>
  4275c8:	ldrb	w0, [x22, #375]
  4275cc:	cbnz	w0, 42a468 <ferror@plt+0x26bc8>
  4275d0:	ldr	w1, [x22, #376]
  4275d4:	add	x20, x22, #0x180
  4275d8:	ldrb	w21, [x22, #374]
  4275dc:	add	w2, w1, #0x1
  4275e0:	and	w2, w2, #0xf
  4275e4:	str	w2, [x22, #376]
  4275e8:	sbfiz	x1, x1, #6, #32
  4275ec:	add	x20, x20, x1
  4275f0:	ldr	x23, [x22, #336]
  4275f4:	cbnz	w21, 42a438 <ferror@plt+0x26b98>
  4275f8:	add	x0, sp, #0x100
  4275fc:	adrp	x2, 455000 <warn@@Base+0x139e8>
  427600:	adrp	x1, 448000 <warn@@Base+0x69e8>
  427604:	add	x2, x2, #0xd10
  427608:	add	x1, x1, #0xff0
  42760c:	bl	4030a0 <sprintf@plt>
  427610:	mov	x3, x23
  427614:	add	x2, sp, #0x100
  427618:	mov	x0, x20
  42761c:	mov	x1, #0x40                  	// #64
  427620:	bl	403160 <snprintf@plt>
  427624:	ldp	x23, x0, [x22, #336]
  427628:	add	x21, x22, #0x180
  42762c:	ldr	w1, [x22, #376]
  427630:	ldrb	w24, [x22, #374]
  427634:	add	w2, w1, #0x1
  427638:	and	w2, w2, #0xf
  42763c:	str	w2, [x22, #376]
  427640:	sbfiz	x1, x1, #6, #32
  427644:	add	x23, x23, x0
  427648:	add	x21, x21, x1
  42764c:	cbnz	w24, 42a408 <ferror@plt+0x26b68>
  427650:	add	x0, sp, #0x100
  427654:	adrp	x2, 455000 <warn@@Base+0x139e8>
  427658:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42765c:	add	x2, x2, #0xd10
  427660:	add	x1, x1, #0xff0
  427664:	bl	4030a0 <sprintf@plt>
  427668:	mov	x3, x23
  42766c:	add	x2, sp, #0x100
  427670:	mov	x0, x21
  427674:	mov	x1, #0x40                  	// #64
  427678:	bl	403160 <snprintf@plt>
  42767c:	mov	x2, x21
  427680:	mov	x1, x20
  427684:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  427688:	add	x0, x0, #0xf90
  42768c:	bl	4037a0 <printf@plt>
  427690:	add	x27, x22, #0x118
  427694:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  427698:	add	x23, x0, #0x2d0
  42769c:	ldr	w0, [x0, #720]
  4276a0:	cbnz	w0, 4276ac <ferror@plt+0x23e0c>
  4276a4:	ldr	x3, [sp, #248]
  4276a8:	cbnz	x3, 42b040 <ferror@plt+0x277a0>
  4276ac:	ldr	x20, [sp, #224]
  4276b0:	adrp	x24, 448000 <warn@@Base+0x69e8>
  4276b4:	add	x24, x24, #0xab0
  4276b8:	mov	x0, x20
  4276bc:	nop
  4276c0:	cmp	x19, x0
  4276c4:	b.ls	42770c <ferror@plt+0x23e6c>  // b.plast
  4276c8:	add	x3, x0, #0x1
  4276cc:	str	x3, [sp, #224]
  4276d0:	ldurb	w2, [x3, #-1]
  4276d4:	ands	w4, w2, #0xc0
  4276d8:	and	w21, w2, #0x3f
  4276dc:	csel	w2, w2, w4, eq  // eq = none
  4276e0:	sub	w2, w2, #0x1
  4276e4:	cmp	w2, #0xbf
  4276e8:	b.hi	427700 <ferror@plt+0x23e60>  // b.pmore
  4276ec:	ldr	x1, [sp, #96]
  4276f0:	ldrh	w1, [x1, w2, uxtw #1]
  4276f4:	adr	x2, 427700 <ferror@plt+0x23e60>
  4276f8:	add	x1, x2, w1, sxth #2
  4276fc:	br	x1
  427700:	mov	x0, x3
  427704:	cmp	x19, x0
  427708:	b.hi	4276c8 <ferror@plt+0x23e28>  // b.pmore
  42770c:	str	x20, [sp, #224]
  427710:	cmp	x19, x20
  427714:	b.ls	4277b8 <ferror@plt+0x23f18>  // b.plast
  427718:	adrp	x21, 450000 <warn@@Base+0xe9e8>
  42771c:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  427720:	add	x21, x21, #0x638
  427724:	add	x0, x0, #0xd68
  427728:	mov	w25, #0x1                   	// #1
  42772c:	str	x0, [sp, #104]
  427730:	b	427750 <ferror@plt+0x23eb0>
  427734:	cbnz	w1, 42bc70 <ferror@plt+0x283d0>
  427738:	ldr	w1, [x23]
  42773c:	mov	x20, x0
  427740:	cbz	w1, 42b1cc <ferror@plt+0x2792c>
  427744:	nop
  427748:	cmp	x19, x20
  42774c:	b.ls	4282a8 <ferror@plt+0x24a08>  // b.plast
  427750:	add	x0, x20, #0x1
  427754:	str	x0, [sp, #224]
  427758:	ldrb	w1, [x20]
  42775c:	and	w28, w1, #0x3f
  427760:	ands	w2, w1, #0xc0
  427764:	b.eq	427734 <ferror@plt+0x23e94>  // b.none
  427768:	mov	w24, w2
  42776c:	sub	w2, w2, #0x1
  427770:	cmp	w2, #0xbf
  427774:	b.ls	428258 <ferror@plt+0x249b8>  // b.plast
  427778:	sub	w0, w24, #0x1c
  42777c:	mov	w2, #0x5                   	// #5
  427780:	cmp	w0, #0x23
  427784:	b.hi	42add4 <ferror@plt+0x27534>  // b.pmore
  427788:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  42778c:	mov	x0, #0x0                   	// #0
  427790:	add	x1, x1, #0x4d0
  427794:	bl	403700 <dcgettext@plt>
  427798:	mov	w1, w24
  42779c:	bl	4037a0 <printf@plt>
  4277a0:	ldr	w1, [x23]
  4277a4:	mov	w0, #0x1                   	// #1
  4277a8:	str	x19, [sp, #224]
  4277ac:	cmp	w1, #0x0
  4277b0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4277b4:	b.ne	4282c0 <ferror@plt+0x24a20>  // b.any
  4277b8:	ldr	x0, [x22, #304]
  4277bc:	cbz	x0, 4277c8 <ferror@plt+0x23f28>
  4277c0:	bl	403510 <free@plt>
  4277c4:	str	xzr, [x22, #304]
  4277c8:	ldr	x0, [x22, #312]
  4277cc:	add	x22, x22, #0x118
  4277d0:	cbz	x0, 4277dc <ferror@plt+0x23f3c>
  4277d4:	bl	403510 <free@plt>
  4277d8:	str	xzr, [x22, #32]
  4277dc:	ldr	x0, [sp, #120]
  4277e0:	str	x19, [sp, #224]
  4277e4:	ldr	w1, [sp, #140]
  4277e8:	mov	x20, x19
  4277ec:	cmp	x26, x20
  4277f0:	str	w1, [x0]
  4277f4:	b.hi	4270d8 <ferror@plt+0x23838>  // b.pmore
  4277f8:	b	427150 <ferror@plt+0x238b0>
  4277fc:	mov	x0, x3
  427800:	mov	w5, #0x1                   	// #1
  427804:	mov	w1, #0x0                   	// #0
  427808:	mov	w4, #0x0                   	// #0
  42780c:	mov	x21, #0x0                   	// #0
  427810:	mov	w7, #0x3                   	// #3
  427814:	nop
  427818:	cmp	x26, x0
  42781c:	b.ls	42817c <ferror@plt+0x248dc>  // b.plast
  427820:	ldrb	w2, [x0], #1
  427824:	add	w4, w4, #0x1
  427828:	cmp	w1, #0x3f
  42782c:	b.hi	4280ac <ferror@plt+0x2480c>  // b.pmore
  427830:	and	x6, x2, #0x7f
  427834:	lsl	x8, x6, x1
  427838:	orr	x21, x21, x8
  42783c:	lsr	x8, x21, x1
  427840:	cmp	x6, x8
  427844:	csel	w5, w5, w7, eq  // eq = none
  427848:	add	w1, w1, #0x7
  42784c:	tbnz	w2, #7, 427818 <ferror@plt+0x23f78>
  427850:	add	x3, x3, w4, uxtw
  427854:	str	x3, [sp, #224]
  427858:	tst	x21, #0xffffffff00000000
  42785c:	mov	w25, w21
  427860:	and	w5, w5, #0xfffffffe
  427864:	and	x21, x21, #0xffffffff
  427868:	b.ne	4278bc <ferror@plt+0x2401c>  // b.any
  42786c:	tbnz	w5, #1, 4278bc <ferror@plt+0x2401c>
  427870:	mov	x0, x3
  427874:	mov	w4, #0x0                   	// #0
  427878:	b	427888 <ferror@plt+0x23fe8>
  42787c:	ldrsb	w1, [x0], #1
  427880:	add	w4, w4, #0x1
  427884:	tbz	w1, #31, 427890 <ferror@plt+0x23ff0>
  427888:	cmp	x26, x0
  42788c:	b.hi	42787c <ferror@plt+0x23fdc>  // b.pmore
  427890:	add	x3, x3, w4, uxtw
  427894:	mov	w1, w25
  427898:	mov	x0, x27
  42789c:	str	x3, [sp, #224]
  4278a0:	bl	40cdd0 <ferror@plt+0x9530>
  4278a4:	tbnz	w0, #31, 427ab8 <ferror@plt+0x24218>
  4278a8:	ldr	x1, [x27, #24]
  4278ac:	mov	w2, #0x7                   	// #7
  4278b0:	ldr	x0, [sp, #224]
  4278b4:	strh	w2, [x1, x21, lsl #1]
  4278b8:	b	4276c0 <ferror@plt+0x23e20>
  4278bc:	mov	x1, x24
  4278c0:	mov	w2, #0x5                   	// #5
  4278c4:	mov	x0, #0x0                   	// #0
  4278c8:	bl	403700 <dcgettext@plt>
  4278cc:	bl	441040 <error@@Base>
  4278d0:	ldr	x3, [sp, #224]
  4278d4:	b	427870 <ferror@plt+0x23fd0>
  4278d8:	mov	x0, x3
  4278dc:	mov	w5, #0x1                   	// #1
  4278e0:	mov	w1, #0x0                   	// #0
  4278e4:	mov	w2, #0x0                   	// #0
  4278e8:	mov	x21, #0x0                   	// #0
  4278ec:	mov	w7, #0x3                   	// #3
  4278f0:	cmp	x26, x0
  4278f4:	b.ls	428228 <ferror@plt+0x24988>  // b.plast
  4278f8:	ldrb	w4, [x0], #1
  4278fc:	add	w2, w2, #0x1
  427900:	cmp	w1, #0x3f
  427904:	b.hi	42808c <ferror@plt+0x247ec>  // b.pmore
  427908:	and	x6, x4, #0x7f
  42790c:	lsl	x8, x6, x1
  427910:	orr	x21, x21, x8
  427914:	lsr	x8, x21, x1
  427918:	cmp	x6, x8
  42791c:	csel	w5, w5, w7, eq  // eq = none
  427920:	add	w1, w1, #0x7
  427924:	tbnz	w4, #7, 4278f0 <ferror@plt+0x24050>
  427928:	add	x3, x3, w2, uxtw
  42792c:	and	x0, x21, #0xffffffff
  427930:	str	x0, [sp, #104]
  427934:	and	w5, w5, #0xfffffffe
  427938:	str	x3, [sp, #224]
  42793c:	tst	x21, #0xffffffff00000000
  427940:	mov	w25, w21
  427944:	b.eq	427ad0 <ferror@plt+0x24230>  // b.none
  427948:	mov	x1, x24
  42794c:	mov	w2, #0x5                   	// #5
  427950:	mov	x0, #0x0                   	// #0
  427954:	bl	403700 <dcgettext@plt>
  427958:	bl	441040 <error@@Base>
  42795c:	ldr	x3, [sp, #224]
  427960:	mov	x0, x3
  427964:	mov	w5, #0x1                   	// #1
  427968:	mov	w1, #0x0                   	// #0
  42796c:	mov	w2, #0x0                   	// #0
  427970:	mov	x21, #0x0                   	// #0
  427974:	mov	w8, #0x3                   	// #3
  427978:	cmp	x26, x0
  42797c:	b.ls	4281a8 <ferror@plt+0x24908>  // b.plast
  427980:	ldrb	w4, [x0], #1
  427984:	add	w2, w2, #0x1
  427988:	cmp	w1, #0x3f
  42798c:	b.hi	4280cc <ferror@plt+0x2482c>  // b.pmore
  427990:	and	x6, x4, #0x7f
  427994:	lsl	x7, x6, x1
  427998:	orr	x21, x21, x7
  42799c:	lsr	x7, x21, x1
  4279a0:	cmp	x6, x7
  4279a4:	csel	w5, w5, w8, eq  // eq = none
  4279a8:	add	w1, w1, #0x7
  4279ac:	tbnz	w4, #7, 427978 <ferror@plt+0x240d8>
  4279b0:	and	w5, w5, #0xfffffffe
  4279b4:	add	x2, x3, w2, uxtw
  4279b8:	str	x2, [sp, #224]
  4279bc:	tbnz	w5, #1, 42a158 <ferror@plt+0x268b8>
  4279c0:	adds	x2, x2, x21
  4279c4:	b.cs	4281d8 <ferror@plt+0x24938>  // b.hs, b.nlast
  4279c8:	str	x2, [sp, #224]
  4279cc:	mov	w1, w25
  4279d0:	mov	x0, x27
  4279d4:	bl	40cdd0 <ferror@plt+0x9530>
  4279d8:	tbnz	w0, #31, 427ab8 <ferror@plt+0x24218>
  4279dc:	ldr	x1, [x27, #24]
  4279e0:	mov	w2, #0x7                   	// #7
  4279e4:	ldr	x3, [sp, #104]
  4279e8:	ldr	x0, [sp, #224]
  4279ec:	strh	w2, [x1, x3, lsl #1]
  4279f0:	b	4276c0 <ferror@plt+0x23e20>
  4279f4:	mov	x0, x3
  4279f8:	mov	w5, #0x1                   	// #1
  4279fc:	mov	w1, #0x0                   	// #0
  427a00:	mov	w4, #0x0                   	// #0
  427a04:	mov	x21, #0x0                   	// #0
  427a08:	mov	w7, #0x3                   	// #3
  427a0c:	nop
  427a10:	cmp	x26, x0
  427a14:	b.ls	428150 <ferror@plt+0x248b0>  // b.plast
  427a18:	ldrb	w2, [x0], #1
  427a1c:	add	w4, w4, #0x1
  427a20:	cmp	w1, #0x3f
  427a24:	b.hi	42807c <ferror@plt+0x247dc>  // b.pmore
  427a28:	and	x6, x2, #0x7f
  427a2c:	lsl	x8, x6, x1
  427a30:	orr	x21, x21, x8
  427a34:	lsr	x8, x21, x1
  427a38:	cmp	x6, x8
  427a3c:	csel	w5, w5, w7, eq  // eq = none
  427a40:	add	w1, w1, #0x7
  427a44:	tbnz	w2, #7, 427a10 <ferror@plt+0x24170>
  427a48:	add	x3, x3, w4, uxtw
  427a4c:	str	x3, [sp, #224]
  427a50:	tst	x21, #0xffffffff00000000
  427a54:	mov	w25, w21
  427a58:	and	w5, w5, #0xfffffffe
  427a5c:	and	x21, x21, #0xffffffff
  427a60:	b.eq	427ac4 <ferror@plt+0x24224>  // b.none
  427a64:	mov	x1, x24
  427a68:	mov	w2, #0x5                   	// #5
  427a6c:	mov	x0, #0x0                   	// #0
  427a70:	bl	403700 <dcgettext@plt>
  427a74:	bl	441040 <error@@Base>
  427a78:	ldr	x3, [sp, #224]
  427a7c:	mov	x0, x3
  427a80:	mov	w4, #0x0                   	// #0
  427a84:	b	427a94 <ferror@plt+0x241f4>
  427a88:	ldrsb	w1, [x0], #1
  427a8c:	add	w4, w4, #0x1
  427a90:	tbz	w1, #31, 427890 <ferror@plt+0x23ff0>
  427a94:	cmp	x26, x0
  427a98:	b.hi	427a88 <ferror@plt+0x241e8>  // b.pmore
  427a9c:	add	x3, x3, w4, uxtw
  427aa0:	mov	w1, w25
  427aa4:	mov	x0, x27
  427aa8:	str	x3, [sp, #224]
  427aac:	bl	40cdd0 <ferror@plt+0x9530>
  427ab0:	tbz	w0, #31, 4278a8 <ferror@plt+0x24008>
  427ab4:	nop
  427ab8:	ldr	x0, [sp, #224]
  427abc:	b	4276c0 <ferror@plt+0x23e20>
  427ac0:	cbnz	w0, 428170 <ferror@plt+0x248d0>
  427ac4:	tbz	w5, #1, 427a7c <ferror@plt+0x241dc>
  427ac8:	b	427a64 <ferror@plt+0x241c4>
  427acc:	cbnz	w0, 42824c <ferror@plt+0x249ac>
  427ad0:	tbz	w5, #1, 427960 <ferror@plt+0x240c0>
  427ad4:	b	427948 <ferror@plt+0x240a8>
  427ad8:	add	x0, x0, #0x9
  427adc:	b	4276c0 <ferror@plt+0x23e20>
  427ae0:	mov	w1, w21
  427ae4:	mov	x0, x27
  427ae8:	bl	40cdd0 <ferror@plt+0x9530>
  427aec:	tbnz	w0, #31, 427ab8 <ferror@plt+0x24218>
  427af0:	ldr	x1, [x27, #24]
  427af4:	ubfiz	x21, x21, #1, #6
  427af8:	mov	w2, #0x7                   	// #7
  427afc:	ldr	x0, [sp, #224]
  427b00:	strh	w2, [x1, x21]
  427b04:	b	4276c0 <ferror@plt+0x23e20>
  427b08:	add	x0, x0, #0x5
  427b0c:	b	4276c0 <ferror@plt+0x23e20>
  427b10:	add	x0, x0, #0x3
  427b14:	b	4276c0 <ferror@plt+0x23e20>
  427b18:	add	x0, x0, #0x2
  427b1c:	b	4276c0 <ferror@plt+0x23e20>
  427b20:	add	x0, x3, w28, uxtw
  427b24:	b	4276c0 <ferror@plt+0x23e20>
  427b28:	mov	x0, x3
  427b2c:	mov	w5, #0x1                   	// #1
  427b30:	mov	w1, #0x0                   	// #0
  427b34:	mov	w4, #0x0                   	// #0
  427b38:	mov	x21, #0x0                   	// #0
  427b3c:	mov	w7, #0x3                   	// #3
  427b40:	cmp	x26, x0
  427b44:	b.ls	4280f8 <ferror@plt+0x24858>  // b.plast
  427b48:	ldrb	w2, [x0], #1
  427b4c:	add	w4, w4, #0x1
  427b50:	cmp	w1, #0x3f
  427b54:	b.hi	42806c <ferror@plt+0x247cc>  // b.pmore
  427b58:	and	x6, x2, #0x7f
  427b5c:	lsl	x8, x6, x1
  427b60:	orr	x21, x21, x8
  427b64:	lsr	x8, x21, x1
  427b68:	cmp	x6, x8
  427b6c:	csel	w5, w5, w7, eq  // eq = none
  427b70:	add	w1, w1, #0x7
  427b74:	tbnz	w2, #7, 427b40 <ferror@plt+0x242a0>
  427b78:	add	x3, x3, w4, uxtw
  427b7c:	str	x3, [sp, #224]
  427b80:	tst	x21, #0xffffffff00000000
  427b84:	mov	w25, w21
  427b88:	and	w5, w5, #0xfffffffe
  427b8c:	and	x21, x21, #0xffffffff
  427b90:	b.ne	427bbc <ferror@plt+0x2431c>  // b.any
  427b94:	tbnz	w5, #1, 427bbc <ferror@plt+0x2431c>
  427b98:	mov	x0, x3
  427b9c:	mov	w4, #0x0                   	// #0
  427ba0:	b	427bb0 <ferror@plt+0x24310>
  427ba4:	ldrsb	w1, [x0], #1
  427ba8:	add	w4, w4, #0x1
  427bac:	tbz	w1, #31, 427890 <ferror@plt+0x23ff0>
  427bb0:	cmp	x26, x0
  427bb4:	b.hi	427ba4 <ferror@plt+0x24304>  // b.pmore
  427bb8:	b	427890 <ferror@plt+0x23ff0>
  427bbc:	mov	x1, x24
  427bc0:	mov	w2, #0x5                   	// #5
  427bc4:	mov	x0, #0x0                   	// #0
  427bc8:	bl	403700 <dcgettext@plt>
  427bcc:	bl	441040 <error@@Base>
  427bd0:	ldr	x3, [sp, #224]
  427bd4:	b	427b98 <ferror@plt+0x242f8>
  427bd8:	mov	x1, x3
  427bdc:	mov	w0, #0x0                   	// #0
  427be0:	b	427bf0 <ferror@plt+0x24350>
  427be4:	ldrsb	w2, [x1], #1
  427be8:	add	w0, w0, #0x1
  427bec:	tbz	w2, #31, 427bf8 <ferror@plt+0x24358>
  427bf0:	cmp	x26, x1
  427bf4:	b.hi	427be4 <ferror@plt+0x24344>  // b.pmore
  427bf8:	add	x0, x3, w0, uxtw
  427bfc:	b	4276c0 <ferror@plt+0x23e20>
  427c00:	mov	x0, x3
  427c04:	mov	w5, #0x1                   	// #1
  427c08:	mov	w1, #0x0                   	// #0
  427c0c:	mov	w4, #0x0                   	// #0
  427c10:	mov	x21, #0x0                   	// #0
  427c14:	mov	w7, #0x3                   	// #3
  427c18:	cmp	x26, x0
  427c1c:	b.ls	427cf0 <ferror@plt+0x24450>  // b.plast
  427c20:	ldrb	w2, [x0], #1
  427c24:	add	w4, w4, #0x1
  427c28:	cmp	w1, #0x3f
  427c2c:	b.hi	42805c <ferror@plt+0x247bc>  // b.pmore
  427c30:	and	x6, x2, #0x7f
  427c34:	lsl	x8, x6, x1
  427c38:	orr	x21, x21, x8
  427c3c:	lsr	x8, x21, x1
  427c40:	cmp	x6, x8
  427c44:	csel	w5, w5, w7, eq  // eq = none
  427c48:	add	w1, w1, #0x7
  427c4c:	tbnz	w2, #7, 427c18 <ferror@plt+0x24378>
  427c50:	add	x3, x3, w4, uxtw
  427c54:	str	x3, [sp, #224]
  427c58:	tst	x21, #0xffffffff00000000
  427c5c:	mov	w25, w21
  427c60:	and	w5, w5, #0xfffffffe
  427c64:	and	x21, x21, #0xffffffff
  427c68:	b.eq	427f5c <ferror@plt+0x246bc>  // b.none
  427c6c:	mov	x1, x24
  427c70:	mov	w2, #0x5                   	// #5
  427c74:	mov	x0, #0x0                   	// #0
  427c78:	bl	403700 <dcgettext@plt>
  427c7c:	bl	441040 <error@@Base>
  427c80:	mov	w1, w25
  427c84:	mov	x0, x27
  427c88:	bl	40cdd0 <ferror@plt+0x9530>
  427c8c:	tbz	w0, #31, 4278a8 <ferror@plt+0x24008>
  427c90:	ldr	x0, [sp, #224]
  427c94:	b	4276c0 <ferror@plt+0x23e20>
  427c98:	mov	x0, x3
  427c9c:	mov	w5, #0x1                   	// #1
  427ca0:	cmp	x26, x0
  427ca4:	mov	w1, #0x0                   	// #0
  427ca8:	mov	w4, #0x0                   	// #0
  427cac:	mov	x21, #0x0                   	// #0
  427cb0:	mov	w7, #0x3                   	// #3
  427cb4:	b.ls	427cf0 <ferror@plt+0x24450>  // b.plast
  427cb8:	ldrb	w2, [x0], #1
  427cbc:	add	w4, w4, #0x1
  427cc0:	cmp	w1, #0x3f
  427cc4:	b.hi	42804c <ferror@plt+0x247ac>  // b.pmore
  427cc8:	and	x6, x2, #0x7f
  427ccc:	lsl	x8, x6, x1
  427cd0:	orr	x21, x21, x8
  427cd4:	lsr	x8, x21, x1
  427cd8:	cmp	x6, x8
  427cdc:	csel	w5, w5, w7, eq  // eq = none
  427ce0:	add	w1, w1, #0x7
  427ce4:	tbz	w2, #7, 427c50 <ferror@plt+0x243b0>
  427ce8:	cmp	x26, x0
  427cec:	b.hi	427cb8 <ferror@plt+0x24418>  // b.pmore
  427cf0:	add	x3, x3, w4, uxtw
  427cf4:	str	x3, [sp, #224]
  427cf8:	tst	x21, #0xffffffff00000000
  427cfc:	mov	w25, w21
  427d00:	and	w0, w5, #0x1
  427d04:	and	x21, x21, #0xffffffff
  427d08:	b.eq	4280ec <ferror@plt+0x2484c>  // b.none
  427d0c:	cbz	w0, 427c6c <ferror@plt+0x243cc>
  427d10:	adrp	x1, 448000 <warn@@Base+0x69e8>
  427d14:	add	x1, x1, #0xa98
  427d18:	mov	w2, #0x5                   	// #5
  427d1c:	mov	x0, #0x0                   	// #0
  427d20:	bl	403700 <dcgettext@plt>
  427d24:	bl	441040 <error@@Base>
  427d28:	b	427c80 <ferror@plt+0x243e0>
  427d2c:	mov	x1, x3
  427d30:	mov	w0, #0x0                   	// #0
  427d34:	b	427d44 <ferror@plt+0x244a4>
  427d38:	ldrsb	w2, [x1], #1
  427d3c:	add	w0, w0, #0x1
  427d40:	tbz	w2, #31, 427bf8 <ferror@plt+0x24358>
  427d44:	cmp	x26, x1
  427d48:	b.hi	427d38 <ferror@plt+0x24498>  // b.pmore
  427d4c:	add	x0, x3, w0, uxtw
  427d50:	b	4276c0 <ferror@plt+0x23e20>
  427d54:	mov	x0, x3
  427d58:	mov	w1, #0x0                   	// #0
  427d5c:	b	427d6c <ferror@plt+0x244cc>
  427d60:	ldrsb	w2, [x0], #1
  427d64:	add	w1, w1, #0x1
  427d68:	tbz	w2, #31, 427d74 <ferror@plt+0x244d4>
  427d6c:	cmp	x26, x0
  427d70:	b.hi	427d60 <ferror@plt+0x244c0>  // b.pmore
  427d74:	add	x3, x3, w1, uxtw
  427d78:	mov	x0, x27
  427d7c:	mov	w1, w21
  427d80:	str	x3, [sp, #224]
  427d84:	bl	40cdd0 <ferror@plt+0x9530>
  427d88:	tbz	w0, #31, 427af0 <ferror@plt+0x24250>
  427d8c:	ldr	x0, [sp, #224]
  427d90:	b	4276c0 <ferror@plt+0x23e20>
  427d94:	mov	x1, x3
  427d98:	mov	w0, #0x0                   	// #0
  427d9c:	b	427dac <ferror@plt+0x2450c>
  427da0:	ldrsb	w2, [x1], #1
  427da4:	add	w0, w0, #0x1
  427da8:	tbz	w2, #31, 427bf8 <ferror@plt+0x24358>
  427dac:	cmp	x26, x1
  427db0:	b.hi	427da0 <ferror@plt+0x24500>  // b.pmore
  427db4:	add	x0, x3, w0, uxtw
  427db8:	b	4276c0 <ferror@plt+0x23e20>
  427dbc:	mov	x1, x3
  427dc0:	mov	w0, #0x0                   	// #0
  427dc4:	b	427dd4 <ferror@plt+0x24534>
  427dc8:	ldrsb	w2, [x1], #1
  427dcc:	add	w0, w0, #0x1
  427dd0:	tbz	w2, #31, 427bf8 <ferror@plt+0x24358>
  427dd4:	cmp	x26, x1
  427dd8:	b.hi	427dc8 <ferror@plt+0x24528>  // b.pmore
  427ddc:	add	x0, x3, w0, uxtw
  427de0:	b	4276c0 <ferror@plt+0x23e20>
  427de4:	mov	x1, x3
  427de8:	mov	w0, #0x0                   	// #0
  427dec:	b	427dfc <ferror@plt+0x2455c>
  427df0:	ldrsb	w2, [x1], #1
  427df4:	add	w0, w0, #0x1
  427df8:	tbz	w2, #31, 427e04 <ferror@plt+0x24564>
  427dfc:	cmp	x26, x1
  427e00:	b.hi	427df0 <ferror@plt+0x24550>  // b.pmore
  427e04:	add	x0, x3, w0, uxtw
  427e08:	mov	w2, #0x0                   	// #0
  427e0c:	mov	x1, x0
  427e10:	str	x0, [sp, #224]
  427e14:	b	427e24 <ferror@plt+0x24584>
  427e18:	ldrsb	w3, [x1], #1
  427e1c:	add	w2, w2, #0x1
  427e20:	tbz	w3, #31, 427e2c <ferror@plt+0x2458c>
  427e24:	cmp	x26, x1
  427e28:	b.hi	427e18 <ferror@plt+0x24578>  // b.pmore
  427e2c:	add	x0, x0, w2, uxtw
  427e30:	b	4276c0 <ferror@plt+0x23e20>
  427e34:	mov	x0, x3
  427e38:	mov	w5, #0x1                   	// #1
  427e3c:	mov	w1, #0x0                   	// #0
  427e40:	mov	w4, #0x0                   	// #0
  427e44:	mov	x21, #0x0                   	// #0
  427e48:	mov	w7, #0x3                   	// #3
  427e4c:	nop
  427e50:	cmp	x26, x0
  427e54:	b.ls	428124 <ferror@plt+0x24884>  // b.plast
  427e58:	ldrb	w2, [x0], #1
  427e5c:	add	w4, w4, #0x1
  427e60:	cmp	w1, #0x3f
  427e64:	b.hi	4280dc <ferror@plt+0x2483c>  // b.pmore
  427e68:	and	x6, x2, #0x7f
  427e6c:	lsl	x8, x6, x1
  427e70:	orr	x21, x21, x8
  427e74:	lsr	x8, x21, x1
  427e78:	cmp	x6, x8
  427e7c:	csel	w5, w5, w7, eq  // eq = none
  427e80:	add	w1, w1, #0x7
  427e84:	tbnz	w2, #7, 427e50 <ferror@plt+0x245b0>
  427e88:	add	x3, x3, w4, uxtw
  427e8c:	str	x3, [sp, #224]
  427e90:	tst	x21, #0xffffffff00000000
  427e94:	mov	w25, w21
  427e98:	and	w5, w5, #0xfffffffe
  427e9c:	and	x21, x21, #0xffffffff
  427ea0:	b.eq	427ee4 <ferror@plt+0x24644>  // b.none
  427ea4:	mov	x1, x24
  427ea8:	mov	w2, #0x5                   	// #5
  427eac:	mov	x0, #0x0                   	// #0
  427eb0:	bl	403700 <dcgettext@plt>
  427eb4:	bl	441040 <error@@Base>
  427eb8:	ldr	x3, [sp, #224]
  427ebc:	mov	x0, x3
  427ec0:	mov	w4, #0x0                   	// #0
  427ec4:	b	427ed4 <ferror@plt+0x24634>
  427ec8:	ldrsb	w1, [x0], #1
  427ecc:	add	w4, w4, #0x1
  427ed0:	tbz	w1, #31, 427890 <ferror@plt+0x23ff0>
  427ed4:	cmp	x26, x0
  427ed8:	b.hi	427ec8 <ferror@plt+0x24628>  // b.pmore
  427edc:	b	427890 <ferror@plt+0x23ff0>
  427ee0:	cbnz	w0, 428144 <ferror@plt+0x248a4>
  427ee4:	tbz	w5, #1, 427ebc <ferror@plt+0x2461c>
  427ee8:	b	427ea4 <ferror@plt+0x24604>
  427eec:	mov	x0, x3
  427ef0:	mov	w5, #0x1                   	// #1
  427ef4:	mov	w1, #0x0                   	// #0
  427ef8:	mov	w4, #0x0                   	// #0
  427efc:	mov	x21, #0x0                   	// #0
  427f00:	mov	w7, #0x3                   	// #3
  427f04:	nop
  427f08:	cmp	x26, x0
  427f0c:	b.ls	427cf0 <ferror@plt+0x24450>  // b.plast
  427f10:	ldrb	w2, [x0], #1
  427f14:	add	w4, w4, #0x1
  427f18:	cmp	w1, #0x3f
  427f1c:	b.hi	4280bc <ferror@plt+0x2481c>  // b.pmore
  427f20:	and	x6, x2, #0x7f
  427f24:	lsl	x8, x6, x1
  427f28:	orr	x21, x21, x8
  427f2c:	lsr	x8, x21, x1
  427f30:	cmp	x6, x8
  427f34:	csel	w5, w5, w7, eq  // eq = none
  427f38:	add	w1, w1, #0x7
  427f3c:	tbnz	w2, #7, 427f08 <ferror@plt+0x24668>
  427f40:	add	x3, x3, w4, uxtw
  427f44:	str	x3, [sp, #224]
  427f48:	tst	x21, #0xffffffff00000000
  427f4c:	mov	w25, w21
  427f50:	and	w5, w5, #0xfffffffe
  427f54:	and	x21, x21, #0xffffffff
  427f58:	b.ne	427c6c <ferror@plt+0x243cc>  // b.any
  427f5c:	tbz	w5, #1, 427c80 <ferror@plt+0x243e0>
  427f60:	b	427c6c <ferror@plt+0x243cc>
  427f64:	mov	x1, x3
  427f68:	mov	w5, #0x1                   	// #1
  427f6c:	mov	w2, #0x0                   	// #0
  427f70:	mov	w0, #0x0                   	// #0
  427f74:	mov	x21, #0x0                   	// #0
  427f78:	mov	w7, #0x3                   	// #3
  427f7c:	nop
  427f80:	cmp	x26, x1
  427f84:	b.ls	4281fc <ferror@plt+0x2495c>  // b.plast
  427f88:	ldrb	w4, [x1], #1
  427f8c:	add	w0, w0, #0x1
  427f90:	cmp	w2, #0x3f
  427f94:	b.hi	42809c <ferror@plt+0x247fc>  // b.pmore
  427f98:	and	x6, x4, #0x7f
  427f9c:	lsl	x8, x6, x2
  427fa0:	orr	x21, x21, x8
  427fa4:	lsr	x8, x21, x2
  427fa8:	cmp	x6, x8
  427fac:	csel	w5, w5, w7, eq  // eq = none
  427fb0:	add	w2, w2, #0x7
  427fb4:	tbnz	w4, #7, 427f80 <ferror@plt+0x246e0>
  427fb8:	and	w5, w5, #0xfffffffe
  427fbc:	add	x0, x3, w0, uxtw
  427fc0:	str	x0, [sp, #224]
  427fc4:	tbnz	w5, #1, 42a160 <ferror@plt+0x268c0>
  427fc8:	adds	x0, x0, x21
  427fcc:	b.cc	4276c0 <ferror@plt+0x23e20>  // b.lo, b.ul, b.last
  427fd0:	mov	w2, #0x5                   	// #5
  427fd4:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  427fd8:	mov	x0, #0x0                   	// #0
  427fdc:	add	x1, x1, #0xf98
  427fe0:	bl	403700 <dcgettext@plt>
  427fe4:	mov	x1, x21
  427fe8:	bl	441618 <warn@@Base>
  427fec:	mov	x0, x19
  427ff0:	b	4276c0 <ferror@plt+0x23e20>
  427ff4:	mov	x1, x3
  427ff8:	mov	w0, #0x0                   	// #0
  427ffc:	b	42800c <ferror@plt+0x2476c>
  428000:	ldrsb	w2, [x1], #1
  428004:	add	w0, w0, #0x1
  428008:	tbz	w2, #31, 428014 <ferror@plt+0x24774>
  42800c:	cmp	x26, x1
  428010:	b.hi	428000 <ferror@plt+0x24760>  // b.pmore
  428014:	add	x0, x3, w0, uxtw
  428018:	mov	w2, #0x0                   	// #0
  42801c:	mov	x1, x0
  428020:	str	x0, [sp, #224]
  428024:	b	428034 <ferror@plt+0x24794>
  428028:	ldrsb	w3, [x1], #1
  42802c:	add	w2, w2, #0x1
  428030:	tbz	w3, #31, 427e2c <ferror@plt+0x2458c>
  428034:	cmp	x26, x1
  428038:	b.hi	428028 <ferror@plt+0x24788>  // b.pmore
  42803c:	add	x0, x0, w2, uxtw
  428040:	b	4276c0 <ferror@plt+0x23e20>
  428044:	ldr	x0, [sp, #160]
  428048:	b	4272e4 <ferror@plt+0x23a44>
  42804c:	tst	x2, #0x7f
  428050:	csel	w5, w5, w7, eq  // eq = none
  428054:	tbnz	w2, #7, 427ce8 <ferror@plt+0x24448>
  428058:	b	427c50 <ferror@plt+0x243b0>
  42805c:	tst	x2, #0x7f
  428060:	csel	w5, w5, w7, eq  // eq = none
  428064:	tbnz	w2, #7, 427c18 <ferror@plt+0x24378>
  428068:	b	427c50 <ferror@plt+0x243b0>
  42806c:	tst	x2, #0x7f
  428070:	csel	w5, w5, w7, eq  // eq = none
  428074:	tbnz	w2, #7, 427b40 <ferror@plt+0x242a0>
  428078:	b	427b78 <ferror@plt+0x242d8>
  42807c:	tst	x2, #0x7f
  428080:	csel	w5, w5, w7, eq  // eq = none
  428084:	tbnz	w2, #7, 427a10 <ferror@plt+0x24170>
  428088:	b	427a48 <ferror@plt+0x241a8>
  42808c:	tst	x4, #0x7f
  428090:	csel	w5, w5, w7, eq  // eq = none
  428094:	tbnz	w4, #7, 4278f0 <ferror@plt+0x24050>
  428098:	b	427928 <ferror@plt+0x24088>
  42809c:	tst	x4, #0x7f
  4280a0:	csel	w5, w5, w7, eq  // eq = none
  4280a4:	tbnz	w4, #7, 427f80 <ferror@plt+0x246e0>
  4280a8:	b	427fb8 <ferror@plt+0x24718>
  4280ac:	tst	x2, #0x7f
  4280b0:	csel	w5, w5, w7, eq  // eq = none
  4280b4:	tbnz	w2, #7, 427818 <ferror@plt+0x23f78>
  4280b8:	b	427850 <ferror@plt+0x23fb0>
  4280bc:	tst	x2, #0x7f
  4280c0:	csel	w5, w5, w7, eq  // eq = none
  4280c4:	tbnz	w2, #7, 427f08 <ferror@plt+0x24668>
  4280c8:	b	427f40 <ferror@plt+0x246a0>
  4280cc:	tst	x4, #0x7f
  4280d0:	csel	w5, w5, w8, eq  // eq = none
  4280d4:	tbnz	w4, #7, 427978 <ferror@plt+0x240d8>
  4280d8:	b	4279b0 <ferror@plt+0x24110>
  4280dc:	tst	x2, #0x7f
  4280e0:	csel	w5, w5, w7, eq  // eq = none
  4280e4:	tbnz	w2, #7, 427e50 <ferror@plt+0x245b0>
  4280e8:	b	427e88 <ferror@plt+0x245e8>
  4280ec:	cbnz	w0, 427d10 <ferror@plt+0x24470>
  4280f0:	tbz	w5, #1, 427c80 <ferror@plt+0x243e0>
  4280f4:	b	427c6c <ferror@plt+0x243cc>
  4280f8:	add	x3, x3, w4, uxtw
  4280fc:	str	x3, [sp, #224]
  428100:	tst	x21, #0xffffffff00000000
  428104:	mov	w25, w21
  428108:	and	w0, w5, #0x1
  42810c:	and	x21, x21, #0xffffffff
  428110:	b.eq	42a694 <ferror@plt+0x26df4>  // b.none
  428114:	cbz	w0, 427bbc <ferror@plt+0x2431c>
  428118:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42811c:	add	x1, x1, #0xa98
  428120:	b	427bc0 <ferror@plt+0x24320>
  428124:	add	x3, x3, w4, uxtw
  428128:	str	x3, [sp, #224]
  42812c:	tst	x21, #0xffffffff00000000
  428130:	mov	w25, w21
  428134:	and	w0, w5, #0x1
  428138:	and	x21, x21, #0xffffffff
  42813c:	b.eq	427ee0 <ferror@plt+0x24640>  // b.none
  428140:	cbz	w0, 427ea4 <ferror@plt+0x24604>
  428144:	adrp	x1, 448000 <warn@@Base+0x69e8>
  428148:	add	x1, x1, #0xa98
  42814c:	b	427ea8 <ferror@plt+0x24608>
  428150:	add	x3, x3, w4, uxtw
  428154:	str	x3, [sp, #224]
  428158:	tst	x21, #0xffffffff00000000
  42815c:	mov	w25, w21
  428160:	and	w0, w5, #0x1
  428164:	and	x21, x21, #0xffffffff
  428168:	b.eq	427ac0 <ferror@plt+0x24220>  // b.none
  42816c:	cbz	w0, 427a64 <ferror@plt+0x241c4>
  428170:	adrp	x1, 448000 <warn@@Base+0x69e8>
  428174:	add	x1, x1, #0xa98
  428178:	b	427a68 <ferror@plt+0x241c8>
  42817c:	add	x3, x3, w4, uxtw
  428180:	str	x3, [sp, #224]
  428184:	tst	x21, #0xffffffff00000000
  428188:	mov	w25, w21
  42818c:	and	w0, w5, #0x1
  428190:	and	x21, x21, #0xffffffff
  428194:	b.eq	42a68c <ferror@plt+0x26dec>  // b.none
  428198:	cbz	w0, 4278bc <ferror@plt+0x2401c>
  42819c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4281a0:	add	x1, x1, #0xa98
  4281a4:	b	4278c0 <ferror@plt+0x24020>
  4281a8:	add	x2, x3, w2, uxtw
  4281ac:	str	x2, [sp, #224]
  4281b0:	tbz	w5, #0, 4279bc <ferror@plt+0x2411c>
  4281b4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4281b8:	add	x1, x1, #0xa98
  4281bc:	mov	w2, #0x5                   	// #5
  4281c0:	mov	x0, #0x0                   	// #0
  4281c4:	bl	403700 <dcgettext@plt>
  4281c8:	bl	441040 <error@@Base>
  4281cc:	ldr	x2, [sp, #224]
  4281d0:	adds	x2, x2, x21
  4281d4:	b.cc	4279c8 <ferror@plt+0x24128>  // b.lo, b.ul, b.last
  4281d8:	mov	w2, #0x5                   	// #5
  4281dc:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4281e0:	mov	x0, #0x0                   	// #0
  4281e4:	add	x1, x1, #0xfc0
  4281e8:	bl	403700 <dcgettext@plt>
  4281ec:	mov	x1, x21
  4281f0:	bl	441618 <warn@@Base>
  4281f4:	str	x19, [sp, #224]
  4281f8:	b	4279cc <ferror@plt+0x2412c>
  4281fc:	add	x0, x3, w0, uxtw
  428200:	str	x0, [sp, #224]
  428204:	tbz	w5, #0, 427fc4 <ferror@plt+0x24724>
  428208:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42820c:	add	x1, x1, #0xa98
  428210:	mov	w2, #0x5                   	// #5
  428214:	mov	x0, #0x0                   	// #0
  428218:	bl	403700 <dcgettext@plt>
  42821c:	bl	441040 <error@@Base>
  428220:	ldr	x0, [sp, #224]
  428224:	b	427fc8 <ferror@plt+0x24728>
  428228:	add	x3, x3, w2, uxtw
  42822c:	and	x1, x21, #0xffffffff
  428230:	str	x1, [sp, #104]
  428234:	tst	x21, #0xffffffff00000000
  428238:	str	x3, [sp, #224]
  42823c:	and	w0, w5, #0x1
  428240:	mov	w25, w21
  428244:	b.eq	427acc <ferror@plt+0x2422c>  // b.none
  428248:	cbz	w0, 427948 <ferror@plt+0x240a8>
  42824c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  428250:	add	x1, x1, #0xa98
  428254:	b	42794c <ferror@plt+0x240ac>
  428258:	ldrh	w1, [x21, w2, uxtw #1]
  42825c:	adr	x2, 428268 <ferror@plt+0x249c8>
  428260:	add	x1, x2, w1, sxth #2
  428264:	br	x1
  428268:	ldr	w0, [x23]
  42826c:	cbz	w0, 42ae10 <ferror@plt+0x27570>
  428270:	add	x2, sp, #0xd4
  428274:	add	x1, sp, #0xd8
  428278:	mov	x0, x27
  42827c:	bl	4110d0 <ferror@plt+0xd830>
  428280:	ldr	w1, [x27, #48]
  428284:	mov	w25, #0x0                   	// #0
  428288:	ldr	x0, [x27, #56]
  42828c:	ldr	x20, [sp, #224]
  428290:	mul	w28, w28, w1
  428294:	add	x0, x0, x28
  428298:	str	x0, [x27, #56]
  42829c:	cmp	x19, x20
  4282a0:	b.hi	427750 <ferror@plt+0x23eb0>  // b.pmore
  4282a4:	nop
  4282a8:	ldr	w1, [x23]
  4282ac:	eor	w0, w25, #0x1
  4282b0:	and	w0, w0, #0x1
  4282b4:	cmp	w1, #0x0
  4282b8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4282bc:	b.eq	4277b8 <ferror@plt+0x23f18>  // b.none
  4282c0:	mov	x0, x27
  4282c4:	add	x2, sp, #0xd4
  4282c8:	add	x1, sp, #0xd8
  4282cc:	bl	4110d0 <ferror@plt+0xd830>
  4282d0:	b	4277b8 <ferror@plt+0x23f18>
  4282d4:	ldr	w25, [x23]
  4282d8:	cbz	w25, 42b1b8 <ferror@plt+0x27918>
  4282dc:	mov	x20, x0
  4282e0:	mov	w25, #0x0                   	// #0
  4282e4:	b	427748 <ferror@plt+0x23ea8>
  4282e8:	add	x20, x20, #0x9
  4282ec:	cmp	x19, x20
  4282f0:	b.hi	42adf0 <ferror@plt+0x27550>  // b.pmore
  4282f4:	cmp	x0, x19
  4282f8:	mov	x24, #0x0                   	// #0
  4282fc:	b.cs	428310 <ferror@plt+0x24a70>  // b.hs, b.nlast
  428300:	sub	x1, x19, x0
  428304:	sub	w2, w1, #0x1
  428308:	cmp	w2, #0x7
  42830c:	b.ls	42adf4 <ferror@plt+0x27554>  // b.plast
  428310:	ldr	w1, [x23]
  428314:	add	x0, x0, #0x8
  428318:	str	x0, [sp, #224]
  42831c:	cbnz	w1, 429f80 <ferror@plt+0x266e0>
  428320:	ldr	w25, [x27, #48]
  428324:	add	x20, x22, #0x180
  428328:	ldr	w0, [x22, #376]
  42832c:	ldrb	w4, [x27, #94]
  428330:	add	w1, w0, #0x1
  428334:	ldr	x28, [x27, #56]
  428338:	mul	x25, x25, x24
  42833c:	and	w1, w1, #0xf
  428340:	str	w1, [x22, #376]
  428344:	sbfiz	x0, x0, #6, #32
  428348:	add	x28, x25, x28
  42834c:	add	x20, x20, x0
  428350:	cbnz	w4, 42b580 <ferror@plt+0x27ce0>
  428354:	add	x0, sp, #0x100
  428358:	adrp	x2, 455000 <warn@@Base+0x139e8>
  42835c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  428360:	add	x2, x2, #0xd10
  428364:	add	x1, x1, #0xff0
  428368:	bl	4030a0 <sprintf@plt>
  42836c:	mov	x3, x28
  428370:	add	x2, sp, #0x100
  428374:	mov	x0, x20
  428378:	mov	x1, #0x40                  	// #64
  42837c:	bl	403160 <snprintf@plt>
  428380:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  428384:	mov	x2, x20
  428388:	mov	x1, x25
  42838c:	add	x0, x0, #0x430
  428390:	bl	4037a0 <printf@plt>
  428394:	nop
  428398:	ldr	w0, [x27, #48]
  42839c:	mov	w25, #0x0                   	// #0
  4283a0:	ldr	x1, [x27, #56]
  4283a4:	ldr	x20, [sp, #224]
  4283a8:	madd	x0, x0, x24, x1
  4283ac:	str	x0, [x27, #56]
  4283b0:	b	427748 <ferror@plt+0x23ea8>
  4283b4:	ldr	w0, [x23]
  4283b8:	cbz	w0, 42b1f0 <ferror@plt+0x27950>
  4283bc:	ldr	x0, [sp, #152]
  4283c0:	cbz	x0, 42b20c <ferror@plt+0x2796c>
  4283c4:	ldr	x4, [sp, #152]
  4283c8:	mov	x0, x27
  4283cc:	ldr	w1, [x4, #88]
  4283d0:	ldr	w3, [x4, #72]
  4283d4:	ldr	x2, [x4, #80]
  4283d8:	ldr	x20, [x4]
  4283dc:	str	w3, [x27, #72]
  4283e0:	str	x2, [x27, #80]
  4283e4:	str	w1, [x27, #88]
  4283e8:	ldrb	w1, [x4, #93]
  4283ec:	strb	w1, [x27, #93]
  4283f0:	ldr	w1, [x4, #16]
  4283f4:	sub	w1, w1, #0x1
  4283f8:	bl	40cdd0 <ferror@plt+0x9530>
  4283fc:	tbnz	w0, #31, 42b3e0 <ferror@plt+0x27b40>
  428400:	ldr	x24, [sp, #152]
  428404:	mov	w25, #0x0                   	// #0
  428408:	ldr	x0, [x27, #24]
  42840c:	ldr	x1, [x24, #24]
  428410:	ldr	w2, [x24, #16]
  428414:	lsl	x2, x2, #1
  428418:	bl	402f70 <memcpy@plt>
  42841c:	ldr	x1, [x24, #32]
  428420:	ldr	x0, [x27, #32]
  428424:	ldr	w2, [x24, #16]
  428428:	lsl	x2, x2, #2
  42842c:	bl	402f70 <memcpy@plt>
  428430:	ldr	x0, [x24, #24]
  428434:	bl	403510 <free@plt>
  428438:	ldr	x0, [x24, #32]
  42843c:	bl	403510 <free@plt>
  428440:	str	x20, [sp, #152]
  428444:	mov	x0, x24
  428448:	bl	403510 <free@plt>
  42844c:	ldr	x20, [sp, #224]
  428450:	b	427748 <ferror@plt+0x23ea8>
  428454:	add	x20, x20, #0x5
  428458:	cmp	x19, x20
  42845c:	b.hi	42afbc <ferror@plt+0x2771c>  // b.pmore
  428460:	cmp	x0, x19
  428464:	mov	x24, #0x0                   	// #0
  428468:	b.cs	42847c <ferror@plt+0x24bdc>  // b.hs, b.nlast
  42846c:	sub	x1, x19, x0
  428470:	sub	w2, w1, #0x1
  428474:	cmp	w2, #0x7
  428478:	b.ls	42afc0 <ferror@plt+0x27720>  // b.plast
  42847c:	ldr	w1, [x23]
  428480:	add	x0, x0, #0x4
  428484:	str	x0, [sp, #224]
  428488:	cbnz	w1, 429f80 <ferror@plt+0x266e0>
  42848c:	ldr	w25, [x27, #48]
  428490:	add	x20, x22, #0x180
  428494:	ldr	w0, [x22, #376]
  428498:	ldrb	w4, [x27, #94]
  42849c:	add	w1, w0, #0x1
  4284a0:	ldr	x28, [x27, #56]
  4284a4:	mul	x25, x25, x24
  4284a8:	and	w1, w1, #0xf
  4284ac:	str	w1, [x22, #376]
  4284b0:	sbfiz	x0, x0, #6, #32
  4284b4:	add	x28, x25, x28
  4284b8:	add	x20, x20, x0
  4284bc:	cbnz	w4, 42b5b8 <ferror@plt+0x27d18>
  4284c0:	add	x0, sp, #0x100
  4284c4:	adrp	x2, 455000 <warn@@Base+0x139e8>
  4284c8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4284cc:	add	x2, x2, #0xd10
  4284d0:	add	x1, x1, #0xff0
  4284d4:	bl	4030a0 <sprintf@plt>
  4284d8:	mov	x3, x28
  4284dc:	add	x2, sp, #0x100
  4284e0:	mov	x0, x20
  4284e4:	mov	x1, #0x40                  	// #64
  4284e8:	bl	403160 <snprintf@plt>
  4284ec:	mov	x2, x20
  4284f0:	mov	x1, x25
  4284f4:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  4284f8:	add	x0, x0, #0xb0
  4284fc:	bl	4037a0 <printf@plt>
  428500:	b	428398 <ferror@plt+0x24af8>
  428504:	ldr	w0, [x23]
  428508:	cbz	w0, 42b1e0 <ferror@plt+0x27940>
  42850c:	mov	x0, #0x60                  	// #96
  428510:	bl	4032a0 <xmalloc@plt>
  428514:	mov	x20, x0
  428518:	ldr	w2, [x27, #72]
  42851c:	ldr	w0, [x27, #88]
  428520:	mov	w25, #0x0                   	// #0
  428524:	ldr	x1, [x27, #80]
  428528:	str	w2, [x20, #72]
  42852c:	str	x1, [x20, #80]
  428530:	str	w0, [x20, #88]
  428534:	ldrb	w0, [x27, #93]
  428538:	strb	w0, [x20, #93]
  42853c:	ldr	w0, [x27, #16]
  428540:	str	w0, [x20, #16]
  428544:	ubfiz	x0, x0, #1, #32
  428548:	bl	4032a0 <xmalloc@plt>
  42854c:	ldr	w1, [x20, #16]
  428550:	str	x0, [x20, #24]
  428554:	lsl	x0, x1, #2
  428558:	bl	4032a0 <xmalloc@plt>
  42855c:	mov	x1, x0
  428560:	str	x1, [x20, #32]
  428564:	ldr	x0, [x20, #24]
  428568:	ldr	x1, [x27, #24]
  42856c:	ldr	w2, [x20, #16]
  428570:	lsl	x2, x2, #1
  428574:	bl	402f70 <memcpy@plt>
  428578:	ldr	x0, [x20, #32]
  42857c:	ldr	x1, [x27, #32]
  428580:	ldr	w2, [x20, #16]
  428584:	lsl	x2, x2, #2
  428588:	bl	402f70 <memcpy@plt>
  42858c:	ldr	x0, [sp, #152]
  428590:	str	x0, [x20]
  428594:	str	x20, [sp, #152]
  428598:	ldr	x20, [sp, #224]
  42859c:	b	427748 <ferror@plt+0x23ea8>
  4285a0:	add	x20, x20, #0x2
  4285a4:	cmp	x26, x20
  4285a8:	b.hi	42af7c <ferror@plt+0x276dc>  // b.pmore
  4285ac:	cmp	x0, x26
  4285b0:	mov	x24, #0x0                   	// #0
  4285b4:	b.cs	4285c8 <ferror@plt+0x24d28>  // b.hs, b.nlast
  4285b8:	sub	x1, x26, x0
  4285bc:	sub	w2, w1, #0x1
  4285c0:	cmp	w2, #0x7
  4285c4:	b.ls	42af80 <ferror@plt+0x276e0>  // b.plast
  4285c8:	ldr	w1, [x23]
  4285cc:	add	x0, x0, #0x1
  4285d0:	str	x0, [sp, #224]
  4285d4:	cbnz	w1, 429f80 <ferror@plt+0x266e0>
  4285d8:	ldr	w25, [x27, #48]
  4285dc:	add	x20, x22, #0x180
  4285e0:	ldr	w0, [x22, #376]
  4285e4:	ldrb	w4, [x27, #94]
  4285e8:	add	w1, w0, #0x1
  4285ec:	ldr	x28, [x27, #56]
  4285f0:	mul	x25, x25, x24
  4285f4:	and	w1, w1, #0xf
  4285f8:	str	w1, [x22, #376]
  4285fc:	sbfiz	x0, x0, #6, #32
  428600:	add	x28, x25, x28
  428604:	add	x20, x20, x0
  428608:	cbnz	w4, 42b7f0 <ferror@plt+0x27f50>
  42860c:	add	x0, sp, #0x100
  428610:	adrp	x2, 455000 <warn@@Base+0x139e8>
  428614:	adrp	x1, 448000 <warn@@Base+0x69e8>
  428618:	add	x2, x2, #0xd10
  42861c:	add	x1, x1, #0xff0
  428620:	bl	4030a0 <sprintf@plt>
  428624:	mov	x3, x28
  428628:	add	x2, sp, #0x100
  42862c:	mov	x0, x20
  428630:	mov	x1, #0x40                  	// #64
  428634:	bl	403160 <snprintf@plt>
  428638:	mov	x2, x20
  42863c:	mov	x1, x25
  428640:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  428644:	add	x0, x0, #0x60
  428648:	bl	4037a0 <printf@plt>
  42864c:	b	428398 <ferror@plt+0x24af8>
  428650:	add	x20, x20, #0x3
  428654:	cmp	x19, x20
  428658:	b.hi	42af9c <ferror@plt+0x276fc>  // b.pmore
  42865c:	cmp	x0, x19
  428660:	mov	x24, #0x0                   	// #0
  428664:	b.cs	428678 <ferror@plt+0x24dd8>  // b.hs, b.nlast
  428668:	sub	x1, x19, x0
  42866c:	sub	w2, w1, #0x1
  428670:	cmp	w2, #0x7
  428674:	b.ls	42afa0 <ferror@plt+0x27700>  // b.plast
  428678:	ldr	w1, [x23]
  42867c:	add	x0, x0, #0x2
  428680:	str	x0, [sp, #224]
  428684:	cbnz	w1, 429f80 <ferror@plt+0x266e0>
  428688:	ldr	w25, [x27, #48]
  42868c:	add	x20, x22, #0x180
  428690:	ldr	w0, [x22, #376]
  428694:	ldrb	w4, [x27, #94]
  428698:	add	w1, w0, #0x1
  42869c:	ldr	x28, [x27, #56]
  4286a0:	mul	x25, x25, x24
  4286a4:	and	w1, w1, #0xf
  4286a8:	str	w1, [x22, #376]
  4286ac:	sbfiz	x0, x0, #6, #32
  4286b0:	add	x28, x25, x28
  4286b4:	add	x20, x20, x0
  4286b8:	cbnz	w4, 42b794 <ferror@plt+0x27ef4>
  4286bc:	add	x0, sp, #0x100
  4286c0:	adrp	x2, 455000 <warn@@Base+0x139e8>
  4286c4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4286c8:	add	x2, x2, #0xd10
  4286cc:	add	x1, x1, #0xff0
  4286d0:	bl	4030a0 <sprintf@plt>
  4286d4:	mov	x3, x28
  4286d8:	add	x2, sp, #0x100
  4286dc:	mov	x0, x20
  4286e0:	mov	x1, #0x40                  	// #64
  4286e4:	bl	403160 <snprintf@plt>
  4286e8:	mov	x2, x20
  4286ec:	mov	x1, x25
  4286f0:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  4286f4:	add	x0, x0, #0x88
  4286f8:	bl	4037a0 <printf@plt>
  4286fc:	b	428398 <ferror@plt+0x24af8>
  428700:	ldr	w0, [x27, #16]
  428704:	ldr	w1, [x23]
  428708:	cmp	w0, w28
  42870c:	b.hi	42ae88 <ferror@plt+0x275e8>  // b.pmore
  428710:	ldr	x20, [sp, #144]
  428714:	cbz	w1, 428720 <ferror@plt+0x24e80>
  428718:	ldrb	w0, [x20]
  42871c:	cbz	w0, 42ae8c <ferror@plt+0x275ec>
  428720:	ldr	x1, [x22, #1616]
  428724:	cbz	x1, 42b32c <ferror@plt+0x27a8c>
  428728:	mov	w0, w28
  42872c:	blr	x1
  428730:	mov	x4, x0
  428734:	cbz	x0, 42b32c <ferror@plt+0x27a8c>
  428738:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42873c:	mov	w3, w28
  428740:	add	x2, x2, #0x430
  428744:	add	x0, x22, #0x610
  428748:	mov	x1, #0x40                  	// #64
  42874c:	bl	403160 <snprintf@plt>
  428750:	add	x2, x22, #0x610
  428754:	mov	x1, x20
  428758:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  42875c:	add	x0, x0, #0x30
  428760:	bl	4037a0 <printf@plt>
  428764:	ldrb	w0, [x20]
  428768:	cbz	w0, 42ae8c <ferror@plt+0x275ec>
  42876c:	nop
  428770:	mov	w25, #0x0                   	// #0
  428774:	ldr	x20, [sp, #224]
  428778:	b	427748 <ferror@plt+0x23ea8>
  42877c:	ldrb	w1, [x27, #92]
  428780:	mov	x4, x19
  428784:	ldr	x0, [sp, #168]
  428788:	add	x3, x0, #0x28
  42878c:	add	x2, x0, #0x20
  428790:	add	x0, sp, #0xe0
  428794:	bl	40e188 <ferror@plt+0xa8e8>
  428798:	ldr	w1, [x23]
  42879c:	mov	x20, x0
  4287a0:	cbz	w1, 42afdc <ferror@plt+0x2773c>
  4287a4:	add	x2, sp, #0xd4
  4287a8:	add	x1, sp, #0xd8
  4287ac:	mov	x0, x27
  4287b0:	bl	4110d0 <ferror@plt+0xd830>
  4287b4:	mov	w25, #0x0                   	// #0
  4287b8:	str	x20, [x27, #56]
  4287bc:	ldr	x20, [sp, #224]
  4287c0:	b	427748 <ferror@plt+0x23ea8>
  4287c4:	mov	x1, x0
  4287c8:	mov	w5, #0x1                   	// #1
  4287cc:	mov	w2, #0x0                   	// #0
  4287d0:	mov	w4, #0x0                   	// #0
  4287d4:	mov	x6, #0x0                   	// #0
  4287d8:	mov	w8, #0x3                   	// #3
  4287dc:	nop
  4287e0:	cmp	x26, x1
  4287e4:	b.ls	42acc8 <ferror@plt+0x27428>  // b.plast
  4287e8:	ldrb	w3, [x1], #1
  4287ec:	add	w4, w4, #0x1
  4287f0:	cmp	w2, #0x3f
  4287f4:	b.hi	429e80 <ferror@plt+0x265e0>  // b.pmore
  4287f8:	and	x7, x3, #0x7f
  4287fc:	lsl	x9, x7, x2
  428800:	orr	x6, x6, x9
  428804:	lsr	x9, x6, x2
  428808:	cmp	x7, x9
  42880c:	csel	w5, w5, w8, eq  // eq = none
  428810:	add	w2, w2, #0x7
  428814:	tbnz	w3, #7, 4287e0 <ferror@plt+0x24f40>
  428818:	add	x4, x0, w4, uxtw
  42881c:	str	w6, [x27, #72]
  428820:	str	x4, [sp, #224]
  428824:	and	w5, w5, #0xfffffffe
  428828:	tst	x6, #0xffffffff00000000
  42882c:	b.ne	4288f8 <ferror@plt+0x25058>  // b.any
  428830:	tbnz	w5, #1, 4288f8 <ferror@plt+0x25058>
  428834:	mov	x0, x4
  428838:	mov	w5, #0x1                   	// #1
  42883c:	mov	w1, #0x0                   	// #0
  428840:	mov	w3, #0x0                   	// #0
  428844:	mov	x6, #0x0                   	// #0
  428848:	mov	w8, #0x3                   	// #3
  42884c:	nop
  428850:	cmp	x26, x0
  428854:	b.ls	42acf0 <ferror@plt+0x27450>  // b.plast
  428858:	ldrb	w2, [x0], #1
  42885c:	add	w3, w3, #0x1
  428860:	cmp	w1, #0x3f
  428864:	b.hi	429e70 <ferror@plt+0x265d0>  // b.pmore
  428868:	and	x7, x2, #0x7f
  42886c:	lsl	x9, x7, x1
  428870:	orr	x6, x6, x9
  428874:	lsr	x9, x6, x1
  428878:	cmp	x7, x9
  42887c:	csel	w5, w5, w8, eq  // eq = none
  428880:	add	w1, w1, #0x7
  428884:	tbnz	w2, #7, 428850 <ferror@plt+0x24fb0>
  428888:	and	w5, w5, #0xfffffffe
  42888c:	add	x4, x4, w3, uxtw
  428890:	str	x6, [x27, #80]
  428894:	str	x4, [sp, #224]
  428898:	tbnz	w5, #1, 42b44c <ferror@plt+0x27bac>
  42889c:	ldr	w25, [x23]
  4288a0:	strb	wzr, [x27, #93]
  4288a4:	cbnz	w25, 428770 <ferror@plt+0x24ed0>
  4288a8:	ldr	x1, [x22, #1616]
  4288ac:	ldr	w20, [x27, #72]
  4288b0:	cbz	x1, 42b860 <ferror@plt+0x27fc0>
  4288b4:	mov	w0, w20
  4288b8:	blr	x1
  4288bc:	mov	x4, x0
  4288c0:	cbz	x0, 42b860 <ferror@plt+0x27fc0>
  4288c4:	adrp	x2, 449000 <warn@@Base+0x79e8>
  4288c8:	mov	w3, w20
  4288cc:	add	x2, x2, #0x430
  4288d0:	add	x0, x22, #0x610
  4288d4:	mov	x1, #0x40                  	// #64
  4288d8:	bl	403160 <snprintf@plt>
  4288dc:	ldr	w2, [x27, #80]
  4288e0:	add	x1, x22, #0x610
  4288e4:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  4288e8:	add	x0, x0, #0x238
  4288ec:	bl	4037a0 <printf@plt>
  4288f0:	ldr	x20, [sp, #224]
  4288f4:	b	427748 <ferror@plt+0x23ea8>
  4288f8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4288fc:	add	x1, x1, #0xab0
  428900:	mov	w2, #0x5                   	// #5
  428904:	mov	x0, #0x0                   	// #0
  428908:	bl	403700 <dcgettext@plt>
  42890c:	bl	441040 <error@@Base>
  428910:	ldr	x4, [sp, #224]
  428914:	b	428834 <ferror@plt+0x24f94>
  428918:	mov	x1, x0
  42891c:	mov	w6, #0x1                   	// #1
  428920:	mov	w2, #0x0                   	// #0
  428924:	mov	w4, #0x0                   	// #0
  428928:	mov	x24, #0x0                   	// #0
  42892c:	mov	w7, #0x3                   	// #3
  428930:	cmp	x26, x1
  428934:	b.ls	42ab3c <ferror@plt+0x2729c>  // b.plast
  428938:	ldrb	w3, [x1], #1
  42893c:	add	w4, w4, #0x1
  428940:	cmp	w2, #0x3f
  428944:	b.hi	429e60 <ferror@plt+0x265c0>  // b.pmore
  428948:	and	x5, x3, #0x7f
  42894c:	lsl	x8, x5, x2
  428950:	orr	x24, x24, x8
  428954:	lsr	x8, x24, x2
  428958:	cmp	x5, x8
  42895c:	csel	w6, w6, w7, eq  // eq = none
  428960:	add	w2, w2, #0x7
  428964:	tbnz	w3, #7, 428930 <ferror@plt+0x25090>
  428968:	add	x5, x0, w4, uxtw
  42896c:	and	x0, x24, #0xffffffff
  428970:	str	x0, [sp, #184]
  428974:	and	w6, w6, #0xfffffffe
  428978:	str	x5, [sp, #224]
  42897c:	tst	x24, #0xffffffff00000000
  428980:	mov	w28, w24
  428984:	b.ne	428a30 <ferror@plt+0x25190>  // b.any
  428988:	tbnz	w6, #1, 428a30 <ferror@plt+0x25190>
  42898c:	mov	x0, x5
  428990:	mov	w6, #0x1                   	// #1
  428994:	mov	w1, #0x0                   	// #0
  428998:	mov	w4, #0x0                   	// #0
  42899c:	mov	x25, #0x0                   	// #0
  4289a0:	mov	w8, #0x3                   	// #3
  4289a4:	nop
  4289a8:	cmp	x26, x0
  4289ac:	b.ls	42a6ac <ferror@plt+0x26e0c>  // b.plast
  4289b0:	ldrb	w2, [x0], #1
  4289b4:	add	w4, w4, #0x1
  4289b8:	cmp	w1, #0x3f
  4289bc:	b.hi	429f70 <ferror@plt+0x266d0>  // b.pmore
  4289c0:	and	x3, x2, #0x7f
  4289c4:	lsl	x7, x3, x1
  4289c8:	orr	x25, x25, x7
  4289cc:	lsr	x7, x25, x1
  4289d0:	cmp	x3, x7
  4289d4:	csel	w6, w6, w8, eq  // eq = none
  4289d8:	add	w1, w1, #0x7
  4289dc:	tbnz	w2, #7, 4289a8 <ferror@plt+0x25108>
  4289e0:	and	w6, w6, #0xfffffffe
  4289e4:	add	x4, x5, w4, uxtw
  4289e8:	str	x4, [sp, #224]
  4289ec:	tbnz	w6, #1, 42b418 <ferror@plt+0x27b78>
  4289f0:	ldr	w0, [x27, #16]
  4289f4:	ldr	x1, [sp, #144]
  4289f8:	cmp	w0, w28
  4289fc:	ldr	x0, [sp, #104]
  428a00:	csel	x24, x0, x1, hi  // hi = pmore
  428a04:	adds	x20, x4, x25
  428a08:	ccmp	x19, x20, #0x0, cc  // cc = lo, ul, last
  428a0c:	ccmp	x19, x4, #0x0, cs  // cs = hs, nlast
  428a10:	b.hi	42b73c <ferror@plt+0x27e9c>  // b.pmore
  428a14:	mov	x1, x25
  428a18:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  428a1c:	mov	w25, #0x0                   	// #0
  428a20:	add	x0, x0, #0x340
  428a24:	bl	4037a0 <printf@plt>
  428a28:	ldr	x20, [sp, #224]
  428a2c:	b	427748 <ferror@plt+0x23ea8>
  428a30:	adrp	x1, 448000 <warn@@Base+0x69e8>
  428a34:	add	x1, x1, #0xab0
  428a38:	mov	w2, #0x5                   	// #5
  428a3c:	mov	x0, #0x0                   	// #0
  428a40:	bl	403700 <dcgettext@plt>
  428a44:	bl	441040 <error@@Base>
  428a48:	ldr	x5, [sp, #224]
  428a4c:	b	42898c <ferror@plt+0x250ec>
  428a50:	mov	x1, x0
  428a54:	mov	w5, #0x1                   	// #1
  428a58:	mov	w2, #0x0                   	// #0
  428a5c:	mov	w4, #0x0                   	// #0
  428a60:	mov	x24, #0x0                   	// #0
  428a64:	mov	w7, #0x3                   	// #3
  428a68:	cmp	x26, x1
  428a6c:	b.ls	42a9f8 <ferror@plt+0x27158>  // b.plast
  428a70:	ldrb	w3, [x1], #1
  428a74:	add	w4, w4, #0x1
  428a78:	cmp	w2, #0x3f
  428a7c:	b.hi	429ea0 <ferror@plt+0x26600>  // b.pmore
  428a80:	and	x6, x3, #0x7f
  428a84:	lsl	x8, x6, x2
  428a88:	orr	x24, x24, x8
  428a8c:	lsr	x8, x24, x2
  428a90:	cmp	x6, x8
  428a94:	csel	w5, w5, w7, eq  // eq = none
  428a98:	add	w2, w2, #0x7
  428a9c:	tbnz	w3, #7, 428a68 <ferror@plt+0x251c8>
  428aa0:	add	x4, x0, w4, uxtw
  428aa4:	str	x4, [sp, #224]
  428aa8:	tst	x24, #0xffffffff00000000
  428aac:	mov	w20, w24
  428ab0:	and	w5, w5, #0xfffffffe
  428ab4:	and	x24, x24, #0xffffffff
  428ab8:	b.ne	428b5c <ferror@plt+0x252bc>  // b.any
  428abc:	tbnz	w5, #1, 428b5c <ferror@plt+0x252bc>
  428ac0:	mov	x1, x4
  428ac4:	mov	w5, #0x1                   	// #1
  428ac8:	mov	w0, #0x0                   	// #0
  428acc:	mov	w3, #0x0                   	// #0
  428ad0:	mov	x28, #0x0                   	// #0
  428ad4:	mov	w7, #0x3                   	// #3
  428ad8:	cmp	x26, x1
  428adc:	b.ls	42aa60 <ferror@plt+0x271c0>  // b.plast
  428ae0:	ldrb	w2, [x1], #1
  428ae4:	add	w3, w3, #0x1
  428ae8:	cmp	w0, #0x3f
  428aec:	b.hi	429db0 <ferror@plt+0x26510>  // b.pmore
  428af0:	and	x6, x2, #0x7f
  428af4:	lsl	x8, x6, x0
  428af8:	orr	x28, x28, x8
  428afc:	lsr	x8, x28, x0
  428b00:	cmp	x6, x8
  428b04:	csel	w5, w5, w7, eq  // eq = none
  428b08:	add	w0, w0, #0x7
  428b0c:	tbnz	w2, #7, 428ad8 <ferror@plt+0x25238>
  428b10:	and	w5, w5, #0xfffffffe
  428b14:	cmp	w0, #0x3f
  428b18:	b.hi	42b190 <ferror@plt+0x278f0>  // b.pmore
  428b1c:	tbz	w2, #6, 42b190 <ferror@plt+0x278f0>
  428b20:	mov	x1, #0xffffffffffffffff    	// #-1
  428b24:	add	x4, x4, w3, uxtw
  428b28:	lsl	x0, x1, x0
  428b2c:	orr	x28, x28, x0
  428b30:	str	x4, [sp, #224]
  428b34:	tbnz	w5, #1, 42b19c <ferror@plt+0x278fc>
  428b38:	mov	w1, w20
  428b3c:	mov	x0, x27
  428b40:	bl	40cdd0 <ferror@plt+0x9530>
  428b44:	tbnz	w0, #31, 42aa94 <ferror@plt+0x271f4>
  428b48:	ldr	w0, [x23]
  428b4c:	cbz	w0, 42b388 <ferror@plt+0x27ae8>
  428b50:	mov	w3, #0x14                  	// #20
  428b54:	ldr	x2, [x27, #24]
  428b58:	b	429364 <ferror@plt+0x25ac4>
  428b5c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  428b60:	add	x1, x1, #0xab0
  428b64:	mov	w2, #0x5                   	// #5
  428b68:	mov	x0, #0x0                   	// #0
  428b6c:	bl	403700 <dcgettext@plt>
  428b70:	bl	441040 <error@@Base>
  428b74:	ldr	x4, [sp, #224]
  428b78:	b	428ac0 <ferror@plt+0x25220>
  428b7c:	mov	x1, x0
  428b80:	mov	w5, #0x1                   	// #1
  428b84:	mov	w2, #0x0                   	// #0
  428b88:	mov	w4, #0x0                   	// #0
  428b8c:	mov	x24, #0x0                   	// #0
  428b90:	mov	w7, #0x3                   	// #3
  428b94:	nop
  428b98:	cmp	x26, x1
  428b9c:	b.ls	42a708 <ferror@plt+0x26e68>  // b.plast
  428ba0:	ldrb	w3, [x1], #1
  428ba4:	add	w4, w4, #0x1
  428ba8:	cmp	w2, #0x3f
  428bac:	b.hi	429eb0 <ferror@plt+0x26610>  // b.pmore
  428bb0:	and	x6, x3, #0x7f
  428bb4:	lsl	x8, x6, x2
  428bb8:	orr	x24, x24, x8
  428bbc:	lsr	x8, x24, x2
  428bc0:	cmp	x6, x8
  428bc4:	csel	w5, w5, w7, eq  // eq = none
  428bc8:	add	w2, w2, #0x7
  428bcc:	tbnz	w3, #7, 428b98 <ferror@plt+0x252f8>
  428bd0:	add	x4, x0, w4, uxtw
  428bd4:	str	x4, [sp, #224]
  428bd8:	tst	x24, #0xffffffff00000000
  428bdc:	mov	w25, w24
  428be0:	and	w5, w5, #0xfffffffe
  428be4:	and	x24, x24, #0xffffffff
  428be8:	b.ne	428ce8 <ferror@plt+0x25448>  // b.any
  428bec:	tbnz	w5, #1, 428ce8 <ferror@plt+0x25448>
  428bf0:	mov	x0, x4
  428bf4:	mov	w6, #0x1                   	// #1
  428bf8:	mov	w1, #0x0                   	// #0
  428bfc:	mov	w5, #0x0                   	// #0
  428c00:	mov	x20, #0x0                   	// #0
  428c04:	mov	w8, #0x3                   	// #3
  428c08:	cmp	x26, x0
  428c0c:	b.ls	42a734 <ferror@plt+0x26e94>  // b.plast
  428c10:	ldrb	w2, [x0], #1
  428c14:	add	w5, w5, #0x1
  428c18:	cmp	w1, #0x3f
  428c1c:	b.hi	429ec0 <ferror@plt+0x26620>  // b.pmore
  428c20:	and	x3, x2, #0x7f
  428c24:	lsl	x7, x3, x1
  428c28:	orr	x20, x20, x7
  428c2c:	lsr	x7, x20, x1
  428c30:	cmp	x3, x7
  428c34:	csel	w6, w6, w8, eq  // eq = none
  428c38:	add	w1, w1, #0x7
  428c3c:	tbnz	w2, #7, 428c08 <ferror@plt+0x25368>
  428c40:	and	w6, w6, #0xfffffffe
  428c44:	add	x4, x4, w5, uxtw
  428c48:	str	x4, [sp, #224]
  428c4c:	tbnz	w6, #1, 42b3a8 <ferror@plt+0x27b08>
  428c50:	ldr	w0, [x27, #16]
  428c54:	ldr	w1, [x23]
  428c58:	cmp	w0, w25
  428c5c:	b.hi	42a768 <ferror@plt+0x26ec8>  // b.pmore
  428c60:	ldr	x28, [sp, #144]
  428c64:	cbz	w1, 428c70 <ferror@plt+0x253d0>
  428c68:	ldrb	w0, [x28]
  428c6c:	cbz	w0, 428cc4 <ferror@plt+0x25424>
  428c70:	ldr	x1, [x22, #1616]
  428c74:	cbz	x1, 42a778 <ferror@plt+0x26ed8>
  428c78:	mov	w0, w25
  428c7c:	blr	x1
  428c80:	mov	x4, x0
  428c84:	cbz	x0, 42a778 <ferror@plt+0x26ed8>
  428c88:	adrp	x2, 449000 <warn@@Base+0x79e8>
  428c8c:	mov	w3, w25
  428c90:	add	x2, x2, #0x430
  428c94:	add	x0, x22, #0x610
  428c98:	mov	x1, #0x40                  	// #64
  428c9c:	bl	403160 <snprintf@plt>
  428ca0:	ldrsw	x3, [x27, #52]
  428ca4:	add	x2, x22, #0x610
  428ca8:	mov	x1, x28
  428cac:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  428cb0:	add	x0, x0, #0x108
  428cb4:	mul	x3, x3, x20
  428cb8:	bl	4037a0 <printf@plt>
  428cbc:	ldrb	w0, [x28]
  428cc0:	cbnz	w0, 428770 <ferror@plt+0x24ed0>
  428cc4:	ldrsw	x0, [x27, #52]
  428cc8:	mov	w3, #0x14                  	// #20
  428ccc:	ldp	x2, x1, [x27, #24]
  428cd0:	mul	w0, w0, w20
  428cd4:	strh	w3, [x2, x24, lsl #1]
  428cd8:	mov	w25, #0x0                   	// #0
  428cdc:	ldr	x20, [sp, #224]
  428ce0:	str	w0, [x1, x24, lsl #2]
  428ce4:	b	427748 <ferror@plt+0x23ea8>
  428ce8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  428cec:	add	x1, x1, #0xab0
  428cf0:	mov	w2, #0x5                   	// #5
  428cf4:	mov	x0, #0x0                   	// #0
  428cf8:	bl	403700 <dcgettext@plt>
  428cfc:	bl	441040 <error@@Base>
  428d00:	ldr	x4, [sp, #224]
  428d04:	b	428bf0 <ferror@plt+0x25350>
  428d08:	mov	x1, x0
  428d0c:	mov	w5, #0x1                   	// #1
  428d10:	mov	w2, #0x0                   	// #0
  428d14:	mov	w4, #0x0                   	// #0
  428d18:	mov	x6, #0x0                   	// #0
  428d1c:	mov	w8, #0x3                   	// #3
  428d20:	cmp	x26, x1
  428d24:	b.ls	42a6d8 <ferror@plt+0x26e38>  // b.plast
  428d28:	ldrb	w3, [x1], #1
  428d2c:	add	w4, w4, #0x1
  428d30:	cmp	w2, #0x3f
  428d34:	b.hi	429e90 <ferror@plt+0x265f0>  // b.pmore
  428d38:	and	x7, x3, #0x7f
  428d3c:	lsl	x9, x7, x2
  428d40:	orr	x6, x6, x9
  428d44:	lsr	x9, x6, x2
  428d48:	cmp	x7, x9
  428d4c:	csel	w5, w5, w8, eq  // eq = none
  428d50:	add	w2, w2, #0x7
  428d54:	tbnz	w3, #7, 428d20 <ferror@plt+0x25480>
  428d58:	and	w5, w5, #0xfffffffe
  428d5c:	add	x0, x0, w4, uxtw
  428d60:	str	x6, [x27, #80]
  428d64:	str	x0, [sp, #224]
  428d68:	tbnz	w5, #1, 42b484 <ferror@plt+0x27be4>
  428d6c:	ldrsw	x1, [x27, #52]
  428d70:	ldr	w25, [x23]
  428d74:	mul	x1, x1, x6
  428d78:	str	x1, [x27, #80]
  428d7c:	cbnz	w25, 428770 <ferror@plt+0x24ed0>
  428d80:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  428d84:	add	x0, x0, #0x410
  428d88:	bl	4037a0 <printf@plt>
  428d8c:	ldr	x20, [sp, #224]
  428d90:	b	427748 <ferror@plt+0x23ea8>
  428d94:	mov	x1, x0
  428d98:	mov	w5, #0x1                   	// #1
  428d9c:	mov	w2, #0x0                   	// #0
  428da0:	mov	w4, #0x0                   	// #0
  428da4:	mov	x6, #0x0                   	// #0
  428da8:	mov	w8, #0x3                   	// #3
  428dac:	nop
  428db0:	cmp	x26, x1
  428db4:	b.ls	42a8bc <ferror@plt+0x2701c>  // b.plast
  428db8:	ldrb	w3, [x1], #1
  428dbc:	add	w4, w4, #0x1
  428dc0:	cmp	w2, #0x3f
  428dc4:	b.hi	429f50 <ferror@plt+0x266b0>  // b.pmore
  428dc8:	and	x7, x3, #0x7f
  428dcc:	lsl	x9, x7, x2
  428dd0:	orr	x6, x6, x9
  428dd4:	lsr	x9, x6, x2
  428dd8:	cmp	x7, x9
  428ddc:	csel	w5, w5, w8, eq  // eq = none
  428de0:	add	w2, w2, #0x7
  428de4:	tbnz	w3, #7, 428db0 <ferror@plt+0x25510>
  428de8:	add	x4, x0, w4, uxtw
  428dec:	str	w6, [x27, #72]
  428df0:	str	x4, [sp, #224]
  428df4:	and	w5, w5, #0xfffffffe
  428df8:	tst	x6, #0xffffffff00000000
  428dfc:	b.ne	428ed4 <ferror@plt+0x25634>  // b.any
  428e00:	tbnz	w5, #1, 428ed4 <ferror@plt+0x25634>
  428e04:	mov	x0, x4
  428e08:	mov	w5, #0x1                   	// #1
  428e0c:	mov	w1, #0x0                   	// #0
  428e10:	mov	w3, #0x0                   	// #0
  428e14:	mov	x6, #0x0                   	// #0
  428e18:	mov	w8, #0x3                   	// #3
  428e1c:	nop
  428e20:	cmp	x26, x0
  428e24:	b.ls	42a9c8 <ferror@plt+0x27128>  // b.plast
  428e28:	ldrb	w2, [x0], #1
  428e2c:	add	w3, w3, #0x1
  428e30:	cmp	w1, #0x3f
  428e34:	b.hi	429f40 <ferror@plt+0x266a0>  // b.pmore
  428e38:	and	x7, x2, #0x7f
  428e3c:	lsl	x9, x7, x1
  428e40:	orr	x6, x6, x9
  428e44:	lsr	x9, x6, x1
  428e48:	cmp	x7, x9
  428e4c:	csel	w5, w5, w8, eq  // eq = none
  428e50:	add	w1, w1, #0x7
  428e54:	tbnz	w2, #7, 428e20 <ferror@plt+0x25580>
  428e58:	and	w5, w5, #0xfffffffe
  428e5c:	add	x4, x4, w3, uxtw
  428e60:	str	x6, [x27, #80]
  428e64:	str	x4, [sp, #224]
  428e68:	tbnz	w5, #1, 42b40c <ferror@plt+0x27b6c>
  428e6c:	ldrsw	x0, [x27, #52]
  428e70:	ldr	w25, [x23]
  428e74:	strb	wzr, [x27, #93]
  428e78:	mul	x6, x0, x6
  428e7c:	str	x6, [x27, #80]
  428e80:	cbnz	w25, 428770 <ferror@plt+0x24ed0>
  428e84:	ldr	x1, [x22, #1616]
  428e88:	ldr	w20, [x27, #72]
  428e8c:	cbz	x1, 42b844 <ferror@plt+0x27fa4>
  428e90:	mov	w0, w20
  428e94:	blr	x1
  428e98:	mov	x4, x0
  428e9c:	cbz	x0, 42b844 <ferror@plt+0x27fa4>
  428ea0:	adrp	x2, 449000 <warn@@Base+0x79e8>
  428ea4:	mov	w3, w20
  428ea8:	add	x2, x2, #0x430
  428eac:	add	x0, x22, #0x610
  428eb0:	mov	x1, #0x40                  	// #64
  428eb4:	bl	403160 <snprintf@plt>
  428eb8:	ldr	w2, [x27, #80]
  428ebc:	add	x1, x22, #0x610
  428ec0:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  428ec4:	add	x0, x0, #0x3f0
  428ec8:	bl	4037a0 <printf@plt>
  428ecc:	ldr	x20, [sp, #224]
  428ed0:	b	427748 <ferror@plt+0x23ea8>
  428ed4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  428ed8:	add	x1, x1, #0xab0
  428edc:	mov	w2, #0x5                   	// #5
  428ee0:	mov	x0, #0x0                   	// #0
  428ee4:	bl	403700 <dcgettext@plt>
  428ee8:	bl	441040 <error@@Base>
  428eec:	ldr	x4, [sp, #224]
  428ef0:	b	428e04 <ferror@plt+0x25564>
  428ef4:	mov	x1, x0
  428ef8:	mov	w5, #0x1                   	// #1
  428efc:	mov	w2, #0x0                   	// #0
  428f00:	mov	w4, #0x0                   	// #0
  428f04:	mov	x24, #0x0                   	// #0
  428f08:	mov	w7, #0x3                   	// #3
  428f0c:	nop
  428f10:	cmp	x26, x1
  428f14:	b.ls	42ada8 <ferror@plt+0x27508>  // b.plast
  428f18:	ldrb	w3, [x1], #1
  428f1c:	add	w4, w4, #0x1
  428f20:	cmp	w2, #0x3f
  428f24:	b.hi	429de0 <ferror@plt+0x26540>  // b.pmore
  428f28:	and	x6, x3, #0x7f
  428f2c:	lsl	x8, x6, x2
  428f30:	orr	x24, x24, x8
  428f34:	lsr	x8, x24, x2
  428f38:	cmp	x6, x8
  428f3c:	csel	w5, w5, w7, eq  // eq = none
  428f40:	add	w2, w2, #0x7
  428f44:	tbnz	w3, #7, 428f10 <ferror@plt+0x25670>
  428f48:	add	x4, x0, w4, uxtw
  428f4c:	str	x4, [sp, #224]
  428f50:	tst	x24, #0xffffffff00000000
  428f54:	mov	w20, w24
  428f58:	and	w5, w5, #0xfffffffe
  428f5c:	and	x24, x24, #0xffffffff
  428f60:	b.ne	429054 <ferror@plt+0x257b4>  // b.any
  428f64:	tbnz	w5, #1, 429054 <ferror@plt+0x257b4>
  428f68:	mov	x1, x4
  428f6c:	mov	w5, #0x1                   	// #1
  428f70:	mov	w0, #0x0                   	// #0
  428f74:	mov	w3, #0x0                   	// #0
  428f78:	mov	x28, #0x0                   	// #0
  428f7c:	mov	w7, #0x3                   	// #3
  428f80:	cmp	x26, x1
  428f84:	b.ls	42a850 <ferror@plt+0x26fb0>  // b.plast
  428f88:	ldrb	w2, [x1], #1
  428f8c:	add	w3, w3, #0x1
  428f90:	cmp	w0, #0x3f
  428f94:	b.hi	429f60 <ferror@plt+0x266c0>  // b.pmore
  428f98:	and	x6, x2, #0x7f
  428f9c:	lsl	x8, x6, x0
  428fa0:	orr	x28, x28, x8
  428fa4:	lsr	x8, x28, x0
  428fa8:	cmp	x6, x8
  428fac:	csel	w5, w5, w7, eq  // eq = none
  428fb0:	add	w0, w0, #0x7
  428fb4:	tbnz	w2, #7, 428f80 <ferror@plt+0x256e0>
  428fb8:	and	w5, w5, #0xfffffffe
  428fbc:	cmp	w0, #0x3f
  428fc0:	b.hi	42b13c <ferror@plt+0x2789c>  // b.pmore
  428fc4:	tbz	w2, #6, 42b13c <ferror@plt+0x2789c>
  428fc8:	mov	x1, #0xffffffffffffffff    	// #-1
  428fcc:	add	x4, x4, w3, uxtw
  428fd0:	lsl	x0, x1, x0
  428fd4:	orr	x28, x28, x0
  428fd8:	str	x4, [sp, #224]
  428fdc:	tbnz	w5, #1, 42b148 <ferror@plt+0x278a8>
  428fe0:	mov	w1, w20
  428fe4:	mov	x0, x27
  428fe8:	bl	40cdd0 <ferror@plt+0x9530>
  428fec:	tbnz	w0, #31, 42a884 <ferror@plt+0x26fe4>
  428ff0:	ldr	w0, [x23]
  428ff4:	cbnz	w0, 42935c <ferror@plt+0x25abc>
  428ff8:	ldr	x25, [sp, #104]
  428ffc:	ldr	x1, [x22, #1616]
  429000:	cbz	x1, 42a8a0 <ferror@plt+0x27000>
  429004:	mov	w0, w20
  429008:	blr	x1
  42900c:	mov	x4, x0
  429010:	cbz	x0, 42a8a0 <ferror@plt+0x27000>
  429014:	adrp	x2, 449000 <warn@@Base+0x79e8>
  429018:	mov	w3, w20
  42901c:	add	x2, x2, #0x430
  429020:	add	x0, x22, #0x610
  429024:	mov	x1, #0x40                  	// #64
  429028:	bl	403160 <snprintf@plt>
  42902c:	ldrsw	x3, [x27, #52]
  429030:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  429034:	add	x2, x22, #0x610
  429038:	add	x0, x0, #0x390
  42903c:	mul	x3, x3, x28
  429040:	mov	x1, x25
  429044:	bl	4037a0 <printf@plt>
  429048:	ldrb	w0, [x25]
  42904c:	cbnz	w0, 428770 <ferror@plt+0x24ed0>
  429050:	b	42935c <ferror@plt+0x25abc>
  429054:	adrp	x1, 448000 <warn@@Base+0x69e8>
  429058:	add	x1, x1, #0xab0
  42905c:	mov	w2, #0x5                   	// #5
  429060:	mov	x0, #0x0                   	// #0
  429064:	bl	403700 <dcgettext@plt>
  429068:	bl	441040 <error@@Base>
  42906c:	ldr	x4, [sp, #224]
  429070:	b	428f68 <ferror@plt+0x256c8>
  429074:	mov	x1, x0
  429078:	mov	w6, #0x1                   	// #1
  42907c:	mov	w2, #0x0                   	// #0
  429080:	mov	w4, #0x0                   	// #0
  429084:	mov	x24, #0x0                   	// #0
  429088:	mov	w7, #0x3                   	// #3
  42908c:	nop
  429090:	cmp	x26, x1
  429094:	b.ls	42a998 <ferror@plt+0x270f8>  // b.plast
  429098:	ldrb	w3, [x1], #1
  42909c:	add	w4, w4, #0x1
  4290a0:	cmp	w2, #0x3f
  4290a4:	b.hi	429f30 <ferror@plt+0x26690>  // b.pmore
  4290a8:	and	x5, x3, #0x7f
  4290ac:	lsl	x8, x5, x2
  4290b0:	orr	x24, x24, x8
  4290b4:	lsr	x8, x24, x2
  4290b8:	cmp	x5, x8
  4290bc:	csel	w6, w6, w7, eq  // eq = none
  4290c0:	add	w2, w2, #0x7
  4290c4:	tbnz	w3, #7, 429090 <ferror@plt+0x257f0>
  4290c8:	add	x5, x0, w4, uxtw
  4290cc:	and	x0, x24, #0xffffffff
  4290d0:	str	x0, [sp, #184]
  4290d4:	and	w6, w6, #0xfffffffe
  4290d8:	str	x5, [sp, #224]
  4290dc:	tst	x24, #0xffffffff00000000
  4290e0:	mov	w25, w24
  4290e4:	b.ne	4291a0 <ferror@plt+0x25900>  // b.any
  4290e8:	tbnz	w6, #1, 4291a0 <ferror@plt+0x25900>
  4290ec:	mov	x0, x5
  4290f0:	mov	w6, #0x1                   	// #1
  4290f4:	mov	w1, #0x0                   	// #0
  4290f8:	mov	w4, #0x0                   	// #0
  4290fc:	mov	x28, #0x0                   	// #0
  429100:	mov	w8, #0x3                   	// #3
  429104:	nop
  429108:	cmp	x26, x0
  42910c:	b.ls	42a7c0 <ferror@plt+0x26f20>  // b.plast
  429110:	ldrb	w2, [x0], #1
  429114:	add	w4, w4, #0x1
  429118:	cmp	w1, #0x3f
  42911c:	b.hi	429f20 <ferror@plt+0x26680>  // b.pmore
  429120:	and	x3, x2, #0x7f
  429124:	lsl	x7, x3, x1
  429128:	orr	x28, x28, x7
  42912c:	lsr	x7, x28, x1
  429130:	cmp	x3, x7
  429134:	csel	w6, w6, w8, eq  // eq = none
  429138:	add	w1, w1, #0x7
  42913c:	tbnz	w2, #7, 429108 <ferror@plt+0x25868>
  429140:	and	w6, w6, #0xfffffffe
  429144:	add	x4, x5, w4, uxtw
  429148:	str	x4, [sp, #224]
  42914c:	tbnz	w6, #1, 42b424 <ferror@plt+0x27b84>
  429150:	ldr	w0, [x27, #16]
  429154:	add	x20, x4, x28
  429158:	ldr	x1, [sp, #144]
  42915c:	cmp	w0, w25
  429160:	ldr	x0, [sp, #104]
  429164:	csel	x24, x0, x1, hi  // hi = pmore
  429168:	cmp	x19, x20
  42916c:	ccmp	x4, x20, #0x2, cs  // cs = hs, nlast
  429170:	ccmp	x4, x19, #0x2, ls  // ls = plast
  429174:	b.cc	42b770 <ferror@plt+0x27ed0>  // b.lo, b.ul, b.last
  429178:	mov	w2, #0x5                   	// #5
  42917c:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  429180:	mov	x0, #0x0                   	// #0
  429184:	add	x1, x1, #0x2f8
  429188:	bl	403700 <dcgettext@plt>
  42918c:	mov	w25, #0x0                   	// #0
  429190:	mov	x1, x28
  429194:	bl	4037a0 <printf@plt>
  429198:	ldr	x20, [sp, #224]
  42919c:	b	427748 <ferror@plt+0x23ea8>
  4291a0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4291a4:	add	x1, x1, #0xab0
  4291a8:	mov	w2, #0x5                   	// #5
  4291ac:	mov	x0, #0x0                   	// #0
  4291b0:	bl	403700 <dcgettext@plt>
  4291b4:	bl	441040 <error@@Base>
  4291b8:	ldr	x5, [sp, #224]
  4291bc:	b	4290ec <ferror@plt+0x2584c>
  4291c0:	mov	x1, x0
  4291c4:	mov	w6, #0x1                   	// #1
  4291c8:	mov	w2, #0x0                   	// #0
  4291cc:	mov	w5, #0x0                   	// #0
  4291d0:	mov	x20, #0x0                   	// #0
  4291d4:	mov	w7, #0x3                   	// #3
  4291d8:	cmp	x26, x1
  4291dc:	b.ls	42a794 <ferror@plt+0x26ef4>  // b.plast
  4291e0:	ldrb	w3, [x1], #1
  4291e4:	add	w5, w5, #0x1
  4291e8:	cmp	w2, #0x3f
  4291ec:	b.hi	429f10 <ferror@plt+0x26670>  // b.pmore
  4291f0:	and	x4, x3, #0x7f
  4291f4:	lsl	x8, x4, x2
  4291f8:	orr	x20, x20, x8
  4291fc:	lsr	x8, x20, x2
  429200:	cmp	x4, x8
  429204:	csel	w6, w6, w7, eq  // eq = none
  429208:	add	w2, w2, #0x7
  42920c:	tbnz	w3, #7, 4291d8 <ferror@plt+0x25938>
  429210:	and	w6, w6, #0xfffffffe
  429214:	add	x0, x0, w5, uxtw
  429218:	str	x0, [sp, #224]
  42921c:	tbnz	w6, #1, 42b490 <ferror@plt+0x27bf0>
  429220:	cmp	x19, x0
  429224:	b.ls	42a5a0 <ferror@plt+0x26d00>  // b.plast
  429228:	sub	x1, x19, x0
  42922c:	cmp	x1, x20
  429230:	b.cc	42a5a0 <ferror@plt+0x26d00>  // b.lo, b.ul, b.last
  429234:	ldr	w1, [x23]
  429238:	cbz	w1, 42b970 <ferror@plt+0x280d0>
  42923c:	add	x20, x0, x20
  429240:	mov	w25, #0x0                   	// #0
  429244:	mov	w0, #0x1                   	// #1
  429248:	strb	w0, [x27, #93]
  42924c:	str	x20, [sp, #224]
  429250:	b	427748 <ferror@plt+0x23ea8>
  429254:	mov	x1, x0
  429258:	mov	w5, #0x1                   	// #1
  42925c:	mov	w2, #0x0                   	// #0
  429260:	mov	w4, #0x0                   	// #0
  429264:	mov	x24, #0x0                   	// #0
  429268:	mov	w7, #0x3                   	// #3
  42926c:	nop
  429270:	cmp	x26, x1
  429274:	b.ls	42ac08 <ferror@plt+0x27368>  // b.plast
  429278:	ldrb	w3, [x1], #1
  42927c:	add	w4, w4, #0x1
  429280:	cmp	w2, #0x3f
  429284:	b.hi	429dc0 <ferror@plt+0x26520>  // b.pmore
  429288:	and	x6, x3, #0x7f
  42928c:	lsl	x8, x6, x2
  429290:	orr	x24, x24, x8
  429294:	lsr	x8, x24, x2
  429298:	cmp	x6, x8
  42929c:	csel	w5, w5, w7, eq  // eq = none
  4292a0:	add	w2, w2, #0x7
  4292a4:	tbnz	w3, #7, 429270 <ferror@plt+0x259d0>
  4292a8:	add	x4, x0, w4, uxtw
  4292ac:	str	x4, [sp, #224]
  4292b0:	tst	x24, #0xffffffff00000000
  4292b4:	mov	w20, w24
  4292b8:	and	w5, w5, #0xfffffffe
  4292bc:	and	x24, x24, #0xffffffff
  4292c0:	b.ne	429384 <ferror@plt+0x25ae4>  // b.any
  4292c4:	tbnz	w5, #1, 429384 <ferror@plt+0x25ae4>
  4292c8:	mov	x1, x4
  4292cc:	mov	w5, #0x1                   	// #1
  4292d0:	mov	w0, #0x0                   	// #0
  4292d4:	mov	w3, #0x0                   	// #0
  4292d8:	mov	x6, #0x0                   	// #0
  4292dc:	mov	w8, #0x3                   	// #3
  4292e0:	cmp	x26, x1
  4292e4:	b.ls	42ac34 <ferror@plt+0x27394>  // b.plast
  4292e8:	ldrb	w2, [x1], #1
  4292ec:	add	w3, w3, #0x1
  4292f0:	cmp	w0, #0x3f
  4292f4:	b.hi	429dd0 <ferror@plt+0x26530>  // b.pmore
  4292f8:	and	x7, x2, #0x7f
  4292fc:	lsl	x9, x7, x0
  429300:	orr	x6, x6, x9
  429304:	lsr	x9, x6, x0
  429308:	cmp	x7, x9
  42930c:	csel	w5, w5, w8, eq  // eq = none
  429310:	add	w0, w0, #0x7
  429314:	tbnz	w2, #7, 4292e0 <ferror@plt+0x25a40>
  429318:	and	w5, w5, #0xfffffffe
  42931c:	cmp	w0, #0x3f
  429320:	b.hi	42b164 <ferror@plt+0x278c4>  // b.pmore
  429324:	tbz	w2, #6, 42b164 <ferror@plt+0x278c4>
  429328:	mov	x28, #0xffffffffffffffff    	// #-1
  42932c:	add	x4, x4, w3, uxtw
  429330:	lsl	x28, x28, x0
  429334:	orr	x28, x28, x6
  429338:	str	x4, [sp, #224]
  42933c:	tbnz	w5, #1, 42b174 <ferror@plt+0x278d4>
  429340:	neg	x28, x28
  429344:	mov	w1, w20
  429348:	mov	x0, x27
  42934c:	bl	40cdd0 <ferror@plt+0x9530>
  429350:	tbnz	w0, #31, 42ac70 <ferror@plt+0x273d0>
  429354:	ldr	w0, [x23]
  429358:	cbz	w0, 42b360 <ferror@plt+0x27ac0>
  42935c:	ldr	x2, [x27, #24]
  429360:	mov	w3, #0x80                  	// #128
  429364:	ldr	w0, [x27, #52]
  429368:	mov	w25, #0x0                   	// #0
  42936c:	ldr	x1, [x27, #32]
  429370:	strh	w3, [x2, x24, lsl #1]
  429374:	ldr	x20, [sp, #224]
  429378:	mul	w28, w0, w28
  42937c:	str	w28, [x1, x24, lsl #2]
  429380:	b	427748 <ferror@plt+0x23ea8>
  429384:	adrp	x1, 448000 <warn@@Base+0x69e8>
  429388:	add	x1, x1, #0xab0
  42938c:	mov	w2, #0x5                   	// #5
  429390:	mov	x0, #0x0                   	// #0
  429394:	bl	403700 <dcgettext@plt>
  429398:	bl	441040 <error@@Base>
  42939c:	ldr	x4, [sp, #224]
  4293a0:	b	4292c8 <ferror@plt+0x25a28>
  4293a4:	mov	x1, x0
  4293a8:	mov	w5, #0x1                   	// #1
  4293ac:	mov	w2, #0x0                   	// #0
  4293b0:	mov	w4, #0x0                   	// #0
  4293b4:	mov	x6, #0x0                   	// #0
  4293b8:	mov	w8, #0x3                   	// #3
  4293bc:	nop
  4293c0:	cmp	x26, x1
  4293c4:	b.ls	42a824 <ferror@plt+0x26f84>  // b.plast
  4293c8:	ldrb	w3, [x1], #1
  4293cc:	add	w4, w4, #0x1
  4293d0:	cmp	w2, #0x3f
  4293d4:	b.hi	429f00 <ferror@plt+0x26660>  // b.pmore
  4293d8:	and	x7, x3, #0x7f
  4293dc:	lsl	x9, x7, x2
  4293e0:	orr	x6, x6, x9
  4293e4:	lsr	x9, x6, x2
  4293e8:	cmp	x7, x9
  4293ec:	csel	w5, w5, w8, eq  // eq = none
  4293f0:	add	w2, w2, #0x7
  4293f4:	tbnz	w3, #7, 4293c0 <ferror@plt+0x25b20>
  4293f8:	and	w5, w5, #0xfffffffe
  4293fc:	add	x0, x0, w4, uxtw
  429400:	str	x6, [x27, #80]
  429404:	str	x0, [sp, #224]
  429408:	tbnz	w5, #1, 42b3c4 <ferror@plt+0x27b24>
  42940c:	ldr	w25, [x23]
  429410:	cbnz	w25, 428770 <ferror@plt+0x24ed0>
  429414:	ldr	w1, [x27, #80]
  429418:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  42941c:	add	x0, x0, #0x278
  429420:	bl	4037a0 <printf@plt>
  429424:	ldr	x20, [sp, #224]
  429428:	b	427748 <ferror@plt+0x23ea8>
  42942c:	mov	x1, x0
  429430:	mov	w5, #0x1                   	// #1
  429434:	mov	w2, #0x0                   	// #0
  429438:	mov	w4, #0x0                   	// #0
  42943c:	mov	x6, #0x0                   	// #0
  429440:	mov	w8, #0x3                   	// #3
  429444:	nop
  429448:	cmp	x26, x1
  42944c:	b.ls	42a7ec <ferror@plt+0x26f4c>  // b.plast
  429450:	ldrb	w3, [x1], #1
  429454:	add	w4, w4, #0x1
  429458:	cmp	w2, #0x3f
  42945c:	b.hi	429ef0 <ferror@plt+0x26650>  // b.pmore
  429460:	and	x7, x3, #0x7f
  429464:	lsl	x9, x7, x2
  429468:	orr	x6, x6, x9
  42946c:	lsr	x9, x6, x2
  429470:	cmp	x7, x9
  429474:	csel	w5, w5, w8, eq  // eq = none
  429478:	add	w2, w2, #0x7
  42947c:	tbnz	w3, #7, 429448 <ferror@plt+0x25ba8>
  429480:	add	x0, x0, w4, uxtw
  429484:	str	w6, [x27, #72]
  429488:	str	x0, [sp, #224]
  42948c:	and	w5, w5, #0xfffffffe
  429490:	tst	x6, #0xffffffff00000000
  429494:	b.ne	4294f4 <ferror@plt+0x25c54>  // b.any
  429498:	tbnz	w5, #1, 4294f4 <ferror@plt+0x25c54>
  42949c:	ldr	w25, [x23]
  4294a0:	strb	wzr, [x27, #93]
  4294a4:	cbnz	w25, 428770 <ferror@plt+0x24ed0>
  4294a8:	ldr	x1, [x22, #1616]
  4294ac:	ldr	w20, [x27, #72]
  4294b0:	cbz	x1, 42b828 <ferror@plt+0x27f88>
  4294b4:	mov	w0, w20
  4294b8:	blr	x1
  4294bc:	mov	x4, x0
  4294c0:	cbz	x0, 42b828 <ferror@plt+0x27f88>
  4294c4:	adrp	x2, 449000 <warn@@Base+0x79e8>
  4294c8:	mov	w3, w20
  4294cc:	add	x2, x2, #0x430
  4294d0:	add	x0, x22, #0x610
  4294d4:	mov	x1, #0x40                  	// #64
  4294d8:	bl	403160 <snprintf@plt>
  4294dc:	add	x1, x22, #0x610
  4294e0:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  4294e4:	add	x0, x0, #0x258
  4294e8:	bl	4037a0 <printf@plt>
  4294ec:	ldr	x20, [sp, #224]
  4294f0:	b	427748 <ferror@plt+0x23ea8>
  4294f4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  4294f8:	add	x1, x1, #0xab0
  4294fc:	mov	w2, #0x5                   	// #5
  429500:	mov	x0, #0x0                   	// #0
  429504:	bl	403700 <dcgettext@plt>
  429508:	bl	441040 <error@@Base>
  42950c:	b	42949c <ferror@plt+0x25bfc>
  429510:	mov	x1, x0
  429514:	mov	w5, #0x1                   	// #1
  429518:	mov	w2, #0x0                   	// #0
  42951c:	mov	w4, #0x0                   	// #0
  429520:	mov	x6, #0x0                   	// #0
  429524:	mov	w8, #0x3                   	// #3
  429528:	cmp	x26, x1
  42952c:	b.ls	42ab00 <ferror@plt+0x27260>  // b.plast
  429530:	ldrb	w3, [x1], #1
  429534:	add	w4, w4, #0x1
  429538:	cmp	w2, #0x3f
  42953c:	b.hi	429ee0 <ferror@plt+0x26640>  // b.pmore
  429540:	and	x7, x3, #0x7f
  429544:	lsl	x9, x7, x2
  429548:	orr	x6, x6, x9
  42954c:	lsr	x9, x6, x2
  429550:	cmp	x7, x9
  429554:	csel	w5, w5, w8, eq  // eq = none
  429558:	add	w2, w2, #0x7
  42955c:	tbnz	w3, #7, 429528 <ferror@plt+0x25c88>
  429560:	add	x0, x0, w4, uxtw
  429564:	str	x0, [sp, #224]
  429568:	and	w5, w5, #0xfffffffe
  42956c:	tst	x6, #0xffffffff00000000
  429570:	mov	w20, w6
  429574:	and	x24, x6, #0xffffffff
  429578:	b.ne	42960c <ferror@plt+0x25d6c>  // b.any
  42957c:	tbnz	w5, #1, 42960c <ferror@plt+0x25d6c>
  429580:	ldr	w0, [x27, #16]
  429584:	ldr	w1, [x23]
  429588:	cmp	w0, w20
  42958c:	b.hi	429634 <ferror@plt+0x25d94>  // b.pmore
  429590:	ldr	x25, [sp, #144]
  429594:	cbz	w1, 4295a0 <ferror@plt+0x25d00>
  429598:	ldrb	w0, [x25]
  42959c:	cbz	w0, 4295ec <ferror@plt+0x25d4c>
  4295a0:	ldr	x1, [x22, #1616]
  4295a4:	cbz	x1, 429644 <ferror@plt+0x25da4>
  4295a8:	mov	w0, w20
  4295ac:	blr	x1
  4295b0:	mov	x4, x0
  4295b4:	cbz	x0, 429644 <ferror@plt+0x25da4>
  4295b8:	adrp	x2, 449000 <warn@@Base+0x79e8>
  4295bc:	mov	w3, w20
  4295c0:	add	x2, x2, #0x430
  4295c4:	add	x0, x22, #0x610
  4295c8:	mov	x1, #0x40                  	// #64
  4295cc:	bl	403160 <snprintf@plt>
  4295d0:	add	x2, x22, #0x610
  4295d4:	mov	x1, x25
  4295d8:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  4295dc:	add	x0, x0, #0x178
  4295e0:	bl	4037a0 <printf@plt>
  4295e4:	ldrb	w0, [x25]
  4295e8:	cbnz	w0, 428770 <ferror@plt+0x24ed0>
  4295ec:	ldr	x1, [x27, #24]
  4295f0:	mov	w2, #0x8                   	// #8
  4295f4:	ldr	x0, [x27, #32]
  4295f8:	strh	w2, [x1, x24, lsl #1]
  4295fc:	mov	w25, #0x0                   	// #0
  429600:	ldr	x20, [sp, #224]
  429604:	str	wzr, [x0, x24, lsl #2]
  429608:	b	427748 <ferror@plt+0x23ea8>
  42960c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  429610:	add	x1, x1, #0xab0
  429614:	mov	w2, #0x5                   	// #5
  429618:	mov	x0, #0x0                   	// #0
  42961c:	bl	403700 <dcgettext@plt>
  429620:	bl	441040 <error@@Base>
  429624:	ldr	w0, [x27, #16]
  429628:	ldr	w1, [x23]
  42962c:	cmp	w0, w20
  429630:	b.ls	429590 <ferror@plt+0x25cf0>  // b.plast
  429634:	cbnz	w1, 4295ec <ferror@plt+0x25d4c>
  429638:	ldr	x1, [x22, #1616]
  42963c:	ldr	x25, [sp, #104]
  429640:	cbnz	x1, 4295a8 <ferror@plt+0x25d08>
  429644:	mov	w3, w20
  429648:	add	x0, x22, #0x610
  42964c:	adrp	x2, 449000 <warn@@Base+0x79e8>
  429650:	mov	x1, #0x40                  	// #64
  429654:	add	x2, x2, #0x400
  429658:	bl	403160 <snprintf@plt>
  42965c:	b	4295d0 <ferror@plt+0x25d30>
  429660:	mov	x1, x0
  429664:	mov	w5, #0x1                   	// #1
  429668:	mov	w2, #0x0                   	// #0
  42966c:	mov	w4, #0x0                   	// #0
  429670:	mov	x6, #0x0                   	// #0
  429674:	mov	w8, #0x3                   	// #3
  429678:	cmp	x26, x1
  42967c:	b.ls	42aa24 <ferror@plt+0x27184>  // b.plast
  429680:	ldrb	w3, [x1], #1
  429684:	add	w4, w4, #0x1
  429688:	cmp	w2, #0x3f
  42968c:	b.hi	429ed0 <ferror@plt+0x26630>  // b.pmore
  429690:	and	x7, x3, #0x7f
  429694:	lsl	x9, x7, x2
  429698:	orr	x6, x6, x9
  42969c:	lsr	x9, x6, x2
  4296a0:	cmp	x7, x9
  4296a4:	csel	w5, w5, w8, eq  // eq = none
  4296a8:	add	w2, w2, #0x7
  4296ac:	tbnz	w3, #7, 429678 <ferror@plt+0x25dd8>
  4296b0:	add	x0, x0, w4, uxtw
  4296b4:	str	x0, [sp, #224]
  4296b8:	and	w5, w5, #0xfffffffe
  4296bc:	tst	x6, #0xffffffff00000000
  4296c0:	mov	w20, w6
  4296c4:	and	x24, x6, #0xffffffff
  4296c8:	b.ne	429748 <ferror@plt+0x25ea8>  // b.any
  4296cc:	tbnz	w5, #1, 429748 <ferror@plt+0x25ea8>
  4296d0:	ldr	w0, [x27, #16]
  4296d4:	ldr	w1, [x23]
  4296d8:	cmp	w0, w20
  4296dc:	b.hi	429770 <ferror@plt+0x25ed0>  // b.pmore
  4296e0:	ldr	x25, [sp, #144]
  4296e4:	cbz	w1, 4296f0 <ferror@plt+0x25e50>
  4296e8:	ldrb	w0, [x25]
  4296ec:	cbz	w0, 42973c <ferror@plt+0x25e9c>
  4296f0:	ldr	x1, [x22, #1616]
  4296f4:	cbz	x1, 429780 <ferror@plt+0x25ee0>
  4296f8:	mov	w0, w20
  4296fc:	blr	x1
  429700:	mov	x4, x0
  429704:	cbz	x0, 429780 <ferror@plt+0x25ee0>
  429708:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42970c:	mov	w3, w20
  429710:	add	x2, x2, #0x430
  429714:	add	x0, x22, #0x610
  429718:	mov	x1, #0x40                  	// #64
  42971c:	bl	403160 <snprintf@plt>
  429720:	add	x2, x22, #0x610
  429724:	mov	x1, x25
  429728:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  42972c:	add	x0, x0, #0x158
  429730:	bl	4037a0 <printf@plt>
  429734:	ldrb	w0, [x25]
  429738:	cbnz	w0, 428770 <ferror@plt+0x24ed0>
  42973c:	mov	w2, #0x7                   	// #7
  429740:	ldr	x1, [x27, #24]
  429744:	b	4295f4 <ferror@plt+0x25d54>
  429748:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42974c:	add	x1, x1, #0xab0
  429750:	mov	w2, #0x5                   	// #5
  429754:	mov	x0, #0x0                   	// #0
  429758:	bl	403700 <dcgettext@plt>
  42975c:	bl	441040 <error@@Base>
  429760:	ldr	w0, [x27, #16]
  429764:	ldr	w1, [x23]
  429768:	cmp	w0, w20
  42976c:	b.ls	4296e0 <ferror@plt+0x25e40>  // b.plast
  429770:	cbnz	w1, 42973c <ferror@plt+0x25e9c>
  429774:	ldr	x1, [x22, #1616]
  429778:	ldr	x25, [sp, #104]
  42977c:	cbnz	x1, 4296f8 <ferror@plt+0x25e58>
  429780:	mov	w3, w20
  429784:	add	x0, x22, #0x610
  429788:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42978c:	mov	x1, #0x40                  	// #64
  429790:	add	x2, x2, #0x400
  429794:	bl	403160 <snprintf@plt>
  429798:	b	429720 <ferror@plt+0x25e80>
  42979c:	mov	x1, x0
  4297a0:	mov	w5, #0x1                   	// #1
  4297a4:	mov	w2, #0x0                   	// #0
  4297a8:	mov	w4, #0x0                   	// #0
  4297ac:	mov	x24, #0x0                   	// #0
  4297b0:	mov	w7, #0x3                   	// #3
  4297b4:	nop
  4297b8:	cmp	x26, x1
  4297bc:	b.ls	42ad1c <ferror@plt+0x2747c>  // b.plast
  4297c0:	ldrb	w3, [x1], #1
  4297c4:	add	w4, w4, #0x1
  4297c8:	cmp	w2, #0x3f
  4297cc:	b.hi	429e10 <ferror@plt+0x26570>  // b.pmore
  4297d0:	and	x6, x3, #0x7f
  4297d4:	lsl	x8, x6, x2
  4297d8:	orr	x24, x24, x8
  4297dc:	lsr	x8, x24, x2
  4297e0:	cmp	x6, x8
  4297e4:	csel	w5, w5, w7, eq  // eq = none
  4297e8:	add	w2, w2, #0x7
  4297ec:	tbnz	w3, #7, 4297b8 <ferror@plt+0x25f18>
  4297f0:	add	x4, x0, w4, uxtw
  4297f4:	str	x4, [sp, #224]
  4297f8:	tst	x24, #0xffffffff00000000
  4297fc:	mov	w20, w24
  429800:	and	w5, w5, #0xfffffffe
  429804:	and	x24, x24, #0xffffffff
  429808:	b.ne	429940 <ferror@plt+0x260a0>  // b.any
  42980c:	tbnz	w5, #1, 429940 <ferror@plt+0x260a0>
  429810:	mov	x0, x4
  429814:	mov	w6, #0x1                   	// #1
  429818:	mov	w1, #0x0                   	// #0
  42981c:	mov	w5, #0x0                   	// #0
  429820:	mov	x28, #0x0                   	// #0
  429824:	mov	w8, #0x3                   	// #3
  429828:	cmp	x26, x0
  42982c:	b.ls	42aba8 <ferror@plt+0x27308>  // b.plast
  429830:	ldrb	w2, [x0], #1
  429834:	add	w5, w5, #0x1
  429838:	cmp	w1, #0x3f
  42983c:	b.hi	429e20 <ferror@plt+0x26580>  // b.pmore
  429840:	and	x3, x2, #0x7f
  429844:	lsl	x7, x3, x1
  429848:	orr	x28, x28, x7
  42984c:	lsr	x7, x28, x1
  429850:	cmp	x3, x7
  429854:	csel	w6, w6, w8, eq  // eq = none
  429858:	add	w1, w1, #0x7
  42985c:	tbnz	w2, #7, 429828 <ferror@plt+0x25f88>
  429860:	and	w6, w6, #0xfffffffe
  429864:	add	x4, x4, w5, uxtw
  429868:	str	x4, [sp, #224]
  42986c:	tbnz	w6, #1, 42b430 <ferror@plt+0x27b90>
  429870:	ldr	w0, [x27, #16]
  429874:	ldr	w1, [x23]
  429878:	cmp	w0, w20
  42987c:	b.hi	42abdc <ferror@plt+0x2733c>  // b.pmore
  429880:	ldr	x25, [sp, #144]
  429884:	cbz	w1, 429890 <ferror@plt+0x25ff0>
  429888:	ldrb	w0, [x25]
  42988c:	cbz	w0, 429924 <ferror@plt+0x26084>
  429890:	ldr	x1, [x22, #1616]
  429894:	cbz	x1, 42abec <ferror@plt+0x2734c>
  429898:	mov	w0, w20
  42989c:	blr	x1
  4298a0:	mov	x4, x0
  4298a4:	cbz	x0, 42abec <ferror@plt+0x2734c>
  4298a8:	adrp	x2, 449000 <warn@@Base+0x79e8>
  4298ac:	mov	w3, w20
  4298b0:	add	x2, x2, #0x430
  4298b4:	add	x0, x22, #0x610
  4298b8:	mov	x1, #0x40                  	// #64
  4298bc:	bl	403160 <snprintf@plt>
  4298c0:	add	x20, x22, #0x610
  4298c4:	mov	x1, x25
  4298c8:	mov	x2, x20
  4298cc:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  4298d0:	add	x0, x0, #0x198
  4298d4:	bl	4037a0 <printf@plt>
  4298d8:	ldr	x1, [x22, #1616]
  4298dc:	mov	w3, w28
  4298e0:	cbz	x1, 42b348 <ferror@plt+0x27aa8>
  4298e4:	mov	w0, w28
  4298e8:	str	w28, [sp, #184]
  4298ec:	blr	x1
  4298f0:	mov	x4, x0
  4298f4:	ldr	w3, [sp, #184]
  4298f8:	cbz	x0, 42b348 <ferror@plt+0x27aa8>
  4298fc:	adrp	x2, 449000 <warn@@Base+0x79e8>
  429900:	mov	x0, x20
  429904:	mov	w3, w28
  429908:	add	x2, x2, #0x430
  42990c:	mov	x1, #0x40                  	// #64
  429910:	bl	403160 <snprintf@plt>
  429914:	add	x0, x22, #0x610
  429918:	bl	403450 <puts@plt>
  42991c:	ldrb	w0, [x25]
  429920:	cbnz	w0, 428770 <ferror@plt+0x24ed0>
  429924:	ldp	x1, x0, [x27, #24]
  429928:	mov	w2, #0x9                   	// #9
  42992c:	strh	w2, [x1, x24, lsl #1]
  429930:	mov	w25, #0x0                   	// #0
  429934:	ldr	x20, [sp, #224]
  429938:	str	w28, [x0, x24, lsl #2]
  42993c:	b	427748 <ferror@plt+0x23ea8>
  429940:	adrp	x1, 448000 <warn@@Base+0x69e8>
  429944:	add	x1, x1, #0xab0
  429948:	mov	w2, #0x5                   	// #5
  42994c:	mov	x0, #0x0                   	// #0
  429950:	bl	403700 <dcgettext@plt>
  429954:	bl	441040 <error@@Base>
  429958:	ldr	x4, [sp, #224]
  42995c:	b	429810 <ferror@plt+0x25f70>
  429960:	mov	x1, x0
  429964:	mov	w5, #0x1                   	// #1
  429968:	mov	w2, #0x0                   	// #0
  42996c:	mov	w4, #0x0                   	// #0
  429970:	mov	x20, #0x0                   	// #0
  429974:	mov	w7, #0x3                   	// #3
  429978:	cmp	x26, x1
  42997c:	b.ls	42ad48 <ferror@plt+0x274a8>  // b.plast
  429980:	ldrb	w3, [x1], #1
  429984:	add	w4, w4, #0x1
  429988:	cmp	w2, #0x3f
  42998c:	b.hi	429e00 <ferror@plt+0x26560>  // b.pmore
  429990:	and	x6, x3, #0x7f
  429994:	lsl	x8, x6, x2
  429998:	orr	x20, x20, x8
  42999c:	lsr	x8, x20, x2
  4299a0:	cmp	x6, x8
  4299a4:	csel	w5, w5, w7, eq  // eq = none
  4299a8:	add	w2, w2, #0x7
  4299ac:	tbnz	w3, #7, 429978 <ferror@plt+0x260d8>
  4299b0:	and	w5, w5, #0xfffffffe
  4299b4:	add	x0, x0, w4, uxtw
  4299b8:	str	x0, [sp, #224]
  4299bc:	tbnz	w5, #1, 42b4b8 <ferror@plt+0x27c18>
  4299c0:	ldr	w0, [x27, #16]
  4299c4:	ldr	w1, [x23]
  4299c8:	cmp	w0, w28
  4299cc:	b.hi	42ad7c <ferror@plt+0x274dc>  // b.pmore
  4299d0:	ldr	x24, [sp, #144]
  4299d4:	cbz	w1, 4299e0 <ferror@plt+0x26140>
  4299d8:	ldrb	w0, [x24]
  4299dc:	cbz	w0, 429a34 <ferror@plt+0x26194>
  4299e0:	ldr	x1, [x22, #1616]
  4299e4:	cbz	x1, 42ad8c <ferror@plt+0x274ec>
  4299e8:	mov	w0, w28
  4299ec:	blr	x1
  4299f0:	mov	x4, x0
  4299f4:	cbz	x0, 42ad8c <ferror@plt+0x274ec>
  4299f8:	adrp	x2, 449000 <warn@@Base+0x79e8>
  4299fc:	mov	w3, w28
  429a00:	add	x2, x2, #0x430
  429a04:	add	x0, x22, #0x610
  429a08:	mov	x1, #0x40                  	// #64
  429a0c:	bl	403160 <snprintf@plt>
  429a10:	ldrsw	x3, [x27, #52]
  429a14:	add	x2, x22, #0x610
  429a18:	mov	x1, x24
  429a1c:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  429a20:	add	x0, x0, #0x8
  429a24:	mul	x3, x3, x20
  429a28:	bl	4037a0 <printf@plt>
  429a2c:	ldrb	w0, [x24]
  429a30:	cbnz	w0, 428770 <ferror@plt+0x24ed0>
  429a34:	ldp	x3, x1, [x27, #24]
  429a38:	ubfiz	x2, x28, #1, #6
  429a3c:	ldrsw	x0, [x27, #52]
  429a40:	mov	w4, #0x80                  	// #128
  429a44:	mov	w25, #0x0                   	// #0
  429a48:	strh	w4, [x3, x2]
  429a4c:	mul	w20, w0, w20
  429a50:	str	w20, [x1, x28, lsl #2]
  429a54:	ldr	x20, [sp, #224]
  429a58:	b	427748 <ferror@plt+0x23ea8>
  429a5c:	mov	x1, x0
  429a60:	mov	w5, #0x1                   	// #1
  429a64:	mov	w2, #0x0                   	// #0
  429a68:	mov	w4, #0x0                   	// #0
  429a6c:	mov	x6, #0x0                   	// #0
  429a70:	mov	w8, #0x3                   	// #3
  429a74:	nop
  429a78:	cmp	x26, x1
  429a7c:	b.ls	42ab6c <ferror@plt+0x272cc>  // b.plast
  429a80:	ldrb	w3, [x1], #1
  429a84:	add	w4, w4, #0x1
  429a88:	cmp	w2, #0x3f
  429a8c:	b.hi	429df0 <ferror@plt+0x26550>  // b.pmore
  429a90:	and	x7, x3, #0x7f
  429a94:	lsl	x9, x7, x2
  429a98:	orr	x6, x6, x9
  429a9c:	lsr	x9, x6, x2
  429aa0:	cmp	x7, x9
  429aa4:	csel	w5, w5, w8, eq  // eq = none
  429aa8:	add	w2, w2, #0x7
  429aac:	tbnz	w3, #7, 429a78 <ferror@plt+0x261d8>
  429ab0:	add	x0, x0, w4, uxtw
  429ab4:	str	x0, [sp, #224]
  429ab8:	and	w5, w5, #0xfffffffe
  429abc:	tst	x6, #0xffffffff00000000
  429ac0:	mov	w24, w6
  429ac4:	and	x20, x6, #0xffffffff
  429ac8:	b.ne	429b6c <ferror@plt+0x262cc>  // b.any
  429acc:	tbnz	w5, #1, 429b6c <ferror@plt+0x262cc>
  429ad0:	ldr	w0, [x27, #16]
  429ad4:	ldr	w1, [x23]
  429ad8:	cmp	w0, w24
  429adc:	b.hi	429b94 <ferror@plt+0x262f4>  // b.pmore
  429ae0:	ldr	x25, [sp, #144]
  429ae4:	cbz	w1, 429af0 <ferror@plt+0x26250>
  429ae8:	ldrb	w0, [x25]
  429aec:	cbz	w0, 429b3c <ferror@plt+0x2629c>
  429af0:	ldr	x1, [x22, #1616]
  429af4:	cbz	x1, 429ba4 <ferror@plt+0x26304>
  429af8:	mov	w0, w24
  429afc:	blr	x1
  429b00:	mov	x4, x0
  429b04:	cbz	x0, 429ba4 <ferror@plt+0x26304>
  429b08:	adrp	x2, 449000 <warn@@Base+0x79e8>
  429b0c:	mov	w3, w24
  429b10:	add	x2, x2, #0x430
  429b14:	add	x0, x22, #0x610
  429b18:	mov	x1, #0x40                  	// #64
  429b1c:	bl	403160 <snprintf@plt>
  429b20:	add	x2, x22, #0x610
  429b24:	mov	x1, x25
  429b28:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  429b2c:	add	x0, x0, #0x130
  429b30:	bl	4037a0 <printf@plt>
  429b34:	ldrb	w0, [x25]
  429b38:	cbnz	w0, 428770 <ferror@plt+0x24ed0>
  429b3c:	ldr	x0, [sp, #232]
  429b40:	lsl	x1, x20, #1
  429b44:	ldp	x3, x2, [x27, #24]
  429b48:	ldr	w4, [x0, #16]
  429b4c:	cmp	w4, w24
  429b50:	b.hi	42b368 <ferror@plt+0x27ac8>  // b.pmore
  429b54:	mov	w0, #0x7                   	// #7
  429b58:	strh	w0, [x3, x1]
  429b5c:	mov	w25, #0x0                   	// #0
  429b60:	str	wzr, [x2, x20, lsl #2]
  429b64:	ldr	x20, [sp, #224]
  429b68:	b	427748 <ferror@plt+0x23ea8>
  429b6c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  429b70:	add	x1, x1, #0xab0
  429b74:	mov	w2, #0x5                   	// #5
  429b78:	mov	x0, #0x0                   	// #0
  429b7c:	bl	403700 <dcgettext@plt>
  429b80:	bl	441040 <error@@Base>
  429b84:	ldr	w0, [x27, #16]
  429b88:	ldr	w1, [x23]
  429b8c:	cmp	w0, w24
  429b90:	b.ls	429ae0 <ferror@plt+0x26240>  // b.plast
  429b94:	cbnz	w1, 429b3c <ferror@plt+0x2629c>
  429b98:	ldr	x1, [x22, #1616]
  429b9c:	ldr	x25, [sp, #104]
  429ba0:	cbnz	x1, 429af8 <ferror@plt+0x26258>
  429ba4:	mov	w3, w24
  429ba8:	add	x0, x22, #0x610
  429bac:	adrp	x2, 449000 <warn@@Base+0x79e8>
  429bb0:	mov	x1, #0x40                  	// #64
  429bb4:	add	x2, x2, #0x400
  429bb8:	bl	403160 <snprintf@plt>
  429bbc:	b	429b20 <ferror@plt+0x26280>
  429bc0:	mov	x1, x0
  429bc4:	mov	w5, #0x1                   	// #1
  429bc8:	mov	w2, #0x0                   	// #0
  429bcc:	mov	w4, #0x0                   	// #0
  429bd0:	mov	x24, #0x0                   	// #0
  429bd4:	mov	w7, #0x3                   	// #3
  429bd8:	cmp	x26, x1
  429bdc:	b.ls	42a8e4 <ferror@plt+0x27044>  // b.plast
  429be0:	ldrb	w3, [x1], #1
  429be4:	add	w4, w4, #0x1
  429be8:	cmp	w2, #0x3f
  429bec:	b.hi	429e40 <ferror@plt+0x265a0>  // b.pmore
  429bf0:	and	x6, x3, #0x7f
  429bf4:	lsl	x8, x6, x2
  429bf8:	orr	x24, x24, x8
  429bfc:	lsr	x8, x24, x2
  429c00:	cmp	x6, x8
  429c04:	csel	w5, w5, w7, eq  // eq = none
  429c08:	add	w2, w2, #0x7
  429c0c:	tbnz	w3, #7, 429bd8 <ferror@plt+0x26338>
  429c10:	add	x4, x0, w4, uxtw
  429c14:	str	x4, [sp, #224]
  429c18:	tst	x24, #0xffffffff00000000
  429c1c:	mov	w25, w24
  429c20:	and	w5, w5, #0xfffffffe
  429c24:	and	x24, x24, #0xffffffff
  429c28:	b.ne	429d10 <ferror@plt+0x26470>  // b.any
  429c2c:	tbnz	w5, #1, 429d10 <ferror@plt+0x26470>
  429c30:	mov	x0, x4
  429c34:	mov	w6, #0x1                   	// #1
  429c38:	mov	w1, #0x0                   	// #0
  429c3c:	mov	w5, #0x0                   	// #0
  429c40:	mov	x20, #0x0                   	// #0
  429c44:	mov	w8, #0x3                   	// #3
  429c48:	cmp	x26, x0
  429c4c:	b.ls	42a938 <ferror@plt+0x27098>  // b.plast
  429c50:	ldrb	w2, [x0], #1
  429c54:	add	w5, w5, #0x1
  429c58:	cmp	w1, #0x3f
  429c5c:	b.hi	429e50 <ferror@plt+0x265b0>  // b.pmore
  429c60:	and	x3, x2, #0x7f
  429c64:	lsl	x7, x3, x1
  429c68:	orr	x20, x20, x7
  429c6c:	lsr	x7, x20, x1
  429c70:	cmp	x3, x7
  429c74:	csel	w6, w6, w8, eq  // eq = none
  429c78:	add	w1, w1, #0x7
  429c7c:	tbnz	w2, #7, 429c48 <ferror@plt+0x263a8>
  429c80:	and	w6, w6, #0xfffffffe
  429c84:	add	x4, x4, w5, uxtw
  429c88:	str	x4, [sp, #224]
  429c8c:	tbnz	w6, #1, 42b49c <ferror@plt+0x27bfc>
  429c90:	ldr	w0, [x27, #16]
  429c94:	ldr	w1, [x23]
  429c98:	cmp	w0, w25
  429c9c:	b.hi	42a96c <ferror@plt+0x270cc>  // b.pmore
  429ca0:	ldr	x28, [sp, #144]
  429ca4:	cbz	w1, 429cb0 <ferror@plt+0x26410>
  429ca8:	ldrb	w0, [x28]
  429cac:	cbz	w0, 429d04 <ferror@plt+0x26464>
  429cb0:	ldr	x1, [x22, #1616]
  429cb4:	cbz	x1, 42a97c <ferror@plt+0x270dc>
  429cb8:	mov	w0, w25
  429cbc:	blr	x1
  429cc0:	mov	x4, x0
  429cc4:	cbz	x0, 42a97c <ferror@plt+0x270dc>
  429cc8:	adrp	x2, 449000 <warn@@Base+0x79e8>
  429ccc:	mov	w3, w25
  429cd0:	add	x2, x2, #0x430
  429cd4:	add	x0, x22, #0x610
  429cd8:	mov	x1, #0x40                  	// #64
  429cdc:	bl	403160 <snprintf@plt>
  429ce0:	ldrsw	x3, [x27, #52]
  429ce4:	add	x2, x22, #0x610
  429ce8:	mov	x1, x28
  429cec:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  429cf0:	add	x0, x0, #0xd8
  429cf4:	mul	x3, x3, x20
  429cf8:	bl	4037a0 <printf@plt>
  429cfc:	ldrb	w0, [x28]
  429d00:	cbnz	w0, 428770 <ferror@plt+0x24ed0>
  429d04:	ldrsw	x0, [x27, #52]
  429d08:	mov	w3, #0x80                  	// #128
  429d0c:	b	428ccc <ferror@plt+0x2542c>
  429d10:	adrp	x1, 448000 <warn@@Base+0x69e8>
  429d14:	add	x1, x1, #0xab0
  429d18:	mov	w2, #0x5                   	// #5
  429d1c:	mov	x0, #0x0                   	// #0
  429d20:	bl	403700 <dcgettext@plt>
  429d24:	bl	441040 <error@@Base>
  429d28:	ldr	x4, [sp, #224]
  429d2c:	b	429c30 <ferror@plt+0x26390>
  429d30:	mov	x1, x0
  429d34:	mov	w5, #0x1                   	// #1
  429d38:	mov	w2, #0x0                   	// #0
  429d3c:	mov	w4, #0x0                   	// #0
  429d40:	mov	x20, #0x0                   	// #0
  429d44:	mov	w7, #0x3                   	// #3
  429d48:	cmp	x26, x1
  429d4c:	b.ls	42a910 <ferror@plt+0x27070>  // b.plast
  429d50:	ldrb	w3, [x1], #1
  429d54:	add	w4, w4, #0x1
  429d58:	cmp	w2, #0x3f
  429d5c:	b.hi	429e30 <ferror@plt+0x26590>  // b.pmore
  429d60:	and	x6, x3, #0x7f
  429d64:	lsl	x8, x6, x2
  429d68:	orr	x20, x20, x8
  429d6c:	lsr	x8, x20, x2
  429d70:	cmp	x6, x8
  429d74:	csel	w5, w5, w7, eq  // eq = none
  429d78:	add	w2, w2, #0x7
  429d7c:	tbnz	w3, #7, 429d48 <ferror@plt+0x264a8>
  429d80:	and	w5, w5, #0xfffffffe
  429d84:	add	x0, x0, w4, uxtw
  429d88:	str	x0, [sp, #224]
  429d8c:	tbnz	w5, #1, 42b468 <ferror@plt+0x27bc8>
  429d90:	ldr	w25, [x23]
  429d94:	cbnz	w25, 428770 <ferror@plt+0x24ed0>
  429d98:	mov	x1, x20
  429d9c:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  429da0:	add	x0, x0, #0x478
  429da4:	bl	4037a0 <printf@plt>
  429da8:	ldr	x20, [sp, #224]
  429dac:	b	427748 <ferror@plt+0x23ea8>
  429db0:	tst	x2, #0x7f
  429db4:	csel	w5, w5, w7, eq  // eq = none
  429db8:	tbnz	w2, #7, 428ad8 <ferror@plt+0x25238>
  429dbc:	b	428b10 <ferror@plt+0x25270>
  429dc0:	tst	x3, #0x7f
  429dc4:	csel	w5, w5, w7, eq  // eq = none
  429dc8:	tbnz	w3, #7, 429270 <ferror@plt+0x259d0>
  429dcc:	b	4292a8 <ferror@plt+0x25a08>
  429dd0:	tst	x2, #0x7f
  429dd4:	csel	w5, w5, w8, eq  // eq = none
  429dd8:	tbnz	w2, #7, 4292e0 <ferror@plt+0x25a40>
  429ddc:	b	429318 <ferror@plt+0x25a78>
  429de0:	tst	x3, #0x7f
  429de4:	csel	w5, w5, w7, eq  // eq = none
  429de8:	tbnz	w3, #7, 428f10 <ferror@plt+0x25670>
  429dec:	b	428f48 <ferror@plt+0x256a8>
  429df0:	tst	x3, #0x7f
  429df4:	csel	w5, w5, w8, eq  // eq = none
  429df8:	tbnz	w3, #7, 429a78 <ferror@plt+0x261d8>
  429dfc:	b	429ab0 <ferror@plt+0x26210>
  429e00:	tst	x3, #0x7f
  429e04:	csel	w5, w5, w7, eq  // eq = none
  429e08:	tbnz	w3, #7, 429978 <ferror@plt+0x260d8>
  429e0c:	b	4299b0 <ferror@plt+0x26110>
  429e10:	tst	x3, #0x7f
  429e14:	csel	w5, w5, w7, eq  // eq = none
  429e18:	tbnz	w3, #7, 4297b8 <ferror@plt+0x25f18>
  429e1c:	b	4297f0 <ferror@plt+0x25f50>
  429e20:	tst	x2, #0x7f
  429e24:	csel	w6, w6, w8, eq  // eq = none
  429e28:	tbnz	w2, #7, 429828 <ferror@plt+0x25f88>
  429e2c:	b	429860 <ferror@plt+0x25fc0>
  429e30:	tst	x3, #0x7f
  429e34:	csel	w5, w5, w7, eq  // eq = none
  429e38:	tbnz	w3, #7, 429d48 <ferror@plt+0x264a8>
  429e3c:	b	429d80 <ferror@plt+0x264e0>
  429e40:	tst	x3, #0x7f
  429e44:	csel	w5, w5, w7, eq  // eq = none
  429e48:	tbnz	w3, #7, 429bd8 <ferror@plt+0x26338>
  429e4c:	b	429c10 <ferror@plt+0x26370>
  429e50:	tst	x2, #0x7f
  429e54:	csel	w6, w6, w8, eq  // eq = none
  429e58:	tbnz	w2, #7, 429c48 <ferror@plt+0x263a8>
  429e5c:	b	429c80 <ferror@plt+0x263e0>
  429e60:	tst	x3, #0x7f
  429e64:	csel	w6, w6, w7, eq  // eq = none
  429e68:	tbnz	w3, #7, 428930 <ferror@plt+0x25090>
  429e6c:	b	428968 <ferror@plt+0x250c8>
  429e70:	tst	x2, #0x7f
  429e74:	csel	w5, w5, w8, eq  // eq = none
  429e78:	tbnz	w2, #7, 428850 <ferror@plt+0x24fb0>
  429e7c:	b	428888 <ferror@plt+0x24fe8>
  429e80:	tst	x3, #0x7f
  429e84:	csel	w5, w5, w8, eq  // eq = none
  429e88:	tbnz	w3, #7, 4287e0 <ferror@plt+0x24f40>
  429e8c:	b	428818 <ferror@plt+0x24f78>
  429e90:	tst	x3, #0x7f
  429e94:	csel	w5, w5, w8, eq  // eq = none
  429e98:	tbnz	w3, #7, 428d20 <ferror@plt+0x25480>
  429e9c:	b	428d58 <ferror@plt+0x254b8>
  429ea0:	tst	x3, #0x7f
  429ea4:	csel	w5, w5, w7, eq  // eq = none
  429ea8:	tbnz	w3, #7, 428a68 <ferror@plt+0x251c8>
  429eac:	b	428aa0 <ferror@plt+0x25200>
  429eb0:	tst	x3, #0x7f
  429eb4:	csel	w5, w5, w7, eq  // eq = none
  429eb8:	tbnz	w3, #7, 428b98 <ferror@plt+0x252f8>
  429ebc:	b	428bd0 <ferror@plt+0x25330>
  429ec0:	tst	x2, #0x7f
  429ec4:	csel	w6, w6, w8, eq  // eq = none
  429ec8:	tbnz	w2, #7, 428c08 <ferror@plt+0x25368>
  429ecc:	b	428c40 <ferror@plt+0x253a0>
  429ed0:	tst	x3, #0x7f
  429ed4:	csel	w5, w5, w8, eq  // eq = none
  429ed8:	tbnz	w3, #7, 429678 <ferror@plt+0x25dd8>
  429edc:	b	4296b0 <ferror@plt+0x25e10>
  429ee0:	tst	x3, #0x7f
  429ee4:	csel	w5, w5, w8, eq  // eq = none
  429ee8:	tbnz	w3, #7, 429528 <ferror@plt+0x25c88>
  429eec:	b	429560 <ferror@plt+0x25cc0>
  429ef0:	tst	x3, #0x7f
  429ef4:	csel	w5, w5, w8, eq  // eq = none
  429ef8:	tbnz	w3, #7, 429448 <ferror@plt+0x25ba8>
  429efc:	b	429480 <ferror@plt+0x25be0>
  429f00:	tst	x3, #0x7f
  429f04:	csel	w5, w5, w8, eq  // eq = none
  429f08:	tbnz	w3, #7, 4293c0 <ferror@plt+0x25b20>
  429f0c:	b	4293f8 <ferror@plt+0x25b58>
  429f10:	tst	x3, #0x7f
  429f14:	csel	w6, w6, w7, eq  // eq = none
  429f18:	tbnz	w3, #7, 4291d8 <ferror@plt+0x25938>
  429f1c:	b	429210 <ferror@plt+0x25970>
  429f20:	tst	x2, #0x7f
  429f24:	csel	w6, w6, w8, eq  // eq = none
  429f28:	tbnz	w2, #7, 429108 <ferror@plt+0x25868>
  429f2c:	b	429140 <ferror@plt+0x258a0>
  429f30:	tst	x3, #0x7f
  429f34:	csel	w6, w6, w7, eq  // eq = none
  429f38:	tbnz	w3, #7, 429090 <ferror@plt+0x257f0>
  429f3c:	b	4290c8 <ferror@plt+0x25828>
  429f40:	tst	x2, #0x7f
  429f44:	csel	w5, w5, w8, eq  // eq = none
  429f48:	tbnz	w2, #7, 428e20 <ferror@plt+0x25580>
  429f4c:	b	428e58 <ferror@plt+0x255b8>
  429f50:	tst	x3, #0x7f
  429f54:	csel	w5, w5, w8, eq  // eq = none
  429f58:	tbnz	w3, #7, 428db0 <ferror@plt+0x25510>
  429f5c:	b	428de8 <ferror@plt+0x25548>
  429f60:	tst	x2, #0x7f
  429f64:	csel	w5, w5, w7, eq  // eq = none
  429f68:	tbnz	w2, #7, 428f80 <ferror@plt+0x256e0>
  429f6c:	b	428fb8 <ferror@plt+0x25718>
  429f70:	tst	x2, #0x7f
  429f74:	csel	w6, w6, w8, eq  // eq = none
  429f78:	tbnz	w2, #7, 4289a8 <ferror@plt+0x25108>
  429f7c:	b	4289e0 <ferror@plt+0x25140>
  429f80:	add	x2, sp, #0xd4
  429f84:	add	x1, sp, #0xd8
  429f88:	mov	x0, x27
  429f8c:	bl	4110d0 <ferror@plt+0xd830>
  429f90:	b	428398 <ferror@plt+0x24af8>
  429f94:	ldr	x2, [x23, #752]
  429f98:	mov	w1, w24
  429f9c:	blr	x2
  429fa0:	mov	x24, x0
  429fa4:	ldr	x1, [sp, #224]
  429fa8:	add	x0, x1, x28
  429fac:	ldr	w1, [sp, #192]
  429fb0:	str	x0, [sp, #224]
  429fb4:	cbz	w1, 42a1a0 <ferror@plt+0x26900>
  429fb8:	cmp	w27, #0x0
  429fbc:	mov	x1, #0xffffffff            	// #4294967295
  429fc0:	ccmp	x24, x1, #0x0, ne  // ne = any
  429fc4:	b.ne	42b128 <ferror@plt+0x27888>  // b.any
  429fc8:	mov	x24, x1
  429fcc:	str	xzr, [sp, #232]
  429fd0:	cmp	x0, x26
  429fd4:	b.cs	427294 <ferror@plt+0x239f4>  // b.hs, b.nlast
  429fd8:	add	x5, sp, #0xf0
  429fdc:	add	x4, sp, #0xf8
  429fe0:	add	x3, sp, #0xdc
  429fe4:	add	x2, sp, #0xe8
  429fe8:	mov	x1, x26
  429fec:	bl	414358 <ferror@plt+0x10ab8>
  429ff0:	ldr	x27, [sp, #232]
  429ff4:	str	x0, [sp, #224]
  429ff8:	cbz	x27, 427150 <ferror@plt+0x238b0>
  429ffc:	ldr	w1, [sp, #212]
  42a000:	mov	x0, x27
  42a004:	ldr	x3, [sp, #160]
  42a008:	cmp	w1, #0x0
  42a00c:	ldr	w2, [x27, #88]
  42a010:	stp	x3, x20, [x27]
  42a014:	cset	w3, ne  // ne = any
  42a018:	sub	w1, w1, w3
  42a01c:	cmp	w2, w1
  42a020:	csel	w1, w2, w1, cs  // cs = hs, nlast
  42a024:	bl	40cdd0 <ferror@plt+0x9530>
  42a028:	tbnz	w0, #31, 42bc68 <ferror@plt+0x283c8>
  42a02c:	ldrb	w0, [x27, #92]
  42a030:	cbz	w0, 42af68 <ferror@plt+0x276c8>
  42a034:	and	w0, w0, #0x7
  42a038:	sub	w0, w0, #0x2
  42a03c:	cmp	w0, #0x2
  42a040:	b.hi	42b390 <ferror@plt+0x27af0>  // b.pmore
  42a044:	adrp	x1, 450000 <warn@@Base+0xe9e8>
  42a048:	add	x1, x1, #0x7f0
  42a04c:	add	x1, x1, #0xa00
  42a050:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  42a054:	add	x2, x2, #0x2b4
  42a058:	str	x2, [sp, #120]
  42a05c:	ldr	w28, [x1, w0, uxtw #2]
  42a060:	ldr	x0, [sp, #128]
  42a064:	adrp	x22, 472000 <_bfd_std_section+0x120>
  42a068:	add	x22, x22, #0x4f0
  42a06c:	sub	x1, x20, x0
  42a070:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42a074:	add	x0, x0, #0xd98
  42a078:	bl	4037a0 <printf@plt>
  42a07c:	ldr	w0, [x22, #376]
  42a080:	add	x20, x22, #0x180
  42a084:	ldrb	w23, [x27, #94]
  42a088:	add	w1, w0, #0x1
  42a08c:	and	w1, w1, #0xf
  42a090:	str	w1, [x22, #376]
  42a094:	sbfiz	x0, x0, #6, #32
  42a098:	add	x20, x20, x0
  42a09c:	cbnz	w23, 42b268 <ferror@plt+0x279c8>
  42a0a0:	add	x0, sp, #0x100
  42a0a4:	adrp	x2, 455000 <warn@@Base+0x139e8>
  42a0a8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42a0ac:	add	x2, x2, #0xd10
  42a0b0:	add	x1, x1, #0xff0
  42a0b4:	bl	4030a0 <sprintf@plt>
  42a0b8:	mov	x3, x21
  42a0bc:	add	x2, sp, #0x100
  42a0c0:	mov	x0, x20
  42a0c4:	mov	x1, #0x40                  	// #64
  42a0c8:	bl	403160 <snprintf@plt>
  42a0cc:	adrp	x6, 448000 <warn@@Base+0x69e8>
  42a0d0:	add	x0, x6, #0xfe0
  42a0d4:	str	x0, [sp, #112]
  42a0d8:	adrp	x21, 44a000 <warn@@Base+0x89e8>
  42a0dc:	add	x21, x21, #0x4c8
  42a0e0:	mov	x1, x20
  42a0e4:	mov	x0, x21
  42a0e8:	bl	4037a0 <printf@plt>
  42a0ec:	add	x20, x22, #0x180
  42a0f0:	ldr	w0, [x22, #376]
  42a0f4:	mov	x3, x24
  42a0f8:	ldr	x2, [sp, #112]
  42a0fc:	add	w4, w0, #0x1
  42a100:	and	w4, w4, #0xf
  42a104:	sbfiz	x0, x0, #6, #32
  42a108:	add	x20, x20, x0
  42a10c:	mov	x1, #0x40                  	// #64
  42a110:	mov	x0, x20
  42a114:	str	w4, [x22, #376]
  42a118:	bl	403160 <snprintf@plt>
  42a11c:	add	x1, x20, x25
  42a120:	mov	x0, x21
  42a124:	bl	4037a0 <printf@plt>
  42a128:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42a12c:	add	x23, x0, #0x2d0
  42a130:	ldr	w0, [x0, #720]
  42a134:	cbz	w0, 42aedc <ferror@plt+0x2763c>
  42a138:	ldp	w2, w3, [x27, #48]
  42a13c:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42a140:	ldr	w4, [x27, #88]
  42a144:	add	x0, x0, #0xda0
  42a148:	ldr	x1, [x27, #40]
  42a14c:	bl	4037a0 <printf@plt>
  42a150:	str	x27, [sp, #160]
  42a154:	b	4276ac <ferror@plt+0x23e0c>
  42a158:	mov	x1, x24
  42a15c:	b	4281bc <ferror@plt+0x2491c>
  42a160:	mov	x1, x24
  42a164:	b	428210 <ferror@plt+0x24970>
  42a168:	ldr	x0, [sp, #176]
  42a16c:	str	x0, [sp, #232]
  42a170:	cbz	x0, 42a5f4 <ferror@plt+0x26d54>
  42a174:	mov	w2, #0x0                   	// #0
  42a178:	b	42a188 <ferror@plt+0x268e8>
  42a17c:	ldr	x0, [x0]
  42a180:	mov	w2, #0x1                   	// #1
  42a184:	cbz	x0, 42a5f0 <ferror@plt+0x26d50>
  42a188:	ldr	x1, [x0, #8]
  42a18c:	cmp	x1, x27
  42a190:	b.ne	42a17c <ferror@plt+0x268dc>  // b.any
  42a194:	cbnz	w2, 4272e0 <ferror@plt+0x23a40>
  42a198:	ldr	x0, [sp, #176]
  42a19c:	b	4272e4 <ferror@plt+0x23a44>
  42a1a0:	cbz	x24, 429fcc <ferror@plt+0x2672c>
  42a1a4:	lsl	w1, w22, #3
  42a1a8:	mov	x2, #0x1                   	// #1
  42a1ac:	sub	w1, w1, #0x1
  42a1b0:	lsl	x1, x2, x1
  42a1b4:	sub	x27, x1, #0x4
  42a1b8:	eor	x1, x24, x1
  42a1bc:	sub	x1, x27, x1
  42a1c0:	add	x27, x0, x1
  42a1c4:	b	4272a8 <ferror@plt+0x23a08>
  42a1c8:	ldr	x1, [sp, #232]
  42a1cc:	add	x0, x0, x3
  42a1d0:	str	x0, [sp, #224]
  42a1d4:	str	xzr, [x22, #344]
  42a1d8:	ldr	x1, [x1, #40]
  42a1dc:	ldrb	w1, [x1]
  42a1e0:	cmp	w1, #0x7a
  42a1e4:	b.ne	427520 <ferror@plt+0x23c80>  // b.any
  42a1e8:	mov	x1, x0
  42a1ec:	mov	w5, #0x1                   	// #1
  42a1f0:	mov	w2, #0x0                   	// #0
  42a1f4:	mov	w4, #0x0                   	// #0
  42a1f8:	mov	x6, #0x0                   	// #0
  42a1fc:	mov	w9, #0x3                   	// #3
  42a200:	cmp	x26, x1
  42a204:	b.ls	42b2c0 <ferror@plt+0x27a20>  // b.plast
  42a208:	ldrb	w3, [x1], #1
  42a20c:	add	w4, w4, #0x1
  42a210:	cmp	w2, #0x3f
  42a214:	b.hi	42a69c <ferror@plt+0x26dfc>  // b.pmore
  42a218:	and	x7, x3, #0x7f
  42a21c:	lsl	x8, x7, x2
  42a220:	orr	x6, x6, x8
  42a224:	lsr	x8, x6, x2
  42a228:	cmp	x7, x8
  42a22c:	csel	w5, w5, w9, eq  // eq = none
  42a230:	add	w2, w2, #0x7
  42a234:	tbnz	w3, #7, 42a200 <ferror@plt+0x26960>
  42a238:	and	w5, w5, #0xfffffffe
  42a23c:	add	x0, x0, w4, uxtw
  42a240:	str	x0, [sp, #224]
  42a244:	str	x6, [sp, #248]
  42a248:	tbnz	w5, #1, 42b964 <ferror@plt+0x280c4>
  42a24c:	ldr	w1, [x22, #376]
  42a250:	add	x5, x22, #0x180
  42a254:	str	x0, [sp, #240]
  42a258:	sub	x2, x26, x0
  42a25c:	add	w4, w1, #0x1
  42a260:	cmp	x2, x6
  42a264:	sbfiz	x1, x1, #6, #32
  42a268:	and	w4, w4, #0xf
  42a26c:	add	x23, x5, x1
  42a270:	b.cc	42b4d4 <ferror@plt+0x27c34>  // b.lo, b.ul, b.last
  42a274:	add	x0, x0, x6
  42a278:	str	x0, [sp, #224]
  42a27c:	ldrb	w5, [x22, #374]
  42a280:	str	w4, [x22, #376]
  42a284:	cbz	w5, 427544 <ferror@plt+0x23ca4>
  42a288:	ldr	x2, [sp, #112]
  42a28c:	mov	x0, x23
  42a290:	mov	x3, x21
  42a294:	mov	x1, #0x40                  	// #64
  42a298:	str	w5, [sp, #104]
  42a29c:	bl	403160 <snprintf@plt>
  42a2a0:	ldr	w5, [sp, #104]
  42a2a4:	mov	w0, #0x8                   	// #8
  42a2a8:	cmp	w5, w0
  42a2ac:	csel	w5, w5, w0, ls  // ls = plast
  42a2b0:	sub	w0, w0, w5
  42a2b4:	lsl	w0, w0, #1
  42a2b8:	add	x23, x23, x0
  42a2bc:	b	427570 <ferror@plt+0x23cd0>
  42a2c0:	add	x1, x1, #0xc
  42a2c4:	cmp	x26, x1
  42a2c8:	b.hi	42a5d4 <ferror@plt+0x26d34>  // b.pmore
  42a2cc:	cmp	x0, x26
  42a2d0:	b.cs	42a2e4 <ferror@plt+0x26a44>  // b.hs, b.nlast
  42a2d4:	sub	x1, x26, x0
  42a2d8:	sub	w2, w1, #0x1
  42a2dc:	cmp	w2, #0x7
  42a2e0:	b.ls	42a5d8 <ferror@plt+0x26d38>  // b.plast
  42a2e4:	mov	x19, #0xc                   	// #12
  42a2e8:	mov	x21, #0x0                   	// #0
  42a2ec:	add	x19, x20, x19
  42a2f0:	mov	x28, #0x8                   	// #8
  42a2f4:	add	x0, x0, x28
  42a2f8:	str	x0, [sp, #224]
  42a2fc:	cmp	x26, x19
  42a300:	mov	w22, w28
  42a304:	ccmp	x19, x0, #0x0, cs  // cs = hs, nlast
  42a308:	mov	w24, #0x8                   	// #8
  42a30c:	mov	x25, #0x0                   	// #0
  42a310:	mov	w27, #0x0                   	// #0
  42a314:	b.cs	427264 <ferror@plt+0x239c4>  // b.hs, b.nlast
  42a318:	adrp	x0, 472000 <_bfd_std_section+0x120>
  42a31c:	add	x0, x0, #0x4f0
  42a320:	adrp	x6, 448000 <warn@@Base+0x69e8>
  42a324:	add	x4, x0, #0x180
  42a328:	add	x2, x6, #0xfe0
  42a32c:	mov	x3, x21
  42a330:	ldr	w5, [x0, #376]
  42a334:	mov	x1, #0x40                  	// #64
  42a338:	mov	x19, x26
  42a33c:	add	w6, w5, #0x1
  42a340:	sbfiz	x5, x5, #6, #32
  42a344:	and	w6, w6, #0xf
  42a348:	add	x4, x4, x5
  42a34c:	str	x4, [sp, #104]
  42a350:	str	w6, [x0, #376]
  42a354:	mov	x0, x4
  42a358:	bl	403160 <snprintf@plt>
  42a35c:	ldr	x4, [sp, #104]
  42a360:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42a364:	ldr	x2, [sp, #128]
  42a368:	add	x0, x0, #0xd70
  42a36c:	add	x1, x4, x25
  42a370:	sub	x2, x20, x2
  42a374:	bl	441618 <warn@@Base>
  42a378:	ldr	x0, [sp, #224]
  42a37c:	b	427264 <ferror@plt+0x239c4>
  42a380:	adrp	x6, 448000 <warn@@Base+0x69e8>
  42a384:	mov	x27, #0x0                   	// #0
  42a388:	add	x0, x6, #0xfe0
  42a38c:	str	x0, [sp, #112]
  42a390:	b	427494 <ferror@plt+0x23bf4>
  42a394:	and	x2, x0, #0xff
  42a398:	mov	w1, w0
  42a39c:	ldr	x0, [sp, #224]
  42a3a0:	add	x2, x0, x2
  42a3a4:	cmp	x26, x2
  42a3a8:	b.ls	42745c <ferror@plt+0x23bbc>  // b.plast
  42a3ac:	ldr	x2, [x23, #752]
  42a3b0:	blr	x2
  42a3b4:	mov	x27, x0
  42a3b8:	ldr	x0, [sp, #224]
  42a3bc:	b	427478 <ferror@plt+0x23bd8>
  42a3c0:	mov	w4, #0x5                   	// #5
  42a3c4:	adrp	x2, 448000 <warn@@Base+0x69e8>
  42a3c8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42a3cc:	add	x2, x2, #0xe60
  42a3d0:	add	x1, x1, #0xeb0
  42a3d4:	mov	x0, #0x0                   	// #0
  42a3d8:	str	x3, [sp, #104]
  42a3dc:	bl	4035d0 <dcngettext@plt>
  42a3e0:	mov	w1, w28
  42a3e4:	mov	w2, #0x8                   	// #8
  42a3e8:	bl	441040 <error@@Base>
  42a3ec:	ldr	x0, [sp, #224]
  42a3f0:	ldr	x3, [sp, #104]
  42a3f4:	add	x1, x0, #0x8
  42a3f8:	cmp	x26, x1
  42a3fc:	b.ls	4274d0 <ferror@plt+0x23c30>  // b.plast
  42a400:	mov	w1, #0x8                   	// #8
  42a404:	b	4274e8 <ferror@plt+0x23c48>
  42a408:	ldr	x2, [sp, #112]
  42a40c:	mov	x0, x21
  42a410:	mov	x3, x23
  42a414:	mov	x1, #0x40                  	// #64
  42a418:	bl	403160 <snprintf@plt>
  42a41c:	mov	w0, #0x8                   	// #8
  42a420:	cmp	w24, w0
  42a424:	csel	w24, w24, w0, ls  // ls = plast
  42a428:	sub	w0, w0, w24
  42a42c:	lsl	w0, w0, #1
  42a430:	add	x21, x21, x0
  42a434:	b	42767c <ferror@plt+0x23ddc>
  42a438:	ldr	x2, [sp, #112]
  42a43c:	mov	x0, x20
  42a440:	mov	x3, x23
  42a444:	mov	x1, #0x40                  	// #64
  42a448:	bl	403160 <snprintf@plt>
  42a44c:	mov	w0, #0x8                   	// #8
  42a450:	cmp	w21, w0
  42a454:	csel	w21, w21, w0, ls  // ls = plast
  42a458:	sub	w0, w0, w21
  42a45c:	lsl	w0, w0, #1
  42a460:	add	x20, x20, x0
  42a464:	b	427624 <ferror@plt+0x23d84>
  42a468:	mov	x1, x27
  42a46c:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42a470:	add	x0, x0, #0xf88
  42a474:	bl	4037a0 <printf@plt>
  42a478:	b	4275d0 <ferror@plt+0x23d30>
  42a47c:	cmp	x27, x26
  42a480:	b.cs	42ba58 <ferror@plt+0x281b8>  // b.hs, b.nlast
  42a484:	sub	x1, x26, x27
  42a488:	mov	x21, #0x0                   	// #0
  42a48c:	sub	w0, w1, #0x1
  42a490:	cmp	w0, #0x7
  42a494:	b.ls	42a604 <ferror@plt+0x26d64>  // b.plast
  42a498:	adrp	x22, 472000 <_bfd_std_section+0x120>
  42a49c:	add	x22, x22, #0x4f0
  42a4a0:	add	x0, x22, #0x118
  42a4a4:	stp	xzr, xzr, [x0]
  42a4a8:	stp	xzr, xzr, [x0, #16]
  42a4ac:	stp	xzr, xzr, [x0, #32]
  42a4b0:	stp	xzr, xzr, [x0, #48]
  42a4b4:	stp	xzr, xzr, [x0, #64]
  42a4b8:	stp	xzr, xzr, [x0, #80]
  42a4bc:	ldr	w0, [x22, #376]
  42a4c0:	ldr	x1, [sp, #128]
  42a4c4:	add	w4, w0, #0x1
  42a4c8:	and	w4, w4, #0xf
  42a4cc:	adrp	x6, 448000 <warn@@Base+0x69e8>
  42a4d0:	sbfiz	x0, x0, #6, #32
  42a4d4:	add	x27, x22, #0x180
  42a4d8:	add	x27, x27, x0
  42a4dc:	add	x2, x6, #0xfe0
  42a4e0:	mov	x3, x24
  42a4e4:	sub	x20, x20, x1
  42a4e8:	mov	x0, x27
  42a4ec:	mov	x1, #0x40                  	// #64
  42a4f0:	str	x2, [sp, #112]
  42a4f4:	str	w4, [x22, #376]
  42a4f8:	bl	403160 <snprintf@plt>
  42a4fc:	add	x3, x22, #0x118
  42a500:	mov	x2, x20
  42a504:	add	x1, x27, x25
  42a508:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42a50c:	add	x0, x0, #0xf00
  42a510:	str	x3, [sp, #104]
  42a514:	bl	441618 <warn@@Base>
  42a518:	ldr	x3, [sp, #104]
  42a51c:	mov	x0, #0x2                   	// #2
  42a520:	str	wzr, [x3, #16]
  42a524:	bl	4032a0 <xmalloc@plt>
  42a528:	ldr	x3, [sp, #104]
  42a52c:	mov	x1, x0
  42a530:	mov	x0, #0x4                   	// #4
  42a534:	str	x1, [x3, #24]
  42a538:	bl	4032a0 <xmalloc@plt>
  42a53c:	ldr	w1, [sp, #212]
  42a540:	ldr	x3, [sp, #104]
  42a544:	cmp	w1, #0x0
  42a548:	str	x0, [x3, #32]
  42a54c:	cset	w0, ne  // ne = any
  42a550:	sub	w0, w1, w0
  42a554:	bl	40e7a8 <ferror@plt+0xaf08>
  42a558:	ldr	x3, [sp, #104]
  42a55c:	tbnz	w0, #31, 42bbb4 <ferror@plt+0x28314>
  42a560:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42a564:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  42a568:	add	x1, x1, #0x2b4
  42a56c:	ldr	w28, [sp, #140]
  42a570:	ldr	w2, [x0, #692]
  42a574:	mov	x27, #0x0                   	// #0
  42a578:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42a57c:	add	x0, x0, #0xd68
  42a580:	str	x0, [x3, #40]
  42a584:	strb	wzr, [x3, #92]
  42a588:	strb	w2, [x3, #94]
  42a58c:	strb	wzr, [x3, #95]
  42a590:	str	x1, [sp, #120]
  42a594:	mov	w1, #0x0                   	// #0
  42a598:	str	x3, [sp, #232]
  42a59c:	b	427494 <ferror@plt+0x23bf4>
  42a5a0:	mov	w2, #0x5                   	// #5
  42a5a4:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  42a5a8:	mov	x0, #0x0                   	// #0
  42a5ac:	add	x1, x1, #0x2a8
  42a5b0:	bl	403700 <dcgettext@plt>
  42a5b4:	mov	w25, #0x0                   	// #0
  42a5b8:	mov	x1, x20
  42a5bc:	bl	4037a0 <printf@plt>
  42a5c0:	ldr	x20, [sp, #224]
  42a5c4:	b	427748 <ferror@plt+0x23ea8>
  42a5c8:	ldr	x2, [sp, #120]
  42a5cc:	ldr	w28, [x2]
  42a5d0:	b	427410 <ferror@plt+0x23b70>
  42a5d4:	mov	w1, #0x8                   	// #8
  42a5d8:	ldr	x2, [x23, #752]
  42a5dc:	blr	x2
  42a5e0:	mov	x21, x0
  42a5e4:	add	x19, x0, #0xc
  42a5e8:	ldr	x0, [sp, #224]
  42a5ec:	b	42a2ec <ferror@plt+0x26a4c>
  42a5f0:	str	xzr, [sp, #232]
  42a5f4:	add	x28, x27, #0x4
  42a5f8:	mov	w1, #0x4                   	// #4
  42a5fc:	cmp	x28, x26
  42a600:	b.cs	42a47c <ferror@plt+0x26bdc>  // b.hs, b.nlast
  42a604:	ldr	x2, [x23, #752]
  42a608:	mov	x0, x27
  42a60c:	blr	x2
  42a610:	mov	x21, x0
  42a614:	mov	x0, #0xffffffff            	// #4294967295
  42a618:	cmp	x21, x0
  42a61c:	b.eq	42bb54 <ferror@plt+0x282b4>  // b.none
  42a620:	mov	w0, #0x1                   	// #1
  42a624:	mov	w1, #0x4                   	// #4
  42a628:	mov	w22, #0x0                   	// #0
  42a62c:	mov	x2, #0x4                   	// #4
  42a630:	str	w0, [sp, #104]
  42a634:	cbz	x21, 42b8a4 <ferror@plt+0x28004>
  42a638:	add	x2, x28, x2
  42a63c:	cmp	x2, x26
  42a640:	b.cc	42b87c <ferror@plt+0x27fdc>  // b.lo, b.ul, b.last
  42a644:	cmp	x28, x26
  42a648:	b.cs	42a65c <ferror@plt+0x26dbc>  // b.hs, b.nlast
  42a64c:	sub	x1, x26, x28
  42a650:	sub	w0, w1, #0x1
  42a654:	cmp	w0, #0x7
  42a658:	b.ls	42b87c <ferror@plt+0x27fdc>  // b.plast
  42a65c:	ldr	w0, [sp, #192]
  42a660:	cbnz	w0, 42b8a4 <ferror@plt+0x28004>
  42a664:	str	xzr, [sp, #232]
  42a668:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42a66c:	add	x1, x1, #0xec8
  42a670:	mov	w2, #0x5                   	// #5
  42a674:	mov	x0, #0x0                   	// #0
  42a678:	bl	403700 <dcgettext@plt>
  42a67c:	bl	441618 <warn@@Base>
  42a680:	b	427150 <ferror@plt+0x238b0>
  42a684:	str	xzr, [sp, #232]
  42a688:	b	42a498 <ferror@plt+0x26bf8>
  42a68c:	cbnz	w0, 42819c <ferror@plt+0x248fc>
  42a690:	b	42786c <ferror@plt+0x23fcc>
  42a694:	cbnz	w0, 428118 <ferror@plt+0x24878>
  42a698:	b	427b94 <ferror@plt+0x242f4>
  42a69c:	tst	x3, #0x7f
  42a6a0:	csel	w5, w5, w9, eq  // eq = none
  42a6a4:	tbnz	w3, #7, 42a200 <ferror@plt+0x26960>
  42a6a8:	b	42a238 <ferror@plt+0x26998>
  42a6ac:	add	x4, x5, w4, uxtw
  42a6b0:	str	x4, [sp, #224]
  42a6b4:	tbz	w6, #0, 4289ec <ferror@plt+0x2514c>
  42a6b8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42a6bc:	add	x1, x1, #0xa98
  42a6c0:	mov	w2, #0x5                   	// #5
  42a6c4:	mov	x0, #0x0                   	// #0
  42a6c8:	bl	403700 <dcgettext@plt>
  42a6cc:	bl	441040 <error@@Base>
  42a6d0:	ldr	x4, [sp, #224]
  42a6d4:	b	4289f0 <ferror@plt+0x25150>
  42a6d8:	add	x0, x0, w4, uxtw
  42a6dc:	str	x6, [x27, #80]
  42a6e0:	str	x0, [sp, #224]
  42a6e4:	tbz	w5, #0, 428d68 <ferror@plt+0x254c8>
  42a6e8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42a6ec:	add	x1, x1, #0xa98
  42a6f0:	mov	w2, #0x5                   	// #5
  42a6f4:	mov	x0, #0x0                   	// #0
  42a6f8:	bl	403700 <dcgettext@plt>
  42a6fc:	bl	441040 <error@@Base>
  42a700:	ldr	x6, [x27, #80]
  42a704:	b	428d6c <ferror@plt+0x254cc>
  42a708:	add	x4, x0, w4, uxtw
  42a70c:	str	x4, [sp, #224]
  42a710:	tst	x24, #0xffffffff00000000
  42a714:	mov	w25, w24
  42a718:	and	w0, w5, #0x1
  42a71c:	and	x24, x24, #0xffffffff
  42a720:	b.eq	42bb1c <ferror@plt+0x2827c>  // b.none
  42a724:	cbz	w0, 428ce8 <ferror@plt+0x25448>
  42a728:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42a72c:	add	x1, x1, #0xa98
  42a730:	b	428cf0 <ferror@plt+0x25450>
  42a734:	add	x4, x4, w5, uxtw
  42a738:	str	x4, [sp, #224]
  42a73c:	tbz	w6, #0, 428c4c <ferror@plt+0x253ac>
  42a740:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42a744:	add	x1, x1, #0xa98
  42a748:	mov	w2, #0x5                   	// #5
  42a74c:	mov	x0, #0x0                   	// #0
  42a750:	bl	403700 <dcgettext@plt>
  42a754:	bl	441040 <error@@Base>
  42a758:	ldr	w0, [x27, #16]
  42a75c:	ldr	w1, [x23]
  42a760:	cmp	w0, w25
  42a764:	b.ls	428c60 <ferror@plt+0x253c0>  // b.plast
  42a768:	cbnz	w1, 428cc4 <ferror@plt+0x25424>
  42a76c:	ldr	x1, [x22, #1616]
  42a770:	ldr	x28, [sp, #104]
  42a774:	cbnz	x1, 428c78 <ferror@plt+0x253d8>
  42a778:	mov	w3, w25
  42a77c:	add	x0, x22, #0x610
  42a780:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42a784:	mov	x1, #0x40                  	// #64
  42a788:	add	x2, x2, #0x400
  42a78c:	bl	403160 <snprintf@plt>
  42a790:	b	428ca0 <ferror@plt+0x25400>
  42a794:	add	x0, x0, w5, uxtw
  42a798:	str	x0, [sp, #224]
  42a79c:	tbz	w6, #0, 42921c <ferror@plt+0x2597c>
  42a7a0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42a7a4:	add	x1, x1, #0xa98
  42a7a8:	mov	w2, #0x5                   	// #5
  42a7ac:	mov	x0, #0x0                   	// #0
  42a7b0:	bl	403700 <dcgettext@plt>
  42a7b4:	bl	441040 <error@@Base>
  42a7b8:	ldr	x0, [sp, #224]
  42a7bc:	b	429220 <ferror@plt+0x25980>
  42a7c0:	add	x4, x5, w4, uxtw
  42a7c4:	str	x4, [sp, #224]
  42a7c8:	tbz	w6, #0, 42914c <ferror@plt+0x258ac>
  42a7cc:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42a7d0:	add	x1, x1, #0xa98
  42a7d4:	mov	w2, #0x5                   	// #5
  42a7d8:	mov	x0, #0x0                   	// #0
  42a7dc:	bl	403700 <dcgettext@plt>
  42a7e0:	bl	441040 <error@@Base>
  42a7e4:	ldr	x4, [sp, #224]
  42a7e8:	b	429150 <ferror@plt+0x258b0>
  42a7ec:	add	x0, x0, w4, uxtw
  42a7f0:	str	w6, [x27, #72]
  42a7f4:	str	x0, [sp, #224]
  42a7f8:	tst	x6, #0xffffffff00000000
  42a7fc:	and	w0, w5, #0x1
  42a800:	b.eq	42bb14 <ferror@plt+0x28274>  // b.none
  42a804:	cbz	w0, 4294f4 <ferror@plt+0x25c54>
  42a808:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42a80c:	add	x1, x1, #0xa98
  42a810:	mov	w2, #0x5                   	// #5
  42a814:	mov	x0, #0x0                   	// #0
  42a818:	bl	403700 <dcgettext@plt>
  42a81c:	bl	441040 <error@@Base>
  42a820:	b	42949c <ferror@plt+0x25bfc>
  42a824:	add	x0, x0, w4, uxtw
  42a828:	str	x6, [x27, #80]
  42a82c:	str	x0, [sp, #224]
  42a830:	tbz	w5, #0, 429408 <ferror@plt+0x25b68>
  42a834:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42a838:	add	x1, x1, #0xa98
  42a83c:	mov	w2, #0x5                   	// #5
  42a840:	mov	x0, #0x0                   	// #0
  42a844:	bl	403700 <dcgettext@plt>
  42a848:	bl	441040 <error@@Base>
  42a84c:	b	42940c <ferror@plt+0x25b6c>
  42a850:	add	x4, x4, w3, uxtw
  42a854:	str	x4, [sp, #224]
  42a858:	tbz	w5, #0, 428fdc <ferror@plt+0x2573c>
  42a85c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42a860:	add	x1, x1, #0xa98
  42a864:	mov	w2, #0x5                   	// #5
  42a868:	mov	x0, #0x0                   	// #0
  42a86c:	bl	403700 <dcgettext@plt>
  42a870:	bl	441040 <error@@Base>
  42a874:	mov	w1, w20
  42a878:	mov	x0, x27
  42a87c:	bl	40cdd0 <ferror@plt+0x9530>
  42a880:	tbz	w0, #31, 428ff0 <ferror@plt+0x25750>
  42a884:	ldr	w0, [x23]
  42a888:	ldr	x25, [sp, #144]
  42a88c:	cbz	w0, 428ffc <ferror@plt+0x2575c>
  42a890:	ldrb	w0, [x25]
  42a894:	cbz	w0, 42935c <ferror@plt+0x25abc>
  42a898:	ldr	x1, [x22, #1616]
  42a89c:	cbnz	x1, 429004 <ferror@plt+0x25764>
  42a8a0:	mov	w3, w20
  42a8a4:	add	x0, x22, #0x610
  42a8a8:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42a8ac:	mov	x1, #0x40                  	// #64
  42a8b0:	add	x2, x2, #0x400
  42a8b4:	bl	403160 <snprintf@plt>
  42a8b8:	b	42902c <ferror@plt+0x2578c>
  42a8bc:	add	x4, x0, w4, uxtw
  42a8c0:	str	w6, [x27, #72]
  42a8c4:	str	x4, [sp, #224]
  42a8c8:	tst	x6, #0xffffffff00000000
  42a8cc:	and	w0, w5, #0x1
  42a8d0:	b.eq	42bb44 <ferror@plt+0x282a4>  // b.none
  42a8d4:	cbz	w0, 428ed4 <ferror@plt+0x25634>
  42a8d8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42a8dc:	add	x1, x1, #0xa98
  42a8e0:	b	428edc <ferror@plt+0x2563c>
  42a8e4:	add	x4, x0, w4, uxtw
  42a8e8:	str	x4, [sp, #224]
  42a8ec:	tst	x24, #0xffffffff00000000
  42a8f0:	mov	w25, w24
  42a8f4:	and	w0, w5, #0x1
  42a8f8:	and	x24, x24, #0xffffffff
  42a8fc:	b.eq	42bb34 <ferror@plt+0x28294>  // b.none
  42a900:	cbz	w0, 429d10 <ferror@plt+0x26470>
  42a904:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42a908:	add	x1, x1, #0xa98
  42a90c:	b	429d18 <ferror@plt+0x26478>
  42a910:	add	x0, x0, w4, uxtw
  42a914:	str	x0, [sp, #224]
  42a918:	tbz	w5, #0, 429d8c <ferror@plt+0x264ec>
  42a91c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42a920:	add	x1, x1, #0xa98
  42a924:	mov	w2, #0x5                   	// #5
  42a928:	mov	x0, #0x0                   	// #0
  42a92c:	bl	403700 <dcgettext@plt>
  42a930:	bl	441040 <error@@Base>
  42a934:	b	429d90 <ferror@plt+0x264f0>
  42a938:	add	x4, x4, w5, uxtw
  42a93c:	str	x4, [sp, #224]
  42a940:	tbz	w6, #0, 429c8c <ferror@plt+0x263ec>
  42a944:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42a948:	add	x1, x1, #0xa98
  42a94c:	mov	w2, #0x5                   	// #5
  42a950:	mov	x0, #0x0                   	// #0
  42a954:	bl	403700 <dcgettext@plt>
  42a958:	bl	441040 <error@@Base>
  42a95c:	ldr	w0, [x27, #16]
  42a960:	ldr	w1, [x23]
  42a964:	cmp	w0, w25
  42a968:	b.ls	429ca0 <ferror@plt+0x26400>  // b.plast
  42a96c:	cbnz	w1, 429d04 <ferror@plt+0x26464>
  42a970:	ldr	x1, [x22, #1616]
  42a974:	ldr	x28, [sp, #104]
  42a978:	cbnz	x1, 429cb8 <ferror@plt+0x26418>
  42a97c:	mov	w3, w25
  42a980:	add	x0, x22, #0x610
  42a984:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42a988:	mov	x1, #0x40                  	// #64
  42a98c:	add	x2, x2, #0x400
  42a990:	bl	403160 <snprintf@plt>
  42a994:	b	429ce0 <ferror@plt+0x26440>
  42a998:	add	x5, x0, w4, uxtw
  42a99c:	and	x1, x24, #0xffffffff
  42a9a0:	str	x1, [sp, #184]
  42a9a4:	tst	x24, #0xffffffff00000000
  42a9a8:	str	x5, [sp, #224]
  42a9ac:	and	w0, w6, #0x1
  42a9b0:	mov	w25, w24
  42a9b4:	b.eq	42bb3c <ferror@plt+0x2829c>  // b.none
  42a9b8:	cbz	w0, 4291a0 <ferror@plt+0x25900>
  42a9bc:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42a9c0:	add	x1, x1, #0xa98
  42a9c4:	b	4291a8 <ferror@plt+0x25908>
  42a9c8:	add	x4, x4, w3, uxtw
  42a9cc:	str	x6, [x27, #80]
  42a9d0:	str	x4, [sp, #224]
  42a9d4:	tbz	w5, #0, 428e68 <ferror@plt+0x255c8>
  42a9d8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42a9dc:	add	x1, x1, #0xa98
  42a9e0:	mov	w2, #0x5                   	// #5
  42a9e4:	mov	x0, #0x0                   	// #0
  42a9e8:	bl	403700 <dcgettext@plt>
  42a9ec:	bl	441040 <error@@Base>
  42a9f0:	ldr	x6, [x27, #80]
  42a9f4:	b	428e6c <ferror@plt+0x255cc>
  42a9f8:	add	x4, x0, w4, uxtw
  42a9fc:	str	x4, [sp, #224]
  42aa00:	tst	x24, #0xffffffff00000000
  42aa04:	mov	w20, w24
  42aa08:	and	w0, w5, #0x1
  42aa0c:	and	x24, x24, #0xffffffff
  42aa10:	b.eq	42bb24 <ferror@plt+0x28284>  // b.none
  42aa14:	cbz	w0, 428b5c <ferror@plt+0x252bc>
  42aa18:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42aa1c:	add	x1, x1, #0xa98
  42aa20:	b	428b64 <ferror@plt+0x252c4>
  42aa24:	add	x0, x0, w4, uxtw
  42aa28:	str	x0, [sp, #224]
  42aa2c:	tst	x6, #0xffffffff00000000
  42aa30:	mov	w20, w6
  42aa34:	and	x24, x6, #0xffffffff
  42aa38:	and	w0, w5, #0x1
  42aa3c:	b.eq	42bb2c <ferror@plt+0x2828c>  // b.none
  42aa40:	cbz	w0, 429748 <ferror@plt+0x25ea8>
  42aa44:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42aa48:	add	x1, x1, #0xa98
  42aa4c:	mov	w2, #0x5                   	// #5
  42aa50:	mov	x0, #0x0                   	// #0
  42aa54:	bl	403700 <dcgettext@plt>
  42aa58:	bl	441040 <error@@Base>
  42aa5c:	b	4296d0 <ferror@plt+0x25e30>
  42aa60:	add	x4, x4, w3, uxtw
  42aa64:	str	x4, [sp, #224]
  42aa68:	tbz	w5, #0, 428b34 <ferror@plt+0x25294>
  42aa6c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42aa70:	add	x1, x1, #0xa98
  42aa74:	mov	w2, #0x5                   	// #5
  42aa78:	mov	x0, #0x0                   	// #0
  42aa7c:	bl	403700 <dcgettext@plt>
  42aa80:	bl	441040 <error@@Base>
  42aa84:	mov	w1, w20
  42aa88:	mov	x0, x27
  42aa8c:	bl	40cdd0 <ferror@plt+0x9530>
  42aa90:	tbz	w0, #31, 428b48 <ferror@plt+0x252a8>
  42aa94:	ldr	w0, [x23]
  42aa98:	ldr	x25, [sp, #144]
  42aa9c:	cbz	w0, 42aaa8 <ferror@plt+0x27208>
  42aaa0:	ldrb	w0, [x25]
  42aaa4:	cbz	w0, 428b50 <ferror@plt+0x252b0>
  42aaa8:	ldr	x1, [x22, #1616]
  42aaac:	cbz	x1, 42b2f4 <ferror@plt+0x27a54>
  42aab0:	mov	w0, w20
  42aab4:	blr	x1
  42aab8:	mov	x4, x0
  42aabc:	cbz	x0, 42b2f4 <ferror@plt+0x27a54>
  42aac0:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42aac4:	mov	w3, w20
  42aac8:	add	x2, x2, #0x430
  42aacc:	add	x0, x22, #0x610
  42aad0:	mov	x1, #0x40                  	// #64
  42aad4:	bl	403160 <snprintf@plt>
  42aad8:	ldrsw	x3, [x27, #52]
  42aadc:	add	x2, x22, #0x610
  42aae0:	mov	x1, x25
  42aae4:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  42aae8:	add	x0, x0, #0x3c0
  42aaec:	mul	x3, x3, x28
  42aaf0:	bl	4037a0 <printf@plt>
  42aaf4:	ldrb	w0, [x25]
  42aaf8:	cbnz	w0, 428770 <ferror@plt+0x24ed0>
  42aafc:	b	428b50 <ferror@plt+0x252b0>
  42ab00:	add	x0, x0, w4, uxtw
  42ab04:	str	x0, [sp, #224]
  42ab08:	tst	x6, #0xffffffff00000000
  42ab0c:	mov	w20, w6
  42ab10:	and	x24, x6, #0xffffffff
  42ab14:	and	w0, w5, #0x1
  42ab18:	b.eq	42bb94 <ferror@plt+0x282f4>  // b.none
  42ab1c:	cbz	w0, 42960c <ferror@plt+0x25d6c>
  42ab20:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42ab24:	add	x1, x1, #0xa98
  42ab28:	mov	w2, #0x5                   	// #5
  42ab2c:	mov	x0, #0x0                   	// #0
  42ab30:	bl	403700 <dcgettext@plt>
  42ab34:	bl	441040 <error@@Base>
  42ab38:	b	429580 <ferror@plt+0x25ce0>
  42ab3c:	add	x5, x0, w4, uxtw
  42ab40:	and	x1, x24, #0xffffffff
  42ab44:	str	x1, [sp, #184]
  42ab48:	tst	x24, #0xffffffff00000000
  42ab4c:	str	x5, [sp, #224]
  42ab50:	and	w0, w6, #0x1
  42ab54:	mov	w28, w24
  42ab58:	b.eq	42bba4 <ferror@plt+0x28304>  // b.none
  42ab5c:	cbz	w0, 428a30 <ferror@plt+0x25190>
  42ab60:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42ab64:	add	x1, x1, #0xa98
  42ab68:	b	428a38 <ferror@plt+0x25198>
  42ab6c:	add	x0, x0, w4, uxtw
  42ab70:	str	x0, [sp, #224]
  42ab74:	tst	x6, #0xffffffff00000000
  42ab78:	mov	w24, w6
  42ab7c:	and	x20, x6, #0xffffffff
  42ab80:	and	w0, w5, #0x1
  42ab84:	b.eq	42bb8c <ferror@plt+0x282ec>  // b.none
  42ab88:	cbz	w0, 429b6c <ferror@plt+0x262cc>
  42ab8c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42ab90:	add	x1, x1, #0xa98
  42ab94:	mov	w2, #0x5                   	// #5
  42ab98:	mov	x0, #0x0                   	// #0
  42ab9c:	bl	403700 <dcgettext@plt>
  42aba0:	bl	441040 <error@@Base>
  42aba4:	b	429ad0 <ferror@plt+0x26230>
  42aba8:	add	x4, x4, w5, uxtw
  42abac:	str	x4, [sp, #224]
  42abb0:	tbz	w6, #0, 42986c <ferror@plt+0x25fcc>
  42abb4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42abb8:	add	x1, x1, #0xa98
  42abbc:	mov	w2, #0x5                   	// #5
  42abc0:	mov	x0, #0x0                   	// #0
  42abc4:	bl	403700 <dcgettext@plt>
  42abc8:	bl	441040 <error@@Base>
  42abcc:	ldr	w0, [x27, #16]
  42abd0:	ldr	w1, [x23]
  42abd4:	cmp	w0, w20
  42abd8:	b.ls	429880 <ferror@plt+0x25fe0>  // b.plast
  42abdc:	cbnz	w1, 429924 <ferror@plt+0x26084>
  42abe0:	ldr	x1, [x22, #1616]
  42abe4:	ldr	x25, [sp, #104]
  42abe8:	cbnz	x1, 429898 <ferror@plt+0x25ff8>
  42abec:	mov	w3, w20
  42abf0:	add	x0, x22, #0x610
  42abf4:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42abf8:	mov	x1, #0x40                  	// #64
  42abfc:	add	x2, x2, #0x400
  42ac00:	bl	403160 <snprintf@plt>
  42ac04:	b	4298c0 <ferror@plt+0x26020>
  42ac08:	add	x4, x0, w4, uxtw
  42ac0c:	str	x4, [sp, #224]
  42ac10:	tst	x24, #0xffffffff00000000
  42ac14:	mov	w20, w24
  42ac18:	and	w0, w5, #0x1
  42ac1c:	and	x24, x24, #0xffffffff
  42ac20:	b.eq	42bb4c <ferror@plt+0x282ac>  // b.none
  42ac24:	cbz	w0, 429384 <ferror@plt+0x25ae4>
  42ac28:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42ac2c:	add	x1, x1, #0xa98
  42ac30:	b	42938c <ferror@plt+0x25aec>
  42ac34:	add	x4, x4, w3, uxtw
  42ac38:	str	x4, [sp, #224]
  42ac3c:	mov	x28, x6
  42ac40:	tbz	w5, #0, 42933c <ferror@plt+0x25a9c>
  42ac44:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42ac48:	add	x1, x1, #0xa98
  42ac4c:	mov	w2, #0x5                   	// #5
  42ac50:	mov	x0, #0x0                   	// #0
  42ac54:	bl	403700 <dcgettext@plt>
  42ac58:	neg	x28, x28
  42ac5c:	bl	441040 <error@@Base>
  42ac60:	mov	w1, w20
  42ac64:	mov	x0, x27
  42ac68:	bl	40cdd0 <ferror@plt+0x9530>
  42ac6c:	tbz	w0, #31, 429354 <ferror@plt+0x25ab4>
  42ac70:	ldr	w0, [x23]
  42ac74:	ldr	x25, [sp, #144]
  42ac78:	cbz	w0, 42ac84 <ferror@plt+0x273e4>
  42ac7c:	ldrb	w0, [x25]
  42ac80:	cbz	w0, 42935c <ferror@plt+0x25abc>
  42ac84:	ldr	x1, [x22, #1616]
  42ac88:	cbz	x1, 42b310 <ferror@plt+0x27a70>
  42ac8c:	mov	w0, w20
  42ac90:	blr	x1
  42ac94:	mov	x4, x0
  42ac98:	cbz	x0, 42b310 <ferror@plt+0x27a70>
  42ac9c:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42aca0:	mov	w3, w20
  42aca4:	add	x2, x2, #0x430
  42aca8:	add	x0, x22, #0x610
  42acac:	mov	x1, #0x40                  	// #64
  42acb0:	bl	403160 <snprintf@plt>
  42acb4:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  42acb8:	ldrsw	x3, [x27, #52]
  42acbc:	add	x2, x22, #0x610
  42acc0:	add	x0, x0, #0x498
  42acc4:	b	42903c <ferror@plt+0x2579c>
  42acc8:	add	x4, x0, w4, uxtw
  42accc:	str	w6, [x27, #72]
  42acd0:	str	x4, [sp, #224]
  42acd4:	tst	x6, #0xffffffff00000000
  42acd8:	and	w0, w5, #0x1
  42acdc:	b.eq	42bb9c <ferror@plt+0x282fc>  // b.none
  42ace0:	cbz	w0, 4288f8 <ferror@plt+0x25058>
  42ace4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42ace8:	add	x1, x1, #0xa98
  42acec:	b	428900 <ferror@plt+0x25060>
  42acf0:	add	x4, x4, w3, uxtw
  42acf4:	str	x6, [x27, #80]
  42acf8:	str	x4, [sp, #224]
  42acfc:	tbz	w5, #0, 428898 <ferror@plt+0x24ff8>
  42ad00:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42ad04:	add	x1, x1, #0xa98
  42ad08:	mov	w2, #0x5                   	// #5
  42ad0c:	mov	x0, #0x0                   	// #0
  42ad10:	bl	403700 <dcgettext@plt>
  42ad14:	bl	441040 <error@@Base>
  42ad18:	b	42889c <ferror@plt+0x24ffc>
  42ad1c:	add	x4, x0, w4, uxtw
  42ad20:	str	x4, [sp, #224]
  42ad24:	tst	x24, #0xffffffff00000000
  42ad28:	mov	w20, w24
  42ad2c:	and	w0, w5, #0x1
  42ad30:	and	x24, x24, #0xffffffff
  42ad34:	b.eq	42bbac <ferror@plt+0x2830c>  // b.none
  42ad38:	cbz	w0, 429940 <ferror@plt+0x260a0>
  42ad3c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42ad40:	add	x1, x1, #0xa98
  42ad44:	b	429948 <ferror@plt+0x260a8>
  42ad48:	add	x0, x0, w4, uxtw
  42ad4c:	str	x0, [sp, #224]
  42ad50:	tbz	w5, #0, 4299bc <ferror@plt+0x2611c>
  42ad54:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42ad58:	add	x1, x1, #0xa98
  42ad5c:	mov	w2, #0x5                   	// #5
  42ad60:	mov	x0, #0x0                   	// #0
  42ad64:	bl	403700 <dcgettext@plt>
  42ad68:	bl	441040 <error@@Base>
  42ad6c:	ldr	w0, [x27, #16]
  42ad70:	ldr	w1, [x23]
  42ad74:	cmp	w0, w28
  42ad78:	b.ls	4299d0 <ferror@plt+0x26130>  // b.plast
  42ad7c:	cbnz	w1, 429a34 <ferror@plt+0x26194>
  42ad80:	ldr	x1, [x22, #1616]
  42ad84:	ldr	x24, [sp, #104]
  42ad88:	cbnz	x1, 4299e8 <ferror@plt+0x26148>
  42ad8c:	mov	w3, w28
  42ad90:	add	x0, x22, #0x610
  42ad94:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42ad98:	mov	x1, #0x40                  	// #64
  42ad9c:	add	x2, x2, #0x400
  42ada0:	bl	403160 <snprintf@plt>
  42ada4:	b	429a10 <ferror@plt+0x26170>
  42ada8:	add	x4, x0, w4, uxtw
  42adac:	str	x4, [sp, #224]
  42adb0:	tst	x24, #0xffffffff00000000
  42adb4:	mov	w20, w24
  42adb8:	and	w0, w5, #0x1
  42adbc:	and	x24, x24, #0xffffffff
  42adc0:	b.eq	42bb84 <ferror@plt+0x282e4>  // b.none
  42adc4:	cbz	w0, 429054 <ferror@plt+0x257b4>
  42adc8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42adcc:	add	x1, x1, #0xa98
  42add0:	b	42905c <ferror@plt+0x257bc>
  42add4:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  42add8:	mov	x0, #0x0                   	// #0
  42addc:	add	x1, x1, #0x500
  42ade0:	bl	403700 <dcgettext@plt>
  42ade4:	mov	w1, w24
  42ade8:	bl	441618 <warn@@Base>
  42adec:	b	4277a0 <ferror@plt+0x23f00>
  42adf0:	mov	w1, #0x8                   	// #8
  42adf4:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  42adf8:	add	x2, x2, #0x2f0
  42adfc:	ldr	x2, [x2]
  42ae00:	blr	x2
  42ae04:	mov	x24, x0
  42ae08:	ldr	x0, [sp, #224]
  42ae0c:	b	428310 <ferror@plt+0x24a70>
  42ae10:	ldr	w24, [x27, #48]
  42ae14:	add	x20, x22, #0x180
  42ae18:	ldr	w0, [x22, #376]
  42ae1c:	ldrb	w4, [x27, #94]
  42ae20:	ldr	x25, [x27, #56]
  42ae24:	add	w1, w0, #0x1
  42ae28:	mul	w24, w28, w24
  42ae2c:	and	w1, w1, #0xf
  42ae30:	str	w1, [x22, #376]
  42ae34:	sbfiz	x0, x0, #6, #32
  42ae38:	add	x20, x20, x0
  42ae3c:	add	x25, x25, w24, uxtw
  42ae40:	cbnz	w4, 42b5f0 <ferror@plt+0x27d50>
  42ae44:	add	x0, sp, #0x100
  42ae48:	adrp	x2, 455000 <warn@@Base+0x139e8>
  42ae4c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42ae50:	add	x2, x2, #0xd10
  42ae54:	add	x1, x1, #0xff0
  42ae58:	bl	4030a0 <sprintf@plt>
  42ae5c:	mov	x3, x25
  42ae60:	add	x2, sp, #0x100
  42ae64:	mov	x0, x20
  42ae68:	mov	x1, #0x40                  	// #64
  42ae6c:	bl	403160 <snprintf@plt>
  42ae70:	mov	x2, x20
  42ae74:	mov	w1, w24
  42ae78:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42ae7c:	add	x0, x0, #0xfe8
  42ae80:	bl	4037a0 <printf@plt>
  42ae84:	b	428280 <ferror@plt+0x249e0>
  42ae88:	cbz	w1, 42b768 <ferror@plt+0x27ec8>
  42ae8c:	ldr	x0, [sp, #232]
  42ae90:	mov	w1, w28
  42ae94:	ubfiz	x2, x28, #1, #6
  42ae98:	ldr	w3, [x0, #16]
  42ae9c:	cmp	w3, w28
  42aea0:	b.ls	42b2a4 <ferror@plt+0x27a04>  // b.plast
  42aea4:	ldr	w4, [x23]
  42aea8:	ldr	x3, [x0, #24]
  42aeac:	ldrsh	w3, [x3, x2]
  42aeb0:	cbz	w4, 42aebc <ferror@plt+0x2761c>
  42aeb4:	cmn	w3, #0x1
  42aeb8:	b.eq	42b2a4 <ferror@plt+0x27a04>  // b.none
  42aebc:	ldr	x4, [x0, #32]
  42aec0:	mov	w25, #0x0                   	// #0
  42aec4:	ldp	x5, x0, [x27, #24]
  42aec8:	strh	w3, [x5, x2]
  42aecc:	ldr	w2, [x4, x1, lsl #2]
  42aed0:	ldr	x20, [sp, #224]
  42aed4:	str	w2, [x0, x1, lsl #2]
  42aed8:	b	427748 <ferror@plt+0x23ea8>
  42aedc:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42aee0:	add	x0, x0, #0xdc0
  42aee4:	bl	403450 <puts@plt>
  42aee8:	ldr	w1, [sp, #220]
  42aeec:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42aef0:	add	x0, x0, #0xdc8
  42aef4:	bl	4037a0 <printf@plt>
  42aef8:	ldr	x1, [x27, #40]
  42aefc:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42af00:	add	x0, x0, #0xde8
  42af04:	bl	4037a0 <printf@plt>
  42af08:	ldr	w0, [sp, #220]
  42af0c:	cmp	w0, #0x3
  42af10:	b.gt	42b7cc <ferror@plt+0x27f2c>
  42af14:	ldr	w1, [x27, #48]
  42af18:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42af1c:	add	x0, x0, #0xe48
  42af20:	bl	4037a0 <printf@plt>
  42af24:	ldr	w1, [x27, #52]
  42af28:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42af2c:	add	x0, x0, #0xe68
  42af30:	bl	4037a0 <printf@plt>
  42af34:	ldr	w1, [x27, #88]
  42af38:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42af3c:	add	x0, x0, #0xe88
  42af40:	bl	4037a0 <printf@plt>
  42af44:	ldr	x3, [sp, #248]
  42af48:	cbnz	x3, 42b658 <ferror@plt+0x27db8>
  42af4c:	adrp	x21, 471000 <_sch_istable+0x1478>
  42af50:	add	x21, x21, #0xed8
  42af54:	ldr	x1, [x21]
  42af58:	mov	w0, #0xa                   	// #10
  42af5c:	bl	4030b0 <putc@plt>
  42af60:	str	x27, [sp, #160]
  42af64:	b	4276ac <ferror@plt+0x23e0c>
  42af68:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42af6c:	ldr	w28, [sp, #140]
  42af70:	add	x0, x0, #0x2b4
  42af74:	str	x0, [sp, #120]
  42af78:	b	42a060 <ferror@plt+0x267c0>
  42af7c:	mov	w1, #0x1                   	// #1
  42af80:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  42af84:	add	x2, x2, #0x2f0
  42af88:	ldr	x2, [x2]
  42af8c:	blr	x2
  42af90:	mov	x24, x0
  42af94:	ldr	x0, [sp, #224]
  42af98:	b	4285c8 <ferror@plt+0x24d28>
  42af9c:	mov	w1, #0x2                   	// #2
  42afa0:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  42afa4:	add	x2, x2, #0x2f0
  42afa8:	ldr	x2, [x2]
  42afac:	blr	x2
  42afb0:	mov	x24, x0
  42afb4:	ldr	x0, [sp, #224]
  42afb8:	b	428678 <ferror@plt+0x24dd8>
  42afbc:	mov	w1, #0x4                   	// #4
  42afc0:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  42afc4:	add	x2, x2, #0x2f0
  42afc8:	ldr	x2, [x2]
  42afcc:	blr	x2
  42afd0:	mov	x24, x0
  42afd4:	ldr	x0, [sp, #224]
  42afd8:	b	42847c <ferror@plt+0x24bdc>
  42afdc:	ldr	w0, [x22, #376]
  42afe0:	add	x24, x22, #0x180
  42afe4:	ldrb	w25, [x27, #94]
  42afe8:	add	w1, w0, #0x1
  42afec:	and	w1, w1, #0xf
  42aff0:	str	w1, [x22, #376]
  42aff4:	sbfiz	x0, x0, #6, #32
  42aff8:	add	x24, x24, x0
  42affc:	cbnz	w25, 42b628 <ferror@plt+0x27d88>
  42b000:	add	x0, sp, #0x100
  42b004:	adrp	x2, 455000 <warn@@Base+0x139e8>
  42b008:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b00c:	add	x2, x2, #0xd10
  42b010:	add	x1, x1, #0xff0
  42b014:	bl	4030a0 <sprintf@plt>
  42b018:	mov	x3, x20
  42b01c:	add	x2, sp, #0x100
  42b020:	mov	x0, x24
  42b024:	mov	x1, #0x40                  	// #64
  42b028:	bl	403160 <snprintf@plt>
  42b02c:	mov	x1, x24
  42b030:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  42b034:	add	x0, x0, #0x48
  42b038:	bl	4037a0 <printf@plt>
  42b03c:	b	4287b4 <ferror@plt+0x24f14>
  42b040:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42b044:	add	x1, x1, #0xea8
  42b048:	mov	w2, #0x5                   	// #5
  42b04c:	mov	x0, #0x0                   	// #0
  42b050:	str	x3, [sp, #104]
  42b054:	ldr	x24, [sp, #240]
  42b058:	bl	403700 <dcgettext@plt>
  42b05c:	bl	4037a0 <printf@plt>
  42b060:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  42b064:	ldr	x3, [sp, #104]
  42b068:	ldr	w1, [x1, #688]
  42b06c:	cbnz	w1, 42b228 <ferror@plt+0x27988>
  42b070:	mov	x1, #0x50                  	// #80
  42b074:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  42b078:	sub	x0, x1, w0, sxtw
  42b07c:	movk	x2, #0xaaab
  42b080:	umulh	x0, x0, x2
  42b084:	cmp	x3, x0, lsr #1
  42b088:	b.cc	42b228 <ferror@plt+0x27988>  // b.lo, b.ul, b.last
  42b08c:	adrp	x21, 471000 <_sch_istable+0x1478>
  42b090:	adrp	x20, 449000 <warn@@Base+0x79e8>
  42b094:	add	x21, x21, #0xed8
  42b098:	add	x20, x20, #0x2f0
  42b09c:	mov	x27, x3
  42b0a0:	mov	x25, #0x0                   	// #0
  42b0a4:	b	42b0c0 <ferror@plt+0x27820>
  42b0a8:	ldrb	w1, [x24, x25]
  42b0ac:	mov	x0, x20
  42b0b0:	add	x25, x25, #0x1
  42b0b4:	bl	4037a0 <printf@plt>
  42b0b8:	cmp	x27, x25
  42b0bc:	b.eq	42b114 <ferror@plt+0x27874>  // b.none
  42b0c0:	mov	x0, #0x4ec5                	// #20165
  42b0c4:	mov	x1, #0x89d8                	// #35288
  42b0c8:	movk	x0, #0xc4ec, lsl #16
  42b0cc:	movk	x1, #0xd89d, lsl #16
  42b0d0:	movk	x0, #0xec4e, lsl #32
  42b0d4:	movk	x1, #0x9d89, lsl #32
  42b0d8:	movk	x0, #0x4ec4, lsl #48
  42b0dc:	movk	x1, #0x9d8, lsl #48
  42b0e0:	mul	x0, x25, x0
  42b0e4:	ror	x0, x0, #1
  42b0e8:	cmp	x0, x1
  42b0ec:	b.hi	42b0a8 <ferror@plt+0x27808>  // b.pmore
  42b0f0:	ldr	x1, [x21]
  42b0f4:	mov	w0, #0xa                   	// #10
  42b0f8:	bl	4030b0 <putc@plt>
  42b0fc:	ldrb	w1, [x24, x25]
  42b100:	mov	x0, x20
  42b104:	add	x25, x25, #0x1
  42b108:	bl	4037a0 <printf@plt>
  42b10c:	cmp	x27, x25
  42b110:	b.ne	42b0c0 <ferror@plt+0x27820>  // b.any
  42b114:	ldr	x1, [x21]
  42b118:	add	x27, x22, #0x118
  42b11c:	mov	w0, #0xa                   	// #10
  42b120:	bl	4030b0 <putc@plt>
  42b124:	b	4276ac <ferror@plt+0x23e0c>
  42b128:	cmp	w22, #0x8
  42b12c:	ccmn	x24, #0x1, #0x0, eq  // eq = none
  42b130:	b.ne	4272a0 <ferror@plt+0x23a00>  // b.any
  42b134:	mov	x24, #0xffffffffffffffff    	// #-1
  42b138:	b	429fcc <ferror@plt+0x2672c>
  42b13c:	add	x4, x4, w3, uxtw
  42b140:	str	x4, [sp, #224]
  42b144:	tbz	w5, #1, 428fe0 <ferror@plt+0x25740>
  42b148:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b14c:	add	x1, x1, #0xab0
  42b150:	mov	w2, #0x5                   	// #5
  42b154:	mov	x0, #0x0                   	// #0
  42b158:	bl	403700 <dcgettext@plt>
  42b15c:	bl	441040 <error@@Base>
  42b160:	b	428fe0 <ferror@plt+0x25740>
  42b164:	add	x4, x4, w3, uxtw
  42b168:	str	x4, [sp, #224]
  42b16c:	mov	x28, x6
  42b170:	tbz	w5, #1, 429340 <ferror@plt+0x25aa0>
  42b174:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b178:	add	x1, x1, #0xab0
  42b17c:	mov	w2, #0x5                   	// #5
  42b180:	mov	x0, #0x0                   	// #0
  42b184:	bl	403700 <dcgettext@plt>
  42b188:	bl	441040 <error@@Base>
  42b18c:	b	429340 <ferror@plt+0x25aa0>
  42b190:	add	x4, x4, w3, uxtw
  42b194:	str	x4, [sp, #224]
  42b198:	tbz	w5, #1, 428b38 <ferror@plt+0x25298>
  42b19c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b1a0:	add	x1, x1, #0xab0
  42b1a4:	mov	w2, #0x5                   	// #5
  42b1a8:	mov	x0, #0x0                   	// #0
  42b1ac:	bl	403700 <dcgettext@plt>
  42b1b0:	bl	441040 <error@@Base>
  42b1b4:	b	428b38 <ferror@plt+0x25298>
  42b1b8:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  42b1bc:	add	x0, x0, #0x458
  42b1c0:	bl	403450 <puts@plt>
  42b1c4:	ldr	x20, [sp, #224]
  42b1c8:	b	427748 <ferror@plt+0x23ea8>
  42b1cc:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  42b1d0:	add	x0, x0, #0x298
  42b1d4:	bl	403450 <puts@plt>
  42b1d8:	ldr	x20, [sp, #224]
  42b1dc:	b	427748 <ferror@plt+0x23ea8>
  42b1e0:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  42b1e4:	add	x0, x0, #0x1b8
  42b1e8:	bl	403450 <puts@plt>
  42b1ec:	b	42850c <ferror@plt+0x24c6c>
  42b1f0:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  42b1f4:	add	x0, x0, #0x1d0
  42b1f8:	bl	403450 <puts@plt>
  42b1fc:	ldr	x0, [sp, #152]
  42b200:	cbnz	x0, 4283c4 <ferror@plt+0x24b24>
  42b204:	ldr	w25, [x23]
  42b208:	cbz	w25, 42b1c4 <ferror@plt+0x27924>
  42b20c:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  42b210:	mov	w25, #0x0                   	// #0
  42b214:	add	x0, x0, #0x218
  42b218:	str	xzr, [sp, #152]
  42b21c:	bl	403450 <puts@plt>
  42b220:	ldr	x20, [sp, #224]
  42b224:	b	427748 <ferror@plt+0x23ea8>
  42b228:	adrp	x20, 449000 <warn@@Base+0x79e8>
  42b22c:	add	x21, x24, x3
  42b230:	add	x20, x20, #0x2f0
  42b234:	nop
  42b238:	ldrb	w1, [x24], #1
  42b23c:	mov	x0, x20
  42b240:	bl	4037a0 <printf@plt>
  42b244:	cmp	x24, x21
  42b248:	b.ne	42b238 <ferror@plt+0x27998>  // b.any
  42b24c:	adrp	x21, 471000 <_sch_istable+0x1478>
  42b250:	add	x21, x21, #0xed8
  42b254:	add	x27, x22, #0x118
  42b258:	mov	w0, #0xa                   	// #10
  42b25c:	ldr	x1, [x21]
  42b260:	bl	4030b0 <putc@plt>
  42b264:	b	4276ac <ferror@plt+0x23e0c>
  42b268:	adrp	x6, 448000 <warn@@Base+0x69e8>
  42b26c:	add	x0, x6, #0xfe0
  42b270:	mov	x2, x0
  42b274:	mov	x3, x21
  42b278:	mov	x1, #0x40                  	// #64
  42b27c:	str	x0, [sp, #112]
  42b280:	mov	x0, x20
  42b284:	bl	403160 <snprintf@plt>
  42b288:	mov	w0, #0x8                   	// #8
  42b28c:	cmp	w23, w0
  42b290:	csel	w23, w23, w0, ls  // ls = plast
  42b294:	sub	w0, w0, w23
  42b298:	lsl	w0, w0, #1
  42b29c:	add	x20, x20, x0
  42b2a0:	b	42a0d8 <ferror@plt+0x26838>
  42b2a4:	ldp	x3, x0, [x27, #24]
  42b2a8:	mov	w4, #0x7                   	// #7
  42b2ac:	strh	w4, [x3, x2]
  42b2b0:	mov	w25, #0x0                   	// #0
  42b2b4:	ldr	x20, [sp, #224]
  42b2b8:	str	wzr, [x0, x1, lsl #2]
  42b2bc:	b	427748 <ferror@plt+0x23ea8>
  42b2c0:	add	x0, x0, w4, uxtw
  42b2c4:	str	x0, [sp, #224]
  42b2c8:	str	x6, [sp, #248]
  42b2cc:	tbz	w5, #0, 42a248 <ferror@plt+0x269a8>
  42b2d0:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b2d4:	add	x1, x1, #0xa98
  42b2d8:	mov	w2, #0x5                   	// #5
  42b2dc:	mov	x0, #0x0                   	// #0
  42b2e0:	bl	403700 <dcgettext@plt>
  42b2e4:	bl	441040 <error@@Base>
  42b2e8:	ldr	x0, [sp, #224]
  42b2ec:	ldr	x6, [sp, #248]
  42b2f0:	b	42a24c <ferror@plt+0x269ac>
  42b2f4:	mov	w3, w20
  42b2f8:	add	x0, x22, #0x610
  42b2fc:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42b300:	mov	x1, #0x40                  	// #64
  42b304:	add	x2, x2, #0x400
  42b308:	bl	403160 <snprintf@plt>
  42b30c:	b	42aad8 <ferror@plt+0x27238>
  42b310:	mov	w3, w20
  42b314:	add	x0, x22, #0x610
  42b318:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42b31c:	mov	x1, #0x40                  	// #64
  42b320:	add	x2, x2, #0x400
  42b324:	bl	403160 <snprintf@plt>
  42b328:	b	42acb4 <ferror@plt+0x27414>
  42b32c:	mov	w3, w28
  42b330:	add	x0, x22, #0x610
  42b334:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42b338:	mov	x1, #0x40                  	// #64
  42b33c:	add	x2, x2, #0x400
  42b340:	bl	403160 <snprintf@plt>
  42b344:	b	428750 <ferror@plt+0x24eb0>
  42b348:	add	x0, x22, #0x610
  42b34c:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42b350:	mov	x1, #0x40                  	// #64
  42b354:	add	x2, x2, #0x400
  42b358:	bl	403160 <snprintf@plt>
  42b35c:	b	429914 <ferror@plt+0x26074>
  42b360:	ldr	x25, [sp, #104]
  42b364:	b	42ac84 <ferror@plt+0x273e4>
  42b368:	ldp	x4, x0, [x0, #24]
  42b36c:	mov	w25, #0x0                   	// #0
  42b370:	ldrsh	w4, [x4, x1]
  42b374:	ldr	w0, [x0, x20, lsl #2]
  42b378:	strh	w4, [x3, x1]
  42b37c:	str	w0, [x2, x20, lsl #2]
  42b380:	ldr	x20, [sp, #224]
  42b384:	b	427748 <ferror@plt+0x23ea8>
  42b388:	ldr	x25, [sp, #104]
  42b38c:	b	42aaa8 <ferror@plt+0x27208>
  42b390:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42b394:	add	x0, x0, #0x2b4
  42b398:	str	x0, [sp, #120]
  42b39c:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42b3a0:	ldr	w28, [x0, #692]
  42b3a4:	b	42a060 <ferror@plt+0x267c0>
  42b3a8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b3ac:	add	x1, x1, #0xab0
  42b3b0:	mov	w2, #0x5                   	// #5
  42b3b4:	mov	x0, #0x0                   	// #0
  42b3b8:	bl	403700 <dcgettext@plt>
  42b3bc:	bl	441040 <error@@Base>
  42b3c0:	b	428c50 <ferror@plt+0x253b0>
  42b3c4:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b3c8:	add	x1, x1, #0xab0
  42b3cc:	mov	w2, #0x5                   	// #5
  42b3d0:	mov	x0, #0x0                   	// #0
  42b3d4:	bl	403700 <dcgettext@plt>
  42b3d8:	bl	441040 <error@@Base>
  42b3dc:	b	42940c <ferror@plt+0x25b6c>
  42b3e0:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  42b3e4:	add	x1, x1, #0x1e8
  42b3e8:	mov	w2, #0x5                   	// #5
  42b3ec:	mov	x0, #0x0                   	// #0
  42b3f0:	mov	w25, #0x0                   	// #0
  42b3f4:	str	x20, [sp, #152]
  42b3f8:	bl	403700 <dcgettext@plt>
  42b3fc:	bl	441618 <warn@@Base>
  42b400:	str	wzr, [x27, #16]
  42b404:	ldr	x20, [sp, #224]
  42b408:	b	427748 <ferror@plt+0x23ea8>
  42b40c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b410:	add	x1, x1, #0xab0
  42b414:	b	42a9e0 <ferror@plt+0x27140>
  42b418:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b41c:	add	x1, x1, #0xab0
  42b420:	b	42a6c0 <ferror@plt+0x26e20>
  42b424:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b428:	add	x1, x1, #0xab0
  42b42c:	b	42a7d4 <ferror@plt+0x26f34>
  42b430:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b434:	add	x1, x1, #0xab0
  42b438:	mov	w2, #0x5                   	// #5
  42b43c:	mov	x0, #0x0                   	// #0
  42b440:	bl	403700 <dcgettext@plt>
  42b444:	bl	441040 <error@@Base>
  42b448:	b	429870 <ferror@plt+0x25fd0>
  42b44c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b450:	add	x1, x1, #0xab0
  42b454:	mov	w2, #0x5                   	// #5
  42b458:	mov	x0, #0x0                   	// #0
  42b45c:	bl	403700 <dcgettext@plt>
  42b460:	bl	441040 <error@@Base>
  42b464:	b	42889c <ferror@plt+0x24ffc>
  42b468:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b46c:	add	x1, x1, #0xab0
  42b470:	mov	w2, #0x5                   	// #5
  42b474:	mov	x0, #0x0                   	// #0
  42b478:	bl	403700 <dcgettext@plt>
  42b47c:	bl	441040 <error@@Base>
  42b480:	b	429d90 <ferror@plt+0x264f0>
  42b484:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b488:	add	x1, x1, #0xab0
  42b48c:	b	42a6f0 <ferror@plt+0x26e50>
  42b490:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b494:	add	x1, x1, #0xab0
  42b498:	b	42a7a8 <ferror@plt+0x26f08>
  42b49c:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b4a0:	add	x1, x1, #0xab0
  42b4a4:	mov	w2, #0x5                   	// #5
  42b4a8:	mov	x0, #0x0                   	// #0
  42b4ac:	bl	403700 <dcgettext@plt>
  42b4b0:	bl	441040 <error@@Base>
  42b4b4:	b	429c90 <ferror@plt+0x263f0>
  42b4b8:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b4bc:	add	x1, x1, #0xab0
  42b4c0:	mov	w2, #0x5                   	// #5
  42b4c4:	mov	x0, #0x0                   	// #0
  42b4c8:	bl	403700 <dcgettext@plt>
  42b4cc:	bl	441040 <error@@Base>
  42b4d0:	b	4299c0 <ferror@plt+0x26120>
  42b4d4:	mov	w2, #0x5                   	// #5
  42b4d8:	adrp	x1, 449000 <warn@@Base+0x79e8>
  42b4dc:	mov	x0, #0x0                   	// #0
  42b4e0:	add	x1, x1, #0xe78
  42b4e4:	str	w4, [sp, #196]
  42b4e8:	str	x5, [sp, #200]
  42b4ec:	bl	403700 <dcgettext@plt>
  42b4f0:	ldr	w4, [sp, #196]
  42b4f4:	mov	x6, x0
  42b4f8:	ldr	x8, [sp, #248]
  42b4fc:	add	x0, sp, #0x100
  42b500:	adrp	x3, 447000 <warn@@Base+0x59e8>
  42b504:	adrp	x2, 455000 <warn@@Base+0x139e8>
  42b508:	add	x3, x3, #0xd8
  42b50c:	add	x2, x2, #0xd10
  42b510:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b514:	add	x1, x1, #0xd78
  42b518:	str	x6, [sp, #104]
  42b51c:	str	x8, [sp, #184]
  42b520:	str	w4, [x22, #376]
  42b524:	bl	4030a0 <sprintf@plt>
  42b528:	ldr	x8, [sp, #184]
  42b52c:	add	x2, sp, #0x100
  42b530:	mov	x0, x23
  42b534:	mov	x1, #0x40                  	// #64
  42b538:	mov	x3, x8
  42b53c:	bl	403160 <snprintf@plt>
  42b540:	ldr	x6, [sp, #104]
  42b544:	mov	x1, x23
  42b548:	ldr	x2, [sp, #224]
  42b54c:	mov	x0, x6
  42b550:	sub	x2, x26, x2
  42b554:	bl	441618 <warn@@Base>
  42b558:	ldr	w1, [x22, #376]
  42b55c:	mov	x0, x26
  42b560:	ldr	x5, [sp, #200]
  42b564:	add	w4, w1, #0x1
  42b568:	sbfiz	x1, x1, #6, #32
  42b56c:	and	w4, w4, #0xf
  42b570:	add	x23, x5, x1
  42b574:	str	x0, [sp, #224]
  42b578:	stp	xzr, xzr, [sp, #240]
  42b57c:	b	42a27c <ferror@plt+0x269dc>
  42b580:	ldr	x2, [sp, #112]
  42b584:	mov	x0, x20
  42b588:	mov	x3, x28
  42b58c:	mov	x1, #0x40                  	// #64
  42b590:	str	w4, [sp, #184]
  42b594:	bl	403160 <snprintf@plt>
  42b598:	ldr	w4, [sp, #184]
  42b59c:	mov	w0, #0x8                   	// #8
  42b5a0:	cmp	w4, w0
  42b5a4:	csel	w4, w4, w0, ls  // ls = plast
  42b5a8:	sub	w0, w0, w4
  42b5ac:	lsl	w0, w0, #1
  42b5b0:	add	x20, x20, x0
  42b5b4:	b	428380 <ferror@plt+0x24ae0>
  42b5b8:	ldr	x2, [sp, #112]
  42b5bc:	mov	x0, x20
  42b5c0:	mov	x3, x28
  42b5c4:	mov	x1, #0x40                  	// #64
  42b5c8:	str	w4, [sp, #184]
  42b5cc:	bl	403160 <snprintf@plt>
  42b5d0:	ldr	w4, [sp, #184]
  42b5d4:	mov	w0, #0x8                   	// #8
  42b5d8:	cmp	w4, w0
  42b5dc:	csel	w4, w4, w0, ls  // ls = plast
  42b5e0:	sub	w0, w0, w4
  42b5e4:	lsl	w0, w0, #1
  42b5e8:	add	x20, x20, x0
  42b5ec:	b	4284ec <ferror@plt+0x24c4c>
  42b5f0:	ldr	x2, [sp, #112]
  42b5f4:	mov	x0, x20
  42b5f8:	mov	x3, x25
  42b5fc:	mov	x1, #0x40                  	// #64
  42b600:	str	w4, [sp, #184]
  42b604:	bl	403160 <snprintf@plt>
  42b608:	ldr	w4, [sp, #184]
  42b60c:	mov	w0, #0x8                   	// #8
  42b610:	cmp	w4, w0
  42b614:	csel	w4, w4, w0, ls  // ls = plast
  42b618:	sub	w0, w0, w4
  42b61c:	lsl	w0, w0, #1
  42b620:	add	x20, x20, x0
  42b624:	b	42ae70 <ferror@plt+0x275d0>
  42b628:	ldr	x2, [sp, #112]
  42b62c:	mov	x0, x24
  42b630:	mov	x3, x20
  42b634:	mov	x1, #0x40                  	// #64
  42b638:	bl	403160 <snprintf@plt>
  42b63c:	mov	w0, #0x8                   	// #8
  42b640:	cmp	w25, w0
  42b644:	csel	w25, w25, w0, ls  // ls = plast
  42b648:	sub	w0, w0, w25
  42b64c:	lsl	w0, w0, #1
  42b650:	add	x24, x24, x0
  42b654:	b	42b02c <ferror@plt+0x2778c>
  42b658:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42b65c:	add	x1, x1, #0xea8
  42b660:	mov	w2, #0x5                   	// #5
  42b664:	mov	x0, #0x0                   	// #0
  42b668:	str	x3, [sp, #104]
  42b66c:	ldr	x24, [sp, #240]
  42b670:	bl	403700 <dcgettext@plt>
  42b674:	bl	4037a0 <printf@plt>
  42b678:	mov	w1, w0
  42b67c:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  42b680:	ldr	x3, [sp, #104]
  42b684:	ldr	w0, [x2, #688]
  42b688:	cbnz	w0, 42b9b4 <ferror@plt+0x28114>
  42b68c:	mov	x0, #0x50                  	// #80
  42b690:	mov	x2, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  42b694:	sub	x0, x0, w1, sxtw
  42b698:	movk	x2, #0xaaab
  42b69c:	umulh	x0, x0, x2
  42b6a0:	cmp	x3, x0, lsr #1
  42b6a4:	b.cc	42b9b4 <ferror@plt+0x28114>  // b.lo, b.ul, b.last
  42b6a8:	adrp	x21, 471000 <_sch_istable+0x1478>
  42b6ac:	adrp	x20, 449000 <warn@@Base+0x79e8>
  42b6b0:	add	x21, x21, #0xed8
  42b6b4:	add	x20, x20, #0x2f0
  42b6b8:	mov	x25, #0x0                   	// #0
  42b6bc:	str	x19, [sp, #104]
  42b6c0:	mov	x19, x3
  42b6c4:	b	42b6e0 <ferror@plt+0x27e40>
  42b6c8:	ldrb	w1, [x24, x25]
  42b6cc:	mov	x0, x20
  42b6d0:	add	x25, x25, #0x1
  42b6d4:	bl	4037a0 <printf@plt>
  42b6d8:	cmp	x19, x25
  42b6dc:	b.eq	42b734 <ferror@plt+0x27e94>  // b.none
  42b6e0:	mov	x0, #0x4ec5                	// #20165
  42b6e4:	mov	x1, #0x89d8                	// #35288
  42b6e8:	movk	x0, #0xc4ec, lsl #16
  42b6ec:	movk	x1, #0xd89d, lsl #16
  42b6f0:	movk	x0, #0xec4e, lsl #32
  42b6f4:	movk	x1, #0x9d89, lsl #32
  42b6f8:	movk	x0, #0x4ec4, lsl #48
  42b6fc:	movk	x1, #0x9d8, lsl #48
  42b700:	mul	x0, x25, x0
  42b704:	ror	x0, x0, #1
  42b708:	cmp	x0, x1
  42b70c:	b.hi	42b6c8 <ferror@plt+0x27e28>  // b.pmore
  42b710:	ldr	x1, [x21]
  42b714:	mov	w0, #0xa                   	// #10
  42b718:	bl	4030b0 <putc@plt>
  42b71c:	ldrb	w1, [x24, x25]
  42b720:	mov	x0, x20
  42b724:	add	x25, x25, #0x1
  42b728:	bl	4037a0 <printf@plt>
  42b72c:	cmp	x19, x25
  42b730:	b.ne	42b6e0 <ferror@plt+0x27e40>  // b.any
  42b734:	ldr	x19, [sp, #104]
  42b738:	b	42af54 <ferror@plt+0x276b4>
  42b73c:	ldr	w0, [x23]
  42b740:	cbz	w0, 42b9d8 <ferror@plt+0x28138>
  42b744:	ldrb	w0, [x24]
  42b748:	cbnz	w0, 42b9d8 <ferror@plt+0x28138>
  42b74c:	ldr	x0, [x27, #24]
  42b750:	mov	w1, #0x16                  	// #22
  42b754:	ldr	x2, [sp, #184]
  42b758:	strh	w1, [x0, x2, lsl #1]
  42b75c:	mov	w25, #0x0                   	// #0
  42b760:	str	x20, [sp, #224]
  42b764:	b	427748 <ferror@plt+0x23ea8>
  42b768:	ldr	x20, [sp, #104]
  42b76c:	b	428720 <ferror@plt+0x24e80>
  42b770:	ldr	w0, [x23]
  42b774:	cbz	w0, 42b8e4 <ferror@plt+0x28044>
  42b778:	ldrb	w0, [x24]
  42b77c:	cbnz	w0, 42b8e4 <ferror@plt+0x28044>
  42b780:	ldr	x0, [x27, #24]
  42b784:	mov	w1, #0x10                  	// #16
  42b788:	ldr	x2, [sp, #184]
  42b78c:	strh	w1, [x0, x2, lsl #1]
  42b790:	b	42b75c <ferror@plt+0x27ebc>
  42b794:	ldr	x2, [sp, #112]
  42b798:	mov	x0, x20
  42b79c:	mov	x3, x28
  42b7a0:	mov	x1, #0x40                  	// #64
  42b7a4:	str	w4, [sp, #184]
  42b7a8:	bl	403160 <snprintf@plt>
  42b7ac:	ldr	w4, [sp, #184]
  42b7b0:	mov	w0, #0x8                   	// #8
  42b7b4:	cmp	w4, w0
  42b7b8:	csel	w4, w4, w0, ls  // ls = plast
  42b7bc:	sub	w0, w0, w4
  42b7c0:	lsl	w0, w0, #1
  42b7c4:	add	x20, x20, x0
  42b7c8:	b	4286e8 <ferror@plt+0x24e48>
  42b7cc:	ldrb	w1, [x27, #94]
  42b7d0:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42b7d4:	add	x0, x0, #0xe08
  42b7d8:	bl	4037a0 <printf@plt>
  42b7dc:	ldrb	w1, [x27, #95]
  42b7e0:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42b7e4:	add	x0, x0, #0xe28
  42b7e8:	bl	4037a0 <printf@plt>
  42b7ec:	b	42af14 <ferror@plt+0x27674>
  42b7f0:	ldr	x2, [sp, #112]
  42b7f4:	mov	x0, x20
  42b7f8:	mov	x3, x28
  42b7fc:	mov	x1, #0x40                  	// #64
  42b800:	str	w4, [sp, #184]
  42b804:	bl	403160 <snprintf@plt>
  42b808:	ldr	w4, [sp, #184]
  42b80c:	mov	w0, #0x8                   	// #8
  42b810:	cmp	w4, w0
  42b814:	csel	w4, w4, w0, ls  // ls = plast
  42b818:	sub	w0, w0, w4
  42b81c:	lsl	w0, w0, #1
  42b820:	add	x20, x20, x0
  42b824:	b	428638 <ferror@plt+0x24d98>
  42b828:	mov	w3, w20
  42b82c:	add	x0, x22, #0x610
  42b830:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42b834:	mov	x1, #0x40                  	// #64
  42b838:	add	x2, x2, #0x400
  42b83c:	bl	403160 <snprintf@plt>
  42b840:	b	4294dc <ferror@plt+0x25c3c>
  42b844:	mov	w3, w20
  42b848:	add	x0, x22, #0x610
  42b84c:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42b850:	mov	x1, #0x40                  	// #64
  42b854:	add	x2, x2, #0x400
  42b858:	bl	403160 <snprintf@plt>
  42b85c:	b	428eb8 <ferror@plt+0x25618>
  42b860:	mov	w3, w20
  42b864:	add	x0, x22, #0x610
  42b868:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42b86c:	mov	x1, #0x40                  	// #64
  42b870:	add	x2, x2, #0x400
  42b874:	bl	403160 <snprintf@plt>
  42b878:	b	4288dc <ferror@plt+0x2503c>
  42b87c:	ldr	x3, [x23, #752]
  42b880:	mov	x0, x28
  42b884:	str	x2, [sp, #112]
  42b888:	blr	x3
  42b88c:	ldr	w1, [sp, #192]
  42b890:	ldr	x2, [sp, #112]
  42b894:	cbnz	w1, 42ba60 <ferror@plt+0x281c0>
  42b898:	cmp	x0, #0x0
  42b89c:	cset	w22, eq  // eq = none
  42b8a0:	cbnz	w22, 42ba74 <ferror@plt+0x281d4>
  42b8a4:	ldr	x0, [sp, #232]
  42b8a8:	adrp	x22, 472000 <_bfd_std_section+0x120>
  42b8ac:	add	x22, x22, #0x4f0
  42b8b0:	add	x1, x22, #0x118
  42b8b4:	stp	xzr, xzr, [x1]
  42b8b8:	stp	xzr, xzr, [x1, #16]
  42b8bc:	stp	xzr, xzr, [x1, #32]
  42b8c0:	stp	xzr, xzr, [x1, #48]
  42b8c4:	stp	xzr, xzr, [x1, #64]
  42b8c8:	stp	xzr, xzr, [x1, #80]
  42b8cc:	cbz	x0, 42a4bc <ferror@plt+0x26c1c>
  42b8d0:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  42b8d4:	ldr	w28, [sp, #140]
  42b8d8:	add	x1, x1, #0x2b4
  42b8dc:	str	x1, [sp, #120]
  42b8e0:	b	427318 <ferror@plt+0x23a78>
  42b8e4:	ldr	x1, [x22, #1616]
  42b8e8:	cbz	x1, 42bc14 <ferror@plt+0x28374>
  42b8ec:	mov	w0, w25
  42b8f0:	blr	x1
  42b8f4:	mov	x4, x0
  42b8f8:	cbz	x0, 42bc14 <ferror@plt+0x28374>
  42b8fc:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42b900:	mov	w3, w25
  42b904:	add	x2, x2, #0x430
  42b908:	add	x0, x22, #0x610
  42b90c:	mov	x1, #0x40                  	// #64
  42b910:	bl	403160 <snprintf@plt>
  42b914:	add	x2, x22, #0x610
  42b918:	mov	x1, x24
  42b91c:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  42b920:	add	x0, x0, #0x320
  42b924:	bl	4037a0 <printf@plt>
  42b928:	ldr	x1, [sp, #120]
  42b92c:	mov	x4, x28
  42b930:	ldr	x6, [sp, #168]
  42b934:	mov	x5, #0x0                   	// #0
  42b938:	ldr	w1, [x1]
  42b93c:	mov	w3, #0xffffffff            	// #-1
  42b940:	ldr	x0, [sp, #224]
  42b944:	mov	w2, #0x0                   	// #0
  42b948:	bl	414a28 <ferror@plt+0x11188>
  42b94c:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  42b950:	add	x0, x0, #0x3e8
  42b954:	bl	403450 <puts@plt>
  42b958:	ldrb	w0, [x24]
  42b95c:	cbnz	w0, 42b75c <ferror@plt+0x27ebc>
  42b960:	b	42b780 <ferror@plt+0x27ee0>
  42b964:	adrp	x1, 448000 <warn@@Base+0x69e8>
  42b968:	add	x1, x1, #0xab0
  42b96c:	b	42b2d8 <ferror@plt+0x27a38>
  42b970:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  42b974:	add	x0, x0, #0x2d8
  42b978:	bl	4037a0 <printf@plt>
  42b97c:	ldr	x1, [sp, #120]
  42b980:	mov	x4, x20
  42b984:	ldr	x6, [sp, #168]
  42b988:	mov	x5, #0x0                   	// #0
  42b98c:	ldr	w1, [x1]
  42b990:	mov	w3, #0xffffffff            	// #-1
  42b994:	ldr	x0, [sp, #224]
  42b998:	mov	w2, #0x0                   	// #0
  42b99c:	bl	414a28 <ferror@plt+0x11188>
  42b9a0:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  42b9a4:	add	x0, x0, #0x3e8
  42b9a8:	bl	403450 <puts@plt>
  42b9ac:	ldr	x0, [sp, #224]
  42b9b0:	b	42923c <ferror@plt+0x2599c>
  42b9b4:	adrp	x20, 449000 <warn@@Base+0x79e8>
  42b9b8:	add	x21, x24, x3
  42b9bc:	add	x20, x20, #0x2f0
  42b9c0:	ldrb	w1, [x24], #1
  42b9c4:	mov	x0, x20
  42b9c8:	bl	4037a0 <printf@plt>
  42b9cc:	cmp	x24, x21
  42b9d0:	b.ne	42b9c0 <ferror@plt+0x28120>  // b.any
  42b9d4:	b	42af4c <ferror@plt+0x276ac>
  42b9d8:	ldr	x1, [x22, #1616]
  42b9dc:	cbz	x1, 42bc30 <ferror@plt+0x28390>
  42b9e0:	mov	w0, w28
  42b9e4:	blr	x1
  42b9e8:	mov	x4, x0
  42b9ec:	cbz	x0, 42bc30 <ferror@plt+0x28390>
  42b9f0:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42b9f4:	mov	w3, w28
  42b9f8:	add	x2, x2, #0x430
  42b9fc:	add	x0, x22, #0x610
  42ba00:	mov	x1, #0x40                  	// #64
  42ba04:	bl	403160 <snprintf@plt>
  42ba08:	add	x2, x22, #0x610
  42ba0c:	mov	x1, x24
  42ba10:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  42ba14:	add	x0, x0, #0x370
  42ba18:	bl	4037a0 <printf@plt>
  42ba1c:	ldr	x1, [sp, #120]
  42ba20:	mov	x4, x25
  42ba24:	ldr	x6, [sp, #168]
  42ba28:	mov	x5, #0x0                   	// #0
  42ba2c:	ldr	w1, [x1]
  42ba30:	mov	w3, #0xffffffff            	// #-1
  42ba34:	ldr	x0, [sp, #224]
  42ba38:	mov	w2, #0x0                   	// #0
  42ba3c:	bl	414a28 <ferror@plt+0x11188>
  42ba40:	adrp	x0, 44b000 <warn@@Base+0x99e8>
  42ba44:	add	x0, x0, #0x3e8
  42ba48:	bl	403450 <puts@plt>
  42ba4c:	ldrb	w0, [x24]
  42ba50:	cbnz	w0, 42b75c <ferror@plt+0x27ebc>
  42ba54:	b	42b74c <ferror@plt+0x27eac>
  42ba58:	mov	x21, #0x0                   	// #0
  42ba5c:	b	42a498 <ferror@plt+0x26bf8>
  42ba60:	ldr	w1, [sp, #104]
  42ba64:	cmp	w1, #0x0
  42ba68:	mov	x1, #0xffffffff            	// #4294967295
  42ba6c:	ccmp	x0, x1, #0x0, ne  // ne = any
  42ba70:	b.ne	42bca8 <ferror@plt+0x28408>  // b.any
  42ba74:	str	xzr, [sp, #232]
  42ba78:	cmp	x2, x26
  42ba7c:	b.cs	42a668 <ferror@plt+0x26dc8>  // b.hs, b.nlast
  42ba80:	mov	x0, x2
  42ba84:	add	x5, sp, #0xf0
  42ba88:	add	x4, sp, #0xf8
  42ba8c:	add	x3, sp, #0x100
  42ba90:	add	x2, sp, #0xe8
  42ba94:	mov	x1, x26
  42ba98:	bl	414358 <ferror@plt+0x10ab8>
  42ba9c:	ldr	x22, [sp, #232]
  42baa0:	cbz	x22, 42a668 <ferror@plt+0x26dc8>
  42baa4:	ldr	w1, [sp, #212]
  42baa8:	mov	x0, x22
  42baac:	ldr	x2, [sp, #176]
  42bab0:	cmp	w1, #0x0
  42bab4:	cset	w3, ne  // ne = any
  42bab8:	stp	x2, x27, [x22]
  42babc:	ldr	w2, [x22, #88]
  42bac0:	sub	w1, w1, w3
  42bac4:	cmp	w2, w1
  42bac8:	csel	w1, w2, w1, cs  // cs = hs, nlast
  42bacc:	bl	40cdd0 <ferror@plt+0x9530>
  42bad0:	tbnz	w0, #31, 42bc7c <ferror@plt+0x283dc>
  42bad4:	ldr	x0, [sp, #232]
  42bad8:	ldrb	w1, [x0, #92]
  42badc:	cbz	w1, 42bbd0 <ferror@plt+0x28330>
  42bae0:	and	w1, w1, #0x7
  42bae4:	sub	w1, w1, #0x2
  42bae8:	cmp	w1, #0x2
  42baec:	b.hi	42bc4c <ferror@plt+0x283ac>  // b.pmore
  42baf0:	adrp	x2, 450000 <warn@@Base+0xe9e8>
  42baf4:	add	x2, x2, #0x7f0
  42baf8:	add	x2, x2, #0xa00
  42bafc:	adrp	x3, 475000 <_bfd_std_section+0x3120>
  42bb00:	add	x3, x3, #0x2b4
  42bb04:	str	x3, [sp, #120]
  42bb08:	str	x22, [sp, #176]
  42bb0c:	ldr	w28, [x2, w1, uxtw #2]
  42bb10:	b	4272f4 <ferror@plt+0x23a54>
  42bb14:	cbnz	w0, 42a808 <ferror@plt+0x26f68>
  42bb18:	b	429498 <ferror@plt+0x25bf8>
  42bb1c:	cbnz	w0, 42a728 <ferror@plt+0x26e88>
  42bb20:	b	428bec <ferror@plt+0x2534c>
  42bb24:	cbnz	w0, 42aa18 <ferror@plt+0x27178>
  42bb28:	b	428abc <ferror@plt+0x2521c>
  42bb2c:	cbnz	w0, 42aa44 <ferror@plt+0x271a4>
  42bb30:	b	4296cc <ferror@plt+0x25e2c>
  42bb34:	cbnz	w0, 42a904 <ferror@plt+0x27064>
  42bb38:	b	429c2c <ferror@plt+0x2638c>
  42bb3c:	cbnz	w0, 42a9bc <ferror@plt+0x2711c>
  42bb40:	b	4290e8 <ferror@plt+0x25848>
  42bb44:	cbnz	w0, 42a8d8 <ferror@plt+0x27038>
  42bb48:	b	428e00 <ferror@plt+0x25560>
  42bb4c:	cbnz	w0, 42ac28 <ferror@plt+0x27388>
  42bb50:	b	4292c4 <ferror@plt+0x25a24>
  42bb54:	add	x2, x27, #0xc
  42bb58:	cmp	x2, x26
  42bb5c:	b.cc	42bbe8 <ferror@plt+0x28348>  // b.lo, b.ul, b.last
  42bb60:	cmp	x28, x26
  42bb64:	b.cs	42bb78 <ferror@plt+0x282d8>  // b.hs, b.nlast
  42bb68:	sub	x1, x26, x28
  42bb6c:	sub	w0, w1, #0x1
  42bb70:	cmp	w0, #0x7
  42bb74:	b.ls	42bbec <ferror@plt+0x2834c>  // b.plast
  42bb78:	mov	x21, #0x0                   	// #0
  42bb7c:	ldr	x0, [sp, #232]
  42bb80:	b	42b8a8 <ferror@plt+0x28008>
  42bb84:	cbnz	w0, 42adc8 <ferror@plt+0x27528>
  42bb88:	b	428f64 <ferror@plt+0x256c4>
  42bb8c:	cbnz	w0, 42ab8c <ferror@plt+0x272ec>
  42bb90:	b	429acc <ferror@plt+0x2622c>
  42bb94:	cbnz	w0, 42ab20 <ferror@plt+0x27280>
  42bb98:	b	42957c <ferror@plt+0x25cdc>
  42bb9c:	cbnz	w0, 42ace4 <ferror@plt+0x27444>
  42bba0:	b	428830 <ferror@plt+0x24f90>
  42bba4:	cbnz	w0, 42ab60 <ferror@plt+0x272c0>
  42bba8:	b	428988 <ferror@plt+0x250e8>
  42bbac:	cbnz	w0, 42ad3c <ferror@plt+0x2749c>
  42bbb0:	b	42980c <ferror@plt+0x25f6c>
  42bbb4:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42bbb8:	add	x1, x1, #0xee8
  42bbbc:	mov	w2, #0x5                   	// #5
  42bbc0:	mov	x0, #0x0                   	// #0
  42bbc4:	bl	403700 <dcgettext@plt>
  42bbc8:	bl	441618 <warn@@Base>
  42bbcc:	b	427150 <ferror@plt+0x238b0>
  42bbd0:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  42bbd4:	ldr	w28, [sp, #140]
  42bbd8:	add	x1, x1, #0x2b4
  42bbdc:	str	x1, [sp, #120]
  42bbe0:	str	x22, [sp, #176]
  42bbe4:	b	4272f4 <ferror@plt+0x23a54>
  42bbe8:	mov	w1, #0x8                   	// #8
  42bbec:	ldr	x3, [x23, #752]
  42bbf0:	mov	x0, x28
  42bbf4:	mov	x28, x2
  42bbf8:	str	wzr, [sp, #104]
  42bbfc:	mov	w22, #0x1                   	// #1
  42bc00:	blr	x3
  42bc04:	mov	x21, x0
  42bc08:	mov	w1, #0x8                   	// #8
  42bc0c:	mov	x2, #0x8                   	// #8
  42bc10:	b	42a634 <ferror@plt+0x26d94>
  42bc14:	mov	w3, w25
  42bc18:	add	x0, x22, #0x610
  42bc1c:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42bc20:	mov	x1, #0x40                  	// #64
  42bc24:	add	x2, x2, #0x400
  42bc28:	bl	403160 <snprintf@plt>
  42bc2c:	b	42b914 <ferror@plt+0x28074>
  42bc30:	mov	w3, w28
  42bc34:	add	x0, x22, #0x610
  42bc38:	adrp	x2, 449000 <warn@@Base+0x79e8>
  42bc3c:	mov	x1, #0x40                  	// #64
  42bc40:	add	x2, x2, #0x400
  42bc44:	bl	403160 <snprintf@plt>
  42bc48:	b	42ba08 <ferror@plt+0x28168>
  42bc4c:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  42bc50:	add	x1, x1, #0x2b4
  42bc54:	str	x1, [sp, #120]
  42bc58:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  42bc5c:	str	x22, [sp, #176]
  42bc60:	ldr	w28, [x1, #692]
  42bc64:	b	4272f4 <ferror@plt+0x23a54>
  42bc68:	str	x27, [sp, #160]
  42bc6c:	b	427150 <ferror@plt+0x238b0>
  42bc70:	mov	w24, w1
  42bc74:	mov	w2, w1
  42bc78:	b	42776c <ferror@plt+0x23ecc>
  42bc7c:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42bc80:	add	x1, x1, #0xee8
  42bc84:	mov	w2, #0x5                   	// #5
  42bc88:	mov	x0, #0x0                   	// #0
  42bc8c:	str	x22, [sp, #176]
  42bc90:	bl	403700 <dcgettext@plt>
  42bc94:	bl	441618 <warn@@Base>
  42bc98:	b	427150 <ferror@plt+0x238b0>
  42bc9c:	mov	w0, #0xa                   	// #10
  42bca0:	bl	403800 <putchar@plt>
  42bca4:	b	4271f4 <ferror@plt+0x23954>
  42bca8:	cmn	x0, #0x1
  42bcac:	csel	w22, w22, wzr, eq  // eq = none
  42bcb0:	cbz	w22, 42b8a4 <ferror@plt+0x28004>
  42bcb4:	b	42ba74 <ferror@plt+0x281d4>
  42bcb8:	mov	x5, x0
  42bcbc:	mov	w8, #0x1                   	// #1
  42bcc0:	mov	w6, #0x0                   	// #0
  42bcc4:	mov	w9, #0x0                   	// #0
  42bcc8:	mov	x0, #0x0                   	// #0
  42bccc:	mov	w11, #0x3                   	// #3
  42bcd0:	cmp	x5, x1
  42bcd4:	b.cs	42bd2c <ferror@plt+0x2848c>  // b.hs, b.nlast
  42bcd8:	ldrb	w7, [x5], #1
  42bcdc:	add	w9, w9, #0x1
  42bce0:	cmp	w6, #0x3f
  42bce4:	b.hi	42bd40 <ferror@plt+0x284a0>  // b.pmore
  42bce8:	and	x10, x7, #0x7f
  42bcec:	lsl	x12, x10, x6
  42bcf0:	orr	x0, x0, x12
  42bcf4:	lsr	x12, x0, x6
  42bcf8:	cmp	x10, x12
  42bcfc:	csel	w8, w8, w11, eq  // eq = none
  42bd00:	add	w6, w6, #0x7
  42bd04:	tbnz	w7, #7, 42bcd0 <ferror@plt+0x28430>
  42bd08:	cmp	w6, #0x3f
  42bd0c:	and	w8, w8, #0xfffffffe
  42bd10:	ccmp	w2, #0x0, #0x4, ls  // ls = plast
  42bd14:	b.eq	42bd2c <ferror@plt+0x2848c>  // b.none
  42bd18:	mov	x1, #0xffffffffffffffff    	// #-1
  42bd1c:	tst	x7, #0x40
  42bd20:	lsl	x1, x1, x6
  42bd24:	orr	x1, x0, x1
  42bd28:	csel	x0, x1, x0, ne  // ne = any
  42bd2c:	cbz	x3, 42bd34 <ferror@plt+0x28494>
  42bd30:	str	w9, [x3]
  42bd34:	cbz	x4, 42bd3c <ferror@plt+0x2849c>
  42bd38:	str	w8, [x4]
  42bd3c:	ret
  42bd40:	tst	x7, #0x7f
  42bd44:	csel	w8, w8, w11, eq  // eq = none
  42bd48:	tbnz	w7, #7, 42bcd0 <ferror@plt+0x28430>
  42bd4c:	b	42bd08 <ferror@plt+0x28468>
  42bd50:	adrp	x1, 472000 <_bfd_std_section+0x120>
  42bd54:	add	x1, x1, #0x4f0
  42bd58:	cmp	w0, #0x3e
  42bd5c:	str	xzr, [x1, #1616]
  42bd60:	b.eq	42be0c <ferror@plt+0x2856c>  // b.none
  42bd64:	b.hi	42bdd0 <ferror@plt+0x28530>  // b.pmore
  42bd68:	cmp	w0, #0x6
  42bd6c:	b.eq	42be5c <ferror@plt+0x285bc>  // b.none
  42bd70:	cmp	w0, #0x16
  42bd74:	b.ne	42bda0 <ferror@plt+0x28500>  // b.any
  42bd78:	adrp	x0, 451000 <warn@@Base+0xf9e8>
  42bd7c:	add	x0, x0, #0x8f0
  42bd80:	add	x0, x0, #0x850
  42bd84:	adrp	x2, 40c000 <ferror@plt+0x8760>
  42bd88:	mov	w3, #0x54                  	// #84
  42bd8c:	add	x2, x2, #0xd60
  42bd90:	str	x0, [x1, #16]
  42bd94:	str	w3, [x1, #24]
  42bd98:	str	x2, [x1, #1616]
  42bd9c:	ret
  42bda0:	cmp	w0, #0x3
  42bda4:	b.ne	42bd9c <ferror@plt+0x284fc>  // b.any
  42bda8:	adrp	x0, 450000 <warn@@Base+0xe9e8>
  42bdac:	add	x0, x0, #0x7f0
  42bdb0:	add	x0, x0, #0xb00
  42bdb4:	adrp	x2, 40c000 <ferror@plt+0x8760>
  42bdb8:	mov	w3, #0x65                  	// #101
  42bdbc:	add	x2, x2, #0xd60
  42bdc0:	str	x0, [x1, #16]
  42bdc4:	str	w3, [x1, #24]
  42bdc8:	str	x2, [x1, #1616]
  42bdcc:	ret
  42bdd0:	cmp	w0, #0xb7
  42bdd4:	b.eq	42be34 <ferror@plt+0x28594>  // b.none
  42bdd8:	b.ls	42be00 <ferror@plt+0x28560>  // b.plast
  42bddc:	cmp	w0, #0xf3
  42bde0:	b.ne	42bd9c <ferror@plt+0x284fc>  // b.any
  42bde4:	mov	w2, #0x2000                	// #8192
  42bde8:	adrp	x0, 40d000 <ferror@plt+0x9760>
  42bdec:	add	x0, x0, #0x190
  42bdf0:	str	xzr, [x1, #16]
  42bdf4:	str	w2, [x1, #24]
  42bdf8:	str	x0, [x1, #1616]
  42bdfc:	ret
  42be00:	sub	w0, w0, #0xb4
  42be04:	cmp	w0, #0x1
  42be08:	b.hi	42bd9c <ferror@plt+0x284fc>  // b.pmore
  42be0c:	adrp	x0, 451000 <warn@@Base+0xf9e8>
  42be10:	add	x0, x0, #0x8f0
  42be14:	add	x0, x0, #0x60
  42be18:	mov	w3, #0x7e                  	// #126
  42be1c:	adrp	x2, 40c000 <ferror@plt+0x8760>
  42be20:	add	x2, x2, #0xd60
  42be24:	str	x0, [x1, #16]
  42be28:	str	w3, [x1, #24]
  42be2c:	str	x2, [x1, #1616]
  42be30:	ret
  42be34:	adrp	x0, 451000 <warn@@Base+0xf9e8>
  42be38:	add	x0, x0, #0x8f0
  42be3c:	add	x0, x0, #0x450
  42be40:	mov	w3, #0x80                  	// #128
  42be44:	adrp	x2, 40c000 <ferror@plt+0x8760>
  42be48:	add	x2, x2, #0xd60
  42be4c:	str	x0, [x1, #16]
  42be50:	str	w3, [x1, #24]
  42be54:	str	x2, [x1, #1616]
  42be58:	ret
  42be5c:	adrp	x0, 450000 <warn@@Base+0xe9e8>
  42be60:	add	x0, x0, #0x7f0
  42be64:	add	x0, x0, #0xe30
  42be68:	adrp	x2, 40c000 <ferror@plt+0x8760>
  42be6c:	mov	w3, #0x65                  	// #101
  42be70:	add	x2, x2, #0xd60
  42be74:	str	x0, [x1, #16]
  42be78:	str	w3, [x1, #24]
  42be7c:	str	x2, [x1, #1616]
  42be80:	b	42bdcc <ferror@plt+0x2852c>
  42be84:	nop
  42be88:	adrp	x2, 472000 <_bfd_std_section+0x120>
  42be8c:	add	x2, x2, #0x4f0
  42be90:	cmp	w0, #0x42
  42be94:	str	xzr, [x2, #1616]
  42be98:	b.eq	42bf3c <ferror@plt+0x2869c>  // b.none
  42be9c:	b.ls	42bed8 <ferror@plt+0x28638>  // b.plast
  42bea0:	cmp	w0, #0x45
  42bea4:	b.eq	42bf58 <ferror@plt+0x286b8>  // b.none
  42bea8:	cmp	w0, #0x52
  42beac:	b.ne	42bed4 <ferror@plt+0x28634>  // b.any
  42beb0:	adrp	x0, 451000 <warn@@Base+0xf9e8>
  42beb4:	add	x0, x0, #0x8f0
  42beb8:	add	x0, x0, #0x450
  42bebc:	adrp	x1, 40c000 <ferror@plt+0x8760>
  42bec0:	mov	w3, #0x80                  	// #128
  42bec4:	add	x1, x1, #0xd60
  42bec8:	str	x0, [x2, #16]
  42becc:	str	w3, [x2, #24]
  42bed0:	str	x1, [x2, #1616]
  42bed4:	ret
  42bed8:	cmp	w0, #0x8
  42bedc:	b.eq	42bf10 <ferror@plt+0x28670>  // b.none
  42bee0:	cmp	w0, #0xb
  42bee4:	b.ne	42bed4 <ferror@plt+0x28634>  // b.any
  42bee8:	adrp	x0, 450000 <warn@@Base+0xe9e8>
  42beec:	add	x0, x0, #0x7f0
  42bef0:	add	x0, x0, #0xe30
  42bef4:	mov	w3, #0x65                  	// #101
  42bef8:	adrp	x1, 40c000 <ferror@plt+0x8760>
  42befc:	add	x1, x1, #0xd60
  42bf00:	str	x0, [x2, #16]
  42bf04:	str	w3, [x2, #24]
  42bf08:	str	x1, [x2, #1616]
  42bf0c:	ret
  42bf10:	cmp	x1, #0x88
  42bf14:	b.eq	42bf8c <ferror@plt+0x286ec>  // b.none
  42bf18:	b.hi	42bfb4 <ferror@plt+0x28714>  // b.pmore
  42bf1c:	cmp	x1, #0x9
  42bf20:	b.hi	42bf80 <ferror@plt+0x286e0>  // b.pmore
  42bf24:	cmp	x1, #0x7
  42bf28:	b.hi	42bf8c <ferror@plt+0x286ec>  // b.pmore
  42bf2c:	adrp	x0, 450000 <warn@@Base+0xe9e8>
  42bf30:	add	x0, x0, #0x7f0
  42bf34:	add	x0, x0, #0xb00
  42bf38:	b	42bef4 <ferror@plt+0x28654>
  42bf3c:	mov	w1, #0x2000                	// #8192
  42bf40:	adrp	x0, 40d000 <ferror@plt+0x9760>
  42bf44:	add	x0, x0, #0x190
  42bf48:	str	xzr, [x2, #16]
  42bf4c:	str	w1, [x2, #24]
  42bf50:	str	x0, [x2, #1616]
  42bf54:	ret
  42bf58:	adrp	x0, 451000 <warn@@Base+0xf9e8>
  42bf5c:	add	x0, x0, #0x8f0
  42bf60:	add	x0, x0, #0x850
  42bf64:	mov	w3, #0x54                  	// #84
  42bf68:	adrp	x1, 40c000 <ferror@plt+0x8760>
  42bf6c:	add	x1, x1, #0xd60
  42bf70:	str	x0, [x2, #16]
  42bf74:	str	w3, [x2, #24]
  42bf78:	str	x1, [x2, #1616]
  42bf7c:	ret
  42bf80:	sub	x1, x1, #0x10
  42bf84:	cmp	x1, #0x1
  42bf88:	b.hi	42bf2c <ferror@plt+0x2868c>  // b.pmore
  42bf8c:	adrp	x0, 451000 <warn@@Base+0xf9e8>
  42bf90:	add	x0, x0, #0x8f0
  42bf94:	add	x0, x0, #0x60
  42bf98:	mov	w3, #0x7e                  	// #126
  42bf9c:	adrp	x1, 40c000 <ferror@plt+0x8760>
  42bfa0:	add	x1, x1, #0xd60
  42bfa4:	str	x0, [x2, #16]
  42bfa8:	str	w3, [x2, #24]
  42bfac:	str	x1, [x2, #1616]
  42bfb0:	ret
  42bfb4:	cmp	x1, #0x90
  42bfb8:	b.ne	42bf2c <ferror@plt+0x2868c>  // b.any
  42bfbc:	b	42bf8c <ferror@plt+0x286ec>
  42bfc0:	stp	x29, x30, [sp, #-48]!
  42bfc4:	mov	x29, sp
  42bfc8:	stp	x19, x20, [sp, #16]
  42bfcc:	adrp	x20, 470000 <memcpy@GLIBC_2.17>
  42bfd0:	add	x20, x20, #0xbe8
  42bfd4:	str	x21, [sp, #32]
  42bfd8:	mov	x21, x0
  42bfdc:	mov	w19, w1
  42bfe0:	ldr	w0, [x20, #4]
  42bfe4:	cmn	w0, #0x1
  42bfe8:	b.eq	42c064 <ferror@plt+0x287c4>  // b.none
  42bfec:	cbz	w0, 42c050 <ferror@plt+0x287b0>
  42bff0:	adrp	x0, 472000 <_bfd_std_section+0x120>
  42bff4:	add	x0, x0, #0x4f0
  42bff8:	ldr	w1, [x0, #1660]
  42bffc:	cbz	w1, 42c050 <ferror@plt+0x287b0>
  42c000:	mov	x2, #0x0                   	// #0
  42c004:	ldr	x0, [x0, #1648]
  42c008:	b	42c014 <ferror@plt+0x28774>
  42c00c:	cmp	w1, w2
  42c010:	b.ls	42c050 <ferror@plt+0x287b0>  // b.plast
  42c014:	ldr	w4, [x0, x2, lsl #2]
  42c018:	mov	w3, w2
  42c01c:	add	x2, x2, #0x1
  42c020:	cmp	w4, w19
  42c024:	b.ne	42c00c <ferror@plt+0x2876c>  // b.any
  42c028:	b	42c038 <ferror@plt+0x28798>
  42c02c:	ldr	w2, [x0, w1, uxtw #2]
  42c030:	cbz	w2, 42c094 <ferror@plt+0x287f4>
  42c034:	mov	w3, w1
  42c038:	sub	w1, w3, #0x1
  42c03c:	cbnz	w3, 42c02c <ferror@plt+0x2878c>
  42c040:	ldp	x19, x20, [sp, #16]
  42c044:	ldr	x21, [sp, #32]
  42c048:	ldp	x29, x30, [sp], #48
  42c04c:	ret
  42c050:	mov	x0, #0x0                   	// #0
  42c054:	ldp	x19, x20, [sp, #16]
  42c058:	ldr	x21, [sp, #32]
  42c05c:	ldp	x29, x30, [sp], #48
  42c060:	ret
  42c064:	mov	w2, #0x1                   	// #1
  42c068:	mov	x1, x21
  42c06c:	mov	w0, #0x26                  	// #38
  42c070:	str	w2, [x20, #4]
  42c074:	bl	40ded8 <ferror@plt+0xa638>
  42c078:	cbnz	w0, 42c0c8 <ferror@plt+0x28828>
  42c07c:	mov	x1, x21
  42c080:	mov	w0, #0x27                  	// #39
  42c084:	bl	40ded8 <ferror@plt+0xa638>
  42c088:	cbnz	w0, 42c0a8 <ferror@plt+0x28808>
  42c08c:	ldr	w0, [x20, #4]
  42c090:	b	42bfec <ferror@plt+0x2874c>
  42c094:	add	x0, x0, w3, uxtw #2
  42c098:	ldp	x19, x20, [sp, #16]
  42c09c:	ldr	x21, [sp, #32]
  42c0a0:	ldp	x29, x30, [sp], #48
  42c0a4:	ret
  42c0a8:	adrp	x0, 471000 <_sch_istable+0x1478>
  42c0ac:	mov	w1, #0x0                   	// #0
  42c0b0:	add	x0, x0, #0xd00
  42c0b4:	bl	4125a0 <ferror@plt+0xed00>
  42c0b8:	cbnz	w0, 42c08c <ferror@plt+0x287ec>
  42c0bc:	mov	x0, #0x0                   	// #0
  42c0c0:	str	wzr, [x20, #4]
  42c0c4:	b	42c040 <ferror@plt+0x287a0>
  42c0c8:	adrp	x0, 471000 <_sch_istable+0x1478>
  42c0cc:	mov	w1, #0x0                   	// #0
  42c0d0:	add	x0, x0, #0xc90
  42c0d4:	bl	4125a0 <ferror@plt+0xed00>
  42c0d8:	cbnz	w0, 42c07c <ferror@plt+0x287dc>
  42c0dc:	str	wzr, [x20, #4]
  42c0e0:	b	42c07c <ferror@plt+0x287dc>
  42c0e4:	nop
  42c0e8:	mov	x2, #0xffffffffffffffff    	// #-1
  42c0ec:	udiv	x2, x2, x1
  42c0f0:	cmp	x2, x0
  42c0f4:	b.ls	42c100 <ferror@plt+0x28860>  // b.plast
  42c0f8:	mul	x0, x1, x0
  42c0fc:	b	4032a0 <xmalloc@plt>
  42c100:	mov	x0, #0x0                   	// #0
  42c104:	ret
  42c108:	mov	x2, #0xffffffffffffffff    	// #-1
  42c10c:	stp	x29, x30, [sp, #-32]!
  42c110:	udiv	x2, x2, x1
  42c114:	mov	x29, sp
  42c118:	stp	x19, x20, [sp, #16]
  42c11c:	mov	x19, x0
  42c120:	cmp	x2, x0
  42c124:	b.ls	42c138 <ferror@plt+0x28898>  // b.plast
  42c128:	ldp	x19, x20, [sp, #16]
  42c12c:	mul	x0, x1, x0
  42c130:	ldp	x29, x30, [sp], #32
  42c134:	b	4032a0 <xmalloc@plt>
  42c138:	adrp	x0, 471000 <_sch_istable+0x1478>
  42c13c:	mov	w2, #0x5                   	// #5
  42c140:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  42c144:	add	x1, x1, #0x548
  42c148:	ldr	x20, [x0, #3776]
  42c14c:	mov	x0, #0x0                   	// #0
  42c150:	bl	403700 <dcgettext@plt>
  42c154:	mov	x1, x0
  42c158:	mov	x2, x19
  42c15c:	mov	x0, x20
  42c160:	bl	403880 <fprintf@plt>
  42c164:	mov	w0, #0x1                   	// #1
  42c168:	bl	403670 <xexit@plt>
  42c16c:	nop
  42c170:	mov	x3, #0xffffffffffffffff    	// #-1
  42c174:	stp	x29, x30, [sp, #-32]!
  42c178:	udiv	x3, x3, x2
  42c17c:	mov	x29, sp
  42c180:	str	x19, [sp, #16]
  42c184:	mov	x19, x1
  42c188:	cmp	x3, x1
  42c18c:	b.ls	42c1a0 <ferror@plt+0x28900>  // b.plast
  42c190:	ldr	x19, [sp, #16]
  42c194:	mul	x1, x2, x1
  42c198:	ldp	x29, x30, [sp], #32
  42c19c:	b	4031f0 <xrealloc@plt>
  42c1a0:	mov	w2, #0x5                   	// #5
  42c1a4:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  42c1a8:	mov	x0, #0x0                   	// #0
  42c1ac:	add	x1, x1, #0x598
  42c1b0:	bl	403700 <dcgettext@plt>
  42c1b4:	mov	x1, x19
  42c1b8:	bl	441040 <error@@Base>
  42c1bc:	mov	w0, #0x1                   	// #1
  42c1c0:	bl	403670 <xexit@plt>
  42c1c4:	nop
  42c1c8:	mov	x2, #0xffffffffffffffff    	// #-1
  42c1cc:	udiv	x2, x2, x1
  42c1d0:	cmp	x2, x0
  42c1d4:	b.ls	42c1dc <ferror@plt+0x2893c>  // b.plast
  42c1d8:	b	403840 <xcalloc@plt>
  42c1dc:	stp	x29, x30, [sp, #-32]!
  42c1e0:	mov	w2, #0x5                   	// #5
  42c1e4:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  42c1e8:	mov	x29, sp
  42c1ec:	add	x1, x1, #0x5e8
  42c1f0:	str	x19, [sp, #16]
  42c1f4:	mov	x19, x0
  42c1f8:	mov	x0, #0x0                   	// #0
  42c1fc:	bl	403700 <dcgettext@plt>
  42c200:	mov	x1, x19
  42c204:	bl	441040 <error@@Base>
  42c208:	mov	w0, #0x1                   	// #1
  42c20c:	bl	403670 <xexit@plt>
  42c210:	stp	x29, x30, [sp, #-144]!
  42c214:	mov	x29, sp
  42c218:	stp	x21, x22, [sp, #32]
  42c21c:	adrp	x21, 475000 <_bfd_std_section+0x3120>
  42c220:	adrp	x22, 475000 <_bfd_std_section+0x3120>
  42c224:	ldr	w2, [x21, #676]
  42c228:	stp	x19, x20, [sp, #16]
  42c22c:	mov	x19, x0
  42c230:	ldr	w0, [x22, #724]
  42c234:	orr	w2, w2, w0
  42c238:	cbz	w2, 42c258 <ferror@plt+0x289b8>
  42c23c:	mov	x20, x1
  42c240:	mov	w0, #0xa                   	// #10
  42c244:	mov	x1, x19
  42c248:	bl	40caf0 <ferror@plt+0x9250>
  42c24c:	cbnz	w0, 42c2a4 <ferror@plt+0x28a04>
  42c250:	ldr	w0, [x21, #676]
  42c254:	cbnz	w0, 42c26c <ferror@plt+0x289cc>
  42c258:	mov	w0, #0x0                   	// #0
  42c25c:	ldp	x19, x20, [sp, #16]
  42c260:	ldp	x21, x22, [sp, #32]
  42c264:	ldp	x29, x30, [sp], #144
  42c268:	ret
  42c26c:	mov	x1, x19
  42c270:	mov	w0, #0x29                  	// #41
  42c274:	bl	40caf0 <ferror@plt+0x9250>
  42c278:	cbnz	w0, 42c33c <ferror@plt+0x28a9c>
  42c27c:	mov	x1, x19
  42c280:	mov	w0, #0x28                  	// #40
  42c284:	bl	40caf0 <ferror@plt+0x9250>
  42c288:	cbnz	w0, 42c314 <ferror@plt+0x28a74>
  42c28c:	adrp	x1, 472000 <_bfd_std_section+0x120>
  42c290:	mov	w0, #0x1                   	// #1
  42c294:	ldr	x1, [x1, #1312]
  42c298:	cbnz	x1, 42c25c <ferror@plt+0x289bc>
  42c29c:	str	wzr, [x21, #676]
  42c2a0:	b	42c258 <ferror@plt+0x289b8>
  42c2a4:	mov	x1, x19
  42c2a8:	mov	w0, #0x0                   	// #0
  42c2ac:	bl	40caf0 <ferror@plt+0x9250>
  42c2b0:	cbz	w0, 42c250 <ferror@plt+0x289b0>
  42c2b4:	mov	x1, x19
  42c2b8:	mov	w0, #0x3                   	// #3
  42c2bc:	bl	40caf0 <ferror@plt+0x9250>
  42c2c0:	cbz	w0, 42c250 <ferror@plt+0x289b0>
  42c2c4:	stp	x23, x24, [sp, #48]
  42c2c8:	adrp	x23, 472000 <_bfd_std_section+0x120>
  42c2cc:	add	x23, x23, #0x4f0
  42c2d0:	ldr	x24, [x23, #1712]
  42c2d4:	cbz	x24, 42c2e8 <ferror@plt+0x28a48>
  42c2d8:	mov	x0, x24
  42c2dc:	ldr	x24, [x24, #16]
  42c2e0:	bl	403510 <free@plt>
  42c2e4:	cbnz	x24, 42c2d8 <ferror@plt+0x28a38>
  42c2e8:	adrp	x0, 470000 <memcpy@GLIBC_2.17>
  42c2ec:	mov	x1, x19
  42c2f0:	add	x0, x0, #0xd40
  42c2f4:	mov	w4, #0x0                   	// #0
  42c2f8:	mov	w3, #0x1                   	// #1
  42c2fc:	mov	w2, #0x0                   	// #0
  42c300:	str	xzr, [x23, #1712]
  42c304:	bl	419428 <ferror@plt+0x15b88>
  42c308:	cbnz	w0, 42c364 <ferror@plt+0x28ac4>
  42c30c:	ldp	x23, x24, [sp, #48]
  42c310:	b	42c250 <ferror@plt+0x289b0>
  42c314:	mov	x0, x20
  42c318:	add	x4, sp, #0x88
  42c31c:	adrp	x3, 40c000 <ferror@plt+0x8760>
  42c320:	adrp	x2, 40d000 <ferror@plt+0x9760>
  42c324:	add	x3, x3, #0xf28
  42c328:	add	x2, x2, #0x88
  42c32c:	adrp	x1, 471000 <_sch_istable+0x1478>
  42c330:	add	x1, x1, #0xd70
  42c334:	bl	40e310 <ferror@plt+0xaa70>
  42c338:	b	42c28c <ferror@plt+0x289ec>
  42c33c:	add	x4, sp, #0x88
  42c340:	mov	x0, x20
  42c344:	adrp	x3, 40c000 <ferror@plt+0x8760>
  42c348:	adrp	x2, 40d000 <ferror@plt+0x9760>
  42c34c:	add	x3, x3, #0xf08
  42c350:	add	x2, x2, #0x108
  42c354:	adrp	x1, 471000 <_sch_istable+0x1478>
  42c358:	add	x1, x1, #0xde0
  42c35c:	bl	40e310 <ferror@plt+0xaa70>
  42c360:	b	42c27c <ferror@plt+0x289dc>
  42c364:	stp	x25, x26, [sp, #64]
  42c368:	ldr	x25, [x23, #1712]
  42c36c:	cbz	x25, 42c5c8 <ferror@plt+0x28d28>
  42c370:	adrp	x26, 44e000 <warn@@Base+0xc9e8>
  42c374:	adrp	x0, 447000 <warn@@Base+0x59e8>
  42c378:	add	x26, x26, #0x730
  42c37c:	add	x0, x0, #0x3b0
  42c380:	mov	x24, #0x0                   	// #0
  42c384:	stp	x27, x28, [sp, #80]
  42c388:	mov	w28, #0x0                   	// #0
  42c38c:	stp	xzr, x0, [sp, #104]
  42c390:	b	42c3b4 <ferror@plt+0x28b14>
  42c394:	cbz	w0, 42c3dc <ferror@plt+0x28b3c>
  42c398:	mov	x1, x26
  42c39c:	mov	w2, #0x5                   	// #5
  42c3a0:	mov	x0, #0x0                   	// #0
  42c3a4:	bl	403700 <dcgettext@plt>
  42c3a8:	bl	441040 <error@@Base>
  42c3ac:	ldr	x25, [x25, #16]
  42c3b0:	cbz	x25, 42c52c <ferror@plt+0x28c8c>
  42c3b4:	ldr	w0, [x25]
  42c3b8:	cmp	w0, #0x1
  42c3bc:	b.eq	42c3d0 <ferror@plt+0x28b30>  // b.none
  42c3c0:	cmp	w0, #0x2
  42c3c4:	b.ne	42c394 <ferror@plt+0x28af4>  // b.any
  42c3c8:	ldr	x24, [x25, #8]
  42c3cc:	b	42c3ac <ferror@plt+0x28b0c>
  42c3d0:	ldr	x0, [x25, #8]
  42c3d4:	str	x0, [sp, #104]
  42c3d8:	b	42c3ac <ferror@plt+0x28b0c>
  42c3dc:	ldr	w0, [x22, #724]
  42c3e0:	cbz	w0, 42c4c0 <ferror@plt+0x28c20>
  42c3e4:	cbz	w28, 42c588 <ferror@plt+0x28ce8>
  42c3e8:	mov	w2, #0x5                   	// #5
  42c3ec:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  42c3f0:	mov	x0, #0x0                   	// #0
  42c3f4:	add	x1, x1, #0x678
  42c3f8:	bl	403700 <dcgettext@plt>
  42c3fc:	ldr	x1, [x25, #8]
  42c400:	bl	4037a0 <printf@plt>
  42c404:	mov	w2, #0x5                   	// #5
  42c408:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  42c40c:	mov	x0, #0x0                   	// #0
  42c410:	add	x1, x1, #0x690
  42c414:	bl	403700 <dcgettext@plt>
  42c418:	mov	x27, x0
  42c41c:	ldr	x2, [sp, #104]
  42c420:	mov	x1, x2
  42c424:	cbz	x2, 42c5ac <ferror@plt+0x28d0c>
  42c428:	mov	x0, x27
  42c42c:	bl	4037a0 <printf@plt>
  42c430:	cbz	x24, 42c498 <ferror@plt+0x28bf8>
  42c434:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  42c438:	add	x1, x1, #0x6b8
  42c43c:	mov	w2, #0x5                   	// #5
  42c440:	mov	x0, #0x0                   	// #0
  42c444:	bl	403700 <dcgettext@plt>
  42c448:	bl	4037a0 <printf@plt>
  42c44c:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  42c450:	ldr	w1, [x1, #688]
  42c454:	cbnz	w1, 42c53c <ferror@plt+0x28c9c>
  42c458:	mov	x1, #0x50                  	// #80
  42c45c:	sub	x0, x1, w0, sxtw
  42c460:	cmp	x0, #0x1a
  42c464:	b.hi	42c53c <ferror@plt+0x28c9c>  // b.pmore
  42c468:	adrp	x27, 449000 <warn@@Base+0x79e8>
  42c46c:	add	x27, x27, #0x2f0
  42c470:	mov	x28, #0x0                   	// #0
  42c474:	nop
  42c478:	mov	x0, x27
  42c47c:	cbz	x28, 42c564 <ferror@plt+0x28cc4>
  42c480:	ldrb	w1, [x24, x28]
  42c484:	bl	4037a0 <printf@plt>
  42c488:	cmp	x28, #0x7
  42c48c:	b.eq	42c4b0 <ferror@plt+0x28c10>  // b.none
  42c490:	add	x28, x28, #0x1
  42c494:	b	42c478 <ferror@plt+0x28bd8>
  42c498:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  42c49c:	add	x1, x1, #0x6c8
  42c4a0:	mov	w2, #0x5                   	// #5
  42c4a4:	mov	x0, #0x0                   	// #0
  42c4a8:	bl	403700 <dcgettext@plt>
  42c4ac:	bl	4037a0 <printf@plt>
  42c4b0:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  42c4b4:	mov	w28, #0x1                   	// #1
  42c4b8:	add	x0, x0, #0x670
  42c4bc:	bl	403450 <puts@plt>
  42c4c0:	ldr	w0, [x21, #676]
  42c4c4:	cbz	w0, 42c3ac <ferror@plt+0x28b0c>
  42c4c8:	ldp	x0, x1, [sp, #104]
  42c4cc:	mov	x3, #0x0                   	// #0
  42c4d0:	ldr	x2, [x25, #8]
  42c4d4:	bl	403210 <concat@plt>
  42c4d8:	mov	x27, x0
  42c4dc:	bl	40cc98 <ferror@plt+0x93f8>
  42c4e0:	mov	x3, x0
  42c4e4:	cbz	x0, 42c5d4 <ferror@plt+0x28d34>
  42c4e8:	mov	w2, #0x5                   	// #5
  42c4ec:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  42c4f0:	mov	x0, #0x0                   	// #0
  42c4f4:	add	x1, x1, #0x700
  42c4f8:	str	x3, [sp, #120]
  42c4fc:	bl	403700 <dcgettext@plt>
  42c500:	mov	x1, x20
  42c504:	mov	x2, x27
  42c508:	bl	4037a0 <printf@plt>
  42c50c:	mov	x0, #0x18                  	// #24
  42c510:	bl	4032a0 <xmalloc@plt>
  42c514:	ldr	x1, [x23, #48]
  42c518:	str	x1, [x0, #16]
  42c51c:	ldr	x3, [sp, #120]
  42c520:	stp	x3, x27, [x0]
  42c524:	str	x0, [x23, #48]
  42c528:	b	42c3ac <ferror@plt+0x28b0c>
  42c52c:	ldp	x23, x24, [sp, #48]
  42c530:	ldp	x25, x26, [sp, #64]
  42c534:	ldp	x27, x28, [sp, #80]
  42c538:	b	42c250 <ferror@plt+0x289b0>
  42c53c:	adrp	x27, 449000 <warn@@Base+0x79e8>
  42c540:	add	x27, x27, #0x2f0
  42c544:	mov	x28, #0x0                   	// #0
  42c548:	ldrb	w1, [x24, x28]
  42c54c:	mov	x0, x27
  42c550:	add	x28, x28, #0x1
  42c554:	bl	4037a0 <printf@plt>
  42c558:	cmp	x28, #0x8
  42c55c:	b.ne	42c548 <ferror@plt+0x28ca8>  // b.any
  42c560:	b	42c4b0 <ferror@plt+0x28c10>
  42c564:	adrp	x0, 471000 <_sch_istable+0x1478>
  42c568:	add	x28, x28, #0x1
  42c56c:	ldr	x1, [x0, #3800]
  42c570:	mov	w0, #0xa                   	// #10
  42c574:	bl	4030b0 <putc@plt>
  42c578:	ldrb	w1, [x24]
  42c57c:	mov	x0, x27
  42c580:	bl	4037a0 <printf@plt>
  42c584:	b	42c478 <ferror@plt+0x28bd8>
  42c588:	mov	w2, #0x5                   	// #5
  42c58c:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  42c590:	mov	x0, #0x0                   	// #0
  42c594:	add	x1, x1, #0x640
  42c598:	bl	403700 <dcgettext@plt>
  42c59c:	adrp	x1, 470000 <memcpy@GLIBC_2.17>
  42c5a0:	ldr	x1, [x1, #3392]
  42c5a4:	bl	4037a0 <printf@plt>
  42c5a8:	b	42c3e8 <ferror@plt+0x28b48>
  42c5ac:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  42c5b0:	add	x1, x1, #0x6a8
  42c5b4:	mov	w2, #0x5                   	// #5
  42c5b8:	mov	x0, #0x0                   	// #0
  42c5bc:	bl	403700 <dcgettext@plt>
  42c5c0:	mov	x1, x0
  42c5c4:	b	42c428 <ferror@plt+0x28b88>
  42c5c8:	ldp	x23, x24, [sp, #48]
  42c5cc:	ldp	x25, x26, [sp, #64]
  42c5d0:	b	42c250 <ferror@plt+0x289b0>
  42c5d4:	mov	w2, #0x5                   	// #5
  42c5d8:	adrp	x1, 44e000 <warn@@Base+0xc9e8>
  42c5dc:	add	x1, x1, #0x6e0
  42c5e0:	bl	403700 <dcgettext@plt>
  42c5e4:	mov	x1, x27
  42c5e8:	bl	441618 <warn@@Base>
  42c5ec:	mov	x0, x27
  42c5f0:	bl	403510 <free@plt>
  42c5f4:	b	42c3ac <ferror@plt+0x28b0c>
  42c5f8:	stp	x29, x30, [sp, #-48]!
  42c5fc:	mov	x29, sp
  42c600:	stp	x21, x22, [sp, #32]
  42c604:	adrp	x22, 472000 <_bfd_std_section+0x120>
  42c608:	add	x22, x22, #0x4f0
  42c60c:	stp	x19, x20, [sp, #16]
  42c610:	ldr	x20, [x22, #1408]
  42c614:	cbz	x20, 42c644 <ferror@plt+0x28da4>
  42c618:	mov	x21, x20
  42c61c:	ldr	x20, [x20, #40]
  42c620:	ldr	x19, [x21, #24]
  42c624:	cbz	x19, 42c638 <ferror@plt+0x28d98>
  42c628:	mov	x0, x19
  42c62c:	ldr	x19, [x19, #24]
  42c630:	bl	403510 <free@plt>
  42c634:	cbnz	x19, 42c628 <ferror@plt+0x28d88>
  42c638:	mov	x0, x21
  42c63c:	bl	403510 <free@plt>
  42c640:	cbnz	x20, 42c618 <ferror@plt+0x28d78>
  42c644:	mov	w19, #0x0                   	// #0
  42c648:	str	xzr, [x22, #1408]
  42c64c:	str	xzr, [x22, #1416]
  42c650:	mov	w0, w19
  42c654:	add	w19, w19, #0x1
  42c658:	bl	40cbf8 <ferror@plt+0x9358>
  42c65c:	cmp	w19, #0x2b
  42c660:	b.ne	42c650 <ferror@plt+0x28db0>  // b.any
  42c664:	ldr	x21, [x22, #1424]
  42c668:	cbz	x21, 42c6ec <ferror@plt+0x28e4c>
  42c66c:	ldr	w20, [x22, #1696]
  42c670:	sub	w20, w20, #0x1
  42c674:	cmn	w20, #0x3
  42c678:	b.hi	42c6d8 <ferror@plt+0x28e38>  // b.pmore
  42c67c:	add	x0, x21, #0x98
  42c680:	mov	w1, #0x68                  	// #104
  42c684:	add	x19, x21, #0x30
  42c688:	umaddl	x20, w20, w1, x0
  42c68c:	b	42c6a4 <ferror@plt+0x28e04>
  42c690:	ldr	w0, [x19, #52]
  42c694:	cbz	w0, 42c6c4 <ferror@plt+0x28e24>
  42c698:	add	x19, x19, #0x68
  42c69c:	cmp	x19, x20
  42c6a0:	b.eq	42c6d8 <ferror@plt+0x28e38>  // b.none
  42c6a4:	ldr	w0, [x19, #28]
  42c6a8:	cbnz	w0, 42c690 <ferror@plt+0x28df0>
  42c6ac:	ldr	x0, [x19]
  42c6b0:	bl	403510 <free@plt>
  42c6b4:	ldr	x0, [x19, #16]
  42c6b8:	bl	403510 <free@plt>
  42c6bc:	ldr	w0, [x19, #52]
  42c6c0:	cbnz	w0, 42c698 <ferror@plt+0x28df8>
  42c6c4:	ldr	x0, [x19, #40]
  42c6c8:	add	x19, x19, #0x68
  42c6cc:	bl	403510 <free@plt>
  42c6d0:	cmp	x19, x20
  42c6d4:	b.ne	42c6a4 <ferror@plt+0x28e04>  // b.any
  42c6d8:	mov	x0, x21
  42c6dc:	bl	403510 <free@plt>
  42c6e0:	str	xzr, [x22, #1424]
  42c6e4:	str	wzr, [x22, #1696]
  42c6e8:	str	wzr, [x22, #2752]
  42c6ec:	ldr	x19, [x22, #48]
  42c6f0:	cbz	x19, 42c718 <ferror@plt+0x28e78>
  42c6f4:	nop
  42c6f8:	ldr	x0, [x19]
  42c6fc:	bl	40cc90 <ferror@plt+0x93f0>
  42c700:	ldr	x0, [x19, #8]
  42c704:	bl	403510 <free@plt>
  42c708:	mov	x0, x19
  42c70c:	ldr	x19, [x19, #16]
  42c710:	bl	403510 <free@plt>
  42c714:	cbnz	x19, 42c6f8 <ferror@plt+0x28e58>
  42c718:	ldr	x19, [x22, #1712]
  42c71c:	str	xzr, [x22, #48]
  42c720:	cbz	x19, 42c738 <ferror@plt+0x28e98>
  42c724:	nop
  42c728:	mov	x0, x19
  42c72c:	ldr	x19, [x19, #16]
  42c730:	bl	403510 <free@plt>
  42c734:	cbnz	x19, 42c728 <ferror@plt+0x28e88>
  42c738:	str	xzr, [x22, #1712]
  42c73c:	ldp	x19, x20, [sp, #16]
  42c740:	ldp	x21, x22, [sp, #32]
  42c744:	ldp	x29, x30, [sp], #48
  42c748:	ret
  42c74c:	nop
  42c750:	stp	x29, x30, [sp, #-80]!
  42c754:	mov	x29, sp
  42c758:	stp	x21, x22, [sp, #32]
  42c75c:	mov	x21, x0
  42c760:	ldrb	w0, [x0]
  42c764:	cbz	w0, 42c82c <ferror@plt+0x28f8c>
  42c768:	stp	x23, x24, [sp, #48]
  42c76c:	adrp	x24, 451000 <warn@@Base+0xf9e8>
  42c770:	adrp	x23, 44e000 <warn@@Base+0xc9e8>
  42c774:	add	x24, x24, #0x8f0
  42c778:	add	x23, x23, #0x750
  42c77c:	stp	x25, x26, [sp, #64]
  42c780:	adrp	x26, 44e000 <warn@@Base+0xc9e8>
  42c784:	adrp	x25, 475000 <_bfd_std_section+0x3120>
  42c788:	add	x26, x26, #0x758
  42c78c:	add	x25, x25, #0x2d0
  42c790:	stp	x19, x20, [sp, #16]
  42c794:	nop
  42c798:	add	x22, x24, #0xaf0
  42c79c:	mov	x20, x23
  42c7a0:	mov	x19, #0x6                   	// #6
  42c7a4:	b	42c7b0 <ferror@plt+0x28f10>
  42c7a8:	bl	402fd0 <strlen@plt>
  42c7ac:	mov	x19, x0
  42c7b0:	mov	x1, x20
  42c7b4:	mov	x2, x19
  42c7b8:	mov	x0, x21
  42c7bc:	bl	403220 <strncmp@plt>
  42c7c0:	cbnz	w0, 42c7d8 <ferror@plt+0x28f38>
  42c7c4:	ldrb	w0, [x21, x19]
  42c7c8:	add	x19, x21, x19
  42c7cc:	cmp	w0, #0x2c
  42c7d0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  42c7d4:	b.eq	42c848 <ferror@plt+0x28fa8>  // b.none
  42c7d8:	ldr	x20, [x22, #24]!
  42c7dc:	mov	x0, x20
  42c7e0:	cbnz	x20, 42c7a8 <ferror@plt+0x28f08>
  42c7e4:	mov	w2, #0x5                   	// #5
  42c7e8:	mov	x1, x26
  42c7ec:	mov	x0, #0x0                   	// #0
  42c7f0:	bl	403700 <dcgettext@plt>
  42c7f4:	mov	x1, x21
  42c7f8:	bl	441618 <warn@@Base>
  42c7fc:	mov	x0, x21
  42c800:	mov	w1, #0x2c                  	// #44
  42c804:	bl	403560 <strchr@plt>
  42c808:	mov	x21, x0
  42c80c:	cbz	x0, 42c820 <ferror@plt+0x28f80>
  42c810:	ldrb	w0, [x21]
  42c814:	cmp	w0, #0x2c
  42c818:	b.eq	42c838 <ferror@plt+0x28f98>  // b.none
  42c81c:	cbnz	w0, 42c798 <ferror@plt+0x28ef8>
  42c820:	ldp	x19, x20, [sp, #16]
  42c824:	ldp	x23, x24, [sp, #48]
  42c828:	ldp	x25, x26, [sp, #64]
  42c82c:	ldp	x21, x22, [sp, #32]
  42c830:	ldp	x29, x30, [sp], #80
  42c834:	ret
  42c838:	ldrb	w1, [x21, #1]
  42c83c:	add	x21, x21, #0x1
  42c840:	cbnz	w1, 42c798 <ferror@plt+0x28ef8>
  42c844:	b	42c820 <ferror@plt+0x28f80>
  42c848:	ldr	x1, [x22, #8]
  42c84c:	mov	x21, x19
  42c850:	ldr	w2, [x22, #16]
  42c854:	ldr	w0, [x1]
  42c858:	orr	w0, w0, w2
  42c85c:	str	w0, [x1]
  42c860:	ldr	w0, [x25]
  42c864:	cbz	w0, 42c810 <ferror@plt+0x28f70>
  42c868:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42c86c:	mov	w1, #0x1                   	// #1
  42c870:	str	w1, [x0, #660]
  42c874:	b	42c810 <ferror@plt+0x28f70>
  42c878:	ldrb	w1, [x0]
  42c87c:	cbz	w1, 42ca58 <ferror@plt+0x291b8>
  42c880:	stp	x29, x30, [sp, #-48]!
  42c884:	mov	x29, sp
  42c888:	stp	x19, x20, [sp, #16]
  42c88c:	mov	x20, x0
  42c890:	mov	w19, #0x0                   	// #0
  42c894:	adrp	x0, 44e000 <warn@@Base+0xc9e8>
  42c898:	stp	x21, x22, [sp, #32]
  42c89c:	adrp	x21, 450000 <warn@@Base+0xe9e8>
  42c8a0:	add	x22, x0, #0x758
  42c8a4:	add	x21, x21, #0x7b8
  42c8a8:	b	42c8d0 <ferror@plt+0x29030>
  42c8ac:	mov	w2, #0x5                   	// #5
  42c8b0:	mov	x1, x22
  42c8b4:	mov	x0, #0x0                   	// #0
  42c8b8:	bl	403700 <dcgettext@plt>
  42c8bc:	mov	x1, x20
  42c8c0:	bl	441618 <warn@@Base>
  42c8c4:	nop
  42c8c8:	ldrb	w1, [x20, w19, uxtw]
  42c8cc:	cbz	w1, 42c910 <ferror@plt+0x29070>
  42c8d0:	sub	w1, w1, #0x41
  42c8d4:	add	w19, w19, #0x1
  42c8d8:	cmp	w1, #0x34
  42c8dc:	b.hi	42c8ac <ferror@plt+0x2900c>  // b.pmore
  42c8e0:	ldrb	w0, [x21, w1, uxtw]
  42c8e4:	adr	x1, 42c8f0 <ferror@plt+0x29050>
  42c8e8:	add	x0, x1, w0, sxtb #2
  42c8ec:	br	x0
  42c8f0:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42c8f4:	mov	w1, #0x1                   	// #1
  42c8f8:	str	w1, [x0, #720]
  42c8fc:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42c900:	mov	w1, #0x1                   	// #1
  42c904:	str	w1, [x0, #660]
  42c908:	ldrb	w1, [x20, w19, uxtw]
  42c90c:	cbnz	w1, 42c8d0 <ferror@plt+0x29030>
  42c910:	ldp	x19, x20, [sp, #16]
  42c914:	ldp	x21, x22, [sp, #32]
  42c918:	ldp	x29, x30, [sp], #48
  42c91c:	ret
  42c920:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42c924:	mov	w1, #0x1                   	// #1
  42c928:	str	w1, [x0, #696]
  42c92c:	b	42c8c8 <ferror@plt+0x29028>
  42c930:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42c934:	mov	w1, #0x1                   	// #1
  42c938:	str	w1, [x0, #712]
  42c93c:	b	42c8c8 <ferror@plt+0x29028>
  42c940:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42c944:	mov	w1, #0x1                   	// #1
  42c948:	str	w1, [x0, #648]
  42c94c:	b	42c8c8 <ferror@plt+0x29028>
  42c950:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42c954:	mov	w1, #0x1                   	// #1
  42c958:	str	w1, [x0, #656]
  42c95c:	b	42c8c8 <ferror@plt+0x29028>
  42c960:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42c964:	mov	w1, #0x1                   	// #1
  42c968:	str	w1, [x0, #664]
  42c96c:	b	42c8c8 <ferror@plt+0x29028>
  42c970:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42c974:	mov	w1, #0x1                   	// #1
  42c978:	str	w1, [x0, #668]
  42c97c:	b	42c8c8 <ferror@plt+0x29028>
  42c980:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42c984:	mov	w1, #0x1                   	// #1
  42c988:	str	w1, [x0, #716]
  42c98c:	b	42c8c8 <ferror@plt+0x29028>
  42c990:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  42c994:	ldr	w0, [x1, #700]
  42c998:	orr	w0, w0, #0x1
  42c99c:	str	w0, [x1, #700]
  42c9a0:	b	42c8c8 <ferror@plt+0x29028>
  42c9a4:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42c9a8:	mov	w1, #0x1                   	// #1
  42c9ac:	str	w1, [x0, #724]
  42c9b0:	b	42c8c8 <ferror@plt+0x29028>
  42c9b4:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42c9b8:	mov	w1, #0x1                   	// #1
  42c9bc:	str	w1, [x0, #652]
  42c9c0:	b	42c8c8 <ferror@plt+0x29028>
  42c9c4:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42c9c8:	mov	w1, #0x1                   	// #1
  42c9cc:	str	w1, [x0, #728]
  42c9d0:	b	42c8c8 <ferror@plt+0x29028>
  42c9d4:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42c9d8:	mov	w1, #0x1                   	// #1
  42c9dc:	str	w1, [x0, #732]
  42c9e0:	b	42c8c8 <ferror@plt+0x29028>
  42c9e4:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42c9e8:	mov	w1, #0x1                   	// #1
  42c9ec:	str	w1, [x0, #672]
  42c9f0:	b	42c8c8 <ferror@plt+0x29028>
  42c9f4:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42c9f8:	mov	w1, #0x1                   	// #1
  42c9fc:	str	w1, [x0, #708]
  42ca00:	b	42c8c8 <ferror@plt+0x29028>
  42ca04:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42ca08:	mov	w1, #0x1                   	// #1
  42ca0c:	str	w1, [x0, #684]
  42ca10:	b	42c8c8 <ferror@plt+0x29028>
  42ca14:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42ca18:	mov	w1, #0x1                   	// #1
  42ca1c:	str	w1, [x0, #704]
  42ca20:	b	42c8c8 <ferror@plt+0x29028>
  42ca24:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  42ca28:	ldr	w0, [x1, #700]
  42ca2c:	orr	w0, w0, #0x2
  42ca30:	str	w0, [x1, #700]
  42ca34:	b	42c8c8 <ferror@plt+0x29028>
  42ca38:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42ca3c:	mov	w1, #0x1                   	// #1
  42ca40:	str	w1, [x0, #676]
  42ca44:	b	42c8c8 <ferror@plt+0x29028>
  42ca48:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  42ca4c:	mov	w1, #0x1                   	// #1
  42ca50:	str	w1, [x0, #680]
  42ca54:	b	42c8c8 <ferror@plt+0x29028>
  42ca58:	ret
  42ca5c:	nop
  42ca60:	stp	x29, x30, [sp, #-16]!
  42ca64:	adrp	x18, 475000 <_bfd_std_section+0x3120>
  42ca68:	adrp	x30, 475000 <_bfd_std_section+0x3120>
  42ca6c:	adrp	x17, 475000 <_bfd_std_section+0x3120>
  42ca70:	adrp	x16, 475000 <_bfd_std_section+0x3120>
  42ca74:	adrp	x15, 475000 <_bfd_std_section+0x3120>
  42ca78:	adrp	x14, 475000 <_bfd_std_section+0x3120>
  42ca7c:	adrp	x13, 475000 <_bfd_std_section+0x3120>
  42ca80:	adrp	x12, 475000 <_bfd_std_section+0x3120>
  42ca84:	adrp	x11, 475000 <_bfd_std_section+0x3120>
  42ca88:	adrp	x10, 475000 <_bfd_std_section+0x3120>
  42ca8c:	adrp	x9, 475000 <_bfd_std_section+0x3120>
  42ca90:	adrp	x8, 475000 <_bfd_std_section+0x3120>
  42ca94:	adrp	x7, 475000 <_bfd_std_section+0x3120>
  42ca98:	adrp	x6, 475000 <_bfd_std_section+0x3120>
  42ca9c:	adrp	x5, 475000 <_bfd_std_section+0x3120>
  42caa0:	adrp	x4, 475000 <_bfd_std_section+0x3120>
  42caa4:	adrp	x3, 475000 <_bfd_std_section+0x3120>
  42caa8:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  42caac:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  42cab0:	mov	x29, sp
  42cab4:	mov	w0, #0x1                   	// #1
  42cab8:	str	w0, [x30, #652]
  42cabc:	str	w0, [x18, #672]
  42cac0:	ldp	x29, x30, [sp], #16
  42cac4:	str	w0, [x17, #700]
  42cac8:	str	w0, [x16, #664]
  42cacc:	str	w0, [x15, #712]
  42cad0:	str	w0, [x14, #656]
  42cad4:	str	w0, [x13, #704]
  42cad8:	str	w0, [x12, #660]
  42cadc:	str	w0, [x11, #716]
  42cae0:	str	w0, [x10, #648]
  42cae4:	str	w0, [x9, #668]
  42cae8:	str	w0, [x8, #728]
  42caec:	str	w0, [x7, #708]
  42caf0:	str	w0, [x6, #696]
  42caf4:	str	w0, [x5, #684]
  42caf8:	str	w0, [x4, #680]
  42cafc:	str	w0, [x3, #732]
  42cb00:	str	w0, [x2, #676]
  42cb04:	str	w0, [x1, #724]
  42cb08:	ret
  42cb0c:	nop
  42cb10:	mov	x1, x0
  42cb14:	mov	w0, #0x1                   	// #1
  42cb18:	ldr	x1, [x1, #16]
  42cb1c:	str	xzr, [x1, #24]
  42cb20:	ret
  42cb24:	nop
  42cb28:	mov	w0, #0x1                   	// #1
  42cb2c:	ret
  42cb30:	mov	w0, #0x1                   	// #1
  42cb34:	ret
  42cb38:	mov	w0, #0x1                   	// #1
  42cb3c:	ret
  42cb40:	stp	x29, x30, [sp, #-48]!
  42cb44:	mov	x29, sp
  42cb48:	stp	x19, x20, [sp, #16]
  42cb4c:	mov	x20, x0
  42cb50:	ldr	w0, [x0, #8]
  42cb54:	str	x21, [sp, #32]
  42cb58:	mov	x21, x1
  42cb5c:	str	d8, [sp, #40]
  42cb60:	fmov	d8, d0
  42cb64:	cbz	w0, 42cb8c <ferror@plt+0x292ec>
  42cb68:	mov	w19, #0x0                   	// #0
  42cb6c:	nop
  42cb70:	ldr	x1, [x20]
  42cb74:	mov	w0, #0x20                  	// #32
  42cb78:	add	w19, w19, #0x1
  42cb7c:	bl	4030b0 <putc@plt>
  42cb80:	ldr	w0, [x20, #8]
  42cb84:	cmp	w19, w0
  42cb88:	b.cc	42cb70 <ferror@plt+0x292d0>  // b.lo, b.ul, b.last
  42cb8c:	fmov	d0, d8
  42cb90:	mov	x2, x21
  42cb94:	ldr	x0, [x20]
  42cb98:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42cb9c:	add	x1, x1, #0x630
  42cba0:	bl	403880 <fprintf@plt>
  42cba4:	mov	w0, #0x1                   	// #1
  42cba8:	ldr	d8, [sp, #40]
  42cbac:	ldp	x19, x20, [sp, #16]
  42cbb0:	ldr	x21, [sp, #32]
  42cbb4:	ldp	x29, x30, [sp], #48
  42cbb8:	ret
  42cbbc:	nop
  42cbc0:	stp	x29, x30, [sp, #-48]!
  42cbc4:	mov	x29, sp
  42cbc8:	stp	x19, x20, [sp, #16]
  42cbcc:	mov	x20, x0
  42cbd0:	ldr	w0, [x0, #8]
  42cbd4:	str	x21, [sp, #32]
  42cbd8:	mov	x21, x1
  42cbdc:	str	d8, [sp, #40]
  42cbe0:	fmov	d8, d0
  42cbe4:	cbz	w0, 42cc0c <ferror@plt+0x2936c>
  42cbe8:	mov	w19, #0x0                   	// #0
  42cbec:	nop
  42cbf0:	ldr	x1, [x20]
  42cbf4:	mov	w0, #0x20                  	// #32
  42cbf8:	add	w19, w19, #0x1
  42cbfc:	bl	4030b0 <putc@plt>
  42cc00:	ldr	w0, [x20, #8]
  42cc04:	cmp	w19, w0
  42cc08:	b.cc	42cbf0 <ferror@plt+0x29350>  // b.lo, b.ul, b.last
  42cc0c:	fmov	d0, d8
  42cc10:	mov	x2, x21
  42cc14:	ldr	x0, [x20]
  42cc18:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42cc1c:	ldr	x3, [x20, #32]
  42cc20:	add	x1, x1, #0x648
  42cc24:	bl	403880 <fprintf@plt>
  42cc28:	mov	w0, #0x1                   	// #1
  42cc2c:	ldr	d8, [sp, #40]
  42cc30:	ldp	x19, x20, [sp, #16]
  42cc34:	ldr	x21, [sp, #32]
  42cc38:	ldp	x29, x30, [sp], #48
  42cc3c:	ret
  42cc40:	stp	x29, x30, [sp, #-96]!
  42cc44:	mov	x29, sp
  42cc48:	stp	x19, x20, [sp, #16]
  42cc4c:	mov	x20, x0
  42cc50:	ldr	w0, [x0, #8]
  42cc54:	stp	x21, x22, [sp, #32]
  42cc58:	mov	x21, x1
  42cc5c:	mov	x22, x2
  42cc60:	str	x23, [sp, #48]
  42cc64:	mov	x23, x3
  42cc68:	cbz	w0, 42cc8c <ferror@plt+0x293ec>
  42cc6c:	mov	w19, #0x0                   	// #0
  42cc70:	ldr	x1, [x20]
  42cc74:	mov	w0, #0x20                  	// #32
  42cc78:	add	w19, w19, #0x1
  42cc7c:	bl	4030b0 <putc@plt>
  42cc80:	ldr	w0, [x20, #8]
  42cc84:	cmp	w19, w0
  42cc88:	b.cc	42cc70 <ferror@plt+0x293d0>  // b.lo, b.ul, b.last
  42cc8c:	mov	x2, x23
  42cc90:	add	x0, sp, #0x48
  42cc94:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42cc98:	add	x1, x1, #0x678
  42cc9c:	bl	4030a0 <sprintf@plt>
  42cca0:	ldr	x0, [x20]
  42cca4:	add	x4, sp, #0x48
  42cca8:	mov	x3, x22
  42ccac:	mov	x2, x21
  42ccb0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42ccb4:	add	x1, x1, #0x680
  42ccb8:	bl	403880 <fprintf@plt>
  42ccbc:	mov	w0, #0x1                   	// #1
  42ccc0:	ldp	x19, x20, [sp, #16]
  42ccc4:	ldp	x21, x22, [sp, #32]
  42ccc8:	ldr	x23, [sp, #48]
  42cccc:	ldp	x29, x30, [sp], #96
  42ccd0:	ret
  42ccd4:	nop
  42ccd8:	stp	x29, x30, [sp, #-80]!
  42ccdc:	mov	x29, sp
  42cce0:	stp	x19, x20, [sp, #16]
  42cce4:	mov	x20, x0
  42cce8:	ldr	w0, [x0, #8]
  42ccec:	str	x21, [sp, #32]
  42ccf0:	mov	x21, x1
  42ccf4:	sub	w0, w0, #0x2
  42ccf8:	str	w0, [x20, #8]
  42ccfc:	cbz	w0, 42cd24 <ferror@plt+0x29484>
  42cd00:	mov	w19, #0x0                   	// #0
  42cd04:	nop
  42cd08:	ldr	x1, [x20]
  42cd0c:	mov	w0, #0x20                  	// #32
  42cd10:	add	w19, w19, #0x1
  42cd14:	bl	4030b0 <putc@plt>
  42cd18:	ldr	w0, [x20, #8]
  42cd1c:	cmp	w19, w0
  42cd20:	b.cc	42cd08 <ferror@plt+0x29468>  // b.lo, b.ul, b.last
  42cd24:	mov	x2, x21
  42cd28:	add	x0, sp, #0x38
  42cd2c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42cd30:	add	x1, x1, #0x678
  42cd34:	bl	4030a0 <sprintf@plt>
  42cd38:	ldr	x0, [x20]
  42cd3c:	add	x2, sp, #0x38
  42cd40:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42cd44:	add	x1, x1, #0x6a0
  42cd48:	bl	403880 <fprintf@plt>
  42cd4c:	mov	w0, #0x1                   	// #1
  42cd50:	ldp	x19, x20, [sp, #16]
  42cd54:	ldr	x21, [sp, #32]
  42cd58:	ldp	x29, x30, [sp], #80
  42cd5c:	ret
  42cd60:	stp	x29, x30, [sp, #-80]!
  42cd64:	mov	x29, sp
  42cd68:	stp	x19, x20, [sp, #16]
  42cd6c:	mov	x20, x0
  42cd70:	ldr	w0, [x0, #24]
  42cd74:	str	x21, [sp, #32]
  42cd78:	mov	x21, x1
  42cd7c:	cmp	w0, #0x0
  42cd80:	b.le	42cda0 <ferror@plt+0x29500>
  42cd84:	ldr	x3, [x20]
  42cd88:	adrp	x0, 449000 <warn@@Base+0x79e8>
  42cd8c:	mov	x2, #0x2                   	// #2
  42cd90:	add	x0, x0, #0x778
  42cd94:	mov	x1, #0x1                   	// #1
  42cd98:	bl	4035b0 <fwrite@plt>
  42cd9c:	str	wzr, [x20, #24]
  42cda0:	ldr	w0, [x20, #8]
  42cda4:	cbz	w0, 42cdcc <ferror@plt+0x2952c>
  42cda8:	mov	w19, #0x0                   	// #0
  42cdac:	nop
  42cdb0:	ldr	x1, [x20]
  42cdb4:	mov	w0, #0x20                  	// #32
  42cdb8:	add	w19, w19, #0x1
  42cdbc:	bl	4030b0 <putc@plt>
  42cdc0:	ldr	w0, [x20, #8]
  42cdc4:	cmp	w19, w0
  42cdc8:	b.cc	42cdb0 <ferror@plt+0x29510>  // b.lo, b.ul, b.last
  42cdcc:	mov	x2, x21
  42cdd0:	add	x0, sp, #0x38
  42cdd4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42cdd8:	add	x1, x1, #0x678
  42cddc:	bl	4030a0 <sprintf@plt>
  42cde0:	ldr	x0, [x20]
  42cde4:	add	x2, sp, #0x38
  42cde8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42cdec:	add	x1, x1, #0x6b0
  42cdf0:	bl	403880 <fprintf@plt>
  42cdf4:	ldr	w1, [x20, #8]
  42cdf8:	mov	w0, #0x1                   	// #1
  42cdfc:	ldr	x21, [sp, #32]
  42ce00:	add	w1, w1, #0x2
  42ce04:	str	w1, [x20, #8]
  42ce08:	ldp	x19, x20, [sp, #16]
  42ce0c:	ldp	x29, x30, [sp], #80
  42ce10:	ret
  42ce14:	nop
  42ce18:	stp	x29, x30, [sp, #-32]!
  42ce1c:	mov	x29, sp
  42ce20:	stp	x19, x20, [sp, #16]
  42ce24:	mov	x19, x0
  42ce28:	mov	x20, x1
  42ce2c:	ldr	x0, [x0, #32]
  42ce30:	bl	403510 <free@plt>
  42ce34:	mov	x0, x20
  42ce38:	bl	403370 <strdup@plt>
  42ce3c:	mov	x1, x0
  42ce40:	str	x1, [x19, #32]
  42ce44:	mov	w0, #0x1                   	// #1
  42ce48:	ldp	x19, x20, [sp, #16]
  42ce4c:	ldp	x29, x30, [sp], #32
  42ce50:	ret
  42ce54:	nop
  42ce58:	stp	x29, x30, [sp, #-32]!
  42ce5c:	mov	x29, sp
  42ce60:	str	x19, [sp, #16]
  42ce64:	adrp	x19, 475000 <_bfd_std_section+0x3120>
  42ce68:	ldr	w3, [x19, #192]
  42ce6c:	cbnz	w3, 42cecc <ferror@plt+0x2962c>
  42ce70:	ldr	w3, [x1, #32]
  42ce74:	mov	x5, x1
  42ce78:	tbz	w3, #0, 42cecc <ferror@plt+0x2962c>
  42ce7c:	add	x4, x19, #0xc0
  42ce80:	ldr	x3, [x1, #40]
  42ce84:	ldr	x6, [x4, #8]
  42ce88:	cmp	x3, x6
  42ce8c:	b.hi	42cecc <ferror@plt+0x2962c>  // b.pmore
  42ce90:	ldr	x7, [x1, #56]
  42ce94:	add	x7, x3, x7
  42ce98:	cmp	x6, x7
  42ce9c:	b.cs	42cecc <ferror@plt+0x2962c>  // b.hs, b.nlast
  42cea0:	ldr	x8, [x0, #8]
  42cea4:	mov	x1, x2
  42cea8:	sub	x3, x6, x3
  42ceac:	mov	x2, x5
  42ceb0:	add	x6, x4, #0x10
  42ceb4:	add	x5, x4, #0x18
  42ceb8:	ldr	x8, [x8, #568]
  42cebc:	add	x4, x4, #0x20
  42cec0:	mov	x7, #0x0                   	// #0
  42cec4:	blr	x8
  42cec8:	str	w0, [x19, #192]
  42cecc:	ldr	x19, [sp, #16]
  42ced0:	ldp	x29, x30, [sp], #32
  42ced4:	ret
  42ced8:	stp	x29, x30, [sp, #-16]!
  42cedc:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42cee0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42cee4:	mov	x29, sp
  42cee8:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42ceec:	add	x3, x3, #0xed8
  42cef0:	add	x1, x1, #0x6c0
  42cef4:	add	x0, x0, #0x6d8
  42cef8:	mov	w2, #0x1e0                 	// #480
  42cefc:	bl	4037c0 <__assert_fail@plt>
  42cf00:	ldr	x2, [x0, #16]
  42cf04:	cbz	x2, 42cf14 <ferror@plt+0x29674>
  42cf08:	mov	w0, #0x1                   	// #1
  42cf0c:	str	x1, [x2, #24]
  42cf10:	ret
  42cf14:	stp	x29, x30, [sp, #-16]!
  42cf18:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42cf1c:	add	x3, x3, #0xed8
  42cf20:	mov	x29, sp
  42cf24:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42cf28:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42cf2c:	add	x3, x3, #0x10
  42cf30:	add	x1, x1, #0x6c0
  42cf34:	add	x0, x0, #0x6d8
  42cf38:	mov	w2, #0x59a                 	// #1434
  42cf3c:	bl	4037c0 <__assert_fail@plt>
  42cf40:	stp	x29, x30, [sp, #-16]!
  42cf44:	mov	x2, x1
  42cf48:	mov	x29, sp
  42cf4c:	ldr	w1, [x0, #8]
  42cf50:	cbnz	w1, 42cf70 <ferror@plt+0x296d0>
  42cf54:	ldr	x0, [x0]
  42cf58:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42cf5c:	add	x1, x1, #0x708
  42cf60:	bl	403880 <fprintf@plt>
  42cf64:	mov	w0, #0x1                   	// #1
  42cf68:	ldp	x29, x30, [sp], #16
  42cf6c:	ret
  42cf70:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42cf74:	add	x3, x3, #0xed8
  42cf78:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42cf7c:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42cf80:	add	x3, x3, #0x28
  42cf84:	add	x1, x1, #0x6c0
  42cf88:	add	x0, x0, #0x6f0
  42cf8c:	mov	w2, #0x229                 	// #553
  42cf90:	bl	4037c0 <__assert_fail@plt>
  42cf94:	nop
  42cf98:	stp	x29, x30, [sp, #-16]!
  42cf9c:	mov	x2, x1
  42cfa0:	mov	x29, sp
  42cfa4:	ldr	w1, [x0, #8]
  42cfa8:	cbnz	w1, 42cfc8 <ferror@plt+0x29728>
  42cfac:	ldr	x0, [x0]
  42cfb0:	adrp	x1, 447000 <warn@@Base+0x59e8>
  42cfb4:	add	x1, x1, #0x1e8
  42cfb8:	bl	403880 <fprintf@plt>
  42cfbc:	mov	w0, #0x1                   	// #1
  42cfc0:	ldp	x29, x30, [sp], #16
  42cfc4:	ret
  42cfc8:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42cfcc:	add	x3, x3, #0xed8
  42cfd0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42cfd4:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42cfd8:	add	x3, x3, #0x38
  42cfdc:	add	x1, x1, #0x6c0
  42cfe0:	add	x0, x0, #0x6f0
  42cfe4:	mov	w2, #0x21b                 	// #539
  42cfe8:	bl	4037c0 <__assert_fail@plt>
  42cfec:	nop
  42cff0:	stp	x29, x30, [sp, #-16]!
  42cff4:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42cff8:	add	x3, x3, #0xed8
  42cffc:	mov	x29, sp
  42d000:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d004:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42d008:	add	x3, x3, #0x58
  42d00c:	add	x1, x1, #0x6c0
  42d010:	add	x0, x0, #0x710
  42d014:	mov	w2, #0x811                 	// #2065
  42d018:	bl	4037c0 <__assert_fail@plt>
  42d01c:	nop
  42d020:	stp	x29, x30, [sp, #-16]!
  42d024:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42d028:	add	x3, x3, #0xed8
  42d02c:	mov	x29, sp
  42d030:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d034:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42d038:	add	x3, x3, #0x70
  42d03c:	add	x1, x1, #0x6c0
  42d040:	add	x0, x0, #0x748
  42d044:	mov	w2, #0x839                 	// #2105
  42d048:	bl	4037c0 <__assert_fail@plt>
  42d04c:	nop
  42d050:	ldr	x0, [x0, #16]
  42d054:	cbz	x0, 42d060 <ferror@plt+0x297c0>
  42d058:	mov	w0, #0x1                   	// #1
  42d05c:	ret
  42d060:	stp	x29, x30, [sp, #-16]!
  42d064:	mov	x29, sp
  42d068:	bl	42d020 <ferror@plt+0x29780>
  42d06c:	nop
  42d070:	stp	x29, x30, [sp, #-32]!
  42d074:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d078:	add	x1, x1, #0x770
  42d07c:	mov	x29, sp
  42d080:	ldr	x3, [x0, #16]
  42d084:	ldr	x2, [x3, #8]
  42d088:	ldr	x4, [x3, #32]
  42d08c:	str	x19, [sp, #16]
  42d090:	mov	x19, x0
  42d094:	ldr	x0, [x0]
  42d098:	ldr	x3, [x19, #32]
  42d09c:	bl	403880 <fprintf@plt>
  42d0a0:	ldr	x2, [x19, #16]
  42d0a4:	ldr	w0, [x2, #48]
  42d0a8:	cbnz	w0, 42d0d0 <ferror@plt+0x29830>
  42d0ac:	ldr	x1, [x19]
  42d0b0:	mov	w0, #0xa                   	// #10
  42d0b4:	bl	4030c0 <fputc@plt>
  42d0b8:	ldr	x0, [x19, #16]
  42d0bc:	cbz	x0, 42d0f4 <ferror@plt+0x29854>
  42d0c0:	mov	w0, #0x1                   	// #1
  42d0c4:	ldr	x19, [sp, #16]
  42d0c8:	ldp	x29, x30, [sp], #32
  42d0cc:	ret
  42d0d0:	ldr	x0, [x19]
  42d0d4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d0d8:	ldr	x2, [x2, #40]
  42d0dc:	add	x1, x1, #0x790
  42d0e0:	bl	403880 <fprintf@plt>
  42d0e4:	ldr	x0, [x19, #16]
  42d0e8:	ldr	x0, [x0, #40]
  42d0ec:	bl	403510 <free@plt>
  42d0f0:	b	42d0ac <ferror@plt+0x2980c>
  42d0f4:	bl	42d020 <ferror@plt+0x29780>
  42d0f8:	stp	x29, x30, [sp, #-32]!
  42d0fc:	mov	x29, sp
  42d100:	ldr	x2, [x0, #16]
  42d104:	str	x19, [sp, #16]
  42d108:	cbz	x2, 42d1b4 <ferror@plt+0x29914>
  42d10c:	ldr	w1, [x0, #8]
  42d110:	cmp	w1, #0x1
  42d114:	b.ls	42d190 <ferror@plt+0x298f0>  // b.plast
  42d118:	sub	w1, w1, #0x2
  42d11c:	ldr	x19, [x2, #8]
  42d120:	str	w1, [x0, #8]
  42d124:	mov	x0, x19
  42d128:	bl	402fd0 <strlen@plt>
  42d12c:	sub	x1, x0, #0x2
  42d130:	add	x0, x19, x1
  42d134:	ldrb	w2, [x19, x1]
  42d138:	cmp	w2, #0x20
  42d13c:	b.ne	42d16c <ferror@plt+0x298cc>  // b.any
  42d140:	ldrb	w2, [x0, #1]
  42d144:	cmp	w2, #0x20
  42d148:	b.ne	42d16c <ferror@plt+0x298cc>  // b.any
  42d14c:	ldrb	w0, [x0, #2]
  42d150:	cbnz	w0, 42d16c <ferror@plt+0x298cc>
  42d154:	mov	w2, #0x7d                  	// #125
  42d158:	strh	w2, [x19, x1]
  42d15c:	mov	w0, #0x1                   	// #1
  42d160:	ldr	x19, [sp, #16]
  42d164:	ldp	x29, x30, [sp], #32
  42d168:	ret
  42d16c:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42d170:	add	x3, x3, #0xed8
  42d174:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d178:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42d17c:	add	x3, x3, #0x88
  42d180:	add	x1, x1, #0x6c0
  42d184:	add	x0, x0, #0x7b8
  42d188:	mov	w2, #0x4b6                 	// #1206
  42d18c:	bl	4037c0 <__assert_fail@plt>
  42d190:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42d194:	add	x3, x3, #0xed8
  42d198:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d19c:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42d1a0:	add	x3, x3, #0x88
  42d1a4:	add	x1, x1, #0x6c0
  42d1a8:	add	x0, x0, #0x7a0
  42d1ac:	mov	w2, #0x4b0                 	// #1200
  42d1b0:	bl	4037c0 <__assert_fail@plt>
  42d1b4:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42d1b8:	add	x3, x3, #0xed8
  42d1bc:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d1c0:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42d1c4:	add	x3, x3, #0x88
  42d1c8:	add	x1, x1, #0x6c0
  42d1cc:	add	x0, x0, #0x6d8
  42d1d0:	mov	w2, #0x4af                 	// #1199
  42d1d4:	bl	4037c0 <__assert_fail@plt>
  42d1d8:	stp	x29, x30, [sp, #-16]!
  42d1dc:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42d1e0:	add	x3, x3, #0xed8
  42d1e4:	mov	x29, sp
  42d1e8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d1ec:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42d1f0:	add	x3, x3, #0xa0
  42d1f4:	add	x1, x1, #0x6c0
  42d1f8:	add	x0, x0, #0x6d8
  42d1fc:	mov	w2, #0x31c                 	// #796
  42d200:	bl	4037c0 <__assert_fail@plt>
  42d204:	nop
  42d208:	stp	x29, x30, [sp, #-80]!
  42d20c:	mov	x29, sp
  42d210:	stp	x19, x20, [sp, #16]
  42d214:	mov	x20, x0
  42d218:	ldr	w0, [x0, #8]
  42d21c:	stp	x21, x22, [sp, #32]
  42d220:	mov	x21, x1
  42d224:	mov	x22, x2
  42d228:	cbz	w0, 42d24c <ferror@plt+0x299ac>
  42d22c:	mov	w19, #0x0                   	// #0
  42d230:	ldr	x1, [x20]
  42d234:	mov	w0, #0x20                  	// #32
  42d238:	add	w19, w19, #0x1
  42d23c:	bl	4030b0 <putc@plt>
  42d240:	ldr	w0, [x20, #8]
  42d244:	cmp	w19, w0
  42d248:	b.cc	42d230 <ferror@plt+0x29990>  // b.lo, b.ul, b.last
  42d24c:	mov	x2, x22
  42d250:	add	x0, sp, #0x38
  42d254:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  42d258:	add	x1, x1, #0xf0
  42d25c:	bl	4030a0 <sprintf@plt>
  42d260:	ldr	x0, [x20]
  42d264:	add	x3, sp, #0x38
  42d268:	mov	x2, x21
  42d26c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d270:	add	x1, x1, #0x7e8
  42d274:	bl	403880 <fprintf@plt>
  42d278:	mov	w0, #0x1                   	// #1
  42d27c:	ldp	x19, x20, [sp, #16]
  42d280:	ldp	x21, x22, [sp, #32]
  42d284:	ldp	x29, x30, [sp], #80
  42d288:	ret
  42d28c:	nop
  42d290:	stp	x29, x30, [sp, #-80]!
  42d294:	mov	x29, sp
  42d298:	stp	x19, x20, [sp, #16]
  42d29c:	mov	x20, x0
  42d2a0:	ldr	w0, [x0, #8]
  42d2a4:	stp	x21, x22, [sp, #32]
  42d2a8:	mov	x21, x1
  42d2ac:	mov	x22, x2
  42d2b0:	cbz	w0, 42d2d4 <ferror@plt+0x29a34>
  42d2b4:	mov	w19, #0x0                   	// #0
  42d2b8:	ldr	x1, [x20]
  42d2bc:	mov	w0, #0x20                  	// #32
  42d2c0:	add	w19, w19, #0x1
  42d2c4:	bl	4030b0 <putc@plt>
  42d2c8:	ldr	w0, [x20, #8]
  42d2cc:	cmp	w19, w0
  42d2d0:	b.cc	42d2b8 <ferror@plt+0x29a18>  // b.lo, b.ul, b.last
  42d2d4:	mov	x2, x22
  42d2d8:	add	x0, sp, #0x38
  42d2dc:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  42d2e0:	add	x1, x1, #0xf0
  42d2e4:	bl	4030a0 <sprintf@plt>
  42d2e8:	ldr	x0, [x20]
  42d2ec:	add	x4, sp, #0x38
  42d2f0:	ldr	x3, [x20, #32]
  42d2f4:	mov	x2, x21
  42d2f8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d2fc:	add	x1, x1, #0x800
  42d300:	bl	403880 <fprintf@plt>
  42d304:	mov	w0, #0x1                   	// #1
  42d308:	ldp	x19, x20, [sp, #16]
  42d30c:	ldp	x21, x22, [sp, #32]
  42d310:	ldp	x29, x30, [sp], #80
  42d314:	ret
  42d318:	stp	x29, x30, [sp, #-32]!
  42d31c:	mov	x29, sp
  42d320:	stp	x19, x20, [sp, #16]
  42d324:	mov	x19, x0
  42d328:	mov	x20, x1
  42d32c:	ldr	x0, [x0, #32]
  42d330:	bl	403510 <free@plt>
  42d334:	mov	x0, x20
  42d338:	bl	403370 <strdup@plt>
  42d33c:	mov	x1, x0
  42d340:	str	x1, [x19, #32]
  42d344:	mov	w0, #0x1                   	// #1
  42d348:	ldp	x19, x20, [sp, #16]
  42d34c:	ldp	x29, x30, [sp], #32
  42d350:	ret
  42d354:	nop
  42d358:	stp	x29, x30, [sp, #-32]!
  42d35c:	mov	x29, sp
  42d360:	ldr	x2, [x0, #16]
  42d364:	str	x19, [sp, #16]
  42d368:	cbz	x2, 42d414 <ferror@plt+0x29b74>
  42d36c:	ldr	w1, [x0, #8]
  42d370:	cmp	w1, #0x1
  42d374:	b.ls	42d3f0 <ferror@plt+0x29b50>  // b.plast
  42d378:	sub	w1, w1, #0x2
  42d37c:	ldr	x19, [x2, #8]
  42d380:	str	w1, [x0, #8]
  42d384:	mov	x0, x19
  42d388:	bl	402fd0 <strlen@plt>
  42d38c:	sub	x1, x0, #0x2
  42d390:	add	x0, x19, x1
  42d394:	ldrb	w2, [x19, x1]
  42d398:	cmp	w2, #0x20
  42d39c:	b.ne	42d3cc <ferror@plt+0x29b2c>  // b.any
  42d3a0:	ldrb	w2, [x0, #1]
  42d3a4:	cmp	w2, #0x20
  42d3a8:	b.ne	42d3cc <ferror@plt+0x29b2c>  // b.any
  42d3ac:	ldrb	w0, [x0, #2]
  42d3b0:	cbnz	w0, 42d3cc <ferror@plt+0x29b2c>
  42d3b4:	mov	w2, #0x7d                  	// #125
  42d3b8:	strh	w2, [x19, x1]
  42d3bc:	mov	w0, #0x1                   	// #1
  42d3c0:	ldr	x19, [sp, #16]
  42d3c4:	ldp	x29, x30, [sp], #32
  42d3c8:	ret
  42d3cc:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42d3d0:	add	x3, x3, #0xed8
  42d3d4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d3d8:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42d3dc:	add	x3, x3, #0x88
  42d3e0:	add	x1, x1, #0x6c0
  42d3e4:	add	x0, x0, #0x7b8
  42d3e8:	mov	w2, #0x4b6                 	// #1206
  42d3ec:	bl	4037c0 <__assert_fail@plt>
  42d3f0:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42d3f4:	add	x3, x3, #0xed8
  42d3f8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d3fc:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42d400:	add	x3, x3, #0x88
  42d404:	add	x1, x1, #0x6c0
  42d408:	add	x0, x0, #0x7a0
  42d40c:	mov	w2, #0x4b0                 	// #1200
  42d410:	bl	4037c0 <__assert_fail@plt>
  42d414:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42d418:	add	x3, x3, #0xed8
  42d41c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d420:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42d424:	add	x3, x3, #0x88
  42d428:	add	x1, x1, #0x6c0
  42d42c:	add	x0, x0, #0x6d8
  42d430:	mov	w2, #0x4af                 	// #1199
  42d434:	bl	4037c0 <__assert_fail@plt>
  42d438:	stp	x29, x30, [sp, #-32]!
  42d43c:	mov	x1, x0
  42d440:	mov	x29, sp
  42d444:	ldr	x0, [x0, #16]
  42d448:	str	x19, [sp, #16]
  42d44c:	cbz	x0, 42d47c <ferror@plt+0x29bdc>
  42d450:	ldp	x2, x19, [x0]
  42d454:	str	x2, [x1, #16]
  42d458:	bl	403510 <free@plt>
  42d45c:	mov	w0, #0x0                   	// #0
  42d460:	cbz	x19, 42d470 <ferror@plt+0x29bd0>
  42d464:	mov	x0, x19
  42d468:	bl	403510 <free@plt>
  42d46c:	mov	w0, #0x1                   	// #1
  42d470:	ldr	x19, [sp, #16]
  42d474:	ldp	x29, x30, [sp], #32
  42d478:	ret
  42d47c:	bl	42ced8 <ferror@plt+0x29638>
  42d480:	stp	x29, x30, [sp, #-48]!
  42d484:	mov	x29, sp
  42d488:	stp	x19, x20, [sp, #16]
  42d48c:	mov	x19, x0
  42d490:	ldr	x0, [x0, #16]
  42d494:	str	x21, [sp, #32]
  42d498:	cbz	x0, 42d4ec <ferror@plt+0x29c4c>
  42d49c:	mov	x20, x1
  42d4a0:	ldp	x1, x21, [x0]
  42d4a4:	str	x1, [x19, #16]
  42d4a8:	bl	403510 <free@plt>
  42d4ac:	mov	w0, #0x0                   	// #0
  42d4b0:	cbz	x21, 42d4dc <ferror@plt+0x29c3c>
  42d4b4:	ldr	x0, [x19]
  42d4b8:	mov	x2, x20
  42d4bc:	ldr	x3, [x19, #32]
  42d4c0:	mov	x4, x21
  42d4c4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d4c8:	add	x1, x1, #0x830
  42d4cc:	bl	403880 <fprintf@plt>
  42d4d0:	mov	x0, x21
  42d4d4:	bl	403510 <free@plt>
  42d4d8:	mov	w0, #0x1                   	// #1
  42d4dc:	ldp	x19, x20, [sp, #16]
  42d4e0:	ldr	x21, [sp, #32]
  42d4e4:	ldp	x29, x30, [sp], #48
  42d4e8:	ret
  42d4ec:	bl	42ced8 <ferror@plt+0x29638>
  42d4f0:	stp	x29, x30, [sp, #-48]!
  42d4f4:	mov	x29, sp
  42d4f8:	stp	x19, x20, [sp, #16]
  42d4fc:	mov	x20, x0
  42d500:	ldr	x0, [x0, #16]
  42d504:	str	x21, [sp, #32]
  42d508:	cbz	x0, 42d588 <ferror@plt+0x29ce8>
  42d50c:	ldp	x1, x21, [x0]
  42d510:	str	x1, [x20, #16]
  42d514:	bl	403510 <free@plt>
  42d518:	cbz	x21, 42d574 <ferror@plt+0x29cd4>
  42d51c:	ldr	w0, [x20, #8]
  42d520:	cbz	w0, 42d544 <ferror@plt+0x29ca4>
  42d524:	mov	w19, #0x0                   	// #0
  42d528:	ldr	x1, [x20]
  42d52c:	mov	w0, #0x20                  	// #32
  42d530:	add	w19, w19, #0x1
  42d534:	bl	4030b0 <putc@plt>
  42d538:	ldr	w0, [x20, #8]
  42d53c:	cmp	w19, w0
  42d540:	b.cc	42d528 <ferror@plt+0x29c88>  // b.lo, b.ul, b.last
  42d544:	ldr	x0, [x20]
  42d548:	mov	x2, x21
  42d54c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d550:	add	x1, x1, #0xaa0
  42d554:	bl	403880 <fprintf@plt>
  42d558:	mov	x0, x21
  42d55c:	bl	403510 <free@plt>
  42d560:	mov	w0, #0x1                   	// #1
  42d564:	ldp	x19, x20, [sp, #16]
  42d568:	ldr	x21, [sp, #32]
  42d56c:	ldp	x29, x30, [sp], #48
  42d570:	ret
  42d574:	mov	w0, #0x0                   	// #0
  42d578:	ldp	x19, x20, [sp, #16]
  42d57c:	ldr	x21, [sp, #32]
  42d580:	ldp	x29, x30, [sp], #48
  42d584:	ret
  42d588:	bl	42ced8 <ferror@plt+0x29638>
  42d58c:	nop
  42d590:	stp	x29, x30, [sp, #-96]!
  42d594:	mov	x29, sp
  42d598:	stp	x19, x20, [sp, #16]
  42d59c:	mov	x20, x0
  42d5a0:	ldr	x0, [x0, #16]
  42d5a4:	stp	x21, x22, [sp, #32]
  42d5a8:	str	x23, [sp, #48]
  42d5ac:	cbz	x0, 42d65c <ferror@plt+0x29dbc>
  42d5b0:	mov	x21, x2
  42d5b4:	mov	x23, x1
  42d5b8:	ldp	x2, x22, [x0]
  42d5bc:	str	x2, [x20, #16]
  42d5c0:	bl	403510 <free@plt>
  42d5c4:	cbz	x22, 42d644 <ferror@plt+0x29da4>
  42d5c8:	ldr	w0, [x20, #8]
  42d5cc:	cbz	w0, 42d5f4 <ferror@plt+0x29d54>
  42d5d0:	mov	w19, #0x0                   	// #0
  42d5d4:	nop
  42d5d8:	ldr	x1, [x20]
  42d5dc:	mov	w0, #0x20                  	// #32
  42d5e0:	add	w19, w19, #0x1
  42d5e4:	bl	4030b0 <putc@plt>
  42d5e8:	ldr	w0, [x20, #8]
  42d5ec:	cmp	w19, w0
  42d5f0:	b.cc	42d5d8 <ferror@plt+0x29d38>  // b.lo, b.ul, b.last
  42d5f4:	mov	x2, x21
  42d5f8:	add	x0, sp, #0x48
  42d5fc:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  42d600:	add	x1, x1, #0xf0
  42d604:	bl	4030a0 <sprintf@plt>
  42d608:	ldr	x0, [x20]
  42d60c:	add	x4, sp, #0x48
  42d610:	mov	x3, x23
  42d614:	mov	x2, x22
  42d618:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d61c:	add	x1, x1, #0x850
  42d620:	bl	403880 <fprintf@plt>
  42d624:	mov	x0, x22
  42d628:	bl	403510 <free@plt>
  42d62c:	mov	w0, #0x1                   	// #1
  42d630:	ldp	x19, x20, [sp, #16]
  42d634:	ldp	x21, x22, [sp, #32]
  42d638:	ldr	x23, [sp, #48]
  42d63c:	ldp	x29, x30, [sp], #96
  42d640:	ret
  42d644:	mov	w0, #0x0                   	// #0
  42d648:	ldp	x19, x20, [sp, #16]
  42d64c:	ldp	x21, x22, [sp, #32]
  42d650:	ldr	x23, [sp, #48]
  42d654:	ldp	x29, x30, [sp], #96
  42d658:	ret
  42d65c:	bl	42ced8 <ferror@plt+0x29638>
  42d660:	stp	x29, x30, [sp, #-96]!
  42d664:	mov	x29, sp
  42d668:	stp	x19, x20, [sp, #16]
  42d66c:	mov	x19, x0
  42d670:	ldr	x0, [x0, #16]
  42d674:	stp	x21, x22, [sp, #32]
  42d678:	str	x23, [sp, #48]
  42d67c:	cbz	x0, 42d730 <ferror@plt+0x29e90>
  42d680:	mov	x21, x2
  42d684:	mov	x23, x1
  42d688:	ldp	x2, x22, [x0]
  42d68c:	str	x2, [x19, #16]
  42d690:	bl	403510 <free@plt>
  42d694:	cbz	x22, 42d718 <ferror@plt+0x29e78>
  42d698:	ldr	w0, [x19, #8]
  42d69c:	cbz	w0, 42d6c4 <ferror@plt+0x29e24>
  42d6a0:	mov	w20, #0x0                   	// #0
  42d6a4:	nop
  42d6a8:	ldr	x1, [x19]
  42d6ac:	mov	w0, #0x20                  	// #32
  42d6b0:	add	w20, w20, #0x1
  42d6b4:	bl	4030b0 <putc@plt>
  42d6b8:	ldr	w0, [x19, #8]
  42d6bc:	cmp	w20, w0
  42d6c0:	b.cc	42d6a8 <ferror@plt+0x29e08>  // b.lo, b.ul, b.last
  42d6c4:	mov	x2, x21
  42d6c8:	add	x0, sp, #0x48
  42d6cc:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  42d6d0:	add	x1, x1, #0xf0
  42d6d4:	bl	4030a0 <sprintf@plt>
  42d6d8:	ldr	x0, [x19]
  42d6dc:	add	x5, sp, #0x48
  42d6e0:	ldr	x3, [x19, #32]
  42d6e4:	mov	x2, x23
  42d6e8:	mov	x4, x22
  42d6ec:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d6f0:	add	x1, x1, #0x868
  42d6f4:	bl	403880 <fprintf@plt>
  42d6f8:	mov	x0, x22
  42d6fc:	bl	403510 <free@plt>
  42d700:	mov	w0, #0x1                   	// #1
  42d704:	ldp	x19, x20, [sp, #16]
  42d708:	ldp	x21, x22, [sp, #32]
  42d70c:	ldr	x23, [sp, #48]
  42d710:	ldp	x29, x30, [sp], #96
  42d714:	ret
  42d718:	mov	w0, #0x0                   	// #0
  42d71c:	ldp	x19, x20, [sp, #16]
  42d720:	ldp	x21, x22, [sp, #32]
  42d724:	ldr	x23, [sp, #48]
  42d728:	ldp	x29, x30, [sp], #96
  42d72c:	ret
  42d730:	bl	42ced8 <ferror@plt+0x29638>
  42d734:	nop
  42d738:	stp	x29, x30, [sp, #-48]!
  42d73c:	mov	x29, sp
  42d740:	stp	x19, x20, [sp, #16]
  42d744:	mov	x19, x0
  42d748:	ldr	x0, [x0, #16]
  42d74c:	stp	x21, x22, [sp, #32]
  42d750:	cbz	x0, 42d808 <ferror@plt+0x29f68>
  42d754:	mov	x21, x1
  42d758:	mov	w20, w4
  42d75c:	ldp	x1, x22, [x0]
  42d760:	str	x1, [x19, #16]
  42d764:	bl	403510 <free@plt>
  42d768:	cbz	x22, 42d7f4 <ferror@plt+0x29f54>
  42d76c:	ldr	x1, [x19, #16]
  42d770:	cbz	x1, 42d80c <ferror@plt+0x29f6c>
  42d774:	ldr	w0, [x1, #16]
  42d778:	cmp	w20, w0
  42d77c:	b.eq	42d78c <ferror@plt+0x29eec>  // b.none
  42d780:	cmp	w0, #0x3
  42d784:	b.eq	42d830 <ferror@plt+0x29f90>  // b.none
  42d788:	str	w20, [x1, #16]
  42d78c:	ldrb	w0, [x21]
  42d790:	cbz	w0, 42d7e0 <ferror@plt+0x29f40>
  42d794:	cmp	w20, #0x3
  42d798:	ldr	x0, [x19]
  42d79c:	ldr	x6, [x1, #8]
  42d7a0:	ldr	x5, [x1, #32]
  42d7a4:	ldr	x3, [x19, #32]
  42d7a8:	b.hi	42d834 <ferror@plt+0x29f94>  // b.pmore
  42d7ac:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d7b0:	add	x1, x1, #0xfb8
  42d7b4:	mov	x4, x22
  42d7b8:	mov	x2, x21
  42d7bc:	ldr	x7, [x1, w20, uxtw #3]
  42d7c0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d7c4:	add	x1, x1, #0x898
  42d7c8:	bl	403880 <fprintf@plt>
  42d7cc:	mov	w0, #0x1                   	// #1
  42d7d0:	ldp	x19, x20, [sp, #16]
  42d7d4:	ldp	x21, x22, [sp, #32]
  42d7d8:	ldp	x29, x30, [sp], #48
  42d7dc:	ret
  42d7e0:	mov	w0, #0x1                   	// #1
  42d7e4:	ldp	x19, x20, [sp, #16]
  42d7e8:	ldp	x21, x22, [sp, #32]
  42d7ec:	ldp	x29, x30, [sp], #48
  42d7f0:	ret
  42d7f4:	mov	w0, #0x0                   	// #0
  42d7f8:	ldp	x19, x20, [sp, #16]
  42d7fc:	ldp	x21, x22, [sp, #32]
  42d800:	ldp	x29, x30, [sp], #48
  42d804:	ret
  42d808:	bl	42ced8 <ferror@plt+0x29638>
  42d80c:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42d810:	add	x3, x3, #0xed8
  42d814:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d818:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42d81c:	add	x3, x3, #0x58
  42d820:	add	x1, x1, #0x6c0
  42d824:	add	x0, x0, #0x6d8
  42d828:	mov	w2, #0x80c                 	// #2060
  42d82c:	bl	4037c0 <__assert_fail@plt>
  42d830:	bl	42cff0 <ferror@plt+0x29750>
  42d834:	bl	403400 <abort@plt>
  42d838:	stp	x29, x30, [sp, #-32]!
  42d83c:	mov	x29, sp
  42d840:	stp	x19, x20, [sp, #16]
  42d844:	mov	x20, x0
  42d848:	mov	x0, #0x38                  	// #56
  42d84c:	bl	4032a0 <xmalloc@plt>
  42d850:	mov	x19, x0
  42d854:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d858:	add	x0, x1, #0x8c8
  42d85c:	stp	xzr, xzr, [x19]
  42d860:	stp	xzr, xzr, [x19, #16]
  42d864:	stp	xzr, xzr, [x19, #32]
  42d868:	str	xzr, [x19, #48]
  42d86c:	bl	4032d0 <xstrdup@plt>
  42d870:	ldr	x3, [x20, #16]
  42d874:	str	x19, [x20, #16]
  42d878:	mov	x2, x0
  42d87c:	mov	w1, #0x3                   	// #3
  42d880:	mov	w0, #0x1                   	// #1
  42d884:	stp	x3, x2, [x19]
  42d888:	str	w1, [x19, #16]
  42d88c:	str	xzr, [x19, #24]
  42d890:	ldp	x19, x20, [sp, #16]
  42d894:	ldp	x29, x30, [sp], #32
  42d898:	ret
  42d89c:	nop
  42d8a0:	stp	x29, x30, [sp, #-32]!
  42d8a4:	mov	x29, sp
  42d8a8:	stp	x19, x20, [sp, #16]
  42d8ac:	mov	x20, x0
  42d8b0:	mov	x0, #0x38                  	// #56
  42d8b4:	bl	4032a0 <xmalloc@plt>
  42d8b8:	mov	x19, x0
  42d8bc:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d8c0:	add	x0, x1, #0x8d8
  42d8c4:	stp	xzr, xzr, [x19]
  42d8c8:	stp	xzr, xzr, [x19, #16]
  42d8cc:	stp	xzr, xzr, [x19, #32]
  42d8d0:	str	xzr, [x19, #48]
  42d8d4:	bl	4032d0 <xstrdup@plt>
  42d8d8:	ldr	x3, [x20, #16]
  42d8dc:	str	x19, [x20, #16]
  42d8e0:	mov	x2, x0
  42d8e4:	mov	w1, #0x3                   	// #3
  42d8e8:	mov	w0, #0x1                   	// #1
  42d8ec:	stp	x3, x2, [x19]
  42d8f0:	str	w1, [x19, #16]
  42d8f4:	str	xzr, [x19, #24]
  42d8f8:	ldp	x19, x20, [sp, #16]
  42d8fc:	ldp	x29, x30, [sp], #32
  42d900:	ret
  42d904:	nop
  42d908:	mov	w2, w1
  42d90c:	stp	x29, x30, [sp, #-80]!
  42d910:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d914:	lsl	w2, w2, #3
  42d918:	add	x1, x1, #0x8e0
  42d91c:	mov	x29, sp
  42d920:	stp	x19, x20, [sp, #16]
  42d924:	mov	x20, x0
  42d928:	add	x0, sp, #0x28
  42d92c:	bl	4030a0 <sprintf@plt>
  42d930:	mov	x0, #0x38                  	// #56
  42d934:	bl	4032a0 <xmalloc@plt>
  42d938:	mov	x19, x0
  42d93c:	add	x0, sp, #0x28
  42d940:	stp	xzr, xzr, [x19]
  42d944:	stp	xzr, xzr, [x19, #16]
  42d948:	stp	xzr, xzr, [x19, #32]
  42d94c:	str	xzr, [x19, #48]
  42d950:	bl	4032d0 <xstrdup@plt>
  42d954:	mov	x2, x0
  42d958:	ldr	x3, [x20, #16]
  42d95c:	mov	w1, #0x3                   	// #3
  42d960:	stp	x3, x2, [x19]
  42d964:	mov	w0, #0x1                   	// #1
  42d968:	str	w1, [x19, #16]
  42d96c:	str	x19, [x20, #16]
  42d970:	str	xzr, [x19, #24]
  42d974:	ldp	x19, x20, [sp, #16]
  42d978:	ldp	x29, x30, [sp], #80
  42d97c:	ret
  42d980:	stp	x29, x30, [sp, #-80]!
  42d984:	cmp	w2, #0x0
  42d988:	adrp	x4, 44d000 <warn@@Base+0xb9e8>
  42d98c:	adrp	x2, 454000 <warn@@Base+0x129e8>
  42d990:	add	x4, x4, #0xd68
  42d994:	add	x2, x2, #0x560
  42d998:	lsl	w3, w1, #3
  42d99c:	csel	x2, x2, x4, ne  // ne = any
  42d9a0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42d9a4:	add	x1, x1, #0x8e8
  42d9a8:	mov	x29, sp
  42d9ac:	stp	x19, x20, [sp, #16]
  42d9b0:	mov	x20, x0
  42d9b4:	add	x0, sp, #0x28
  42d9b8:	bl	4030a0 <sprintf@plt>
  42d9bc:	mov	x0, #0x38                  	// #56
  42d9c0:	bl	4032a0 <xmalloc@plt>
  42d9c4:	mov	x19, x0
  42d9c8:	add	x0, sp, #0x28
  42d9cc:	stp	xzr, xzr, [x19]
  42d9d0:	stp	xzr, xzr, [x19, #16]
  42d9d4:	stp	xzr, xzr, [x19, #32]
  42d9d8:	str	xzr, [x19, #48]
  42d9dc:	bl	4032d0 <xstrdup@plt>
  42d9e0:	mov	x2, x0
  42d9e4:	ldr	x3, [x20, #16]
  42d9e8:	mov	w1, #0x3                   	// #3
  42d9ec:	stp	x3, x2, [x19]
  42d9f0:	mov	w0, #0x1                   	// #1
  42d9f4:	str	w1, [x19, #16]
  42d9f8:	str	x19, [x20, #16]
  42d9fc:	str	xzr, [x19, #24]
  42da00:	ldp	x19, x20, [sp, #16]
  42da04:	ldp	x29, x30, [sp], #80
  42da08:	ret
  42da0c:	nop
  42da10:	cbz	x1, 42da80 <ferror@plt+0x2a1e0>
  42da14:	stp	x29, x30, [sp, #-48]!
  42da18:	mov	x29, sp
  42da1c:	stp	x19, x20, [sp, #16]
  42da20:	mov	x20, x1
  42da24:	str	x21, [sp, #32]
  42da28:	mov	x21, x0
  42da2c:	mov	x0, #0x38                  	// #56
  42da30:	bl	4032a0 <xmalloc@plt>
  42da34:	mov	x19, x0
  42da38:	mov	x0, x20
  42da3c:	stp	xzr, xzr, [x19]
  42da40:	stp	xzr, xzr, [x19, #16]
  42da44:	stp	xzr, xzr, [x19, #32]
  42da48:	str	xzr, [x19, #48]
  42da4c:	bl	4032d0 <xstrdup@plt>
  42da50:	mov	x2, x0
  42da54:	ldr	x3, [x21, #16]
  42da58:	mov	w1, #0x3                   	// #3
  42da5c:	stp	x3, x2, [x19]
  42da60:	mov	w0, #0x1                   	// #1
  42da64:	str	x19, [x21, #16]
  42da68:	str	w1, [x19, #16]
  42da6c:	str	xzr, [x19, #24]
  42da70:	ldp	x19, x20, [sp, #16]
  42da74:	ldr	x21, [sp, #32]
  42da78:	ldp	x29, x30, [sp], #48
  42da7c:	ret
  42da80:	mov	w0, #0x0                   	// #0
  42da84:	ret
  42da88:	stp	x29, x30, [sp, #-64]!
  42da8c:	mov	x29, sp
  42da90:	stp	x19, x20, [sp, #16]
  42da94:	mov	x19, x0
  42da98:	ldr	x0, [x0, #16]
  42da9c:	stp	x21, x22, [sp, #32]
  42daa0:	cbz	x0, 42dc94 <ferror@plt+0x2a3f4>
  42daa4:	mov	x21, x1
  42daa8:	mov	w20, w2
  42daac:	ldp	x1, x22, [x0]
  42dab0:	str	x1, [x19, #16]
  42dab4:	bl	403510 <free@plt>
  42dab8:	cbz	x22, 42dc14 <ferror@plt+0x2a374>
  42dabc:	ldr	x3, [x19, #56]
  42dac0:	cbz	x3, 42dba8 <ferror@plt+0x2a308>
  42dac4:	ldr	x0, [x19, #40]
  42dac8:	str	x23, [sp, #48]
  42dacc:	mov	x1, x21
  42dad0:	mov	w2, #0x3                   	// #3
  42dad4:	blr	x3
  42dad8:	mov	x23, x0
  42dadc:	cbz	x0, 42dba4 <ferror@plt+0x2a304>
  42dae0:	adrp	x1, 447000 <warn@@Base+0x59e8>
  42dae4:	add	x1, x1, #0x738
  42dae8:	bl	4036d0 <strstr@plt>
  42daec:	mov	x2, x0
  42daf0:	cbz	x0, 42dc28 <ferror@plt+0x2a388>
  42daf4:	strb	wzr, [x2], #2
  42daf8:	mov	x4, x22
  42dafc:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42db00:	add	x1, x1, #0x8f0
  42db04:	ldr	x0, [x19]
  42db08:	ldr	x3, [x19, #32]
  42db0c:	bl	403880 <fprintf@plt>
  42db10:	cmp	w20, #0x3
  42db14:	b.ls	42db80 <ferror@plt+0x2a2e0>  // b.plast
  42db18:	cmp	w20, #0x5
  42db1c:	b.ne	42db38 <ferror@plt+0x2a298>  // b.any
  42db20:	ldr	x3, [x19]
  42db24:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42db28:	mov	x2, #0xa                   	// #10
  42db2c:	add	x0, x0, #0x918
  42db30:	mov	x1, #0x1                   	// #1
  42db34:	bl	4035b0 <fwrite@plt>
  42db38:	ldr	x0, [x19]
  42db3c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42db40:	mov	x2, x23
  42db44:	add	x1, x1, #0x928
  42db48:	bl	403880 <fprintf@plt>
  42db4c:	mov	x0, x23
  42db50:	bl	403510 <free@plt>
  42db54:	ldr	x23, [sp, #48]
  42db58:	mov	w0, #0xa                   	// #10
  42db5c:	ldr	x1, [x19]
  42db60:	bl	4030c0 <fputc@plt>
  42db64:	mov	x0, x22
  42db68:	bl	403510 <free@plt>
  42db6c:	mov	w0, #0x1                   	// #1
  42db70:	ldp	x19, x20, [sp, #16]
  42db74:	ldp	x21, x22, [sp, #32]
  42db78:	ldp	x29, x30, [sp], #64
  42db7c:	ret
  42db80:	cmp	w20, #0x1
  42db84:	b.ls	42db38 <ferror@plt+0x2a298>  // b.plast
  42db88:	ldr	x3, [x19]
  42db8c:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42db90:	mov	x2, #0x6                   	// #6
  42db94:	mov	x1, #0x1                   	// #1
  42db98:	add	x0, x0, #0x910
  42db9c:	bl	4035b0 <fwrite@plt>
  42dba0:	b	42db38 <ferror@plt+0x2a298>
  42dba4:	ldr	x23, [sp, #48]
  42dba8:	mov	x2, x21
  42dbac:	ldr	x0, [x19]
  42dbb0:	mov	x4, x22
  42dbb4:	ldr	x3, [x19, #32]
  42dbb8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42dbbc:	add	x1, x1, #0x8f0
  42dbc0:	bl	403880 <fprintf@plt>
  42dbc4:	cmp	w20, #0x3
  42dbc8:	b.hi	42dbf0 <ferror@plt+0x2a350>  // b.pmore
  42dbcc:	cmp	w20, #0x1
  42dbd0:	b.ls	42db58 <ferror@plt+0x2a2b8>  // b.plast
  42dbd4:	ldr	x3, [x19]
  42dbd8:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42dbdc:	mov	x2, #0x6                   	// #6
  42dbe0:	mov	x1, #0x1                   	// #1
  42dbe4:	add	x0, x0, #0x910
  42dbe8:	bl	4035b0 <fwrite@plt>
  42dbec:	b	42db58 <ferror@plt+0x2a2b8>
  42dbf0:	cmp	w20, #0x5
  42dbf4:	b.ne	42db58 <ferror@plt+0x2a2b8>  // b.any
  42dbf8:	ldr	x3, [x19]
  42dbfc:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42dc00:	mov	x2, #0xa                   	// #10
  42dc04:	mov	x1, #0x1                   	// #1
  42dc08:	add	x0, x0, #0x918
  42dc0c:	bl	4035b0 <fwrite@plt>
  42dc10:	b	42db58 <ferror@plt+0x2a2b8>
  42dc14:	mov	w0, #0x0                   	// #0
  42dc18:	ldp	x19, x20, [sp, #16]
  42dc1c:	ldp	x21, x22, [sp, #32]
  42dc20:	ldp	x29, x30, [sp], #64
  42dc24:	ret
  42dc28:	ldr	x0, [x19]
  42dc2c:	mov	x4, x22
  42dc30:	ldr	x3, [x19, #32]
  42dc34:	mov	x2, x23
  42dc38:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42dc3c:	add	x1, x1, #0x8f0
  42dc40:	bl	403880 <fprintf@plt>
  42dc44:	cmp	w20, #0x3
  42dc48:	b.hi	42dc70 <ferror@plt+0x2a3d0>  // b.pmore
  42dc4c:	cmp	w20, #0x1
  42dc50:	b.ls	42db4c <ferror@plt+0x2a2ac>  // b.plast
  42dc54:	ldr	x3, [x19]
  42dc58:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42dc5c:	mov	x2, #0x6                   	// #6
  42dc60:	mov	x1, #0x1                   	// #1
  42dc64:	add	x0, x0, #0x910
  42dc68:	bl	4035b0 <fwrite@plt>
  42dc6c:	b	42db4c <ferror@plt+0x2a2ac>
  42dc70:	cmp	w20, #0x5
  42dc74:	b.ne	42db4c <ferror@plt+0x2a2ac>  // b.any
  42dc78:	ldr	x3, [x19]
  42dc7c:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42dc80:	mov	x2, #0xa                   	// #10
  42dc84:	mov	x1, #0x1                   	// #1
  42dc88:	add	x0, x0, #0x918
  42dc8c:	bl	4035b0 <fwrite@plt>
  42dc90:	b	42db4c <ferror@plt+0x2a2ac>
  42dc94:	str	x23, [sp, #48]
  42dc98:	bl	42ced8 <ferror@plt+0x29638>
  42dc9c:	nop
  42dca0:	stp	x29, x30, [sp, #-96]!
  42dca4:	mov	x29, sp
  42dca8:	stp	x19, x20, [sp, #16]
  42dcac:	mov	x20, x0
  42dcb0:	stp	x21, x22, [sp, #32]
  42dcb4:	mov	w22, w3
  42dcb8:	mov	x21, x1
  42dcbc:	stp	x23, x24, [sp, #48]
  42dcc0:	cbz	x1, 42ddb8 <ferror@plt+0x2a518>
  42dcc4:	mov	x0, #0x38                  	// #56
  42dcc8:	bl	4032a0 <xmalloc@plt>
  42dccc:	mov	x19, x0
  42dcd0:	mov	x0, x21
  42dcd4:	stp	xzr, xzr, [x19]
  42dcd8:	stp	xzr, xzr, [x19, #16]
  42dcdc:	stp	xzr, xzr, [x19, #32]
  42dce0:	str	xzr, [x19, #48]
  42dce4:	bl	4032d0 <xstrdup@plt>
  42dce8:	str	xzr, [x19, #24]
  42dcec:	ldr	x2, [x20, #16]
  42dcf0:	mov	w1, #0x3                   	// #3
  42dcf4:	stp	x2, x0, [x19]
  42dcf8:	str	w1, [x19, #16]
  42dcfc:	str	x19, [x20, #16]
  42dd00:	cbnz	w22, 42dda8 <ferror@plt+0x2a508>
  42dd04:	adrp	x5, 452000 <warn@@Base+0x109e8>
  42dd08:	add	x5, x5, #0x940
  42dd0c:	mov	w4, #0x75                  	// #117
  42dd10:	ldr	x0, [x20]
  42dd14:	str	x5, [x19, #32]
  42dd18:	ldr	x3, [x20, #32]
  42dd1c:	mov	x2, x21
  42dd20:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42dd24:	add	x1, x1, #0x958
  42dd28:	mov	w22, #0x0                   	// #0
  42dd2c:	mov	w24, #0x20                  	// #32
  42dd30:	bl	403880 <fprintf@plt>
  42dd34:	ldr	x21, [x20, #16]
  42dd38:	ldr	w0, [x20, #8]
  42dd3c:	str	wzr, [x21, #16]
  42dd40:	cbnz	w0, 42dd50 <ferror@plt+0x2a4b0>
  42dd44:	b	42dd90 <ferror@plt+0x2a4f0>
  42dd48:	ldr	x21, [x20, #16]
  42dd4c:	cbz	x21, 42ddd0 <ferror@plt+0x2a530>
  42dd50:	ldr	x23, [x21, #8]
  42dd54:	add	w22, w22, #0x1
  42dd58:	mov	x0, x23
  42dd5c:	bl	402fd0 <strlen@plt>
  42dd60:	mov	x19, x0
  42dd64:	mov	x0, x23
  42dd68:	mov	w19, w19
  42dd6c:	add	x1, x19, #0x2
  42dd70:	bl	4031f0 <xrealloc@plt>
  42dd74:	str	x0, [x21, #8]
  42dd78:	ldr	x0, [x20, #16]
  42dd7c:	ldr	x0, [x0, #8]
  42dd80:	strh	w24, [x0, x19]
  42dd84:	ldr	w0, [x20, #8]
  42dd88:	cmp	w22, w0
  42dd8c:	b.cc	42dd48 <ferror@plt+0x2a4a8>  // b.lo, b.ul, b.last
  42dd90:	mov	w0, #0x1                   	// #1
  42dd94:	ldp	x19, x20, [sp, #16]
  42dd98:	ldp	x21, x22, [sp, #32]
  42dd9c:	ldp	x23, x24, [sp, #48]
  42dda0:	ldp	x29, x30, [sp], #96
  42dda4:	ret
  42dda8:	adrp	x5, 452000 <warn@@Base+0x109e8>
  42ddac:	mov	w4, #0x73                  	// #115
  42ddb0:	add	x5, x5, #0x938
  42ddb4:	b	42dd10 <ferror@plt+0x2a470>
  42ddb8:	add	x0, sp, #0x48
  42ddbc:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42ddc0:	mov	x21, x0
  42ddc4:	add	x1, x1, #0x948
  42ddc8:	bl	4030a0 <sprintf@plt>
  42ddcc:	b	42dcc4 <ferror@plt+0x2a424>
  42ddd0:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42ddd4:	add	x3, x3, #0xed8
  42ddd8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42dddc:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42dde0:	add	x3, x3, #0xb8
  42dde4:	add	x1, x1, #0x6c0
  42dde8:	add	x0, x0, #0x6d8
  42ddec:	mov	w2, #0x17e                 	// #382
  42ddf0:	bl	4037c0 <__assert_fail@plt>
  42ddf4:	nop
  42ddf8:	stp	x29, x30, [sp, #-80]!
  42ddfc:	cmp	w1, #0x4
  42de00:	mov	x29, sp
  42de04:	stp	x19, x20, [sp, #16]
  42de08:	mov	x20, x0
  42de0c:	b.eq	42de90 <ferror@plt+0x2a5f0>  // b.none
  42de10:	cmp	w1, #0x8
  42de14:	b.eq	42de78 <ferror@plt+0x2a5d8>  // b.none
  42de18:	lsl	w2, w1, #3
  42de1c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42de20:	add	x1, x1, #0x980
  42de24:	add	x0, sp, #0x28
  42de28:	bl	4030a0 <sprintf@plt>
  42de2c:	mov	x0, #0x38                  	// #56
  42de30:	bl	4032a0 <xmalloc@plt>
  42de34:	mov	x19, x0
  42de38:	add	x0, sp, #0x28
  42de3c:	stp	xzr, xzr, [x19]
  42de40:	stp	xzr, xzr, [x19, #16]
  42de44:	stp	xzr, xzr, [x19, #32]
  42de48:	str	xzr, [x19, #48]
  42de4c:	bl	4032d0 <xstrdup@plt>
  42de50:	ldr	x2, [x20, #16]
  42de54:	mov	w1, #0x3                   	// #3
  42de58:	stp	x2, x0, [x19]
  42de5c:	mov	w0, #0x1                   	// #1
  42de60:	str	w1, [x19, #16]
  42de64:	str	x19, [x20, #16]
  42de68:	str	xzr, [x19, #24]
  42de6c:	ldp	x19, x20, [sp, #16]
  42de70:	ldp	x29, x30, [sp], #80
  42de74:	ret
  42de78:	mov	x0, #0x38                  	// #56
  42de7c:	bl	4032a0 <xmalloc@plt>
  42de80:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42de84:	mov	x19, x0
  42de88:	add	x0, x1, #0x978
  42de8c:	b	42de3c <ferror@plt+0x2a59c>
  42de90:	mov	x0, #0x38                  	// #56
  42de94:	bl	4032a0 <xmalloc@plt>
  42de98:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42de9c:	mov	x19, x0
  42dea0:	add	x0, x1, #0x970
  42dea4:	b	42de3c <ferror@plt+0x2a59c>
  42dea8:	stp	x29, x30, [sp, #-80]!
  42deac:	cmp	w1, #0x4
  42deb0:	mov	x29, sp
  42deb4:	stp	x19, x20, [sp, #16]
  42deb8:	mov	x20, x0
  42debc:	b.eq	42df80 <ferror@plt+0x2a6e0>  // b.none
  42dec0:	cmp	w1, #0x8
  42dec4:	b.eq	42df68 <ferror@plt+0x2a6c8>  // b.none
  42dec8:	lsl	w2, w1, #3
  42decc:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42ded0:	add	x1, x1, #0x980
  42ded4:	add	x0, sp, #0x28
  42ded8:	bl	4030a0 <sprintf@plt>
  42dedc:	mov	x0, #0x38                  	// #56
  42dee0:	bl	4032a0 <xmalloc@plt>
  42dee4:	mov	x19, x0
  42dee8:	add	x0, sp, #0x28
  42deec:	stp	xzr, xzr, [x19]
  42def0:	stp	xzr, xzr, [x19, #16]
  42def4:	stp	xzr, xzr, [x19, #32]
  42def8:	str	xzr, [x19, #48]
  42defc:	bl	4032d0 <xstrdup@plt>
  42df00:	ldr	x2, [x20, #16]
  42df04:	mov	w1, #0x3                   	// #3
  42df08:	stp	x2, x0, [x19]
  42df0c:	str	w1, [x19, #16]
  42df10:	str	x19, [x20, #16]
  42df14:	str	xzr, [x19, #24]
  42df18:	bl	402fd0 <strlen@plt>
  42df1c:	add	x0, x0, #0x9
  42df20:	bl	4032a0 <xmalloc@plt>
  42df24:	mov	x19, x0
  42df28:	ldr	x3, [x20, #16]
  42df2c:	adrp	x2, 452000 <warn@@Base+0x109e8>
  42df30:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42df34:	add	x2, x2, #0x988
  42df38:	add	x1, x1, #0x7f8
  42df3c:	ldr	x3, [x3, #8]
  42df40:	bl	4030a0 <sprintf@plt>
  42df44:	ldr	x0, [x20, #16]
  42df48:	ldr	x0, [x0, #8]
  42df4c:	bl	403510 <free@plt>
  42df50:	ldr	x1, [x20, #16]
  42df54:	mov	w0, #0x1                   	// #1
  42df58:	str	x19, [x1, #8]
  42df5c:	ldp	x19, x20, [sp, #16]
  42df60:	ldp	x29, x30, [sp], #80
  42df64:	ret
  42df68:	mov	x0, #0x38                  	// #56
  42df6c:	bl	4032a0 <xmalloc@plt>
  42df70:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42df74:	mov	x19, x0
  42df78:	add	x0, x1, #0x978
  42df7c:	b	42deec <ferror@plt+0x2a64c>
  42df80:	mov	x0, #0x38                  	// #56
  42df84:	bl	4032a0 <xmalloc@plt>
  42df88:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42df8c:	mov	x19, x0
  42df90:	add	x0, x1, #0x970
  42df94:	b	42deec <ferror@plt+0x2a64c>
  42df98:	stp	x29, x30, [sp, #-96]!
  42df9c:	sub	w3, w3, #0x7
  42dfa0:	cmp	w3, #0x4
  42dfa4:	mov	x29, sp
  42dfa8:	stp	x19, x20, [sp, #16]
  42dfac:	stp	x21, x22, [sp, #32]
  42dfb0:	str	x23, [sp, #48]
  42dfb4:	b.hi	42e0bc <ferror@plt+0x2a81c>  // b.pmore
  42dfb8:	mov	x20, x1
  42dfbc:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42dfc0:	add	x1, x1, #0xfd8
  42dfc4:	mov	x21, x0
  42dfc8:	mov	w23, w2
  42dfcc:	mov	x0, #0x38                  	// #56
  42dfd0:	ldr	x22, [x1, w3, uxtw #3]
  42dfd4:	bl	4032a0 <xmalloc@plt>
  42dfd8:	mov	x19, x0
  42dfdc:	mov	x0, x22
  42dfe0:	stp	xzr, xzr, [x19]
  42dfe4:	stp	xzr, xzr, [x19, #16]
  42dfe8:	stp	xzr, xzr, [x19, #32]
  42dfec:	str	xzr, [x19, #48]
  42dff0:	bl	4032d0 <xstrdup@plt>
  42dff4:	mov	x22, x0
  42dff8:	ldr	x1, [x21, #16]
  42dffc:	mov	w0, #0x3                   	// #3
  42e000:	stp	x1, x22, [x19]
  42e004:	str	w0, [x19, #16]
  42e008:	str	x19, [x21, #16]
  42e00c:	str	xzr, [x19, #24]
  42e010:	cbz	x20, 42e070 <ferror@plt+0x2a7d0>
  42e014:	mov	x0, x22
  42e018:	bl	402fd0 <strlen@plt>
  42e01c:	mov	x23, x0
  42e020:	mov	x0, x20
  42e024:	bl	402fd0 <strlen@plt>
  42e028:	mov	x1, x0
  42e02c:	mov	w23, w23
  42e030:	add	x1, x1, #0x1
  42e034:	add	x1, x1, x23
  42e038:	mov	x0, x22
  42e03c:	bl	4031f0 <xrealloc@plt>
  42e040:	str	x0, [x19, #8]
  42e044:	ldr	x0, [x21, #16]
  42e048:	mov	x1, x20
  42e04c:	ldr	x0, [x0, #8]
  42e050:	add	x0, x0, x23
  42e054:	bl	403620 <strcpy@plt>
  42e058:	mov	w0, #0x1                   	// #1
  42e05c:	ldp	x19, x20, [sp, #16]
  42e060:	ldp	x21, x22, [sp, #32]
  42e064:	ldr	x23, [sp, #48]
  42e068:	ldp	x29, x30, [sp], #96
  42e06c:	ret
  42e070:	mov	w2, w23
  42e074:	add	x0, sp, #0x48
  42e078:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42e07c:	add	x1, x1, #0x948
  42e080:	bl	4030a0 <sprintf@plt>
  42e084:	ldr	x19, [x21, #16]
  42e088:	cbnz	x19, 42e0b0 <ferror@plt+0x2a810>
  42e08c:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42e090:	add	x3, x3, #0xed8
  42e094:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42e098:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42e09c:	add	x3, x3, #0xb8
  42e0a0:	add	x1, x1, #0x6c0
  42e0a4:	add	x0, x0, #0x6d8
  42e0a8:	mov	w2, #0x17e                 	// #382
  42e0ac:	bl	4037c0 <__assert_fail@plt>
  42e0b0:	add	x20, sp, #0x48
  42e0b4:	ldr	x22, [x19, #8]
  42e0b8:	b	42e014 <ferror@plt+0x2a774>
  42e0bc:	bl	403400 <abort@plt>
  42e0c0:	stp	x29, x30, [sp, #-80]!
  42e0c4:	mov	x29, sp
  42e0c8:	stp	x19, x20, [sp, #16]
  42e0cc:	mov	x19, x0
  42e0d0:	ldr	x0, [x0, #16]
  42e0d4:	cbz	x0, 42e298 <ferror@plt+0x2a9f8>
  42e0d8:	stp	x23, x24, [sp, #48]
  42e0dc:	mov	w24, w1
  42e0e0:	ldr	w1, [x0, #16]
  42e0e4:	cmp	w1, w24
  42e0e8:	b.eq	42e24c <ferror@plt+0x2a9ac>  // b.none
  42e0ec:	stp	x21, x22, [sp, #32]
  42e0f0:	cmp	w24, #0x3
  42e0f4:	stp	x25, x26, [sp, #64]
  42e0f8:	b.hi	42e2e4 <ferror@plt+0x2aa44>  // b.pmore
  42e0fc:	adrp	x26, 452000 <warn@@Base+0x109e8>
  42e100:	add	x26, x26, #0xed8
  42e104:	add	x1, x26, #0xe0
  42e108:	ldr	x20, [x0, #8]
  42e10c:	ldr	x21, [x1, w24, uxtw #3]
  42e110:	mov	x0, x20
  42e114:	bl	402fd0 <strlen@plt>
  42e118:	sub	w0, w0, #0x1
  42e11c:	ldrb	w25, [x20, w0, uxtw]
  42e120:	cmp	w25, #0x20
  42e124:	b.ne	42e2c8 <ferror@plt+0x2aa28>  // b.any
  42e128:	strb	wzr, [x20, w0, uxtw]
  42e12c:	cbz	x21, 42e260 <ferror@plt+0x2a9c0>
  42e130:	ldr	x22, [x19, #16]
  42e134:	cbz	x22, 42e27c <ferror@plt+0x2a9dc>
  42e138:	ldr	x23, [x22, #8]
  42e13c:	mov	x0, x23
  42e140:	bl	402fd0 <strlen@plt>
  42e144:	mov	x20, x0
  42e148:	mov	x0, x21
  42e14c:	bl	402fd0 <strlen@plt>
  42e150:	mov	x1, x0
  42e154:	mov	w20, w20
  42e158:	add	x1, x1, #0x1
  42e15c:	add	x1, x1, x20
  42e160:	mov	x0, x23
  42e164:	bl	4031f0 <xrealloc@plt>
  42e168:	str	x0, [x22, #8]
  42e16c:	ldr	x0, [x19, #16]
  42e170:	mov	x1, x21
  42e174:	ldr	x0, [x0, #8]
  42e178:	add	x0, x0, x20
  42e17c:	bl	403620 <strcpy@plt>
  42e180:	ldr	x21, [x19, #16]
  42e184:	cbz	x21, 42e27c <ferror@plt+0x2a9dc>
  42e188:	ldr	x22, [x21, #8]
  42e18c:	mov	x0, x22
  42e190:	bl	402fd0 <strlen@plt>
  42e194:	mov	x20, x0
  42e198:	mov	x0, x22
  42e19c:	mov	w20, w20
  42e1a0:	add	x1, x20, #0x3
  42e1a4:	bl	4031f0 <xrealloc@plt>
  42e1a8:	ldr	x1, [x19, #16]
  42e1ac:	str	x0, [x21, #8]
  42e1b0:	adrp	x0, 44c000 <warn@@Base+0xa9e8>
  42e1b4:	add	x0, x0, #0x840
  42e1b8:	ldr	x1, [x1, #8]
  42e1bc:	ldrh	w3, [x0]
  42e1c0:	add	x2, x1, x20
  42e1c4:	ldrb	w0, [x0, #2]
  42e1c8:	strh	w3, [x1, x20]
  42e1cc:	strb	w0, [x2, #2]
  42e1d0:	ldr	w0, [x19, #8]
  42e1d4:	cbz	w0, 42e228 <ferror@plt+0x2a988>
  42e1d8:	mov	w22, #0x0                   	// #0
  42e1dc:	nop
  42e1e0:	ldr	x21, [x19, #16]
  42e1e4:	cbz	x21, 42e27c <ferror@plt+0x2a9dc>
  42e1e8:	ldr	x23, [x21, #8]
  42e1ec:	add	w22, w22, #0x1
  42e1f0:	mov	x0, x23
  42e1f4:	bl	402fd0 <strlen@plt>
  42e1f8:	mov	x20, x0
  42e1fc:	mov	x0, x23
  42e200:	mov	w20, w20
  42e204:	add	x1, x20, #0x2
  42e208:	bl	4031f0 <xrealloc@plt>
  42e20c:	str	x0, [x21, #8]
  42e210:	ldr	x0, [x19, #16]
  42e214:	ldr	x0, [x0, #8]
  42e218:	strh	w25, [x0, x20]
  42e21c:	ldr	w0, [x19, #8]
  42e220:	cmp	w22, w0
  42e224:	b.cc	42e1e0 <ferror@plt+0x2a940>  // b.lo, b.ul, b.last
  42e228:	ldr	x1, [x19, #16]
  42e22c:	mov	w0, #0x1                   	// #1
  42e230:	ldp	x21, x22, [sp, #32]
  42e234:	ldp	x25, x26, [sp, #64]
  42e238:	str	w24, [x1, #16]
  42e23c:	ldp	x19, x20, [sp, #16]
  42e240:	ldp	x23, x24, [sp, #48]
  42e244:	ldp	x29, x30, [sp], #80
  42e248:	ret
  42e24c:	mov	w0, #0x1                   	// #1
  42e250:	ldp	x19, x20, [sp, #16]
  42e254:	ldp	x23, x24, [sp, #48]
  42e258:	ldp	x29, x30, [sp], #80
  42e25c:	ret
  42e260:	mov	w0, #0x0                   	// #0
  42e264:	ldp	x19, x20, [sp, #16]
  42e268:	ldp	x21, x22, [sp, #32]
  42e26c:	ldp	x23, x24, [sp, #48]
  42e270:	ldp	x25, x26, [sp, #64]
  42e274:	ldp	x29, x30, [sp], #80
  42e278:	ret
  42e27c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42e280:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42e284:	add	x3, x26, #0xb8
  42e288:	add	x1, x1, #0x6c0
  42e28c:	add	x0, x0, #0x6d8
  42e290:	mov	w2, #0x17e                 	// #382
  42e294:	bl	4037c0 <__assert_fail@plt>
  42e298:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42e29c:	add	x3, x3, #0xed8
  42e2a0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42e2a4:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42e2a8:	add	x3, x3, #0xc8
  42e2ac:	add	x1, x1, #0x6c0
  42e2b0:	add	x0, x0, #0x6d8
  42e2b4:	mov	w2, #0x453                 	// #1107
  42e2b8:	stp	x21, x22, [sp, #32]
  42e2bc:	stp	x23, x24, [sp, #48]
  42e2c0:	stp	x25, x26, [sp, #64]
  42e2c4:	bl	4037c0 <__assert_fail@plt>
  42e2c8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42e2cc:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42e2d0:	add	x3, x26, #0xc8
  42e2d4:	add	x1, x1, #0x6c0
  42e2d8:	add	x0, x0, #0x998
  42e2dc:	mov	w2, #0x470                 	// #1136
  42e2e0:	bl	4037c0 <__assert_fail@plt>
  42e2e4:	bl	403400 <abort@plt>
  42e2e8:	stp	x29, x30, [sp, #-112]!
  42e2ec:	mov	x29, sp
  42e2f0:	stp	x19, x20, [sp, #16]
  42e2f4:	stp	x21, x22, [sp, #32]
  42e2f8:	mov	w22, w3
  42e2fc:	sub	w3, w3, #0x7
  42e300:	stp	x23, x24, [sp, #48]
  42e304:	cmp	w3, #0x4
  42e308:	stp	x25, x26, [sp, #64]
  42e30c:	b.hi	42e4d0 <ferror@plt+0x2ac30>  // b.pmore
  42e310:	adrp	x24, 452000 <warn@@Base+0x109e8>
  42e314:	add	x24, x24, #0xed8
  42e318:	mov	x21, x1
  42e31c:	add	x1, x24, #0x100
  42e320:	mov	x20, x0
  42e324:	mov	w25, w2
  42e328:	mov	x0, #0x38                  	// #56
  42e32c:	ldr	x23, [x1, w3, uxtw #3]
  42e330:	bl	4032a0 <xmalloc@plt>
  42e334:	mov	x19, x0
  42e338:	mov	x0, x23
  42e33c:	stp	xzr, xzr, [x19]
  42e340:	stp	xzr, xzr, [x19, #16]
  42e344:	stp	xzr, xzr, [x19, #32]
  42e348:	str	xzr, [x19, #48]
  42e34c:	bl	4032d0 <xstrdup@plt>
  42e350:	str	xzr, [x19, #24]
  42e354:	ldr	x2, [x20, #16]
  42e358:	mov	w1, #0x3                   	// #3
  42e35c:	stp	x2, x0, [x19]
  42e360:	mov	x23, x0
  42e364:	str	w1, [x19, #16]
  42e368:	str	x19, [x20, #16]
  42e36c:	cbz	x21, 42e44c <ferror@plt+0x2abac>
  42e370:	bl	402fd0 <strlen@plt>
  42e374:	mov	w26, w0
  42e378:	mov	x0, x21
  42e37c:	bl	402fd0 <strlen@plt>
  42e380:	add	x1, x0, #0x1
  42e384:	mov	x0, x23
  42e388:	add	x1, x1, x26
  42e38c:	bl	4031f0 <xrealloc@plt>
  42e390:	str	x0, [x19, #8]
  42e394:	mov	x1, x21
  42e398:	ldr	x0, [x20, #16]
  42e39c:	ldr	x0, [x0, #8]
  42e3a0:	add	x0, x0, x26
  42e3a4:	bl	403620 <strcpy@plt>
  42e3a8:	cmp	w22, #0xb
  42e3ac:	b.ne	42e3cc <ferror@plt+0x2ab2c>  // b.any
  42e3b0:	mov	w0, #0x1                   	// #1
  42e3b4:	ldp	x19, x20, [sp, #16]
  42e3b8:	ldp	x21, x22, [sp, #32]
  42e3bc:	ldp	x23, x24, [sp, #48]
  42e3c0:	ldp	x25, x26, [sp, #64]
  42e3c4:	ldp	x29, x30, [sp], #112
  42e3c8:	ret
  42e3cc:	mov	w2, w25
  42e3d0:	add	x0, sp, #0x58
  42e3d4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42e3d8:	add	x1, x1, #0x9b0
  42e3dc:	bl	4030a0 <sprintf@plt>
  42e3e0:	ldr	x21, [x20, #16]
  42e3e4:	cbz	x21, 42e468 <ferror@plt+0x2abc8>
  42e3e8:	ldr	x22, [x21, #8]
  42e3ec:	mov	x0, x22
  42e3f0:	bl	402fd0 <strlen@plt>
  42e3f4:	mov	x19, x0
  42e3f8:	add	x0, sp, #0x58
  42e3fc:	bl	402fd0 <strlen@plt>
  42e400:	mov	x1, x0
  42e404:	mov	w19, w19
  42e408:	add	x1, x1, #0x1
  42e40c:	add	x1, x1, x19
  42e410:	mov	x0, x22
  42e414:	bl	4031f0 <xrealloc@plt>
  42e418:	str	x0, [x21, #8]
  42e41c:	ldr	x0, [x20, #16]
  42e420:	add	x1, sp, #0x58
  42e424:	ldr	x0, [x0, #8]
  42e428:	add	x0, x0, x19
  42e42c:	bl	403620 <strcpy@plt>
  42e430:	mov	w0, #0x1                   	// #1
  42e434:	ldp	x19, x20, [sp, #16]
  42e438:	ldp	x21, x22, [sp, #32]
  42e43c:	ldp	x23, x24, [sp, #48]
  42e440:	ldp	x25, x26, [sp, #64]
  42e444:	ldp	x29, x30, [sp], #112
  42e448:	ret
  42e44c:	mov	w2, w25
  42e450:	add	x0, sp, #0x58
  42e454:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42e458:	add	x1, x1, #0x948
  42e45c:	bl	4030a0 <sprintf@plt>
  42e460:	ldr	x19, [x20, #16]
  42e464:	cbnz	x19, 42e484 <ferror@plt+0x2abe4>
  42e468:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42e46c:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42e470:	add	x3, x24, #0xb8
  42e474:	add	x1, x1, #0x6c0
  42e478:	add	x0, x0, #0x6d8
  42e47c:	mov	w2, #0x17e                 	// #382
  42e480:	bl	4037c0 <__assert_fail@plt>
  42e484:	ldr	x22, [x19, #8]
  42e488:	mov	x0, x22
  42e48c:	bl	402fd0 <strlen@plt>
  42e490:	mov	x21, x0
  42e494:	add	x0, sp, #0x58
  42e498:	bl	402fd0 <strlen@plt>
  42e49c:	mov	x1, x0
  42e4a0:	mov	w21, w21
  42e4a4:	add	x1, x1, #0x1
  42e4a8:	add	x1, x1, x21
  42e4ac:	mov	x0, x22
  42e4b0:	bl	4031f0 <xrealloc@plt>
  42e4b4:	str	x0, [x19, #8]
  42e4b8:	ldr	x0, [x20, #16]
  42e4bc:	add	x1, sp, #0x58
  42e4c0:	ldr	x0, [x0, #8]
  42e4c4:	add	x0, x0, x21
  42e4c8:	bl	403620 <strcpy@plt>
  42e4cc:	b	42e3b0 <ferror@plt+0x2ab10>
  42e4d0:	bl	403400 <abort@plt>
  42e4d4:	nop
  42e4d8:	stp	x29, x30, [sp, #-64]!
  42e4dc:	mov	x29, sp
  42e4e0:	stp	x19, x20, [sp, #16]
  42e4e4:	mov	x20, x0
  42e4e8:	ldr	x0, [x0, #16]
  42e4ec:	stp	x21, x22, [sp, #32]
  42e4f0:	str	x23, [sp, #48]
  42e4f4:	cbz	x0, 42e760 <ferror@plt+0x2aec0>
  42e4f8:	ldr	x1, [x0]
  42e4fc:	cbz	x1, 42e760 <ferror@plt+0x2aec0>
  42e500:	ldr	x21, [x0, #8]
  42e504:	str	x1, [x20, #16]
  42e508:	mov	w23, w2
  42e50c:	mov	w22, w3
  42e510:	bl	403510 <free@plt>
  42e514:	cbz	x21, 42e678 <ferror@plt+0x2add8>
  42e518:	mov	x2, #0x6                   	// #6
  42e51c:	mov	x0, x21
  42e520:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42e524:	add	x1, x1, #0xa18
  42e528:	bl	403220 <strncmp@plt>
  42e52c:	cmp	w0, #0x0
  42e530:	add	x0, x21, #0x6
  42e534:	csel	x21, x0, x21, eq  // eq = none
  42e538:	mov	x0, #0x38                  	// #56
  42e53c:	bl	4032a0 <xmalloc@plt>
  42e540:	mov	x19, x0
  42e544:	mov	x0, x21
  42e548:	adrp	x21, 44d000 <warn@@Base+0xb9e8>
  42e54c:	add	x21, x21, #0x7f8
  42e550:	stp	xzr, xzr, [x19]
  42e554:	stp	xzr, xzr, [x19, #16]
  42e558:	stp	xzr, xzr, [x19, #32]
  42e55c:	str	xzr, [x19, #48]
  42e560:	bl	4032d0 <xstrdup@plt>
  42e564:	str	xzr, [x19, #24]
  42e568:	ldr	x2, [x20, #16]
  42e56c:	mov	w1, #0x3                   	// #3
  42e570:	stp	x2, x0, [x19]
  42e574:	str	w1, [x19, #16]
  42e578:	str	x19, [x20, #16]
  42e57c:	cbnz	w23, 42e690 <ferror@plt+0x2adf0>
  42e580:	cmp	w22, #0x2
  42e584:	b.hi	42e668 <ferror@plt+0x2adc8>  // b.pmore
  42e588:	adrp	x0, 453000 <warn@@Base+0x119e8>
  42e58c:	add	x0, x0, #0xc0
  42e590:	ldr	x22, [x0, w22, uxtw #3]
  42e594:	mov	x0, x22
  42e598:	bl	402fd0 <strlen@plt>
  42e59c:	mov	x23, x0
  42e5a0:	ldr	x0, [x19, #8]
  42e5a4:	bl	402fd0 <strlen@plt>
  42e5a8:	add	x0, x0, x23
  42e5ac:	add	x0, x0, #0x1
  42e5b0:	bl	4032a0 <xmalloc@plt>
  42e5b4:	ldr	x3, [x20, #16]
  42e5b8:	mov	x2, x22
  42e5bc:	mov	x1, x21
  42e5c0:	mov	x21, x0
  42e5c4:	ldr	x3, [x3, #8]
  42e5c8:	bl	4030a0 <sprintf@plt>
  42e5cc:	ldr	x1, [x20, #16]
  42e5d0:	ldr	x0, [x1, #8]
  42e5d4:	bl	403510 <free@plt>
  42e5d8:	ldr	x0, [x20, #16]
  42e5dc:	ldr	x1, [x0]
  42e5e0:	str	x1, [x20, #16]
  42e5e4:	bl	403510 <free@plt>
  42e5e8:	ldr	x19, [x20, #16]
  42e5ec:	ldr	w1, [x19, #48]
  42e5f0:	cbz	w1, 42e6d8 <ferror@plt+0x2ae38>
  42e5f4:	ldr	x23, [x19, #40]
  42e5f8:	cbz	x23, 42e754 <ferror@plt+0x2aeb4>
  42e5fc:	mov	x0, x23
  42e600:	bl	402fd0 <strlen@plt>
  42e604:	mov	w22, w0
  42e608:	add	x1, x22, #0x3
  42e60c:	mov	x0, x23
  42e610:	bl	4031f0 <xrealloc@plt>
  42e614:	ldr	x1, [x20, #16]
  42e618:	str	x0, [x19, #40]
  42e61c:	adrp	x0, 447000 <warn@@Base+0x59e8>
  42e620:	add	x0, x0, #0x28
  42e624:	ldr	x1, [x1, #40]
  42e628:	ldrh	w3, [x0]
  42e62c:	add	x2, x1, x22
  42e630:	ldrb	w0, [x0, #2]
  42e634:	strh	w3, [x1, x22]
  42e638:	strb	w0, [x2, #2]
  42e63c:	ldr	x19, [x20, #16]
  42e640:	cbnz	x19, 42e6d8 <ferror@plt+0x2ae38>
  42e644:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42e648:	add	x3, x3, #0xed8
  42e64c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42e650:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42e654:	add	x3, x3, #0x140
  42e658:	add	x1, x1, #0x6c0
  42e65c:	add	x0, x0, #0x6d8
  42e660:	mov	w2, #0x192                 	// #402
  42e664:	bl	4037c0 <__assert_fail@plt>
  42e668:	adrp	x22, 452000 <warn@@Base+0x109e8>
  42e66c:	mov	x23, #0x19                  	// #25
  42e670:	add	x22, x22, #0x9c0
  42e674:	b	42e5a0 <ferror@plt+0x2ad00>
  42e678:	mov	w0, #0x0                   	// #0
  42e67c:	ldp	x19, x20, [sp, #16]
  42e680:	ldp	x21, x22, [sp, #32]
  42e684:	ldr	x23, [sp, #48]
  42e688:	ldp	x29, x30, [sp], #64
  42e68c:	ret
  42e690:	bl	402fd0 <strlen@plt>
  42e694:	add	x0, x0, #0x9
  42e698:	bl	4032a0 <xmalloc@plt>
  42e69c:	adrp	x21, 44d000 <warn@@Base+0xb9e8>
  42e6a0:	ldr	x3, [x20, #16]
  42e6a4:	add	x21, x21, #0x7f8
  42e6a8:	mov	x1, x21
  42e6ac:	mov	x23, x0
  42e6b0:	adrp	x2, 452000 <warn@@Base+0x109e8>
  42e6b4:	add	x2, x2, #0xa20
  42e6b8:	ldr	x3, [x3, #8]
  42e6bc:	bl	4030a0 <sprintf@plt>
  42e6c0:	ldr	x0, [x20, #16]
  42e6c4:	ldr	x0, [x0, #8]
  42e6c8:	bl	403510 <free@plt>
  42e6cc:	ldr	x19, [x20, #16]
  42e6d0:	str	x23, [x19, #8]
  42e6d4:	b	42e580 <ferror@plt+0x2ace0>
  42e6d8:	ldr	x23, [x19, #40]
  42e6dc:	mov	x22, #0x0                   	// #0
  42e6e0:	cbz	x23, 42e6f0 <ferror@plt+0x2ae50>
  42e6e4:	mov	x0, x23
  42e6e8:	bl	402fd0 <strlen@plt>
  42e6ec:	mov	w22, w0
  42e6f0:	mov	x0, x21
  42e6f4:	bl	402fd0 <strlen@plt>
  42e6f8:	mov	x1, x0
  42e6fc:	mov	x0, x23
  42e700:	add	x1, x22, x1
  42e704:	add	x1, x1, #0x1
  42e708:	bl	4031f0 <xrealloc@plt>
  42e70c:	str	x0, [x19, #40]
  42e710:	mov	x1, x21
  42e714:	ldr	x0, [x20, #16]
  42e718:	ldr	x0, [x0, #40]
  42e71c:	add	x0, x0, x22
  42e720:	bl	403620 <strcpy@plt>
  42e724:	ldr	x2, [x20, #16]
  42e728:	mov	x0, x21
  42e72c:	ldr	w1, [x2, #48]
  42e730:	add	w1, w1, #0x1
  42e734:	str	w1, [x2, #48]
  42e738:	bl	403510 <free@plt>
  42e73c:	mov	w0, #0x1                   	// #1
  42e740:	ldp	x19, x20, [sp, #16]
  42e744:	ldp	x21, x22, [sp, #32]
  42e748:	ldr	x23, [sp, #48]
  42e74c:	ldp	x29, x30, [sp], #64
  42e750:	ret
  42e754:	mov	x1, #0x3                   	// #3
  42e758:	mov	x22, #0x0                   	// #0
  42e75c:	b	42e60c <ferror@plt+0x2ad6c>
  42e760:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42e764:	add	x3, x3, #0xed8
  42e768:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42e76c:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42e770:	add	x3, x3, #0x128
  42e774:	add	x1, x1, #0x6c0
  42e778:	add	x0, x0, #0x9e0
  42e77c:	mov	w2, #0x8bb                 	// #2235
  42e780:	bl	4037c0 <__assert_fail@plt>
  42e784:	nop
  42e788:	stp	x29, x30, [sp, #-112]!
  42e78c:	mov	x29, sp
  42e790:	stp	x19, x20, [sp, #16]
  42e794:	mov	x19, x0
  42e798:	ldr	w0, [x0, #24]
  42e79c:	cmp	w0, #0x0
  42e7a0:	b.gt	42e7b4 <ferror@plt+0x2af14>
  42e7a4:	mov	w0, #0x1                   	// #1
  42e7a8:	ldp	x19, x20, [sp, #16]
  42e7ac:	ldp	x29, x30, [sp], #112
  42e7b0:	ret
  42e7b4:	ldr	x2, [x19, #16]
  42e7b8:	stp	x21, x22, [sp, #32]
  42e7bc:	mov	x20, x1
  42e7c0:	ldr	x0, [x19]
  42e7c4:	stp	x23, x24, [sp, #48]
  42e7c8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42e7cc:	ldr	x3, [x19, #32]
  42e7d0:	add	x1, x1, #0xa30
  42e7d4:	ldr	x2, [x2, #40]
  42e7d8:	str	wzr, [x19, #24]
  42e7dc:	adrp	x21, 475000 <_bfd_std_section+0x3120>
  42e7e0:	add	x22, x21, #0xc0
  42e7e4:	bl	403880 <fprintf@plt>
  42e7e8:	ldr	x0, [x19, #16]
  42e7ec:	ldr	x0, [x0, #40]
  42e7f0:	bl	403510 <free@plt>
  42e7f4:	mov	x2, x20
  42e7f8:	add	x0, sp, #0x58
  42e7fc:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42e800:	add	x1, x1, #0x678
  42e804:	bl	4030a0 <sprintf@plt>
  42e808:	ldp	x23, x24, [x19, #40]
  42e80c:	mov	w2, #0x10                  	// #16
  42e810:	mov	x1, #0x0                   	// #0
  42e814:	add	x0, sp, #0x58
  42e818:	ldr	x20, [x19]
  42e81c:	bl	402ff0 <bfd_scan_vma@plt>
  42e820:	mov	x3, x0
  42e824:	str	wzr, [x21, #192]
  42e828:	mov	x0, x23
  42e82c:	mov	x2, x24
  42e830:	adrp	x1, 42c000 <ferror@plt+0x28760>
  42e834:	add	x1, x1, #0xe58
  42e838:	str	x3, [x22, #8]
  42e83c:	bl	4037b0 <bfd_map_over_sections@plt>
  42e840:	ldr	w0, [x21, #192]
  42e844:	cbnz	w0, 42e918 <ferror@plt+0x2b078>
  42e848:	mov	x3, x20
  42e84c:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42e850:	mov	x2, #0x2                   	// #2
  42e854:	add	x0, x0, #0xa38
  42e858:	mov	x1, #0x1                   	// #1
  42e85c:	bl	4035b0 <fwrite@plt>
  42e860:	ldr	x20, [x19, #16]
  42e864:	ldp	x21, x24, [x20, #24]
  42e868:	cbz	x21, 42e938 <ferror@plt+0x2b098>
  42e86c:	ldp	x1, x23, [x20]
  42e870:	mov	w2, #0x66                  	// #102
  42e874:	ldrb	w0, [x21]
  42e878:	mov	w22, #0x6d                  	// #109
  42e87c:	str	x1, [x19, #16]
  42e880:	cmp	w0, #0x0
  42e884:	mov	x0, x20
  42e888:	csel	w22, w22, w2, ne  // ne = any
  42e88c:	csel	x21, x21, xzr, ne  // ne = any
  42e890:	bl	403510 <free@plt>
  42e894:	mov	w0, #0x0                   	// #0
  42e898:	cbz	x23, 42e998 <ferror@plt+0x2b0f8>
  42e89c:	ldr	x0, [x19]
  42e8a0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42e8a4:	mov	x3, x23
  42e8a8:	mov	w2, w22
  42e8ac:	add	x1, x1, #0xa48
  42e8b0:	bl	403880 <fprintf@plt>
  42e8b4:	cbz	x24, 42e8d0 <ferror@plt+0x2b030>
  42e8b8:	ldr	x3, [x19]
  42e8bc:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42e8c0:	mov	x2, #0x6                   	// #6
  42e8c4:	add	x0, x0, #0x910
  42e8c8:	mov	x1, #0x1                   	// #1
  42e8cc:	bl	4035b0 <fwrite@plt>
  42e8d0:	ldr	x0, [x19]
  42e8d4:	cbz	x21, 42e8f4 <ferror@plt+0x2b054>
  42e8d8:	mov	x2, x21
  42e8dc:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42e8e0:	add	x1, x1, #0x928
  42e8e4:	bl	403880 <fprintf@plt>
  42e8e8:	mov	x0, x21
  42e8ec:	bl	403510 <free@plt>
  42e8f0:	ldr	x0, [x19]
  42e8f4:	mov	x1, x0
  42e8f8:	mov	w0, #0xa                   	// #10
  42e8fc:	bl	4030c0 <fputc@plt>
  42e900:	mov	w0, #0x1                   	// #1
  42e904:	ldp	x19, x20, [sp, #16]
  42e908:	ldp	x21, x22, [sp, #32]
  42e90c:	ldp	x23, x24, [sp, #48]
  42e910:	ldp	x29, x30, [sp], #112
  42e914:	ret
  42e918:	ldr	w2, [x22, #16]
  42e91c:	mov	x0, x20
  42e920:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42e924:	add	x1, x1, #0xa40
  42e928:	bl	403880 <fprintf@plt>
  42e92c:	ldr	x20, [x19, #16]
  42e930:	ldp	x21, x24, [x20, #24]
  42e934:	cbnz	x21, 42e86c <ferror@plt+0x2afcc>
  42e938:	str	x25, [sp, #64]
  42e93c:	mov	w22, #0x66                  	// #102
  42e940:	ldr	x25, [x20, #8]
  42e944:	mov	x0, x25
  42e948:	bl	402fd0 <strlen@plt>
  42e94c:	mov	x23, x0
  42e950:	mov	x0, x25
  42e954:	mov	w23, w23
  42e958:	add	x1, x23, #0x2
  42e95c:	bl	4031f0 <xrealloc@plt>
  42e960:	str	x0, [x20, #8]
  42e964:	mov	w1, #0x29                  	// #41
  42e968:	ldr	x0, [x19, #16]
  42e96c:	ldr	x0, [x0, #8]
  42e970:	strh	w1, [x0, x23]
  42e974:	ldr	x20, [x19, #16]
  42e978:	cbz	x20, 42e9ac <ferror@plt+0x2b10c>
  42e97c:	ldp	x1, x23, [x20]
  42e980:	mov	x0, x20
  42e984:	ldr	x25, [sp, #64]
  42e988:	str	x1, [x19, #16]
  42e98c:	bl	403510 <free@plt>
  42e990:	mov	w0, #0x0                   	// #0
  42e994:	cbnz	x23, 42e89c <ferror@plt+0x2affc>
  42e998:	ldp	x19, x20, [sp, #16]
  42e99c:	ldp	x21, x22, [sp, #32]
  42e9a0:	ldp	x23, x24, [sp, #48]
  42e9a4:	ldp	x29, x30, [sp], #112
  42e9a8:	ret
  42e9ac:	bl	42ced8 <ferror@plt+0x29638>
  42e9b0:	stp	x29, x30, [sp, #-64]!
  42e9b4:	mov	x29, sp
  42e9b8:	stp	x19, x20, [sp, #16]
  42e9bc:	mov	x19, x0
  42e9c0:	ldr	x0, [x0, #16]
  42e9c4:	stp	x21, x22, [sp, #32]
  42e9c8:	cbz	x0, 42ebc4 <ferror@plt+0x2b324>
  42e9cc:	ldr	x22, [x0, #8]
  42e9d0:	mov	x21, x1
  42e9d4:	mov	w1, #0x7c                  	// #124
  42e9d8:	mov	x0, x22
  42e9dc:	bl	403560 <strchr@plt>
  42e9e0:	mov	x20, x0
  42e9e4:	cbnz	x0, 42ea9c <ferror@plt+0x2b1fc>
  42e9e8:	mov	x0, x21
  42e9ec:	mov	w1, #0x7c                  	// #124
  42e9f0:	bl	403560 <strchr@plt>
  42e9f4:	cbz	x0, 42ea80 <ferror@plt+0x2b1e0>
  42e9f8:	mov	x0, x22
  42e9fc:	mov	w1, #0x7b                  	// #123
  42ea00:	bl	403560 <strchr@plt>
  42ea04:	cbz	x0, 42eb18 <ferror@plt+0x2b278>
  42ea08:	mov	x0, x22
  42ea0c:	str	x23, [sp, #48]
  42ea10:	bl	402fd0 <strlen@plt>
  42ea14:	add	x0, x0, #0x2
  42ea18:	bl	4032a0 <xmalloc@plt>
  42ea1c:	mov	x20, x0
  42ea20:	ldr	x3, [x19, #16]
  42ea24:	adrp	x2, 452000 <warn@@Base+0x109e8>
  42ea28:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42ea2c:	add	x2, x2, #0xa60
  42ea30:	add	x1, x1, #0x7f8
  42ea34:	ldr	x3, [x3, #8]
  42ea38:	bl	4030a0 <sprintf@plt>
  42ea3c:	ldr	x0, [x19, #16]
  42ea40:	ldr	x0, [x0, #8]
  42ea44:	bl	403510 <free@plt>
  42ea48:	ldr	x23, [x19, #16]
  42ea4c:	mov	x0, x20
  42ea50:	str	x20, [x23, #8]
  42ea54:	bl	402fd0 <strlen@plt>
  42ea58:	mov	w22, w0
  42ea5c:	add	x1, x22, #0x2
  42ea60:	mov	x0, x20
  42ea64:	bl	4031f0 <xrealloc@plt>
  42ea68:	str	x0, [x23, #8]
  42ea6c:	ldr	x0, [x19, #16]
  42ea70:	mov	w1, #0x29                  	// #41
  42ea74:	ldr	x0, [x0, #8]
  42ea78:	strh	w1, [x0, x22]
  42ea7c:	ldr	x23, [sp, #48]
  42ea80:	ldrb	w0, [x21]
  42ea84:	cbnz	w0, 42eb2c <ferror@plt+0x2b28c>
  42ea88:	mov	w0, #0x1                   	// #1
  42ea8c:	ldp	x19, x20, [sp, #16]
  42ea90:	ldp	x21, x22, [sp, #32]
  42ea94:	ldp	x29, x30, [sp], #64
  42ea98:	ret
  42ea9c:	mov	x0, x22
  42eaa0:	str	x23, [sp, #48]
  42eaa4:	bl	402fd0 <strlen@plt>
  42eaa8:	mov	x22, x0
  42eaac:	mov	x0, x21
  42eab0:	bl	402fd0 <strlen@plt>
  42eab4:	add	x0, x22, x0
  42eab8:	bl	4032a0 <xmalloc@plt>
  42eabc:	ldr	x23, [x19, #16]
  42eac0:	mov	x22, x0
  42eac4:	ldr	x1, [x23, #8]
  42eac8:	sub	x2, x20, x1
  42eacc:	bl	402f70 <memcpy@plt>
  42ead0:	ldr	x0, [x23, #8]
  42ead4:	mov	x1, x21
  42ead8:	sub	x0, x20, x0
  42eadc:	add	x0, x22, x0
  42eae0:	bl	403620 <strcpy@plt>
  42eae4:	add	x1, x20, #0x1
  42eae8:	mov	x0, x22
  42eaec:	bl	403270 <strcat@plt>
  42eaf0:	ldr	x0, [x23, #8]
  42eaf4:	bl	403510 <free@plt>
  42eaf8:	ldr	x0, [x19, #16]
  42eafc:	ldr	x23, [sp, #48]
  42eb00:	str	x22, [x0, #8]
  42eb04:	mov	w0, #0x1                   	// #1
  42eb08:	ldp	x19, x20, [sp, #16]
  42eb0c:	ldp	x21, x22, [sp, #32]
  42eb10:	ldp	x29, x30, [sp], #64
  42eb14:	ret
  42eb18:	mov	x0, x22
  42eb1c:	mov	w1, #0x28                  	// #40
  42eb20:	bl	403560 <strchr@plt>
  42eb24:	cbnz	x0, 42ea08 <ferror@plt+0x2b168>
  42eb28:	b	42ea80 <ferror@plt+0x2b1e0>
  42eb2c:	ldr	x22, [x19, #16]
  42eb30:	str	x23, [sp, #48]
  42eb34:	cbz	x22, 42ebec <ferror@plt+0x2b34c>
  42eb38:	ldr	x23, [x22, #8]
  42eb3c:	mov	x0, x23
  42eb40:	bl	402fd0 <strlen@plt>
  42eb44:	mov	x20, x0
  42eb48:	mov	x0, x23
  42eb4c:	mov	w20, w20
  42eb50:	add	x1, x20, #0x2
  42eb54:	bl	4031f0 <xrealloc@plt>
  42eb58:	str	x0, [x22, #8]
  42eb5c:	mov	w1, #0x20                  	// #32
  42eb60:	ldr	x0, [x19, #16]
  42eb64:	ldr	x0, [x0, #8]
  42eb68:	strh	w1, [x0, x20]
  42eb6c:	ldr	x20, [x19, #16]
  42eb70:	cbz	x20, 42ebec <ferror@plt+0x2b34c>
  42eb74:	ldr	x23, [x20, #8]
  42eb78:	mov	x0, x23
  42eb7c:	bl	402fd0 <strlen@plt>
  42eb80:	mov	x22, x0
  42eb84:	mov	x0, x21
  42eb88:	bl	402fd0 <strlen@plt>
  42eb8c:	mov	x1, x0
  42eb90:	mov	w22, w22
  42eb94:	add	x1, x1, #0x1
  42eb98:	mov	x0, x23
  42eb9c:	add	x1, x1, x22
  42eba0:	bl	4031f0 <xrealloc@plt>
  42eba4:	str	x0, [x20, #8]
  42eba8:	ldr	x0, [x19, #16]
  42ebac:	mov	x1, x21
  42ebb0:	ldr	x0, [x0, #8]
  42ebb4:	add	x0, x0, x22
  42ebb8:	bl	403620 <strcpy@plt>
  42ebbc:	ldr	x23, [sp, #48]
  42ebc0:	b	42ea88 <ferror@plt+0x2b1e8>
  42ebc4:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42ebc8:	add	x3, x3, #0xed8
  42ebcc:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42ebd0:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42ebd4:	add	x3, x3, #0x150
  42ebd8:	add	x1, x1, #0x6c0
  42ebdc:	add	x0, x0, #0x6d8
  42ebe0:	mov	w2, #0x1a5                 	// #421
  42ebe4:	str	x23, [sp, #48]
  42ebe8:	bl	4037c0 <__assert_fail@plt>
  42ebec:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42ebf0:	add	x3, x3, #0xed8
  42ebf4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42ebf8:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42ebfc:	add	x3, x3, #0xb8
  42ec00:	add	x1, x1, #0x6c0
  42ec04:	add	x0, x0, #0x6d8
  42ec08:	mov	w2, #0x17e                 	// #382
  42ec0c:	bl	4037c0 <__assert_fail@plt>
  42ec10:	stp	x29, x30, [sp, #-48]!
  42ec14:	mov	x29, sp
  42ec18:	stp	x19, x20, [sp, #16]
  42ec1c:	mov	x19, x0
  42ec20:	stp	x21, x22, [sp, #32]
  42ec24:	mov	w21, w2
  42ec28:	bl	42e9b0 <ferror@plt+0x2b110>
  42ec2c:	cbnz	w0, 42ec44 <ferror@plt+0x2b3a4>
  42ec30:	mov	w0, #0x0                   	// #0
  42ec34:	ldp	x19, x20, [sp, #16]
  42ec38:	ldp	x21, x22, [sp, #32]
  42ec3c:	ldp	x29, x30, [sp], #48
  42ec40:	ret
  42ec44:	ldr	x0, [x19, #16]
  42ec48:	cbz	x0, 42ecd8 <ferror@plt+0x2b438>
  42ec4c:	ldp	x1, x22, [x0]
  42ec50:	str	x1, [x19, #16]
  42ec54:	bl	403510 <free@plt>
  42ec58:	cbz	x22, 42ec30 <ferror@plt+0x2b390>
  42ec5c:	ldr	w0, [x19, #8]
  42ec60:	mov	w20, #0x0                   	// #0
  42ec64:	cbz	w0, 42ec84 <ferror@plt+0x2b3e4>
  42ec68:	ldr	x1, [x19]
  42ec6c:	mov	w0, #0x20                  	// #32
  42ec70:	add	w20, w20, #0x1
  42ec74:	bl	4030b0 <putc@plt>
  42ec78:	ldr	w0, [x19, #8]
  42ec7c:	cmp	w20, w0
  42ec80:	b.cc	42ec68 <ferror@plt+0x2b3c8>  // b.lo, b.ul, b.last
  42ec84:	ldr	x0, [x19]
  42ec88:	cbz	w21, 42ecb8 <ferror@plt+0x2b418>
  42ec8c:	mov	x2, x22
  42ec90:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42ec94:	add	x1, x1, #0xa70
  42ec98:	bl	403880 <fprintf@plt>
  42ec9c:	mov	w1, #0x1                   	// #1
  42eca0:	str	w1, [x19, #24]
  42eca4:	mov	w0, w1
  42eca8:	ldp	x19, x20, [sp, #16]
  42ecac:	ldp	x21, x22, [sp, #32]
  42ecb0:	ldp	x29, x30, [sp], #48
  42ecb4:	ret
  42ecb8:	mov	x3, x0
  42ecbc:	mov	x2, #0x7                   	// #7
  42ecc0:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42ecc4:	mov	x1, #0x1                   	// #1
  42ecc8:	add	x0, x0, #0xa68
  42eccc:	bl	4035b0 <fwrite@plt>
  42ecd0:	ldr	x0, [x19]
  42ecd4:	b	42ec8c <ferror@plt+0x2b3ec>
  42ecd8:	bl	42ced8 <ferror@plt+0x29638>
  42ecdc:	nop
  42ece0:	stp	x29, x30, [sp, #-96]!
  42ece4:	mov	x29, sp
  42ece8:	stp	x19, x20, [sp, #16]
  42ecec:	mov	x19, x0
  42ecf0:	stp	x21, x22, [sp, #32]
  42ecf4:	mov	w21, w2
  42ecf8:	mov	x22, x3
  42ecfc:	bl	42e9b0 <ferror@plt+0x2b110>
  42ed00:	cbnz	w0, 42ed14 <ferror@plt+0x2b474>
  42ed04:	ldp	x19, x20, [sp, #16]
  42ed08:	ldp	x21, x22, [sp, #32]
  42ed0c:	ldp	x29, x30, [sp], #96
  42ed10:	ret
  42ed14:	ldr	x0, [x19, #16]
  42ed18:	str	x23, [sp, #48]
  42ed1c:	cbz	x0, 42ee00 <ferror@plt+0x2b560>
  42ed20:	ldp	x1, x23, [x0]
  42ed24:	str	x1, [x19, #16]
  42ed28:	bl	403510 <free@plt>
  42ed2c:	cbz	x23, 42edf4 <ferror@plt+0x2b554>
  42ed30:	ldr	w0, [x19, #8]
  42ed34:	cbz	w0, 42ed5c <ferror@plt+0x2b4bc>
  42ed38:	mov	w20, #0x0                   	// #0
  42ed3c:	nop
  42ed40:	ldr	x1, [x19]
  42ed44:	mov	w0, #0x20                  	// #32
  42ed48:	add	w20, w20, #0x1
  42ed4c:	bl	4030b0 <putc@plt>
  42ed50:	ldr	w0, [x19, #8]
  42ed54:	cmp	w20, w0
  42ed58:	b.cc	42ed40 <ferror@plt+0x2b4a0>  // b.lo, b.ul, b.last
  42ed5c:	cmp	w21, #0x3
  42ed60:	b.hi	42edd0 <ferror@plt+0x2b530>  // b.pmore
  42ed64:	cmp	w21, #0x1
  42ed68:	b.ls	42ed84 <ferror@plt+0x2b4e4>  // b.plast
  42ed6c:	ldr	x3, [x19]
  42ed70:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42ed74:	mov	x2, #0x7                   	// #7
  42ed78:	add	x0, x0, #0xa68
  42ed7c:	mov	x1, #0x1                   	// #1
  42ed80:	bl	4035b0 <fwrite@plt>
  42ed84:	mov	x2, x22
  42ed88:	add	x0, sp, #0x48
  42ed8c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42ed90:	add	x1, x1, #0x678
  42ed94:	bl	4030a0 <sprintf@plt>
  42ed98:	ldr	x0, [x19]
  42ed9c:	add	x3, sp, #0x48
  42eda0:	mov	x2, x23
  42eda4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42eda8:	add	x1, x1, #0xa88
  42edac:	bl	403880 <fprintf@plt>
  42edb0:	mov	x0, x23
  42edb4:	bl	403510 <free@plt>
  42edb8:	mov	w0, #0x1                   	// #1
  42edbc:	ldp	x19, x20, [sp, #16]
  42edc0:	ldp	x21, x22, [sp, #32]
  42edc4:	ldr	x23, [sp, #48]
  42edc8:	ldp	x29, x30, [sp], #96
  42edcc:	ret
  42edd0:	cmp	w21, #0x5
  42edd4:	b.ne	42ed84 <ferror@plt+0x2b4e4>  // b.any
  42edd8:	ldr	x3, [x19]
  42eddc:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42ede0:	mov	x2, #0x9                   	// #9
  42ede4:	mov	x1, #0x1                   	// #1
  42ede8:	add	x0, x0, #0xa78
  42edec:	bl	4035b0 <fwrite@plt>
  42edf0:	b	42ed84 <ferror@plt+0x2b4e4>
  42edf4:	mov	w0, #0x0                   	// #0
  42edf8:	ldr	x23, [sp, #48]
  42edfc:	b	42ed04 <ferror@plt+0x2b464>
  42ee00:	bl	42ced8 <ferror@plt+0x29638>
  42ee04:	nop
  42ee08:	stp	x29, x30, [sp, #-48]!
  42ee0c:	mov	x29, sp
  42ee10:	stp	x19, x20, [sp, #16]
  42ee14:	mov	x19, x0
  42ee18:	bl	42e9b0 <ferror@plt+0x2b110>
  42ee1c:	cbnz	w0, 42ee30 <ferror@plt+0x2b590>
  42ee20:	mov	w0, #0x0                   	// #0
  42ee24:	ldp	x19, x20, [sp, #16]
  42ee28:	ldp	x29, x30, [sp], #48
  42ee2c:	ret
  42ee30:	ldr	x0, [x19, #16]
  42ee34:	str	x21, [sp, #32]
  42ee38:	cbz	x0, 42eeac <ferror@plt+0x2b60c>
  42ee3c:	ldp	x1, x21, [x0]
  42ee40:	str	x1, [x19, #16]
  42ee44:	bl	403510 <free@plt>
  42ee48:	cbz	x21, 42eea4 <ferror@plt+0x2b604>
  42ee4c:	ldr	w0, [x19, #8]
  42ee50:	cbz	w0, 42ee74 <ferror@plt+0x2b5d4>
  42ee54:	mov	w20, #0x0                   	// #0
  42ee58:	ldr	x1, [x19]
  42ee5c:	mov	w0, #0x20                  	// #32
  42ee60:	add	w20, w20, #0x1
  42ee64:	bl	4030b0 <putc@plt>
  42ee68:	ldr	w0, [x19, #8]
  42ee6c:	cmp	w20, w0
  42ee70:	b.cc	42ee58 <ferror@plt+0x2b5b8>  // b.lo, b.ul, b.last
  42ee74:	ldr	x0, [x19]
  42ee78:	mov	x2, x21
  42ee7c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42ee80:	add	x1, x1, #0xa98
  42ee84:	bl	403880 <fprintf@plt>
  42ee88:	mov	x0, x21
  42ee8c:	bl	403510 <free@plt>
  42ee90:	mov	w0, #0x1                   	// #1
  42ee94:	ldp	x19, x20, [sp, #16]
  42ee98:	ldr	x21, [sp, #32]
  42ee9c:	ldp	x29, x30, [sp], #48
  42eea0:	ret
  42eea4:	ldr	x21, [sp, #32]
  42eea8:	b	42ee20 <ferror@plt+0x2b580>
  42eeac:	bl	42ced8 <ferror@plt+0x29638>
  42eeb0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42eeb4:	add	x1, x1, #0xaa8
  42eeb8:	b	42e9b0 <ferror@plt+0x2b110>
  42eebc:	nop
  42eec0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42eec4:	add	x1, x1, #0xab8
  42eec8:	b	42e9b0 <ferror@plt+0x2b110>
  42eecc:	nop
  42eed0:	ldr	x1, [x0, #16]
  42eed4:	cbz	x1, 42eee4 <ferror@plt+0x2b644>
  42eed8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42eedc:	add	x1, x1, #0xac0
  42eee0:	b	42e9b0 <ferror@plt+0x2b110>
  42eee4:	stp	x29, x30, [sp, #-16]!
  42eee8:	mov	x29, sp
  42eeec:	bl	42d1d8 <ferror@plt+0x29938>
  42eef0:	stp	x29, x30, [sp, #-32]!
  42eef4:	mov	x29, sp
  42eef8:	str	x19, [sp, #16]
  42eefc:	mov	x19, x0
  42ef00:	ldr	x0, [x0, #16]
  42ef04:	cbz	x0, 42ef54 <ferror@plt+0x2b6b4>
  42ef08:	ldr	x0, [x0, #8]
  42ef0c:	mov	w1, #0x7c                  	// #124
  42ef10:	bl	403560 <strchr@plt>
  42ef14:	cbz	x0, 42ef24 <ferror@plt+0x2b684>
  42ef18:	ldrb	w0, [x0, #1]
  42ef1c:	cmp	w0, #0x5b
  42ef20:	b.eq	42ef3c <ferror@plt+0x2b69c>  // b.none
  42ef24:	mov	x0, x19
  42ef28:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42ef2c:	ldr	x19, [sp, #16]
  42ef30:	add	x1, x1, #0xad0
  42ef34:	ldp	x29, x30, [sp], #32
  42ef38:	b	42e9b0 <ferror@plt+0x2b110>
  42ef3c:	mov	x0, x19
  42ef40:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42ef44:	ldr	x19, [sp, #16]
  42ef48:	add	x1, x1, #0xac8
  42ef4c:	ldp	x29, x30, [sp], #32
  42ef50:	b	42e9b0 <ferror@plt+0x2b110>
  42ef54:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42ef58:	add	x3, x3, #0xed8
  42ef5c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42ef60:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42ef64:	add	x3, x3, #0x160
  42ef68:	add	x1, x1, #0x6c0
  42ef6c:	add	x0, x0, #0x6d8
  42ef70:	mov	w2, #0x2bd                 	// #701
  42ef74:	bl	4037c0 <__assert_fail@plt>
  42ef78:	stp	x29, x30, [sp, #-64]!
  42ef7c:	mov	x29, sp
  42ef80:	stp	x19, x20, [sp, #16]
  42ef84:	mov	x19, x0
  42ef88:	stp	x23, x24, [sp, #48]
  42ef8c:	mov	w23, w1
  42ef90:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42ef94:	add	x1, x1, #0xd68
  42ef98:	bl	42e9b0 <ferror@plt+0x2b110>
  42ef9c:	mov	w20, w0
  42efa0:	cbnz	w0, 42efb8 <ferror@plt+0x2b718>
  42efa4:	mov	w0, w20
  42efa8:	ldp	x19, x20, [sp, #16]
  42efac:	ldp	x23, x24, [sp, #48]
  42efb0:	ldp	x29, x30, [sp], #64
  42efb4:	ret
  42efb8:	ldr	x0, [x19, #16]
  42efbc:	stp	x21, x22, [sp, #32]
  42efc0:	cbz	x0, 42f0b8 <ferror@plt+0x2b818>
  42efc4:	ldr	x0, [x0, #8]
  42efc8:	mov	w20, #0x1                   	// #1
  42efcc:	bl	402fd0 <strlen@plt>
  42efd0:	add	x0, x0, #0x7
  42efd4:	bl	4032a0 <xmalloc@plt>
  42efd8:	mov	x22, x0
  42efdc:	ldr	x3, [x19, #16]
  42efe0:	adrp	x2, 452000 <warn@@Base+0x109e8>
  42efe4:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42efe8:	add	x2, x2, #0xad8
  42efec:	add	x1, x1, #0x7f8
  42eff0:	ldr	x3, [x3, #8]
  42eff4:	bl	4030a0 <sprintf@plt>
  42eff8:	ldr	x0, [x19, #16]
  42effc:	ldr	x0, [x0, #8]
  42f000:	bl	403510 <free@plt>
  42f004:	ldr	x24, [x19, #16]
  42f008:	mov	x0, x22
  42f00c:	str	x22, [x24, #8]
  42f010:	bl	402fd0 <strlen@plt>
  42f014:	mov	w21, w0
  42f018:	add	x1, x21, #0x3
  42f01c:	mov	x0, x22
  42f020:	bl	4031f0 <xrealloc@plt>
  42f024:	ldr	x1, [x19, #16]
  42f028:	str	x0, [x24, #8]
  42f02c:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42f030:	add	x0, x0, #0xae0
  42f034:	ldr	x1, [x1, #8]
  42f038:	ldrh	w3, [x0]
  42f03c:	add	x2, x1, x21
  42f040:	ldrb	w0, [x0, #2]
  42f044:	strh	w3, [x1, x21]
  42f048:	strb	w0, [x2, #2]
  42f04c:	cbnz	w23, 42f068 <ferror@plt+0x2b7c8>
  42f050:	mov	w0, w20
  42f054:	ldp	x19, x20, [sp, #16]
  42f058:	ldp	x21, x22, [sp, #32]
  42f05c:	ldp	x23, x24, [sp, #48]
  42f060:	ldp	x29, x30, [sp], #64
  42f064:	ret
  42f068:	ldr	x22, [x19, #16]
  42f06c:	cbz	x22, 42f0dc <ferror@plt+0x2b83c>
  42f070:	ldr	x23, [x22, #8]
  42f074:	mov	x0, x23
  42f078:	bl	402fd0 <strlen@plt>
  42f07c:	mov	x21, x0
  42f080:	mov	x0, x23
  42f084:	mov	w21, w21
  42f088:	add	x1, x21, #0x10
  42f08c:	bl	4031f0 <xrealloc@plt>
  42f090:	str	x0, [x22, #8]
  42f094:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f098:	ldr	x0, [x19, #16]
  42f09c:	add	x1, x1, #0xae8
  42f0a0:	ldr	x0, [x0, #8]
  42f0a4:	ldp	x2, x3, [x1]
  42f0a8:	add	x21, x0, x21
  42f0ac:	stp	x2, x3, [x21]
  42f0b0:	ldp	x21, x22, [sp, #32]
  42f0b4:	b	42efa4 <ferror@plt+0x2b704>
  42f0b8:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42f0bc:	add	x3, x3, #0xed8
  42f0c0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f0c4:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42f0c8:	add	x3, x3, #0x170
  42f0cc:	add	x1, x1, #0x6c0
  42f0d0:	add	x0, x0, #0x6d8
  42f0d4:	mov	w2, #0x16a                 	// #362
  42f0d8:	bl	4037c0 <__assert_fail@plt>
  42f0dc:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42f0e0:	add	x3, x3, #0xed8
  42f0e4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f0e8:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42f0ec:	add	x3, x3, #0xb8
  42f0f0:	add	x1, x1, #0x6c0
  42f0f4:	add	x0, x0, #0x6d8
  42f0f8:	mov	w2, #0x17e                 	// #382
  42f0fc:	bl	4037c0 <__assert_fail@plt>
  42f100:	stp	x29, x30, [sp, #-64]!
  42f104:	mov	x29, sp
  42f108:	stp	x19, x20, [sp, #16]
  42f10c:	mov	x19, x0
  42f110:	mov	x0, x1
  42f114:	stp	x21, x22, [sp, #32]
  42f118:	mov	x21, x1
  42f11c:	stp	x23, x24, [sp, #48]
  42f120:	mov	w23, w3
  42f124:	bl	402fd0 <strlen@plt>
  42f128:	ldr	x1, [x19, #16]
  42f12c:	mov	x20, x0
  42f130:	ldr	x0, [x1]
  42f134:	ldr	x0, [x0, #8]
  42f138:	bl	402fd0 <strlen@plt>
  42f13c:	add	w0, w20, w0
  42f140:	add	w0, w0, #0x3
  42f144:	sxtw	x0, w0
  42f148:	bl	4032a0 <xmalloc@plt>
  42f14c:	ldr	x2, [x19, #16]
  42f150:	mov	x3, x21
  42f154:	mov	x22, x0
  42f158:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f15c:	add	x1, x1, #0xaf8
  42f160:	ldr	x2, [x2]
  42f164:	ldr	x2, [x2, #8]
  42f168:	bl	4030a0 <sprintf@plt>
  42f16c:	mov	x1, x22
  42f170:	mov	x0, x19
  42f174:	bl	42e9b0 <ferror@plt+0x2b110>
  42f178:	cbz	w0, 42f250 <ferror@plt+0x2b9b0>
  42f17c:	ldr	x0, [x19, #16]
  42f180:	cbz	x0, 42f274 <ferror@plt+0x2b9d4>
  42f184:	ldr	x0, [x0, #8]
  42f188:	bl	402fd0 <strlen@plt>
  42f18c:	add	x0, x0, #0x8
  42f190:	bl	4032a0 <xmalloc@plt>
  42f194:	mov	x24, x0
  42f198:	ldr	x3, [x19, #16]
  42f19c:	adrp	x2, 452000 <warn@@Base+0x109e8>
  42f1a0:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42f1a4:	add	x2, x2, #0xa68
  42f1a8:	add	x1, x1, #0x7f8
  42f1ac:	ldr	x3, [x3, #8]
  42f1b0:	bl	4030a0 <sprintf@plt>
  42f1b4:	ldr	x0, [x19, #16]
  42f1b8:	ldr	x0, [x0, #8]
  42f1bc:	bl	403510 <free@plt>
  42f1c0:	ldr	x0, [x19, #16]
  42f1c4:	ldr	x1, [x0]
  42f1c8:	str	x1, [x19, #16]
  42f1cc:	bl	403510 <free@plt>
  42f1d0:	ldr	x3, [x19, #16]
  42f1d4:	cbz	x3, 42f298 <ferror@plt+0x2b9f8>
  42f1d8:	ldr	w0, [x3, #16]
  42f1dc:	cmp	w23, w0
  42f1e0:	b.eq	42f1f0 <ferror@plt+0x2b950>  // b.none
  42f1e4:	cmp	w0, #0x3
  42f1e8:	b.eq	42f2bc <ferror@plt+0x2ba1c>  // b.none
  42f1ec:	str	w23, [x3, #16]
  42f1f0:	cmp	w23, #0x3
  42f1f4:	b.hi	42f2c0 <ferror@plt+0x2ba20>  // b.pmore
  42f1f8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f1fc:	add	x1, x1, #0xfb8
  42f200:	ldr	x0, [x19]
  42f204:	mov	x2, x21
  42f208:	ldr	x6, [x1, w23, uxtw #3]
  42f20c:	mov	x4, x24
  42f210:	ldr	x5, [x3, #8]
  42f214:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f218:	ldr	x3, [x19, #32]
  42f21c:	add	x1, x1, #0xb00
  42f220:	mov	w20, #0x1                   	// #1
  42f224:	bl	403880 <fprintf@plt>
  42f228:	mov	x0, x24
  42f22c:	bl	403510 <free@plt>
  42f230:	mov	x0, x22
  42f234:	bl	403510 <free@plt>
  42f238:	mov	w0, w20
  42f23c:	ldp	x19, x20, [sp, #16]
  42f240:	ldp	x21, x22, [sp, #32]
  42f244:	ldp	x23, x24, [sp, #48]
  42f248:	ldp	x29, x30, [sp], #64
  42f24c:	ret
  42f250:	mov	w20, w0
  42f254:	mov	x0, x22
  42f258:	bl	403510 <free@plt>
  42f25c:	mov	w0, w20
  42f260:	ldp	x19, x20, [sp, #16]
  42f264:	ldp	x21, x22, [sp, #32]
  42f268:	ldp	x23, x24, [sp, #48]
  42f26c:	ldp	x29, x30, [sp], #64
  42f270:	ret
  42f274:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42f278:	add	x3, x3, #0xed8
  42f27c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f280:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42f284:	add	x3, x3, #0x170
  42f288:	add	x1, x1, #0x6c0
  42f28c:	add	x0, x0, #0x6d8
  42f290:	mov	w2, #0x16a                 	// #362
  42f294:	bl	4037c0 <__assert_fail@plt>
  42f298:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42f29c:	add	x3, x3, #0xed8
  42f2a0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f2a4:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42f2a8:	add	x3, x3, #0x58
  42f2ac:	add	x1, x1, #0x6c0
  42f2b0:	add	x0, x0, #0x6d8
  42f2b4:	mov	w2, #0x80c                 	// #2060
  42f2b8:	bl	4037c0 <__assert_fail@plt>
  42f2bc:	bl	42cff0 <ferror@plt+0x29750>
  42f2c0:	bl	403400 <abort@plt>
  42f2c4:	nop
  42f2c8:	stp	x29, x30, [sp, #-96]!
  42f2cc:	mov	x29, sp
  42f2d0:	stp	x19, x20, [sp, #16]
  42f2d4:	mov	x20, x0
  42f2d8:	stp	x21, x22, [sp, #32]
  42f2dc:	mov	w21, w2
  42f2e0:	stp	x25, x26, [sp, #64]
  42f2e4:	mov	w26, w1
  42f2e8:	mov	w25, w3
  42f2ec:	stp	x27, x28, [sp, #80]
  42f2f0:	cbnz	w1, 42f48c <ferror@plt+0x2bbec>
  42f2f4:	mov	x27, #0x0                   	// #0
  42f2f8:	mov	w22, #0xa                   	// #10
  42f2fc:	stp	x23, x24, [sp, #48]
  42f300:	cmp	w21, #0x0
  42f304:	b.gt	42f3f8 <ferror@plt+0x2bb58>
  42f308:	add	w22, w22, #0xf
  42f30c:	mov	x23, #0x0                   	// #0
  42f310:	mov	w0, w22
  42f314:	bl	4032a0 <xmalloc@plt>
  42f318:	mov	x22, x0
  42f31c:	cbnz	w26, 42f480 <ferror@plt+0x2bbe0>
  42f320:	strb	wzr, [x0]
  42f324:	mov	x0, x22
  42f328:	bl	402fd0 <strlen@plt>
  42f32c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f330:	add	x1, x1, #0xb40
  42f334:	add	x2, x22, x0
  42f338:	cmp	w21, #0x0
  42f33c:	ldr	w3, [x1]
  42f340:	ldrh	w1, [x1, #4]
  42f344:	str	w3, [x22, x0]
  42f348:	strh	w1, [x2, #4]
  42f34c:	b.lt	42f58c <ferror@plt+0x2bcec>  // b.tstop
  42f350:	b.eq	42f5b8 <ferror@plt+0x2bd18>  // b.none
  42f354:	sub	w21, w21, #0x1
  42f358:	adrp	x24, 447000 <warn@@Base+0x59e8>
  42f35c:	mov	x19, x23
  42f360:	add	x24, x24, #0x28
  42f364:	add	x21, x23, w21, uxtw #3
  42f368:	b	42f380 <ferror@plt+0x2bae0>
  42f36c:	ldrh	w2, [x24]
  42f370:	add	x19, x19, #0x8
  42f374:	ldrb	w1, [x24, #2]
  42f378:	strh	w2, [x0]
  42f37c:	strb	w1, [x0, #2]
  42f380:	mov	x0, x22
  42f384:	bl	402fd0 <strlen@plt>
  42f388:	ldr	x1, [x19]
  42f38c:	add	x0, x22, x0
  42f390:	bl	403170 <stpcpy@plt>
  42f394:	cmp	x21, x19
  42f398:	b.ne	42f36c <ferror@plt+0x2bacc>  // b.any
  42f39c:	cbnz	w25, 42f4e4 <ferror@plt+0x2bc44>
  42f3a0:	mov	x0, x23
  42f3a4:	bl	403510 <free@plt>
  42f3a8:	mov	x0, x22
  42f3ac:	bl	402fd0 <strlen@plt>
  42f3b0:	mov	x2, x0
  42f3b4:	mov	w3, #0x29                  	// #41
  42f3b8:	mov	x0, x20
  42f3bc:	mov	x1, x22
  42f3c0:	strh	w3, [x22, x2]
  42f3c4:	bl	42e9b0 <ferror@plt+0x2b110>
  42f3c8:	cbz	w0, 42f584 <ferror@plt+0x2bce4>
  42f3cc:	mov	x0, x22
  42f3d0:	mov	w28, #0x1                   	// #1
  42f3d4:	bl	403510 <free@plt>
  42f3d8:	mov	w0, w28
  42f3dc:	ldp	x19, x20, [sp, #16]
  42f3e0:	ldp	x21, x22, [sp, #32]
  42f3e4:	ldp	x23, x24, [sp, #48]
  42f3e8:	ldp	x25, x26, [sp, #64]
  42f3ec:	ldp	x27, x28, [sp, #80]
  42f3f0:	ldp	x29, x30, [sp], #96
  42f3f4:	ret
  42f3f8:	sub	w19, w21, #0x1
  42f3fc:	sbfiz	x0, x21, #3, #32
  42f400:	bl	4032a0 <xmalloc@plt>
  42f404:	mov	x23, x0
  42f408:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42f40c:	sxtw	x19, w19
  42f410:	add	x24, x1, #0xd68
  42f414:	nop
  42f418:	mov	x1, x24
  42f41c:	mov	x0, x20
  42f420:	bl	42e9b0 <ferror@plt+0x2b110>
  42f424:	mov	w28, w0
  42f428:	cbz	w0, 42f4bc <ferror@plt+0x2bc1c>
  42f42c:	ldr	x0, [x20, #16]
  42f430:	cbz	x0, 42f5d0 <ferror@plt+0x2bd30>
  42f434:	ldp	x1, x28, [x0]
  42f438:	str	x1, [x20, #16]
  42f43c:	bl	403510 <free@plt>
  42f440:	str	x28, [x23, x19, lsl #3]
  42f444:	cbz	x28, 42f4bc <ferror@plt+0x2bc1c>
  42f448:	mov	x0, x28
  42f44c:	sub	x19, x19, #0x1
  42f450:	bl	402fd0 <strlen@plt>
  42f454:	add	w0, w0, #0x2
  42f458:	cmn	w19, #0x1
  42f45c:	add	w22, w22, w0
  42f460:	b.ne	42f418 <ferror@plt+0x2bb78>  // b.any
  42f464:	cmp	w25, #0x0
  42f468:	add	w0, w22, #0x5
  42f46c:	csel	w22, w0, w22, ne  // ne = any
  42f470:	mov	w0, w22
  42f474:	bl	4032a0 <xmalloc@plt>
  42f478:	mov	x22, x0
  42f47c:	cbz	w26, 42f320 <ferror@plt+0x2ba80>
  42f480:	mov	x1, x27
  42f484:	bl	403620 <strcpy@plt>
  42f488:	b	42f324 <ferror@plt+0x2ba84>
  42f48c:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42f490:	add	x1, x1, #0xd68
  42f494:	bl	42e9b0 <ferror@plt+0x2b110>
  42f498:	cbnz	w0, 42f4fc <ferror@plt+0x2bc5c>
  42f49c:	mov	w28, #0x0                   	// #0
  42f4a0:	mov	w0, w28
  42f4a4:	ldp	x19, x20, [sp, #16]
  42f4a8:	ldp	x21, x22, [sp, #32]
  42f4ac:	ldp	x25, x26, [sp, #64]
  42f4b0:	ldp	x27, x28, [sp, #80]
  42f4b4:	ldp	x29, x30, [sp], #96
  42f4b8:	ret
  42f4bc:	mov	x0, x23
  42f4c0:	bl	403510 <free@plt>
  42f4c4:	mov	w0, w28
  42f4c8:	ldp	x19, x20, [sp, #16]
  42f4cc:	ldp	x21, x22, [sp, #32]
  42f4d0:	ldp	x23, x24, [sp, #48]
  42f4d4:	ldp	x25, x26, [sp, #64]
  42f4d8:	ldp	x27, x28, [sp, #80]
  42f4dc:	ldp	x29, x30, [sp], #96
  42f4e0:	ret
  42f4e4:	mov	w1, #0x2e2e                	// #11822
  42f4e8:	mov	w2, #0x202c                	// #8236
  42f4ec:	movk	w1, #0x2e, lsl #16
  42f4f0:	strh	w2, [x0]
  42f4f4:	stur	w1, [x0, #2]
  42f4f8:	b	42f3a0 <ferror@plt+0x2bb00>
  42f4fc:	ldr	x0, [x20, #16]
  42f500:	cbz	x0, 42f5f0 <ferror@plt+0x2bd50>
  42f504:	ldp	x1, x27, [x0]
  42f508:	str	x1, [x20, #16]
  42f50c:	bl	403510 <free@plt>
  42f510:	cbz	x27, 42f49c <ferror@plt+0x2bbfc>
  42f514:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f518:	mov	x0, x27
  42f51c:	add	x1, x1, #0xa18
  42f520:	mov	x2, #0x6                   	// #6
  42f524:	stp	x23, x24, [sp, #48]
  42f528:	bl	403220 <strncmp@plt>
  42f52c:	cbnz	w0, 42f544 <ferror@plt+0x2bca4>
  42f530:	add	x19, x27, #0x6
  42f534:	mov	w1, #0x20                  	// #32
  42f538:	mov	x0, x19
  42f53c:	bl	403560 <strchr@plt>
  42f540:	cbz	x0, 42f5b0 <ferror@plt+0x2bd10>
  42f544:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f548:	mov	x0, x27
  42f54c:	add	x1, x1, #0xb30
  42f550:	mov	x2, #0xc                   	// #12
  42f554:	bl	403220 <strncmp@plt>
  42f558:	cbnz	w0, 42f574 <ferror@plt+0x2bcd4>
  42f55c:	add	x19, x27, #0xc
  42f560:	mov	w1, #0x20                  	// #32
  42f564:	mov	x0, x19
  42f568:	bl	403560 <strchr@plt>
  42f56c:	cmp	x0, #0x0
  42f570:	csel	x27, x27, x19, ne  // ne = any
  42f574:	mov	x0, x27
  42f578:	bl	402fd0 <strlen@plt>
  42f57c:	add	w22, w0, #0xa
  42f580:	b	42f300 <ferror@plt+0x2ba60>
  42f584:	ldp	x23, x24, [sp, #48]
  42f588:	b	42f49c <ferror@plt+0x2bbfc>
  42f58c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f590:	add	x1, x1, #0xb48
  42f594:	add	x0, x0, #0x5
  42f598:	add	x2, x22, x0
  42f59c:	ldr	x3, [x1]
  42f5a0:	str	x3, [x22, x0]
  42f5a4:	ldur	x0, [x1, #6]
  42f5a8:	stur	x0, [x2, #6]
  42f5ac:	b	42f3a8 <ferror@plt+0x2bb08>
  42f5b0:	mov	x27, x19
  42f5b4:	b	42f574 <ferror@plt+0x2bcd4>
  42f5b8:	cbz	w25, 42f3a8 <ferror@plt+0x2bb08>
  42f5bc:	add	x0, x0, #0x5
  42f5c0:	mov	w1, #0x2e2e                	// #11822
  42f5c4:	movk	w1, #0x2e, lsl #16
  42f5c8:	str	w1, [x22, x0]
  42f5cc:	b	42f3a8 <ferror@plt+0x2bb08>
  42f5d0:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42f5d4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f5d8:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42f5dc:	add	x3, x3, #0xed8
  42f5e0:	add	x1, x1, #0x6c0
  42f5e4:	add	x0, x0, #0x6d8
  42f5e8:	mov	w2, #0x1e0                 	// #480
  42f5ec:	bl	4037c0 <__assert_fail@plt>
  42f5f0:	stp	x23, x24, [sp, #48]
  42f5f4:	bl	42ced8 <ferror@plt+0x29638>
  42f5f8:	stp	x29, x30, [sp, #-80]!
  42f5fc:	mov	x29, sp
  42f600:	stp	x21, x22, [sp, #32]
  42f604:	mov	x21, x0
  42f608:	ldr	x0, [x0, #16]
  42f60c:	stp	x19, x20, [sp, #16]
  42f610:	stp	x25, x26, [sp, #64]
  42f614:	cbz	x0, 42f86c <ferror@plt+0x2bfcc>
  42f618:	mov	w19, w1
  42f61c:	mov	w26, w2
  42f620:	cmp	w1, #0x0
  42f624:	b.le	42f7cc <ferror@plt+0x2bf2c>
  42f628:	sub	w25, w1, #0x1
  42f62c:	sbfiz	x0, x1, #3, #32
  42f630:	stp	x23, x24, [sp, #48]
  42f634:	adrp	x24, 44d000 <warn@@Base+0xb9e8>
  42f638:	bl	4032a0 <xmalloc@plt>
  42f63c:	sxtw	x20, w25
  42f640:	mov	x22, x0
  42f644:	add	x24, x24, #0xd68
  42f648:	mov	w23, #0xa                   	// #10
  42f64c:	nop
  42f650:	mov	x1, x24
  42f654:	mov	x0, x21
  42f658:	bl	42e9b0 <ferror@plt+0x2b110>
  42f65c:	mov	w19, w0
  42f660:	cbz	w0, 42f80c <ferror@plt+0x2bf6c>
  42f664:	ldr	x0, [x21, #16]
  42f668:	cbz	x0, 42f84c <ferror@plt+0x2bfac>
  42f66c:	ldp	x1, x19, [x0]
  42f670:	str	x1, [x21, #16]
  42f674:	bl	403510 <free@plt>
  42f678:	str	x19, [x22, x20, lsl #3]
  42f67c:	cbz	x19, 42f80c <ferror@plt+0x2bf6c>
  42f680:	mov	x0, x19
  42f684:	sub	x20, x20, #0x1
  42f688:	bl	402fd0 <strlen@plt>
  42f68c:	add	w0, w0, #0x2
  42f690:	cmn	w20, #0x1
  42f694:	add	w23, w23, w0
  42f698:	b.ne	42f650 <ferror@plt+0x2bdb0>  // b.any
  42f69c:	cmp	w26, #0x0
  42f6a0:	add	w0, w23, #0x5
  42f6a4:	csel	w0, w0, w23, ne  // ne = any
  42f6a8:	mov	w25, w25
  42f6ac:	adrp	x23, 447000 <warn@@Base+0x59e8>
  42f6b0:	mov	x19, #0x0                   	// #0
  42f6b4:	bl	4032a0 <xmalloc@plt>
  42f6b8:	mov	x20, x0
  42f6bc:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f6c0:	add	x1, x1, #0xb58
  42f6c4:	add	x23, x23, #0x28
  42f6c8:	ldrh	w0, [x1, #4]
  42f6cc:	ldr	w2, [x1]
  42f6d0:	str	w2, [x20]
  42f6d4:	strh	w0, [x20, #4]
  42f6d8:	cbnz	x19, 42f6fc <ferror@plt+0x2be5c>
  42f6dc:	nop
  42f6e0:	ldr	x1, [x22]
  42f6e4:	mov	x0, x20
  42f6e8:	bl	403270 <strcat@plt>
  42f6ec:	mov	x0, #0x1                   	// #1
  42f6f0:	cbz	x25, 42f734 <ferror@plt+0x2be94>
  42f6f4:	mov	x19, x0
  42f6f8:	cbz	x19, 42f6e0 <ferror@plt+0x2be40>
  42f6fc:	mov	x0, x20
  42f700:	bl	402fd0 <strlen@plt>
  42f704:	add	x3, x20, x0
  42f708:	ldrh	w5, [x23]
  42f70c:	ldrb	w4, [x23, #2]
  42f710:	add	x2, x0, #0x2
  42f714:	ldr	x1, [x22, x19, lsl #3]
  42f718:	strh	w5, [x20, x0]
  42f71c:	strb	w4, [x3, #2]
  42f720:	add	x0, x20, x2
  42f724:	bl	403620 <strcpy@plt>
  42f728:	add	x0, x19, #0x1
  42f72c:	cmp	x25, x19
  42f730:	b.ne	42f6f4 <ferror@plt+0x2be54>  // b.any
  42f734:	cbz	w26, 42f774 <ferror@plt+0x2bed4>
  42f738:	mov	x0, x20
  42f73c:	bl	402fd0 <strlen@plt>
  42f740:	adrp	x1, 447000 <warn@@Base+0x59e8>
  42f744:	add	x1, x1, #0x28
  42f748:	mov	x2, x0
  42f74c:	add	x3, x20, x0
  42f750:	mov	x0, x20
  42f754:	ldrh	w4, [x1]
  42f758:	ldrb	w1, [x1, #2]
  42f75c:	strh	w4, [x20, x2]
  42f760:	strb	w1, [x3, #2]
  42f764:	bl	402fd0 <strlen@plt>
  42f768:	mov	w1, #0x2e2e                	// #11822
  42f76c:	movk	w1, #0x2e, lsl #16
  42f770:	str	w1, [x20, x0]
  42f774:	mov	x0, x22
  42f778:	bl	403510 <free@plt>
  42f77c:	ldp	x23, x24, [sp, #48]
  42f780:	mov	x0, x20
  42f784:	bl	402fd0 <strlen@plt>
  42f788:	mov	x2, x0
  42f78c:	mov	w3, #0x29                  	// #41
  42f790:	mov	x0, x21
  42f794:	mov	x1, x20
  42f798:	strh	w3, [x20, x2]
  42f79c:	bl	42e9b0 <ferror@plt+0x2b110>
  42f7a0:	mov	w19, w0
  42f7a4:	cbz	w0, 42f7b4 <ferror@plt+0x2bf14>
  42f7a8:	mov	x0, x20
  42f7ac:	mov	w19, #0x1                   	// #1
  42f7b0:	bl	403510 <free@plt>
  42f7b4:	mov	w0, w19
  42f7b8:	ldp	x19, x20, [sp, #16]
  42f7bc:	ldp	x21, x22, [sp, #32]
  42f7c0:	ldp	x25, x26, [sp, #64]
  42f7c4:	ldp	x29, x30, [sp], #80
  42f7c8:	ret
  42f7cc:	mov	x0, #0x19                  	// #25
  42f7d0:	bl	4032a0 <xmalloc@plt>
  42f7d4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f7d8:	add	x1, x1, #0xb58
  42f7dc:	mov	x20, x0
  42f7e0:	ldr	w2, [x1]
  42f7e4:	ldrh	w1, [x1, #4]
  42f7e8:	str	w2, [x0]
  42f7ec:	strh	w1, [x0, #4]
  42f7f0:	cbnz	w19, 42f830 <ferror@plt+0x2bf90>
  42f7f4:	cbz	w26, 42f780 <ferror@plt+0x2bee0>
  42f7f8:	bl	402fd0 <strlen@plt>
  42f7fc:	mov	w1, #0x2e2e                	// #11822
  42f800:	movk	w1, #0x2e, lsl #16
  42f804:	str	w1, [x20, x0]
  42f808:	b	42f780 <ferror@plt+0x2bee0>
  42f80c:	mov	x0, x22
  42f810:	bl	403510 <free@plt>
  42f814:	mov	w0, w19
  42f818:	ldp	x19, x20, [sp, #16]
  42f81c:	ldp	x21, x22, [sp, #32]
  42f820:	ldp	x23, x24, [sp, #48]
  42f824:	ldp	x25, x26, [sp, #64]
  42f828:	ldp	x29, x30, [sp], #80
  42f82c:	ret
  42f830:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42f834:	add	x0, x0, #0xb48
  42f838:	ldr	x1, [x0]
  42f83c:	stur	x1, [x20, #5]
  42f840:	ldur	x0, [x0, #6]
  42f844:	stur	x0, [x20, #11]
  42f848:	b	42f780 <ferror@plt+0x2bee0>
  42f84c:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42f850:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f854:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42f858:	add	x3, x3, #0xed8
  42f85c:	add	x1, x1, #0x6c0
  42f860:	add	x0, x0, #0x6d8
  42f864:	mov	w2, #0x1e0                 	// #480
  42f868:	bl	4037c0 <__assert_fail@plt>
  42f86c:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42f870:	add	x3, x3, #0xed8
  42f874:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f878:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42f87c:	add	x3, x3, #0x180
  42f880:	add	x1, x1, #0x6c0
  42f884:	add	x0, x0, #0x6d8
  42f888:	mov	w2, #0x2cf                 	// #719
  42f88c:	stp	x23, x24, [sp, #48]
  42f890:	bl	4037c0 <__assert_fail@plt>
  42f894:	nop
  42f898:	stp	x29, x30, [sp, #-176]!
  42f89c:	mov	x29, sp
  42f8a0:	stp	x19, x20, [sp, #16]
  42f8a4:	mov	x19, x0
  42f8a8:	ldr	x0, [x0, #16]
  42f8ac:	stp	x21, x22, [sp, #32]
  42f8b0:	stp	x23, x24, [sp, #48]
  42f8b4:	cbz	x0, 42fac0 <ferror@plt+0x2c220>
  42f8b8:	mov	x21, x1
  42f8bc:	mov	x20, x2
  42f8c0:	ldp	x1, x22, [x0]
  42f8c4:	str	x1, [x19, #16]
  42f8c8:	mov	w23, w3
  42f8cc:	bl	403510 <free@plt>
  42f8d0:	cbz	x22, 42f950 <ferror@plt+0x2c0b0>
  42f8d4:	cbnz	x21, 42f96c <ferror@plt+0x2c0cc>
  42f8d8:	cmn	x20, #0x1
  42f8dc:	b.eq	42f9b4 <ferror@plt+0x2c114>  // b.none
  42f8e0:	add	x2, x20, #0x1
  42f8e4:	add	x0, sp, #0x60
  42f8e8:	add	x20, sp, #0x78
  42f8ec:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  42f8f0:	add	x1, x1, #0xf0
  42f8f4:	bl	4030a0 <sprintf@plt>
  42f8f8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f8fc:	add	x2, sp, #0x60
  42f900:	mov	x0, x20
  42f904:	add	x1, x1, #0xb60
  42f908:	bl	4030a0 <sprintf@plt>
  42f90c:	mov	x1, x20
  42f910:	mov	x0, x19
  42f914:	bl	42e9b0 <ferror@plt+0x2b110>
  42f918:	cbz	w0, 42f950 <ferror@plt+0x2c0b0>
  42f91c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f920:	mov	x0, x22
  42f924:	add	x1, x1, #0xb78
  42f928:	bl	4034a0 <strcmp@plt>
  42f92c:	cbnz	w0, 42f9c8 <ferror@plt+0x2c128>
  42f930:	mov	w20, #0x1                   	// #1
  42f934:	cbnz	w23, 42fa58 <ferror@plt+0x2c1b8>
  42f938:	mov	w0, w20
  42f93c:	ldp	x19, x20, [sp, #16]
  42f940:	ldp	x21, x22, [sp, #32]
  42f944:	ldp	x23, x24, [sp, #48]
  42f948:	ldp	x29, x30, [sp], #176
  42f94c:	ret
  42f950:	mov	w20, #0x0                   	// #0
  42f954:	mov	w0, w20
  42f958:	ldp	x19, x20, [sp, #16]
  42f95c:	ldp	x21, x22, [sp, #32]
  42f960:	ldp	x23, x24, [sp, #48]
  42f964:	ldp	x29, x30, [sp], #176
  42f968:	ret
  42f96c:	adrp	x24, 44a000 <warn@@Base+0x89e8>
  42f970:	add	x24, x24, #0xf0
  42f974:	mov	x2, x21
  42f978:	mov	x1, x24
  42f97c:	add	x0, sp, #0x48
  42f980:	bl	4030a0 <sprintf@plt>
  42f984:	mov	x1, x24
  42f988:	mov	x2, x20
  42f98c:	add	x0, sp, #0x60
  42f990:	add	x20, sp, #0x78
  42f994:	bl	4030a0 <sprintf@plt>
  42f998:	add	x3, sp, #0x60
  42f99c:	add	x2, sp, #0x48
  42f9a0:	mov	x0, x20
  42f9a4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42f9a8:	add	x1, x1, #0xb68
  42f9ac:	bl	4030a0 <sprintf@plt>
  42f9b0:	b	42f90c <ferror@plt+0x2c06c>
  42f9b4:	mov	w0, #0x5b7c                	// #23420
  42f9b8:	add	x20, sp, #0x78
  42f9bc:	movk	w0, #0x5d, lsl #16
  42f9c0:	str	w0, [sp, #120]
  42f9c4:	b	42f90c <ferror@plt+0x2c06c>
  42f9c8:	ldr	x21, [x19, #16]
  42f9cc:	cbz	x21, 42fac4 <ferror@plt+0x2c224>
  42f9d0:	ldr	x24, [x21, #8]
  42f9d4:	mov	x0, x24
  42f9d8:	bl	402fd0 <strlen@plt>
  42f9dc:	mov	x20, x0
  42f9e0:	mov	x0, x24
  42f9e4:	mov	w20, w20
  42f9e8:	add	x1, x20, #0x2
  42f9ec:	bl	4031f0 <xrealloc@plt>
  42f9f0:	str	x0, [x21, #8]
  42f9f4:	mov	w1, #0x3a                  	// #58
  42f9f8:	ldr	x0, [x19, #16]
  42f9fc:	ldr	x0, [x0, #8]
  42fa00:	strh	w1, [x0, x20]
  42fa04:	ldr	x20, [x19, #16]
  42fa08:	cbz	x20, 42fac4 <ferror@plt+0x2c224>
  42fa0c:	ldr	x24, [x20, #8]
  42fa10:	mov	x0, x24
  42fa14:	bl	402fd0 <strlen@plt>
  42fa18:	mov	x21, x0
  42fa1c:	mov	x0, x22
  42fa20:	bl	402fd0 <strlen@plt>
  42fa24:	mov	x1, x0
  42fa28:	mov	w21, w21
  42fa2c:	add	x1, x1, #0x1
  42fa30:	add	x1, x1, x21
  42fa34:	mov	x0, x24
  42fa38:	bl	4031f0 <xrealloc@plt>
  42fa3c:	str	x0, [x20, #8]
  42fa40:	ldr	x0, [x19, #16]
  42fa44:	mov	x1, x22
  42fa48:	ldr	x0, [x0, #8]
  42fa4c:	add	x0, x0, x21
  42fa50:	bl	403620 <strcpy@plt>
  42fa54:	b	42f930 <ferror@plt+0x2c090>
  42fa58:	ldr	x22, [x19, #16]
  42fa5c:	cbz	x22, 42fac4 <ferror@plt+0x2c224>
  42fa60:	ldr	x23, [x22, #8]
  42fa64:	mov	x0, x23
  42fa68:	bl	402fd0 <strlen@plt>
  42fa6c:	mov	x21, x0
  42fa70:	mov	x0, x23
  42fa74:	mov	w21, w21
  42fa78:	add	x1, x21, #0xe
  42fa7c:	bl	4031f0 <xrealloc@plt>
  42fa80:	ldr	x1, [x19, #16]
  42fa84:	str	x0, [x22, #8]
  42fa88:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42fa8c:	add	x0, x0, #0xb80
  42fa90:	ldr	x1, [x1, #8]
  42fa94:	ldr	x3, [x0]
  42fa98:	add	x2, x1, x21
  42fa9c:	str	x3, [x1, x21]
  42faa0:	ldur	x0, [x0, #6]
  42faa4:	stur	x0, [x2, #6]
  42faa8:	mov	w0, w20
  42faac:	ldp	x19, x20, [sp, #16]
  42fab0:	ldp	x21, x22, [sp, #32]
  42fab4:	ldp	x23, x24, [sp, #48]
  42fab8:	ldp	x29, x30, [sp], #176
  42fabc:	ret
  42fac0:	bl	42ced8 <ferror@plt+0x29638>
  42fac4:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42fac8:	add	x3, x3, #0xed8
  42facc:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42fad0:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42fad4:	add	x3, x3, #0xb8
  42fad8:	add	x1, x1, #0x6c0
  42fadc:	add	x0, x0, #0x6d8
  42fae0:	mov	w2, #0x17e                 	// #382
  42fae4:	bl	4037c0 <__assert_fail@plt>
  42fae8:	stp	x29, x30, [sp, #-48]!
  42faec:	cmp	w2, #0x0
  42faf0:	mov	x29, sp
  42faf4:	stp	x19, x20, [sp, #16]
  42faf8:	mov	x19, x0
  42fafc:	adrp	x0, 449000 <warn@@Base+0x79e8>
  42fb00:	add	x0, x0, #0xde0
  42fb04:	stp	x21, x22, [sp, #32]
  42fb08:	csel	x0, x0, xzr, eq  // eq = none
  42fb0c:	ldr	x2, [x19, #16]
  42fb10:	mov	x20, x1
  42fb14:	ldr	x3, [x19, #56]
  42fb18:	str	x0, [x2, #32]
  42fb1c:	cbz	x3, 42fbb4 <ferror@plt+0x2c314>
  42fb20:	ldr	x0, [x19, #40]
  42fb24:	mov	w2, #0x3                   	// #3
  42fb28:	blr	x3
  42fb2c:	mov	x21, x0
  42fb30:	cbz	x0, 42fbb4 <ferror@plt+0x2c314>
  42fb34:	mov	x1, x0
  42fb38:	mov	x0, x19
  42fb3c:	bl	42e9b0 <ferror@plt+0x2b110>
  42fb40:	cbz	w0, 42fc18 <ferror@plt+0x2c378>
  42fb44:	ldr	x22, [x19, #16]
  42fb48:	mov	x0, x21
  42fb4c:	adrp	x1, 447000 <warn@@Base+0x59e8>
  42fb50:	add	x1, x1, #0x738
  42fb54:	str	xzr, [x22, #24]
  42fb58:	bl	4036d0 <strstr@plt>
  42fb5c:	mov	x20, x0
  42fb60:	cbz	x0, 42fc2c <ferror@plt+0x2c38c>
  42fb64:	str	x21, [x22, #24]
  42fb68:	mov	w1, #0x28                  	// #40
  42fb6c:	strb	wzr, [x20], #2
  42fb70:	mov	x0, x20
  42fb74:	bl	403560 <strchr@plt>
  42fb78:	cbz	x0, 42fc4c <ferror@plt+0x2c3ac>
  42fb7c:	strb	wzr, [x0]
  42fb80:	ldr	x21, [x19, #16]
  42fb84:	mov	x0, x20
  42fb88:	bl	403370 <strdup@plt>
  42fb8c:	str	x0, [x21, #40]
  42fb90:	ldr	x1, [x21, #24]
  42fb94:	cbz	x1, 42fbe0 <ferror@plt+0x2c340>
  42fb98:	mov	w1, #0x1                   	// #1
  42fb9c:	str	w1, [x19, #24]
  42fba0:	mov	w0, w1
  42fba4:	ldp	x19, x20, [sp, #16]
  42fba8:	ldp	x21, x22, [sp, #32]
  42fbac:	ldp	x29, x30, [sp], #48
  42fbb0:	ret
  42fbb4:	mov	x1, x20
  42fbb8:	mov	x0, x19
  42fbbc:	bl	42e9b0 <ferror@plt+0x2b110>
  42fbc0:	cbz	w0, 42fc18 <ferror@plt+0x2c378>
  42fbc4:	ldr	x21, [x19, #16]
  42fbc8:	mov	x0, x20
  42fbcc:	str	xzr, [x21, #24]
  42fbd0:	bl	403370 <strdup@plt>
  42fbd4:	str	x0, [x21, #40]
  42fbd8:	ldr	x1, [x21, #24]
  42fbdc:	cbnz	x1, 42fb98 <ferror@plt+0x2c2f8>
  42fbe0:	ldr	x22, [x21, #8]
  42fbe4:	mov	x0, x22
  42fbe8:	bl	402fd0 <strlen@plt>
  42fbec:	mov	x20, x0
  42fbf0:	mov	x0, x22
  42fbf4:	mov	w20, w20
  42fbf8:	add	x1, x20, #0x2
  42fbfc:	bl	4031f0 <xrealloc@plt>
  42fc00:	str	x0, [x21, #8]
  42fc04:	mov	w1, #0x28                  	// #40
  42fc08:	ldr	x0, [x19, #16]
  42fc0c:	ldr	x0, [x0, #8]
  42fc10:	strh	w1, [x0, x20]
  42fc14:	b	42fb98 <ferror@plt+0x2c2f8>
  42fc18:	mov	w0, #0x0                   	// #0
  42fc1c:	ldp	x19, x20, [sp, #16]
  42fc20:	ldp	x21, x22, [sp, #32]
  42fc24:	ldp	x29, x30, [sp], #48
  42fc28:	ret
  42fc2c:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  42fc30:	add	x0, x0, #0xd68
  42fc34:	str	x0, [x22, #24]
  42fc38:	mov	x20, x21
  42fc3c:	mov	x0, x20
  42fc40:	mov	w1, #0x28                  	// #40
  42fc44:	bl	403560 <strchr@plt>
  42fc48:	cbnz	x0, 42fb7c <ferror@plt+0x2c2dc>
  42fc4c:	ldr	x21, [x19, #16]
  42fc50:	b	42fb84 <ferror@plt+0x2c2e4>
  42fc54:	nop
  42fc58:	stp	x29, x30, [sp, #-64]!
  42fc5c:	mov	x29, sp
  42fc60:	stp	x19, x20, [sp, #16]
  42fc64:	ldr	x20, [x0, #16]
  42fc68:	stp	x21, x22, [sp, #32]
  42fc6c:	stp	x23, x24, [sp, #48]
  42fc70:	cbz	x20, 42fe98 <ferror@plt+0x2c5f8>
  42fc74:	mov	x19, x0
  42fc78:	ldr	x0, [x20]
  42fc7c:	cbz	x0, 42fee0 <ferror@plt+0x2c640>
  42fc80:	ldr	x0, [x0, #24]
  42fc84:	cbz	x0, 42febc <ferror@plt+0x2c61c>
  42fc88:	mov	w22, w2
  42fc8c:	mov	w21, w3
  42fc90:	cbnz	w4, 42fdec <ferror@plt+0x2c54c>
  42fc94:	cbz	w3, 42fce8 <ferror@plt+0x2c448>
  42fc98:	ldr	x23, [x20, #8]
  42fc9c:	mov	x0, x23
  42fca0:	bl	402fd0 <strlen@plt>
  42fca4:	mov	x21, x0
  42fca8:	mov	x0, x23
  42fcac:	mov	w21, w21
  42fcb0:	add	x1, x21, #0x7
  42fcb4:	bl	4031f0 <xrealloc@plt>
  42fcb8:	ldr	x1, [x19, #16]
  42fcbc:	str	x0, [x20, #8]
  42fcc0:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42fcc4:	add	x0, x0, #0xbe8
  42fcc8:	ldr	x1, [x1, #8]
  42fccc:	ldr	w3, [x0]
  42fcd0:	add	x2, x1, x21
  42fcd4:	ldur	w0, [x0, #3]
  42fcd8:	str	w3, [x1, x21]
  42fcdc:	stur	w0, [x2, #3]
  42fce0:	ldr	x20, [x19, #16]
  42fce4:	cbz	x20, 42fe74 <ferror@plt+0x2c5d4>
  42fce8:	ldr	x0, [x20, #8]
  42fcec:	bl	402fd0 <strlen@plt>
  42fcf0:	add	x0, x0, #0x8
  42fcf4:	bl	4032a0 <xmalloc@plt>
  42fcf8:	mov	x20, x0
  42fcfc:	ldr	x3, [x19, #16]
  42fd00:	adrp	x2, 452000 <warn@@Base+0x109e8>
  42fd04:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  42fd08:	add	x2, x2, #0xa68
  42fd0c:	add	x1, x1, #0x7f8
  42fd10:	ldr	x3, [x3, #8]
  42fd14:	bl	4030a0 <sprintf@plt>
  42fd18:	ldr	x0, [x19, #16]
  42fd1c:	ldr	x0, [x0, #8]
  42fd20:	bl	403510 <free@plt>
  42fd24:	ldr	x0, [x19, #16]
  42fd28:	ldr	x1, [x0]
  42fd2c:	str	x20, [x0, #8]
  42fd30:	ldr	x20, [x1, #24]
  42fd34:	mov	x0, x20
  42fd38:	bl	403370 <strdup@plt>
  42fd3c:	mov	x1, x20
  42fd40:	mov	x21, x0
  42fd44:	mov	x0, x19
  42fd48:	bl	42e9b0 <ferror@plt+0x2b110>
  42fd4c:	mov	w20, w0
  42fd50:	cbz	w0, 42fdcc <ferror@plt+0x2c52c>
  42fd54:	ldr	x0, [x19, #16]
  42fd58:	cbz	x0, 42ff2c <ferror@plt+0x2c68c>
  42fd5c:	ldp	x1, x23, [x0]
  42fd60:	str	x1, [x19, #16]
  42fd64:	bl	403510 <free@plt>
  42fd68:	cbz	x23, 42fe64 <ferror@plt+0x2c5c4>
  42fd6c:	ldr	x2, [x19, #16]
  42fd70:	cbz	x2, 42ff08 <ferror@plt+0x2c668>
  42fd74:	ldr	w0, [x2, #16]
  42fd78:	cmp	w22, w0
  42fd7c:	b.eq	42fd8c <ferror@plt+0x2c4ec>  // b.none
  42fd80:	cmp	w0, #0x3
  42fd84:	b.eq	42ff04 <ferror@plt+0x2c664>  // b.none
  42fd88:	str	w22, [x2, #16]
  42fd8c:	cmp	w22, #0x3
  42fd90:	b.hi	42ff30 <ferror@plt+0x2c690>  // b.pmore
  42fd94:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42fd98:	add	x3, x3, #0xfb8
  42fd9c:	ldr	x0, [x19]
  42fda0:	mov	x4, x23
  42fda4:	ldr	x6, [x3, w22, uxtw #3]
  42fda8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42fdac:	ldr	x5, [x2, #8]
  42fdb0:	add	x1, x1, #0xbf0
  42fdb4:	ldr	x3, [x19, #32]
  42fdb8:	mov	x2, x21
  42fdbc:	mov	w20, #0x1                   	// #1
  42fdc0:	bl	403880 <fprintf@plt>
  42fdc4:	mov	x0, x23
  42fdc8:	bl	403510 <free@plt>
  42fdcc:	mov	x0, x21
  42fdd0:	bl	403510 <free@plt>
  42fdd4:	mov	w0, w20
  42fdd8:	ldp	x19, x20, [sp, #16]
  42fddc:	ldp	x21, x22, [sp, #32]
  42fde0:	ldp	x23, x24, [sp, #48]
  42fde4:	ldp	x29, x30, [sp], #64
  42fde8:	ret
  42fdec:	ldr	x24, [x20, #8]
  42fdf0:	mov	x0, x24
  42fdf4:	bl	402fd0 <strlen@plt>
  42fdf8:	mov	x23, x0
  42fdfc:	mov	x0, x24
  42fe00:	mov	w23, w23
  42fe04:	add	x1, x23, #0xa
  42fe08:	bl	4031f0 <xrealloc@plt>
  42fe0c:	ldr	x1, [x19, #16]
  42fe10:	str	x0, [x20, #8]
  42fe14:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42fe18:	add	x0, x0, #0xbd8
  42fe1c:	ldr	x1, [x1, #8]
  42fe20:	ldr	x3, [x0]
  42fe24:	add	x2, x1, x23
  42fe28:	ldrh	w0, [x0, #8]
  42fe2c:	str	x3, [x1, x23]
  42fe30:	strh	w0, [x2, #8]
  42fe34:	ldr	x20, [x19, #16]
  42fe38:	cbz	w21, 42fce4 <ferror@plt+0x2c444>
  42fe3c:	cbnz	x20, 42fc98 <ferror@plt+0x2c3f8>
  42fe40:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42fe44:	add	x3, x3, #0xed8
  42fe48:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42fe4c:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42fe50:	add	x3, x3, #0xb8
  42fe54:	add	x1, x1, #0x6c0
  42fe58:	add	x0, x0, #0x6d8
  42fe5c:	mov	w2, #0x17e                 	// #382
  42fe60:	bl	4037c0 <__assert_fail@plt>
  42fe64:	mov	x0, x21
  42fe68:	mov	w20, #0x0                   	// #0
  42fe6c:	bl	403510 <free@plt>
  42fe70:	b	42fdd4 <ferror@plt+0x2c534>
  42fe74:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42fe78:	add	x3, x3, #0xed8
  42fe7c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42fe80:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42fe84:	add	x3, x3, #0x170
  42fe88:	add	x1, x1, #0x6c0
  42fe8c:	add	x0, x0, #0x6d8
  42fe90:	mov	w2, #0x16a                 	// #362
  42fe94:	bl	4037c0 <__assert_fail@plt>
  42fe98:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42fe9c:	add	x3, x3, #0xed8
  42fea0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42fea4:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42fea8:	add	x3, x3, #0x198
  42feac:	add	x1, x1, #0x6c0
  42feb0:	add	x0, x0, #0x6d8
  42feb4:	mov	w2, #0x94d                 	// #2381
  42feb8:	bl	4037c0 <__assert_fail@plt>
  42febc:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42fec0:	add	x3, x3, #0xed8
  42fec4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42fec8:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42fecc:	add	x3, x3, #0x198
  42fed0:	add	x1, x1, #0x6c0
  42fed4:	add	x0, x0, #0xbb0
  42fed8:	mov	w2, #0x94f                 	// #2383
  42fedc:	bl	4037c0 <__assert_fail@plt>
  42fee0:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42fee4:	add	x3, x3, #0xed8
  42fee8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42feec:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42fef0:	add	x3, x3, #0x198
  42fef4:	add	x1, x1, #0x6c0
  42fef8:	add	x0, x0, #0xb90
  42fefc:	mov	w2, #0x94e                 	// #2382
  42ff00:	bl	4037c0 <__assert_fail@plt>
  42ff04:	bl	42cff0 <ferror@plt+0x29750>
  42ff08:	adrp	x3, 452000 <warn@@Base+0x109e8>
  42ff0c:	add	x3, x3, #0xed8
  42ff10:	adrp	x1, 452000 <warn@@Base+0x109e8>
  42ff14:	adrp	x0, 452000 <warn@@Base+0x109e8>
  42ff18:	add	x3, x3, #0x58
  42ff1c:	add	x1, x1, #0x6c0
  42ff20:	add	x0, x0, #0x6d8
  42ff24:	mov	w2, #0x80c                 	// #2060
  42ff28:	bl	4037c0 <__assert_fail@plt>
  42ff2c:	bl	42ced8 <ferror@plt+0x29638>
  42ff30:	bl	403400 <abort@plt>
  42ff34:	nop
  42ff38:	stp	x29, x30, [sp, #-80]!
  42ff3c:	mov	x29, sp
  42ff40:	stp	x19, x20, [sp, #16]
  42ff44:	ldr	x20, [x0, #16]
  42ff48:	cbz	x20, 4301a0 <ferror@plt+0x2c900>
  42ff4c:	mov	x19, x0
  42ff50:	ldr	x0, [x20]
  42ff54:	stp	x21, x22, [sp, #32]
  42ff58:	stp	x23, x24, [sp, #48]
  42ff5c:	cbz	x0, 430178 <ferror@plt+0x2c8d8>
  42ff60:	mov	w23, w2
  42ff64:	mov	w21, w3
  42ff68:	mov	w22, w6
  42ff6c:	cbnz	w4, 4300ec <ferror@plt+0x2c84c>
  42ff70:	cbnz	w3, 430094 <ferror@plt+0x2c7f4>
  42ff74:	ldr	x0, [x20]
  42ff78:	cbnz	w22, 430048 <ferror@plt+0x2c7a8>
  42ff7c:	ldr	x0, [x0, #24]
  42ff80:	bl	403370 <strdup@plt>
  42ff84:	mov	x21, x0
  42ff88:	mov	x1, x21
  42ff8c:	mov	x0, x19
  42ff90:	bl	42e9b0 <ferror@plt+0x2b110>
  42ff94:	mov	w20, w0
  42ff98:	cbz	w0, 43006c <ferror@plt+0x2c7cc>
  42ff9c:	ldr	x0, [x19, #16]
  42ffa0:	cbz	x0, 4301d0 <ferror@plt+0x2c930>
  42ffa4:	ldp	x1, x24, [x0]
  42ffa8:	str	x1, [x19, #16]
  42ffac:	bl	403510 <free@plt>
  42ffb0:	cbz	x24, 430158 <ferror@plt+0x2c8b8>
  42ffb4:	ldr	x2, [x19, #16]
  42ffb8:	cbz	w22, 430150 <ferror@plt+0x2c8b0>
  42ffbc:	cbz	x2, 4301d0 <ferror@plt+0x2c930>
  42ffc0:	ldp	x1, x22, [x2]
  42ffc4:	str	x1, [x19, #16]
  42ffc8:	mov	x0, x2
  42ffcc:	bl	403510 <free@plt>
  42ffd0:	cbz	x22, 430168 <ferror@plt+0x2c8c8>
  42ffd4:	ldr	x2, [x19, #16]
  42ffd8:	cbz	x2, 4301d8 <ferror@plt+0x2c938>
  42ffdc:	ldr	w0, [x2, #16]
  42ffe0:	cmp	w23, w0
  42ffe4:	b.eq	42fff4 <ferror@plt+0x2c754>  // b.none
  42ffe8:	cmp	w0, #0x3
  42ffec:	b.eq	430224 <ferror@plt+0x2c984>  // b.none
  42fff0:	str	w23, [x2, #16]
  42fff4:	ldr	x0, [x19]
  42fff8:	mov	x4, x24
  42fffc:	ldr	x5, [x2, #8]
  430000:	adrp	x1, 452000 <warn@@Base+0x109e8>
  430004:	ldr	x3, [x19, #32]
  430008:	add	x1, x1, #0xc20
  43000c:	mov	x2, x21
  430010:	mov	w20, #0x1                   	// #1
  430014:	bl	403880 <fprintf@plt>
  430018:	mov	x0, x24
  43001c:	bl	403510 <free@plt>
  430020:	mov	x0, x21
  430024:	bl	403510 <free@plt>
  430028:	mov	x0, x22
  43002c:	bl	403510 <free@plt>
  430030:	mov	w0, w20
  430034:	ldp	x19, x20, [sp, #16]
  430038:	ldp	x21, x22, [sp, #32]
  43003c:	ldp	x23, x24, [sp, #48]
  430040:	ldp	x29, x30, [sp], #80
  430044:	ret
  430048:	ldr	x0, [x0]
  43004c:	ldr	x0, [x0, #24]
  430050:	bl	403370 <strdup@plt>
  430054:	mov	x21, x0
  430058:	mov	x1, x21
  43005c:	mov	x0, x19
  430060:	bl	42e9b0 <ferror@plt+0x2b110>
  430064:	mov	w20, w0
  430068:	cbnz	w0, 42ff9c <ferror@plt+0x2c6fc>
  43006c:	mov	x0, x21
  430070:	bl	403510 <free@plt>
  430074:	mov	w0, w20
  430078:	ldp	x19, x20, [sp, #16]
  43007c:	ldp	x21, x22, [sp, #32]
  430080:	ldp	x23, x24, [sp, #48]
  430084:	ldp	x29, x30, [sp], #80
  430088:	ret
  43008c:	cbz	x20, 430200 <ferror@plt+0x2c960>
  430090:	ldr	x25, [sp, #64]
  430094:	ldr	x24, [x20, #8]
  430098:	mov	x0, x24
  43009c:	bl	402fd0 <strlen@plt>
  4300a0:	mov	x21, x0
  4300a4:	mov	x0, x24
  4300a8:	mov	w21, w21
  4300ac:	add	x1, x21, #0x7
  4300b0:	bl	4031f0 <xrealloc@plt>
  4300b4:	ldr	x1, [x19, #16]
  4300b8:	str	x0, [x20, #8]
  4300bc:	adrp	x0, 452000 <warn@@Base+0x109e8>
  4300c0:	add	x0, x0, #0xbe8
  4300c4:	ldr	x1, [x1, #8]
  4300c8:	ldr	w3, [x0]
  4300cc:	add	x2, x1, x21
  4300d0:	ldur	w0, [x0, #3]
  4300d4:	str	w3, [x1, x21]
  4300d8:	stur	w0, [x2, #3]
  4300dc:	ldr	x20, [x19, #16]
  4300e0:	ldr	x0, [x20]
  4300e4:	cbz	w22, 42ff7c <ferror@plt+0x2c6dc>
  4300e8:	b	430048 <ferror@plt+0x2c7a8>
  4300ec:	str	x25, [sp, #64]
  4300f0:	ldr	x25, [x20, #8]
  4300f4:	mov	x0, x25
  4300f8:	bl	402fd0 <strlen@plt>
  4300fc:	mov	x24, x0
  430100:	mov	x0, x25
  430104:	mov	w24, w24
  430108:	add	x1, x24, #0xa
  43010c:	bl	4031f0 <xrealloc@plt>
  430110:	ldr	x1, [x19, #16]
  430114:	str	x0, [x20, #8]
  430118:	adrp	x0, 452000 <warn@@Base+0x109e8>
  43011c:	add	x0, x0, #0xbd8
  430120:	ldr	x1, [x1, #8]
  430124:	ldr	x3, [x0]
  430128:	add	x2, x1, x24
  43012c:	ldrh	w0, [x0, #8]
  430130:	str	x3, [x1, x24]
  430134:	strh	w0, [x2, #8]
  430138:	ldr	x20, [x19, #16]
  43013c:	cbnz	w21, 43008c <ferror@plt+0x2c7ec>
  430140:	ldr	x0, [x20]
  430144:	ldr	x25, [sp, #64]
  430148:	cbz	w22, 42ff7c <ferror@plt+0x2c6dc>
  43014c:	b	430048 <ferror@plt+0x2c7a8>
  430150:	mov	x22, #0x0                   	// #0
  430154:	b	42ffd8 <ferror@plt+0x2c738>
  430158:	mov	x0, x21
  43015c:	mov	w20, #0x0                   	// #0
  430160:	bl	403510 <free@plt>
  430164:	b	430030 <ferror@plt+0x2c790>
  430168:	mov	x0, x24
  43016c:	mov	w20, #0x0                   	// #0
  430170:	bl	403510 <free@plt>
  430174:	b	43006c <ferror@plt+0x2c7cc>
  430178:	adrp	x3, 452000 <warn@@Base+0x109e8>
  43017c:	add	x3, x3, #0xed8
  430180:	adrp	x1, 452000 <warn@@Base+0x109e8>
  430184:	adrp	x0, 452000 <warn@@Base+0x109e8>
  430188:	add	x3, x3, #0x1b8
  43018c:	add	x1, x1, #0x6c0
  430190:	add	x0, x0, #0xb90
  430194:	mov	w2, #0x901                 	// #2305
  430198:	str	x25, [sp, #64]
  43019c:	bl	4037c0 <__assert_fail@plt>
  4301a0:	adrp	x3, 452000 <warn@@Base+0x109e8>
  4301a4:	add	x3, x3, #0xed8
  4301a8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  4301ac:	adrp	x0, 452000 <warn@@Base+0x109e8>
  4301b0:	add	x3, x3, #0x1b8
  4301b4:	add	x1, x1, #0x6c0
  4301b8:	add	x0, x0, #0x6d8
  4301bc:	mov	w2, #0x900                 	// #2304
  4301c0:	stp	x21, x22, [sp, #32]
  4301c4:	stp	x23, x24, [sp, #48]
  4301c8:	str	x25, [sp, #64]
  4301cc:	bl	4037c0 <__assert_fail@plt>
  4301d0:	str	x25, [sp, #64]
  4301d4:	bl	42ced8 <ferror@plt+0x29638>
  4301d8:	adrp	x3, 452000 <warn@@Base+0x109e8>
  4301dc:	add	x3, x3, #0xed8
  4301e0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  4301e4:	adrp	x0, 452000 <warn@@Base+0x109e8>
  4301e8:	add	x3, x3, #0x58
  4301ec:	add	x1, x1, #0x6c0
  4301f0:	add	x0, x0, #0x6d8
  4301f4:	mov	w2, #0x80c                 	// #2060
  4301f8:	str	x25, [sp, #64]
  4301fc:	bl	4037c0 <__assert_fail@plt>
  430200:	adrp	x3, 452000 <warn@@Base+0x109e8>
  430204:	add	x3, x3, #0xed8
  430208:	adrp	x1, 452000 <warn@@Base+0x109e8>
  43020c:	adrp	x0, 452000 <warn@@Base+0x109e8>
  430210:	add	x3, x3, #0xb8
  430214:	add	x1, x1, #0x6c0
  430218:	add	x0, x0, #0x6d8
  43021c:	mov	w2, #0x17e                 	// #382
  430220:	bl	4037c0 <__assert_fail@plt>
  430224:	str	x25, [sp, #64]
  430228:	bl	42cff0 <ferror@plt+0x29750>
  43022c:	nop
  430230:	stp	x29, x30, [sp, #-64]!
  430234:	mov	x29, sp
  430238:	stp	x19, x20, [sp, #16]
  43023c:	mov	x20, x1
  430240:	mov	x19, x0
  430244:	stp	x21, x22, [sp, #32]
  430248:	mov	w21, w2
  43024c:	sub	w2, w2, #0x3
  430250:	cmp	w2, #0x1
  430254:	b.ls	4302c8 <ferror@plt+0x2ca28>  // b.plast
  430258:	mov	x1, x20
  43025c:	mov	x0, x19
  430260:	bl	42e9b0 <ferror@plt+0x2b110>
  430264:	cbnz	w0, 43027c <ferror@plt+0x2c9dc>
  430268:	mov	w0, #0x0                   	// #0
  43026c:	ldp	x19, x20, [sp, #16]
  430270:	ldp	x21, x22, [sp, #32]
  430274:	ldp	x29, x30, [sp], #64
  430278:	ret
  43027c:	ldr	x0, [x19, #16]
  430280:	cbz	x0, 430438 <ferror@plt+0x2cb98>
  430284:	ldp	x1, x22, [x0]
  430288:	str	x1, [x19, #16]
  43028c:	bl	403510 <free@plt>
  430290:	cbz	x22, 430268 <ferror@plt+0x2c9c8>
  430294:	ldr	x20, [x19, #16]
  430298:	ldr	x0, [x20, #24]
  43029c:	cbz	x0, 4302e4 <ferror@plt+0x2ca44>
  4302a0:	mov	x0, x22
  4302a4:	bl	403510 <free@plt>
  4302a8:	ldr	w1, [x19, #24]
  4302ac:	mov	w0, #0x1                   	// #1
  4302b0:	add	w1, w1, w0
  4302b4:	str	w1, [x19, #24]
  4302b8:	ldp	x19, x20, [sp, #16]
  4302bc:	ldp	x21, x22, [sp, #32]
  4302c0:	ldp	x29, x30, [sp], #64
  4302c4:	ret
  4302c8:	ldr	x1, [x0, #16]
  4302cc:	cbz	x1, 430440 <ferror@plt+0x2cba0>
  4302d0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  4302d4:	add	x1, x1, #0xac0
  4302d8:	bl	42e9b0 <ferror@plt+0x2b110>
  4302dc:	cbnz	w0, 430258 <ferror@plt+0x2c9b8>
  4302e0:	b	430268 <ferror@plt+0x2c9c8>
  4302e4:	ldr	w0, [x19, #24]
  4302e8:	stp	x23, x24, [sp, #48]
  4302ec:	cmp	w0, #0x1
  4302f0:	b.eq	430374 <ferror@plt+0x2cad4>  // b.none
  4302f4:	ldr	x24, [x20, #8]
  4302f8:	mov	x0, x24
  4302fc:	bl	402fd0 <strlen@plt>
  430300:	mov	x23, x0
  430304:	mov	x0, x24
  430308:	mov	w23, w23
  43030c:	add	x1, x23, #0x3
  430310:	bl	4031f0 <xrealloc@plt>
  430314:	ldr	x3, [x19, #16]
  430318:	str	x0, [x20, #8]
  43031c:	sub	w0, w21, #0x2
  430320:	adrp	x1, 447000 <warn@@Base+0x59e8>
  430324:	tst	w0, #0xfffffffd
  430328:	add	x1, x1, #0x28
  43032c:	ldr	x0, [x3, #8]
  430330:	ldrh	w3, [x1]
  430334:	add	x2, x0, x23
  430338:	ldrb	w1, [x1, #2]
  43033c:	strh	w3, [x0, x23]
  430340:	strb	w1, [x2, #2]
  430344:	ldr	x20, [x19, #16]
  430348:	b.ne	4303cc <ferror@plt+0x2cb2c>  // b.any
  43034c:	cbnz	x20, 430380 <ferror@plt+0x2cae0>
  430350:	adrp	x3, 452000 <warn@@Base+0x109e8>
  430354:	add	x3, x3, #0xed8
  430358:	adrp	x1, 452000 <warn@@Base+0x109e8>
  43035c:	adrp	x0, 452000 <warn@@Base+0x109e8>
  430360:	add	x3, x3, #0xb8
  430364:	add	x1, x1, #0x6c0
  430368:	add	x0, x0, #0x6d8
  43036c:	mov	w2, #0x17e                 	// #382
  430370:	bl	4037c0 <__assert_fail@plt>
  430374:	sub	w0, w21, #0x2
  430378:	tst	w0, #0xfffffffd
  43037c:	b.ne	4303d0 <ferror@plt+0x2cb30>  // b.any
  430380:	ldr	x23, [x20, #8]
  430384:	mov	x0, x23
  430388:	bl	402fd0 <strlen@plt>
  43038c:	mov	x21, x0
  430390:	mov	x0, x23
  430394:	mov	w21, w21
  430398:	add	x1, x21, #0xa
  43039c:	bl	4031f0 <xrealloc@plt>
  4303a0:	ldr	x1, [x19, #16]
  4303a4:	str	x0, [x20, #8]
  4303a8:	adrp	x0, 452000 <warn@@Base+0x109e8>
  4303ac:	add	x0, x0, #0xa78
  4303b0:	ldr	x1, [x1, #8]
  4303b4:	ldr	x3, [x0]
  4303b8:	add	x2, x1, x21
  4303bc:	ldrh	w0, [x0, #8]
  4303c0:	str	x3, [x1, x21]
  4303c4:	strh	w0, [x2, #8]
  4303c8:	ldr	x20, [x19, #16]
  4303cc:	cbz	x20, 430350 <ferror@plt+0x2cab0>
  4303d0:	ldr	x23, [x20, #8]
  4303d4:	mov	x0, x23
  4303d8:	bl	402fd0 <strlen@plt>
  4303dc:	mov	x21, x0
  4303e0:	mov	x0, x22
  4303e4:	bl	402fd0 <strlen@plt>
  4303e8:	mov	x1, x0
  4303ec:	mov	w21, w21
  4303f0:	add	x1, x1, #0x1
  4303f4:	mov	x0, x23
  4303f8:	add	x1, x1, x21
  4303fc:	bl	4031f0 <xrealloc@plt>
  430400:	str	x0, [x20, #8]
  430404:	ldr	x0, [x19, #16]
  430408:	mov	x1, x22
  43040c:	ldr	x0, [x0, #8]
  430410:	add	x0, x0, x21
  430414:	bl	403620 <strcpy@plt>
  430418:	mov	x0, x22
  43041c:	ldp	x23, x24, [sp, #48]
  430420:	bl	403510 <free@plt>
  430424:	ldr	w1, [x19, #24]
  430428:	mov	w0, #0x1                   	// #1
  43042c:	add	w1, w1, w0
  430430:	str	w1, [x19, #24]
  430434:	b	4302b8 <ferror@plt+0x2ca18>
  430438:	stp	x23, x24, [sp, #48]
  43043c:	bl	42ced8 <ferror@plt+0x29638>
  430440:	stp	x23, x24, [sp, #48]
  430444:	bl	42d1d8 <ferror@plt+0x29938>
  430448:	stp	x29, x30, [sp, #-80]!
  43044c:	sub	w4, w2, #0x3
  430450:	cmp	w4, #0x1
  430454:	mov	x29, sp
  430458:	stp	x19, x20, [sp, #16]
  43045c:	mov	w20, w2
  430460:	mov	x19, x0
  430464:	stp	x21, x22, [sp, #32]
  430468:	mov	x21, x1
  43046c:	mov	x22, x3
  430470:	b.ls	43051c <ferror@plt+0x2cc7c>  // b.plast
  430474:	mov	x1, x21
  430478:	mov	x0, x19
  43047c:	bl	42e9b0 <ferror@plt+0x2b110>
  430480:	cbnz	w0, 430498 <ferror@plt+0x2cbf8>
  430484:	mov	w0, #0x0                   	// #0
  430488:	ldp	x19, x20, [sp, #16]
  43048c:	ldp	x21, x22, [sp, #32]
  430490:	ldp	x29, x30, [sp], #80
  430494:	ret
  430498:	ldr	x0, [x19, #16]
  43049c:	cbz	x0, 430578 <ferror@plt+0x2ccd8>
  4304a0:	ldp	x1, x21, [x0]
  4304a4:	str	x1, [x19, #16]
  4304a8:	bl	403510 <free@plt>
  4304ac:	cbz	x21, 430484 <ferror@plt+0x2cbe4>
  4304b0:	ldr	w0, [x19, #24]
  4304b4:	cmp	w0, #0x1
  4304b8:	b.ne	430538 <ferror@plt+0x2cc98>  // b.any
  4304bc:	sub	w20, w20, #0x2
  4304c0:	tst	w20, #0xfffffffd
  4304c4:	b.eq	43055c <ferror@plt+0x2ccbc>  // b.none
  4304c8:	mov	x2, x22
  4304cc:	add	x0, sp, #0x38
  4304d0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  4304d4:	add	x1, x1, #0x678
  4304d8:	bl	4030a0 <sprintf@plt>
  4304dc:	ldr	x0, [x19]
  4304e0:	add	x3, sp, #0x38
  4304e4:	mov	x2, x21
  4304e8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  4304ec:	add	x1, x1, #0xc48
  4304f0:	bl	403880 <fprintf@plt>
  4304f4:	mov	x0, x21
  4304f8:	bl	403510 <free@plt>
  4304fc:	ldr	w1, [x19, #24]
  430500:	mov	w0, #0x1                   	// #1
  430504:	ldp	x21, x22, [sp, #32]
  430508:	add	w1, w1, w0
  43050c:	str	w1, [x19, #24]
  430510:	ldp	x19, x20, [sp, #16]
  430514:	ldp	x29, x30, [sp], #80
  430518:	ret
  43051c:	ldr	x1, [x0, #16]
  430520:	cbz	x1, 43057c <ferror@plt+0x2ccdc>
  430524:	adrp	x1, 452000 <warn@@Base+0x109e8>
  430528:	add	x1, x1, #0xac0
  43052c:	bl	42e9b0 <ferror@plt+0x2b110>
  430530:	cbnz	w0, 430474 <ferror@plt+0x2cbd4>
  430534:	b	430484 <ferror@plt+0x2cbe4>
  430538:	ldr	x3, [x19]
  43053c:	sub	w20, w20, #0x2
  430540:	adrp	x0, 447000 <warn@@Base+0x59e8>
  430544:	mov	x2, #0x2                   	// #2
  430548:	add	x0, x0, #0x28
  43054c:	mov	x1, #0x1                   	// #1
  430550:	bl	4035b0 <fwrite@plt>
  430554:	tst	w20, #0xfffffffd
  430558:	b.ne	4304c8 <ferror@plt+0x2cc28>  // b.any
  43055c:	ldr	x3, [x19]
  430560:	adrp	x0, 452000 <warn@@Base+0x109e8>
  430564:	mov	x2, #0x9                   	// #9
  430568:	mov	x1, #0x1                   	// #1
  43056c:	add	x0, x0, #0xa78
  430570:	bl	4035b0 <fwrite@plt>
  430574:	b	4304c8 <ferror@plt+0x2cc28>
  430578:	bl	42ced8 <ferror@plt+0x29638>
  43057c:	bl	42d1d8 <ferror@plt+0x29938>
  430580:	stp	x29, x30, [sp, #-144]!
  430584:	mov	x29, sp
  430588:	stp	x19, x20, [sp, #16]
  43058c:	mov	x19, x0
  430590:	mov	x0, #0x38                  	// #56
  430594:	stp	x21, x22, [sp, #32]
  430598:	mov	x22, x2
  43059c:	stp	x23, x24, [sp, #48]
  4305a0:	mov	x24, x1
  4305a4:	mov	x23, x3
  4305a8:	bl	4032a0 <xmalloc@plt>
  4305ac:	mov	x20, x0
  4305b0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  4305b4:	add	x0, x1, #0xc58
  4305b8:	stp	xzr, xzr, [x20]
  4305bc:	stp	xzr, xzr, [x20, #16]
  4305c0:	stp	xzr, xzr, [x20, #32]
  4305c4:	str	xzr, [x20, #48]
  4305c8:	bl	4032d0 <xstrdup@plt>
  4305cc:	str	xzr, [x20, #24]
  4305d0:	ldr	x2, [x19, #16]
  4305d4:	mov	w1, #0x3                   	// #3
  4305d8:	stp	x2, x0, [x20]
  4305dc:	mov	x21, x0
  4305e0:	str	x20, [x19, #16]
  4305e4:	str	w1, [x20, #16]
  4305e8:	cbz	x24, 430674 <ferror@plt+0x2cdd4>
  4305ec:	stp	x25, x26, [sp, #64]
  4305f0:	bl	402fd0 <strlen@plt>
  4305f4:	mov	w25, w0
  4305f8:	mov	x0, x24
  4305fc:	bl	402fd0 <strlen@plt>
  430600:	add	x1, x0, #0x1
  430604:	mov	x0, x21
  430608:	add	x1, x1, x25
  43060c:	bl	4031f0 <xrealloc@plt>
  430610:	str	x0, [x20, #8]
  430614:	mov	x1, x24
  430618:	ldr	x0, [x19, #16]
  43061c:	ldr	x0, [x0, #8]
  430620:	add	x0, x0, x25
  430624:	bl	403620 <strcpy@plt>
  430628:	ldr	x20, [x19, #16]
  43062c:	cbz	x20, 4308e8 <ferror@plt+0x2d048>
  430630:	ldr	x24, [x20, #8]
  430634:	mov	x0, x24
  430638:	bl	402fd0 <strlen@plt>
  43063c:	mov	x21, x0
  430640:	mov	x0, x24
  430644:	mov	w21, w21
  430648:	add	x1, x21, #0x2
  43064c:	bl	4031f0 <xrealloc@plt>
  430650:	str	x0, [x20, #8]
  430654:	mov	w1, #0x20                  	// #32
  430658:	ldr	x0, [x19, #16]
  43065c:	ldr	x0, [x0, #8]
  430660:	strh	w1, [x0, x21]
  430664:	ldr	x20, [x19, #16]
  430668:	cbz	x20, 4308e8 <ferror@plt+0x2d048>
  43066c:	ldp	x25, x26, [sp, #64]
  430670:	ldr	x21, [x20, #8]
  430674:	mov	x0, x21
  430678:	bl	402fd0 <strlen@plt>
  43067c:	mov	w24, w0
  430680:	add	x1, x24, #0x3
  430684:	mov	x0, x21
  430688:	bl	4031f0 <xrealloc@plt>
  43068c:	ldr	x1, [x19, #16]
  430690:	str	x0, [x20, #8]
  430694:	adrp	x0, 452000 <warn@@Base+0x109e8>
  430698:	add	x0, x0, #0xc60
  43069c:	ldr	x1, [x1, #8]
  4306a0:	ldrh	w3, [x0]
  4306a4:	add	x2, x1, x24
  4306a8:	ldrb	w0, [x0, #2]
  4306ac:	strh	w3, [x1, x24]
  4306b0:	strb	w0, [x2, #2]
  4306b4:	cbz	x22, 430910 <ferror@plt+0x2d070>
  4306b8:	stp	x27, x28, [sp, #80]
  4306bc:	mov	w21, #0x0                   	// #0
  4306c0:	mov	x28, #0x0                   	// #0
  4306c4:	ldr	x27, [x22]
  4306c8:	mov	x24, #0x0                   	// #0
  4306cc:	cbz	x27, 43095c <ferror@plt+0x2d0bc>
  4306d0:	stp	x25, x26, [sp, #64]
  4306d4:	adrp	x26, 44a000 <warn@@Base+0x89e8>
  4306d8:	add	x0, x26, #0xf0
  4306dc:	str	x0, [sp, #104]
  4306e0:	ldr	x26, [x19, #16]
  4306e4:	cbz	x26, 4308ec <ferror@plt+0x2d04c>
  4306e8:	ldr	x25, [x26, #8]
  4306ec:	add	x0, x23, x28
  4306f0:	str	x0, [sp, #96]
  4306f4:	mov	x0, x25
  4306f8:	bl	402fd0 <strlen@plt>
  4306fc:	mov	x20, x0
  430700:	mov	x0, x27
  430704:	bl	402fd0 <strlen@plt>
  430708:	mov	x1, x0
  43070c:	mov	w20, w20
  430710:	add	x1, x1, #0x1
  430714:	add	x1, x1, x20
  430718:	mov	x0, x25
  43071c:	bl	4031f0 <xrealloc@plt>
  430720:	str	x0, [x26, #8]
  430724:	ldr	x0, [x19, #16]
  430728:	mov	x1, x27
  43072c:	ldr	x0, [x0, #8]
  430730:	add	x0, x0, x20
  430734:	bl	403620 <strcpy@plt>
  430738:	ldr	x2, [x23, x28]
  43073c:	cmp	x2, x24
  430740:	b.eq	4307f0 <ferror@plt+0x2cf50>  // b.none
  430744:	ldr	x1, [sp, #104]
  430748:	add	x3, sp, #0x78
  43074c:	mov	x0, x3
  430750:	bl	4030a0 <sprintf@plt>
  430754:	ldr	x24, [x19, #16]
  430758:	cbz	x24, 4308ec <ferror@plt+0x2d04c>
  43075c:	ldr	x26, [x24, #8]
  430760:	mov	x0, x26
  430764:	bl	402fd0 <strlen@plt>
  430768:	mov	x20, x0
  43076c:	mov	x0, x26
  430770:	mov	w20, w20
  430774:	add	x1, x20, #0x4
  430778:	bl	4031f0 <xrealloc@plt>
  43077c:	str	x0, [x24, #8]
  430780:	mov	w1, #0x3d20                	// #15648
  430784:	ldr	x0, [x19, #16]
  430788:	movk	w1, #0x20, lsl #16
  43078c:	ldr	x0, [x0, #8]
  430790:	str	w1, [x0, x20]
  430794:	ldr	x24, [x19, #16]
  430798:	cbz	x24, 4308ec <ferror@plt+0x2d04c>
  43079c:	ldr	x26, [x24, #8]
  4307a0:	mov	x0, x26
  4307a4:	bl	402fd0 <strlen@plt>
  4307a8:	add	x1, sp, #0x78
  4307ac:	mov	x20, x0
  4307b0:	mov	x0, x1
  4307b4:	mov	w20, w20
  4307b8:	bl	402fd0 <strlen@plt>
  4307bc:	mov	x1, x0
  4307c0:	add	x1, x1, #0x1
  4307c4:	mov	x0, x26
  4307c8:	add	x1, x1, x20
  4307cc:	bl	4031f0 <xrealloc@plt>
  4307d0:	str	x0, [x24, #8]
  4307d4:	add	x1, sp, #0x78
  4307d8:	ldr	x0, [x19, #16]
  4307dc:	ldr	x0, [x0, #8]
  4307e0:	add	x0, x0, x20
  4307e4:	bl	403620 <strcpy@plt>
  4307e8:	ldr	x0, [sp, #96]
  4307ec:	ldr	x2, [x0]
  4307f0:	add	w21, w21, #0x1
  4307f4:	add	x24, x2, #0x1
  4307f8:	ubfiz	x28, x21, #3, #32
  4307fc:	ldr	x27, [x22, w21, uxtw #3]
  430800:	add	x26, x22, x28
  430804:	cbz	x27, 430884 <ferror@plt+0x2cfe4>
  430808:	cbz	w21, 4306e0 <ferror@plt+0x2ce40>
  43080c:	ldr	x25, [x19, #16]
  430810:	cbz	x25, 4308ec <ferror@plt+0x2d04c>
  430814:	ldr	x27, [x25, #8]
  430818:	mov	x0, x27
  43081c:	bl	402fd0 <strlen@plt>
  430820:	mov	x20, x0
  430824:	mov	x0, x27
  430828:	mov	w20, w20
  43082c:	add	x1, x20, #0x3
  430830:	bl	4031f0 <xrealloc@plt>
  430834:	str	x0, [x25, #8]
  430838:	adrp	x1, 447000 <warn@@Base+0x59e8>
  43083c:	ldr	x0, [x19, #16]
  430840:	add	x1, x1, #0x28
  430844:	ldr	x0, [x0, #8]
  430848:	ldrh	w5, [x1]
  43084c:	add	x2, x0, x20
  430850:	ldrb	w1, [x1, #2]
  430854:	strh	w5, [x0, x20]
  430858:	strb	w1, [x2, #2]
  43085c:	ldr	x27, [x26]
  430860:	cbnz	x27, 4306e0 <ferror@plt+0x2ce40>
  430864:	ldp	x25, x26, [sp, #64]
  430868:	mov	w0, #0x0                   	// #0
  43086c:	ldp	x27, x28, [sp, #80]
  430870:	ldp	x19, x20, [sp, #16]
  430874:	ldp	x21, x22, [sp, #32]
  430878:	ldp	x23, x24, [sp, #48]
  43087c:	ldp	x29, x30, [sp], #144
  430880:	ret
  430884:	ldp	x25, x26, [sp, #64]
  430888:	ldp	x27, x28, [sp, #80]
  43088c:	ldr	x21, [x19, #16]
  430890:	cbz	x21, 4308e4 <ferror@plt+0x2d044>
  430894:	ldr	x22, [x21, #8]
  430898:	mov	x0, x22
  43089c:	bl	402fd0 <strlen@plt>
  4308a0:	mov	x20, x0
  4308a4:	mov	x0, x22
  4308a8:	mov	w20, w20
  4308ac:	add	x1, x20, #0x3
  4308b0:	bl	4031f0 <xrealloc@plt>
  4308b4:	ldr	x2, [x19, #16]
  4308b8:	str	x0, [x21, #8]
  4308bc:	adrp	x1, 452000 <warn@@Base+0x109e8>
  4308c0:	add	x1, x1, #0xae0
  4308c4:	mov	w0, #0x1                   	// #1
  4308c8:	ldr	x2, [x2, #8]
  4308cc:	ldrh	w4, [x1]
  4308d0:	add	x3, x2, x20
  4308d4:	ldrb	w1, [x1, #2]
  4308d8:	strh	w4, [x2, x20]
  4308dc:	strb	w1, [x3, #2]
  4308e0:	b	430870 <ferror@plt+0x2cfd0>
  4308e4:	stp	x25, x26, [sp, #64]
  4308e8:	stp	x27, x28, [sp, #80]
  4308ec:	adrp	x3, 452000 <warn@@Base+0x109e8>
  4308f0:	add	x3, x3, #0xed8
  4308f4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  4308f8:	adrp	x0, 452000 <warn@@Base+0x109e8>
  4308fc:	add	x3, x3, #0xb8
  430900:	add	x1, x1, #0x6c0
  430904:	add	x0, x0, #0x6d8
  430908:	mov	w2, #0x17e                 	// #382
  43090c:	bl	4037c0 <__assert_fail@plt>
  430910:	ldr	x21, [x19, #16]
  430914:	cbz	x21, 4308e4 <ferror@plt+0x2d044>
  430918:	ldr	x22, [x21, #8]
  43091c:	mov	x0, x22
  430920:	bl	402fd0 <strlen@plt>
  430924:	mov	x20, x0
  430928:	mov	x0, x22
  43092c:	mov	w20, w20
  430930:	add	x1, x20, #0x10
  430934:	bl	4031f0 <xrealloc@plt>
  430938:	str	x0, [x21, #8]
  43093c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  430940:	ldr	x0, [x19, #16]
  430944:	add	x1, x1, #0xc68
  430948:	ldr	x0, [x0, #8]
  43094c:	ldp	x2, x3, [x1]
  430950:	add	x20, x0, x20
  430954:	stp	x2, x3, [x20]
  430958:	b	43088c <ferror@plt+0x2cfec>
  43095c:	ldp	x27, x28, [sp, #80]
  430960:	b	43088c <ferror@plt+0x2cfec>
  430964:	nop
  430968:	stp	x29, x30, [sp, #-112]!
  43096c:	mov	x29, sp
  430970:	stp	x19, x20, [sp, #16]
  430974:	mov	x20, x2
  430978:	stp	x21, x22, [sp, #32]
  43097c:	mov	x21, x0
  430980:	mov	x22, x1
  430984:	stp	x23, x24, [sp, #48]
  430988:	mov	x24, x3
  43098c:	bl	430580 <ferror@plt+0x2cce0>
  430990:	cbz	w0, 430a30 <ferror@plt+0x2d190>
  430994:	cbz	x22, 430a44 <ferror@plt+0x2d1a4>
  430998:	ldr	x2, [x21, #16]
  43099c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  4309a0:	ldr	x0, [x21]
  4309a4:	add	x1, x1, #0xca8
  4309a8:	ldr	x4, [x2, #8]
  4309ac:	mov	x2, x22
  4309b0:	ldr	x3, [x21, #32]
  4309b4:	bl	403880 <fprintf@plt>
  4309b8:	cbz	x20, 430a2c <ferror@plt+0x2d18c>
  4309bc:	ldr	x0, [x20]
  4309c0:	cbz	x0, 430a2c <ferror@plt+0x2d18c>
  4309c4:	mov	x23, x20
  4309c8:	stp	x25, x26, [sp, #64]
  4309cc:	adrp	x26, 44a000 <warn@@Base+0x89e8>
  4309d0:	adrp	x25, 452000 <warn@@Base+0x109e8>
  4309d4:	add	x26, x26, #0xf0
  4309d8:	add	x25, x25, #0xc80
  4309dc:	mov	w19, #0x0                   	// #0
  4309e0:	mov	x2, #0x0                   	// #0
  4309e4:	nop
  4309e8:	ldr	x2, [x24, x2]
  4309ec:	mov	x1, x26
  4309f0:	add	x0, sp, #0x58
  4309f4:	add	w19, w19, #0x1
  4309f8:	bl	4030a0 <sprintf@plt>
  4309fc:	ldr	x2, [x23]
  430a00:	add	x5, sp, #0x58
  430a04:	ldr	x0, [x21]
  430a08:	mov	x4, x22
  430a0c:	ldr	x3, [x21, #32]
  430a10:	mov	x1, x25
  430a14:	bl	403880 <fprintf@plt>
  430a18:	ldr	x0, [x20, w19, uxtw #3]
  430a1c:	ubfiz	x2, x19, #3, #32
  430a20:	add	x23, x20, x2
  430a24:	cbnz	x0, 4309e8 <ferror@plt+0x2d148>
  430a28:	ldp	x25, x26, [sp, #64]
  430a2c:	mov	w0, #0x1                   	// #1
  430a30:	ldp	x19, x20, [sp, #16]
  430a34:	ldp	x21, x22, [sp, #32]
  430a38:	ldp	x23, x24, [sp, #48]
  430a3c:	ldp	x29, x30, [sp], #112
  430a40:	ret
  430a44:	adrp	x22, 452000 <warn@@Base+0x109e8>
  430a48:	add	x22, x22, #0xc78
  430a4c:	b	4309b8 <ferror@plt+0x2d118>
  430a50:	stp	x29, x30, [sp, #-64]!
  430a54:	mov	x29, sp
  430a58:	stp	x19, x20, [sp, #16]
  430a5c:	adrp	x20, 44d000 <warn@@Base+0xb9e8>
  430a60:	add	x20, x20, #0xd68
  430a64:	mov	x19, x0
  430a68:	mov	x1, x20
  430a6c:	bl	42e9b0 <ferror@plt+0x2b110>
  430a70:	cbnz	w0, 430a84 <ferror@plt+0x2d1e4>
  430a74:	mov	w0, #0x0                   	// #0
  430a78:	ldp	x19, x20, [sp, #16]
  430a7c:	ldp	x29, x30, [sp], #64
  430a80:	ret
  430a84:	ldr	x0, [x19, #16]
  430a88:	stp	x21, x22, [sp, #32]
  430a8c:	cbz	x0, 430ba0 <ferror@plt+0x2d300>
  430a90:	ldp	x1, x21, [x0]
  430a94:	str	x1, [x19, #16]
  430a98:	bl	403510 <free@plt>
  430a9c:	cbz	x21, 430ab0 <ferror@plt+0x2d210>
  430aa0:	mov	x1, x20
  430aa4:	mov	x0, x19
  430aa8:	bl	42e9b0 <ferror@plt+0x2b110>
  430aac:	cbnz	w0, 430ab8 <ferror@plt+0x2d218>
  430ab0:	ldp	x21, x22, [sp, #32]
  430ab4:	b	430a74 <ferror@plt+0x2d1d4>
  430ab8:	ldr	x0, [x19, #16]
  430abc:	str	x23, [sp, #48]
  430ac0:	cbz	x0, 430ba8 <ferror@plt+0x2d308>
  430ac4:	ldr	x0, [x0, #8]
  430ac8:	adrp	x22, 44d000 <warn@@Base+0xb9e8>
  430acc:	add	x22, x22, #0x7f8
  430ad0:	bl	402fd0 <strlen@plt>
  430ad4:	add	x0, x0, #0x2
  430ad8:	bl	4032a0 <xmalloc@plt>
  430adc:	mov	x23, x0
  430ae0:	ldr	x3, [x19, #16]
  430ae4:	mov	x1, x22
  430ae8:	adrp	x2, 446000 <warn@@Base+0x49e8>
  430aec:	add	x2, x2, #0xd40
  430af0:	ldr	x3, [x3, #8]
  430af4:	bl	4030a0 <sprintf@plt>
  430af8:	ldr	x0, [x19, #16]
  430afc:	ldr	x0, [x0, #8]
  430b00:	bl	403510 <free@plt>
  430b04:	ldr	x1, [x19, #16]
  430b08:	mov	x0, x21
  430b0c:	str	x23, [x1, #8]
  430b10:	bl	402fd0 <strlen@plt>
  430b14:	mov	x20, x0
  430b18:	mov	x0, x23
  430b1c:	bl	402fd0 <strlen@plt>
  430b20:	add	x0, x20, x0
  430b24:	add	x0, x0, #0x1
  430b28:	bl	4032a0 <xmalloc@plt>
  430b2c:	ldr	x3, [x19, #16]
  430b30:	mov	x2, x21
  430b34:	mov	x1, x22
  430b38:	mov	x20, x0
  430b3c:	ldr	x3, [x3, #8]
  430b40:	bl	4030a0 <sprintf@plt>
  430b44:	ldr	x0, [x19, #16]
  430b48:	ldr	x0, [x0, #8]
  430b4c:	bl	403510 <free@plt>
  430b50:	ldr	x22, [x19, #16]
  430b54:	mov	x0, x20
  430b58:	str	x20, [x22, #8]
  430b5c:	bl	402fd0 <strlen@plt>
  430b60:	mov	w21, w0
  430b64:	add	x1, x21, #0x4
  430b68:	mov	x0, x20
  430b6c:	bl	4031f0 <xrealloc@plt>
  430b70:	ldr	x1, [x19, #16]
  430b74:	str	x0, [x22, #8]
  430b78:	mov	w2, #0x3a3a                	// #14906
  430b7c:	mov	w0, #0x1                   	// #1
  430b80:	movk	w2, #0x7c, lsl #16
  430b84:	ldr	x1, [x1, #8]
  430b88:	str	w2, [x1, x21]
  430b8c:	ldp	x19, x20, [sp, #16]
  430b90:	ldp	x21, x22, [sp, #32]
  430b94:	ldr	x23, [sp, #48]
  430b98:	ldp	x29, x30, [sp], #64
  430b9c:	ret
  430ba0:	str	x23, [sp, #48]
  430ba4:	bl	42ced8 <ferror@plt+0x29638>
  430ba8:	adrp	x3, 452000 <warn@@Base+0x109e8>
  430bac:	add	x3, x3, #0xed8
  430bb0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  430bb4:	adrp	x0, 452000 <warn@@Base+0x109e8>
  430bb8:	add	x3, x3, #0x170
  430bbc:	add	x1, x1, #0x6c0
  430bc0:	add	x0, x0, #0x6d8
  430bc4:	mov	w2, #0x16a                 	// #362
  430bc8:	bl	4037c0 <__assert_fail@plt>
  430bcc:	nop
  430bd0:	stp	x29, x30, [sp, #-144]!
  430bd4:	cmp	w3, #0x0
  430bd8:	mov	x29, sp
  430bdc:	ldr	w3, [x0, #8]
  430be0:	stp	x19, x20, [sp, #16]
  430be4:	mov	x19, x0
  430be8:	add	w3, w3, #0x2
  430bec:	stp	x21, x22, [sp, #32]
  430bf0:	adrp	x21, 452000 <warn@@Base+0x109e8>
  430bf4:	add	x0, x21, #0xcd0
  430bf8:	stp	x23, x24, [sp, #48]
  430bfc:	adrp	x21, 452000 <warn@@Base+0x109e8>
  430c00:	add	x21, x21, #0xcc8
  430c04:	stp	x25, x26, [sp, #64]
  430c08:	csel	x21, x21, x0, ne  // ne = any
  430c0c:	mov	x22, x1
  430c10:	str	w3, [x19, #8]
  430c14:	mov	w24, w2
  430c18:	mov	w23, w4
  430c1c:	mov	x0, #0x38                  	// #56
  430c20:	bl	4032a0 <xmalloc@plt>
  430c24:	mov	x20, x0
  430c28:	mov	x0, x21
  430c2c:	stp	xzr, xzr, [x20]
  430c30:	stp	xzr, xzr, [x20, #16]
  430c34:	stp	xzr, xzr, [x20, #32]
  430c38:	str	xzr, [x20, #48]
  430c3c:	bl	4032d0 <xstrdup@plt>
  430c40:	str	xzr, [x20, #24]
  430c44:	ldr	x2, [x19, #16]
  430c48:	mov	w1, #0x3                   	// #3
  430c4c:	stp	x2, x0, [x20]
  430c50:	str	x20, [x19, #16]
  430c54:	str	w1, [x20, #16]
  430c58:	cbnz	x22, 430dd0 <ferror@plt+0x2d530>
  430c5c:	add	x0, sp, #0x58
  430c60:	mov	w2, w24
  430c64:	adrp	x1, 452000 <warn@@Base+0x109e8>
  430c68:	add	x1, x1, #0x948
  430c6c:	bl	4030a0 <sprintf@plt>
  430c70:	ldr	x21, [x19, #16]
  430c74:	cbz	x21, 430e14 <ferror@plt+0x2d574>
  430c78:	ldr	x25, [x21, #8]
  430c7c:	mov	x0, x25
  430c80:	bl	402fd0 <strlen@plt>
  430c84:	mov	x20, x0
  430c88:	add	x0, sp, #0x58
  430c8c:	bl	402fd0 <strlen@plt>
  430c90:	mov	x1, x0
  430c94:	mov	w20, w20
  430c98:	add	x1, x1, #0x1
  430c9c:	add	x1, x1, x20
  430ca0:	mov	x0, x25
  430ca4:	bl	4031f0 <xrealloc@plt>
  430ca8:	str	x0, [x21, #8]
  430cac:	ldr	x0, [x19, #16]
  430cb0:	add	x1, sp, #0x58
  430cb4:	ldr	x0, [x0, #8]
  430cb8:	add	x0, x0, x20
  430cbc:	bl	403620 <strcpy@plt>
  430cc0:	ldr	x21, [x19, #16]
  430cc4:	cbz	x21, 430e14 <ferror@plt+0x2d574>
  430cc8:	ldr	x25, [x21, #8]
  430ccc:	mov	x0, x25
  430cd0:	bl	402fd0 <strlen@plt>
  430cd4:	mov	x20, x0
  430cd8:	mov	x0, x25
  430cdc:	mov	w20, w20
  430ce0:	add	x1, x20, #0x3
  430ce4:	bl	4031f0 <xrealloc@plt>
  430ce8:	ldr	x1, [x19, #16]
  430cec:	str	x0, [x21, #8]
  430cf0:	adrp	x0, 452000 <warn@@Base+0x109e8>
  430cf4:	add	x0, x0, #0xcd8
  430cf8:	ldr	x1, [x1, #8]
  430cfc:	ldrh	w3, [x0]
  430d00:	add	x2, x1, x20
  430d04:	ldrb	w0, [x0, #2]
  430d08:	strh	w3, [x1, x20]
  430d0c:	strb	w0, [x2, #2]
  430d10:	cbnz	w23, 430f70 <ferror@plt+0x2d6d0>
  430d14:	ldr	x21, [x19, #16]
  430d18:	cbz	x21, 430e14 <ferror@plt+0x2d574>
  430d1c:	ldr	x22, [x21, #8]
  430d20:	mov	x0, x22
  430d24:	bl	402fd0 <strlen@plt>
  430d28:	mov	x20, x0
  430d2c:	mov	x0, x22
  430d30:	mov	w20, w20
  430d34:	add	x1, x20, #0x2
  430d38:	bl	4031f0 <xrealloc@plt>
  430d3c:	str	x0, [x21, #8]
  430d40:	mov	w1, #0xa                   	// #10
  430d44:	ldr	x0, [x19, #16]
  430d48:	ldr	x0, [x0, #8]
  430d4c:	strh	w1, [x0, x20]
  430d50:	ldr	x21, [x19, #16]
  430d54:	ldr	w0, [x19, #8]
  430d58:	str	wzr, [x21, #16]
  430d5c:	cbz	w0, 430db4 <ferror@plt+0x2d514>
  430d60:	mov	w22, #0x0                   	// #0
  430d64:	mov	w24, #0x20                  	// #32
  430d68:	b	430d74 <ferror@plt+0x2d4d4>
  430d6c:	ldr	x21, [x19, #16]
  430d70:	cbz	x21, 430e14 <ferror@plt+0x2d574>
  430d74:	ldr	x23, [x21, #8]
  430d78:	add	w22, w22, #0x1
  430d7c:	mov	x0, x23
  430d80:	bl	402fd0 <strlen@plt>
  430d84:	mov	x20, x0
  430d88:	mov	x0, x23
  430d8c:	mov	w20, w20
  430d90:	add	x1, x20, #0x2
  430d94:	bl	4031f0 <xrealloc@plt>
  430d98:	str	x0, [x21, #8]
  430d9c:	ldr	x0, [x19, #16]
  430da0:	ldr	x0, [x0, #8]
  430da4:	strh	w24, [x0, x20]
  430da8:	ldr	w0, [x19, #8]
  430dac:	cmp	w22, w0
  430db0:	b.cc	430d6c <ferror@plt+0x2d4cc>  // b.lo, b.ul, b.last
  430db4:	mov	w0, #0x1                   	// #1
  430db8:	ldp	x19, x20, [sp, #16]
  430dbc:	ldp	x21, x22, [sp, #32]
  430dc0:	ldp	x23, x24, [sp, #48]
  430dc4:	ldp	x25, x26, [sp, #64]
  430dc8:	ldp	x29, x30, [sp], #144
  430dcc:	ret
  430dd0:	mov	x21, x0
  430dd4:	bl	402fd0 <strlen@plt>
  430dd8:	mov	w25, w0
  430ddc:	mov	x0, x22
  430de0:	bl	402fd0 <strlen@plt>
  430de4:	add	x1, x0, #0x1
  430de8:	add	x1, x1, x25
  430dec:	mov	x0, x21
  430df0:	bl	4031f0 <xrealloc@plt>
  430df4:	str	x0, [x20, #8]
  430df8:	ldr	x0, [x19, #16]
  430dfc:	mov	x1, x22
  430e00:	ldr	x0, [x0, #8]
  430e04:	add	x0, x0, x25
  430e08:	bl	403620 <strcpy@plt>
  430e0c:	ldr	x20, [x19, #16]
  430e10:	cbnz	x20, 430e38 <ferror@plt+0x2d598>
  430e14:	adrp	x3, 452000 <warn@@Base+0x109e8>
  430e18:	add	x3, x3, #0xed8
  430e1c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  430e20:	adrp	x0, 452000 <warn@@Base+0x109e8>
  430e24:	add	x3, x3, #0xb8
  430e28:	add	x1, x1, #0x6c0
  430e2c:	add	x0, x0, #0x6d8
  430e30:	mov	w2, #0x17e                 	// #382
  430e34:	bl	4037c0 <__assert_fail@plt>
  430e38:	ldr	x25, [x20, #8]
  430e3c:	mov	x0, x25
  430e40:	bl	402fd0 <strlen@plt>
  430e44:	mov	x21, x0
  430e48:	mov	x0, x25
  430e4c:	mov	w21, w21
  430e50:	add	x1, x21, #0x3
  430e54:	bl	4031f0 <xrealloc@plt>
  430e58:	ldr	x1, [x19, #16]
  430e5c:	str	x0, [x20, #8]
  430e60:	adrp	x0, 452000 <warn@@Base+0x109e8>
  430e64:	add	x0, x0, #0xcd8
  430e68:	ldr	x1, [x1, #8]
  430e6c:	ldrh	w3, [x0]
  430e70:	add	x2, x1, x21
  430e74:	ldrb	w0, [x0, #2]
  430e78:	strh	w3, [x1, x21]
  430e7c:	strb	w0, [x2, #2]
  430e80:	ldr	x20, [x19, #16]
  430e84:	cbz	x20, 430e14 <ferror@plt+0x2d574>
  430e88:	ldr	x26, [x20, #8]
  430e8c:	add	x25, sp, #0x70
  430e90:	mov	x0, x26
  430e94:	bl	402fd0 <strlen@plt>
  430e98:	mov	x21, x0
  430e9c:	mov	x0, x26
  430ea0:	mov	w21, w21
  430ea4:	add	x1, x21, #0x4
  430ea8:	bl	4031f0 <xrealloc@plt>
  430eac:	str	x0, [x20, #8]
  430eb0:	mov	w1, #0x2f20                	// #12064
  430eb4:	ldr	x0, [x19, #16]
  430eb8:	movk	w1, #0x2a, lsl #16
  430ebc:	ldr	x0, [x0, #8]
  430ec0:	str	w1, [x0, x21]
  430ec4:	cbnz	w23, 430fb0 <ferror@plt+0x2d710>
  430ec8:	mov	w2, w24
  430ecc:	mov	x0, x25
  430ed0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  430ed4:	add	x1, x1, #0xcf0
  430ed8:	bl	4030a0 <sprintf@plt>
  430edc:	ldr	x21, [x19, #16]
  430ee0:	cbz	x21, 430e14 <ferror@plt+0x2d574>
  430ee4:	ldr	x22, [x21, #8]
  430ee8:	mov	x0, x22
  430eec:	bl	402fd0 <strlen@plt>
  430ef0:	mov	x20, x0
  430ef4:	mov	x0, x25
  430ef8:	bl	402fd0 <strlen@plt>
  430efc:	mov	x1, x0
  430f00:	mov	w20, w20
  430f04:	add	x1, x1, #0x1
  430f08:	add	x1, x1, x20
  430f0c:	mov	x0, x22
  430f10:	bl	4031f0 <xrealloc@plt>
  430f14:	str	x0, [x21, #8]
  430f18:	ldr	x0, [x19, #16]
  430f1c:	mov	x1, x25
  430f20:	ldr	x0, [x0, #8]
  430f24:	add	x0, x0, x20
  430f28:	bl	403620 <strcpy@plt>
  430f2c:	ldr	x21, [x19, #16]
  430f30:	cbz	x21, 430e14 <ferror@plt+0x2d574>
  430f34:	ldr	x22, [x21, #8]
  430f38:	mov	x0, x22
  430f3c:	bl	402fd0 <strlen@plt>
  430f40:	mov	x20, x0
  430f44:	mov	x0, x22
  430f48:	mov	w20, w20
  430f4c:	add	x1, x20, #0x4
  430f50:	bl	4031f0 <xrealloc@plt>
  430f54:	str	x0, [x21, #8]
  430f58:	mov	w1, #0x2a20                	// #10784
  430f5c:	ldr	x0, [x19, #16]
  430f60:	movk	w1, #0x2f, lsl #16
  430f64:	ldr	x0, [x0, #8]
  430f68:	str	w1, [x0, x20]
  430f6c:	b	430d14 <ferror@plt+0x2d474>
  430f70:	ldr	x21, [x19, #16]
  430f74:	cbz	x21, 430e14 <ferror@plt+0x2d574>
  430f78:	ldr	x25, [x21, #8]
  430f7c:	mov	x0, x25
  430f80:	bl	402fd0 <strlen@plt>
  430f84:	mov	x20, x0
  430f88:	mov	x0, x25
  430f8c:	mov	w20, w20
  430f90:	add	x1, x20, #0x4
  430f94:	bl	4031f0 <xrealloc@plt>
  430f98:	str	x0, [x21, #8]
  430f9c:	mov	w1, #0x2f20                	// #12064
  430fa0:	ldr	x0, [x19, #16]
  430fa4:	movk	w1, #0x2a, lsl #16
  430fa8:	ldr	x0, [x0, #8]
  430fac:	str	w1, [x0, x20]
  430fb0:	add	x25, sp, #0x70
  430fb4:	mov	w2, w23
  430fb8:	mov	x0, x25
  430fbc:	adrp	x1, 452000 <warn@@Base+0x109e8>
  430fc0:	add	x1, x1, #0xce0
  430fc4:	bl	4030a0 <sprintf@plt>
  430fc8:	ldr	x21, [x19, #16]
  430fcc:	cbz	x21, 430e14 <ferror@plt+0x2d574>
  430fd0:	ldr	x23, [x21, #8]
  430fd4:	mov	x0, x23
  430fd8:	bl	402fd0 <strlen@plt>
  430fdc:	mov	x20, x0
  430fe0:	mov	x0, x25
  430fe4:	bl	402fd0 <strlen@plt>
  430fe8:	mov	x1, x0
  430fec:	mov	w20, w20
  430ff0:	add	x1, x1, #0x1
  430ff4:	add	x1, x1, x20
  430ff8:	mov	x0, x23
  430ffc:	bl	4031f0 <xrealloc@plt>
  431000:	str	x0, [x21, #8]
  431004:	ldr	x0, [x19, #16]
  431008:	mov	x1, x25
  43100c:	ldr	x0, [x0, #8]
  431010:	add	x0, x0, x20
  431014:	bl	403620 <strcpy@plt>
  431018:	cbz	x22, 430f2c <ferror@plt+0x2d68c>
  43101c:	b	430ec8 <ferror@plt+0x2d628>
  431020:	stp	x29, x30, [sp, #-96]!
  431024:	mov	x29, sp
  431028:	stp	x23, x24, [sp, #48]
  43102c:	mov	x23, x1
  431030:	ldr	x1, [x0, #16]
  431034:	stp	x19, x20, [sp, #16]
  431038:	stp	x21, x22, [sp, #32]
  43103c:	cbz	x1, 4313f0 <ferror@plt+0x2db50>
  431040:	ldr	x1, [x1]
  431044:	cbz	x1, 4313f0 <ferror@plt+0x2db50>
  431048:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  43104c:	mov	x19, x0
  431050:	mov	w21, w2
  431054:	mov	w22, w3
  431058:	add	x1, x1, #0xd68
  43105c:	bl	42e9b0 <ferror@plt+0x2b110>
  431060:	cbnz	w0, 431078 <ferror@plt+0x2d7d8>
  431064:	ldp	x19, x20, [sp, #16]
  431068:	ldp	x21, x22, [sp, #32]
  43106c:	ldp	x23, x24, [sp, #48]
  431070:	ldp	x29, x30, [sp], #96
  431074:	ret
  431078:	ldr	x0, [x19, #16]
  43107c:	cbz	x0, 431414 <ferror@plt+0x2db74>
  431080:	ldp	x1, x24, [x0]
  431084:	str	x1, [x19, #16]
  431088:	bl	403510 <free@plt>
  43108c:	cbz	x24, 431294 <ferror@plt+0x2d9f4>
  431090:	mov	x2, #0x6                   	// #6
  431094:	mov	x0, x24
  431098:	adrp	x1, 452000 <warn@@Base+0x109e8>
  43109c:	add	x1, x1, #0xa18
  4310a0:	bl	403220 <strncmp@plt>
  4310a4:	cmp	w0, #0x0
  4310a8:	add	x0, x24, #0x6
  4310ac:	csel	x24, x0, x24, eq  // eq = none
  4310b0:	mov	x0, #0x38                  	// #56
  4310b4:	bl	4032a0 <xmalloc@plt>
  4310b8:	mov	x20, x0
  4310bc:	mov	x0, x24
  4310c0:	adrp	x24, 44d000 <warn@@Base+0xb9e8>
  4310c4:	add	x24, x24, #0x7f8
  4310c8:	stp	xzr, xzr, [x20]
  4310cc:	stp	xzr, xzr, [x20, #16]
  4310d0:	stp	xzr, xzr, [x20, #32]
  4310d4:	str	xzr, [x20, #48]
  4310d8:	bl	4032d0 <xstrdup@plt>
  4310dc:	str	xzr, [x20, #24]
  4310e0:	ldr	x2, [x19, #16]
  4310e4:	mov	w1, #0x3                   	// #3
  4310e8:	stp	x2, x0, [x20]
  4310ec:	str	x20, [x19, #16]
  4310f0:	str	w1, [x20, #16]
  4310f4:	cbnz	w21, 43129c <ferror@plt+0x2d9fc>
  4310f8:	cmp	w22, #0x2
  4310fc:	b.hi	431284 <ferror@plt+0x2d9e4>  // b.pmore
  431100:	adrp	x0, 452000 <warn@@Base+0x109e8>
  431104:	add	x0, x0, #0xed8
  431108:	add	x0, x0, #0x1e8
  43110c:	ldr	x21, [x0, w22, uxtw #3]
  431110:	mov	x0, x21
  431114:	bl	402fd0 <strlen@plt>
  431118:	mov	x22, x0
  43111c:	ldr	x0, [x20, #8]
  431120:	bl	402fd0 <strlen@plt>
  431124:	add	x0, x0, x22
  431128:	add	x0, x0, #0x1
  43112c:	bl	4032a0 <xmalloc@plt>
  431130:	ldr	x3, [x19, #16]
  431134:	mov	x2, x21
  431138:	mov	x20, x0
  43113c:	mov	x1, x24
  431140:	ldr	x3, [x3, #8]
  431144:	bl	4030a0 <sprintf@plt>
  431148:	ldr	x0, [x19, #16]
  43114c:	ldr	x0, [x0, #8]
  431150:	bl	403510 <free@plt>
  431154:	ldr	x22, [x19, #16]
  431158:	str	x20, [x22, #8]
  43115c:	cbnz	x23, 4312f4 <ferror@plt+0x2da54>
  431160:	ldr	x0, [x22]
  431164:	mov	w1, #0x7b                  	// #123
  431168:	ldr	x20, [x0, #8]
  43116c:	mov	x0, x20
  431170:	bl	403560 <strchr@plt>
  431174:	cbz	x0, 43144c <ferror@plt+0x2dbac>
  431178:	sub	x21, x0, #0x1
  43117c:	cmp	x20, x21
  431180:	b.ne	431194 <ferror@plt+0x2d8f4>  // b.any
  431184:	b	4312e4 <ferror@plt+0x2da44>
  431188:	add	x20, x20, #0x1
  43118c:	cmp	x21, x20
  431190:	b.eq	4312e4 <ferror@plt+0x2da44>  // b.none
  431194:	ldrb	w0, [x20]
  431198:	cmp	w0, #0x3a
  43119c:	b.ne	431188 <ferror@plt+0x2d8e8>  // b.any
  4311a0:	cmp	x20, x21
  4311a4:	b.eq	43143c <ferror@plt+0x2db9c>  // b.none
  4311a8:	adrp	x20, 447000 <warn@@Base+0x59e8>
  4311ac:	add	x20, x20, #0x28
  4311b0:	mov	x23, #0x2                   	// #2
  4311b4:	ldr	x0, [x22, #8]
  4311b8:	bl	402fd0 <strlen@plt>
  4311bc:	add	x0, x0, x23
  4311c0:	add	x0, x0, #0x1
  4311c4:	bl	4032a0 <xmalloc@plt>
  4311c8:	ldr	x3, [x19, #16]
  4311cc:	mov	x2, x20
  4311d0:	mov	x22, x0
  4311d4:	mov	x1, x24
  4311d8:	ldr	x3, [x3, #8]
  4311dc:	bl	4030a0 <sprintf@plt>
  4311e0:	ldr	x0, [x19, #16]
  4311e4:	ldr	x0, [x0, #8]
  4311e8:	bl	403510 <free@plt>
  4311ec:	ldr	x0, [x19, #16]
  4311f0:	ldr	x1, [x0]
  4311f4:	str	x1, [x19, #16]
  4311f8:	bl	403510 <free@plt>
  4311fc:	ldr	x0, [x19, #16]
  431200:	ldr	x0, [x0, #8]
  431204:	bl	402fd0 <strlen@plt>
  431208:	mov	x20, x0
  43120c:	mov	x0, x22
  431210:	bl	402fd0 <strlen@plt>
  431214:	add	x0, x20, x0
  431218:	add	x0, x0, #0x1
  43121c:	bl	4032a0 <xmalloc@plt>
  431220:	ldr	x23, [x19, #16]
  431224:	mov	x20, x0
  431228:	ldr	x1, [x23, #8]
  43122c:	sub	x2, x21, x1
  431230:	bl	402f70 <memcpy@plt>
  431234:	ldr	x0, [x23, #8]
  431238:	mov	x1, x22
  43123c:	sub	x0, x21, x0
  431240:	add	x0, x20, x0
  431244:	bl	403620 <strcpy@plt>
  431248:	mov	x1, x21
  43124c:	mov	x0, x20
  431250:	bl	403270 <strcat@plt>
  431254:	ldr	x0, [x23, #8]
  431258:	bl	403510 <free@plt>
  43125c:	ldr	x1, [x19, #16]
  431260:	mov	x0, x22
  431264:	str	x20, [x1, #8]
  431268:	bl	403510 <free@plt>
  43126c:	mov	w0, #0x1                   	// #1
  431270:	ldp	x19, x20, [sp, #16]
  431274:	ldp	x21, x22, [sp, #32]
  431278:	ldp	x23, x24, [sp, #48]
  43127c:	ldp	x29, x30, [sp], #96
  431280:	ret
  431284:	adrp	x21, 452000 <warn@@Base+0x109e8>
  431288:	mov	x22, #0x19                  	// #25
  43128c:	add	x21, x21, #0x9c0
  431290:	b	43111c <ferror@plt+0x2d87c>
  431294:	mov	w0, #0x0                   	// #0
  431298:	b	431064 <ferror@plt+0x2d7c4>
  43129c:	bl	402fd0 <strlen@plt>
  4312a0:	add	x0, x0, #0x9
  4312a4:	bl	4032a0 <xmalloc@plt>
  4312a8:	adrp	x24, 44d000 <warn@@Base+0xb9e8>
  4312ac:	ldr	x3, [x19, #16]
  4312b0:	add	x24, x24, #0x7f8
  4312b4:	mov	x1, x24
  4312b8:	mov	x21, x0
  4312bc:	adrp	x2, 452000 <warn@@Base+0x109e8>
  4312c0:	add	x2, x2, #0xa20
  4312c4:	ldr	x3, [x3, #8]
  4312c8:	bl	4030a0 <sprintf@plt>
  4312cc:	ldr	x0, [x19, #16]
  4312d0:	ldr	x0, [x0, #8]
  4312d4:	bl	403510 <free@plt>
  4312d8:	ldr	x20, [x19, #16]
  4312dc:	str	x21, [x20, #8]
  4312e0:	b	4310f8 <ferror@plt+0x2d858>
  4312e4:	adrp	x20, 452000 <warn@@Base+0x109e8>
  4312e8:	mov	x23, #0x3                   	// #3
  4312ec:	add	x20, x20, #0xcf8
  4312f0:	b	4311b4 <ferror@plt+0x2d914>
  4312f4:	mov	x2, x23
  4312f8:	add	x0, sp, #0x48
  4312fc:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  431300:	add	x1, x1, #0xd0
  431304:	bl	4030a0 <sprintf@plt>
  431308:	ldr	x21, [x19, #16]
  43130c:	cbz	x21, 431418 <ferror@plt+0x2db78>
  431310:	ldr	x22, [x21, #8]
  431314:	mov	x0, x22
  431318:	bl	402fd0 <strlen@plt>
  43131c:	mov	x20, x0
  431320:	mov	x0, x22
  431324:	mov	w20, w20
  431328:	add	x1, x20, #0xc
  43132c:	bl	4031f0 <xrealloc@plt>
  431330:	ldr	x1, [x19, #16]
  431334:	str	x0, [x21, #8]
  431338:	adrp	x0, 452000 <warn@@Base+0x109e8>
  43133c:	add	x0, x0, #0xd00
  431340:	ldr	x1, [x1, #8]
  431344:	ldr	x3, [x0]
  431348:	add	x2, x1, x20
  43134c:	ldr	w0, [x0, #8]
  431350:	str	x3, [x1, x20]
  431354:	str	w0, [x2, #8]
  431358:	ldr	x20, [x19, #16]
  43135c:	cbz	x20, 431418 <ferror@plt+0x2db78>
  431360:	ldr	x22, [x20, #8]
  431364:	mov	x0, x22
  431368:	bl	402fd0 <strlen@plt>
  43136c:	mov	x21, x0
  431370:	add	x0, sp, #0x48
  431374:	bl	402fd0 <strlen@plt>
  431378:	mov	x1, x0
  43137c:	mov	w21, w21
  431380:	add	x1, x1, #0x1
  431384:	add	x1, x1, x21
  431388:	mov	x0, x22
  43138c:	bl	4031f0 <xrealloc@plt>
  431390:	str	x0, [x20, #8]
  431394:	ldr	x0, [x19, #16]
  431398:	add	x1, sp, #0x48
  43139c:	ldr	x0, [x0, #8]
  4313a0:	add	x0, x0, x21
  4313a4:	bl	403620 <strcpy@plt>
  4313a8:	ldr	x20, [x19, #16]
  4313ac:	cbz	x20, 431418 <ferror@plt+0x2db78>
  4313b0:	ldr	x22, [x20, #8]
  4313b4:	mov	x0, x22
  4313b8:	bl	402fd0 <strlen@plt>
  4313bc:	mov	x21, x0
  4313c0:	mov	x0, x22
  4313c4:	mov	w21, w21
  4313c8:	add	x1, x21, #0x4
  4313cc:	bl	4031f0 <xrealloc@plt>
  4313d0:	str	x0, [x20, #8]
  4313d4:	mov	w1, #0x2a20                	// #10784
  4313d8:	ldr	x0, [x19, #16]
  4313dc:	movk	w1, #0x2f, lsl #16
  4313e0:	ldr	x0, [x0, #8]
  4313e4:	str	w1, [x0, x21]
  4313e8:	ldr	x22, [x19, #16]
  4313ec:	b	431160 <ferror@plt+0x2d8c0>
  4313f0:	adrp	x3, 452000 <warn@@Base+0x109e8>
  4313f4:	add	x3, x3, #0xed8
  4313f8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  4313fc:	adrp	x0, 452000 <warn@@Base+0x109e8>
  431400:	add	x3, x3, #0x1d0
  431404:	add	x1, x1, #0x6c0
  431408:	add	x0, x0, #0x9e0
  43140c:	mov	w2, #0x53f                 	// #1343
  431410:	bl	4037c0 <__assert_fail@plt>
  431414:	bl	42ced8 <ferror@plt+0x29638>
  431418:	adrp	x3, 452000 <warn@@Base+0x109e8>
  43141c:	add	x3, x3, #0xed8
  431420:	adrp	x1, 452000 <warn@@Base+0x109e8>
  431424:	adrp	x0, 452000 <warn@@Base+0x109e8>
  431428:	add	x3, x3, #0xb8
  43142c:	add	x1, x1, #0x6c0
  431430:	add	x0, x0, #0x6d8
  431434:	mov	w2, #0x17e                 	// #382
  431438:	bl	4037c0 <__assert_fail@plt>
  43143c:	adrp	x20, 452000 <warn@@Base+0x109e8>
  431440:	mov	x23, #0x3                   	// #3
  431444:	add	x20, x20, #0xcf8
  431448:	b	4311b4 <ferror@plt+0x2d914>
  43144c:	adrp	x3, 452000 <warn@@Base+0x109e8>
  431450:	add	x3, x3, #0xed8
  431454:	adrp	x1, 452000 <warn@@Base+0x109e8>
  431458:	adrp	x0, 452000 <warn@@Base+0x109e8>
  43145c:	add	x3, x3, #0x1d0
  431460:	add	x1, x1, #0x6c0
  431464:	add	x0, x0, #0xd10
  431468:	mov	w2, #0x577                 	// #1399
  43146c:	bl	4037c0 <__assert_fail@plt>
  431470:	stp	x29, x30, [sp, #-128]!
  431474:	cmp	w5, #0x0
  431478:	mov	x29, sp
  43147c:	stp	x19, x20, [sp, #16]
  431480:	mov	x20, x0
  431484:	ldr	w0, [x0, #8]
  431488:	stp	x21, x22, [sp, #32]
  43148c:	mov	w19, w2
  431490:	add	w0, w0, #0x2
  431494:	stp	x23, x24, [sp, #48]
  431498:	mov	w21, w5
  43149c:	mov	w23, w6
  4314a0:	stp	x25, x26, [sp, #64]
  4314a4:	mov	x22, x1
  4314a8:	mov	w26, w3
  4314ac:	str	x27, [sp, #80]
  4314b0:	cset	w27, ne  // ne = any
  4314b4:	str	w0, [x20, #8]
  4314b8:	cmp	w6, #0x0
  4314bc:	mov	w25, w4
  4314c0:	ccmp	w27, #0x0, #0x4, eq  // eq = none
  4314c4:	mov	x24, #0x0                   	// #0
  4314c8:	b.ne	431568 <ferror@plt+0x2dcc8>  // b.any
  4314cc:	cbz	x22, 431620 <ferror@plt+0x2dd80>
  4314d0:	mov	x0, #0x38                  	// #56
  4314d4:	bl	4032a0 <xmalloc@plt>
  4314d8:	mov	x19, x0
  4314dc:	mov	x0, x22
  4314e0:	orr	w21, w21, w25
  4314e4:	stp	xzr, xzr, [x19]
  4314e8:	stp	xzr, xzr, [x19, #16]
  4314ec:	stp	xzr, xzr, [x19, #32]
  4314f0:	str	xzr, [x19, #48]
  4314f4:	bl	4032d0 <xstrdup@plt>
  4314f8:	str	xzr, [x19, #40]
  4314fc:	cmp	w26, #0x0
  431500:	adrp	x2, 452000 <warn@@Base+0x109e8>
  431504:	adrp	x1, 452000 <warn@@Base+0x109e8>
  431508:	add	x2, x2, #0xd28
  43150c:	add	x1, x1, #0xd20
  431510:	str	wzr, [x19, #48]
  431514:	ldr	x3, [x20, #16]
  431518:	csel	x1, x1, x2, ne  // ne = any
  43151c:	mov	w2, #0x3                   	// #3
  431520:	stp	x3, x0, [x19]
  431524:	cmp	w21, #0x0
  431528:	str	w2, [x19, #16]
  43152c:	mov	x22, x0
  431530:	str	x19, [x20, #16]
  431534:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  431538:	stp	xzr, x1, [x19, #24]
  43153c:	b.ne	431588 <ferror@plt+0x2dce8>  // b.any
  431540:	mov	w1, #0x2                   	// #2
  431544:	mov	w0, #0x1                   	// #1
  431548:	str	w1, [x19, #16]
  43154c:	ldp	x19, x20, [sp, #16]
  431550:	ldp	x21, x22, [sp, #32]
  431554:	ldp	x23, x24, [sp, #48]
  431558:	ldp	x25, x26, [sp, #64]
  43155c:	ldr	x27, [sp, #80]
  431560:	ldp	x29, x30, [sp], #128
  431564:	ret
  431568:	ldr	x0, [x20, #16]
  43156c:	cbz	x0, 4316d4 <ferror@plt+0x2de34>
  431570:	ldp	x1, x24, [x0]
  431574:	str	x1, [x20, #16]
  431578:	bl	403510 <free@plt>
  43157c:	cbnz	x24, 4314cc <ferror@plt+0x2dc2c>
  431580:	mov	w0, #0x0                   	// #0
  431584:	b	43154c <ferror@plt+0x2dcac>
  431588:	bl	402fd0 <strlen@plt>
  43158c:	mov	w21, w0
  431590:	add	x1, x21, #0x9
  431594:	mov	x0, x22
  431598:	bl	4031f0 <xrealloc@plt>
  43159c:	str	x0, [x19, #8]
  4315a0:	ldr	x1, [x20, #16]
  4315a4:	adrp	x0, 452000 <warn@@Base+0x109e8>
  4315a8:	add	x0, x0, #0xd38
  4315ac:	ldr	x1, [x1, #8]
  4315b0:	ldr	x3, [x0]
  4315b4:	add	x2, x1, x21
  4315b8:	ldrb	w0, [x0, #8]
  4315bc:	str	x3, [x1, x21]
  4315c0:	strb	w0, [x2, #8]
  4315c4:	cbz	w23, 43163c <ferror@plt+0x2dd9c>
  4315c8:	ldr	x21, [x20, #16]
  4315cc:	cbz	x21, 4316d8 <ferror@plt+0x2de38>
  4315d0:	ldr	x22, [x21, #8]
  4315d4:	mov	x0, x22
  4315d8:	bl	402fd0 <strlen@plt>
  4315dc:	mov	x19, x0
  4315e0:	mov	x0, x22
  4315e4:	mov	w19, w19
  4315e8:	add	x1, x19, #0x6
  4315ec:	bl	4031f0 <xrealloc@plt>
  4315f0:	ldr	x1, [x20, #16]
  4315f4:	str	x0, [x21, #8]
  4315f8:	adrp	x0, 452000 <warn@@Base+0x109e8>
  4315fc:	add	x0, x0, #0xd48
  431600:	ldr	x1, [x1, #8]
  431604:	ldr	w3, [x0]
  431608:	add	x2, x1, x19
  43160c:	ldrh	w0, [x0, #4]
  431610:	str	w3, [x1, x19]
  431614:	strh	w0, [x2, #4]
  431618:	ldr	x19, [x20, #16]
  43161c:	b	431540 <ferror@plt+0x2dca0>
  431620:	add	x0, sp, #0x68
  431624:	mov	w2, w19
  431628:	mov	x22, x0
  43162c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  431630:	add	x1, x1, #0x948
  431634:	bl	4030a0 <sprintf@plt>
  431638:	b	4314d0 <ferror@plt+0x2dc30>
  43163c:	cbz	x24, 431580 <ferror@plt+0x2dce0>
  431640:	ldr	x21, [x20, #16]
  431644:	cbz	x21, 4316d8 <ferror@plt+0x2de38>
  431648:	ldr	x22, [x21, #8]
  43164c:	mov	x0, x22
  431650:	bl	402fd0 <strlen@plt>
  431654:	mov	x19, x0
  431658:	mov	x0, x24
  43165c:	bl	402fd0 <strlen@plt>
  431660:	mov	x1, x0
  431664:	mov	w19, w19
  431668:	add	x1, x1, #0x1
  43166c:	add	x1, x1, x19
  431670:	mov	x0, x22
  431674:	bl	4031f0 <xrealloc@plt>
  431678:	str	x0, [x21, #8]
  43167c:	ldr	x0, [x20, #16]
  431680:	mov	x1, x24
  431684:	ldr	x0, [x0, #8]
  431688:	add	x0, x0, x19
  43168c:	bl	403620 <strcpy@plt>
  431690:	ldr	x19, [x20, #16]
  431694:	cbz	x19, 4316d8 <ferror@plt+0x2de38>
  431698:	ldr	x22, [x19, #8]
  43169c:	mov	x0, x22
  4316a0:	bl	402fd0 <strlen@plt>
  4316a4:	mov	x21, x0
  4316a8:	mov	x0, x22
  4316ac:	mov	w21, w21
  4316b0:	add	x1, x21, #0x2
  4316b4:	bl	4031f0 <xrealloc@plt>
  4316b8:	str	x0, [x19, #8]
  4316bc:	mov	w1, #0x20                  	// #32
  4316c0:	ldr	x0, [x20, #16]
  4316c4:	ldr	x0, [x0, #8]
  4316c8:	strh	w1, [x0, x21]
  4316cc:	ldr	x19, [x20, #16]
  4316d0:	b	431540 <ferror@plt+0x2dca0>
  4316d4:	bl	42ced8 <ferror@plt+0x29638>
  4316d8:	adrp	x3, 452000 <warn@@Base+0x109e8>
  4316dc:	add	x3, x3, #0xed8
  4316e0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  4316e4:	adrp	x0, 452000 <warn@@Base+0x109e8>
  4316e8:	add	x3, x3, #0xb8
  4316ec:	add	x1, x1, #0x6c0
  4316f0:	add	x0, x0, #0x6d8
  4316f4:	mov	w2, #0x17e                 	// #382
  4316f8:	bl	4037c0 <__assert_fail@plt>
  4316fc:	nop
  431700:	stp	x29, x30, [sp, #-80]!
  431704:	mov	x29, sp
  431708:	stp	x19, x20, [sp, #16]
  43170c:	mov	x20, x2
  431710:	mov	x19, x0
  431714:	stp	x21, x22, [sp, #32]
  431718:	mov	w21, w3
  43171c:	bl	42e9b0 <ferror@plt+0x2b110>
  431720:	cbnz	w0, 431738 <ferror@plt+0x2de98>
  431724:	mov	w0, #0x0                   	// #0
  431728:	ldp	x19, x20, [sp, #16]
  43172c:	ldp	x21, x22, [sp, #32]
  431730:	ldp	x29, x30, [sp], #80
  431734:	ret
  431738:	ldr	x0, [x19, #16]
  43173c:	stp	x23, x24, [sp, #48]
  431740:	cbz	x0, 431980 <ferror@plt+0x2e0e0>
  431744:	ldr	x0, [x0, #8]
  431748:	bl	402fd0 <strlen@plt>
  43174c:	add	x0, x0, #0x8
  431750:	bl	4032a0 <xmalloc@plt>
  431754:	mov	x23, x0
  431758:	ldr	x3, [x19, #16]
  43175c:	adrp	x2, 452000 <warn@@Base+0x109e8>
  431760:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  431764:	add	x2, x2, #0xa68
  431768:	add	x1, x1, #0x7f8
  43176c:	ldr	x3, [x3, #8]
  431770:	bl	4030a0 <sprintf@plt>
  431774:	ldr	x0, [x19, #16]
  431778:	ldr	x0, [x0, #8]
  43177c:	bl	403510 <free@plt>
  431780:	ldr	x24, [x19, #16]
  431784:	mov	x0, x23
  431788:	str	x23, [x24, #8]
  43178c:	bl	402fd0 <strlen@plt>
  431790:	mov	w22, w0
  431794:	add	x1, x22, #0x6
  431798:	mov	x0, x23
  43179c:	bl	4031f0 <xrealloc@plt>
  4317a0:	ldr	x1, [x19, #16]
  4317a4:	str	x0, [x24, #8]
  4317a8:	adrp	x0, 452000 <warn@@Base+0x109e8>
  4317ac:	add	x0, x0, #0xd50
  4317b0:	ldr	x1, [x1, #8]
  4317b4:	ldr	w3, [x0]
  4317b8:	add	x2, x1, x22
  4317bc:	ldrh	w0, [x0, #4]
  4317c0:	str	w3, [x1, x22]
  4317c4:	strh	w0, [x2, #4]
  4317c8:	cbz	x20, 431950 <ferror@plt+0x2e0b0>
  4317cc:	ldr	x23, [x19, #16]
  4317d0:	cbz	x23, 431958 <ferror@plt+0x2e0b8>
  4317d4:	ldr	x24, [x23, #8]
  4317d8:	mov	x0, x24
  4317dc:	bl	402fd0 <strlen@plt>
  4317e0:	mov	x22, x0
  4317e4:	mov	x0, x20
  4317e8:	bl	402fd0 <strlen@plt>
  4317ec:	mov	x1, x0
  4317f0:	mov	w22, w22
  4317f4:	add	x1, x1, #0x1
  4317f8:	add	x1, x1, x22
  4317fc:	mov	x0, x24
  431800:	bl	4031f0 <xrealloc@plt>
  431804:	str	x0, [x23, #8]
  431808:	ldr	x0, [x19, #16]
  43180c:	mov	x1, x20
  431810:	ldr	x0, [x0, #8]
  431814:	add	x0, x0, x22
  431818:	bl	403620 <strcpy@plt>
  43181c:	ldr	x22, [x19, #16]
  431820:	cbz	x22, 431958 <ferror@plt+0x2e0b8>
  431824:	ldr	x23, [x22, #8]
  431828:	mov	x0, x23
  43182c:	bl	402fd0 <strlen@plt>
  431830:	mov	x20, x0
  431834:	mov	x0, x23
  431838:	mov	w20, w20
  43183c:	add	x1, x20, #0x5
  431840:	bl	4031f0 <xrealloc@plt>
  431844:	ldr	x1, [x19, #16]
  431848:	str	x0, [x22, #8]
  43184c:	adrp	x0, 452000 <warn@@Base+0x109e8>
  431850:	add	x0, x0, #0xd58
  431854:	ldr	x1, [x1, #8]
  431858:	ldr	w3, [x0]
  43185c:	add	x2, x1, x20
  431860:	ldrb	w0, [x0, #4]
  431864:	str	w3, [x1, x20]
  431868:	strb	w0, [x2, #4]
  43186c:	ldr	w0, [x19, #8]
  431870:	cbz	w0, 4318cc <ferror@plt+0x2e02c>
  431874:	mov	w23, #0x0                   	// #0
  431878:	str	x25, [sp, #64]
  43187c:	mov	w25, #0x20                  	// #32
  431880:	ldr	x22, [x19, #16]
  431884:	cbz	x22, 43195c <ferror@plt+0x2e0bc>
  431888:	ldr	x24, [x22, #8]
  43188c:	add	w23, w23, #0x1
  431890:	mov	x0, x24
  431894:	bl	402fd0 <strlen@plt>
  431898:	mov	x20, x0
  43189c:	mov	x0, x24
  4318a0:	mov	w20, w20
  4318a4:	add	x1, x20, #0x2
  4318a8:	bl	4031f0 <xrealloc@plt>
  4318ac:	str	x0, [x22, #8]
  4318b0:	ldr	x0, [x19, #16]
  4318b4:	ldr	x0, [x0, #8]
  4318b8:	strh	w25, [x0, x20]
  4318bc:	ldr	w0, [x19, #8]
  4318c0:	cmp	w23, w0
  4318c4:	b.cc	431880 <ferror@plt+0x2dfe0>  // b.lo, b.ul, b.last
  4318c8:	ldr	x25, [sp, #64]
  4318cc:	ldr	x0, [x19, #16]
  4318d0:	cbz	x0, 4319a8 <ferror@plt+0x2e108>
  4318d4:	ldp	x1, x20, [x0]
  4318d8:	str	x1, [x19, #16]
  4318dc:	bl	403510 <free@plt>
  4318e0:	cbz	x20, 431950 <ferror@plt+0x2e0b0>
  4318e4:	mov	w1, w21
  4318e8:	mov	x0, x19
  4318ec:	bl	42e0c0 <ferror@plt+0x2a820>
  4318f0:	cbz	w0, 431950 <ferror@plt+0x2e0b0>
  4318f4:	ldr	x22, [x19, #16]
  4318f8:	cbz	x22, 431958 <ferror@plt+0x2e0b8>
  4318fc:	ldr	x23, [x22, #8]
  431900:	mov	x0, x23
  431904:	bl	402fd0 <strlen@plt>
  431908:	mov	x21, x0
  43190c:	mov	x0, x20
  431910:	bl	402fd0 <strlen@plt>
  431914:	mov	x1, x0
  431918:	mov	w21, w21
  43191c:	add	x1, x1, #0x1
  431920:	mov	x0, x23
  431924:	add	x1, x1, x21
  431928:	bl	4031f0 <xrealloc@plt>
  43192c:	str	x0, [x22, #8]
  431930:	ldr	x0, [x19, #16]
  431934:	mov	x1, x20
  431938:	ldr	x0, [x0, #8]
  43193c:	add	x0, x0, x21
  431940:	bl	403620 <strcpy@plt>
  431944:	mov	w0, #0x1                   	// #1
  431948:	ldp	x23, x24, [sp, #48]
  43194c:	b	431728 <ferror@plt+0x2de88>
  431950:	ldp	x23, x24, [sp, #48]
  431954:	b	431724 <ferror@plt+0x2de84>
  431958:	str	x25, [sp, #64]
  43195c:	adrp	x3, 452000 <warn@@Base+0x109e8>
  431960:	add	x3, x3, #0xed8
  431964:	adrp	x1, 452000 <warn@@Base+0x109e8>
  431968:	adrp	x0, 452000 <warn@@Base+0x109e8>
  43196c:	add	x3, x3, #0xb8
  431970:	add	x1, x1, #0x6c0
  431974:	add	x0, x0, #0x6d8
  431978:	mov	w2, #0x17e                 	// #382
  43197c:	bl	4037c0 <__assert_fail@plt>
  431980:	adrp	x3, 452000 <warn@@Base+0x109e8>
  431984:	add	x3, x3, #0xed8
  431988:	adrp	x1, 452000 <warn@@Base+0x109e8>
  43198c:	adrp	x0, 452000 <warn@@Base+0x109e8>
  431990:	add	x3, x3, #0x170
  431994:	add	x1, x1, #0x6c0
  431998:	add	x0, x0, #0x6d8
  43199c:	mov	w2, #0x16a                 	// #362
  4319a0:	str	x25, [sp, #64]
  4319a4:	bl	4037c0 <__assert_fail@plt>
  4319a8:	str	x25, [sp, #64]
  4319ac:	bl	42ced8 <ferror@plt+0x29638>
  4319b0:	stp	x29, x30, [sp, #-96]!
  4319b4:	mov	x29, sp
  4319b8:	stp	x21, x22, [sp, #32]
  4319bc:	mov	x21, x1
  4319c0:	ldr	x1, [x0, #16]
  4319c4:	stp	x19, x20, [sp, #16]
  4319c8:	cbz	x1, 431b98 <ferror@plt+0x2e2f8>
  4319cc:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4319d0:	mov	x19, x0
  4319d4:	mov	x20, x2
  4319d8:	add	x1, x1, #0xd68
  4319dc:	bl	42e9b0 <ferror@plt+0x2b110>
  4319e0:	cbnz	w0, 4319f4 <ferror@plt+0x2e154>
  4319e4:	ldp	x19, x20, [sp, #16]
  4319e8:	ldp	x21, x22, [sp, #32]
  4319ec:	ldp	x29, x30, [sp], #96
  4319f0:	ret
  4319f4:	adrp	x22, 44a000 <warn@@Base+0x89e8>
  4319f8:	add	x22, x22, #0xf0
  4319fc:	mov	x2, x21
  431a00:	mov	x1, x22
  431a04:	add	x0, sp, #0x30
  431a08:	bl	4030a0 <sprintf@plt>
  431a0c:	mov	x1, x22
  431a10:	mov	x2, x20
  431a14:	add	x0, sp, #0x48
  431a18:	bl	4030a0 <sprintf@plt>
  431a1c:	ldr	x0, [x19, #16]
  431a20:	cbz	x0, 431bbc <ferror@plt+0x2e31c>
  431a24:	ldr	x0, [x0, #8]
  431a28:	bl	402fd0 <strlen@plt>
  431a2c:	add	x0, x0, #0x8
  431a30:	bl	4032a0 <xmalloc@plt>
  431a34:	mov	x21, x0
  431a38:	ldr	x3, [x19, #16]
  431a3c:	adrp	x2, 452000 <warn@@Base+0x109e8>
  431a40:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  431a44:	add	x2, x2, #0xd60
  431a48:	add	x1, x1, #0x7f8
  431a4c:	ldr	x3, [x3, #8]
  431a50:	bl	4030a0 <sprintf@plt>
  431a54:	ldr	x0, [x19, #16]
  431a58:	ldr	x0, [x0, #8]
  431a5c:	bl	403510 <free@plt>
  431a60:	ldr	x22, [x19, #16]
  431a64:	mov	x0, x21
  431a68:	str	x21, [x22, #8]
  431a6c:	bl	402fd0 <strlen@plt>
  431a70:	mov	w20, w0
  431a74:	add	x1, x20, #0x3
  431a78:	mov	x0, x21
  431a7c:	bl	4031f0 <xrealloc@plt>
  431a80:	ldr	x1, [x19, #16]
  431a84:	str	x0, [x22, #8]
  431a88:	adrp	x0, 452000 <warn@@Base+0x109e8>
  431a8c:	add	x0, x0, #0xd68
  431a90:	ldr	x1, [x1, #8]
  431a94:	ldrh	w3, [x0]
  431a98:	add	x2, x1, x20
  431a9c:	ldrb	w0, [x0, #2]
  431aa0:	strh	w3, [x1, x20]
  431aa4:	strb	w0, [x2, #2]
  431aa8:	ldr	x20, [x19, #16]
  431aac:	cbz	x20, 431be0 <ferror@plt+0x2e340>
  431ab0:	ldr	x22, [x20, #8]
  431ab4:	mov	x0, x22
  431ab8:	bl	402fd0 <strlen@plt>
  431abc:	mov	x21, x0
  431ac0:	add	x0, sp, #0x30
  431ac4:	bl	402fd0 <strlen@plt>
  431ac8:	mov	x1, x0
  431acc:	mov	w21, w21
  431ad0:	add	x1, x1, #0x1
  431ad4:	add	x1, x1, x21
  431ad8:	mov	x0, x22
  431adc:	bl	4031f0 <xrealloc@plt>
  431ae0:	str	x0, [x20, #8]
  431ae4:	ldr	x0, [x19, #16]
  431ae8:	add	x1, sp, #0x30
  431aec:	ldr	x0, [x0, #8]
  431af0:	add	x0, x0, x21
  431af4:	bl	403620 <strcpy@plt>
  431af8:	ldr	x20, [x19, #16]
  431afc:	cbz	x20, 431be0 <ferror@plt+0x2e340>
  431b00:	ldr	x22, [x20, #8]
  431b04:	mov	x0, x22
  431b08:	bl	402fd0 <strlen@plt>
  431b0c:	mov	x21, x0
  431b10:	mov	x0, x22
  431b14:	mov	w21, w21
  431b18:	add	x1, x21, #0x2
  431b1c:	bl	4031f0 <xrealloc@plt>
  431b20:	str	x0, [x20, #8]
  431b24:	mov	w1, #0x3a                  	// #58
  431b28:	ldr	x0, [x19, #16]
  431b2c:	ldr	x0, [x0, #8]
  431b30:	strh	w1, [x0, x21]
  431b34:	ldr	x22, [x19, #16]
  431b38:	cbz	x22, 431be0 <ferror@plt+0x2e340>
  431b3c:	ldr	x21, [x22, #8]
  431b40:	mov	x0, x21
  431b44:	bl	402fd0 <strlen@plt>
  431b48:	mov	x20, x0
  431b4c:	add	x0, sp, #0x48
  431b50:	bl	402fd0 <strlen@plt>
  431b54:	mov	x1, x0
  431b58:	mov	w20, w20
  431b5c:	add	x1, x1, #0x1
  431b60:	add	x1, x1, x20
  431b64:	mov	x0, x21
  431b68:	bl	4031f0 <xrealloc@plt>
  431b6c:	str	x0, [x22, #8]
  431b70:	ldr	x0, [x19, #16]
  431b74:	add	x1, sp, #0x48
  431b78:	ldr	x0, [x0, #8]
  431b7c:	add	x0, x0, x20
  431b80:	bl	403620 <strcpy@plt>
  431b84:	mov	w0, #0x1                   	// #1
  431b88:	ldp	x19, x20, [sp, #16]
  431b8c:	ldp	x21, x22, [sp, #32]
  431b90:	ldp	x29, x30, [sp], #96
  431b94:	ret
  431b98:	adrp	x3, 452000 <warn@@Base+0x109e8>
  431b9c:	add	x3, x3, #0xed8
  431ba0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  431ba4:	adrp	x0, 452000 <warn@@Base+0x109e8>
  431ba8:	add	x3, x3, #0x200
  431bac:	add	x1, x1, #0x6c0
  431bb0:	add	x0, x0, #0x6d8
  431bb4:	mov	w2, #0x329                 	// #809
  431bb8:	bl	4037c0 <__assert_fail@plt>
  431bbc:	adrp	x3, 452000 <warn@@Base+0x109e8>
  431bc0:	add	x3, x3, #0xed8
  431bc4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  431bc8:	adrp	x0, 452000 <warn@@Base+0x109e8>
  431bcc:	add	x3, x3, #0x170
  431bd0:	add	x1, x1, #0x6c0
  431bd4:	add	x0, x0, #0x6d8
  431bd8:	mov	w2, #0x16a                 	// #362
  431bdc:	bl	4037c0 <__assert_fail@plt>
  431be0:	adrp	x3, 452000 <warn@@Base+0x109e8>
  431be4:	add	x3, x3, #0xed8
  431be8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  431bec:	adrp	x0, 452000 <warn@@Base+0x109e8>
  431bf0:	add	x3, x3, #0xb8
  431bf4:	add	x1, x1, #0x6c0
  431bf8:	add	x0, x0, #0x6d8
  431bfc:	mov	w2, #0x17e                 	// #382
  431c00:	bl	4037c0 <__assert_fail@plt>
  431c04:	nop
  431c08:	stp	x29, x30, [sp, #-112]!
  431c0c:	mov	x29, sp
  431c10:	stp	x19, x20, [sp, #16]
  431c14:	mov	x20, x3
  431c18:	mov	x19, x0
  431c1c:	stp	x21, x22, [sp, #32]
  431c20:	mov	x21, x2
  431c24:	mov	w22, w4
  431c28:	bl	42e9b0 <ferror@plt+0x2b110>
  431c2c:	cbnz	w0, 431c40 <ferror@plt+0x2e3a0>
  431c30:	ldp	x19, x20, [sp, #16]
  431c34:	ldp	x21, x22, [sp, #32]
  431c38:	ldp	x29, x30, [sp], #112
  431c3c:	ret
  431c40:	stp	x23, x24, [sp, #48]
  431c44:	ldr	x24, [x19, #16]
  431c48:	stp	x25, x26, [sp, #64]
  431c4c:	cbz	x24, 431f80 <ferror@plt+0x2e6e0>
  431c50:	ldr	x25, [x24, #8]
  431c54:	mov	x0, x25
  431c58:	bl	402fd0 <strlen@plt>
  431c5c:	mov	x23, x0
  431c60:	mov	x0, x25
  431c64:	mov	w23, w23
  431c68:	add	x1, x23, #0x6
  431c6c:	bl	4031f0 <xrealloc@plt>
  431c70:	ldr	x1, [x19, #16]
  431c74:	str	x0, [x24, #8]
  431c78:	adrp	x0, 452000 <warn@@Base+0x109e8>
  431c7c:	add	x0, x0, #0xd50
  431c80:	add	x24, sp, #0x58
  431c84:	ldr	x1, [x1, #8]
  431c88:	ldr	w3, [x0]
  431c8c:	add	x2, x1, x23
  431c90:	ldrh	w0, [x0, #4]
  431c94:	str	w3, [x1, x23]
  431c98:	adrp	x23, 44a000 <warn@@Base+0x89e8>
  431c9c:	add	x23, x23, #0xd0
  431ca0:	strh	w0, [x2, #4]
  431ca4:	cbz	x20, 431da8 <ferror@plt+0x2e508>
  431ca8:	mov	x2, x20
  431cac:	mov	x1, x23
  431cb0:	mov	x0, x24
  431cb4:	bl	4030a0 <sprintf@plt>
  431cb8:	ldr	x25, [x19, #16]
  431cbc:	cbz	x25, 431f80 <ferror@plt+0x2e6e0>
  431cc0:	ldr	x26, [x25, #8]
  431cc4:	mov	x0, x26
  431cc8:	bl	402fd0 <strlen@plt>
  431ccc:	mov	x20, x0
  431cd0:	mov	x0, x26
  431cd4:	mov	w20, w20
  431cd8:	add	x1, x20, #0x9
  431cdc:	bl	4031f0 <xrealloc@plt>
  431ce0:	ldr	x1, [x19, #16]
  431ce4:	str	x0, [x25, #8]
  431ce8:	adrp	x0, 452000 <warn@@Base+0x109e8>
  431cec:	add	x0, x0, #0xd70
  431cf0:	ldr	x1, [x1, #8]
  431cf4:	ldr	x3, [x0]
  431cf8:	add	x2, x1, x20
  431cfc:	ldrb	w0, [x0, #8]
  431d00:	str	x3, [x1, x20]
  431d04:	strb	w0, [x2, #8]
  431d08:	ldr	x20, [x19, #16]
  431d0c:	cbz	x20, 431f80 <ferror@plt+0x2e6e0>
  431d10:	ldr	x26, [x20, #8]
  431d14:	mov	x0, x26
  431d18:	bl	402fd0 <strlen@plt>
  431d1c:	mov	x25, x0
  431d20:	mov	x0, x24
  431d24:	bl	402fd0 <strlen@plt>
  431d28:	mov	x1, x0
  431d2c:	mov	w25, w25
  431d30:	add	x1, x1, #0x1
  431d34:	add	x1, x1, x25
  431d38:	mov	x0, x26
  431d3c:	bl	4031f0 <xrealloc@plt>
  431d40:	str	x0, [x20, #8]
  431d44:	ldr	x0, [x19, #16]
  431d48:	mov	x1, x24
  431d4c:	ldr	x0, [x0, #8]
  431d50:	add	x0, x0, x25
  431d54:	bl	403620 <strcpy@plt>
  431d58:	ldr	x20, [x19, #16]
  431d5c:	cbz	x20, 431f80 <ferror@plt+0x2e6e0>
  431d60:	ldr	x26, [x20, #8]
  431d64:	mov	x0, x26
  431d68:	bl	402fd0 <strlen@plt>
  431d6c:	mov	x25, x0
  431d70:	mov	x0, x26
  431d74:	mov	w25, w25
  431d78:	add	x1, x25, #0x3
  431d7c:	bl	4031f0 <xrealloc@plt>
  431d80:	ldr	x1, [x19, #16]
  431d84:	str	x0, [x20, #8]
  431d88:	adrp	x0, 447000 <warn@@Base+0x59e8>
  431d8c:	add	x0, x0, #0x28
  431d90:	ldr	x1, [x1, #8]
  431d94:	ldrh	w3, [x0]
  431d98:	add	x2, x1, x25
  431d9c:	ldrb	w0, [x0, #2]
  431da0:	strh	w3, [x1, x25]
  431da4:	strb	w0, [x2, #2]
  431da8:	mov	x2, x21
  431dac:	mov	x1, x23
  431db0:	mov	x0, x24
  431db4:	bl	4030a0 <sprintf@plt>
  431db8:	ldr	x21, [x19, #16]
  431dbc:	cbz	x21, 431f80 <ferror@plt+0x2e6e0>
  431dc0:	ldr	x23, [x21, #8]
  431dc4:	mov	x0, x23
  431dc8:	bl	402fd0 <strlen@plt>
  431dcc:	mov	x20, x0
  431dd0:	mov	x0, x23
  431dd4:	mov	w20, w20
  431dd8:	add	x1, x20, #0x8
  431ddc:	bl	4031f0 <xrealloc@plt>
  431de0:	str	x0, [x21, #8]
  431de4:	mov	x1, #0x6962                	// #26978
  431de8:	ldr	x0, [x19, #16]
  431dec:	movk	x1, #0x7074, lsl #16
  431df0:	movk	x1, #0x736f, lsl #32
  431df4:	movk	x1, #0x20, lsl #48
  431df8:	ldr	x0, [x0, #8]
  431dfc:	str	x1, [x0, x20]
  431e00:	ldr	x20, [x19, #16]
  431e04:	cbz	x20, 431f80 <ferror@plt+0x2e6e0>
  431e08:	ldr	x23, [x20, #8]
  431e0c:	mov	x0, x23
  431e10:	bl	402fd0 <strlen@plt>
  431e14:	mov	x21, x0
  431e18:	mov	x0, x24
  431e1c:	bl	402fd0 <strlen@plt>
  431e20:	mov	x1, x0
  431e24:	mov	w21, w21
  431e28:	add	x1, x1, #0x1
  431e2c:	add	x1, x1, x21
  431e30:	mov	x0, x23
  431e34:	bl	4031f0 <xrealloc@plt>
  431e38:	str	x0, [x20, #8]
  431e3c:	ldr	x0, [x19, #16]
  431e40:	mov	x1, x24
  431e44:	ldr	x0, [x0, #8]
  431e48:	add	x0, x0, x21
  431e4c:	bl	403620 <strcpy@plt>
  431e50:	ldr	x20, [x19, #16]
  431e54:	cbz	x20, 431f80 <ferror@plt+0x2e6e0>
  431e58:	ldr	x23, [x20, #8]
  431e5c:	mov	x0, x23
  431e60:	bl	402fd0 <strlen@plt>
  431e64:	mov	x21, x0
  431e68:	mov	x0, x23
  431e6c:	mov	w21, w21
  431e70:	add	x1, x21, #0x5
  431e74:	bl	4031f0 <xrealloc@plt>
  431e78:	ldr	x1, [x19, #16]
  431e7c:	str	x0, [x20, #8]
  431e80:	adrp	x0, 452000 <warn@@Base+0x109e8>
  431e84:	add	x0, x0, #0xd58
  431e88:	ldr	x1, [x1, #8]
  431e8c:	ldr	w3, [x0]
  431e90:	add	x2, x1, x21
  431e94:	ldrb	w0, [x0, #4]
  431e98:	str	w3, [x1, x21]
  431e9c:	strb	w0, [x2, #4]
  431ea0:	ldr	w0, [x19, #8]
  431ea4:	cbz	w0, 431ef8 <ferror@plt+0x2e658>
  431ea8:	mov	w23, #0x0                   	// #0
  431eac:	mov	w25, #0x20                  	// #32
  431eb0:	ldr	x21, [x19, #16]
  431eb4:	cbz	x21, 431f80 <ferror@plt+0x2e6e0>
  431eb8:	ldr	x24, [x21, #8]
  431ebc:	add	w23, w23, #0x1
  431ec0:	mov	x0, x24
  431ec4:	bl	402fd0 <strlen@plt>
  431ec8:	mov	x20, x0
  431ecc:	mov	x0, x24
  431ed0:	mov	w20, w20
  431ed4:	add	x1, x20, #0x2
  431ed8:	bl	4031f0 <xrealloc@plt>
  431edc:	str	x0, [x21, #8]
  431ee0:	ldr	x0, [x19, #16]
  431ee4:	ldr	x0, [x0, #8]
  431ee8:	strh	w25, [x0, x20]
  431eec:	ldr	w0, [x19, #8]
  431ef0:	cmp	w23, w0
  431ef4:	b.cc	431eb0 <ferror@plt+0x2e610>  // b.lo, b.ul, b.last
  431ef8:	ldr	x0, [x19, #16]
  431efc:	cbz	x0, 431fb4 <ferror@plt+0x2e714>
  431f00:	ldp	x1, x20, [x0]
  431f04:	str	x1, [x19, #16]
  431f08:	bl	403510 <free@plt>
  431f0c:	cbz	x20, 431fa4 <ferror@plt+0x2e704>
  431f10:	mov	w1, w22
  431f14:	mov	x0, x19
  431f18:	bl	42e0c0 <ferror@plt+0x2a820>
  431f1c:	cbz	w0, 431fa4 <ferror@plt+0x2e704>
  431f20:	ldr	x22, [x19, #16]
  431f24:	cbz	x22, 431f80 <ferror@plt+0x2e6e0>
  431f28:	ldr	x23, [x22, #8]
  431f2c:	mov	x0, x23
  431f30:	bl	402fd0 <strlen@plt>
  431f34:	mov	x21, x0
  431f38:	mov	x0, x20
  431f3c:	bl	402fd0 <strlen@plt>
  431f40:	mov	x1, x0
  431f44:	mov	w21, w21
  431f48:	add	x1, x1, #0x1
  431f4c:	mov	x0, x23
  431f50:	add	x1, x1, x21
  431f54:	bl	4031f0 <xrealloc@plt>
  431f58:	str	x0, [x22, #8]
  431f5c:	ldr	x0, [x19, #16]
  431f60:	mov	x1, x20
  431f64:	ldr	x0, [x0, #8]
  431f68:	add	x0, x0, x21
  431f6c:	bl	403620 <strcpy@plt>
  431f70:	mov	w0, #0x1                   	// #1
  431f74:	ldp	x23, x24, [sp, #48]
  431f78:	ldp	x25, x26, [sp, #64]
  431f7c:	b	431c30 <ferror@plt+0x2e390>
  431f80:	adrp	x3, 452000 <warn@@Base+0x109e8>
  431f84:	add	x3, x3, #0xed8
  431f88:	adrp	x1, 452000 <warn@@Base+0x109e8>
  431f8c:	adrp	x0, 452000 <warn@@Base+0x109e8>
  431f90:	add	x3, x3, #0xb8
  431f94:	add	x1, x1, #0x6c0
  431f98:	add	x0, x0, #0x6d8
  431f9c:	mov	w2, #0x17e                 	// #382
  431fa0:	bl	4037c0 <__assert_fail@plt>
  431fa4:	mov	w0, #0x0                   	// #0
  431fa8:	ldp	x23, x24, [sp, #48]
  431fac:	ldp	x25, x26, [sp, #64]
  431fb0:	b	431c30 <ferror@plt+0x2e390>
  431fb4:	bl	42ced8 <ferror@plt+0x29638>
  431fb8:	stp	x29, x30, [sp, #-176]!
  431fbc:	cmp	w5, #0x0
  431fc0:	ccmp	w6, #0x0, #0x0, ne  // ne = any
  431fc4:	mov	x29, sp
  431fc8:	stp	x19, x20, [sp, #16]
  431fcc:	mov	x19, x0
  431fd0:	ldr	w0, [x0, #8]
  431fd4:	stp	x21, x22, [sp, #32]
  431fd8:	mov	w20, w3
  431fdc:	add	w0, w0, #0x2
  431fe0:	stp	x23, x24, [sp, #48]
  431fe4:	mov	x22, x1
  431fe8:	mov	w23, w5
  431fec:	stp	x25, x26, [sp, #64]
  431ff0:	mov	w24, w6
  431ff4:	mov	w26, w2
  431ff8:	stp	x27, x28, [sp, #80]
  431ffc:	mov	w25, w4
  432000:	mov	x27, #0x0                   	// #0
  432004:	str	w0, [x19, #8]
  432008:	b.eq	432208 <ferror@plt+0x2e968>  // b.none
  43200c:	cmp	w20, #0x0
  432010:	adrp	x1, 452000 <warn@@Base+0x109e8>
  432014:	add	x1, x1, #0xb30
  432018:	adrp	x21, 452000 <warn@@Base+0x109e8>
  43201c:	add	x21, x21, #0xa18
  432020:	mov	x0, #0x38                  	// #56
  432024:	csel	x21, x21, x1, ne  // ne = any
  432028:	bl	4032a0 <xmalloc@plt>
  43202c:	mov	x20, x0
  432030:	mov	x0, x21
  432034:	stp	xzr, xzr, [x20]
  432038:	stp	xzr, xzr, [x20, #16]
  43203c:	stp	xzr, xzr, [x20, #32]
  432040:	str	xzr, [x20, #48]
  432044:	bl	4032d0 <xstrdup@plt>
  432048:	str	xzr, [x20, #24]
  43204c:	ldr	x2, [x19, #16]
  432050:	mov	w1, #0x3                   	// #3
  432054:	stp	x2, x0, [x20]
  432058:	mov	x21, x0
  43205c:	str	x20, [x19, #16]
  432060:	str	w1, [x20, #16]
  432064:	cbnz	x22, 4320d0 <ferror@plt+0x2e830>
  432068:	add	x0, sp, #0x60
  43206c:	mov	w2, w26
  432070:	adrp	x1, 452000 <warn@@Base+0x109e8>
  432074:	add	x1, x1, #0x948
  432078:	bl	4030a0 <sprintf@plt>
  43207c:	ldr	x21, [x19, #16]
  432080:	cbz	x21, 4324d0 <ferror@plt+0x2ec30>
  432084:	ldr	x28, [x21, #8]
  432088:	mov	x0, x28
  43208c:	bl	402fd0 <strlen@plt>
  432090:	mov	x20, x0
  432094:	add	x0, sp, #0x60
  432098:	bl	402fd0 <strlen@plt>
  43209c:	mov	x1, x0
  4320a0:	mov	w20, w20
  4320a4:	add	x1, x1, #0x1
  4320a8:	add	x1, x1, x20
  4320ac:	mov	x0, x28
  4320b0:	bl	4031f0 <xrealloc@plt>
  4320b4:	str	x0, [x21, #8]
  4320b8:	ldr	x0, [x19, #16]
  4320bc:	add	x1, sp, #0x60
  4320c0:	ldr	x0, [x0, #8]
  4320c4:	add	x0, x0, x20
  4320c8:	bl	403620 <strcpy@plt>
  4320cc:	b	432108 <ferror@plt+0x2e868>
  4320d0:	bl	402fd0 <strlen@plt>
  4320d4:	mov	w28, w0
  4320d8:	mov	x0, x22
  4320dc:	bl	402fd0 <strlen@plt>
  4320e0:	add	x1, x0, #0x1
  4320e4:	mov	x0, x21
  4320e8:	add	x1, x1, x28
  4320ec:	bl	4031f0 <xrealloc@plt>
  4320f0:	str	x0, [x20, #8]
  4320f4:	mov	x1, x22
  4320f8:	ldr	x0, [x19, #16]
  4320fc:	ldr	x0, [x0, #8]
  432100:	add	x0, x0, x28
  432104:	bl	403620 <strcpy@plt>
  432108:	ldr	x21, [x19, #16]
  43210c:	cbz	x21, 4324d0 <ferror@plt+0x2ec30>
  432110:	ldr	x28, [x21, #8]
  432114:	mov	x0, x28
  432118:	bl	402fd0 <strlen@plt>
  43211c:	mov	x20, x0
  432120:	mov	x0, x28
  432124:	mov	w20, w20
  432128:	add	x1, x20, #0x3
  43212c:	bl	4031f0 <xrealloc@plt>
  432130:	ldr	x2, [x19, #16]
  432134:	str	x0, [x21, #8]
  432138:	adrp	x0, 452000 <warn@@Base+0x109e8>
  43213c:	add	x0, x0, #0xcd8
  432140:	orr	w1, w23, w25
  432144:	ldr	x2, [x2, #8]
  432148:	ldrh	w4, [x0]
  43214c:	add	x3, x2, x20
  432150:	ldrb	w0, [x0, #2]
  432154:	strh	w4, [x2, x20]
  432158:	strb	w0, [x3, #2]
  43215c:	cbnz	w1, 43232c <ferror@plt+0x2ea8c>
  432160:	cmp	w24, #0x0
  432164:	ccmp	x22, #0x0, #0x0, eq  // eq = none
  432168:	ldr	x20, [x19, #16]
  43216c:	b.ne	432240 <ferror@plt+0x2e9a0>  // b.any
  432170:	ldr	x23, [x20, #8]
  432174:	mov	w0, #0x2                   	// #2
  432178:	str	w0, [x20, #16]
  43217c:	mov	w22, #0x0                   	// #0
  432180:	mov	x0, x23
  432184:	mov	w24, #0x20                  	// #32
  432188:	bl	402fd0 <strlen@plt>
  43218c:	mov	w21, w0
  432190:	add	x1, x21, #0x2
  432194:	mov	x0, x23
  432198:	bl	4031f0 <xrealloc@plt>
  43219c:	str	x0, [x20, #8]
  4321a0:	ldr	x0, [x19, #16]
  4321a4:	mov	w1, #0xa                   	// #10
  4321a8:	ldr	x0, [x0, #8]
  4321ac:	strh	w1, [x0, x21]
  4321b0:	ldr	w0, [x19, #8]
  4321b4:	cbz	w0, 432200 <ferror@plt+0x2e960>
  4321b8:	ldr	x21, [x19, #16]
  4321bc:	cbz	x21, 4324d0 <ferror@plt+0x2ec30>
  4321c0:	ldr	x23, [x21, #8]
  4321c4:	add	w22, w22, #0x1
  4321c8:	mov	x0, x23
  4321cc:	bl	402fd0 <strlen@plt>
  4321d0:	mov	x20, x0
  4321d4:	mov	x0, x23
  4321d8:	mov	w20, w20
  4321dc:	add	x1, x20, #0x2
  4321e0:	bl	4031f0 <xrealloc@plt>
  4321e4:	str	x0, [x21, #8]
  4321e8:	ldr	x0, [x19, #16]
  4321ec:	ldr	x0, [x0, #8]
  4321f0:	strh	w24, [x0, x20]
  4321f4:	ldr	w0, [x19, #8]
  4321f8:	cmp	w22, w0
  4321fc:	b.cc	4321b8 <ferror@plt+0x2e918>  // b.lo, b.ul, b.last
  432200:	mov	w0, #0x1                   	// #1
  432204:	b	432224 <ferror@plt+0x2e984>
  432208:	ldr	x0, [x19, #16]
  43220c:	cbz	x0, 432588 <ferror@plt+0x2ece8>
  432210:	ldp	x1, x27, [x0]
  432214:	str	x1, [x19, #16]
  432218:	bl	403510 <free@plt>
  43221c:	cbnz	x27, 43200c <ferror@plt+0x2e76c>
  432220:	mov	w0, #0x0                   	// #0
  432224:	ldp	x19, x20, [sp, #16]
  432228:	ldp	x21, x22, [sp, #32]
  43222c:	ldp	x23, x24, [sp, #48]
  432230:	ldp	x25, x26, [sp, #64]
  432234:	ldp	x27, x28, [sp, #80]
  432238:	ldp	x29, x30, [sp], #176
  43223c:	ret
  432240:	cbz	x20, 4324d0 <ferror@plt+0x2ec30>
  432244:	ldr	x23, [x20, #8]
  432248:	mov	x0, x23
  43224c:	bl	402fd0 <strlen@plt>
  432250:	mov	x21, x0
  432254:	mov	x0, x23
  432258:	mov	w21, w21
  43225c:	add	x1, x21, #0x4
  432260:	bl	4031f0 <xrealloc@plt>
  432264:	str	x0, [x20, #8]
  432268:	mov	w1, #0x2f20                	// #12064
  43226c:	ldr	x0, [x19, #16]
  432270:	movk	w1, #0x2a, lsl #16
  432274:	ldr	x0, [x0, #8]
  432278:	str	w1, [x0, x21]
  43227c:	cbz	x22, 4322e4 <ferror@plt+0x2ea44>
  432280:	mov	w2, w26
  432284:	add	x0, sp, #0x90
  432288:	adrp	x1, 452000 <warn@@Base+0x109e8>
  43228c:	add	x1, x1, #0xcf0
  432290:	bl	4030a0 <sprintf@plt>
  432294:	ldr	x21, [x19, #16]
  432298:	cbz	x21, 4324d0 <ferror@plt+0x2ec30>
  43229c:	ldr	x22, [x21, #8]
  4322a0:	mov	x0, x22
  4322a4:	bl	402fd0 <strlen@plt>
  4322a8:	mov	x20, x0
  4322ac:	add	x0, sp, #0x90
  4322b0:	bl	402fd0 <strlen@plt>
  4322b4:	mov	x1, x0
  4322b8:	mov	w20, w20
  4322bc:	add	x1, x1, #0x1
  4322c0:	add	x1, x1, x20
  4322c4:	mov	x0, x22
  4322c8:	bl	4031f0 <xrealloc@plt>
  4322cc:	str	x0, [x21, #8]
  4322d0:	ldr	x0, [x19, #16]
  4322d4:	add	x1, sp, #0x90
  4322d8:	ldr	x0, [x0, #8]
  4322dc:	add	x0, x0, x20
  4322e0:	bl	403620 <strcpy@plt>
  4322e4:	ldr	x21, [x19, #16]
  4322e8:	cbz	x21, 4324d0 <ferror@plt+0x2ec30>
  4322ec:	ldr	x22, [x21, #8]
  4322f0:	mov	x0, x22
  4322f4:	bl	402fd0 <strlen@plt>
  4322f8:	mov	x20, x0
  4322fc:	mov	x0, x22
  432300:	mov	w20, w20
  432304:	add	x1, x20, #0x4
  432308:	bl	4031f0 <xrealloc@plt>
  43230c:	str	x0, [x21, #8]
  432310:	mov	w1, #0x2a20                	// #10784
  432314:	ldr	x0, [x19, #16]
  432318:	movk	w1, #0x2f, lsl #16
  43231c:	ldr	x0, [x0, #8]
  432320:	str	w1, [x0, x20]
  432324:	ldr	x20, [x19, #16]
  432328:	b	432170 <ferror@plt+0x2e8d0>
  43232c:	ldr	x21, [x19, #16]
  432330:	cbz	x21, 4324d0 <ferror@plt+0x2ec30>
  432334:	ldr	x28, [x21, #8]
  432338:	mov	x0, x28
  43233c:	bl	402fd0 <strlen@plt>
  432340:	mov	x20, x0
  432344:	mov	x0, x28
  432348:	mov	w20, w20
  43234c:	add	x1, x20, #0x4
  432350:	bl	4031f0 <xrealloc@plt>
  432354:	str	x0, [x21, #8]
  432358:	mov	w1, #0x2f20                	// #12064
  43235c:	ldr	x0, [x19, #16]
  432360:	movk	w1, #0x2a, lsl #16
  432364:	ldr	x0, [x0, #8]
  432368:	str	w1, [x0, x20]
  43236c:	cbz	w25, 432424 <ferror@plt+0x2eb84>
  432370:	mov	w2, w25
  432374:	add	x0, sp, #0x78
  432378:	adrp	x1, 452000 <warn@@Base+0x109e8>
  43237c:	add	x1, x1, #0xa40
  432380:	bl	4030a0 <sprintf@plt>
  432384:	ldr	x21, [x19, #16]
  432388:	cbz	x21, 4324d0 <ferror@plt+0x2ec30>
  43238c:	ldr	x25, [x21, #8]
  432390:	mov	x0, x25
  432394:	bl	402fd0 <strlen@plt>
  432398:	mov	x20, x0
  43239c:	mov	x0, x25
  4323a0:	mov	w20, w20
  4323a4:	add	x1, x20, #0x7
  4323a8:	bl	4031f0 <xrealloc@plt>
  4323ac:	ldr	x1, [x19, #16]
  4323b0:	str	x0, [x21, #8]
  4323b4:	adrp	x0, 452000 <warn@@Base+0x109e8>
  4323b8:	add	x0, x0, #0xd80
  4323bc:	ldr	x1, [x1, #8]
  4323c0:	ldr	w3, [x0]
  4323c4:	add	x2, x1, x20
  4323c8:	ldur	w0, [x0, #3]
  4323cc:	str	w3, [x1, x20]
  4323d0:	stur	w0, [x2, #3]
  4323d4:	ldr	x20, [x19, #16]
  4323d8:	cbz	x20, 4324d0 <ferror@plt+0x2ec30>
  4323dc:	ldr	x25, [x20, #8]
  4323e0:	mov	x0, x25
  4323e4:	bl	402fd0 <strlen@plt>
  4323e8:	mov	x21, x0
  4323ec:	add	x0, sp, #0x78
  4323f0:	bl	402fd0 <strlen@plt>
  4323f4:	mov	x1, x0
  4323f8:	mov	w21, w21
  4323fc:	add	x1, x1, #0x1
  432400:	add	x1, x1, x21
  432404:	mov	x0, x25
  432408:	bl	4031f0 <xrealloc@plt>
  43240c:	str	x0, [x20, #8]
  432410:	ldr	x0, [x19, #16]
  432414:	add	x1, sp, #0x78
  432418:	ldr	x0, [x0, #8]
  43241c:	add	x0, x0, x21
  432420:	bl	403620 <strcpy@plt>
  432424:	cbz	w23, 43227c <ferror@plt+0x2e9dc>
  432428:	ldr	x21, [x19, #16]
  43242c:	cbz	x21, 4324d0 <ferror@plt+0x2ec30>
  432430:	ldr	x23, [x21, #8]
  432434:	mov	x0, x23
  432438:	bl	402fd0 <strlen@plt>
  43243c:	mov	x20, x0
  432440:	mov	x0, x23
  432444:	mov	w20, w20
  432448:	add	x1, x20, #0x9
  43244c:	bl	4031f0 <xrealloc@plt>
  432450:	ldr	x1, [x19, #16]
  432454:	str	x0, [x21, #8]
  432458:	adrp	x0, 452000 <warn@@Base+0x109e8>
  43245c:	add	x0, x0, #0xd38
  432460:	ldr	x1, [x1, #8]
  432464:	ldr	x3, [x0]
  432468:	add	x2, x1, x20
  43246c:	ldrb	w0, [x0, #8]
  432470:	str	x3, [x1, x20]
  432474:	strb	w0, [x2, #8]
  432478:	cbz	w24, 4324f4 <ferror@plt+0x2ec54>
  43247c:	ldr	x21, [x19, #16]
  432480:	cbz	x21, 4324d0 <ferror@plt+0x2ec30>
  432484:	ldr	x23, [x21, #8]
  432488:	mov	x0, x23
  43248c:	bl	402fd0 <strlen@plt>
  432490:	mov	x20, x0
  432494:	mov	x0, x23
  432498:	mov	w20, w20
  43249c:	add	x1, x20, #0x6
  4324a0:	bl	4031f0 <xrealloc@plt>
  4324a4:	ldr	x1, [x19, #16]
  4324a8:	str	x0, [x21, #8]
  4324ac:	adrp	x0, 452000 <warn@@Base+0x109e8>
  4324b0:	add	x0, x0, #0xd48
  4324b4:	ldr	x1, [x1, #8]
  4324b8:	ldr	w3, [x0]
  4324bc:	add	x2, x1, x20
  4324c0:	ldrh	w0, [x0, #4]
  4324c4:	str	w3, [x1, x20]
  4324c8:	strh	w0, [x2, #4]
  4324cc:	b	43227c <ferror@plt+0x2e9dc>
  4324d0:	adrp	x3, 452000 <warn@@Base+0x109e8>
  4324d4:	add	x3, x3, #0xed8
  4324d8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  4324dc:	adrp	x0, 452000 <warn@@Base+0x109e8>
  4324e0:	add	x3, x3, #0xb8
  4324e4:	add	x1, x1, #0x6c0
  4324e8:	add	x0, x0, #0x6d8
  4324ec:	mov	w2, #0x17e                 	// #382
  4324f0:	bl	4037c0 <__assert_fail@plt>
  4324f4:	cbz	x27, 432220 <ferror@plt+0x2e980>
  4324f8:	ldr	x21, [x19, #16]
  4324fc:	cbz	x21, 4324d0 <ferror@plt+0x2ec30>
  432500:	ldr	x23, [x21, #8]
  432504:	mov	x0, x23
  432508:	bl	402fd0 <strlen@plt>
  43250c:	mov	x20, x0
  432510:	mov	x0, x27
  432514:	bl	402fd0 <strlen@plt>
  432518:	mov	x1, x0
  43251c:	mov	w20, w20
  432520:	add	x1, x1, #0x1
  432524:	add	x1, x1, x20
  432528:	mov	x0, x23
  43252c:	bl	4031f0 <xrealloc@plt>
  432530:	str	x0, [x21, #8]
  432534:	ldr	x0, [x19, #16]
  432538:	mov	x1, x27
  43253c:	ldr	x0, [x0, #8]
  432540:	add	x0, x0, x20
  432544:	bl	403620 <strcpy@plt>
  432548:	ldr	x20, [x19, #16]
  43254c:	cbz	x20, 4324d0 <ferror@plt+0x2ec30>
  432550:	ldr	x23, [x20, #8]
  432554:	mov	x0, x23
  432558:	bl	402fd0 <strlen@plt>
  43255c:	mov	x21, x0
  432560:	mov	x0, x23
  432564:	mov	w21, w21
  432568:	add	x1, x21, #0x2
  43256c:	bl	4031f0 <xrealloc@plt>
  432570:	str	x0, [x20, #8]
  432574:	mov	w1, #0x20                  	// #32
  432578:	ldr	x0, [x19, #16]
  43257c:	ldr	x0, [x0, #8]
  432580:	strh	w1, [x0, x21]
  432584:	b	43227c <ferror@plt+0x2e9dc>
  432588:	bl	42ced8 <ferror@plt+0x29638>
  43258c:	nop
  432590:	stp	x29, x30, [sp, #-80]!
  432594:	mov	x29, sp
  432598:	stp	x19, x20, [sp, #16]
  43259c:	ldr	x20, [x0, #16]
  4325a0:	cbz	x20, 4328f4 <ferror@plt+0x2f054>
  4325a4:	mov	x19, x0
  4325a8:	ldr	x0, [x20]
  4325ac:	cbz	x0, 43294c <ferror@plt+0x2f0ac>
  4325b0:	ldr	x0, [x0, #24]
  4325b4:	stp	x21, x22, [sp, #32]
  4325b8:	stp	x23, x24, [sp, #48]
  4325bc:	cbz	x0, 432924 <ferror@plt+0x2f084>
  4325c0:	mov	x23, x1
  4325c4:	mov	w22, w2
  4325c8:	mov	w21, w3
  4325cc:	cbnz	w4, 432694 <ferror@plt+0x2edf4>
  4325d0:	cbz	w3, 432624 <ferror@plt+0x2ed84>
  4325d4:	ldr	x24, [x20, #8]
  4325d8:	mov	x0, x24
  4325dc:	bl	402fd0 <strlen@plt>
  4325e0:	mov	x21, x0
  4325e4:	mov	x0, x24
  4325e8:	mov	w21, w21
  4325ec:	add	x1, x21, #0x7
  4325f0:	bl	4031f0 <xrealloc@plt>
  4325f4:	ldr	x1, [x19, #16]
  4325f8:	str	x0, [x20, #8]
  4325fc:	adrp	x0, 452000 <warn@@Base+0x109e8>
  432600:	add	x0, x0, #0xbe8
  432604:	ldr	x1, [x1, #8]
  432608:	ldr	w3, [x0]
  43260c:	add	x2, x1, x21
  432610:	ldur	w0, [x0, #3]
  432614:	str	w3, [x1, x21]
  432618:	stur	w0, [x2, #3]
  43261c:	ldr	x20, [x19, #16]
  432620:	cbz	x20, 4328cc <ferror@plt+0x2f02c>
  432624:	ldr	x0, [x20, #8]
  432628:	bl	402fd0 <strlen@plt>
  43262c:	add	x0, x0, #0x8
  432630:	bl	4032a0 <xmalloc@plt>
  432634:	mov	x20, x0
  432638:	ldr	x3, [x19, #16]
  43263c:	adrp	x2, 452000 <warn@@Base+0x109e8>
  432640:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  432644:	add	x2, x2, #0xa68
  432648:	add	x1, x1, #0x7f8
  43264c:	ldr	x3, [x3, #8]
  432650:	bl	4030a0 <sprintf@plt>
  432654:	ldr	x0, [x19, #16]
  432658:	ldr	x0, [x0, #8]
  43265c:	bl	403510 <free@plt>
  432660:	ldr	x1, [x19, #16]
  432664:	mov	x0, x19
  432668:	ldr	x2, [x1]
  43266c:	str	x20, [x1, #8]
  432670:	ldr	x1, [x2, #24]
  432674:	bl	42e9b0 <ferror@plt+0x2b110>
  432678:	cbnz	w0, 4326f4 <ferror@plt+0x2ee54>
  43267c:	mov	w0, #0x0                   	// #0
  432680:	ldp	x19, x20, [sp, #16]
  432684:	ldp	x21, x22, [sp, #32]
  432688:	ldp	x23, x24, [sp, #48]
  43268c:	ldp	x29, x30, [sp], #80
  432690:	ret
  432694:	str	x25, [sp, #64]
  432698:	ldr	x25, [x20, #8]
  43269c:	mov	x0, x25
  4326a0:	bl	402fd0 <strlen@plt>
  4326a4:	mov	x24, x0
  4326a8:	mov	x0, x25
  4326ac:	mov	w24, w24
  4326b0:	add	x1, x24, #0xa
  4326b4:	bl	4031f0 <xrealloc@plt>
  4326b8:	ldr	x1, [x19, #16]
  4326bc:	str	x0, [x20, #8]
  4326c0:	adrp	x0, 452000 <warn@@Base+0x109e8>
  4326c4:	add	x0, x0, #0xbd8
  4326c8:	ldr	x1, [x1, #8]
  4326cc:	ldr	x3, [x0]
  4326d0:	add	x2, x1, x24
  4326d4:	ldrh	w0, [x0, #8]
  4326d8:	str	x3, [x1, x24]
  4326dc:	strh	w0, [x2, #8]
  4326e0:	ldr	x20, [x19, #16]
  4326e4:	cbnz	w21, 4328c0 <ferror@plt+0x2f020>
  4326e8:	ldr	x25, [sp, #64]
  4326ec:	cbnz	x20, 432624 <ferror@plt+0x2ed84>
  4326f0:	b	4328cc <ferror@plt+0x2f02c>
  4326f4:	ldr	x0, [x19, #16]
  4326f8:	cbz	x0, 4329a4 <ferror@plt+0x2f104>
  4326fc:	ldp	x1, x20, [x0]
  432700:	str	x1, [x19, #16]
  432704:	bl	403510 <free@plt>
  432708:	cbz	x20, 43267c <ferror@plt+0x2eddc>
  43270c:	mov	w1, w22
  432710:	mov	x0, x19
  432714:	bl	42e0c0 <ferror@plt+0x2a820>
  432718:	cbz	w0, 43267c <ferror@plt+0x2eddc>
  43271c:	ldr	x22, [x19, #16]
  432720:	cbz	x22, 43297c <ferror@plt+0x2f0dc>
  432724:	ldr	x24, [x22, #8]
  432728:	mov	x0, x24
  43272c:	bl	402fd0 <strlen@plt>
  432730:	mov	x21, x0
  432734:	mov	x0, x20
  432738:	bl	402fd0 <strlen@plt>
  43273c:	mov	x1, x0
  432740:	mov	w21, w21
  432744:	add	x1, x1, #0x1
  432748:	add	x1, x1, x21
  43274c:	mov	x0, x24
  432750:	bl	4031f0 <xrealloc@plt>
  432754:	str	x0, [x22, #8]
  432758:	ldr	x0, [x19, #16]
  43275c:	mov	x1, x20
  432760:	ldr	x0, [x0, #8]
  432764:	add	x0, x0, x21
  432768:	bl	403620 <strcpy@plt>
  43276c:	ldr	x20, [x19, #16]
  432770:	cbz	x20, 43297c <ferror@plt+0x2f0dc>
  432774:	ldr	x22, [x20, #8]
  432778:	mov	x0, x22
  43277c:	bl	402fd0 <strlen@plt>
  432780:	mov	x21, x0
  432784:	mov	x0, x22
  432788:	mov	w21, w21
  43278c:	add	x1, x21, #0x5
  432790:	bl	4031f0 <xrealloc@plt>
  432794:	ldr	x1, [x19, #16]
  432798:	str	x0, [x20, #8]
  43279c:	adrp	x0, 452000 <warn@@Base+0x109e8>
  4327a0:	add	x0, x0, #0xd88
  4327a4:	ldr	x1, [x1, #8]
  4327a8:	ldr	w3, [x0]
  4327ac:	add	x2, x1, x21
  4327b0:	ldrb	w0, [x0, #4]
  4327b4:	str	w3, [x1, x21]
  4327b8:	strb	w0, [x2, #4]
  4327bc:	cbz	x23, 43267c <ferror@plt+0x2eddc>
  4327c0:	ldr	x21, [x19, #16]
  4327c4:	cbz	x21, 43297c <ferror@plt+0x2f0dc>
  4327c8:	ldr	x22, [x21, #8]
  4327cc:	mov	x0, x22
  4327d0:	bl	402fd0 <strlen@plt>
  4327d4:	mov	x20, x0
  4327d8:	mov	x0, x23
  4327dc:	bl	402fd0 <strlen@plt>
  4327e0:	mov	x1, x0
  4327e4:	mov	w20, w20
  4327e8:	add	x1, x1, #0x1
  4327ec:	add	x1, x1, x20
  4327f0:	mov	x0, x22
  4327f4:	bl	4031f0 <xrealloc@plt>
  4327f8:	str	x0, [x21, #8]
  4327fc:	ldr	x0, [x19, #16]
  432800:	mov	x1, x23
  432804:	ldr	x0, [x0, #8]
  432808:	add	x0, x0, x20
  43280c:	bl	403620 <strcpy@plt>
  432810:	ldr	x20, [x19, #16]
  432814:	cbz	x20, 43297c <ferror@plt+0x2f0dc>
  432818:	ldr	x23, [x20, #8]
  43281c:	mov	w22, #0x0                   	// #0
  432820:	mov	w24, #0x20                  	// #32
  432824:	mov	x0, x23
  432828:	bl	402fd0 <strlen@plt>
  43282c:	mov	x21, x0
  432830:	mov	x0, x23
  432834:	mov	w21, w21
  432838:	add	x1, x21, #0x6
  43283c:	bl	4031f0 <xrealloc@plt>
  432840:	ldr	x1, [x19, #16]
  432844:	str	x0, [x20, #8]
  432848:	adrp	x0, 452000 <warn@@Base+0x109e8>
  43284c:	add	x0, x0, #0xa90
  432850:	ldr	x1, [x1, #8]
  432854:	ldr	w3, [x0]
  432858:	add	x2, x1, x21
  43285c:	ldrh	w0, [x0, #4]
  432860:	str	w3, [x1, x21]
  432864:	strh	w0, [x2, #4]
  432868:	ldr	w0, [x19, #8]
  43286c:	cbz	w0, 4328b8 <ferror@plt+0x2f018>
  432870:	ldr	x21, [x19, #16]
  432874:	cbz	x21, 43297c <ferror@plt+0x2f0dc>
  432878:	ldr	x23, [x21, #8]
  43287c:	add	w22, w22, #0x1
  432880:	mov	x0, x23
  432884:	bl	402fd0 <strlen@plt>
  432888:	mov	x20, x0
  43288c:	mov	x0, x23
  432890:	mov	w20, w20
  432894:	add	x1, x20, #0x2
  432898:	bl	4031f0 <xrealloc@plt>
  43289c:	str	x0, [x21, #8]
  4328a0:	ldr	x0, [x19, #16]
  4328a4:	ldr	x0, [x0, #8]
  4328a8:	strh	w24, [x0, x20]
  4328ac:	ldr	w0, [x19, #8]
  4328b0:	cmp	w22, w0
  4328b4:	b.cc	432870 <ferror@plt+0x2efd0>  // b.lo, b.ul, b.last
  4328b8:	mov	w0, #0x1                   	// #1
  4328bc:	b	432680 <ferror@plt+0x2ede0>
  4328c0:	cbz	x20, 432980 <ferror@plt+0x2f0e0>
  4328c4:	ldr	x25, [sp, #64]
  4328c8:	b	4325d4 <ferror@plt+0x2ed34>
  4328cc:	adrp	x3, 452000 <warn@@Base+0x109e8>
  4328d0:	add	x3, x3, #0xed8
  4328d4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  4328d8:	adrp	x0, 452000 <warn@@Base+0x109e8>
  4328dc:	add	x3, x3, #0x170
  4328e0:	add	x1, x1, #0x6c0
  4328e4:	add	x0, x0, #0x6d8
  4328e8:	mov	w2, #0x16a                 	// #362
  4328ec:	str	x25, [sp, #64]
  4328f0:	bl	4037c0 <__assert_fail@plt>
  4328f4:	adrp	x3, 452000 <warn@@Base+0x109e8>
  4328f8:	add	x3, x3, #0xed8
  4328fc:	adrp	x1, 452000 <warn@@Base+0x109e8>
  432900:	adrp	x0, 452000 <warn@@Base+0x109e8>
  432904:	add	x3, x3, #0x210
  432908:	add	x1, x1, #0x6c0
  43290c:	add	x0, x0, #0x6d8
  432910:	mov	w2, #0x5f9                 	// #1529
  432914:	stp	x21, x22, [sp, #32]
  432918:	stp	x23, x24, [sp, #48]
  43291c:	str	x25, [sp, #64]
  432920:	bl	4037c0 <__assert_fail@plt>
  432924:	adrp	x3, 452000 <warn@@Base+0x109e8>
  432928:	add	x3, x3, #0xed8
  43292c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  432930:	adrp	x0, 452000 <warn@@Base+0x109e8>
  432934:	add	x3, x3, #0x210
  432938:	add	x1, x1, #0x6c0
  43293c:	add	x0, x0, #0xbb0
  432940:	mov	w2, #0x5fb                 	// #1531
  432944:	str	x25, [sp, #64]
  432948:	bl	4037c0 <__assert_fail@plt>
  43294c:	adrp	x3, 452000 <warn@@Base+0x109e8>
  432950:	add	x3, x3, #0xed8
  432954:	adrp	x1, 452000 <warn@@Base+0x109e8>
  432958:	adrp	x0, 452000 <warn@@Base+0x109e8>
  43295c:	add	x3, x3, #0x210
  432960:	add	x1, x1, #0x6c0
  432964:	add	x0, x0, #0xb90
  432968:	mov	w2, #0x5fa                 	// #1530
  43296c:	stp	x21, x22, [sp, #32]
  432970:	stp	x23, x24, [sp, #48]
  432974:	str	x25, [sp, #64]
  432978:	bl	4037c0 <__assert_fail@plt>
  43297c:	str	x25, [sp, #64]
  432980:	adrp	x3, 452000 <warn@@Base+0x109e8>
  432984:	add	x3, x3, #0xed8
  432988:	adrp	x1, 452000 <warn@@Base+0x109e8>
  43298c:	adrp	x0, 452000 <warn@@Base+0x109e8>
  432990:	add	x3, x3, #0xb8
  432994:	add	x1, x1, #0x6c0
  432998:	add	x0, x0, #0x6d8
  43299c:	mov	w2, #0x17e                 	// #382
  4329a0:	bl	4037c0 <__assert_fail@plt>
  4329a4:	str	x25, [sp, #64]
  4329a8:	bl	42ced8 <ferror@plt+0x29638>
  4329ac:	nop
  4329b0:	stp	x29, x30, [sp, #-128]!
  4329b4:	mov	x29, sp
  4329b8:	stp	x19, x20, [sp, #16]
  4329bc:	ldr	x20, [x0, #16]
  4329c0:	cbz	x20, 432ef4 <ferror@plt+0x2f654>
  4329c4:	mov	x19, x0
  4329c8:	ldr	x0, [x20]
  4329cc:	stp	x21, x22, [sp, #32]
  4329d0:	stp	x23, x24, [sp, #48]
  4329d4:	stp	x25, x26, [sp, #64]
  4329d8:	cbz	x0, 432f28 <ferror@plt+0x2f688>
  4329dc:	mov	x22, x1
  4329e0:	mov	w23, w2
  4329e4:	mov	w21, w3
  4329e8:	mov	x25, x5
  4329ec:	mov	w24, w6
  4329f0:	cbnz	w4, 432e74 <ferror@plt+0x2f5d4>
  4329f4:	cbnz	w3, 432e1c <ferror@plt+0x2f57c>
  4329f8:	ldr	x0, [x20]
  4329fc:	cbnz	w24, 432de4 <ferror@plt+0x2f544>
  432a00:	ldr	x1, [x0, #24]
  432a04:	mov	x0, x19
  432a08:	bl	42e9b0 <ferror@plt+0x2b110>
  432a0c:	cbz	w0, 432df8 <ferror@plt+0x2f558>
  432a10:	ldr	x0, [x19, #16]
  432a14:	cbz	x0, 432f74 <ferror@plt+0x2f6d4>
  432a18:	ldp	x1, x20, [x0]
  432a1c:	str	x1, [x19, #16]
  432a20:	bl	403510 <free@plt>
  432a24:	cbz	x20, 432df8 <ferror@plt+0x2f558>
  432a28:	cbz	w24, 432ed8 <ferror@plt+0x2f638>
  432a2c:	ldr	x0, [x19, #16]
  432a30:	cbz	x0, 432f74 <ferror@plt+0x2f6d4>
  432a34:	ldp	x1, x26, [x0]
  432a38:	str	x1, [x19, #16]
  432a3c:	bl	403510 <free@plt>
  432a40:	cbz	x26, 432df8 <ferror@plt+0x2f558>
  432a44:	mov	w1, w23
  432a48:	mov	x0, x19
  432a4c:	bl	42e0c0 <ferror@plt+0x2a820>
  432a50:	cbz	w0, 432df8 <ferror@plt+0x2f558>
  432a54:	ldr	x23, [x19, #16]
  432a58:	str	x27, [sp, #80]
  432a5c:	cbz	x23, 432f50 <ferror@plt+0x2f6b0>
  432a60:	ldr	x27, [x23, #8]
  432a64:	mov	x0, x27
  432a68:	bl	402fd0 <strlen@plt>
  432a6c:	mov	x21, x0
  432a70:	mov	x0, x20
  432a74:	bl	402fd0 <strlen@plt>
  432a78:	mov	x1, x0
  432a7c:	mov	w21, w21
  432a80:	add	x1, x1, #0x1
  432a84:	add	x1, x1, x21
  432a88:	mov	x0, x27
  432a8c:	bl	4031f0 <xrealloc@plt>
  432a90:	str	x0, [x23, #8]
  432a94:	ldr	x0, [x19, #16]
  432a98:	mov	x1, x20
  432a9c:	ldr	x0, [x0, #8]
  432aa0:	add	x0, x0, x21
  432aa4:	bl	403620 <strcpy@plt>
  432aa8:	ldr	x20, [x19, #16]
  432aac:	cbz	x20, 432f50 <ferror@plt+0x2f6b0>
  432ab0:	ldr	x23, [x20, #8]
  432ab4:	mov	x0, x23
  432ab8:	bl	402fd0 <strlen@plt>
  432abc:	mov	x21, x0
  432ac0:	mov	x0, x23
  432ac4:	mov	w21, w21
  432ac8:	add	x1, x21, #0x5
  432acc:	bl	4031f0 <xrealloc@plt>
  432ad0:	ldr	x1, [x19, #16]
  432ad4:	str	x0, [x20, #8]
  432ad8:	adrp	x0, 452000 <warn@@Base+0x109e8>
  432adc:	add	x0, x0, #0xd88
  432ae0:	ldr	x1, [x1, #8]
  432ae4:	ldr	w3, [x0]
  432ae8:	add	x2, x1, x21
  432aec:	ldrb	w0, [x0, #4]
  432af0:	str	w3, [x1, x21]
  432af4:	strb	w0, [x2, #4]
  432af8:	cbz	x22, 432ee0 <ferror@plt+0x2f640>
  432afc:	ldr	x21, [x19, #16]
  432b00:	cbz	x21, 432f50 <ferror@plt+0x2f6b0>
  432b04:	ldr	x23, [x21, #8]
  432b08:	mov	x0, x23
  432b0c:	bl	402fd0 <strlen@plt>
  432b10:	mov	x20, x0
  432b14:	mov	x0, x22
  432b18:	bl	402fd0 <strlen@plt>
  432b1c:	mov	x1, x0
  432b20:	mov	w20, w20
  432b24:	add	x1, x1, #0x1
  432b28:	add	x1, x1, x20
  432b2c:	mov	x0, x23
  432b30:	bl	4031f0 <xrealloc@plt>
  432b34:	str	x0, [x21, #8]
  432b38:	ldr	x0, [x19, #16]
  432b3c:	mov	x1, x22
  432b40:	ldr	x0, [x0, #8]
  432b44:	add	x0, x0, x20
  432b48:	bl	403620 <strcpy@plt>
  432b4c:	ldr	x20, [x19, #16]
  432b50:	cbz	x20, 432f50 <ferror@plt+0x2f6b0>
  432b54:	ldr	x22, [x20, #8]
  432b58:	mov	x0, x22
  432b5c:	bl	402fd0 <strlen@plt>
  432b60:	mov	x21, x0
  432b64:	mov	x0, x22
  432b68:	mov	w21, w21
  432b6c:	add	x1, x21, #0x2
  432b70:	bl	4031f0 <xrealloc@plt>
  432b74:	str	x0, [x20, #8]
  432b78:	mov	w1, #0x20                  	// #32
  432b7c:	ldr	x0, [x19, #16]
  432b80:	cmp	w24, #0x0
  432b84:	ccmp	x25, #0x0, #0x0, eq  // eq = none
  432b88:	ldr	x0, [x0, #8]
  432b8c:	strh	w1, [x0, x21]
  432b90:	b.eq	432d2c <ferror@plt+0x2f48c>  // b.none
  432b94:	cbz	w24, 432c78 <ferror@plt+0x2f3d8>
  432b98:	ldr	x21, [x19, #16]
  432b9c:	cbz	x21, 432f50 <ferror@plt+0x2f6b0>
  432ba0:	ldr	x22, [x21, #8]
  432ba4:	mov	x0, x22
  432ba8:	bl	402fd0 <strlen@plt>
  432bac:	mov	x20, x0
  432bb0:	mov	x0, x22
  432bb4:	mov	w20, w20
  432bb8:	add	x1, x20, #0x9
  432bbc:	bl	4031f0 <xrealloc@plt>
  432bc0:	ldr	x1, [x19, #16]
  432bc4:	str	x0, [x21, #8]
  432bc8:	adrp	x0, 452000 <warn@@Base+0x109e8>
  432bcc:	add	x0, x0, #0xd90
  432bd0:	ldr	x1, [x1, #8]
  432bd4:	ldr	x3, [x0]
  432bd8:	add	x2, x1, x20
  432bdc:	ldrb	w0, [x0, #8]
  432be0:	str	x3, [x1, x20]
  432be4:	strb	w0, [x2, #8]
  432be8:	cbz	x26, 432ee8 <ferror@plt+0x2f648>
  432bec:	ldr	x21, [x19, #16]
  432bf0:	cbz	x21, 432f50 <ferror@plt+0x2f6b0>
  432bf4:	ldr	x22, [x21, #8]
  432bf8:	mov	x0, x22
  432bfc:	bl	402fd0 <strlen@plt>
  432c00:	mov	x20, x0
  432c04:	mov	x0, x26
  432c08:	bl	402fd0 <strlen@plt>
  432c0c:	mov	x1, x0
  432c10:	mov	w20, w20
  432c14:	add	x1, x1, #0x1
  432c18:	add	x1, x1, x20
  432c1c:	mov	x0, x22
  432c20:	bl	4031f0 <xrealloc@plt>
  432c24:	str	x0, [x21, #8]
  432c28:	ldr	x0, [x19, #16]
  432c2c:	mov	x1, x26
  432c30:	ldr	x0, [x0, #8]
  432c34:	add	x0, x0, x20
  432c38:	bl	403620 <strcpy@plt>
  432c3c:	ldr	x21, [x19, #16]
  432c40:	cbz	x21, 432f50 <ferror@plt+0x2f6b0>
  432c44:	ldr	x22, [x21, #8]
  432c48:	mov	x0, x22
  432c4c:	bl	402fd0 <strlen@plt>
  432c50:	mov	x20, x0
  432c54:	mov	x0, x22
  432c58:	mov	w20, w20
  432c5c:	add	x1, x20, #0x2
  432c60:	bl	4031f0 <xrealloc@plt>
  432c64:	str	x0, [x21, #8]
  432c68:	mov	w1, #0x20                  	// #32
  432c6c:	ldr	x0, [x19, #16]
  432c70:	ldr	x0, [x0, #8]
  432c74:	strh	w1, [x0, x20]
  432c78:	mov	x2, x25
  432c7c:	add	x0, sp, #0x68
  432c80:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  432c84:	add	x1, x1, #0xd0
  432c88:	bl	4030a0 <sprintf@plt>
  432c8c:	ldr	x21, [x19, #16]
  432c90:	cbz	x21, 432f50 <ferror@plt+0x2f6b0>
  432c94:	ldr	x22, [x21, #8]
  432c98:	mov	x0, x22
  432c9c:	bl	402fd0 <strlen@plt>
  432ca0:	mov	x20, x0
  432ca4:	mov	x0, x22
  432ca8:	mov	w20, w20
  432cac:	add	x1, x20, #0x9
  432cb0:	bl	4031f0 <xrealloc@plt>
  432cb4:	ldr	x1, [x19, #16]
  432cb8:	str	x0, [x21, #8]
  432cbc:	adrp	x0, 452000 <warn@@Base+0x109e8>
  432cc0:	add	x0, x0, #0xda0
  432cc4:	ldr	x1, [x1, #8]
  432cc8:	ldr	x3, [x0]
  432ccc:	add	x2, x1, x20
  432cd0:	ldrb	w0, [x0, #8]
  432cd4:	str	x3, [x1, x20]
  432cd8:	strb	w0, [x2, #8]
  432cdc:	ldr	x20, [x19, #16]
  432ce0:	cbz	x20, 432f50 <ferror@plt+0x2f6b0>
  432ce4:	ldr	x22, [x20, #8]
  432ce8:	mov	x0, x22
  432cec:	bl	402fd0 <strlen@plt>
  432cf0:	mov	x21, x0
  432cf4:	add	x0, sp, #0x68
  432cf8:	bl	402fd0 <strlen@plt>
  432cfc:	mov	x1, x0
  432d00:	mov	w21, w21
  432d04:	add	x1, x1, #0x1
  432d08:	add	x1, x1, x21
  432d0c:	mov	x0, x22
  432d10:	bl	4031f0 <xrealloc@plt>
  432d14:	str	x0, [x20, #8]
  432d18:	ldr	x0, [x19, #16]
  432d1c:	add	x1, sp, #0x68
  432d20:	ldr	x0, [x0, #8]
  432d24:	add	x0, x0, x21
  432d28:	bl	403620 <strcpy@plt>
  432d2c:	ldr	x21, [x19, #16]
  432d30:	cbz	x21, 432f50 <ferror@plt+0x2f6b0>
  432d34:	ldr	x23, [x21, #8]
  432d38:	mov	w22, #0x0                   	// #0
  432d3c:	mov	w24, #0x20                  	// #32
  432d40:	mov	x0, x23
  432d44:	bl	402fd0 <strlen@plt>
  432d48:	mov	x20, x0
  432d4c:	mov	x0, x23
  432d50:	mov	w20, w20
  432d54:	add	x1, x20, #0x6
  432d58:	bl	4031f0 <xrealloc@plt>
  432d5c:	ldr	x1, [x19, #16]
  432d60:	str	x0, [x21, #8]
  432d64:	adrp	x0, 452000 <warn@@Base+0x109e8>
  432d68:	add	x0, x0, #0xa90
  432d6c:	ldr	x1, [x1, #8]
  432d70:	ldr	w3, [x0]
  432d74:	add	x2, x1, x20
  432d78:	ldrh	w0, [x0, #4]
  432d7c:	str	w3, [x1, x20]
  432d80:	strh	w0, [x2, #4]
  432d84:	ldr	w0, [x19, #8]
  432d88:	cbz	w0, 432dd8 <ferror@plt+0x2f538>
  432d8c:	nop
  432d90:	ldr	x21, [x19, #16]
  432d94:	cbz	x21, 432f50 <ferror@plt+0x2f6b0>
  432d98:	ldr	x23, [x21, #8]
  432d9c:	add	w22, w22, #0x1
  432da0:	mov	x0, x23
  432da4:	bl	402fd0 <strlen@plt>
  432da8:	mov	x20, x0
  432dac:	mov	x0, x23
  432db0:	mov	w20, w20
  432db4:	add	x1, x20, #0x2
  432db8:	bl	4031f0 <xrealloc@plt>
  432dbc:	str	x0, [x21, #8]
  432dc0:	ldr	x0, [x19, #16]
  432dc4:	ldr	x0, [x0, #8]
  432dc8:	strh	w24, [x0, x20]
  432dcc:	ldr	w0, [x19, #8]
  432dd0:	cmp	w22, w0
  432dd4:	b.cc	432d90 <ferror@plt+0x2f4f0>  // b.lo, b.ul, b.last
  432dd8:	mov	w0, #0x1                   	// #1
  432ddc:	ldr	x27, [sp, #80]
  432de0:	b	432dfc <ferror@plt+0x2f55c>
  432de4:	ldr	x0, [x0]
  432de8:	ldr	x1, [x0, #24]
  432dec:	mov	x0, x19
  432df0:	bl	42e9b0 <ferror@plt+0x2b110>
  432df4:	cbnz	w0, 432a10 <ferror@plt+0x2f170>
  432df8:	mov	w0, #0x0                   	// #0
  432dfc:	ldp	x19, x20, [sp, #16]
  432e00:	ldp	x21, x22, [sp, #32]
  432e04:	ldp	x23, x24, [sp, #48]
  432e08:	ldp	x25, x26, [sp, #64]
  432e0c:	ldp	x29, x30, [sp], #128
  432e10:	ret
  432e14:	cbz	x20, 432f50 <ferror@plt+0x2f6b0>
  432e18:	ldr	x27, [sp, #80]
  432e1c:	ldr	x26, [x20, #8]
  432e20:	mov	x0, x26
  432e24:	bl	402fd0 <strlen@plt>
  432e28:	mov	x21, x0
  432e2c:	mov	x0, x26
  432e30:	mov	w21, w21
  432e34:	add	x1, x21, #0x7
  432e38:	bl	4031f0 <xrealloc@plt>
  432e3c:	ldr	x1, [x19, #16]
  432e40:	str	x0, [x20, #8]
  432e44:	adrp	x0, 452000 <warn@@Base+0x109e8>
  432e48:	add	x0, x0, #0xbe8
  432e4c:	ldr	x1, [x1, #8]
  432e50:	ldr	w3, [x0]
  432e54:	add	x2, x1, x21
  432e58:	ldur	w0, [x0, #3]
  432e5c:	str	w3, [x1, x21]
  432e60:	stur	w0, [x2, #3]
  432e64:	ldr	x20, [x19, #16]
  432e68:	ldr	x0, [x20]
  432e6c:	cbz	w24, 432a00 <ferror@plt+0x2f160>
  432e70:	b	432de4 <ferror@plt+0x2f544>
  432e74:	str	x27, [sp, #80]
  432e78:	ldr	x27, [x20, #8]
  432e7c:	mov	x0, x27
  432e80:	bl	402fd0 <strlen@plt>
  432e84:	mov	x26, x0
  432e88:	mov	x0, x27
  432e8c:	mov	w26, w26
  432e90:	add	x1, x26, #0xa
  432e94:	bl	4031f0 <xrealloc@plt>
  432e98:	ldr	x1, [x19, #16]
  432e9c:	str	x0, [x20, #8]
  432ea0:	adrp	x0, 452000 <warn@@Base+0x109e8>
  432ea4:	add	x0, x0, #0xbd8
  432ea8:	ldr	x1, [x1, #8]
  432eac:	ldr	x3, [x0]
  432eb0:	add	x2, x1, x26
  432eb4:	ldrh	w0, [x0, #8]
  432eb8:	str	x3, [x1, x26]
  432ebc:	strh	w0, [x2, #8]
  432ec0:	ldr	x20, [x19, #16]
  432ec4:	cbnz	w21, 432e14 <ferror@plt+0x2f574>
  432ec8:	ldr	x0, [x20]
  432ecc:	ldr	x27, [sp, #80]
  432ed0:	cbz	w24, 432a00 <ferror@plt+0x2f160>
  432ed4:	b	432de4 <ferror@plt+0x2f544>
  432ed8:	mov	x26, #0x0                   	// #0
  432edc:	b	432a44 <ferror@plt+0x2f1a4>
  432ee0:	ldr	x27, [sp, #80]
  432ee4:	b	432df8 <ferror@plt+0x2f558>
  432ee8:	mov	w0, #0x0                   	// #0
  432eec:	ldr	x27, [sp, #80]
  432ef0:	b	432dfc <ferror@plt+0x2f55c>
  432ef4:	adrp	x3, 452000 <warn@@Base+0x109e8>
  432ef8:	add	x3, x3, #0xed8
  432efc:	adrp	x1, 452000 <warn@@Base+0x109e8>
  432f00:	adrp	x0, 452000 <warn@@Base+0x109e8>
  432f04:	add	x3, x3, #0x230
  432f08:	add	x1, x1, #0x6c0
  432f0c:	add	x0, x0, #0x6d8
  432f10:	mov	w2, #0x5ab                 	// #1451
  432f14:	stp	x21, x22, [sp, #32]
  432f18:	stp	x23, x24, [sp, #48]
  432f1c:	stp	x25, x26, [sp, #64]
  432f20:	str	x27, [sp, #80]
  432f24:	bl	4037c0 <__assert_fail@plt>
  432f28:	adrp	x3, 452000 <warn@@Base+0x109e8>
  432f2c:	add	x3, x3, #0xed8
  432f30:	adrp	x1, 452000 <warn@@Base+0x109e8>
  432f34:	adrp	x0, 452000 <warn@@Base+0x109e8>
  432f38:	add	x3, x3, #0x230
  432f3c:	add	x1, x1, #0x6c0
  432f40:	add	x0, x0, #0xb90
  432f44:	mov	w2, #0x5ac                 	// #1452
  432f48:	str	x27, [sp, #80]
  432f4c:	bl	4037c0 <__assert_fail@plt>
  432f50:	adrp	x3, 452000 <warn@@Base+0x109e8>
  432f54:	add	x3, x3, #0xed8
  432f58:	adrp	x1, 452000 <warn@@Base+0x109e8>
  432f5c:	adrp	x0, 452000 <warn@@Base+0x109e8>
  432f60:	add	x3, x3, #0xb8
  432f64:	add	x1, x1, #0x6c0
  432f68:	add	x0, x0, #0x6d8
  432f6c:	mov	w2, #0x17e                 	// #382
  432f70:	bl	4037c0 <__assert_fail@plt>
  432f74:	str	x27, [sp, #80]
  432f78:	bl	42ced8 <ferror@plt+0x29638>
  432f7c:	nop
  432f80:	stp	x29, x30, [sp, #-96]!
  432f84:	mov	x29, sp
  432f88:	stp	x19, x20, [sp, #16]
  432f8c:	mov	x20, x1
  432f90:	str	x0, [sp, #32]
  432f94:	str	wzr, [sp, #40]
  432f98:	str	xzr, [sp, #48]
  432f9c:	str	wzr, [sp, #56]
  432fa0:	stp	xzr, x2, [sp, #64]
  432fa4:	stp	x3, x4, [sp, #80]
  432fa8:	cbnz	w5, 432fd0 <ferror@plt+0x2f730>
  432fac:	adrp	x1, 452000 <warn@@Base+0x109e8>
  432fb0:	add	x1, x1, #0xed8
  432fb4:	add	x2, sp, #0x20
  432fb8:	mov	x0, x20
  432fbc:	add	x1, x1, #0x3a8
  432fc0:	bl	4375f0 <ferror@plt+0x33d50>
  432fc4:	ldp	x19, x20, [sp, #16]
  432fc8:	ldp	x29, x30, [sp], #96
  432fcc:	ret
  432fd0:	mov	x19, x0
  432fd4:	mov	x2, #0x26                  	// #38
  432fd8:	mov	x3, x19
  432fdc:	mov	x1, #0x1                   	// #1
  432fe0:	adrp	x0, 452000 <warn@@Base+0x109e8>
  432fe4:	add	x0, x0, #0xdb0
  432fe8:	bl	4035b0 <fwrite@plt>
  432fec:	mov	x3, x19
  432ff0:	mov	x2, #0x2b                  	// #43
  432ff4:	mov	x1, #0x1                   	// #1
  432ff8:	adrp	x0, 452000 <warn@@Base+0x109e8>
  432ffc:	add	x0, x0, #0xdd8
  433000:	bl	4035b0 <fwrite@plt>
  433004:	mov	x3, x19
  433008:	mov	x2, #0x48                  	// #72
  43300c:	mov	x1, #0x1                   	// #1
  433010:	adrp	x0, 452000 <warn@@Base+0x109e8>
  433014:	add	x0, x0, #0xe08
  433018:	bl	4035b0 <fwrite@plt>
  43301c:	mov	x3, x19
  433020:	mov	x2, #0x2f                  	// #47
  433024:	mov	x1, #0x1                   	// #1
  433028:	adrp	x0, 452000 <warn@@Base+0x109e8>
  43302c:	add	x0, x0, #0xe58
  433030:	bl	4035b0 <fwrite@plt>
  433034:	adrp	x1, 452000 <warn@@Base+0x109e8>
  433038:	add	x1, x1, #0xed8
  43303c:	add	x2, sp, #0x20
  433040:	mov	x0, x20
  433044:	add	x1, x1, #0x248
  433048:	bl	4375f0 <ferror@plt+0x33d50>
  43304c:	ldp	x19, x20, [sp, #16]
  433050:	ldp	x29, x30, [sp], #96
  433054:	ret
  433058:	stp	x29, x30, [sp, #-96]!
  43305c:	mov	w2, #0x5                   	// #5
  433060:	adrp	x1, 453000 <warn@@Base+0x119e8>
  433064:	mov	x29, sp
  433068:	stp	x21, x22, [sp, #32]
  43306c:	adrp	x22, 471000 <_sch_istable+0x1478>
  433070:	add	x1, x1, #0x3e0
  433074:	stp	x19, x20, [sp, #16]
  433078:	mov	x0, #0x0                   	// #0
  43307c:	ldr	x19, [x22, #3776]
  433080:	stp	x23, x24, [sp, #48]
  433084:	adrp	x24, 453000 <warn@@Base+0x119e8>
  433088:	stp	x25, x26, [sp, #64]
  43308c:	adrp	x23, 453000 <warn@@Base+0x119e8>
  433090:	add	x24, x24, #0x428
  433094:	str	x27, [sp, #80]
  433098:	bl	403700 <dcgettext@plt>
  43309c:	mov	x1, x0
  4330a0:	mov	x0, x19
  4330a4:	bl	403880 <fprintf@plt>
  4330a8:	add	x23, x23, #0x430
  4330ac:	ldr	x3, [x22, #3776]
  4330b0:	mov	x1, #0x1                   	// #1
  4330b4:	adrp	x0, 453000 <warn@@Base+0x119e8>
  4330b8:	mov	x2, #0x1e                  	// #30
  4330bc:	add	x0, x0, #0x408
  4330c0:	bl	4035b0 <fwrite@plt>
  4330c4:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  4330c8:	add	x25, x0, #0xe8
  4330cc:	add	x21, x25, #0x8
  4330d0:	ldr	w1, [x0, #232]
  4330d4:	mov	w19, w1
  4330d8:	b	433140 <ferror@plt+0x2f8a0>
  4330dc:	ldr	x0, [x22, #3776]
  4330e0:	adrp	x1, 446000 <warn@@Base+0x49e8>
  4330e4:	add	x1, x1, #0xc20
  4330e8:	bl	403880 <fprintf@plt>
  4330ec:	ldr	w2, [x26, #4]
  4330f0:	mov	x1, x24
  4330f4:	ldr	x0, [x27]
  4330f8:	bl	403880 <fprintf@plt>
  4330fc:	ldr	x0, [x27]
  433100:	mov	x1, x23
  433104:	ldr	x2, [x26, #8]
  433108:	bl	403880 <fprintf@plt>
  43310c:	ldr	w0, [x21, x20]
  433110:	cbnz	w0, 433190 <ferror@plt+0x2f8f0>
  433114:	ldr	x1, [x27]
  433118:	mov	w0, #0xa                   	// #10
  43311c:	bl	4030c0 <fputc@plt>
  433120:	ldr	w1, [x25]
  433124:	add	w19, w19, #0x1
  433128:	negs	w0, w19
  43312c:	and	w19, w19, #0xf
  433130:	and	w0, w0, #0xf
  433134:	csneg	w19, w19, w0, mi  // mi = first
  433138:	cmp	w19, w1
  43313c:	b.eq	4331bc <ferror@plt+0x2f91c>  // b.none
  433140:	mov	w20, #0x18                  	// #24
  433144:	smull	x20, w19, w20
  433148:	add	x26, x21, x20
  43314c:	ldr	x0, [x26, #16]
  433150:	cbz	x0, 433124 <ferror@plt+0x2f884>
  433154:	ldr	w0, [x21, x20]
  433158:	add	x27, x22, #0xec0
  43315c:	bl	403040 <bfd_get_stab_name@plt>
  433160:	mov	x2, x0
  433164:	cbnz	x0, 4330dc <ferror@plt+0x2f83c>
  433168:	ldr	w2, [x21, x20]
  43316c:	adrp	x0, 446000 <warn@@Base+0x49e8>
  433170:	ldr	x3, [x22, #3776]
  433174:	add	x27, x22, #0xec0
  433178:	add	x0, x0, #0xc40
  43317c:	cbnz	w2, 4331a8 <ferror@plt+0x2f908>
  433180:	mov	x2, #0x6                   	// #6
  433184:	mov	x1, #0x1                   	// #1
  433188:	bl	4035b0 <fwrite@plt>
  43318c:	b	4330ec <ferror@plt+0x2f84c>
  433190:	ldr	x0, [x27]
  433194:	adrp	x1, 446000 <warn@@Base+0x49e8>
  433198:	ldr	x2, [x26, #16]
  43319c:	add	x1, x1, #0xbb8
  4331a0:	bl	403880 <fprintf@plt>
  4331a4:	b	433114 <ferror@plt+0x2f874>
  4331a8:	mov	x0, x3
  4331ac:	adrp	x1, 446000 <warn@@Base+0x49e8>
  4331b0:	add	x1, x1, #0xc48
  4331b4:	bl	403880 <fprintf@plt>
  4331b8:	b	4330ec <ferror@plt+0x2f84c>
  4331bc:	ldp	x19, x20, [sp, #16]
  4331c0:	ldp	x21, x22, [sp, #32]
  4331c4:	ldp	x23, x24, [sp, #48]
  4331c8:	ldp	x25, x26, [sp, #64]
  4331cc:	ldr	x27, [sp, #80]
  4331d0:	ldp	x29, x30, [sp], #96
  4331d4:	ret
  4331d8:	stp	x29, x30, [sp, #-288]!
  4331dc:	mov	x29, sp
  4331e0:	stp	x23, x24, [sp, #48]
  4331e4:	mov	x24, x0
  4331e8:	stp	x25, x26, [sp, #64]
  4331ec:	str	x2, [sp, #184]
  4331f0:	str	x1, [sp, #208]
  4331f4:	str	w3, [sp, #228]
  4331f8:	bl	4355b0 <ferror@plt+0x31d10>
  4331fc:	cbz	x0, 4332e0 <ferror@plt+0x2fa40>
  433200:	mov	x25, x0
  433204:	adrp	x0, 453000 <warn@@Base+0x119e8>
  433208:	stp	x27, x28, [sp, #80]
  43320c:	add	x28, x0, #0x4d8
  433210:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  433214:	add	x23, x0, #0xe8
  433218:	add	x0, x28, #0x30
  43321c:	stp	x19, x20, [sp, #16]
  433220:	mov	w20, #0x0                   	// #0
  433224:	stp	x21, x22, [sp, #32]
  433228:	str	xzr, [sp, #96]
  43322c:	str	x25, [sp, #152]
  433230:	str	x0, [sp, #176]
  433234:	add	x0, x23, #0x8
  433238:	str	x0, [sp, #128]
  43323c:	ldr	x0, [x28]
  433240:	mov	x1, x0
  433244:	mov	x0, x24
  433248:	str	x1, [sp, #144]
  43324c:	bl	4032e0 <bfd_get_section_by_name@plt>
  433250:	ldr	x19, [x28, #8]
  433254:	mov	x22, x0
  433258:	mov	x0, x24
  43325c:	mov	x1, x19
  433260:	bl	4032e0 <bfd_get_section_by_name@plt>
  433264:	cmp	x22, #0x0
  433268:	mov	x25, x0
  43326c:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  433270:	b.ne	4332f8 <ferror@plt+0x2fa58>  // b.any
  433274:	ldr	x0, [sp, #176]
  433278:	add	x28, x28, #0x10
  43327c:	cmp	x0, x28
  433280:	b.ne	43323c <ferror@plt+0x2f99c>  // b.any
  433284:	ldr	x0, [sp, #96]
  433288:	ldr	x25, [sp, #152]
  43328c:	cbz	x0, 4332a0 <ferror@plt+0x2fa00>
  433290:	mov	x1, x0
  433294:	mov	x0, x25
  433298:	bl	43d988 <ferror@plt+0x3a0e8>
  43329c:	cbz	w0, 4332d4 <ferror@plt+0x2fa34>
  4332a0:	ldr	x0, [x24, #8]
  4332a4:	ldr	w1, [x0, #8]
  4332a8:	cmp	w1, #0x1
  4332ac:	b.eq	433718 <ferror@plt+0x2fe78>  // b.none
  4332b0:	cbnz	w20, 4336f8 <ferror@plt+0x2fe58>
  4332b4:	ldr	x0, [x24, #8]
  4332b8:	ldr	x1, [sp, #184]
  4332bc:	ldr	w0, [x0, #8]
  4332c0:	cmp	x1, #0x0
  4332c4:	ccmp	w0, #0x2, #0x0, gt
  4332c8:	b.eq	43397c <ferror@plt+0x300dc>  // b.none
  4332cc:	ldr	w0, [sp, #228]
  4332d0:	cbz	w0, 43394c <ferror@plt+0x300ac>
  4332d4:	ldp	x19, x20, [sp, #16]
  4332d8:	ldp	x21, x22, [sp, #32]
  4332dc:	ldp	x27, x28, [sp, #80]
  4332e0:	mov	x25, #0x0                   	// #0
  4332e4:	mov	x0, x25
  4332e8:	ldp	x23, x24, [sp, #48]
  4332ec:	ldp	x25, x26, [sp, #64]
  4332f0:	ldp	x29, x30, [sp], #288
  4332f4:	ret
  4332f8:	ldr	x20, [x22, #56]
  4332fc:	mov	x0, x20
  433300:	bl	4032a0 <xmalloc@plt>
  433304:	mov	x1, x22
  433308:	mov	x21, x0
  43330c:	mov	x2, x0
  433310:	mov	x4, x20
  433314:	mov	x0, x24
  433318:	mov	x3, #0x0                   	// #0
  43331c:	bl	403190 <bfd_get_section_contents@plt>
  433320:	cbz	w0, 4339e8 <ferror@plt+0x30148>
  433324:	ldr	x22, [x25, #56]
  433328:	str	x22, [sp, #120]
  43332c:	add	x0, x22, #0x1
  433330:	bl	4032a0 <xmalloc@plt>
  433334:	mov	x1, x25
  433338:	mov	x2, x0
  43333c:	mov	x4, x22
  433340:	mov	x3, #0x0                   	// #0
  433344:	str	x0, [sp, #112]
  433348:	mov	x0, x24
  43334c:	bl	403190 <bfd_get_section_contents@plt>
  433350:	cbz	w0, 433a24 <ferror@plt+0x30184>
  433354:	ldp	x0, x1, [sp, #112]
  433358:	strb	wzr, [x0, x1]
  43335c:	ldr	x0, [sp, #96]
  433360:	cbz	x0, 4336c0 <ferror@plt+0x2fe20>
  433364:	sub	x0, x20, #0xc
  433368:	adds	x0, x21, x0
  43336c:	str	x0, [sp, #192]
  433370:	b.cs	43362c <ferror@plt+0x2fd8c>  // b.hs, b.nlast
  433374:	add	x0, x21, x20
  433378:	mov	x19, x21
  43337c:	str	xzr, [sp, #104]
  433380:	str	x21, [sp, #136]
  433384:	str	xzr, [sp, #160]
  433388:	str	x0, [sp, #200]
  43338c:	adrp	x0, 453000 <warn@@Base+0x119e8>
  433390:	add	x0, x0, #0x488
  433394:	str	x0, [sp, #216]
  433398:	str	x28, [sp, #232]
  43339c:	b	4333c0 <ferror@plt+0x2fb20>
  4333a0:	ldr	x0, [sp, #160]
  4333a4:	str	x0, [sp, #104]
  4333a8:	add	x0, x20, x0
  4333ac:	str	x0, [sp, #160]
  4333b0:	ldr	x0, [sp, #192]
  4333b4:	add	x19, x19, #0xc
  4333b8:	cmp	x19, x0
  4333bc:	b.hi	433624 <ferror@plt+0x2fd84>  // b.pmore
  4333c0:	ldr	x1, [x24, #8]
  4333c4:	mov	x0, x19
  4333c8:	ldr	x1, [x1, #56]
  4333cc:	blr	x1
  4333d0:	ldrb	w22, [x19, #4]
  4333d4:	ldr	x1, [x24, #8]
  4333d8:	mov	x27, x0
  4333dc:	add	x0, x19, #0x6
  4333e0:	ldr	x1, [x1, #80]
  4333e4:	blr	x1
  4333e8:	str	x0, [sp, #168]
  4333ec:	ldr	x1, [x24, #8]
  4333f0:	add	x0, x19, #0x8
  4333f4:	ldr	x1, [x1, #56]
  4333f8:	blr	x1
  4333fc:	mov	x20, x0
  433400:	cbz	w22, 4333a0 <ferror@plt+0x2fb00>
  433404:	ldr	x0, [sp, #104]
  433408:	mov	x26, #0x0                   	// #0
  43340c:	add	x5, x0, w27, uxtw
  433410:	ldr	x0, [sp, #120]
  433414:	cmp	x0, x5
  433418:	ldr	x0, [sp, #112]
  43341c:	add	x21, x0, x5
  433420:	b.hi	433494 <ferror@plt+0x2fbf4>  // b.pmore
  433424:	b	4335b8 <ferror@plt+0x2fd18>
  433428:	ldrb	w28, [x21, x2]
  43342c:	add	x27, x21, x2
  433430:	cmp	w28, #0x5c
  433434:	b.ne	4334b0 <ferror@plt+0x2fc10>  // b.any
  433438:	ldr	x1, [sp, #200]
  43343c:	cmp	x25, x1
  433440:	b.cs	4334b0 <ferror@plt+0x2fc10>  // b.hs, b.nlast
  433444:	ldr	x1, [x24, #8]
  433448:	strb	wzr, [x27]
  43344c:	mov	x19, x25
  433450:	ldr	x1, [x1, #56]
  433454:	blr	x1
  433458:	mov	x3, x0
  43345c:	ldr	w1, [sp, #104]
  433460:	mov	x0, x21
  433464:	mov	x2, #0x0                   	// #0
  433468:	add	w3, w3, w1
  43346c:	ldp	x1, x4, [sp, #112]
  433470:	add	x1, x1, x3
  433474:	cmp	x4, x3
  433478:	b.ls	433668 <ferror@plt+0x2fdc8>  // b.plast
  43347c:	bl	403210 <concat@plt>
  433480:	strb	w28, [x27]
  433484:	mov	x21, x0
  433488:	mov	x0, x26
  43348c:	mov	x26, x21
  433490:	bl	403510 <free@plt>
  433494:	mov	x0, x21
  433498:	add	x25, x19, #0xc
  43349c:	bl	402fd0 <strlen@plt>
  4334a0:	mov	x1, x0
  4334a4:	sub	x2, x1, #0x1
  4334a8:	mov	x0, x25
  4334ac:	cbnz	x1, 433428 <ferror@plt+0x2fb88>
  4334b0:	ldrsw	x27, [x23]
  4334b4:	ldr	x1, [sp, #128]
  4334b8:	add	x0, x27, x27, lsl #1
  4334bc:	add	x0, x1, x0, lsl #3
  4334c0:	ldr	x0, [x0, #16]
  4334c4:	cbz	x0, 4334cc <ferror@plt+0x2fc2c>
  4334c8:	bl	403510 <free@plt>
  4334cc:	add	x27, x27, x27, lsl #1
  4334d0:	mov	x0, x21
  4334d4:	ldr	x1, [sp, #128]
  4334d8:	lsl	x27, x27, #3
  4334dc:	ldr	x25, [sp, #168]
  4334e0:	add	x28, x1, x27
  4334e4:	str	w22, [x1, x27]
  4334e8:	str	w25, [x28, #4]
  4334ec:	str	x20, [x28, #8]
  4334f0:	bl	4032d0 <xstrdup@plt>
  4334f4:	str	x0, [x28, #16]
  4334f8:	ldr	w1, [x23]
  4334fc:	mov	x5, x21
  433500:	ldr	x0, [sp, #152]
  433504:	add	w1, w1, #0x1
  433508:	negs	w6, w1
  43350c:	and	w1, w1, #0xf
  433510:	and	w6, w6, #0xf
  433514:	mov	x4, x20
  433518:	csneg	w1, w1, w6, mi  // mi = first
  43351c:	str	w1, [x23]
  433520:	ldr	x1, [sp, #96]
  433524:	mov	w3, w25
  433528:	mov	w2, w22
  43352c:	bl	43da68 <ferror@plt+0x3a1c8>
  433530:	cbnz	w0, 4333b0 <ferror@plt+0x2fb10>
  433534:	ldr	x0, [sp, #136]
  433538:	mov	x21, x26
  43353c:	add	x20, x23, #0x18
  433540:	add	x19, x23, #0x198
  433544:	mov	x22, x0
  433548:	bl	433058 <ferror@plt+0x2f7b8>
  43354c:	nop
  433550:	ldr	x0, [x20]
  433554:	cbz	x0, 433560 <ferror@plt+0x2fcc0>
  433558:	bl	403510 <free@plt>
  43355c:	str	xzr, [x20]
  433560:	add	x20, x20, #0x18
  433564:	cmp	x20, x19
  433568:	b.ne	433550 <ferror@plt+0x2fcb0>  // b.any
  43356c:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  433570:	mov	x25, #0x0                   	// #0
  433574:	str	wzr, [x0, #232]
  433578:	mov	x0, x21
  43357c:	bl	403510 <free@plt>
  433580:	ldr	x0, [sp, #96]
  433584:	bl	403510 <free@plt>
  433588:	mov	x0, x22
  43358c:	bl	403510 <free@plt>
  433590:	ldr	x0, [sp, #112]
  433594:	bl	403510 <free@plt>
  433598:	mov	x0, x25
  43359c:	ldp	x19, x20, [sp, #16]
  4335a0:	ldp	x21, x22, [sp, #32]
  4335a4:	ldp	x23, x24, [sp, #48]
  4335a8:	ldp	x25, x26, [sp, #64]
  4335ac:	ldp	x27, x28, [sp, #80]
  4335b0:	ldp	x29, x30, [sp], #288
  4335b4:	ret
  4335b8:	adrp	x0, 471000 <_sch_istable+0x1478>
  4335bc:	mov	w2, #0x5                   	// #5
  4335c0:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4335c4:	add	x1, x1, #0x448
  4335c8:	ldr	x20, [x0, #3776]
  4335cc:	mov	x0, #0x0                   	// #0
  4335d0:	bl	403700 <dcgettext@plt>
  4335d4:	mov	x1, x0
  4335d8:	ldr	x0, [sp, #136]
  4335dc:	mov	x3, #0xaaab                	// #43691
  4335e0:	movk	x3, #0xaaaa, lsl #16
  4335e4:	mov	w6, w22
  4335e8:	sub	x7, x19, x0
  4335ec:	movk	x3, #0xaaaa, lsl #32
  4335f0:	movk	x3, #0x2aaa, lsl #48
  4335f4:	mov	w5, w27
  4335f8:	ldr	x2, [x24]
  4335fc:	smulh	x4, x7, x3
  433600:	ldr	x3, [sp, #144]
  433604:	mov	x0, x20
  433608:	asr	x4, x4, #1
  43360c:	add	x19, x19, #0xc
  433610:	sub	x4, x4, x7, asr #63
  433614:	bl	403880 <fprintf@plt>
  433618:	ldr	x0, [sp, #192]
  43361c:	cmp	x19, x0
  433620:	b.ls	4333c0 <ferror@plt+0x2fb20>  // b.plast
  433624:	ldr	x21, [sp, #136]
  433628:	ldr	x28, [sp, #232]
  43362c:	add	x19, x23, #0x18
  433630:	add	x20, x23, #0x198
  433634:	nop
  433638:	ldr	x0, [x19]
  43363c:	cbz	x0, 433648 <ferror@plt+0x2fda8>
  433640:	bl	403510 <free@plt>
  433644:	str	xzr, [x19]
  433648:	add	x19, x19, #0x18
  43364c:	cmp	x20, x19
  433650:	b.ne	433638 <ferror@plt+0x2fd98>  // b.any
  433654:	mov	x0, x21
  433658:	mov	w20, #0x1                   	// #1
  43365c:	str	wzr, [x23]
  433660:	bl	403510 <free@plt>
  433664:	b	433274 <ferror@plt+0x2f9d4>
  433668:	ldr	x1, [sp, #216]
  43366c:	adrp	x4, 471000 <_sch_istable+0x1478>
  433670:	mov	w2, #0x5                   	// #5
  433674:	mov	x0, #0x0                   	// #0
  433678:	ldr	x19, [x4, #3776]
  43367c:	bl	403700 <dcgettext@plt>
  433680:	mov	x1, x0
  433684:	mov	x3, #0xaaab                	// #43691
  433688:	ldr	x0, [sp, #136]
  43368c:	movk	x3, #0xaaaa, lsl #16
  433690:	movk	x3, #0xaaaa, lsl #32
  433694:	sub	x4, x25, x0
  433698:	movk	x3, #0x2aaa, lsl #48
  43369c:	ldr	x2, [x24]
  4336a0:	mov	x0, x19
  4336a4:	smulh	x6, x4, x3
  4336a8:	mov	x19, x25
  4336ac:	ldr	x3, [sp, #144]
  4336b0:	asr	x6, x6, #1
  4336b4:	sub	x4, x6, x4, asr #63
  4336b8:	bl	403880 <fprintf@plt>
  4336bc:	b	4334b0 <ferror@plt+0x2fc10>
  4336c0:	ldr	x0, [sp, #152]
  4336c4:	mov	x1, x24
  4336c8:	ldr	x4, [sp, #184]
  4336cc:	mov	w2, #0x1                   	// #1
  4336d0:	ldr	x3, [sp, #208]
  4336d4:	bl	43d900 <ferror@plt+0x3a060>
  4336d8:	str	x0, [sp, #96]
  4336dc:	cbnz	x0, 433364 <ferror@plt+0x2fac4>
  4336e0:	ldr	x0, [sp, #112]
  4336e4:	mov	x25, #0x0                   	// #0
  4336e8:	bl	403510 <free@plt>
  4336ec:	mov	x0, x21
  4336f0:	bl	403510 <free@plt>
  4336f4:	nop
  4336f8:	ldp	x19, x20, [sp, #16]
  4336fc:	ldp	x21, x22, [sp, #32]
  433700:	ldp	x27, x28, [sp, #80]
  433704:	mov	x0, x25
  433708:	ldp	x23, x24, [sp, #48]
  43370c:	ldp	x25, x26, [sp, #64]
  433710:	ldp	x29, x30, [sp], #288
  433714:	ret
  433718:	ldr	x1, [sp, #184]
  43371c:	ldr	x19, [sp, #208]
  433720:	add	x1, x19, x1, lsl #3
  433724:	str	x1, [sp, #96]
  433728:	cmp	x19, x1
  43372c:	b.cs	4338fc <ferror@plt+0x3005c>  // b.hs, b.nlast
  433730:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  433734:	add	x21, x1, #0xe8
  433738:	add	x22, x21, #0x8
  43373c:	mov	x23, #0x0                   	// #0
  433740:	b	433758 <ferror@plt+0x2feb8>
  433744:	ldr	x0, [sp, #96]
  433748:	add	x19, x19, #0x8
  43374c:	cmp	x0, x19
  433750:	b.ls	433900 <ferror@plt+0x30060>  // b.plast
  433754:	ldr	x0, [x24, #8]
  433758:	add	x2, sp, #0xf8
  43375c:	ldr	x1, [x19]
  433760:	ldr	x3, [x0, #528]
  433764:	mov	x0, x24
  433768:	blr	x3
  43376c:	ldrb	w0, [sp, #256]
  433770:	cmp	w0, #0x2d
  433774:	b.ne	433744 <ferror@plt+0x2fea4>  // b.any
  433778:	cbz	x23, 4338c8 <ferror@plt+0x30028>
  43377c:	ldr	x28, [sp, #264]
  433780:	cbz	x28, 4338e8 <ferror@plt+0x30048>
  433784:	ldrb	w0, [x28]
  433788:	cbz	w0, 4338e8 <ferror@plt+0x30048>
  43378c:	mov	x27, #0x0                   	// #0
  433790:	mov	x0, x28
  433794:	bl	402fd0 <strlen@plt>
  433798:	mov	x1, x0
  43379c:	add	x20, x19, #0x8
  4337a0:	add	x1, x28, x1
  4337a4:	mov	x0, x28
  4337a8:	ldurb	w1, [x1, #-1]
  4337ac:	cmp	w1, #0x5c
  4337b0:	b.ne	433820 <ferror@plt+0x2ff80>  // b.any
  4337b4:	ldr	x1, [sp, #96]
  4337b8:	cmp	x1, x20
  4337bc:	b.ls	433820 <ferror@plt+0x2ff80>  // b.plast
  4337c0:	bl	4032d0 <xstrdup@plt>
  4337c4:	mov	x26, x0
  4337c8:	bl	402fd0 <strlen@plt>
  4337cc:	add	x1, x26, x0
  4337d0:	ldr	x5, [x19, #8]
  4337d4:	mov	x2, #0x0                   	// #0
  4337d8:	sturb	wzr, [x1, #-1]
  4337dc:	mov	x0, x26
  4337e0:	mov	x19, x20
  4337e4:	ldr	x1, [x5, #8]
  4337e8:	bl	403210 <concat@plt>
  4337ec:	mov	x28, x0
  4337f0:	mov	x0, x26
  4337f4:	bl	403510 <free@plt>
  4337f8:	mov	x0, x27
  4337fc:	cbz	x27, 433814 <ferror@plt+0x2ff74>
  433800:	bl	403510 <free@plt>
  433804:	ldrb	w0, [x28]
  433808:	cbz	w0, 43381c <ferror@plt+0x2ff7c>
  43380c:	mov	x27, x28
  433810:	b	433790 <ferror@plt+0x2fef0>
  433814:	ldrb	w0, [x28]
  433818:	cbnz	w0, 43380c <ferror@plt+0x2ff6c>
  43381c:	mov	x19, x20
  433820:	ldrsw	x20, [x21]
  433824:	ldrb	w3, [sp, #272]
  433828:	ldrsh	w2, [sp, #274]
  43382c:	add	x0, x20, x20, lsl #1
  433830:	ldr	x1, [sp, #248]
  433834:	add	x0, x22, x0, lsl #3
  433838:	ldr	x0, [x0, #16]
  43383c:	cbz	x0, 43385c <ferror@plt+0x2ffbc>
  433840:	str	w3, [sp, #104]
  433844:	str	w2, [sp, #112]
  433848:	str	x1, [sp, #120]
  43384c:	bl	403510 <free@plt>
  433850:	ldr	w3, [sp, #104]
  433854:	ldr	w2, [sp, #112]
  433858:	ldr	x1, [sp, #120]
  43385c:	add	x20, x20, x20, lsl #1
  433860:	mov	x0, x28
  433864:	lsl	x20, x20, #3
  433868:	add	x27, x22, x20
  43386c:	str	w3, [x22, x20]
  433870:	str	w2, [x27, #4]
  433874:	str	x1, [x27, #8]
  433878:	bl	4032d0 <xstrdup@plt>
  43387c:	mov	x7, x0
  433880:	ldr	w0, [x21]
  433884:	mov	x5, x28
  433888:	ldrsh	w3, [sp, #274]
  43388c:	add	w0, w0, #0x1
  433890:	ldrb	w2, [sp, #272]
  433894:	ldr	x4, [sp, #248]
  433898:	negs	w1, w0
  43389c:	and	w1, w1, #0xf
  4338a0:	and	w0, w0, #0xf
  4338a4:	str	x7, [x27, #16]
  4338a8:	csneg	w0, w0, w1, mi  // mi = first
  4338ac:	mov	x1, x23
  4338b0:	str	w0, [x21]
  4338b4:	mov	x0, x25
  4338b8:	bl	43da68 <ferror@plt+0x3a1c8>
  4338bc:	cbz	w0, 4339a4 <ferror@plt+0x30104>
  4338c0:	mov	w20, #0x1                   	// #1
  4338c4:	b	433744 <ferror@plt+0x2fea4>
  4338c8:	ldr	x4, [sp, #184]
  4338cc:	mov	x1, x24
  4338d0:	ldr	x3, [sp, #208]
  4338d4:	mov	x0, x25
  4338d8:	mov	w2, #0x0                   	// #0
  4338dc:	bl	43d900 <ferror@plt+0x3a060>
  4338e0:	mov	x23, x0
  4338e4:	cbnz	x0, 43377c <ferror@plt+0x2fedc>
  4338e8:	mov	x25, #0x0                   	// #0
  4338ec:	ldp	x19, x20, [sp, #16]
  4338f0:	ldp	x21, x22, [sp, #32]
  4338f4:	ldp	x27, x28, [sp, #80]
  4338f8:	b	433704 <ferror@plt+0x2fe64>
  4338fc:	mov	x23, #0x0                   	// #0
  433900:	adrp	x22, 475000 <_bfd_std_section+0x3120>
  433904:	add	x21, x22, #0xe8
  433908:	add	x19, x21, #0x18
  43390c:	add	x21, x21, #0x198
  433910:	ldr	x0, [x19]
  433914:	cbz	x0, 433920 <ferror@plt+0x30080>
  433918:	bl	403510 <free@plt>
  43391c:	str	xzr, [x19]
  433920:	add	x19, x19, #0x18
  433924:	cmp	x21, x19
  433928:	b.ne	433910 <ferror@plt+0x30070>  // b.any
  43392c:	str	wzr, [x22, #232]
  433930:	cbz	x23, 4332b0 <ferror@plt+0x2fa10>
  433934:	mov	x1, x23
  433938:	mov	x0, x25
  43393c:	bl	43d988 <ferror@plt+0x3a0e8>
  433940:	cbz	w0, 4332d4 <ferror@plt+0x2fa34>
  433944:	cbz	w20, 4332b4 <ferror@plt+0x2fa14>
  433948:	b	4336f8 <ferror@plt+0x2fe58>
  43394c:	mov	w2, #0x5                   	// #5
  433950:	adrp	x1, 453000 <warn@@Base+0x119e8>
  433954:	mov	x0, #0x0                   	// #0
  433958:	add	x1, x1, #0x4b0
  43395c:	bl	403700 <dcgettext@plt>
  433960:	mov	x25, #0x0                   	// #0
  433964:	ldr	x1, [x24]
  433968:	bl	440148 <ferror@plt+0x3c8a8>
  43396c:	ldp	x19, x20, [sp, #16]
  433970:	ldp	x21, x22, [sp, #32]
  433974:	ldp	x27, x28, [sp, #80]
  433978:	b	433704 <ferror@plt+0x2fe64>
  43397c:	mov	x2, x1
  433980:	mov	x0, x24
  433984:	ldr	x1, [sp, #208]
  433988:	mov	x3, x25
  43398c:	bl	43f7e8 <ferror@plt+0x3bf48>
  433990:	ldp	x19, x20, [sp, #16]
  433994:	ldp	x21, x22, [sp, #32]
  433998:	ldp	x27, x28, [sp, #80]
  43399c:	cbnz	w0, 433704 <ferror@plt+0x2fe64>
  4339a0:	b	4332e0 <ferror@plt+0x2fa40>
  4339a4:	add	x19, x21, #0x18
  4339a8:	add	x21, x21, #0x198
  4339ac:	bl	433058 <ferror@plt+0x2f7b8>
  4339b0:	ldr	x0, [x19]
  4339b4:	cbz	x0, 4339c0 <ferror@plt+0x30120>
  4339b8:	bl	403510 <free@plt>
  4339bc:	str	xzr, [x19]
  4339c0:	add	x19, x19, #0x18
  4339c4:	cmp	x19, x21
  4339c8:	b.ne	4339b0 <ferror@plt+0x30110>  // b.any
  4339cc:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  4339d0:	mov	x25, #0x0                   	// #0
  4339d4:	ldp	x19, x20, [sp, #16]
  4339d8:	str	wzr, [x0, #232]
  4339dc:	ldp	x21, x22, [sp, #32]
  4339e0:	ldp	x27, x28, [sp, #80]
  4339e4:	b	433704 <ferror@plt+0x2fe64>
  4339e8:	adrp	x0, 471000 <_sch_istable+0x1478>
  4339ec:	mov	x25, #0x0                   	// #0
  4339f0:	ldr	x20, [x24]
  4339f4:	ldr	x19, [x0, #3776]
  4339f8:	bl	403260 <bfd_get_error@plt>
  4339fc:	bl	4036e0 <bfd_errmsg@plt>
  433a00:	mov	x4, x0
  433a04:	ldr	x3, [sp, #144]
  433a08:	mov	x2, x20
  433a0c:	mov	x0, x19
  433a10:	adrp	x1, 453000 <warn@@Base+0x119e8>
  433a14:	add	x1, x1, #0x438
  433a18:	bl	403880 <fprintf@plt>
  433a1c:	ldr	x0, [sp, #96]
  433a20:	b	4336e8 <ferror@plt+0x2fe48>
  433a24:	adrp	x0, 471000 <_sch_istable+0x1478>
  433a28:	mov	x22, x21
  433a2c:	ldr	x21, [x24]
  433a30:	mov	x25, #0x0                   	// #0
  433a34:	ldr	x20, [x0, #3776]
  433a38:	bl	403260 <bfd_get_error@plt>
  433a3c:	bl	4036e0 <bfd_errmsg@plt>
  433a40:	mov	x4, x0
  433a44:	mov	x2, x21
  433a48:	mov	x3, x19
  433a4c:	mov	x0, x20
  433a50:	adrp	x1, 453000 <warn@@Base+0x119e8>
  433a54:	add	x1, x1, #0x438
  433a58:	bl	403880 <fprintf@plt>
  433a5c:	ldr	x0, [sp, #96]
  433a60:	bl	403510 <free@plt>
  433a64:	ldr	x0, [sp, #112]
  433a68:	bl	403510 <free@plt>
  433a6c:	mov	x0, x22
  433a70:	bl	403510 <free@plt>
  433a74:	ldp	x19, x20, [sp, #16]
  433a78:	ldp	x21, x22, [sp, #32]
  433a7c:	ldp	x27, x28, [sp, #80]
  433a80:	b	433704 <ferror@plt+0x2fe64>
  433a84:	nop
  433a88:	stp	x29, x30, [sp, #-48]!
  433a8c:	mov	x5, x0
  433a90:	mov	x29, sp
  433a94:	ldr	w4, [x1]
  433a98:	stp	x19, x20, [sp, #16]
  433a9c:	mov	x19, x1
  433aa0:	cmp	w4, #0x1
  433aa4:	b.eq	433ab8 <ferror@plt+0x30218>  // b.none
  433aa8:	sub	w1, w4, #0x16
  433aac:	mov	x0, x19
  433ab0:	cmp	w1, #0x1
  433ab4:	b.hi	433b48 <ferror@plt+0x302a8>  // b.pmore
  433ab8:	mov	x3, x2
  433abc:	nop
  433ac0:	cbz	x3, 433b54 <ferror@plt+0x302b4>
  433ac4:	ldr	x1, [x3, #8]
  433ac8:	cmp	x1, x19
  433acc:	b.eq	433ae0 <ferror@plt+0x30240>  // b.none
  433ad0:	ldr	x1, [x3]
  433ad4:	cmp	x1, x3
  433ad8:	mov	x3, x1
  433adc:	b.ne	433ac0 <ferror@plt+0x30220>  // b.any
  433ae0:	adrp	x0, 471000 <_sch_istable+0x1478>
  433ae4:	adrp	x1, 453000 <warn@@Base+0x119e8>
  433ae8:	add	x1, x1, #0x508
  433aec:	mov	w2, #0x5                   	// #5
  433af0:	ldr	x20, [x0, #3776]
  433af4:	mov	x0, #0x0                   	// #0
  433af8:	bl	403700 <dcgettext@plt>
  433afc:	mov	x1, x0
  433b00:	b	433b14 <ferror@plt+0x30274>
  433b04:	ldr	x2, [x19, #16]
  433b08:	ldr	x3, [x2]
  433b0c:	ldr	x19, [x3]
  433b10:	cbz	x19, 433b88 <ferror@plt+0x302e8>
  433b14:	ldr	w2, [x19]
  433b18:	cmp	w2, #0x1
  433b1c:	b.eq	433b04 <ferror@plt+0x30264>  // b.none
  433b20:	sub	w3, w2, #0x16
  433b24:	mov	x2, #0x0                   	// #0
  433b28:	cmp	w3, #0x1
  433b2c:	b.hi	433b3c <ferror@plt+0x3029c>  // b.pmore
  433b30:	ldr	x0, [x19, #16]
  433b34:	ldr	x0, [x0]
  433b38:	ldr	x2, [x0, #8]
  433b3c:	mov	x0, x20
  433b40:	bl	403880 <fprintf@plt>
  433b44:	mov	x0, #0x0                   	// #0
  433b48:	ldp	x19, x20, [sp, #16]
  433b4c:	ldp	x29, x30, [sp], #48
  433b50:	ret
  433b54:	stp	x2, x19, [sp, #32]
  433b58:	sub	w4, w4, #0x16
  433b5c:	cmp	w4, #0x1
  433b60:	ldr	x0, [x19, #16]
  433b64:	b.ls	433b90 <ferror@plt+0x302f0>  // b.plast
  433b68:	ldr	x1, [x0]
  433b6c:	mov	x0, x19
  433b70:	ldr	x1, [x1]
  433b74:	cbz	x1, 433b48 <ferror@plt+0x302a8>
  433b78:	mov	x0, x5
  433b7c:	add	x2, sp, #0x20
  433b80:	bl	433a88 <ferror@plt+0x301e8>
  433b84:	b	433b48 <ferror@plt+0x302a8>
  433b88:	ldr	x2, [x2, #8]
  433b8c:	b	433b3c <ferror@plt+0x3029c>
  433b90:	ldr	x1, [x0, #8]
  433b94:	b	433b78 <ferror@plt+0x302d8>
  433b98:	stp	x29, x30, [sp, #-128]!
  433b9c:	mov	x29, sp
  433ba0:	stp	x19, x20, [sp, #16]
  433ba4:	mov	x19, x1
  433ba8:	mov	x20, x2
  433bac:	stp	x21, x22, [sp, #32]
  433bb0:	mov	x22, x0
  433bb4:	b	433bc8 <ferror@plt+0x30328>
  433bb8:	ldr	x1, [x19, #16]
  433bbc:	ldr	x1, [x1]
  433bc0:	ldr	x19, [x1]
  433bc4:	cbz	x19, 433c90 <ferror@plt+0x303f0>
  433bc8:	ldr	w1, [x19]
  433bcc:	cmp	w1, #0x1
  433bd0:	b.eq	433bb8 <ferror@plt+0x30318>  // b.none
  433bd4:	b	433be8 <ferror@plt+0x30348>
  433bd8:	ldr	x2, [x20, #16]
  433bdc:	ldr	x2, [x2]
  433be0:	ldr	x20, [x2]
  433be4:	cbz	x20, 433c90 <ferror@plt+0x303f0>
  433be8:	ldr	w3, [x20]
  433bec:	cmp	w3, #0x1
  433bf0:	b.eq	433bd8 <ferror@plt+0x30338>  // b.none
  433bf4:	cmp	x19, x20
  433bf8:	b.eq	433cb4 <ferror@plt+0x30414>  // b.none
  433bfc:	cmp	w1, #0x16
  433c00:	b.eq	433c78 <ferror@plt+0x303d8>  // b.none
  433c04:	cmp	w1, #0x17
  433c08:	ccmp	w3, #0x16, #0x0, eq  // eq = none
  433c0c:	b.eq	434084 <ferror@plt+0x307e4>  // b.none
  433c10:	ldr	x2, [x19]
  433c14:	ldr	x0, [x20]
  433c18:	cmp	x2, x0
  433c1c:	b.ne	433c90 <ferror@plt+0x303f0>  // b.any
  433c20:	cmp	w1, #0x3
  433c24:	b.eq	433ccc <ferror@plt+0x3042c>  // b.none
  433c28:	b.hi	433ca8 <ferror@plt+0x30408>  // b.pmore
  433c2c:	cmp	w1, #0x2
  433c30:	mov	w21, #0x1                   	// #1
  433c34:	b.eq	433c94 <ferror@plt+0x303f4>  // b.none
  433c38:	stp	x23, x24, [sp, #48]
  433c3c:	ldr	x23, [x22, #88]
  433c40:	cbz	x23, 433dcc <ferror@plt+0x3052c>
  433c44:	mov	x0, x23
  433c48:	b	433c54 <ferror@plt+0x303b4>
  433c4c:	ldr	x0, [x0]
  433c50:	cbz	x0, 433d64 <ferror@plt+0x304c4>
  433c54:	ldr	x2, [x0, #8]
  433c58:	cmp	x19, x2
  433c5c:	b.ne	433c4c <ferror@plt+0x303ac>  // b.any
  433c60:	ldr	x2, [x0, #16]
  433c64:	cmp	x20, x2
  433c68:	b.ne	433c4c <ferror@plt+0x303ac>  // b.any
  433c6c:	mov	w21, #0x1                   	// #1
  433c70:	ldp	x23, x24, [sp, #48]
  433c74:	b	433c94 <ferror@plt+0x303f4>
  433c78:	cmp	w3, #0x17
  433c7c:	b.eq	4340a4 <ferror@plt+0x30804>  // b.none
  433c80:	ldr	x2, [x19]
  433c84:	ldr	x0, [x20]
  433c88:	cmp	x2, x0
  433c8c:	b.eq	433ce0 <ferror@plt+0x30440>  // b.none
  433c90:	mov	w21, #0x0                   	// #0
  433c94:	mov	w0, w21
  433c98:	ldp	x19, x20, [sp, #16]
  433c9c:	ldp	x21, x22, [sp, #32]
  433ca0:	ldp	x29, x30, [sp], #128
  433ca4:	ret
  433ca8:	sub	w0, w1, #0x4
  433cac:	cmp	w0, #0x2
  433cb0:	b.hi	433d58 <ferror@plt+0x304b8>  // b.pmore
  433cb4:	mov	w21, #0x1                   	// #1
  433cb8:	mov	w0, w21
  433cbc:	ldp	x19, x20, [sp, #16]
  433cc0:	ldp	x21, x22, [sp, #32]
  433cc4:	ldp	x29, x30, [sp], #128
  433cc8:	ret
  433ccc:	ldr	w1, [x19, #16]
  433cd0:	ldr	w0, [x20, #16]
  433cd4:	cmp	w1, w0
  433cd8:	cset	w21, eq  // eq = none
  433cdc:	b	433c94 <ferror@plt+0x303f4>
  433ce0:	stp	x23, x24, [sp, #48]
  433ce4:	ldr	x23, [x22, #88]
  433ce8:	cbnz	x23, 433c44 <ferror@plt+0x303a4>
  433cec:	add	x0, sp, #0x68
  433cf0:	str	x0, [x22, #88]
  433cf4:	stp	xzr, x19, [sp, #104]
  433cf8:	str	x20, [sp, #120]
  433cfc:	sub	w1, w1, #0x16
  433d00:	cmp	w1, #0x1
  433d04:	b.hi	43442c <ferror@plt+0x30b8c>  // b.pmore
  433d08:	ldr	x19, [x19, #16]
  433d0c:	ldr	x20, [x20, #16]
  433d10:	ldr	x0, [x19]
  433d14:	ldr	x1, [x20]
  433d18:	ldr	x0, [x0, #8]
  433d1c:	ldr	x1, [x1, #8]
  433d20:	bl	4034a0 <strcmp@plt>
  433d24:	cbz	w0, 433d38 <ferror@plt+0x30498>
  433d28:	mov	w21, #0x0                   	// #0
  433d2c:	str	x23, [x22, #88]
  433d30:	ldp	x23, x24, [sp, #48]
  433d34:	b	433c94 <ferror@plt+0x303f4>
  433d38:	ldr	x1, [x19, #8]
  433d3c:	mov	x0, x22
  433d40:	ldr	x2, [x20, #8]
  433d44:	bl	434448 <ferror@plt+0x30ba8>
  433d48:	cmp	w0, #0x0
  433d4c:	cset	w21, ne  // ne = any
  433d50:	ldr	x23, [sp, #104]
  433d54:	b	433d2c <ferror@plt+0x3048c>
  433d58:	stp	x23, x24, [sp, #48]
  433d5c:	ldr	x23, [x22, #88]
  433d60:	cbnz	x23, 433c44 <ferror@plt+0x303a4>
  433d64:	add	x0, sp, #0x68
  433d68:	str	x0, [x22, #88]
  433d6c:	stp	x23, x19, [sp, #104]
  433d70:	cmp	w1, #0x10
  433d74:	str	x20, [sp, #120]
  433d78:	b.eq	434194 <ferror@plt+0x308f4>  // b.none
  433d7c:	b.hi	433fb0 <ferror@plt+0x30710>  // b.pmore
  433d80:	cmp	w1, #0xd
  433d84:	b.eq	4341d4 <ferror@plt+0x30934>  // b.none
  433d88:	b.hi	433f5c <ferror@plt+0x306bc>  // b.pmore
  433d8c:	cmp	w1, #0xb
  433d90:	b.eq	43411c <ferror@plt+0x3087c>  // b.none
  433d94:	b.ls	433ddc <ferror@plt+0x3053c>  // b.plast
  433d98:	cmp	w1, #0xc
  433d9c:	b.ne	43442c <ferror@plt+0x30b8c>  // b.any
  433da0:	ldr	x2, [x20, #16]
  433da4:	ldr	x1, [x19, #16]
  433da8:	cmp	x2, #0x0
  433dac:	cset	w21, eq  // eq = none
  433db0:	cbz	x1, 433d2c <ferror@plt+0x3048c>
  433db4:	cbz	x2, 433d28 <ferror@plt+0x30488>
  433db8:	mov	x0, x22
  433dbc:	bl	433b98 <ferror@plt+0x302f8>
  433dc0:	mov	w21, w0
  433dc4:	ldr	x23, [sp, #104]
  433dc8:	b	433d2c <ferror@plt+0x3048c>
  433dcc:	add	x0, sp, #0x68
  433dd0:	str	x0, [x22, #88]
  433dd4:	stp	xzr, x19, [sp, #104]
  433dd8:	str	x20, [sp, #120]
  433ddc:	sub	w1, w1, #0x7
  433de0:	cmp	w1, #0x3
  433de4:	b.hi	43442c <ferror@plt+0x30b8c>  // b.pmore
  433de8:	ldr	x24, [x19, #16]
  433dec:	ldr	x19, [x20, #16]
  433df0:	cmp	x19, #0x0
  433df4:	cset	w21, eq  // eq = none
  433df8:	cbz	x24, 433d2c <ferror@plt+0x3048c>
  433dfc:	cbz	x19, 433d28 <ferror@plt+0x30488>
  433e00:	ldr	w1, [x22, #56]
  433e04:	ldr	w0, [x24, #12]
  433e08:	cmp	w0, w1
  433e0c:	b.ls	433e1c <ferror@plt+0x3057c>  // b.plast
  433e10:	ldr	w1, [x19, #12]
  433e14:	cmp	w0, w1
  433e18:	b.eq	434318 <ferror@plt+0x30a78>  // b.none
  433e1c:	stp	x25, x26, [sp, #64]
  433e20:	ldr	x25, [x24]
  433e24:	ldr	x26, [x19]
  433e28:	cmp	x25, #0x0
  433e2c:	cset	w1, eq  // eq = none
  433e30:	cmp	x26, #0x0
  433e34:	cset	w0, eq  // eq = none
  433e38:	cmp	w1, w0
  433e3c:	b.ne	434258 <ferror@plt+0x309b8>  // b.any
  433e40:	ldr	x1, [x24, #16]
  433e44:	ldr	x0, [x19, #16]
  433e48:	cmp	x1, #0x0
  433e4c:	cset	w1, eq  // eq = none
  433e50:	cmp	x0, #0x0
  433e54:	cset	w0, eq  // eq = none
  433e58:	cmp	w1, w0
  433e5c:	b.ne	434258 <ferror@plt+0x309b8>  // b.any
  433e60:	ldr	x1, [x24, #24]
  433e64:	ldr	x0, [x19, #24]
  433e68:	cmp	x1, #0x0
  433e6c:	cset	w1, eq  // eq = none
  433e70:	cmp	x0, #0x0
  433e74:	cset	w0, eq  // eq = none
  433e78:	cmp	w1, w0
  433e7c:	b.ne	434258 <ferror@plt+0x309b8>  // b.any
  433e80:	ldr	x1, [x24, #32]
  433e84:	ldr	x0, [x19, #32]
  433e88:	cmp	x1, #0x0
  433e8c:	cset	w2, eq  // eq = none
  433e90:	cmp	x0, #0x0
  433e94:	cset	w0, eq  // eq = none
  433e98:	cmp	w2, w0
  433e9c:	b.ne	434258 <ferror@plt+0x309b8>  // b.any
  433ea0:	cbz	x25, 43428c <ferror@plt+0x309ec>
  433ea4:	stp	x27, x28, [sp, #80]
  433ea8:	mov	x27, #0x0                   	// #0
  433eac:	ldr	x23, [x25, x27]
  433eb0:	ldr	x20, [x26, x27]
  433eb4:	cbz	x23, 434280 <ferror@plt+0x309e0>
  433eb8:	cbz	x20, 43426c <ferror@plt+0x309cc>
  433ebc:	ldr	x28, [x20]
  433ec0:	ldr	x21, [x23]
  433ec4:	ldrb	w0, [x28]
  433ec8:	ldrb	w1, [x21]
  433ecc:	cmp	w1, w0
  433ed0:	b.ne	43426c <ferror@plt+0x309cc>  // b.any
  433ed4:	ldr	x0, [x20, #16]
  433ed8:	ldr	x1, [x23, #16]
  433edc:	cmp	x1, x0
  433ee0:	b.ne	43426c <ferror@plt+0x309cc>  // b.any
  433ee4:	ldr	w2, [x23, #20]
  433ee8:	ldr	x1, [x20, #24]
  433eec:	ldr	x0, [x23, #24]
  433ef0:	cbz	w2, 434264 <ferror@plt+0x309c4>
  433ef4:	bl	4034a0 <strcmp@plt>
  433ef8:	cbnz	w0, 43426c <ferror@plt+0x309cc>
  433efc:	mov	x0, x21
  433f00:	mov	x1, x28
  433f04:	bl	4034a0 <strcmp@plt>
  433f08:	mov	w21, w0
  433f0c:	cbnz	w0, 43426c <ferror@plt+0x309cc>
  433f10:	ldr	x1, [x23, #8]
  433f14:	mov	x2, #0x0                   	// #0
  433f18:	mov	x0, x22
  433f1c:	bl	433a88 <ferror@plt+0x301e8>
  433f20:	ldr	x1, [x20, #8]
  433f24:	mov	x2, #0x0                   	// #0
  433f28:	mov	x20, x0
  433f2c:	mov	x0, x22
  433f30:	bl	433a88 <ferror@plt+0x301e8>
  433f34:	mov	x2, x0
  433f38:	cbz	x20, 434320 <ferror@plt+0x30a80>
  433f3c:	cbz	x0, 434270 <ferror@plt+0x309d0>
  433f40:	mov	x1, x20
  433f44:	mov	x0, x22
  433f48:	bl	433b98 <ferror@plt+0x302f8>
  433f4c:	mov	w21, w0
  433f50:	add	x27, x27, #0x8
  433f54:	cbnz	w21, 433eac <ferror@plt+0x3060c>
  433f58:	b	434270 <ferror@plt+0x309d0>
  433f5c:	cmp	w1, #0xe
  433f60:	b.eq	433da0 <ferror@plt+0x30500>  // b.none
  433f64:	ldr	x1, [x19, #16]
  433f68:	mov	w21, #0x0                   	// #0
  433f6c:	ldr	x0, [x20, #16]
  433f70:	ldr	x3, [x1, #8]
  433f74:	ldr	x2, [x0, #8]
  433f78:	cmp	x3, x2
  433f7c:	b.ne	433d2c <ferror@plt+0x3048c>  // b.any
  433f80:	ldr	x2, [x0, #16]
  433f84:	ldr	x3, [x1, #16]
  433f88:	cmp	x3, x2
  433f8c:	b.ne	433d2c <ferror@plt+0x3048c>  // b.any
  433f90:	ldr	x2, [x0]
  433f94:	mov	x0, x22
  433f98:	ldr	x1, [x1]
  433f9c:	bl	434448 <ferror@plt+0x30ba8>
  433fa0:	cmp	w0, #0x0
  433fa4:	cset	w21, ne  // ne = any
  433fa8:	ldr	x23, [sp, #104]
  433fac:	b	433d2c <ferror@plt+0x3048c>
  433fb0:	cmp	w1, #0x14
  433fb4:	b.eq	433da0 <ferror@plt+0x30500>  // b.none
  433fb8:	b.hi	434078 <ferror@plt+0x307d8>  // b.pmore
  433fbc:	cmp	w1, #0x12
  433fc0:	b.eq	4340c4 <ferror@plt+0x30824>  // b.none
  433fc4:	cmp	w1, #0x13
  433fc8:	b.ne	434050 <ferror@plt+0x307b0>  // b.any
  433fcc:	ldr	x1, [x19, #16]
  433fd0:	mov	w21, #0x0                   	// #0
  433fd4:	ldr	x0, [x20, #16]
  433fd8:	ldr	w3, [x1, #24]
  433fdc:	ldr	w2, [x0, #24]
  433fe0:	cmp	w3, w2
  433fe4:	b.ne	433d2c <ferror@plt+0x3048c>  // b.any
  433fe8:	ldr	x2, [x0]
  433fec:	mov	x0, x22
  433ff0:	ldr	x1, [x1]
  433ff4:	bl	434448 <ferror@plt+0x30ba8>
  433ff8:	mov	w21, w0
  433ffc:	cbz	w0, 433dc4 <ferror@plt+0x30524>
  434000:	ldr	x1, [x19, #16]
  434004:	mov	x0, x22
  434008:	ldr	x2, [x20, #16]
  43400c:	ldr	x1, [x1, #8]
  434010:	ldr	x2, [x2, #8]
  434014:	bl	434448 <ferror@plt+0x30ba8>
  434018:	cbz	w0, 434044 <ferror@plt+0x307a4>
  43401c:	ldr	x1, [x19, #16]
  434020:	ldr	x0, [x20, #16]
  434024:	ldr	x19, [x1, #16]
  434028:	ldr	x20, [x0, #16]
  43402c:	cmp	x19, #0x0
  434030:	cset	w1, eq  // eq = none
  434034:	cmp	x20, #0x0
  434038:	cset	w0, eq  // eq = none
  43403c:	cmp	w1, w0
  434040:	b.eq	43432c <ferror@plt+0x30a8c>  // b.none
  434044:	mov	w21, #0x0                   	// #0
  434048:	ldr	x23, [sp, #104]
  43404c:	b	433d2c <ferror@plt+0x3048c>
  434050:	cmp	w1, #0x11
  434054:	b.ne	43442c <ferror@plt+0x30b8c>  // b.any
  434058:	ldr	x1, [x19, #16]
  43405c:	mov	w21, #0x0                   	// #0
  434060:	ldr	x0, [x20, #16]
  434064:	ldr	w3, [x1, #8]
  434068:	ldr	w2, [x0, #8]
  43406c:	cmp	w3, w2
  434070:	b.ne	433d2c <ferror@plt+0x3048c>  // b.any
  434074:	b	433f90 <ferror@plt+0x306f0>
  434078:	cmp	w1, #0x15
  43407c:	b.eq	433da0 <ferror@plt+0x30500>  // b.none
  434080:	b	433cfc <ferror@plt+0x3045c>
  434084:	ldr	x0, [x20, #16]
  434088:	ldr	x2, [x0, #8]
  43408c:	cbz	x2, 433c90 <ferror@plt+0x303f0>
  434090:	mov	x1, x19
  434094:	mov	x0, x22
  434098:	bl	433b98 <ferror@plt+0x302f8>
  43409c:	mov	w21, w0
  4340a0:	b	433c94 <ferror@plt+0x303f4>
  4340a4:	ldr	x0, [x19, #16]
  4340a8:	ldr	x1, [x0, #8]
  4340ac:	cbz	x1, 433c90 <ferror@plt+0x303f0>
  4340b0:	mov	x2, x20
  4340b4:	mov	x0, x22
  4340b8:	bl	433b98 <ferror@plt+0x302f8>
  4340bc:	mov	w21, w0
  4340c0:	b	433c94 <ferror@plt+0x303f4>
  4340c4:	ldr	x1, [x19, #16]
  4340c8:	ldr	x0, [x20, #16]
  4340cc:	ldr	x1, [x1]
  4340d0:	ldr	x2, [x0]
  4340d4:	cmp	x2, #0x0
  4340d8:	cset	w21, eq  // eq = none
  4340dc:	cbz	x1, 4340f0 <ferror@plt+0x30850>
  4340e0:	cbz	x2, 433d28 <ferror@plt+0x30488>
  4340e4:	mov	x0, x22
  4340e8:	bl	433b98 <ferror@plt+0x302f8>
  4340ec:	mov	w21, w0
  4340f0:	cbz	w21, 433dc4 <ferror@plt+0x30524>
  4340f4:	ldr	x1, [x19, #16]
  4340f8:	mov	x0, x22
  4340fc:	ldr	x2, [x20, #16]
  434100:	ldr	x1, [x1, #8]
  434104:	ldr	x2, [x2, #8]
  434108:	bl	434448 <ferror@plt+0x30ba8>
  43410c:	cmp	w0, #0x0
  434110:	cset	w21, ne  // ne = any
  434114:	ldr	x23, [sp, #104]
  434118:	b	433d2c <ferror@plt+0x3048c>
  43411c:	ldr	x1, [x20, #16]
  434120:	ldr	x2, [x19, #16]
  434124:	cmp	x1, #0x0
  434128:	cset	w21, eq  // eq = none
  43412c:	cbz	x2, 433d2c <ferror@plt+0x3048c>
  434130:	mov	w21, #0x0                   	// #0
  434134:	cbz	x1, 433d2c <ferror@plt+0x3048c>
  434138:	ldp	x24, x21, [x2]
  43413c:	ldp	x19, x20, [x1]
  434140:	ldr	x0, [x24]
  434144:	cbnz	x0, 434188 <ferror@plt+0x308e8>
  434148:	b	434358 <ferror@plt+0x30ab8>
  43414c:	ldrb	w3, [x0]
  434150:	ldrb	w2, [x1]
  434154:	cmp	w3, w2
  434158:	b.ne	433d28 <ferror@plt+0x30488>  // b.any
  43415c:	ldr	x2, [x20]
  434160:	ldr	x3, [x21]
  434164:	cmp	x3, x2
  434168:	b.ne	433d28 <ferror@plt+0x30488>  // b.any
  43416c:	bl	4034a0 <strcmp@plt>
  434170:	cbnz	w0, 433d28 <ferror@plt+0x30488>
  434174:	ldr	x0, [x24, #8]!
  434178:	add	x19, x19, #0x8
  43417c:	add	x21, x21, #0x8
  434180:	add	x20, x20, #0x8
  434184:	cbz	x0, 434358 <ferror@plt+0x30ab8>
  434188:	ldr	x1, [x19]
  43418c:	cbnz	x1, 43414c <ferror@plt+0x308ac>
  434190:	b	433d28 <ferror@plt+0x30488>
  434194:	ldr	x1, [x19, #16]
  434198:	mov	w21, #0x0                   	// #0
  43419c:	ldr	x0, [x20, #16]
  4341a0:	ldr	x3, [x1, #16]
  4341a4:	ldr	x2, [x0, #16]
  4341a8:	cmp	x3, x2
  4341ac:	b.ne	433d2c <ferror@plt+0x3048c>  // b.any
  4341b0:	ldr	x2, [x0, #24]
  4341b4:	ldr	x3, [x1, #24]
  4341b8:	cmp	x3, x2
  4341bc:	b.ne	433d2c <ferror@plt+0x3048c>  // b.any
  4341c0:	ldr	w2, [x0, #32]
  4341c4:	ldr	w3, [x1, #32]
  4341c8:	cmp	w3, w2
  4341cc:	b.ne	433d2c <ferror@plt+0x3048c>  // b.any
  4341d0:	b	433f90 <ferror@plt+0x306f0>
  4341d4:	ldr	x1, [x19, #16]
  4341d8:	mov	w21, #0x0                   	// #0
  4341dc:	ldr	x0, [x20, #16]
  4341e0:	ldr	w3, [x1, #16]
  4341e4:	ldr	w2, [x0, #16]
  4341e8:	cmp	w3, w2
  4341ec:	b.ne	433d2c <ferror@plt+0x3048c>  // b.any
  4341f0:	ldr	x2, [x0]
  4341f4:	mov	x0, x22
  4341f8:	ldr	x1, [x1]
  4341fc:	bl	434448 <ferror@plt+0x30ba8>
  434200:	cbz	w0, 434044 <ferror@plt+0x307a4>
  434204:	ldr	x1, [x19, #16]
  434208:	ldr	x0, [x20, #16]
  43420c:	ldr	x19, [x1, #8]
  434210:	ldr	x20, [x0, #8]
  434214:	cmp	x19, #0x0
  434218:	cset	w1, eq  // eq = none
  43421c:	cmp	x20, #0x0
  434220:	cset	w0, eq  // eq = none
  434224:	cmp	w1, w0
  434228:	b.ne	434044 <ferror@plt+0x307a4>  // b.any
  43422c:	cbz	x19, 434410 <ferror@plt+0x30b70>
  434230:	ldr	x1, [x19]
  434234:	ldr	x2, [x20]
  434238:	cbz	x1, 434408 <ferror@plt+0x30b68>
  43423c:	cbz	x2, 434044 <ferror@plt+0x307a4>
  434240:	mov	x0, x22
  434244:	bl	434448 <ferror@plt+0x30ba8>
  434248:	cbz	w0, 434400 <ferror@plt+0x30b60>
  43424c:	add	x19, x19, #0x8
  434250:	add	x20, x20, #0x8
  434254:	b	434230 <ferror@plt+0x30990>
  434258:	mov	w21, #0x0                   	// #0
  43425c:	ldp	x25, x26, [sp, #64]
  434260:	b	433d2c <ferror@plt+0x3048c>
  434264:	cmp	x1, x0
  434268:	b.eq	433efc <ferror@plt+0x3065c>  // b.none
  43426c:	mov	w21, #0x0                   	// #0
  434270:	ldp	x25, x26, [sp, #64]
  434274:	ldp	x27, x28, [sp, #80]
  434278:	ldr	x23, [sp, #104]
  43427c:	b	433d2c <ferror@plt+0x3048c>
  434280:	cbnz	x20, 43426c <ferror@plt+0x309cc>
  434284:	ldp	x27, x28, [sp, #80]
  434288:	ldr	x1, [x24, #32]
  43428c:	cbz	x1, 4342a8 <ferror@plt+0x30a08>
  434290:	ldr	x2, [x19, #32]
  434294:	cbz	x2, 434368 <ferror@plt+0x30ac8>
  434298:	mov	x0, x22
  43429c:	bl	433b98 <ferror@plt+0x302f8>
  4342a0:	mov	w21, w0
  4342a4:	cbz	w0, 43430c <ferror@plt+0x30a6c>
  4342a8:	ldr	x23, [x24, #16]
  4342ac:	cbz	x23, 434380 <ferror@plt+0x30ae0>
  4342b0:	ldr	x25, [x19, #16]
  4342b4:	mov	x20, #0x0                   	// #0
  4342b8:	ldr	x1, [x23, x20]
  4342bc:	ldr	x0, [x25, x20]
  4342c0:	cbz	x1, 43437c <ferror@plt+0x30adc>
  4342c4:	cbz	x0, 434368 <ferror@plt+0x30ac8>
  4342c8:	ldr	x2, [x0, #8]
  4342cc:	ldr	x3, [x1, #8]
  4342d0:	cmp	x3, x2
  4342d4:	b.ne	434368 <ferror@plt+0x30ac8>  // b.any
  4342d8:	ldr	w2, [x0, #16]
  4342dc:	ldr	w3, [x1, #16]
  4342e0:	cmp	w3, w2
  4342e4:	b.ne	434368 <ferror@plt+0x30ac8>  // b.any
  4342e8:	ldr	x1, [x1]
  4342ec:	ldr	x2, [x0]
  4342f0:	cbz	x1, 434370 <ferror@plt+0x30ad0>
  4342f4:	cbz	x2, 434368 <ferror@plt+0x30ac8>
  4342f8:	mov	x0, x22
  4342fc:	bl	433b98 <ferror@plt+0x302f8>
  434300:	mov	w21, w0
  434304:	add	x20, x20, #0x8
  434308:	cbnz	w21, 4342b8 <ferror@plt+0x30a18>
  43430c:	ldp	x25, x26, [sp, #64]
  434310:	ldr	x23, [sp, #104]
  434314:	b	433d2c <ferror@plt+0x3048c>
  434318:	mov	w21, #0x1                   	// #1
  43431c:	b	433d2c <ferror@plt+0x3048c>
  434320:	cmp	x0, #0x0
  434324:	cset	w21, eq  // eq = none
  434328:	b	433f50 <ferror@plt+0x306b0>
  43432c:	cbz	x19, 434410 <ferror@plt+0x30b70>
  434330:	ldr	x1, [x19]
  434334:	ldr	x2, [x20]
  434338:	cbz	x1, 434408 <ferror@plt+0x30b68>
  43433c:	cbz	x2, 434044 <ferror@plt+0x307a4>
  434340:	mov	x0, x22
  434344:	bl	434448 <ferror@plt+0x30ba8>
  434348:	cbz	w0, 434400 <ferror@plt+0x30b60>
  43434c:	add	x19, x19, #0x8
  434350:	add	x20, x20, #0x8
  434354:	b	434330 <ferror@plt+0x30a90>
  434358:	ldr	x0, [x19]
  43435c:	cmp	x0, #0x0
  434360:	cset	w21, eq  // eq = none
  434364:	b	433d2c <ferror@plt+0x3048c>
  434368:	mov	w21, #0x0                   	// #0
  43436c:	b	43430c <ferror@plt+0x30a6c>
  434370:	cmp	x2, #0x0
  434374:	cset	w21, eq  // eq = none
  434378:	b	434304 <ferror@plt+0x30a64>
  43437c:	cbnz	x0, 434368 <ferror@plt+0x30ac8>
  434380:	ldr	x23, [x24, #24]
  434384:	cbz	x23, 43441c <ferror@plt+0x30b7c>
  434388:	mov	x20, #0x0                   	// #0
  43438c:	ldr	x24, [x19, #24]
  434390:	b	4343e0 <ferror@plt+0x30b40>
  434394:	cbz	x19, 434368 <ferror@plt+0x30ac8>
  434398:	ldr	x1, [x19]
  43439c:	ldr	x0, [x21]
  4343a0:	ldrb	w2, [x1]
  4343a4:	ldrb	w3, [x0]
  4343a8:	cmp	w3, w2
  4343ac:	b.ne	434368 <ferror@plt+0x30ac8>  // b.any
  4343b0:	bl	4034a0 <strcmp@plt>
  4343b4:	cbnz	w0, 434368 <ferror@plt+0x30ac8>
  4343b8:	ldr	x0, [x21, #8]
  4343bc:	ldr	x1, [x19, #8]
  4343c0:	cmp	x0, #0x0
  4343c4:	cset	w2, eq  // eq = none
  4343c8:	cmp	x1, #0x0
  4343cc:	cset	w1, eq  // eq = none
  4343d0:	cmp	w2, w1
  4343d4:	b.ne	434368 <ferror@plt+0x30ac8>  // b.any
  4343d8:	add	x20, x20, #0x8
  4343dc:	cbz	x0, 434438 <ferror@plt+0x30b98>
  4343e0:	ldr	x21, [x23, x20]
  4343e4:	ldr	x19, [x24, x20]
  4343e8:	cbnz	x21, 434394 <ferror@plt+0x30af4>
  4343ec:	cmp	x19, #0x0
  4343f0:	cset	w21, eq  // eq = none
  4343f4:	ldp	x25, x26, [sp, #64]
  4343f8:	ldr	x23, [sp, #104]
  4343fc:	b	433d2c <ferror@plt+0x3048c>
  434400:	ldr	x0, [x19]
  434404:	cbnz	x0, 434044 <ferror@plt+0x307a4>
  434408:	ldr	x0, [x20]
  43440c:	cbnz	x0, 434044 <ferror@plt+0x307a4>
  434410:	mov	w21, #0x1                   	// #1
  434414:	ldr	x23, [sp, #104]
  434418:	b	433d2c <ferror@plt+0x3048c>
  43441c:	mov	w21, #0x1                   	// #1
  434420:	ldp	x25, x26, [sp, #64]
  434424:	ldr	x23, [sp, #104]
  434428:	b	433d2c <ferror@plt+0x3048c>
  43442c:	stp	x25, x26, [sp, #64]
  434430:	stp	x27, x28, [sp, #80]
  434434:	bl	403400 <abort@plt>
  434438:	stp	x27, x28, [sp, #80]
  43443c:	ldr	x0, [x0]
  434440:	brk	#0x3e8
  434444:	nop
  434448:	cbz	x1, 434454 <ferror@plt+0x30bb4>
  43444c:	cbz	x2, 434460 <ferror@plt+0x30bc0>
  434450:	b	433b98 <ferror@plt+0x302f8>
  434454:	cmp	x2, #0x0
  434458:	cset	w0, eq  // eq = none
  43445c:	ret
  434460:	mov	w0, #0x0                   	// #0
  434464:	ret
  434468:	stp	x29, x30, [sp, #-64]!
  43446c:	mov	x29, sp
  434470:	ldr	w3, [x2]
  434474:	stp	x19, x20, [sp, #16]
  434478:	stp	x21, x22, [sp, #32]
  43447c:	mov	x22, x1
  434480:	sub	w1, w3, #0x7
  434484:	stp	x23, x24, [sp, #48]
  434488:	cmp	w1, #0x3
  43448c:	b.hi	4345a8 <ferror@plt+0x30d08>  // b.pmore
  434490:	ldr	x23, [x2, #16]
  434494:	mov	x24, x0
  434498:	ldr	w0, [x0, #56]
  43449c:	mov	x20, x2
  4344a0:	ldr	w1, [x23, #12]
  4344a4:	cmp	w1, w0
  4344a8:	b.hi	434590 <ferror@plt+0x30cf0>  // b.pmore
  4344ac:	ldr	x19, [x24, #80]
  4344b0:	cbz	x19, 434568 <ferror@plt+0x30cc8>
  4344b4:	cbnz	x22, 434514 <ferror@plt+0x30c74>
  4344b8:	ldr	x1, [x19, #8]
  4344bc:	ldr	w2, [x1]
  4344c0:	cmp	w2, w3
  4344c4:	b.eq	4344e4 <ferror@plt+0x30c44>  // b.none
  4344c8:	ldr	x19, [x19]
  4344cc:	cbz	x19, 434568 <ferror@plt+0x30cc8>
  4344d0:	ldr	x1, [x19, #8]
  4344d4:	ldr	w3, [x20]
  4344d8:	ldr	w2, [x1]
  4344dc:	cmp	w2, w3
  4344e0:	b.ne	4344c8 <ferror@plt+0x30c28>  // b.any
  4344e4:	ldr	x2, [x19, #16]
  4344e8:	cbnz	x2, 4344c8 <ferror@plt+0x30c28>
  4344ec:	mov	x2, x20
  4344f0:	mov	x0, x24
  4344f4:	bl	433b98 <ferror@plt+0x302f8>
  4344f8:	cbz	w0, 4344c8 <ferror@plt+0x30c28>
  4344fc:	ldr	x0, [x19, #8]
  434500:	ldr	x0, [x0, #16]
  434504:	ldr	w0, [x0, #12]
  434508:	str	w0, [x23, #12]
  43450c:	b	434590 <ferror@plt+0x30cf0>
  434510:	ldr	w3, [x20]
  434514:	ldr	x21, [x19, #8]
  434518:	ldr	w2, [x21]
  43451c:	cmp	w2, w3
  434520:	b.ne	434560 <ferror@plt+0x30cc0>  // b.any
  434524:	ldr	x0, [x19, #16]
  434528:	cbz	x0, 434560 <ferror@plt+0x30cc0>
  43452c:	ldrb	w2, [x22]
  434530:	ldrb	w1, [x0]
  434534:	cmp	w2, w1
  434538:	b.ne	434560 <ferror@plt+0x30cc0>  // b.any
  43453c:	mov	x1, x22
  434540:	bl	4034a0 <strcmp@plt>
  434544:	cbnz	w0, 434560 <ferror@plt+0x30cc0>
  434548:	mov	x1, x21
  43454c:	mov	x2, x20
  434550:	mov	x0, x24
  434554:	bl	433b98 <ferror@plt+0x302f8>
  434558:	cbnz	w0, 4344fc <ferror@plt+0x30c5c>
  43455c:	nop
  434560:	ldr	x19, [x19]
  434564:	cbnz	x19, 434510 <ferror@plt+0x30c70>
  434568:	ldr	w1, [x24, #52]
  43456c:	mov	x0, #0x18                  	// #24
  434570:	add	w1, w1, #0x1
  434574:	str	w1, [x24, #52]
  434578:	str	w1, [x23, #12]
  43457c:	bl	4032a0 <xmalloc@plt>
  434580:	str	x22, [x0, #16]
  434584:	ldr	x1, [x24, #80]
  434588:	stp	x1, x20, [x0]
  43458c:	str	x0, [x24, #80]
  434590:	mov	w0, #0x1                   	// #1
  434594:	ldp	x19, x20, [sp, #16]
  434598:	ldp	x21, x22, [sp, #32]
  43459c:	ldp	x23, x24, [sp, #48]
  4345a0:	ldp	x29, x30, [sp], #64
  4345a4:	ret
  4345a8:	adrp	x3, 453000 <warn@@Base+0x119e8>
  4345ac:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4345b0:	adrp	x0, 453000 <warn@@Base+0x119e8>
  4345b4:	add	x3, x3, #0xa28
  4345b8:	add	x1, x1, #0x540
  4345bc:	add	x0, x0, #0x558
  4345c0:	mov	w2, #0xb7e                 	// #2942
  4345c4:	bl	4037c0 <__assert_fail@plt>
  4345c8:	stp	x29, x30, [sp, #-80]!
  4345cc:	mov	x29, sp
  4345d0:	stp	x21, x22, [sp, #32]
  4345d4:	mov	x22, x1
  4345d8:	mov	x21, x2
  4345dc:	cbz	x3, 43468c <ferror@plt+0x30dec>
  4345e0:	stp	x19, x20, [sp, #16]
  4345e4:	mov	x19, x3
  4345e8:	mov	x20, x0
  4345ec:	adrp	x3, 453000 <warn@@Base+0x119e8>
  4345f0:	add	x5, x3, #0x9f8
  4345f4:	ldr	w3, [x19]
  4345f8:	sub	w6, w3, #0x16
  4345fc:	cmp	w6, #0x1
  434600:	b.ls	434654 <ferror@plt+0x30db4>  // b.plast
  434604:	stp	x23, x24, [sp, #48]
  434608:	cbz	x4, 4346a4 <ferror@plt+0x30e04>
  43460c:	ldr	w0, [x20, #48]
  434610:	cmp	w3, #0x16
  434614:	str	w0, [x4, #16]
  434618:	b.eq	4346ac <ferror@plt+0x30e0c>  // b.none
  43461c:	cmp	w3, #0x17
  434620:	b.eq	434bf0 <ferror@plt+0x31350>  // b.none
  434624:	ldr	w0, [x4, #20]
  434628:	cmp	w0, #0x1
  43462c:	b.ne	435040 <ferror@plt+0x317a0>  // b.any
  434630:	ldr	x23, [x4, #8]
  434634:	cmp	w3, #0x17
  434638:	b.ls	434644 <ferror@plt+0x30da4>  // b.plast
  43463c:	stp	x25, x26, [sp, #64]
  434640:	bl	403400 <abort@plt>
  434644:	ldrh	w0, [x5, w3, uxtw #1]
  434648:	adr	x1, 434654 <ferror@plt+0x30db4>
  43464c:	add	x0, x1, w0, sxth #2
  434650:	br	x0
  434654:	ldr	x2, [x19, #16]
  434658:	ldr	w1, [x20, #48]
  43465c:	ldr	x0, [x2]
  434660:	ldr	w6, [x0, #16]
  434664:	cmp	w6, w1
  434668:	b.eq	434df0 <ferror@plt+0x31550>  // b.none
  43466c:	cmp	w3, #0x17
  434670:	b.ne	434604 <ferror@plt+0x30d64>  // b.any
  434674:	cmp	x0, x4
  434678:	b.ne	434df8 <ferror@plt+0x31558>  // b.any
  43467c:	str	w1, [x4, #16]
  434680:	ldp	x4, x19, [x2]
  434684:	cbnz	x19, 4345f4 <ferror@plt+0x30d54>
  434688:	ldp	x19, x20, [sp, #16]
  43468c:	mov	x0, x21
  434690:	ldr	x1, [x22, #16]
  434694:	ldp	x21, x22, [sp, #32]
  434698:	mov	x16, x1
  43469c:	ldp	x29, x30, [sp], #80
  4346a0:	br	x16
  4346a4:	mov	x23, #0x0                   	// #0
  4346a8:	b	434634 <ferror@plt+0x30d94>
  4346ac:	ldr	x0, [x19, #16]
  4346b0:	mov	x4, #0x0                   	// #0
  4346b4:	ldp	x23, x24, [sp, #48]
  4346b8:	ldr	x19, [x0, #8]
  4346bc:	cbnz	x19, 4345f4 <ferror@plt+0x30d54>
  4346c0:	b	434688 <ferror@plt+0x30de8>
  4346c4:	ldr	x24, [x19, #16]
  4346c8:	stp	x25, x26, [sp, #64]
  4346cc:	cbz	x24, 434c00 <ferror@plt+0x31360>
  4346d0:	ldr	w0, [x20, #56]
  4346d4:	ldr	w25, [x24, #12]
  4346d8:	cmp	w25, w0
  4346dc:	b.ls	434d10 <ferror@plt+0x31470>  // b.plast
  4346e0:	ldr	w0, [x20, #48]
  4346e4:	ldr	w1, [x24, #8]
  4346e8:	cmp	w0, w1
  4346ec:	b.eq	434d48 <ferror@plt+0x314a8>  // b.none
  4346f0:	str	w0, [x24, #8]
  4346f4:	ldr	x24, [x24, #32]
  4346f8:	cmp	x24, #0x0
  4346fc:	cset	w5, ne  // ne = any
  434700:	cmp	w5, #0x0
  434704:	ccmp	x24, x19, #0x4, ne  // ne = any
  434708:	b.ne	434ce8 <ferror@plt+0x31448>  // b.any
  43470c:	ldr	w3, [x19]
  434710:	b	434c08 <ferror@plt+0x31368>
  434714:	ldr	x0, [x19, #16]
  434718:	cbz	x0, 434cc8 <ferror@plt+0x31428>
  43471c:	ldr	w2, [x0, #12]
  434720:	ldr	w1, [x20, #56]
  434724:	cmp	w2, w1
  434728:	b.ls	434d74 <ferror@plt+0x314d4>  // b.plast
  43472c:	ldr	w4, [x0, #8]
  434730:	ldr	w1, [x20, #48]
  434734:	cmp	w4, w1
  434738:	b.eq	434dbc <ferror@plt+0x3151c>  // b.none
  43473c:	ldr	x5, [x22, #152]
  434740:	str	w1, [x0, #8]
  434744:	ldr	w4, [x19, #4]
  434748:	cmp	w3, #0x7
  43474c:	mov	x1, x23
  434750:	cset	w3, eq  // eq = none
  434754:	mov	x0, x21
  434758:	blr	x5
  43475c:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  434760:	ldr	x0, [x19, #16]
  434764:	cbz	x0, 4347c8 <ferror@plt+0x30f28>
  434768:	ldr	x0, [x0]
  43476c:	cbz	x0, 4347c8 <ferror@plt+0x30f28>
  434770:	ldr	x23, [x0]
  434774:	cbz	x23, 4347c8 <ferror@plt+0x30f28>
  434778:	mov	w24, #0x0                   	// #0
  43477c:	ldr	x3, [x23, #8]
  434780:	mov	x2, x21
  434784:	mov	x1, x22
  434788:	mov	x0, x20
  43478c:	mov	x4, #0x0                   	// #0
  434790:	bl	4345c8 <ferror@plt+0x30d28>
  434794:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  434798:	ldr	w4, [x23, #16]
  43479c:	mov	x0, x21
  4347a0:	ldp	w2, w3, [x23, #24]
  4347a4:	ldr	x1, [x23]
  4347a8:	ldr	x5, [x22, #160]
  4347ac:	blr	x5
  4347b0:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  4347b4:	ldr	x0, [x19, #16]
  4347b8:	add	w24, w24, #0x1
  4347bc:	ldr	x0, [x0]
  4347c0:	ldr	x23, [x0, w24, uxtw #3]
  4347c4:	cbnz	x23, 43477c <ferror@plt+0x30edc>
  4347c8:	ldr	x1, [x22, #168]
  4347cc:	b	4349ec <ferror@plt+0x3114c>
  4347d0:	ldr	x3, [x19, #16]
  4347d4:	mov	x2, x21
  4347d8:	mov	x1, x22
  4347dc:	mov	x0, x20
  4347e0:	mov	x4, #0x0                   	// #0
  4347e4:	ldr	x3, [x3]
  4347e8:	bl	4345c8 <ferror@plt+0x30d28>
  4347ec:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  4347f0:	ldr	x0, [x19, #16]
  4347f4:	ldr	x1, [x0, #8]
  4347f8:	cbz	x1, 434de0 <ferror@plt+0x31540>
  4347fc:	ldr	x3, [x1]
  434800:	cbz	x3, 435030 <ferror@plt+0x31790>
  434804:	mov	x23, #0x8                   	// #8
  434808:	mov	w24, #0x0                   	// #0
  43480c:	mov	x2, x21
  434810:	mov	x1, x22
  434814:	mov	x0, x20
  434818:	mov	x4, #0x0                   	// #0
  43481c:	bl	4345c8 <ferror@plt+0x30d28>
  434820:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  434824:	ldr	x0, [x19, #16]
  434828:	add	w24, w24, #0x1
  43482c:	ldr	x1, [x0, #8]
  434830:	ldr	x3, [x1, x23]
  434834:	add	x23, x23, #0x8
  434838:	cbnz	x3, 43480c <ferror@plt+0x30f6c>
  43483c:	ldr	w2, [x0, #16]
  434840:	mov	w1, w24
  434844:	mov	x0, x21
  434848:	ldr	x3, [x22, #80]
  43484c:	b	4349d0 <ferror@plt+0x31130>
  434850:	ldr	x3, [x19, #16]
  434854:	mov	x0, x20
  434858:	mov	x2, x21
  43485c:	mov	x1, x22
  434860:	mov	x4, #0x0                   	// #0
  434864:	bl	4345c8 <ferror@plt+0x30d28>
  434868:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  43486c:	ldr	x1, [x22, #72]
  434870:	b	4349ec <ferror@plt+0x3114c>
  434874:	ldr	x3, [x19, #16]
  434878:	mov	x0, x20
  43487c:	mov	x2, x21
  434880:	mov	x1, x22
  434884:	mov	x4, #0x0                   	// #0
  434888:	ldr	x3, [x3]
  43488c:	bl	4345c8 <ferror@plt+0x30d28>
  434890:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  434894:	ldr	x1, [x19, #16]
  434898:	mov	x0, x21
  43489c:	ldr	x2, [x22, #112]
  4348a0:	ldr	w1, [x1, #8]
  4348a4:	b	434988 <ferror@plt+0x310e8>
  4348a8:	ldr	x3, [x19, #16]
  4348ac:	mov	x2, x21
  4348b0:	mov	x1, x22
  4348b4:	mov	x0, x20
  4348b8:	mov	x4, #0x0                   	// #0
  4348bc:	ldr	x3, [x3]
  4348c0:	bl	4345c8 <ferror@plt+0x30d28>
  4348c4:	cbnz	w0, 434ba4 <ferror@plt+0x31304>
  4348c8:	mov	w0, #0x0                   	// #0
  4348cc:	ldp	x19, x20, [sp, #16]
  4348d0:	ldp	x21, x22, [sp, #32]
  4348d4:	ldp	x23, x24, [sp, #48]
  4348d8:	ldp	x29, x30, [sp], #80
  4348dc:	ret
  4348e0:	ldr	x3, [x19, #16]
  4348e4:	mov	x0, x20
  4348e8:	mov	x2, x21
  4348ec:	mov	x1, x22
  4348f0:	mov	x4, #0x0                   	// #0
  4348f4:	ldr	x3, [x3]
  4348f8:	bl	4345c8 <ferror@plt+0x30d28>
  4348fc:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  434900:	ldr	x2, [x19, #16]
  434904:	mov	x0, x21
  434908:	ldp	x19, x20, [sp, #16]
  43490c:	ldp	x1, x2, [x2, #8]
  434910:	ldp	x23, x24, [sp, #48]
  434914:	ldr	x3, [x22, #96]
  434918:	ldp	x21, x22, [sp, #32]
  43491c:	mov	x16, x3
  434920:	ldp	x29, x30, [sp], #80
  434924:	br	x16
  434928:	ldr	x3, [x19, #16]
  43492c:	mov	x0, x20
  434930:	mov	x2, x21
  434934:	mov	x1, x22
  434938:	mov	x4, #0x0                   	// #0
  43493c:	bl	4345c8 <ferror@plt+0x30d28>
  434940:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  434944:	ldr	x1, [x22, #88]
  434948:	b	4349ec <ferror@plt+0x3114c>
  43494c:	ldr	x0, [x19, #16]
  434950:	ldr	x4, [x22, #64]
  434954:	cbz	x0, 434cd4 <ferror@plt+0x31434>
  434958:	mov	x1, x23
  43495c:	ldp	x2, x3, [x0]
  434960:	mov	x0, x21
  434964:	ldp	x19, x20, [sp, #16]
  434968:	mov	x16, x4
  43496c:	ldp	x21, x22, [sp, #32]
  434970:	ldp	x23, x24, [sp, #48]
  434974:	ldp	x29, x30, [sp], #80
  434978:	br	x16
  43497c:	ldr	w1, [x19, #4]
  434980:	mov	x0, x21
  434984:	ldr	x2, [x22, #56]
  434988:	mov	x16, x2
  43498c:	ldp	x19, x20, [sp, #16]
  434990:	ldp	x21, x22, [sp, #32]
  434994:	ldp	x23, x24, [sp, #48]
  434998:	ldp	x29, x30, [sp], #80
  43499c:	br	x16
  4349a0:	ldr	w1, [x19, #4]
  4349a4:	mov	x0, x21
  4349a8:	ldr	x2, [x22, #48]
  4349ac:	b	434988 <ferror@plt+0x310e8>
  4349b0:	ldr	w1, [x19, #4]
  4349b4:	mov	x0, x21
  4349b8:	ldr	x2, [x22, #40]
  4349bc:	b	434988 <ferror@plt+0x310e8>
  4349c0:	ldr	w1, [x19, #4]
  4349c4:	mov	x0, x21
  4349c8:	ldr	w2, [x19, #16]
  4349cc:	ldr	x3, [x22, #32]
  4349d0:	mov	x16, x3
  4349d4:	ldp	x19, x20, [sp, #16]
  4349d8:	ldp	x21, x22, [sp, #32]
  4349dc:	ldp	x23, x24, [sp, #48]
  4349e0:	ldp	x29, x30, [sp], #80
  4349e4:	br	x16
  4349e8:	ldr	x1, [x22, #24]
  4349ec:	mov	x0, x21
  4349f0:	ldp	x19, x20, [sp, #16]
  4349f4:	mov	x16, x1
  4349f8:	ldp	x21, x22, [sp, #32]
  4349fc:	ldp	x23, x24, [sp, #48]
  434a00:	ldp	x29, x30, [sp], #80
  434a04:	br	x16
  434a08:	ldr	x0, [x19, #16]
  434a0c:	ldp	x23, x24, [sp, #48]
  434a10:	ldr	x0, [x0]
  434a14:	ldr	x19, [x0]
  434a18:	cbnz	x19, 4345f4 <ferror@plt+0x30d54>
  434a1c:	b	434688 <ferror@plt+0x30de8>
  434a20:	mov	w2, #0x5                   	// #5
  434a24:	adrp	x1, 453000 <warn@@Base+0x119e8>
  434a28:	mov	x0, #0x0                   	// #0
  434a2c:	add	x1, x1, #0x608
  434a30:	bl	403700 <dcgettext@plt>
  434a34:	mov	x2, x0
  434a38:	adrp	x3, 471000 <_sch_istable+0x1478>
  434a3c:	adrp	x1, 449000 <warn@@Base+0x79e8>
  434a40:	add	x1, x1, #0x3d8
  434a44:	ldr	x0, [x3, #3776]
  434a48:	bl	403880 <fprintf@plt>
  434a4c:	b	4348c8 <ferror@plt+0x31028>
  434a50:	ldr	x3, [x19, #16]
  434a54:	mov	x0, x20
  434a58:	mov	x2, x21
  434a5c:	mov	x1, x22
  434a60:	mov	x4, #0x0                   	// #0
  434a64:	bl	4345c8 <ferror@plt+0x30d28>
  434a68:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  434a6c:	ldr	x1, [x22, #144]
  434a70:	b	4349ec <ferror@plt+0x3114c>
  434a74:	ldr	x3, [x19, #16]
  434a78:	mov	x0, x20
  434a7c:	mov	x2, x21
  434a80:	mov	x1, x22
  434a84:	mov	x4, #0x0                   	// #0
  434a88:	bl	4345c8 <ferror@plt+0x30d28>
  434a8c:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  434a90:	ldr	x1, [x22, #136]
  434a94:	b	4349ec <ferror@plt+0x3114c>
  434a98:	ldr	x3, [x19, #16]
  434a9c:	mov	x2, x21
  434aa0:	mov	x1, x22
  434aa4:	mov	x0, x20
  434aa8:	mov	x4, #0x0                   	// #0
  434aac:	ldr	x3, [x3]
  434ab0:	bl	4345c8 <ferror@plt+0x30d28>
  434ab4:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  434ab8:	ldr	x0, [x19, #16]
  434abc:	ldr	x1, [x0, #16]
  434ac0:	cbz	x1, 434de8 <ferror@plt+0x31548>
  434ac4:	ldr	x3, [x1]
  434ac8:	cbz	x3, 435028 <ferror@plt+0x31788>
  434acc:	mov	x23, #0x8                   	// #8
  434ad0:	mov	w24, #0x0                   	// #0
  434ad4:	mov	x2, x21
  434ad8:	mov	x1, x22
  434adc:	mov	x0, x20
  434ae0:	mov	x4, #0x0                   	// #0
  434ae4:	bl	4345c8 <ferror@plt+0x30d28>
  434ae8:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  434aec:	ldr	x0, [x19, #16]
  434af0:	add	w24, w24, #0x1
  434af4:	ldr	x1, [x0, #16]
  434af8:	ldr	x3, [x1, x23]
  434afc:	add	x23, x23, #0x8
  434b00:	cbnz	x3, 434ad4 <ferror@plt+0x31234>
  434b04:	ldr	x3, [x0, #8]
  434b08:	cbz	x3, 434b2c <ferror@plt+0x3128c>
  434b0c:	mov	x0, x20
  434b10:	mov	x2, x21
  434b14:	mov	x1, x22
  434b18:	mov	x4, #0x0                   	// #0
  434b1c:	bl	4345c8 <ferror@plt+0x30d28>
  434b20:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  434b24:	ldr	x0, [x19, #16]
  434b28:	ldr	x3, [x0, #8]
  434b2c:	cmp	x3, #0x0
  434b30:	mov	w2, w24
  434b34:	ldr	w3, [x0, #24]
  434b38:	mov	x0, x21
  434b3c:	cset	w1, ne  // ne = any
  434b40:	ldp	x19, x20, [sp, #16]
  434b44:	ldp	x23, x24, [sp, #48]
  434b48:	ldr	x4, [x22, #128]
  434b4c:	ldp	x21, x22, [sp, #32]
  434b50:	mov	x16, x4
  434b54:	ldp	x29, x30, [sp], #80
  434b58:	br	x16
  434b5c:	ldr	x3, [x19, #16]
  434b60:	mov	x2, x21
  434b64:	mov	x1, x22
  434b68:	mov	x0, x20
  434b6c:	mov	x4, #0x0                   	// #0
  434b70:	ldr	x3, [x3]
  434b74:	bl	4345c8 <ferror@plt+0x30d28>
  434b78:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  434b7c:	ldr	x3, [x19, #16]
  434b80:	mov	x0, x20
  434b84:	mov	x2, x21
  434b88:	mov	x1, x22
  434b8c:	mov	x4, #0x0                   	// #0
  434b90:	ldr	x3, [x3, #8]
  434b94:	bl	4345c8 <ferror@plt+0x30d28>
  434b98:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  434b9c:	ldr	x1, [x22, #120]
  434ba0:	b	4349ec <ferror@plt+0x3114c>
  434ba4:	ldr	x3, [x19, #16]
  434ba8:	mov	x0, x20
  434bac:	mov	x2, x21
  434bb0:	mov	x1, x22
  434bb4:	mov	x4, #0x0                   	// #0
  434bb8:	ldr	x3, [x3, #8]
  434bbc:	bl	4345c8 <ferror@plt+0x30d28>
  434bc0:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  434bc4:	ldr	x3, [x19, #16]
  434bc8:	mov	x0, x21
  434bcc:	ldp	x19, x20, [sp, #16]
  434bd0:	ldp	x1, x2, [x3, #16]
  434bd4:	ldp	x23, x24, [sp, #48]
  434bd8:	ldr	x4, [x22, #104]
  434bdc:	ldp	x21, x22, [sp, #32]
  434be0:	mov	x16, x4
  434be4:	ldp	x29, x30, [sp], #80
  434be8:	ldr	w3, [x3, #32]
  434bec:	br	x16
  434bf0:	ldr	x2, [x19, #16]
  434bf4:	ldp	x23, x24, [sp, #48]
  434bf8:	ldp	x4, x19, [x2]
  434bfc:	b	434684 <ferror@plt+0x30de4>
  434c00:	mov	w5, #0x0                   	// #0
  434c04:	mov	w25, #0x0                   	// #0
  434c08:	cmp	x24, x19
  434c0c:	ldr	w4, [x19, #4]
  434c10:	ldr	x7, [x22, #176]
  434c14:	cset	w6, eq  // eq = none
  434c18:	cmp	w3, #0x9
  434c1c:	mov	w2, w25
  434c20:	mov	x1, x23
  434c24:	cset	w3, eq  // eq = none
  434c28:	mov	x0, x21
  434c2c:	blr	x7
  434c30:	cbz	w0, 434cc0 <ferror@plt+0x31420>
  434c34:	ldr	x0, [x19, #16]
  434c38:	cbz	x0, 434f04 <ferror@plt+0x31664>
  434c3c:	ldr	x1, [x0]
  434c40:	cbz	x1, 434e78 <ferror@plt+0x315d8>
  434c44:	ldr	x23, [x1]
  434c48:	cbz	x23, 434e78 <ferror@plt+0x315d8>
  434c4c:	mov	w24, #0x0                   	// #0
  434c50:	b	434c80 <ferror@plt+0x313e0>
  434c54:	mov	w3, w4
  434c58:	mov	x0, x21
  434c5c:	ldr	x2, [x23, #24]
  434c60:	ldr	x4, [x22, #184]
  434c64:	blr	x4
  434c68:	cbz	w0, 434cc0 <ferror@plt+0x31420>
  434c6c:	ldr	x0, [x19, #16]
  434c70:	add	w24, w24, #0x1
  434c74:	ldr	x1, [x0]
  434c78:	ldr	x23, [x1, w24, uxtw #3]
  434c7c:	cbz	x23, 434e78 <ferror@plt+0x315d8>
  434c80:	ldr	x3, [x23, #8]
  434c84:	mov	x2, x21
  434c88:	mov	x1, x22
  434c8c:	mov	x0, x20
  434c90:	mov	x4, #0x0                   	// #0
  434c94:	bl	4345c8 <ferror@plt+0x30d28>
  434c98:	cbz	w0, 434cc0 <ferror@plt+0x31420>
  434c9c:	ldp	w4, w0, [x23, #16]
  434ca0:	ldr	x1, [x23]
  434ca4:	cbnz	w0, 434c54 <ferror@plt+0x313b4>
  434ca8:	ldp	w2, w3, [x23, #24]
  434cac:	mov	x0, x21
  434cb0:	ldr	x5, [x22, #160]
  434cb4:	blr	x5
  434cb8:	cbnz	w0, 434c6c <ferror@plt+0x313cc>
  434cbc:	nop
  434cc0:	ldp	x25, x26, [sp, #64]
  434cc4:	b	4348c8 <ferror@plt+0x31028>
  434cc8:	mov	w2, #0x0                   	// #0
  434ccc:	ldr	x5, [x22, #152]
  434cd0:	b	434744 <ferror@plt+0x30ea4>
  434cd4:	mov	x1, x23
  434cd8:	mov	x0, x21
  434cdc:	mov	x3, #0x0                   	// #0
  434ce0:	mov	x2, #0x0                   	// #0
  434ce4:	b	434964 <ferror@plt+0x310c4>
  434ce8:	mov	x3, x24
  434cec:	mov	x2, x21
  434cf0:	mov	x1, x22
  434cf4:	mov	x0, x20
  434cf8:	mov	x4, #0x0                   	// #0
  434cfc:	bl	4345c8 <ferror@plt+0x30d28>
  434d00:	cbz	w0, 434cc0 <ferror@plt+0x31420>
  434d04:	ldr	w3, [x19]
  434d08:	mov	w5, #0x1                   	// #1
  434d0c:	b	434c08 <ferror@plt+0x31368>
  434d10:	mov	x2, x19
  434d14:	mov	x1, x23
  434d18:	mov	x0, x20
  434d1c:	bl	434468 <ferror@plt+0x30bc8>
  434d20:	cbz	w0, 434cc0 <ferror@plt+0x31420>
  434d24:	ldr	x24, [x19, #16]
  434d28:	ldr	w0, [x20, #48]
  434d2c:	ldp	w1, w25, [x24, #8]
  434d30:	cmp	w0, w1
  434d34:	b.ne	4346f0 <ferror@plt+0x30e50>  // b.any
  434d38:	ldr	w0, [x20, #56]
  434d3c:	cmp	w0, w25
  434d40:	b.cs	435068 <ferror@plt+0x317c8>  // b.hs, b.nlast
  434d44:	ldr	w3, [x19]
  434d48:	mov	w2, w25
  434d4c:	mov	x1, x23
  434d50:	mov	x0, x21
  434d54:	ldp	x19, x20, [sp, #16]
  434d58:	ldp	x23, x24, [sp, #48]
  434d5c:	ldp	x25, x26, [sp, #64]
  434d60:	ldr	x4, [x22, #248]
  434d64:	ldp	x21, x22, [sp, #32]
  434d68:	mov	x16, x4
  434d6c:	ldp	x29, x30, [sp], #80
  434d70:	br	x16
  434d74:	mov	x2, x19
  434d78:	mov	x1, x23
  434d7c:	mov	x0, x20
  434d80:	bl	434468 <ferror@plt+0x30bc8>
  434d84:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  434d88:	ldr	x0, [x19, #16]
  434d8c:	ldr	w1, [x20, #48]
  434d90:	ldr	w2, [x0, #8]
  434d94:	cmp	w1, w2
  434d98:	b.eq	434da8 <ferror@plt+0x31508>  // b.none
  434d9c:	ldr	w2, [x0, #12]
  434da0:	ldr	w3, [x19]
  434da4:	b	43473c <ferror@plt+0x30e9c>
  434da8:	ldr	w2, [x0, #12]
  434dac:	ldr	w0, [x20, #56]
  434db0:	cmp	w2, w0
  434db4:	b.ls	43508c <ferror@plt+0x317ec>  // b.plast
  434db8:	ldr	w3, [x19]
  434dbc:	ldr	x4, [x22, #248]
  434dc0:	mov	x1, x23
  434dc4:	mov	x0, x21
  434dc8:	mov	x16, x4
  434dcc:	ldp	x19, x20, [sp, #16]
  434dd0:	ldp	x21, x22, [sp, #32]
  434dd4:	ldp	x23, x24, [sp, #48]
  434dd8:	ldp	x29, x30, [sp], #80
  434ddc:	br	x16
  434de0:	mov	w24, #0xffffffff            	// #-1
  434de4:	b	43483c <ferror@plt+0x30f9c>
  434de8:	mov	w24, #0xffffffff            	// #-1
  434dec:	b	434b04 <ferror@plt+0x31264>
  434df0:	cmp	w3, #0x16
  434df4:	b.eq	434ffc <ferror@plt+0x3175c>  // b.none
  434df8:	mov	x1, x19
  434dfc:	mov	x0, x20
  434e00:	mov	x2, #0x0                   	// #0
  434e04:	stp	x23, x24, [sp, #48]
  434e08:	bl	433a88 <ferror@plt+0x301e8>
  434e0c:	mov	x23, x0
  434e10:	cbz	x0, 435038 <ferror@plt+0x31798>
  434e14:	ldr	w3, [x0]
  434e18:	ldr	x0, [x19, #16]
  434e1c:	sub	w1, w3, #0x7
  434e20:	cmp	w1, #0x3
  434e24:	ldr	x0, [x0]
  434e28:	ldr	x1, [x0, #8]
  434e2c:	b.hi	43501c <ferror@plt+0x3177c>  // b.pmore
  434e30:	ldr	x0, [x23, #16]
  434e34:	cbz	x0, 43501c <ferror@plt+0x3177c>
  434e38:	ldr	w2, [x0, #12]
  434e3c:	ldr	w0, [x20, #56]
  434e40:	cmp	w2, w0
  434e44:	b.hi	434e70 <ferror@plt+0x315d0>  // b.pmore
  434e48:	mov	x0, x20
  434e4c:	mov	x2, x23
  434e50:	bl	434468 <ferror@plt+0x30bc8>
  434e54:	cbz	w0, 4348c8 <ferror@plt+0x31028>
  434e58:	ldr	x0, [x19, #16]
  434e5c:	ldr	x1, [x23, #16]
  434e60:	ldr	x0, [x0]
  434e64:	ldr	w2, [x1, #12]
  434e68:	ldr	w3, [x23]
  434e6c:	ldr	x1, [x0, #8]
  434e70:	ldr	x4, [x22, #248]
  434e74:	b	434dc4 <ferror@plt+0x31524>
  434e78:	ldr	x1, [x0, #16]
  434e7c:	cbz	x1, 434f28 <ferror@plt+0x31688>
  434e80:	ldr	x23, [x1]
  434e84:	cbz	x23, 434f28 <ferror@plt+0x31688>
  434e88:	mov	w24, #0x0                   	// #0
  434e8c:	b	434ebc <ferror@plt+0x3161c>
  434e90:	ldp	w1, w2, [x23, #8]
  434e94:	mov	x0, x21
  434e98:	ldr	w3, [x23, #16]
  434e9c:	ldr	x4, [x22, #192]
  434ea0:	blr	x4
  434ea4:	cbz	w0, 434cc0 <ferror@plt+0x31420>
  434ea8:	ldr	x0, [x19, #16]
  434eac:	add	w24, w24, #0x1
  434eb0:	ldr	x1, [x0, #16]
  434eb4:	ldr	x23, [x1, w24, uxtw #3]
  434eb8:	cbz	x23, 434f28 <ferror@plt+0x31688>
  434ebc:	ldr	x3, [x23]
  434ec0:	mov	x2, x21
  434ec4:	mov	x1, x22
  434ec8:	mov	x0, x20
  434ecc:	mov	x4, #0x0                   	// #0
  434ed0:	bl	4345c8 <ferror@plt+0x30d28>
  434ed4:	cbnz	w0, 434e90 <ferror@plt+0x315f0>
  434ed8:	ldp	x25, x26, [sp, #64]
  434edc:	b	4348c8 <ferror@plt+0x31028>
  434ee0:	ldr	x1, [x22, #224]
  434ee4:	mov	x0, x21
  434ee8:	blr	x1
  434eec:	cbz	w0, 434cc0 <ferror@plt+0x31420>
  434ef0:	ldr	x0, [x19, #16]
  434ef4:	add	w26, w26, #0x1
  434ef8:	ldr	x0, [x0, #24]
  434efc:	ldr	x25, [x0, w26, uxtw #3]
  434f00:	cbnz	x25, 434f3c <ferror@plt+0x3169c>
  434f04:	mov	x0, x21
  434f08:	ldp	x19, x20, [sp, #16]
  434f0c:	ldp	x23, x24, [sp, #48]
  434f10:	ldp	x25, x26, [sp, #64]
  434f14:	ldr	x1, [x22, #232]
  434f18:	ldp	x21, x22, [sp, #32]
  434f1c:	mov	x16, x1
  434f20:	ldp	x29, x30, [sp], #80
  434f24:	br	x16
  434f28:	ldr	x0, [x0, #24]
  434f2c:	cbz	x0, 434f04 <ferror@plt+0x31664>
  434f30:	ldr	x25, [x0]
  434f34:	cbz	x25, 434f04 <ferror@plt+0x31664>
  434f38:	mov	w26, #0x0                   	// #0
  434f3c:	ldr	x1, [x25]
  434f40:	mov	x0, x21
  434f44:	ldr	x2, [x22, #200]
  434f48:	blr	x2
  434f4c:	cbz	w0, 434cc0 <ferror@plt+0x31420>
  434f50:	ldr	x0, [x25, #8]
  434f54:	mov	w24, #0x0                   	// #0
  434f58:	ldr	x23, [x0]
  434f5c:	cbnz	x23, 434f90 <ferror@plt+0x316f0>
  434f60:	b	434ee0 <ferror@plt+0x31640>
  434f64:	ldr	x0, [x23, #40]
  434f68:	ldr	x7, [x22, #208]
  434f6c:	cmp	x0, #0x0
  434f70:	cset	w6, ne  // ne = any
  434f74:	mov	x0, x21
  434f78:	blr	x7
  434f7c:	cbz	w0, 434cc0 <ferror@plt+0x31420>
  434f80:	ldr	x0, [x25, #8]
  434f84:	add	w24, w24, #0x1
  434f88:	ldr	x23, [x0, w24, uxtw #3]
  434f8c:	cbz	x23, 434ee0 <ferror@plt+0x31640>
  434f90:	ldr	x3, [x23, #40]
  434f94:	cbz	x3, 434fb0 <ferror@plt+0x31710>
  434f98:	mov	x2, x21
  434f9c:	mov	x1, x22
  434fa0:	mov	x0, x20
  434fa4:	mov	x4, #0x0                   	// #0
  434fa8:	bl	4345c8 <ferror@plt+0x30d28>
  434fac:	cbz	w0, 434cc0 <ferror@plt+0x31420>
  434fb0:	ldr	x3, [x23, #8]
  434fb4:	mov	x2, x21
  434fb8:	mov	x1, x22
  434fbc:	mov	x0, x20
  434fc0:	mov	x4, #0x0                   	// #0
  434fc4:	bl	4345c8 <ferror@plt+0x30d28>
  434fc8:	cbz	w0, 434cc0 <ferror@plt+0x31420>
  434fcc:	ldr	x5, [x23, #32]
  434fd0:	ldp	w2, w3, [x23, #16]
  434fd4:	cmn	x5, #0x1
  434fd8:	ldr	w4, [x23, #24]
  434fdc:	ldr	x1, [x23]
  434fe0:	b.ne	434f64 <ferror@plt+0x316c4>  // b.any
  434fe4:	ldr	x5, [x22, #216]
  434fe8:	mov	x0, x21
  434fec:	blr	x5
  434ff0:	cbnz	w0, 434f80 <ferror@plt+0x316e0>
  434ff4:	ldp	x25, x26, [sp, #64]
  434ff8:	b	4348c8 <ferror@plt+0x31028>
  434ffc:	ldr	x1, [x0, #8]
  435000:	mov	x0, x21
  435004:	ldp	x19, x20, [sp, #16]
  435008:	ldr	x2, [x22, #240]
  43500c:	ldp	x21, x22, [sp, #32]
  435010:	mov	x16, x2
  435014:	ldp	x29, x30, [sp], #80
  435018:	br	x16
  43501c:	mov	w2, #0x0                   	// #0
  435020:	ldr	x4, [x22, #248]
  435024:	b	434dc4 <ferror@plt+0x31524>
  435028:	mov	w24, #0x0                   	// #0
  43502c:	b	434b04 <ferror@plt+0x31264>
  435030:	mov	w24, #0x0                   	// #0
  435034:	b	43483c <ferror@plt+0x30f9c>
  435038:	ldr	x1, [x22, #16]
  43503c:	b	4349ec <ferror@plt+0x3114c>
  435040:	adrp	x3, 453000 <warn@@Base+0x119e8>
  435044:	add	x3, x3, #0xa28
  435048:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43504c:	adrp	x0, 453000 <warn@@Base+0x119e8>
  435050:	add	x3, x3, #0x18
  435054:	add	x1, x1, #0x540
  435058:	add	x0, x0, #0x5e8
  43505c:	mov	w2, #0x9ad                 	// #2477
  435060:	stp	x25, x26, [sp, #64]
  435064:	bl	4037c0 <__assert_fail@plt>
  435068:	adrp	x3, 453000 <warn@@Base+0x119e8>
  43506c:	add	x3, x3, #0xa28
  435070:	adrp	x1, 453000 <warn@@Base+0x119e8>
  435074:	adrp	x0, 453000 <warn@@Base+0x119e8>
  435078:	add	x3, x3, #0x30
  43507c:	add	x1, x1, #0x540
  435080:	add	x0, x0, #0x638
  435084:	mov	w2, #0xa7e                 	// #2686
  435088:	bl	4037c0 <__assert_fail@plt>
  43508c:	adrp	x3, 453000 <warn@@Base+0x119e8>
  435090:	add	x3, x3, #0xa28
  435094:	adrp	x1, 453000 <warn@@Base+0x119e8>
  435098:	adrp	x0, 453000 <warn@@Base+0x119e8>
  43509c:	add	x3, x3, #0x18
  4350a0:	add	x1, x1, #0x540
  4350a4:	add	x0, x0, #0x638
  4350a8:	mov	w2, #0x9d2                 	// #2514
  4350ac:	stp	x25, x26, [sp, #64]
  4350b0:	bl	4037c0 <__assert_fail@plt>
  4350b4:	nop
  4350b8:	stp	x29, x30, [sp, #-80]!
  4350bc:	mov	x29, sp
  4350c0:	ldr	w4, [x3, #20]
  4350c4:	stp	x19, x20, [sp, #16]
  4350c8:	mov	x19, x3
  4350cc:	cmp	w4, #0x3
  4350d0:	stp	x21, x22, [sp, #32]
  4350d4:	mov	x21, x1
  4350d8:	mov	x22, x2
  4350dc:	b.eq	4351dc <ferror@plt+0x3193c>  // b.none
  4350e0:	b.hi	435134 <ferror@plt+0x31894>  // b.pmore
  4350e4:	cmp	w4, #0x1
  4350e8:	b.eq	4352c4 <ferror@plt+0x31a24>  // b.none
  4350ec:	cmp	w4, #0x2
  4350f0:	b.ne	435180 <ferror@plt+0x318e0>  // b.any
  4350f4:	ldr	x3, [x3, #32]
  4350f8:	mov	x4, #0x0                   	// #0
  4350fc:	ldr	x3, [x3, #8]
  435100:	bl	4345c8 <ferror@plt+0x30d28>
  435104:	cbz	w0, 4352b0 <ferror@plt+0x31a10>
  435108:	ldr	x3, [x19, #32]
  43510c:	mov	x0, x22
  435110:	ldr	x1, [x19, #8]
  435114:	ldp	x19, x20, [sp, #16]
  435118:	ldr	x4, [x21, #296]
  43511c:	ldp	x21, x22, [sp, #32]
  435120:	mov	x16, x4
  435124:	ldp	x29, x30, [sp], #80
  435128:	ldr	w2, [x3]
  43512c:	ldr	x3, [x3, #16]
  435130:	br	x16
  435134:	cmp	w4, #0x5
  435138:	b.eq	4352f4 <ferror@plt+0x31a54>  // b.none
  43513c:	cmp	w4, #0x6
  435140:	b.ne	4351b0 <ferror@plt+0x31910>  // b.any
  435144:	ldr	x3, [x3, #32]
  435148:	mov	x4, #0x0                   	// #0
  43514c:	ldr	x3, [x3]
  435150:	bl	4345c8 <ferror@plt+0x30d28>
  435154:	cbz	w0, 4352b0 <ferror@plt+0x31a10>
  435158:	ldr	x2, [x19, #32]
  43515c:	mov	x0, x22
  435160:	ldr	x1, [x19, #8]
  435164:	ldp	x19, x20, [sp, #16]
  435168:	ldr	x3, [x21, #288]
  43516c:	ldp	x21, x22, [sp, #32]
  435170:	mov	x16, x3
  435174:	ldp	x29, x30, [sp], #80
  435178:	ldr	x2, [x2, #8]
  43517c:	br	x16
  435180:	cbnz	w4, 4353bc <ferror@plt+0x31b1c>
  435184:	mov	x4, x3
  435188:	ldr	x3, [x3, #32]
  43518c:	bl	4345c8 <ferror@plt+0x30d28>
  435190:	cbz	w0, 4352b0 <ferror@plt+0x31a10>
  435194:	ldr	x1, [x19, #8]
  435198:	mov	x0, x22
  43519c:	ldr	x2, [x21, #256]
  4351a0:	blr	x2
  4351a4:	cmp	w0, #0x0
  4351a8:	cset	w0, ne  // ne = any
  4351ac:	b	4352b4 <ferror@plt+0x31a14>
  4351b0:	cmp	w4, #0x4
  4351b4:	b.ne	4353bc <ferror@plt+0x31b1c>  // b.any
  4351b8:	mov	x0, x2
  4351bc:	ldr	x1, [x3, #8]
  4351c0:	ldp	x19, x20, [sp, #16]
  4351c4:	ldr	x2, [x3, #32]
  4351c8:	ldr	x3, [x21, #272]
  4351cc:	ldp	x21, x22, [sp, #32]
  4351d0:	mov	x16, x3
  4351d4:	ldp	x29, x30, [sp], #80
  4351d8:	br	x16
  4351dc:	stp	x23, x24, [sp, #48]
  4351e0:	mov	x20, x0
  4351e4:	ldr	w19, [x3, #24]
  4351e8:	ldr	x24, [x3, #32]
  4351ec:	stp	x25, x26, [sp, #64]
  4351f0:	ldr	x26, [x0, #64]
  4351f4:	ldr	x0, [x24, #16]
  4351f8:	ldr	x25, [x3, #8]
  4351fc:	ldr	x23, [x0, #24]
  435200:	cbz	x26, 435270 <ferror@plt+0x319d0>
  435204:	ldr	w3, [x20, #72]
  435208:	cmp	w3, #0x9
  43520c:	b.ls	43524c <ferror@plt+0x319ac>  // b.plast
  435210:	b	43525c <ferror@plt+0x319bc>
  435214:	ldr	x3, [x3, #96]
  435218:	cmp	x23, x3
  43521c:	b.ls	435270 <ferror@plt+0x319d0>  // b.plast
  435220:	ldr	x0, [x26, #8]
  435224:	ldr	x4, [x21, #344]
  435228:	ldr	x1, [x0, #8]
  43522c:	mov	x0, x22
  435230:	blr	x4
  435234:	cbz	w0, 4352a8 <ferror@plt+0x31a08>
  435238:	ldr	w3, [x20, #72]
  43523c:	add	w3, w3, #0x1
  435240:	str	w3, [x20, #72]
  435244:	cmp	w3, #0x9
  435248:	b.hi	43525c <ferror@plt+0x319bc>  // b.pmore
  43524c:	add	x3, x26, w3, uxtw #3
  435250:	ldr	x2, [x3, #16]
  435254:	cmn	x2, #0x1
  435258:	b.ne	435214 <ferror@plt+0x31974>  // b.any
  43525c:	ldr	x26, [x26]
  435260:	str	x26, [x20, #64]
  435264:	str	wzr, [x20, #72]
  435268:	mov	w3, #0x0                   	// #0
  43526c:	cbnz	x26, 43524c <ferror@plt+0x319ac>
  435270:	ldr	x3, [x24]
  435274:	mov	x2, x22
  435278:	mov	x1, x21
  43527c:	mov	x0, x20
  435280:	mov	x4, #0x0                   	// #0
  435284:	bl	4345c8 <ferror@plt+0x30d28>
  435288:	cbz	w0, 4352a8 <ferror@plt+0x31a08>
  43528c:	ldr	x3, [x21, #304]
  435290:	cmp	w19, #0x2
  435294:	mov	x1, x25
  435298:	cset	w2, eq  // eq = none
  43529c:	mov	x0, x22
  4352a0:	blr	x3
  4352a4:	cbnz	w0, 435318 <ferror@plt+0x31a78>
  4352a8:	ldp	x23, x24, [sp, #48]
  4352ac:	ldp	x25, x26, [sp, #64]
  4352b0:	mov	w0, #0x0                   	// #0
  4352b4:	ldp	x19, x20, [sp, #16]
  4352b8:	ldp	x21, x22, [sp, #32]
  4352bc:	ldp	x29, x30, [sp], #80
  4352c0:	ret
  4352c4:	mov	x4, x3
  4352c8:	ldr	x3, [x3, #32]
  4352cc:	bl	4345c8 <ferror@plt+0x30d28>
  4352d0:	cbz	w0, 4352b0 <ferror@plt+0x31a10>
  4352d4:	mov	x0, x22
  4352d8:	ldr	x1, [x19, #8]
  4352dc:	ldp	x19, x20, [sp, #16]
  4352e0:	ldr	x2, [x21, #264]
  4352e4:	ldp	x21, x22, [sp, #32]
  4352e8:	mov	x16, x2
  4352ec:	ldp	x29, x30, [sp], #80
  4352f0:	br	x16
  4352f4:	mov	x0, x2
  4352f8:	ldr	d0, [x3, #32]
  4352fc:	ldp	x19, x20, [sp, #16]
  435300:	ldr	x2, [x21, #280]
  435304:	ldp	x21, x22, [sp, #32]
  435308:	mov	x16, x2
  43530c:	ldp	x29, x30, [sp], #80
  435310:	ldr	x1, [x3, #8]
  435314:	br	x16
  435318:	ldr	x19, [x24, #8]
  43531c:	cbnz	x19, 435348 <ferror@plt+0x31aa8>
  435320:	b	435368 <ferror@plt+0x31ac8>
  435324:	ldr	w2, [x19, #24]
  435328:	mov	x0, x22
  43532c:	ldr	x1, [x19, #8]
  435330:	ldr	x3, [x19, #32]
  435334:	ldr	x4, [x21, #312]
  435338:	blr	x4
  43533c:	cbz	w0, 4352a8 <ferror@plt+0x31a08>
  435340:	ldr	x19, [x19]
  435344:	cbz	x19, 435368 <ferror@plt+0x31ac8>
  435348:	ldr	x3, [x19, #16]
  43534c:	mov	x2, x22
  435350:	mov	x1, x21
  435354:	mov	x0, x20
  435358:	mov	x4, #0x0                   	// #0
  43535c:	bl	4345c8 <ferror@plt+0x30d28>
  435360:	cbnz	w0, 435324 <ferror@plt+0x31a84>
  435364:	b	4352a8 <ferror@plt+0x31a08>
  435368:	ldr	x19, [x24, #16]
  43536c:	cbnz	x19, 43537c <ferror@plt+0x31adc>
  435370:	b	435398 <ferror@plt+0x31af8>
  435374:	ldr	x19, [x19]
  435378:	cbz	x19, 435398 <ferror@plt+0x31af8>
  43537c:	mov	x3, x19
  435380:	mov	x2, x22
  435384:	mov	x1, x21
  435388:	mov	x0, x20
  43538c:	bl	4353c8 <ferror@plt+0x31b28>
  435390:	cbnz	w0, 435374 <ferror@plt+0x31ad4>
  435394:	b	4352a8 <ferror@plt+0x31a08>
  435398:	mov	x0, x22
  43539c:	ldp	x19, x20, [sp, #16]
  4353a0:	ldp	x23, x24, [sp, #48]
  4353a4:	ldp	x25, x26, [sp, #64]
  4353a8:	ldr	x1, [x21, #336]
  4353ac:	ldp	x21, x22, [sp, #32]
  4353b0:	mov	x16, x1
  4353b4:	ldp	x29, x30, [sp], #80
  4353b8:	br	x16
  4353bc:	stp	x23, x24, [sp, #48]
  4353c0:	stp	x25, x26, [sp, #64]
  4353c4:	bl	403400 <abort@plt>
  4353c8:	stp	x29, x30, [sp, #-64]!
  4353cc:	mov	x29, sp
  4353d0:	stp	x23, x24, [sp, #48]
  4353d4:	ldr	x23, [x0, #64]
  4353d8:	stp	x19, x20, [sp, #16]
  4353dc:	mov	x19, x0
  4353e0:	stp	x21, x22, [sp, #32]
  4353e4:	mov	x20, x1
  4353e8:	mov	x22, x3
  4353ec:	mov	x21, x2
  4353f0:	ldr	x24, [x3, #24]
  4353f4:	cbz	x23, 435468 <ferror@plt+0x31bc8>
  4353f8:	ldr	w4, [x0, #72]
  4353fc:	cmp	w4, #0x9
  435400:	b.ls	435440 <ferror@plt+0x31ba0>  // b.plast
  435404:	b	435450 <ferror@plt+0x31bb0>
  435408:	ldr	x3, [x4, #96]
  43540c:	cmp	x24, x3
  435410:	b.ls	435468 <ferror@plt+0x31bc8>  // b.plast
  435414:	ldr	x0, [x23, #8]
  435418:	ldr	x4, [x20, #344]
  43541c:	ldr	x1, [x0, #8]
  435420:	mov	x0, x21
  435424:	blr	x4
  435428:	cbz	w0, 4354b8 <ferror@plt+0x31c18>
  43542c:	ldr	w4, [x19, #72]
  435430:	add	w4, w4, #0x1
  435434:	str	w4, [x19, #72]
  435438:	cmp	w4, #0x9
  43543c:	b.hi	435450 <ferror@plt+0x31bb0>  // b.pmore
  435440:	add	x4, x23, w4, uxtw #3
  435444:	ldr	x2, [x4, #16]
  435448:	cmn	x2, #0x1
  43544c:	b.ne	435408 <ferror@plt+0x31b68>  // b.any
  435450:	ldr	x23, [x23]
  435454:	str	x23, [x19, #64]
  435458:	str	wzr, [x19, #72]
  43545c:	mov	w4, #0x0                   	// #0
  435460:	cbnz	x23, 435440 <ferror@plt+0x31ba0>
  435464:	nop
  435468:	ldr	x0, [x22, #40]
  43546c:	cbz	x0, 4354d0 <ferror@plt+0x31c30>
  435470:	ldr	x1, [x22, #24]
  435474:	mov	x0, x21
  435478:	ldr	x2, [x20, #320]
  43547c:	blr	x2
  435480:	cbz	w0, 4354b8 <ferror@plt+0x31c18>
  435484:	ldr	x0, [x22, #40]
  435488:	cbz	x0, 4354d8 <ferror@plt+0x31c38>
  43548c:	ldr	x23, [x0]
  435490:	cbnz	x23, 4354a0 <ferror@plt+0x31c00>
  435494:	b	4354d8 <ferror@plt+0x31c38>
  435498:	ldr	x23, [x23]
  43549c:	cbz	x23, 4354d8 <ferror@plt+0x31c38>
  4354a0:	mov	x3, x23
  4354a4:	mov	x2, x21
  4354a8:	mov	x1, x20
  4354ac:	mov	x0, x19
  4354b0:	bl	4350b8 <ferror@plt+0x31818>
  4354b4:	cbnz	w0, 435498 <ferror@plt+0x31bf8>
  4354b8:	mov	w0, #0x0                   	// #0
  4354bc:	ldp	x19, x20, [sp, #16]
  4354c0:	ldp	x21, x22, [sp, #32]
  4354c4:	ldp	x23, x24, [sp, #48]
  4354c8:	ldp	x29, x30, [sp], #64
  4354cc:	ret
  4354d0:	ldr	x0, [x22, #8]
  4354d4:	cbz	x0, 435470 <ferror@plt+0x31bd0>
  4354d8:	ldr	x23, [x22, #16]
  4354dc:	cbz	x23, 435500 <ferror@plt+0x31c60>
  4354e0:	mov	x3, x23
  4354e4:	mov	x2, x21
  4354e8:	mov	x1, x20
  4354ec:	mov	x0, x19
  4354f0:	bl	4353c8 <ferror@plt+0x31b28>
  4354f4:	cbz	w0, 4354b8 <ferror@plt+0x31c18>
  4354f8:	ldr	x23, [x23]
  4354fc:	cbnz	x23, 4354e0 <ferror@plt+0x31c40>
  435500:	ldr	x24, [x19, #64]
  435504:	ldr	x23, [x22, #32]
  435508:	cbz	x24, 435578 <ferror@plt+0x31cd8>
  43550c:	ldr	w4, [x19, #72]
  435510:	cmp	w4, #0x9
  435514:	b.ls	435554 <ferror@plt+0x31cb4>  // b.plast
  435518:	b	435564 <ferror@plt+0x31cc4>
  43551c:	ldr	x3, [x4, #96]
  435520:	cmp	x23, x3
  435524:	b.ls	435578 <ferror@plt+0x31cd8>  // b.plast
  435528:	ldr	x0, [x24, #8]
  43552c:	ldr	x4, [x20, #344]
  435530:	ldr	x1, [x0, #8]
  435534:	mov	x0, x21
  435538:	blr	x4
  43553c:	cbz	w0, 4354b8 <ferror@plt+0x31c18>
  435540:	ldr	w4, [x19, #72]
  435544:	add	w4, w4, #0x1
  435548:	str	w4, [x19, #72]
  43554c:	cmp	w4, #0x9
  435550:	b.hi	435564 <ferror@plt+0x31cc4>  // b.pmore
  435554:	add	x4, x24, w4, uxtw #3
  435558:	ldr	x2, [x4, #16]
  43555c:	cmn	x2, #0x1
  435560:	b.ne	43551c <ferror@plt+0x31c7c>  // b.any
  435564:	ldr	x24, [x24]
  435568:	str	x24, [x19, #64]
  43556c:	str	wzr, [x19, #72]
  435570:	mov	w4, #0x0                   	// #0
  435574:	cbnz	x24, 435554 <ferror@plt+0x31cb4>
  435578:	ldr	x0, [x22, #40]
  43557c:	cbz	x0, 43559c <ferror@plt+0x31cfc>
  435580:	ldr	x1, [x22, #32]
  435584:	mov	x0, x21
  435588:	ldr	x2, [x20, #328]
  43558c:	blr	x2
  435590:	cmp	w0, #0x0
  435594:	cset	w0, ne  // ne = any
  435598:	b	4354bc <ferror@plt+0x31c1c>
  43559c:	ldr	x1, [x22, #8]
  4355a0:	mov	w0, #0x1                   	// #1
  4355a4:	cbnz	x1, 4354bc <ferror@plt+0x31c1c>
  4355a8:	b	435580 <ferror@plt+0x31ce0>
  4355ac:	nop
  4355b0:	stp	x29, x30, [sp, #-16]!
  4355b4:	mov	x0, #0x60                  	// #96
  4355b8:	mov	x29, sp
  4355bc:	bl	4032a0 <xmalloc@plt>
  4355c0:	stp	xzr, xzr, [x0]
  4355c4:	stp	xzr, xzr, [x0, #16]
  4355c8:	stp	xzr, xzr, [x0, #32]
  4355cc:	stp	xzr, xzr, [x0, #48]
  4355d0:	stp	xzr, xzr, [x0, #64]
  4355d4:	stp	xzr, xzr, [x0, #80]
  4355d8:	ldp	x29, x30, [sp], #16
  4355dc:	ret
  4355e0:	stp	x29, x30, [sp, #-48]!
  4355e4:	mov	x29, sp
  4355e8:	str	x21, [sp, #32]
  4355ec:	mov	x21, x1
  4355f0:	cmp	x21, #0x0
  4355f4:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4355f8:	add	x1, x1, #0xd68
  4355fc:	stp	x19, x20, [sp, #16]
  435600:	csel	x21, x1, x21, eq  // eq = none
  435604:	mov	x19, x0
  435608:	mov	x0, #0x18                  	// #24
  43560c:	bl	4032a0 <xmalloc@plt>
  435610:	mov	x20, x0
  435614:	mov	x0, #0x18                  	// #24
  435618:	stp	xzr, xzr, [x20]
  43561c:	stp	x21, xzr, [x20, #8]
  435620:	bl	4032a0 <xmalloc@plt>
  435624:	mov	x1, x0
  435628:	stp	xzr, xzr, [x0]
  43562c:	ldr	x0, [x19, #8]
  435630:	stp	x20, xzr, [x1, #8]
  435634:	str	x20, [x19, #16]
  435638:	cbz	x0, 435660 <ferror@plt+0x31dc0>
  43563c:	str	x1, [x0]
  435640:	mov	w0, #0x1                   	// #1
  435644:	stp	xzr, xzr, [x19, #24]
  435648:	ldr	x21, [sp, #32]
  43564c:	str	x1, [x19, #8]
  435650:	str	xzr, [x19, #40]
  435654:	ldp	x19, x20, [sp, #16]
  435658:	ldp	x29, x30, [sp], #48
  43565c:	ret
  435660:	ldr	x0, [x19]
  435664:	cbnz	x0, 43568c <ferror@plt+0x31dec>
  435668:	stp	xzr, xzr, [x19, #24]
  43566c:	mov	w0, #0x1                   	// #1
  435670:	str	x1, [x19]
  435674:	ldr	x21, [sp, #32]
  435678:	str	x1, [x19, #8]
  43567c:	str	xzr, [x19, #40]
  435680:	ldp	x19, x20, [sp, #16]
  435684:	ldp	x29, x30, [sp], #48
  435688:	ret
  43568c:	adrp	x3, 453000 <warn@@Base+0x119e8>
  435690:	add	x3, x3, #0xa28
  435694:	adrp	x1, 453000 <warn@@Base+0x119e8>
  435698:	adrp	x0, 453000 <warn@@Base+0x119e8>
  43569c:	add	x3, x3, #0x48
  4356a0:	add	x1, x1, #0x540
  4356a4:	add	x0, x0, #0x660
  4356a8:	mov	w2, #0x2bb                 	// #699
  4356ac:	bl	4037c0 <__assert_fail@plt>
  4356b0:	stp	x29, x30, [sp, #-48]!
  4356b4:	cmp	x1, #0x0
  4356b8:	mov	x29, sp
  4356bc:	str	x21, [sp, #32]
  4356c0:	mov	x21, x0
  4356c4:	adrp	x0, 44d000 <warn@@Base+0xb9e8>
  4356c8:	add	x0, x0, #0xd68
  4356cc:	stp	x19, x20, [sp, #16]
  4356d0:	csel	x20, x0, x1, eq  // eq = none
  4356d4:	ldr	x1, [x21, #8]
  4356d8:	cbz	x1, 435760 <ferror@plt+0x31ec0>
  4356dc:	ldr	x19, [x1, #8]
  4356e0:	cbnz	x19, 4356f0 <ferror@plt+0x31e50>
  4356e4:	b	435718 <ferror@plt+0x31e78>
  4356e8:	ldr	x19, [x19]
  4356ec:	cbz	x19, 435718 <ferror@plt+0x31e78>
  4356f0:	ldr	x0, [x19, #8]
  4356f4:	mov	x1, x20
  4356f8:	bl	4030d0 <filename_cmp@plt>
  4356fc:	cbnz	w0, 4356e8 <ferror@plt+0x31e48>
  435700:	mov	w0, #0x1                   	// #1
  435704:	str	x19, [x21, #16]
  435708:	ldp	x19, x20, [sp, #16]
  43570c:	ldr	x21, [sp, #32]
  435710:	ldp	x29, x30, [sp], #48
  435714:	ret
  435718:	mov	x0, #0x18                  	// #24
  43571c:	bl	4032a0 <xmalloc@plt>
  435720:	ldr	x2, [x21, #16]
  435724:	stp	xzr, xzr, [x0]
  435728:	mov	x3, x0
  43572c:	stp	x20, xzr, [x0, #8]
  435730:	ldr	x1, [x2]
  435734:	cbz	x1, 435744 <ferror@plt+0x31ea4>
  435738:	mov	x2, x1
  43573c:	ldr	x1, [x1]
  435740:	cbnz	x1, 435738 <ferror@plt+0x31e98>
  435744:	str	x3, [x2]
  435748:	mov	w0, #0x1                   	// #1
  43574c:	str	x3, [x21, #16]
  435750:	ldp	x19, x20, [sp, #16]
  435754:	ldr	x21, [sp, #32]
  435758:	ldp	x29, x30, [sp], #48
  43575c:	ret
  435760:	mov	w2, #0x5                   	// #5
  435764:	adrp	x1, 453000 <warn@@Base+0x119e8>
  435768:	mov	x0, #0x0                   	// #0
  43576c:	add	x1, x1, #0x678
  435770:	bl	403700 <dcgettext@plt>
  435774:	mov	x2, x0
  435778:	adrp	x3, 471000 <_sch_istable+0x1478>
  43577c:	adrp	x1, 449000 <warn@@Base+0x79e8>
  435780:	add	x1, x1, #0x3d8
  435784:	ldr	x0, [x3, #3776]
  435788:	bl	403880 <fprintf@plt>
  43578c:	mov	w0, #0x0                   	// #0
  435790:	b	435708 <ferror@plt+0x31e68>
  435794:	nop
  435798:	stp	x29, x30, [sp, #-64]!
  43579c:	cmp	x1, #0x0
  4357a0:	mov	x29, sp
  4357a4:	stp	x19, x20, [sp, #16]
  4357a8:	mov	x20, x1
  4357ac:	adrp	x1, 44d000 <warn@@Base+0xb9e8>
  4357b0:	add	x1, x1, #0xd68
  4357b4:	csel	x20, x1, x20, eq  // eq = none
  4357b8:	cbz	x2, 43587c <ferror@plt+0x31fdc>
  4357bc:	mov	x19, x0
  4357c0:	ldr	x0, [x0, #8]
  4357c4:	cbz	x0, 43588c <ferror@plt+0x31fec>
  4357c8:	mov	x0, #0x18                  	// #24
  4357cc:	stp	x21, x22, [sp, #32]
  4357d0:	mov	x22, x2
  4357d4:	stp	x23, x24, [sp, #48]
  4357d8:	mov	x23, x4
  4357dc:	mov	w24, w3
  4357e0:	bl	4032a0 <xmalloc@plt>
  4357e4:	mov	x21, x0
  4357e8:	mov	x0, #0x30                  	// #48
  4357ec:	str	x22, [x21]
  4357f0:	stp	xzr, xzr, [x21, #8]
  4357f4:	bl	4032a0 <xmalloc@plt>
  4357f8:	mov	x2, x0
  4357fc:	stp	xzr, xzr, [x0, #16]
  435800:	cmp	w24, #0x0
  435804:	mov	x1, #0xffffffffffffffff    	// #-1
  435808:	stp	xzr, xzr, [x2, #32]
  43580c:	cset	w22, ne  // ne = any
  435810:	mov	x0, #0x28                  	// #40
  435814:	stp	xzr, xzr, [x2]
  435818:	add	w22, w22, #0x1
  43581c:	str	x2, [x21, #16]
  435820:	stp	x23, x1, [x2, #24]
  435824:	stp	x21, x2, [x19, #24]
  435828:	ldr	x23, [x19, #16]
  43582c:	bl	4032a0 <xmalloc@plt>
  435830:	stp	xzr, xzr, [x0]
  435834:	mov	x19, x0
  435838:	mov	w1, #0x3                   	// #3
  43583c:	stp	xzr, xzr, [x0, #16]
  435840:	str	xzr, [x0, #32]
  435844:	str	x20, [x0, #8]
  435848:	ldr	x0, [x23, #16]
  43584c:	stp	w1, w22, [x19, #20]
  435850:	cbz	x0, 4358c4 <ferror@plt+0x32024>
  435854:	ldr	x1, [x0, #8]
  435858:	ldp	x23, x24, [sp, #48]
  43585c:	str	x19, [x1]
  435860:	str	x19, [x0, #8]
  435864:	mov	w0, #0x1                   	// #1
  435868:	str	x21, [x19, #32]
  43586c:	ldp	x19, x20, [sp, #16]
  435870:	ldp	x21, x22, [sp, #32]
  435874:	ldp	x29, x30, [sp], #64
  435878:	ret
  43587c:	mov	w0, #0x0                   	// #0
  435880:	ldp	x19, x20, [sp, #16]
  435884:	ldp	x29, x30, [sp], #64
  435888:	ret
  43588c:	mov	w2, #0x5                   	// #5
  435890:	adrp	x1, 453000 <warn@@Base+0x119e8>
  435894:	add	x1, x1, #0x6a8
  435898:	bl	403700 <dcgettext@plt>
  43589c:	adrp	x3, 471000 <_sch_istable+0x1478>
  4358a0:	mov	x2, x0
  4358a4:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4358a8:	add	x1, x1, #0x3d8
  4358ac:	ldr	x0, [x3, #3776]
  4358b0:	bl	403880 <fprintf@plt>
  4358b4:	mov	w0, #0x0                   	// #0
  4358b8:	ldp	x19, x20, [sp, #16]
  4358bc:	ldp	x29, x30, [sp], #64
  4358c0:	ret
  4358c4:	mov	x0, #0x10                  	// #16
  4358c8:	bl	4032a0 <xmalloc@plt>
  4358cc:	stp	xzr, xzr, [x0]
  4358d0:	mov	x1, x0
  4358d4:	str	x0, [x0, #8]
  4358d8:	str	x0, [x23, #16]
  4358dc:	b	435858 <ferror@plt+0x31fb8>
  4358e0:	cmp	x1, #0x0
  4358e4:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4358e8:	b.eq	4359b4 <ferror@plt+0x32114>  // b.none
  4358ec:	stp	x29, x30, [sp, #-64]!
  4358f0:	mov	x29, sp
  4358f4:	stp	x19, x20, [sp, #16]
  4358f8:	mov	x19, x0
  4358fc:	ldr	x0, [x0, #8]
  435900:	cbz	x0, 435978 <ferror@plt+0x320d8>
  435904:	ldr	x0, [x19, #24]
  435908:	cbz	x0, 435978 <ferror@plt+0x320d8>
  43590c:	mov	x20, x2
  435910:	mov	x0, #0x28                  	// #40
  435914:	stp	x21, x22, [sp, #32]
  435918:	mov	x21, x1
  43591c:	mov	x22, x4
  435920:	str	x23, [sp, #48]
  435924:	mov	w23, w3
  435928:	bl	4032a0 <xmalloc@plt>
  43592c:	stp	xzr, xzr, [x0]
  435930:	mov	x2, x0
  435934:	ldr	x6, [x19, #24]
  435938:	stp	xzr, xzr, [x0, #16]
  43593c:	ldr	x5, [x6, #8]
  435940:	stp	x21, x20, [x0, #8]
  435944:	str	w23, [x0, #24]
  435948:	str	x22, [x0, #32]
  43594c:	cbz	x5, 4359bc <ferror@plt+0x3211c>
  435950:	mov	x1, x5
  435954:	ldr	x5, [x5]
  435958:	cbnz	x5, 435950 <ferror@plt+0x320b0>
  43595c:	ldp	x21, x22, [sp, #32]
  435960:	mov	w0, #0x1                   	// #1
  435964:	ldr	x23, [sp, #48]
  435968:	str	x2, [x1]
  43596c:	ldp	x19, x20, [sp, #16]
  435970:	ldp	x29, x30, [sp], #64
  435974:	ret
  435978:	mov	w2, #0x5                   	// #5
  43597c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  435980:	mov	x0, #0x0                   	// #0
  435984:	add	x1, x1, #0x6e0
  435988:	bl	403700 <dcgettext@plt>
  43598c:	mov	x2, x0
  435990:	adrp	x3, 471000 <_sch_istable+0x1478>
  435994:	adrp	x1, 449000 <warn@@Base+0x79e8>
  435998:	add	x1, x1, #0x3d8
  43599c:	ldr	x0, [x3, #3776]
  4359a0:	bl	403880 <fprintf@plt>
  4359a4:	mov	w0, #0x0                   	// #0
  4359a8:	ldp	x19, x20, [sp, #16]
  4359ac:	ldp	x29, x30, [sp], #64
  4359b0:	ret
  4359b4:	mov	w0, #0x0                   	// #0
  4359b8:	ret
  4359bc:	add	x1, x6, #0x8
  4359c0:	b	43595c <ferror@plt+0x320bc>
  4359c4:	nop
  4359c8:	stp	x29, x30, [sp, #-16]!
  4359cc:	mov	x2, x0
  4359d0:	mov	x29, sp
  4359d4:	ldr	x0, [x0, #8]
  4359d8:	cbz	x0, 435a40 <ferror@plt+0x321a0>
  4359dc:	ldr	x0, [x2, #32]
  4359e0:	cbz	x0, 435a40 <ferror@plt+0x321a0>
  4359e4:	ldr	x3, [x2, #24]
  4359e8:	cbz	x3, 435a40 <ferror@plt+0x321a0>
  4359ec:	ldr	x3, [x0, #8]
  4359f0:	cbnz	x3, 435a08 <ferror@plt+0x32168>
  4359f4:	str	x1, [x0, #32]
  4359f8:	mov	w0, #0x1                   	// #1
  4359fc:	stp	xzr, xzr, [x2, #24]
  435a00:	ldp	x29, x30, [sp], #16
  435a04:	ret
  435a08:	adrp	x1, 453000 <warn@@Base+0x119e8>
  435a0c:	add	x1, x1, #0x738
  435a10:	mov	w2, #0x5                   	// #5
  435a14:	mov	x0, #0x0                   	// #0
  435a18:	bl	403700 <dcgettext@plt>
  435a1c:	adrp	x3, 471000 <_sch_istable+0x1478>
  435a20:	mov	x2, x0
  435a24:	adrp	x1, 449000 <warn@@Base+0x79e8>
  435a28:	add	x1, x1, #0x3d8
  435a2c:	ldr	x0, [x3, #3776]
  435a30:	bl	403880 <fprintf@plt>
  435a34:	mov	w0, #0x0                   	// #0
  435a38:	ldp	x29, x30, [sp], #16
  435a3c:	ret
  435a40:	adrp	x1, 453000 <warn@@Base+0x119e8>
  435a44:	mov	w2, #0x5                   	// #5
  435a48:	add	x1, x1, #0x710
  435a4c:	b	435a14 <ferror@plt+0x32174>
  435a50:	stp	x29, x30, [sp, #-32]!
  435a54:	mov	x29, sp
  435a58:	stp	x19, x20, [sp, #16]
  435a5c:	mov	x19, x0
  435a60:	ldr	x0, [x0, #8]
  435a64:	cbz	x0, 435acc <ferror@plt+0x3222c>
  435a68:	ldr	x0, [x19, #32]
  435a6c:	cbz	x0, 435acc <ferror@plt+0x3222c>
  435a70:	mov	x20, x1
  435a74:	mov	x0, #0x30                  	// #48
  435a78:	bl	4032a0 <xmalloc@plt>
  435a7c:	stp	xzr, xzr, [x0]
  435a80:	mov	x1, #0xffffffffffffffff    	// #-1
  435a84:	ldr	x3, [x19, #32]
  435a88:	str	x3, [x0, #8]
  435a8c:	stp	xzr, xzr, [x0, #16]
  435a90:	mov	x4, x0
  435a94:	stp	xzr, xzr, [x0, #32]
  435a98:	ldr	x2, [x3, #16]
  435a9c:	stp	x20, x1, [x0, #24]
  435aa0:	cbz	x2, 435b08 <ferror@plt+0x32268>
  435aa4:	nop
  435aa8:	mov	x1, x2
  435aac:	ldr	x2, [x2]
  435ab0:	cbnz	x2, 435aa8 <ferror@plt+0x32208>
  435ab4:	str	x4, [x1]
  435ab8:	mov	w0, #0x1                   	// #1
  435abc:	str	x4, [x19, #32]
  435ac0:	ldp	x19, x20, [sp, #16]
  435ac4:	ldp	x29, x30, [sp], #32
  435ac8:	ret
  435acc:	mov	w2, #0x5                   	// #5
  435ad0:	adrp	x1, 453000 <warn@@Base+0x119e8>
  435ad4:	mov	x0, #0x0                   	// #0
  435ad8:	add	x1, x1, #0x768
  435adc:	bl	403700 <dcgettext@plt>
  435ae0:	mov	x2, x0
  435ae4:	adrp	x3, 471000 <_sch_istable+0x1478>
  435ae8:	adrp	x1, 449000 <warn@@Base+0x79e8>
  435aec:	add	x1, x1, #0x3d8
  435af0:	ldr	x0, [x3, #3776]
  435af4:	bl	403880 <fprintf@plt>
  435af8:	mov	w0, #0x0                   	// #0
  435afc:	ldp	x19, x20, [sp, #16]
  435b00:	ldp	x29, x30, [sp], #32
  435b04:	ret
  435b08:	add	x1, x3, #0x10
  435b0c:	b	435ab4 <ferror@plt+0x32214>
  435b10:	stp	x29, x30, [sp, #-16]!
  435b14:	mov	x2, x0
  435b18:	mov	x29, sp
  435b1c:	ldr	x0, [x0, #8]
  435b20:	cbz	x0, 435b48 <ferror@plt+0x322a8>
  435b24:	ldr	x0, [x2, #32]
  435b28:	cbz	x0, 435b48 <ferror@plt+0x322a8>
  435b2c:	ldr	x3, [x0, #8]
  435b30:	cbz	x3, 435b80 <ferror@plt+0x322e0>
  435b34:	str	x1, [x0, #32]
  435b38:	mov	w0, #0x1                   	// #1
  435b3c:	str	x3, [x2, #32]
  435b40:	ldp	x29, x30, [sp], #16
  435b44:	ret
  435b48:	adrp	x1, 453000 <warn@@Base+0x119e8>
  435b4c:	add	x1, x1, #0x790
  435b50:	mov	w2, #0x5                   	// #5
  435b54:	mov	x0, #0x0                   	// #0
  435b58:	bl	403700 <dcgettext@plt>
  435b5c:	adrp	x3, 471000 <_sch_istable+0x1478>
  435b60:	mov	x2, x0
  435b64:	adrp	x1, 449000 <warn@@Base+0x79e8>
  435b68:	add	x1, x1, #0x3d8
  435b6c:	ldr	x0, [x3, #3776]
  435b70:	bl	403880 <fprintf@plt>
  435b74:	mov	w0, #0x0                   	// #0
  435b78:	ldp	x29, x30, [sp], #16
  435b7c:	ret
  435b80:	adrp	x1, 453000 <warn@@Base+0x119e8>
  435b84:	mov	w2, #0x5                   	// #5
  435b88:	add	x1, x1, #0x7b8
  435b8c:	b	435b54 <ferror@plt+0x322b4>
  435b90:	stp	x29, x30, [sp, #-48]!
  435b94:	mov	x29, sp
  435b98:	stp	x19, x20, [sp, #16]
  435b9c:	mov	x19, x0
  435ba0:	ldr	x0, [x0, #8]
  435ba4:	cbz	x0, 435cc8 <ferror@plt+0x32428>
  435ba8:	ldr	x3, [x19, #40]
  435bac:	str	x21, [sp, #32]
  435bb0:	mov	x20, x2
  435bb4:	mov	x21, x1
  435bb8:	cbz	x3, 435bcc <ferror@plt+0x3232c>
  435bbc:	ldr	x1, [x3, #8]
  435bc0:	ldr	x0, [x19, #16]
  435bc4:	cmp	x1, x0
  435bc8:	b.eq	435c48 <ferror@plt+0x323a8>  // b.none
  435bcc:	mov	x0, #0xb0                  	// #176
  435bd0:	bl	4032a0 <xmalloc@plt>
  435bd4:	ldr	x6, [x19, #40]
  435bd8:	stp	xzr, xzr, [x0]
  435bdc:	mov	x4, #0xffffffffffffffff    	// #-1
  435be0:	stp	xzr, xzr, [x0, #96]
  435be4:	mov	x5, #0xffffffffffffffff    	// #-1
  435be8:	mov	x1, #0xffffffffffffffff    	// #-1
  435bec:	ldr	x2, [x19, #16]
  435bf0:	stp	x2, x21, [x0, #8]
  435bf4:	mov	x3, x0
  435bf8:	stp	x4, x5, [x0, #24]
  435bfc:	stp	x4, x5, [x0, #40]
  435c00:	stp	x4, x5, [x0, #56]
  435c04:	stp	x4, x5, [x0, #72]
  435c08:	stp	x1, x20, [x0, #88]
  435c0c:	stp	xzr, xzr, [x0, #112]
  435c10:	stp	xzr, xzr, [x0, #128]
  435c14:	stp	xzr, xzr, [x0, #144]
  435c18:	stp	xzr, xzr, [x0, #160]
  435c1c:	cbz	x6, 435c3c <ferror@plt+0x3239c>
  435c20:	str	x0, [x6]
  435c24:	mov	w0, #0x1                   	// #1
  435c28:	ldr	x21, [sp, #32]
  435c2c:	str	x3, [x19, #40]
  435c30:	ldp	x19, x20, [sp, #16]
  435c34:	ldp	x29, x30, [sp], #48
  435c38:	ret
  435c3c:	ldr	x0, [x19, #8]
  435c40:	str	x3, [x0, #16]
  435c44:	b	435c24 <ferror@plt+0x32384>
  435c48:	ldr	x0, [x3, #16]
  435c4c:	cmn	x0, #0x1
  435c50:	b.eq	435d1c <ferror@plt+0x3247c>  // b.none
  435c54:	ldr	x0, [x3, #24]
  435c58:	cmn	x0, #0x1
  435c5c:	b.eq	435cf8 <ferror@plt+0x32458>  // b.none
  435c60:	ldr	x0, [x3, #32]
  435c64:	cmn	x0, #0x1
  435c68:	b.eq	435d24 <ferror@plt+0x32484>  // b.none
  435c6c:	ldr	x0, [x3, #40]
  435c70:	cmn	x0, #0x1
  435c74:	b.eq	435d2c <ferror@plt+0x3248c>  // b.none
  435c78:	ldr	x0, [x3, #48]
  435c7c:	cmn	x0, #0x1
  435c80:	b.eq	435d34 <ferror@plt+0x32494>  // b.none
  435c84:	ldr	x0, [x3, #56]
  435c88:	cmn	x0, #0x1
  435c8c:	b.eq	435d44 <ferror@plt+0x324a4>  // b.none
  435c90:	ldr	x0, [x3, #64]
  435c94:	cmn	x0, #0x1
  435c98:	b.eq	435d3c <ferror@plt+0x3249c>  // b.none
  435c9c:	ldr	x0, [x3, #72]
  435ca0:	cmn	x0, #0x1
  435ca4:	b.eq	435d4c <ferror@plt+0x324ac>  // b.none
  435ca8:	ldr	x0, [x3, #80]
  435cac:	cmn	x0, #0x1
  435cb0:	b.eq	435d54 <ferror@plt+0x324b4>  // b.none
  435cb4:	ldr	x0, [x3, #88]
  435cb8:	cmn	x0, #0x1
  435cbc:	b.ne	435bcc <ferror@plt+0x3232c>  // b.any
  435cc0:	mov	w0, #0x9                   	// #9
  435cc4:	b	435d00 <ferror@plt+0x32460>
  435cc8:	mov	w2, #0x5                   	// #5
  435ccc:	adrp	x1, 453000 <warn@@Base+0x119e8>
  435cd0:	add	x1, x1, #0x7f0
  435cd4:	bl	403700 <dcgettext@plt>
  435cd8:	adrp	x3, 471000 <_sch_istable+0x1478>
  435cdc:	mov	x2, x0
  435ce0:	adrp	x1, 449000 <warn@@Base+0x79e8>
  435ce4:	add	x1, x1, #0x3d8
  435ce8:	ldr	x0, [x3, #3776]
  435cec:	bl	403880 <fprintf@plt>
  435cf0:	mov	w0, #0x0                   	// #0
  435cf4:	b	435c30 <ferror@plt+0x32390>
  435cf8:	mov	w0, #0x1                   	// #1
  435cfc:	nop
  435d00:	ubfiz	x1, x0, #3, #4
  435d04:	mov	w0, #0x1                   	// #1
  435d08:	add	x3, x3, x1
  435d0c:	str	x21, [x3, #16]
  435d10:	str	x20, [x3, #96]
  435d14:	ldr	x21, [sp, #32]
  435d18:	b	435c30 <ferror@plt+0x32390>
  435d1c:	mov	w0, #0x0                   	// #0
  435d20:	b	435d00 <ferror@plt+0x32460>
  435d24:	mov	w0, #0x2                   	// #2
  435d28:	b	435d00 <ferror@plt+0x32460>
  435d2c:	mov	w0, #0x3                   	// #3
  435d30:	b	435d00 <ferror@plt+0x32460>
  435d34:	mov	w0, #0x4                   	// #4
  435d38:	b	435d00 <ferror@plt+0x32460>
  435d3c:	mov	w0, #0x6                   	// #6
  435d40:	b	435d00 <ferror@plt+0x32460>
  435d44:	mov	w0, #0x5                   	// #5
  435d48:	b	435d00 <ferror@plt+0x32460>
  435d4c:	mov	w0, #0x7                   	// #7
  435d50:	b	435d00 <ferror@plt+0x32460>
  435d54:	mov	w0, #0x8                   	// #8
  435d58:	b	435d00 <ferror@plt+0x32460>
  435d5c:	nop
  435d60:	stp	x29, x30, [sp, #-16]!
  435d64:	mov	w2, #0x5                   	// #5
  435d68:	adrp	x1, 453000 <warn@@Base+0x119e8>
  435d6c:	mov	x29, sp
  435d70:	add	x1, x1, #0x818
  435d74:	mov	x0, #0x0                   	// #0
  435d78:	bl	403700 <dcgettext@plt>
  435d7c:	mov	x2, x0
  435d80:	adrp	x3, 471000 <_sch_istable+0x1478>
  435d84:	adrp	x1, 449000 <warn@@Base+0x79e8>
  435d88:	add	x1, x1, #0x3d8
  435d8c:	ldr	x0, [x3, #3776]
  435d90:	bl	403880 <fprintf@plt>
  435d94:	mov	w0, #0x0                   	// #0
  435d98:	ldp	x29, x30, [sp], #16
  435d9c:	ret
  435da0:	stp	x29, x30, [sp, #-16]!
  435da4:	mov	w2, #0x5                   	// #5
  435da8:	adrp	x1, 453000 <warn@@Base+0x119e8>
  435dac:	mov	x29, sp
  435db0:	add	x1, x1, #0x848
  435db4:	mov	x0, #0x0                   	// #0
  435db8:	bl	403700 <dcgettext@plt>
  435dbc:	mov	x2, x0
  435dc0:	adrp	x3, 471000 <_sch_istable+0x1478>
  435dc4:	adrp	x1, 449000 <warn@@Base+0x79e8>
  435dc8:	add	x1, x1, #0x3d8
  435dcc:	ldr	x0, [x3, #3776]
  435dd0:	bl	403880 <fprintf@plt>
  435dd4:	mov	w0, #0x0                   	// #0
  435dd8:	ldp	x29, x30, [sp], #16
  435ddc:	ret
  435de0:	cbz	x1, 435e74 <ferror@plt+0x325d4>
  435de4:	stp	x29, x30, [sp, #-48]!
  435de8:	mov	x29, sp
  435dec:	stp	x19, x20, [sp, #16]
  435df0:	mov	x20, x1
  435df4:	ldr	x1, [x0, #8]
  435df8:	cbz	x1, 435e98 <ferror@plt+0x325f8>
  435dfc:	ldr	x1, [x0, #16]
  435e00:	cbz	x1, 435e98 <ferror@plt+0x325f8>
  435e04:	stp	x21, x22, [sp, #32]
  435e08:	add	x1, x1, #0x10
  435e0c:	mov	x22, x2
  435e10:	ldr	x21, [x0, #32]
  435e14:	mov	x0, #0x28                  	// #40
  435e18:	cmp	x21, #0x0
  435e1c:	add	x21, x21, x0
  435e20:	csel	x21, x1, x21, eq  // eq = none
  435e24:	bl	4032a0 <xmalloc@plt>
  435e28:	mov	x19, x0
  435e2c:	adrp	x0, 453000 <warn@@Base+0x119e8>
  435e30:	stp	xzr, xzr, [x19]
  435e34:	ldr	d0, [x0, #2696]
  435e38:	stp	xzr, xzr, [x19, #16]
  435e3c:	str	xzr, [x19, #32]
  435e40:	str	x20, [x19, #8]
  435e44:	ldr	x0, [x21]
  435e48:	stur	d0, [x19, #20]
  435e4c:	cbz	x0, 435e7c <ferror@plt+0x325dc>
  435e50:	ldr	x1, [x0, #8]
  435e54:	str	x19, [x1]
  435e58:	str	x19, [x0, #8]
  435e5c:	mov	w0, #0x1                   	// #1
  435e60:	str	x22, [x19, #32]
  435e64:	ldp	x21, x22, [sp, #32]
  435e68:	ldp	x19, x20, [sp, #16]
  435e6c:	ldp	x29, x30, [sp], #48
  435e70:	ret
  435e74:	mov	w0, #0x0                   	// #0
  435e78:	ret
  435e7c:	mov	x0, #0x10                  	// #16
  435e80:	bl	4032a0 <xmalloc@plt>
  435e84:	stp	xzr, xzr, [x0]
  435e88:	mov	x1, x0
  435e8c:	str	x0, [x0, #8]
  435e90:	str	x0, [x21]
  435e94:	b	435e54 <ferror@plt+0x325b4>
  435e98:	mov	w2, #0x5                   	// #5
  435e9c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  435ea0:	mov	x0, #0x0                   	// #0
  435ea4:	add	x1, x1, #0x870
  435ea8:	bl	403700 <dcgettext@plt>
  435eac:	mov	x2, x0
  435eb0:	adrp	x3, 471000 <_sch_istable+0x1478>
  435eb4:	adrp	x1, 449000 <warn@@Base+0x79e8>
  435eb8:	add	x1, x1, #0x3d8
  435ebc:	ldr	x0, [x3, #3776]
  435ec0:	bl	403880 <fprintf@plt>
  435ec4:	mov	w0, #0x0                   	// #0
  435ec8:	b	435e68 <ferror@plt+0x325c8>
  435ecc:	nop
  435ed0:	cbz	x1, 435f6c <ferror@plt+0x326cc>
  435ed4:	stp	x29, x30, [sp, #-48]!
  435ed8:	mov	x29, sp
  435edc:	stp	x19, x20, [sp, #16]
  435ee0:	mov	x20, x1
  435ee4:	ldr	x1, [x0, #8]
  435ee8:	cbz	x1, 435f90 <ferror@plt+0x326f0>
  435eec:	ldr	x1, [x0, #16]
  435ef0:	cbz	x1, 435f90 <ferror@plt+0x326f0>
  435ef4:	str	x21, [sp, #32]
  435ef8:	add	x1, x1, #0x10
  435efc:	ldr	x21, [x0, #32]
  435f00:	str	d8, [sp, #40]
  435f04:	fmov	d8, d0
  435f08:	mov	x0, #0x28                  	// #40
  435f0c:	cmp	x21, #0x0
  435f10:	add	x21, x21, x0
  435f14:	csel	x21, x1, x21, eq  // eq = none
  435f18:	bl	4032a0 <xmalloc@plt>
  435f1c:	mov	x19, x0
  435f20:	adrp	x0, 453000 <warn@@Base+0x119e8>
  435f24:	stp	xzr, xzr, [x19]
  435f28:	ldr	d0, [x0, #2704]
  435f2c:	stp	xzr, xzr, [x19, #16]
  435f30:	str	xzr, [x19, #32]
  435f34:	str	x20, [x19, #8]
  435f38:	ldr	x1, [x21]
  435f3c:	stur	d0, [x19, #20]
  435f40:	cbz	x1, 435f74 <ferror@plt+0x326d4>
  435f44:	ldr	x0, [x1, #8]
  435f48:	ldr	x21, [sp, #32]
  435f4c:	str	x19, [x0]
  435f50:	str	x19, [x1, #8]
  435f54:	mov	w0, #0x1                   	// #1
  435f58:	str	d8, [x19, #32]
  435f5c:	ldr	d8, [sp, #40]
  435f60:	ldp	x19, x20, [sp, #16]
  435f64:	ldp	x29, x30, [sp], #48
  435f68:	ret
  435f6c:	mov	w0, #0x0                   	// #0
  435f70:	ret
  435f74:	mov	x0, #0x10                  	// #16
  435f78:	bl	4032a0 <xmalloc@plt>
  435f7c:	stp	xzr, xzr, [x0]
  435f80:	mov	x1, x0
  435f84:	str	x0, [x0, #8]
  435f88:	str	x0, [x21]
  435f8c:	b	435f48 <ferror@plt+0x326a8>
  435f90:	mov	w2, #0x5                   	// #5
  435f94:	adrp	x1, 453000 <warn@@Base+0x119e8>
  435f98:	mov	x0, #0x0                   	// #0
  435f9c:	add	x1, x1, #0x870
  435fa0:	bl	403700 <dcgettext@plt>
  435fa4:	mov	x2, x0
  435fa8:	adrp	x3, 471000 <_sch_istable+0x1478>
  435fac:	adrp	x1, 449000 <warn@@Base+0x79e8>
  435fb0:	add	x1, x1, #0x3d8
  435fb4:	ldr	x0, [x3, #3776]
  435fb8:	bl	403880 <fprintf@plt>
  435fbc:	mov	w0, #0x0                   	// #0
  435fc0:	b	435f60 <ferror@plt+0x326c0>
  435fc4:	nop
  435fc8:	cmp	x1, #0x0
  435fcc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  435fd0:	b.ne	435fdc <ferror@plt+0x3273c>  // b.any
  435fd4:	mov	w0, #0x0                   	// #0
  435fd8:	ret
  435fdc:	stp	x29, x30, [sp, #-64]!
  435fe0:	mov	x29, sp
  435fe4:	stp	x19, x20, [sp, #16]
  435fe8:	mov	x20, x1
  435fec:	ldr	x1, [x0, #8]
  435ff0:	cbz	x1, 4360a4 <ferror@plt+0x32804>
  435ff4:	ldr	x1, [x0, #16]
  435ff8:	cbz	x1, 4360a4 <ferror@plt+0x32804>
  435ffc:	str	x23, [sp, #48]
  436000:	add	x1, x1, #0x10
  436004:	ldr	x23, [x0, #32]
  436008:	mov	x0, #0x28                  	// #40
  43600c:	stp	x21, x22, [sp, #32]
  436010:	mov	x21, x2
  436014:	cmp	x23, #0x0
  436018:	add	x23, x23, x0
  43601c:	mov	x22, x3
  436020:	csel	x23, x1, x23, eq  // eq = none
  436024:	bl	4032a0 <xmalloc@plt>
  436028:	mov	x19, x0
  43602c:	adrp	x0, 453000 <warn@@Base+0x119e8>
  436030:	stp	xzr, xzr, [x19]
  436034:	ldr	d0, [x0, #2712]
  436038:	stp	xzr, xzr, [x19, #16]
  43603c:	str	xzr, [x19, #32]
  436040:	str	x20, [x19, #8]
  436044:	ldr	x0, [x23]
  436048:	stur	d0, [x19, #20]
  43604c:	cbz	x0, 436088 <ferror@plt+0x327e8>
  436050:	ldr	x1, [x0, #8]
  436054:	str	x19, [x1]
  436058:	str	x19, [x0, #8]
  43605c:	mov	x0, #0x10                  	// #16
  436060:	bl	4032a0 <xmalloc@plt>
  436064:	mov	x1, x0
  436068:	ldr	x23, [sp, #48]
  43606c:	mov	w0, #0x1                   	// #1
  436070:	stp	x21, x22, [x1]
  436074:	ldp	x21, x22, [sp, #32]
  436078:	str	x1, [x19, #32]
  43607c:	ldp	x19, x20, [sp, #16]
  436080:	ldp	x29, x30, [sp], #64
  436084:	ret
  436088:	mov	x0, #0x10                  	// #16
  43608c:	bl	4032a0 <xmalloc@plt>
  436090:	stp	xzr, xzr, [x0]
  436094:	mov	x1, x0
  436098:	str	x0, [x0, #8]
  43609c:	str	x0, [x23]
  4360a0:	b	436054 <ferror@plt+0x327b4>
  4360a4:	mov	w2, #0x5                   	// #5
  4360a8:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4360ac:	mov	x0, #0x0                   	// #0
  4360b0:	add	x1, x1, #0x870
  4360b4:	bl	403700 <dcgettext@plt>
  4360b8:	mov	x2, x0
  4360bc:	adrp	x3, 471000 <_sch_istable+0x1478>
  4360c0:	adrp	x1, 449000 <warn@@Base+0x79e8>
  4360c4:	add	x1, x1, #0x3d8
  4360c8:	ldr	x0, [x3, #3776]
  4360cc:	bl	403880 <fprintf@plt>
  4360d0:	mov	w0, #0x0                   	// #0
  4360d4:	b	43607c <ferror@plt+0x327dc>
  4360d8:	stp	x29, x30, [sp, #-16]!
  4360dc:	mov	w2, #0x5                   	// #5
  4360e0:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4360e4:	mov	x29, sp
  4360e8:	add	x1, x1, #0x8a0
  4360ec:	mov	x0, #0x0                   	// #0
  4360f0:	bl	403700 <dcgettext@plt>
  4360f4:	mov	x2, x0
  4360f8:	adrp	x3, 471000 <_sch_istable+0x1478>
  4360fc:	adrp	x1, 449000 <warn@@Base+0x79e8>
  436100:	add	x1, x1, #0x3d8
  436104:	ldr	x0, [x3, #3776]
  436108:	bl	403880 <fprintf@plt>
  43610c:	mov	w0, #0x0                   	// #0
  436110:	ldp	x29, x30, [sp], #16
  436114:	ret
  436118:	cmp	x1, #0x0
  43611c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  436120:	b.eq	4361f4 <ferror@plt+0x32954>  // b.none
  436124:	stp	x29, x30, [sp, #-80]!
  436128:	mov	x29, sp
  43612c:	stp	x19, x20, [sp, #16]
  436130:	mov	x20, x1
  436134:	ldr	x1, [x0, #8]
  436138:	cbz	x1, 4361fc <ferror@plt+0x3295c>
  43613c:	ldr	x1, [x0, #16]
  436140:	cbz	x1, 4361fc <ferror@plt+0x3295c>
  436144:	stp	x21, x22, [sp, #32]
  436148:	mov	x21, x2
  43614c:	sub	w2, w3, #0x1
  436150:	stp	x23, x24, [sp, #48]
  436154:	mov	w22, w3
  436158:	mov	x23, x4
  43615c:	str	x25, [sp, #64]
  436160:	cmp	w2, #0x1
  436164:	b.ls	436238 <ferror@plt+0x32998>  // b.plast
  436168:	ldr	x24, [x0, #32]
  43616c:	add	x1, x1, #0x10
  436170:	mov	w25, #0x0                   	// #0
  436174:	cmp	x24, #0x0
  436178:	add	x24, x24, #0x28
  43617c:	csel	x24, x24, x1, ne  // ne = any
  436180:	mov	x0, #0x28                  	// #40
  436184:	bl	4032a0 <xmalloc@plt>
  436188:	stp	xzr, xzr, [x0]
  43618c:	mov	x19, x0
  436190:	mov	w1, #0x2                   	// #2
  436194:	stp	xzr, xzr, [x0, #16]
  436198:	str	xzr, [x0, #32]
  43619c:	str	x20, [x0, #8]
  4361a0:	ldr	x0, [x24]
  4361a4:	stp	w1, w25, [x19, #20]
  4361a8:	cbz	x0, 43624c <ferror@plt+0x329ac>
  4361ac:	ldr	x1, [x0, #8]
  4361b0:	str	x19, [x1]
  4361b4:	str	x19, [x0, #8]
  4361b8:	mov	x0, #0x18                  	// #24
  4361bc:	bl	4032a0 <xmalloc@plt>
  4361c0:	mov	x1, x0
  4361c4:	add	x2, x1, #0x4
  4361c8:	mov	w0, #0x1                   	// #1
  4361cc:	str	x1, [x19, #32]
  4361d0:	stp	xzr, xzr, [x2]
  4361d4:	ldr	x25, [sp, #64]
  4361d8:	str	w22, [x1]
  4361dc:	stp	x21, x23, [x1, #8]
  4361e0:	ldp	x19, x20, [sp, #16]
  4361e4:	ldp	x21, x22, [sp, #32]
  4361e8:	ldp	x23, x24, [sp, #48]
  4361ec:	ldp	x29, x30, [sp], #80
  4361f0:	ret
  4361f4:	mov	w0, #0x0                   	// #0
  4361f8:	ret
  4361fc:	mov	w2, #0x5                   	// #5
  436200:	adrp	x1, 453000 <warn@@Base+0x119e8>
  436204:	mov	x0, #0x0                   	// #0
  436208:	add	x1, x1, #0x8c8
  43620c:	bl	403700 <dcgettext@plt>
  436210:	mov	x2, x0
  436214:	adrp	x3, 471000 <_sch_istable+0x1478>
  436218:	adrp	x1, 449000 <warn@@Base+0x79e8>
  43621c:	add	x1, x1, #0x3d8
  436220:	ldr	x0, [x3, #3776]
  436224:	bl	403880 <fprintf@plt>
  436228:	mov	w0, #0x0                   	// #0
  43622c:	ldp	x19, x20, [sp, #16]
  436230:	ldp	x29, x30, [sp], #80
  436234:	ret
  436238:	cmp	w3, #0x1
  43623c:	add	x24, x1, #0x10
  436240:	cset	w25, eq  // eq = none
  436244:	add	w25, w25, #0x1
  436248:	b	436180 <ferror@plt+0x328e0>
  43624c:	mov	x0, #0x10                  	// #16
  436250:	bl	4032a0 <xmalloc@plt>
  436254:	stp	xzr, xzr, [x0]
  436258:	mov	x1, x0
  43625c:	str	x0, [x0, #8]
  436260:	str	x0, [x24]
  436264:	b	4361b0 <ferror@plt+0x32910>
  436268:	stp	x29, x30, [sp, #-48]!
  43626c:	mov	x0, #0x18                  	// #24
  436270:	mov	x29, sp
  436274:	stp	x19, x20, [sp, #16]
  436278:	mov	x20, x2
  43627c:	str	x21, [sp, #32]
  436280:	mov	x21, x1
  436284:	bl	4032a0 <xmalloc@plt>
  436288:	mov	x19, x0
  43628c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  436290:	mov	x0, #0x10                  	// #16
  436294:	ldr	d0, [x1, #2720]
  436298:	stp	xzr, xzr, [x19, #8]
  43629c:	str	d0, [x19]
  4362a0:	bl	4032a0 <xmalloc@plt>
  4362a4:	mov	x3, x0
  4362a8:	mov	x0, x19
  4362ac:	str	x3, [x19, #16]
  4362b0:	stp	x21, x20, [x3]
  4362b4:	ldp	x19, x20, [sp, #16]
  4362b8:	ldr	x21, [sp, #32]
  4362bc:	ldp	x29, x30, [sp], #48
  4362c0:	ret
  4362c4:	nop
  4362c8:	stp	x29, x30, [sp, #-16]!
  4362cc:	mov	x0, #0x18                  	// #24
  4362d0:	mov	x29, sp
  4362d4:	bl	4032a0 <xmalloc@plt>
  4362d8:	stp	xzr, xzr, [x0, #8]
  4362dc:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4362e0:	ldr	d0, [x1, #2728]
  4362e4:	str	d0, [x0]
  4362e8:	ldp	x29, x30, [sp], #16
  4362ec:	ret
  4362f0:	stp	x29, x30, [sp, #-32]!
  4362f4:	mov	x0, #0x18                  	// #24
  4362f8:	mov	x29, sp
  4362fc:	stp	x19, x20, [sp, #16]
  436300:	mov	w20, w1
  436304:	mov	w19, w2
  436308:	bl	4032a0 <xmalloc@plt>
  43630c:	stp	xzr, xzr, [x0, #8]
  436310:	mov	w1, #0x3                   	// #3
  436314:	stp	w1, w20, [x0]
  436318:	str	w19, [x0, #16]
  43631c:	ldp	x19, x20, [sp, #16]
  436320:	ldp	x29, x30, [sp], #32
  436324:	ret
  436328:	stp	x29, x30, [sp, #-32]!
  43632c:	mov	x0, #0x18                  	// #24
  436330:	mov	x29, sp
  436334:	str	x19, [sp, #16]
  436338:	mov	w19, w1
  43633c:	bl	4032a0 <xmalloc@plt>
  436340:	stp	xzr, xzr, [x0, #8]
  436344:	mov	w1, #0x4                   	// #4
  436348:	stp	w1, w19, [x0]
  43634c:	ldr	x19, [sp, #16]
  436350:	ldp	x29, x30, [sp], #32
  436354:	ret
  436358:	stp	x29, x30, [sp, #-32]!
  43635c:	mov	x0, #0x18                  	// #24
  436360:	mov	x29, sp
  436364:	str	x19, [sp, #16]
  436368:	mov	w19, w1
  43636c:	bl	4032a0 <xmalloc@plt>
  436370:	stp	xzr, xzr, [x0, #8]
  436374:	mov	w1, #0x6                   	// #6
  436378:	stp	w1, w19, [x0]
  43637c:	ldr	x19, [sp, #16]
  436380:	ldp	x29, x30, [sp], #32
  436384:	ret
  436388:	stp	x29, x30, [sp, #-32]!
  43638c:	mov	x0, #0x18                  	// #24
  436390:	mov	x29, sp
  436394:	str	x19, [sp, #16]
  436398:	mov	w19, w1
  43639c:	bl	4032a0 <xmalloc@plt>
  4363a0:	stp	xzr, xzr, [x0, #8]
  4363a4:	mov	w1, #0x5                   	// #5
  4363a8:	stp	w1, w19, [x0]
  4363ac:	ldr	x19, [sp, #16]
  4363b0:	ldp	x29, x30, [sp], #32
  4363b4:	ret
  4363b8:	stp	x29, x30, [sp, #-48]!
  4363bc:	cmp	w1, #0x0
  4363c0:	mov	x0, #0x18                  	// #24
  4363c4:	mov	x29, sp
  4363c8:	stp	x19, x20, [sp, #16]
  4363cc:	mov	x20, x3
  4363d0:	stp	x21, x22, [sp, #32]
  4363d4:	mov	x21, x2
  4363d8:	cset	w22, eq  // eq = none
  4363dc:	bl	4032a0 <xmalloc@plt>
  4363e0:	mov	x19, x0
  4363e4:	add	w22, w22, #0x7
  4363e8:	mov	x0, #0x28                  	// #40
  4363ec:	stp	w22, w21, [x19]
  4363f0:	stp	xzr, xzr, [x19, #8]
  4363f4:	bl	4032a0 <xmalloc@plt>
  4363f8:	mov	x1, x0
  4363fc:	mov	x0, x19
  436400:	stp	xzr, xzr, [x1, #8]
  436404:	stp	xzr, xzr, [x1, #24]
  436408:	ldp	x21, x22, [sp, #32]
  43640c:	str	x20, [x1]
  436410:	str	x1, [x19, #16]
  436414:	ldp	x19, x20, [sp, #16]
  436418:	ldp	x29, x30, [sp], #48
  43641c:	ret
  436420:	stp	x29, x30, [sp, #-80]!
  436424:	cmp	w1, #0x0
  436428:	mov	x0, #0x18                  	// #24
  43642c:	mov	x29, sp
  436430:	stp	x19, x20, [sp, #16]
  436434:	mov	x20, x6
  436438:	stp	x21, x22, [sp, #32]
  43643c:	mov	x22, x4
  436440:	mov	x21, x5
  436444:	stp	x23, x24, [sp, #48]
  436448:	mov	x23, x3
  43644c:	mov	w24, w7
  436450:	stp	x25, x26, [sp, #64]
  436454:	mov	x25, x2
  436458:	cset	w26, eq  // eq = none
  43645c:	bl	4032a0 <xmalloc@plt>
  436460:	mov	x19, x0
  436464:	add	w26, w26, #0x9
  436468:	mov	x0, #0x28                  	// #40
  43646c:	stp	w26, w25, [x19]
  436470:	stp	xzr, xzr, [x19, #8]
  436474:	bl	4032a0 <xmalloc@plt>
  436478:	mov	x1, x0
  43647c:	cmp	w24, #0x0
  436480:	mov	x0, x19
  436484:	csel	x20, x20, x19, eq  // eq = none
  436488:	stp	xzr, xzr, [x1, #8]
  43648c:	ldp	x25, x26, [sp, #64]
  436490:	str	x23, [x1]
  436494:	stp	x22, x21, [x1, #16]
  436498:	str	x20, [x1, #32]
  43649c:	ldp	x21, x22, [sp, #32]
  4364a0:	ldp	x23, x24, [sp, #48]
  4364a4:	str	x1, [x19, #16]
  4364a8:	ldp	x19, x20, [sp, #16]
  4364ac:	ldp	x29, x30, [sp], #80
  4364b0:	ret
  4364b4:	nop
  4364b8:	stp	x29, x30, [sp, #-48]!
  4364bc:	mov	x0, #0x18                  	// #24
  4364c0:	mov	x29, sp
  4364c4:	stp	x19, x20, [sp, #16]
  4364c8:	mov	x20, x2
  4364cc:	str	x21, [sp, #32]
  4364d0:	mov	x21, x1
  4364d4:	bl	4032a0 <xmalloc@plt>
  4364d8:	mov	x19, x0
  4364dc:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4364e0:	mov	x0, #0x10                  	// #16
  4364e4:	ldr	d0, [x1, #2736]
  4364e8:	stp	xzr, xzr, [x19, #8]
  4364ec:	str	d0, [x19]
  4364f0:	bl	4032a0 <xmalloc@plt>
  4364f4:	mov	x3, x0
  4364f8:	mov	x0, x19
  4364fc:	str	x3, [x19, #16]
  436500:	stp	x21, x20, [x3]
  436504:	ldp	x19, x20, [sp, #16]
  436508:	ldr	x21, [sp, #32]
  43650c:	ldp	x29, x30, [sp], #48
  436510:	ret
  436514:	nop
  436518:	cbz	x1, 43656c <ferror@plt+0x32ccc>
  43651c:	stp	x29, x30, [sp, #-32]!
  436520:	mov	x29, sp
  436524:	ldr	x0, [x1, #8]
  436528:	str	x19, [sp, #16]
  43652c:	mov	x19, x1
  436530:	cbz	x0, 436540 <ferror@plt+0x32ca0>
  436534:	ldr	x19, [sp, #16]
  436538:	ldp	x29, x30, [sp], #32
  43653c:	ret
  436540:	mov	x0, #0x18                  	// #24
  436544:	bl	4032a0 <xmalloc@plt>
  436548:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43654c:	stp	xzr, xzr, [x0, #8]
  436550:	ldr	d0, [x1, #2744]
  436554:	str	x0, [x19, #8]
  436558:	str	x19, [x0, #16]
  43655c:	str	d0, [x0]
  436560:	ldr	x19, [sp, #16]
  436564:	ldp	x29, x30, [sp], #32
  436568:	ret
  43656c:	mov	x0, #0x0                   	// #0
  436570:	ret
  436574:	nop
  436578:	stp	x29, x30, [sp, #-48]!
  43657c:	mov	x29, sp
  436580:	stp	x19, x20, [sp, #16]
  436584:	cbz	x1, 4365dc <ferror@plt+0x32d3c>
  436588:	mov	x20, x1
  43658c:	mov	x0, #0x18                  	// #24
  436590:	stp	x21, x22, [sp, #32]
  436594:	mov	x22, x2
  436598:	mov	w21, w3
  43659c:	bl	4032a0 <xmalloc@plt>
  4365a0:	mov	x19, x0
  4365a4:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4365a8:	mov	x0, #0x18                  	// #24
  4365ac:	ldr	d0, [x1, #2752]
  4365b0:	stp	xzr, xzr, [x19, #8]
  4365b4:	str	d0, [x19]
  4365b8:	bl	4032a0 <xmalloc@plt>
  4365bc:	stp	w21, wzr, [x0, #16]
  4365c0:	stp	x20, x22, [x0]
  4365c4:	ldp	x21, x22, [sp, #32]
  4365c8:	str	x0, [x19, #16]
  4365cc:	mov	x0, x19
  4365d0:	ldp	x19, x20, [sp, #16]
  4365d4:	ldp	x29, x30, [sp], #48
  4365d8:	ret
  4365dc:	mov	x19, #0x0                   	// #0
  4365e0:	mov	x0, x19
  4365e4:	ldp	x19, x20, [sp, #16]
  4365e8:	ldp	x29, x30, [sp], #48
  4365ec:	ret
  4365f0:	cbz	x1, 43662c <ferror@plt+0x32d8c>
  4365f4:	stp	x29, x30, [sp, #-32]!
  4365f8:	mov	x0, #0x18                  	// #24
  4365fc:	mov	x29, sp
  436600:	str	x19, [sp, #16]
  436604:	mov	x19, x1
  436608:	bl	4032a0 <xmalloc@plt>
  43660c:	stp	xzr, xzr, [x0, #8]
  436610:	adrp	x1, 453000 <warn@@Base+0x119e8>
  436614:	str	x19, [x0, #16]
  436618:	ldr	d0, [x1, #2760]
  43661c:	ldr	x19, [sp, #16]
  436620:	str	d0, [x0]
  436624:	ldp	x29, x30, [sp], #32
  436628:	ret
  43662c:	mov	x0, #0x0                   	// #0
  436630:	ret
  436634:	nop
  436638:	stp	x29, x30, [sp, #-48]!
  43663c:	mov	x29, sp
  436640:	stp	x19, x20, [sp, #16]
  436644:	cbz	x1, 43669c <ferror@plt+0x32dfc>
  436648:	mov	x20, x1
  43664c:	mov	x0, #0x18                  	// #24
  436650:	stp	x21, x22, [sp, #32]
  436654:	mov	x22, x2
  436658:	mov	x21, x3
  43665c:	bl	4032a0 <xmalloc@plt>
  436660:	mov	x19, x0
  436664:	adrp	x1, 453000 <warn@@Base+0x119e8>
  436668:	mov	x0, #0x18                  	// #24
  43666c:	ldr	d0, [x1, #2768]
  436670:	stp	xzr, xzr, [x19, #8]
  436674:	str	d0, [x19]
  436678:	bl	4032a0 <xmalloc@plt>
  43667c:	stp	x20, x22, [x0]
  436680:	str	x21, [x0, #16]
  436684:	ldp	x21, x22, [sp, #32]
  436688:	str	x0, [x19, #16]
  43668c:	mov	x0, x19
  436690:	ldp	x19, x20, [sp, #16]
  436694:	ldp	x29, x30, [sp], #48
  436698:	ret
  43669c:	mov	x19, #0x0                   	// #0
  4366a0:	mov	x0, x19
  4366a4:	ldp	x19, x20, [sp, #16]
  4366a8:	ldp	x29, x30, [sp], #48
  4366ac:	ret
  4366b0:	stp	x29, x30, [sp, #-64]!
  4366b4:	cmp	x1, #0x0
  4366b8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4366bc:	mov	x29, sp
  4366c0:	stp	x19, x20, [sp, #16]
  4366c4:	mov	x19, #0x0                   	// #0
  4366c8:	b.eq	436724 <ferror@plt+0x32e84>  // b.none
  4366cc:	mov	x20, x2
  4366d0:	mov	x0, #0x18                  	// #24
  4366d4:	stp	x21, x22, [sp, #32]
  4366d8:	mov	x21, x1
  4366dc:	mov	w22, w5
  4366e0:	stp	x23, x24, [sp, #48]
  4366e4:	mov	x24, x3
  4366e8:	mov	x23, x4
  4366ec:	bl	4032a0 <xmalloc@plt>
  4366f0:	mov	x19, x0
  4366f4:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4366f8:	mov	x0, #0x28                  	// #40
  4366fc:	ldr	d0, [x1, #2776]
  436700:	stp	xzr, xzr, [x19, #8]
  436704:	str	d0, [x19]
  436708:	bl	4032a0 <xmalloc@plt>
  43670c:	stp	w22, wzr, [x0, #32]
  436710:	stp	x21, x20, [x0]
  436714:	stp	x24, x23, [x0, #16]
  436718:	ldp	x21, x22, [sp, #32]
  43671c:	ldp	x23, x24, [sp, #48]
  436720:	str	x0, [x19, #16]
  436724:	mov	x0, x19
  436728:	ldp	x19, x20, [sp, #16]
  43672c:	ldp	x29, x30, [sp], #64
  436730:	ret
  436734:	nop
  436738:	stp	x29, x30, [sp, #-48]!
  43673c:	mov	x29, sp
  436740:	stp	x19, x20, [sp, #16]
  436744:	cbz	x1, 436798 <ferror@plt+0x32ef8>
  436748:	mov	x20, x1
  43674c:	mov	x0, #0x18                  	// #24
  436750:	str	x21, [sp, #32]
  436754:	mov	w21, w2
  436758:	bl	4032a0 <xmalloc@plt>
  43675c:	mov	x19, x0
  436760:	adrp	x1, 453000 <warn@@Base+0x119e8>
  436764:	mov	x0, #0x10                  	// #16
  436768:	ldr	d0, [x1, #2784]
  43676c:	stp	xzr, xzr, [x19, #8]
  436770:	str	d0, [x19]
  436774:	bl	4032a0 <xmalloc@plt>
  436778:	stp	w21, wzr, [x0, #8]
  43677c:	str	x20, [x0]
  436780:	ldr	x21, [sp, #32]
  436784:	str	x0, [x19, #16]
  436788:	mov	x0, x19
  43678c:	ldp	x19, x20, [sp, #16]
  436790:	ldp	x29, x30, [sp], #48
  436794:	ret
  436798:	mov	x19, #0x0                   	// #0
  43679c:	mov	x0, x19
  4367a0:	ldp	x19, x20, [sp, #16]
  4367a4:	ldp	x29, x30, [sp], #48
  4367a8:	ret
  4367ac:	nop
  4367b0:	stp	x29, x30, [sp, #-48]!
  4367b4:	cmp	x1, #0x0
  4367b8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4367bc:	mov	x29, sp
  4367c0:	stp	x19, x20, [sp, #16]
  4367c4:	mov	x19, #0x0                   	// #0
  4367c8:	b.eq	436808 <ferror@plt+0x32f68>  // b.none
  4367cc:	mov	x20, x2
  4367d0:	mov	x0, #0x18                  	// #24
  4367d4:	str	x21, [sp, #32]
  4367d8:	mov	x21, x1
  4367dc:	bl	4032a0 <xmalloc@plt>
  4367e0:	mov	x19, x0
  4367e4:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4367e8:	mov	x0, #0x10                  	// #16
  4367ec:	ldr	d0, [x1, #2792]
  4367f0:	stp	xzr, xzr, [x19, #8]
  4367f4:	str	d0, [x19]
  4367f8:	bl	4032a0 <xmalloc@plt>
  4367fc:	stp	x21, x20, [x0]
  436800:	ldr	x21, [sp, #32]
  436804:	str	x0, [x19, #16]
  436808:	mov	x0, x19
  43680c:	ldp	x19, x20, [sp, #16]
  436810:	ldp	x29, x30, [sp], #48
  436814:	ret
  436818:	stp	x29, x30, [sp, #-64]!
  43681c:	mov	x29, sp
  436820:	stp	x19, x20, [sp, #16]
  436824:	cbz	x1, 43688c <ferror@plt+0x32fec>
  436828:	mov	x20, x1
  43682c:	mov	x0, #0x18                  	// #24
  436830:	stp	x21, x22, [sp, #32]
  436834:	mov	x22, x3
  436838:	mov	w21, w4
  43683c:	str	x23, [sp, #48]
  436840:	mov	x23, x2
  436844:	bl	4032a0 <xmalloc@plt>
  436848:	mov	x19, x0
  43684c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  436850:	mov	x0, #0x20                  	// #32
  436854:	ldr	d0, [x1, #2800]
  436858:	stp	xzr, xzr, [x19, #8]
  43685c:	str	d0, [x19]
  436860:	bl	4032a0 <xmalloc@plt>
  436864:	stp	w21, wzr, [x0, #24]
  436868:	stp	x20, x23, [x0]
  43686c:	str	x22, [x0, #16]
  436870:	ldp	x21, x22, [sp, #32]
  436874:	ldr	x23, [sp, #48]
  436878:	str	x0, [x19, #16]
  43687c:	mov	x0, x19
  436880:	ldp	x19, x20, [sp, #16]
  436884:	ldp	x29, x30, [sp], #64
  436888:	ret
  43688c:	mov	x19, #0x0                   	// #0
  436890:	mov	x0, x19
  436894:	ldp	x19, x20, [sp, #16]
  436898:	ldp	x29, x30, [sp], #64
  43689c:	ret
  4368a0:	cbz	x1, 4368dc <ferror@plt+0x3303c>
  4368a4:	stp	x29, x30, [sp, #-32]!
  4368a8:	mov	x0, #0x18                  	// #24
  4368ac:	mov	x29, sp
  4368b0:	str	x19, [sp, #16]
  4368b4:	mov	x19, x1
  4368b8:	bl	4032a0 <xmalloc@plt>
  4368bc:	stp	xzr, xzr, [x0, #8]
  4368c0:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4368c4:	str	x19, [x0, #16]
  4368c8:	ldr	d0, [x1, #2808]
  4368cc:	ldr	x19, [sp, #16]
  4368d0:	str	d0, [x0]
  4368d4:	ldp	x29, x30, [sp], #32
  4368d8:	ret
  4368dc:	mov	x0, #0x0                   	// #0
  4368e0:	ret
  4368e4:	nop
  4368e8:	cbz	x1, 436924 <ferror@plt+0x33084>
  4368ec:	stp	x29, x30, [sp, #-32]!
  4368f0:	mov	x0, #0x18                  	// #24
  4368f4:	mov	x29, sp
  4368f8:	str	x19, [sp, #16]
  4368fc:	mov	x19, x1
  436900:	bl	4032a0 <xmalloc@plt>
  436904:	stp	xzr, xzr, [x0, #8]
  436908:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43690c:	str	x19, [x0, #16]
  436910:	ldr	d0, [x1, #2816]
  436914:	ldr	x19, [sp, #16]
  436918:	str	d0, [x0]
  43691c:	ldp	x29, x30, [sp], #32
  436920:	ret
  436924:	mov	x0, #0x0                   	// #0
  436928:	ret
  43692c:	nop
  436930:	stp	x29, x30, [sp, #-48]!
  436934:	mov	x0, #0x18                  	// #24
  436938:	mov	x29, sp
  43693c:	stp	x19, x20, [sp, #16]
  436940:	mov	w20, w3
  436944:	mov	w19, w4
  436948:	stp	x21, x22, [sp, #32]
  43694c:	mov	x22, x1
  436950:	mov	x21, x2
  436954:	bl	4032a0 <xmalloc@plt>
  436958:	str	x22, [x0]
  43695c:	stp	w21, w20, [x0, #8]
  436960:	stp	w19, wzr, [x0, #16]
  436964:	ldp	x19, x20, [sp, #16]
  436968:	ldp	x21, x22, [sp, #32]
  43696c:	ldp	x29, x30, [sp], #48
  436970:	ret
  436974:	nop
  436978:	stp	x29, x30, [sp, #-64]!
  43697c:	mov	x0, #0x20                  	// #32
  436980:	mov	x29, sp
  436984:	stp	x19, x20, [sp, #16]
  436988:	mov	x20, x3
  43698c:	mov	x19, x4
  436990:	stp	x21, x22, [sp, #32]
  436994:	mov	x22, x2
  436998:	mov	w21, w5
  43699c:	str	x23, [sp, #48]
  4369a0:	mov	x23, x1
  4369a4:	bl	4032a0 <xmalloc@plt>
  4369a8:	stur	xzr, [x0, #20]
  4369ac:	stp	x23, x22, [x0]
  4369b0:	str	w21, [x0, #16]
  4369b4:	stp	w20, w19, [x0, #24]
  4369b8:	ldp	x19, x20, [sp, #16]
  4369bc:	ldp	x21, x22, [sp, #32]
  4369c0:	ldr	x23, [sp, #48]
  4369c4:	ldp	x29, x30, [sp], #64
  4369c8:	ret
  4369cc:	nop
  4369d0:	stp	x29, x30, [sp, #-48]!
  4369d4:	mov	x0, #0x20                  	// #32
  4369d8:	mov	x29, sp
  4369dc:	stp	x19, x20, [sp, #16]
  4369e0:	mov	x19, x3
  4369e4:	mov	w20, w4
  4369e8:	stp	x21, x22, [sp, #32]
  4369ec:	mov	x22, x1
  4369f0:	mov	x21, x2
  4369f4:	bl	4032a0 <xmalloc@plt>
  4369f8:	stp	x22, x21, [x0]
  4369fc:	mov	w1, #0x1                   	// #1
  436a00:	stp	w20, w1, [x0, #16]
  436a04:	str	x19, [x0, #24]
  436a08:	ldp	x19, x20, [sp, #16]
  436a0c:	ldp	x21, x22, [sp, #32]
  436a10:	ldp	x29, x30, [sp], #48
  436a14:	ret
  436a18:	stp	x29, x30, [sp, #-32]!
  436a1c:	mov	x0, #0x10                  	// #16
  436a20:	mov	x29, sp
  436a24:	stp	x19, x20, [sp, #16]
  436a28:	mov	x20, x1
  436a2c:	mov	x19, x2
  436a30:	bl	4032a0 <xmalloc@plt>
  436a34:	stp	x20, x19, [x0]
  436a38:	ldp	x19, x20, [sp, #16]
  436a3c:	ldp	x29, x30, [sp], #32
  436a40:	ret
  436a44:	nop
  436a48:	stp	x29, x30, [sp, #-80]!
  436a4c:	mov	x0, #0x30                  	// #48
  436a50:	mov	x29, sp
  436a54:	stp	x19, x20, [sp, #16]
  436a58:	mov	x20, x6
  436a5c:	mov	x19, x7
  436a60:	stp	x21, x22, [sp, #32]
  436a64:	mov	w22, w4
  436a68:	mov	w21, w5
  436a6c:	stp	x23, x24, [sp, #48]
  436a70:	mov	x24, x2
  436a74:	mov	w23, w3
  436a78:	str	x25, [sp, #64]
  436a7c:	mov	x25, x1
  436a80:	bl	4032a0 <xmalloc@plt>
  436a84:	add	x1, x0, #0x1c
  436a88:	stp	xzr, xzr, [x1]
  436a8c:	stp	x25, x24, [x0]
  436a90:	stp	w23, w22, [x0, #16]
  436a94:	str	w21, [x0, #24]
  436a98:	stp	x20, x19, [x0, #32]
  436a9c:	ldp	x19, x20, [sp, #16]
  436aa0:	ldp	x21, x22, [sp, #32]
  436aa4:	ldp	x23, x24, [sp, #48]
  436aa8:	ldr	x25, [sp, #64]
  436aac:	ldp	x29, x30, [sp], #80
  436ab0:	ret
  436ab4:	nop
  436ab8:	stp	x29, x30, [sp, #-64]!
  436abc:	mov	x0, #0x30                  	// #48
  436ac0:	mov	x29, sp
  436ac4:	stp	x19, x20, [sp, #16]
  436ac8:	mov	w20, w4
  436acc:	mov	w19, w5
  436ad0:	stp	x21, x22, [sp, #32]
  436ad4:	mov	x22, x2
  436ad8:	mov	w21, w3
  436adc:	str	x23, [sp, #48]
  436ae0:	mov	x23, x1
  436ae4:	bl	4032a0 <xmalloc@plt>
  436ae8:	stp	xzr, xzr, [x0, #24]
  436aec:	mov	x1, #0xffffffffffffffff    	// #-1
  436af0:	stp	x23, x22, [x0]
  436af4:	stp	w21, w20, [x0, #16]
  436af8:	str	w19, [x0, #24]
  436afc:	stp	x1, xzr, [x0, #32]
  436b00:	ldp	x19, x20, [sp, #16]
  436b04:	ldp	x21, x22, [sp, #32]
  436b08:	ldr	x23, [sp, #48]
  436b0c:	ldp	x29, x30, [sp], #64
  436b10:	ret
  436b14:	nop
  436b18:	stp	x29, x30, [sp, #-64]!
  436b1c:	cmp	x1, #0x0
  436b20:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  436b24:	mov	x29, sp
  436b28:	stp	x19, x20, [sp, #16]
  436b2c:	b.eq	436be4 <ferror@plt+0x33344>  // b.none
  436b30:	mov	x19, x0
  436b34:	ldr	x0, [x0, #8]
  436b38:	cbz	x0, 436bf8 <ferror@plt+0x33358>
  436b3c:	ldr	x0, [x19, #16]
  436b40:	cbz	x0, 436bf8 <ferror@plt+0x33358>
  436b44:	mov	x0, #0x18                  	// #24
  436b48:	stp	x21, x22, [sp, #32]
  436b4c:	mov	x22, x2
  436b50:	mov	x21, x1
  436b54:	stp	x23, x24, [sp, #48]
  436b58:	bl	4032a0 <xmalloc@plt>
  436b5c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  436b60:	mov	x20, x0
  436b64:	mov	x0, #0x10                  	// #16
  436b68:	ldr	d0, [x1, #2824]
  436b6c:	stp	xzr, xzr, [x20, #8]
  436b70:	str	d0, [x20]
  436b74:	bl	4032a0 <xmalloc@plt>
  436b78:	mov	x23, x0
  436b7c:	str	x23, [x20, #16]
  436b80:	ldr	x24, [x19, #16]
  436b84:	mov	x0, #0x28                  	// #40
  436b88:	stp	xzr, xzr, [x23]
  436b8c:	str	x22, [x23, #8]
  436b90:	bl	4032a0 <xmalloc@plt>
  436b94:	stp	xzr, xzr, [x0]
  436b98:	mov	x19, x0
  436b9c:	stp	xzr, xzr, [x0, #16]
  436ba0:	mov	w1, #0x3                   	// #3
  436ba4:	str	xzr, [x0, #32]
  436ba8:	str	x21, [x0, #8]
  436bac:	ldr	x0, [x24, #16]
  436bb0:	str	w1, [x19, #24]
  436bb4:	cbz	x0, 436c38 <ferror@plt+0x33398>
  436bb8:	ldr	x1, [x0, #8]
  436bbc:	ldp	x21, x22, [sp, #32]
  436bc0:	str	x19, [x1]
  436bc4:	str	x19, [x0, #8]
  436bc8:	mov	x0, x20
  436bcc:	str	x19, [x23]
  436bd0:	str	x20, [x19, #32]
  436bd4:	ldp	x19, x20, [sp, #16]
  436bd8:	ldp	x23, x24, [sp, #48]
  436bdc:	ldp	x29, x30, [sp], #64
  436be0:	ret
  436be4:	mov	x20, #0x0                   	// #0
  436be8:	mov	x0, x20
  436bec:	ldp	x19, x20, [sp, #16]
  436bf0:	ldp	x29, x30, [sp], #64
  436bf4:	ret
  436bf8:	mov	w2, #0x5                   	// #5
  436bfc:	adrp	x1, 453000 <warn@@Base+0x119e8>
  436c00:	mov	x0, #0x0                   	// #0
  436c04:	add	x1, x1, #0x8f0
  436c08:	bl	403700 <dcgettext@plt>
  436c0c:	mov	x2, x0
  436c10:	adrp	x3, 471000 <_sch_istable+0x1478>
  436c14:	mov	x20, #0x0                   	// #0
  436c18:	adrp	x1, 449000 <warn@@Base+0x79e8>
  436c1c:	add	x1, x1, #0x3d8
  436c20:	ldr	x0, [x3, #3776]
  436c24:	bl	403880 <fprintf@plt>
  436c28:	mov	x0, x20
  436c2c:	ldp	x19, x20, [sp, #16]
  436c30:	ldp	x29, x30, [sp], #64
  436c34:	ret
  436c38:	mov	x0, #0x10                  	// #16
  436c3c:	bl	4032a0 <xmalloc@plt>
  436c40:	stp	xzr, xzr, [x0]
  436c44:	mov	x1, x0
  436c48:	str	x0, [x0, #8]
  436c4c:	str	x0, [x24, #16]
  436c50:	b	436bbc <ferror@plt+0x3331c>
  436c54:	nop
  436c58:	stp	x29, x30, [sp, #-64]!
  436c5c:	cmp	x1, #0x0
  436c60:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  436c64:	mov	x29, sp
  436c68:	stp	x19, x20, [sp, #16]
  436c6c:	b.eq	436d58 <ferror@plt+0x334b8>  // b.none
  436c70:	ldr	x20, [x0, #16]
  436c74:	stp	x21, x22, [sp, #32]
  436c78:	mov	x22, x0
  436c7c:	cbz	x20, 436dc0 <ferror@plt+0x33520>
  436c80:	ldr	w0, [x2]
  436c84:	mov	x19, x2
  436c88:	cmp	w0, #0x17
  436c8c:	b.ne	436cbc <ferror@plt+0x3341c>  // b.any
  436c90:	ldr	x0, [x2, #16]
  436c94:	mov	x20, x2
  436c98:	ldr	x0, [x0]
  436c9c:	ldr	x0, [x0, #8]
  436ca0:	bl	4034a0 <strcmp@plt>
  436ca4:	cbnz	w0, 436d6c <ferror@plt+0x334cc>
  436ca8:	ldp	x21, x22, [sp, #32]
  436cac:	mov	x0, x20
  436cb0:	ldp	x19, x20, [sp, #16]
  436cb4:	ldp	x29, x30, [sp], #64
  436cb8:	ret
  436cbc:	mov	x21, x1
  436cc0:	mov	x0, #0x18                  	// #24
  436cc4:	str	x23, [sp, #48]
  436cc8:	bl	4032a0 <xmalloc@plt>
  436ccc:	adrp	x1, 453000 <warn@@Base+0x119e8>
  436cd0:	mov	x20, x0
  436cd4:	mov	x0, #0x10                  	// #16
  436cd8:	ldr	d0, [x1, #2832]
  436cdc:	stp	xzr, xzr, [x20, #8]
  436ce0:	str	d0, [x20]
  436ce4:	bl	4032a0 <xmalloc@plt>
  436ce8:	mov	x23, x0
  436cec:	str	x23, [x20, #16]
  436cf0:	ldr	x22, [x22, #16]
  436cf4:	mov	x0, #0x28                  	// #40
  436cf8:	stp	xzr, xzr, [x23]
  436cfc:	str	x19, [x23, #8]
  436d00:	bl	4032a0 <xmalloc@plt>
  436d04:	stp	xzr, xzr, [x0]
  436d08:	adrp	x1, 453000 <warn@@Base+0x119e8>
  436d0c:	stp	xzr, xzr, [x0, #16]
  436d10:	mov	x19, x0
  436d14:	ldr	d0, [x1, #2840]
  436d18:	str	xzr, [x0, #32]
  436d1c:	str	x21, [x0, #8]
  436d20:	ldr	x0, [x22, #16]
  436d24:	stur	d0, [x19, #20]
  436d28:	cbz	x0, 436da4 <ferror@plt+0x33504>
  436d2c:	ldr	x1, [x0, #8]
  436d30:	ldp	x21, x22, [sp, #32]
  436d34:	str	x19, [x1]
  436d38:	str	x19, [x0, #8]
  436d3c:	mov	x0, x20
  436d40:	str	x19, [x23]
  436d44:	str	x20, [x19, #32]
  436d48:	ldp	x19, x20, [sp, #16]
  436d4c:	ldr	x23, [sp, #48]
  436d50:	ldp	x29, x30, [sp], #64
  436d54:	ret
  436d58:	mov	x20, #0x0                   	// #0
  436d5c:	mov	x0, x20
  436d60:	ldp	x19, x20, [sp, #16]
  436d64:	ldp	x29, x30, [sp], #64
  436d68:	ret
  436d6c:	mov	w2, #0x5                   	// #5
  436d70:	adrp	x1, 453000 <warn@@Base+0x119e8>
  436d74:	mov	x0, #0x0                   	// #0
  436d78:	add	x1, x1, #0x938
  436d7c:	bl	403700 <dcgettext@plt>
  436d80:	mov	x2, x0
  436d84:	adrp	x3, 471000 <_sch_istable+0x1478>
  436d88:	adrp	x1, 449000 <warn@@Base+0x79e8>
  436d8c:	mov	x20, #0x0                   	// #0
  436d90:	add	x1, x1, #0x3d8
  436d94:	ldr	x0, [x3, #3776]
  436d98:	bl	403880 <fprintf@plt>
  436d9c:	ldp	x21, x22, [sp, #32]
  436da0:	b	436cac <ferror@plt+0x3340c>
  436da4:	mov	x0, #0x10                  	// #16
  436da8:	bl	4032a0 <xmalloc@plt>
  436dac:	stp	xzr, xzr, [x0]
  436db0:	mov	x1, x0
  436db4:	str	x0, [x0, #8]
  436db8:	str	x0, [x22, #16]
  436dbc:	b	436d30 <ferror@plt+0x33490>
  436dc0:	mov	w2, #0x5                   	// #5
  436dc4:	adrp	x1, 453000 <warn@@Base+0x119e8>
  436dc8:	mov	x0, #0x0                   	// #0
  436dcc:	add	x1, x1, #0x918
  436dd0:	bl	403700 <dcgettext@plt>
  436dd4:	mov	x2, x0
  436dd8:	adrp	x3, 471000 <_sch_istable+0x1478>
  436ddc:	adrp	x1, 449000 <warn@@Base+0x79e8>
  436de0:	add	x1, x1, #0x3d8
  436de4:	ldr	x0, [x3, #3776]
  436de8:	bl	403880 <fprintf@plt>
  436dec:	ldp	x21, x22, [sp, #32]
  436df0:	b	436cac <ferror@plt+0x3340c>
  436df4:	nop
  436df8:	cbz	x1, 436e90 <ferror@plt+0x335f0>
  436dfc:	stp	x29, x30, [sp, #-48]!
  436e00:	mov	x29, sp
  436e04:	stp	x19, x20, [sp, #16]
  436e08:	mov	w20, w2
  436e0c:	str	x21, [sp, #32]
  436e10:	mov	x21, x0
  436e14:	sub	w0, w2, #0x7
  436e18:	cmp	w0, #0x4
  436e1c:	b.hi	436e50 <ferror@plt+0x335b0>  // b.pmore
  436e20:	mov	x19, x1
  436e24:	mov	x0, #0x18                  	// #24
  436e28:	bl	4032a0 <xmalloc@plt>
  436e2c:	mov	x2, x0
  436e30:	mov	x0, x21
  436e34:	mov	x1, x19
  436e38:	stp	xzr, xzr, [x2, #8]
  436e3c:	ldr	x21, [sp, #32]
  436e40:	stp	w20, wzr, [x2]
  436e44:	ldp	x19, x20, [sp, #16]
  436e48:	ldp	x29, x30, [sp], #48
  436e4c:	b	436c58 <ferror@plt+0x333b8>
  436e50:	mov	w2, #0x5                   	// #5
  436e54:	adrp	x1, 453000 <warn@@Base+0x119e8>
  436e58:	mov	x0, #0x0                   	// #0
  436e5c:	add	x1, x1, #0x960
  436e60:	bl	403700 <dcgettext@plt>
  436e64:	mov	x2, x0
  436e68:	adrp	x3, 471000 <_sch_istable+0x1478>
  436e6c:	adrp	x1, 449000 <warn@@Base+0x79e8>
  436e70:	add	x1, x1, #0x3d8
  436e74:	ldr	x0, [x3, #3776]
  436e78:	bl	403880 <fprintf@plt>
  436e7c:	mov	x0, #0x0                   	// #0
  436e80:	ldp	x19, x20, [sp, #16]
  436e84:	ldr	x21, [sp, #32]
  436e88:	ldp	x29, x30, [sp], #48
  436e8c:	ret
  436e90:	mov	x0, #0x0                   	// #0
  436e94:	ret
  436e98:	stp	x29, x30, [sp, #-48]!
  436e9c:	mov	x29, sp
  436ea0:	ldr	w0, [x1, #4]
  436ea4:	stp	x19, x20, [sp, #16]
  436ea8:	mov	x19, x1
  436eac:	cmp	w0, #0x0
  436eb0:	mov	w20, w2
  436eb4:	ccmp	w0, w2, #0x4, ne  // ne = any
  436eb8:	b.ne	436ed0 <ferror@plt+0x33630>  // b.any
  436ebc:	str	w20, [x19, #4]
  436ec0:	mov	w0, #0x1                   	// #1
  436ec4:	ldp	x19, x20, [sp, #16]
  436ec8:	ldp	x29, x30, [sp], #48
  436ecc:	ret
  436ed0:	adrp	x0, 471000 <_sch_istable+0x1478>
  436ed4:	mov	w2, #0x5                   	// #5
  436ed8:	adrp	x1, 453000 <warn@@Base+0x119e8>
  436edc:	add	x1, x1, #0x990
  436ee0:	str	x21, [sp, #32]
  436ee4:	ldr	x21, [x0, #3776]
  436ee8:	mov	x0, #0x0                   	// #0
  436eec:	bl	403700 <dcgettext@plt>
  436ef0:	mov	x1, x0
  436ef4:	ldr	w2, [x19, #4]
  436ef8:	mov	w3, w20
  436efc:	mov	x0, x21
  436f00:	bl	403880 <fprintf@plt>
  436f04:	ldr	x21, [sp, #32]
  436f08:	str	w20, [x19, #4]
  436f0c:	mov	w0, #0x1                   	// #1
  436f10:	ldp	x19, x20, [sp, #16]
  436f14:	ldp	x29, x30, [sp], #48
  436f18:	ret
  436f1c:	nop
  436f20:	stp	x29, x30, [sp, #-48]!
  436f24:	mov	x29, sp
  436f28:	stp	x21, x22, [sp, #32]
  436f2c:	ldr	x22, [x0, #8]
  436f30:	cbz	x22, 43701c <ferror@plt+0x3377c>
  436f34:	ldr	x21, [x0, #32]
  436f38:	stp	x19, x20, [sp, #16]
  436f3c:	mov	x20, x1
  436f40:	cbnz	x21, 436f50 <ferror@plt+0x336b0>
  436f44:	b	436fac <ferror@plt+0x3370c>
  436f48:	ldr	x21, [x21, #8]
  436f4c:	cbz	x21, 436fac <ferror@plt+0x3370c>
  436f50:	ldr	x0, [x21, #40]
  436f54:	cbz	x0, 436f48 <ferror@plt+0x336a8>
  436f58:	ldr	x19, [x0]
  436f5c:	cbnz	x19, 436f6c <ferror@plt+0x336cc>
  436f60:	b	436f48 <ferror@plt+0x336a8>
  436f64:	ldr	x19, [x19]
  436f68:	cbz	x19, 436f48 <ferror@plt+0x336a8>
  436f6c:	ldr	w0, [x19, #20]
  436f70:	cbnz	w0, 436f64 <ferror@plt+0x336c4>
  436f74:	ldr	x0, [x19, #8]
  436f78:	ldrb	w1, [x20]
  436f7c:	ldrb	w2, [x0]
  436f80:	cmp	w2, w1
  436f84:	b.ne	436f64 <ferror@plt+0x336c4>  // b.any
  436f88:	mov	x1, x20
  436f8c:	bl	4034a0 <strcmp@plt>
  436f90:	cbnz	w0, 436f64 <ferror@plt+0x336c4>
  436f94:	ldr	x22, [x19, #32]
  436f98:	ldp	x19, x20, [sp, #16]
  436f9c:	mov	x0, x22
  436fa0:	ldp	x21, x22, [sp, #32]
  436fa4:	ldp	x29, x30, [sp], #48
  436fa8:	ret
  436fac:	ldr	x22, [x22, #8]
  436fb0:	cbnz	x22, 436fc0 <ferror@plt+0x33720>
  436fb4:	b	437008 <ferror@plt+0x33768>
  436fb8:	ldr	x22, [x22]
  436fbc:	cbz	x22, 437008 <ferror@plt+0x33768>
  436fc0:	ldr	x0, [x22, #16]
  436fc4:	cbz	x0, 436fb8 <ferror@plt+0x33718>
  436fc8:	ldr	x19, [x0]
  436fcc:	cbnz	x19, 436fdc <ferror@plt+0x3373c>
  436fd0:	b	436fb8 <ferror@plt+0x33718>
  436fd4:	ldr	x19, [x19]
  436fd8:	cbz	x19, 436fb8 <ferror@plt+0x33718>
  436fdc:	ldr	w0, [x19, #20]
  436fe0:	cbnz	w0, 436fd4 <ferror@plt+0x33734>
  436fe4:	ldr	x0, [x19, #8]
  436fe8:	ldrb	w1, [x20]
  436fec:	ldrb	w2, [x0]
  436ff0:	cmp	w2, w1
  436ff4:	b.ne	436fd4 <ferror@plt+0x33734>  // b.any
  436ff8:	mov	x1, x20
  436ffc:	bl	4034a0 <strcmp@plt>
  437000:	cbnz	w0, 436fd4 <ferror@plt+0x33734>
  437004:	b	436f94 <ferror@plt+0x336f4>
  437008:	mov	x0, x22
  43700c:	ldp	x19, x20, [sp, #16]
  437010:	ldp	x21, x22, [sp, #32]
  437014:	ldp	x29, x30, [sp], #48
  437018:	ret
  43701c:	mov	w2, #0x5                   	// #5
  437020:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437024:	mov	x0, #0x0                   	// #0
  437028:	add	x1, x1, #0x9c0
  43702c:	bl	403700 <dcgettext@plt>
  437030:	mov	x2, x0
  437034:	adrp	x3, 471000 <_sch_istable+0x1478>
  437038:	adrp	x1, 449000 <warn@@Base+0x79e8>
  43703c:	add	x1, x1, #0x3d8
  437040:	ldr	x0, [x3, #3776]
  437044:	bl	403880 <fprintf@plt>
  437048:	b	436f9c <ferror@plt+0x336fc>
  43704c:	nop
  437050:	stp	x29, x30, [sp, #-64]!
  437054:	mov	x29, sp
  437058:	str	x23, [sp, #48]
  43705c:	ldr	x23, [x0]
  437060:	cbz	x23, 4370f0 <ferror@plt+0x33850>
  437064:	stp	x21, x22, [sp, #32]
  437068:	mov	x21, x1
  43706c:	mov	w22, w2
  437070:	stp	x19, x20, [sp, #16]
  437074:	ldr	x20, [x23, #8]
  437078:	cbnz	x20, 437088 <ferror@plt+0x337e8>
  43707c:	b	437138 <ferror@plt+0x33898>
  437080:	ldr	x20, [x20]
  437084:	cbz	x20, 437138 <ferror@plt+0x33898>
  437088:	ldr	x0, [x20, #16]
  43708c:	cbz	x0, 437080 <ferror@plt+0x337e0>
  437090:	ldr	x19, [x0]
  437094:	cbz	x19, 437080 <ferror@plt+0x337e0>
  437098:	cbz	w22, 437128 <ferror@plt+0x33888>
  43709c:	b	4370a8 <ferror@plt+0x33808>
  4370a0:	ldr	x19, [x19]
  4370a4:	cbz	x19, 437080 <ferror@plt+0x337e0>
  4370a8:	ldr	w0, [x19, #20]
  4370ac:	cmp	w0, #0x1
  4370b0:	b.ne	4370a0 <ferror@plt+0x33800>  // b.any
  4370b4:	ldr	x0, [x19, #32]
  4370b8:	ldr	w0, [x0]
  4370bc:	cmp	w22, w0
  4370c0:	b.ne	4370a0 <ferror@plt+0x33800>  // b.any
  4370c4:	ldr	x0, [x19, #8]
  4370c8:	ldrb	w2, [x21]
  4370cc:	ldrb	w1, [x0]
  4370d0:	cmp	w2, w1
  4370d4:	b.ne	4370a0 <ferror@plt+0x33800>  // b.any
  4370d8:	mov	x1, x21
  4370dc:	bl	4034a0 <strcmp@plt>
  4370e0:	cbnz	w0, 4370a0 <ferror@plt+0x33800>
  4370e4:	ldr	x23, [x19, #32]
  4370e8:	ldp	x19, x20, [sp, #16]
  4370ec:	ldp	x21, x22, [sp, #32]
  4370f0:	mov	x0, x23
  4370f4:	ldr	x23, [sp, #48]
  4370f8:	ldp	x29, x30, [sp], #64
  4370fc:	ret
  437100:	ldr	x0, [x19, #8]
  437104:	ldrb	w1, [x21]
  437108:	ldrb	w2, [x0]
  43710c:	cmp	w2, w1
  437110:	b.ne	437120 <ferror@plt+0x33880>  // b.any
  437114:	mov	x1, x21
  437118:	bl	4034a0 <strcmp@plt>
  43711c:	cbz	w0, 4370e4 <ferror@plt+0x33844>
  437120:	ldr	x19, [x19]
  437124:	cbz	x19, 437080 <ferror@plt+0x337e0>
  437128:	ldr	w0, [x19, #20]
  43712c:	cmp	w0, #0x1
  437130:	b.ne	437120 <ferror@plt+0x33880>  // b.any
  437134:	b	437100 <ferror@plt+0x33860>
  437138:	ldr	x23, [x23]
  43713c:	cbnz	x23, 437074 <ferror@plt+0x337d4>
  437140:	ldp	x19, x20, [sp, #16]
  437144:	ldp	x21, x22, [sp, #32]
  437148:	b	4370f0 <ferror@plt+0x33850>
  43714c:	nop
  437150:	cbz	x1, 4371a4 <ferror@plt+0x33904>
  437154:	stp	x29, x30, [sp, #-32]!
  437158:	mov	x29, sp
  43715c:	ldr	w2, [x1]
  437160:	cmp	w2, #0x1
  437164:	b.eq	4371b0 <ferror@plt+0x33910>  // b.none
  437168:	sub	w2, w2, #0x16
  43716c:	cmp	w2, #0x1
  437170:	b.hi	437194 <ferror@plt+0x338f4>  // b.pmore
  437174:	ldr	x3, [x1, #16]
  437178:	stp	xzr, x1, [sp, #16]
  43717c:	add	x2, sp, #0x10
  437180:	ldr	x1, [x3, #8]
  437184:	bl	433a88 <ferror@plt+0x301e8>
  437188:	mov	x1, x0
  43718c:	mov	w2, #0x0                   	// #0
  437190:	cbz	x1, 437198 <ferror@plt+0x338f8>
  437194:	ldr	w2, [x1]
  437198:	mov	w0, w2
  43719c:	ldp	x29, x30, [sp], #32
  4371a0:	ret
  4371a4:	mov	w2, #0x0                   	// #0
  4371a8:	mov	w0, w2
  4371ac:	ret
  4371b0:	ldr	x3, [x1, #16]
  4371b4:	stp	xzr, x1, [sp, #16]
  4371b8:	ldr	x1, [x3]
  4371bc:	ldr	x1, [x1]
  4371c0:	cbz	x1, 437198 <ferror@plt+0x338f8>
  4371c4:	add	x2, sp, #0x10
  4371c8:	bl	433a88 <ferror@plt+0x301e8>
  4371cc:	mov	x1, x0
  4371d0:	b	43718c <ferror@plt+0x338ec>
  4371d4:	nop
  4371d8:	ldr	w0, [x1]
  4371dc:	cmp	w0, #0x1
  4371e0:	b.ne	4371fc <ferror@plt+0x3395c>  // b.any
  4371e4:	ldr	x0, [x1, #16]
  4371e8:	ldr	x1, [x0]
  4371ec:	ldr	x1, [x1]
  4371f0:	cbnz	x1, 4371d8 <ferror@plt+0x33938>
  4371f4:	ldr	x0, [x0, #8]
  4371f8:	ret
  4371fc:	sub	w2, w0, #0x16
  437200:	mov	x0, #0x0                   	// #0
  437204:	cmp	w2, #0x1
  437208:	b.hi	4371f8 <ferror@plt+0x33958>  // b.pmore
  43720c:	ldr	x0, [x1, #16]
  437210:	ldr	x0, [x0]
  437214:	ldr	x0, [x0, #8]
  437218:	b	4371f8 <ferror@plt+0x33958>
  43721c:	nop
  437220:	cbnz	x1, 43723c <ferror@plt+0x3399c>
  437224:	b	437264 <ferror@plt+0x339c4>
  437228:	cmp	w2, #0x1
  43722c:	b.hi	437264 <ferror@plt+0x339c4>  // b.pmore
  437230:	ldr	x0, [x1, #16]
  437234:	ldr	x1, [x0, #8]
  437238:	cbz	x1, 437264 <ferror@plt+0x339c4>
  43723c:	ldr	w0, [x1, #4]
  437240:	cbnz	w0, 43726c <ferror@plt+0x339cc>
  437244:	ldr	w0, [x1]
  437248:	sub	w2, w0, #0x16
  43724c:	cmp	w0, #0x1
  437250:	b.ne	437228 <ferror@plt+0x33988>  // b.any
  437254:	ldr	x0, [x1, #16]
  437258:	ldr	x0, [x0]
  43725c:	ldr	x1, [x0]
  437260:	b	437220 <ferror@plt+0x33980>
  437264:	mov	x0, #0x0                   	// #0
  437268:	ret
  43726c:	mov	w0, w0
  437270:	ret
  437274:	nop
  437278:	cbz	x1, 437310 <ferror@plt+0x33a70>
  43727c:	stp	x29, x30, [sp, #-32]!
  437280:	mov	x29, sp
  437284:	ldr	w2, [x1]
  437288:	cmp	w2, #0x1
  43728c:	b.eq	4372e8 <ferror@plt+0x33a48>  // b.none
  437290:	sub	w2, w2, #0x16
  437294:	cmp	w2, #0x1
  437298:	b.hi	4372b8 <ferror@plt+0x33a18>  // b.pmore
  43729c:	ldr	x3, [x1, #16]
  4372a0:	stp	xzr, x1, [sp, #16]
  4372a4:	add	x2, sp, #0x10
  4372a8:	ldr	x1, [x3, #8]
  4372ac:	bl	433a88 <ferror@plt+0x301e8>
  4372b0:	mov	x1, x0
  4372b4:	cbz	x1, 4372cc <ferror@plt+0x33a2c>
  4372b8:	ldr	w2, [x1]
  4372bc:	cmp	w2, #0xd
  4372c0:	b.eq	4372d8 <ferror@plt+0x33a38>  // b.none
  4372c4:	cmp	w2, #0x13
  4372c8:	b.eq	4372d8 <ferror@plt+0x33a38>  // b.none
  4372cc:	mov	x0, #0x0                   	// #0
  4372d0:	ldp	x29, x30, [sp], #32
  4372d4:	ret
  4372d8:	ldr	x0, [x1, #16]
  4372dc:	ldr	x0, [x0]
  4372e0:	ldp	x29, x30, [sp], #32
  4372e4:	ret
  4372e8:	ldr	x2, [x1, #16]
  4372ec:	stp	xzr, x1, [sp, #16]
  4372f0:	ldr	x1, [x2]
  4372f4:	ldr	x1, [x1]
  4372f8:	cbz	x1, 4372cc <ferror@plt+0x33a2c>
  4372fc:	add	x2, sp, #0x10
  437300:	bl	433a88 <ferror@plt+0x301e8>
  437304:	mov	x1, x0
  437308:	cbnz	x1, 4372b8 <ferror@plt+0x33a18>
  43730c:	b	4372cc <ferror@plt+0x33a2c>
  437310:	mov	x0, #0x0                   	// #0
  437314:	ret
  437318:	cbz	x1, 4373ec <ferror@plt+0x33b4c>
  43731c:	stp	x29, x30, [sp, #-48]!
  437320:	mov	x29, sp
  437324:	ldr	w3, [x1]
  437328:	str	x19, [sp, #16]
  43732c:	mov	x19, x2
  437330:	cmp	w3, #0x1
  437334:	b.eq	4373c4 <ferror@plt+0x33b24>  // b.none
  437338:	sub	w3, w3, #0x16
  43733c:	cmp	w3, #0x1
  437340:	b.hi	437360 <ferror@plt+0x33ac0>  // b.pmore
  437344:	ldr	x3, [x1, #16]
  437348:	stp	xzr, x1, [sp, #32]
  43734c:	add	x2, sp, #0x20
  437350:	ldr	x1, [x3, #8]
  437354:	bl	433a88 <ferror@plt+0x301e8>
  437358:	mov	x1, x0
  43735c:	cbz	x1, 437374 <ferror@plt+0x33ad4>
  437360:	ldr	w3, [x1]
  437364:	cmp	w3, #0xd
  437368:	b.eq	4373a4 <ferror@plt+0x33b04>  // b.none
  43736c:	cmp	w3, #0x13
  437370:	b.eq	437384 <ferror@plt+0x33ae4>  // b.none
  437374:	mov	x0, #0x0                   	// #0
  437378:	ldr	x19, [sp, #16]
  43737c:	ldp	x29, x30, [sp], #48
  437380:	ret
  437384:	ldr	x0, [x1, #16]
  437388:	ldr	w0, [x0, #24]
  43738c:	str	w0, [x19]
  437390:	ldr	x19, [sp, #16]
  437394:	ldr	x0, [x1, #16]
  437398:	ldr	x0, [x0, #16]
  43739c:	ldp	x29, x30, [sp], #48
  4373a0:	ret
  4373a4:	ldr	x0, [x1, #16]
  4373a8:	ldr	w0, [x0, #16]
  4373ac:	str	w0, [x19]
  4373b0:	ldr	x19, [sp, #16]
  4373b4:	ldr	x0, [x1, #16]
  4373b8:	ldr	x0, [x0, #8]
  4373bc:	ldp	x29, x30, [sp], #48
  4373c0:	ret
  4373c4:	ldr	x2, [x1, #16]
  4373c8:	stp	xzr, x1, [sp, #32]
  4373cc:	ldr	x1, [x2]
  4373d0:	ldr	x1, [x1]
  4373d4:	cbz	x1, 437374 <ferror@plt+0x33ad4>
  4373d8:	add	x2, sp, #0x20
  4373dc:	bl	433a88 <ferror@plt+0x301e8>
  4373e0:	mov	x1, x0
  4373e4:	cbnz	x1, 437360 <ferror@plt+0x33ac0>
  4373e8:	b	437374 <ferror@plt+0x33ad4>
  4373ec:	mov	x0, #0x0                   	// #0
  4373f0:	ret
  4373f4:	nop
  4373f8:	cbz	x1, 4374a0 <ferror@plt+0x33c00>
  4373fc:	stp	x29, x30, [sp, #-32]!
  437400:	mov	x29, sp
  437404:	ldr	w2, [x1]
  437408:	cmp	w2, #0x1
  43740c:	b.eq	437478 <ferror@plt+0x33bd8>  // b.none
  437410:	sub	w2, w2, #0x16
  437414:	cmp	w2, #0x1
  437418:	b.hi	437438 <ferror@plt+0x33b98>  // b.pmore
  43741c:	ldr	x3, [x1, #16]
  437420:	stp	xzr, x1, [sp, #16]
  437424:	add	x2, sp, #0x10
  437428:	ldr	x1, [x3, #8]
  43742c:	bl	433a88 <ferror@plt+0x301e8>
  437430:	mov	x1, x0
  437434:	cbz	x1, 43746c <ferror@plt+0x33bcc>
  437438:	ldr	w2, [x1]
  43743c:	cmp	w2, #0x14
  437440:	b.eq	437458 <ferror@plt+0x33bb8>  // b.none
  437444:	b.hi	437464 <ferror@plt+0x33bc4>  // b.pmore
  437448:	cmp	w2, #0xc
  43744c:	b.eq	437458 <ferror@plt+0x33bb8>  // b.none
  437450:	cmp	w2, #0xe
  437454:	b.ne	43746c <ferror@plt+0x33bcc>  // b.any
  437458:	ldr	x0, [x1, #16]
  43745c:	ldp	x29, x30, [sp], #32
  437460:	ret
  437464:	cmp	w2, #0x15
  437468:	b.eq	437458 <ferror@plt+0x33bb8>  // b.none
  43746c:	mov	x0, #0x0                   	// #0
  437470:	ldp	x29, x30, [sp], #32
  437474:	ret
  437478:	ldr	x2, [x1, #16]
  43747c:	stp	xzr, x1, [sp, #16]
  437480:	ldr	x1, [x2]
  437484:	ldr	x1, [x1]
  437488:	cbz	x1, 43746c <ferror@plt+0x33bcc>
  43748c:	add	x2, sp, #0x10
  437490:	bl	433a88 <ferror@plt+0x301e8>
  437494:	mov	x1, x0
  437498:	cbnz	x1, 437438 <ferror@plt+0x33b98>
  43749c:	b	43746c <ferror@plt+0x33bcc>
  4374a0:	mov	x0, #0x0                   	// #0
  4374a4:	ret
  4374a8:	cbz	x1, 437528 <ferror@plt+0x33c88>
  4374ac:	stp	x29, x30, [sp, #-32]!
  4374b0:	mov	x29, sp
  4374b4:	ldr	w2, [x1]
  4374b8:	cmp	w2, #0x1
  4374bc:	b.eq	437508 <ferror@plt+0x33c68>  // b.none
  4374c0:	sub	w2, w2, #0x16
  4374c4:	cmp	w2, #0x1
  4374c8:	b.hi	4374e8 <ferror@plt+0x33c48>  // b.pmore
  4374cc:	ldr	x3, [x1, #16]
  4374d0:	stp	xzr, x1, [sp, #16]
  4374d4:	add	x2, sp, #0x10
  4374d8:	ldr	x1, [x3, #8]
  4374dc:	bl	433a88 <ferror@plt+0x301e8>
  4374e0:	mov	x1, x0
  4374e4:	cbz	x1, 43751c <ferror@plt+0x33c7c>
  4374e8:	ldr	w0, [x1]
  4374ec:	sub	w0, w0, #0x7
  4374f0:	cmp	w0, #0x3
  4374f4:	b.hi	43751c <ferror@plt+0x33c7c>  // b.pmore
  4374f8:	ldr	x0, [x1, #16]
  4374fc:	ldr	x0, [x0]
  437500:	ldp	x29, x30, [sp], #32
  437504:	ret
  437508:	ldr	x2, [x1, #16]
  43750c:	stp	xzr, x1, [sp, #16]
  437510:	ldr	x1, [x2]
  437514:	ldr	x1, [x1]
  437518:	cbnz	x1, 437530 <ferror@plt+0x33c90>
  43751c:	mov	x0, #0x0                   	// #0
  437520:	ldp	x29, x30, [sp], #32
  437524:	ret
  437528:	mov	x0, #0x0                   	// #0
  43752c:	ret
  437530:	add	x2, sp, #0x10
  437534:	bl	433a88 <ferror@plt+0x301e8>
  437538:	mov	x1, x0
  43753c:	cbnz	x1, 4374e8 <ferror@plt+0x33c48>
  437540:	b	43751c <ferror@plt+0x33c7c>
  437544:	nop
  437548:	cbz	x1, 437554 <ferror@plt+0x33cb4>
  43754c:	ldr	x0, [x1, #8]
  437550:	ret
  437554:	mov	x0, #0x0                   	// #0
  437558:	ret
  43755c:	nop
  437560:	cbz	x1, 43756c <ferror@plt+0x33ccc>
  437564:	ldr	x0, [x1]
  437568:	ret
  43756c:	mov	x0, #0x0                   	// #0
  437570:	ret
  437574:	nop
  437578:	cbz	x1, 437590 <ferror@plt+0x33cf0>
  43757c:	ldr	w2, [x1, #20]
  437580:	mov	x0, #0xffffffffffffffff    	// #-1
  437584:	cbnz	w2, 43758c <ferror@plt+0x33cec>
  437588:	ldr	w0, [x1, #24]
  43758c:	ret
  437590:	mov	x0, #0xffffffffffffffff    	// #-1
  437594:	ret
  437598:	cbz	x1, 4375b0 <ferror@plt+0x33d10>
  43759c:	ldr	w2, [x1, #20]
  4375a0:	mov	x0, #0xffffffffffffffff    	// #-1
  4375a4:	cbnz	w2, 4375ac <ferror@plt+0x33d0c>
  4375a8:	ldr	w0, [x1, #28]
  4375ac:	ret
  4375b0:	mov	x0, #0xffffffffffffffff    	// #-1
  4375b4:	ret
  4375b8:	cbz	x1, 4375c4 <ferror@plt+0x33d24>
  4375bc:	ldr	w0, [x1, #16]
  4375c0:	ret
  4375c4:	mov	w0, #0x3                   	// #3
  4375c8:	ret
  4375cc:	nop
  4375d0:	cbz	x1, 4375e4 <ferror@plt+0x33d44>
  4375d4:	ldr	w0, [x1, #20]
  4375d8:	cbz	w0, 4375e4 <ferror@plt+0x33d44>
  4375dc:	ldr	x0, [x1, #24]
  4375e0:	ret
  4375e4:	mov	x0, #0x0                   	// #0
  4375e8:	ret
  4375ec:	nop
  4375f0:	stp	x29, x30, [sp, #-64]!
  4375f4:	mov	x29, sp
  4375f8:	stp	x19, x20, [sp, #16]
  4375fc:	mov	x20, x0
  437600:	stp	x21, x22, [sp, #32]
  437604:	mov	x22, x1
  437608:	ldr	w1, [x0, #52]
  43760c:	stp	x23, x24, [sp, #48]
  437610:	str	xzr, [x0, #80]
  437614:	ldr	x24, [x0]
  437618:	ldr	w0, [x0, #48]
  43761c:	str	w1, [x20, #56]
  437620:	add	w0, w0, #0x1
  437624:	str	w0, [x20, #48]
  437628:	cbz	x24, 437744 <ferror@plt+0x33ea4>
  43762c:	mov	x21, x2
  437630:	ldp	x1, x3, [x24, #8]
  437634:	mov	x0, x21
  437638:	ldr	x2, [x22]
  43763c:	ldr	x1, [x1, #8]
  437640:	str	x3, [x20, #64]
  437644:	str	wzr, [x20, #72]
  437648:	blr	x2
  43764c:	cbz	w0, 437680 <ferror@plt+0x33de0>
  437650:	ldr	x23, [x24, #8]
  437654:	cbz	x23, 4376c8 <ferror@plt+0x33e28>
  437658:	ldr	x0, [x23, #16]
  43765c:	cbnz	x0, 437698 <ferror@plt+0x33df8>
  437660:	ldr	x23, [x23]
  437664:	cbz	x23, 4376c8 <ferror@plt+0x33e28>
  437668:	ldr	x2, [x22, #8]
  43766c:	mov	x0, x21
  437670:	ldr	x1, [x23, #8]
  437674:	blr	x2
  437678:	cbnz	w0, 437658 <ferror@plt+0x33db8>
  43767c:	nop
  437680:	mov	w0, #0x0                   	// #0
  437684:	ldp	x19, x20, [sp, #16]
  437688:	ldp	x21, x22, [sp, #32]
  43768c:	ldp	x23, x24, [sp, #48]
  437690:	ldp	x29, x30, [sp], #64
  437694:	ret
  437698:	ldr	x19, [x0]
  43769c:	cbnz	x19, 4376ac <ferror@plt+0x33e0c>
  4376a0:	b	437660 <ferror@plt+0x33dc0>
  4376a4:	ldr	x19, [x19]
  4376a8:	cbz	x19, 437660 <ferror@plt+0x33dc0>
  4376ac:	mov	x3, x19
  4376b0:	mov	x2, x21
  4376b4:	mov	x1, x22
  4376b8:	mov	x0, x20
  4376bc:	bl	4350b8 <ferror@plt+0x31818>
  4376c0:	cbnz	w0, 4376a4 <ferror@plt+0x33e04>
  4376c4:	b	437680 <ferror@plt+0x33de0>
  4376c8:	ldr	x19, [x20, #64]
  4376cc:	cbz	x19, 43773c <ferror@plt+0x33e9c>
  4376d0:	ldr	w0, [x20, #72]
  4376d4:	cmp	w0, #0x9
  4376d8:	b.ls	437718 <ferror@plt+0x33e78>  // b.plast
  4376dc:	b	437728 <ferror@plt+0x33e88>
  4376e0:	ldr	x3, [x0, #96]
  4376e4:	cmn	x3, #0x1
  4376e8:	b.eq	43773c <ferror@plt+0x33e9c>  // b.none
  4376ec:	ldr	x0, [x19, #8]
  4376f0:	ldr	x4, [x22, #344]
  4376f4:	ldr	x1, [x0, #8]
  4376f8:	mov	x0, x21
  4376fc:	blr	x4
  437700:	cbz	w0, 437680 <ferror@plt+0x33de0>
  437704:	ldr	w0, [x20, #72]
  437708:	add	w0, w0, #0x1
  43770c:	str	w0, [x20, #72]
  437710:	cmp	w0, #0x9
  437714:	b.hi	437728 <ferror@plt+0x33e88>  // b.pmore
  437718:	add	x0, x19, w0, uxtw #3
  43771c:	ldr	x2, [x0, #16]
  437720:	cmn	x2, #0x1
  437724:	b.ne	4376e0 <ferror@plt+0x33e40>  // b.any
  437728:	ldr	x19, [x19]
  43772c:	str	x19, [x20, #64]
  437730:	str	wzr, [x20, #72]
  437734:	mov	w0, #0x0                   	// #0
  437738:	cbnz	x19, 437718 <ferror@plt+0x33e78>
  43773c:	ldr	x24, [x24]
  437740:	cbnz	x24, 437630 <ferror@plt+0x33d90>
  437744:	mov	w0, #0x1                   	// #1
  437748:	b	437684 <ferror@plt+0x33de4>
  43774c:	nop
  437750:	stp	x29, x30, [sp, #-32]!
  437754:	adrp	x2, 471000 <_sch_istable+0x1478>
  437758:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43775c:	mov	x29, sp
  437760:	stp	x19, x20, [sp, #16]
  437764:	add	x1, x1, #0xb20
  437768:	mov	x19, x0
  43776c:	ldr	x20, [x2, #3776]
  437770:	mov	x0, #0x0                   	// #0
  437774:	mov	w2, #0x5                   	// #5
  437778:	bl	403700 <dcgettext@plt>
  43777c:	mov	x2, x19
  437780:	mov	x1, x0
  437784:	mov	x0, x20
  437788:	ldp	x19, x20, [sp, #16]
  43778c:	ldp	x29, x30, [sp], #32
  437790:	b	403880 <fprintf@plt>
  437794:	nop
  437798:	stp	x29, x30, [sp, #-48]!
  43779c:	mov	x29, sp
  4377a0:	stp	x19, x20, [sp, #16]
  4377a4:	mov	w19, w2
  4377a8:	add	w2, w2, #0x22
  4377ac:	cmp	w2, #0x21
  4377b0:	b.hi	437830 <ferror@plt+0x33f90>  // b.pmore
  4377b4:	neg	w19, w19
  4377b8:	add	x20, x1, w19, sxtw #3
  4377bc:	ldr	x2, [x20, #144]
  4377c0:	str	x21, [sp, #32]
  4377c4:	cbz	x2, 4377dc <ferror@plt+0x33f3c>
  4377c8:	ldr	x21, [sp, #32]
  4377cc:	mov	x0, x2
  4377d0:	ldp	x19, x20, [sp, #16]
  4377d4:	ldp	x29, x30, [sp], #48
  4377d8:	ret
  4377dc:	sub	w1, w19, #0x2
  4377e0:	mov	x21, x0
  4377e4:	cmp	w1, #0x20
  4377e8:	b.hi	437c28 <ferror@plt+0x34388>  // b.pmore
  4377ec:	adrp	x0, 454000 <warn@@Base+0x129e8>
  4377f0:	add	x0, x0, #0x26c
  4377f4:	ldrh	w0, [x0, w1, uxtw #1]
  4377f8:	adr	x1, 437804 <ferror@plt+0x33f64>
  4377fc:	add	x0, x1, w0, sxth #2
  437800:	br	x0
  437804:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437808:	add	x1, x1, #0xcb8
  43780c:	mov	x0, x21
  437810:	bl	436b18 <ferror@plt+0x33278>
  437814:	ldr	x21, [sp, #32]
  437818:	str	x0, [x20, #144]
  43781c:	mov	x2, x0
  437820:	mov	x0, x2
  437824:	ldp	x19, x20, [sp, #16]
  437828:	ldp	x29, x30, [sp], #48
  43782c:	ret
  437830:	adrp	x0, 471000 <_sch_istable+0x1478>
  437834:	mov	w2, #0x5                   	// #5
  437838:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43783c:	add	x1, x1, #0xcc8
  437840:	ldr	x20, [x0, #3776]
  437844:	mov	x0, #0x0                   	// #0
  437848:	bl	403700 <dcgettext@plt>
  43784c:	mov	x1, x0
  437850:	mov	w2, w19
  437854:	mov	x0, x20
  437858:	bl	403880 <fprintf@plt>
  43785c:	mov	x2, #0x0                   	// #0
  437860:	b	4377cc <ferror@plt+0x33f2c>
  437864:	mov	w1, #0x8                   	// #8
  437868:	mov	x0, x21
  43786c:	bl	436358 <ferror@plt+0x32ab8>
  437870:	mov	x2, x0
  437874:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437878:	add	x1, x1, #0xca8
  43787c:	b	43780c <ferror@plt+0x33f6c>
  437880:	mov	w2, #0x1                   	// #1
  437884:	mov	w1, #0x8                   	// #8
  437888:	mov	x0, x21
  43788c:	bl	4362f0 <ferror@plt+0x32a50>
  437890:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437894:	mov	x2, x0
  437898:	add	x1, x1, #0xc90
  43789c:	b	43780c <ferror@plt+0x33f6c>
  4378a0:	mov	w2, #0x0                   	// #0
  4378a4:	mov	w1, #0x8                   	// #8
  4378a8:	mov	x0, x21
  4378ac:	bl	4362f0 <ferror@plt+0x32a50>
  4378b0:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4378b4:	mov	x2, x0
  4378b8:	add	x1, x1, #0xc80
  4378bc:	b	43780c <ferror@plt+0x33f6c>
  4378c0:	mov	w2, #0x0                   	// #0
  4378c4:	mov	w1, #0x2                   	// #2
  4378c8:	mov	x0, x21
  4378cc:	bl	4362f0 <ferror@plt+0x32a50>
  4378d0:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4378d4:	mov	x2, x0
  4378d8:	add	x1, x1, #0xc78
  4378dc:	b	43780c <ferror@plt+0x33f6c>
  4378e0:	mov	w2, #0x0                   	// #0
  4378e4:	mov	w1, #0x4                   	// #4
  4378e8:	mov	x0, x21
  4378ec:	bl	4362f0 <ferror@plt+0x32a50>
  4378f0:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4378f4:	mov	x2, x0
  4378f8:	add	x1, x1, #0xc68
  4378fc:	b	43780c <ferror@plt+0x33f6c>
  437900:	mov	w2, #0x0                   	// #0
  437904:	mov	w1, #0x2                   	// #2
  437908:	mov	x0, x21
  43790c:	bl	4362f0 <ferror@plt+0x32a50>
  437910:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437914:	mov	x2, x0
  437918:	add	x1, x1, #0xc58
  43791c:	b	43780c <ferror@plt+0x33f6c>
  437920:	mov	w2, #0x0                   	// #0
  437924:	mov	w1, #0x1                   	// #1
  437928:	mov	x0, x21
  43792c:	bl	4362f0 <ferror@plt+0x32a50>
  437930:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437934:	mov	x2, x0
  437938:	add	x1, x1, #0xc48
  43793c:	b	43780c <ferror@plt+0x33f6c>
  437940:	mov	w1, #0x10                  	// #16
  437944:	mov	x0, x21
  437948:	bl	436388 <ferror@plt+0x32ae8>
  43794c:	mov	x2, x0
  437950:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437954:	add	x1, x1, #0xc38
  437958:	b	43780c <ferror@plt+0x33f6c>
  43795c:	mov	w1, #0x8                   	// #8
  437960:	mov	x0, x21
  437964:	bl	436388 <ferror@plt+0x32ae8>
  437968:	mov	x2, x0
  43796c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437970:	add	x1, x1, #0xc30
  437974:	b	43780c <ferror@plt+0x33f6c>
  437978:	mov	w1, #0x4                   	// #4
  43797c:	mov	x0, x21
  437980:	bl	436358 <ferror@plt+0x32ab8>
  437984:	mov	x2, x0
  437988:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43798c:	add	x1, x1, #0xc28
  437990:	b	43780c <ferror@plt+0x33f6c>
  437994:	mov	w1, #0x4                   	// #4
  437998:	mov	x0, x21
  43799c:	bl	436358 <ferror@plt+0x32ab8>
  4379a0:	mov	x2, x0
  4379a4:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4379a8:	add	x1, x1, #0xc18
  4379ac:	b	43780c <ferror@plt+0x33f6c>
  4379b0:	mov	w1, #0x2                   	// #2
  4379b4:	mov	x0, x21
  4379b8:	bl	436358 <ferror@plt+0x32ab8>
  4379bc:	mov	x2, x0
  4379c0:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4379c4:	add	x1, x1, #0xc08
  4379c8:	b	43780c <ferror@plt+0x33f6c>
  4379cc:	mov	w1, #0x1                   	// #1
  4379d0:	mov	x0, x21
  4379d4:	bl	436358 <ferror@plt+0x32ab8>
  4379d8:	mov	x2, x0
  4379dc:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4379e0:	add	x1, x1, #0xbf8
  4379e4:	b	43780c <ferror@plt+0x33f6c>
  4379e8:	mov	w2, #0x1                   	// #1
  4379ec:	mov	x0, x21
  4379f0:	mov	w1, w2
  4379f4:	bl	4362f0 <ferror@plt+0x32a50>
  4379f8:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4379fc:	mov	x2, x0
  437a00:	add	x1, x1, #0xbe8
  437a04:	b	43780c <ferror@plt+0x33f6c>
  437a08:	mov	w1, #0x8                   	// #8
  437a0c:	mov	x0, x21
  437a10:	bl	436328 <ferror@plt+0x32a88>
  437a14:	mov	x2, x0
  437a18:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437a1c:	add	x1, x1, #0xbd0
  437a20:	b	43780c <ferror@plt+0x33f6c>
  437a24:	mov	w1, #0x4                   	// #4
  437a28:	mov	x0, x21
  437a2c:	bl	436328 <ferror@plt+0x32a88>
  437a30:	mov	x2, x0
  437a34:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437a38:	add	x1, x1, #0xbc0
  437a3c:	b	43780c <ferror@plt+0x33f6c>
  437a40:	mov	w1, #0x4                   	// #4
  437a44:	mov	x0, x21
  437a48:	bl	436358 <ferror@plt+0x32ab8>
  437a4c:	mov	x2, x0
  437a50:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437a54:	add	x1, x1, #0xbb8
  437a58:	b	43780c <ferror@plt+0x33f6c>
  437a5c:	mov	w2, #0x0                   	// #0
  437a60:	mov	w1, #0x4                   	// #4
  437a64:	mov	x0, x21
  437a68:	bl	4362f0 <ferror@plt+0x32a50>
  437a6c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437a70:	mov	x2, x0
  437a74:	add	x1, x1, #0xbb0
  437a78:	b	43780c <ferror@plt+0x33f6c>
  437a7c:	mov	w1, #0x8                   	// #8
  437a80:	mov	x0, x21
  437a84:	bl	436328 <ferror@plt+0x32a88>
  437a88:	mov	x2, x0
  437a8c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437a90:	add	x1, x1, #0xba0
  437a94:	b	43780c <ferror@plt+0x33f6c>
  437a98:	mov	w1, #0x8                   	// #8
  437a9c:	mov	x0, x21
  437aa0:	bl	436328 <ferror@plt+0x32a88>
  437aa4:	mov	x2, x0
  437aa8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  437aac:	add	x1, x1, #0x978
  437ab0:	b	43780c <ferror@plt+0x33f6c>
  437ab4:	mov	w1, #0x4                   	// #4
  437ab8:	mov	x0, x21
  437abc:	bl	436328 <ferror@plt+0x32a88>
  437ac0:	mov	x2, x0
  437ac4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  437ac8:	add	x1, x1, #0x970
  437acc:	b	43780c <ferror@plt+0x33f6c>
  437ad0:	mov	x0, x21
  437ad4:	bl	4362c8 <ferror@plt+0x32a28>
  437ad8:	adrp	x1, 452000 <warn@@Base+0x109e8>
  437adc:	mov	x2, x0
  437ae0:	add	x1, x1, #0x8d8
  437ae4:	b	43780c <ferror@plt+0x33f6c>
  437ae8:	mov	w2, #0x1                   	// #1
  437aec:	mov	w1, #0x4                   	// #4
  437af0:	mov	x0, x21
  437af4:	bl	4362f0 <ferror@plt+0x32a50>
  437af8:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437afc:	mov	x2, x0
  437b00:	add	x1, x1, #0xb90
  437b04:	b	43780c <ferror@plt+0x33f6c>
  437b08:	mov	w2, #0x1                   	// #1
  437b0c:	mov	w1, #0x4                   	// #4
  437b10:	mov	x0, x21
  437b14:	bl	4362f0 <ferror@plt+0x32a50>
  437b18:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437b1c:	mov	x2, x0
  437b20:	add	x1, x1, #0xb80
  437b24:	b	43780c <ferror@plt+0x33f6c>
  437b28:	mov	w2, #0x1                   	// #1
  437b2c:	mov	w1, #0x4                   	// #4
  437b30:	mov	x0, x21
  437b34:	bl	4362f0 <ferror@plt+0x32a50>
  437b38:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437b3c:	mov	x2, x0
  437b40:	add	x1, x1, #0xb70
  437b44:	b	43780c <ferror@plt+0x33f6c>
  437b48:	mov	w2, #0x1                   	// #1
  437b4c:	mov	w1, #0x2                   	// #2
  437b50:	mov	x0, x21
  437b54:	bl	4362f0 <ferror@plt+0x32a50>
  437b58:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437b5c:	mov	x2, x0
  437b60:	add	x1, x1, #0xb60
  437b64:	b	43780c <ferror@plt+0x33f6c>
  437b68:	mov	w2, #0x0                   	// #0
  437b6c:	mov	w1, #0x1                   	// #1
  437b70:	mov	x0, x21
  437b74:	bl	4362f0 <ferror@plt+0x32a50>
  437b78:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437b7c:	mov	x2, x0
  437b80:	add	x1, x1, #0xb50
  437b84:	b	43780c <ferror@plt+0x33f6c>
  437b88:	mov	w2, #0x1                   	// #1
  437b8c:	mov	x0, x21
  437b90:	mov	w1, w2
  437b94:	bl	4362f0 <ferror@plt+0x32a50>
  437b98:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437b9c:	mov	x2, x0
  437ba0:	add	x1, x1, #0xb40
  437ba4:	b	43780c <ferror@plt+0x33f6c>
  437ba8:	mov	w2, #0x0                   	// #0
  437bac:	mov	w1, #0x4                   	// #4
  437bb0:	mov	x0, x21
  437bb4:	bl	4362f0 <ferror@plt+0x32a50>
  437bb8:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437bbc:	mov	x2, x0
  437bc0:	add	x1, x1, #0xb38
  437bc4:	b	43780c <ferror@plt+0x33f6c>
  437bc8:	mov	w2, #0x0                   	// #0
  437bcc:	mov	w1, #0x2                   	// #2
  437bd0:	mov	x0, x21
  437bd4:	bl	4362f0 <ferror@plt+0x32a50>
  437bd8:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437bdc:	mov	x2, x0
  437be0:	add	x1, x1, #0xb30
  437be4:	b	43780c <ferror@plt+0x33f6c>
  437be8:	mov	w2, #0x0                   	// #0
  437bec:	mov	w1, #0x1                   	// #1
  437bf0:	mov	x0, x21
  437bf4:	bl	4362f0 <ferror@plt+0x32a50>
  437bf8:	adrp	x1, 457000 <warn@@Base+0x159e8>
  437bfc:	mov	x2, x0
  437c00:	add	x1, x1, #0x800
  437c04:	b	43780c <ferror@plt+0x33f6c>
  437c08:	mov	w2, #0x0                   	// #0
  437c0c:	mov	w1, #0x8                   	// #8
  437c10:	mov	x0, x21
  437c14:	bl	4362f0 <ferror@plt+0x32a50>
  437c18:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437c1c:	mov	x2, x0
  437c20:	add	x1, x1, #0xbd8
  437c24:	b	43780c <ferror@plt+0x33f6c>
  437c28:	mov	w2, #0x0                   	// #0
  437c2c:	mov	w1, #0x4                   	// #4
  437c30:	bl	4362f0 <ferror@plt+0x32a50>
  437c34:	mov	x2, x0
  437c38:	adrp	x1, 452000 <warn@@Base+0x109e8>
  437c3c:	add	x1, x1, #0xb78
  437c40:	b	43780c <ferror@plt+0x33f6c>
  437c44:	nop
  437c48:	stp	x29, x30, [sp, #-48]!
  437c4c:	mov	x29, sp
  437c50:	stp	x19, x20, [sp, #16]
  437c54:	ldr	w19, [x2]
  437c58:	tbnz	w19, #31, 437d08 <ferror@plt+0x34468>
  437c5c:	ldr	w0, [x0]
  437c60:	cmp	w0, w19
  437c64:	b.ls	437d08 <ferror@plt+0x34468>  // b.plast
  437c68:	str	x21, [sp, #32]
  437c6c:	ldr	w21, [x2, #4]
  437c70:	tbnz	w21, #31, 437d7c <ferror@plt+0x344dc>
  437c74:	ldr	x0, [x1]
  437c78:	cmp	w21, #0xf
  437c7c:	add	x19, x0, w19, sxtw #3
  437c80:	b.le	437ca4 <ferror@plt+0x34404>
  437c84:	mov	w20, w21
  437c88:	ldr	x1, [x19]
  437c8c:	cbz	x1, 437cc4 <ferror@plt+0x34424>
  437c90:	sub	w20, w20, #0x10
  437c94:	mov	x19, x1
  437c98:	cmp	w20, #0xf
  437c9c:	b.gt	437c88 <ferror@plt+0x343e8>
  437ca0:	and	w21, w21, #0xf
  437ca4:	ldr	x0, [x19]
  437ca8:	cbz	x0, 437d44 <ferror@plt+0x344a4>
  437cac:	add	x0, x0, #0x8
  437cb0:	add	x0, x0, w21, sxtw #3
  437cb4:	ldr	x21, [sp, #32]
  437cb8:	ldp	x19, x20, [sp, #16]
  437cbc:	ldp	x29, x30, [sp], #48
  437cc0:	ret
  437cc4:	mov	x0, #0x88                  	// #136
  437cc8:	bl	4032a0 <xmalloc@plt>
  437ccc:	str	x0, [x19]
  437cd0:	sub	w20, w20, #0x10
  437cd4:	stp	xzr, xzr, [x0]
  437cd8:	cmp	w20, #0xf
  437cdc:	stp	xzr, xzr, [x0, #16]
  437ce0:	stp	xzr, xzr, [x0, #32]
  437ce4:	stp	xzr, xzr, [x0, #48]
  437ce8:	stp	xzr, xzr, [x0, #64]
  437cec:	stp	xzr, xzr, [x0, #80]
  437cf0:	stp	xzr, xzr, [x0, #96]
  437cf4:	stp	xzr, xzr, [x0, #112]
  437cf8:	str	xzr, [x0, #128]
  437cfc:	ldr	x19, [x19]
  437d00:	b.gt	437c88 <ferror@plt+0x343e8>
  437d04:	b	437ca0 <ferror@plt+0x34400>
  437d08:	adrp	x0, 471000 <_sch_istable+0x1478>
  437d0c:	mov	w2, #0x5                   	// #5
  437d10:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437d14:	add	x1, x1, #0xce8
  437d18:	ldr	x20, [x0, #3776]
  437d1c:	mov	x0, #0x0                   	// #0
  437d20:	bl	403700 <dcgettext@plt>
  437d24:	mov	x1, x0
  437d28:	mov	w2, w19
  437d2c:	mov	x0, x20
  437d30:	bl	403880 <fprintf@plt>
  437d34:	mov	x0, #0x0                   	// #0
  437d38:	ldp	x19, x20, [sp, #16]
  437d3c:	ldp	x29, x30, [sp], #48
  437d40:	ret
  437d44:	mov	x0, #0x88                  	// #136
  437d48:	bl	4032a0 <xmalloc@plt>
  437d4c:	str	x0, [x19]
  437d50:	stp	xzr, xzr, [x0]
  437d54:	stp	xzr, xzr, [x0, #16]
  437d58:	stp	xzr, xzr, [x0, #32]
  437d5c:	stp	xzr, xzr, [x0, #48]
  437d60:	stp	xzr, xzr, [x0, #64]
  437d64:	stp	xzr, xzr, [x0, #80]
  437d68:	stp	xzr, xzr, [x0, #96]
  437d6c:	stp	xzr, xzr, [x0, #112]
  437d70:	str	xzr, [x0, #128]
  437d74:	ldr	x0, [x19]
  437d78:	b	437cac <ferror@plt+0x3440c>
  437d7c:	adrp	x0, 471000 <_sch_istable+0x1478>
  437d80:	mov	w2, #0x5                   	// #5
  437d84:	adrp	x1, 453000 <warn@@Base+0x119e8>
  437d88:	add	x1, x1, #0xd10
  437d8c:	ldr	x19, [x0, #3776]
  437d90:	mov	x0, #0x0                   	// #0
  437d94:	bl	403700 <dcgettext@plt>
  437d98:	mov	x1, x0
  437d9c:	mov	w2, w21
  437da0:	mov	x0, x19
  437da4:	bl	403880 <fprintf@plt>
  437da8:	mov	x0, #0x0                   	// #0
  437dac:	ldr	x21, [sp, #32]
  437db0:	b	437cb8 <ferror@plt+0x34418>
  437db4:	nop
  437db8:	stp	x29, x30, [sp, #-64]!
  437dbc:	mov	x29, sp
  437dc0:	stp	x19, x20, [sp, #16]
  437dc4:	mov	w19, w3
  437dc8:	add	w3, w3, #0x1
  437dcc:	stp	x21, x22, [sp, #32]
  437dd0:	mov	x21, x2
  437dd4:	mov	x22, x0
  437dd8:	sxtw	x0, w3
  437ddc:	stp	x23, x24, [sp, #48]
  437de0:	mov	x23, x1
  437de4:	mov	w24, w4
  437de8:	bl	4032a0 <xmalloc@plt>
  437dec:	mov	x20, x0
  437df0:	mov	x1, x21
  437df4:	sxtw	x2, w19
  437df8:	bl	402f70 <memcpy@plt>
  437dfc:	mov	x1, x20
  437e00:	mov	x0, x22
  437e04:	mov	w2, #0x0                   	// #0
  437e08:	strb	wzr, [x20, w19, sxtw]
  437e0c:	bl	437050 <ferror@plt+0x337b0>
  437e10:	cbnz	x0, 437e78 <ferror@plt+0x345d8>
  437e14:	ldr	x19, [x23]
  437e18:	cbz	x19, 437e9c <ferror@plt+0x345fc>
  437e1c:	ldrb	w21, [x20]
  437e20:	b	437e2c <ferror@plt+0x3458c>
  437e24:	ldr	x19, [x19]
  437e28:	cbz	x19, 437e9c <ferror@plt+0x345fc>
  437e2c:	ldr	x0, [x19, #8]
  437e30:	ldrb	w2, [x0]
  437e34:	cmp	w2, w21
  437e38:	b.ne	437e24 <ferror@plt+0x34584>  // b.any
  437e3c:	mov	x1, x20
  437e40:	bl	4034a0 <strcmp@plt>
  437e44:	cbnz	w0, 437e24 <ferror@plt+0x34584>
  437e48:	ldr	w0, [x19, #16]
  437e4c:	cbnz	w0, 437e54 <ferror@plt+0x345b4>
  437e50:	str	w24, [x19, #16]
  437e54:	mov	x0, x20
  437e58:	bl	403510 <free@plt>
  437e5c:	ldr	x19, [x19, #32]
  437e60:	ldp	x21, x22, [sp, #32]
  437e64:	mov	x0, x19
  437e68:	ldp	x19, x20, [sp, #16]
  437e6c:	ldp	x23, x24, [sp, #48]
  437e70:	ldp	x29, x30, [sp], #64
  437e74:	ret
  437e78:	mov	x19, x0
  437e7c:	mov	x0, x20
  437e80:	bl	403510 <free@plt>
  437e84:	mov	x0, x19
  437e88:	ldp	x19, x20, [sp, #16]
  437e8c:	ldp	x21, x22, [sp, #32]
  437e90:	ldp	x23, x24, [sp, #48]
  437e94:	ldp	x29, x30, [sp], #64
  437e98:	ret
  437e9c:	mov	x0, #0x28                  	// #40
  437ea0:	bl	4032a0 <xmalloc@plt>
  437ea4:	mov	x21, x0
  437ea8:	mov	x2, x20
  437eac:	ldr	x3, [x23]
  437eb0:	add	x1, x21, #0x18
  437eb4:	stp	xzr, xzr, [x21, #16]
  437eb8:	mov	x0, x22
  437ebc:	stp	x3, x20, [x21]
  437ec0:	str	w24, [x21, #16]
  437ec4:	str	xzr, [x21, #32]
  437ec8:	bl	436268 <ferror@plt+0x329c8>
  437ecc:	str	x21, [x23]
  437ed0:	str	x0, [x21, #32]
  437ed4:	mov	x19, x0
  437ed8:	mov	x0, x19
  437edc:	ldp	x19, x20, [sp, #16]
  437ee0:	ldp	x21, x22, [sp, #32]
  437ee4:	ldp	x23, x24, [sp, #48]
  437ee8:	ldp	x29, x30, [sp], #64
  437eec:	ret
  437ef0:	stp	x29, x30, [sp, #-80]!
  437ef4:	mov	x29, sp
  437ef8:	stp	x19, x20, [sp, #16]
  437efc:	mov	x20, x2
  437f00:	stp	x21, x22, [sp, #32]
  437f04:	mov	x21, x0
  437f08:	mov	x22, x1
  437f0c:	stp	x23, x24, [sp, #48]
  437f10:	mov	x23, x4
  437f14:	cbz	x4, 437f1c <ferror@plt+0x3467c>
  437f18:	str	wzr, [x4]
  437f1c:	ldr	w5, [x20]
  437f20:	cmp	w5, #0x18
  437f24:	b.eq	438130 <ferror@plt+0x34890>  // b.none
  437f28:	b.hi	437f98 <ferror@plt+0x346f8>  // b.pmore
  437f2c:	cmp	w5, #0x1
  437f30:	b.eq	438180 <ferror@plt+0x348e0>  // b.none
  437f34:	cmp	w5, #0x4
  437f38:	b.ne	438004 <ferror@plt+0x34764>  // b.any
  437f3c:	mov	x1, x20
  437f40:	add	x3, sp, #0x48
  437f44:	mov	w2, #0x14                  	// #20
  437f48:	mov	w0, #0x3                   	// #3
  437f4c:	bl	402f90 <cplus_demangle_print@plt>
  437f50:	mov	x20, x0
  437f54:	cbz	x0, 438418 <ferror@plt+0x34b78>
  437f58:	bl	402fd0 <strlen@plt>
  437f5c:	mov	w3, w0
  437f60:	add	x1, x22, #0x1a0
  437f64:	mov	x2, x20
  437f68:	mov	w4, #0x9                   	// #9
  437f6c:	mov	x0, x21
  437f70:	bl	437db8 <ferror@plt+0x34518>
  437f74:	mov	x19, x0
  437f78:	mov	x0, x20
  437f7c:	bl	403510 <free@plt>
  437f80:	mov	x0, x19
  437f84:	ldp	x19, x20, [sp, #16]
  437f88:	ldp	x21, x22, [sp, #32]
  437f8c:	ldp	x23, x24, [sp, #48]
  437f90:	ldp	x29, x30, [sp], #80
  437f94:	ret
  437f98:	cmp	w5, #0x27
  437f9c:	b.eq	4381cc <ferror@plt+0x3492c>  // b.none
  437fa0:	b.ls	438080 <ferror@plt+0x347e0>  // b.plast
  437fa4:	cmp	w5, #0x29
  437fa8:	b.ne	4380e8 <ferror@plt+0x34848>  // b.any
  437fac:	ldr	x2, [x20, #16]
  437fb0:	cbz	x2, 438408 <ferror@plt+0x34b68>
  437fb4:	mov	x1, x22
  437fb8:	mov	x0, x21
  437fbc:	mov	x4, #0x0                   	// #0
  437fc0:	mov	x3, #0x0                   	// #0
  437fc4:	bl	437ef0 <ferror@plt+0x34650>
  437fc8:	mov	x19, x0
  437fcc:	cbz	x19, 438164 <ferror@plt+0x348c4>
  437fd0:	ldr	x2, [x20, #24]
  437fd4:	mov	x1, x22
  437fd8:	add	x3, sp, #0x48
  437fdc:	mov	x0, x21
  437fe0:	bl	438620 <ferror@plt+0x34d80>
  437fe4:	mov	x2, x0
  437fe8:	cbz	x0, 438164 <ferror@plt+0x348c4>
  437fec:	ldr	w3, [sp, #72]
  437ff0:	mov	x1, x19
  437ff4:	mov	x0, x21
  437ff8:	bl	436578 <ferror@plt+0x32cd8>
  437ffc:	mov	x19, x0
  438000:	b	43814c <ferror@plt+0x348ac>
  438004:	cbnz	w5, 4380e8 <ferror@plt+0x34848>
  438008:	cbz	x3, 438130 <ferror@plt+0x34890>
  43800c:	mov	x1, x3
  438010:	mov	x0, x21
  438014:	bl	4374a8 <ferror@plt+0x33c08>
  438018:	mov	x24, x0
  43801c:	cbz	x0, 438130 <ferror@plt+0x34890>
  438020:	ldr	x1, [x0]
  438024:	cbnz	x1, 438034 <ferror@plt+0x34794>
  438028:	b	438130 <ferror@plt+0x34890>
  43802c:	ldr	x1, [x24, #8]!
  438030:	cbz	x1, 438130 <ferror@plt+0x34890>
  438034:	mov	x0, x21
  438038:	bl	437548 <ferror@plt+0x33ca8>
  43803c:	mov	x19, x0
  438040:	cbz	x0, 438164 <ferror@plt+0x348c4>
  438044:	mov	x1, x0
  438048:	mov	x0, x21
  43804c:	bl	4371d8 <ferror@plt+0x33938>
  438050:	mov	x23, x0
  438054:	cbz	x0, 43802c <ferror@plt+0x3478c>
  438058:	bl	402fd0 <strlen@plt>
  43805c:	ldr	w2, [x20, #24]
  438060:	cmp	w2, w0
  438064:	b.ne	43802c <ferror@plt+0x3478c>  // b.any
  438068:	ldr	x1, [x20, #16]
  43806c:	sxtw	x2, w2
  438070:	mov	x0, x23
  438074:	bl	403220 <strncmp@plt>
  438078:	cbnz	w0, 43802c <ferror@plt+0x3478c>
  43807c:	b	43814c <ferror@plt+0x348ac>
  438080:	cmp	w5, #0x1b
  438084:	b.hi	4380dc <ferror@plt+0x3483c>  // b.pmore
  438088:	ldr	x2, [x20, #16]
  43808c:	mov	x1, x22
  438090:	mov	x0, x21
  438094:	mov	x4, #0x0                   	// #0
  438098:	mov	x3, #0x0                   	// #0
  43809c:	bl	437ef0 <ferror@plt+0x34650>
  4380a0:	mov	x19, x0
  4380a4:	cbz	x0, 438164 <ferror@plt+0x348c4>
  4380a8:	ldr	w0, [x20]
  4380ac:	cmp	w0, #0x1b
  4380b0:	b.eq	438458 <ferror@plt+0x34bb8>  // b.none
  4380b4:	b.hi	4383d0 <ferror@plt+0x34b30>  // b.pmore
  4380b8:	cmp	w0, #0x19
  4380bc:	b.eq	43814c <ferror@plt+0x348ac>  // b.none
  4380c0:	cmp	w0, #0x1a
  4380c4:	b.ne	43861c <ferror@plt+0x34d7c>  // b.any
  4380c8:	mov	x1, x19
  4380cc:	mov	x0, x21
  4380d0:	bl	4368e8 <ferror@plt+0x33048>
  4380d4:	mov	x19, x0
  4380d8:	b	43814c <ferror@plt+0x348ac>
  4380dc:	sub	w5, w5, #0x22
  4380e0:	cmp	w5, #0x1
  4380e4:	b.ls	438088 <ferror@plt+0x347e8>  // b.plast
  4380e8:	adrp	x0, 471000 <_sch_istable+0x1478>
  4380ec:	mov	w2, #0x5                   	// #5
  4380f0:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4380f4:	add	x1, x1, #0xd38
  4380f8:	ldr	x19, [x0, #3776]
  4380fc:	mov	x0, #0x0                   	// #0
  438100:	bl	403700 <dcgettext@plt>
  438104:	mov	x1, x0
  438108:	ldr	w2, [x20]
  43810c:	mov	x0, x19
  438110:	mov	x19, #0x0                   	// #0
  438114:	bl	403880 <fprintf@plt>
  438118:	mov	x0, x19
  43811c:	ldp	x19, x20, [sp, #16]
  438120:	ldp	x21, x22, [sp, #32]
  438124:	ldp	x23, x24, [sp, #48]
  438128:	ldp	x29, x30, [sp], #80
  43812c:	ret
  438130:	ldr	w3, [x20, #24]
  438134:	add	x1, x22, #0x1a0
  438138:	ldr	x2, [x20, #16]
  43813c:	mov	x0, x21
  438140:	mov	w4, #0x0                   	// #0
  438144:	bl	437db8 <ferror@plt+0x34518>
  438148:	mov	x19, x0
  43814c:	mov	x0, x19
  438150:	ldp	x19, x20, [sp, #16]
  438154:	ldp	x21, x22, [sp, #32]
  438158:	ldp	x23, x24, [sp, #48]
  43815c:	ldp	x29, x30, [sp], #80
  438160:	ret
  438164:	mov	x19, #0x0                   	// #0
  438168:	mov	x0, x19
  43816c:	ldp	x19, x20, [sp, #16]
  438170:	ldp	x21, x22, [sp, #32]
  438174:	ldp	x23, x24, [sp, #48]
  438178:	ldp	x29, x30, [sp], #80
  43817c:	ret
  438180:	ldr	x2, [x20, #16]
  438184:	mov	x1, x22
  438188:	mov	x0, x21
  43818c:	mov	x4, #0x0                   	// #0
  438190:	bl	437ef0 <ferror@plt+0x34650>
  438194:	mov	x3, x0
  438198:	cbz	x0, 438164 <ferror@plt+0x348c4>
  43819c:	ldr	x2, [x20, #24]
  4381a0:	mov	x1, x22
  4381a4:	mov	x0, x21
  4381a8:	mov	x4, #0x0                   	// #0
  4381ac:	bl	437ef0 <ferror@plt+0x34650>
  4381b0:	mov	x19, x0
  4381b4:	mov	x0, x19
  4381b8:	ldp	x19, x20, [sp, #16]
  4381bc:	ldp	x21, x22, [sp, #32]
  4381c0:	ldp	x23, x24, [sp, #48]
  4381c4:	ldp	x29, x30, [sp], #80
  4381c8:	ret
  4381cc:	mov	x1, x20
  4381d0:	add	x3, sp, #0x48
  4381d4:	mov	w2, #0x14                  	// #20
  4381d8:	mov	w0, #0x3                   	// #3
  4381dc:	bl	402f90 <cplus_demangle_print@plt>
  4381e0:	mov	x20, x0
  4381e4:	cbz	x0, 438480 <ferror@plt+0x34be0>
  4381e8:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4381ec:	add	x1, x1, #0xb50
  4381f0:	bl	4034a0 <strcmp@plt>
  4381f4:	cbz	w0, 43839c <ferror@plt+0x34afc>
  4381f8:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4381fc:	mov	x0, x20
  438200:	add	x1, x1, #0xdb0
  438204:	bl	4034a0 <strcmp@plt>
  438208:	cbz	w0, 438444 <ferror@plt+0x34ba4>
  43820c:	adrp	x1, 457000 <warn@@Base+0x159e8>
  438210:	mov	x0, x20
  438214:	add	x1, x1, #0x800
  438218:	bl	4034a0 <strcmp@plt>
  43821c:	cbz	w0, 43839c <ferror@plt+0x34afc>
  438220:	adrp	x1, 452000 <warn@@Base+0x109e8>
  438224:	mov	x0, x20
  438228:	add	x1, x1, #0x978
  43822c:	bl	4034a0 <strcmp@plt>
  438230:	cbz	w0, 43846c <ferror@plt+0x34bcc>
  438234:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438238:	mov	x0, x20
  43823c:	add	x1, x1, #0xba0
  438240:	bl	4034a0 <strcmp@plt>
  438244:	cbz	w0, 43846c <ferror@plt+0x34bcc>
  438248:	adrp	x1, 452000 <warn@@Base+0x109e8>
  43824c:	mov	x0, x20
  438250:	add	x1, x1, #0x970
  438254:	bl	4034a0 <strcmp@plt>
  438258:	cbz	w0, 4384ac <ferror@plt+0x34c0c>
  43825c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438260:	mov	x0, x20
  438264:	add	x1, x1, #0xdb8
  438268:	bl	4034a0 <strcmp@plt>
  43826c:	cbz	w0, 4384c0 <ferror@plt+0x34c20>
  438270:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438274:	mov	x0, x20
  438278:	add	x1, x1, #0xb40
  43827c:	bl	4034a0 <strcmp@plt>
  438280:	cbz	w0, 4384d4 <ferror@plt+0x34c34>
  438284:	adrp	x1, 452000 <warn@@Base+0x109e8>
  438288:	mov	x0, x20
  43828c:	add	x1, x1, #0xb78
  438290:	bl	4034a0 <strcmp@plt>
  438294:	cbz	w0, 4384ec <ferror@plt+0x34c4c>
  438298:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43829c:	mov	x0, x20
  4382a0:	add	x1, x1, #0xb70
  4382a4:	bl	4034a0 <strcmp@plt>
  4382a8:	cbz	w0, 438504 <ferror@plt+0x34c64>
  4382ac:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4382b0:	mov	x0, x20
  4382b4:	add	x1, x1, #0xb38
  4382b8:	bl	4034a0 <strcmp@plt>
  4382bc:	cbz	w0, 4384ec <ferror@plt+0x34c4c>
  4382c0:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4382c4:	mov	x0, x20
  4382c8:	add	x1, x1, #0xb90
  4382cc:	bl	4034a0 <strcmp@plt>
  4382d0:	cbz	w0, 438504 <ferror@plt+0x34c64>
  4382d4:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4382d8:	mov	x0, x20
  4382dc:	add	x1, x1, #0xdc8
  4382e0:	bl	4034a0 <strcmp@plt>
  4382e4:	cbz	w0, 43851c <ferror@plt+0x34c7c>
  4382e8:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4382ec:	mov	x0, x20
  4382f0:	add	x1, x1, #0xdd8
  4382f4:	bl	4034a0 <strcmp@plt>
  4382f8:	cbz	w0, 438534 <ferror@plt+0x34c94>
  4382fc:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438300:	mov	x0, x20
  438304:	add	x1, x1, #0xb30
  438308:	bl	4034a0 <strcmp@plt>
  43830c:	cbz	w0, 438574 <ferror@plt+0x34cd4>
  438310:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438314:	mov	x0, x20
  438318:	add	x1, x1, #0xb60
  43831c:	bl	4034a0 <strcmp@plt>
  438320:	cbz	w0, 43855c <ferror@plt+0x34cbc>
  438324:	adrp	x1, 452000 <warn@@Base+0x109e8>
  438328:	mov	x0, x20
  43832c:	add	x1, x1, #0x8d8
  438330:	bl	4034a0 <strcmp@plt>
  438334:	cbz	w0, 43854c <ferror@plt+0x34cac>
  438338:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43833c:	mov	x0, x20
  438340:	add	x1, x1, #0xdf0
  438344:	bl	4034a0 <strcmp@plt>
  438348:	cbz	w0, 438504 <ferror@plt+0x34c64>
  43834c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438350:	mov	x0, x20
  438354:	add	x1, x1, #0xc80
  438358:	bl	4034a0 <strcmp@plt>
  43835c:	cbz	w0, 43858c <ferror@plt+0x34cec>
  438360:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438364:	mov	x0, x20
  438368:	add	x1, x1, #0xc90
  43836c:	bl	4034a0 <strcmp@plt>
  438370:	cbz	w0, 4385d4 <ferror@plt+0x34d34>
  438374:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438378:	mov	x0, x20
  43837c:	add	x1, x1, #0xdf8
  438380:	bl	4034a0 <strcmp@plt>
  438384:	cbnz	w0, 4385a4 <ferror@plt+0x34d04>
  438388:	cbz	x23, 4385ec <ferror@plt+0x34d4c>
  43838c:	mov	w0, #0x1                   	// #1
  438390:	mov	x19, #0x0                   	// #0
  438394:	str	w0, [x23]
  438398:	b	4383b0 <ferror@plt+0x34b10>
  43839c:	mov	x0, x21
  4383a0:	mov	w2, #0x0                   	// #0
  4383a4:	mov	w1, #0x1                   	// #1
  4383a8:	bl	4362f0 <ferror@plt+0x32a50>
  4383ac:	mov	x19, x0
  4383b0:	mov	x0, x20
  4383b4:	bl	403510 <free@plt>
  4383b8:	mov	x0, x19
  4383bc:	ldp	x19, x20, [sp, #16]
  4383c0:	ldp	x21, x22, [sp, #32]
  4383c4:	ldp	x23, x24, [sp, #48]
  4383c8:	ldp	x29, x30, [sp], #80
  4383cc:	ret
  4383d0:	cmp	w0, #0x22
  4383d4:	b.ne	4383ec <ferror@plt+0x34b4c>  // b.any
  4383d8:	mov	x1, x19
  4383dc:	mov	x0, x21
  4383e0:	bl	436518 <ferror@plt+0x32c78>
  4383e4:	mov	x19, x0
  4383e8:	b	43814c <ferror@plt+0x348ac>
  4383ec:	cmp	w0, #0x23
  4383f0:	b.ne	43861c <ferror@plt+0x34d7c>  // b.any
  4383f4:	mov	x1, x19
  4383f8:	mov	x0, x21
  4383fc:	bl	4365f0 <ferror@plt+0x32d50>
  438400:	mov	x19, x0
  438404:	b	43814c <ferror@plt+0x348ac>
  438408:	mov	x0, x21
  43840c:	bl	4362c8 <ferror@plt+0x32a28>
  438410:	mov	x19, x0
  438414:	b	437fcc <ferror@plt+0x3472c>
  438418:	adrp	x3, 471000 <_sch_istable+0x1478>
  43841c:	mov	w2, #0x5                   	// #5
  438420:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438424:	add	x1, x1, #0xd60
  438428:	ldr	x20, [x3, #3776]
  43842c:	bl	403700 <dcgettext@plt>
  438430:	mov	x19, #0x0                   	// #0
  438434:	mov	x1, x0
  438438:	mov	x0, x20
  43843c:	bl	403880 <fprintf@plt>
  438440:	b	43814c <ferror@plt+0x348ac>
  438444:	mov	x0, x21
  438448:	mov	w1, #0x1                   	// #1
  43844c:	bl	436358 <ferror@plt+0x32ab8>
  438450:	mov	x19, x0
  438454:	b	4383b0 <ferror@plt+0x34b10>
  438458:	mov	x1, x19
  43845c:	mov	x0, x21
  438460:	bl	4368a0 <ferror@plt+0x33000>
  438464:	mov	x19, x0
  438468:	b	43814c <ferror@plt+0x348ac>
  43846c:	mov	x0, x21
  438470:	mov	w1, #0x8                   	// #8
  438474:	bl	436328 <ferror@plt+0x32a88>
  438478:	mov	x19, x0
  43847c:	b	4383b0 <ferror@plt+0x34b10>
  438480:	adrp	x3, 471000 <_sch_istable+0x1478>
  438484:	mov	w2, #0x5                   	// #5
  438488:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43848c:	add	x1, x1, #0xd88
  438490:	ldr	x20, [x3, #3776]
  438494:	bl	403700 <dcgettext@plt>
  438498:	mov	x19, #0x0                   	// #0
  43849c:	mov	x1, x0
  4384a0:	mov	x0, x20
  4384a4:	bl	403880 <fprintf@plt>
  4384a8:	b	43814c <ferror@plt+0x348ac>
  4384ac:	mov	x0, x21
  4384b0:	mov	w1, #0x4                   	// #4
  4384b4:	bl	436328 <ferror@plt+0x32a88>
  4384b8:	mov	x19, x0
  4384bc:	b	4383b0 <ferror@plt+0x34b10>
  4384c0:	mov	x0, x21
  4384c4:	mov	w1, #0x10                  	// #16
  4384c8:	bl	436328 <ferror@plt+0x32a88>
  4384cc:	mov	x19, x0
  4384d0:	b	4383b0 <ferror@plt+0x34b10>
  4384d4:	mov	w2, #0x1                   	// #1
  4384d8:	mov	x0, x21
  4384dc:	mov	w1, w2
  4384e0:	bl	4362f0 <ferror@plt+0x32a50>
  4384e4:	mov	x19, x0
  4384e8:	b	4383b0 <ferror@plt+0x34b10>
  4384ec:	mov	x0, x21
  4384f0:	mov	w2, #0x0                   	// #0
  4384f4:	mov	w1, #0x4                   	// #4
  4384f8:	bl	4362f0 <ferror@plt+0x32a50>
  4384fc:	mov	x19, x0
  438500:	b	4383b0 <ferror@plt+0x34b10>
  438504:	mov	x0, x21
  438508:	mov	w2, #0x1                   	// #1
  43850c:	mov	w1, #0x4                   	// #4
  438510:	bl	4362f0 <ferror@plt+0x32a50>
  438514:	mov	x19, x0
  438518:	b	4383b0 <ferror@plt+0x34b10>
  43851c:	mov	x0, x21
  438520:	mov	w2, #0x0                   	// #0
  438524:	mov	w1, #0x10                  	// #16
  438528:	bl	4362f0 <ferror@plt+0x32a50>
  43852c:	mov	x19, x0
  438530:	b	4383b0 <ferror@plt+0x34b10>
  438534:	mov	x0, x21
  438538:	mov	w2, #0x1                   	// #1
  43853c:	mov	w1, #0x10                  	// #16
  438540:	bl	4362f0 <ferror@plt+0x32a50>
  438544:	mov	x19, x0
  438548:	b	4383b0 <ferror@plt+0x34b10>
  43854c:	mov	x0, x21
  438550:	bl	4362c8 <ferror@plt+0x32a28>
  438554:	mov	x19, x0
  438558:	b	4383b0 <ferror@plt+0x34b10>
  43855c:	mov	x0, x21
  438560:	mov	w2, #0x1                   	// #1
  438564:	mov	w1, #0x2                   	// #2
  438568:	bl	4362f0 <ferror@plt+0x32a50>
  43856c:	mov	x19, x0
  438570:	b	4383b0 <ferror@plt+0x34b10>
  438574:	mov	x0, x21
  438578:	mov	w2, #0x0                   	// #0
  43857c:	mov	w1, #0x2                   	// #2
  438580:	bl	4362f0 <ferror@plt+0x32a50>
  438584:	mov	x19, x0
  438588:	b	4383b0 <ferror@plt+0x34b10>
  43858c:	mov	x0, x21
  438590:	mov	w2, #0x0                   	// #0
  438594:	mov	w1, #0x8                   	// #8
  438598:	bl	4362f0 <ferror@plt+0x32a50>
  43859c:	mov	x19, x0
  4385a0:	b	4383b0 <ferror@plt+0x34b10>
  4385a4:	adrp	x0, 471000 <_sch_istable+0x1478>
  4385a8:	mov	w2, #0x5                   	// #5
  4385ac:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4385b0:	add	x1, x1, #0xe20
  4385b4:	ldr	x21, [x0, #3776]
  4385b8:	mov	x0, #0x0                   	// #0
  4385bc:	bl	403700 <dcgettext@plt>
  4385c0:	mov	x19, #0x0                   	// #0
  4385c4:	mov	x1, x0
  4385c8:	mov	x0, x21
  4385cc:	bl	403880 <fprintf@plt>
  4385d0:	b	4383b0 <ferror@plt+0x34b10>
  4385d4:	mov	x0, x21
  4385d8:	mov	w2, #0x1                   	// #1
  4385dc:	mov	w1, #0x8                   	// #8
  4385e0:	bl	4362f0 <ferror@plt+0x32a50>
  4385e4:	mov	x19, x0
  4385e8:	b	4383b0 <ferror@plt+0x34b10>
  4385ec:	adrp	x3, 471000 <_sch_istable+0x1478>
  4385f0:	mov	w2, #0x5                   	// #5
  4385f4:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4385f8:	mov	x0, #0x0                   	// #0
  4385fc:	ldr	x21, [x3, #3776]
  438600:	add	x1, x1, #0xe00
  438604:	bl	403700 <dcgettext@plt>
  438608:	mov	x19, #0x0                   	// #0
  43860c:	mov	x1, x0
  438610:	mov	x0, x21
  438614:	bl	403880 <fprintf@plt>
  438618:	b	4383b0 <ferror@plt+0x34b10>
  43861c:	bl	403400 <abort@plt>
  438620:	stp	x29, x30, [sp, #-112]!
  438624:	mov	x29, sp
  438628:	stp	x25, x26, [sp, #64]
  43862c:	mov	x26, x3
  438630:	mov	x25, x1
  438634:	stp	x19, x20, [sp, #16]
  438638:	mov	x19, x2
  43863c:	stp	x21, x22, [sp, #32]
  438640:	stp	x23, x24, [sp, #48]
  438644:	mov	x24, x0
  438648:	mov	x0, #0x50                  	// #80
  43864c:	stp	x27, x28, [sp, #80]
  438650:	bl	4032a0 <xmalloc@plt>
  438654:	mov	x22, x0
  438658:	str	wzr, [x26]
  43865c:	cbz	x19, 438774 <ferror@plt+0x34ed4>
  438660:	mov	w28, #0x0                   	// #0
  438664:	mov	w23, #0xa                   	// #10
  438668:	mov	w27, #0x1                   	// #1
  43866c:	b	438688 <ferror@plt+0x34de8>
  438670:	cmp	w21, w23
  438674:	b.cs	4386f8 <ferror@plt+0x34e58>  // b.hs, b.nlast
  438678:	ldr	x19, [x19, #24]
  43867c:	str	x20, [x22, w28, uxtw #3]
  438680:	mov	w28, w21
  438684:	cbz	x19, 4386d0 <ferror@plt+0x34e30>
  438688:	ldr	w2, [x19]
  43868c:	add	x4, sp, #0x6c
  438690:	mov	x1, x25
  438694:	mov	x0, x24
  438698:	add	w21, w28, #0x1
  43869c:	cmp	w2, #0x2e
  4386a0:	mov	x3, #0x0                   	// #0
  4386a4:	b.ne	43873c <ferror@plt+0x34e9c>  // b.any
  4386a8:	ldr	x2, [x19, #16]
  4386ac:	cbz	x2, 4386d0 <ferror@plt+0x34e30>
  4386b0:	bl	437ef0 <ferror@plt+0x34650>
  4386b4:	mov	x20, x0
  4386b8:	cbnz	x0, 438670 <ferror@plt+0x34dd0>
  4386bc:	ldr	w0, [sp, #108]
  4386c0:	cbz	w0, 438710 <ferror@plt+0x34e70>
  4386c4:	str	w27, [x26]
  4386c8:	ldr	x19, [x19, #24]
  4386cc:	cbnz	x19, 438688 <ferror@plt+0x34de8>
  4386d0:	add	x28, x22, w28, uxtw #3
  4386d4:	str	xzr, [x28]
  4386d8:	mov	x0, x22
  4386dc:	ldp	x19, x20, [sp, #16]
  4386e0:	ldp	x21, x22, [sp, #32]
  4386e4:	ldp	x23, x24, [sp, #48]
  4386e8:	ldp	x25, x26, [sp, #64]
  4386ec:	ldp	x27, x28, [sp, #80]
  4386f0:	ldp	x29, x30, [sp], #112
  4386f4:	ret
  4386f8:	add	w23, w23, #0xa
  4386fc:	mov	x0, x22
  438700:	ubfiz	x1, x23, #3, #32
  438704:	bl	4031f0 <xrealloc@plt>
  438708:	mov	x22, x0
  43870c:	b	438678 <ferror@plt+0x34dd8>
  438710:	mov	x0, x22
  438714:	mov	x22, #0x0                   	// #0
  438718:	bl	403510 <free@plt>
  43871c:	mov	x0, x22
  438720:	ldp	x19, x20, [sp, #16]
  438724:	ldp	x21, x22, [sp, #32]
  438728:	ldp	x23, x24, [sp, #48]
  43872c:	ldp	x25, x26, [sp, #64]
  438730:	ldp	x27, x28, [sp, #80]
  438734:	ldp	x29, x30, [sp], #112
  438738:	ret
  43873c:	adrp	x0, 471000 <_sch_istable+0x1478>
  438740:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438744:	add	x1, x1, #0xe48
  438748:	mov	w2, #0x5                   	// #5
  43874c:	ldr	x19, [x0, #3776]
  438750:	mov	x0, #0x0                   	// #0
  438754:	bl	403700 <dcgettext@plt>
  438758:	mov	x1, x0
  43875c:	mov	x0, x19
  438760:	bl	403880 <fprintf@plt>
  438764:	mov	x0, x22
  438768:	mov	x22, #0x0                   	// #0
  43876c:	bl	403510 <free@plt>
  438770:	b	43871c <ferror@plt+0x34e7c>
  438774:	mov	x28, x0
  438778:	b	4386d4 <ferror@plt+0x34e34>
  43877c:	nop
  438780:	stp	x29, x30, [sp, #-48]!
  438784:	mov	x29, sp
  438788:	stp	x19, x20, [sp, #16]
  43878c:	ldr	x20, [x0]
  438790:	cmp	x20, x1
  438794:	b.cs	4387ec <ferror@plt+0x34f4c>  // b.hs, b.nlast
  438798:	ldrb	w1, [x20]
  43879c:	mov	x19, x0
  4387a0:	mov	x0, #0x0                   	// #0
  4387a4:	cbnz	w1, 4387b4 <ferror@plt+0x34f14>
  4387a8:	ldp	x19, x20, [sp, #16]
  4387ac:	ldp	x29, x30, [sp], #48
  4387b0:	ret
  4387b4:	str	x21, [sp, #32]
  4387b8:	bl	4037d0 <__errno_location@plt>
  4387bc:	mov	x21, x0
  4387c0:	mov	x1, x19
  4387c4:	mov	x0, x20
  4387c8:	mov	w2, #0x0                   	// #0
  4387cc:	str	wzr, [x21]
  4387d0:	bl	402fc0 <strtoul@plt>
  4387d4:	cmn	x0, #0x1
  4387d8:	b.eq	4387fc <ferror@plt+0x34f5c>  // b.none
  4387dc:	ldp	x19, x20, [sp, #16]
  4387e0:	ldr	x21, [sp, #32]
  4387e4:	ldp	x29, x30, [sp], #48
  4387e8:	ret
  4387ec:	mov	x0, #0x0                   	// #0
  4387f0:	ldp	x19, x20, [sp, #16]
  4387f4:	ldp	x29, x30, [sp], #48
  4387f8:	ret
  4387fc:	ldr	w1, [x21]
  438800:	cbz	w1, 4387dc <ferror@plt+0x34f3c>
  438804:	mov	w2, #0x5                   	// #5
  438808:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43880c:	mov	x0, #0x0                   	// #0
  438810:	add	x1, x1, #0xe78
  438814:	bl	403700 <dcgettext@plt>
  438818:	mov	x19, x0
  43881c:	adrp	x3, 471000 <_sch_istable+0x1478>
  438820:	mov	w2, #0x5                   	// #5
  438824:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438828:	mov	x0, #0x0                   	// #0
  43882c:	ldr	x21, [x3, #3776]
  438830:	add	x1, x1, #0xe90
  438834:	bl	403700 <dcgettext@plt>
  438838:	mov	x1, x0
  43883c:	mov	x3, x20
  438840:	mov	x0, x21
  438844:	mov	x2, x19
  438848:	bl	403880 <fprintf@plt>
  43884c:	mov	x0, #0x0                   	// #0
  438850:	ldr	x21, [sp, #32]
  438854:	b	4387a8 <ferror@plt+0x34f08>
  438858:	stp	x29, x30, [sp, #-80]!
  43885c:	mov	x29, sp
  438860:	stp	x23, x24, [sp, #48]
  438864:	ldr	x23, [x0]
  438868:	stp	x19, x20, [sp, #16]
  43886c:	mov	x19, x0
  438870:	stp	x21, x22, [sp, #32]
  438874:	mov	x20, x1
  438878:	mov	x21, x2
  43887c:	ldrb	w0, [x23]
  438880:	cmp	w0, #0x28
  438884:	b.eq	4388bc <ferror@plt+0x3501c>  // b.none
  438888:	str	wzr, [x20]
  43888c:	cmp	x23, x2
  438890:	mov	w1, #0x0                   	// #0
  438894:	b.cs	4388a0 <ferror@plt+0x35000>  // b.hs, b.nlast
  438898:	ldrb	w0, [x23]
  43889c:	cbnz	w0, 4389dc <ferror@plt+0x3513c>
  4388a0:	str	w1, [x20, #4]
  4388a4:	mov	w0, #0x1                   	// #1
  4388a8:	ldp	x19, x20, [sp, #16]
  4388ac:	ldp	x21, x22, [sp, #32]
  4388b0:	ldp	x23, x24, [sp, #48]
  4388b4:	ldp	x29, x30, [sp], #80
  4388b8:	ret
  4388bc:	add	x22, x23, #0x1
  4388c0:	str	x22, [x19]
  4388c4:	cmp	x22, x2
  4388c8:	mov	w24, #0x0                   	// #0
  4388cc:	b.cs	4388d8 <ferror@plt+0x35038>  // b.hs, b.nlast
  4388d0:	ldrb	w0, [x23, #1]
  4388d4:	cbnz	w0, 4389a4 <ferror@plt+0x35104>
  4388d8:	str	w24, [x20]
  4388dc:	ldrb	w0, [x22]
  4388e0:	cmp	w0, #0x2c
  4388e4:	b.ne	438960 <ferror@plt+0x350c0>  // b.any
  4388e8:	add	x24, x22, #0x1
  4388ec:	str	x24, [x19]
  4388f0:	cmp	x24, x21
  4388f4:	mov	w21, #0x0                   	// #0
  4388f8:	b.cs	438930 <ferror@plt+0x35090>  // b.hs, b.nlast
  4388fc:	ldrb	w0, [x22, #1]
  438900:	cbz	w0, 438930 <ferror@plt+0x35090>
  438904:	bl	4037d0 <__errno_location@plt>
  438908:	mov	x22, x0
  43890c:	mov	x1, x19
  438910:	mov	x0, x24
  438914:	mov	w2, #0x0                   	// #0
  438918:	str	wzr, [x22]
  43891c:	bl	402fc0 <strtoul@plt>
  438920:	cmn	x0, #0x1
  438924:	b.eq	438ab8 <ferror@plt+0x35218>  // b.none
  438928:	ldr	x24, [x19]
  43892c:	mov	w21, w0
  438930:	str	w21, [x20, #4]
  438934:	ldrb	w0, [x24]
  438938:	cmp	w0, #0x29
  43893c:	b.ne	438960 <ferror@plt+0x350c0>  // b.any
  438940:	add	x24, x24, #0x1
  438944:	str	x24, [x19]
  438948:	mov	w0, #0x1                   	// #1
  43894c:	ldp	x19, x20, [sp, #16]
  438950:	ldp	x21, x22, [sp, #32]
  438954:	ldp	x23, x24, [sp, #48]
  438958:	ldp	x29, x30, [sp], #80
  43895c:	ret
  438960:	adrp	x0, 471000 <_sch_istable+0x1478>
  438964:	mov	w2, #0x5                   	// #5
  438968:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43896c:	add	x1, x1, #0xb20
  438970:	ldr	x19, [x0, #3776]
  438974:	mov	x0, #0x0                   	// #0
  438978:	bl	403700 <dcgettext@plt>
  43897c:	mov	x1, x0
  438980:	mov	x2, x23
  438984:	mov	x0, x19
  438988:	bl	403880 <fprintf@plt>
  43898c:	mov	w0, #0x0                   	// #0
  438990:	ldp	x19, x20, [sp, #16]
  438994:	ldp	x21, x22, [sp, #32]
  438998:	ldp	x23, x24, [sp, #48]
  43899c:	ldp	x29, x30, [sp], #80
  4389a0:	ret
  4389a4:	stp	x25, x26, [sp, #64]
  4389a8:	bl	4037d0 <__errno_location@plt>
  4389ac:	mov	x25, x0
  4389b0:	mov	x1, x19
  4389b4:	mov	x0, x22
  4389b8:	mov	w2, #0x0                   	// #0
  4389bc:	str	wzr, [x25]
  4389c0:	bl	402fc0 <strtoul@plt>
  4389c4:	cmn	x0, #0x1
  4389c8:	b.eq	438a5c <ferror@plt+0x351bc>  // b.none
  4389cc:	mov	w24, w0
  4389d0:	ldr	x22, [x19]
  4389d4:	ldp	x25, x26, [sp, #64]
  4389d8:	b	4388d8 <ferror@plt+0x35038>
  4389dc:	bl	4037d0 <__errno_location@plt>
  4389e0:	mov	x21, x0
  4389e4:	mov	x1, x19
  4389e8:	mov	x0, x23
  4389ec:	mov	w2, #0x0                   	// #0
  4389f0:	str	wzr, [x21]
  4389f4:	bl	402fc0 <strtoul@plt>
  4389f8:	mov	x1, x0
  4389fc:	cmn	x0, #0x1
  438a00:	b.ne	4388a0 <ferror@plt+0x35000>  // b.any
  438a04:	ldr	w0, [x21]
  438a08:	cbz	w0, 4388a0 <ferror@plt+0x35000>
  438a0c:	mov	w2, #0x5                   	// #5
  438a10:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438a14:	mov	x0, #0x0                   	// #0
  438a18:	add	x1, x1, #0xe78
  438a1c:	bl	403700 <dcgettext@plt>
  438a20:	mov	x19, x0
  438a24:	adrp	x3, 471000 <_sch_istable+0x1478>
  438a28:	mov	w2, #0x5                   	// #5
  438a2c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438a30:	mov	x0, #0x0                   	// #0
  438a34:	ldr	x21, [x3, #3776]
  438a38:	add	x1, x1, #0xe90
  438a3c:	bl	403700 <dcgettext@plt>
  438a40:	mov	x1, x0
  438a44:	mov	x3, x23
  438a48:	mov	x2, x19
  438a4c:	mov	x0, x21
  438a50:	bl	403880 <fprintf@plt>
  438a54:	mov	w1, #0x0                   	// #0
  438a58:	b	4388a0 <ferror@plt+0x35000>
  438a5c:	ldr	w1, [x25]
  438a60:	cbz	w1, 4389cc <ferror@plt+0x3512c>
  438a64:	mov	w2, #0x5                   	// #5
  438a68:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438a6c:	mov	x0, #0x0                   	// #0
  438a70:	add	x1, x1, #0xe78
  438a74:	bl	403700 <dcgettext@plt>
  438a78:	mov	x25, x0
  438a7c:	adrp	x3, 471000 <_sch_istable+0x1478>
  438a80:	mov	w2, #0x5                   	// #5
  438a84:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438a88:	mov	x0, #0x0                   	// #0
  438a8c:	ldr	x26, [x3, #3776]
  438a90:	add	x1, x1, #0xe90
  438a94:	bl	403700 <dcgettext@plt>
  438a98:	mov	x1, x0
  438a9c:	mov	x3, x22
  438aa0:	mov	x2, x25
  438aa4:	mov	x0, x26
  438aa8:	bl	403880 <fprintf@plt>
  438aac:	ldr	x22, [x19]
  438ab0:	ldp	x25, x26, [sp, #64]
  438ab4:	b	4388d8 <ferror@plt+0x35038>
  438ab8:	ldr	w1, [x22]
  438abc:	cbz	w1, 438928 <ferror@plt+0x35088>
  438ac0:	mov	w2, #0x5                   	// #5
  438ac4:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438ac8:	mov	x0, #0x0                   	// #0
  438acc:	add	x1, x1, #0xe78
  438ad0:	stp	x25, x26, [sp, #64]
  438ad4:	bl	403700 <dcgettext@plt>
  438ad8:	adrp	x3, 471000 <_sch_istable+0x1478>
  438adc:	mov	x22, x0
  438ae0:	mov	w2, #0x5                   	// #5
  438ae4:	ldr	x25, [x3, #3776]
  438ae8:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438aec:	mov	x0, #0x0                   	// #0
  438af0:	add	x1, x1, #0xe90
  438af4:	bl	403700 <dcgettext@plt>
  438af8:	mov	x1, x0
  438afc:	mov	x3, x24
  438b00:	mov	x0, x25
  438b04:	mov	x2, x22
  438b08:	bl	403880 <fprintf@plt>
  438b0c:	ldr	x24, [x19]
  438b10:	ldp	x25, x26, [sp, #64]
  438b14:	b	438930 <ferror@plt+0x35090>
  438b18:	stp	x29, x30, [sp, #-112]!
  438b1c:	mov	x29, sp
  438b20:	stp	x21, x22, [sp, #32]
  438b24:	mov	x22, x2
  438b28:	ldr	x21, [x1]
  438b2c:	stp	x19, x20, [sp, #16]
  438b30:	mov	x19, x1
  438b34:	stp	x23, x24, [sp, #48]
  438b38:	mov	x23, x0
  438b3c:	ldrb	w4, [x21]
  438b40:	cmp	w4, #0x4f
  438b44:	b.eq	439094 <ferror@plt+0x357f4>  // b.none
  438b48:	b.hi	438cc8 <ferror@plt+0x35428>  // b.pmore
  438b4c:	cmp	w4, #0x46
  438b50:	b.eq	438f04 <ferror@plt+0x35664>  // b.none
  438b54:	b.ls	438c8c <ferror@plt+0x353ec>  // b.plast
  438b58:	cmp	w4, #0x47
  438b5c:	b.ne	438b8c <ferror@plt+0x352ec>  // b.any
  438b60:	add	x21, x21, #0x1
  438b64:	str	x21, [x1]
  438b68:	bl	438b18 <ferror@plt+0x35278>
  438b6c:	cmp	w0, #0x0
  438b70:	cset	w24, ne  // ne = any
  438b74:	mov	w0, w24
  438b78:	ldp	x19, x20, [sp, #16]
  438b7c:	ldp	x21, x22, [sp, #32]
  438b80:	ldp	x23, x24, [sp, #48]
  438b84:	ldp	x29, x30, [sp], #112
  438b88:	ret
  438b8c:	stp	x25, x26, [sp, #64]
  438b90:	cmp	w4, #0x4d
  438b94:	b.ne	4391e0 <ferror@plt+0x35940>  // b.any
  438b98:	mov	x24, x21
  438b9c:	str	xzr, [sp, #96]
  438ba0:	adrp	x5, 46f000 <warn@@Base+0x2d9e8>
  438ba4:	add	x5, x5, #0xb88
  438ba8:	ldrb	w25, [x24], #1
  438bac:	str	x24, [x19]
  438bb0:	str	wzr, [sp, #92]
  438bb4:	str	xzr, [sp, #104]
  438bb8:	ldrb	w0, [x21, #1]
  438bbc:	ldrh	w1, [x5, w0, sxtw #1]
  438bc0:	tbz	w1, #2, 43909c <ferror@plt+0x357fc>
  438bc4:	mov	w20, #0x0                   	// #0
  438bc8:	add	x24, x24, #0x1
  438bcc:	add	w20, w20, w20, lsl #2
  438bd0:	str	x24, [x19]
  438bd4:	add	w20, w0, w20, lsl #1
  438bd8:	ldrb	w0, [x24]
  438bdc:	sub	w20, w20, #0x30
  438be0:	ldrh	w1, [x5, w0, sxtw #1]
  438be4:	tbnz	w1, #2, 438bc8 <ferror@plt+0x35328>
  438be8:	mov	x0, x24
  438bec:	bl	402fd0 <strlen@plt>
  438bf0:	mov	w1, w20
  438bf4:	cmp	x0, w20, uxtw
  438bf8:	b.cc	43910c <ferror@plt+0x3586c>  // b.lo, b.ul, b.last
  438bfc:	add	x0, x24, x1
  438c00:	str	x0, [x19]
  438c04:	cbz	x22, 438c2c <ferror@plt+0x3538c>
  438c08:	ldp	x0, x1, [x23]
  438c0c:	mov	w3, w20
  438c10:	mov	x2, x24
  438c14:	mov	w4, #0x9                   	// #9
  438c18:	add	x1, x1, #0x1a0
  438c1c:	bl	437db8 <ferror@plt+0x34518>
  438c20:	str	x0, [sp, #96]
  438c24:	cbz	x0, 4390c0 <ferror@plt+0x35820>
  438c28:	ldr	x0, [x19]
  438c2c:	cmp	w25, #0x4d
  438c30:	ldrb	w1, [x0]
  438c34:	b.eq	439148 <ferror@plt+0x358a8>  // b.none
  438c38:	cmp	w1, #0x5f
  438c3c:	b.ne	43910c <ferror@plt+0x3586c>  // b.any
  438c40:	add	x0, x0, #0x1
  438c44:	str	x0, [x19]
  438c48:	mov	x1, x19
  438c4c:	mov	x2, x22
  438c50:	mov	x0, x23
  438c54:	bl	438b18 <ferror@plt+0x35278>
  438c58:	cbz	w0, 4390c0 <ferror@plt+0x35820>
  438c5c:	cbz	x22, 438c80 <ferror@plt+0x353e0>
  438c60:	cmp	w25, #0x4d
  438c64:	ldr	x5, [x22]
  438c68:	ldr	x0, [x23]
  438c6c:	ldr	x1, [sp, #96]
  438c70:	b.eq	4391ac <ferror@plt+0x3590c>  // b.none
  438c74:	mov	x2, x5
  438c78:	bl	4367b0 <ferror@plt+0x32f10>
  438c7c:	str	x0, [x22]
  438c80:	mov	w24, #0x1                   	// #1
  438c84:	ldp	x25, x26, [sp, #64]
  438c88:	b	438b74 <ferror@plt+0x352d4>
  438c8c:	cmp	w4, #0x41
  438c90:	b.eq	438f6c <ferror@plt+0x356cc>  // b.none
  438c94:	cmp	w4, #0x43
  438c98:	b.ne	4391dc <ferror@plt+0x3593c>  // b.any
  438c9c:	add	x21, x21, #0x1
  438ca0:	str	x21, [x1]
  438ca4:	bl	438b18 <ferror@plt+0x35278>
  438ca8:	cbz	w0, 438ee8 <ferror@plt+0x35648>
  438cac:	cbz	x22, 438d78 <ferror@plt+0x354d8>
  438cb0:	ldr	x1, [x22]
  438cb4:	mov	w24, #0x1                   	// #1
  438cb8:	ldr	x0, [x23]
  438cbc:	bl	4368a0 <ferror@plt+0x33000>
  438cc0:	str	x0, [x22]
  438cc4:	b	438b74 <ferror@plt+0x352d4>
  438cc8:	cmp	w4, #0x52
  438ccc:	b.eq	438ffc <ferror@plt+0x3575c>  // b.none
  438cd0:	b.ls	438d94 <ferror@plt+0x354f4>  // b.plast
  438cd4:	cmp	w4, #0x54
  438cd8:	b.ne	438dc8 <ferror@plt+0x35528>  // b.any
  438cdc:	add	x0, x21, #0x1
  438ce0:	str	x0, [x1]
  438ce4:	adrp	x5, 46f000 <warn@@Base+0x2d9e8>
  438ce8:	add	x5, x5, #0xb88
  438cec:	ldrb	w0, [x21, #1]
  438cf0:	ldrh	w1, [x5, w0, sxtw #1]
  438cf4:	tbz	w1, #2, 438f38 <ferror@plt+0x35698>
  438cf8:	add	x2, x21, #0x2
  438cfc:	str	x2, [x19]
  438d00:	sub	w3, w0, #0x30
  438d04:	ldrb	w1, [x21, #2]
  438d08:	ldrh	w0, [x5, w1, sxtw #1]
  438d0c:	tbz	w0, #2, 438d48 <ferror@plt+0x354a8>
  438d10:	mov	w0, w3
  438d14:	nop
  438d18:	add	w0, w0, w0, lsl #2
  438d1c:	mov	x6, x2
  438d20:	add	w0, w1, w0, lsl #1
  438d24:	ldrb	w1, [x2, #1]!
  438d28:	sub	w0, w0, #0x30
  438d2c:	ldrh	w4, [x5, w1, sxtw #1]
  438d30:	tbnz	w4, #2, 438d18 <ferror@plt+0x35478>
  438d34:	cmp	w1, #0x5f
  438d38:	b.ne	438d48 <ferror@plt+0x354a8>  // b.any
  438d3c:	mov	w3, w0
  438d40:	add	x6, x6, #0x2
  438d44:	str	x6, [x19]
  438d48:	ldr	w0, [x23, #40]
  438d4c:	cmp	w0, w3
  438d50:	b.ls	438f38 <ferror@plt+0x35698>  // b.plast
  438d54:	ldr	x4, [x23, #32]
  438d58:	ubfiz	x3, x3, #4, #32
  438d5c:	mov	x2, x22
  438d60:	mov	x0, x23
  438d64:	add	x1, sp, #0x68
  438d68:	ldr	x3, [x4, x3]
  438d6c:	str	x3, [sp, #104]
  438d70:	bl	438b18 <ferror@plt+0x35278>
  438d74:	cbz	w0, 438ee8 <ferror@plt+0x35648>
  438d78:	mov	w24, #0x1                   	// #1
  438d7c:	mov	w0, w24
  438d80:	ldp	x19, x20, [sp, #16]
  438d84:	ldp	x21, x22, [sp, #32]
  438d88:	ldp	x23, x24, [sp, #48]
  438d8c:	ldp	x29, x30, [sp], #112
  438d90:	ret
  438d94:	cmp	w4, #0x50
  438d98:	b.eq	438dd0 <ferror@plt+0x35530>  // b.none
  438d9c:	cmp	w4, #0x51
  438da0:	b.ne	4391dc <ferror@plt+0x3593c>  // b.any
  438da4:	bl	439d60 <ferror@plt+0x364c0>
  438da8:	cmp	w0, #0x0
  438dac:	cset	w24, ne  // ne = any
  438db0:	mov	w0, w24
  438db4:	ldp	x19, x20, [sp, #16]
  438db8:	ldp	x21, x22, [sp, #32]
  438dbc:	ldp	x23, x24, [sp, #48]
  438dc0:	ldp	x29, x30, [sp], #112
  438dc4:	ret
  438dc8:	cmp	w4, #0x70
  438dcc:	b.ne	4391dc <ferror@plt+0x3593c>  // b.any
  438dd0:	add	x21, x21, #0x1
  438dd4:	str	x21, [x19]
  438dd8:	mov	x1, x19
  438ddc:	mov	x2, x22
  438de0:	mov	x0, x23
  438de4:	bl	438b18 <ferror@plt+0x35278>
  438de8:	cbz	w0, 438ee8 <ferror@plt+0x35648>
  438dec:	cbz	x22, 438d78 <ferror@plt+0x354d8>
  438df0:	ldr	x1, [x22]
  438df4:	mov	w24, #0x1                   	// #1
  438df8:	ldr	x0, [x23]
  438dfc:	bl	436518 <ferror@plt+0x32c78>
  438e00:	str	x0, [x22]
  438e04:	b	438b74 <ferror@plt+0x352d4>
  438e08:	cbz	w4, 439374 <ferror@plt+0x35ad4>
  438e0c:	sub	w0, w4, #0x30
  438e10:	and	w0, w0, #0xff
  438e14:	cmp	w0, #0x9
  438e18:	b.hi	439518 <ferror@plt+0x35c78>  // b.pmore
  438e1c:	adrp	x5, 46f000 <warn@@Base+0x2d9e8>
  438e20:	add	x5, x5, #0xb88
  438e24:	ldrh	w0, [x5, w4, sxtw #1]
  438e28:	tbz	w0, #2, 439550 <ferror@plt+0x35cb0>
  438e2c:	add	x0, x20, #0x1
  438e30:	mov	w21, #0x0                   	// #0
  438e34:	nop
  438e38:	add	w21, w21, w21, lsl #2
  438e3c:	str	x0, [x19]
  438e40:	mov	x26, x0
  438e44:	add	w21, w4, w21, lsl #1
  438e48:	ldrb	w4, [x0], #1
  438e4c:	sub	w21, w21, #0x30
  438e50:	ldrh	w1, [x5, w4, sxtw #1]
  438e54:	tbnz	w1, #2, 438e38 <ferror@plt+0x35598>
  438e58:	mov	x0, x26
  438e5c:	bl	402fd0 <strlen@plt>
  438e60:	mov	w1, w21
  438e64:	cmp	x0, w21, uxtw
  438e68:	b.cc	4396a4 <ferror@plt+0x35e04>  // b.lo, b.ul, b.last
  438e6c:	add	x0, x26, x1
  438e70:	mov	x20, x26
  438e74:	str	x0, [x19]
  438e78:	cbz	x22, 4392c0 <ferror@plt+0x35a20>
  438e7c:	add	w0, w1, #0x1
  438e80:	sxtw	x21, w1
  438e84:	sxtw	x0, w0
  438e88:	bl	4032a0 <xmalloc@plt>
  438e8c:	mov	x2, x21
  438e90:	mov	x26, x0
  438e94:	mov	x1, x20
  438e98:	bl	402f70 <memcpy@plt>
  438e9c:	ldr	x0, [x23]
  438ea0:	strb	wzr, [x26, x21]
  438ea4:	mov	x1, x26
  438ea8:	bl	436f20 <ferror@plt+0x33680>
  438eac:	mov	x21, x0
  438eb0:	str	x21, [x22]
  438eb4:	mov	x0, x26
  438eb8:	bl	403510 <free@plt>
  438ebc:	cbnz	x21, 4392b8 <ferror@plt+0x35a18>
  438ec0:	ldp	x0, x1, [x23]
  438ec4:	mov	x2, x20
  438ec8:	ldr	x3, [x19]
  438ecc:	mov	w4, #0x0                   	// #0
  438ed0:	sub	w3, w3, w20
  438ed4:	add	x1, x1, #0x1a0
  438ed8:	bl	437db8 <ferror@plt+0x34518>
  438edc:	str	x0, [x22]
  438ee0:	cbnz	x0, 4392b8 <ferror@plt+0x35a18>
  438ee4:	ldp	x25, x26, [sp, #64]
  438ee8:	mov	w24, #0x0                   	// #0
  438eec:	mov	w0, w24
  438ef0:	ldp	x19, x20, [sp, #16]
  438ef4:	ldp	x21, x22, [sp, #32]
  438ef8:	ldp	x23, x24, [sp, #48]
  438efc:	ldp	x29, x30, [sp], #112
  438f00:	ret
  438f04:	add	x0, x21, #0x1
  438f08:	str	x0, [x1]
  438f0c:	cbz	x2, 43913c <ferror@plt+0x3589c>
  438f10:	add	x2, sp, #0x68
  438f14:	add	x3, sp, #0x60
  438f18:	mov	x1, x19
  438f1c:	mov	x0, x23
  438f20:	bl	43a248 <ferror@plt+0x369a8>
  438f24:	cbz	w0, 438ee8 <ferror@plt+0x35648>
  438f28:	ldr	x0, [x19]
  438f2c:	ldrb	w1, [x0]
  438f30:	cmp	w1, #0x5f
  438f34:	b.eq	4390cc <ferror@plt+0x3582c>  // b.none
  438f38:	adrp	x0, 471000 <_sch_istable+0x1478>
  438f3c:	mov	w2, #0x5                   	// #5
  438f40:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438f44:	add	x1, x1, #0xf20
  438f48:	ldr	x19, [x0, #3776]
  438f4c:	mov	x0, #0x0                   	// #0
  438f50:	bl	403700 <dcgettext@plt>
  438f54:	mov	w24, #0x0                   	// #0
  438f58:	mov	x1, x0
  438f5c:	mov	x2, x21
  438f60:	mov	x0, x19
  438f64:	bl	403880 <fprintf@plt>
  438f68:	b	438eec <ferror@plt+0x3564c>
  438f6c:	add	x3, x21, #0x1
  438f70:	str	x3, [x1]
  438f74:	ldrb	w1, [x21, #1]
  438f78:	cmp	w1, #0x5f
  438f7c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  438f80:	b.eq	439028 <ferror@plt+0x35788>  // b.none
  438f84:	adrp	x5, 46f000 <warn@@Base+0x2d9e8>
  438f88:	add	x0, x21, #0x2
  438f8c:	add	x5, x5, #0xb88
  438f90:	mov	x20, #0x0                   	// #0
  438f94:	b	438fac <ferror@plt+0x3570c>
  438f98:	str	x0, [x19]
  438f9c:	ldrb	w1, [x0], #1
  438fa0:	cmp	w1, #0x5f
  438fa4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  438fa8:	b.eq	439030 <ferror@plt+0x35790>  // b.none
  438fac:	ldrh	w2, [x5, w1, sxtw #1]
  438fb0:	sub	w1, w1, #0x30
  438fb4:	add	x20, x20, x20, lsl #2
  438fb8:	mov	x3, x0
  438fbc:	sxtw	x1, w1
  438fc0:	add	x20, x1, x20, lsl #1
  438fc4:	tbnz	w2, #2, 438f98 <ferror@plt+0x356f8>
  438fc8:	adrp	x0, 471000 <_sch_istable+0x1478>
  438fcc:	mov	w2, #0x5                   	// #5
  438fd0:	adrp	x1, 453000 <warn@@Base+0x119e8>
  438fd4:	add	x1, x1, #0xf20
  438fd8:	ldr	x19, [x0, #3776]
  438fdc:	mov	x0, #0x0                   	// #0
  438fe0:	bl	403700 <dcgettext@plt>
  438fe4:	mov	w24, #0x0                   	// #0
  438fe8:	mov	x1, x0
  438fec:	mov	x2, x21
  438ff0:	mov	x0, x19
  438ff4:	bl	403880 <fprintf@plt>
  438ff8:	b	438b74 <ferror@plt+0x352d4>
  438ffc:	add	x21, x21, #0x1
  439000:	str	x21, [x1]
  439004:	bl	438b18 <ferror@plt+0x35278>
  439008:	cbz	w0, 438ee8 <ferror@plt+0x35648>
  43900c:	cbz	x22, 438d78 <ferror@plt+0x354d8>
  439010:	ldr	x1, [x22]
  439014:	mov	w24, #0x1                   	// #1
  439018:	ldr	x0, [x23]
  43901c:	bl	4365f0 <ferror@plt+0x32d50>
  439020:	str	x0, [x22]
  439024:	b	438b74 <ferror@plt+0x352d4>
  439028:	mov	x20, #0x0                   	// #0
  43902c:	nop
  439030:	cmp	w1, #0x5f
  439034:	b.ne	438fc8 <ferror@plt+0x35728>  // b.any
  439038:	add	x3, x3, #0x1
  43903c:	str	x3, [x19]
  439040:	mov	x1, x19
  439044:	mov	x2, x22
  439048:	mov	x0, x23
  43904c:	bl	438b18 <ferror@plt+0x35278>
  439050:	cbz	w0, 438ee8 <ferror@plt+0x35648>
  439054:	cbz	x22, 438d78 <ferror@plt+0x354d8>
  439058:	ldr	x0, [x23]
  43905c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  439060:	add	x1, x1, #0xb78
  439064:	bl	436f20 <ferror@plt+0x33680>
  439068:	mov	x2, x0
  43906c:	cbz	x0, 4391c8 <ferror@plt+0x35928>
  439070:	ldr	x1, [x22]
  439074:	mov	x4, x20
  439078:	ldr	x0, [x23]
  43907c:	mov	w5, #0x0                   	// #0
  439080:	mov	x3, #0x0                   	// #0
  439084:	mov	w24, #0x1                   	// #1
  439088:	bl	4366b0 <ferror@plt+0x32e10>
  43908c:	str	x0, [x22]
  439090:	b	438b74 <ferror@plt+0x352d4>
  439094:	stp	x25, x26, [sp, #64]
  439098:	b	438b98 <ferror@plt+0x352f8>
  43909c:	cmp	w0, #0x51
  4390a0:	b.ne	43910c <ferror@plt+0x3586c>  // b.any
  4390a4:	cmp	x22, #0x0
  4390a8:	add	x2, sp, #0x60
  4390ac:	csel	x2, x2, xzr, ne  // ne = any
  4390b0:	mov	x1, x19
  4390b4:	mov	x0, x23
  4390b8:	bl	439d60 <ferror@plt+0x364c0>
  4390bc:	cbnz	w0, 438c28 <ferror@plt+0x35388>
  4390c0:	mov	w24, #0x0                   	// #0
  4390c4:	ldp	x25, x26, [sp, #64]
  4390c8:	b	438b74 <ferror@plt+0x352d4>
  4390cc:	add	x0, x0, #0x1
  4390d0:	str	x0, [x19]
  4390d4:	mov	x1, x19
  4390d8:	mov	x2, x22
  4390dc:	mov	x0, x23
  4390e0:	bl	438b18 <ferror@plt+0x35278>
  4390e4:	cbz	w0, 438ee8 <ferror@plt+0x35648>
  4390e8:	cbz	x22, 438d78 <ferror@plt+0x354d8>
  4390ec:	ldr	w3, [sp, #96]
  4390f0:	mov	w24, #0x1                   	// #1
  4390f4:	ldr	x1, [x22]
  4390f8:	ldr	x0, [x23]
  4390fc:	ldr	x2, [sp, #104]
  439100:	bl	436578 <ferror@plt+0x32cd8>
  439104:	str	x0, [x22]
  439108:	b	438d7c <ferror@plt+0x354dc>
  43910c:	adrp	x0, 471000 <_sch_istable+0x1478>
  439110:	mov	w2, #0x5                   	// #5
  439114:	adrp	x1, 453000 <warn@@Base+0x119e8>
  439118:	add	x1, x1, #0xf20
  43911c:	ldr	x19, [x0, #3776]
  439120:	mov	x0, #0x0                   	// #0
  439124:	bl	403700 <dcgettext@plt>
  439128:	mov	x1, x0
  43912c:	mov	x2, x21
  439130:	mov	x0, x19
  439134:	bl	403880 <fprintf@plt>
  439138:	b	4390c0 <ferror@plt+0x35820>
  43913c:	mov	x2, #0x0                   	// #0
  439140:	mov	x3, #0x0                   	// #0
  439144:	b	438f18 <ferror@plt+0x35678>
  439148:	cmp	w1, #0x43
  43914c:	b.eq	439198 <ferror@plt+0x358f8>  // b.none
  439150:	cmp	w1, #0x56
  439154:	b.eq	439198 <ferror@plt+0x358f8>  // b.none
  439158:	cmp	w1, #0x46
  43915c:	b.ne	43910c <ferror@plt+0x3586c>  // b.any
  439160:	add	x0, x0, #0x1
  439164:	str	x0, [x19]
  439168:	mov	x2, #0x0                   	// #0
  43916c:	mov	x3, #0x0                   	// #0
  439170:	cbz	x22, 43917c <ferror@plt+0x358dc>
  439174:	add	x2, sp, #0x68
  439178:	add	x3, sp, #0x5c
  43917c:	mov	x1, x19
  439180:	mov	x0, x23
  439184:	bl	43a248 <ferror@plt+0x369a8>
  439188:	cbz	w0, 4390c0 <ferror@plt+0x35820>
  43918c:	ldr	x0, [x19]
  439190:	ldrb	w1, [x0]
  439194:	b	438c38 <ferror@plt+0x35398>
  439198:	add	x2, x0, #0x1
  43919c:	str	x2, [x19]
  4391a0:	ldrb	w1, [x0, #1]
  4391a4:	mov	x0, x2
  4391a8:	b	439158 <ferror@plt+0x358b8>
  4391ac:	ldr	w4, [sp, #92]
  4391b0:	mov	x2, x1
  4391b4:	ldr	x3, [sp, #104]
  4391b8:	mov	x1, x5
  4391bc:	bl	436818 <ferror@plt+0x32f78>
  4391c0:	str	x0, [x22]
  4391c4:	b	438c80 <ferror@plt+0x353e0>
  4391c8:	ldr	x0, [x23]
  4391cc:	mov	w1, #0x4                   	// #4
  4391d0:	bl	4362f0 <ferror@plt+0x32a50>
  4391d4:	mov	x2, x0
  4391d8:	b	439070 <ferror@plt+0x357d0>
  4391dc:	stp	x25, x26, [sp, #64]
  4391e0:	mov	x20, x21
  4391e4:	mov	w1, #0x0                   	// #0
  4391e8:	mov	w26, #0x0                   	// #0
  4391ec:	mov	w24, #0x0                   	// #0
  4391f0:	mov	w25, #0x0                   	// #0
  4391f4:	b	439214 <ferror@plt+0x35974>
  4391f8:	cmp	w4, #0x53
  4391fc:	b.ne	4394ec <ferror@plt+0x35c4c>  // b.any
  439200:	add	x0, x20, #0x1
  439204:	mov	w1, #0x1                   	// #1
  439208:	str	x0, [x19]
  43920c:	ldrb	w4, [x20, #1]
  439210:	ldr	x20, [x19]
  439214:	cmp	w4, #0x55
  439218:	b.eq	439250 <ferror@plt+0x359b0>  // b.none
  43921c:	b.hi	439238 <ferror@plt+0x35998>  // b.pmore
  439220:	cmp	w4, #0x43
  439224:	b.ne	4391f8 <ferror@plt+0x35958>  // b.any
  439228:	add	x0, x20, #0x1
  43922c:	mov	w25, #0x1                   	// #1
  439230:	str	x0, [x19]
  439234:	b	43920c <ferror@plt+0x3596c>
  439238:	add	x0, x20, #0x1
  43923c:	cmp	w4, #0x56
  439240:	b.ne	439260 <ferror@plt+0x359c0>  // b.any
  439244:	mov	w24, #0x1                   	// #1
  439248:	str	x0, [x19]
  43924c:	b	43920c <ferror@plt+0x3596c>
  439250:	add	x0, x20, #0x1
  439254:	mov	w26, #0x1                   	// #1
  439258:	str	x0, [x19]
  43925c:	b	43920c <ferror@plt+0x3596c>
  439260:	cmp	w4, #0x69
  439264:	b.eq	43955c <ferror@plt+0x35cbc>  // b.none
  439268:	b.hi	4393a8 <ferror@plt+0x35b08>  // b.pmore
  43926c:	cmp	w4, #0x62
  439270:	b.eq	4395c0 <ferror@plt+0x35d20>  // b.none
  439274:	b.ls	439364 <ferror@plt+0x35ac4>  // b.plast
  439278:	cmp	w4, #0x64
  43927c:	b.eq	43958c <ferror@plt+0x35cec>  // b.none
  439280:	cmp	w4, #0x66
  439284:	b.ne	439310 <ferror@plt+0x35a70>  // b.any
  439288:	cbz	x22, 4392ac <ferror@plt+0x35a0c>
  43928c:	ldr	x0, [x23]
  439290:	adrp	x1, 452000 <warn@@Base+0x109e8>
  439294:	add	x1, x1, #0x970
  439298:	bl	436f20 <ferror@plt+0x33680>
  43929c:	str	x0, [x22]
  4392a0:	cbz	x0, 4392f8 <ferror@plt+0x35a58>
  4392a4:	nop
  4392a8:	ldr	x20, [x19]
  4392ac:	add	x20, x20, #0x1
  4392b0:	str	x20, [x19]
  4392b4:	cbz	x22, 4392c0 <ferror@plt+0x35a20>
  4392b8:	cbnz	w25, 4392cc <ferror@plt+0x35a2c>
  4392bc:	cbnz	w24, 4392e0 <ferror@plt+0x35a40>
  4392c0:	ldp	x25, x26, [sp, #64]
  4392c4:	mov	w24, #0x1                   	// #1
  4392c8:	b	438d7c <ferror@plt+0x354dc>
  4392cc:	ldr	x1, [x22]
  4392d0:	ldr	x0, [x23]
  4392d4:	bl	4368a0 <ferror@plt+0x33000>
  4392d8:	str	x0, [x22]
  4392dc:	cbz	w24, 4392c0 <ferror@plt+0x35a20>
  4392e0:	ldr	x1, [x22]
  4392e4:	ldr	x0, [x23]
  4392e8:	bl	4368e8 <ferror@plt+0x33048>
  4392ec:	ldp	x25, x26, [sp, #64]
  4392f0:	str	x0, [x22]
  4392f4:	b	438b74 <ferror@plt+0x352d4>
  4392f8:	ldr	x0, [x23]
  4392fc:	mov	w1, #0x4                   	// #4
  439300:	bl	436328 <ferror@plt+0x32a88>
  439304:	ldr	x20, [x19]
  439308:	str	x0, [x22]
  43930c:	b	4392ac <ferror@plt+0x35a0c>
  439310:	cmp	w4, #0x63
  439314:	b.ne	439518 <ferror@plt+0x35c78>  // b.any
  439318:	cbz	x22, 4392ac <ferror@plt+0x35a0c>
  43931c:	ldr	x0, [x23]
  439320:	cbnz	w26, 4396dc <ferror@plt+0x35e3c>
  439324:	cmp	w1, #0x0
  439328:	adrp	x2, 457000 <warn@@Base+0x159e8>
  43932c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  439330:	add	x2, x2, #0x800
  439334:	add	x1, x1, #0xb50
  439338:	csel	x1, x1, x2, ne  // ne = any
  43933c:	bl	436f20 <ferror@plt+0x33680>
  439340:	str	x0, [x22]
  439344:	cbnz	x0, 4392a8 <ferror@plt+0x35a08>
  439348:	ldr	x0, [x23]
  43934c:	mov	w2, w26
  439350:	mov	w1, #0x1                   	// #1
  439354:	bl	4362f0 <ferror@plt+0x32a50>
  439358:	ldr	x20, [x19]
  43935c:	str	x0, [x22]
  439360:	b	4392ac <ferror@plt+0x35a0c>
  439364:	cmp	w4, #0x47
  439368:	b.ls	438e08 <ferror@plt+0x35568>  // b.plast
  43936c:	cmp	w4, #0x5f
  439370:	b.ne	439518 <ferror@plt+0x35c78>  // b.any
  439374:	adrp	x0, 471000 <_sch_istable+0x1478>
  439378:	mov	w2, #0x5                   	// #5
  43937c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  439380:	add	x1, x1, #0xf20
  439384:	ldr	x19, [x0, #3776]
  439388:	mov	x0, #0x0                   	// #0
  43938c:	bl	403700 <dcgettext@plt>
  439390:	mov	x1, x0
  439394:	mov	x2, x21
  439398:	mov	x0, x19
  43939c:	bl	403880 <fprintf@plt>
  4393a0:	cbnz	x22, 4392b8 <ferror@plt+0x35a18>
  4393a4:	b	4392c0 <ferror@plt+0x35a20>
  4393a8:	cmp	w4, #0x74
  4393ac:	b.eq	439614 <ferror@plt+0x35d74>  // b.none
  4393b0:	b.ls	439444 <ferror@plt+0x35ba4>  // b.plast
  4393b4:	cmp	w4, #0x77
  4393b8:	b.eq	43966c <ferror@plt+0x35dcc>  // b.none
  4393bc:	cmp	w4, #0x78
  4393c0:	b.ne	43940c <ferror@plt+0x35b6c>  // b.any
  4393c4:	cbz	x22, 4392ac <ferror@plt+0x35a0c>
  4393c8:	ldr	x0, [x23]
  4393cc:	cmp	w26, #0x0
  4393d0:	adrp	x2, 453000 <warn@@Base+0x119e8>
  4393d4:	add	x2, x2, #0xea8
  4393d8:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4393dc:	add	x1, x1, #0xec0
  4393e0:	csel	x1, x2, x1, ne  // ne = any
  4393e4:	bl	436f20 <ferror@plt+0x33680>
  4393e8:	str	x0, [x22]
  4393ec:	cbnz	x0, 4392a8 <ferror@plt+0x35a08>
  4393f0:	ldr	x0, [x23]
  4393f4:	mov	w2, w26
  4393f8:	mov	w1, #0x8                   	// #8
  4393fc:	bl	4362f0 <ferror@plt+0x32a50>
  439400:	ldr	x20, [x19]
  439404:	str	x0, [x22]
  439408:	b	4392ac <ferror@plt+0x35a0c>
  43940c:	cmp	w4, #0x76
  439410:	b.ne	439518 <ferror@plt+0x35c78>  // b.any
  439414:	cbz	x22, 4392ac <ferror@plt+0x35a0c>
  439418:	ldr	x0, [x23]
  43941c:	adrp	x1, 452000 <warn@@Base+0x109e8>
  439420:	add	x1, x1, #0x8d8
  439424:	bl	436f20 <ferror@plt+0x33680>
  439428:	str	x0, [x22]
  43942c:	cbnz	x0, 4392a8 <ferror@plt+0x35a08>
  439430:	ldr	x0, [x23]
  439434:	bl	4362c8 <ferror@plt+0x32a28>
  439438:	ldr	x20, [x19]
  43943c:	str	x0, [x22]
  439440:	b	4392ac <ferror@plt+0x35a0c>
  439444:	cmp	w4, #0x72
  439448:	b.eq	4395f4 <ferror@plt+0x35d54>  // b.none
  43944c:	cmp	w4, #0x73
  439450:	b.ne	43949c <ferror@plt+0x35bfc>  // b.any
  439454:	cbz	x22, 4392ac <ferror@plt+0x35a0c>
  439458:	ldr	x0, [x23]
  43945c:	cmp	w26, #0x0
  439460:	adrp	x2, 453000 <warn@@Base+0x119e8>
  439464:	add	x2, x2, #0xef8
  439468:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43946c:	add	x1, x1, #0xf10
  439470:	csel	x1, x2, x1, ne  // ne = any
  439474:	bl	436f20 <ferror@plt+0x33680>
  439478:	str	x0, [x22]
  43947c:	cbnz	x0, 4392a8 <ferror@plt+0x35a08>
  439480:	ldr	x0, [x23]
  439484:	mov	w2, w26
  439488:	mov	w1, #0x2                   	// #2
  43948c:	bl	4362f0 <ferror@plt+0x32a50>
  439490:	ldr	x20, [x19]
  439494:	str	x0, [x22]
  439498:	b	4392ac <ferror@plt+0x35a0c>
  43949c:	cmp	w4, #0x6c
  4394a0:	b.ne	439518 <ferror@plt+0x35c78>  // b.any
  4394a4:	cbz	x22, 4392ac <ferror@plt+0x35a0c>
  4394a8:	ldr	x0, [x23]
  4394ac:	cmp	w26, #0x0
  4394b0:	adrp	x2, 453000 <warn@@Base+0x119e8>
  4394b4:	add	x2, x2, #0xed0
  4394b8:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4394bc:	add	x1, x1, #0xee8
  4394c0:	csel	x1, x2, x1, ne  // ne = any
  4394c4:	bl	436f20 <ferror@plt+0x33680>
  4394c8:	str	x0, [x22]
  4394cc:	cbnz	x0, 4392a8 <ferror@plt+0x35a08>
  4394d0:	ldr	x0, [x23]
  4394d4:	mov	w2, w26
  4394d8:	mov	w1, #0x4                   	// #4
  4394dc:	bl	4362f0 <ferror@plt+0x32a50>
  4394e0:	ldr	x20, [x19]
  4394e4:	str	x0, [x22]
  4394e8:	b	4392ac <ferror@plt+0x35a0c>
  4394ec:	cmp	w4, #0x47
  4394f0:	b.ne	439364 <ferror@plt+0x35ac4>  // b.any
  4394f4:	add	x0, x20, #0x1
  4394f8:	str	x0, [x19]
  4394fc:	adrp	x5, 46f000 <warn@@Base+0x2d9e8>
  439500:	add	x5, x5, #0xb88
  439504:	ldrb	w4, [x20, #1]
  439508:	mov	x20, x0
  43950c:	ldrh	w0, [x5, w4, sxtw #1]
  439510:	tbnz	w0, #2, 438e2c <ferror@plt+0x3558c>
  439514:	nop
  439518:	adrp	x0, 471000 <_sch_istable+0x1478>
  43951c:	mov	w2, #0x5                   	// #5
  439520:	adrp	x1, 453000 <warn@@Base+0x119e8>
  439524:	add	x1, x1, #0xf20
  439528:	ldr	x19, [x0, #3776]
  43952c:	mov	x0, #0x0                   	// #0
  439530:	bl	403700 <dcgettext@plt>
  439534:	mov	w24, #0x0                   	// #0
  439538:	mov	x1, x0
  43953c:	mov	x2, x21
  439540:	mov	x0, x19
  439544:	bl	403880 <fprintf@plt>
  439548:	ldp	x25, x26, [sp, #64]
  43954c:	b	438b74 <ferror@plt+0x352d4>
  439550:	mov	x0, x20
  439554:	mov	x1, #0x0                   	// #0
  439558:	b	438e74 <ferror@plt+0x355d4>
  43955c:	cbz	x22, 4392ac <ferror@plt+0x35a0c>
  439560:	ldr	x0, [x23]
  439564:	cmp	w26, #0x0
  439568:	adrp	x2, 453000 <warn@@Base+0x119e8>
  43956c:	add	x2, x2, #0xb70
  439570:	adrp	x1, 452000 <warn@@Base+0x109e8>
  439574:	add	x1, x1, #0xb78
  439578:	csel	x1, x2, x1, ne  // ne = any
  43957c:	bl	436f20 <ferror@plt+0x33680>
  439580:	str	x0, [x22]
  439584:	cbnz	x0, 4392a8 <ferror@plt+0x35a08>
  439588:	b	4394d0 <ferror@plt+0x35c30>
  43958c:	cbz	x22, 4392ac <ferror@plt+0x35a0c>
  439590:	ldr	x0, [x23]
  439594:	adrp	x1, 452000 <warn@@Base+0x109e8>
  439598:	add	x1, x1, #0x978
  43959c:	bl	436f20 <ferror@plt+0x33680>
  4395a0:	str	x0, [x22]
  4395a4:	cbnz	x0, 4392a8 <ferror@plt+0x35a08>
  4395a8:	ldr	x0, [x23]
  4395ac:	mov	w1, #0x8                   	// #8
  4395b0:	bl	436328 <ferror@plt+0x32a88>
  4395b4:	ldr	x20, [x19]
  4395b8:	str	x0, [x22]
  4395bc:	b	4392ac <ferror@plt+0x35a0c>
  4395c0:	cbz	x22, 4392ac <ferror@plt+0x35a0c>
  4395c4:	ldr	x0, [x23]
  4395c8:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4395cc:	add	x1, x1, #0xdb0
  4395d0:	bl	436f20 <ferror@plt+0x33680>
  4395d4:	str	x0, [x22]
  4395d8:	cbnz	x0, 4392a8 <ferror@plt+0x35a08>
  4395dc:	ldr	x0, [x23]
  4395e0:	mov	w1, #0x4                   	// #4
  4395e4:	bl	436358 <ferror@plt+0x32ab8>
  4395e8:	ldr	x20, [x19]
  4395ec:	str	x0, [x22]
  4395f0:	b	4392ac <ferror@plt+0x35a0c>
  4395f4:	cbz	x22, 4392ac <ferror@plt+0x35a0c>
  4395f8:	ldr	x0, [x23]
  4395fc:	adrp	x1, 453000 <warn@@Base+0x119e8>
  439600:	add	x1, x1, #0xba0
  439604:	bl	436f20 <ferror@plt+0x33680>
  439608:	str	x0, [x22]
  43960c:	cbnz	x0, 4392a8 <ferror@plt+0x35a08>
  439610:	b	4395a8 <ferror@plt+0x35d08>
  439614:	cbz	x22, 4396e8 <ferror@plt+0x35e48>
  439618:	mov	x1, x19
  43961c:	add	x2, sp, #0x68
  439620:	mov	x0, x23
  439624:	bl	439708 <ferror@plt+0x35e68>
  439628:	cbz	w0, 4390c0 <ferror@plt+0x35820>
  43962c:	ldr	x19, [sp, #104]
  439630:	mov	x0, x19
  439634:	bl	402fd0 <strlen@plt>
  439638:	mov	x3, x0
  43963c:	mov	x2, x19
  439640:	ldp	x0, x1, [x23]
  439644:	mov	w4, #0x9                   	// #9
  439648:	add	x1, x1, #0x1a0
  43964c:	bl	437db8 <ferror@plt+0x34518>
  439650:	str	x0, [x22]
  439654:	ldr	x0, [sp, #104]
  439658:	bl	403510 <free@plt>
  43965c:	ldr	x0, [x22]
  439660:	cbz	x0, 4390c0 <ferror@plt+0x35820>
  439664:	cbnz	x22, 4392b8 <ferror@plt+0x35a18>
  439668:	b	4392c0 <ferror@plt+0x35a20>
  43966c:	cbz	x22, 4392ac <ferror@plt+0x35a0c>
  439670:	ldr	x0, [x23]
  439674:	adrp	x1, 453000 <warn@@Base+0x119e8>
  439678:	add	x1, x1, #0xf38
  43967c:	bl	436f20 <ferror@plt+0x33680>
  439680:	str	x0, [x22]
  439684:	cbnz	x0, 4392a8 <ferror@plt+0x35a08>
  439688:	ldr	x0, [x23]
  43968c:	mov	w2, #0x1                   	// #1
  439690:	mov	w1, #0x2                   	// #2
  439694:	bl	4362f0 <ferror@plt+0x32a50>
  439698:	ldr	x20, [x19]
  43969c:	str	x0, [x22]
  4396a0:	b	4392ac <ferror@plt+0x35a0c>
  4396a4:	adrp	x0, 471000 <_sch_istable+0x1478>
  4396a8:	mov	w2, #0x5                   	// #5
  4396ac:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4396b0:	add	x1, x1, #0xf20
  4396b4:	ldr	x19, [x0, #3776]
  4396b8:	mov	x0, #0x0                   	// #0
  4396bc:	bl	403700 <dcgettext@plt>
  4396c0:	mov	w24, #0x0                   	// #0
  4396c4:	mov	x1, x0
  4396c8:	mov	x2, x20
  4396cc:	mov	x0, x19
  4396d0:	bl	403880 <fprintf@plt>
  4396d4:	ldp	x25, x26, [sp, #64]
  4396d8:	b	438b74 <ferror@plt+0x352d4>
  4396dc:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4396e0:	add	x1, x1, #0xb40
  4396e4:	b	43933c <ferror@plt+0x35a9c>
  4396e8:	mov	x1, x19
  4396ec:	mov	x0, x23
  4396f0:	mov	x2, #0x0                   	// #0
  4396f4:	bl	439708 <ferror@plt+0x35e68>
  4396f8:	cbz	w0, 4390c0 <ferror@plt+0x35820>
  4396fc:	ldp	x25, x26, [sp, #64]
  439700:	b	4392c4 <ferror@plt+0x35a24>
  439704:	nop
  439708:	stp	x29, x30, [sp, #-96]!
  43970c:	mov	x29, sp
  439710:	stp	x21, x22, [sp, #32]
  439714:	mov	x22, x2
  439718:	ldr	x21, [x1]
  43971c:	stp	x19, x20, [sp, #16]
  439720:	mov	x19, x0
  439724:	stp	x23, x24, [sp, #48]
  439728:	add	x0, x21, #0x1
  43972c:	mov	w20, #0x0                   	// #0
  439730:	stp	x25, x26, [sp, #64]
  439734:	adrp	x26, 46f000 <warn@@Base+0x2d9e8>
  439738:	add	x26, x26, #0xb88
  43973c:	stp	x27, x28, [sp, #80]
  439740:	mov	x28, x1
  439744:	str	x0, [x1]
  439748:	add	x0, x21, #0x2
  43974c:	ldrb	w1, [x21, #1]
  439750:	ldrh	w2, [x26, w1, sxtw #1]
  439754:	tbz	w2, #2, 439790 <ferror@plt+0x35ef0>
  439758:	add	w20, w20, w20, lsl #2
  43975c:	str	x0, [x28]
  439760:	mov	x23, x0
  439764:	add	w20, w1, w20, lsl #1
  439768:	ldrb	w1, [x0], #1
  43976c:	sub	w20, w20, #0x30
  439770:	ldrh	w2, [x26, w1, sxtw #1]
  439774:	tbnz	w2, #2, 439758 <ferror@plt+0x35eb8>
  439778:	cbz	w20, 439790 <ferror@plt+0x35ef0>
  43977c:	mov	x0, x23
  439780:	bl	402fd0 <strlen@plt>
  439784:	mov	w1, w20
  439788:	cmp	x0, w20, uxtw
  43978c:	b.cs	4397e0 <ferror@plt+0x35f40>  // b.hs, b.nlast
  439790:	adrp	x0, 471000 <_sch_istable+0x1478>
  439794:	adrp	x1, 453000 <warn@@Base+0x119e8>
  439798:	add	x1, x1, #0xf20
  43979c:	mov	w2, #0x5                   	// #5
  4397a0:	ldr	x19, [x0, #3776]
  4397a4:	mov	w23, #0x0                   	// #0
  4397a8:	mov	x0, #0x0                   	// #0
  4397ac:	bl	403700 <dcgettext@plt>
  4397b0:	mov	x1, x0
  4397b4:	mov	x2, x21
  4397b8:	mov	x0, x19
  4397bc:	bl	403880 <fprintf@plt>
  4397c0:	mov	w0, w23
  4397c4:	ldp	x19, x20, [sp, #16]
  4397c8:	ldp	x21, x22, [sp, #32]
  4397cc:	ldp	x23, x24, [sp, #48]
  4397d0:	ldp	x25, x26, [sp, #64]
  4397d4:	ldp	x27, x28, [sp, #80]
  4397d8:	ldp	x29, x30, [sp], #96
  4397dc:	ret
  4397e0:	add	x0, x23, x1
  4397e4:	str	x0, [x28]
  4397e8:	ldrb	w20, [x23, w20, uxtw]
  4397ec:	ldrh	w1, [x26, w20, sxtw #1]
  4397f0:	tbz	w1, #2, 439790 <ferror@plt+0x35ef0>
  4397f4:	add	x24, x0, #0x1
  4397f8:	str	x24, [x28]
  4397fc:	sub	w20, w20, #0x30
  439800:	ldrb	w1, [x0, #1]
  439804:	ldrh	w0, [x26, w1, sxtw #1]
  439808:	tbnz	w0, #2, 439c60 <ferror@plt+0x363c0>
  43980c:	cbz	w20, 439978 <ferror@plt+0x360d8>
  439810:	mov	x25, #0x1409                	// #5129
  439814:	mov	w27, #0x0                   	// #0
  439818:	movk	x25, #0x1, lsl #16
  43981c:	b	43984c <ferror@plt+0x35fac>
  439820:	add	x24, x24, #0x1
  439824:	str	x24, [x28]
  439828:	mov	x1, x28
  43982c:	mov	x0, x19
  439830:	mov	x2, #0x0                   	// #0
  439834:	bl	438b18 <ferror@plt+0x35278>
  439838:	cbz	w0, 439cbc <ferror@plt+0x3641c>
  43983c:	add	w27, w27, #0x1
  439840:	cmp	w20, w27
  439844:	b.eq	439978 <ferror@plt+0x360d8>  // b.none
  439848:	ldr	x24, [x28]
  43984c:	ldrb	w0, [x24]
  439850:	cmp	w0, #0x5a
  439854:	b.eq	439820 <ferror@plt+0x35f80>  // b.none
  439858:	mov	x1, x28
  43985c:	mov	x0, x19
  439860:	mov	x2, #0x0                   	// #0
  439864:	bl	438b18 <ferror@plt+0x35278>
  439868:	cbz	w0, 439cbc <ferror@plt+0x3641c>
  43986c:	ldrb	w4, [x24]
  439870:	mov	w3, #0x0                   	// #0
  439874:	mov	w11, #0x0                   	// #0
  439878:	mov	w1, #0x0                   	// #0
  43987c:	mov	w23, #0x0                   	// #0
  439880:	mov	w7, #0x0                   	// #0
  439884:	mov	w8, #0x0                   	// #0
  439888:	mov	x10, #0x1                   	// #1
  43988c:	mov	x9, #0xa000                	// #40960
  439890:	cmp	w4, #0x0
  439894:	sub	w5, w4, #0x43
  439898:	cset	w6, ne  // ne = any
  43989c:	eor	w3, w3, #0x1
  4398a0:	lsl	x5, x10, x5
  4398a4:	tst	w6, w3
  4398a8:	and	x2, x5, x25
  4398ac:	and	x0, x5, x9
  4398b0:	b.eq	439914 <ferror@plt+0x36074>  // b.none
  4398b4:	cmp	w4, #0x62
  4398b8:	b.eq	439ad0 <ferror@plt+0x36230>  // b.none
  4398bc:	b.ls	439a7c <ferror@plt+0x361dc>  // b.plast
  4398c0:	cmp	w4, #0x64
  4398c4:	b.eq	4398e0 <ferror@plt+0x36040>  // b.none
  4398c8:	b.ls	439a68 <ferror@plt+0x361c8>  // b.plast
  4398cc:	cmp	w4, #0x70
  4398d0:	b.eq	439900 <ferror@plt+0x36060>  // b.none
  4398d4:	b.ls	439a9c <ferror@plt+0x361fc>  // b.plast
  4398d8:	cmp	w4, #0x72
  4398dc:	b.ne	4398ec <ferror@plt+0x3604c>  // b.any
  4398e0:	mov	w3, #0x1                   	// #1
  4398e4:	mov	w7, w3
  4398e8:	b	439890 <ferror@plt+0x35ff0>
  4398ec:	cmp	w4, #0x76
  4398f0:	b.eq	439a98 <ferror@plt+0x361f8>  // b.none
  4398f4:	mov	w3, #0x1                   	// #1
  4398f8:	mov	w23, w3
  4398fc:	b	439890 <ferror@plt+0x35ff0>
  439900:	mov	w3, #0x1                   	// #1
  439904:	mov	w8, w3
  439908:	eor	w3, w3, #0x1
  43990c:	tst	w6, w3
  439910:	b.ne	4398b4 <ferror@plt+0x36014>  // b.any
  439914:	cbnz	w23, 439adc <ferror@plt+0x3623c>
  439918:	cbnz	w1, 439b20 <ferror@plt+0x36280>
  43991c:	cbnz	w11, 439b7c <ferror@plt+0x362dc>
  439920:	cbnz	w7, 439bc0 <ferror@plt+0x36320>
  439924:	cbz	w8, 43983c <ferror@plt+0x35f9c>
  439928:	ldr	x1, [x28]
  43992c:	ldrb	w2, [x1]
  439930:	ldrh	w0, [x26, w2, sxtw #1]
  439934:	tbz	w0, #2, 439790 <ferror@plt+0x35ef0>
  439938:	add	x1, x1, #0x1
  43993c:	mov	w0, #0x0                   	// #0
  439940:	add	w0, w0, w0, lsl #2
  439944:	str	x1, [x28]
  439948:	mov	x4, x1
  43994c:	add	w0, w2, w0, lsl #1
  439950:	ldrb	w2, [x1], #1
  439954:	sub	w0, w0, #0x30
  439958:	ldrh	w3, [x26, w2, sxtw #1]
  43995c:	tbnz	w3, #2, 439940 <ferror@plt+0x360a0>
  439960:	cbz	w0, 439790 <ferror@plt+0x35ef0>
  439964:	add	x0, x4, w0, uxtw
  439968:	str	x0, [x28]
  43996c:	add	w27, w27, #0x1
  439970:	cmp	w20, w27
  439974:	b.ne	439848 <ferror@plt+0x35fa8>  // b.any
  439978:	mov	w23, #0x1                   	// #1
  43997c:	cbz	x22, 4397c0 <ferror@plt+0x35f20>
  439980:	ldr	x19, [x28]
  439984:	sub	x19, x19, x21
  439988:	add	w0, w19, w23
  43998c:	sxtw	x19, w19
  439990:	sxtw	x0, w0
  439994:	bl	4032a0 <xmalloc@plt>
  439998:	mov	x20, x0
  43999c:	mov	x2, x19
  4399a0:	mov	x1, x21
  4399a4:	bl	402f70 <memcpy@plt>
  4399a8:	mov	x1, x20
  4399ac:	mov	x2, #0x0                   	// #0
  4399b0:	strb	wzr, [x20, x19]
  4399b4:	adrp	x0, 453000 <warn@@Base+0x119e8>
  4399b8:	add	x0, x0, #0xf48
  4399bc:	bl	403210 <concat@plt>
  4399c0:	mov	x19, x0
  4399c4:	mov	x0, x20
  4399c8:	bl	403510 <free@plt>
  4399cc:	mov	w1, #0x2                   	// #2
  4399d0:	mov	x0, x19
  4399d4:	bl	403590 <cplus_demangle@plt>
  4399d8:	mov	x20, x0
  4399dc:	mov	x0, x19
  4399e0:	bl	403510 <free@plt>
  4399e4:	cbz	x20, 439790 <ferror@plt+0x35ef0>
  4399e8:	mov	x0, x20
  4399ec:	adrp	x1, 453000 <warn@@Base+0x119e8>
  4399f0:	add	x1, x1, #0xf58
  4399f4:	bl	4036d0 <strstr@plt>
  4399f8:	mov	x3, x0
  4399fc:	cbz	x0, 439d24 <ferror@plt+0x36484>
  439a00:	cmp	x20, x0
  439a04:	b.eq	439d18 <ferror@plt+0x36478>  // b.none
  439a08:	mov	x0, x20
  439a0c:	mov	x1, x20
  439a10:	ldrb	w2, [x1]
  439a14:	cmp	w2, #0x20
  439a18:	b.eq	439c9c <ferror@plt+0x363fc>  // b.none
  439a1c:	strb	w2, [x0], #1
  439a20:	add	x1, x1, #0x1
  439a24:	cmp	x3, x1
  439a28:	b.ne	439a10 <ferror@plt+0x36170>  // b.any
  439a2c:	sub	x0, x0, x20
  439a30:	add	w1, w0, #0x1
  439a34:	sxtw	x19, w0
  439a38:	sxtw	x0, w1
  439a3c:	bl	4032a0 <xmalloc@plt>
  439a40:	mov	x21, x0
  439a44:	mov	x2, x19
  439a48:	mov	x1, x20
  439a4c:	bl	402f70 <memcpy@plt>
  439a50:	str	x21, [x22]
  439a54:	strb	wzr, [x21, x19]
  439a58:	mov	x0, x20
  439a5c:	mov	w23, #0x1                   	// #1
  439a60:	bl	403510 <free@plt>
  439a64:	b	4397c0 <ferror@plt+0x35f20>
  439a68:	cmp	w4, #0x63
  439a6c:	mov	w3, #0x1                   	// #1
  439a70:	b.ne	439aa8 <ferror@plt+0x36208>  // b.any
  439a74:	mov	w1, w3
  439a78:	b	439890 <ferror@plt+0x35ff0>
  439a7c:	cmp	w4, #0x54
  439a80:	b.hi	439ab0 <ferror@plt+0x36210>  // b.pmore
  439a84:	cmp	w4, #0x42
  439a88:	b.ls	4398f4 <ferror@plt+0x36054>  // b.plast
  439a8c:	cbnz	x2, 439ac0 <ferror@plt+0x36220>
  439a90:	cbnz	x0, 439900 <ferror@plt+0x36060>
  439a94:	tbz	w5, #17, 4398f4 <ferror@plt+0x36054>
  439a98:	bl	403400 <abort@plt>
  439a9c:	cmp	w4, #0x66
  439aa0:	mov	w3, #0x1                   	// #1
  439aa4:	b.eq	4398e4 <ferror@plt+0x36044>  // b.none
  439aa8:	mov	w23, w3
  439aac:	b	439890 <ferror@plt+0x35ff0>
  439ab0:	sub	w0, w4, #0x55
  439ab4:	and	w0, w0, #0xff
  439ab8:	cmp	w0, #0x1
  439abc:	b.hi	4398f4 <ferror@plt+0x36054>  // b.pmore
  439ac0:	ldrb	w4, [x24, #1]
  439ac4:	mov	w3, #0x0                   	// #0
  439ac8:	add	x24, x24, #0x1
  439acc:	b	439890 <ferror@plt+0x35ff0>
  439ad0:	mov	w3, #0x1                   	// #1
  439ad4:	mov	w11, w3
  439ad8:	b	439890 <ferror@plt+0x35ff0>
  439adc:	ldr	x0, [x28]
  439ae0:	ldrb	w1, [x0]
  439ae4:	cmp	w1, #0x6d
  439ae8:	b.ne	439afc <ferror@plt+0x3625c>  // b.any
  439aec:	add	x2, x0, #0x1
  439af0:	str	x2, [x28]
  439af4:	ldrb	w1, [x0, #1]
  439af8:	mov	x0, x2
  439afc:	ldrh	w1, [x26, w1, sxtw #1]
  439b00:	tbz	w1, #2, 43983c <ferror@plt+0x35f9c>
  439b04:	add	x0, x0, #0x1
  439b08:	str	x0, [x28]
  439b0c:	add	x0, x0, #0x1
  439b10:	ldurb	w1, [x0, #-1]
  439b14:	ldrh	w1, [x26, x1, lsl #1]
  439b18:	tbnz	w1, #2, 439b08 <ferror@plt+0x36268>
  439b1c:	b	43983c <ferror@plt+0x35f9c>
  439b20:	ldr	x1, [x28]
  439b24:	ldrb	w2, [x1]
  439b28:	cmp	w2, #0x6d
  439b2c:	b.eq	439c44 <ferror@plt+0x363a4>  // b.none
  439b30:	ldrh	w0, [x26, w2, sxtw #1]
  439b34:	tbz	w0, #2, 439b60 <ferror@plt+0x362c0>
  439b38:	add	x1, x1, #0x1
  439b3c:	mov	w0, #0x0                   	// #0
  439b40:	add	w0, w0, w0, lsl #2
  439b44:	str	x1, [x28]
  439b48:	add	w0, w2, w0, lsl #1
  439b4c:	ldrb	w2, [x1], #1
  439b50:	sub	w0, w0, #0x30
  439b54:	ldrh	w3, [x26, w2, sxtw #1]
  439b58:	tbnz	w3, #2, 439b40 <ferror@plt+0x362a0>
  439b5c:	cbnz	w0, 43983c <ferror@plt+0x35f9c>
  439b60:	adrp	x0, 471000 <_sch_istable+0x1478>
  439b64:	adrp	x1, 453000 <warn@@Base+0x119e8>
  439b68:	mov	w2, #0x5                   	// #5
  439b6c:	add	x1, x1, #0xf20
  439b70:	ldr	x19, [x0, #3776]
  439b74:	mov	x0, #0x0                   	// #0
  439b78:	b	4397ac <ferror@plt+0x35f0c>
  439b7c:	ldr	x1, [x28]
  439b80:	ldrb	w2, [x1]
  439b84:	ldrh	w0, [x26, w2, sxtw #1]
  439b88:	tbz	w0, #2, 43983c <ferror@plt+0x35f9c>
  439b8c:	add	x1, x1, #0x1
  439b90:	mov	w0, #0x0                   	// #0
  439b94:	nop
  439b98:	add	w0, w0, w0, lsl #2
  439b9c:	str	x1, [x28]
  439ba0:	add	w0, w2, w0, lsl #1
  439ba4:	ldrb	w2, [x1], #1
  439ba8:	sub	w0, w0, #0x30
  439bac:	ldrh	w3, [x26, w2, sxtw #1]
  439bb0:	tbnz	w3, #2, 439b98 <ferror@plt+0x362f8>
  439bb4:	cmp	w0, #0x1
  439bb8:	b.ls	43983c <ferror@plt+0x35f9c>  // b.plast
  439bbc:	b	439790 <ferror@plt+0x35ef0>
  439bc0:	ldr	x2, [x28]
  439bc4:	ldrb	w1, [x2]
  439bc8:	cmp	w1, #0x6d
  439bcc:	b.ne	439be0 <ferror@plt+0x36340>  // b.any
  439bd0:	add	x0, x2, #0x1
  439bd4:	str	x0, [x28]
  439bd8:	ldrb	w1, [x2, #1]
  439bdc:	mov	x2, x0
  439be0:	ldrh	w0, [x26, w1, sxtw #1]
  439be4:	tbz	w0, #2, 439c04 <ferror@plt+0x36364>
  439be8:	add	x0, x2, #0x1
  439bec:	nop
  439bf0:	str	x0, [x28]
  439bf4:	mov	x2, x0
  439bf8:	ldrb	w1, [x0], #1
  439bfc:	ldrh	w3, [x26, w1, sxtw #1]
  439c00:	tbnz	w3, #2, 439bf0 <ferror@plt+0x36350>
  439c04:	cmp	w1, #0x2e
  439c08:	b.eq	439ce0 <ferror@plt+0x36440>  // b.none
  439c0c:	cmp	w1, #0x65
  439c10:	b.ne	43983c <ferror@plt+0x35f9c>  // b.any
  439c14:	add	x0, x2, #0x1
  439c18:	str	x0, [x28]
  439c1c:	ldrb	w0, [x2, #1]
  439c20:	ldrh	w0, [x26, x0, lsl #1]
  439c24:	tbz	w0, #2, 43983c <ferror@plt+0x35f9c>
  439c28:	add	x2, x2, #0x2
  439c2c:	str	x2, [x28]
  439c30:	add	x2, x2, #0x1
  439c34:	ldurb	w0, [x2, #-1]
  439c38:	ldrh	w0, [x26, x0, lsl #1]
  439c3c:	tbnz	w0, #2, 439c2c <ferror@plt+0x3638c>
  439c40:	b	43983c <ferror@plt+0x35f9c>
  439c44:	add	x0, x1, #0x1
  439c48:	str	x0, [x28]
  439c4c:	ldrb	w2, [x1, #1]
  439c50:	ldrh	w1, [x26, w2, sxtw #1]
  439c54:	tbz	w1, #2, 439b60 <ferror@plt+0x362c0>
  439c58:	mov	x1, x0
  439c5c:	b	439b38 <ferror@plt+0x36298>
  439c60:	mov	x2, x24
  439c64:	mov	w0, w20
  439c68:	add	w0, w0, w0, lsl #2
  439c6c:	mov	x4, x2
  439c70:	add	w0, w1, w0, lsl #1
  439c74:	ldrb	w1, [x2, #1]!
  439c78:	sub	w0, w0, #0x30
  439c7c:	ldrh	w3, [x26, w1, sxtw #1]
  439c80:	tbnz	w3, #2, 439c68 <ferror@plt+0x363c8>
  439c84:	cmp	w1, #0x5f
  439c88:	b.ne	43980c <ferror@plt+0x35f6c>  // b.any
  439c8c:	add	x24, x4, #0x2
  439c90:	mov	w20, w0
  439c94:	str	x24, [x28]
  439c98:	b	43980c <ferror@plt+0x35f6c>
  439c9c:	ldrb	w4, [x1, #1]
  439ca0:	cmp	w4, #0x3e
  439ca4:	ccmp	x20, x1, #0x2, eq  // eq = none
  439ca8:	b.cs	439a20 <ferror@plt+0x36180>  // b.hs, b.nlast
  439cac:	ldurb	w4, [x1, #-1]
  439cb0:	cmp	w4, #0x3e
  439cb4:	b.ne	439a20 <ferror@plt+0x36180>  // b.any
  439cb8:	b	439a1c <ferror@plt+0x3617c>
  439cbc:	mov	w23, #0x0                   	// #0
  439cc0:	mov	w0, w23
  439cc4:	ldp	x19, x20, [sp, #16]
  439cc8:	ldp	x21, x22, [sp, #32]
  439ccc:	ldp	x23, x24, [sp, #48]
  439cd0:	ldp	x25, x26, [sp, #64]
  439cd4:	ldp	x27, x28, [sp, #80]
  439cd8:	ldp	x29, x30, [sp], #96
  439cdc:	ret
  439ce0:	add	x0, x2, #0x1
  439ce4:	str	x0, [x28]
  439ce8:	ldrb	w1, [x2, #1]
  439cec:	ldrh	w3, [x26, w1, sxtw #1]
  439cf0:	tbz	w3, #2, 439d10 <ferror@plt+0x36470>
  439cf4:	add	x0, x2, #0x2
  439cf8:	str	x0, [x28]
  439cfc:	mov	x2, x0
  439d00:	ldrb	w1, [x0], #1
  439d04:	ldrh	w3, [x26, w1, sxtw #1]
  439d08:	tbnz	w3, #2, 439cf8 <ferror@plt+0x36458>
  439d0c:	b	439c0c <ferror@plt+0x3636c>
  439d10:	mov	x2, x0
  439d14:	b	439c0c <ferror@plt+0x3636c>
  439d18:	mov	x19, #0x0                   	// #0
  439d1c:	mov	x0, #0x1                   	// #1
  439d20:	b	439a3c <ferror@plt+0x3619c>
  439d24:	adrp	x3, 471000 <_sch_istable+0x1478>
  439d28:	mov	w2, #0x5                   	// #5
  439d2c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  439d30:	add	x1, x1, #0xf20
  439d34:	ldr	x19, [x3, #3776]
  439d38:	bl	403700 <dcgettext@plt>
  439d3c:	mov	x2, x21
  439d40:	mov	x1, x0
  439d44:	mov	x0, x19
  439d48:	bl	403880 <fprintf@plt>
  439d4c:	mov	x0, x20
  439d50:	mov	w23, #0x0                   	// #0
  439d54:	bl	403510 <free@plt>
  439d58:	b	4397c0 <ferror@plt+0x35f20>
  439d5c:	nop
  439d60:	stp	x29, x30, [sp, #-128]!
  439d64:	mov	x29, sp
  439d68:	stp	x23, x24, [sp, #48]
  439d6c:	mov	x23, x0
  439d70:	mov	x24, x2
  439d74:	ldr	x0, [x1]
  439d78:	stp	x19, x20, [sp, #16]
  439d7c:	stp	x21, x22, [sp, #32]
  439d80:	stp	x25, x26, [sp, #64]
  439d84:	mov	x25, x1
  439d88:	ldrb	w22, [x0, #1]
  439d8c:	str	x0, [sp, #104]
  439d90:	cmp	w22, #0x39
  439d94:	b.hi	439de8 <ferror@plt+0x36548>  // b.pmore
  439d98:	cmp	w22, #0x30
  439d9c:	b.hi	439e68 <ferror@plt+0x365c8>  // b.pmore
  439da0:	adrp	x0, 471000 <_sch_istable+0x1478>
  439da4:	mov	w2, #0x5                   	// #5
  439da8:	adrp	x1, 453000 <warn@@Base+0x119e8>
  439dac:	add	x1, x1, #0xf20
  439db0:	ldr	x19, [x0, #3776]
  439db4:	mov	x0, #0x0                   	// #0
  439db8:	bl	403700 <dcgettext@plt>
  439dbc:	mov	x1, x0
  439dc0:	ldr	x2, [sp, #104]
  439dc4:	mov	x0, x19
  439dc8:	bl	403880 <fprintf@plt>
  439dcc:	mov	w0, #0x0                   	// #0
  439dd0:	ldp	x19, x20, [sp, #16]
  439dd4:	ldp	x21, x22, [sp, #32]
  439dd8:	ldp	x23, x24, [sp, #48]
  439ddc:	ldp	x25, x26, [sp, #64]
  439de0:	ldp	x29, x30, [sp], #128
  439de4:	ret
  439de8:	cmp	w22, #0x5f
  439dec:	b.ne	439da0 <ferror@plt+0x36500>  // b.any
  439df0:	mov	x20, x0
  439df4:	ldrb	w0, [x0, #2]
  439df8:	adrp	x19, 46f000 <warn@@Base+0x2d9e8>
  439dfc:	add	x19, x19, #0xb88
  439e00:	cmp	w0, #0x30
  439e04:	ldrh	w0, [x19, w0, sxtw #1]
  439e08:	and	w0, w0, #0x4
  439e0c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  439e10:	b.eq	43a0f4 <ferror@plt+0x36854>  // b.none
  439e14:	add	x26, x20, #0x2
  439e18:	mov	w2, #0xa                   	// #10
  439e1c:	mov	x1, #0x0                   	// #0
  439e20:	mov	x0, x26
  439e24:	bl	4034e0 <strtol@plt>
  439e28:	ldrb	w1, [x20, #2]
  439e2c:	ldrh	w2, [x19, w1, sxtw #1]
  439e30:	tbz	w2, #2, 439e44 <ferror@plt+0x365a4>
  439e34:	nop
  439e38:	ldrb	w1, [x26, #1]!
  439e3c:	ldrh	w2, [x19, w1, sxtw #1]
  439e40:	tbnz	w2, #2, 439e38 <ferror@plt+0x36598>
  439e44:	cmp	w1, #0x5f
  439e48:	b.ne	439da0 <ferror@plt+0x36500>  // b.any
  439e4c:	add	x26, x26, #0x1
  439e50:	str	x26, [x25]
  439e54:	sub	w22, w0, #0x1
  439e58:	mov	x20, #0x0                   	// #0
  439e5c:	cbz	w0, 439fc4 <ferror@plt+0x36724>
  439e60:	stp	x27, x28, [sp, #80]
  439e64:	b	439e88 <ferror@plt+0x365e8>
  439e68:	stp	x27, x28, [sp, #80]
  439e6c:	mov	x1, x0
  439e70:	sub	w22, w22, #0x31
  439e74:	ldrb	w0, [x0, #2]
  439e78:	cmp	w0, #0x5f
  439e7c:	cinc	x26, x1, eq  // eq = none
  439e80:	add	x26, x26, #0x2
  439e84:	str	x26, [x25]
  439e88:	adrp	x21, 46f000 <warn@@Base+0x2d9e8>
  439e8c:	mov	x20, #0x0                   	// #0
  439e90:	add	x21, x21, #0xb88
  439e94:	b	439ef4 <ferror@plt+0x36654>
  439e98:	cbz	x24, 439fd4 <ferror@plt+0x36734>
  439e9c:	add	x2, sp, #0x78
  439ea0:	mov	x1, x25
  439ea4:	mov	x0, x23
  439ea8:	bl	439708 <ferror@plt+0x35e68>
  439eac:	cbz	w0, 439fe8 <ferror@plt+0x36748>
  439eb0:	ldr	x19, [sp, #120]
  439eb4:	mov	x0, x19
  439eb8:	bl	402fd0 <strlen@plt>
  439ebc:	mov	x3, x0
  439ec0:	mov	x2, x19
  439ec4:	ldp	x0, x1, [x23]
  439ec8:	mov	w4, #0x9                   	// #9
  439ecc:	add	x1, x1, #0x1a0
  439ed0:	bl	437db8 <ferror@plt+0x34518>
  439ed4:	mov	x20, x0
  439ed8:	ldr	x0, [sp, #120]
  439edc:	bl	403510 <free@plt>
  439ee0:	cbz	x20, 439fe8 <ferror@plt+0x36748>
  439ee4:	sub	w22, w22, #0x1
  439ee8:	cmn	w22, #0x1
  439eec:	b.eq	439fc0 <ferror@plt+0x36720>  // b.none
  439ef0:	ldr	x26, [x25]
  439ef4:	ldrb	w5, [x26]
  439ef8:	cmp	w5, #0x5f
  439efc:	b.ne	439f10 <ferror@plt+0x36670>  // b.any
  439f00:	add	x0, x26, #0x1
  439f04:	str	x0, [x25]
  439f08:	ldrb	w5, [x26, #1]
  439f0c:	mov	x26, x0
  439f10:	cmp	w5, #0x74
  439f14:	b.eq	439e98 <ferror@plt+0x365f8>  // b.none
  439f18:	ldrh	w0, [x21, w5, sxtw #1]
  439f1c:	add	x4, x26, #0x1
  439f20:	mov	w19, #0x0                   	// #0
  439f24:	mov	x27, #0x0                   	// #0
  439f28:	tbz	w0, #2, 439f64 <ferror@plt+0x366c4>
  439f2c:	nop
  439f30:	add	w19, w19, w19, lsl #2
  439f34:	str	x4, [x25]
  439f38:	mov	x26, x4
  439f3c:	add	w19, w5, w19, lsl #1
  439f40:	ldrb	w5, [x4], #1
  439f44:	sub	w19, w19, #0x30
  439f48:	ldrh	w0, [x21, w5, sxtw #1]
  439f4c:	tbnz	w0, #2, 439f30 <ferror@plt+0x36690>
  439f50:	mov	x0, x26
  439f54:	mov	w27, w19
  439f58:	bl	402fd0 <strlen@plt>
  439f5c:	cmp	x0, w19, uxtw
  439f60:	b.cc	43a13c <ferror@plt+0x3689c>  // b.lo, b.ul, b.last
  439f64:	cbz	x24, 439fac <ferror@plt+0x3670c>
  439f68:	cbz	x20, 43a018 <ferror@plt+0x36778>
  439f6c:	ldr	x0, [x23]
  439f70:	mov	x1, x20
  439f74:	bl	4374a8 <ferror@plt+0x33c08>
  439f78:	mov	x26, x0
  439f7c:	cbnz	x0, 43a068 <ferror@plt+0x367c8>
  439f80:	ldr	x26, [x25]
  439f84:	cbz	w22, 43a01c <ferror@plt+0x3677c>
  439f88:	ldp	x0, x1, [x23]
  439f8c:	mov	w4, #0x9                   	// #9
  439f90:	mov	w3, w19
  439f94:	mov	x2, x26
  439f98:	add	x1, x1, #0x1a0
  439f9c:	bl	437db8 <ferror@plt+0x34518>
  439fa0:	mov	x20, x0
  439fa4:	cbz	x0, 439fe8 <ferror@plt+0x36748>
  439fa8:	ldr	x26, [x25]
  439fac:	add	x26, x26, x27
  439fb0:	str	x26, [x25]
  439fb4:	sub	w22, w22, #0x1
  439fb8:	cmn	w22, #0x1
  439fbc:	b.ne	439ef0 <ferror@plt+0x36650>  // b.any
  439fc0:	ldp	x27, x28, [sp, #80]
  439fc4:	mov	w0, #0x1                   	// #1
  439fc8:	cbz	x24, 439dd0 <ferror@plt+0x36530>
  439fcc:	str	x20, [x24]
  439fd0:	b	439dd0 <ferror@plt+0x36530>
  439fd4:	mov	x1, x25
  439fd8:	mov	x0, x23
  439fdc:	mov	x2, #0x0                   	// #0
  439fe0:	bl	439708 <ferror@plt+0x35e68>
  439fe4:	cbnz	w0, 439ee4 <ferror@plt+0x36644>
  439fe8:	mov	w0, #0x0                   	// #0
  439fec:	ldp	x19, x20, [sp, #16]
  439ff0:	ldp	x21, x22, [sp, #32]
  439ff4:	ldp	x23, x24, [sp, #48]
  439ff8:	ldp	x25, x26, [sp, #64]
  439ffc:	ldp	x27, x28, [sp, #80]
  43a000:	ldp	x29, x30, [sp], #128
  43a004:	ret
  43a008:	mov	x0, x28
  43a00c:	bl	403510 <free@plt>
  43a010:	ldr	x26, [x25]
  43a014:	nop
  43a018:	cbnz	w22, 439f88 <ferror@plt+0x366e8>
  43a01c:	add	w0, w19, #0x1
  43a020:	sxtw	x0, w0
  43a024:	bl	4032a0 <xmalloc@plt>
  43a028:	mov	x1, x26
  43a02c:	sxtw	x2, w19
  43a030:	mov	x26, x0
  43a034:	bl	402f70 <memcpy@plt>
  43a038:	ldr	x0, [x23]
  43a03c:	mov	x1, x26
  43a040:	strb	wzr, [x26, w19, sxtw]
  43a044:	bl	436f20 <ferror@plt+0x33680>
  43a048:	mov	x20, x0
  43a04c:	mov	x0, x26
  43a050:	bl	403510 <free@plt>
  43a054:	cbnz	x20, 439fa8 <ferror@plt+0x36708>
  43a058:	mov	w4, #0x0                   	// #0
  43a05c:	ldp	x0, x1, [x23]
  43a060:	ldr	x26, [x25]
  43a064:	b	439f90 <ferror@plt+0x366f0>
  43a068:	add	w0, w19, #0x1
  43a06c:	ldr	x20, [x25]
  43a070:	sxtw	x0, w0
  43a074:	bl	4032a0 <xmalloc@plt>
  43a078:	mov	x28, x0
  43a07c:	mov	x1, x20
  43a080:	sxtw	x2, w19
  43a084:	bl	402f70 <memcpy@plt>
  43a088:	ldr	x1, [x26]
  43a08c:	strb	wzr, [x28, w19, sxtw]
  43a090:	cbnz	x1, 43a0bc <ferror@plt+0x3681c>
  43a094:	b	43a008 <ferror@plt+0x36768>
  43a098:	mov	x1, x0
  43a09c:	ldr	x0, [x23]
  43a0a0:	bl	4371d8 <ferror@plt+0x33938>
  43a0a4:	cbz	x0, 43a0b4 <ferror@plt+0x36814>
  43a0a8:	mov	x1, x28
  43a0ac:	bl	4034a0 <strcmp@plt>
  43a0b0:	cbz	w0, 43a174 <ferror@plt+0x368d4>
  43a0b4:	ldr	x1, [x26, #8]!
  43a0b8:	cbz	x1, 43a008 <ferror@plt+0x36768>
  43a0bc:	ldr	x0, [x23]
  43a0c0:	bl	437548 <ferror@plt+0x33ca8>
  43a0c4:	mov	x20, x0
  43a0c8:	cbnz	x0, 43a098 <ferror@plt+0x367f8>
  43a0cc:	mov	x0, x28
  43a0d0:	bl	403510 <free@plt>
  43a0d4:	mov	w0, #0x0                   	// #0
  43a0d8:	ldp	x19, x20, [sp, #16]
  43a0dc:	ldp	x21, x22, [sp, #32]
  43a0e0:	ldp	x23, x24, [sp, #48]
  43a0e4:	ldp	x25, x26, [sp, #64]
  43a0e8:	ldp	x27, x28, [sp, #80]
  43a0ec:	ldp	x29, x30, [sp], #128
  43a0f0:	ret
  43a0f4:	adrp	x0, 471000 <_sch_istable+0x1478>
  43a0f8:	mov	w2, #0x5                   	// #5
  43a0fc:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43a100:	add	x1, x1, #0xf20
  43a104:	ldr	x19, [x0, #3776]
  43a108:	mov	x0, #0x0                   	// #0
  43a10c:	bl	403700 <dcgettext@plt>
  43a110:	mov	x1, x0
  43a114:	mov	x2, x20
  43a118:	mov	x0, x19
  43a11c:	bl	403880 <fprintf@plt>
  43a120:	mov	w0, #0x0                   	// #0
  43a124:	ldp	x19, x20, [sp, #16]
  43a128:	ldp	x21, x22, [sp, #32]
  43a12c:	ldp	x23, x24, [sp, #48]
  43a130:	ldp	x25, x26, [sp, #64]
  43a134:	ldp	x29, x30, [sp], #128
  43a138:	ret
  43a13c:	adrp	x0, 471000 <_sch_istable+0x1478>
  43a140:	mov	w2, #0x5                   	// #5
  43a144:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43a148:	add	x1, x1, #0xf20
  43a14c:	ldr	x19, [x0, #3776]
  43a150:	mov	x0, #0x0                   	// #0
  43a154:	bl	403700 <dcgettext@plt>
  43a158:	mov	x1, x0
  43a15c:	ldr	x2, [sp, #104]
  43a160:	mov	x0, x19
  43a164:	bl	403880 <fprintf@plt>
  43a168:	mov	w0, #0x0                   	// #0
  43a16c:	ldp	x27, x28, [sp, #80]
  43a170:	b	439dd0 <ferror@plt+0x36530>
  43a174:	mov	x0, x28
  43a178:	bl	403510 <free@plt>
  43a17c:	ldr	x26, [x25]
  43a180:	b	439fac <ferror@plt+0x3670c>
  43a184:	nop
  43a188:	stp	x29, x30, [sp, #-48]!
  43a18c:	add	x2, x2, #0x2
  43a190:	mov	x29, sp
  43a194:	stp	x19, x20, [sp, #16]
  43a198:	mov	x20, x0
  43a19c:	ldr	x19, [x1]
  43a1a0:	str	x2, [x1]
  43a1a4:	sub	x2, x2, x19
  43a1a8:	cmp	x2, #0x4
  43a1ac:	b.le	43a1c8 <ferror@plt+0x36928>
  43a1b0:	adrp	x1, 455000 <warn@@Base+0x139e8>
  43a1b4:	mov	x0, x19
  43a1b8:	add	x1, x1, #0x498
  43a1bc:	mov	x2, #0x4                   	// #4
  43a1c0:	bl	403220 <strncmp@plt>
  43a1c4:	cbz	w0, 43a1e4 <ferror@plt+0x36944>
  43a1c8:	ldrb	w1, [x19]
  43a1cc:	mov	w0, #0x1                   	// #1
  43a1d0:	cmp	w1, #0x5f
  43a1d4:	b.eq	43a21c <ferror@plt+0x3697c>  // b.none
  43a1d8:	ldp	x19, x20, [sp, #16]
  43a1dc:	ldp	x29, x30, [sp], #48
  43a1e0:	ret
  43a1e4:	ldrb	w0, [x19, #4]
  43a1e8:	mov	w1, #0x2e                  	// #46
  43a1ec:	cmp	w0, #0x24
  43a1f0:	ccmp	w0, w1, #0x4, ne  // ne = any
  43a1f4:	b.ne	43a1c8 <ferror@plt+0x36928>  // b.any
  43a1f8:	add	x19, x19, #0x5
  43a1fc:	mov	x0, x20
  43a200:	add	x1, sp, #0x28
  43a204:	mov	x2, #0x0                   	// #0
  43a208:	str	x19, [sp, #40]
  43a20c:	bl	438b18 <ferror@plt+0x35278>
  43a210:	cmp	w0, #0x0
  43a214:	csinc	w0, w0, wzr, eq  // eq = none
  43a218:	b	43a1d8 <ferror@plt+0x36938>
  43a21c:	ldrb	w1, [x19, #1]
  43a220:	cmp	w1, #0x5f
  43a224:	b.ne	43a1d8 <ferror@plt+0x36938>  // b.any
  43a228:	ldrb	w1, [x19, #2]
  43a22c:	cmp	w1, #0x6f
  43a230:	b.ne	43a1d8 <ferror@plt+0x36938>  // b.any
  43a234:	ldrb	w1, [x19, #3]
  43a238:	cmp	w1, #0x70
  43a23c:	b.ne	43a1d8 <ferror@plt+0x36938>  // b.any
  43a240:	add	x19, x19, #0x4
  43a244:	b	43a1fc <ferror@plt+0x3695c>
  43a248:	stp	x29, x30, [sp, #-176]!
  43a24c:	mov	x29, sp
  43a250:	stp	x27, x28, [sp, #80]
  43a254:	mov	x28, x0
  43a258:	ldr	x0, [x1]
  43a25c:	stp	x19, x20, [sp, #16]
  43a260:	mov	x20, x2
  43a264:	stp	x21, x22, [sp, #32]
  43a268:	stp	x23, x24, [sp, #48]
  43a26c:	str	x1, [sp, #104]
  43a270:	str	x0, [sp, #120]
  43a274:	str	x3, [sp, #136]
  43a278:	cbz	x2, 43a5f4 <ferror@plt+0x36d54>
  43a27c:	mov	x19, x1
  43a280:	mov	x21, x3
  43a284:	mov	x0, #0x50                  	// #80
  43a288:	bl	4032a0 <xmalloc@plt>
  43a28c:	mov	w1, #0x65                  	// #101
  43a290:	ldr	x3, [x19]
  43a294:	str	x0, [x20]
  43a298:	str	wzr, [x21]
  43a29c:	ldrb	w0, [x3]
  43a2a0:	cmp	w0, #0x5f
  43a2a4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43a2a8:	ccmp	w0, w1, #0x4, ne  // ne = any
  43a2ac:	b.eq	43a68c <ferror@plt+0x36dec>  // b.none
  43a2b0:	cmp	x20, #0x0
  43a2b4:	add	x21, sp, #0xa0
  43a2b8:	adrp	x22, 46f000 <warn@@Base+0x2d9e8>
  43a2bc:	csel	x21, x21, xzr, ne  // ne = any
  43a2c0:	add	x22, x22, #0xb88
  43a2c4:	stp	x25, x26, [sp, #64]
  43a2c8:	add	x26, sp, #0xa8
  43a2cc:	csel	x1, x26, xzr, ne  // ne = any
  43a2d0:	mov	w23, #0x0                   	// #0
  43a2d4:	mov	w24, #0xa                   	// #10
  43a2d8:	str	x1, [sp, #128]
  43a2dc:	cmp	w0, #0x4e
  43a2e0:	mov	w1, #0x54                  	// #84
  43a2e4:	ccmp	w0, w1, #0x4, ne  // ne = any
  43a2e8:	b.ne	43a43c <ferror@plt+0x36b9c>  // b.any
  43a2ec:	ldr	x1, [sp, #104]
  43a2f0:	add	x5, x3, #0x1
  43a2f4:	cmp	w0, #0x54
  43a2f8:	str	x5, [x1]
  43a2fc:	b.ne	43a4f4 <ferror@plt+0x36c54>  // b.any
  43a300:	ldrb	w19, [x3, #1]
  43a304:	mov	w6, #0x1                   	// #1
  43a308:	ldrh	w0, [x22, w19, sxtw #1]
  43a30c:	and	w0, w0, #0x4
  43a310:	cbz	w0, 43a518 <ferror@plt+0x36c78>
  43a314:	ldr	x0, [sp, #104]
  43a318:	add	x3, x5, #0x1
  43a31c:	sub	w19, w19, #0x30
  43a320:	str	x3, [x0]
  43a324:	ldrb	w1, [x5, #1]
  43a328:	ldrh	w0, [x22, w1, sxtw #1]
  43a32c:	tbz	w0, #2, 43a35c <ferror@plt+0x36abc>
  43a330:	mov	x2, x3
  43a334:	mov	w0, w19
  43a338:	add	w0, w0, w0, lsl #2
  43a33c:	mov	x7, x2
  43a340:	add	w0, w1, w0, lsl #1
  43a344:	ldrb	w1, [x2, #1]!
  43a348:	sub	w0, w0, #0x30
  43a34c:	ldrh	w5, [x22, w1, sxtw #1]
  43a350:	tbnz	w5, #2, 43a338 <ferror@plt+0x36a98>
  43a354:	cmp	w1, #0x5f
  43a358:	b.eq	43a620 <ferror@plt+0x36d80>  // b.none
  43a35c:	ldr	w0, [x28, #40]
  43a360:	cmp	w0, w19
  43a364:	b.ls	43a518 <ferror@plt+0x36c78>  // b.plast
  43a368:	ubfiz	x19, x19, #4, #32
  43a36c:	sub	w26, w6, #0x1
  43a370:	cbnz	w6, 43a3d8 <ferror@plt+0x36b38>
  43a374:	b	43a4b8 <ferror@plt+0x36c18>
  43a378:	ldp	w2, w1, [x28, #40]
  43a37c:	add	w27, w23, #0x1
  43a380:	ldr	x6, [sp, #152]
  43a384:	cmp	w2, w1
  43a388:	ldr	x0, [x28, #32]
  43a38c:	sub	x6, x6, x25
  43a390:	b.cs	43a418 <ferror@plt+0x36b78>  // b.hs, b.nlast
  43a394:	add	w1, w2, #0x1
  43a398:	ubfiz	x2, x2, #4, #32
  43a39c:	add	x8, x0, x2
  43a3a0:	cmp	w27, w24
  43a3a4:	str	x25, [x0, x2]
  43a3a8:	str	w6, [x8, #8]
  43a3ac:	str	w1, [x28, #40]
  43a3b0:	cbz	x20, 43a3cc <ferror@plt+0x36b2c>
  43a3b4:	ldr	x1, [sp, #160]
  43a3b8:	cbz	x1, 43a3f8 <ferror@plt+0x36b58>
  43a3bc:	ldr	x0, [x20]
  43a3c0:	b.cs	43a564 <ferror@plt+0x36cc4>  // b.hs, b.nlast
  43a3c4:	str	x1, [x0, w23, uxtw #3]
  43a3c8:	mov	w23, w27
  43a3cc:	sub	w26, w26, #0x1
  43a3d0:	cmn	w26, #0x1
  43a3d4:	b.eq	43a57c <ferror@plt+0x36cdc>  // b.none
  43a3d8:	ldr	x3, [x28, #32]
  43a3dc:	mov	x2, x21
  43a3e0:	add	x1, sp, #0x98
  43a3e4:	mov	x0, x28
  43a3e8:	ldr	x25, [x3, x19]
  43a3ec:	str	x25, [sp, #152]
  43a3f0:	bl	438b18 <ferror@plt+0x35278>
  43a3f4:	cbnz	w0, 43a378 <ferror@plt+0x36ad8>
  43a3f8:	ldp	x25, x26, [sp, #64]
  43a3fc:	mov	w0, #0x0                   	// #0
  43a400:	ldp	x19, x20, [sp, #16]
  43a404:	ldp	x21, x22, [sp, #32]
  43a408:	ldp	x23, x24, [sp, #48]
  43a40c:	ldp	x27, x28, [sp, #80]
  43a410:	ldp	x29, x30, [sp], #176
  43a414:	ret
  43a418:	add	w1, w1, #0xa
  43a41c:	str	w1, [x28, #44]
  43a420:	str	x6, [sp, #112]
  43a424:	ubfiz	x1, x1, #4, #32
  43a428:	bl	4031f0 <xrealloc@plt>
  43a42c:	ldr	w2, [x28, #40]
  43a430:	str	x0, [x28, #32]
  43a434:	ldr	x6, [sp, #112]
  43a438:	b	43a394 <ferror@plt+0x36af4>
  43a43c:	ldr	x2, [sp, #128]
  43a440:	mov	x0, x28
  43a444:	ldr	x19, [sp, #104]
  43a448:	str	x3, [sp, #112]
  43a44c:	mov	x1, x19
  43a450:	bl	438b18 <ferror@plt+0x35278>
  43a454:	cbz	w0, 43a3f8 <ferror@plt+0x36b58>
  43a458:	ldp	w1, w2, [x28, #40]
  43a45c:	ldr	x19, [x19]
  43a460:	cmp	w1, w2
  43a464:	ldr	x3, [sp, #112]
  43a468:	ldr	x0, [x28, #32]
  43a46c:	sub	x19, x19, x3
  43a470:	b.cs	43a634 <ferror@plt+0x36d94>  // b.hs, b.nlast
  43a474:	ubfiz	x2, x1, #4, #32
  43a478:	add	w1, w1, #0x1
  43a47c:	add	x5, x0, x2
  43a480:	str	x3, [x0, x2]
  43a484:	str	w19, [x5, #8]
  43a488:	str	w1, [x28, #40]
  43a48c:	cbz	x20, 43a57c <ferror@plt+0x36cdc>
  43a490:	ldr	x1, [sp, #168]
  43a494:	cbz	x1, 43a3f8 <ferror@plt+0x36b58>
  43a498:	add	w19, w23, #0x1
  43a49c:	cmp	w24, w19
  43a4a0:	ldr	x0, [x20]
  43a4a4:	b.ls	43a654 <ferror@plt+0x36db4>  // b.plast
  43a4a8:	str	x1, [x0, w23, uxtw #3]
  43a4ac:	mov	w23, w19
  43a4b0:	ldr	x0, [sp, #104]
  43a4b4:	ldr	x3, [x0]
  43a4b8:	mov	w1, #0x65                  	// #101
  43a4bc:	ldrb	w0, [x3]
  43a4c0:	cmp	w0, #0x5f
  43a4c4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43a4c8:	ccmp	w0, w1, #0x4, ne  // ne = any
  43a4cc:	b.ne	43a2dc <ferror@plt+0x36a3c>  // b.any
  43a4d0:	cbz	x20, 43a694 <ferror@plt+0x36df4>
  43a4d4:	ldp	x25, x26, [sp, #64]
  43a4d8:	ldr	x0, [x20]
  43a4dc:	str	xzr, [x0, w23, uxtw #3]
  43a4e0:	ldrb	w0, [x3]
  43a4e4:	cmp	w0, #0x65
  43a4e8:	b.eq	43a66c <ferror@plt+0x36dcc>  // b.none
  43a4ec:	mov	w0, #0x1                   	// #1
  43a4f0:	b	43a400 <ferror@plt+0x36b60>
  43a4f4:	ldrb	w6, [x3, #1]
  43a4f8:	ldrh	w0, [x22, w6, sxtw #1]
  43a4fc:	tbz	w0, #2, 43a518 <ferror@plt+0x36c78>
  43a500:	add	x5, x3, #0x2
  43a504:	str	x5, [x1]
  43a508:	sub	w6, w6, #0x30
  43a50c:	ldrb	w19, [x3, #2]
  43a510:	ldrh	w0, [x22, w19, sxtw #1]
  43a514:	tbnz	w0, #2, 43a5a0 <ferror@plt+0x36d00>
  43a518:	adrp	x0, 471000 <_sch_istable+0x1478>
  43a51c:	mov	w2, #0x5                   	// #5
  43a520:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43a524:	add	x1, x1, #0xf20
  43a528:	ldr	x19, [x0, #3776]
  43a52c:	mov	x0, #0x0                   	// #0
  43a530:	bl	403700 <dcgettext@plt>
  43a534:	mov	x1, x0
  43a538:	ldr	x2, [sp, #120]
  43a53c:	mov	x0, x19
  43a540:	bl	403880 <fprintf@plt>
  43a544:	mov	w0, #0x0                   	// #0
  43a548:	ldp	x19, x20, [sp, #16]
  43a54c:	ldp	x21, x22, [sp, #32]
  43a550:	ldp	x23, x24, [sp, #48]
  43a554:	ldp	x25, x26, [sp, #64]
  43a558:	ldp	x27, x28, [sp, #80]
  43a55c:	ldp	x29, x30, [sp], #176
  43a560:	ret
  43a564:	add	w24, w24, #0xa
  43a568:	ubfiz	x1, x24, #3, #32
  43a56c:	bl	4031f0 <xrealloc@plt>
  43a570:	str	x0, [x20]
  43a574:	ldr	x1, [sp, #160]
  43a578:	b	43a3c4 <ferror@plt+0x36b24>
  43a57c:	ldr	x0, [sp, #104]
  43a580:	mov	w1, #0x65                  	// #101
  43a584:	ldr	x3, [x0]
  43a588:	ldrb	w0, [x3]
  43a58c:	cmp	w0, #0x5f
  43a590:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43a594:	ccmp	w0, w1, #0x4, ne  // ne = any
  43a598:	b.ne	43a2dc <ferror@plt+0x36a3c>  // b.any
  43a59c:	b	43a4d0 <ferror@plt+0x36c30>
  43a5a0:	mov	w1, w19
  43a5a4:	mov	x2, x5
  43a5a8:	mov	w0, w6
  43a5ac:	nop
  43a5b0:	add	w0, w0, w0, lsl #2
  43a5b4:	mov	x7, x2
  43a5b8:	add	w0, w1, w0, lsl #1
  43a5bc:	ldrb	w1, [x2, #1]!
  43a5c0:	sub	w0, w0, #0x30
  43a5c4:	ldrh	w3, [x22, w1, sxtw #1]
  43a5c8:	tbnz	w3, #2, 43a5b0 <ferror@plt+0x36d10>
  43a5cc:	cmp	w1, #0x5f
  43a5d0:	b.ne	43a314 <ferror@plt+0x36a74>  // b.any
  43a5d4:	ldr	x1, [sp, #104]
  43a5d8:	add	x5, x7, #0x2
  43a5dc:	mov	w6, w0
  43a5e0:	str	x5, [x1]
  43a5e4:	ldrb	w19, [x7, #2]
  43a5e8:	ldrh	w0, [x22, w19, sxtw #1]
  43a5ec:	and	w0, w0, #0x4
  43a5f0:	b	43a310 <ferror@plt+0x36a70>
  43a5f4:	mov	x3, x0
  43a5f8:	ldrb	w0, [x0]
  43a5fc:	mov	w1, #0x65                  	// #101
  43a600:	cmp	w0, #0x5f
  43a604:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43a608:	ccmp	w0, w1, #0x4, ne  // ne = any
  43a60c:	b.ne	43a2b0 <ferror@plt+0x36a10>  // b.any
  43a610:	cmp	w0, #0x65
  43a614:	b.ne	43a4ec <ferror@plt+0x36c4c>  // b.any
  43a618:	ldr	x3, [sp, #120]
  43a61c:	b	43a678 <ferror@plt+0x36dd8>
  43a620:	mov	w19, w0
  43a624:	add	x3, x7, #0x2
  43a628:	ldr	x0, [sp, #104]
  43a62c:	str	x3, [x0]
  43a630:	b	43a35c <ferror@plt+0x36abc>
  43a634:	add	w1, w2, #0xa
  43a638:	str	w1, [x28, #44]
  43a63c:	ubfiz	x1, x1, #4, #32
  43a640:	bl	4031f0 <xrealloc@plt>
  43a644:	ldr	w1, [x28, #40]
  43a648:	str	x0, [x28, #32]
  43a64c:	ldr	x3, [sp, #112]
  43a650:	b	43a474 <ferror@plt+0x36bd4>
  43a654:	add	w24, w24, #0xa
  43a658:	ubfiz	x1, x24, #3, #32
  43a65c:	bl	4031f0 <xrealloc@plt>
  43a660:	str	x0, [x20]
  43a664:	ldr	x1, [sp, #168]
  43a668:	b	43a4a8 <ferror@plt+0x36c08>
  43a66c:	ldr	x1, [sp, #136]
  43a670:	mov	w0, #0x1                   	// #1
  43a674:	str	w0, [x1]
  43a678:	ldr	x1, [sp, #104]
  43a67c:	add	x3, x3, #0x1
  43a680:	mov	w0, #0x1                   	// #1
  43a684:	str	x3, [x1]
  43a688:	b	43a400 <ferror@plt+0x36b60>
  43a68c:	mov	w23, #0x0                   	// #0
  43a690:	b	43a4d8 <ferror@plt+0x36c38>
  43a694:	str	x3, [sp, #120]
  43a698:	ldp	x25, x26, [sp, #64]
  43a69c:	b	43a610 <ferror@plt+0x36d70>
  43a6a0:	stp	x29, x30, [sp, #-176]!
  43a6a4:	mov	x29, sp
  43a6a8:	stp	x19, x20, [sp, #16]
  43a6ac:	mov	x19, x3
  43a6b0:	mov	x20, x4
  43a6b4:	stp	x21, x22, [sp, #32]
  43a6b8:	mov	x22, x0
  43a6bc:	mov	x21, x5
  43a6c0:	stp	x23, x24, [sp, #48]
  43a6c4:	mov	x23, x1
  43a6c8:	stp	x25, x26, [sp, #64]
  43a6cc:	stp	x27, x28, [sp, #80]
  43a6d0:	mov	x28, x2
  43a6d4:	cbz	x4, 43a6dc <ferror@plt+0x36e3c>
  43a6d8:	str	xzr, [x4]
  43a6dc:	ldr	x25, [x19]
  43a6e0:	cmp	x25, x21
  43a6e4:	b.cs	43aa90 <ferror@plt+0x371f0>  // b.hs, b.nlast
  43a6e8:	str	wzr, [x23, #424]
  43a6ec:	adrp	x24, 46f000 <warn@@Base+0x2d9e8>
  43a6f0:	add	x24, x24, #0xb88
  43a6f4:	mov	w1, #0x2d                  	// #45
  43a6f8:	ldrb	w0, [x25]
  43a6fc:	cmp	w0, #0x28
  43a700:	ccmp	w0, w1, #0x4, ne  // ne = any
  43a704:	ldrh	w0, [x24, w0, sxtw #1]
  43a708:	and	w0, w0, #0x4
  43a70c:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  43a710:	b.eq	43aab4 <ferror@plt+0x37214>  // b.none
  43a714:	mov	x2, x21
  43a718:	add	x1, sp, #0x98
  43a71c:	mov	x0, x19
  43a720:	bl	438858 <ferror@plt+0x34fb8>
  43a724:	cbz	w0, 43aa90 <ferror@plt+0x371f0>
  43a728:	ldr	x0, [x19]
  43a72c:	ldrb	w1, [x0]
  43a730:	cmp	w1, #0x3d
  43a734:	b.ne	43ab2c <ferror@plt+0x3728c>  // b.any
  43a738:	cbz	x20, 43a768 <ferror@plt+0x36ec8>
  43a73c:	ldr	w1, [sp, #152]
  43a740:	tbnz	w1, #31, 43a768 <ferror@plt+0x36ec8>
  43a744:	ldr	w1, [sp, #156]
  43a748:	tbnz	w1, #31, 43a768 <ferror@plt+0x36ec8>
  43a74c:	add	x2, sp, #0x98
  43a750:	add	x1, x23, #0x88
  43a754:	add	x0, x23, #0x80
  43a758:	bl	437c48 <ferror@plt+0x343a8>
  43a75c:	str	x0, [x20]
  43a760:	ldr	x0, [x19]
  43a764:	nop
  43a768:	add	x26, x0, #0x1
  43a76c:	str	x26, [x19]
  43a770:	mov	w8, #0x0                   	// #0
  43a774:	mov	w20, #0xffffffff            	// #-1
  43a778:	ldrb	w0, [x0, #1]
  43a77c:	cmp	w0, #0x40
  43a780:	b.ne	43a7ec <ferror@plt+0x36f4c>  // b.any
  43a784:	mov	w27, #0x2d                  	// #45
  43a788:	ldrb	w4, [x26, #1]
  43a78c:	add	x7, x26, #0x1
  43a790:	cmp	w4, #0x28
  43a794:	ccmp	w4, w27, #0x4, ne  // ne = any
  43a798:	ldrh	w0, [x24, w4, sxtw #1]
  43a79c:	and	w0, w0, #0x4
  43a7a0:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  43a7a4:	b.eq	43a7b4 <ferror@plt+0x36f14>  // b.none
  43a7a8:	b	43b438 <ferror@plt+0x37b98>
  43a7ac:	cbz	w4, 43a800 <ferror@plt+0x36f60>
  43a7b0:	ldrb	w4, [x7, #1]!
  43a7b4:	cmp	w4, #0x3b
  43a7b8:	b.ne	43a7ac <ferror@plt+0x36f0c>  // b.any
  43a7bc:	add	x7, x7, #0x1
  43a7c0:	str	x7, [x19]
  43a7c4:	ldrb	w0, [x26, #1]
  43a7c8:	cmp	w0, #0x53
  43a7cc:	b.eq	43ab24 <ferror@plt+0x37284>  // b.none
  43a7d0:	cmp	w0, #0x73
  43a7d4:	b.eq	43aaf8 <ferror@plt+0x37258>  // b.none
  43a7d8:	cbz	w0, 43a800 <ferror@plt+0x36f60>
  43a7dc:	ldrb	w0, [x7]
  43a7e0:	mov	x26, x7
  43a7e4:	cmp	w0, #0x40
  43a7e8:	b.eq	43a788 <ferror@plt+0x36ee8>  // b.none
  43a7ec:	add	x6, x26, #0x1
  43a7f0:	str	x6, [x19]
  43a7f4:	sub	w1, w0, #0x23
  43a7f8:	cmp	w1, #0x55
  43a7fc:	b.ls	43aae0 <ferror@plt+0x37240>  // b.plast
  43a800:	adrp	x0, 471000 <_sch_istable+0x1478>
  43a804:	mov	w2, #0x5                   	// #5
  43a808:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43a80c:	add	x1, x1, #0xb20
  43a810:	ldr	x19, [x0, #3776]
  43a814:	mov	x0, #0x0                   	// #0
  43a818:	bl	403700 <dcgettext@plt>
  43a81c:	mov	x21, #0x0                   	// #0
  43a820:	mov	x2, x25
  43a824:	mov	x1, x0
  43a828:	mov	x0, x19
  43a82c:	bl	403880 <fprintf@plt>
  43a830:	mov	x0, x21
  43a834:	ldp	x19, x20, [sp, #16]
  43a838:	ldp	x21, x22, [sp, #32]
  43a83c:	ldp	x23, x24, [sp, #48]
  43a840:	ldp	x25, x26, [sp, #64]
  43a844:	ldp	x27, x28, [sp, #80]
  43a848:	ldp	x29, x30, [sp], #176
  43a84c:	ret
  43a850:	cmp	x6, x21
  43a854:	b.cs	43aa90 <ferror@plt+0x371f0>  // b.hs, b.nlast
  43a858:	mov	x2, x21
  43a85c:	add	x1, sp, #0xa8
  43a860:	mov	x0, x19
  43a864:	str	x6, [sp, #96]
  43a868:	bl	438858 <ferror@plt+0x34fb8>
  43a86c:	cbz	w0, 43aa90 <ferror@plt+0x371f0>
  43a870:	ldr	w0, [sp, #152]
  43a874:	ldr	w1, [sp, #168]
  43a878:	str	wzr, [sp, #104]
  43a87c:	cmp	w1, w0
  43a880:	ldr	x6, [sp, #96]
  43a884:	b.ne	43a89c <ferror@plt+0x36ffc>  // b.any
  43a888:	ldr	w0, [sp, #156]
  43a88c:	ldr	w1, [sp, #172]
  43a890:	cmp	w1, w0
  43a894:	cset	w0, eq  // eq = none
  43a898:	str	w0, [sp, #104]
  43a89c:	ldr	x24, [x19]
  43a8a0:	str	xzr, [sp, #96]
  43a8a4:	ldrb	w0, [x24]
  43a8a8:	cmp	w0, #0x3d
  43a8ac:	b.eq	43b7e8 <ferror@plt+0x37f48>  // b.none
  43a8b0:	cmp	w0, #0x3b
  43a8b4:	b.eq	43b680 <ferror@plt+0x37de0>  // b.none
  43a8b8:	cmp	x21, x24
  43a8bc:	b.ls	43b3fc <ferror@plt+0x37b5c>  // b.plast
  43a8c0:	cbz	w0, 43b3fc <ferror@plt+0x37b5c>
  43a8c4:	str	x6, [sp, #112]
  43a8c8:	bl	4037d0 <__errno_location@plt>
  43a8cc:	mov	x26, x0
  43a8d0:	mov	x1, x19
  43a8d4:	mov	x0, x24
  43a8d8:	mov	w2, #0x0                   	// #0
  43a8dc:	str	wzr, [x26]
  43a8e0:	bl	402fc0 <strtoul@plt>
  43a8e4:	mov	x25, x0
  43a8e8:	mov	x3, x24
  43a8ec:	cmn	x0, #0x1
  43a8f0:	ldr	x6, [sp, #112]
  43a8f4:	b.eq	43b998 <ferror@plt+0x380f8>  // b.none
  43a8f8:	mov	w0, #0x1                   	// #1
  43a8fc:	str	w0, [sp, #112]
  43a900:	ldr	x0, [x19]
  43a904:	mov	x24, x25
  43a908:	mov	w7, #0x0                   	// #0
  43a90c:	ldrb	w1, [x0]
  43a910:	cmp	w1, #0x3b
  43a914:	b.ne	43b3fc <ferror@plt+0x37b5c>  // b.any
  43a918:	add	x26, x0, #0x1
  43a91c:	str	x26, [x19]
  43a920:	cmp	x21, x26
  43a924:	b.ls	43b724 <ferror@plt+0x37e84>  // b.plast
  43a928:	ldrb	w0, [x0, #1]
  43a92c:	cbz	w0, 43b3fc <ferror@plt+0x37b5c>
  43a930:	stp	x6, x3, [sp, #120]
  43a934:	str	w7, [sp, #140]
  43a938:	bl	4037d0 <__errno_location@plt>
  43a93c:	mov	x27, x0
  43a940:	mov	x1, x19
  43a944:	mov	x0, x26
  43a948:	mov	w2, #0x0                   	// #0
  43a94c:	str	wzr, [x27]
  43a950:	bl	402fc0 <strtoul@plt>
  43a954:	mov	x21, x0
  43a958:	ldr	w7, [sp, #140]
  43a95c:	cmn	x0, #0x1
  43a960:	ldp	x6, x3, [sp, #120]
  43a964:	b.eq	43b9b8 <ferror@plt+0x38118>  // b.none
  43a968:	mov	x27, x0
  43a96c:	ldr	x0, [x19]
  43a970:	ldrb	w1, [x0]
  43a974:	cmp	w1, #0x3b
  43a978:	b.ne	43b3fc <ferror@plt+0x37b5c>  // b.any
  43a97c:	add	x0, x0, #0x1
  43a980:	str	x0, [x19]
  43a984:	cbz	w7, 43a9e4 <ferror@plt+0x37144>
  43a988:	ldr	x0, [sp, #96]
  43a98c:	cbz	x0, 43b824 <ferror@plt+0x37f84>
  43a990:	mov	w2, #0x5                   	// #5
  43a994:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43a998:	mov	x0, #0x0                   	// #0
  43a99c:	add	x1, x1, #0xe78
  43a9a0:	str	x6, [sp, #112]
  43a9a4:	bl	403700 <dcgettext@plt>
  43a9a8:	adrp	x3, 471000 <_sch_istable+0x1478>
  43a9ac:	mov	x19, x0
  43a9b0:	mov	w2, #0x5                   	// #5
  43a9b4:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43a9b8:	ldr	x26, [x3, #3776]
  43a9bc:	add	x1, x1, #0xe90
  43a9c0:	mov	x0, #0x0                   	// #0
  43a9c4:	bl	403700 <dcgettext@plt>
  43a9c8:	ldr	x6, [sp, #112]
  43a9cc:	mov	x1, x0
  43a9d0:	mov	x2, x19
  43a9d4:	mov	x0, x26
  43a9d8:	mov	x3, x6
  43a9dc:	bl	403880 <fprintf@plt>
  43a9e0:	ldr	x6, [sp, #112]
  43a9e4:	ldr	x0, [sp, #96]
  43a9e8:	cbz	x0, 43b750 <ferror@plt+0x37eb0>
  43a9ec:	ldr	w0, [sp, #104]
  43a9f0:	cbnz	w0, 43b3fc <ferror@plt+0x37b5c>
  43a9f4:	ldr	w0, [sp, #168]
  43a9f8:	cbnz	w0, 43aa04 <ferror@plt+0x37164>
  43a9fc:	ldr	w2, [sp, #172]
  43aa00:	tbnz	w2, #31, 43b9e4 <ferror@plt+0x38144>
  43aa04:	add	x1, x23, #0x88
  43aa08:	add	x2, sp, #0xa8
  43aa0c:	add	x0, x23, #0x80
  43aa10:	str	x6, [sp, #96]
  43aa14:	bl	437c48 <ferror@plt+0x343a8>
  43aa18:	mov	x1, x0
  43aa1c:	ldr	x6, [sp, #96]
  43aa20:	cbz	x0, 43b9fc <ferror@plt+0x3815c>
  43aa24:	ldr	x0, [x0]
  43aa28:	cbz	x0, 43ba60 <ferror@plt+0x381c0>
  43aa2c:	mov	x1, x0
  43aa30:	mov	x3, x27
  43aa34:	mov	x2, x24
  43aa38:	mov	x0, x22
  43aa3c:	bl	436638 <ferror@plt+0x32d98>
  43aa40:	mov	x21, x0
  43aa44:	nop
  43aa48:	cbz	x21, 43aa90 <ferror@plt+0x371f0>
  43aa4c:	ldr	w0, [sp, #152]
  43aa50:	cmn	w0, #0x1
  43aa54:	b.eq	43aa70 <ferror@plt+0x371d0>  // b.none
  43aa58:	add	x2, sp, #0x98
  43aa5c:	add	x1, x23, #0x88
  43aa60:	add	x0, x23, #0x80
  43aa64:	bl	437c48 <ferror@plt+0x343a8>
  43aa68:	cbz	x0, 43aa90 <ferror@plt+0x371f0>
  43aa6c:	str	x21, [x0]
  43aa70:	cmn	w20, #0x1
  43aa74:	b.eq	43aa94 <ferror@plt+0x371f4>  // b.none
  43aa78:	mov	w2, w20
  43aa7c:	mov	x0, x22
  43aa80:	mov	x1, x21
  43aa84:	bl	436e98 <ferror@plt+0x335f8>
  43aa88:	cbnz	w0, 43aa94 <ferror@plt+0x371f4>
  43aa8c:	nop
  43aa90:	mov	x21, #0x0                   	// #0
  43aa94:	mov	x0, x21
  43aa98:	ldp	x19, x20, [sp, #16]
  43aa9c:	ldp	x21, x22, [sp, #32]
  43aaa0:	ldp	x23, x24, [sp, #48]
  43aaa4:	ldp	x25, x26, [sp, #64]
  43aaa8:	ldp	x27, x28, [sp, #80]
  43aaac:	ldp	x29, x30, [sp], #176
  43aab0:	ret
  43aab4:	mvni	v0.2s, #0x0
  43aab8:	mov	x26, x25
  43aabc:	add	x6, x26, #0x1
  43aac0:	mov	w8, #0x0                   	// #0
  43aac4:	mov	w20, #0xffffffff            	// #-1
  43aac8:	str	d0, [sp, #152]
  43aacc:	ldrb	w0, [x25]
  43aad0:	str	x6, [x19]
  43aad4:	sub	w1, w0, #0x23
  43aad8:	cmp	w1, #0x55
  43aadc:	b.hi	43a800 <ferror@plt+0x36f60>  // b.pmore
  43aae0:	adrp	x2, 454000 <warn@@Base+0x129e8>
  43aae4:	add	x2, x2, #0x2b0
  43aae8:	ldrh	w1, [x2, w1, uxtw #1]
  43aaec:	adr	x2, 43aaf8 <ferror@plt+0x37258>
  43aaf0:	add	x1, x2, w1, sxth #2
  43aaf4:	br	x1
  43aaf8:	add	x0, x26, #0x2
  43aafc:	mov	w2, #0xa                   	// #10
  43ab00:	mov	x1, #0x0                   	// #0
  43ab04:	str	w8, [sp, #96]
  43ab08:	bl	4034e0 <strtol@plt>
  43ab0c:	cmp	w0, #0x7
  43ab10:	ldr	w8, [sp, #96]
  43ab14:	b.gt	43ab70 <ferror@plt+0x372d0>
  43ab18:	mov	w20, #0xffffffff            	// #-1
  43ab1c:	ldr	x7, [x19]
  43ab20:	b	43a7dc <ferror@plt+0x36f3c>
  43ab24:	mov	w8, #0x1                   	// #1
  43ab28:	b	43a7dc <ferror@plt+0x36f3c>
  43ab2c:	ldr	w0, [sp, #152]
  43ab30:	cbnz	w0, 43ab3c <ferror@plt+0x3729c>
  43ab34:	ldr	w2, [sp, #156]
  43ab38:	tbnz	w2, #31, 43b510 <ferror@plt+0x37c70>
  43ab3c:	add	x2, sp, #0x98
  43ab40:	add	x1, x23, #0x88
  43ab44:	add	x0, x23, #0x80
  43ab48:	bl	437c48 <ferror@plt+0x343a8>
  43ab4c:	cbz	x0, 43aa90 <ferror@plt+0x371f0>
  43ab50:	ldr	x21, [x0]
  43ab54:	cbnz	x21, 43aa94 <ferror@plt+0x371f4>
  43ab58:	mov	x1, x0
  43ab5c:	mov	x2, #0x0                   	// #0
  43ab60:	mov	x0, x22
  43ab64:	bl	436268 <ferror@plt+0x329c8>
  43ab68:	mov	x21, x0
  43ab6c:	b	43aa94 <ferror@plt+0x371f4>
  43ab70:	asr	w20, w0, #3
  43ab74:	ldr	x7, [x19]
  43ab78:	b	43a7dc <ferror@plt+0x36f3c>
  43ab7c:	str	x26, [x19]
  43ab80:	mov	x2, x21
  43ab84:	add	x1, sp, #0xa8
  43ab88:	mov	x0, x19
  43ab8c:	bl	438858 <ferror@plt+0x34fb8>
  43ab90:	cbz	w0, 43aa90 <ferror@plt+0x371f0>
  43ab94:	ldr	w1, [sp, #152]
  43ab98:	ldr	w0, [sp, #168]
  43ab9c:	cmp	w1, w0
  43aba0:	b.ne	43abb4 <ferror@plt+0x37314>  // b.any
  43aba4:	ldr	w1, [sp, #156]
  43aba8:	ldr	w0, [sp, #172]
  43abac:	cmp	w1, w0
  43abb0:	b.eq	43b8a8 <ferror@plt+0x38008>  // b.none
  43abb4:	str	x26, [x19]
  43abb8:	mov	x5, x21
  43abbc:	mov	x3, x19
  43abc0:	mov	x1, x23
  43abc4:	mov	x0, x22
  43abc8:	mov	x4, #0x0                   	// #0
  43abcc:	mov	x2, #0x0                   	// #0
  43abd0:	bl	43a6a0 <ferror@plt+0x36e00>
  43abd4:	mov	x21, x0
  43abd8:	cbz	x0, 43aa90 <ferror@plt+0x371f0>
  43abdc:	ldr	w0, [sp, #152]
  43abe0:	cmn	w0, #0x1
  43abe4:	b.eq	43aa48 <ferror@plt+0x371a8>  // b.none
  43abe8:	add	x2, sp, #0x98
  43abec:	add	x1, x23, #0x88
  43abf0:	add	x0, x23, #0x80
  43abf4:	bl	437c48 <ferror@plt+0x343a8>
  43abf8:	cbz	x0, 43aa90 <ferror@plt+0x371f0>
  43abfc:	str	x21, [x0]
  43ac00:	b	43aa48 <ferror@plt+0x371a8>
  43ac04:	cmp	w0, #0x73
  43ac08:	mov	x6, x21
  43ac0c:	mov	x3, x19
  43ac10:	mov	x2, x28
  43ac14:	cset	w4, eq  // eq = none
  43ac18:	add	x5, sp, #0x98
  43ac1c:	mov	x1, x23
  43ac20:	mov	x0, x22
  43ac24:	bl	43bbd8 <ferror@plt+0x38338>
  43ac28:	mov	x21, x0
  43ac2c:	b	43aa48 <ferror@plt+0x371a8>
  43ac30:	ldrb	w0, [x26, #1]
  43ac34:	cmp	w0, #0x23
  43ac38:	b.eq	43b540 <ferror@plt+0x37ca0>  // b.none
  43ac3c:	mov	x5, x21
  43ac40:	mov	x3, x19
  43ac44:	mov	x1, x23
  43ac48:	mov	x0, x22
  43ac4c:	mov	x4, #0x0                   	// #0
  43ac50:	mov	x2, #0x0                   	// #0
  43ac54:	bl	43a6a0 <ferror@plt+0x36e00>
  43ac58:	str	x0, [sp, #96]
  43ac5c:	cbz	x0, 43aa90 <ferror@plt+0x371f0>
  43ac60:	ldr	x0, [x19]
  43ac64:	ldrb	w1, [x0]
  43ac68:	cmp	w1, #0x2c
  43ac6c:	b.ne	43a800 <ferror@plt+0x36f60>  // b.any
  43ac70:	add	x0, x0, #0x1
  43ac74:	str	x0, [x19]
  43ac78:	mov	x5, x21
  43ac7c:	mov	x3, x19
  43ac80:	mov	x1, x23
  43ac84:	mov	x0, x22
  43ac88:	mov	x4, #0x0                   	// #0
  43ac8c:	mov	x2, #0x0                   	// #0
  43ac90:	bl	43a6a0 <ferror@plt+0x36e00>
  43ac94:	str	x0, [sp, #104]
  43ac98:	cbz	x0, 43aa90 <ferror@plt+0x371f0>
  43ac9c:	mov	x0, #0x50                  	// #80
  43aca0:	bl	4032a0 <xmalloc@plt>
  43aca4:	mov	x24, x0
  43aca8:	mov	w28, #0xa                   	// #10
  43acac:	ldr	x0, [x19]
  43acb0:	mov	x26, #0x0                   	// #0
  43acb4:	ldrb	w1, [x0]
  43acb8:	cmp	w1, #0x3b
  43acbc:	b.eq	43ad14 <ferror@plt+0x37474>  // b.none
  43acc0:	cmp	w1, #0x2c
  43acc4:	b.ne	43a800 <ferror@plt+0x36f60>  // b.any
  43acc8:	add	x0, x0, #0x1
  43accc:	str	x0, [x19]
  43acd0:	add	w27, w26, #0x1
  43acd4:	mov	x5, x21
  43acd8:	cmp	w27, w28
  43acdc:	b.cs	43b524 <ferror@plt+0x37c84>  // b.hs, b.nlast
  43ace0:	mov	x3, x19
  43ace4:	mov	x1, x23
  43ace8:	mov	x0, x22
  43acec:	mov	x4, #0x0                   	// #0
  43acf0:	mov	x2, #0x0                   	// #0
  43acf4:	bl	43a6a0 <ferror@plt+0x36e00>
  43acf8:	str	x0, [x24, x26, lsl #3]
  43acfc:	cbz	x0, 43aa90 <ferror@plt+0x371f0>
  43ad00:	ldr	x0, [x19]
  43ad04:	mov	w26, w27
  43ad08:	ldrb	w1, [x0]
  43ad0c:	cmp	w1, #0x3b
  43ad10:	b.ne	43acc0 <ferror@plt+0x37420>  // b.any
  43ad14:	add	x0, x0, #0x1
  43ad18:	str	x0, [x19]
  43ad1c:	mov	w21, #0x1                   	// #1
  43ad20:	mov	x19, x24
  43ad24:	cbnz	w26, 43b8b8 <ferror@plt+0x38018>
  43ad28:	ldp	x2, x1, [sp, #96]
  43ad2c:	str	xzr, [x19]
  43ad30:	mov	w4, w21
  43ad34:	mov	x3, x24
  43ad38:	mov	x0, x22
  43ad3c:	bl	436818 <ferror@plt+0x32f78>
  43ad40:	mov	x21, x0
  43ad44:	b	43aa48 <ferror@plt+0x371a8>
  43ad48:	mov	x5, x21
  43ad4c:	mov	x3, x19
  43ad50:	mov	x4, #0x0                   	// #0
  43ad54:	mov	x2, #0x0                   	// #0
  43ad58:	mov	x1, x23
  43ad5c:	mov	x0, x22
  43ad60:	bl	43a6a0 <ferror@plt+0x36e00>
  43ad64:	mov	x1, x0
  43ad68:	mov	x0, x22
  43ad6c:	bl	4368a0 <ferror@plt+0x33000>
  43ad70:	mov	x21, x0
  43ad74:	b	43aa48 <ferror@plt+0x371a8>
  43ad78:	cmp	x6, x21
  43ad7c:	b.cs	43aa90 <ferror@plt+0x371f0>  // b.hs, b.nlast
  43ad80:	ldrb	w0, [x26, #1]
  43ad84:	cmp	w0, #0x2d
  43ad88:	b.ne	43adb8 <ferror@plt+0x37518>  // b.any
  43ad8c:	mov	x0, x6
  43ad90:	mov	x2, x0
  43ad94:	add	x0, x0, #0x1
  43ad98:	str	x0, [x19]
  43ad9c:	ldrb	w1, [x0]
  43ada0:	cmp	w1, #0x3a
  43ada4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  43ada8:	b.ne	43ad90 <ferror@plt+0x374f0>  // b.any
  43adac:	cbz	w1, 43b988 <ferror@plt+0x380e8>
  43adb0:	add	x2, x2, #0x2
  43adb4:	str	x2, [x19]
  43adb8:	mov	x0, #0x50                  	// #80
  43adbc:	str	x6, [sp, #96]
  43adc0:	bl	4032a0 <xmalloc@plt>
  43adc4:	mov	x24, x0
  43adc8:	mov	x0, #0x50                  	// #80
  43adcc:	bl	4032a0 <xmalloc@plt>
  43add0:	ldr	x1, [x19]
  43add4:	str	x0, [sp, #120]
  43add8:	mov	w0, #0xa                   	// #10
  43addc:	str	w0, [sp, #112]
  43ade0:	mov	w4, #0x2c                  	// #44
  43ade4:	mov	w25, #0x0                   	// #0
  43ade8:	ldrb	w2, [x1]
  43adec:	mov	x28, #0x0                   	// #0
  43adf0:	ldr	x6, [sp, #96]
  43adf4:	cmp	w2, #0x3b
  43adf8:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  43adfc:	ccmp	w2, w4, #0x4, ne  // ne = any
  43ae00:	b.eq	43af30 <ferror@plt+0x37690>  // b.none
  43ae04:	nop
  43ae08:	cmp	w2, #0x3a
  43ae0c:	mov	x27, x1
  43ae10:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  43ae14:	b.eq	43ae28 <ferror@plt+0x37588>  // b.none
  43ae18:	ldrb	w2, [x27, #1]!
  43ae1c:	cmp	w2, #0x3a
  43ae20:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  43ae24:	b.ne	43ae18 <ferror@plt+0x37578>  // b.any
  43ae28:	cbz	w2, 43b634 <ferror@plt+0x37d94>
  43ae2c:	sub	x28, x27, x1
  43ae30:	stp	x1, x6, [sp, #96]
  43ae34:	add	w0, w28, #0x1
  43ae38:	sxtw	x28, w28
  43ae3c:	add	x27, x27, #0x1
  43ae40:	sxtw	x0, w0
  43ae44:	bl	4032a0 <xmalloc@plt>
  43ae48:	ldr	x1, [sp, #96]
  43ae4c:	mov	x26, x0
  43ae50:	mov	x2, x28
  43ae54:	bl	402f70 <memcpy@plt>
  43ae58:	str	x27, [x19]
  43ae5c:	strb	wzr, [x26, x28]
  43ae60:	mov	x1, x21
  43ae64:	mov	x0, x19
  43ae68:	bl	438780 <ferror@plt+0x34ee0>
  43ae6c:	mov	x27, x0
  43ae70:	ldr	x1, [x19]
  43ae74:	ldr	x6, [sp, #104]
  43ae78:	ldrb	w4, [x1]
  43ae7c:	cmp	w4, #0x2c
  43ae80:	b.ne	43b5e0 <ferror@plt+0x37d40>  // b.any
  43ae84:	ldr	w0, [sp, #112]
  43ae88:	add	x1, x1, #0x1
  43ae8c:	str	x1, [x19]
  43ae90:	add	w28, w25, #0x1
  43ae94:	cmp	w28, w0
  43ae98:	b.cs	43aecc <ferror@plt+0x3762c>  // b.hs, b.nlast
  43ae9c:	mov	w3, w25
  43aea0:	ldr	x0, [sp, #120]
  43aea4:	str	x26, [x24, x3, lsl #3]
  43aea8:	ldr	x1, [x19]
  43aeac:	str	x27, [x0, x3, lsl #3]
  43aeb0:	ldrb	w2, [x1]
  43aeb4:	cmp	w2, #0x3b
  43aeb8:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  43aebc:	ccmp	w2, w4, #0x4, ne  // ne = any
  43aec0:	b.eq	43af30 <ferror@plt+0x37690>  // b.none
  43aec4:	mov	w25, w28
  43aec8:	b	43ae08 <ferror@plt+0x37568>
  43aecc:	add	w0, w0, #0xa
  43aed0:	str	x6, [sp, #96]
  43aed4:	mov	w1, w0
  43aed8:	mov	x0, x24
  43aedc:	str	w4, [sp, #104]
  43aee0:	ubfiz	x24, x1, #3, #32
  43aee4:	str	w1, [sp, #112]
  43aee8:	mov	x1, x24
  43aeec:	bl	4031f0 <xrealloc@plt>
  43aef0:	mov	x1, x24
  43aef4:	mov	x24, x0
  43aef8:	ldr	x0, [sp, #120]
  43aefc:	bl	4031f0 <xrealloc@plt>
  43af00:	str	x0, [sp, #120]
  43af04:	mov	w3, w25
  43af08:	ldr	w4, [sp, #104]
  43af0c:	ldr	x6, [sp, #96]
  43af10:	str	x26, [x24, x3, lsl #3]
  43af14:	str	x27, [x0, x3, lsl #3]
  43af18:	ldr	x1, [x19]
  43af1c:	ldrb	w2, [x1]
  43af20:	cmp	w2, #0x3b
  43af24:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  43af28:	ccmp	w2, w4, #0x4, ne  // ne = any
  43af2c:	b.ne	43aec4 <ferror@plt+0x37624>  // b.any
  43af30:	ldr	x0, [sp, #120]
  43af34:	str	xzr, [x24, x28, lsl #3]
  43af38:	str	xzr, [x0, x28, lsl #3]
  43af3c:	ldr	x0, [x19]
  43af40:	ldrb	w1, [x0]
  43af44:	cmp	w1, #0x3b
  43af48:	b.ne	43af54 <ferror@plt+0x376b4>  // b.any
  43af4c:	add	x0, x0, #0x1
  43af50:	str	x0, [x19]
  43af54:	ldr	x2, [sp, #120]
  43af58:	mov	x1, x24
  43af5c:	mov	x0, x22
  43af60:	bl	4364b8 <ferror@plt+0x32c18>
  43af64:	mov	x21, x0
  43af68:	b	43aa48 <ferror@plt+0x371a8>
  43af6c:	cmp	x6, x21
  43af70:	b.cs	43aa90 <ferror@plt+0x371f0>  // b.hs, b.nlast
  43af74:	ldrb	w0, [x26, #1]
  43af78:	cmp	w0, #0x73
  43af7c:	b.eq	43b5d0 <ferror@plt+0x37d30>  // b.none
  43af80:	cmp	w0, #0x75
  43af84:	b.ne	43b3fc <ferror@plt+0x37b5c>  // b.any
  43af88:	mov	w24, #0x1                   	// #1
  43af8c:	add	x4, x26, #0x2
  43af90:	str	x4, [x19]
  43af94:	add	x2, x26, #0x3
  43af98:	mov	x1, x21
  43af9c:	ldrb	w5, [x26, #2]
  43afa0:	mov	x0, x19
  43afa4:	str	x6, [sp, #96]
  43afa8:	sub	w3, w5, #0x62
  43afac:	cmp	w5, #0x76
  43afb0:	and	w3, w3, #0xff
  43afb4:	ccmp	w3, #0x1, #0x0, ne  // ne = any
  43afb8:	csel	x2, x2, x4, ls  // ls = plast
  43afbc:	str	x2, [x19]
  43afc0:	bl	438780 <ferror@plt+0x34ee0>
  43afc4:	ldr	x0, [x19]
  43afc8:	ldr	x6, [sp, #96]
  43afcc:	ldrb	w1, [x0]
  43afd0:	cmp	w1, #0x3b
  43afd4:	b.ne	43b400 <ferror@plt+0x37b60>  // b.any
  43afd8:	add	x0, x0, #0x1
  43afdc:	str	x0, [x19]
  43afe0:	mov	x1, x21
  43afe4:	mov	x0, x19
  43afe8:	str	x6, [sp, #96]
  43afec:	bl	438780 <ferror@plt+0x34ee0>
  43aff0:	ldr	x0, [x19]
  43aff4:	ldrb	w1, [x0]
  43aff8:	cmp	w1, #0x3b
  43affc:	b.ne	43b400 <ferror@plt+0x37b60>  // b.any
  43b000:	add	x0, x0, #0x1
  43b004:	str	x0, [x19]
  43b008:	mov	x1, x21
  43b00c:	mov	x0, x19
  43b010:	bl	438780 <ferror@plt+0x34ee0>
  43b014:	mov	x1, x0
  43b018:	ldr	x2, [x19]
  43b01c:	ldrb	w0, [x2]
  43b020:	cmp	w0, #0x3b
  43b024:	b.eq	43b3f0 <ferror@plt+0x37b50>  // b.none
  43b028:	cbz	x1, 43b740 <ferror@plt+0x37ea0>
  43b02c:	mov	w2, w24
  43b030:	ubfx	x1, x1, #3, #32
  43b034:	mov	x0, x22
  43b038:	bl	4362f0 <ferror@plt+0x32a50>
  43b03c:	mov	x21, x0
  43b040:	b	43aa48 <ferror@plt+0x371a8>
  43b044:	ldrb	w0, [x26, #1]
  43b048:	cmp	w0, #0x73
  43b04c:	b.eq	43b5d8 <ferror@plt+0x37d38>  // b.none
  43b050:	b.hi	43b4b0 <ferror@plt+0x37c10>  // b.pmore
  43b054:	cbz	w0, 43a800 <ferror@plt+0x36f60>
  43b058:	cmp	w0, #0x65
  43b05c:	mov	w24, #0xb                   	// #11
  43b060:	b.ne	43b4bc <ferror@plt+0x37c1c>  // b.any
  43b064:	add	x27, x6, #0x1
  43b068:	str	x27, [x19]
  43b06c:	mov	w1, #0x3c                  	// #60
  43b070:	mov	x0, x27
  43b074:	bl	403560 <strchr@plt>
  43b078:	mov	x21, x0
  43b07c:	mov	w1, #0x3a                  	// #58
  43b080:	mov	x0, x27
  43b084:	bl	403560 <strchr@plt>
  43b088:	mov	x26, x0
  43b08c:	cbz	x0, 43b9cc <ferror@plt+0x3812c>
  43b090:	cmp	x21, #0x0
  43b094:	ccmp	x21, x0, #0x2, ne  // ne = any
  43b098:	b.cs	43b0a8 <ferror@plt+0x37808>  // b.hs, b.nlast
  43b09c:	ldrb	w0, [x0, #1]
  43b0a0:	cmp	w0, #0x3a
  43b0a4:	b.eq	43b6e0 <ferror@plt+0x37e40>  // b.none
  43b0a8:	sub	x21, x26, x27
  43b0ac:	cbz	x28, 43b0d4 <ferror@plt+0x37834>
  43b0b0:	mov	x2, x21
  43b0b4:	mov	x1, x27
  43b0b8:	mov	x0, x28
  43b0bc:	bl	403220 <strncmp@plt>
  43b0c0:	cbnz	w0, 43b0d4 <ferror@plt+0x37834>
  43b0c4:	ldrb	w0, [x28, x21]
  43b0c8:	cbnz	w0, 43b0d4 <ferror@plt+0x37834>
  43b0cc:	mov	w0, #0x1                   	// #1
  43b0d0:	str	w0, [x23, #424]
  43b0d4:	mov	w3, w21
  43b0d8:	mov	w4, w24
  43b0dc:	mov	x2, x27
  43b0e0:	add	x1, x23, #0x1a0
  43b0e4:	mov	x0, x22
  43b0e8:	add	x26, x26, #0x1
  43b0ec:	bl	437db8 <ferror@plt+0x34518>
  43b0f0:	mov	x21, x0
  43b0f4:	str	x26, [x19]
  43b0f8:	b	43aa48 <ferror@plt+0x371a8>
  43b0fc:	ldrb	w0, [x26, #1]
  43b100:	cmp	w0, #0x72
  43b104:	b.ne	43a800 <ferror@plt+0x36f60>  // b.any
  43b108:	add	x26, x26, #0x2
  43b10c:	str	x26, [x19]
  43b110:	cmp	x26, x21
  43b114:	b.cs	43aa90 <ferror@plt+0x371f0>  // b.hs, b.nlast
  43b118:	mov	x2, x21
  43b11c:	add	x1, sp, #0xa8
  43b120:	add	x0, sp, #0xa0
  43b124:	str	w8, [sp, #96]
  43b128:	str	x26, [sp, #160]
  43b12c:	bl	438858 <ferror@plt+0x34fb8>
  43b130:	cbz	w0, 43aa90 <ferror@plt+0x371f0>
  43b134:	ldp	w0, w1, [sp, #168]
  43b138:	ldr	w8, [sp, #96]
  43b13c:	orr	w0, w0, w1
  43b140:	cbnz	w0, 43b5a0 <ferror@plt+0x37d00>
  43b144:	ldr	x0, [x19]
  43b148:	ldrb	w0, [x0]
  43b14c:	cmp	w0, #0x3d
  43b150:	b.eq	43b5a0 <ferror@plt+0x37d00>  // b.none
  43b154:	mov	x0, x22
  43b158:	adrp	x1, 452000 <warn@@Base+0x109e8>
  43b15c:	add	x1, x1, #0xb78
  43b160:	str	w8, [sp, #96]
  43b164:	bl	436f20 <ferror@plt+0x33680>
  43b168:	mov	x27, x0
  43b16c:	ldr	w8, [sp, #96]
  43b170:	cbz	x0, 43bae4 <ferror@plt+0x38244>
  43b174:	ldr	x1, [sp, #160]
  43b178:	str	x1, [x19]
  43b17c:	ldrb	w0, [x1]
  43b180:	cmp	w0, #0x3b
  43b184:	b.ne	43b6ac <ferror@plt+0x37e0c>  // b.any
  43b188:	add	x0, x1, #0x1
  43b18c:	str	x0, [x19]
  43b190:	mov	w25, #0x0                   	// #0
  43b194:	ldrb	w0, [x1, #1]
  43b198:	cmp	w0, #0x2d
  43b19c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43b1a0:	ldrh	w0, [x24, w0, sxtw #1]
  43b1a4:	and	w0, w0, #0x4
  43b1a8:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  43b1ac:	b.eq	43b958 <ferror@plt+0x380b8>  // b.none
  43b1b0:	mov	x1, x21
  43b1b4:	mov	x0, x19
  43b1b8:	str	w8, [sp, #96]
  43b1bc:	bl	438780 <ferror@plt+0x34ee0>
  43b1c0:	ldr	x1, [x19]
  43b1c4:	mov	x28, x0
  43b1c8:	ldr	w8, [sp, #96]
  43b1cc:	ldrb	w0, [x1]
  43b1d0:	cmp	w0, #0x3b
  43b1d4:	b.ne	43b978 <ferror@plt+0x380d8>  // b.any
  43b1d8:	add	x0, x1, #0x1
  43b1dc:	str	x0, [x19]
  43b1e0:	ldrb	w0, [x1, #1]
  43b1e4:	cmp	w0, #0x2d
  43b1e8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43b1ec:	ldrh	w0, [x24, w0, sxtw #1]
  43b1f0:	and	w0, w0, #0x4
  43b1f4:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  43b1f8:	b.eq	43b968 <ferror@plt+0x380c8>  // b.none
  43b1fc:	mov	x1, x21
  43b200:	mov	x0, x19
  43b204:	str	w8, [sp, #96]
  43b208:	bl	438780 <ferror@plt+0x34ee0>
  43b20c:	ldr	x1, [x19]
  43b210:	mov	x24, x0
  43b214:	ldr	w8, [sp, #96]
  43b218:	ldrb	w0, [x1]
  43b21c:	cmp	w0, #0x3b
  43b220:	b.ne	43b6ac <ferror@plt+0x37e0c>  // b.any
  43b224:	add	x1, x1, #0x1
  43b228:	str	x1, [x19]
  43b22c:	mov	x1, x23
  43b230:	mov	x5, x21
  43b234:	mov	x3, x19
  43b238:	mov	x0, x22
  43b23c:	mov	x4, #0x0                   	// #0
  43b240:	mov	x2, #0x0                   	// #0
  43b244:	str	w8, [sp, #96]
  43b248:	bl	43a6a0 <ferror@plt+0x36e00>
  43b24c:	mov	x1, x0
  43b250:	cbz	x0, 43aa90 <ferror@plt+0x371f0>
  43b254:	ldr	w8, [sp, #96]
  43b258:	cmp	w25, #0x0
  43b25c:	csel	x3, x28, xzr, eq  // eq = none
  43b260:	csinv	x4, x24, xzr, eq  // eq = none
  43b264:	mov	x2, x27
  43b268:	mov	x0, x22
  43b26c:	mov	w5, w8
  43b270:	bl	4366b0 <ferror@plt+0x32e10>
  43b274:	mov	x21, x0
  43b278:	b	43aa48 <ferror@plt+0x371a8>
  43b27c:	mov	x5, x21
  43b280:	mov	x3, x19
  43b284:	mov	x1, x23
  43b288:	mov	x4, #0x0                   	// #0
  43b28c:	mov	x2, #0x0                   	// #0
  43b290:	mov	x0, x22
  43b294:	str	w8, [sp, #96]
  43b298:	bl	43a6a0 <ferror@plt+0x36e00>
  43b29c:	ldr	w8, [sp, #96]
  43b2a0:	mov	x1, x0
  43b2a4:	mov	x0, x22
  43b2a8:	mov	w2, w8
  43b2ac:	bl	436738 <ferror@plt+0x32e98>
  43b2b0:	mov	x21, x0
  43b2b4:	b	43aa48 <ferror@plt+0x371a8>
  43b2b8:	str	x6, [sp, #96]
  43b2bc:	cmp	x6, x21
  43b2c0:	b.cs	43aa90 <ferror@plt+0x371f0>  // b.hs, b.nlast
  43b2c4:	mov	x1, x21
  43b2c8:	mov	x0, x19
  43b2cc:	bl	438780 <ferror@plt+0x34ee0>
  43b2d0:	mov	x24, x0
  43b2d4:	ldr	x1, [x19]
  43b2d8:	ldr	x6, [sp, #96]
  43b2dc:	ldrb	w0, [x1]
  43b2e0:	cmp	w0, #0x3b
  43b2e4:	b.ne	43b400 <ferror@plt+0x37b60>  // b.any
  43b2e8:	mov	x1, x21
  43b2ec:	mov	x0, x19
  43b2f0:	str	x6, [sp, #96]
  43b2f4:	bl	438780 <ferror@plt+0x34ee0>
  43b2f8:	ldr	x2, [x19]
  43b2fc:	mov	x1, x0
  43b300:	ldrb	w0, [x2]
  43b304:	cmp	w0, #0x3b
  43b308:	b.ne	43b400 <ferror@plt+0x37b60>  // b.any
  43b30c:	sub	x0, x24, #0x3
  43b310:	cmp	x0, #0x2
  43b314:	mov	x0, x22
  43b318:	b.ls	43b734 <ferror@plt+0x37e94>  // b.plast
  43b31c:	bl	436328 <ferror@plt+0x32a88>
  43b320:	mov	x21, x0
  43b324:	b	43aa48 <ferror@plt+0x371a8>
  43b328:	mov	x5, x21
  43b32c:	mov	x3, x19
  43b330:	mov	x4, #0x0                   	// #0
  43b334:	mov	x2, #0x0                   	// #0
  43b338:	mov	x1, x23
  43b33c:	mov	x0, x22
  43b340:	bl	43a6a0 <ferror@plt+0x36e00>
  43b344:	mov	x1, x0
  43b348:	mov	x0, x22
  43b34c:	bl	4368e8 <ferror@plt+0x33048>
  43b350:	mov	x21, x0
  43b354:	b	43aa48 <ferror@plt+0x371a8>
  43b358:	mov	x5, x21
  43b35c:	mov	x4, #0x0                   	// #0
  43b360:	mov	x3, x19
  43b364:	mov	x1, x23
  43b368:	mov	x2, #0x0                   	// #0
  43b36c:	mov	x0, x22
  43b370:	bl	43a6a0 <ferror@plt+0x36e00>
  43b374:	mov	x1, x0
  43b378:	mov	w3, #0x0                   	// #0
  43b37c:	mov	x0, x22
  43b380:	mov	x2, #0x0                   	// #0
  43b384:	bl	436578 <ferror@plt+0x32cd8>
  43b388:	mov	x21, x0
  43b38c:	b	43aa48 <ferror@plt+0x371a8>
  43b390:	mov	x5, x21
  43b394:	mov	x3, x19
  43b398:	mov	x4, #0x0                   	// #0
  43b39c:	mov	x2, #0x0                   	// #0
  43b3a0:	mov	x1, x23
  43b3a4:	mov	x0, x22
  43b3a8:	bl	43a6a0 <ferror@plt+0x36e00>
  43b3ac:	mov	x1, x0
  43b3b0:	mov	x0, x22
  43b3b4:	bl	436518 <ferror@plt+0x32c78>
  43b3b8:	mov	x21, x0
  43b3bc:	b	43aa48 <ferror@plt+0x371a8>
  43b3c0:	mov	x5, x21
  43b3c4:	mov	x3, x19
  43b3c8:	mov	x4, #0x0                   	// #0
  43b3cc:	mov	x2, #0x0                   	// #0
  43b3d0:	mov	x1, x23
  43b3d4:	mov	x0, x22
  43b3d8:	bl	43a6a0 <ferror@plt+0x36e00>
  43b3dc:	mov	x1, x0
  43b3e0:	mov	x0, x22
  43b3e4:	bl	4365f0 <ferror@plt+0x32d50>
  43b3e8:	mov	x21, x0
  43b3ec:	b	43aa48 <ferror@plt+0x371a8>
  43b3f0:	add	x2, x2, #0x1
  43b3f4:	str	x2, [x19]
  43b3f8:	b	43b028 <ferror@plt+0x37788>
  43b3fc:	str	x6, [sp, #96]
  43b400:	adrp	x0, 471000 <_sch_istable+0x1478>
  43b404:	mov	w2, #0x5                   	// #5
  43b408:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43b40c:	add	x1, x1, #0xb20
  43b410:	ldr	x19, [x0, #3776]
  43b414:	mov	x0, #0x0                   	// #0
  43b418:	bl	403700 <dcgettext@plt>
  43b41c:	mov	x21, #0x0                   	// #0
  43b420:	ldr	x6, [sp, #96]
  43b424:	mov	x1, x0
  43b428:	mov	x0, x19
  43b42c:	mov	x2, x6
  43b430:	bl	403880 <fprintf@plt>
  43b434:	b	43aa94 <ferror@plt+0x371f4>
  43b438:	str	x7, [x19]
  43b43c:	mov	x5, x21
  43b440:	mov	x3, x19
  43b444:	mov	x1, x23
  43b448:	mov	x0, x22
  43b44c:	mov	x4, #0x0                   	// #0
  43b450:	mov	x2, #0x0                   	// #0
  43b454:	bl	43a6a0 <ferror@plt+0x36e00>
  43b458:	mov	x24, x0
  43b45c:	cbz	x0, 43aa90 <ferror@plt+0x371f0>
  43b460:	ldr	x0, [x19]
  43b464:	ldrb	w1, [x0]
  43b468:	cmp	w1, #0x2c
  43b46c:	b.ne	43a800 <ferror@plt+0x36f60>  // b.any
  43b470:	add	x0, x0, #0x1
  43b474:	str	x0, [x19]
  43b478:	mov	x2, #0x0                   	// #0
  43b47c:	mov	x5, x21
  43b480:	mov	x3, x19
  43b484:	mov	x1, x23
  43b488:	mov	x0, x22
  43b48c:	mov	x4, #0x0                   	// #0
  43b490:	bl	43a6a0 <ferror@plt+0x36e00>
  43b494:	mov	x2, x0
  43b498:	cbz	x0, 43aa90 <ferror@plt+0x371f0>
  43b49c:	mov	x1, x24
  43b4a0:	mov	x0, x22
  43b4a4:	bl	4367b0 <ferror@plt+0x32f10>
  43b4a8:	mov	x21, x0
  43b4ac:	b	43aa48 <ferror@plt+0x371a8>
  43b4b0:	cmp	w0, #0x75
  43b4b4:	mov	w24, #0x8                   	// #8
  43b4b8:	b.eq	43b064 <ferror@plt+0x377c4>  // b.none
  43b4bc:	mov	w2, #0x5                   	// #5
  43b4c0:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43b4c4:	mov	x0, #0x0                   	// #0
  43b4c8:	add	x1, x1, #0xf68
  43b4cc:	bl	403700 <dcgettext@plt>
  43b4d0:	mov	x21, x0
  43b4d4:	adrp	x3, 471000 <_sch_istable+0x1478>
  43b4d8:	mov	w2, #0x5                   	// #5
  43b4dc:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43b4e0:	mov	x0, #0x0                   	// #0
  43b4e4:	ldr	x26, [x3, #3776]
  43b4e8:	add	x1, x1, #0xe90
  43b4ec:	bl	403700 <dcgettext@plt>
  43b4f0:	mov	x1, x0
  43b4f4:	mov	x3, x25
  43b4f8:	mov	x2, x21
  43b4fc:	mov	x0, x26
  43b500:	bl	403880 <fprintf@plt>
  43b504:	mov	w24, #0x7                   	// #7
  43b508:	ldr	x6, [x19]
  43b50c:	b	43b064 <ferror@plt+0x377c4>
  43b510:	mov	x1, x23
  43b514:	mov	x0, x22
  43b518:	bl	437798 <ferror@plt+0x33ef8>
  43b51c:	mov	x21, x0
  43b520:	b	43aa94 <ferror@plt+0x371f4>
  43b524:	add	w28, w28, #0xa
  43b528:	mov	x0, x24
  43b52c:	ubfiz	x1, x28, #3, #32
  43b530:	bl	4031f0 <xrealloc@plt>
  43b534:	mov	x5, x21
  43b538:	mov	x24, x0
  43b53c:	b	43ace0 <ferror@plt+0x37440>
  43b540:	add	x26, x26, #0x2
  43b544:	str	x26, [x19]
  43b548:	mov	x1, x23
  43b54c:	mov	x5, x21
  43b550:	mov	x3, x19
  43b554:	mov	x0, x22
  43b558:	mov	x4, #0x0                   	// #0
  43b55c:	mov	x2, #0x0                   	// #0
  43b560:	bl	43a6a0 <ferror@plt+0x36e00>
  43b564:	mov	x1, x0
  43b568:	cbz	x0, 43aa90 <ferror@plt+0x371f0>
  43b56c:	ldr	x0, [x19]
  43b570:	ldrb	w2, [x0]
  43b574:	cmp	w2, #0x3b
  43b578:	b.ne	43a800 <ferror@plt+0x36f60>  // b.any
  43b57c:	add	x0, x0, #0x1
  43b580:	str	x0, [x19]
  43b584:	mov	w4, #0x0                   	// #0
  43b588:	mov	x0, x22
  43b58c:	mov	x3, #0x0                   	// #0
  43b590:	mov	x2, #0x0                   	// #0
  43b594:	bl	436818 <ferror@plt+0x32f78>
  43b598:	mov	x21, x0
  43b59c:	b	43aa48 <ferror@plt+0x371a8>
  43b5a0:	mov	x1, x23
  43b5a4:	mov	x5, x21
  43b5a8:	mov	x3, x19
  43b5ac:	mov	x0, x22
  43b5b0:	mov	x4, #0x0                   	// #0
  43b5b4:	mov	x2, #0x0                   	// #0
  43b5b8:	str	w8, [sp, #96]
  43b5bc:	bl	43a6a0 <ferror@plt+0x36e00>
  43b5c0:	ldr	w8, [sp, #96]
  43b5c4:	mov	x27, x0
  43b5c8:	ldr	x1, [x19]
  43b5cc:	b	43b17c <ferror@plt+0x378dc>
  43b5d0:	mov	w24, #0x0                   	// #0
  43b5d4:	b	43af8c <ferror@plt+0x376ec>
  43b5d8:	mov	w24, #0x7                   	// #7
  43b5dc:	b	43b064 <ferror@plt+0x377c4>
  43b5e0:	adrp	x0, 471000 <_sch_istable+0x1478>
  43b5e4:	mov	w2, #0x5                   	// #5
  43b5e8:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43b5ec:	add	x1, x1, #0xb20
  43b5f0:	ldr	x19, [x0, #3776]
  43b5f4:	mov	x0, #0x0                   	// #0
  43b5f8:	str	x6, [sp, #96]
  43b5fc:	bl	403700 <dcgettext@plt>
  43b600:	ldr	x6, [sp, #96]
  43b604:	mov	x1, x0
  43b608:	mov	x0, x19
  43b60c:	mov	x21, #0x0                   	// #0
  43b610:	mov	x2, x6
  43b614:	bl	403880 <fprintf@plt>
  43b618:	mov	x0, x26
  43b61c:	bl	403510 <free@plt>
  43b620:	mov	x0, x24
  43b624:	bl	403510 <free@plt>
  43b628:	ldr	x0, [sp, #120]
  43b62c:	bl	403510 <free@plt>
  43b630:	b	43aa94 <ferror@plt+0x371f4>
  43b634:	adrp	x0, 471000 <_sch_istable+0x1478>
  43b638:	mov	w2, #0x5                   	// #5
  43b63c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43b640:	add	x1, x1, #0xb20
  43b644:	ldr	x19, [x0, #3776]
  43b648:	mov	x0, #0x0                   	// #0
  43b64c:	str	x6, [sp, #96]
  43b650:	bl	403700 <dcgettext@plt>
  43b654:	ldr	x6, [sp, #96]
  43b658:	mov	x1, x0
  43b65c:	mov	x0, x19
  43b660:	mov	x21, #0x0                   	// #0
  43b664:	mov	x2, x6
  43b668:	bl	403880 <fprintf@plt>
  43b66c:	mov	x0, x24
  43b670:	bl	403510 <free@plt>
  43b674:	ldr	x0, [sp, #120]
  43b678:	bl	403510 <free@plt>
  43b67c:	b	43aa94 <ferror@plt+0x371f4>
  43b680:	add	x3, x24, #0x1
  43b684:	str	x3, [x19]
  43b688:	cmp	x21, x3
  43b68c:	b.hi	43bad8 <ferror@plt+0x38238>  // b.pmore
  43b690:	mov	w1, #0x1                   	// #1
  43b694:	mov	x0, x3
  43b698:	mov	x24, #0x0                   	// #0
  43b69c:	mov	w7, #0x0                   	// #0
  43b6a0:	mov	x25, #0x0                   	// #0
  43b6a4:	str	w1, [sp, #112]
  43b6a8:	b	43a90c <ferror@plt+0x3706c>
  43b6ac:	adrp	x0, 471000 <_sch_istable+0x1478>
  43b6b0:	mov	w2, #0x5                   	// #5
  43b6b4:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43b6b8:	add	x1, x1, #0xb20
  43b6bc:	ldr	x19, [x0, #3776]
  43b6c0:	mov	x0, #0x0                   	// #0
  43b6c4:	bl	403700 <dcgettext@plt>
  43b6c8:	mov	x21, #0x0                   	// #0
  43b6cc:	mov	x1, x0
  43b6d0:	mov	x2, x26
  43b6d4:	mov	x0, x19
  43b6d8:	bl	403880 <fprintf@plt>
  43b6dc:	b	43aa94 <ferror@plt+0x371f4>
  43b6e0:	ldrb	w0, [x21]
  43b6e4:	cbz	w0, 43b9cc <ferror@plt+0x3812c>
  43b6e8:	mov	w1, #0x0                   	// #0
  43b6ec:	b	43b70c <ferror@plt+0x37e6c>
  43b6f0:	cmp	w0, #0x3e
  43b6f4:	b.eq	43b71c <ferror@plt+0x37e7c>  // b.none
  43b6f8:	cmp	w0, #0x3a
  43b6fc:	ccmp	w1, #0x0, #0x0, eq  // eq = none
  43b700:	b.eq	43b9dc <ferror@plt+0x3813c>  // b.none
  43b704:	ldrb	w0, [x21, #1]!
  43b708:	cbz	w0, 43b9cc <ferror@plt+0x3812c>
  43b70c:	cmp	w0, #0x3c
  43b710:	b.ne	43b6f0 <ferror@plt+0x37e50>  // b.any
  43b714:	add	w1, w1, #0x1
  43b718:	b	43b704 <ferror@plt+0x37e64>
  43b71c:	sub	w1, w1, #0x1
  43b720:	b	43b704 <ferror@plt+0x37e64>
  43b724:	mov	x0, x26
  43b728:	mov	x27, #0x0                   	// #0
  43b72c:	mov	x21, #0x0                   	// #0
  43b730:	b	43a970 <ferror@plt+0x370d0>
  43b734:	bl	436388 <ferror@plt+0x32ae8>
  43b738:	mov	x21, x0
  43b73c:	b	43aa48 <ferror@plt+0x371a8>
  43b740:	mov	x0, x22
  43b744:	bl	4362c8 <ferror@plt+0x32a28>
  43b748:	mov	x21, x0
  43b74c:	b	43aa48 <ferror@plt+0x371a8>
  43b750:	ldr	w0, [sp, #104]
  43b754:	cmp	x24, #0x0
  43b758:	cset	w2, eq  // eq = none
  43b75c:	cmp	w0, #0x0
  43b760:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  43b764:	b.eq	43b8dc <ferror@plt+0x3803c>  // b.none
  43b768:	cbz	x27, 43b740 <ferror@plt+0x37ea0>
  43b76c:	cmn	x27, #0x1
  43b770:	b.ne	43b7b8 <ferror@plt+0x37f18>  // b.any
  43b774:	cbz	x28, 43b7a0 <ferror@plt+0x37f00>
  43b778:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43b77c:	mov	x0, x28
  43b780:	add	x1, x1, #0xec0
  43b784:	bl	4034a0 <strcmp@plt>
  43b788:	cbz	w0, 43b940 <ferror@plt+0x380a0>
  43b78c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43b790:	mov	x0, x28
  43b794:	add	x1, x1, #0xea8
  43b798:	bl	4034a0 <strcmp@plt>
  43b79c:	cbz	w0, 43b890 <ferror@plt+0x37ff0>
  43b7a0:	mov	x0, x22
  43b7a4:	mov	w2, #0x1                   	// #1
  43b7a8:	mov	w1, #0x4                   	// #4
  43b7ac:	bl	4362f0 <ferror@plt+0x32a50>
  43b7b0:	mov	x21, x0
  43b7b4:	b	43aa48 <ferror@plt+0x371a8>
  43b7b8:	cmp	x27, #0x7f
  43b7bc:	b.eq	43bac0 <ferror@plt+0x38220>  // b.none
  43b7c0:	tbnz	x27, #63, 43bba4 <ferror@plt+0x38304>
  43b7c4:	cmp	x27, #0xff
  43b7c8:	b.eq	43bb8c <ferror@plt+0x382ec>  // b.none
  43b7cc:	mov	x0, #0xffff                	// #65535
  43b7d0:	cmp	x27, x0
  43b7d4:	b.eq	43bbbc <ferror@plt+0x3831c>  // b.none
  43b7d8:	mov	x0, #0xffffffff            	// #4294967295
  43b7dc:	cmp	x27, x0
  43b7e0:	b.ne	43a9ec <ferror@plt+0x3714c>  // b.any
  43b7e4:	b	43b7a0 <ferror@plt+0x37f00>
  43b7e8:	str	x6, [x19]
  43b7ec:	mov	x5, x21
  43b7f0:	mov	x3, x19
  43b7f4:	mov	x1, x23
  43b7f8:	mov	x0, x22
  43b7fc:	mov	x4, #0x0                   	// #0
  43b800:	mov	x2, #0x0                   	// #0
  43b804:	str	x6, [sp, #112]
  43b808:	bl	43a6a0 <ferror@plt+0x36e00>
  43b80c:	str	x0, [sp, #96]
  43b810:	cbz	x0, 43aa90 <ferror@plt+0x371f0>
  43b814:	ldr	x24, [x19]
  43b818:	ldr	x6, [sp, #112]
  43b81c:	ldrb	w0, [x24]
  43b820:	b	43a8b0 <ferror@plt+0x37010>
  43b824:	mov	x0, x3
  43b828:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43b82c:	mov	x2, #0x18                  	// #24
  43b830:	add	x1, x1, #0xf90
  43b834:	str	x6, [sp, #120]
  43b838:	bl	403220 <strncmp@plt>
  43b83c:	ldr	x6, [sp, #120]
  43b840:	cbnz	w0, 43b860 <ferror@plt+0x37fc0>
  43b844:	mov	x0, x26
  43b848:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43b84c:	mov	x2, #0x17                  	// #23
  43b850:	add	x1, x1, #0xfb0
  43b854:	bl	403220 <strncmp@plt>
  43b858:	ldr	x6, [sp, #120]
  43b85c:	cbz	w0, 43b940 <ferror@plt+0x380a0>
  43b860:	ldr	w0, [sp, #112]
  43b864:	cmp	x24, #0x0
  43b868:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  43b86c:	b.eq	43a990 <ferror@plt+0x370f0>  // b.none
  43b870:	mov	x0, x26
  43b874:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43b878:	mov	x2, #0x18                  	// #24
  43b87c:	add	x1, x1, #0xfc8
  43b880:	str	x6, [sp, #112]
  43b884:	bl	403220 <strncmp@plt>
  43b888:	ldr	x6, [sp, #112]
  43b88c:	cbnz	w0, 43a990 <ferror@plt+0x370f0>
  43b890:	mov	x0, x22
  43b894:	mov	w2, #0x1                   	// #1
  43b898:	mov	w1, #0x8                   	// #8
  43b89c:	bl	4362f0 <ferror@plt+0x32a50>
  43b8a0:	mov	x21, x0
  43b8a4:	b	43aa48 <ferror@plt+0x371a8>
  43b8a8:	mov	x0, x22
  43b8ac:	bl	4362c8 <ferror@plt+0x32a28>
  43b8b0:	mov	x21, x0
  43b8b4:	b	43abdc <ferror@plt+0x3733c>
  43b8b8:	sub	w1, w26, #0x1
  43b8bc:	mov	x0, x22
  43b8c0:	add	x19, x24, x1, lsl #3
  43b8c4:	ldr	x1, [x24, x1, lsl #3]
  43b8c8:	bl	437150 <ferror@plt+0x338b0>
  43b8cc:	cmp	w0, #0x2
  43b8d0:	b.eq	43ba78 <ferror@plt+0x381d8>  // b.none
  43b8d4:	add	x19, x24, w26, uxtw #3
  43b8d8:	b	43ad28 <ferror@plt+0x37488>
  43b8dc:	cmp	x27, #0x0
  43b8e0:	cset	w1, eq  // eq = none
  43b8e4:	cmp	w0, #0x0
  43b8e8:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  43b8ec:	b.eq	43ba80 <ferror@plt+0x381e0>  // b.none
  43b8f0:	cmp	x24, #0x0
  43b8f4:	b.gt	43bb78 <ferror@plt+0x382d8>
  43b8f8:	b.lt	43bb60 <ferror@plt+0x382c0>  // b.tstop
  43b8fc:	mvn	x0, x27
  43b900:	cmp	x0, x24
  43b904:	b.eq	43b914 <ferror@plt+0x38074>  // b.none
  43b908:	add	x0, x27, #0x1
  43b90c:	cmp	x0, x24
  43b910:	b.ne	43a9ec <ferror@plt+0x3714c>  // b.any
  43b914:	cmp	x27, #0x7f
  43b918:	b.eq	43bac0 <ferror@plt+0x38220>  // b.none
  43b91c:	mov	x0, #0x7fff                	// #32767
  43b920:	cmp	x27, x0
  43b924:	b.eq	43bb20 <ferror@plt+0x38280>  // b.none
  43b928:	mov	x0, #0x7fffffff            	// #2147483647
  43b92c:	cmp	x27, x0
  43b930:	b.eq	43bb08 <ferror@plt+0x38268>  // b.none
  43b934:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  43b938:	cmp	x27, x0
  43b93c:	b.ne	43a9ec <ferror@plt+0x3714c>  // b.any
  43b940:	mov	x0, x22
  43b944:	mov	w2, #0x0                   	// #0
  43b948:	mov	w1, #0x8                   	// #8
  43b94c:	bl	4362f0 <ferror@plt+0x32a50>
  43b950:	mov	x21, x0
  43b954:	b	43aa48 <ferror@plt+0x371a8>
  43b958:	add	x1, x1, #0x2
  43b95c:	mov	w25, #0x1                   	// #1
  43b960:	str	x1, [x19]
  43b964:	b	43b1b0 <ferror@plt+0x37910>
  43b968:	add	x1, x1, #0x2
  43b96c:	mov	w25, #0x1                   	// #1
  43b970:	str	x1, [x19]
  43b974:	b	43b1fc <ferror@plt+0x3795c>
  43b978:	mov	x0, x26
  43b97c:	mov	x21, #0x0                   	// #0
  43b980:	bl	437750 <ferror@plt+0x33eb0>
  43b984:	b	43aa94 <ferror@plt+0x371f4>
  43b988:	mov	x0, x6
  43b98c:	mov	x21, #0x0                   	// #0
  43b990:	bl	437750 <ferror@plt+0x33eb0>
  43b994:	b	43aa94 <ferror@plt+0x371f4>
  43b998:	ldr	w0, [x26]
  43b99c:	cbz	w0, 43a8f8 <ferror@plt+0x37058>
  43b9a0:	mov	x24, #0x0                   	// #0
  43b9a4:	mov	w7, #0x1                   	// #1
  43b9a8:	mov	x25, #0x0                   	// #0
  43b9ac:	str	wzr, [sp, #112]
  43b9b0:	ldr	x0, [x19]
  43b9b4:	b	43a90c <ferror@plt+0x3706c>
  43b9b8:	ldr	w1, [x27]
  43b9bc:	ldr	x0, [x19]
  43b9c0:	cbnz	w1, 43baa0 <ferror@plt+0x38200>
  43b9c4:	mov	x27, x21
  43b9c8:	b	43a970 <ferror@plt+0x370d0>
  43b9cc:	mov	x0, x25
  43b9d0:	mov	x21, #0x0                   	// #0
  43b9d4:	bl	437750 <ferror@plt+0x33eb0>
  43b9d8:	b	43aa94 <ferror@plt+0x371f4>
  43b9dc:	mov	x26, x21
  43b9e0:	b	43b0a8 <ferror@plt+0x37808>
  43b9e4:	mov	x1, x23
  43b9e8:	mov	x0, x22
  43b9ec:	str	x6, [sp, #96]
  43b9f0:	bl	437798 <ferror@plt+0x33ef8>
  43b9f4:	ldr	x6, [sp, #96]
  43b9f8:	cbnz	x0, 43aa2c <ferror@plt+0x3718c>
  43b9fc:	mov	w2, #0x5                   	// #5
  43ba00:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43ba04:	mov	x0, #0x0                   	// #0
  43ba08:	add	x1, x1, #0xfe8
  43ba0c:	str	x6, [sp, #96]
  43ba10:	bl	403700 <dcgettext@plt>
  43ba14:	adrp	x3, 471000 <_sch_istable+0x1478>
  43ba18:	mov	x19, x0
  43ba1c:	mov	w2, #0x5                   	// #5
  43ba20:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43ba24:	ldr	x21, [x3, #3776]
  43ba28:	add	x1, x1, #0xe90
  43ba2c:	mov	x0, #0x0                   	// #0
  43ba30:	bl	403700 <dcgettext@plt>
  43ba34:	ldr	x6, [sp, #96]
  43ba38:	mov	x2, x19
  43ba3c:	mov	x1, x0
  43ba40:	mov	x0, x21
  43ba44:	mov	x3, x6
  43ba48:	bl	403880 <fprintf@plt>
  43ba4c:	mov	x0, x22
  43ba50:	mov	w2, #0x0                   	// #0
  43ba54:	mov	w1, #0x4                   	// #4
  43ba58:	bl	4362f0 <ferror@plt+0x32a50>
  43ba5c:	b	43aa2c <ferror@plt+0x3718c>
  43ba60:	mov	x0, x22
  43ba64:	mov	x2, #0x0                   	// #0
  43ba68:	str	x6, [sp, #96]
  43ba6c:	bl	436268 <ferror@plt+0x329c8>
  43ba70:	ldr	x6, [sp, #96]
  43ba74:	b	43b9f8 <ferror@plt+0x38158>
  43ba78:	mov	w21, #0x0                   	// #0
  43ba7c:	b	43ad28 <ferror@plt+0x37488>
  43ba80:	cmp	x24, #0x0
  43ba84:	ccmp	w1, #0x0, #0x4, gt
  43ba88:	b.eq	43bb38 <ferror@plt+0x38298>  // b.none
  43ba8c:	mov	w1, w25
  43ba90:	mov	x0, x22
  43ba94:	bl	436328 <ferror@plt+0x32a88>
  43ba98:	mov	x21, x0
  43ba9c:	b	43aa48 <ferror@plt+0x371a8>
  43baa0:	ldrb	w1, [x0]
  43baa4:	cmp	w1, #0x3b
  43baa8:	b.ne	43b3fc <ferror@plt+0x37b5c>  // b.any
  43baac:	add	x0, x0, #0x1
  43bab0:	mov	x21, #0x0                   	// #0
  43bab4:	mov	x27, #0x0                   	// #0
  43bab8:	str	x0, [x19]
  43babc:	b	43a988 <ferror@plt+0x370e8>
  43bac0:	mov	x0, x22
  43bac4:	mov	w2, #0x0                   	// #0
  43bac8:	mov	w1, #0x1                   	// #1
  43bacc:	bl	4362f0 <ferror@plt+0x32a50>
  43bad0:	mov	x21, x0
  43bad4:	b	43aa48 <ferror@plt+0x371a8>
  43bad8:	ldrb	w0, [x24, #1]
  43badc:	mov	x24, x3
  43bae0:	b	43a8c0 <ferror@plt+0x37020>
  43bae4:	mov	x0, x22
  43bae8:	mov	w2, #0x0                   	// #0
  43baec:	mov	w1, #0x4                   	// #4
  43baf0:	str	w8, [sp, #96]
  43baf4:	bl	4362f0 <ferror@plt+0x32a50>
  43baf8:	mov	x27, x0
  43bafc:	ldr	w8, [sp, #96]
  43bb00:	cbnz	x0, 43b174 <ferror@plt+0x378d4>
  43bb04:	b	43aa90 <ferror@plt+0x371f0>
  43bb08:	mov	x0, x22
  43bb0c:	mov	w2, #0x0                   	// #0
  43bb10:	mov	w1, #0x4                   	// #4
  43bb14:	bl	4362f0 <ferror@plt+0x32a50>
  43bb18:	mov	x21, x0
  43bb1c:	b	43aa48 <ferror@plt+0x371a8>
  43bb20:	mov	x0, x22
  43bb24:	mov	w2, #0x0                   	// #0
  43bb28:	mov	w1, #0x2                   	// #2
  43bb2c:	bl	4362f0 <ferror@plt+0x32a50>
  43bb30:	mov	x21, x0
  43bb34:	b	43aa48 <ferror@plt+0x371a8>
  43bb38:	cmp	w2, #0x0
  43bb3c:	ccmn	x27, #0x1, #0x0, ne  // ne = any
  43bb40:	b.eq	43b774 <ferror@plt+0x37ed4>  // b.none
  43bb44:	cmp	x24, #0x0
  43bb48:	cbz	x24, 43b7c0 <ferror@plt+0x37f20>
  43bb4c:	ccmp	w1, #0x0, #0x4, lt  // lt = tstop
  43bb50:	b.eq	43b8fc <ferror@plt+0x3805c>  // b.none
  43bb54:	cmp	w0, #0x0
  43bb58:	ccmn	x24, #0x8, #0x4, eq  // eq = none
  43bb5c:	b.ne	43b8fc <ferror@plt+0x3805c>  // b.any
  43bb60:	neg	w1, w25
  43bb64:	mov	x0, x22
  43bb68:	mov	w2, #0x1                   	// #1
  43bb6c:	bl	4362f0 <ferror@plt+0x32a50>
  43bb70:	mov	x21, x0
  43bb74:	b	43aa48 <ferror@plt+0x371a8>
  43bb78:	mov	w1, w25
  43bb7c:	mov	x0, x22
  43bb80:	bl	436388 <ferror@plt+0x32ae8>
  43bb84:	mov	x21, x0
  43bb88:	b	43aa48 <ferror@plt+0x371a8>
  43bb8c:	mov	w2, #0x1                   	// #1
  43bb90:	mov	x0, x22
  43bb94:	mov	w1, w2
  43bb98:	bl	4362f0 <ferror@plt+0x32a50>
  43bb9c:	mov	x21, x0
  43bba0:	b	43aa48 <ferror@plt+0x371a8>
  43bba4:	neg	w1, w21
  43bba8:	mov	x0, x22
  43bbac:	mov	w2, #0x1                   	// #1
  43bbb0:	bl	4362f0 <ferror@plt+0x32a50>
  43bbb4:	mov	x21, x0
  43bbb8:	b	43aa48 <ferror@plt+0x371a8>
  43bbbc:	mov	x0, x22
  43bbc0:	mov	w2, #0x1                   	// #1
  43bbc4:	mov	w1, #0x2                   	// #2
  43bbc8:	bl	4362f0 <ferror@plt+0x32a50>
  43bbcc:	mov	x21, x0
  43bbd0:	b	43aa48 <ferror@plt+0x371a8>
  43bbd4:	nop
  43bbd8:	stp	x29, x30, [sp, #-368]!
  43bbdc:	mov	x29, sp
  43bbe0:	stp	x19, x20, [sp, #16]
  43bbe4:	ldr	x20, [x3]
  43bbe8:	stp	x27, x28, [sp, #80]
  43bbec:	stp	x0, x1, [sp, #104]
  43bbf0:	cmp	x6, x20
  43bbf4:	str	x5, [sp, #152]
  43bbf8:	str	x2, [sp, #168]
  43bbfc:	str	w4, [sp, #224]
  43bc00:	b.ls	43bdfc <ferror@plt+0x3855c>  // b.plast
  43bc04:	stp	x25, x26, [sp, #64]
  43bc08:	mov	x26, x3
  43bc0c:	mov	x25, x6
  43bc10:	ldrb	w0, [x20]
  43bc14:	cbnz	w0, 43be14 <ferror@plt+0x38574>
  43bc18:	stp	x21, x22, [sp, #32]
  43bc1c:	stp	x23, x24, [sp, #48]
  43bc20:	str	xzr, [sp, #176]
  43bc24:	str	xzr, [sp, #208]
  43bc28:	mov	x0, #0x50                  	// #80
  43bc2c:	bl	4032a0 <xmalloc@plt>
  43bc30:	ldr	x28, [x26]
  43bc34:	str	x0, [sp, #96]
  43bc38:	str	wzr, [sp, #228]
  43bc3c:	mov	w21, #0x1                   	// #1
  43bc40:	mov	w23, #0xa                   	// #10
  43bc44:	ldrb	w1, [x28]
  43bc48:	cmp	w1, #0x3b
  43bc4c:	b.eq	43d6a0 <ferror@plt+0x39e00>  // b.none
  43bc50:	mov	x19, x26
  43bc54:	mov	x26, x20
  43bc58:	adrp	x27, 454000 <warn@@Base+0x129e8>
  43bc5c:	adrp	x0, 453000 <warn@@Base+0x119e8>
  43bc60:	add	x2, x27, #0xd0
  43bc64:	add	x0, x0, #0xe90
  43bc68:	str	x0, [sp, #120]
  43bc6c:	str	x2, [sp, #136]
  43bc70:	cmp	w1, #0x24
  43bc74:	mov	w0, #0x2e                  	// #46
  43bc78:	sub	w20, w21, #0x1
  43bc7c:	ccmp	w1, w0, #0x4, ne  // ne = any
  43bc80:	b.ne	43c010 <ferror@plt+0x38770>  // b.any
  43bc84:	ldrb	w0, [x28, #1]
  43bc88:	cmp	w0, #0x5f
  43bc8c:	b.eq	43c010 <ferror@plt+0x38770>  // b.none
  43bc90:	ldr	x0, [x19]
  43bc94:	ldr	x1, [sp, #96]
  43bc98:	add	x24, x0, #0x1
  43bc9c:	str	x24, [x19]
  43bca0:	cmp	x25, x24
  43bca4:	str	xzr, [x1, w20, uxtw #3]
  43bca8:	add	x22, x1, w20, uxtw #3
  43bcac:	b.ls	43bdc4 <ferror@plt+0x38524>  // b.plast
  43bcb0:	ldrb	w1, [x0, #1]
  43bcb4:	cmp	w1, #0x76
  43bcb8:	b.ne	43bd98 <ferror@plt+0x384f8>  // b.any
  43bcbc:	add	x1, x0, #0x2
  43bcc0:	str	x1, [x19]
  43bcc4:	ldrb	w20, [x0, #2]
  43bcc8:	cbz	w20, 43bd98 <ferror@plt+0x384f8>
  43bccc:	add	x0, x0, #0x3
  43bcd0:	str	x0, [x19]
  43bcd4:	ldr	x0, [sp, #104]
  43bcd8:	mov	x5, x25
  43bcdc:	ldr	x1, [sp, #112]
  43bce0:	mov	x3, x19
  43bce4:	mov	x4, #0x0                   	// #0
  43bce8:	mov	x2, #0x0                   	// #0
  43bcec:	bl	43a6a0 <ferror@plt+0x36e00>
  43bcf0:	cbz	x0, 43bdc4 <ferror@plt+0x38524>
  43bcf4:	cmp	w20, #0x62
  43bcf8:	b.eq	43c4f4 <ferror@plt+0x38c54>  // b.none
  43bcfc:	cmp	w20, #0x66
  43bd00:	b.eq	43c48c <ferror@plt+0x38bec>  // b.none
  43bd04:	mov	w2, #0x5                   	// #5
  43bd08:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43bd0c:	mov	x0, #0x0                   	// #0
  43bd10:	add	x1, x1, #0xb0
  43bd14:	bl	403700 <dcgettext@plt>
  43bd18:	mov	x20, x0
  43bd1c:	ldr	x1, [sp, #120]
  43bd20:	adrp	x3, 471000 <_sch_istable+0x1478>
  43bd24:	mov	w2, #0x5                   	// #5
  43bd28:	mov	x0, #0x0                   	// #0
  43bd2c:	ldr	x27, [x3, #3776]
  43bd30:	bl	403700 <dcgettext@plt>
  43bd34:	mov	x2, x20
  43bd38:	adrp	x20, 454000 <warn@@Base+0x129e8>
  43bd3c:	add	x20, x20, #0x8
  43bd40:	mov	x1, x0
  43bd44:	mov	x3, x24
  43bd48:	mov	x0, x27
  43bd4c:	bl	403880 <fprintf@plt>
  43bd50:	ldr	x0, [x19]
  43bd54:	ldrb	w1, [x0]
  43bd58:	cmp	w1, #0x3a
  43bd5c:	b.ne	43bd98 <ferror@plt+0x384f8>  // b.any
  43bd60:	add	x0, x0, #0x1
  43bd64:	str	x0, [x19]
  43bd68:	ldr	x0, [sp, #104]
  43bd6c:	mov	x5, x25
  43bd70:	ldr	x1, [sp, #112]
  43bd74:	mov	x3, x19
  43bd78:	mov	x4, #0x0                   	// #0
  43bd7c:	mov	x2, #0x0                   	// #0
  43bd80:	bl	43a6a0 <ferror@plt+0x36e00>
  43bd84:	mov	x27, x0
  43bd88:	ldr	x1, [x19]
  43bd8c:	ldrb	w0, [x1]
  43bd90:	cmp	w0, #0x2c
  43bd94:	b.eq	43c4a0 <ferror@plt+0x38c00>  // b.none
  43bd98:	adrp	x0, 471000 <_sch_istable+0x1478>
  43bd9c:	mov	w2, #0x5                   	// #5
  43bda0:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43bda4:	add	x1, x1, #0xb20
  43bda8:	ldr	x19, [x0, #3776]
  43bdac:	mov	x0, #0x0                   	// #0
  43bdb0:	bl	403700 <dcgettext@plt>
  43bdb4:	mov	x1, x0
  43bdb8:	mov	x2, x24
  43bdbc:	mov	x0, x19
  43bdc0:	bl	403880 <fprintf@plt>
  43bdc4:	ldr	x0, [sp, #96]
  43bdc8:	mov	x27, #0x0                   	// #0
  43bdcc:	bl	403510 <free@plt>
  43bdd0:	mov	x0, x27
  43bdd4:	ldp	x19, x20, [sp, #16]
  43bdd8:	ldp	x21, x22, [sp, #32]
  43bddc:	ldp	x23, x24, [sp, #48]
  43bde0:	ldp	x25, x26, [sp, #64]
  43bde4:	ldp	x27, x28, [sp, #80]
  43bde8:	ldp	x29, x30, [sp], #368
  43bdec:	ret
  43bdf0:	ldp	x21, x22, [sp, #32]
  43bdf4:	ldp	x23, x24, [sp, #48]
  43bdf8:	ldp	x25, x26, [sp, #64]
  43bdfc:	mov	x27, #0x0                   	// #0
  43be00:	mov	x0, x27
  43be04:	ldp	x19, x20, [sp, #16]
  43be08:	ldp	x27, x28, [sp, #80]
  43be0c:	ldp	x29, x30, [sp], #368
  43be10:	ret
  43be14:	bl	4037d0 <__errno_location@plt>
  43be18:	mov	x19, x0
  43be1c:	mov	x1, x26
  43be20:	mov	x0, x20
  43be24:	mov	w2, #0x0                   	// #0
  43be28:	str	wzr, [x19]
  43be2c:	bl	402fc0 <strtoul@plt>
  43be30:	str	x0, [sp, #208]
  43be34:	cmn	x0, #0x1
  43be38:	b.eq	43c3a4 <ferror@plt+0x38b04>  // b.none
  43be3c:	ldr	x20, [x26]
  43be40:	cmp	x25, x20
  43be44:	b.ls	43bdf8 <ferror@plt+0x38558>  // b.plast
  43be48:	ldrb	w0, [x20]
  43be4c:	cmp	w0, #0x21
  43be50:	b.ne	43c404 <ferror@plt+0x38b64>  // b.any
  43be54:	add	x0, x20, #0x1
  43be58:	str	x0, [x26]
  43be5c:	mov	x1, x25
  43be60:	mov	x0, x26
  43be64:	bl	438780 <ferror@plt+0x34ee0>
  43be68:	mov	x19, x0
  43be6c:	ldr	x1, [x26]
  43be70:	ldrb	w0, [x1]
  43be74:	cmp	w0, #0x2c
  43be78:	b.ne	43c290 <ferror@plt+0x389f0>  // b.any
  43be7c:	add	x1, x1, #0x1
  43be80:	stp	x23, x24, [sp, #48]
  43be84:	add	w0, w19, #0x1
  43be88:	str	x1, [x26]
  43be8c:	mov	w24, w19
  43be90:	lsl	x0, x0, #3
  43be94:	bl	4032a0 <xmalloc@plt>
  43be98:	str	x0, [sp, #176]
  43be9c:	cbz	w19, 43d87c <ferror@plt+0x39fdc>
  43bea0:	ldr	x0, [x26]
  43bea4:	stp	x21, x22, [sp, #32]
  43bea8:	adrp	x22, 454000 <warn@@Base+0x129e8>
  43beac:	ldr	x27, [sp, #104]
  43beb0:	adrp	x21, 453000 <warn@@Base+0x119e8>
  43beb4:	add	x22, x22, #0x38
  43beb8:	add	x21, x21, #0xe90
  43bebc:	mov	x19, #0x0                   	// #0
  43bec0:	str	w24, [sp, #96]
  43bec4:	ldrb	w1, [x0]
  43bec8:	cmp	w1, #0x30
  43becc:	b.eq	43c498 <ferror@plt+0x38bf8>  // b.none
  43bed0:	cmp	w1, #0x31
  43bed4:	b.eq	43c484 <ferror@plt+0x38be4>  // b.none
  43bed8:	cbz	w1, 43c414 <ferror@plt+0x38b74>
  43bedc:	mov	x1, x22
  43bee0:	mov	w2, #0x5                   	// #5
  43bee4:	mov	x0, #0x0                   	// #0
  43bee8:	bl	403700 <dcgettext@plt>
  43beec:	adrp	x1, 471000 <_sch_istable+0x1478>
  43bef0:	mov	x28, x0
  43bef4:	mov	w2, #0x5                   	// #5
  43bef8:	mov	x0, #0x0                   	// #0
  43befc:	ldr	x24, [x1, #3776]
  43bf00:	mov	x1, x21
  43bf04:	bl	403700 <dcgettext@plt>
  43bf08:	mov	x1, x0
  43bf0c:	mov	x3, x20
  43bf10:	mov	x2, x28
  43bf14:	mov	x0, x24
  43bf18:	bl	403880 <fprintf@plt>
  43bf1c:	ldr	x0, [x26]
  43bf20:	mov	w23, #0x0                   	// #0
  43bf24:	add	x1, x0, #0x1
  43bf28:	str	x1, [x26]
  43bf2c:	ldrb	w0, [x0, #1]
  43bf30:	cmp	w0, #0x31
  43bf34:	b.eq	43d1b8 <ferror@plt+0x39918>  // b.none
  43bf38:	b.hi	43c340 <ferror@plt+0x38aa0>  // b.pmore
  43bf3c:	cbz	w0, 43c414 <ferror@plt+0x38b74>
  43bf40:	cmp	w0, #0x30
  43bf44:	mov	w24, #0x2                   	// #2
  43bf48:	b.ne	43c34c <ferror@plt+0x38aac>  // b.any
  43bf4c:	add	x1, x1, #0x1
  43bf50:	str	x1, [x26]
  43bf54:	mov	x0, x26
  43bf58:	mov	x1, x25
  43bf5c:	bl	438780 <ferror@plt+0x34ee0>
  43bf60:	mov	x28, x0
  43bf64:	ldr	x1, [x26]
  43bf68:	ldrb	w0, [x1]
  43bf6c:	cmp	w0, #0x2c
  43bf70:	b.ne	43c414 <ferror@plt+0x38b74>  // b.any
  43bf74:	add	x1, x1, #0x1
  43bf78:	str	x1, [x26]
  43bf7c:	ldr	x1, [sp, #112]
  43bf80:	mov	x5, x25
  43bf84:	mov	x3, x26
  43bf88:	mov	x0, x27
  43bf8c:	mov	x4, #0x0                   	// #0
  43bf90:	mov	x2, #0x0                   	// #0
  43bf94:	bl	43a6a0 <ferror@plt+0x36e00>
  43bf98:	mov	x1, x0
  43bf9c:	cbz	x0, 43bdf0 <ferror@plt+0x38550>
  43bfa0:	mov	w4, w24
  43bfa4:	mov	w3, w23
  43bfa8:	mov	x2, x28
  43bfac:	mov	x0, x27
  43bfb0:	bl	436930 <ferror@plt+0x33090>
  43bfb4:	ldr	x1, [sp, #176]
  43bfb8:	str	x0, [x1, x19, lsl #3]
  43bfbc:	cbz	x0, 43bdf0 <ferror@plt+0x38550>
  43bfc0:	ldr	x0, [x26]
  43bfc4:	ldrb	w1, [x0]
  43bfc8:	cmp	w1, #0x3b
  43bfcc:	b.ne	43bdf0 <ferror@plt+0x38550>  // b.any
  43bfd0:	ldr	w2, [sp, #96]
  43bfd4:	add	x0, x0, #0x1
  43bfd8:	str	x0, [x26]
  43bfdc:	add	w1, w19, #0x1
  43bfe0:	add	x19, x19, #0x1
  43bfe4:	cmp	w2, w19
  43bfe8:	b.hi	43bec4 <ferror@plt+0x38624>  // b.pmore
  43bfec:	ldr	x2, [sp, #176]
  43bff0:	ldp	x21, x22, [sp, #32]
  43bff4:	add	x1, x2, w1, uxtw #3
  43bff8:	str	xzr, [x1]
  43bffc:	cmp	x25, x0
  43c000:	b.ls	43bdf4 <ferror@plt+0x38554>  // b.plast
  43c004:	mov	x20, x0
  43c008:	stp	x21, x22, [sp, #32]
  43c00c:	b	43bc28 <ferror@plt+0x38388>
  43c010:	mov	x0, x28
  43c014:	mov	w1, #0x3a                  	// #58
  43c018:	bl	403560 <strchr@plt>
  43c01c:	mov	x27, x0
  43c020:	cbz	x0, 43d16c <ferror@plt+0x398cc>
  43c024:	ldr	x1, [sp, #96]
  43c028:	ldrb	w0, [x0, #1]
  43c02c:	ldr	x28, [x19]
  43c030:	cmp	w0, #0x3a
  43c034:	add	x24, x1, w20, uxtw #3
  43c038:	b.eq	43d1ac <ferror@plt+0x3990c>  // b.none
  43c03c:	cmp	x25, x28
  43c040:	b.ls	43bdf0 <ferror@plt+0x38550>  // b.plast
  43c044:	sub	x2, x27, x28
  43c048:	add	w0, w2, #0x1
  43c04c:	sxtw	x20, w2
  43c050:	sxtw	x0, w0
  43c054:	bl	4032a0 <xmalloc@plt>
  43c058:	mov	x22, x0
  43c05c:	mov	x2, x20
  43c060:	mov	x1, x28
  43c064:	bl	402f70 <memcpy@plt>
  43c068:	add	x0, x27, #0x1
  43c06c:	str	x0, [x19]
  43c070:	strb	wzr, [x22, x20]
  43c074:	ldrb	w0, [x27, #1]
  43c078:	cmp	w0, #0x2f
  43c07c:	b.ne	43c1c8 <ferror@plt+0x38928>  // b.any
  43c080:	add	x1, x27, #0x2
  43c084:	str	x1, [x19]
  43c088:	ldrb	w0, [x27, #2]
  43c08c:	cmp	w0, #0x31
  43c090:	b.eq	43c47c <ferror@plt+0x38bdc>  // b.none
  43c094:	b.hi	43c168 <ferror@plt+0x388c8>  // b.pmore
  43c098:	cbz	w0, 43c454 <ferror@plt+0x38bb4>
  43c09c:	cmp	w0, #0x30
  43c0a0:	mov	w20, #0x2                   	// #2
  43c0a4:	b.ne	43c174 <ferror@plt+0x388d4>  // b.any
  43c0a8:	add	x1, x1, #0x1
  43c0ac:	str	x1, [x19]
  43c0b0:	ldp	x0, x1, [sp, #104]
  43c0b4:	mov	x5, x25
  43c0b8:	mov	x3, x19
  43c0bc:	mov	x4, #0x0                   	// #0
  43c0c0:	mov	x2, #0x0                   	// #0
  43c0c4:	bl	43a6a0 <ferror@plt+0x36e00>
  43c0c8:	mov	x27, x0
  43c0cc:	cbz	x0, 43c140 <ferror@plt+0x388a0>
  43c0d0:	ldr	x1, [x19]
  43c0d4:	ldrb	w0, [x1]
  43c0d8:	cmp	w0, #0x3a
  43c0dc:	b.eq	43c1d0 <ferror@plt+0x38930>  // b.none
  43c0e0:	cmp	w0, #0x2c
  43c0e4:	b.ne	43c110 <ferror@plt+0x38870>  // b.any
  43c0e8:	add	x1, x1, #0x1
  43c0ec:	str	x1, [x19]
  43c0f0:	mov	x0, x19
  43c0f4:	mov	x1, x25
  43c0f8:	bl	438780 <ferror@plt+0x34ee0>
  43c0fc:	mov	x3, x0
  43c100:	ldr	x1, [x19]
  43c104:	ldrb	w0, [x1]
  43c108:	cmp	w0, #0x2c
  43c10c:	b.eq	43c2c8 <ferror@plt+0x38a28>  // b.none
  43c110:	adrp	x0, 471000 <_sch_istable+0x1478>
  43c114:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43c118:	add	x1, x1, #0xb20
  43c11c:	mov	w2, #0x5                   	// #5
  43c120:	ldr	x19, [x0, #3776]
  43c124:	mov	x0, #0x0                   	// #0
  43c128:	bl	403700 <dcgettext@plt>
  43c12c:	mov	x27, #0x0                   	// #0
  43c130:	mov	x1, x0
  43c134:	mov	x2, x28
  43c138:	mov	x0, x19
  43c13c:	bl	403880 <fprintf@plt>
  43c140:	mov	x0, x22
  43c144:	bl	403510 <free@plt>
  43c148:	mov	x0, x27
  43c14c:	ldp	x19, x20, [sp, #16]
  43c150:	ldp	x21, x22, [sp, #32]
  43c154:	ldp	x23, x24, [sp, #48]
  43c158:	ldp	x25, x26, [sp, #64]
  43c15c:	ldp	x27, x28, [sp, #80]
  43c160:	ldp	x29, x30, [sp], #368
  43c164:	ret
  43c168:	cmp	w0, #0x32
  43c16c:	mov	w20, #0x0                   	// #0
  43c170:	b.eq	43c0a8 <ferror@plt+0x38808>  // b.none
  43c174:	ldr	x1, [sp, #136]
  43c178:	mov	w2, #0x5                   	// #5
  43c17c:	mov	x0, #0x0                   	// #0
  43c180:	mov	w20, #0x0                   	// #0
  43c184:	bl	403700 <dcgettext@plt>
  43c188:	mov	x27, x0
  43c18c:	adrp	x1, 471000 <_sch_istable+0x1478>
  43c190:	mov	w2, #0x5                   	// #5
  43c194:	mov	x0, #0x0                   	// #0
  43c198:	ldr	x4, [x1, #3776]
  43c19c:	str	x4, [sp, #128]
  43c1a0:	ldr	x1, [sp, #120]
  43c1a4:	bl	403700 <dcgettext@plt>
  43c1a8:	mov	x1, x0
  43c1ac:	ldr	x4, [sp, #128]
  43c1b0:	mov	x3, x28
  43c1b4:	mov	x2, x27
  43c1b8:	mov	x0, x4
  43c1bc:	bl	403880 <fprintf@plt>
  43c1c0:	ldr	x1, [x19]
  43c1c4:	b	43c0a8 <ferror@plt+0x38808>
  43c1c8:	mov	w20, #0x0                   	// #0
  43c1cc:	b	43c0b0 <ferror@plt+0x38810>
  43c1d0:	add	x2, x1, #0x1
  43c1d4:	str	x2, [x19]
  43c1d8:	mov	x0, x2
  43c1dc:	mov	w1, #0x3b                  	// #59
  43c1e0:	str	x2, [sp, #128]
  43c1e4:	bl	403560 <strchr@plt>
  43c1e8:	mov	x4, x0
  43c1ec:	ldr	x2, [sp, #128]
  43c1f0:	cbz	x0, 43c328 <ferror@plt+0x38a88>
  43c1f4:	sub	x28, x0, x2
  43c1f8:	mov	w0, #0x1                   	// #1
  43c1fc:	str	w0, [sp, #228]
  43c200:	add	w0, w28, w0
  43c204:	str	x2, [sp, #128]
  43c208:	sxtw	x28, w28
  43c20c:	sxtw	x0, w0
  43c210:	str	x4, [sp, #144]
  43c214:	bl	4032a0 <xmalloc@plt>
  43c218:	ldr	x2, [sp, #128]
  43c21c:	str	x0, [sp, #128]
  43c220:	mov	x1, x2
  43c224:	mov	x2, x28
  43c228:	bl	402f70 <memcpy@plt>
  43c22c:	ldr	x3, [sp, #128]
  43c230:	mov	x2, x27
  43c234:	ldr	x4, [sp, #144]
  43c238:	mov	x1, x22
  43c23c:	ldr	x0, [sp, #104]
  43c240:	add	x4, x4, #0x1
  43c244:	strb	wzr, [x3, x28]
  43c248:	str	x4, [x19]
  43c24c:	mov	w4, w20
  43c250:	bl	4369d0 <ferror@plt+0x33130>
  43c254:	str	x0, [x24]
  43c258:	ldr	x28, [x19]
  43c25c:	ldrb	w1, [x28]
  43c260:	cmp	w1, #0x3b
  43c264:	b.eq	43c520 <ferror@plt+0x38c80>  // b.none
  43c268:	add	w21, w21, #0x1
  43c26c:	cmp	w21, w23
  43c270:	b.cc	43bc70 <ferror@plt+0x383d0>  // b.lo, b.ul, b.last
  43c274:	ldr	x0, [sp, #96]
  43c278:	add	w23, w23, #0xa
  43c27c:	ubfiz	x1, x23, #3, #32
  43c280:	bl	4031f0 <xrealloc@plt>
  43c284:	str	x0, [sp, #96]
  43c288:	ldrb	w1, [x28]
  43c28c:	b	43bc70 <ferror@plt+0x383d0>
  43c290:	adrp	x0, 471000 <_sch_istable+0x1478>
  43c294:	mov	w2, #0x5                   	// #5
  43c298:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43c29c:	add	x1, x1, #0xb20
  43c2a0:	ldr	x19, [x0, #3776]
  43c2a4:	mov	x0, #0x0                   	// #0
  43c2a8:	bl	403700 <dcgettext@plt>
  43c2ac:	mov	x27, #0x0                   	// #0
  43c2b0:	mov	x1, x0
  43c2b4:	mov	x2, x20
  43c2b8:	mov	x0, x19
  43c2bc:	bl	403880 <fprintf@plt>
  43c2c0:	ldp	x25, x26, [sp, #64]
  43c2c4:	b	43be00 <ferror@plt+0x38560>
  43c2c8:	add	x1, x1, #0x1
  43c2cc:	str	x1, [x19]
  43c2d0:	mov	x0, x19
  43c2d4:	mov	x1, x25
  43c2d8:	str	x3, [sp, #128]
  43c2dc:	bl	438780 <ferror@plt+0x34ee0>
  43c2e0:	ldr	x1, [x19]
  43c2e4:	mov	x4, x0
  43c2e8:	ldr	x3, [sp, #128]
  43c2ec:	ldrb	w0, [x1]
  43c2f0:	cmp	w0, #0x3b
  43c2f4:	b.ne	43c110 <ferror@plt+0x38870>  // b.any
  43c2f8:	orr	x0, x3, x4
  43c2fc:	add	x1, x1, #0x1
  43c300:	cmp	x0, #0x0
  43c304:	str	x1, [x19]
  43c308:	ldr	x0, [sp, #104]
  43c30c:	mov	x2, x27
  43c310:	mov	x1, x22
  43c314:	mov	w5, #0x3                   	// #3
  43c318:	csel	w5, w20, w5, ne  // ne = any
  43c31c:	bl	436978 <ferror@plt+0x330d8>
  43c320:	str	x0, [x24]
  43c324:	b	43c258 <ferror@plt+0x389b8>
  43c328:	adrp	x3, 471000 <_sch_istable+0x1478>
  43c32c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43c330:	mov	w2, #0x5                   	// #5
  43c334:	add	x1, x1, #0xb20
  43c338:	ldr	x19, [x3, #3776]
  43c33c:	b	43c128 <ferror@plt+0x38888>
  43c340:	cmp	w0, #0x32
  43c344:	mov	w24, #0x0                   	// #0
  43c348:	b.eq	43bf4c <ferror@plt+0x386ac>  // b.none
  43c34c:	mov	w2, #0x5                   	// #5
  43c350:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43c354:	mov	x0, #0x0                   	// #0
  43c358:	add	x1, x1, #0x60
  43c35c:	bl	403700 <dcgettext@plt>
  43c360:	mov	x4, x0
  43c364:	adrp	x3, 471000 <_sch_istable+0x1478>
  43c368:	mov	x1, x21
  43c36c:	mov	w2, #0x5                   	// #5
  43c370:	mov	x0, #0x0                   	// #0
  43c374:	ldr	x28, [x3, #3776]
  43c378:	str	x4, [sp, #120]
  43c37c:	bl	403700 <dcgettext@plt>
  43c380:	mov	x1, x0
  43c384:	ldr	x4, [sp, #120]
  43c388:	mov	x3, x20
  43c38c:	mov	x0, x28
  43c390:	mov	w24, #0x0                   	// #0
  43c394:	mov	x2, x4
  43c398:	bl	403880 <fprintf@plt>
  43c39c:	ldr	x1, [x26]
  43c3a0:	b	43bf4c <ferror@plt+0x386ac>
  43c3a4:	ldr	w0, [x19]
  43c3a8:	cbz	w0, 43be3c <ferror@plt+0x3859c>
  43c3ac:	mov	w2, #0x5                   	// #5
  43c3b0:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43c3b4:	mov	x0, #0x0                   	// #0
  43c3b8:	add	x1, x1, #0xe78
  43c3bc:	stp	x21, x22, [sp, #32]
  43c3c0:	bl	403700 <dcgettext@plt>
  43c3c4:	adrp	x2, 471000 <_sch_istable+0x1478>
  43c3c8:	mov	x19, x0
  43c3cc:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43c3d0:	ldr	x21, [x2, #3776]
  43c3d4:	add	x1, x1, #0xe90
  43c3d8:	mov	w2, #0x5                   	// #5
  43c3dc:	mov	x0, #0x0                   	// #0
  43c3e0:	str	xzr, [sp, #208]
  43c3e4:	bl	403700 <dcgettext@plt>
  43c3e8:	mov	x3, x20
  43c3ec:	mov	x1, x0
  43c3f0:	mov	x2, x19
  43c3f4:	mov	x0, x21
  43c3f8:	bl	403880 <fprintf@plt>
  43c3fc:	ldp	x21, x22, [sp, #32]
  43c400:	b	43be3c <ferror@plt+0x3859c>
  43c404:	stp	x21, x22, [sp, #32]
  43c408:	stp	x23, x24, [sp, #48]
  43c40c:	str	xzr, [sp, #176]
  43c410:	b	43bc28 <ferror@plt+0x38388>
  43c414:	adrp	x0, 471000 <_sch_istable+0x1478>
  43c418:	mov	w2, #0x5                   	// #5
  43c41c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43c420:	add	x1, x1, #0xb20
  43c424:	ldr	x19, [x0, #3776]
  43c428:	mov	x0, #0x0                   	// #0
  43c42c:	bl	403700 <dcgettext@plt>
  43c430:	mov	x27, #0x0                   	// #0
  43c434:	mov	x2, x20
  43c438:	mov	x1, x0
  43c43c:	mov	x0, x19
  43c440:	bl	403880 <fprintf@plt>
  43c444:	ldp	x21, x22, [sp, #32]
  43c448:	ldp	x23, x24, [sp, #48]
  43c44c:	ldp	x25, x26, [sp, #64]
  43c450:	b	43be00 <ferror@plt+0x38560>
  43c454:	adrp	x0, 471000 <_sch_istable+0x1478>
  43c458:	mov	w2, #0x5                   	// #5
  43c45c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43c460:	add	x1, x1, #0xb20
  43c464:	ldr	x19, [x0, #3776]
  43c468:	mov	x0, #0x0                   	// #0
  43c46c:	bl	403700 <dcgettext@plt>
  43c470:	mov	x27, #0x0                   	// #0
  43c474:	mov	x2, x28
  43c478:	b	43c438 <ferror@plt+0x38b98>
  43c47c:	mov	w20, #0x1                   	// #1
  43c480:	b	43c0a8 <ferror@plt+0x38808>
  43c484:	mov	w23, #0x1                   	// #1
  43c488:	b	43bf24 <ferror@plt+0x38684>
  43c48c:	adrp	x20, 454000 <warn@@Base+0x129e8>
  43c490:	add	x20, x20, #0x28
  43c494:	b	43bd50 <ferror@plt+0x384b0>
  43c498:	mov	w23, #0x0                   	// #0
  43c49c:	b	43bf24 <ferror@plt+0x38684>
  43c4a0:	add	x1, x1, #0x1
  43c4a4:	str	x1, [x19]
  43c4a8:	mov	x0, x19
  43c4ac:	mov	x1, x25
  43c4b0:	bl	438780 <ferror@plt+0x34ee0>
  43c4b4:	ldr	x1, [x19]
  43c4b8:	ldrb	w2, [x1]
  43c4bc:	cmp	w2, #0x3b
  43c4c0:	b.ne	43bd98 <ferror@plt+0x384f8>  // b.any
  43c4c4:	mov	x3, x0
  43c4c8:	add	x1, x1, #0x1
  43c4cc:	ldr	x0, [sp, #104]
  43c4d0:	str	x1, [x19]
  43c4d4:	mov	x2, x27
  43c4d8:	mov	x1, x20
  43c4dc:	mov	w5, #0x2                   	// #2
  43c4e0:	mov	x4, #0x0                   	// #0
  43c4e4:	bl	436978 <ferror@plt+0x330d8>
  43c4e8:	str	x0, [x22]
  43c4ec:	cbnz	x0, 43c258 <ferror@plt+0x389b8>
  43c4f0:	b	43bdc4 <ferror@plt+0x38524>
  43c4f4:	mov	x1, x0
  43c4f8:	ldr	x0, [sp, #104]
  43c4fc:	bl	4371d8 <ferror@plt+0x33938>
  43c500:	mov	x1, x0
  43c504:	cbz	x0, 43d6a8 <ferror@plt+0x39e08>
  43c508:	adrp	x0, 454000 <warn@@Base+0x129e8>
  43c50c:	mov	x2, #0x0                   	// #0
  43c510:	add	x0, x0, #0xa8
  43c514:	bl	403210 <concat@plt>
  43c518:	mov	x20, x0
  43c51c:	b	43bd50 <ferror@plt+0x384b0>
  43c520:	ldr	x0, [sp, #96]
  43c524:	mov	x26, x19
  43c528:	add	x19, x0, w21, uxtw #3
  43c52c:	str	xzr, [x19]
  43c530:	cmp	x25, x28
  43c534:	b.ls	43bdc4 <ferror@plt+0x38524>  // b.plast
  43c538:	ldrb	w19, [x28]
  43c53c:	mov	x20, x28
  43c540:	cmp	w19, #0x3b
  43c544:	b.eq	43d63c <ferror@plt+0x39d9c>  // b.none
  43c548:	ldr	x23, [sp, #104]
  43c54c:	mov	x24, #0x0                   	// #0
  43c550:	mov	x27, x26
  43c554:	str	x25, [sp, #232]
  43c558:	mov	x25, x24
  43c55c:	add	x0, sp, #0x158
  43c560:	str	xzr, [sp, #128]
  43c564:	str	xzr, [sp, #144]
  43c568:	str	x28, [sp, #200]
  43c56c:	str	xzr, [sp, #216]
  43c570:	str	x0, [sp, #256]
  43c574:	str	wzr, [sp, #264]
  43c578:	str	wzr, [sp, #268]
  43c57c:	mov	x0, x20
  43c580:	mov	w1, #0x3a                  	// #58
  43c584:	bl	403560 <strchr@plt>
  43c588:	cbz	x0, 43d658 <ferror@plt+0x39db8>
  43c58c:	ldrb	w1, [x0, #1]
  43c590:	cmp	w1, #0x3a
  43c594:	b.ne	43d658 <ferror@plt+0x39db8>  // b.any
  43c598:	cmp	w19, #0x6f
  43c59c:	add	x21, x0, #0x2
  43c5a0:	b.ne	43c5b0 <ferror@plt+0x38d10>  // b.any
  43c5a4:	ldrb	w1, [x20, #1]
  43c5a8:	cmp	w1, #0x70
  43c5ac:	b.eq	43cff8 <ferror@plt+0x39758>  // b.none
  43c5b0:	sub	x19, x0, x20
  43c5b4:	add	w0, w19, #0x1
  43c5b8:	sxtw	x19, w19
  43c5bc:	sxtw	x0, w0
  43c5c0:	bl	4032a0 <xmalloc@plt>
  43c5c4:	mov	x1, x20
  43c5c8:	mov	x20, x0
  43c5cc:	mov	x2, x19
  43c5d0:	str	x0, [sp, #144]
  43c5d4:	bl	402f70 <memcpy@plt>
  43c5d8:	str	x21, [x27]
  43c5dc:	strb	wzr, [x20, x19]
  43c5e0:	mov	x0, #0x50                  	// #80
  43c5e4:	bl	4032a0 <xmalloc@plt>
  43c5e8:	str	wzr, [sp, #120]
  43c5ec:	mov	x21, #0x0                   	// #0
  43c5f0:	str	x0, [sp, #128]
  43c5f4:	mov	w0, #0xa                   	// #10
  43c5f8:	str	w0, [sp, #136]
  43c5fc:	cbz	x21, 43c764 <ferror@plt+0x38ec4>
  43c600:	ldr	x0, [x27]
  43c604:	mov	x19, x21
  43c608:	add	x0, x0, #0x1
  43c60c:	str	x0, [x27]
  43c610:	mov	w1, #0x3b                  	// #59
  43c614:	bl	403560 <strchr@plt>
  43c618:	mov	x21, x0
  43c61c:	cbz	x0, 43d2c0 <ferror@plt+0x39a20>
  43c620:	mov	x1, x19
  43c624:	mov	x0, x23
  43c628:	mov	w26, #0x0                   	// #0
  43c62c:	bl	437150 <ferror@plt+0x338b0>
  43c630:	cmp	w0, #0x13
  43c634:	b.eq	43cc88 <ferror@plt+0x393e8>  // b.none
  43c638:	ldr	x22, [x27]
  43c63c:	sub	x20, x21, x22
  43c640:	add	w0, w20, #0x1
  43c644:	sxtw	x20, w20
  43c648:	sxtw	x0, w0
  43c64c:	bl	4032a0 <xmalloc@plt>
  43c650:	mov	x25, x0
  43c654:	mov	x1, x22
  43c658:	mov	x2, x20
  43c65c:	bl	402f70 <memcpy@plt>
  43c660:	add	x0, x21, #0x1
  43c664:	str	x0, [x27]
  43c668:	strb	wzr, [x25, x20]
  43c66c:	ldrb	w0, [x21, #1]
  43c670:	cmp	w0, #0x30
  43c674:	b.eq	43cc60 <ferror@plt+0x393c0>  // b.none
  43c678:	cmp	w0, #0x31
  43c67c:	b.eq	43cc30 <ferror@plt+0x39390>  // b.none
  43c680:	cbz	w0, 43c798 <ferror@plt+0x38ef8>
  43c684:	mov	w28, #0x0                   	// #0
  43c688:	add	x1, x21, #0x2
  43c68c:	str	x1, [x27]
  43c690:	ldrb	w0, [x21, #2]
  43c694:	cmp	w0, #0x42
  43c698:	b.eq	43cc48 <ferror@plt+0x393a8>  // b.none
  43c69c:	b.hi	43cb78 <ferror@plt+0x392d8>  // b.pmore
  43c6a0:	cmp	w0, #0x41
  43c6a4:	b.eq	43ce94 <ferror@plt+0x395f4>  // b.none
  43c6a8:	cmp	w0, #0x3f
  43c6ac:	b.ne	43c7f0 <ferror@plt+0x38f50>  // b.any
  43c6b0:	mov	w20, #0x0                   	// #0
  43c6b4:	mov	w24, #0x0                   	// #0
  43c6b8:	add	x1, x1, #0x1
  43c6bc:	str	x1, [x27]
  43c6c0:	ldr	x21, [sp, #144]
  43c6c4:	mov	x0, x21
  43c6c8:	bl	402fd0 <strlen@plt>
  43c6cc:	mov	x1, x21
  43c6d0:	mov	x2, x0
  43c6d4:	mov	x0, x25
  43c6d8:	bl	403220 <strncmp@plt>
  43c6dc:	cbnz	w0, 43cec4 <ferror@plt+0x39624>
  43c6e0:	mov	w0, #0x1                   	// #1
  43c6e4:	mov	x21, #0x0                   	// #0
  43c6e8:	str	w0, [sp, #164]
  43c6ec:	stp	xzr, xzr, [sp, #184]
  43c6f0:	mov	x22, x25
  43c6f4:	cbnz	w26, 43c860 <ferror@plt+0x38fc0>
  43c6f8:	ldr	w0, [sp, #120]
  43c6fc:	add	w26, w0, #0x1
  43c700:	ldr	w0, [sp, #136]
  43c704:	cmp	w26, w0
  43c708:	b.cs	43cc68 <ferror@plt+0x393c8>  // b.hs, b.nlast
  43c70c:	ldr	w0, [sp, #164]
  43c710:	ldr	w8, [sp, #120]
  43c714:	str	x8, [sp, #120]
  43c718:	cbnz	w0, 43cc08 <ferror@plt+0x39368>
  43c71c:	ldp	x6, x7, [sp, #184]
  43c720:	mov	x1, x22
  43c724:	mov	w5, w20
  43c728:	mov	w4, w24
  43c72c:	mov	w3, w28
  43c730:	mov	x2, x19
  43c734:	mov	x0, x23
  43c738:	bl	436a48 <ferror@plt+0x331a8>
  43c73c:	ldp	x8, x1, [sp, #120]
  43c740:	str	x0, [x1, x8, lsl #3]
  43c744:	cbz	x0, 43cb70 <ferror@plt+0x392d0>
  43c748:	ldr	x1, [x27]
  43c74c:	ldrb	w0, [x1]
  43c750:	cmp	w0, #0x3b
  43c754:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43c758:	b.eq	43d47c <ferror@plt+0x39bdc>  // b.none
  43c75c:	str	w26, [sp, #120]
  43c760:	cbnz	x21, 43c600 <ferror@plt+0x38d60>
  43c764:	ldr	x1, [sp, #112]
  43c768:	mov	x3, x27
  43c76c:	ldr	x5, [sp, #232]
  43c770:	mov	x0, x23
  43c774:	mov	x4, #0x0                   	// #0
  43c778:	mov	x2, #0x0                   	// #0
  43c77c:	bl	43a6a0 <ferror@plt+0x36e00>
  43c780:	mov	x19, x0
  43c784:	cbz	x0, 43cb70 <ferror@plt+0x392d0>
  43c788:	ldr	x0, [x27]
  43c78c:	ldrb	w1, [x0]
  43c790:	cmp	w1, #0x3a
  43c794:	b.eq	43c608 <ferror@plt+0x38d68>  // b.none
  43c798:	adrp	x0, 471000 <_sch_istable+0x1478>
  43c79c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43c7a0:	ldr	x28, [sp, #200]
  43c7a4:	mov	x24, x25
  43c7a8:	add	x1, x1, #0xb20
  43c7ac:	mov	w2, #0x5                   	// #5
  43c7b0:	ldr	x19, [x0, #3776]
  43c7b4:	mov	x0, #0x0                   	// #0
  43c7b8:	bl	403700 <dcgettext@plt>
  43c7bc:	mov	x1, x0
  43c7c0:	mov	x2, x28
  43c7c4:	mov	x0, x19
  43c7c8:	bl	403880 <fprintf@plt>
  43c7cc:	ldr	x0, [sp, #144]
  43c7d0:	bl	403510 <free@plt>
  43c7d4:	ldr	x0, [sp, #128]
  43c7d8:	cbz	x0, 43c7e0 <ferror@plt+0x38f40>
  43c7dc:	bl	403510 <free@plt>
  43c7e0:	cbz	x24, 43bdc4 <ferror@plt+0x38524>
  43c7e4:	mov	x0, x24
  43c7e8:	bl	403510 <free@plt>
  43c7ec:	b	43bdc4 <ferror@plt+0x38524>
  43c7f0:	and	w2, w0, #0xfffffffb
  43c7f4:	cmp	w2, #0x2a
  43c7f8:	b.ne	43ce38 <ferror@plt+0x39598>  // b.any
  43c7fc:	cmp	w0, #0x2e
  43c800:	mov	w20, #0x0                   	// #0
  43c804:	mov	w24, #0x0                   	// #0
  43c808:	b.eq	43cca4 <ferror@plt+0x39404>  // b.none
  43c80c:	cmp	w0, #0x2a
  43c810:	b.eq	43cbb4 <ferror@plt+0x39314>  // b.none
  43c814:	adrp	x0, 471000 <_sch_istable+0x1478>
  43c818:	mov	w2, #0x5                   	// #5
  43c81c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43c820:	add	x1, x1, #0xe90
  43c824:	ldr	x21, [x0, #3776]
  43c828:	mov	x0, #0x0                   	// #0
  43c82c:	bl	403700 <dcgettext@plt>
  43c830:	mov	x1, x0
  43c834:	ldr	x3, [sp, #200]
  43c838:	mov	x0, x21
  43c83c:	adrp	x2, 454000 <warn@@Base+0x129e8>
  43c840:	add	x2, x2, #0x120
  43c844:	mov	x22, x25
  43c848:	mov	x21, #0x0                   	// #0
  43c84c:	bl	403880 <fprintf@plt>
  43c850:	str	wzr, [sp, #164]
  43c854:	stp	xzr, xzr, [sp, #184]
  43c858:	cbz	w26, 43c6f8 <ferror@plt+0x38e58>
  43c85c:	nop
  43c860:	ldr	x1, [sp, #152]
  43c864:	ldr	w0, [x1]
  43c868:	cbnz	w0, 43c874 <ferror@plt+0x38fd4>
  43c86c:	ldr	w2, [x1, #4]
  43c870:	tbnz	w2, #31, 43d2e0 <ferror@plt+0x39a40>
  43c874:	ldr	x2, [sp, #152]
  43c878:	ldr	x0, [sp, #112]
  43c87c:	add	x1, x0, #0x88
  43c880:	add	x0, x0, #0x80
  43c884:	bl	437c48 <ferror@plt+0x343a8>
  43c888:	cbz	x0, 43cb70 <ferror@plt+0x392d0>
  43c88c:	ldr	x1, [x0]
  43c890:	str	x1, [sp, #240]
  43c894:	cbz	x1, 43d460 <ferror@plt+0x39bc0>
  43c898:	mov	x1, x19
  43c89c:	mov	x0, x23
  43c8a0:	bl	437278 <ferror@plt+0x339d8>
  43c8a4:	str	x0, [sp, #248]
  43c8a8:	cbz	x0, 43d2c0 <ferror@plt+0x39a20>
  43c8ac:	ldrb	w26, [x25]
  43c8b0:	cmp	w26, #0x5f
  43c8b4:	b.eq	43ced8 <ferror@plt+0x39638>  // b.none
  43c8b8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43c8bc:	mov	x0, x25
  43c8c0:	add	x1, x1, #0x1c0
  43c8c4:	mov	x2, #0x4                   	// #4
  43c8c8:	bl	403220 <strncmp@plt>
  43c8cc:	cbnz	w0, 43cf50 <ferror@plt+0x396b0>
  43c8d0:	mov	w19, #0x1                   	// #1
  43c8d4:	mov	w22, w19
  43c8d8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43c8dc:	mov	x0, x25
  43c8e0:	add	x1, x1, #0x140
  43c8e4:	mov	x2, #0x4                   	// #4
  43c8e8:	bl	403220 <strncmp@plt>
  43c8ec:	cbz	w0, 43ce08 <ferror@plt+0x39568>
  43c8f0:	cbnz	w22, 43d888 <ferror@plt+0x39fe8>
  43c8f4:	ldr	x0, [sp, #168]
  43c8f8:	mov	w4, #0x0                   	// #0
  43c8fc:	cbz	x0, 43c908 <ferror@plt+0x39068>
  43c900:	bl	402fd0 <strlen@plt>
  43c904:	mov	w4, w0
  43c908:	cmp	w24, #0x0
  43c90c:	adrp	x3, 44d000 <warn@@Base+0xb9e8>
  43c910:	adrp	x2, 447000 <warn@@Base+0x59e8>
  43c914:	add	x1, x3, #0xd68
  43c918:	add	x2, x2, #0x48
  43c91c:	adrp	x3, 454000 <warn@@Base+0x129e8>
  43c920:	csel	x2, x2, x1, ne  // ne = any
  43c924:	add	x3, x3, #0x30
  43c928:	cmp	w20, #0x0
  43c92c:	csel	x3, x3, x1, ne  // ne = any
  43c930:	cbz	w4, 43d114 <ferror@plt+0x39874>
  43c934:	ldr	x0, [sp, #168]
  43c938:	cbz	x0, 43d08c <ferror@plt+0x397ec>
  43c93c:	mov	w1, #0x3c                  	// #60
  43c940:	str	w4, [sp, #272]
  43c944:	stp	x2, x3, [sp, #280]
  43c948:	bl	403560 <strchr@plt>
  43c94c:	ldr	w4, [sp, #272]
  43c950:	ldp	x2, x3, [sp, #280]
  43c954:	cbz	x0, 43d08c <ferror@plt+0x397ec>
  43c958:	mov	w22, #0x1                   	// #1
  43c95c:	mov	x26, #0x0                   	// #0
  43c960:	add	x0, sp, #0x140
  43c964:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43c968:	add	x1, x1, #0x148
  43c96c:	bl	4030a0 <sprintf@plt>
  43c970:	add	x0, sp, #0x140
  43c974:	bl	402fd0 <strlen@plt>
  43c978:	mov	x1, x0
  43c97c:	mov	x0, x25
  43c980:	str	x1, [sp, #272]
  43c984:	bl	402fd0 <strlen@plt>
  43c988:	ldr	x1, [sp, #272]
  43c98c:	add	w1, w1, w0
  43c990:	cbnz	w19, 43cfc4 <ferror@plt+0x39724>
  43c994:	ldr	x0, [sp, #144]
  43c998:	str	w1, [sp, #272]
  43c99c:	bl	402fd0 <strlen@plt>
  43c9a0:	add	w22, w22, w0
  43c9a4:	ldr	x1, [sp, #144]
  43c9a8:	ldrb	w2, [x1]
  43c9ac:	ldr	w1, [sp, #272]
  43c9b0:	cmp	w2, #0x6f
  43c9b4:	add	w1, w22, w1
  43c9b8:	b.ne	43d150 <ferror@plt+0x398b0>  // b.any
  43c9bc:	ldr	x0, [sp, #144]
  43c9c0:	ldrb	w0, [x0, #1]
  43c9c4:	cmp	w0, #0x70
  43c9c8:	b.ne	43d150 <ferror@plt+0x398b0>  // b.any
  43c9cc:	ldr	x0, [sp, #144]
  43c9d0:	mov	w2, #0x2e                  	// #46
  43c9d4:	ldrb	w0, [x0, #2]
  43c9d8:	cmp	w0, #0x24
  43c9dc:	ccmp	w0, w2, #0x4, ne  // ne = any
  43c9e0:	b.eq	43cb70 <ferror@plt+0x392d0>  // b.none
  43c9e4:	mov	w0, w1
  43c9e8:	bl	4032a0 <xmalloc@plt>
  43c9ec:	mov	x22, x0
  43c9f0:	cbz	w19, 43d15c <ferror@plt+0x398bc>
  43c9f4:	strb	wzr, [x22]
  43c9f8:	mov	x0, x22
  43c9fc:	bl	402fd0 <strlen@plt>
  43ca00:	add	x1, sp, #0x140
  43ca04:	mov	w19, w0
  43ca08:	add	x0, x22, x0
  43ca0c:	bl	403170 <stpcpy@plt>
  43ca10:	cbz	x26, 43ca1c <ferror@plt+0x3917c>
  43ca14:	mov	x1, x26
  43ca18:	bl	403620 <strcpy@plt>
  43ca1c:	mov	x1, x25
  43ca20:	mov	x0, x22
  43ca24:	bl	403270 <strcat@plt>
  43ca28:	ldrb	w26, [x25]
  43ca2c:	cbz	w26, 43ce0c <ferror@plt+0x3956c>
  43ca30:	ldrb	w0, [x22]
  43ca34:	str	x22, [sp, #312]
  43ca38:	cmp	w0, #0x5f
  43ca3c:	b.eq	43d1c0 <ferror@plt+0x39920>  // b.none
  43ca40:	mov	w1, #0xa                   	// #10
  43ca44:	str	xzr, [sp, #336]
  43ca48:	ldr	x0, [sp, #112]
  43ca4c:	stp	x23, x0, [sp, #320]
  43ca50:	mov	x0, #0xa0                  	// #160
  43ca54:	str	wzr, [sp, #344]
  43ca58:	str	w1, [sp, #364]
  43ca5c:	bl	4032a0 <xmalloc@plt>
  43ca60:	str	x0, [sp, #352]
  43ca64:	str	wzr, [sp, #360]
  43ca68:	ldr	x26, [sp, #312]
  43ca6c:	cbz	w19, 43d0a8 <ferror@plt+0x39808>
  43ca70:	add	x19, x26, w19, uxtw
  43ca74:	ldrb	w0, [x19, #2]
  43ca78:	cmp	x19, x26
  43ca7c:	b.eq	43d2fc <ferror@plt+0x39a5c>  // b.none
  43ca80:	cbz	w0, 43d22c <ferror@plt+0x3998c>
  43ca84:	mov	x2, x19
  43ca88:	add	x1, sp, #0x138
  43ca8c:	add	x0, sp, #0x140
  43ca90:	bl	43a188 <ferror@plt+0x368e8>
  43ca94:	cbz	w0, 43d83c <ferror@plt+0x39f9c>
  43ca98:	ldr	x0, [sp, #312]
  43ca9c:	str	x0, [sp, #272]
  43caa0:	ldrb	w0, [x0]
  43caa4:	cbz	w0, 43cb38 <ferror@plt+0x39298>
  43caa8:	ldr	x3, [sp, #272]
  43caac:	mov	x19, #0x0                   	// #0
  43cab0:	stp	x21, x22, [sp, #288]
  43cab4:	mov	x21, x19
  43cab8:	mov	w1, #0x0                   	// #0
  43cabc:	ldr	x19, [sp, #256]
  43cac0:	str	w20, [sp, #280]
  43cac4:	mov	x20, x3
  43cac8:	mov	w26, #0x0                   	// #0
  43cacc:	nop
  43cad0:	cmp	w0, #0x51
  43cad4:	b.eq	43d39c <ferror@plt+0x39afc>  // b.none
  43cad8:	b.hi	43cd84 <ferror@plt+0x394e4>  // b.pmore
  43cadc:	cmp	w0, #0x43
  43cae0:	b.eq	43cdf4 <ferror@plt+0x39554>  // b.none
  43cae4:	b.ls	43ccbc <ferror@plt+0x3941c>  // b.plast
  43cae8:	cmp	w0, #0x46
  43caec:	b.ne	43d37c <ferror@plt+0x39adc>  // b.any
  43caf0:	add	x0, x20, #0x1
  43caf4:	mov	x3, x19
  43caf8:	add	x2, sp, #0x150
  43cafc:	add	x1, sp, #0x138
  43cb00:	str	x0, [sp, #312]
  43cb04:	add	x0, sp, #0x140
  43cb08:	bl	43a248 <ferror@plt+0x369a8>
  43cb0c:	cbz	w0, 43d83c <ferror@plt+0x39f9c>
  43cb10:	mov	x21, #0x0                   	// #0
  43cb14:	mov	w1, #0x1                   	// #1
  43cb18:	cbnz	w26, 43cd60 <ferror@plt+0x394c0>
  43cb1c:	ldr	x20, [sp, #312]
  43cb20:	ldrb	w0, [x20]
  43cb24:	cbnz	w0, 43cad0 <ferror@plt+0x39230>
  43cb28:	ldr	w20, [sp, #280]
  43cb2c:	ldp	x21, x22, [sp, #288]
  43cb30:	cbz	w1, 43d824 <ferror@plt+0x39f84>
  43cb34:	nop
  43cb38:	ldr	x0, [sp, #352]
  43cb3c:	bl	403510 <free@plt>
  43cb40:	str	xzr, [sp, #352]
  43cb44:	ldr	x3, [sp, #336]
  43cb48:	cbz	x3, 43d670 <ferror@plt+0x39dd0>
  43cb4c:	ldr	w0, [sp, #344]
  43cb50:	str	w0, [sp, #308]
  43cb54:	cbz	x3, 43cb70 <ferror@plt+0x392d0>
  43cb58:	ldp	x2, x1, [sp, #240]
  43cb5c:	mov	x0, x23
  43cb60:	ldr	w4, [sp, #308]
  43cb64:	bl	436818 <ferror@plt+0x32f78>
  43cb68:	mov	x19, x0
  43cb6c:	cbnz	x19, 43c6f8 <ferror@plt+0x38e58>
  43cb70:	mov	x24, x25
  43cb74:	b	43c7cc <ferror@plt+0x38f2c>
  43cb78:	cmp	w0, #0x43
  43cb7c:	b.eq	43ceac <ferror@plt+0x3960c>  // b.none
  43cb80:	cmp	w0, #0x44
  43cb84:	b.ne	43ce38 <ferror@plt+0x39598>  // b.any
  43cb88:	add	x1, x21, #0x3
  43cb8c:	str	x1, [x27]
  43cb90:	mov	w20, #0x1                   	// #1
  43cb94:	mov	w24, w20
  43cb98:	ldrb	w0, [x21, #3]
  43cb9c:	cmp	w0, #0x2e
  43cba0:	b.eq	43cca4 <ferror@plt+0x39404>  // b.none
  43cba4:	cmp	w0, #0x3f
  43cba8:	b.eq	43c6b8 <ferror@plt+0x38e18>  // b.none
  43cbac:	cmp	w0, #0x2a
  43cbb0:	b.ne	43c814 <ferror@plt+0x38f74>  // b.any
  43cbb4:	add	x1, x1, #0x1
  43cbb8:	str	x1, [x27]
  43cbbc:	ldr	x1, [sp, #232]
  43cbc0:	mov	x0, x27
  43cbc4:	bl	438780 <ferror@plt+0x34ee0>
  43cbc8:	ldr	x1, [x27]
  43cbcc:	ldrb	w2, [x1]
  43cbd0:	cmp	w2, #0x3b
  43cbd4:	b.ne	43c798 <ferror@plt+0x38ef8>  // b.any
  43cbd8:	add	x2, x1, #0x1
  43cbdc:	str	x2, [x27]
  43cbe0:	and	x0, x0, #0x7fffffff
  43cbe4:	str	x0, [sp, #184]
  43cbe8:	ldrb	w0, [x1, #1]
  43cbec:	cmp	w0, #0x3b
  43cbf0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43cbf4:	b.ne	43cf74 <ferror@plt+0x396d4>  // b.any
  43cbf8:	mov	x21, #0x0                   	// #0
  43cbfc:	str	wzr, [sp, #164]
  43cc00:	str	xzr, [sp, #192]
  43cc04:	b	43c6f0 <ferror@plt+0x38e50>
  43cc08:	mov	x1, x22
  43cc0c:	mov	w5, w20
  43cc10:	mov	w4, w24
  43cc14:	mov	w3, w28
  43cc18:	mov	x2, x19
  43cc1c:	mov	x0, x23
  43cc20:	bl	436ab8 <ferror@plt+0x33218>
  43cc24:	ldp	x8, x1, [sp, #120]
  43cc28:	str	x0, [x1, x8, lsl #3]
  43cc2c:	b	43c744 <ferror@plt+0x38ea4>
  43cc30:	add	x1, x21, #0x2
  43cc34:	str	x1, [x27]
  43cc38:	mov	w28, #0x1                   	// #1
  43cc3c:	ldrb	w0, [x21, #2]
  43cc40:	cmp	w0, #0x42
  43cc44:	b.ne	43c69c <ferror@plt+0x38dfc>  // b.any
  43cc48:	add	x1, x21, #0x3
  43cc4c:	str	x1, [x27]
  43cc50:	mov	w20, #0x0                   	// #0
  43cc54:	mov	w24, #0x1                   	// #1
  43cc58:	ldrb	w0, [x21, #3]
  43cc5c:	b	43cb9c <ferror@plt+0x392fc>
  43cc60:	mov	w28, #0x2                   	// #2
  43cc64:	b	43c688 <ferror@plt+0x38de8>
  43cc68:	add	w0, w0, #0xa
  43cc6c:	mov	w1, w0
  43cc70:	str	w1, [sp, #136]
  43cc74:	ldr	x0, [sp, #128]
  43cc78:	ubfiz	x1, x1, #3, #32
  43cc7c:	bl	4031f0 <xrealloc@plt>
  43cc80:	str	x0, [sp, #128]
  43cc84:	b	43c70c <ferror@plt+0x38e6c>
  43cc88:	add	x2, sp, #0x130
  43cc8c:	mov	x1, x19
  43cc90:	mov	x0, x23
  43cc94:	bl	437318 <ferror@plt+0x33a78>
  43cc98:	cmp	x0, #0x0
  43cc9c:	cset	w26, eq  // eq = none
  43cca0:	b	43c638 <ferror@plt+0x38d98>
  43cca4:	add	x1, x1, #0x1
  43cca8:	mov	x21, #0x0                   	// #0
  43ccac:	str	x1, [x27]
  43ccb0:	str	wzr, [sp, #164]
  43ccb4:	stp	xzr, xzr, [sp, #184]
  43ccb8:	b	43c6f0 <ferror@plt+0x38e50>
  43ccbc:	sub	w1, w0, #0x30
  43ccc0:	and	w1, w1, #0xff
  43ccc4:	cmp	w1, #0x9
  43ccc8:	b.hi	43d37c <ferror@plt+0x39adc>  // b.pmore
  43cccc:	adrp	x5, 46f000 <warn@@Base+0x2d9e8>
  43ccd0:	add	x5, x5, #0xb88
  43ccd4:	cmp	x21, #0x0
  43ccd8:	csel	x21, x21, x20, ne  // ne = any
  43ccdc:	ldrh	w1, [x5, w0, sxtw #1]
  43cce0:	tbz	w1, #2, 43cd28 <ferror@plt+0x39488>
  43cce4:	mov	x22, x20
  43cce8:	mov	w26, #0x0                   	// #0
  43ccec:	nop
  43ccf0:	add	x22, x22, #0x1
  43ccf4:	add	w26, w26, w26, lsl #2
  43ccf8:	str	x22, [sp, #312]
  43ccfc:	add	w26, w0, w26, lsl #1
  43cd00:	ldrb	w0, [x22]
  43cd04:	sub	w26, w26, #0x30
  43cd08:	ldrh	w1, [x5, w0, sxtw #1]
  43cd0c:	tbnz	w1, #2, 43ccf0 <ferror@plt+0x39450>
  43cd10:	mov	x0, x22
  43cd14:	bl	402fd0 <strlen@plt>
  43cd18:	mov	w2, w26
  43cd1c:	cmp	x0, w26, uxtw
  43cd20:	b.cc	43d818 <ferror@plt+0x39f78>  // b.lo, b.ul, b.last
  43cd24:	add	x20, x22, x2
  43cd28:	ldr	w1, [sp, #360]
  43cd2c:	ldr	w2, [sp, #364]
  43cd30:	str	x20, [sp, #312]
  43cd34:	sub	x20, x20, x21
  43cd38:	cmp	w1, w2
  43cd3c:	ldr	x0, [sp, #352]
  43cd40:	b.cs	43d75c <ferror@plt+0x39ebc>  // b.hs, b.nlast
  43cd44:	ubfiz	x2, x1, #4, #32
  43cd48:	add	w1, w1, #0x1
  43cd4c:	add	x5, x0, x2
  43cd50:	str	x21, [x0, x2]
  43cd54:	mov	x21, #0x0                   	// #0
  43cd58:	str	w20, [x5, #8]
  43cd5c:	str	w1, [sp, #360]
  43cd60:	add	x0, sp, #0x140
  43cd64:	add	x3, sp, #0x158
  43cd68:	add	x2, x0, #0x10
  43cd6c:	add	x1, sp, #0x138
  43cd70:	bl	43a248 <ferror@plt+0x369a8>
  43cd74:	cbz	w0, 43d83c <ferror@plt+0x39f9c>
  43cd78:	mov	w1, #0x1                   	// #1
  43cd7c:	mov	w26, w1
  43cd80:	b	43cb1c <ferror@plt+0x3927c>
  43cd84:	cmp	w0, #0x5f
  43cd88:	b.eq	43d348 <ferror@plt+0x39aa8>  // b.none
  43cd8c:	cmp	w0, #0x74
  43cd90:	b.ne	43cdec <ferror@plt+0x3954c>  // b.any
  43cd94:	cmp	x21, #0x0
  43cd98:	add	x1, sp, #0x138
  43cd9c:	csel	x21, x21, x20, ne  // ne = any
  43cda0:	add	x0, sp, #0x140
  43cda4:	mov	x2, #0x0                   	// #0
  43cda8:	bl	439708 <ferror@plt+0x35e68>
  43cdac:	cbz	w0, 43d83c <ferror@plt+0x39f9c>
  43cdb0:	ldr	x26, [sp, #312]
  43cdb4:	ldr	w1, [sp, #360]
  43cdb8:	ldr	w2, [sp, #364]
  43cdbc:	sub	x26, x26, x21
  43cdc0:	ldr	x0, [sp, #352]
  43cdc4:	cmp	w1, w2
  43cdc8:	b.cs	43d740 <ferror@plt+0x39ea0>  // b.hs, b.nlast
  43cdcc:	ubfiz	x2, x1, #4, #32
  43cdd0:	add	w1, w1, #0x1
  43cdd4:	add	x3, x0, x2
  43cdd8:	str	x21, [x0, x2]
  43cddc:	mov	x21, #0x0                   	// #0
  43cde0:	str	w26, [x3, #8]
  43cde4:	str	w1, [sp, #360]
  43cde8:	b	43cd60 <ferror@plt+0x394c0>
  43cdec:	cmp	w0, #0x53
  43cdf0:	b.ne	43d37c <ferror@plt+0x39adc>  // b.any
  43cdf4:	cmp	x21, #0x0
  43cdf8:	add	x0, x20, #0x1
  43cdfc:	csel	x21, x21, x20, ne  // ne = any
  43ce00:	str	x0, [sp, #312]
  43ce04:	b	43cb18 <ferror@plt+0x39278>
  43ce08:	mov	x22, x25
  43ce0c:	mov	x0, #0x8                   	// #8
  43ce10:	bl	4032a0 <xmalloc@plt>
  43ce14:	ldp	x2, x1, [sp, #240]
  43ce18:	mov	x3, x0
  43ce1c:	mov	w4, #0x0                   	// #0
  43ce20:	mov	x0, x23
  43ce24:	str	xzr, [x3]
  43ce28:	bl	436818 <ferror@plt+0x32f78>
  43ce2c:	mov	x19, x0
  43ce30:	cbnz	x19, 43c6f8 <ferror@plt+0x38e58>
  43ce34:	b	43cb70 <ferror@plt+0x392d0>
  43ce38:	mov	w2, #0x5                   	// #5
  43ce3c:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43ce40:	mov	x0, #0x0                   	// #0
  43ce44:	add	x1, x1, #0xf8
  43ce48:	bl	403700 <dcgettext@plt>
  43ce4c:	mov	x21, x0
  43ce50:	adrp	x3, 471000 <_sch_istable+0x1478>
  43ce54:	mov	w2, #0x5                   	// #5
  43ce58:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43ce5c:	mov	x0, #0x0                   	// #0
  43ce60:	ldr	x22, [x3, #3776]
  43ce64:	add	x1, x1, #0xe90
  43ce68:	bl	403700 <dcgettext@plt>
  43ce6c:	mov	x1, x0
  43ce70:	ldr	x3, [sp, #200]
  43ce74:	mov	x2, x21
  43ce78:	mov	x0, x22
  43ce7c:	mov	w20, #0x0                   	// #0
  43ce80:	mov	w24, #0x0                   	// #0
  43ce84:	bl	403880 <fprintf@plt>
  43ce88:	ldr	x1, [x27]
  43ce8c:	ldrb	w0, [x1]
  43ce90:	b	43cb9c <ferror@plt+0x392fc>
  43ce94:	add	x1, x21, #0x3
  43ce98:	str	x1, [x27]
  43ce9c:	mov	w20, #0x0                   	// #0
  43cea0:	mov	w24, #0x0                   	// #0
  43cea4:	ldrb	w0, [x21, #3]
  43cea8:	b	43cb9c <ferror@plt+0x392fc>
  43ceac:	add	x1, x21, #0x3
  43ceb0:	str	x1, [x27]
  43ceb4:	mov	w20, #0x1                   	// #1
  43ceb8:	mov	w24, #0x0                   	// #0
  43cebc:	ldrb	w0, [x21, #3]
  43cec0:	b	43cb9c <ferror@plt+0x392fc>
  43cec4:	mov	w0, #0x1                   	// #1
  43cec8:	mov	x21, #0x0                   	// #0
  43cecc:	str	w0, [sp, #164]
  43ced0:	stp	xzr, xzr, [sp, #184]
  43ced4:	b	43c860 <ferror@plt+0x38fc0>
  43ced8:	ldrb	w26, [x25, #1]
  43cedc:	cmp	w26, #0x5f
  43cee0:	b.eq	43d24c <ferror@plt+0x399ac>  // b.none
  43cee4:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43cee8:	mov	x0, x25
  43ceec:	add	x1, x1, #0x1c0
  43cef0:	mov	x2, #0x4                   	// #4
  43cef4:	bl	403220 <strncmp@plt>
  43cef8:	cbnz	w0, 43d294 <ferror@plt+0x399f4>
  43cefc:	mov	w19, #0x1                   	// #1
  43cf00:	mov	w22, w19
  43cf04:	cmp	w26, #0x24
  43cf08:	mov	w0, #0x2e                  	// #46
  43cf0c:	ccmp	w26, w0, #0x4, ne  // ne = any
  43cf10:	b.ne	43cf20 <ferror@plt+0x39680>  // b.any
  43cf14:	ldrb	w0, [x25, #2]
  43cf18:	cmp	w0, #0x5f
  43cf1c:	b.eq	43ce08 <ferror@plt+0x39568>  // b.none
  43cf20:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43cf24:	mov	x0, x25
  43cf28:	add	x1, x1, #0x140
  43cf2c:	mov	x2, #0x4                   	// #4
  43cf30:	bl	403220 <strncmp@plt>
  43cf34:	cbz	w0, 43ce08 <ferror@plt+0x39568>
  43cf38:	cmp	w26, #0x5a
  43cf3c:	b.eq	43d664 <ferror@plt+0x39dc4>  // b.none
  43cf40:	cbz	w22, 43c8f4 <ferror@plt+0x39054>
  43cf44:	mov	x22, x25
  43cf48:	mov	w19, #0x0                   	// #0
  43cf4c:	b	43ca30 <ferror@plt+0x39190>
  43cf50:	ldr	x0, [sp, #168]
  43cf54:	cbz	x0, 43d330 <ferror@plt+0x39a90>
  43cf58:	mov	x1, x0
  43cf5c:	mov	w22, #0x0                   	// #0
  43cf60:	ldr	x0, [sp, #144]
  43cf64:	bl	4034a0 <strcmp@plt>
  43cf68:	cmp	w0, #0x0
  43cf6c:	cset	w19, eq  // eq = none
  43cf70:	b	43c8d8 <ferror@plt+0x39038>
  43cf74:	ldr	x1, [sp, #112]
  43cf78:	mov	x3, x27
  43cf7c:	ldr	x5, [sp, #232]
  43cf80:	mov	x0, x23
  43cf84:	mov	x4, #0x0                   	// #0
  43cf88:	mov	x2, #0x0                   	// #0
  43cf8c:	bl	43a6a0 <ferror@plt+0x36e00>
  43cf90:	mov	x21, x0
  43cf94:	ldr	x1, [x27]
  43cf98:	ldrb	w0, [x1]
  43cf9c:	cmp	w0, #0x3a
  43cfa0:	b.eq	43d33c <ferror@plt+0x39a9c>  // b.none
  43cfa4:	cmp	w0, #0x3b
  43cfa8:	b.ne	43c798 <ferror@plt+0x38ef8>  // b.any
  43cfac:	add	x1, x1, #0x1
  43cfb0:	str	x1, [x27]
  43cfb4:	str	wzr, [sp, #164]
  43cfb8:	str	x21, [sp, #192]
  43cfbc:	mov	x21, #0x0                   	// #0
  43cfc0:	b	43c6f0 <ferror@plt+0x38e50>
  43cfc4:	ldr	x0, [sp, #144]
  43cfc8:	add	w1, w1, w22
  43cfcc:	ldrb	w0, [x0]
  43cfd0:	cmp	w0, #0x6f
  43cfd4:	b.ne	43cfe8 <ferror@plt+0x39748>  // b.any
  43cfd8:	ldr	x0, [sp, #144]
  43cfdc:	ldrb	w0, [x0, #1]
  43cfe0:	cmp	w0, #0x70
  43cfe4:	b.eq	43c9cc <ferror@plt+0x3912c>  // b.none
  43cfe8:	mov	w0, w1
  43cfec:	bl	4032a0 <xmalloc@plt>
  43cff0:	mov	x22, x0
  43cff4:	b	43c9f4 <ferror@plt+0x39154>
  43cff8:	ldrb	w1, [x20, #2]
  43cffc:	cmp	w1, #0x24
  43d000:	b.ne	43c5b0 <ferror@plt+0x38d10>  // b.any
  43d004:	str	x21, [x27]
  43d008:	mov	x19, x21
  43d00c:	ldrb	w0, [x0, #2]
  43d010:	cmp	w0, #0x2e
  43d014:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43d018:	b.eq	43d030 <ferror@plt+0x39790>  // b.none
  43d01c:	nop
  43d020:	ldrb	w0, [x19, #1]!
  43d024:	cmp	w0, #0x2e
  43d028:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43d02c:	b.ne	43d020 <ferror@plt+0x39780>  // b.any
  43d030:	cmp	w0, #0x2e
  43d034:	b.ne	43d070 <ferror@plt+0x397d0>  // b.any
  43d038:	sub	x20, x19, x21
  43d03c:	add	x19, x19, #0x1
  43d040:	add	w0, w20, #0x1
  43d044:	sxtw	x20, w20
  43d048:	sxtw	x0, w0
  43d04c:	bl	4032a0 <xmalloc@plt>
  43d050:	mov	x1, x21
  43d054:	mov	x21, x0
  43d058:	mov	x2, x20
  43d05c:	str	x0, [sp, #144]
  43d060:	bl	402f70 <memcpy@plt>
  43d064:	str	x19, [x27]
  43d068:	strb	wzr, [x21, x20]
  43d06c:	b	43c5e0 <ferror@plt+0x38d40>
  43d070:	ldr	x28, [sp, #200]
  43d074:	mov	x24, x25
  43d078:	mov	x0, x28
  43d07c:	bl	437750 <ferror@plt+0x33eb0>
  43d080:	ldr	x0, [sp, #144]
  43d084:	cbz	x0, 43c7d4 <ferror@plt+0x38f34>
  43d088:	b	43c7cc <ferror@plt+0x38f2c>
  43d08c:	add	w22, w4, #0x1
  43d090:	add	x0, sp, #0x140
  43d094:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43d098:	add	x1, x1, #0x150
  43d09c:	ldr	x26, [sp, #168]
  43d0a0:	bl	4030a0 <sprintf@plt>
  43d0a4:	b	43c970 <ferror@plt+0x390d0>
  43d0a8:	mov	x1, x26
  43d0ac:	b	43d0c0 <ferror@plt+0x39820>
  43d0b0:	ldrb	w2, [x0, #1]
  43d0b4:	add	x1, x0, #0x1
  43d0b8:	cmp	w2, #0x5f
  43d0bc:	b.eq	43d130 <ferror@plt+0x39890>  // b.none
  43d0c0:	mov	x0, x1
  43d0c4:	mov	w1, #0x5f                  	// #95
  43d0c8:	bl	403560 <strchr@plt>
  43d0cc:	mov	x19, x0
  43d0d0:	cbnz	x0, 43d0b0 <ferror@plt+0x39810>
  43d0d4:	adrp	x3, 471000 <_sch_istable+0x1478>
  43d0d8:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43d0dc:	mov	x24, x25
  43d0e0:	add	x1, x1, #0xf20
  43d0e4:	ldr	x19, [x3, #3776]
  43d0e8:	mov	w2, #0x5                   	// #5
  43d0ec:	nop
  43d0f0:	bl	403700 <dcgettext@plt>
  43d0f4:	mov	x1, x0
  43d0f8:	mov	x2, x26
  43d0fc:	mov	x0, x19
  43d100:	bl	403880 <fprintf@plt>
  43d104:	ldr	x0, [sp, #352]
  43d108:	cbz	x0, 43c7cc <ferror@plt+0x38f2c>
  43d10c:	bl	403510 <free@plt>
  43d110:	b	43c7cc <ferror@plt+0x38f2c>
  43d114:	add	x0, sp, #0x140
  43d118:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43d11c:	mov	w22, #0x1                   	// #1
  43d120:	add	x1, x1, #0x148
  43d124:	bl	4030a0 <sprintf@plt>
  43d128:	ldr	x26, [sp, #168]
  43d12c:	b	43c970 <ferror@plt+0x390d0>
  43d130:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43d134:	add	x1, x1, #0x1b8
  43d138:	bl	403550 <strspn@plt>
  43d13c:	sub	w1, w0, #0x2
  43d140:	cmp	w0, #0x2
  43d144:	add	x0, x19, x1
  43d148:	csel	x19, x0, x19, hi  // hi = pmore
  43d14c:	b	43ca74 <ferror@plt+0x391d4>
  43d150:	mov	w0, w1
  43d154:	bl	4032a0 <xmalloc@plt>
  43d158:	mov	x22, x0
  43d15c:	ldr	x1, [sp, #144]
  43d160:	mov	x0, x22
  43d164:	bl	403620 <strcpy@plt>
  43d168:	b	43c9f8 <ferror@plt+0x39158>
  43d16c:	adrp	x3, 471000 <_sch_istable+0x1478>
  43d170:	mov	w2, #0x5                   	// #5
  43d174:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43d178:	add	x1, x1, #0xb20
  43d17c:	ldr	x19, [x3, #3776]
  43d180:	bl	403700 <dcgettext@plt>
  43d184:	mov	x2, x26
  43d188:	mov	x1, x0
  43d18c:	mov	x0, x19
  43d190:	bl	403880 <fprintf@plt>
  43d194:	ldr	x0, [sp, #96]
  43d198:	bl	403510 <free@plt>
  43d19c:	ldp	x21, x22, [sp, #32]
  43d1a0:	ldp	x23, x24, [sp, #48]
  43d1a4:	ldp	x25, x26, [sp, #64]
  43d1a8:	b	43be00 <ferror@plt+0x38560>
  43d1ac:	mov	x26, x19
  43d1b0:	mov	x19, x24
  43d1b4:	b	43c52c <ferror@plt+0x38c8c>
  43d1b8:	mov	w24, #0x1                   	// #1
  43d1bc:	b	43bf4c <ferror@plt+0x386ac>
  43d1c0:	ldrb	w0, [x22, #1]
  43d1c4:	cmp	w0, #0x5a
  43d1c8:	b.ne	43ca40 <ferror@plt+0x391a0>  // b.any
  43d1cc:	mov	w1, #0x3                   	// #3
  43d1d0:	add	x2, sp, #0x140
  43d1d4:	mov	x0, x22
  43d1d8:	bl	442f80 <warn@@Base+0x1968>
  43d1dc:	mov	x1, x0
  43d1e0:	cbz	x0, 43d8cc <ferror@plt+0x3a02c>
  43d1e4:	ldr	w0, [x0]
  43d1e8:	cmp	w0, #0x3
  43d1ec:	b.ne	43d844 <ferror@plt+0x39fa4>  // b.any
  43d1f0:	ldr	x0, [x1, #24]
  43d1f4:	ldr	w1, [x0]
  43d1f8:	cmp	w1, #0x29
  43d1fc:	b.ne	43d844 <ferror@plt+0x39fa4>  // b.any
  43d200:	ldr	x2, [x0, #24]
  43d204:	add	x3, sp, #0x134
  43d208:	ldr	x1, [sp, #112]
  43d20c:	mov	x0, x23
  43d210:	bl	438620 <ferror@plt+0x34d80>
  43d214:	mov	x3, x0
  43d218:	ldr	x0, [sp, #320]
  43d21c:	str	x3, [sp, #272]
  43d220:	bl	403510 <free@plt>
  43d224:	ldr	x3, [sp, #272]
  43d228:	b	43cb54 <ferror@plt+0x392b4>
  43d22c:	adrp	x0, 471000 <_sch_istable+0x1478>
  43d230:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43d234:	mov	x24, x25
  43d238:	add	x1, x1, #0xf20
  43d23c:	ldr	x19, [x0, #3776]
  43d240:	mov	w2, #0x5                   	// #5
  43d244:	mov	x0, #0x0                   	// #0
  43d248:	b	43d0f0 <ferror@plt+0x39850>
  43d24c:	ldrb	w1, [x25, #2]
  43d250:	adrp	x0, 46f000 <warn@@Base+0x2d9e8>
  43d254:	add	x0, x0, #0xb88
  43d258:	mov	w2, #0x74                  	// #116
  43d25c:	cmp	w1, #0x51
  43d260:	ccmp	w1, w2, #0x4, ne  // ne = any
  43d264:	ldrh	w0, [x0, w1, sxtw #1]
  43d268:	and	w0, w0, #0x4
  43d26c:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  43d270:	b.eq	43d778 <ferror@plt+0x39ed8>  // b.none
  43d274:	mov	x0, x25
  43d278:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43d27c:	mov	x2, #0x4                   	// #4
  43d280:	add	x1, x1, #0x140
  43d284:	mov	x22, x25
  43d288:	bl	403220 <strncmp@plt>
  43d28c:	cbz	w0, 43ce0c <ferror@plt+0x3956c>
  43d290:	b	43cf44 <ferror@plt+0x396a4>
  43d294:	ldr	x0, [sp, #168]
  43d298:	mov	w19, #0x0                   	// #0
  43d29c:	mov	w22, #0x0                   	// #0
  43d2a0:	cbz	x0, 43cf04 <ferror@plt+0x39664>
  43d2a4:	ldr	x0, [sp, #144]
  43d2a8:	mov	w22, #0x0                   	// #0
  43d2ac:	ldr	x1, [sp, #168]
  43d2b0:	bl	4034a0 <strcmp@plt>
  43d2b4:	cmp	w0, #0x0
  43d2b8:	cset	w19, eq  // eq = none
  43d2bc:	b	43cf04 <ferror@plt+0x39664>
  43d2c0:	adrp	x3, 471000 <_sch_istable+0x1478>
  43d2c4:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43d2c8:	mov	x24, x25
  43d2cc:	add	x1, x1, #0xb20
  43d2d0:	ldr	x19, [x3, #3776]
  43d2d4:	mov	w2, #0x5                   	// #5
  43d2d8:	ldr	x28, [sp, #200]
  43d2dc:	b	43c7b8 <ferror@plt+0x38f18>
  43d2e0:	ldr	x1, [sp, #112]
  43d2e4:	mov	x0, x23
  43d2e8:	bl	437798 <ferror@plt+0x33ef8>
  43d2ec:	str	x0, [sp, #240]
  43d2f0:	cbnz	x0, 43c898 <ferror@plt+0x38ff8>
  43d2f4:	mov	x24, x25
  43d2f8:	b	43c7cc <ferror@plt+0x38f2c>
  43d2fc:	adrp	x1, 46f000 <warn@@Base+0x2d9e8>
  43d300:	add	x1, x1, #0xb88
  43d304:	cmp	w0, #0x51
  43d308:	mov	w2, #0x74                  	// #116
  43d30c:	ccmp	w0, w2, #0x4, ne  // ne = any
  43d310:	ldrh	w0, [x1, w0, sxtw #1]
  43d314:	and	w0, w0, #0x4
  43d318:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  43d31c:	b.eq	43d3ec <ferror@plt+0x39b4c>  // b.none
  43d320:	add	x0, x19, #0x2
  43d324:	str	x0, [sp, #272]
  43d328:	str	x0, [sp, #312]
  43d32c:	b	43caa0 <ferror@plt+0x39200>
  43d330:	mov	w19, #0x0                   	// #0
  43d334:	mov	w22, #0x0                   	// #0
  43d338:	b	43c8d8 <ferror@plt+0x39038>
  43d33c:	str	wzr, [sp, #164]
  43d340:	str	xzr, [sp, #192]
  43d344:	b	43c6f0 <ferror@plt+0x38e50>
  43d348:	adrp	x0, 471000 <_sch_istable+0x1478>
  43d34c:	mov	w2, #0x5                   	// #5
  43d350:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43d354:	add	x1, x1, #0xf20
  43d358:	ldr	x19, [x0, #3776]
  43d35c:	mov	x0, #0x0                   	// #0
  43d360:	bl	403700 <dcgettext@plt>
  43d364:	mov	x24, x25
  43d368:	ldr	x2, [sp, #272]
  43d36c:	mov	x1, x0
  43d370:	mov	x0, x19
  43d374:	bl	403880 <fprintf@plt>
  43d378:	b	43d104 <ferror@plt+0x39864>
  43d37c:	mov	x3, x19
  43d380:	add	x0, sp, #0x140
  43d384:	add	x2, sp, #0x150
  43d388:	add	x1, sp, #0x138
  43d38c:	bl	43a248 <ferror@plt+0x369a8>
  43d390:	cbz	w0, 43d83c <ferror@plt+0x39f9c>
  43d394:	mov	w1, #0x1                   	// #1
  43d398:	b	43cb18 <ferror@plt+0x39278>
  43d39c:	add	x1, sp, #0x138
  43d3a0:	add	x0, sp, #0x140
  43d3a4:	mov	x2, #0x0                   	// #0
  43d3a8:	bl	439d60 <ferror@plt+0x364c0>
  43d3ac:	cbz	w0, 43d83c <ferror@plt+0x39f9c>
  43d3b0:	ldr	x26, [sp, #312]
  43d3b4:	ldr	w1, [sp, #360]
  43d3b8:	ldr	w2, [sp, #364]
  43d3bc:	sub	x26, x26, x20
  43d3c0:	ldr	x0, [sp, #352]
  43d3c4:	cmp	w1, w2
  43d3c8:	b.cs	43d724 <ferror@plt+0x39e84>  // b.hs, b.nlast
  43d3cc:	ubfiz	x2, x1, #4, #32
  43d3d0:	mov	x21, #0x0                   	// #0
  43d3d4:	add	x5, x0, x2
  43d3d8:	add	w1, w1, #0x1
  43d3dc:	str	x20, [x0, x2]
  43d3e0:	str	w26, [x5, #8]
  43d3e4:	str	w1, [sp, #360]
  43d3e8:	b	43cd60 <ferror@plt+0x394c0>
  43d3ec:	ldrb	w0, [x19]
  43d3f0:	cmp	w0, #0x5f
  43d3f4:	mov	x0, x19
  43d3f8:	b.ne	43d408 <ferror@plt+0x39b68>  // b.any
  43d3fc:	ldrb	w1, [x0, #1]!
  43d400:	cmp	w1, #0x5f
  43d404:	b.eq	43d3fc <ferror@plt+0x39b5c>  // b.none
  43d408:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43d40c:	add	x1, x1, #0x188
  43d410:	bl	4036d0 <strstr@plt>
  43d414:	cbz	x0, 43d420 <ferror@plt+0x39b80>
  43d418:	ldrb	w1, [x0, #2]
  43d41c:	cbnz	w1, 43d894 <ferror@plt+0x39ff4>
  43d420:	mov	x24, x25
  43d424:	mov	x3, x19
  43d428:	adrp	x0, 471000 <_sch_istable+0x1478>
  43d42c:	mov	w2, #0x5                   	// #5
  43d430:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43d434:	add	x1, x1, #0xf20
  43d438:	ldr	x19, [x0, #3776]
  43d43c:	mov	x0, #0x0                   	// #0
  43d440:	str	x3, [sp, #104]
  43d444:	bl	403700 <dcgettext@plt>
  43d448:	ldr	x3, [sp, #104]
  43d44c:	mov	x1, x0
  43d450:	mov	x0, x19
  43d454:	mov	x2, x3
  43d458:	bl	403880 <fprintf@plt>
  43d45c:	b	43d104 <ferror@plt+0x39864>
  43d460:	mov	x1, x0
  43d464:	mov	x2, #0x0                   	// #0
  43d468:	mov	x0, x23
  43d46c:	bl	436268 <ferror@plt+0x329c8>
  43d470:	str	x0, [sp, #240]
  43d474:	cbnz	x0, 43c898 <ferror@plt+0x38ff8>
  43d478:	b	43d2f4 <ferror@plt+0x39a54>
  43d47c:	ldr	x0, [sp, #128]
  43d480:	str	xzr, [x0, w26, uxtw #3]
  43d484:	ldrb	w0, [x1]
  43d488:	cbz	w0, 43d494 <ferror@plt+0x39bf4>
  43d48c:	add	x1, x1, #0x1
  43d490:	str	x1, [x27]
  43d494:	ldr	w0, [sp, #264]
  43d498:	add	w21, w0, #0x1
  43d49c:	ldr	w0, [sp, #268]
  43d4a0:	cmp	w21, w0
  43d4a4:	b.cs	43d7b8 <ferror@plt+0x39f18>  // b.hs, b.nlast
  43d4a8:	ldr	x2, [sp, #128]
  43d4ac:	mov	x0, x23
  43d4b0:	ldr	x1, [sp, #144]
  43d4b4:	ldr	w19, [sp, #264]
  43d4b8:	bl	436a18 <ferror@plt+0x33178>
  43d4bc:	ldr	x1, [sp, #216]
  43d4c0:	ldr	x20, [x27]
  43d4c4:	str	x0, [x1, x19, lsl #3]
  43d4c8:	ldrb	w19, [x20]
  43d4cc:	cmp	w19, #0x3b
  43d4d0:	b.eq	43d4dc <ferror@plt+0x39c3c>  // b.none
  43d4d4:	str	w21, [sp, #264]
  43d4d8:	b	43c57c <ferror@plt+0x38cdc>
  43d4dc:	ldr	x25, [sp, #232]
  43d4e0:	mov	x26, x27
  43d4e4:	str	w21, [sp, #264]
  43d4e8:	ldr	x0, [sp, #216]
  43d4ec:	cbz	x0, 43d4fc <ferror@plt+0x39c5c>
  43d4f0:	ldr	w1, [sp, #264]
  43d4f4:	ldr	x0, [sp, #216]
  43d4f8:	str	xzr, [x0, w1, uxtw #3]
  43d4fc:	cmp	x25, x20
  43d500:	b.ls	43bdc4 <ferror@plt+0x38524>  // b.plast
  43d504:	ldrb	w0, [x20]
  43d508:	mov	x21, x20
  43d50c:	cmp	w0, #0x3b
  43d510:	b.eq	43d640 <ferror@plt+0x39da0>  // b.none
  43d514:	cmp	w0, #0x7e
  43d518:	b.ne	43d550 <ferror@plt+0x39cb0>  // b.any
  43d51c:	add	x1, x20, #0x1
  43d520:	str	x1, [x26]
  43d524:	mov	w2, #0x2b                  	// #43
  43d528:	ldrb	w0, [x20, #1]
  43d52c:	and	w3, w0, #0xffffffef
  43d530:	cmp	w3, #0x2d
  43d534:	ccmp	w0, w2, #0x4, ne  // ne = any
  43d538:	b.ne	43d548 <ferror@plt+0x39ca8>  // b.any
  43d53c:	add	x1, x20, #0x2
  43d540:	str	x1, [x26]
  43d544:	ldrb	w0, [x20, #2]
  43d548:	cmp	w0, #0x25
  43d54c:	b.eq	43d5a4 <ferror@plt+0x39d04>  // b.none
  43d550:	mov	x6, #0x0                   	// #0
  43d554:	ldr	x1, [sp, #176]
  43d558:	mov	w7, #0x0                   	// #0
  43d55c:	ldr	x0, [sp, #216]
  43d560:	orr	x2, x0, x1
  43d564:	ldr	w0, [sp, #228]
  43d568:	orr	x2, x6, x2
  43d56c:	cmp	x2, #0x0
  43d570:	eor	w1, w0, #0x1
  43d574:	csel	w1, w1, wzr, eq  // eq = none
  43d578:	cbnz	w1, 43d8a8 <ferror@plt+0x3a008>
  43d57c:	ldp	x3, x0, [sp, #96]
  43d580:	ldp	x2, x5, [sp, #208]
  43d584:	ldr	w1, [sp, #224]
  43d588:	ldr	x4, [sp, #176]
  43d58c:	bl	436420 <ferror@plt+0x32b80>
  43d590:	mov	x27, x0
  43d594:	ldp	x21, x22, [sp, #32]
  43d598:	ldp	x23, x24, [sp, #48]
  43d59c:	ldp	x25, x26, [sp, #64]
  43d5a0:	b	43be00 <ferror@plt+0x38560>
  43d5a4:	add	x19, x1, #0x1
  43d5a8:	str	x19, [x26]
  43d5ac:	mov	x2, x25
  43d5b0:	add	x1, sp, #0x140
  43d5b4:	mov	x0, x26
  43d5b8:	bl	438858 <ferror@plt+0x34fb8>
  43d5bc:	cbz	w0, 43bdc4 <ferror@plt+0x38524>
  43d5c0:	ldr	x2, [sp, #152]
  43d5c4:	ldr	w1, [sp, #320]
  43d5c8:	ldr	w0, [x2]
  43d5cc:	cmp	w1, w0
  43d5d0:	b.ne	43d5e4 <ferror@plt+0x39d44>  // b.any
  43d5d4:	ldr	w0, [x2, #4]
  43d5d8:	ldr	w1, [sp, #324]
  43d5dc:	cmp	w1, w0
  43d5e0:	b.eq	43d80c <ferror@plt+0x39f6c>  // b.none
  43d5e4:	ldp	x0, x1, [sp, #104]
  43d5e8:	str	x19, [x26]
  43d5ec:	mov	x5, x25
  43d5f0:	mov	x3, x26
  43d5f4:	mov	x4, #0x0                   	// #0
  43d5f8:	mov	x2, #0x0                   	// #0
  43d5fc:	bl	43a6a0 <ferror@plt+0x36e00>
  43d600:	mov	x6, x0
  43d604:	ldr	x1, [x26]
  43d608:	ldrb	w0, [x1]
  43d60c:	cmp	w0, #0x3b
  43d610:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43d614:	b.eq	43d628 <ferror@plt+0x39d88>  // b.none
  43d618:	ldrb	w0, [x1, #1]!
  43d61c:	cmp	w0, #0x3b
  43d620:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  43d624:	b.ne	43d618 <ferror@plt+0x39d78>  // b.any
  43d628:	cmp	w0, #0x3b
  43d62c:	b.ne	43d6f4 <ferror@plt+0x39e54>  // b.any
  43d630:	add	x1, x1, #0x1
  43d634:	str	x1, [x26]
  43d638:	b	43d554 <ferror@plt+0x39cb4>
  43d63c:	str	xzr, [sp, #216]
  43d640:	add	x1, x20, #0x1
  43d644:	str	x1, [x26]
  43d648:	mov	x21, x20
  43d64c:	ldrb	w0, [x20, #1]
  43d650:	mov	x20, x1
  43d654:	b	43d514 <ferror@plt+0x39c74>
  43d658:	mov	x26, x27
  43d65c:	ldr	x25, [sp, #232]
  43d660:	b	43d4e8 <ferror@plt+0x39c48>
  43d664:	mov	x22, x25
  43d668:	str	x25, [sp, #312]
  43d66c:	b	43d1cc <ferror@plt+0x3992c>
  43d670:	adrp	x3, 471000 <_sch_istable+0x1478>
  43d674:	mov	w2, #0x5                   	// #5
  43d678:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43d67c:	mov	x0, #0x0                   	// #0
  43d680:	ldr	x19, [x3, #3776]
  43d684:	add	x1, x1, #0x190
  43d688:	bl	403700 <dcgettext@plt>
  43d68c:	mov	x1, x0
  43d690:	mov	x0, x19
  43d694:	bl	403880 <fprintf@plt>
  43d698:	ldr	x3, [sp, #336]
  43d69c:	b	43cb4c <ferror@plt+0x392ac>
  43d6a0:	mov	x19, x0
  43d6a4:	b	43c52c <ferror@plt+0x38c8c>
  43d6a8:	mov	w2, #0x5                   	// #5
  43d6ac:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43d6b0:	add	x1, x1, #0x90
  43d6b4:	bl	403700 <dcgettext@plt>
  43d6b8:	adrp	x1, 471000 <_sch_istable+0x1478>
  43d6bc:	mov	x20, x0
  43d6c0:	mov	w2, #0x5                   	// #5
  43d6c4:	mov	x0, #0x0                   	// #0
  43d6c8:	ldr	x27, [x1, #3776]
  43d6cc:	ldr	x1, [sp, #120]
  43d6d0:	bl	403700 <dcgettext@plt>
  43d6d4:	mov	x1, x0
  43d6d8:	mov	x3, x24
  43d6dc:	mov	x2, x20
  43d6e0:	mov	x0, x27
  43d6e4:	bl	403880 <fprintf@plt>
  43d6e8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43d6ec:	add	x1, x1, #0x0
  43d6f0:	b	43c508 <ferror@plt+0x38c68>
  43d6f4:	adrp	x0, 471000 <_sch_istable+0x1478>
  43d6f8:	mov	w2, #0x5                   	// #5
  43d6fc:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43d700:	add	x1, x1, #0xb20
  43d704:	ldr	x19, [x0, #3776]
  43d708:	mov	x0, #0x0                   	// #0
  43d70c:	bl	403700 <dcgettext@plt>
  43d710:	mov	x1, x0
  43d714:	mov	x2, x21
  43d718:	mov	x0, x19
  43d71c:	bl	403880 <fprintf@plt>
  43d720:	b	43bdc4 <ferror@plt+0x38524>
  43d724:	add	w1, w2, #0xa
  43d728:	str	w1, [sp, #364]
  43d72c:	ubfiz	x1, x1, #4, #32
  43d730:	bl	4031f0 <xrealloc@plt>
  43d734:	ldr	w1, [sp, #360]
  43d738:	str	x0, [sp, #352]
  43d73c:	b	43d3cc <ferror@plt+0x39b2c>
  43d740:	add	w1, w2, #0xa
  43d744:	str	w1, [sp, #364]
  43d748:	ubfiz	x1, x1, #4, #32
  43d74c:	bl	4031f0 <xrealloc@plt>
  43d750:	ldr	w1, [sp, #360]
  43d754:	str	x0, [sp, #352]
  43d758:	b	43cdcc <ferror@plt+0x3952c>
  43d75c:	add	w1, w2, #0xa
  43d760:	str	w1, [sp, #364]
  43d764:	ubfiz	x1, x1, #4, #32
  43d768:	bl	4031f0 <xrealloc@plt>
  43d76c:	ldr	w1, [sp, #360]
  43d770:	str	x0, [sp, #352]
  43d774:	b	43cd44 <ferror@plt+0x394a4>
  43d778:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43d77c:	mov	x0, x25
  43d780:	add	x1, x1, #0x1c0
  43d784:	mov	x2, #0x4                   	// #4
  43d788:	bl	403220 <strncmp@plt>
  43d78c:	cbz	w0, 43d274 <ferror@plt+0x399d4>
  43d790:	ldr	x0, [sp, #168]
  43d794:	cbnz	x0, 43d2a4 <ferror@plt+0x39a04>
  43d798:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43d79c:	mov	x0, x25
  43d7a0:	add	x1, x1, #0x140
  43d7a4:	mov	x2, #0x4                   	// #4
  43d7a8:	bl	403220 <strncmp@plt>
  43d7ac:	cbz	w0, 43ce08 <ferror@plt+0x39568>
  43d7b0:	mov	w19, #0x0                   	// #0
  43d7b4:	b	43c8f4 <ferror@plt+0x39054>
  43d7b8:	add	w1, w0, #0xa
  43d7bc:	ldr	w19, [sp, #264]
  43d7c0:	ldr	x0, [sp, #216]
  43d7c4:	str	w1, [sp, #268]
  43d7c8:	ubfiz	x1, x1, #3, #32
  43d7cc:	bl	4031f0 <xrealloc@plt>
  43d7d0:	mov	x22, x0
  43d7d4:	ldr	x2, [sp, #128]
  43d7d8:	mov	x0, x23
  43d7dc:	ldr	x1, [sp, #144]
  43d7e0:	str	x22, [sp, #216]
  43d7e4:	bl	436a18 <ferror@plt+0x33178>
  43d7e8:	ldr	x20, [x27]
  43d7ec:	str	x0, [x22, x19, lsl #3]
  43d7f0:	ldrb	w19, [x20]
  43d7f4:	cmp	w19, #0x3b
  43d7f8:	b.ne	43d4d4 <ferror@plt+0x39c34>  // b.any
  43d7fc:	mov	x26, x27
  43d800:	str	w21, [sp, #264]
  43d804:	ldr	x25, [sp, #232]
  43d808:	b	43d4f0 <ferror@plt+0x39c50>
  43d80c:	mov	w7, #0x1                   	// #1
  43d810:	mov	x6, #0x0                   	// #0
  43d814:	b	43d57c <ferror@plt+0x39cdc>
  43d818:	mov	x24, x25
  43d81c:	mov	x3, x20
  43d820:	b	43d428 <ferror@plt+0x39b88>
  43d824:	ldr	x3, [sp, #256]
  43d828:	add	x0, sp, #0x140
  43d82c:	add	x2, sp, #0x150
  43d830:	add	x1, sp, #0x138
  43d834:	bl	43a248 <ferror@plt+0x369a8>
  43d838:	cbnz	w0, 43cb38 <ferror@plt+0x39298>
  43d83c:	mov	x24, x25
  43d840:	b	43d104 <ferror@plt+0x39864>
  43d844:	adrp	x3, 471000 <_sch_istable+0x1478>
  43d848:	mov	w2, #0x5                   	// #5
  43d84c:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43d850:	mov	x0, #0x0                   	// #0
  43d854:	ldr	x19, [x3, #3776]
  43d858:	add	x1, x1, #0x160
  43d85c:	bl	403700 <dcgettext@plt>
  43d860:	mov	x1, x0
  43d864:	mov	x0, x19
  43d868:	bl	403880 <fprintf@plt>
  43d86c:	ldr	x0, [sp, #320]
  43d870:	mov	x24, x25
  43d874:	bl	403510 <free@plt>
  43d878:	b	43c7cc <ferror@plt+0x38f2c>
  43d87c:	mov	x1, x0
  43d880:	ldr	x0, [x26]
  43d884:	b	43bff8 <ferror@plt+0x38758>
  43d888:	mov	x22, x25
  43d88c:	mov	w19, #0x0                   	// #0
  43d890:	b	43ca2c <ferror@plt+0x3918c>
  43d894:	mov	x2, x0
  43d898:	add	x1, sp, #0x138
  43d89c:	add	x0, sp, #0x140
  43d8a0:	bl	43a188 <ferror@plt+0x368e8>
  43d8a4:	b	43ca94 <ferror@plt+0x391f4>
  43d8a8:	ldp	x3, x0, [sp, #96]
  43d8ac:	ldr	w1, [sp, #224]
  43d8b0:	ldr	x2, [sp, #208]
  43d8b4:	bl	4363b8 <ferror@plt+0x32b18>
  43d8b8:	mov	x27, x0
  43d8bc:	ldp	x21, x22, [sp, #32]
  43d8c0:	ldp	x23, x24, [sp, #48]
  43d8c4:	ldp	x25, x26, [sp, #64]
  43d8c8:	b	43be00 <ferror@plt+0x38560>
  43d8cc:	adrp	x3, 471000 <_sch_istable+0x1478>
  43d8d0:	mov	w2, #0x5                   	// #5
  43d8d4:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43d8d8:	add	x1, x1, #0xf20
  43d8dc:	ldr	x19, [x3, #3776]
  43d8e0:	bl	403700 <dcgettext@plt>
  43d8e4:	mov	x24, x25
  43d8e8:	mov	x1, x0
  43d8ec:	mov	x2, x22
  43d8f0:	mov	x0, x19
  43d8f4:	bl	403880 <fprintf@plt>
  43d8f8:	b	43c7cc <ferror@plt+0x38f2c>
  43d8fc:	nop
  43d900:	stp	x29, x30, [sp, #-64]!
  43d904:	mov	x0, #0x1b0                 	// #432
  43d908:	mov	x29, sp
  43d90c:	stp	x19, x20, [sp, #16]
  43d910:	mov	x20, x4
  43d914:	stp	x21, x22, [sp, #32]
  43d918:	mov	x21, x3
  43d91c:	mov	w22, w2
  43d920:	str	x23, [sp, #48]
  43d924:	mov	x23, x1
  43d928:	bl	4032a0 <xmalloc@plt>
  43d92c:	mov	x19, x0
  43d930:	mov	x2, #0x1b0                 	// #432
  43d934:	mov	w1, #0x0                   	// #0
  43d938:	bl	403290 <memset@plt>
  43d93c:	mov	w1, #0x1                   	// #1
  43d940:	mov	x0, #0x8                   	// #8
  43d944:	str	x23, [x19]
  43d948:	str	w22, [x19, #8]
  43d94c:	stp	x21, x20, [x19, #16]
  43d950:	str	w1, [x19, #128]
  43d954:	bl	4032a0 <xmalloc@plt>
  43d958:	mov	x1, x0
  43d95c:	mov	x2, #0xffffffffffffffff    	// #-1
  43d960:	ldp	x21, x22, [sp, #32]
  43d964:	mov	x0, x19
  43d968:	ldr	x23, [sp, #48]
  43d96c:	str	xzr, [x1]
  43d970:	str	x2, [x19, #104]
  43d974:	str	x1, [x19, #136]
  43d978:	ldp	x19, x20, [sp, #16]
  43d97c:	ldp	x29, x30, [sp], #64
  43d980:	ret
  43d984:	nop
  43d988:	stp	x29, x30, [sp, #-48]!
  43d98c:	mov	x29, sp
  43d990:	stp	x19, x20, [sp, #16]
  43d994:	mov	x20, x0
  43d998:	ldr	w0, [x1, #96]
  43d99c:	stp	x21, x22, [sp, #32]
  43d9a0:	mov	x22, x1
  43d9a4:	cbnz	w0, 43da08 <ferror@plt+0x3a168>
  43d9a8:	ldr	x19, [x22, #416]
  43d9ac:	mov	w21, #0x7                   	// #7
  43d9b0:	cbnz	x19, 43d9c0 <ferror@plt+0x3a120>
  43d9b4:	b	43d9f4 <ferror@plt+0x3a154>
  43d9b8:	ldr	x19, [x19]
  43d9bc:	cbz	x19, 43d9f4 <ferror@plt+0x3a154>
  43d9c0:	ldr	w2, [x19, #16]
  43d9c4:	mov	x0, x20
  43d9c8:	ldr	x1, [x19, #8]
  43d9cc:	cmp	w2, #0x0
  43d9d0:	csel	w2, w2, w21, ne  // ne = any
  43d9d4:	bl	436df8 <ferror@plt+0x33558>
  43d9d8:	str	x0, [x19, #24]
  43d9dc:	cbnz	x0, 43d9b8 <ferror@plt+0x3a118>
  43d9e0:	mov	w0, #0x0                   	// #0
  43d9e4:	ldp	x19, x20, [sp, #16]
  43d9e8:	ldp	x21, x22, [sp, #32]
  43d9ec:	ldp	x29, x30, [sp], #48
  43d9f0:	ret
  43d9f4:	mov	w0, #0x1                   	// #1
  43d9f8:	ldp	x19, x20, [sp, #16]
  43d9fc:	ldp	x21, x22, [sp, #32]
  43da00:	ldp	x29, x30, [sp], #48
  43da04:	ret
  43da08:	ldr	x19, [x1, #120]
  43da0c:	cbnz	x19, 43da28 <ferror@plt+0x3a188>
  43da10:	b	43da44 <ferror@plt+0x3a1a4>
  43da14:	ldr	x21, [x19]
  43da18:	mov	x0, x19
  43da1c:	bl	403510 <free@plt>
  43da20:	mov	x19, x21
  43da24:	cbz	x21, 43da44 <ferror@plt+0x3a1a4>
  43da28:	ldp	x1, x2, [x19, #8]
  43da2c:	mov	x0, x20
  43da30:	ldr	w3, [x19, #24]
  43da34:	ldr	x4, [x19, #32]
  43da38:	bl	436118 <ferror@plt+0x32878>
  43da3c:	cbnz	w0, 43da14 <ferror@plt+0x3a174>
  43da40:	b	43d9e0 <ferror@plt+0x3a140>
  43da44:	ldr	x1, [x22, #104]
  43da48:	str	xzr, [x22, #120]
  43da4c:	mov	x0, x20
  43da50:	bl	4359c8 <ferror@plt+0x32128>
  43da54:	cbz	w0, 43d9e0 <ferror@plt+0x3a140>
  43da58:	mov	x0, #0xffffffffffffffff    	// #-1
  43da5c:	str	wzr, [x22, #96]
  43da60:	str	x0, [x22, #104]
  43da64:	b	43d9a8 <ferror@plt+0x3a108>
  43da68:	stp	x29, x30, [sp, #-128]!
  43da6c:	mov	x29, sp
  43da70:	stp	x25, x26, [sp, #64]
  43da74:	ldr	x25, [x1, #32]
  43da78:	stp	x19, x20, [sp, #16]
  43da7c:	mov	x20, x1
  43da80:	stp	x21, x22, [sp, #32]
  43da84:	mov	w19, w2
  43da88:	mov	x21, x0
  43da8c:	stp	x23, x24, [sp, #48]
  43da90:	mov	x22, x5
  43da94:	mov	w24, w3
  43da98:	mov	x23, x4
  43da9c:	cbz	x25, 43db58 <ferror@plt+0x3a2b8>
  43daa0:	cmp	w2, #0x64
  43daa4:	b.ne	43db10 <ferror@plt+0x3a270>  // b.any
  43daa8:	ldrb	w0, [x5]
  43daac:	cbz	w0, 43db10 <ferror@plt+0x3a270>
  43dab0:	ldr	x1, [x1, #40]
  43dab4:	cmp	x1, x4
  43dab8:	b.ne	43db10 <ferror@plt+0x3a270>  // b.any
  43dabc:	ldr	w1, [x20, #96]
  43dac0:	cbnz	w1, 43e1c8 <ferror@plt+0x3a928>
  43dac4:	cbz	x25, 43e498 <ferror@plt+0x3abf8>
  43dac8:	cmp	w0, #0x2f
  43dacc:	b.eq	43e488 <ferror@plt+0x3abe8>  // b.none
  43dad0:	mov	x1, x22
  43dad4:	mov	x0, x25
  43dad8:	mov	x2, #0x0                   	// #0
  43dadc:	bl	403210 <concat@plt>
  43dae0:	str	x0, [x20, #32]
  43dae4:	mov	x0, x25
  43dae8:	bl	403510 <free@plt>
  43daec:	mov	w26, #0x1                   	// #1
  43daf0:	str	x23, [x20, #40]
  43daf4:	mov	w0, w26
  43daf8:	ldp	x19, x20, [sp, #16]
  43dafc:	ldp	x21, x22, [sp, #32]
  43db00:	ldp	x23, x24, [sp, #48]
  43db04:	ldp	x25, x26, [sp, #64]
  43db08:	ldp	x29, x30, [sp], #128
  43db0c:	ret
  43db10:	mov	x1, x25
  43db14:	mov	x0, x21
  43db18:	bl	4355e0 <ferror@plt+0x31d40>
  43db1c:	cbz	w0, 43dc90 <ferror@plt+0x3a3f0>
  43db20:	ldr	w0, [x20, #8]
  43db24:	ldr	x1, [x20, #32]
  43db28:	str	xzr, [x20, #64]
  43db2c:	str	x1, [x20, #72]
  43db30:	cbnz	w0, 43db3c <ferror@plt+0x3a29c>
  43db34:	ldr	x0, [x20, #40]
  43db38:	str	x0, [x20, #48]
  43db3c:	mov	w0, #0x1                   	// #1
  43db40:	str	w0, [x20, #128]
  43db44:	mov	x0, #0x8                   	// #8
  43db48:	bl	4032a0 <xmalloc@plt>
  43db4c:	str	xzr, [x0]
  43db50:	str	xzr, [x20, #32]
  43db54:	str	x0, [x20, #136]
  43db58:	mov	x0, x22
  43db5c:	bl	402fd0 <strlen@plt>
  43db60:	cmp	w19, #0xa2
  43db64:	mov	x25, x0
  43db68:	b.eq	43e0e0 <ferror@plt+0x3a840>  // b.none
  43db6c:	b.gt	43dba8 <ferror@plt+0x3a308>
  43db70:	cmp	w19, #0x44
  43db74:	b.eq	43e0b4 <ferror@plt+0x3a814>  // b.none
  43db78:	b.le	43dbdc <ferror@plt+0x3a33c>
  43db7c:	cmp	w19, #0x82
  43db80:	b.eq	43dff8 <ferror@plt+0x3a758>  // b.none
  43db84:	b.le	43dd94 <ferror@plt+0x3a4f4>
  43db88:	cmp	w19, #0x84
  43db8c:	b.ne	43dda8 <ferror@plt+0x3a508>  // b.any
  43db90:	mov	x1, x22
  43db94:	mov	x0, x21
  43db98:	bl	4356b0 <ferror@plt+0x31e10>
  43db9c:	cmp	w0, #0x0
  43dba0:	cset	w26, ne  // ne = any
  43dba4:	b	43daf4 <ferror@plt+0x3a254>
  43dba8:	cmp	w19, #0xe0
  43dbac:	b.eq	43e064 <ferror@plt+0x3a7c4>  // b.none
  43dbb0:	b.le	43dce8 <ferror@plt+0x3a448>
  43dbb4:	cmp	w19, #0xe2
  43dbb8:	b.eq	43dfe0 <ferror@plt+0x3a740>  // b.none
  43dbbc:	cmp	w19, #0xe4
  43dbc0:	b.ne	43dda8 <ferror@plt+0x3a508>  // b.any
  43dbc4:	mov	x1, x22
  43dbc8:	mov	x0, x21
  43dbcc:	bl	435da0 <ferror@plt+0x32500>
  43dbd0:	cmp	w0, #0x0
  43dbd4:	cset	w26, ne  // ne = any
  43dbd8:	b	43daf4 <ferror@plt+0x3a254>
  43dbdc:	cmp	w19, #0x2a
  43dbe0:	b.eq	43df50 <ferror@plt+0x3a6b0>  // b.none
  43dbe4:	b.le	43dc30 <ferror@plt+0x3a390>
  43dbe8:	cmp	w19, #0x38
  43dbec:	b.eq	43df50 <ferror@plt+0x3a6b0>  // b.none
  43dbf0:	cmp	w19, #0x3c
  43dbf4:	b.ne	43dda8 <ferror@plt+0x3a508>  // b.any
  43dbf8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43dbfc:	mov	x0, x22
  43dc00:	add	x1, x1, #0x238
  43dc04:	bl	4034a0 <strcmp@plt>
  43dc08:	cbz	w0, 43e188 <ferror@plt+0x3a8e8>
  43dc0c:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43dc10:	mov	x0, x22
  43dc14:	add	x1, x1, #0x248
  43dc18:	bl	4034a0 <strcmp@plt>
  43dc1c:	cbnz	w0, 43e338 <ferror@plt+0x3aa98>
  43dc20:	mov	w0, #0x1                   	// #1
  43dc24:	mov	w26, w0
  43dc28:	str	w0, [x20, #64]
  43dc2c:	b	43daf4 <ferror@plt+0x3a254>
  43dc30:	cmp	w19, #0x24
  43dc34:	b.ne	43dcb0 <ferror@plt+0x3a410>  // b.any
  43dc38:	ldrb	w0, [x22]
  43dc3c:	ldr	w1, [x20, #96]
  43dc40:	cbnz	w0, 43e198 <ferror@plt+0x3a8f8>
  43dc44:	cbz	w1, 43df50 <ferror@plt+0x3a6b0>
  43dc48:	ldr	w0, [x20, #8]
  43dc4c:	cbz	w0, 43dc58 <ferror@plt+0x3a3b8>
  43dc50:	ldr	x0, [x20, #56]
  43dc54:	add	x23, x23, x0
  43dc58:	ldr	x19, [x20, #120]
  43dc5c:	cbnz	x19, 43dc78 <ferror@plt+0x3a3d8>
  43dc60:	b	43e460 <ferror@plt+0x3abc0>
  43dc64:	ldr	x22, [x19]
  43dc68:	mov	x0, x19
  43dc6c:	bl	403510 <free@plt>
  43dc70:	cbz	x22, 43e460 <ferror@plt+0x3abc0>
  43dc74:	mov	x19, x22
  43dc78:	ldp	x1, x2, [x19, #8]
  43dc7c:	mov	x0, x21
  43dc80:	ldr	w3, [x19, #24]
  43dc84:	ldr	x4, [x19, #32]
  43dc88:	bl	436118 <ferror@plt+0x32878>
  43dc8c:	cbnz	w0, 43dc64 <ferror@plt+0x3a3c4>
  43dc90:	mov	w26, #0x0                   	// #0
  43dc94:	mov	w0, w26
  43dc98:	ldp	x19, x20, [sp, #16]
  43dc9c:	ldp	x21, x22, [sp, #32]
  43dca0:	ldp	x23, x24, [sp, #48]
  43dca4:	ldp	x25, x26, [sp, #64]
  43dca8:	ldp	x29, x30, [sp], #128
  43dcac:	ret
  43dcb0:	b.gt	43dda8 <ferror@plt+0x3a508>
  43dcb4:	cmp	w19, #0xc
  43dcb8:	mov	w26, #0x1                   	// #1
  43dcbc:	b.eq	43daf4 <ferror@plt+0x3a254>  // b.none
  43dcc0:	sub	w0, w19, #0x1e
  43dcc4:	cmp	w0, w26
  43dcc8:	b.hi	43dda8 <ferror@plt+0x3a508>  // b.pmore
  43dccc:	mov	w0, w26
  43dcd0:	ldp	x19, x20, [sp, #16]
  43dcd4:	ldp	x21, x22, [sp, #32]
  43dcd8:	ldp	x23, x24, [sp, #48]
  43dcdc:	ldp	x25, x26, [sp, #64]
  43dce0:	ldp	x29, x30, [sp], #128
  43dce4:	ret
  43dce8:	cmp	w19, #0xc0
  43dcec:	b.eq	43df70 <ferror@plt+0x3a6d0>  // b.none
  43dcf0:	cmp	w19, #0xc2
  43dcf4:	b.ne	43dda8 <ferror@plt+0x3a508>  // b.any
  43dcf8:	ldr	w1, [x20, #128]
  43dcfc:	ldr	x0, [x20, #136]
  43dd00:	add	w1, w1, #0x1
  43dd04:	str	w1, [x20, #128]
  43dd08:	ubfiz	x1, x1, #3, #32
  43dd0c:	bl	4031f0 <xrealloc@plt>
  43dd10:	str	x0, [x20, #136]
  43dd14:	ldr	x19, [x20, #88]
  43dd18:	mov	x21, x0
  43dd1c:	cbz	x19, 43dd34 <ferror@plt+0x3a494>
  43dd20:	ldr	x1, [x19, #24]
  43dd24:	cmp	x23, x1
  43dd28:	b.eq	43de34 <ferror@plt+0x3a594>  // b.none
  43dd2c:	ldr	x19, [x19]
  43dd30:	cbnz	x19, 43dd20 <ferror@plt+0x3a480>
  43dd34:	mov	w2, #0x5                   	// #5
  43dd38:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43dd3c:	mov	x0, #0x0                   	// #0
  43dd40:	add	x1, x1, #0x258
  43dd44:	bl	403700 <dcgettext@plt>
  43dd48:	mov	x19, x0
  43dd4c:	adrp	x3, 471000 <_sch_istable+0x1478>
  43dd50:	mov	w2, #0x5                   	// #5
  43dd54:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43dd58:	mov	x0, #0x0                   	// #0
  43dd5c:	ldr	x21, [x3, #3776]
  43dd60:	add	x1, x1, #0xe90
  43dd64:	bl	403700 <dcgettext@plt>
  43dd68:	mov	x1, x0
  43dd6c:	mov	x3, x22
  43dd70:	mov	x2, x19
  43dd74:	mov	x0, x21
  43dd78:	bl	403880 <fprintf@plt>
  43dd7c:	ldr	w0, [x20, #128]
  43dd80:	mov	w26, #0x1                   	// #1
  43dd84:	ldr	x1, [x20, #136]
  43dd88:	sub	w0, w0, #0x1
  43dd8c:	str	xzr, [x1, x0, lsl #3]
  43dd90:	b	43daf4 <ferror@plt+0x3a254>
  43dd94:	cmp	w19, #0x62
  43dd98:	mov	w26, #0x1                   	// #1
  43dd9c:	b.eq	43daf4 <ferror@plt+0x3a254>  // b.none
  43dda0:	cmp	w19, #0x64
  43dda4:	b.eq	43e1b4 <ferror@plt+0x3a914>  // b.none
  43dda8:	mov	x0, x22
  43ddac:	mov	w1, #0x3a                  	// #58
  43ddb0:	bl	403560 <strchr@plt>
  43ddb4:	mov	x3, x0
  43ddb8:	cbz	x0, 43df50 <ferror@plt+0x3a6b0>
  43ddbc:	ldrb	w1, [x0, #1]
  43ddc0:	and	w0, w1, #0xffffffdf
  43ddc4:	cmp	w0, #0x46
  43ddc8:	b.ne	43e128 <ferror@plt+0x3a888>  // b.any
  43ddcc:	ldr	w0, [x20, #96]
  43ddd0:	cbz	w0, 43e244 <ferror@plt+0x3a9a4>
  43ddd4:	ldr	x0, [x20, #104]
  43ddd8:	str	x27, [sp, #80]
  43dddc:	mov	x27, x23
  43dde0:	cmn	x0, #0x1
  43dde4:	b.eq	43ddf0 <ferror@plt+0x3a550>  // b.none
  43dde8:	cmp	x0, x23
  43ddec:	csel	x27, x0, x23, ls  // ls = plast
  43ddf0:	ldr	x24, [x20, #120]
  43ddf4:	cbnz	x24, 43de10 <ferror@plt+0x3a570>
  43ddf8:	b	43e224 <ferror@plt+0x3a984>
  43ddfc:	ldr	x26, [x24]
  43de00:	mov	x0, x24
  43de04:	bl	403510 <free@plt>
  43de08:	cbz	x26, 43e224 <ferror@plt+0x3a984>
  43de0c:	mov	x24, x26
  43de10:	ldp	x1, x2, [x24, #8]
  43de14:	mov	x0, x21
  43de18:	ldr	w3, [x24, #24]
  43de1c:	ldr	x4, [x24, #32]
  43de20:	bl	436118 <ferror@plt+0x32878>
  43de24:	cbnz	w0, 43ddfc <ferror@plt+0x3a55c>
  43de28:	mov	w26, #0x0                   	// #0
  43de2c:	ldr	x27, [sp, #80]
  43de30:	b	43dc94 <ferror@plt+0x3a3f4>
  43de34:	ldr	x0, [x19, #16]
  43de38:	mov	x1, x22
  43de3c:	bl	4034a0 <strcmp@plt>
  43de40:	cbnz	w0, 43dd2c <ferror@plt+0x3a48c>
  43de44:	ldr	w1, [x20, #128]
  43de48:	mov	w26, #0x1                   	// #1
  43de4c:	ldr	x0, [x19, #40]
  43de50:	sub	w1, w1, #0x1
  43de54:	str	x0, [x21, x1, lsl #3]
  43de58:	b	43daf4 <ferror@plt+0x3a254>
  43de5c:	ldrb	w0, [x22]
  43de60:	cmp	w0, #0x24
  43de64:	b.eq	43e348 <ferror@plt+0x3aaa8>  // b.none
  43de68:	cmp	x22, x3
  43de6c:	mov	x24, #0x0                   	// #0
  43de70:	b.eq	43deb8 <ferror@plt+0x3a618>  // b.none
  43de74:	ldrb	w0, [x22]
  43de78:	cmp	w0, #0x20
  43de7c:	b.ne	43de8c <ferror@plt+0x3a5ec>  // b.any
  43de80:	add	x0, x22, #0x1
  43de84:	cmp	x3, x0
  43de88:	b.eq	43deb8 <ferror@plt+0x3a618>  // b.none
  43de8c:	sub	x3, x3, x22
  43de90:	add	w0, w3, #0x1
  43de94:	sxtw	x26, w3
  43de98:	sxtw	x0, w0
  43de9c:	bl	4032a0 <xmalloc@plt>
  43dea0:	mov	x2, x26
  43dea4:	mov	x24, x0
  43dea8:	mov	x1, x22
  43deac:	bl	402f70 <memcpy@plt>
  43deb0:	ldr	x3, [sp, #112]
  43deb4:	strb	wzr, [x24, x26]
  43deb8:	add	x0, x3, #0x1
  43debc:	str	x0, [sp, #112]
  43dec0:	adrp	x1, 46f000 <warn@@Base+0x2d9e8>
  43dec4:	add	x1, x1, #0xb88
  43dec8:	ldrb	w0, [x3, #1]
  43decc:	mov	w2, #0x28                  	// #40
  43ded0:	add	x5, x22, x25
  43ded4:	cmp	w0, #0x2d
  43ded8:	ccmp	w0, w2, #0x4, ne  // ne = any
  43dedc:	ldrh	w1, [x1, w0, sxtw #1]
  43dee0:	and	w1, w1, #0x4
  43dee4:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  43dee8:	b.eq	43e3ec <ferror@plt+0x3ab4c>  // b.none
  43deec:	add	x3, sp, #0x70
  43def0:	mov	x1, x20
  43def4:	mov	x0, x21
  43def8:	mov	x4, #0x0                   	// #0
  43defc:	mov	x2, #0x0                   	// #0
  43df00:	bl	43a6a0 <ferror@plt+0x36e00>
  43df04:	mov	x19, x0
  43df08:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43df0c:	ldr	w0, [x20, #96]
  43df10:	cbz	w0, 43e43c <ferror@plt+0x3ab9c>
  43df14:	ldr	w0, [x20, #64]
  43df18:	cbnz	w0, 43df24 <ferror@plt+0x3a684>
  43df1c:	ldr	w0, [x20, #68]
  43df20:	cbnz	w0, 43e43c <ferror@plt+0x3ab9c>
  43df24:	mov	x0, #0x28                  	// #40
  43df28:	bl	4032a0 <xmalloc@plt>
  43df2c:	mov	w1, #0x4                   	// #4
  43df30:	ldr	x2, [x20, #120]
  43df34:	str	x0, [x20, #120]
  43df38:	stur	xzr, [x0, #28]
  43df3c:	stp	x2, x24, [x0]
  43df40:	str	x19, [x0, #16]
  43df44:	str	w1, [x0, #24]
  43df48:	str	x23, [x0, #32]
  43df4c:	nop
  43df50:	mov	w26, #0x1                   	// #1
  43df54:	mov	w0, w26
  43df58:	ldp	x19, x20, [sp, #16]
  43df5c:	ldp	x21, x22, [sp, #32]
  43df60:	ldp	x23, x24, [sp, #48]
  43df64:	ldp	x25, x26, [sp, #64]
  43df68:	ldp	x29, x30, [sp], #128
  43df6c:	ret
  43df70:	ldr	w0, [x20, #68]
  43df74:	cmp	w0, #0x0
  43df78:	ccmp	w24, #0x1, #0x0, ne  // ne = any
  43df7c:	b.eq	43df50 <ferror@plt+0x3a6b0>  // b.none
  43df80:	ldr	w26, [x20, #96]
  43df84:	cbz	w26, 43e2dc <ferror@plt+0x3aa3c>
  43df88:	ldp	x1, x2, [x20, #48]
  43df8c:	mov	x0, x21
  43df90:	add	x1, x1, x2
  43df94:	add	x1, x1, x23
  43df98:	bl	435a50 <ferror@plt+0x321b0>
  43df9c:	cbz	w0, 43dc90 <ferror@plt+0x3a3f0>
  43dfa0:	ldr	x19, [x20, #120]
  43dfa4:	cbnz	x19, 43dfc0 <ferror@plt+0x3a720>
  43dfa8:	b	43e3d4 <ferror@plt+0x3ab34>
  43dfac:	ldr	x22, [x19]
  43dfb0:	mov	x0, x19
  43dfb4:	bl	403510 <free@plt>
  43dfb8:	cbz	x22, 43e3d4 <ferror@plt+0x3ab34>
  43dfbc:	mov	x19, x22
  43dfc0:	ldp	x1, x2, [x19, #8]
  43dfc4:	mov	x0, x21
  43dfc8:	ldr	w3, [x19, #24]
  43dfcc:	ldr	x4, [x19, #32]
  43dfd0:	bl	436118 <ferror@plt+0x32878>
  43dfd4:	cbnz	w0, 43dfac <ferror@plt+0x3a70c>
  43dfd8:	mov	w26, #0x0                   	// #0
  43dfdc:	b	43dc94 <ferror@plt+0x3a3f4>
  43dfe0:	mov	x1, x22
  43dfe4:	mov	x0, x21
  43dfe8:	bl	435d60 <ferror@plt+0x324c0>
  43dfec:	cmp	w0, #0x0
  43dff0:	cset	w26, ne  // ne = any
  43dff4:	b	43daf4 <ferror@plt+0x3a254>
  43dff8:	mov	x0, #0x30                  	// #48
  43dffc:	bl	4032a0 <xmalloc@plt>
  43e000:	ldr	q0, [x20, #80]
  43e004:	mov	x19, x0
  43e008:	ldr	w2, [x20, #128]
  43e00c:	dup	v1.2d, x0
  43e010:	ldr	x0, [x20, #136]
  43e014:	add	w1, w2, #0x1
  43e018:	ext	v0.16b, v0.16b, v0.16b, #8
  43e01c:	stp	x22, x23, [x19, #16]
  43e020:	str	w2, [x19, #32]
  43e024:	str	xzr, [x19, #40]
  43e028:	str	w1, [x20, #128]
  43e02c:	ubfiz	x1, x1, #3, #32
  43e030:	str	q0, [x19]
  43e034:	str	q1, [x20, #80]
  43e038:	bl	4031f0 <xrealloc@plt>
  43e03c:	ldr	w3, [x19, #32]
  43e040:	mov	x2, x0
  43e044:	str	x2, [x20, #136]
  43e048:	mov	x1, x22
  43e04c:	mov	x0, x21
  43e050:	str	xzr, [x2, x3, lsl #3]
  43e054:	bl	4356b0 <ferror@plt+0x31e10>
  43e058:	cmp	w0, #0x0
  43e05c:	cset	w26, ne  // ne = any
  43e060:	b	43daf4 <ferror@plt+0x3a254>
  43e064:	ldr	w0, [x20, #68]
  43e068:	cmp	w0, #0x0
  43e06c:	ccmp	w24, #0x1, #0x0, ne  // ne = any
  43e070:	b.eq	43df50 <ferror@plt+0x3a6b0>  // b.none
  43e074:	ldr	x19, [x20, #120]
  43e078:	cbnz	x19, 43e094 <ferror@plt+0x3a7f4>
  43e07c:	b	43e278 <ferror@plt+0x3a9d8>
  43e080:	ldr	x22, [x19]
  43e084:	mov	x0, x19
  43e088:	bl	403510 <free@plt>
  43e08c:	cbz	x22, 43e278 <ferror@plt+0x3a9d8>
  43e090:	mov	x19, x22
  43e094:	ldp	x1, x2, [x19, #8]
  43e098:	mov	x0, x21
  43e09c:	ldr	w3, [x19, #24]
  43e0a0:	ldr	x4, [x19, #32]
  43e0a4:	bl	436118 <ferror@plt+0x32878>
  43e0a8:	cbnz	w0, 43e080 <ferror@plt+0x3a7e0>
  43e0ac:	mov	w26, #0x0                   	// #0
  43e0b0:	b	43dc94 <ferror@plt+0x3a3f4>
  43e0b4:	ldr	w0, [x20, #96]
  43e0b8:	sxtw	x1, w24
  43e0bc:	cbz	w0, 43e0c8 <ferror@plt+0x3a828>
  43e0c0:	ldr	x0, [x20, #56]
  43e0c4:	add	x23, x23, x0
  43e0c8:	mov	x2, x23
  43e0cc:	mov	x0, x21
  43e0d0:	bl	435b90 <ferror@plt+0x322f0>
  43e0d4:	cmp	w0, #0x0
  43e0d8:	cset	w26, ne  // ne = any
  43e0dc:	b	43daf4 <ferror@plt+0x3a254>
  43e0e0:	ldr	x0, [x20, #80]
  43e0e4:	cbz	x0, 43e21c <ferror@plt+0x3a97c>
  43e0e8:	ldr	x1, [x0, #8]
  43e0ec:	ldr	w2, [x0, #32]
  43e0f0:	ldr	w3, [x20, #128]
  43e0f4:	str	x1, [x20, #80]
  43e0f8:	cmp	w2, w3
  43e0fc:	b.cs	43e21c <ferror@plt+0x3a97c>  // b.hs, b.nlast
  43e100:	ldr	x3, [x20, #136]
  43e104:	ldr	x2, [x3, w2, uxtw #3]
  43e108:	str	x2, [x0, #40]
  43e10c:	cbz	x1, 43e21c <ferror@plt+0x3a97c>
  43e110:	ldr	x1, [x1, #16]
  43e114:	mov	x0, x21
  43e118:	bl	4356b0 <ferror@plt+0x31e10>
  43e11c:	cmp	w0, #0x0
  43e120:	cset	w26, ne  // ne = any
  43e124:	b	43daf4 <ferror@plt+0x3a254>
  43e128:	str	x3, [sp, #112]
  43e12c:	nop
  43e130:	cmp	w1, #0x3a
  43e134:	b.ne	43de5c <ferror@plt+0x3a5bc>  // b.any
  43e138:	add	x0, x3, #0x2
  43e13c:	str	x0, [sp, #112]
  43e140:	bl	403560 <strchr@plt>
  43e144:	str	x0, [sp, #112]
  43e148:	mov	x3, x0
  43e14c:	cbz	x0, 43e158 <ferror@plt+0x3a8b8>
  43e150:	ldrb	w1, [x3, #1]
  43e154:	b	43e130 <ferror@plt+0x3a890>
  43e158:	adrp	x3, 471000 <_sch_istable+0x1478>
  43e15c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43e160:	add	x1, x1, #0xb20
  43e164:	mov	w2, #0x5                   	// #5
  43e168:	ldr	x19, [x3, #3776]
  43e16c:	bl	403700 <dcgettext@plt>
  43e170:	mov	x2, x22
  43e174:	mov	x1, x0
  43e178:	mov	w26, #0x0                   	// #0
  43e17c:	mov	x0, x19
  43e180:	bl	403880 <fprintf@plt>
  43e184:	b	43daf4 <ferror@plt+0x3a254>
  43e188:	mov	w0, #0x2                   	// #2
  43e18c:	mov	w26, #0x1                   	// #1
  43e190:	str	w0, [x20, #64]
  43e194:	b	43daf4 <ferror@plt+0x3a254>
  43e198:	cbz	w1, 43dda8 <ferror@plt+0x3a508>
  43e19c:	ldr	x0, [x20, #104]
  43e1a0:	cmp	x0, x23
  43e1a4:	ccmn	x0, #0x1, #0x4, ls  // ls = plast
  43e1a8:	b.ne	43dda8 <ferror@plt+0x3a508>  // b.any
  43e1ac:	str	x23, [x20, #104]
  43e1b0:	b	43dda8 <ferror@plt+0x3a508>
  43e1b4:	ldr	w1, [x20, #96]
  43e1b8:	ldrb	w0, [x22]
  43e1bc:	cbz	w1, 43e32c <ferror@plt+0x3aa8c>
  43e1c0:	cbz	w0, 43e2d4 <ferror@plt+0x3aa34>
  43e1c4:	nop
  43e1c8:	ldr	x0, [x20, #104]
  43e1cc:	cmn	x0, #0x1
  43e1d0:	b.eq	43e2d4 <ferror@plt+0x3aa34>  // b.none
  43e1d4:	cmp	x0, x23
  43e1d8:	csel	x25, x0, x23, ls  // ls = plast
  43e1dc:	ldr	x19, [x20, #120]
  43e1e0:	cbnz	x19, 43e1fc <ferror@plt+0x3a95c>
  43e1e4:	b	43e308 <ferror@plt+0x3aa68>
  43e1e8:	ldr	x24, [x19]
  43e1ec:	mov	x0, x19
  43e1f0:	bl	403510 <free@plt>
  43e1f4:	cbz	x24, 43e308 <ferror@plt+0x3aa68>
  43e1f8:	mov	x19, x24
  43e1fc:	ldp	x1, x2, [x19, #8]
  43e200:	mov	x0, x21
  43e204:	ldr	w3, [x19, #24]
  43e208:	ldr	x4, [x19, #32]
  43e20c:	bl	436118 <ferror@plt+0x32878>
  43e210:	cbnz	w0, 43e1e8 <ferror@plt+0x3a948>
  43e214:	mov	w26, #0x0                   	// #0
  43e218:	b	43dc94 <ferror@plt+0x3a3f4>
  43e21c:	ldr	x1, [x20, #72]
  43e220:	b	43e114 <ferror@plt+0x3a874>
  43e224:	str	xzr, [x20, #120]
  43e228:	mov	x1, x27
  43e22c:	mov	x0, x21
  43e230:	bl	4359c8 <ferror@plt+0x32128>
  43e234:	cbz	w0, 43de28 <ferror@plt+0x3a588>
  43e238:	mov	x0, #0xffffffffffffffff    	// #-1
  43e23c:	ldr	x27, [sp, #80]
  43e240:	str	x0, [x20, #104]
  43e244:	ldr	w0, [x20, #8]
  43e248:	cbz	w0, 43e250 <ferror@plt+0x3a9b0>
  43e24c:	str	x23, [x20, #56]
  43e250:	mov	w0, #0x1                   	// #1
  43e254:	str	w0, [x20, #96]
  43e258:	mov	w1, #0x3a                  	// #58
  43e25c:	mov	x0, x22
  43e260:	bl	403560 <strchr@plt>
  43e264:	str	x0, [sp, #112]
  43e268:	mov	x3, x0
  43e26c:	cbz	x0, 43df50 <ferror@plt+0x3a6b0>
  43e270:	ldrb	w1, [x3, #1]
  43e274:	b	43e130 <ferror@plt+0x3a890>
  43e278:	ldp	x1, x2, [x20, #48]
  43e27c:	str	xzr, [x20, #120]
  43e280:	mov	x0, x21
  43e284:	add	x1, x1, x2
  43e288:	add	x1, x1, x23
  43e28c:	bl	435b10 <ferror@plt+0x32270>
  43e290:	cbz	w0, 43dc90 <ferror@plt+0x3a3f0>
  43e294:	ldr	w0, [x20, #112]
  43e298:	sub	w0, w0, #0x1
  43e29c:	str	w0, [x20, #112]
  43e2a0:	tbz	w0, #31, 43df50 <ferror@plt+0x3a6b0>
  43e2a4:	adrp	x3, 471000 <_sch_istable+0x1478>
  43e2a8:	mov	w2, #0x5                   	// #5
  43e2ac:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43e2b0:	mov	x0, #0x0                   	// #0
  43e2b4:	ldr	x19, [x3, #3776]
  43e2b8:	add	x1, x1, #0x200
  43e2bc:	bl	403700 <dcgettext@plt>
  43e2c0:	mov	w26, #0x0                   	// #0
  43e2c4:	mov	x1, x0
  43e2c8:	mov	x0, x19
  43e2cc:	bl	403880 <fprintf@plt>
  43e2d0:	b	43daf4 <ferror@plt+0x3a254>
  43e2d4:	mov	x25, x23
  43e2d8:	b	43e1dc <ferror@plt+0x3a93c>
  43e2dc:	adrp	x3, 471000 <_sch_istable+0x1478>
  43e2e0:	mov	w2, #0x5                   	// #5
  43e2e4:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43e2e8:	mov	x0, #0x0                   	// #0
  43e2ec:	ldr	x19, [x3, #3776]
  43e2f0:	add	x1, x1, #0x1e0
  43e2f4:	bl	403700 <dcgettext@plt>
  43e2f8:	mov	x1, x0
  43e2fc:	mov	x0, x19
  43e300:	bl	403880 <fprintf@plt>
  43e304:	b	43daf4 <ferror@plt+0x3a254>
  43e308:	str	xzr, [x20, #120]
  43e30c:	mov	x1, x25
  43e310:	mov	x0, x21
  43e314:	bl	4359c8 <ferror@plt+0x32128>
  43e318:	cbz	w0, 43dc90 <ferror@plt+0x3a3f0>
  43e31c:	mov	x0, #0xffffffffffffffff    	// #-1
  43e320:	str	wzr, [x20, #96]
  43e324:	str	x0, [x20, #104]
  43e328:	ldrb	w0, [x22]
  43e32c:	cbz	w0, 43df50 <ferror@plt+0x3a6b0>
  43e330:	ldr	x25, [x20, #32]
  43e334:	b	43dac4 <ferror@plt+0x3a224>
  43e338:	mov	w0, #0x1                   	// #1
  43e33c:	mov	w26, w0
  43e340:	str	w0, [x20, #68]
  43e344:	b	43daf4 <ferror@plt+0x3a254>
  43e348:	ldrb	w0, [x22, #1]
  43e34c:	cmp	w0, #0x65
  43e350:	b.eq	43ea3c <ferror@plt+0x3b19c>  // b.none
  43e354:	b.ls	43e3c0 <ferror@plt+0x3ab20>  // b.plast
  43e358:	adrp	x24, 454000 <warn@@Base+0x129e8>
  43e35c:	cmp	w0, #0x74
  43e360:	add	x24, x24, #0x1c8
  43e364:	b.eq	43deb8 <ferror@plt+0x3a618>  // b.none
  43e368:	cmp	w0, #0x76
  43e36c:	b.eq	43de68 <ferror@plt+0x3a5c8>  // b.none
  43e370:	mov	w2, #0x5                   	// #5
  43e374:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43e378:	mov	x0, #0x0                   	// #0
  43e37c:	add	x1, x1, #0x218
  43e380:	bl	403700 <dcgettext@plt>
  43e384:	mov	x24, x0
  43e388:	adrp	x3, 471000 <_sch_istable+0x1478>
  43e38c:	mov	w2, #0x5                   	// #5
  43e390:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43e394:	mov	x0, #0x0                   	// #0
  43e398:	ldr	x26, [x3, #3776]
  43e39c:	add	x1, x1, #0xe90
  43e3a0:	bl	403700 <dcgettext@plt>
  43e3a4:	mov	x1, x0
  43e3a8:	mov	x3, x22
  43e3ac:	mov	x2, x24
  43e3b0:	mov	x0, x26
  43e3b4:	bl	403880 <fprintf@plt>
  43e3b8:	ldr	x3, [sp, #112]
  43e3bc:	b	43de68 <ferror@plt+0x3a5c8>
  43e3c0:	cmp	w0, #0x58
  43e3c4:	b.eq	43de68 <ferror@plt+0x3a5c8>  // b.none
  43e3c8:	cmp	w0, #0x5f
  43e3cc:	b.eq	43de68 <ferror@plt+0x3a5c8>  // b.none
  43e3d0:	b	43e370 <ferror@plt+0x3aad0>
  43e3d4:	ldr	w0, [x20, #112]
  43e3d8:	mov	w26, #0x1                   	// #1
  43e3dc:	str	xzr, [x20, #120]
  43e3e0:	add	w0, w0, w26
  43e3e4:	str	w0, [x20, #112]
  43e3e8:	b	43daf4 <ferror@plt+0x3a254>
  43e3ec:	cbz	w0, 43ea48 <ferror@plt+0x3b1a8>
  43e3f0:	add	x0, x3, #0x2
  43e3f4:	str	x0, [sp, #112]
  43e3f8:	ldrb	w25, [x3, #1]
  43e3fc:	sub	w0, w25, #0x43
  43e400:	cmp	w0, #0x33
  43e404:	b.ls	43e4a8 <ferror@plt+0x3ac08>  // b.plast
  43e408:	adrp	x0, 471000 <_sch_istable+0x1478>
  43e40c:	mov	w2, #0x5                   	// #5
  43e410:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43e414:	add	x1, x1, #0xb20
  43e418:	ldr	x19, [x0, #3776]
  43e41c:	mov	x0, #0x0                   	// #0
  43e420:	bl	403700 <dcgettext@plt>
  43e424:	mov	w26, #0x0                   	// #0
  43e428:	mov	x1, x0
  43e42c:	mov	x2, x22
  43e430:	mov	x0, x19
  43e434:	bl	403880 <fprintf@plt>
  43e438:	b	43dc94 <ferror@plt+0x3a3f4>
  43e43c:	mov	x4, x23
  43e440:	mov	x2, x19
  43e444:	mov	x1, x24
  43e448:	mov	x0, x21
  43e44c:	mov	w3, #0x4                   	// #4
  43e450:	bl	436118 <ferror@plt+0x32878>
  43e454:	cbnz	w0, 43df50 <ferror@plt+0x3a6b0>
  43e458:	mov	w26, #0x0                   	// #0
  43e45c:	b	43dc94 <ferror@plt+0x3a3f4>
  43e460:	str	xzr, [x20, #120]
  43e464:	mov	x1, x23
  43e468:	mov	x0, x21
  43e46c:	bl	4359c8 <ferror@plt+0x32128>
  43e470:	cbz	w0, 43dc90 <ferror@plt+0x3a3f0>
  43e474:	mov	x0, #0xffffffffffffffff    	// #-1
  43e478:	mov	w26, #0x1                   	// #1
  43e47c:	str	wzr, [x20, #96]
  43e480:	str	x0, [x20, #104]
  43e484:	b	43daf4 <ferror@plt+0x3a254>
  43e488:	mov	x0, x22
  43e48c:	bl	4032d0 <xstrdup@plt>
  43e490:	str	x0, [x20, #32]
  43e494:	b	43dae4 <ferror@plt+0x3a244>
  43e498:	mov	x0, x22
  43e49c:	bl	4032d0 <xstrdup@plt>
  43e4a0:	str	x0, [x20, #32]
  43e4a4:	b	43daec <ferror@plt+0x3a24c>
  43e4a8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43e4ac:	add	x1, x1, #0x35c
  43e4b0:	ldrh	w0, [x1, w0, uxtw #1]
  43e4b4:	adr	x1, 43e4c0 <ferror@plt+0x3ac20>
  43e4b8:	add	x0, x1, w0, sxth #2
  43e4bc:	br	x0
  43e4c0:	mov	x2, #0x0                   	// #0
  43e4c4:	add	x3, sp, #0x70
  43e4c8:	mov	x1, x20
  43e4cc:	mov	x0, x21
  43e4d0:	mov	x4, #0x0                   	// #0
  43e4d4:	str	x5, [sp, #104]
  43e4d8:	bl	43a6a0 <ferror@plt+0x36e00>
  43e4dc:	mov	x2, x0
  43e4e0:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43e4e4:	cmp	w25, #0x46
  43e4e8:	mov	x4, x23
  43e4ec:	mov	x1, x24
  43e4f0:	cset	w3, eq  // eq = none
  43e4f4:	mov	x0, x21
  43e4f8:	bl	435798 <ferror@plt+0x31ef8>
  43e4fc:	ldr	x5, [sp, #104]
  43e500:	cbnz	w0, 43e530 <ferror@plt+0x3ac90>
  43e504:	b	43dc90 <ferror@plt+0x3a3f0>
  43e508:	add	x6, x0, #0x1
  43e50c:	add	x3, sp, #0x70
  43e510:	mov	x1, x20
  43e514:	mov	x0, x21
  43e518:	mov	x4, #0x0                   	// #0
  43e51c:	mov	x2, #0x0                   	// #0
  43e520:	stp	x5, x6, [sp, #104]
  43e524:	bl	43a6a0 <ferror@plt+0x36e00>
  43e528:	ldr	x5, [sp, #104]
  43e52c:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43e530:	ldr	x0, [sp, #112]
  43e534:	ldrb	w1, [x0]
  43e538:	cmp	w1, #0x3b
  43e53c:	b.eq	43e508 <ferror@plt+0x3ac68>  // b.none
  43e540:	mov	w26, #0x1                   	// #1
  43e544:	b	43df54 <ferror@plt+0x3a6b4>
  43e548:	mov	x2, #0x0                   	// #0
  43e54c:	mov	x1, x20
  43e550:	add	x3, sp, #0x70
  43e554:	mov	x0, x21
  43e558:	mov	x4, #0x0                   	// #0
  43e55c:	bl	43a6a0 <ferror@plt+0x36e00>
  43e560:	mov	x2, x0
  43e564:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43e568:	mov	x4, x23
  43e56c:	mov	x1, x24
  43e570:	mov	x0, x21
  43e574:	mov	w3, #0x2                   	// #2
  43e578:	bl	4358e0 <ferror@plt+0x32040>
  43e57c:	cbz	w0, 43dc90 <ferror@plt+0x3a3f0>
  43e580:	mov	w26, #0x1                   	// #1
  43e584:	b	43df54 <ferror@plt+0x3a6b4>
  43e588:	mov	x2, #0x0                   	// #0
  43e58c:	mov	x1, x20
  43e590:	add	x3, sp, #0x70
  43e594:	mov	x0, x21
  43e598:	mov	x4, #0x0                   	// #0
  43e59c:	bl	43a6a0 <ferror@plt+0x36e00>
  43e5a0:	mov	x2, x0
  43e5a4:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43e5a8:	mov	x3, x23
  43e5ac:	mov	x1, x24
  43e5b0:	mov	x0, x21
  43e5b4:	bl	4360d8 <ferror@plt+0x32838>
  43e5b8:	cbz	w0, 43dc90 <ferror@plt+0x3a3f0>
  43e5bc:	mov	w26, #0x1                   	// #1
  43e5c0:	b	43df54 <ferror@plt+0x3a6b4>
  43e5c4:	mov	x2, #0x0                   	// #0
  43e5c8:	mov	x1, x20
  43e5cc:	add	x3, sp, #0x70
  43e5d0:	mov	x0, x21
  43e5d4:	mov	x4, #0x0                   	// #0
  43e5d8:	bl	43a6a0 <ferror@plt+0x36e00>
  43e5dc:	mov	x2, x0
  43e5e0:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43e5e4:	mov	x4, x23
  43e5e8:	mov	x1, x24
  43e5ec:	mov	x0, x21
  43e5f0:	mov	w3, #0x2                   	// #2
  43e5f4:	bl	436118 <ferror@plt+0x32878>
  43e5f8:	cbz	w0, 43dc90 <ferror@plt+0x3a3f0>
  43e5fc:	mov	w26, #0x1                   	// #1
  43e600:	b	43df54 <ferror@plt+0x3a6b4>
  43e604:	cmp	w19, #0x24
  43e608:	b.ne	43e548 <ferror@plt+0x3aca8>  // b.any
  43e60c:	b	43e638 <ferror@plt+0x3ad98>
  43e610:	add	x6, x0, #0x1
  43e614:	add	x3, sp, #0x70
  43e618:	mov	x1, x20
  43e61c:	mov	x0, x21
  43e620:	mov	x4, #0x0                   	// #0
  43e624:	mov	x2, #0x0                   	// #0
  43e628:	stp	x5, x6, [sp, #104]
  43e62c:	bl	43a6a0 <ferror@plt+0x36e00>
  43e630:	ldr	x5, [sp, #104]
  43e634:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43e638:	ldr	x0, [sp, #112]
  43e63c:	ldrb	w1, [x0]
  43e640:	cmp	w1, #0x3b
  43e644:	b.eq	43e610 <ferror@plt+0x3ad70>  // b.none
  43e648:	mov	w26, #0x1                   	// #1
  43e64c:	b	43df54 <ferror@plt+0x3a6b4>
  43e650:	add	x3, sp, #0x70
  43e654:	mov	x1, x20
  43e658:	mov	x0, x21
  43e65c:	mov	x4, #0x0                   	// #0
  43e660:	mov	x2, #0x0                   	// #0
  43e664:	bl	43a6a0 <ferror@plt+0x36e00>
  43e668:	mov	x25, x0
  43e66c:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43e670:	cbz	x24, 43e71c <ferror@plt+0x3ae7c>
  43e674:	ldr	x0, [x20]
  43e678:	ldp	x26, x22, [x20, #16]
  43e67c:	ldr	x0, [x0, #8]
  43e680:	cmp	x22, #0x0
  43e684:	ldrb	w20, [x0, #28]
  43e688:	b.le	43e71c <ferror@plt+0x3ae7c>
  43e68c:	str	x27, [sp, #80]
  43e690:	ldrb	w27, [x24]
  43e694:	cbnz	w20, 43e6dc <ferror@plt+0x3ae3c>
  43e698:	mov	x20, #0x0                   	// #0
  43e69c:	b	43e6ac <ferror@plt+0x3ae0c>
  43e6a0:	add	x20, x20, #0x1
  43e6a4:	cmp	x22, x20
  43e6a8:	b.eq	43eaac <ferror@plt+0x3b20c>  // b.none
  43e6ac:	ldr	x19, [x26, x20, lsl #3]
  43e6b0:	ldr	x0, [x19, #8]
  43e6b4:	ldrb	w1, [x0]
  43e6b8:	cmp	w1, w27
  43e6bc:	b.ne	43e6a0 <ferror@plt+0x3ae00>  // b.any
  43e6c0:	mov	x1, x24
  43e6c4:	bl	4034a0 <strcmp@plt>
  43e6c8:	cbnz	w0, 43e6a0 <ferror@plt+0x3ae00>
  43e6cc:	b	43e708 <ferror@plt+0x3ae68>
  43e6d0:	add	x26, x26, #0x8
  43e6d4:	subs	x22, x22, #0x1
  43e6d8:	b.eq	43eaac <ferror@plt+0x3b20c>  // b.none
  43e6dc:	ldr	x19, [x26]
  43e6e0:	ldr	x0, [x19, #8]
  43e6e4:	ldrb	w1, [x0]
  43e6e8:	cmp	w1, w20
  43e6ec:	cinc	x0, x0, eq  // eq = none
  43e6f0:	ldrb	w1, [x0]
  43e6f4:	cmp	w1, w27
  43e6f8:	b.ne	43e6d0 <ferror@plt+0x3ae30>  // b.any
  43e6fc:	mov	x1, x24
  43e700:	bl	4034a0 <strcmp@plt>
  43e704:	cbnz	w0, 43e6d0 <ferror@plt+0x3ae30>
  43e708:	ldr	x1, [x19, #32]
  43e70c:	ldr	x0, [x19, #16]
  43e710:	ldr	x23, [x1, #40]
  43e714:	ldr	x27, [sp, #80]
  43e718:	add	x23, x23, x0
  43e71c:	mov	x4, x23
  43e720:	mov	x2, x25
  43e724:	mov	x1, x24
  43e728:	mov	x0, x21
  43e72c:	mov	w3, #0x1                   	// #1
  43e730:	bl	436118 <ferror@plt+0x32878>
  43e734:	cbz	w0, 43dc90 <ferror@plt+0x3a3f0>
  43e738:	mov	w26, #0x1                   	// #1
  43e73c:	b	43df54 <ferror@plt+0x3a6b4>
  43e740:	mov	x2, #0x0                   	// #0
  43e744:	mov	x1, x20
  43e748:	add	x3, sp, #0x70
  43e74c:	mov	x0, x21
  43e750:	mov	x4, #0x0                   	// #0
  43e754:	bl	43a6a0 <ferror@plt+0x36e00>
  43e758:	mov	x2, x0
  43e75c:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43e760:	mov	x4, x23
  43e764:	mov	x1, x24
  43e768:	mov	x0, x21
  43e76c:	mov	w3, #0x4                   	// #4
  43e770:	bl	4358e0 <ferror@plt+0x32040>
  43e774:	cbz	w0, 43dc90 <ferror@plt+0x3a3f0>
  43e778:	mov	w26, #0x1                   	// #1
  43e77c:	b	43df54 <ferror@plt+0x3a6b4>
  43e780:	add	x0, x3, #0x3
  43e784:	str	x0, [sp, #112]
  43e788:	ldrb	w0, [x3, #3]
  43e78c:	cmp	w0, #0x6e
  43e790:	b.ne	43e408 <ferror@plt+0x3ab68>  // b.any
  43e794:	add	x0, x3, #0x4
  43e798:	str	x0, [sp, #112]
  43e79c:	ldrb	w0, [x3, #4]
  43e7a0:	cmp	w0, #0x30
  43e7a4:	b.ne	43e408 <ferror@plt+0x3ab68>  // b.any
  43e7a8:	b	43e7b4 <ferror@plt+0x3af14>
  43e7ac:	add	x0, x0, #0x1
  43e7b0:	str	x0, [sp, #112]
  43e7b4:	ldr	x0, [sp, #112]
  43e7b8:	ldrb	w1, [x0]
  43e7bc:	cmp	w1, #0x3b
  43e7c0:	b.ne	43e7ac <ferror@plt+0x3af0c>  // b.any
  43e7c4:	mov	w26, #0x1                   	// #1
  43e7c8:	b	43df54 <ferror@plt+0x3a6b4>
  43e7cc:	add	x3, sp, #0x70
  43e7d0:	mov	x1, x20
  43e7d4:	mov	x0, x21
  43e7d8:	mov	x4, #0x0                   	// #0
  43e7dc:	mov	x2, #0x0                   	// #0
  43e7e0:	bl	43a6a0 <ferror@plt+0x36e00>
  43e7e4:	mov	x19, x0
  43e7e8:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43e7ec:	ldr	w0, [x20, #96]
  43e7f0:	cbz	w0, 43ea88 <ferror@plt+0x3b1e8>
  43e7f4:	ldr	w0, [x20, #64]
  43e7f8:	cbnz	w0, 43e804 <ferror@plt+0x3af64>
  43e7fc:	ldr	w0, [x20, #68]
  43e800:	cbnz	w0, 43ea88 <ferror@plt+0x3b1e8>
  43e804:	mov	x0, #0x28                  	// #40
  43e808:	bl	4032a0 <xmalloc@plt>
  43e80c:	mov	w1, #0x3                   	// #3
  43e810:	b	43df30 <ferror@plt+0x3a690>
  43e814:	ldrb	w0, [x3, #2]
  43e818:	cmp	w0, #0x74
  43e81c:	b.eq	43eb00 <ferror@plt+0x3b260>  // b.none
  43e820:	mov	w26, #0x0                   	// #0
  43e824:	mov	x2, x24
  43e828:	add	x4, sp, #0x78
  43e82c:	add	x3, sp, #0x70
  43e830:	mov	x1, x20
  43e834:	mov	x0, x21
  43e838:	bl	43a6a0 <ferror@plt+0x36e00>
  43e83c:	mov	x2, x0
  43e840:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43e844:	cbz	x24, 43df50 <ferror@plt+0x3a6b0>
  43e848:	ldr	w19, [x20, #424]
  43e84c:	mov	x1, x24
  43e850:	mov	x0, x21
  43e854:	bl	436c58 <ferror@plt+0x333b8>
  43e858:	mov	x22, x0
  43e85c:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43e860:	ldr	x0, [sp, #120]
  43e864:	cbz	x0, 43e86c <ferror@plt+0x3afcc>
  43e868:	str	x22, [x0]
  43e86c:	cbnz	w19, 43e8b8 <ferror@plt+0x3b018>
  43e870:	ldr	x19, [x20, #416]
  43e874:	add	x20, x20, #0x1a0
  43e878:	cbz	x19, 43e8b8 <ferror@plt+0x3b018>
  43e87c:	ldrb	w23, [x24]
  43e880:	b	43e890 <ferror@plt+0x3aff0>
  43e884:	mov	x20, x19
  43e888:	ldr	x19, [x19]
  43e88c:	cbz	x19, 43e8b8 <ferror@plt+0x3b018>
  43e890:	ldr	x0, [x19, #8]
  43e894:	ldrb	w1, [x0]
  43e898:	cmp	w1, w23
  43e89c:	b.ne	43e884 <ferror@plt+0x3afe4>  // b.any
  43e8a0:	mov	x1, x24
  43e8a4:	bl	4034a0 <strcmp@plt>
  43e8a8:	cbnz	w0, 43e884 <ferror@plt+0x3afe4>
  43e8ac:	str	x22, [x19, #24]
  43e8b0:	ldr	x0, [x19]
  43e8b4:	str	x0, [x20]
  43e8b8:	cbz	w26, 43df50 <ferror@plt+0x3a6b0>
  43e8bc:	mov	x2, x22
  43e8c0:	mov	x1, x24
  43e8c4:	mov	x0, x21
  43e8c8:	bl	436b18 <ferror@plt+0x33278>
  43e8cc:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43e8d0:	ldr	x1, [sp, #120]
  43e8d4:	cbz	x1, 43df50 <ferror@plt+0x3a6b0>
  43e8d8:	str	x0, [x1]
  43e8dc:	b	43daf4 <ferror@plt+0x3a254>
  43e8e0:	mov	x2, x24
  43e8e4:	mov	x1, x20
  43e8e8:	add	x4, sp, #0x78
  43e8ec:	add	x3, sp, #0x70
  43e8f0:	mov	x0, x21
  43e8f4:	bl	43a6a0 <ferror@plt+0x36e00>
  43e8f8:	mov	x2, x0
  43e8fc:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43e900:	cbz	x24, 43df50 <ferror@plt+0x3a6b0>
  43e904:	mov	x1, x24
  43e908:	mov	x0, x21
  43e90c:	bl	436b18 <ferror@plt+0x33278>
  43e910:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43e914:	ldr	x1, [sp, #120]
  43e918:	cbz	x1, 43df50 <ferror@plt+0x3a6b0>
  43e91c:	mov	w26, #0x1                   	// #1
  43e920:	str	x0, [x1]
  43e924:	b	43daf4 <ferror@plt+0x3a254>
  43e928:	add	x3, sp, #0x70
  43e92c:	mov	x1, x20
  43e930:	mov	x0, x21
  43e934:	mov	x4, #0x0                   	// #0
  43e938:	mov	x2, #0x0                   	// #0
  43e93c:	bl	43a6a0 <ferror@plt+0x36e00>
  43e940:	mov	x19, x0
  43e944:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43e948:	ldr	w0, [x20, #96]
  43e94c:	cbz	w0, 43ea64 <ferror@plt+0x3b1c4>
  43e950:	ldr	w0, [x20, #64]
  43e954:	cbnz	w0, 43e960 <ferror@plt+0x3b0c0>
  43e958:	ldr	w0, [x20, #68]
  43e95c:	cbnz	w0, 43ea64 <ferror@plt+0x3b1c4>
  43e960:	mov	x0, #0x28                  	// #40
  43e964:	bl	4032a0 <xmalloc@plt>
  43e968:	mov	w1, #0x5                   	// #5
  43e96c:	b	43df30 <ferror@plt+0x3a690>
  43e970:	ldrb	w0, [x3, #2]
  43e974:	cmp	w0, #0x46
  43e978:	b.eq	43eab4 <ferror@plt+0x3b214>  // b.none
  43e97c:	mov	x2, #0x0                   	// #0
  43e980:	mov	x1, x20
  43e984:	add	x3, sp, #0x70
  43e988:	mov	x0, x21
  43e98c:	mov	x4, #0x0                   	// #0
  43e990:	bl	43a6a0 <ferror@plt+0x36e00>
  43e994:	mov	x2, x0
  43e998:	cbz	x2, 43dc90 <ferror@plt+0x3a3f0>
  43e99c:	mov	x4, x23
  43e9a0:	mov	x1, x24
  43e9a4:	mov	x0, x21
  43e9a8:	mov	w3, #0x1                   	// #1
  43e9ac:	bl	4358e0 <ferror@plt+0x32040>
  43e9b0:	cbz	w0, 43dc90 <ferror@plt+0x3a3f0>
  43e9b4:	mov	w26, #0x1                   	// #1
  43e9b8:	b	43df54 <ferror@plt+0x3a6b4>
  43e9bc:	mov	x2, #0x0                   	// #0
  43e9c0:	mov	x1, x20
  43e9c4:	add	x3, sp, #0x70
  43e9c8:	mov	x0, x21
  43e9cc:	mov	x4, #0x0                   	// #0
  43e9d0:	bl	43a6a0 <ferror@plt+0x36e00>
  43e9d4:	mov	x2, x0
  43e9d8:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43e9dc:	mov	x4, x23
  43e9e0:	mov	x1, x24
  43e9e4:	mov	x0, x21
  43e9e8:	mov	w3, #0x3                   	// #3
  43e9ec:	bl	4358e0 <ferror@plt+0x32040>
  43e9f0:	cbz	w0, 43dc90 <ferror@plt+0x3a3f0>
  43e9f4:	mov	w26, #0x1                   	// #1
  43e9f8:	b	43df54 <ferror@plt+0x3a6b4>
  43e9fc:	ldrb	w0, [x3, #2]
  43ea00:	cmp	w0, #0x3d
  43ea04:	b.ne	43ea48 <ferror@plt+0x3b1a8>  // b.any
  43ea08:	add	x0, x3, #0x4
  43ea0c:	str	x0, [sp, #112]
  43ea10:	ldrb	w1, [x3, #3]
  43ea14:	cmp	w1, #0x69
  43ea18:	b.eq	43eb90 <ferror@plt+0x3b2f0>  // b.none
  43ea1c:	cmp	w1, #0x72
  43ea20:	b.eq	43eb70 <ferror@plt+0x3b2d0>  // b.none
  43ea24:	cmp	w1, #0x65
  43ea28:	b.eq	43eb10 <ferror@plt+0x3b270>  // b.none
  43ea2c:	mov	x0, x22
  43ea30:	mov	w26, #0x0                   	// #0
  43ea34:	bl	437750 <ferror@plt+0x33eb0>
  43ea38:	b	43daf4 <ferror@plt+0x3a254>
  43ea3c:	adrp	x24, 454000 <warn@@Base+0x129e8>
  43ea40:	add	x24, x24, #0x1d0
  43ea44:	b	43deb8 <ferror@plt+0x3a618>
  43ea48:	adrp	x0, 471000 <_sch_istable+0x1478>
  43ea4c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43ea50:	mov	w2, #0x5                   	// #5
  43ea54:	add	x1, x1, #0xb20
  43ea58:	ldr	x19, [x0, #3776]
  43ea5c:	mov	x0, #0x0                   	// #0
  43ea60:	b	43e16c <ferror@plt+0x3a8cc>
  43ea64:	mov	x4, x23
  43ea68:	mov	x2, x19
  43ea6c:	mov	x1, x24
  43ea70:	mov	x0, x21
  43ea74:	mov	w3, #0x5                   	// #5
  43ea78:	bl	436118 <ferror@plt+0x32878>
  43ea7c:	cbnz	w0, 43df50 <ferror@plt+0x3a6b0>
  43ea80:	mov	w26, #0x0                   	// #0
  43ea84:	b	43dc94 <ferror@plt+0x3a3f4>
  43ea88:	mov	x4, x23
  43ea8c:	mov	x2, x19
  43ea90:	mov	x1, x24
  43ea94:	mov	x0, x21
  43ea98:	mov	w3, #0x3                   	// #3
  43ea9c:	bl	436118 <ferror@plt+0x32878>
  43eaa0:	cbnz	w0, 43df50 <ferror@plt+0x3a6b0>
  43eaa4:	mov	w26, #0x0                   	// #0
  43eaa8:	b	43dc94 <ferror@plt+0x3a3f4>
  43eaac:	ldr	x27, [sp, #80]
  43eab0:	b	43e71c <ferror@plt+0x3ae7c>
  43eab4:	add	x6, x3, #0x3
  43eab8:	mov	x1, x20
  43eabc:	add	x3, sp, #0x70
  43eac0:	mov	x0, x21
  43eac4:	mov	x4, #0x0                   	// #0
  43eac8:	mov	x2, #0x0                   	// #0
  43eacc:	str	x6, [sp, #112]
  43ead0:	bl	43a6a0 <ferror@plt+0x36e00>
  43ead4:	mov	x1, x0
  43ead8:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43eadc:	mov	x2, #0x0                   	// #0
  43eae0:	mov	w3, #0x0                   	// #0
  43eae4:	mov	x0, x21
  43eae8:	bl	436578 <ferror@plt+0x32cd8>
  43eaec:	mov	x1, x0
  43eaf0:	mov	x0, x21
  43eaf4:	bl	436518 <ferror@plt+0x32c78>
  43eaf8:	mov	x2, x0
  43eafc:	b	43e998 <ferror@plt+0x3b0f8>
  43eb00:	add	x3, x3, #0x3
  43eb04:	mov	w26, #0x1                   	// #1
  43eb08:	str	x3, [sp, #112]
  43eb0c:	b	43e824 <ferror@plt+0x3af84>
  43eb10:	mov	x1, x20
  43eb14:	add	x3, sp, #0x70
  43eb18:	mov	x0, x21
  43eb1c:	mov	x4, #0x0                   	// #0
  43eb20:	mov	x2, #0x0                   	// #0
  43eb24:	bl	43a6a0 <ferror@plt+0x36e00>
  43eb28:	mov	x19, x0
  43eb2c:	cbz	x0, 43dc90 <ferror@plt+0x3a3f0>
  43eb30:	ldr	x0, [sp, #112]
  43eb34:	ldrb	w1, [x0]
  43eb38:	cmp	w1, #0x2c
  43eb3c:	b.ne	43ea2c <ferror@plt+0x3b18c>  // b.any
  43eb40:	mov	w2, #0xa                   	// #10
  43eb44:	mov	x1, #0x0                   	// #0
  43eb48:	bl	4034e0 <strtol@plt>
  43eb4c:	mov	x3, x0
  43eb50:	mov	x2, x19
  43eb54:	mov	x1, x24
  43eb58:	mov	x0, x21
  43eb5c:	sxtw	x3, w3
  43eb60:	bl	435fc8 <ferror@plt+0x32728>
  43eb64:	cbz	w0, 43dc90 <ferror@plt+0x3a3f0>
  43eb68:	mov	w26, #0x1                   	// #1
  43eb6c:	b	43df54 <ferror@plt+0x3a6b4>
  43eb70:	mov	x1, #0x0                   	// #0
  43eb74:	bl	403030 <strtod@plt>
  43eb78:	mov	x1, x24
  43eb7c:	mov	x0, x21
  43eb80:	bl	435ed0 <ferror@plt+0x32630>
  43eb84:	cbz	w0, 43dc90 <ferror@plt+0x3a3f0>
  43eb88:	mov	w26, #0x1                   	// #1
  43eb8c:	b	43df54 <ferror@plt+0x3a6b4>
  43eb90:	mov	w2, #0xa                   	// #10
  43eb94:	mov	x1, #0x0                   	// #0
  43eb98:	bl	4034e0 <strtol@plt>
  43eb9c:	mov	x2, x0
  43eba0:	mov	x1, x24
  43eba4:	mov	x0, x21
  43eba8:	sxtw	x2, w2
  43ebac:	bl	435de0 <ferror@plt+0x32540>
  43ebb0:	cbz	w0, 43dc90 <ferror@plt+0x3a3f0>
  43ebb4:	mov	w26, #0x1                   	// #1
  43ebb8:	b	43df54 <ferror@plt+0x3a6b4>
  43ebbc:	nop
  43ebc0:	stp	x29, x30, [sp, #-48]!
  43ebc4:	mov	x29, sp
  43ebc8:	stp	x19, x20, [sp, #16]
  43ebcc:	mov	x20, x0
  43ebd0:	mov	x0, #0x3e8f                	// #16015
  43ebd4:	str	x21, [sp, #32]
  43ebd8:	cmp	x1, x0
  43ebdc:	mov	x21, x1
  43ebe0:	b.gt	43ecbc <ferror@plt+0x3b41c>
  43ebe4:	cmp	x1, #0xf
  43ebe8:	mov	x19, x1
  43ebec:	b.le	43ec0c <ferror@plt+0x3b36c>
  43ebf0:	ldr	x0, [x20]
  43ebf4:	cbz	x0, 43ec2c <ferror@plt+0x3b38c>
  43ebf8:	sub	x19, x19, #0x10
  43ebfc:	mov	x20, x0
  43ec00:	cmp	x19, #0xf
  43ec04:	b.gt	43ebf0 <ferror@plt+0x3b350>
  43ec08:	and	x21, x21, #0xf
  43ec0c:	ldr	x0, [x20]
  43ec10:	cbz	x0, 43ec70 <ferror@plt+0x3b3d0>
  43ec14:	add	x0, x0, #0x8
  43ec18:	add	x0, x0, x21, lsl #3
  43ec1c:	ldp	x19, x20, [sp, #16]
  43ec20:	ldr	x21, [sp, #32]
  43ec24:	ldp	x29, x30, [sp], #48
  43ec28:	ret
  43ec2c:	mov	x0, #0x88                  	// #136
  43ec30:	bl	4032a0 <xmalloc@plt>
  43ec34:	str	x0, [x20]
  43ec38:	sub	x19, x19, #0x10
  43ec3c:	stp	xzr, xzr, [x0]
  43ec40:	cmp	x19, #0xf
  43ec44:	stp	xzr, xzr, [x0, #16]
  43ec48:	stp	xzr, xzr, [x0, #32]
  43ec4c:	stp	xzr, xzr, [x0, #48]
  43ec50:	stp	xzr, xzr, [x0, #64]
  43ec54:	stp	xzr, xzr, [x0, #80]
  43ec58:	stp	xzr, xzr, [x0, #96]
  43ec5c:	stp	xzr, xzr, [x0, #112]
  43ec60:	str	xzr, [x0, #128]
  43ec64:	ldr	x20, [x20]
  43ec68:	b.gt	43ebf0 <ferror@plt+0x3b350>
  43ec6c:	b	43ec08 <ferror@plt+0x3b368>
  43ec70:	mov	x0, #0x88                  	// #136
  43ec74:	bl	4032a0 <xmalloc@plt>
  43ec78:	str	x0, [x20]
  43ec7c:	stp	xzr, xzr, [x0]
  43ec80:	stp	xzr, xzr, [x0, #16]
  43ec84:	stp	xzr, xzr, [x0, #32]
  43ec88:	stp	xzr, xzr, [x0, #48]
  43ec8c:	stp	xzr, xzr, [x0, #64]
  43ec90:	stp	xzr, xzr, [x0, #80]
  43ec94:	stp	xzr, xzr, [x0, #96]
  43ec98:	stp	xzr, xzr, [x0, #112]
  43ec9c:	str	xzr, [x0, #128]
  43eca0:	ldr	x0, [x20]
  43eca4:	ldp	x19, x20, [sp, #16]
  43eca8:	add	x0, x0, #0x8
  43ecac:	add	x0, x0, x21, lsl #3
  43ecb0:	ldr	x21, [sp, #32]
  43ecb4:	ldp	x29, x30, [sp], #48
  43ecb8:	ret
  43ecbc:	mov	w2, #0x5                   	// #5
  43ecc0:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43ecc4:	mov	x0, #0x0                   	// #0
  43ecc8:	add	x1, x1, #0x3c8
  43eccc:	bl	403700 <dcgettext@plt>
  43ecd0:	mov	x1, x21
  43ecd4:	bl	4400d0 <ferror@plt+0x3c830>
  43ecd8:	stp	x29, x30, [sp, #-48]!
  43ecdc:	and	w3, w3, #0xff
  43ece0:	mov	x7, x1
  43ece4:	mov	x29, sp
  43ece8:	stp	x19, x20, [sp, #16]
  43ecec:	cmp	w3, #0x9
  43ecf0:	mov	x20, x2
  43ecf4:	mov	x2, x5
  43ecf8:	b.eq	43eeac <ferror@plt+0x3b60c>  // b.none
  43ecfc:	b.ls	43ed48 <ferror@plt+0x3b4a8>  // b.plast
  43ed00:	mov	x19, x0
  43ed04:	cmp	w3, #0xf
  43ed08:	b.eq	43ee20 <ferror@plt+0x3b580>  // b.none
  43ed0c:	b.ls	43edec <ferror@plt+0x3b54c>  // b.plast
  43ed10:	cmp	w3, #0x11
  43ed14:	b.ne	43ed8c <ferror@plt+0x3b4ec>  // b.any
  43ed18:	ldr	x5, [x7, #32]
  43ed1c:	mov	x0, x4
  43ed20:	ldp	x1, x4, [x1, #8]
  43ed24:	mov	w3, #0x2                   	// #2
  43ed28:	ldr	x5, [x5, #40]
  43ed2c:	add	x4, x5, x4
  43ed30:	bl	4358e0 <ferror@plt+0x32040>
  43ed34:	cmp	w0, #0x0
  43ed38:	cset	w0, ne  // ne = any
  43ed3c:	ldp	x19, x20, [sp, #16]
  43ed40:	ldp	x29, x30, [sp], #48
  43ed44:	ret
  43ed48:	cmp	w3, #0x3
  43ed4c:	b.eq	43ee74 <ferror@plt+0x3b5d4>  // b.none
  43ed50:	b.ls	43edbc <ferror@plt+0x3b51c>  // b.plast
  43ed54:	cmp	w3, #0x4
  43ed58:	b.ne	43ee64 <ferror@plt+0x3b5c4>  // b.any
  43ed5c:	ldr	x5, [x7, #32]
  43ed60:	mov	x0, x4
  43ed64:	ldp	x1, x4, [x1, #8]
  43ed68:	mov	w3, #0x5                   	// #5
  43ed6c:	ldr	x5, [x5, #40]
  43ed70:	add	x4, x5, x4
  43ed74:	bl	436118 <ferror@plt+0x32878>
  43ed78:	cmp	w0, #0x0
  43ed7c:	cset	w0, ne  // ne = any
  43ed80:	ldp	x19, x20, [sp, #16]
  43ed84:	ldp	x29, x30, [sp], #48
  43ed88:	ret
  43ed8c:	cmp	w3, #0x7f
  43ed90:	b.ne	43ee64 <ferror@plt+0x3b5c4>  // b.any
  43ed94:	ldr	x5, [x7, #32]
  43ed98:	mov	x0, x4
  43ed9c:	ldp	x1, x4, [x7, #8]
  43eda0:	mov	w3, #0x1                   	// #1
  43eda4:	ldr	x5, [x5, #40]
  43eda8:	add	x4, x5, x4
  43edac:	bl	436118 <ferror@plt+0x32878>
  43edb0:	cmp	w0, #0x0
  43edb4:	cset	w0, ne  // ne = any
  43edb8:	b	43ed80 <ferror@plt+0x3b4e0>
  43edbc:	cmp	w3, #0x1
  43edc0:	b.ne	43ee5c <ferror@plt+0x3b5bc>  // b.any
  43edc4:	ldr	x5, [x7, #32]
  43edc8:	mov	x0, x4
  43edcc:	ldp	x1, x4, [x1, #8]
  43edd0:	mov	w3, #0x4                   	// #4
  43edd4:	ldr	x5, [x5, #40]
  43edd8:	add	x4, x5, x4
  43eddc:	bl	436118 <ferror@plt+0x32878>
  43ede0:	cmp	w0, #0x0
  43ede4:	cset	w0, ne  // ne = any
  43ede8:	b	43ed80 <ferror@plt+0x3b4e0>
  43edec:	cmp	w3, #0xd
  43edf0:	b.ne	43ee14 <ferror@plt+0x3b574>  // b.any
  43edf4:	ldr	x1, [x1, #8]
  43edf8:	mov	x0, x4
  43edfc:	bl	436b18 <ferror@plt+0x33278>
  43ee00:	cmp	x0, #0x0
  43ee04:	cset	w0, ne  // ne = any
  43ee08:	ldp	x19, x20, [sp, #16]
  43ee0c:	ldp	x29, x30, [sp], #48
  43ee10:	ret
  43ee14:	mov	w0, #0x1                   	// #1
  43ee18:	b.hi	43ed3c <ferror@plt+0x3b49c>  // b.pmore
  43ee1c:	tbnz	w3, #0, 43ed3c <ferror@plt+0x3b49c>
  43ee20:	ldr	x1, [x7, #8]
  43ee24:	mov	x0, x4
  43ee28:	str	x21, [sp, #32]
  43ee2c:	bl	436c58 <ferror@plt+0x333b8>
  43ee30:	mov	x21, x0
  43ee34:	mov	w0, #0x0                   	// #0
  43ee38:	cbz	x21, 43eed4 <ferror@plt+0x3b634>
  43ee3c:	mov	x1, x20
  43ee40:	mov	x0, x19
  43ee44:	bl	43ebc0 <ferror@plt+0x3b320>
  43ee48:	mov	x1, x0
  43ee4c:	mov	w0, #0x1                   	// #1
  43ee50:	str	x21, [x1]
  43ee54:	ldr	x21, [sp, #32]
  43ee58:	b	43ed3c <ferror@plt+0x3b49c>
  43ee5c:	cmp	w3, #0x2
  43ee60:	b.eq	43ed94 <ferror@plt+0x3b4f4>  // b.none
  43ee64:	mov	w0, #0x1                   	// #1
  43ee68:	ldp	x19, x20, [sp, #16]
  43ee6c:	ldp	x29, x30, [sp], #48
  43ee70:	ret
  43ee74:	ldr	x0, [x7, #32]
  43ee78:	cmp	w6, #0x0
  43ee7c:	ldp	x1, x5, [x1, #8]
  43ee80:	cset	w3, ne  // ne = any
  43ee84:	ldr	x6, [x0, #40]
  43ee88:	add	w3, w3, #0x2
  43ee8c:	mov	x0, x4
  43ee90:	add	x4, x6, x5
  43ee94:	bl	436118 <ferror@plt+0x32878>
  43ee98:	cmp	w0, #0x0
  43ee9c:	cset	w0, ne  // ne = any
  43eea0:	ldp	x19, x20, [sp, #16]
  43eea4:	ldp	x29, x30, [sp], #48
  43eea8:	ret
  43eeac:	ldr	x5, [x7, #32]
  43eeb0:	mov	x0, x4
  43eeb4:	ldp	x1, x4, [x1, #8]
  43eeb8:	mov	w3, #0x1                   	// #1
  43eebc:	ldr	x5, [x5, #40]
  43eec0:	add	x4, x5, x4
  43eec4:	bl	4358e0 <ferror@plt+0x32040>
  43eec8:	cmp	w0, #0x0
  43eecc:	cset	w0, ne  // ne = any
  43eed0:	b	43ed3c <ferror@plt+0x3b49c>
  43eed4:	ldr	x21, [sp, #32]
  43eed8:	b	43ed3c <ferror@plt+0x3b49c>
  43eedc:	nop
  43eee0:	stp	x29, x30, [sp, #-160]!
  43eee4:	mov	x8, x5
  43eee8:	mov	x29, sp
  43eeec:	ldr	x9, [x0, #248]
  43eef0:	stp	x19, x20, [sp, #16]
  43eef4:	mov	w19, w4
  43eef8:	stp	x21, x22, [sp, #32]
  43eefc:	mov	x20, x7
  43ef00:	ldr	w12, [x9, #56]
  43ef04:	stp	x23, x24, [sp, #48]
  43ef08:	mov	x21, x0
  43ef0c:	mov	x24, x1
  43ef10:	stp	x25, x26, [sp, #64]
  43ef14:	mov	x22, x2
  43ef18:	mov	x26, x3
  43ef1c:	bics	wzr, w4, w12
  43ef20:	b.eq	43f024 <ferror@plt+0x3b784>  // b.none
  43ef24:	sxtw	x14, w4
  43ef28:	ldr	w4, [x9, #68]
  43ef2c:	ldp	w15, w10, [x9, #60]
  43ef30:	mov	x13, #0x1                   	// #1
  43ef34:	asr	w11, w19, w4
  43ef38:	eor	w4, w19, w11
  43ef3c:	and	x9, x10, x14
  43ef40:	and	w4, w4, w12
  43ef44:	lsl	x10, x13, x15
  43ef48:	eor	w4, w4, w11
  43ef4c:	cmp	x9, x10
  43ef50:	b.eq	43f100 <ferror@plt+0x3b860>  // b.none
  43ef54:	mov	x10, #0x2                   	// #2
  43ef58:	lsl	x10, x10, x15
  43ef5c:	cmp	x9, x10
  43ef60:	b.eq	43f2f4 <ferror@plt+0x3ba54>  // b.none
  43ef64:	mov	x0, #0x3                   	// #3
  43ef68:	lsl	x15, x0, x15
  43ef6c:	cmp	x9, x15
  43ef70:	b.ne	43f2b8 <ferror@plt+0x3ba18>  // b.any
  43ef74:	mov	x19, #0xffffffffffffffff    	// #-1
  43ef78:	cbz	x5, 43efc0 <ferror@plt+0x3b720>
  43ef7c:	ldrh	w19, [x5, #16]
  43ef80:	add	x0, x5, #0x10
  43ef84:	cbz	w19, 43efb4 <ferror@plt+0x3b714>
  43ef88:	ldrh	w1, [x5, #18]
  43ef8c:	add	x0, x5, #0x12
  43ef90:	strh	w1, [x5, #16]
  43ef94:	cbz	w1, 43efb4 <ferror@plt+0x3b714>
  43ef98:	ldrh	w1, [x5, #20]
  43ef9c:	add	x0, x5, #0x14
  43efa0:	strh	w1, [x5, #18]
  43efa4:	cbz	w1, 43efb4 <ferror@plt+0x3b714>
  43efa8:	ldrh	w1, [x5, #22]
  43efac:	add	x0, x5, #0x16
  43efb0:	strh	w1, [x5, #20]
  43efb4:	sub	w19, w19, #0x1
  43efb8:	strh	wzr, [x0]
  43efbc:	sxtw	x19, w19
  43efc0:	mov	x0, x21
  43efc4:	mov	x2, x22
  43efc8:	mov	x5, x8
  43efcc:	mov	x3, x26
  43efd0:	mov	x1, x24
  43efd4:	mov	x7, x20
  43efd8:	mov	w6, #0x0                   	// #0
  43efdc:	bl	43eee0 <ferror@plt+0x3b640>
  43efe0:	ldr	x2, [x22, #40]
  43efe4:	mov	x21, x0
  43efe8:	cbz	x2, 43f064 <ferror@plt+0x3b7c4>
  43efec:	mov	x4, x19
  43eff0:	mov	x1, x21
  43eff4:	mov	x0, x20
  43eff8:	mov	w5, #0x0                   	// #0
  43effc:	mov	x3, #0x0                   	// #0
  43f000:	bl	4366b0 <ferror@plt+0x32e10>
  43f004:	mov	x23, x0
  43f008:	mov	x0, x23
  43f00c:	ldp	x19, x20, [sp, #16]
  43f010:	ldp	x21, x22, [sp, #32]
  43f014:	ldp	x23, x24, [sp, #48]
  43f018:	ldp	x25, x26, [sp, #64]
  43f01c:	ldp	x29, x30, [sp], #160
  43f020:	ret
  43f024:	mov	w4, w6
  43f028:	cbz	x5, 43f038 <ferror@plt+0x3b798>
  43f02c:	ldr	x1, [x5]
  43f030:	cmp	x1, #0x0
  43f034:	b.gt	43f268 <ferror@plt+0x3b9c8>
  43f038:	cmp	w19, #0x10
  43f03c:	cbnz	w4, 43f090 <ferror@plt+0x3b7f0>
  43f040:	b.hi	43f290 <ferror@plt+0x3b9f0>  // b.pmore
  43f044:	add	x0, x22, w19, sxtw #3
  43f048:	sxtw	x25, w19
  43f04c:	ldr	x23, [x0, #8]
  43f050:	cbnz	x23, 43f008 <ferror@plt+0x3b768>
  43f054:	cmp	w19, #0x8
  43f058:	b.eq	43f4b8 <ferror@plt+0x3bc18>  // b.none
  43f05c:	mov	x8, #0x0                   	// #0
  43f060:	b	43f0ac <ferror@plt+0x3b80c>
  43f064:	mov	w1, #0x4                   	// #4
  43f068:	mov	x0, x20
  43f06c:	bl	4362f0 <ferror@plt+0x32a50>
  43f070:	mov	x2, x0
  43f074:	adrp	x1, 452000 <warn@@Base+0x109e8>
  43f078:	mov	x0, x20
  43f07c:	add	x1, x1, #0xb78
  43f080:	bl	436b18 <ferror@plt+0x33278>
  43f084:	mov	x2, x0
  43f088:	str	x0, [x22, #40]
  43f08c:	b	43efec <ferror@plt+0x3b74c>
  43f090:	b.hi	43f290 <ferror@plt+0x3b9f0>  // b.pmore
  43f094:	add	x0, x22, w19, sxtw #3
  43f098:	sxtw	x25, w19
  43f09c:	ldr	x23, [x0, #8]
  43f0a0:	cbnz	x23, 43f008 <ferror@plt+0x3b768>
  43f0a4:	cmp	w19, #0x8
  43f0a8:	b.eq	43f4b4 <ferror@plt+0x3bc14>  // b.none
  43f0ac:	cmp	w19, #0x8
  43f0b0:	b.gt	43f174 <ferror@plt+0x3b8d4>
  43f0b4:	cmp	w19, #0x4
  43f0b8:	b.eq	43f494 <ferror@plt+0x3bbf4>  // b.none
  43f0bc:	b.le	43f140 <ferror@plt+0x3b8a0>
  43f0c0:	cmp	w19, #0x6
  43f0c4:	b.eq	43f350 <ferror@plt+0x3bab0>  // b.none
  43f0c8:	cmp	w19, #0x7
  43f0cc:	b.ne	43f118 <ferror@plt+0x3b878>  // b.any
  43f0d0:	mov	w1, #0x8                   	// #8
  43f0d4:	mov	x0, x20
  43f0d8:	bl	436328 <ferror@plt+0x32a88>
  43f0dc:	mov	x2, x0
  43f0e0:	adrp	x1, 452000 <warn@@Base+0x109e8>
  43f0e4:	add	x1, x1, #0x978
  43f0e8:	mov	x0, x20
  43f0ec:	bl	436b18 <ferror@plt+0x33278>
  43f0f0:	mov	x23, x0
  43f0f4:	add	x22, x22, x25, lsl #3
  43f0f8:	str	x23, [x22, #8]
  43f0fc:	b	43f008 <ferror@plt+0x3b768>
  43f100:	bl	43eee0 <ferror@plt+0x3b640>
  43f104:	mov	x1, x0
  43f108:	mov	x0, x20
  43f10c:	bl	436518 <ferror@plt+0x32c78>
  43f110:	mov	x23, x0
  43f114:	b	43f008 <ferror@plt+0x3b768>
  43f118:	cmp	w19, #0x5
  43f11c:	b.ne	43f568 <ferror@plt+0x3bcc8>  // b.any
  43f120:	mov	w2, #0x0                   	// #0
  43f124:	mov	w1, #0x4                   	// #4
  43f128:	mov	x0, x20
  43f12c:	bl	4362f0 <ferror@plt+0x32a50>
  43f130:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43f134:	mov	x2, x0
  43f138:	add	x1, x1, #0xb38
  43f13c:	b	43f0e8 <ferror@plt+0x3b848>
  43f140:	cmp	w19, #0x2
  43f144:	b.eq	43f330 <ferror@plt+0x3ba90>  // b.none
  43f148:	b.le	43f1ac <ferror@plt+0x3b90c>
  43f14c:	cmp	w19, #0x3
  43f150:	b.ne	43f568 <ferror@plt+0x3bcc8>  // b.any
  43f154:	mov	w2, #0x0                   	// #0
  43f158:	mov	w1, #0x2                   	// #2
  43f15c:	mov	x0, x20
  43f160:	bl	4362f0 <ferror@plt+0x32a50>
  43f164:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43f168:	mov	x2, x0
  43f16c:	add	x1, x1, #0xb30
  43f170:	b	43f0e8 <ferror@plt+0x3b848>
  43f174:	cmp	w19, #0xd
  43f178:	b.eq	43f474 <ferror@plt+0x3bbd4>  // b.none
  43f17c:	b.le	43f1f4 <ferror@plt+0x3b954>
  43f180:	cmp	w19, #0xf
  43f184:	b.eq	43f36c <ferror@plt+0x3bacc>  // b.none
  43f188:	cmp	w19, #0x10
  43f18c:	b.ne	43f1cc <ferror@plt+0x3b92c>  // b.any
  43f190:	mov	w1, #0xc                   	// #12
  43f194:	mov	x0, x20
  43f198:	bl	436328 <ferror@plt+0x32a88>
  43f19c:	mov	x2, x0
  43f1a0:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43f1a4:	add	x1, x1, #0xba0
  43f1a8:	b	43f0e8 <ferror@plt+0x3b848>
  43f1ac:	cmp	w19, #0x1
  43f1b0:	b.hi	43f568 <ferror@plt+0x3bcc8>  // b.pmore
  43f1b4:	mov	x0, x20
  43f1b8:	bl	4362c8 <ferror@plt+0x32a28>
  43f1bc:	adrp	x1, 452000 <warn@@Base+0x109e8>
  43f1c0:	mov	x2, x0
  43f1c4:	add	x1, x1, #0x8d8
  43f1c8:	b	43f0e8 <ferror@plt+0x3b848>
  43f1cc:	cmp	w19, #0xe
  43f1d0:	b.ne	43f568 <ferror@plt+0x3bcc8>  // b.any
  43f1d4:	mov	w2, #0x1                   	// #1
  43f1d8:	mov	w1, #0x4                   	// #4
  43f1dc:	mov	x0, x20
  43f1e0:	bl	4362f0 <ferror@plt+0x32a50>
  43f1e4:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43f1e8:	mov	x2, x0
  43f1ec:	add	x1, x1, #0xb70
  43f1f0:	b	43f0e8 <ferror@plt+0x3b848>
  43f1f4:	cmp	w19, #0xa
  43f1f8:	b.eq	43f38c <ferror@plt+0x3baec>  // b.none
  43f1fc:	cmp	w19, #0xc
  43f200:	b.ne	43f224 <ferror@plt+0x3b984>  // b.any
  43f204:	mov	w2, #0x1                   	// #1
  43f208:	mov	x0, x20
  43f20c:	mov	w1, w2
  43f210:	bl	4362f0 <ferror@plt+0x32a50>
  43f214:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43f218:	mov	x2, x0
  43f21c:	add	x1, x1, #0xb40
  43f220:	b	43f0e8 <ferror@plt+0x3b848>
  43f224:	cmp	w19, #0x9
  43f228:	b.ne	43f568 <ferror@plt+0x3bcc8>  // b.any
  43f22c:	cbz	x8, 43f314 <ferror@plt+0x3ba74>
  43f230:	ldr	x5, [x8, #24]
  43f234:	mov	x6, x20
  43f238:	mov	w3, w19
  43f23c:	mov	x1, x24
  43f240:	mov	x0, x21
  43f244:	add	x4, x8, #0xa
  43f248:	mov	x2, x22
  43f24c:	bl	43f580 <ferror@plt+0x3bce0>
  43f250:	mov	x23, x0
  43f254:	mov	x1, x26
  43f258:	mov	x0, x22
  43f25c:	bl	43ebc0 <ferror@plt+0x3b320>
  43f260:	str	x23, [x0]
  43f264:	b	43f008 <ferror@plt+0x3b768>
  43f268:	mov	x0, x2
  43f26c:	bl	43ebc0 <ferror@plt+0x3b320>
  43f270:	ldr	x23, [x0]
  43f274:	cbnz	x23, 43f008 <ferror@plt+0x3b768>
  43f278:	mov	x1, x0
  43f27c:	mov	x2, #0x0                   	// #0
  43f280:	mov	x0, x20
  43f284:	bl	436268 <ferror@plt+0x329c8>
  43f288:	mov	x23, x0
  43f28c:	b	43f008 <ferror@plt+0x3b768>
  43f290:	mov	x0, x20
  43f294:	bl	4362c8 <ferror@plt+0x32a28>
  43f298:	mov	x23, x0
  43f29c:	mov	x0, x23
  43f2a0:	ldp	x19, x20, [sp, #16]
  43f2a4:	ldp	x21, x22, [sp, #32]
  43f2a8:	ldp	x23, x24, [sp, #48]
  43f2ac:	ldp	x25, x26, [sp, #64]
  43f2b0:	ldp	x29, x30, [sp], #160
  43f2b4:	ret
  43f2b8:	mov	w2, #0x5                   	// #5
  43f2bc:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43f2c0:	mov	x0, #0x0                   	// #0
  43f2c4:	add	x1, x1, #0x3f0
  43f2c8:	bl	403700 <dcgettext@plt>
  43f2cc:	mov	x23, #0x0                   	// #0
  43f2d0:	mov	w1, w19
  43f2d4:	bl	440148 <ferror@plt+0x3c8a8>
  43f2d8:	mov	x0, x23
  43f2dc:	ldp	x19, x20, [sp, #16]
  43f2e0:	ldp	x21, x22, [sp, #32]
  43f2e4:	ldp	x23, x24, [sp, #48]
  43f2e8:	ldp	x25, x26, [sp, #64]
  43f2ec:	ldp	x29, x30, [sp], #160
  43f2f0:	ret
  43f2f4:	bl	43eee0 <ferror@plt+0x3b640>
  43f2f8:	mov	x1, x0
  43f2fc:	mov	w3, #0x0                   	// #0
  43f300:	mov	x0, x20
  43f304:	mov	x2, #0x0                   	// #0
  43f308:	bl	436578 <ferror@plt+0x32cd8>
  43f30c:	mov	x23, x0
  43f310:	b	43f008 <ferror@plt+0x3b768>
  43f314:	mov	x0, x20
  43f318:	mov	x3, #0x0                   	// #0
  43f31c:	mov	x2, #0x0                   	// #0
  43f320:	mov	w1, #0x0                   	// #0
  43f324:	bl	4363b8 <ferror@plt+0x32b18>
  43f328:	mov	x23, x0
  43f32c:	b	43f254 <ferror@plt+0x3b9b4>
  43f330:	mov	w2, #0x0                   	// #0
  43f334:	mov	w1, #0x1                   	// #1
  43f338:	mov	x0, x20
  43f33c:	bl	4362f0 <ferror@plt+0x32a50>
  43f340:	adrp	x1, 457000 <warn@@Base+0x159e8>
  43f344:	mov	x2, x0
  43f348:	add	x1, x1, #0x800
  43f34c:	b	43f0e8 <ferror@plt+0x3b848>
  43f350:	mov	w1, #0x4                   	// #4
  43f354:	mov	x0, x20
  43f358:	bl	436328 <ferror@plt+0x32a88>
  43f35c:	mov	x2, x0
  43f360:	adrp	x1, 452000 <warn@@Base+0x109e8>
  43f364:	add	x1, x1, #0x970
  43f368:	b	43f0e8 <ferror@plt+0x3b848>
  43f36c:	mov	w2, #0x1                   	// #1
  43f370:	mov	w1, #0x4                   	// #4
  43f374:	mov	x0, x20
  43f378:	bl	4362f0 <ferror@plt+0x32a50>
  43f37c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43f380:	mov	x2, x0
  43f384:	add	x1, x1, #0xb90
  43f388:	b	43f0e8 <ferror@plt+0x3b848>
  43f38c:	cbz	x8, 43f508 <ferror@plt+0x3bc68>
  43f390:	mov	x0, #0x50                  	// #80
  43f394:	stp	x27, x28, [sp, #80]
  43f398:	mov	w23, #0x0                   	// #0
  43f39c:	ldr	x28, [x8, #24]
  43f3a0:	bl	4032a0 <xmalloc@plt>
  43f3a4:	mov	x25, x0
  43f3a8:	mov	x0, #0x50                  	// #80
  43f3ac:	bl	4032a0 <xmalloc@plt>
  43f3b0:	str	x0, [sp, #96]
  43f3b4:	ldr	x1, [x24, #24]
  43f3b8:	cmp	x1, x28
  43f3bc:	b.ge	43f414 <ferror@plt+0x3bb74>  // b.tcont
  43f3c0:	ldp	x3, x1, [x24, #8]
  43f3c4:	add	x2, sp, #0x78
  43f3c8:	mov	x0, x21
  43f3cc:	cmp	x1, x3
  43f3d0:	b.ge	43f414 <ferror@plt+0x3bb74>  // b.tcont
  43f3d4:	ldr	x3, [x24]
  43f3d8:	ldr	x27, [x3, x1, lsl #3]
  43f3dc:	mov	x1, x27
  43f3e0:	bl	403580 <bfd_coff_get_syment@plt>
  43f3e4:	cbz	w0, 43f520 <ferror@plt+0x3bc80>
  43f3e8:	ldp	x1, x4, [x24, #16]
  43f3ec:	ldrb	w0, [sp, #153]
  43f3f0:	ldrb	w2, [sp, #152]
  43f3f4:	add	x0, x0, #0x1
  43f3f8:	cmp	w2, #0x10
  43f3fc:	add	x1, x1, #0x1
  43f400:	add	x0, x0, x4
  43f404:	stp	x1, x0, [x24, #16]
  43f408:	b.eq	43f434 <ferror@plt+0x3bb94>  // b.none
  43f40c:	cmp	w2, #0x66
  43f410:	b.ne	43f468 <ferror@plt+0x3bbc8>  // b.any
  43f414:	ldr	x2, [sp, #96]
  43f418:	str	xzr, [x25, w23, sxtw #3]
  43f41c:	mov	x1, x25
  43f420:	mov	x0, x20
  43f424:	bl	4364b8 <ferror@plt+0x32c18>
  43f428:	mov	x23, x0
  43f42c:	ldp	x27, x28, [sp, #80]
  43f430:	b	43f254 <ferror@plt+0x3b9b4>
  43f434:	add	w2, w23, #0x1
  43f438:	cmp	w19, w2
  43f43c:	b.le	43f4d4 <ferror@plt+0x3bc34>
  43f440:	ldr	x0, [x27, #32]
  43f444:	sxtw	x1, w23
  43f448:	mov	w23, w2
  43f44c:	ldp	x2, x4, [x27, #8]
  43f450:	ldr	x0, [x0, #40]
  43f454:	str	x2, [x25, x1, lsl #3]
  43f458:	ldr	x2, [sp, #96]
  43f45c:	add	x0, x0, x4
  43f460:	str	x0, [x2, x1, lsl #3]
  43f464:	ldr	x0, [x24, #24]
  43f468:	cmp	x0, x28
  43f46c:	b.lt	43f3c0 <ferror@plt+0x3bb20>  // b.tstop
  43f470:	b	43f414 <ferror@plt+0x3bb74>
  43f474:	mov	w2, #0x1                   	// #1
  43f478:	mov	w1, #0x2                   	// #2
  43f47c:	mov	x0, x20
  43f480:	bl	4362f0 <ferror@plt+0x32a50>
  43f484:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43f488:	mov	x2, x0
  43f48c:	add	x1, x1, #0xb60
  43f490:	b	43f0e8 <ferror@plt+0x3b848>
  43f494:	mov	w1, w19
  43f498:	mov	w2, #0x0                   	// #0
  43f49c:	mov	x0, x20
  43f4a0:	bl	4362f0 <ferror@plt+0x32a50>
  43f4a4:	adrp	x1, 452000 <warn@@Base+0x109e8>
  43f4a8:	mov	x2, x0
  43f4ac:	add	x1, x1, #0xb78
  43f4b0:	b	43f0e8 <ferror@plt+0x3b848>
  43f4b4:	cbnz	x8, 43f230 <ferror@plt+0x3b990>
  43f4b8:	mov	x0, x20
  43f4bc:	mov	x3, #0x0                   	// #0
  43f4c0:	mov	x2, #0x0                   	// #0
  43f4c4:	mov	w1, #0x1                   	// #1
  43f4c8:	bl	4363b8 <ferror@plt+0x32b18>
  43f4cc:	mov	x23, x0
  43f4d0:	b	43f254 <ferror@plt+0x3b9b4>
  43f4d4:	add	w19, w19, #0xa
  43f4d8:	mov	x0, x25
  43f4dc:	str	w2, [sp, #108]
  43f4e0:	sbfiz	x25, x19, #3, #32
  43f4e4:	mov	x1, x25
  43f4e8:	bl	4031f0 <xrealloc@plt>
  43f4ec:	mov	x1, x25
  43f4f0:	mov	x25, x0
  43f4f4:	ldr	x0, [sp, #96]
  43f4f8:	bl	4031f0 <xrealloc@plt>
  43f4fc:	str	x0, [sp, #96]
  43f500:	ldr	w2, [sp, #108]
  43f504:	b	43f440 <ferror@plt+0x3bba0>
  43f508:	mov	x0, x20
  43f50c:	mov	x2, #0x0                   	// #0
  43f510:	mov	x1, #0x0                   	// #0
  43f514:	bl	4364b8 <ferror@plt+0x32c18>
  43f518:	mov	x23, x0
  43f51c:	b	43f254 <ferror@plt+0x3b9b4>
  43f520:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43f524:	add	x1, x1, #0x418
  43f528:	mov	w2, #0x5                   	// #5
  43f52c:	mov	x0, #0x0                   	// #0
  43f530:	bl	403700 <dcgettext@plt>
  43f534:	mov	x19, x0
  43f538:	bl	403260 <bfd_get_error@plt>
  43f53c:	mov	x23, #0x0                   	// #0
  43f540:	bl	4036e0 <bfd_errmsg@plt>
  43f544:	mov	x1, x0
  43f548:	mov	x0, x19
  43f54c:	bl	440148 <ferror@plt+0x3c8a8>
  43f550:	mov	x0, x25
  43f554:	bl	403510 <free@plt>
  43f558:	ldr	x0, [sp, #96]
  43f55c:	bl	403510 <free@plt>
  43f560:	ldp	x27, x28, [sp, #80]
  43f564:	b	43f254 <ferror@plt+0x3b9b4>
  43f568:	mov	x0, x20
  43f56c:	bl	4362c8 <ferror@plt+0x32a28>
  43f570:	cmp	w19, #0x10
  43f574:	mov	x23, x0
  43f578:	b.hi	43f008 <ferror@plt+0x3b768>  // b.pmore
  43f57c:	b	43f0f4 <ferror@plt+0x3b854>
  43f580:	stp	x29, x30, [sp, #-208]!
  43f584:	mov	x29, sp
  43f588:	stp	x27, x28, [sp, #80]
  43f58c:	mov	x28, x1
  43f590:	stp	x19, x20, [sp, #16]
  43f594:	mov	x19, #0x0                   	// #0
  43f598:	mov	w20, w19
  43f59c:	stp	x21, x22, [sp, #32]
  43f5a0:	mov	x22, x5
  43f5a4:	mov	x21, x0
  43f5a8:	mov	x0, #0x50                  	// #80
  43f5ac:	stp	x23, x24, [sp, #48]
  43f5b0:	mov	w24, w19
  43f5b4:	stp	x25, x26, [sp, #64]
  43f5b8:	mov	x25, x6
  43f5bc:	mov	w26, #0xa                   	// #10
  43f5c0:	str	x2, [sp, #104]
  43f5c4:	str	w3, [sp, #116]
  43f5c8:	str	x4, [sp, #120]
  43f5cc:	bl	4032a0 <xmalloc@plt>
  43f5d0:	mov	x23, x0
  43f5d4:	ldr	x0, [x28, #24]
  43f5d8:	cmp	x0, x22
  43f5dc:	b.ge	43f6d4 <ferror@plt+0x3be34>  // b.tcont
  43f5e0:	ldp	x0, x1, [x28, #8]
  43f5e4:	cmp	x1, x0
  43f5e8:	b.ge	43f6d4 <ferror@plt+0x3be34>  // b.tcont
  43f5ec:	ldr	x3, [x28]
  43f5f0:	add	x2, sp, #0x80
  43f5f4:	mov	x0, x21
  43f5f8:	ldr	x27, [x3, x1, lsl #3]
  43f5fc:	mov	x1, x27
  43f600:	bl	403580 <bfd_coff_get_syment@plt>
  43f604:	cbz	w0, 43f788 <ferror@plt+0x3bee8>
  43f608:	ldp	x0, x6, [x28, #16]
  43f60c:	mov	x5, #0x0                   	// #0
  43f610:	ldrb	w2, [sp, #161]
  43f614:	add	w1, w2, #0x1
  43f618:	add	x0, x0, #0x1
  43f61c:	add	x1, x6, w1, sxtw
  43f620:	stp	x0, x1, [x28, #16]
  43f624:	cbnz	w2, 43f728 <ferror@plt+0x3be88>
  43f628:	ldrb	w0, [sp, #160]
  43f62c:	cmp	w0, #0x12
  43f630:	b.eq	43f758 <ferror@plt+0x3beb8>  // b.none
  43f634:	b.hi	43f714 <ferror@plt+0x3be74>  // b.pmore
  43f638:	cmp	w0, #0x8
  43f63c:	b.eq	43f648 <ferror@plt+0x3bda8>  // b.none
  43f640:	cmp	w0, #0xb
  43f644:	b.ne	43f71c <ferror@plt+0x3be7c>  // b.any
  43f648:	ldr	x1, [x27, #32]
  43f64c:	mov	x10, #0x0                   	// #0
  43f650:	ldr	x0, [x27, #16]
  43f654:	ldr	x24, [x1, #40]
  43f658:	add	x24, x24, x0
  43f65c:	lsl	x24, x24, #3
  43f660:	ldrh	w4, [sp, #158]
  43f664:	mov	x3, x6
  43f668:	ldr	x2, [sp, #104]
  43f66c:	mov	x7, x25
  43f670:	mov	x1, x28
  43f674:	mov	w6, #0x1                   	// #1
  43f678:	mov	x0, x21
  43f67c:	str	x10, [sp, #96]
  43f680:	bl	43eee0 <ferror@plt+0x3b640>
  43f684:	mov	x2, x0
  43f688:	ldr	x1, [x27, #8]
  43f68c:	mov	x3, x24
  43f690:	ldr	x10, [sp, #96]
  43f694:	mov	x0, x25
  43f698:	mov	w5, #0x0                   	// #0
  43f69c:	mov	x4, x10
  43f6a0:	bl	436978 <ferror@plt+0x330d8>
  43f6a4:	mov	x24, x0
  43f6a8:	cbz	x0, 43f7bc <ferror@plt+0x3bf1c>
  43f6ac:	add	w20, w20, #0x1
  43f6b0:	cmp	w20, w26
  43f6b4:	b.ge	43f770 <ferror@plt+0x3bed0>  // b.tcont
  43f6b8:	ldr	x0, [x28, #24]
  43f6bc:	str	x24, [x23, x19, lsl #3]
  43f6c0:	add	x19, x19, #0x1
  43f6c4:	mov	w20, w19
  43f6c8:	mov	w24, w19
  43f6cc:	cmp	x0, x22
  43f6d0:	b.lt	43f5e0 <ferror@plt+0x3bd40>  // b.tstop
  43f6d4:	ldr	x0, [sp, #120]
  43f6d8:	mov	x3, x23
  43f6dc:	ldrh	w2, [x0]
  43f6e0:	ldr	w0, [sp, #116]
  43f6e4:	str	xzr, [x23, w24, sxtw #3]
  43f6e8:	cmp	w0, #0x8
  43f6ec:	mov	x0, x25
  43f6f0:	cset	w1, eq  // eq = none
  43f6f4:	bl	4363b8 <ferror@plt+0x32b18>
  43f6f8:	ldp	x19, x20, [sp, #16]
  43f6fc:	ldp	x21, x22, [sp, #32]
  43f700:	ldp	x23, x24, [sp, #48]
  43f704:	ldp	x25, x26, [sp, #64]
  43f708:	ldp	x27, x28, [sp, #80]
  43f70c:	ldp	x29, x30, [sp], #208
  43f710:	ret
  43f714:	cmp	w0, #0x66
  43f718:	b.eq	43f6d4 <ferror@plt+0x3be34>  // b.none
  43f71c:	mov	x10, #0x0                   	// #0
  43f720:	mov	x24, #0x0                   	// #0
  43f724:	b	43f660 <ferror@plt+0x3bdc0>
  43f728:	add	x3, sp, #0xa8
  43f72c:	mov	x1, x27
  43f730:	mov	x0, x21
  43f734:	mov	w2, #0x0                   	// #0
  43f738:	str	x6, [sp, #96]
  43f73c:	bl	4034c0 <bfd_coff_get_auxent@plt>
  43f740:	ldr	x6, [sp, #96]
  43f744:	cbz	w0, 43f7dc <ferror@plt+0x3bf3c>
  43f748:	ldrb	w0, [sp, #160]
  43f74c:	add	x5, sp, #0xa8
  43f750:	cmp	w0, #0x12
  43f754:	b.ne	43f634 <ferror@plt+0x3bd94>  // b.any
  43f758:	ldr	x1, [x27, #32]
  43f75c:	ldr	x0, [x27, #16]
  43f760:	ldr	x24, [x1, #40]
  43f764:	ldrh	w10, [sp, #178]
  43f768:	add	x24, x24, x0
  43f76c:	b	43f660 <ferror@plt+0x3bdc0>
  43f770:	add	w26, w26, #0xa
  43f774:	mov	x0, x23
  43f778:	sbfiz	x1, x26, #3, #32
  43f77c:	bl	4031f0 <xrealloc@plt>
  43f780:	mov	x23, x0
  43f784:	b	43f6b8 <ferror@plt+0x3be18>
  43f788:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43f78c:	add	x1, x1, #0x418
  43f790:	mov	w2, #0x5                   	// #5
  43f794:	mov	x0, #0x0                   	// #0
  43f798:	bl	403700 <dcgettext@plt>
  43f79c:	mov	x19, x0
  43f7a0:	bl	403260 <bfd_get_error@plt>
  43f7a4:	bl	4036e0 <bfd_errmsg@plt>
  43f7a8:	mov	x1, x0
  43f7ac:	mov	x0, x19
  43f7b0:	bl	440148 <ferror@plt+0x3c8a8>
  43f7b4:	mov	x0, x23
  43f7b8:	bl	403510 <free@plt>
  43f7bc:	mov	x0, #0x0                   	// #0
  43f7c0:	ldp	x19, x20, [sp, #16]
  43f7c4:	ldp	x21, x22, [sp, #32]
  43f7c8:	ldp	x23, x24, [sp, #48]
  43f7cc:	ldp	x25, x26, [sp, #64]
  43f7d0:	ldp	x27, x28, [sp, #80]
  43f7d4:	ldp	x29, x30, [sp], #208
  43f7d8:	ret
  43f7dc:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43f7e0:	add	x1, x1, #0x438
  43f7e4:	b	43f790 <ferror@plt+0x3bef0>
  43f7e8:	stp	x29, x30, [sp, #-400]!
  43f7ec:	cmp	x2, #0x0
  43f7f0:	mov	x29, sp
  43f7f4:	stp	x19, x20, [sp, #16]
  43f7f8:	mov	x19, x0
  43f7fc:	add	x0, sp, #0x200
  43f800:	add	x4, sp, #0x100
  43f804:	stp	x1, x2, [sp, #144]
  43f808:	stp	xzr, xzr, [x0, #-248]
  43f80c:	stp	xzr, xzr, [x4, #24]
  43f810:	stp	xzr, xzr, [x4, #40]
  43f814:	stp	xzr, xzr, [x4, #56]
  43f818:	stp	xzr, xzr, [x4, #72]
  43f81c:	stp	xzr, xzr, [x4, #88]
  43f820:	stp	xzr, xzr, [x4, #104]
  43f824:	stp	xzr, xzr, [x4, #120]
  43f828:	stp	xzr, xzr, [sp, #160]
  43f82c:	str	xzr, [sp, #256]
  43f830:	str	xzr, [sp, #392]
  43f834:	b.le	43f9b4 <ferror@plt+0x3c114>
  43f838:	adrp	x0, 454000 <warn@@Base+0x129e8>
  43f83c:	add	x0, x0, #0x4c0
  43f840:	mov	x20, x3
  43f844:	stp	x21, x22, [sp, #32]
  43f848:	mov	x22, x1
  43f84c:	mov	x21, x2
  43f850:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43f854:	add	x1, x1, #0x4b8
  43f858:	stp	x23, x24, [sp, #48]
  43f85c:	mov	x23, #0xffffffffffffffff    	// #-1
  43f860:	stp	x25, x26, [sp, #64]
  43f864:	mov	w26, #0x0                   	// #0
  43f868:	stp	x27, x28, [sp, #80]
  43f86c:	stp	xzr, xzr, [sp, #96]
  43f870:	stp	wzr, wzr, [sp, #112]
  43f874:	stp	xzr, x1, [sp, #120]
  43f878:	str	x0, [sp, #136]
  43f87c:	mov	x0, #0x0                   	// #0
  43f880:	b	43f8a4 <ferror@plt+0x3c004>
  43f884:	cmp	w0, #0x3
  43f888:	b.eq	43faf0 <ferror@plt+0x3c250>  // b.none
  43f88c:	b.ls	43f9d8 <ferror@plt+0x3c138>  // b.plast
  43f890:	cmp	w0, #0xe
  43f894:	b.ne	43f9c4 <ferror@plt+0x3c124>  // b.any
  43f898:	ldr	x0, [sp, #160]
  43f89c:	cmp	x0, x21
  43f8a0:	b.ge	43f9a4 <ferror@plt+0x3c104>  // b.tcont
  43f8a4:	ldr	x28, [x22, x0, lsl #3]
  43f8a8:	add	x2, sp, #0xb0
  43f8ac:	mov	x0, x19
  43f8b0:	mov	x1, x28
  43f8b4:	bl	403580 <bfd_coff_get_syment@plt>
  43f8b8:	cbz	w0, 43fc68 <ferror@plt+0x3c3c8>
  43f8bc:	ldp	x1, x25, [sp, #160]
  43f8c0:	mov	x24, #0x0                   	// #0
  43f8c4:	ldrb	w2, [sp, #209]
  43f8c8:	ldr	x27, [x28, #8]
  43f8cc:	add	w0, w2, #0x1
  43f8d0:	add	x1, x1, #0x1
  43f8d4:	add	x0, x25, w0, sxtw
  43f8d8:	stp	x1, x0, [sp, #160]
  43f8dc:	cbnz	w2, 43fa70 <ferror@plt+0x3c1d0>
  43f8e0:	ldrb	w0, [sp, #208]
  43f8e4:	cmp	x25, x23
  43f8e8:	b.eq	43fa50 <ferror@plt+0x3c1b0>  // b.none
  43f8ec:	cmp	w0, #0x64
  43f8f0:	b.eq	43fab0 <ferror@plt+0x3c210>  // b.none
  43f8f4:	b.ls	43f884 <ferror@plt+0x3bfe4>  // b.plast
  43f8f8:	cmp	w0, #0x65
  43f8fc:	b.eq	43fafc <ferror@plt+0x3c25c>  // b.none
  43f900:	cmp	w0, #0x7f
  43f904:	b.eq	43f9e0 <ferror@plt+0x3c140>  // b.none
  43f908:	tbz	w0, #7, 43f980 <ferror@plt+0x3c0e0>
  43f90c:	cmp	w0, #0xff
  43f910:	b.eq	43f898 <ferror@plt+0x3bff8>  // b.none
  43f914:	ldrh	w4, [sp, #206]
  43f918:	mov	x5, x24
  43f91c:	mov	x7, x20
  43f920:	mov	x3, x25
  43f924:	add	x2, sp, #0x100
  43f928:	add	x1, sp, #0x90
  43f92c:	mov	x0, x19
  43f930:	mov	w6, #0x1                   	// #1
  43f934:	bl	43eee0 <ferror@plt+0x3b640>
  43f938:	mov	x5, x0
  43f93c:	cbz	x0, 43f960 <ferror@plt+0x3c0c0>
  43f940:	ldrb	w3, [sp, #208]
  43f944:	mov	x2, x25
  43f948:	mov	x1, x28
  43f94c:	mov	w6, w26
  43f950:	mov	x4, x20
  43f954:	add	x0, sp, #0x100
  43f958:	bl	43ecd8 <ferror@plt+0x3b438>
  43f95c:	cbnz	w0, 43f898 <ferror@plt+0x3bff8>
  43f960:	mov	w0, #0x0                   	// #0
  43f964:	ldp	x19, x20, [sp, #16]
  43f968:	ldp	x21, x22, [sp, #32]
  43f96c:	ldp	x23, x24, [sp, #48]
  43f970:	ldp	x25, x26, [sp, #64]
  43f974:	ldp	x27, x28, [sp, #80]
  43f978:	ldp	x29, x30, [sp], #400
  43f97c:	ret
  43f980:	cmp	w0, #0x67
  43f984:	b.eq	43fa58 <ferror@plt+0x3c1b8>  // b.none
  43f988:	sub	w0, w0, #0x68
  43f98c:	and	w0, w0, #0xff
  43f990:	cmp	w0, #0x2
  43f994:	b.hi	43f914 <ferror@plt+0x3c074>  // b.pmore
  43f998:	ldr	x0, [sp, #160]
  43f99c:	cmp	x0, x21
  43f9a0:	b.lt	43f8a4 <ferror@plt+0x3c004>  // b.tstop
  43f9a4:	ldp	x21, x22, [sp, #32]
  43f9a8:	ldp	x23, x24, [sp, #48]
  43f9ac:	ldp	x25, x26, [sp, #64]
  43f9b0:	ldp	x27, x28, [sp, #80]
  43f9b4:	mov	w0, #0x1                   	// #1
  43f9b8:	ldp	x19, x20, [sp, #16]
  43f9bc:	ldp	x29, x30, [sp], #400
  43f9c0:	ret
  43f9c4:	and	w0, w0, #0xfffffffd
  43f9c8:	and	w0, w0, #0xff
  43f9cc:	cmp	w0, #0x5
  43f9d0:	b.eq	43f898 <ferror@plt+0x3bff8>  // b.none
  43f9d4:	b	43f914 <ferror@plt+0x3c074>
  43f9d8:	cmp	w0, #0x2
  43f9dc:	b.ne	43f914 <ferror@plt+0x3c074>  // b.any
  43f9e0:	ldrh	w4, [sp, #206]
  43f9e4:	ldr	x3, [x19, #248]
  43f9e8:	mov	x1, #0x2                   	// #2
  43f9ec:	ldr	w2, [x3, #64]
  43f9f0:	ldr	w3, [x3, #60]
  43f9f4:	and	x2, x2, x4
  43f9f8:	lsl	x1, x1, x3
  43f9fc:	cmp	x2, x1
  43fa00:	b.ne	43f918 <ferror@plt+0x3c078>  // b.any
  43fa04:	ldrb	w1, [sp, #209]
  43fa08:	str	xzr, [sp, #104]
  43fa0c:	cbz	w1, 43fa2c <ferror@plt+0x3c18c>
  43fa10:	ldr	x1, [x28, #32]
  43fa14:	ldr	x2, [x28, #16]
  43fa18:	ldr	x25, [sp, #224]
  43fa1c:	ldr	x1, [x1, #40]
  43fa20:	add	x25, x25, x2
  43fa24:	add	x1, x25, x1
  43fa28:	str	x1, [sp, #104]
  43fa2c:	ldr	x2, [x19, #8]
  43fa30:	mov	x1, x28
  43fa34:	str	x27, [sp, #96]
  43fa38:	stp	w4, w0, [sp, #112]
  43fa3c:	mov	x0, x19
  43fa40:	ldr	x2, [x2, #560]
  43fa44:	blr	x2
  43fa48:	str	x0, [sp, #120]
  43fa4c:	b	43f898 <ferror@plt+0x3bff8>
  43fa50:	cmp	w0, #0x67
  43fa54:	b.ne	43fa90 <ferror@plt+0x3c1f0>  // b.any
  43fa58:	mov	x1, x27
  43fa5c:	mov	x0, x20
  43fa60:	ldr	x23, [sp, #192]
  43fa64:	bl	4355e0 <ferror@plt+0x31d40>
  43fa68:	cbnz	w0, 43f898 <ferror@plt+0x3bff8>
  43fa6c:	b	43f960 <ferror@plt+0x3c0c0>
  43fa70:	add	x3, sp, #0xd8
  43fa74:	mov	x1, x28
  43fa78:	mov	x0, x19
  43fa7c:	mov	w2, #0x0                   	// #0
  43fa80:	bl	4034c0 <bfd_coff_get_auxent@plt>
  43fa84:	cbz	w0, 43fcb8 <ferror@plt+0x3c418>
  43fa88:	add	x24, sp, #0xd8
  43fa8c:	b	43f8e0 <ferror@plt+0x3c040>
  43fa90:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43fa94:	mov	x0, x20
  43fa98:	add	x1, x1, #0x458
  43fa9c:	bl	4355e0 <ferror@plt+0x31d40>
  43faa0:	cbz	w0, 43f960 <ferror@plt+0x3c0c0>
  43faa4:	ldrb	w0, [sp, #208]
  43faa8:	cmp	w0, #0x64
  43faac:	b.ne	43f8f4 <ferror@plt+0x3c054>  // b.any
  43fab0:	ldr	x1, [sp, #128]
  43fab4:	mov	x0, x27
  43fab8:	bl	4034a0 <strcmp@plt>
  43fabc:	cbz	w0, 43fbfc <ferror@plt+0x3c35c>
  43fac0:	ldr	x1, [sp, #136]
  43fac4:	mov	x0, x27
  43fac8:	bl	4034a0 <strcmp@plt>
  43facc:	cbnz	w0, 43f898 <ferror@plt+0x3bff8>
  43fad0:	ldr	x2, [x28, #32]
  43fad4:	mov	x0, x20
  43fad8:	ldr	x1, [x28, #16]
  43fadc:	ldr	x2, [x2, #40]
  43fae0:	add	x1, x2, x1
  43fae4:	bl	435b10 <ferror@plt+0x32270>
  43fae8:	cbnz	w0, 43f898 <ferror@plt+0x3bff8>
  43faec:	b	43f960 <ferror@plt+0x3c0c0>
  43faf0:	ldrh	w4, [sp, #206]
  43faf4:	cbz	w4, 43f898 <ferror@plt+0x3bff8>
  43faf8:	b	43f9e4 <ferror@plt+0x3c144>
  43fafc:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43fb00:	mov	x0, x27
  43fb04:	add	x1, x1, #0x468
  43fb08:	bl	4034a0 <strcmp@plt>
  43fb0c:	cbnz	w0, 43fbb0 <ferror@plt+0x3c310>
  43fb10:	ldr	x0, [sp, #96]
  43fb14:	cbz	x0, 43fcc4 <ferror@plt+0x3c424>
  43fb18:	ldr	x0, [x19, #248]
  43fb1c:	mov	x5, x24
  43fb20:	ldr	w8, [sp, #112]
  43fb24:	add	x2, sp, #0x100
  43fb28:	mov	x3, x25
  43fb2c:	mov	x7, x20
  43fb30:	ldr	w4, [x0, #68]
  43fb34:	add	x1, sp, #0x90
  43fb38:	ldr	w9, [x0, #56]
  43fb3c:	mov	w6, #0x0                   	// #0
  43fb40:	mov	x0, x19
  43fb44:	asr	w4, w8, w4
  43fb48:	eor	w24, w8, w4
  43fb4c:	and	w24, w24, w9
  43fb50:	eor	w4, w24, w4
  43fb54:	bl	43eee0 <ferror@plt+0x3b640>
  43fb58:	mov	x2, x0
  43fb5c:	cbz	x0, 43f960 <ferror@plt+0x3c0c0>
  43fb60:	ldr	w0, [sp, #116]
  43fb64:	mov	w3, #0x1                   	// #1
  43fb68:	cmp	w0, #0x2
  43fb6c:	b.eq	43fb78 <ferror@plt+0x3c2d8>  // b.none
  43fb70:	cmp	w0, #0x7f
  43fb74:	cset	w3, eq  // eq = none
  43fb78:	ldr	x0, [x28, #32]
  43fb7c:	ldr	x1, [sp, #96]
  43fb80:	ldr	x5, [x0, #40]
  43fb84:	mov	x0, x20
  43fb88:	ldr	x4, [x28, #16]
  43fb8c:	add	x4, x5, x4
  43fb90:	bl	435798 <ferror@plt+0x31ef8>
  43fb94:	cbz	w0, 43f960 <ferror@plt+0x3c0c0>
  43fb98:	ldr	x0, [sp, #120]
  43fb9c:	cbnz	x0, 43fc1c <ferror@plt+0x3c37c>
  43fba0:	mov	w26, #0x1                   	// #1
  43fba4:	str	xzr, [sp, #96]
  43fba8:	stp	wzr, wzr, [sp, #112]
  43fbac:	b	43f898 <ferror@plt+0x3bff8>
  43fbb0:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43fbb4:	mov	x0, x27
  43fbb8:	add	x1, x1, #0x498
  43fbbc:	bl	4034a0 <strcmp@plt>
  43fbc0:	cbnz	w0, 43f898 <ferror@plt+0x3bff8>
  43fbc4:	cbz	w26, 43fce0 <ferror@plt+0x3c440>
  43fbc8:	ldr	x1, [x28, #32]
  43fbcc:	mov	x0, x20
  43fbd0:	ldr	x2, [x28, #16]
  43fbd4:	ldr	x1, [x1, #40]
  43fbd8:	add	x1, x1, x2
  43fbdc:	ldr	x2, [sp, #104]
  43fbe0:	cmp	x1, x2
  43fbe4:	csel	x1, x1, x2, cs  // cs = hs, nlast
  43fbe8:	bl	4359c8 <ferror@plt+0x32128>
  43fbec:	cbz	w0, 43f960 <ferror@plt+0x3c0c0>
  43fbf0:	mov	w26, #0x0                   	// #0
  43fbf4:	str	xzr, [sp, #104]
  43fbf8:	b	43f898 <ferror@plt+0x3bff8>
  43fbfc:	ldr	x2, [x28, #32]
  43fc00:	mov	x0, x20
  43fc04:	ldr	x1, [x28, #16]
  43fc08:	ldr	x2, [x2, #40]
  43fc0c:	add	x1, x2, x1
  43fc10:	bl	435a50 <ferror@plt+0x321b0>
  43fc14:	cbnz	w0, 43f898 <ferror@plt+0x3bff8>
  43fc18:	b	43f960 <ferror@plt+0x3c0c0>
  43fc1c:	ldrb	w0, [sp, #209]
  43fc20:	mov	w24, #0x0                   	// #0
  43fc24:	cbnz	w0, 43fc98 <ferror@plt+0x3c3f8>
  43fc28:	ldr	x0, [sp, #120]
  43fc2c:	add	x27, x0, #0x10
  43fc30:	ldr	w1, [x0, #16]
  43fc34:	ldr	x0, [x28, #32]
  43fc38:	ldr	x26, [x0, #40]
  43fc3c:	cbnz	w1, 43fc4c <ferror@plt+0x3c3ac>
  43fc40:	b	43fca4 <ferror@plt+0x3c404>
  43fc44:	ldr	w1, [x27, #16]!
  43fc48:	cbz	w1, 43fca4 <ferror@plt+0x3c404>
  43fc4c:	ldr	x2, [x27, #8]
  43fc50:	add	w1, w1, w24
  43fc54:	mov	x0, x20
  43fc58:	add	x2, x26, x2
  43fc5c:	bl	435b90 <ferror@plt+0x322f0>
  43fc60:	cbnz	w0, 43fc44 <ferror@plt+0x3c3a4>
  43fc64:	b	43f960 <ferror@plt+0x3c0c0>
  43fc68:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43fc6c:	add	x1, x1, #0x418
  43fc70:	mov	w2, #0x5                   	// #5
  43fc74:	mov	x0, #0x0                   	// #0
  43fc78:	bl	403700 <dcgettext@plt>
  43fc7c:	mov	x19, x0
  43fc80:	bl	403260 <bfd_get_error@plt>
  43fc84:	bl	4036e0 <bfd_errmsg@plt>
  43fc88:	mov	x1, x0
  43fc8c:	mov	x0, x19
  43fc90:	bl	440148 <ferror@plt+0x3c8a8>
  43fc94:	b	43f960 <ferror@plt+0x3c0c0>
  43fc98:	ldrh	w24, [sp, #224]
  43fc9c:	sub	w24, w24, #0x1
  43fca0:	b	43fc28 <ferror@plt+0x3c388>
  43fca4:	mov	w26, #0x1                   	// #1
  43fca8:	str	xzr, [sp, #96]
  43fcac:	stp	wzr, wzr, [sp, #112]
  43fcb0:	str	xzr, [sp, #120]
  43fcb4:	b	43f898 <ferror@plt+0x3bff8>
  43fcb8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43fcbc:	add	x1, x1, #0x438
  43fcc0:	b	43fc70 <ferror@plt+0x3c3d0>
  43fcc4:	mov	w2, #0x5                   	// #5
  43fcc8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43fccc:	add	x1, x1, #0x470
  43fcd0:	bl	403700 <dcgettext@plt>
  43fcd4:	mov	x1, x25
  43fcd8:	bl	440148 <ferror@plt+0x3c8a8>
  43fcdc:	b	43f960 <ferror@plt+0x3c0c0>
  43fce0:	mov	w2, #0x5                   	// #5
  43fce4:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43fce8:	mov	x0, #0x0                   	// #0
  43fcec:	add	x1, x1, #0x4a0
  43fcf0:	bl	403700 <dcgettext@plt>
  43fcf4:	mov	x1, x25
  43fcf8:	bl	440148 <ferror@plt+0x3c8a8>
  43fcfc:	b	43f960 <ferror@plt+0x3c0c0>
  43fd00:	stp	x29, x30, [sp, #-32]!
  43fd04:	mov	x29, sp
  43fd08:	stp	x19, x20, [sp, #16]
  43fd0c:	mov	x19, x0
  43fd10:	bl	403260 <bfd_get_error@plt>
  43fd14:	cbnz	w0, 43fd6c <ferror@plt+0x3c4cc>
  43fd18:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43fd1c:	mov	w2, #0x5                   	// #5
  43fd20:	add	x1, x1, #0x4c8
  43fd24:	mov	x0, #0x0                   	// #0
  43fd28:	bl	403700 <dcgettext@plt>
  43fd2c:	mov	x20, x0
  43fd30:	adrp	x0, 471000 <_sch_istable+0x1478>
  43fd34:	ldr	x0, [x0, #3800]
  43fd38:	bl	4035f0 <fflush@plt>
  43fd3c:	cbz	x19, 43fd84 <ferror@plt+0x3c4e4>
  43fd40:	mov	x4, x20
  43fd44:	mov	x3, x19
  43fd48:	adrp	x1, 475000 <_bfd_std_section+0x3120>
  43fd4c:	adrp	x0, 471000 <_sch_istable+0x1478>
  43fd50:	ldp	x19, x20, [sp, #16]
  43fd54:	ldp	x29, x30, [sp], #32
  43fd58:	ldr	x2, [x1, #744]
  43fd5c:	adrp	x1, 453000 <warn@@Base+0x119e8>
  43fd60:	ldr	x0, [x0, #3776]
  43fd64:	add	x1, x1, #0x438
  43fd68:	b	403880 <fprintf@plt>
  43fd6c:	bl	4036e0 <bfd_errmsg@plt>
  43fd70:	mov	x20, x0
  43fd74:	adrp	x0, 471000 <_sch_istable+0x1478>
  43fd78:	ldr	x0, [x0, #3800]
  43fd7c:	bl	4035f0 <fflush@plt>
  43fd80:	cbnz	x19, 43fd40 <ferror@plt+0x3c4a0>
  43fd84:	mov	x3, x20
  43fd88:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  43fd8c:	adrp	x0, 471000 <_sch_istable+0x1478>
  43fd90:	adrp	x1, 458000 <warn@@Base+0x169e8>
  43fd94:	ldp	x19, x20, [sp, #16]
  43fd98:	add	x1, x1, #0x7f0
  43fd9c:	ldp	x29, x30, [sp], #32
  43fda0:	ldr	x2, [x2, #744]
  43fda4:	ldr	x0, [x0, #3776]
  43fda8:	b	403880 <fprintf@plt>
  43fdac:	nop
  43fdb0:	stp	x29, x30, [sp, #-80]!
  43fdb4:	mov	x29, sp
  43fdb8:	stp	x21, x22, [sp, #32]
  43fdbc:	mov	x21, x1
  43fdc0:	ldr	w1, [x1, #12]
  43fdc4:	stp	x19, x20, [sp, #16]
  43fdc8:	mov	w20, #0x60                  	// #96
  43fdcc:	add	w1, w1, #0x1
  43fdd0:	stp	x23, x24, [sp, #48]
  43fdd4:	mov	x22, x0
  43fdd8:	ldr	x2, [x21, #16]
  43fddc:	smull	x0, w1, w20
  43fde0:	str	w1, [x21, #12]
  43fde4:	cmp	x2, x0
  43fde8:	b.cs	43fe30 <ferror@plt+0x3c590>  // b.hs, b.nlast
  43fdec:	mov	w19, #0xc0                  	// #192
  43fdf0:	cmp	w1, #0x3f
  43fdf4:	ldr	x0, [x21, #24]
  43fdf8:	smull	x1, w1, w19
  43fdfc:	mov	x19, #0x3000                	// #12288
  43fe00:	csel	x19, x1, x19, gt
  43fe04:	mov	x1, x19
  43fe08:	bl	4031f0 <xrealloc@plt>
  43fe0c:	ldr	x2, [x21, #16]
  43fe10:	str	x0, [x21, #24]
  43fe14:	mov	w1, #0x0                   	// #0
  43fe18:	add	x0, x0, x2
  43fe1c:	sub	x2, x19, x2
  43fe20:	bl	403290 <memset@plt>
  43fe24:	str	x19, [x21, #16]
  43fe28:	ldr	w0, [x21, #12]
  43fe2c:	smull	x0, w0, w20
  43fe30:	ldr	x3, [x21, #24]
  43fe34:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43fe38:	ldr	x4, [x22]
  43fe3c:	add	x3, x3, x0
  43fe40:	add	x1, x1, #0x4e0
  43fe44:	mov	w2, #0x5                   	// #5
  43fe48:	mov	x0, #0x0                   	// #0
  43fe4c:	stur	x4, [x3, #-96]
  43fe50:	bl	403700 <dcgettext@plt>
  43fe54:	mov	x19, x0
  43fe58:	ldr	w1, [x22, #16]
  43fe5c:	ldr	x23, [x22]
  43fe60:	cbz	w1, 43ffc0 <ferror@plt+0x3c720>
  43fe64:	cmp	w1, #0x1
  43fe68:	b.eq	43ffdc <ferror@plt+0x3c73c>  // b.none
  43fe6c:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43fe70:	mov	w2, #0x5                   	// #5
  43fe74:	add	x1, x1, #0x520
  43fe78:	mov	x0, #0x0                   	// #0
  43fe7c:	bl	403700 <dcgettext@plt>
  43fe80:	mov	x20, x0
  43fe84:	ldr	w0, [x22, #12]
  43fe88:	cbz	w0, 43ffa4 <ferror@plt+0x3c704>
  43fe8c:	cmp	w0, #0x1
  43fe90:	b.ne	43ff88 <ferror@plt+0x3c6e8>  // b.any
  43fe94:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43fe98:	mov	w2, #0x5                   	// #5
  43fe9c:	add	x1, x1, #0x510
  43fea0:	mov	x0, #0x0                   	// #0
  43fea4:	bl	403700 <dcgettext@plt>
  43fea8:	mov	x3, x0
  43feac:	mov	x2, x20
  43feb0:	mov	x1, x23
  43feb4:	mov	x0, x19
  43feb8:	bl	4037a0 <printf@plt>
  43febc:	ldr	x0, [x21]
  43fec0:	ldr	x1, [x22]
  43fec4:	bl	403570 <bfd_openw@plt>
  43fec8:	mov	x20, x0
  43fecc:	cbz	x0, 43fff8 <ferror@plt+0x3c758>
  43fed0:	mov	w1, #0x1                   	// #1
  43fed4:	mov	w19, #0x2                   	// #2
  43fed8:	bl	4033c0 <bfd_set_format@plt>
  43fedc:	cbz	w0, 440020 <ferror@plt+0x3c780>
  43fee0:	adrp	x22, 454000 <warn@@Base+0x129e8>
  43fee4:	mov	x24, #0xffffffffffffffa0    	// #-96
  43fee8:	add	x22, x22, #0x538
  43feec:	mov	w23, #0x1                   	// #1
  43fef0:	str	x25, [sp, #64]
  43fef4:	mov	w25, #0x60                  	// #96
  43fef8:	b	43ff08 <ferror@plt+0x3c668>
  43fefc:	add	w19, w19, #0x1
  43ff00:	cmp	w19, #0x59
  43ff04:	b.eq	43ff64 <ferror@plt+0x3c6c4>  // b.none
  43ff08:	ldr	x3, [x20, #8]
  43ff0c:	mov	w1, w19
  43ff10:	mov	x0, x20
  43ff14:	mov	x2, #0x0                   	// #0
  43ff18:	ldr	x3, [x3, #656]
  43ff1c:	blr	x3
  43ff20:	cbz	w0, 43fefc <ferror@plt+0x3c65c>
  43ff24:	mov	w0, w19
  43ff28:	mov	x1, #0x0                   	// #0
  43ff2c:	bl	4034b0 <bfd_printable_arch_mach@plt>
  43ff30:	mov	x1, x0
  43ff34:	mov	x0, x22
  43ff38:	bl	4037a0 <printf@plt>
  43ff3c:	ldr	w2, [x21, #12]
  43ff40:	sub	w0, w19, #0x2
  43ff44:	ldr	x1, [x21, #24]
  43ff48:	add	w19, w19, #0x1
  43ff4c:	cmp	w19, #0x59
  43ff50:	smaddl	x2, w2, w25, x24
  43ff54:	add	x1, x1, x2
  43ff58:	add	x0, x1, x0
  43ff5c:	strb	w23, [x0, #8]
  43ff60:	b.ne	43ff08 <ferror@plt+0x3c668>  // b.any
  43ff64:	ldr	x25, [sp, #64]
  43ff68:	mov	x0, x20
  43ff6c:	bl	403430 <bfd_close_all_done@plt>
  43ff70:	ldr	w0, [x21, #8]
  43ff74:	ldp	x19, x20, [sp, #16]
  43ff78:	ldp	x21, x22, [sp, #32]
  43ff7c:	ldp	x23, x24, [sp, #48]
  43ff80:	ldp	x29, x30, [sp], #80
  43ff84:	ret
  43ff88:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43ff8c:	mov	w2, #0x5                   	// #5
  43ff90:	add	x1, x1, #0x520
  43ff94:	mov	x0, #0x0                   	// #0
  43ff98:	bl	403700 <dcgettext@plt>
  43ff9c:	mov	x3, x0
  43ffa0:	b	43feac <ferror@plt+0x3c60c>
  43ffa4:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43ffa8:	mov	w2, #0x5                   	// #5
  43ffac:	add	x1, x1, #0x500
  43ffb0:	mov	x0, #0x0                   	// #0
  43ffb4:	bl	403700 <dcgettext@plt>
  43ffb8:	mov	x3, x0
  43ffbc:	b	43feac <ferror@plt+0x3c60c>
  43ffc0:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43ffc4:	mov	w2, #0x5                   	// #5
  43ffc8:	add	x1, x1, #0x500
  43ffcc:	mov	x0, #0x0                   	// #0
  43ffd0:	bl	403700 <dcgettext@plt>
  43ffd4:	mov	x20, x0
  43ffd8:	b	43fe84 <ferror@plt+0x3c5e4>
  43ffdc:	adrp	x1, 454000 <warn@@Base+0x129e8>
  43ffe0:	mov	w2, #0x5                   	// #5
  43ffe4:	add	x1, x1, #0x510
  43ffe8:	mov	x0, #0x0                   	// #0
  43ffec:	bl	403700 <dcgettext@plt>
  43fff0:	mov	x20, x0
  43fff4:	b	43fe84 <ferror@plt+0x3c5e4>
  43fff8:	ldr	x0, [x21]
  43fffc:	bl	43fd00 <ferror@plt+0x3c460>
  440000:	mov	w1, #0x1                   	// #1
  440004:	str	w1, [x21, #8]
  440008:	mov	w0, w1
  44000c:	ldp	x19, x20, [sp, #16]
  440010:	ldp	x21, x22, [sp, #32]
  440014:	ldp	x23, x24, [sp, #48]
  440018:	ldp	x29, x30, [sp], #80
  44001c:	ret
  440020:	bl	403260 <bfd_get_error@plt>
  440024:	cmp	w0, #0x5
  440028:	b.eq	43ff68 <ferror@plt+0x3c6c8>  // b.none
  44002c:	ldr	x0, [x22]
  440030:	bl	43fd00 <ferror@plt+0x3c460>
  440034:	mov	w0, #0x1                   	// #1
  440038:	str	w0, [x21, #8]
  44003c:	b	43ff68 <ferror@plt+0x3c6c8>
  440040:	stp	x29, x30, [sp, #-16]!
  440044:	mov	x29, sp
  440048:	bl	43fd00 <ferror@plt+0x3c460>
  44004c:	mov	w0, #0x1                   	// #1
  440050:	bl	403670 <xexit@plt>
  440054:	nop
  440058:	stp	x29, x30, [sp, #-80]!
  44005c:	adrp	x2, 471000 <_sch_istable+0x1478>
  440060:	mov	x29, sp
  440064:	str	x21, [sp, #32]
  440068:	mov	x21, x0
  44006c:	ldr	x0, [x2, #3800]
  440070:	stp	x19, x20, [sp, #16]
  440074:	mov	x19, x1
  440078:	adrp	x20, 471000 <_sch_istable+0x1478>
  44007c:	bl	4035f0 <fflush@plt>
  440080:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  440084:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440088:	ldr	x0, [x20, #3776]
  44008c:	add	x1, x1, #0x540
  440090:	ldr	x2, [x2, #744]
  440094:	bl	403880 <fprintf@plt>
  440098:	ldp	x6, x7, [x19]
  44009c:	mov	x1, x21
  4400a0:	ldp	x4, x5, [x19, #16]
  4400a4:	add	x2, sp, #0x30
  4400a8:	ldr	x0, [x20, #3776]
  4400ac:	stp	x6, x7, [sp, #48]
  4400b0:	stp	x4, x5, [sp, #64]
  4400b4:	bl	403790 <vfprintf@plt>
  4400b8:	ldr	x1, [x20, #3776]
  4400bc:	mov	w0, #0xa                   	// #10
  4400c0:	ldp	x19, x20, [sp, #16]
  4400c4:	ldr	x21, [sp, #32]
  4400c8:	ldp	x29, x30, [sp], #80
  4400cc:	b	4030b0 <putc@plt>
  4400d0:	stp	x29, x30, [sp, #-272]!
  4400d4:	mov	w9, #0xffffffc8            	// #-56
  4400d8:	mov	w8, #0xffffff80            	// #-128
  4400dc:	mov	x29, sp
  4400e0:	add	x10, sp, #0xd0
  4400e4:	add	x11, sp, #0x110
  4400e8:	stp	x11, x11, [sp, #48]
  4400ec:	str	x10, [sp, #64]
  4400f0:	stp	w9, w8, [sp, #72]
  4400f4:	ldp	x10, x11, [sp, #48]
  4400f8:	stp	x1, x2, [sp, #216]
  4400fc:	add	x1, sp, #0x10
  440100:	ldp	x8, x9, [sp, #64]
  440104:	stp	x10, x11, [sp, #16]
  440108:	stp	x8, x9, [sp, #32]
  44010c:	str	q0, [sp, #80]
  440110:	str	q1, [sp, #96]
  440114:	str	q2, [sp, #112]
  440118:	str	q3, [sp, #128]
  44011c:	str	q4, [sp, #144]
  440120:	str	q5, [sp, #160]
  440124:	str	q6, [sp, #176]
  440128:	str	q7, [sp, #192]
  44012c:	stp	x3, x4, [sp, #232]
  440130:	stp	x5, x6, [sp, #248]
  440134:	str	x7, [sp, #264]
  440138:	bl	440058 <ferror@plt+0x3c7b8>
  44013c:	mov	w0, #0x1                   	// #1
  440140:	bl	403670 <xexit@plt>
  440144:	nop
  440148:	stp	x29, x30, [sp, #-320]!
  44014c:	adrp	x8, 471000 <_sch_istable+0x1478>
  440150:	mov	w9, #0xffffffc8            	// #-56
  440154:	mov	x29, sp
  440158:	add	x10, sp, #0x100
  44015c:	add	x11, sp, #0x140
  440160:	stp	x19, x20, [sp, #16]
  440164:	mov	x20, x0
  440168:	adrp	x19, 471000 <_sch_istable+0x1478>
  44016c:	ldr	x0, [x8, #3800]
  440170:	mov	w8, #0xffffff80            	// #-128
  440174:	stp	x11, x11, [sp, #64]
  440178:	str	x10, [sp, #80]
  44017c:	stp	w9, w8, [sp, #88]
  440180:	ldp	x10, x11, [sp, #64]
  440184:	stp	x10, x11, [sp, #96]
  440188:	ldp	x8, x9, [sp, #80]
  44018c:	stp	x8, x9, [sp, #112]
  440190:	str	q0, [sp, #128]
  440194:	str	q1, [sp, #144]
  440198:	str	q2, [sp, #160]
  44019c:	str	q3, [sp, #176]
  4401a0:	str	q4, [sp, #192]
  4401a4:	str	q5, [sp, #208]
  4401a8:	str	q6, [sp, #224]
  4401ac:	str	q7, [sp, #240]
  4401b0:	stp	x1, x2, [sp, #264]
  4401b4:	stp	x3, x4, [sp, #280]
  4401b8:	stp	x5, x6, [sp, #296]
  4401bc:	str	x7, [sp, #312]
  4401c0:	bl	4035f0 <fflush@plt>
  4401c4:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4401c8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4401cc:	ldr	x0, [x19, #3776]
  4401d0:	add	x1, x1, #0x540
  4401d4:	ldr	x2, [x2, #744]
  4401d8:	bl	403880 <fprintf@plt>
  4401dc:	ldp	x6, x7, [sp, #96]
  4401e0:	add	x2, sp, #0x20
  4401e4:	ldp	x4, x5, [sp, #112]
  4401e8:	mov	x1, x20
  4401ec:	ldr	x0, [x19, #3776]
  4401f0:	stp	x6, x7, [sp, #32]
  4401f4:	stp	x4, x5, [sp, #48]
  4401f8:	bl	403790 <vfprintf@plt>
  4401fc:	ldr	x1, [x19, #3776]
  440200:	mov	w0, #0xa                   	// #10
  440204:	bl	4030b0 <putc@plt>
  440208:	ldp	x19, x20, [sp, #16]
  44020c:	ldp	x29, x30, [sp], #320
  440210:	ret
  440214:	nop
  440218:	stp	x29, x30, [sp, #-32]!
  44021c:	mov	x29, sp
  440220:	stp	x19, x20, [sp, #16]
  440224:	adrp	x19, 454000 <warn@@Base+0x129e8>
  440228:	add	x19, x19, #0x548
  44022c:	mov	x0, x19
  440230:	bl	403070 <bfd_set_default_target@plt>
  440234:	cbz	w0, 440244 <ferror@plt+0x3c9a4>
  440238:	ldp	x19, x20, [sp, #16]
  44023c:	ldp	x29, x30, [sp], #32
  440240:	ret
  440244:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440248:	add	x1, x1, #0x568
  44024c:	mov	w2, #0x5                   	// #5
  440250:	mov	x0, #0x0                   	// #0
  440254:	bl	403700 <dcgettext@plt>
  440258:	mov	x20, x0
  44025c:	bl	403260 <bfd_get_error@plt>
  440260:	bl	4036e0 <bfd_errmsg@plt>
  440264:	mov	x2, x0
  440268:	mov	x1, x19
  44026c:	mov	x0, x20
  440270:	bl	4400d0 <ferror@plt+0x3c830>
  440274:	nop
  440278:	stp	x29, x30, [sp, #-48]!
  44027c:	adrp	x1, 471000 <_sch_istable+0x1478>
  440280:	mov	x29, sp
  440284:	stp	x19, x20, [sp, #16]
  440288:	mov	x19, x0
  44028c:	ldr	x0, [x1, #3800]
  440290:	stp	x21, x22, [sp, #32]
  440294:	adrp	x22, 471000 <_sch_istable+0x1478>
  440298:	bl	4035f0 <fflush@plt>
  44029c:	mov	w2, #0x5                   	// #5
  4402a0:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4402a4:	ldr	x20, [x22, #3776]
  4402a8:	add	x1, x1, #0x598
  4402ac:	mov	x0, #0x0                   	// #0
  4402b0:	bl	403700 <dcgettext@plt>
  4402b4:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4402b8:	mov	x1, x0
  4402bc:	mov	x0, x20
  4402c0:	ldr	x2, [x2, #744]
  4402c4:	bl	403880 <fprintf@plt>
  4402c8:	ldr	x2, [x19]
  4402cc:	cbz	x2, 4402f4 <ferror@plt+0x3ca54>
  4402d0:	adrp	x20, 446000 <warn@@Base+0x49e8>
  4402d4:	add	x21, x22, #0xec0
  4402d8:	add	x20, x20, #0xbb8
  4402dc:	nop
  4402e0:	ldr	x0, [x21]
  4402e4:	mov	x1, x20
  4402e8:	bl	403880 <fprintf@plt>
  4402ec:	ldr	x2, [x19, #8]!
  4402f0:	cbnz	x2, 4402e0 <ferror@plt+0x3ca40>
  4402f4:	ldr	x1, [x22, #3776]
  4402f8:	mov	w0, #0xa                   	// #10
  4402fc:	ldp	x19, x20, [sp, #16]
  440300:	ldp	x21, x22, [sp, #32]
  440304:	ldp	x29, x30, [sp], #48
  440308:	b	4030c0 <fputc@plt>
  44030c:	nop
  440310:	stp	x29, x30, [sp, #-48]!
  440314:	mov	x29, sp
  440318:	stp	x19, x20, [sp, #16]
  44031c:	mov	x20, x1
  440320:	stp	x21, x22, [sp, #32]
  440324:	cbz	x0, 4403a4 <ferror@plt+0x3cb04>
  440328:	mov	x19, x0
  44032c:	mov	w2, #0x5                   	// #5
  440330:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440334:	mov	x0, #0x0                   	// #0
  440338:	add	x1, x1, #0x5c8
  44033c:	bl	403700 <dcgettext@plt>
  440340:	mov	x2, x19
  440344:	mov	x1, x0
  440348:	mov	x0, x20
  44034c:	bl	403880 <fprintf@plt>
  440350:	bl	403240 <bfd_target_list@plt>
  440354:	mov	x22, x0
  440358:	ldr	x2, [x0]
  44035c:	cbz	x2, 440384 <ferror@plt+0x3cae4>
  440360:	adrp	x21, 446000 <warn@@Base+0x49e8>
  440364:	add	x19, x0, #0x8
  440368:	add	x21, x21, #0xbb8
  44036c:	nop
  440370:	mov	x1, x21
  440374:	mov	x0, x20
  440378:	bl	403880 <fprintf@plt>
  44037c:	ldr	x2, [x19], #8
  440380:	cbnz	x2, 440370 <ferror@plt+0x3cad0>
  440384:	mov	x1, x20
  440388:	mov	w0, #0xa                   	// #10
  44038c:	bl	4030c0 <fputc@plt>
  440390:	mov	x0, x22
  440394:	ldp	x19, x20, [sp, #16]
  440398:	ldp	x21, x22, [sp, #32]
  44039c:	ldp	x29, x30, [sp], #48
  4403a0:	b	403510 <free@plt>
  4403a4:	mov	w2, #0x5                   	// #5
  4403a8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4403ac:	add	x1, x1, #0x5b0
  4403b0:	bl	403700 <dcgettext@plt>
  4403b4:	mov	x1, x0
  4403b8:	mov	x0, x20
  4403bc:	bl	403880 <fprintf@plt>
  4403c0:	b	440350 <ferror@plt+0x3cab0>
  4403c4:	nop
  4403c8:	stp	x29, x30, [sp, #-48]!
  4403cc:	mov	x29, sp
  4403d0:	stp	x19, x20, [sp, #16]
  4403d4:	mov	x20, x1
  4403d8:	stp	x21, x22, [sp, #32]
  4403dc:	cbz	x0, 44045c <ferror@plt+0x3cbbc>
  4403e0:	mov	x19, x0
  4403e4:	mov	w2, #0x5                   	// #5
  4403e8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4403ec:	mov	x0, #0x0                   	// #0
  4403f0:	add	x1, x1, #0x600
  4403f4:	bl	403700 <dcgettext@plt>
  4403f8:	mov	x2, x19
  4403fc:	mov	x1, x0
  440400:	mov	x0, x20
  440404:	bl	403880 <fprintf@plt>
  440408:	bl	403060 <bfd_arch_list@plt>
  44040c:	mov	x22, x0
  440410:	ldr	x2, [x0]
  440414:	cbz	x2, 44043c <ferror@plt+0x3cb9c>
  440418:	adrp	x21, 446000 <warn@@Base+0x49e8>
  44041c:	mov	x19, x0
  440420:	add	x21, x21, #0xbb8
  440424:	nop
  440428:	mov	x1, x21
  44042c:	mov	x0, x20
  440430:	bl	403880 <fprintf@plt>
  440434:	ldr	x2, [x19, #8]!
  440438:	cbnz	x2, 440428 <ferror@plt+0x3cb88>
  44043c:	mov	x1, x20
  440440:	mov	w0, #0xa                   	// #10
  440444:	bl	4030c0 <fputc@plt>
  440448:	mov	x0, x22
  44044c:	ldp	x19, x20, [sp, #16]
  440450:	ldp	x21, x22, [sp, #32]
  440454:	ldp	x29, x30, [sp], #48
  440458:	b	403510 <free@plt>
  44045c:	mov	w2, #0x5                   	// #5
  440460:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440464:	add	x1, x1, #0x5e0
  440468:	bl	403700 <dcgettext@plt>
  44046c:	mov	x1, x0
  440470:	mov	x0, x20
  440474:	bl	403880 <fprintf@plt>
  440478:	b	440408 <ferror@plt+0x3cb68>
  44047c:	nop
  440480:	stp	x29, x30, [sp, #-192]!
  440484:	mov	w2, #0x5                   	// #5
  440488:	adrp	x1, 454000 <warn@@Base+0x129e8>
  44048c:	mov	x29, sp
  440490:	add	x1, x1, #0x620
  440494:	mov	x0, #0x0                   	// #0
  440498:	stp	x19, x20, [sp, #16]
  44049c:	bl	403700 <dcgettext@plt>
  4404a0:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4404a4:	add	x1, x1, #0x640
  4404a8:	bl	4037a0 <printf@plt>
  4404ac:	mov	x0, #0x0                   	// #0
  4404b0:	bl	4454e8 <warn@@Base+0x3ed0>
  4404b4:	mov	x2, x0
  4404b8:	add	x1, sp, #0xa0
  4404bc:	adrp	x0, 43f000 <ferror@plt+0x3b760>
  4404c0:	add	x0, x0, #0xdb0
  4404c4:	str	x2, [sp, #160]
  4404c8:	str	xzr, [sp, #168]
  4404cc:	stp	xzr, xzr, [sp, #176]
  4404d0:	bl	403500 <bfd_iterate_over_targets@plt>
  4404d4:	ldr	x0, [sp, #160]
  4404d8:	bl	403850 <unlink@plt>
  4404dc:	ldr	x0, [sp, #160]
  4404e0:	bl	403510 <free@plt>
  4404e4:	ldr	w19, [sp, #168]
  4404e8:	cbz	w19, 4404fc <ferror@plt+0x3cc5c>
  4404ec:	mov	w0, w19
  4404f0:	ldp	x19, x20, [sp, #16]
  4404f4:	ldp	x29, x30, [sp], #192
  4404f8:	ret
  4404fc:	mov	w20, #0x2                   	// #2
  440500:	stp	x21, x22, [sp, #32]
  440504:	stp	x23, x24, [sp, #48]
  440508:	stp	x25, x26, [sp, #64]
  44050c:	mov	w26, #0x0                   	// #0
  440510:	stp	x27, x28, [sp, #80]
  440514:	nop
  440518:	mov	x1, #0x0                   	// #0
  44051c:	mov	w0, w20
  440520:	bl	4034b0 <bfd_printable_arch_mach@plt>
  440524:	add	w20, w20, #0x1
  440528:	bl	402fd0 <strlen@plt>
  44052c:	cmp	w26, w0
  440530:	csel	w26, w26, w0, ge  // ge = tcont
  440534:	cmp	w20, #0x59
  440538:	b.ne	440518 <ferror@plt+0x3cc78>  // b.any
  44053c:	adrp	x0, 454000 <warn@@Base+0x129e8>
  440540:	add	x0, x0, #0x658
  440544:	bl	4037f0 <getenv@plt>
  440548:	cbz	x0, 440560 <ferror@plt+0x3ccc0>
  44054c:	mov	w2, #0xa                   	// #10
  440550:	mov	x1, #0x0                   	// #0
  440554:	bl	4034e0 <strtol@plt>
  440558:	mov	w2, w0
  44055c:	cbnz	w0, 440564 <ferror@plt+0x3ccc4>
  440560:	mov	w2, #0x50                  	// #80
  440564:	ldr	w1, [sp, #172]
  440568:	cmp	w1, #0x0
  44056c:	b.le	44079c <ferror@plt+0x3cefc>
  440570:	sub	w2, w2, w26
  440574:	adrp	x28, 446000 <warn@@Base+0x49e8>
  440578:	sub	w0, w2, #0x1
  44057c:	adrp	x27, 454000 <warn@@Base+0x129e8>
  440580:	adrp	x23, 471000 <_sch_istable+0x1478>
  440584:	adrp	x2, 454000 <warn@@Base+0x129e8>
  440588:	add	x28, x28, #0xd40
  44058c:	add	x2, x2, #0x668
  440590:	add	x27, x27, #0x660
  440594:	add	x23, x23, #0xed8
  440598:	str	w0, [sp, #124]
  44059c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4405a0:	add	x0, x0, #0x4c8
  4405a4:	str	x2, [sp, #128]
  4405a8:	add	w2, w26, #0x1
  4405ac:	str	x0, [sp, #144]
  4405b0:	adrp	x0, 44c000 <warn@@Base+0xa9e8>
  4405b4:	add	x0, x0, #0x150
  4405b8:	str	x0, [sp, #136]
  4405bc:	str	w2, [sp, #152]
  4405c0:	mov	w24, #0x60                  	// #96
  4405c4:	ldr	w22, [sp, #124]
  4405c8:	ldr	x21, [sp, #184]
  4405cc:	smull	x24, w19, w24
  4405d0:	sxtw	x25, w19
  4405d4:	mov	w20, w19
  4405d8:	add	x21, x21, x24
  4405dc:	nop
  4405e0:	ldr	x0, [x21]
  4405e4:	sub	w22, w22, #0x1
  4405e8:	add	x21, x21, #0x60
  4405ec:	str	w1, [sp, #104]
  4405f0:	bl	402fd0 <strlen@plt>
  4405f4:	subs	w22, w22, w0
  4405f8:	b.mi	44060c <ferror@plt+0x3cd6c>  // b.first
  4405fc:	ldr	w1, [sp, #104]
  440600:	add	w20, w20, #0x1
  440604:	cmp	w1, w20
  440608:	b.gt	4405e0 <ferror@plt+0x3cd40>
  44060c:	ldr	w1, [sp, #152]
  440610:	mov	x2, x28
  440614:	mov	x0, x27
  440618:	bl	4037a0 <printf@plt>
  44061c:	cmp	w20, w19
  440620:	b.eq	4407c0 <ferror@plt+0x3cf20>  // b.none
  440624:	mvn	w21, w19
  440628:	add	x25, x25, #0x1
  44062c:	add	w0, w21, w20
  440630:	mov	x2, x24
  440634:	add	x0, x0, x25
  440638:	add	x0, x0, x0, lsl #1
  44063c:	lsl	x22, x0, #5
  440640:	ldr	x1, [sp, #184]
  440644:	ldr	x0, [sp, #144]
  440648:	ldr	x1, [x1, x2]
  44064c:	add	x2, x2, #0x60
  440650:	stp	x2, x2, [sp, #104]
  440654:	bl	4037a0 <printf@plt>
  440658:	ldr	x2, [sp, #104]
  44065c:	cmp	x22, x2
  440660:	b.ne	440640 <ferror@plt+0x3cda0>  // b.any
  440664:	add	w21, w21, w20
  440668:	mov	w0, #0xa                   	// #10
  44066c:	add	x25, x21, x25
  440670:	mov	w22, #0x2                   	// #2
  440674:	ldr	x1, [x23]
  440678:	add	x25, x25, x25, lsl #1
  44067c:	lsl	x25, x25, #5
  440680:	bl	4030b0 <putc@plt>
  440684:	nop
  440688:	mov	x1, #0x0                   	// #0
  44068c:	mov	w0, w22
  440690:	bl	4034b0 <bfd_printable_arch_mach@plt>
  440694:	ldr	x1, [sp, #128]
  440698:	bl	4034a0 <strcmp@plt>
  44069c:	cbnz	w0, 4406c0 <ferror@plt+0x3ce20>
  4406a0:	add	w22, w22, #0x1
  4406a4:	cmp	w22, #0x59
  4406a8:	b.ne	440688 <ferror@plt+0x3cde8>  // b.any
  4406ac:	ldr	w1, [sp, #172]
  4406b0:	cmp	w1, w20
  4406b4:	b.le	44079c <ferror@plt+0x3cefc>
  4406b8:	mov	w19, w20
  4406bc:	b	4405c0 <ferror@plt+0x3cd20>
  4406c0:	mov	x1, #0x0                   	// #0
  4406c4:	mov	w0, w22
  4406c8:	bl	4034b0 <bfd_printable_arch_mach@plt>
  4406cc:	mov	x2, x0
  4406d0:	ldr	x0, [sp, #136]
  4406d4:	mov	w1, w26
  4406d8:	bl	4037a0 <printf@plt>
  4406dc:	cmp	w20, w19
  4406e0:	b.eq	440788 <ferror@plt+0x3cee8>  // b.none
  4406e4:	sub	w0, w22, #0x2
  4406e8:	str	x0, [sp, #104]
  4406ec:	ldr	x0, [sp, #184]
  4406f0:	mov	x21, x24
  4406f4:	ldr	x3, [sp, #104]
  4406f8:	add	x2, x0, x21
  4406fc:	ldr	x1, [x23]
  440700:	add	x2, x2, x3
  440704:	ldr	x0, [x0, x21]
  440708:	ldrb	w2, [x2, #8]
  44070c:	cbz	w2, 44074c <ferror@plt+0x3ceac>
  440710:	bl	402fe0 <fputs@plt>
  440714:	ldr	x1, [x23]
  440718:	add	x21, x21, #0x60
  44071c:	cmp	x21, x25
  440720:	b.eq	440790 <ferror@plt+0x3cef0>  // b.none
  440724:	mov	w0, #0x20                  	// #32
  440728:	bl	4030b0 <putc@plt>
  44072c:	ldr	x0, [sp, #184]
  440730:	ldr	x3, [sp, #104]
  440734:	add	x2, x0, x21
  440738:	ldr	x1, [x23]
  44073c:	add	x2, x2, x3
  440740:	ldr	x0, [x0, x21]
  440744:	ldrb	w2, [x2, #8]
  440748:	cbnz	w2, 440710 <ferror@plt+0x3ce70>
  44074c:	str	x1, [sp, #112]
  440750:	bl	402fd0 <strlen@plt>
  440754:	sub	w2, w0, #0x1
  440758:	ldr	x1, [sp, #112]
  44075c:	cbz	w0, 440718 <ferror@plt+0x3ce78>
  440760:	sub	w2, w2, #0x1
  440764:	mov	w0, #0x2d                  	// #45
  440768:	str	w2, [sp, #112]
  44076c:	str	w2, [sp, #156]
  440770:	bl	4030b0 <putc@plt>
  440774:	ldr	w2, [sp, #112]
  440778:	ldr	x1, [x23]
  44077c:	cmn	w2, #0x1
  440780:	b.ne	440760 <ferror@plt+0x3cec0>  // b.any
  440784:	b	440718 <ferror@plt+0x3ce78>
  440788:	ldr	x1, [x23]
  44078c:	nop
  440790:	mov	w0, #0xa                   	// #10
  440794:	bl	4030b0 <putc@plt>
  440798:	b	4406a0 <ferror@plt+0x3ce00>
  44079c:	ldr	w19, [sp, #168]
  4407a0:	ldp	x21, x22, [sp, #32]
  4407a4:	mov	w0, w19
  4407a8:	ldp	x19, x20, [sp, #16]
  4407ac:	ldp	x23, x24, [sp, #48]
  4407b0:	ldp	x25, x26, [sp, #64]
  4407b4:	ldp	x27, x28, [sp, #80]
  4407b8:	ldp	x29, x30, [sp], #192
  4407bc:	ret
  4407c0:	add	x25, x25, #0x1
  4407c4:	mvn	w21, w20
  4407c8:	b	440664 <ferror@plt+0x3cdc4>
  4407cc:	nop
  4407d0:	stp	x29, x30, [sp, #-240]!
  4407d4:	mov	x29, sp
  4407d8:	stp	x19, x20, [sp, #16]
  4407dc:	mov	x20, x0
  4407e0:	mov	x19, x1
  4407e4:	stp	x21, x22, [sp, #32]
  4407e8:	mov	w21, w3
  4407ec:	cbz	w2, 440808 <ferror@plt+0x3cf68>
  4407f0:	ldr	x2, [x19, #8]
  4407f4:	add	x1, sp, #0x70
  4407f8:	mov	x0, x19
  4407fc:	ldr	x2, [x2, #480]
  440800:	blr	x2
  440804:	cbz	w0, 440878 <ferror@plt+0x3cfd8>
  440808:	ldr	x0, [x19]
  44080c:	mov	x1, x20
  440810:	bl	402fe0 <fputs@plt>
  440814:	cbz	w21, 440828 <ferror@plt+0x3cf88>
  440818:	ldrb	w0, [x19, #76]
  44081c:	tbz	w0, #7, 440844 <ferror@plt+0x3cfa4>
  440820:	ldr	x2, [x19, #96]
  440824:	cbnz	x2, 44084c <ferror@plt+0x3cfac>
  440828:	mov	x1, x20
  44082c:	mov	w0, #0xa                   	// #10
  440830:	bl	4030c0 <fputc@plt>
  440834:	ldp	x19, x20, [sp, #16]
  440838:	ldp	x21, x22, [sp, #32]
  44083c:	ldp	x29, x30, [sp], #240
  440840:	ret
  440844:	ldr	x2, [x19, #88]
  440848:	cbz	x2, 440828 <ferror@plt+0x3cf88>
  44084c:	mov	x0, x20
  440850:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440854:	add	x1, x1, #0x6b8
  440858:	bl	403880 <fprintf@plt>
  44085c:	mov	x1, x20
  440860:	mov	w0, #0xa                   	// #10
  440864:	bl	4030c0 <fputc@plt>
  440868:	ldp	x19, x20, [sp, #16]
  44086c:	ldp	x21, x22, [sp, #32]
  440870:	ldp	x29, x30, [sp], #240
  440874:	ret
  440878:	ldr	x1, [sp, #200]
  44087c:	add	x0, sp, #0x30
  440880:	str	x1, [sp, #48]
  440884:	bl	403100 <ctime@plt>
  440888:	mov	x2, x0
  44088c:	cbz	x0, 4408e0 <ferror@plt+0x3d040>
  440890:	add	x22, sp, #0x48
  440894:	add	x3, x2, #0x14
  440898:	adrp	x1, 454000 <warn@@Base+0x129e8>
  44089c:	mov	x0, x22
  4408a0:	add	x1, x1, #0x690
  4408a4:	add	x2, x2, #0x4
  4408a8:	bl	4030a0 <sprintf@plt>
  4408ac:	ldr	w0, [sp, #128]
  4408b0:	add	x1, sp, #0x38
  4408b4:	bl	440f20 <ferror@plt+0x3d680>
  4408b8:	strb	wzr, [sp, #66]
  4408bc:	ldp	w3, w4, [sp, #136]
  4408c0:	add	x2, sp, #0x39
  4408c4:	ldr	x5, [sp, #160]
  4408c8:	mov	x6, x22
  4408cc:	mov	x0, x20
  4408d0:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4408d4:	add	x1, x1, #0x6a0
  4408d8:	bl	403880 <fprintf@plt>
  4408dc:	b	440808 <ferror@plt+0x3cf68>
  4408e0:	mov	w2, #0x5                   	// #5
  4408e4:	add	x22, sp, #0x48
  4408e8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4408ec:	add	x1, x1, #0x678
  4408f0:	bl	403700 <dcgettext@plt>
  4408f4:	mov	x1, x0
  4408f8:	mov	x0, x22
  4408fc:	bl	4030a0 <sprintf@plt>
  440900:	b	4408ac <ferror@plt+0x3d00c>
  440904:	nop
  440908:	stp	x29, x30, [sp, #-32]!
  44090c:	mov	w1, #0x2f                  	// #47
  440910:	mov	x29, sp
  440914:	stp	x19, x20, [sp, #16]
  440918:	mov	x20, x0
  44091c:	bl	4033a0 <strrchr@plt>
  440920:	cbz	x0, 44098c <ferror@plt+0x3d0ec>
  440924:	sub	x19, x0, x20
  440928:	add	x0, x19, #0xb
  44092c:	bl	4032a0 <xmalloc@plt>
  440930:	mov	x1, x20
  440934:	mov	x2, x19
  440938:	mov	x20, x0
  44093c:	bl	402f70 <memcpy@plt>
  440940:	add	x2, x19, #0x1
  440944:	mov	w0, #0x2f                  	// #47
  440948:	add	x2, x20, x2
  44094c:	strb	w0, [x20, x19]
  440950:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440954:	add	x1, x1, #0x6c0
  440958:	mov	x0, x20
  44095c:	ldr	x3, [x1]
  440960:	str	x3, [x2]
  440964:	ldrb	w1, [x1, #8]
  440968:	strb	w1, [x2, #8]
  44096c:	bl	403660 <mkstemp@plt>
  440970:	cmn	w0, #0x1
  440974:	b.eq	4409a0 <ferror@plt+0x3d100>  // b.none
  440978:	bl	403390 <close@plt>
  44097c:	mov	x0, x20
  440980:	ldp	x19, x20, [sp, #16]
  440984:	ldp	x29, x30, [sp], #32
  440988:	ret
  44098c:	mov	x0, #0x9                   	// #9
  440990:	bl	4032a0 <xmalloc@plt>
  440994:	mov	x20, x0
  440998:	mov	x2, x0
  44099c:	b	440950 <ferror@plt+0x3d0b0>
  4409a0:	mov	x0, x20
  4409a4:	mov	x20, #0x0                   	// #0
  4409a8:	bl	403510 <free@plt>
  4409ac:	b	44097c <ferror@plt+0x3d0dc>
  4409b0:	stp	x29, x30, [sp, #-32]!
  4409b4:	mov	w1, #0x2f                  	// #47
  4409b8:	mov	x29, sp
  4409bc:	stp	x19, x20, [sp, #16]
  4409c0:	mov	x20, x0
  4409c4:	bl	4033a0 <strrchr@plt>
  4409c8:	cbz	x0, 440a20 <ferror@plt+0x3d180>
  4409cc:	sub	x19, x0, x20
  4409d0:	add	x0, x19, #0xb
  4409d4:	bl	4032a0 <xmalloc@plt>
  4409d8:	mov	x1, x20
  4409dc:	mov	x2, x19
  4409e0:	mov	x20, x0
  4409e4:	bl	402f70 <memcpy@plt>
  4409e8:	add	x2, x19, #0x1
  4409ec:	mov	w0, #0x2f                  	// #47
  4409f0:	add	x2, x20, x2
  4409f4:	strb	w0, [x20, x19]
  4409f8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4409fc:	add	x1, x1, #0x6c0
  440a00:	mov	x0, x20
  440a04:	ldr	x3, [x1]
  440a08:	str	x3, [x2]
  440a0c:	ldrb	w1, [x1, #8]
  440a10:	strb	w1, [x2, #8]
  440a14:	ldp	x19, x20, [sp, #16]
  440a18:	ldp	x29, x30, [sp], #32
  440a1c:	b	4033d0 <mkdtemp@plt>
  440a20:	mov	x0, #0x9                   	// #9
  440a24:	bl	4032a0 <xmalloc@plt>
  440a28:	mov	x20, x0
  440a2c:	mov	x2, x0
  440a30:	b	4409f8 <ferror@plt+0x3d158>
  440a34:	nop
  440a38:	stp	x29, x30, [sp, #-48]!
  440a3c:	mov	w2, #0x0                   	// #0
  440a40:	mov	x29, sp
  440a44:	stp	x19, x20, [sp, #16]
  440a48:	mov	x19, x1
  440a4c:	mov	x20, x0
  440a50:	add	x1, sp, #0x28
  440a54:	bl	402ff0 <bfd_scan_vma@plt>
  440a58:	ldr	x1, [sp, #40]
  440a5c:	ldrb	w1, [x1]
  440a60:	cbnz	w1, 440a70 <ferror@plt+0x3d1d0>
  440a64:	ldp	x19, x20, [sp, #16]
  440a68:	ldp	x29, x30, [sp], #48
  440a6c:	ret
  440a70:	mov	w2, #0x5                   	// #5
  440a74:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440a78:	mov	x0, #0x0                   	// #0
  440a7c:	add	x1, x1, #0x6d0
  440a80:	bl	403700 <dcgettext@plt>
  440a84:	mov	x2, x20
  440a88:	mov	x1, x19
  440a8c:	bl	4400d0 <ferror@plt+0x3c830>
  440a90:	cbz	x0, 440b8c <ferror@plt+0x3d2ec>
  440a94:	stp	x29, x30, [sp, #-160]!
  440a98:	mov	x1, x0
  440a9c:	mov	x29, sp
  440aa0:	add	x2, sp, #0x20
  440aa4:	stp	x19, x20, [sp, #16]
  440aa8:	mov	x19, x0
  440aac:	mov	w0, #0x0                   	// #0
  440ab0:	bl	403810 <__xstat@plt>
  440ab4:	tbnz	w0, #31, 440ae4 <ferror@plt+0x3d244>
  440ab8:	ldr	w0, [sp, #48]
  440abc:	and	w0, w0, #0xf000
  440ac0:	cmp	w0, #0x4, lsl #12
  440ac4:	b.eq	440bb8 <ferror@plt+0x3d318>  // b.none
  440ac8:	cmp	w0, #0x8, lsl #12
  440acc:	b.ne	440b68 <ferror@plt+0x3d2c8>  // b.any
  440ad0:	ldr	x0, [sp, #80]
  440ad4:	tbnz	x0, #63, 440b94 <ferror@plt+0x3d2f4>
  440ad8:	ldp	x19, x20, [sp, #16]
  440adc:	ldp	x29, x30, [sp], #160
  440ae0:	ret
  440ae4:	bl	4037d0 <__errno_location@plt>
  440ae8:	mov	x20, x0
  440aec:	ldr	w0, [x0]
  440af0:	cmp	w0, #0x2
  440af4:	b.eq	440b3c <ferror@plt+0x3d29c>  // b.none
  440af8:	mov	w2, #0x5                   	// #5
  440afc:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440b00:	mov	x0, #0x0                   	// #0
  440b04:	add	x1, x1, #0x700
  440b08:	bl	403700 <dcgettext@plt>
  440b0c:	mov	x1, x0
  440b10:	ldr	w0, [x20]
  440b14:	mov	x20, x1
  440b18:	bl	403380 <strerror@plt>
  440b1c:	mov	x2, x0
  440b20:	mov	x1, x19
  440b24:	mov	x0, x20
  440b28:	bl	440148 <ferror@plt+0x3c8a8>
  440b2c:	mov	x0, #0xffffffffffffffff    	// #-1
  440b30:	ldp	x19, x20, [sp, #16]
  440b34:	ldp	x29, x30, [sp], #160
  440b38:	ret
  440b3c:	mov	w2, #0x5                   	// #5
  440b40:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440b44:	mov	x0, #0x0                   	// #0
  440b48:	add	x1, x1, #0x6e8
  440b4c:	bl	403700 <dcgettext@plt>
  440b50:	mov	x1, x19
  440b54:	bl	440148 <ferror@plt+0x3c8a8>
  440b58:	mov	x0, #0xffffffffffffffff    	// #-1
  440b5c:	ldp	x19, x20, [sp, #16]
  440b60:	ldp	x29, x30, [sp], #160
  440b64:	ret
  440b68:	mov	w2, #0x5                   	// #5
  440b6c:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440b70:	mov	x0, #0x0                   	// #0
  440b74:	add	x1, x1, #0x750
  440b78:	bl	403700 <dcgettext@plt>
  440b7c:	mov	x1, x19
  440b80:	bl	440148 <ferror@plt+0x3c8a8>
  440b84:	mov	x0, #0xffffffffffffffff    	// #-1
  440b88:	b	440ad8 <ferror@plt+0x3d238>
  440b8c:	mov	x0, #0xffffffffffffffff    	// #-1
  440b90:	ret
  440b94:	mov	w2, #0x5                   	// #5
  440b98:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440b9c:	mov	x0, #0x0                   	// #0
  440ba0:	add	x1, x1, #0x778
  440ba4:	bl	403700 <dcgettext@plt>
  440ba8:	mov	x1, x19
  440bac:	bl	440148 <ferror@plt+0x3c8a8>
  440bb0:	mov	x0, #0xffffffffffffffff    	// #-1
  440bb4:	b	440ad8 <ferror@plt+0x3d238>
  440bb8:	mov	w2, #0x5                   	// #5
  440bbc:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440bc0:	mov	x0, #0x0                   	// #0
  440bc4:	add	x1, x1, #0x730
  440bc8:	bl	403700 <dcgettext@plt>
  440bcc:	mov	x1, x19
  440bd0:	bl	440148 <ferror@plt+0x3c8a8>
  440bd4:	mov	x0, #0xffffffffffffffff    	// #-1
  440bd8:	b	440ad8 <ferror@plt+0x3d238>
  440bdc:	nop
  440be0:	stp	x29, x30, [sp, #-64]!
  440be4:	mov	x29, sp
  440be8:	stp	x19, x20, [sp, #16]
  440bec:	cbz	x0, 440cb4 <ferror@plt+0x3d414>
  440bf0:	mov	x19, x0
  440bf4:	ldr	x0, [x0, #208]
  440bf8:	cbz	x0, 440c98 <ferror@plt+0x3d3f8>
  440bfc:	ldrb	w1, [x0, #76]
  440c00:	tbnz	w1, #7, 440c98 <ferror@plt+0x3d3f8>
  440c04:	stp	x21, x22, [sp, #32]
  440c08:	ldr	x21, [x0]
  440c0c:	stp	x23, x24, [sp, #48]
  440c10:	adrp	x24, 475000 <_bfd_std_section+0x3120>
  440c14:	mov	x0, x21
  440c18:	bl	402fd0 <strlen@plt>
  440c1c:	ldr	x23, [x19]
  440c20:	mov	x20, x0
  440c24:	add	x22, x24, #0x270
  440c28:	mov	x0, x23
  440c2c:	bl	402fd0 <strlen@plt>
  440c30:	ldr	x1, [x24, #624]
  440c34:	add	x20, x20, x0
  440c38:	add	x20, x20, #0x3
  440c3c:	cmp	x1, x20
  440c40:	b.cc	440c74 <ferror@plt+0x3d3d4>  // b.lo, b.ul, b.last
  440c44:	ldr	x0, [x22, #8]
  440c48:	mov	x3, x23
  440c4c:	mov	x2, x21
  440c50:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440c54:	add	x1, x1, #0x7e0
  440c58:	bl	4030a0 <sprintf@plt>
  440c5c:	ldr	x0, [x22, #8]
  440c60:	ldp	x19, x20, [sp, #16]
  440c64:	ldp	x21, x22, [sp, #32]
  440c68:	ldp	x23, x24, [sp, #48]
  440c6c:	ldp	x29, x30, [sp], #64
  440c70:	ret
  440c74:	cbnz	x1, 440ca8 <ferror@plt+0x3d408>
  440c78:	add	x0, x20, x20, lsr #1
  440c7c:	str	x0, [x24, #624]
  440c80:	bl	4032a0 <xmalloc@plt>
  440c84:	str	x0, [x22, #8]
  440c88:	ldr	x1, [x19, #208]
  440c8c:	ldr	x23, [x19]
  440c90:	ldr	x21, [x1]
  440c94:	b	440c48 <ferror@plt+0x3d3a8>
  440c98:	ldr	x0, [x19]
  440c9c:	ldp	x19, x20, [sp, #16]
  440ca0:	ldp	x29, x30, [sp], #64
  440ca4:	ret
  440ca8:	ldr	x0, [x22, #8]
  440cac:	bl	403510 <free@plt>
  440cb0:	b	440c78 <ferror@plt+0x3d3d8>
  440cb4:	adrp	x3, 454000 <warn@@Base+0x129e8>
  440cb8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440cbc:	adrp	x0, 454000 <warn@@Base+0x129e8>
  440cc0:	add	x3, x3, #0x800
  440cc4:	add	x1, x1, #0x7b8
  440cc8:	add	x0, x0, #0x7d0
  440ccc:	mov	w2, #0x281                 	// #641
  440cd0:	stp	x21, x22, [sp, #32]
  440cd4:	stp	x23, x24, [sp, #48]
  440cd8:	bl	4037c0 <__assert_fail@plt>
  440cdc:	nop
  440ce0:	stp	x29, x30, [sp, #-288]!
  440ce4:	mov	x29, sp
  440ce8:	stp	x19, x20, [sp, #16]
  440cec:	mov	x19, x0
  440cf0:	stp	x21, x22, [sp, #32]
  440cf4:	mov	x22, x2
  440cf8:	mov	x21, x3
  440cfc:	stp	x23, x24, [sp, #48]
  440d00:	mov	x23, x1
  440d04:	str	q0, [sp, #128]
  440d08:	str	q1, [sp, #144]
  440d0c:	str	q2, [sp, #160]
  440d10:	str	q3, [sp, #176]
  440d14:	str	q4, [sp, #192]
  440d18:	str	q5, [sp, #208]
  440d1c:	str	q6, [sp, #224]
  440d20:	str	q7, [sp, #240]
  440d24:	stp	x4, x5, [sp, #256]
  440d28:	stp	x6, x7, [sp, #272]
  440d2c:	bl	403260 <bfd_get_error@plt>
  440d30:	cbnz	w0, 440e30 <ferror@plt+0x3d590>
  440d34:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440d38:	mov	w2, #0x5                   	// #5
  440d3c:	add	x1, x1, #0x4c8
  440d40:	mov	x0, #0x0                   	// #0
  440d44:	bl	403700 <dcgettext@plt>
  440d48:	mov	x24, x0
  440d4c:	adrp	x0, 471000 <_sch_istable+0x1478>
  440d50:	adrp	x20, 471000 <_sch_istable+0x1478>
  440d54:	ldr	x0, [x0, #3800]
  440d58:	bl	4035f0 <fflush@plt>
  440d5c:	adrp	x0, 475000 <_bfd_std_section+0x3120>
  440d60:	add	x4, sp, #0x100
  440d64:	ldr	x1, [x20, #3776]
  440d68:	add	x5, sp, #0x120
  440d6c:	ldr	x0, [x0, #744]
  440d70:	mov	w3, #0xffffffe0            	// #-32
  440d74:	mov	w2, #0xffffff80            	// #-128
  440d78:	stp	x5, x5, [sp, #96]
  440d7c:	str	x4, [sp, #112]
  440d80:	stp	w3, w2, [sp, #120]
  440d84:	bl	402fe0 <fputs@plt>
  440d88:	cbz	x23, 440db4 <ferror@plt+0x3d514>
  440d8c:	cbz	x19, 440e3c <ferror@plt+0x3d59c>
  440d90:	ldr	x0, [x20, #3776]
  440d94:	cbz	x22, 440db8 <ferror@plt+0x3d518>
  440d98:	ldr	x3, [x22]
  440d9c:	cbz	x3, 440db8 <ferror@plt+0x3d518>
  440da0:	mov	x2, x19
  440da4:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440da8:	add	x1, x1, #0x7e8
  440dac:	bl	403880 <fprintf@plt>
  440db0:	b	440dc8 <ferror@plt+0x3d528>
  440db4:	ldr	x0, [x20, #3776]
  440db8:	adrp	x1, 44a000 <warn@@Base+0x89e8>
  440dbc:	mov	x2, x19
  440dc0:	add	x1, x1, #0x8d8
  440dc4:	bl	403880 <fprintf@plt>
  440dc8:	ldr	x0, [x20, #3776]
  440dcc:	cbz	x21, 440e0c <ferror@plt+0x3d56c>
  440dd0:	mov	x3, x0
  440dd4:	mov	x2, #0x2                   	// #2
  440dd8:	mov	x1, #0x1                   	// #1
  440ddc:	adrp	x0, 454000 <warn@@Base+0x129e8>
  440de0:	add	x0, x0, #0x7f8
  440de4:	bl	4035b0 <fwrite@plt>
  440de8:	ldp	x6, x7, [sp, #96]
  440dec:	mov	x1, x21
  440df0:	ldp	x4, x5, [sp, #112]
  440df4:	add	x2, sp, #0x40
  440df8:	ldr	x0, [x20, #3776]
  440dfc:	stp	x6, x7, [sp, #64]
  440e00:	stp	x4, x5, [sp, #80]
  440e04:	bl	403790 <vfprintf@plt>
  440e08:	ldr	x0, [x20, #3776]
  440e0c:	mov	x2, x24
  440e10:	adrp	x1, 453000 <warn@@Base+0x119e8>
  440e14:	add	x1, x1, #0xb28
  440e18:	bl	403880 <fprintf@plt>
  440e1c:	ldp	x19, x20, [sp, #16]
  440e20:	ldp	x21, x22, [sp, #32]
  440e24:	ldp	x23, x24, [sp, #48]
  440e28:	ldp	x29, x30, [sp], #288
  440e2c:	ret
  440e30:	bl	4036e0 <bfd_errmsg@plt>
  440e34:	mov	x24, x0
  440e38:	b	440d4c <ferror@plt+0x3d4ac>
  440e3c:	mov	x0, x23
  440e40:	bl	440be0 <ferror@plt+0x3d340>
  440e44:	mov	x19, x0
  440e48:	b	440d90 <ferror@plt+0x3d4f0>
  440e4c:	nop
  440e50:	ldrb	w1, [x0]
  440e54:	cmp	w1, #0x2f
  440e58:	b.eq	440ebc <ferror@plt+0x3d61c>  // b.none
  440e5c:	cbz	w1, 440e8c <ferror@plt+0x3d5ec>
  440e60:	cmp	w1, #0x2e
  440e64:	b.eq	440e94 <ferror@plt+0x3d5f4>  // b.none
  440e68:	cmp	w1, #0x2f
  440e6c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  440e70:	b.eq	440e80 <ferror@plt+0x3d5e0>  // b.none
  440e74:	ldrb	w1, [x0, #1]!
  440e78:	b	440e68 <ferror@plt+0x3d5c8>
  440e7c:	ldrb	w1, [x0, #1]!
  440e80:	cmp	w1, #0x2f
  440e84:	b.eq	440e7c <ferror@plt+0x3d5dc>  // b.none
  440e88:	cbnz	w1, 440e60 <ferror@plt+0x3d5c0>
  440e8c:	mov	w0, #0x1                   	// #1
  440e90:	ret
  440e94:	ldrb	w1, [x0, #1]
  440e98:	cmp	w1, #0x2e
  440e9c:	b.eq	440ea8 <ferror@plt+0x3d608>  // b.none
  440ea0:	add	x0, x0, #0x1
  440ea4:	b	440e68 <ferror@plt+0x3d5c8>
  440ea8:	ldrb	w1, [x0, #2]
  440eac:	add	x0, x0, #0x2
  440eb0:	cmp	w1, #0x2f
  440eb4:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  440eb8:	b.ne	440e74 <ferror@plt+0x3d5d4>  // b.any
  440ebc:	mov	w0, #0x0                   	// #0
  440ec0:	ret
  440ec4:	nop
  440ec8:	stp	x29, x30, [sp, #-16]!
  440ecc:	mov	x1, x0
  440ed0:	adrp	x2, 454000 <warn@@Base+0x129e8>
  440ed4:	mov	x29, sp
  440ed8:	add	x2, x2, #0x640
  440edc:	adrp	x0, 454000 <warn@@Base+0x129e8>
  440ee0:	add	x0, x0, #0x820
  440ee4:	bl	4037a0 <printf@plt>
  440ee8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440eec:	add	x1, x1, #0x830
  440ef0:	mov	w2, #0x5                   	// #5
  440ef4:	mov	x0, #0x0                   	// #0
  440ef8:	bl	403700 <dcgettext@plt>
  440efc:	bl	4037a0 <printf@plt>
  440f00:	adrp	x1, 454000 <warn@@Base+0x129e8>
  440f04:	add	x1, x1, #0x868
  440f08:	mov	w2, #0x5                   	// #5
  440f0c:	mov	x0, #0x0                   	// #0
  440f10:	bl	403700 <dcgettext@plt>
  440f14:	bl	4037a0 <printf@plt>
  440f18:	mov	w0, #0x0                   	// #0
  440f1c:	bl	403000 <exit@plt>
  440f20:	and	x2, x0, #0xf000
  440f24:	mov	w6, #0x64                  	// #100
  440f28:	cmp	x2, #0x4, lsl #12
  440f2c:	b.eq	440f70 <ferror@plt+0x3d6d0>  // b.none
  440f30:	cmp	x2, #0xa, lsl #12
  440f34:	mov	w6, #0x6c                  	// #108
  440f38:	b.eq	440f70 <ferror@plt+0x3d6d0>  // b.none
  440f3c:	cmp	x2, #0x6, lsl #12
  440f40:	mov	w6, #0x62                  	// #98
  440f44:	b.eq	440f70 <ferror@plt+0x3d6d0>  // b.none
  440f48:	cmp	x2, #0x2, lsl #12
  440f4c:	mov	w6, #0x63                  	// #99
  440f50:	b.eq	440f70 <ferror@plt+0x3d6d0>  // b.none
  440f54:	cmp	x2, #0xc, lsl #12
  440f58:	mov	w6, #0x73                  	// #115
  440f5c:	b.eq	440f70 <ferror@plt+0x3d6d0>  // b.none
  440f60:	cmp	x2, #0x1, lsl #12
  440f64:	mov	w6, #0x70                  	// #112
  440f68:	mov	w2, #0x2d                  	// #45
  440f6c:	csel	w6, w6, w2, eq  // eq = none
  440f70:	tst	x0, #0x100
  440f74:	mov	w2, #0x2d                  	// #45
  440f78:	mov	w5, #0x72                  	// #114
  440f7c:	csel	w11, w5, w2, ne  // ne = any
  440f80:	tst	x0, #0x80
  440f84:	mov	w4, #0x77                  	// #119
  440f88:	csel	w10, w4, w2, ne  // ne = any
  440f8c:	tst	x0, #0x40
  440f90:	mov	w3, #0x78                  	// #120
  440f94:	csel	w7, w3, w2, ne  // ne = any
  440f98:	tst	x0, #0x20
  440f9c:	strb	w6, [x1]
  440fa0:	csel	w9, w5, w2, ne  // ne = any
  440fa4:	tst	x0, #0x10
  440fa8:	csel	w8, w4, w2, ne  // ne = any
  440fac:	tst	x0, #0x8
  440fb0:	csel	w6, w3, w2, ne  // ne = any
  440fb4:	tst	x0, #0x4
  440fb8:	csel	w5, w5, w2, ne  // ne = any
  440fbc:	tst	x0, #0x2
  440fc0:	csel	w4, w4, w2, ne  // ne = any
  440fc4:	tst	x0, #0x1
  440fc8:	csel	w2, w3, w2, ne  // ne = any
  440fcc:	strb	w11, [x1, #1]
  440fd0:	strb	w10, [x1, #2]
  440fd4:	strb	w7, [x1, #3]
  440fd8:	strb	w9, [x1, #4]
  440fdc:	strb	w8, [x1, #5]
  440fe0:	strb	w6, [x1, #6]
  440fe4:	strb	w5, [x1, #7]
  440fe8:	strb	w4, [x1, #8]
  440fec:	strb	w2, [x1, #9]
  440ff0:	tbz	w0, #11, 441008 <ferror@plt+0x3d768>
  440ff4:	cmp	w7, w3
  440ff8:	mov	w4, #0x73                  	// #115
  440ffc:	mov	w3, #0x53                  	// #83
  441000:	csel	w3, w3, w4, ne  // ne = any
  441004:	strb	w3, [x1, #3]
  441008:	tbz	w0, #10, 441020 <ferror@plt+0x3d780>
  44100c:	cmp	w6, #0x78
  441010:	mov	w4, #0x73                  	// #115
  441014:	mov	w3, #0x53                  	// #83
  441018:	csel	w3, w3, w4, ne  // ne = any
  44101c:	strb	w3, [x1, #6]
  441020:	tbz	w0, #9, 441038 <ferror@plt+0x3d798>
  441024:	cmp	w2, #0x78
  441028:	mov	w0, #0x54                  	// #84
  44102c:	mov	w2, #0x74                  	// #116
  441030:	csel	w0, w0, w2, ne  // ne = any
  441034:	strb	w0, [x1, #9]
  441038:	ret
  44103c:	nop

0000000000441040 <error@@Base>:
  441040:	stp	x29, x30, [sp, #-304]!
  441044:	adrp	x8, 471000 <_sch_istable+0x1478>
  441048:	mov	x29, sp
  44104c:	stp	x19, x20, [sp, #16]
  441050:	mov	x19, x0
  441054:	adrp	x20, 471000 <_sch_istable+0x1478>
  441058:	ldr	x0, [x8, #3800]
  44105c:	str	x21, [sp, #32]
  441060:	str	q0, [sp, #112]
  441064:	str	q1, [sp, #128]
  441068:	str	q2, [sp, #144]
  44106c:	str	q3, [sp, #160]
  441070:	str	q4, [sp, #176]
  441074:	str	q5, [sp, #192]
  441078:	str	q6, [sp, #208]
  44107c:	str	q7, [sp, #224]
  441080:	stp	x1, x2, [sp, #248]
  441084:	stp	x3, x4, [sp, #264]
  441088:	stp	x5, x6, [sp, #280]
  44108c:	str	x7, [sp, #296]
  441090:	bl	4035f0 <fflush@plt>
  441094:	add	x5, sp, #0xf0
  441098:	add	x6, sp, #0x130
  44109c:	mov	w3, #0xffffff80            	// #-128
  4410a0:	mov	w4, #0xffffffc8            	// #-56
  4410a4:	ldr	x21, [x20, #3776]
  4410a8:	mov	w2, #0x5                   	// #5
  4410ac:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4410b0:	mov	x0, #0x0                   	// #0
  4410b4:	add	x1, x1, #0x930
  4410b8:	stp	x6, x6, [sp, #80]
  4410bc:	str	x5, [sp, #96]
  4410c0:	stp	w4, w3, [sp, #104]
  4410c4:	bl	403700 <dcgettext@plt>
  4410c8:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4410cc:	mov	x1, x0
  4410d0:	mov	x0, x21
  4410d4:	ldr	x2, [x2, #744]
  4410d8:	bl	403880 <fprintf@plt>
  4410dc:	ldp	x6, x7, [sp, #80]
  4410e0:	mov	x1, x19
  4410e4:	ldp	x4, x5, [sp, #96]
  4410e8:	add	x2, sp, #0x30
  4410ec:	ldr	x0, [x20, #3776]
  4410f0:	stp	x6, x7, [sp, #48]
  4410f4:	stp	x4, x5, [sp, #64]
  4410f8:	bl	403790 <vfprintf@plt>
  4410fc:	ldp	x19, x20, [sp, #16]
  441100:	ldr	x21, [sp, #32]
  441104:	ldp	x29, x30, [sp], #304
  441108:	ret
  44110c:	nop
  441110:	cmp	w1, #0x5
  441114:	b.eq	4411d0 <error@@Base+0x190>  // b.none
  441118:	stp	x29, x30, [sp, #-32]!
  44111c:	mov	x29, sp
  441120:	str	x19, [sp, #16]
  441124:	mov	w19, w1
  441128:	b.gt	441164 <error@@Base+0x124>
  44112c:	cmp	w1, #0x3
  441130:	b.eq	441200 <error@@Base+0x1c0>  // b.none
  441134:	cmp	w1, #0x4
  441138:	b.eq	441224 <error@@Base+0x1e4>  // b.none
  44113c:	cmp	w1, #0x1
  441140:	b.eq	441238 <error@@Base+0x1f8>  // b.none
  441144:	cmp	w1, #0x2
  441148:	b.ne	441294 <error@@Base+0x254>  // b.any
  44114c:	ldrh	w0, [x0]
  441150:	ldr	x19, [sp, #16]
  441154:	rev16	w0, w0
  441158:	and	x0, x0, #0xffff
  44115c:	ldp	x29, x30, [sp], #32
  441160:	ret
  441164:	cmp	w1, #0x7
  441168:	b.eq	441248 <error@@Base+0x208>  // b.none
  44116c:	cmp	w1, #0x8
  441170:	b.ne	441188 <error@@Base+0x148>  // b.any
  441174:	ldr	x0, [x0]
  441178:	ldr	x19, [sp, #16]
  44117c:	rev	x0, x0
  441180:	ldp	x29, x30, [sp], #32
  441184:	ret
  441188:	cmp	w1, #0x6
  44118c:	b.ne	441294 <error@@Base+0x254>  // b.any
  441190:	ldrb	w5, [x0, #3]
  441194:	ldrb	w4, [x0, #1]
  441198:	ldrb	w1, [x0, #4]
  44119c:	ldrb	w3, [x0, #2]
  4411a0:	lsl	x5, x5, #16
  4411a4:	ldrb	w2, [x0]
  4411a8:	lsl	x4, x4, #32
  4411ac:	ldrb	w6, [x0, #5]
  4411b0:	orr	x0, x5, x1, lsl #8
  4411b4:	orr	x3, x4, x3, lsl #24
  4411b8:	orr	x0, x0, x3
  4411bc:	orr	x1, x6, x2, lsl #40
  4411c0:	orr	x0, x0, x1
  4411c4:	ldr	x19, [sp, #16]
  4411c8:	ldp	x29, x30, [sp], #32
  4411cc:	ret
  4411d0:	ldrb	w4, [x0, #2]
  4411d4:	ldrb	w3, [x0]
  4411d8:	ldrb	w1, [x0, #3]
  4411dc:	ldrb	w2, [x0, #1]
  4411e0:	lsl	x4, x4, #16
  4411e4:	lsl	x3, x3, #32
  4411e8:	ldrb	w5, [x0, #4]
  4411ec:	orr	x0, x4, x1, lsl #8
  4411f0:	orr	x1, x3, x2, lsl #24
  4411f4:	orr	x0, x0, x1
  4411f8:	orr	x0, x0, x5
  4411fc:	ret
  441200:	ldrb	w2, [x0]
  441204:	ldrb	w1, [x0, #1]
  441208:	ldrb	w3, [x0, #2]
  44120c:	lsl	x0, x2, #16
  441210:	orr	x0, x0, x1, lsl #8
  441214:	orr	x0, x0, x3
  441218:	ldr	x19, [sp, #16]
  44121c:	ldp	x29, x30, [sp], #32
  441220:	ret
  441224:	ldr	w0, [x0]
  441228:	ldr	x19, [sp, #16]
  44122c:	rev	w0, w0
  441230:	ldp	x29, x30, [sp], #32
  441234:	ret
  441238:	ldrb	w0, [x0]
  44123c:	ldr	x19, [sp, #16]
  441240:	ldp	x29, x30, [sp], #32
  441244:	ret
  441248:	ldrb	w6, [x0, #4]
  44124c:	ldrb	w5, [x0, #2]
  441250:	ldrb	w1, [x0, #5]
  441254:	ldrb	w4, [x0, #3]
  441258:	lsl	x6, x6, #16
  44125c:	ldrb	w3, [x0]
  441260:	lsl	x5, x5, #32
  441264:	ldrb	w2, [x0, #1]
  441268:	orr	x1, x6, x1, lsl #8
  44126c:	orr	x4, x5, x4, lsl #24
  441270:	ldrb	w5, [x0, #6]
  441274:	lsl	x3, x3, #48
  441278:	orr	x0, x1, x4
  44127c:	orr	x1, x3, x2, lsl #40
  441280:	orr	x0, x0, x1
  441284:	orr	x0, x0, x5
  441288:	ldr	x19, [sp, #16]
  44128c:	ldp	x29, x30, [sp], #32
  441290:	ret
  441294:	mov	w2, #0x5                   	// #5
  441298:	adrp	x1, 454000 <warn@@Base+0x129e8>
  44129c:	mov	x0, #0x0                   	// #0
  4412a0:	add	x1, x1, #0x940
  4412a4:	bl	403700 <dcgettext@plt>
  4412a8:	mov	w1, w19
  4412ac:	bl	441040 <error@@Base>
  4412b0:	bl	403400 <abort@plt>
  4412b4:	nop
  4412b8:	stp	x29, x30, [sp, #-96]!
  4412bc:	mov	x29, sp
  4412c0:	stp	x19, x20, [sp, #16]
  4412c4:	mov	x19, x0
  4412c8:	add	x0, x0, #0x88
  4412cc:	stp	x21, x22, [sp, #32]
  4412d0:	mov	w21, w1
  4412d4:	mov	w22, w2
  4412d8:	ldrb	w20, [x19, #146]
  4412dc:	mov	w2, #0xa                   	// #10
  4412e0:	strb	wzr, [x19, #146]
  4412e4:	mov	x1, #0x0                   	// #0
  4412e8:	bl	402fc0 <strtoul@plt>
  4412ec:	strb	w20, [x19, #146]
  4412f0:	mov	x20, x0
  4412f4:	tbnz	x0, #63, 441440 <error@@Base+0x400>
  4412f8:	add	x20, x0, #0x1
  4412fc:	ldr	x0, [x19, #72]
  441300:	and	x20, x20, #0xfffffffffffffffe
  441304:	add	x0, x0, #0x3c
  441308:	add	x0, x0, x20
  44130c:	str	x0, [x19, #72]
  441310:	cbz	w22, 4413ac <error@@Base+0x36c>
  441314:	cmp	x20, w21, uxtw
  441318:	mov	w22, w21
  44131c:	b.cc	4413f8 <error@@Base+0x3b8>  // b.lo, b.ul, b.last
  441320:	ldr	x3, [x19, #8]
  441324:	add	x0, sp, #0x58
  441328:	mov	x2, x22
  44132c:	mov	x1, #0x1                   	// #1
  441330:	bl	4034f0 <fread@plt>
  441334:	cmp	x22, x0
  441338:	b.ne	44141c <error@@Base+0x3dc>  // b.any
  44133c:	mov	w1, w21
  441340:	add	x0, sp, #0x58
  441344:	stp	x23, x24, [sp, #48]
  441348:	bl	441110 <error@@Base+0xd0>
  44134c:	mov	x23, x0
  441350:	mul	x0, x22, x0
  441354:	str	x23, [x19, #16]
  441358:	sub	x20, x20, x22
  44135c:	cmp	x23, x0
  441360:	csel	x1, x23, x0, cs  // cs = hs, nlast
  441364:	cmp	x1, x20
  441368:	b.ls	441474 <error@@Base+0x434>  // b.plast
  44136c:	mov	w2, #0x5                   	// #5
  441370:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441374:	mov	x0, #0x0                   	// #0
  441378:	add	x1, x1, #0xa00
  44137c:	bl	403700 <dcgettext@plt>
  441380:	ldr	x1, [x19]
  441384:	mov	x4, x20
  441388:	ldr	x2, [x19, #16]
  44138c:	mov	w3, w21
  441390:	bl	441040 <error@@Base>
  441394:	ldp	x23, x24, [sp, #48]
  441398:	mov	w0, #0x0                   	// #0
  44139c:	ldp	x19, x20, [sp, #16]
  4413a0:	ldp	x21, x22, [sp, #32]
  4413a4:	ldp	x29, x30, [sp], #96
  4413a8:	ret
  4413ac:	ldr	x0, [x19, #8]
  4413b0:	mov	x1, x20
  4413b4:	mov	w2, #0x1                   	// #1
  4413b8:	bl	4033f0 <fseek@plt>
  4413bc:	cbnz	w0, 441534 <error@@Base+0x4f4>
  4413c0:	ldr	x3, [x19, #8]
  4413c4:	mov	x1, #0x1                   	// #1
  4413c8:	add	x0, x19, #0x58
  4413cc:	mov	x2, #0x3c                  	// #60
  4413d0:	bl	4034f0 <fread@plt>
  4413d4:	mov	x1, x0
  4413d8:	cmp	x1, #0x3c
  4413dc:	mov	w0, #0x1                   	// #1
  4413e0:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4413e4:	b.eq	44139c <error@@Base+0x35c>  // b.none
  4413e8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4413ec:	mov	w2, #0x5                   	// #5
  4413f0:	add	x1, x1, #0xb90
  4413f4:	b	441540 <error@@Base+0x500>
  4413f8:	mov	w2, #0x5                   	// #5
  4413fc:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441400:	mov	x0, #0x0                   	// #0
  441404:	add	x1, x1, #0x9b8
  441408:	bl	403700 <dcgettext@plt>
  44140c:	ldr	x1, [x19]
  441410:	bl	441040 <error@@Base>
  441414:	mov	w0, #0x0                   	// #0
  441418:	b	44139c <error@@Base+0x35c>
  44141c:	mov	w2, #0x5                   	// #5
  441420:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441424:	mov	x0, #0x0                   	// #0
  441428:	add	x1, x1, #0x9d8
  44142c:	bl	403700 <dcgettext@plt>
  441430:	ldr	x1, [x19]
  441434:	bl	441040 <error@@Base>
  441438:	mov	w0, #0x0                   	// #0
  44143c:	b	44139c <error@@Base+0x35c>
  441440:	mov	w2, #0x5                   	// #5
  441444:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441448:	mov	x0, #0x0                   	// #0
  44144c:	add	x1, x1, #0x960
  441450:	bl	403700 <dcgettext@plt>
  441454:	ldr	x1, [x19]
  441458:	mov	x2, x20
  44145c:	bl	441040 <error@@Base>
  441460:	mov	w0, #0x0                   	// #0
  441464:	ldp	x19, x20, [sp, #16]
  441468:	ldp	x21, x22, [sp, #32]
  44146c:	ldp	x29, x30, [sp], #96
  441470:	ret
  441474:	stp	x25, x26, [sp, #64]
  441478:	bl	4031d0 <malloc@plt>
  44147c:	mov	x26, x0
  441480:	cbz	x0, 4415d8 <error@@Base+0x598>
  441484:	ldr	x3, [x19, #8]
  441488:	mov	x2, x23
  44148c:	mov	x1, x22
  441490:	bl	4034f0 <fread@plt>
  441494:	ldr	x23, [x19, #16]
  441498:	cmp	x23, x0
  44149c:	b.ne	441558 <error@@Base+0x518>  // b.any
  4414a0:	lsl	x0, x23, #3
  4414a4:	bl	4031d0 <malloc@plt>
  4414a8:	str	x0, [x19, #24]
  4414ac:	msub	x20, x22, x23, x20
  4414b0:	mov	x25, x0
  4414b4:	cbz	x0, 4415e4 <error@@Base+0x5a4>
  4414b8:	cbz	x23, 4414f0 <error@@Base+0x4b0>
  4414bc:	mov	x24, x26
  4414c0:	mov	x23, #0x0                   	// #0
  4414c4:	b	4414cc <error@@Base+0x48c>
  4414c8:	ldr	x25, [x19, #24]
  4414cc:	mov	x0, x24
  4414d0:	mov	w1, w21
  4414d4:	bl	441110 <error@@Base+0xd0>
  4414d8:	str	x0, [x25, x23, lsl #3]
  4414dc:	add	x23, x23, #0x1
  4414e0:	add	x24, x24, x22
  4414e4:	ldr	x0, [x19, #16]
  4414e8:	cmp	x0, x23
  4414ec:	b.hi	4414c8 <error@@Base+0x488>  // b.pmore
  4414f0:	mov	x0, x26
  4414f4:	bl	403510 <free@plt>
  4414f8:	cbz	x20, 44158c <error@@Base+0x54c>
  4414fc:	mov	x0, x20
  441500:	bl	4031d0 <malloc@plt>
  441504:	str	x0, [x19, #32]
  441508:	cbz	x0, 4415b4 <error@@Base+0x574>
  44150c:	ldr	x3, [x19, #8]
  441510:	str	x20, [x19, #40]
  441514:	mov	x2, x20
  441518:	mov	x1, #0x1                   	// #1
  44151c:	bl	4034f0 <fread@plt>
  441520:	cmp	x20, x0
  441524:	b.ne	4415a0 <error@@Base+0x560>  // b.any
  441528:	ldp	x23, x24, [sp, #48]
  44152c:	ldp	x25, x26, [sp, #64]
  441530:	b	4413c0 <error@@Base+0x380>
  441534:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441538:	add	x1, x1, #0x988
  44153c:	mov	w2, #0x5                   	// #5
  441540:	mov	x0, #0x0                   	// #0
  441544:	bl	403700 <dcgettext@plt>
  441548:	ldr	x1, [x19]
  44154c:	bl	441040 <error@@Base>
  441550:	mov	w0, #0x0                   	// #0
  441554:	b	44139c <error@@Base+0x35c>
  441558:	mov	x0, x26
  44155c:	bl	403510 <free@plt>
  441560:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441564:	add	x1, x1, #0x9d8
  441568:	mov	w2, #0x5                   	// #5
  44156c:	mov	x0, #0x0                   	// #0
  441570:	bl	403700 <dcgettext@plt>
  441574:	ldr	x1, [x19]
  441578:	bl	441040 <error@@Base>
  44157c:	mov	w0, #0x0                   	// #0
  441580:	ldp	x23, x24, [sp, #48]
  441584:	ldp	x25, x26, [sp, #64]
  441588:	b	44139c <error@@Base+0x35c>
  44158c:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441590:	mov	w2, #0x5                   	// #5
  441594:	add	x1, x1, #0xaf0
  441598:	mov	x0, #0x0                   	// #0
  44159c:	b	441570 <error@@Base+0x530>
  4415a0:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4415a4:	mov	w2, #0x5                   	// #5
  4415a8:	add	x1, x1, #0xb60
  4415ac:	mov	x0, #0x0                   	// #0
  4415b0:	b	441570 <error@@Base+0x530>
  4415b4:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4415b8:	add	x1, x1, #0xb20
  4415bc:	mov	w2, #0x5                   	// #5
  4415c0:	bl	403700 <dcgettext@plt>
  4415c4:	bl	441040 <error@@Base>
  4415c8:	mov	w0, #0x0                   	// #0
  4415cc:	ldp	x23, x24, [sp, #48]
  4415d0:	ldp	x25, x26, [sp, #64]
  4415d4:	b	44139c <error@@Base+0x35c>
  4415d8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4415dc:	add	x1, x1, #0xa68
  4415e0:	b	4415bc <error@@Base+0x57c>
  4415e4:	mov	x0, x26
  4415e8:	bl	403510 <free@plt>
  4415ec:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4415f0:	add	x1, x1, #0xaa8
  4415f4:	mov	w2, #0x5                   	// #5
  4415f8:	mov	x0, #0x0                   	// #0
  4415fc:	bl	403700 <dcgettext@plt>
  441600:	bl	441040 <error@@Base>
  441604:	mov	w0, #0x0                   	// #0
  441608:	ldp	x23, x24, [sp, #48]
  44160c:	ldp	x25, x26, [sp, #64]
  441610:	b	44139c <error@@Base+0x35c>
  441614:	nop

0000000000441618 <warn@@Base>:
  441618:	stp	x29, x30, [sp, #-304]!
  44161c:	adrp	x8, 471000 <_sch_istable+0x1478>
  441620:	mov	x29, sp
  441624:	stp	x19, x20, [sp, #16]
  441628:	mov	x19, x0
  44162c:	adrp	x20, 471000 <_sch_istable+0x1478>
  441630:	ldr	x0, [x8, #3800]
  441634:	str	x21, [sp, #32]
  441638:	str	q0, [sp, #112]
  44163c:	str	q1, [sp, #128]
  441640:	str	q2, [sp, #144]
  441644:	str	q3, [sp, #160]
  441648:	str	q4, [sp, #176]
  44164c:	str	q5, [sp, #192]
  441650:	str	q6, [sp, #208]
  441654:	str	q7, [sp, #224]
  441658:	stp	x1, x2, [sp, #248]
  44165c:	stp	x3, x4, [sp, #264]
  441660:	stp	x5, x6, [sp, #280]
  441664:	str	x7, [sp, #296]
  441668:	bl	4035f0 <fflush@plt>
  44166c:	add	x5, sp, #0xf0
  441670:	add	x6, sp, #0x130
  441674:	mov	w3, #0xffffff80            	// #-128
  441678:	mov	w4, #0xffffffc8            	// #-56
  44167c:	ldr	x21, [x20, #3776]
  441680:	mov	w2, #0x5                   	// #5
  441684:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441688:	mov	x0, #0x0                   	// #0
  44168c:	add	x1, x1, #0xbd0
  441690:	stp	x6, x6, [sp, #80]
  441694:	str	x5, [sp, #96]
  441698:	stp	w4, w3, [sp, #104]
  44169c:	bl	403700 <dcgettext@plt>
  4416a0:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4416a4:	mov	x1, x0
  4416a8:	mov	x0, x21
  4416ac:	ldr	x2, [x2, #744]
  4416b0:	bl	403880 <fprintf@plt>
  4416b4:	ldp	x6, x7, [sp, #80]
  4416b8:	mov	x1, x19
  4416bc:	ldp	x4, x5, [sp, #96]
  4416c0:	add	x2, sp, #0x30
  4416c4:	ldr	x0, [x20, #3776]
  4416c8:	stp	x6, x7, [sp, #48]
  4416cc:	stp	x4, x5, [sp, #64]
  4416d0:	bl	403790 <vfprintf@plt>
  4416d4:	ldp	x19, x20, [sp, #16]
  4416d8:	ldr	x21, [sp, #32]
  4416dc:	ldp	x29, x30, [sp], #304
  4416e0:	ret
  4416e4:	nop
  4416e8:	cmp	w2, #0x3
  4416ec:	b.eq	441770 <warn@@Base+0x158>  // b.none
  4416f0:	stp	x29, x30, [sp, #-32]!
  4416f4:	mov	x29, sp
  4416f8:	str	x19, [sp, #16]
  4416fc:	mov	w19, w2
  441700:	b.gt	44172c <warn@@Base+0x114>
  441704:	cmp	w2, #0x1
  441708:	b.eq	44171c <warn@@Base+0x104>  // b.none
  44170c:	cmp	w2, #0x2
  441710:	b.ne	441788 <warn@@Base+0x170>  // b.any
  441714:	lsr	x2, x1, #8
  441718:	strb	w2, [x0, #1]
  44171c:	strb	w1, [x0]
  441720:	ldr	x19, [sp, #16]
  441724:	ldp	x29, x30, [sp], #32
  441728:	ret
  44172c:	cmp	w2, #0x4
  441730:	b.eq	44175c <warn@@Base+0x144>  // b.none
  441734:	cmp	w2, #0x8
  441738:	b.ne	441788 <warn@@Base+0x170>  // b.any
  44173c:	lsr	x2, x1, #56
  441740:	lsr	x3, x1, #48
  441744:	lsr	x4, x1, #40
  441748:	lsr	x5, x1, #32
  44174c:	strb	w5, [x0, #4]
  441750:	strb	w4, [x0, #5]
  441754:	strb	w3, [x0, #6]
  441758:	strb	w2, [x0, #7]
  44175c:	lsr	x2, x1, #24
  441760:	strb	w2, [x0, #3]
  441764:	lsr	x2, x1, #16
  441768:	strb	w2, [x0, #2]
  44176c:	b	441714 <warn@@Base+0xfc>
  441770:	lsr	x2, x1, #16
  441774:	strb	w1, [x0]
  441778:	strb	w2, [x0, #2]
  44177c:	lsr	x2, x1, #8
  441780:	strb	w2, [x0, #1]
  441784:	ret
  441788:	mov	w2, #0x5                   	// #5
  44178c:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441790:	mov	x0, #0x0                   	// #0
  441794:	add	x1, x1, #0x940
  441798:	bl	403700 <dcgettext@plt>
  44179c:	mov	w1, w19
  4417a0:	bl	441040 <error@@Base>
  4417a4:	bl	403400 <abort@plt>
  4417a8:	cmp	w2, #0x3
  4417ac:	b.eq	44181c <warn@@Base+0x204>  // b.none
  4417b0:	stp	x29, x30, [sp, #-32]!
  4417b4:	mov	x29, sp
  4417b8:	str	x19, [sp, #16]
  4417bc:	mov	w19, w2
  4417c0:	b.gt	4417ec <warn@@Base+0x1d4>
  4417c4:	cmp	w2, #0x1
  4417c8:	b.eq	4417dc <warn@@Base+0x1c4>  // b.none
  4417cc:	cmp	w2, #0x2
  4417d0:	b.ne	441834 <warn@@Base+0x21c>  // b.any
  4417d4:	strb	w1, [x0, #1]
  4417d8:	lsr	x1, x1, #8
  4417dc:	strb	w1, [x0]
  4417e0:	ldr	x19, [sp, #16]
  4417e4:	ldp	x29, x30, [sp], #32
  4417e8:	ret
  4417ec:	cmp	w2, #0x4
  4417f0:	b.eq	441808 <warn@@Base+0x1f0>  // b.none
  4417f4:	cmp	w2, #0x8
  4417f8:	b.ne	441834 <warn@@Base+0x21c>  // b.any
  4417fc:	rev	w2, w1
  441800:	lsr	x1, x1, #32
  441804:	str	w2, [x0, #4]
  441808:	strb	w1, [x0, #3]
  44180c:	lsr	x1, x1, #8
  441810:	strb	w1, [x0, #2]
  441814:	lsr	x1, x1, #8
  441818:	b	4417d4 <warn@@Base+0x1bc>
  44181c:	strb	w1, [x0, #2]
  441820:	lsr	x1, x1, #8
  441824:	strb	w1, [x0, #1]
  441828:	lsr	x1, x1, #8
  44182c:	strb	w1, [x0]
  441830:	ret
  441834:	mov	w2, #0x5                   	// #5
  441838:	adrp	x1, 454000 <warn@@Base+0x129e8>
  44183c:	mov	x0, #0x0                   	// #0
  441840:	add	x1, x1, #0x940
  441844:	bl	403700 <dcgettext@plt>
  441848:	mov	w1, w19
  44184c:	bl	441040 <error@@Base>
  441850:	bl	403400 <abort@plt>
  441854:	nop
  441858:	cmp	w1, #0x5
  44185c:	b.eq	44190c <warn@@Base+0x2f4>  // b.none
  441860:	stp	x29, x30, [sp, #-32]!
  441864:	mov	x29, sp
  441868:	str	x19, [sp, #16]
  44186c:	mov	w19, w1
  441870:	b.gt	4418a4 <warn@@Base+0x28c>
  441874:	cmp	w1, #0x3
  441878:	b.eq	44193c <warn@@Base+0x324>  // b.none
  44187c:	cmp	w1, #0x4
  441880:	b.eq	441960 <warn@@Base+0x348>  // b.none
  441884:	cmp	w1, #0x1
  441888:	b.eq	441970 <warn@@Base+0x358>  // b.none
  44188c:	cmp	w1, #0x2
  441890:	b.ne	4419cc <warn@@Base+0x3b4>  // b.any
  441894:	ldrh	w0, [x0]
  441898:	ldr	x19, [sp, #16]
  44189c:	ldp	x29, x30, [sp], #32
  4418a0:	ret
  4418a4:	cmp	w1, #0x7
  4418a8:	b.eq	441980 <warn@@Base+0x368>  // b.none
  4418ac:	cmp	w1, #0x8
  4418b0:	b.ne	4418c4 <warn@@Base+0x2ac>  // b.any
  4418b4:	ldr	x0, [x0]
  4418b8:	ldr	x19, [sp, #16]
  4418bc:	ldp	x29, x30, [sp], #32
  4418c0:	ret
  4418c4:	cmp	w1, #0x6
  4418c8:	b.ne	4419cc <warn@@Base+0x3b4>  // b.any
  4418cc:	ldrb	w5, [x0, #2]
  4418d0:	ldrb	w4, [x0, #4]
  4418d4:	ldrb	w1, [x0, #1]
  4418d8:	ldrb	w3, [x0, #3]
  4418dc:	lsl	x5, x5, #16
  4418e0:	ldrb	w2, [x0, #5]
  4418e4:	lsl	x4, x4, #32
  4418e8:	ldrb	w6, [x0]
  4418ec:	orr	x0, x5, x1, lsl #8
  4418f0:	orr	x3, x4, x3, lsl #24
  4418f4:	orr	x0, x0, x3
  4418f8:	orr	x1, x6, x2, lsl #40
  4418fc:	orr	x0, x0, x1
  441900:	ldr	x19, [sp, #16]
  441904:	ldp	x29, x30, [sp], #32
  441908:	ret
  44190c:	ldrb	w4, [x0, #2]
  441910:	ldrb	w3, [x0, #4]
  441914:	ldrb	w1, [x0, #1]
  441918:	ldrb	w2, [x0, #3]
  44191c:	lsl	x4, x4, #16
  441920:	lsl	x3, x3, #32
  441924:	ldrb	w5, [x0]
  441928:	orr	x0, x4, x1, lsl #8
  44192c:	orr	x1, x3, x2, lsl #24
  441930:	orr	x0, x0, x1
  441934:	orr	x0, x0, x5
  441938:	ret
  44193c:	ldrb	w2, [x0, #2]
  441940:	ldrb	w1, [x0, #1]
  441944:	ldrb	w3, [x0]
  441948:	lsl	x0, x2, #16
  44194c:	orr	x0, x0, x1, lsl #8
  441950:	orr	x0, x0, x3
  441954:	ldr	x19, [sp, #16]
  441958:	ldp	x29, x30, [sp], #32
  44195c:	ret
  441960:	ldr	w0, [x0]
  441964:	ldr	x19, [sp, #16]
  441968:	ldp	x29, x30, [sp], #32
  44196c:	ret
  441970:	ldrb	w0, [x0]
  441974:	ldr	x19, [sp, #16]
  441978:	ldp	x29, x30, [sp], #32
  44197c:	ret
  441980:	ldrb	w6, [x0, #2]
  441984:	ldrb	w5, [x0, #4]
  441988:	ldrb	w1, [x0, #1]
  44198c:	ldrb	w4, [x0, #3]
  441990:	lsl	x6, x6, #16
  441994:	ldrb	w3, [x0, #6]
  441998:	lsl	x5, x5, #32
  44199c:	ldrb	w2, [x0, #5]
  4419a0:	orr	x1, x6, x1, lsl #8
  4419a4:	orr	x4, x5, x4, lsl #24
  4419a8:	ldrb	w5, [x0]
  4419ac:	lsl	x3, x3, #48
  4419b0:	orr	x0, x1, x4
  4419b4:	orr	x1, x3, x2, lsl #40
  4419b8:	orr	x0, x0, x1
  4419bc:	orr	x0, x0, x5
  4419c0:	ldr	x19, [sp, #16]
  4419c4:	ldp	x29, x30, [sp], #32
  4419c8:	ret
  4419cc:	mov	w2, #0x5                   	// #5
  4419d0:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4419d4:	mov	x0, #0x0                   	// #0
  4419d8:	add	x1, x1, #0x940
  4419dc:	bl	403700 <dcgettext@plt>
  4419e0:	mov	w1, w19
  4419e4:	bl	441040 <error@@Base>
  4419e8:	bl	403400 <abort@plt>
  4419ec:	nop
  4419f0:	stp	x29, x30, [sp, #-32]!
  4419f4:	adrp	x2, 475000 <_bfd_std_section+0x3120>
  4419f8:	mov	x29, sp
  4419fc:	ldr	x2, [x2, #752]
  441a00:	str	x19, [sp, #16]
  441a04:	mov	w19, w1
  441a08:	blr	x2
  441a0c:	cmp	w19, #0x3
  441a10:	b.eq	441a80 <warn@@Base+0x468>  // b.none
  441a14:	b.le	441a48 <warn@@Base+0x430>
  441a18:	cmp	w19, #0x4
  441a1c:	b.ne	441a38 <warn@@Base+0x420>  // b.any
  441a20:	eor	x0, x0, #0x80000000
  441a24:	mov	x1, #0xffffffff80000000    	// #-2147483648
  441a28:	add	x0, x0, x1
  441a2c:	ldr	x19, [sp, #16]
  441a30:	ldp	x29, x30, [sp], #32
  441a34:	ret
  441a38:	sub	w19, w19, #0x5
  441a3c:	cmp	w19, #0x3
  441a40:	b.ls	441a2c <warn@@Base+0x414>  // b.plast
  441a44:	bl	403400 <abort@plt>
  441a48:	cmp	w19, #0x1
  441a4c:	b.ne	441a64 <warn@@Base+0x44c>  // b.any
  441a50:	eor	x0, x0, #0x80
  441a54:	sub	x0, x0, #0x80
  441a58:	ldr	x19, [sp, #16]
  441a5c:	ldp	x29, x30, [sp], #32
  441a60:	ret
  441a64:	cmp	w19, #0x2
  441a68:	b.ne	441a44 <warn@@Base+0x42c>  // b.any
  441a6c:	eor	x0, x0, #0x8000
  441a70:	sub	x0, x0, #0x8, lsl #12
  441a74:	ldr	x19, [sp, #16]
  441a78:	ldp	x29, x30, [sp], #32
  441a7c:	ret
  441a80:	eor	x0, x0, #0x800000
  441a84:	sub	x0, x0, #0x800, lsl #12
  441a88:	ldr	x19, [sp, #16]
  441a8c:	ldp	x29, x30, [sp], #32
  441a90:	ret
  441a94:	nop
  441a98:	adrp	x3, 475000 <_bfd_std_section+0x3120>
  441a9c:	ldr	x4, [x3, #752]
  441aa0:	adrp	x3, 441000 <ferror@plt+0x3d760>
  441aa4:	add	x3, x3, #0x110
  441aa8:	cmp	x4, x3
  441aac:	b.eq	441ac4 <warn@@Base+0x4ac>  // b.none
  441ab0:	ldr	w3, [x0, #4]
  441ab4:	str	x3, [x1]
  441ab8:	ldr	w0, [x0]
  441abc:	str	x0, [x2]
  441ac0:	ret
  441ac4:	ldr	w3, [x0]
  441ac8:	rev	w3, w3
  441acc:	str	x3, [x1]
  441ad0:	ldr	w0, [x0, #4]
  441ad4:	rev	w0, w0
  441ad8:	str	x0, [x2]
  441adc:	ret
  441ae0:	stp	x29, x30, [sp, #-64]!
  441ae4:	mov	x29, sp
  441ae8:	stp	x23, x24, [sp, #48]
  441aec:	mov	x23, x1
  441af0:	stp	x19, x20, [sp, #16]
  441af4:	mov	x20, x2
  441af8:	stp	x21, x22, [sp, #32]
  441afc:	mov	x22, x0
  441b00:	bl	403330 <lbasename@plt>
  441b04:	ldrb	w1, [x23]
  441b08:	cmp	w1, #0x2f
  441b0c:	ccmp	x22, x0, #0x4, ne  // ne = any
  441b10:	b.ne	441b54 <warn@@Base+0x53c>  // b.any
  441b14:	adds	x0, x20, #0x1
  441b18:	mov	x21, #0x0                   	// #0
  441b1c:	b.eq	441b3c <warn@@Base+0x524>  // b.none
  441b20:	bl	4031d0 <malloc@plt>
  441b24:	mov	x21, x0
  441b28:	cbz	x0, 441bd8 <warn@@Base+0x5c0>
  441b2c:	mov	x1, x23
  441b30:	mov	x2, x20
  441b34:	bl	402f70 <memcpy@plt>
  441b38:	strb	wzr, [x21, x20]
  441b3c:	mov	x0, x21
  441b40:	ldp	x19, x20, [sp, #16]
  441b44:	ldp	x21, x22, [sp, #32]
  441b48:	ldp	x23, x24, [sp, #48]
  441b4c:	ldp	x29, x30, [sp], #64
  441b50:	ret
  441b54:	sub	x19, x0, x22
  441b58:	cmp	x19, x20
  441b5c:	add	x24, x19, x20
  441b60:	csel	x1, x19, x20, cs  // cs = hs, nlast
  441b64:	add	x0, x24, #0x1
  441b68:	cmp	x0, x1
  441b6c:	b.cc	441bb4 <warn@@Base+0x59c>  // b.lo, b.ul, b.last
  441b70:	bl	4031d0 <malloc@plt>
  441b74:	mov	x21, x0
  441b78:	cbz	x0, 441bd8 <warn@@Base+0x5c0>
  441b7c:	mov	x1, x22
  441b80:	mov	x2, x19
  441b84:	bl	402f70 <memcpy@plt>
  441b88:	mov	x2, x20
  441b8c:	mov	x1, x23
  441b90:	add	x0, x21, x19
  441b94:	bl	402f70 <memcpy@plt>
  441b98:	strb	wzr, [x21, x24]
  441b9c:	mov	x0, x21
  441ba0:	ldp	x19, x20, [sp, #16]
  441ba4:	ldp	x21, x22, [sp, #32]
  441ba8:	ldp	x23, x24, [sp, #48]
  441bac:	ldp	x29, x30, [sp], #64
  441bb0:	ret
  441bb4:	mov	w2, #0x5                   	// #5
  441bb8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441bbc:	mov	x0, #0x0                   	// #0
  441bc0:	add	x1, x1, #0xbf0
  441bc4:	bl	403700 <dcgettext@plt>
  441bc8:	mov	x21, #0x0                   	// #0
  441bcc:	mov	x1, x20
  441bd0:	bl	441040 <error@@Base>
  441bd4:	b	441b3c <warn@@Base+0x524>
  441bd8:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441bdc:	add	x1, x1, #0xbe0
  441be0:	mov	w2, #0x5                   	// #5
  441be4:	bl	403700 <dcgettext@plt>
  441be8:	bl	441040 <error@@Base>
  441bec:	b	441b3c <warn@@Base+0x524>
  441bf0:	stp	x29, x30, [sp, #-80]!
  441bf4:	mov	x29, sp
  441bf8:	stp	x19, x20, [sp, #16]
  441bfc:	mov	x19, x0
  441c00:	mov	x20, x2
  441c04:	mov	x0, x1
  441c08:	stp	x21, x22, [sp, #32]
  441c0c:	mov	x22, x1
  441c10:	mov	w21, w3
  441c14:	stp	x23, x24, [sp, #48]
  441c18:	mov	x24, #0x8                   	// #8
  441c1c:	mov	w23, w4
  441c20:	bl	403370 <strdup@plt>
  441c24:	stp	x0, x20, [x19]
  441c28:	mov	x1, x24
  441c2c:	mov	x0, x20
  441c30:	stp	xzr, xzr, [x19, #16]
  441c34:	mov	w2, #0x0                   	// #0
  441c38:	stp	xzr, xzr, [x19, #32]
  441c3c:	stp	xzr, xzr, [x19, #48]
  441c40:	stp	xzr, x24, [x19, #64]
  441c44:	stp	w21, wzr, [x19, #80]
  441c48:	bl	4033f0 <fseek@plt>
  441c4c:	cbnz	w0, 441d68 <warn@@Base+0x750>
  441c50:	str	x25, [sp, #64]
  441c54:	add	x25, x19, #0x58
  441c58:	mov	w21, w0
  441c5c:	mov	x3, x20
  441c60:	mov	x0, x25
  441c64:	mov	x2, #0x3c                  	// #60
  441c68:	mov	x1, #0x1                   	// #1
  441c6c:	bl	4034f0 <fread@plt>
  441c70:	cmp	x0, #0x3c
  441c74:	b.eq	441c98 <warn@@Base+0x680>  // b.none
  441c78:	cbnz	x0, 441da0 <warn@@Base+0x788>
  441c7c:	ldr	x25, [sp, #64]
  441c80:	mov	w0, w21
  441c84:	ldp	x19, x20, [sp, #16]
  441c88:	ldp	x21, x22, [sp, #32]
  441c8c:	ldp	x23, x24, [sp, #48]
  441c90:	ldp	x29, x30, [sp], #80
  441c94:	ret
  441c98:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441c9c:	mov	x0, x25
  441ca0:	add	x1, x1, #0xc80
  441ca4:	mov	x2, #0x10                  	// #16
  441ca8:	bl	403220 <strncmp@plt>
  441cac:	cbz	w0, 441ddc <warn@@Base+0x7c4>
  441cb0:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441cb4:	mov	x0, x25
  441cb8:	add	x1, x1, #0xc98
  441cbc:	mov	x2, #0x10                  	// #16
  441cc0:	bl	403220 <strncmp@plt>
  441cc4:	cbz	w0, 441e28 <warn@@Base+0x810>
  441cc8:	cbnz	w23, 441e48 <warn@@Base+0x830>
  441ccc:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441cd0:	mov	x0, x25
  441cd4:	add	x1, x1, #0xcd0
  441cd8:	mov	x2, #0x10                  	// #16
  441cdc:	bl	403220 <strncmp@plt>
  441ce0:	cbnz	w0, 441c7c <warn@@Base+0x664>
  441ce4:	ldrb	w23, [x19, #146]
  441ce8:	add	x0, x19, #0x88
  441cec:	strb	wzr, [x19, #146]
  441cf0:	mov	w2, #0xa                   	// #10
  441cf4:	mov	x1, #0x0                   	// #0
  441cf8:	bl	402fc0 <strtoul@plt>
  441cfc:	str	x0, [x19, #56]
  441d00:	strb	w23, [x19, #146]
  441d04:	mov	x21, x0
  441d08:	cmp	x0, #0x7
  441d0c:	b.ls	441dfc <warn@@Base+0x7e4>  // b.plast
  441d10:	tbnz	x0, #63, 441e68 <warn@@Base+0x850>
  441d14:	ldr	x1, [x19, #72]
  441d18:	add	x0, x0, #0x1
  441d1c:	add	x1, x1, #0x3c
  441d20:	add	x1, x1, x21
  441d24:	str	x1, [x19, #72]
  441d28:	bl	4031d0 <malloc@plt>
  441d2c:	str	x0, [x19, #48]
  441d30:	cbz	x0, 441ebc <warn@@Base+0x8a4>
  441d34:	mov	x1, x21
  441d38:	mov	x3, x20
  441d3c:	mov	x2, #0x1                   	// #1
  441d40:	bl	4034f0 <fread@plt>
  441d44:	cmp	x0, #0x1
  441d48:	b.ne	441e78 <warn@@Base+0x860>  // b.any
  441d4c:	ldr	x0, [x19, #56]
  441d50:	tbnz	w0, #0, 441eac <warn@@Base+0x894>
  441d54:	ldr	x1, [x19, #48]
  441d58:	mov	w21, #0x0                   	// #0
  441d5c:	strb	wzr, [x1, x0]
  441d60:	ldr	x25, [sp, #64]
  441d64:	b	441c80 <warn@@Base+0x668>
  441d68:	mov	w2, #0x5                   	// #5
  441d6c:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441d70:	mov	x0, #0x0                   	// #0
  441d74:	add	x1, x1, #0xc28
  441d78:	bl	403700 <dcgettext@plt>
  441d7c:	mov	w21, #0x1                   	// #1
  441d80:	mov	x1, x22
  441d84:	bl	441040 <error@@Base>
  441d88:	mov	w0, w21
  441d8c:	ldp	x19, x20, [sp, #16]
  441d90:	ldp	x21, x22, [sp, #32]
  441d94:	ldp	x23, x24, [sp, #48]
  441d98:	ldp	x29, x30, [sp], #80
  441d9c:	ret
  441da0:	mov	w2, #0x5                   	// #5
  441da4:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441da8:	mov	x0, #0x0                   	// #0
  441dac:	add	x1, x1, #0xc58
  441db0:	bl	403700 <dcgettext@plt>
  441db4:	mov	w21, #0x1                   	// #1
  441db8:	mov	x1, x22
  441dbc:	bl	441040 <error@@Base>
  441dc0:	mov	w0, w21
  441dc4:	ldp	x19, x20, [sp, #16]
  441dc8:	ldp	x21, x22, [sp, #32]
  441dcc:	ldp	x23, x24, [sp, #48]
  441dd0:	ldr	x25, [sp, #64]
  441dd4:	ldp	x29, x30, [sp], #80
  441dd8:	ret
  441ddc:	mov	w2, w23
  441de0:	mov	x0, x19
  441de4:	mov	w1, #0x4                   	// #4
  441de8:	bl	4412b8 <error@@Base+0x278>
  441dec:	cbnz	w0, 441ccc <warn@@Base+0x6b4>
  441df0:	mov	w21, #0x1                   	// #1
  441df4:	ldr	x25, [sp, #64]
  441df8:	b	441c80 <warn@@Base+0x668>
  441dfc:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441e00:	add	x1, x1, #0xce8
  441e04:	mov	w2, #0x5                   	// #5
  441e08:	mov	x0, #0x0                   	// #0
  441e0c:	bl	403700 <dcgettext@plt>
  441e10:	ldr	x2, [x19, #56]
  441e14:	mov	x1, x22
  441e18:	mov	w21, #0x1                   	// #1
  441e1c:	bl	441040 <error@@Base>
  441e20:	ldr	x25, [sp, #64]
  441e24:	b	441c80 <warn@@Base+0x668>
  441e28:	mov	w0, #0x1                   	// #1
  441e2c:	str	w0, [x19, #84]
  441e30:	mov	w2, w23
  441e34:	mov	w1, w24
  441e38:	mov	x0, x19
  441e3c:	bl	4412b8 <error@@Base+0x278>
  441e40:	cbnz	w0, 441ccc <warn@@Base+0x6b4>
  441e44:	b	441df0 <warn@@Base+0x7d8>
  441e48:	mov	w2, #0x5                   	// #5
  441e4c:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441e50:	mov	x0, #0x0                   	// #0
  441e54:	add	x1, x1, #0xcb0
  441e58:	bl	403700 <dcgettext@plt>
  441e5c:	mov	x1, x22
  441e60:	bl	4037a0 <printf@plt>
  441e64:	b	441ccc <warn@@Base+0x6b4>
  441e68:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441e6c:	mov	w2, #0x5                   	// #5
  441e70:	add	x1, x1, #0xd18
  441e74:	b	441e08 <warn@@Base+0x7f0>
  441e78:	ldr	x0, [x19, #48]
  441e7c:	mov	w21, #0x1                   	// #1
  441e80:	bl	403510 <free@plt>
  441e84:	str	xzr, [x19, #48]
  441e88:	mov	w2, #0x5                   	// #5
  441e8c:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441e90:	mov	x0, #0x0                   	// #0
  441e94:	add	x1, x1, #0xd80
  441e98:	bl	403700 <dcgettext@plt>
  441e9c:	mov	x1, x22
  441ea0:	bl	441040 <error@@Base>
  441ea4:	ldr	x25, [sp, #64]
  441ea8:	b	441c80 <warn@@Base+0x668>
  441eac:	mov	x0, x20
  441eb0:	bl	403360 <getc@plt>
  441eb4:	ldr	x0, [x19, #56]
  441eb8:	b	441d54 <warn@@Base+0x73c>
  441ebc:	adrp	x1, 454000 <warn@@Base+0x129e8>
  441ec0:	add	x1, x1, #0xd48
  441ec4:	mov	w2, #0x5                   	// #5
  441ec8:	mov	w21, #0x1                   	// #1
  441ecc:	bl	403700 <dcgettext@plt>
  441ed0:	bl	441040 <error@@Base>
  441ed4:	ldr	x25, [sp, #64]
  441ed8:	b	441c80 <warn@@Base+0x668>
  441edc:	nop
  441ee0:	stp	x29, x30, [sp, #-48]!
  441ee4:	mov	x29, sp
  441ee8:	str	x21, [sp, #32]
  441eec:	ldr	x21, [x0]
  441ef0:	stp	x19, x20, [sp, #16]
  441ef4:	mov	x19, x0
  441ef8:	mov	x20, x1
  441efc:	cbz	x21, 441f9c <warn@@Base+0x984>
  441f00:	mov	x0, x21
  441f04:	bl	4034a0 <strcmp@plt>
  441f08:	cbz	w0, 441f80 <warn@@Base+0x968>
  441f0c:	ldr	x0, [x19, #8]
  441f10:	cbz	x0, 441f90 <warn@@Base+0x978>
  441f14:	bl	4031b0 <fclose@plt>
  441f18:	ldr	x21, [x19]
  441f1c:	cbnz	x21, 441f90 <warn@@Base+0x978>
  441f20:	ldr	x0, [x19, #24]
  441f24:	cbz	x0, 441f2c <warn@@Base+0x914>
  441f28:	bl	403510 <free@plt>
  441f2c:	ldr	x0, [x19, #32]
  441f30:	cbz	x0, 441f38 <warn@@Base+0x920>
  441f34:	bl	403510 <free@plt>
  441f38:	ldr	x0, [x19, #48]
  441f3c:	cbz	x0, 441f44 <warn@@Base+0x92c>
  441f40:	bl	403510 <free@plt>
  441f44:	mov	x0, x20
  441f48:	adrp	x1, 447000 <warn@@Base+0x59e8>
  441f4c:	add	x1, x1, #0xd10
  441f50:	bl	4031c0 <fopen@plt>
  441f54:	mov	x2, x0
  441f58:	cbz	x0, 441f7c <warn@@Base+0x964>
  441f5c:	mov	x1, x20
  441f60:	mov	x0, x19
  441f64:	ldp	x19, x20, [sp, #16]
  441f68:	mov	w4, #0x0                   	// #0
  441f6c:	ldr	x21, [sp, #32]
  441f70:	mov	w3, #0x0                   	// #0
  441f74:	ldp	x29, x30, [sp], #48
  441f78:	b	441bf0 <warn@@Base+0x5d8>
  441f7c:	mov	w0, #0x1                   	// #1
  441f80:	ldp	x19, x20, [sp, #16]
  441f84:	ldr	x21, [sp, #32]
  441f88:	ldp	x29, x30, [sp], #48
  441f8c:	ret
  441f90:	mov	x0, x21
  441f94:	bl	403510 <free@plt>
  441f98:	b	441f20 <warn@@Base+0x908>
  441f9c:	ldr	x0, [x0, #8]
  441fa0:	cbnz	x0, 441f14 <warn@@Base+0x8fc>
  441fa4:	b	441f20 <warn@@Base+0x908>
  441fa8:	stp	x29, x30, [sp, #-32]!
  441fac:	mov	x29, sp
  441fb0:	str	x19, [sp, #16]
  441fb4:	mov	x19, x0
  441fb8:	ldr	x0, [x0]
  441fbc:	cbz	x0, 441fc4 <warn@@Base+0x9ac>
  441fc0:	bl	403510 <free@plt>
  441fc4:	ldr	x0, [x19, #24]
  441fc8:	cbz	x0, 441fd0 <warn@@Base+0x9b8>
  441fcc:	bl	403510 <free@plt>
  441fd0:	ldr	x0, [x19, #32]
  441fd4:	cbz	x0, 441fdc <warn@@Base+0x9c4>
  441fd8:	bl	403510 <free@plt>
  441fdc:	ldr	x0, [x19, #48]
  441fe0:	cbz	x0, 441ff0 <warn@@Base+0x9d8>
  441fe4:	ldr	x19, [sp, #16]
  441fe8:	ldp	x29, x30, [sp], #32
  441fec:	b	403510 <free@plt>
  441ff0:	ldr	x19, [sp, #16]
  441ff4:	ldp	x29, x30, [sp], #32
  441ff8:	ret
  441ffc:	nop
  442000:	stp	x29, x30, [sp, #-32]!
  442004:	mov	x29, sp
  442008:	stp	x19, x20, [sp, #16]
  44200c:	mov	x19, x0
  442010:	mov	x20, x2
  442014:	ldr	x0, [x0, #8]
  442018:	mov	w2, #0x0                   	// #0
  44201c:	bl	4033f0 <fseek@plt>
  442020:	cbnz	w0, 442060 <warn@@Base+0xa48>
  442024:	ldr	x3, [x19, #8]
  442028:	add	x0, x19, #0x58
  44202c:	mov	x2, #0x3c                  	// #60
  442030:	mov	x1, #0x1                   	// #1
  442034:	bl	4034f0 <fread@plt>
  442038:	cmp	x0, #0x3c
  44203c:	b.ne	44208c <warn@@Base+0xa74>  // b.any
  442040:	ldrh	w0, [x19, #146]
  442044:	cmp	w0, #0xa60
  442048:	b.ne	4420b8 <warn@@Base+0xaa0>  // b.any
  44204c:	mov	x1, x20
  442050:	mov	x0, x19
  442054:	ldp	x19, x20, [sp, #16]
  442058:	ldp	x29, x30, [sp], #32
  44205c:	b	4420e8 <warn@@Base+0xad0>
  442060:	mov	w2, #0x5                   	// #5
  442064:	adrp	x1, 454000 <warn@@Base+0x129e8>
  442068:	mov	x0, #0x0                   	// #0
  44206c:	add	x1, x1, #0xdb8
  442070:	bl	403700 <dcgettext@plt>
  442074:	ldr	x1, [x19]
  442078:	bl	441040 <error@@Base>
  44207c:	mov	x0, #0x0                   	// #0
  442080:	ldp	x19, x20, [sp, #16]
  442084:	ldp	x29, x30, [sp], #32
  442088:	ret
  44208c:	mov	w2, #0x5                   	// #5
  442090:	adrp	x1, 454000 <warn@@Base+0x129e8>
  442094:	mov	x0, #0x0                   	// #0
  442098:	add	x1, x1, #0xc58
  44209c:	bl	403700 <dcgettext@plt>
  4420a0:	ldr	x1, [x19]
  4420a4:	bl	441040 <error@@Base>
  4420a8:	mov	x0, #0x0                   	// #0
  4420ac:	ldp	x19, x20, [sp, #16]
  4420b0:	ldp	x29, x30, [sp], #32
  4420b4:	ret
  4420b8:	mov	w2, #0x5                   	// #5
  4420bc:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4420c0:	mov	x0, #0x0                   	// #0
  4420c4:	add	x1, x1, #0xde0
  4420c8:	bl	403700 <dcgettext@plt>
  4420cc:	ldr	x1, [x19]
  4420d0:	bl	441040 <error@@Base>
  4420d4:	mov	x0, #0x0                   	// #0
  4420d8:	ldp	x19, x20, [sp, #16]
  4420dc:	ldp	x29, x30, [sp], #32
  4420e0:	ret
  4420e4:	nop
  4420e8:	stp	x29, x30, [sp, #-64]!
  4420ec:	mov	x29, sp
  4420f0:	stp	x19, x20, [sp, #16]
  4420f4:	mov	x19, x0
  4420f8:	ldrb	w0, [x0, #88]
  4420fc:	cmp	w0, #0x2f
  442100:	b.eq	4421e0 <warn@@Base+0xbc8>  // b.none
  442104:	ldrb	w0, [x19, #89]
  442108:	cmp	w0, #0x2f
  44210c:	b.eq	4423b0 <warn@@Base+0xd98>  // b.none
  442110:	ldrb	w0, [x19, #90]
  442114:	cmp	w0, #0x2f
  442118:	b.eq	4423b8 <warn@@Base+0xda0>  // b.none
  44211c:	ldrb	w0, [x19, #91]
  442120:	cmp	w0, #0x2f
  442124:	b.eq	4423c8 <warn@@Base+0xdb0>  // b.none
  442128:	ldrb	w0, [x19, #92]
  44212c:	cmp	w0, #0x2f
  442130:	b.eq	4423d0 <warn@@Base+0xdb8>  // b.none
  442134:	ldrb	w0, [x19, #93]
  442138:	cmp	w0, #0x2f
  44213c:	b.eq	442344 <warn@@Base+0xd2c>  // b.none
  442140:	ldrb	w0, [x19, #94]
  442144:	cmp	w0, #0x2f
  442148:	b.eq	442400 <warn@@Base+0xde8>  // b.none
  44214c:	ldrb	w0, [x19, #95]
  442150:	cmp	w0, #0x2f
  442154:	b.eq	442408 <warn@@Base+0xdf0>  // b.none
  442158:	ldrb	w0, [x19, #96]
  44215c:	cmp	w0, #0x2f
  442160:	b.eq	442410 <warn@@Base+0xdf8>  // b.none
  442164:	ldrb	w0, [x19, #97]
  442168:	cmp	w0, #0x2f
  44216c:	b.eq	442418 <warn@@Base+0xe00>  // b.none
  442170:	ldrb	w0, [x19, #98]
  442174:	cmp	w0, #0x2f
  442178:	b.eq	442420 <warn@@Base+0xe08>  // b.none
  44217c:	ldrb	w0, [x19, #99]
  442180:	cmp	w0, #0x2f
  442184:	b.eq	442428 <warn@@Base+0xe10>  // b.none
  442188:	ldrb	w0, [x19, #100]
  44218c:	cmp	w0, #0x2f
  442190:	b.eq	442430 <warn@@Base+0xe18>  // b.none
  442194:	ldrb	w0, [x19, #101]
  442198:	cmp	w0, #0x2f
  44219c:	b.eq	442438 <warn@@Base+0xe20>  // b.none
  4421a0:	ldrb	w0, [x19, #102]
  4421a4:	cmp	w0, #0x2f
  4421a8:	b.eq	442440 <warn@@Base+0xe28>  // b.none
  4421ac:	ldrb	w0, [x19, #103]
  4421b0:	cmp	w0, #0x2f
  4421b4:	b.eq	442448 <warn@@Base+0xe30>  // b.none
  4421b8:	mov	x0, #0x11                  	// #17
  4421bc:	bl	4032a0 <xmalloc@plt>
  4421c0:	mov	x20, x0
  4421c4:	ldp	x0, x1, [x19, #88]
  4421c8:	stp	x0, x1, [x20]
  4421cc:	strb	wzr, [x20, #16]
  4421d0:	mov	x0, x20
  4421d4:	ldp	x19, x20, [sp, #16]
  4421d8:	ldp	x29, x30, [sp], #64
  4421dc:	ret
  4421e0:	ldr	x0, [x19, #48]
  4421e4:	cbz	x0, 4421f0 <warn@@Base+0xbd8>
  4421e8:	ldr	x0, [x19, #56]
  4421ec:	cbnz	x0, 44221c <warn@@Base+0xc04>
  4421f0:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4421f4:	add	x1, x1, #0xe10
  4421f8:	mov	w2, #0x5                   	// #5
  4421fc:	mov	x20, #0x0                   	// #0
  442200:	mov	x0, #0x0                   	// #0
  442204:	bl	403700 <dcgettext@plt>
  442208:	bl	441040 <error@@Base>
  44220c:	mov	x0, x20
  442210:	ldp	x19, x20, [sp, #16]
  442214:	ldp	x29, x30, [sp], #64
  442218:	ret
  44221c:	stp	x21, x22, [sp, #32]
  442220:	mov	x20, x1
  442224:	add	x0, x19, #0x59
  442228:	ldrb	w22, [x19, #146]
  44222c:	add	x1, sp, #0x38
  442230:	str	xzr, [x19, #64]
  442234:	mov	w2, #0xa                   	// #10
  442238:	strb	wzr, [x19, #146]
  44223c:	bl	402fc0 <strtoul@plt>
  442240:	mov	x21, x0
  442244:	ldr	w1, [x19, #80]
  442248:	cbz	w1, 442260 <warn@@Base+0xc48>
  44224c:	ldr	x0, [sp, #56]
  442250:	cbz	x0, 442260 <warn@@Base+0xc48>
  442254:	ldrb	w1, [x0]
  442258:	cmp	w1, #0x3a
  44225c:	b.eq	442398 <warn@@Base+0xd80>  // b.none
  442260:	ldr	x4, [x19, #56]
  442264:	strb	w22, [x19, #146]
  442268:	cmp	x21, x4
  44226c:	b.hi	4423d8 <warn@@Base+0xdc0>  // b.pmore
  442270:	mov	x2, x21
  442274:	ldr	x1, [x19, #48]
  442278:	b.cc	44228c <warn@@Base+0xc74>  // b.lo, b.ul, b.last
  44227c:	b	44229c <warn@@Base+0xc84>
  442280:	add	x2, x2, #0x1
  442284:	cmp	x4, x2
  442288:	b.eq	4423c0 <warn@@Base+0xda8>  // b.none
  44228c:	ldrb	w3, [x1, x2]
  442290:	cmp	w3, #0x0
  442294:	ccmp	w3, #0xa, #0x4, ne  // ne = any
  442298:	b.ne	442280 <warn@@Base+0xc68>  // b.any
  44229c:	cbz	x2, 4422bc <warn@@Base+0xca4>
  4422a0:	sub	x0, x2, #0x1
  4422a4:	ldrb	w3, [x1, x0]
  4422a8:	cmp	w3, #0x2f
  4422ac:	b.eq	442364 <warn@@Base+0xd4c>  // b.none
  4422b0:	cmp	x2, x4
  4422b4:	csel	x2, x2, x4, ls  // ls = plast
  4422b8:	add	x1, x1, x2
  4422bc:	strb	wzr, [x1]
  4422c0:	ldr	w0, [x19, #80]
  4422c4:	cbz	w0, 442334 <warn@@Base+0xd1c>
  4422c8:	ldr	x0, [x19, #64]
  4422cc:	cbz	x0, 442334 <warn@@Base+0xd1c>
  4422d0:	cmp	x21, x2
  4422d4:	b.cs	442374 <warn@@Base+0xd5c>  // b.hs, b.nlast
  4422d8:	ldr	x0, [x19]
  4422dc:	sub	x2, x2, x21
  4422e0:	ldr	x1, [x19, #48]
  4422e4:	add	x1, x1, x21
  4422e8:	bl	441ae0 <warn@@Base+0x4c8>
  4422ec:	mov	x22, x0
  4422f0:	cbz	x0, 44232c <warn@@Base+0xd14>
  4422f4:	mov	x1, x0
  4422f8:	mov	x0, x20
  4422fc:	bl	441ee0 <warn@@Base+0x8c8>
  442300:	cbnz	w0, 44232c <warn@@Base+0xd14>
  442304:	ldr	x1, [x19, #64]
  442308:	mov	x0, x20
  44230c:	mov	x2, #0x0                   	// #0
  442310:	bl	442000 <warn@@Base+0x9e8>
  442314:	mov	x20, x0
  442318:	cbz	x0, 44232c <warn@@Base+0xd14>
  44231c:	mov	x0, x22
  442320:	bl	403510 <free@plt>
  442324:	ldp	x21, x22, [sp, #32]
  442328:	b	4421d0 <warn@@Base+0xbb8>
  44232c:	mov	x0, x22
  442330:	bl	403510 <free@plt>
  442334:	ldr	x20, [x19, #48]
  442338:	add	x20, x20, x21
  44233c:	ldp	x21, x22, [sp, #32]
  442340:	b	4421d0 <warn@@Base+0xbb8>
  442344:	mov	x0, #0x5                   	// #5
  442348:	add	x0, x19, x0
  44234c:	add	x20, x19, #0x58
  442350:	strb	wzr, [x0, #88]
  442354:	mov	x0, x20
  442358:	ldp	x19, x20, [sp, #16]
  44235c:	ldp	x29, x30, [sp], #64
  442360:	ret
  442364:	cmp	x4, x0
  442368:	csel	x2, x4, x0, ls  // ls = plast
  44236c:	add	x1, x1, x2
  442370:	b	4422bc <warn@@Base+0xca4>
  442374:	adrp	x1, 454000 <warn@@Base+0x129e8>
  442378:	add	x1, x1, #0xe90
  44237c:	mov	w2, #0x5                   	// #5
  442380:	mov	x0, #0x0                   	// #0
  442384:	mov	x20, #0x0                   	// #0
  442388:	bl	403700 <dcgettext@plt>
  44238c:	bl	441040 <error@@Base>
  442390:	ldp	x21, x22, [sp, #32]
  442394:	b	4421d0 <warn@@Base+0xbb8>
  442398:	add	x0, x0, #0x1
  44239c:	mov	w2, #0xa                   	// #10
  4423a0:	mov	x1, #0x0                   	// #0
  4423a4:	bl	402fc0 <strtoul@plt>
  4423a8:	str	x0, [x19, #64]
  4423ac:	b	442260 <warn@@Base+0xc48>
  4423b0:	mov	x0, #0x1                   	// #1
  4423b4:	b	442348 <warn@@Base+0xd30>
  4423b8:	mov	x0, #0x2                   	// #2
  4423bc:	b	442348 <warn@@Base+0xd30>
  4423c0:	mov	x2, x4
  4423c4:	b	44229c <warn@@Base+0xc84>
  4423c8:	mov	x0, #0x3                   	// #3
  4423cc:	b	442348 <warn@@Base+0xd30>
  4423d0:	mov	x0, #0x4                   	// #4
  4423d4:	b	442348 <warn@@Base+0xd30>
  4423d8:	mov	w2, #0x5                   	// #5
  4423dc:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4423e0:	mov	x0, #0x0                   	// #0
  4423e4:	add	x1, x1, #0xe50
  4423e8:	bl	403700 <dcgettext@plt>
  4423ec:	mov	x20, #0x0                   	// #0
  4423f0:	mov	x1, x21
  4423f4:	bl	441040 <error@@Base>
  4423f8:	ldp	x21, x22, [sp, #32]
  4423fc:	b	4421d0 <warn@@Base+0xbb8>
  442400:	mov	x0, #0x6                   	// #6
  442404:	b	442348 <warn@@Base+0xd30>
  442408:	mov	x0, #0x7                   	// #7
  44240c:	b	442348 <warn@@Base+0xd30>
  442410:	mov	x0, #0x8                   	// #8
  442414:	b	442348 <warn@@Base+0xd30>
  442418:	mov	x0, #0x9                   	// #9
  44241c:	b	442348 <warn@@Base+0xd30>
  442420:	mov	x0, #0xa                   	// #10
  442424:	b	442348 <warn@@Base+0xd30>
  442428:	mov	x0, #0xb                   	// #11
  44242c:	b	442348 <warn@@Base+0xd30>
  442430:	mov	x0, #0xc                   	// #12
  442434:	b	442348 <warn@@Base+0xd30>
  442438:	mov	x0, #0xd                   	// #13
  44243c:	b	442348 <warn@@Base+0xd30>
  442440:	mov	x0, #0xe                   	// #14
  442444:	b	442348 <warn@@Base+0xd30>
  442448:	mov	x0, #0xf                   	// #15
  44244c:	b	442348 <warn@@Base+0xd30>
  442450:	stp	x29, x30, [sp, #-64]!
  442454:	mov	x29, sp
  442458:	stp	x19, x20, [sp, #16]
  44245c:	mov	x20, x0
  442460:	mov	x0, #0x0                   	// #0
  442464:	stp	x21, x22, [sp, #32]
  442468:	mov	x21, x2
  44246c:	mov	w2, #0x5                   	// #5
  442470:	stp	x23, x24, [sp, #48]
  442474:	mov	x23, x1
  442478:	adrp	x1, 44b000 <warn@@Base+0x99e8>
  44247c:	add	x1, x1, #0x2e0
  442480:	bl	403700 <dcgettext@plt>
  442484:	ldr	x24, [x20]
  442488:	mov	x22, x0
  44248c:	mov	x0, x24
  442490:	bl	402fd0 <strlen@plt>
  442494:	mov	x19, x0
  442498:	mov	x0, x21
  44249c:	bl	402fd0 <strlen@plt>
  4424a0:	add	x5, x19, x0
  4424a4:	ldr	w2, [x20, #80]
  4424a8:	add	x19, x5, #0x3
  4424ac:	cbz	w2, 4424f8 <warn@@Base+0xee0>
  4424b0:	ldr	x0, [x20, #64]
  4424b4:	cbnz	x0, 442538 <warn@@Base+0xf20>
  4424b8:	mov	x0, x19
  4424bc:	bl	4031d0 <malloc@plt>
  4424c0:	mov	x20, x0
  4424c4:	cbz	x0, 4425bc <warn@@Base+0xfa4>
  4424c8:	mov	x4, x21
  4424cc:	mov	x3, x24
  4424d0:	mov	x1, x19
  4424d4:	adrp	x2, 454000 <warn@@Base+0x129e8>
  4424d8:	add	x2, x2, #0xec8
  4424dc:	bl	403160 <snprintf@plt>
  4424e0:	mov	x0, x20
  4424e4:	ldp	x19, x20, [sp, #16]
  4424e8:	ldp	x21, x22, [sp, #32]
  4424ec:	ldp	x23, x24, [sp, #48]
  4424f0:	ldp	x29, x30, [sp], #64
  4424f4:	ret
  4424f8:	mov	x0, x19
  4424fc:	bl	4031d0 <malloc@plt>
  442500:	mov	x20, x0
  442504:	cbz	x0, 4425bc <warn@@Base+0xfa4>
  442508:	adrp	x2, 454000 <warn@@Base+0x129e8>
  44250c:	mov	x4, x21
  442510:	mov	x3, x24
  442514:	mov	x1, x19
  442518:	add	x2, x2, #0x7e0
  44251c:	bl	403160 <snprintf@plt>
  442520:	mov	x0, x20
  442524:	ldp	x19, x20, [sp, #16]
  442528:	ldp	x21, x22, [sp, #32]
  44252c:	ldp	x23, x24, [sp, #48]
  442530:	ldp	x29, x30, [sp], #64
  442534:	ret
  442538:	ldr	x23, [x23]
  44253c:	add	x19, x5, #0x5
  442540:	cbz	x23, 442594 <warn@@Base+0xf7c>
  442544:	mov	x0, x23
  442548:	bl	402fd0 <strlen@plt>
  44254c:	add	x19, x0, x19
  442550:	mov	x0, x19
  442554:	bl	4031d0 <malloc@plt>
  442558:	mov	x20, x0
  44255c:	cbz	x0, 4425bc <warn@@Base+0xfa4>
  442560:	mov	x5, x21
  442564:	mov	x4, x23
  442568:	mov	x3, x24
  44256c:	mov	x1, x19
  442570:	adrp	x2, 454000 <warn@@Base+0x129e8>
  442574:	add	x2, x2, #0xeb8
  442578:	bl	403160 <snprintf@plt>
  44257c:	mov	x0, x20
  442580:	ldp	x19, x20, [sp, #16]
  442584:	ldp	x21, x22, [sp, #32]
  442588:	ldp	x23, x24, [sp, #48]
  44258c:	ldp	x29, x30, [sp], #64
  442590:	ret
  442594:	mov	x0, x22
  442598:	bl	402fd0 <strlen@plt>
  44259c:	add	x19, x19, x0
  4425a0:	mov	x0, x19
  4425a4:	bl	4031d0 <malloc@plt>
  4425a8:	mov	x20, x0
  4425ac:	cbz	x0, 4425bc <warn@@Base+0xfa4>
  4425b0:	mov	x5, x21
  4425b4:	mov	x4, x22
  4425b8:	b	442568 <warn@@Base+0xf50>
  4425bc:	adrp	x1, 454000 <warn@@Base+0x129e8>
  4425c0:	add	x1, x1, #0xbe0
  4425c4:	mov	w2, #0x5                   	// #5
  4425c8:	mov	x20, #0x0                   	// #0
  4425cc:	mov	x0, #0x0                   	// #0
  4425d0:	bl	403700 <dcgettext@plt>
  4425d4:	bl	441040 <error@@Base>
  4425d8:	b	442520 <warn@@Base+0xf08>
  4425dc:	nop
  4425e0:	stp	x29, x30, [sp, #-48]!
  4425e4:	mov	x29, sp
  4425e8:	str	x21, [sp, #32]
  4425ec:	cbz	x0, 442688 <warn@@Base+0x1070>
  4425f0:	stp	x19, x20, [sp, #16]
  4425f4:	mov	x20, x0
  4425f8:	ldr	x0, [x0]
  4425fc:	cbz	x0, 442668 <warn@@Base+0x1050>
  442600:	sub	x3, x20, #0x8
  442604:	mov	x1, #0x1                   	// #1
  442608:	mov	w0, w1
  44260c:	add	x1, x1, #0x1
  442610:	ldr	x2, [x3, x1, lsl #3]
  442614:	cbnz	x2, 442608 <warn@@Base+0xff0>
  442618:	add	w0, w0, #0x1
  44261c:	sbfiz	x0, x0, #3, #32
  442620:	bl	4032a0 <xmalloc@plt>
  442624:	mov	x21, x0
  442628:	ldr	x0, [x20]
  44262c:	cbz	x0, 442680 <warn@@Base+0x1068>
  442630:	mov	x19, #0x0                   	// #0
  442634:	nop
  442638:	bl	4032d0 <xstrdup@plt>
  44263c:	str	x0, [x21, x19]
  442640:	add	x19, x19, #0x8
  442644:	ldr	x0, [x20, x19]
  442648:	cbnz	x0, 442638 <warn@@Base+0x1020>
  44264c:	add	x19, x21, x19
  442650:	str	xzr, [x19]
  442654:	ldp	x19, x20, [sp, #16]
  442658:	mov	x0, x21
  44265c:	ldr	x21, [sp, #32]
  442660:	ldp	x29, x30, [sp], #48
  442664:	ret
  442668:	mov	x0, #0x8                   	// #8
  44266c:	bl	4032a0 <xmalloc@plt>
  442670:	mov	x21, x0
  442674:	ldr	x0, [x20]
  442678:	cbnz	x0, 442630 <warn@@Base+0x1018>
  44267c:	nop
  442680:	mov	x19, x21
  442684:	b	442650 <warn@@Base+0x1038>
  442688:	mov	x21, #0x0                   	// #0
  44268c:	b	442658 <warn@@Base+0x1040>
  442690:	cbz	x0, 4426cc <warn@@Base+0x10b4>
  442694:	stp	x29, x30, [sp, #-32]!
  442698:	mov	x29, sp
  44269c:	stp	x19, x20, [sp, #16]
  4426a0:	mov	x20, x0
  4426a4:	ldr	x0, [x0]
  4426a8:	cbz	x0, 4426bc <warn@@Base+0x10a4>
  4426ac:	mov	x19, x20
  4426b0:	bl	403510 <free@plt>
  4426b4:	ldr	x0, [x19, #8]!
  4426b8:	cbnz	x0, 4426b0 <warn@@Base+0x1098>
  4426bc:	mov	x0, x20
  4426c0:	ldp	x19, x20, [sp, #16]
  4426c4:	ldp	x29, x30, [sp], #32
  4426c8:	b	403510 <free@plt>
  4426cc:	ret
  4426d0:	stp	x29, x30, [sp, #-96]!
  4426d4:	mov	x29, sp
  4426d8:	stp	x27, x28, [sp, #80]
  4426dc:	mov	x28, #0x0                   	// #0
  4426e0:	cbz	x0, 4427f0 <warn@@Base+0x11d8>
  4426e4:	stp	x19, x20, [sp, #16]
  4426e8:	mov	x19, x0
  4426ec:	mov	x20, #0x0                   	// #0
  4426f0:	stp	x21, x22, [sp, #32]
  4426f4:	adrp	x21, 46f000 <warn@@Base+0x2d9e8>
  4426f8:	mov	x28, #0x0                   	// #0
  4426fc:	stp	x23, x24, [sp, #48]
  442700:	mov	w27, #0x0                   	// #0
  442704:	mov	w23, #0x0                   	// #0
  442708:	stp	x25, x26, [sp, #64]
  44270c:	bl	402fd0 <strlen@plt>
  442710:	add	x0, x0, #0x1
  442714:	bl	4032a0 <xmalloc@plt>
  442718:	mov	x22, x0
  44271c:	ldrb	w1, [x19]
  442720:	mov	w25, #0x0                   	// #0
  442724:	ldr	x2, [x21, #4040]
  442728:	mov	w24, #0x0                   	// #0
  44272c:	ldrh	w2, [x2, w1, sxtw #1]
  442730:	and	w4, w2, #0x40
  442734:	nop
  442738:	cbz	w4, 44274c <warn@@Base+0x1134>
  44273c:	ldr	x3, [x21, #4040]
  442740:	ldrb	w1, [x19, #1]!
  442744:	ldrh	w2, [x3, w1, sxtw #1]
  442748:	tbnz	w2, #6, 442740 <warn@@Base+0x1128>
  44274c:	lsl	x26, x20, #3
  442750:	cbz	w27, 442878 <warn@@Base+0x1260>
  442754:	sub	w0, w27, #0x1
  442758:	cmp	w0, w20
  44275c:	b.le	442878 <warn@@Base+0x1260>
  442760:	add	x26, x28, x26
  442764:	cbz	w1, 4428a0 <warn@@Base+0x1288>
  442768:	ldr	x4, [x21, #4040]
  44276c:	mov	x2, x22
  442770:	ldrh	w3, [x4, w1, sxtw #1]
  442774:	tbz	w3, #6, 442784 <warn@@Base+0x116c>
  442778:	orr	w3, w25, w24
  44277c:	orr	w3, w3, w23
  442780:	cbz	w3, 442800 <warn@@Base+0x11e8>
  442784:	cbz	w23, 442810 <warn@@Base+0x11f8>
  442788:	mov	w23, #0x0                   	// #0
  44278c:	strb	w1, [x2], #1
  442790:	ldrb	w1, [x19, #1]!
  442794:	cbnz	w1, 442770 <warn@@Base+0x1158>
  442798:	strb	wzr, [x2]
  44279c:	mov	x0, x22
  4427a0:	bl	4032d0 <xstrdup@plt>
  4427a4:	stp	x0, xzr, [x26]
  4427a8:	ldr	x3, [x21, #4040]
  4427ac:	ldrb	w1, [x19]
  4427b0:	ldrh	w2, [x3, w1, sxtw #1]
  4427b4:	and	w4, w2, #0x40
  4427b8:	tbz	w2, #6, 4427d0 <warn@@Base+0x11b8>
  4427bc:	nop
  4427c0:	ldrb	w1, [x19, #1]!
  4427c4:	ldrh	w2, [x3, w1, sxtw #1]
  4427c8:	and	w4, w2, #0x40
  4427cc:	tbnz	w2, #6, 4427c0 <warn@@Base+0x11a8>
  4427d0:	add	x20, x20, #0x1
  4427d4:	cbnz	w1, 442738 <warn@@Base+0x1120>
  4427d8:	mov	x0, x22
  4427dc:	bl	403510 <free@plt>
  4427e0:	ldp	x19, x20, [sp, #16]
  4427e4:	ldp	x21, x22, [sp, #32]
  4427e8:	ldp	x23, x24, [sp, #48]
  4427ec:	ldp	x25, x26, [sp, #64]
  4427f0:	mov	x0, x28
  4427f4:	ldp	x27, x28, [sp, #80]
  4427f8:	ldp	x29, x30, [sp], #96
  4427fc:	ret
  442800:	mov	w25, #0x0                   	// #0
  442804:	mov	w24, #0x0                   	// #0
  442808:	mov	w23, #0x0                   	// #0
  44280c:	b	442798 <warn@@Base+0x1180>
  442810:	cmp	w1, #0x5c
  442814:	b.eq	442834 <warn@@Base+0x121c>  // b.none
  442818:	cbz	w24, 44283c <warn@@Base+0x1224>
  44281c:	cmp	w1, #0x27
  442820:	b.eq	44282c <warn@@Base+0x1214>  // b.none
  442824:	strb	w1, [x2], #1
  442828:	b	442790 <warn@@Base+0x1178>
  44282c:	mov	w24, #0x0                   	// #0
  442830:	b	442790 <warn@@Base+0x1178>
  442834:	mov	w23, #0x1                   	// #1
  442838:	b	442790 <warn@@Base+0x1178>
  44283c:	cbz	w25, 442854 <warn@@Base+0x123c>
  442840:	mov	w23, w24
  442844:	cmp	w1, #0x22
  442848:	b.ne	442824 <warn@@Base+0x120c>  // b.any
  44284c:	mov	w25, #0x0                   	// #0
  442850:	b	442790 <warn@@Base+0x1178>
  442854:	mov	w23, w25
  442858:	cmp	w1, #0x27
  44285c:	mov	w24, #0x1                   	// #1
  442860:	b.eq	442790 <warn@@Base+0x1178>  // b.none
  442864:	cmp	w1, #0x22
  442868:	b.eq	4428bc <warn@@Base+0x12a4>  // b.none
  44286c:	mov	w24, w25
  442870:	strb	w1, [x2], #1
  442874:	b	442790 <warn@@Base+0x1178>
  442878:	cbz	x28, 4428a8 <warn@@Base+0x1290>
  44287c:	lsl	w27, w27, #1
  442880:	mov	x0, x28
  442884:	sbfiz	x1, x27, #3, #32
  442888:	bl	4031f0 <xrealloc@plt>
  44288c:	mov	x28, x0
  442890:	str	xzr, [x28, x26]
  442894:	add	x26, x28, x26
  442898:	ldrb	w1, [x19]
  44289c:	cbnz	w1, 442768 <warn@@Base+0x1150>
  4428a0:	mov	x2, x22
  4428a4:	b	442798 <warn@@Base+0x1180>
  4428a8:	mov	x0, #0x40                  	// #64
  4428ac:	mov	w27, #0x8                   	// #8
  4428b0:	bl	4032a0 <xmalloc@plt>
  4428b4:	mov	x28, x0
  4428b8:	b	442890 <warn@@Base+0x1278>
  4428bc:	mov	w24, w25
  4428c0:	mov	w25, #0x1                   	// #1
  4428c4:	b	442790 <warn@@Base+0x1178>
  4428c8:	cbz	x1, 4429a0 <warn@@Base+0x1388>
  4428cc:	stp	x29, x30, [sp, #-80]!
  4428d0:	mov	x29, sp
  4428d4:	stp	x21, x22, [sp, #32]
  4428d8:	ldr	x21, [x0]
  4428dc:	stp	x23, x24, [sp, #48]
  4428e0:	mov	x24, x0
  4428e4:	cbz	x21, 442998 <warn@@Base+0x1380>
  4428e8:	adrp	x22, 46f000 <warn@@Base+0x2d9e8>
  4428ec:	stp	x19, x20, [sp, #16]
  4428f0:	mov	x20, x1
  4428f4:	ldr	x22, [x22, #4040]
  4428f8:	mov	w23, #0x22                  	// #34
  4428fc:	str	x25, [sp, #64]
  442900:	mov	w25, #0x27                  	// #39
  442904:	ldrb	w19, [x21]
  442908:	cbnz	w19, 442918 <warn@@Base+0x1300>
  44290c:	b	442974 <warn@@Base+0x135c>
  442910:	ldrb	w19, [x21, #1]!
  442914:	cbz	w19, 442974 <warn@@Base+0x135c>
  442918:	ldrh	w2, [x22, w19, sxtw #1]
  44291c:	mov	x1, x20
  442920:	mov	w0, #0x5c                  	// #92
  442924:	tbnz	w2, #6, 442938 <warn@@Base+0x1320>
  442928:	cmp	w19, w0
  44292c:	ccmp	w19, w25, #0x4, ne  // ne = any
  442930:	ccmp	w19, w23, #0x4, ne  // ne = any
  442934:	b.ne	442944 <warn@@Base+0x132c>  // b.any
  442938:	bl	4030c0 <fputc@plt>
  44293c:	cmn	w0, #0x1
  442940:	b.eq	442958 <warn@@Base+0x1340>  // b.none
  442944:	mov	w0, w19
  442948:	mov	x1, x20
  44294c:	bl	4030c0 <fputc@plt>
  442950:	cmn	w0, #0x1
  442954:	b.ne	442910 <warn@@Base+0x12f8>  // b.any
  442958:	ldp	x19, x20, [sp, #16]
  44295c:	mov	w0, #0x1                   	// #1
  442960:	ldr	x25, [sp, #64]
  442964:	ldp	x21, x22, [sp, #32]
  442968:	ldp	x23, x24, [sp, #48]
  44296c:	ldp	x29, x30, [sp], #80
  442970:	ret
  442974:	mov	x1, x20
  442978:	mov	w0, #0xa                   	// #10
  44297c:	bl	4030c0 <fputc@plt>
  442980:	cmn	w0, #0x1
  442984:	b.eq	442958 <warn@@Base+0x1340>  // b.none
  442988:	ldr	x21, [x24, #8]!
  44298c:	cbnz	x21, 442904 <warn@@Base+0x12ec>
  442990:	ldp	x19, x20, [sp, #16]
  442994:	ldr	x25, [sp, #64]
  442998:	mov	w0, #0x0                   	// #0
  44299c:	b	442964 <warn@@Base+0x134c>
  4429a0:	mov	w0, #0x1                   	// #1
  4429a4:	ret
  4429a8:	stp	x29, x30, [sp, #-288]!
  4429ac:	mov	x29, sp
  4429b0:	ldr	w3, [x0]
  4429b4:	stp	x23, x24, [sp, #48]
  4429b8:	mov	x24, x0
  4429bc:	cmp	w3, #0x1
  4429c0:	ldr	x0, [x1]
  4429c4:	str	x0, [sp, #152]
  4429c8:	b.le	442b30 <warn@@Base+0x1518>
  4429cc:	stp	x27, x28, [sp, #80]
  4429d0:	adrp	x27, 46f000 <warn@@Base+0x2d9e8>
  4429d4:	mov	w23, #0x0                   	// #0
  4429d8:	stp	x21, x22, [sp, #32]
  4429dc:	mov	x21, x1
  4429e0:	ldr	x1, [x27, #4040]
  4429e4:	mov	w27, #0x1                   	// #1
  4429e8:	stp	x19, x20, [sp, #16]
  4429ec:	mov	w20, #0x7d0                 	// #2000
  4429f0:	stp	x25, x26, [sp, #64]
  4429f4:	adrp	x26, 455000 <warn@@Base+0x139e8>
  4429f8:	add	x25, sp, #0xa0
  4429fc:	add	x26, x26, #0xd68
  442a00:	str	x1, [sp, #96]
  442a04:	b	442af8 <warn@@Base+0x14e0>
  442a08:	subs	w20, w20, #0x1
  442a0c:	b.eq	442cbc <warn@@Base+0x16a4>  // b.none
  442a10:	add	x28, x1, #0x1
  442a14:	mov	x2, x25
  442a18:	mov	x1, x28
  442a1c:	mov	w0, #0x0                   	// #0
  442a20:	bl	403810 <__xstat@plt>
  442a24:	tbnz	w0, #31, 442b3c <warn@@Base+0x1524>
  442a28:	ldr	w0, [sp, #176]
  442a2c:	and	w0, w0, #0xf000
  442a30:	cmp	w0, #0x4, lsl #12
  442a34:	b.eq	442ce0 <warn@@Base+0x16c8>  // b.none
  442a38:	mov	x0, x28
  442a3c:	mov	x1, x26
  442a40:	bl	4031c0 <fopen@plt>
  442a44:	mov	x28, x0
  442a48:	cbz	x0, 442b3c <warn@@Base+0x1524>
  442a4c:	mov	w2, #0x2                   	// #2
  442a50:	mov	x1, #0x0                   	// #0
  442a54:	bl	4033f0 <fseek@plt>
  442a58:	cmn	w0, #0x1
  442a5c:	b.eq	442ad8 <warn@@Base+0x14c0>  // b.none
  442a60:	mov	x0, x28
  442a64:	bl	403090 <ftell@plt>
  442a68:	str	x0, [sp, #104]
  442a6c:	cmn	x0, #0x1
  442a70:	b.eq	442ad8 <warn@@Base+0x14c0>  // b.none
  442a74:	mov	x0, x28
  442a78:	mov	w2, #0x0                   	// #0
  442a7c:	mov	x1, #0x0                   	// #0
  442a80:	bl	4033f0 <fseek@plt>
  442a84:	cmn	w0, #0x1
  442a88:	b.eq	442ad8 <warn@@Base+0x14c0>  // b.none
  442a8c:	ldr	x5, [sp, #104]
  442a90:	str	x5, [sp, #112]
  442a94:	add	x0, x5, #0x1
  442a98:	bl	4032a0 <xmalloc@plt>
  442a9c:	str	x0, [sp, #104]
  442aa0:	ldr	x5, [sp, #112]
  442aa4:	mov	x1, #0x1                   	// #1
  442aa8:	mov	x3, x28
  442aac:	mov	x2, x5
  442ab0:	bl	4034f0 <fread@plt>
  442ab4:	mov	x1, x0
  442ab8:	ldr	x5, [sp, #112]
  442abc:	cmp	x5, x0
  442ac0:	b.eq	442b4c <warn@@Base+0x1534>  // b.none
  442ac4:	mov	x0, x28
  442ac8:	str	x1, [sp, #112]
  442acc:	bl	4038a0 <ferror@plt>
  442ad0:	cbz	w0, 442b48 <warn@@Base+0x1530>
  442ad4:	nop
  442ad8:	mov	x0, x28
  442adc:	bl	4031b0 <fclose@plt>
  442ae0:	ldr	w3, [x24]
  442ae4:	mov	w23, w27
  442ae8:	add	w27, w27, #0x1
  442aec:	cmp	w27, w3
  442af0:	b.ge	442b20 <warn@@Base+0x1508>  // b.tcont
  442af4:	ldr	x0, [x21]
  442af8:	sxtw	x19, w27
  442afc:	sbfiz	x22, x27, #3, #32
  442b00:	ldr	x1, [x0, x19, lsl #3]
  442b04:	ldrb	w2, [x1]
  442b08:	cmp	w2, #0x40
  442b0c:	b.eq	442a08 <warn@@Base+0x13f0>  // b.none
  442b10:	mov	w23, w27
  442b14:	add	w27, w27, #0x1
  442b18:	cmp	w27, w3
  442b1c:	b.lt	442af4 <warn@@Base+0x14dc>  // b.tstop
  442b20:	ldp	x19, x20, [sp, #16]
  442b24:	ldp	x21, x22, [sp, #32]
  442b28:	ldp	x25, x26, [sp, #64]
  442b2c:	ldp	x27, x28, [sp, #80]
  442b30:	ldp	x23, x24, [sp, #48]
  442b34:	ldp	x29, x30, [sp], #288
  442b38:	ret
  442b3c:	ldr	w3, [x24]
  442b40:	mov	w23, w27
  442b44:	b	442b14 <warn@@Base+0x14fc>
  442b48:	ldr	x1, [sp, #112]
  442b4c:	ldr	x0, [sp, #104]
  442b50:	strb	wzr, [x0, x1]
  442b54:	mov	x1, x0
  442b58:	ldrb	w0, [x0]
  442b5c:	cbnz	w0, 442b6c <warn@@Base+0x1554>
  442b60:	b	442c60 <warn@@Base+0x1648>
  442b64:	ldrb	w0, [x1, #1]!
  442b68:	cbz	w0, 442c60 <warn@@Base+0x1648>
  442b6c:	ldr	x2, [sp, #96]
  442b70:	ldrh	w0, [x2, w0, sxtw #1]
  442b74:	tbnz	w0, #6, 442b64 <warn@@Base+0x154c>
  442b78:	ldr	x0, [sp, #104]
  442b7c:	bl	4426d0 <warn@@Base+0x10b8>
  442b80:	mov	x5, x0
  442b84:	ldr	x9, [x21]
  442b88:	ldr	x0, [sp, #152]
  442b8c:	cmp	x9, x0
  442b90:	b.eq	442d08 <warn@@Base+0x16f0>  // b.none
  442b94:	ldr	x1, [x5]
  442b98:	cbz	x1, 442ca8 <warn@@Base+0x1690>
  442b9c:	mov	x1, #0x0                   	// #0
  442ba0:	add	x1, x1, #0x1
  442ba4:	lsl	x6, x1, #3
  442ba8:	ldr	x2, [x5, x1, lsl #3]
  442bac:	cbnz	x2, 442ba0 <warn@@Base+0x1588>
  442bb0:	add	x7, x19, x1
  442bb4:	mov	w8, w1
  442bb8:	lsl	x7, x7, #3
  442bbc:	ldr	x0, [x9, x19, lsl #3]
  442bc0:	stp	x5, x1, [sp, #112]
  442bc4:	stp	x6, x7, [sp, #128]
  442bc8:	str	w8, [sp, #148]
  442bcc:	bl	403510 <free@plt>
  442bd0:	ldrsw	x2, [x24]
  442bd4:	ldr	x1, [sp, #120]
  442bd8:	add	x2, x2, #0x1
  442bdc:	ldr	x0, [x21]
  442be0:	add	x1, x2, x1
  442be4:	lsl	x1, x1, #3
  442be8:	bl	4031f0 <xrealloc@plt>
  442bec:	mov	x1, x0
  442bf0:	ldr	w2, [x24]
  442bf4:	add	x4, x22, #0x8
  442bf8:	ldr	x7, [sp, #136]
  442bfc:	sub	w2, w2, w27
  442c00:	str	x1, [x21]
  442c04:	add	x1, x1, x4
  442c08:	add	x0, x0, x7
  442c0c:	sbfiz	x2, x2, #3, #32
  442c10:	bl	402f80 <memmove@plt>
  442c14:	mov	w27, w23
  442c18:	ldr	x5, [sp, #112]
  442c1c:	ldr	x6, [sp, #128]
  442c20:	mov	x1, x5
  442c24:	ldr	x0, [x21]
  442c28:	mov	x2, x6
  442c2c:	add	x0, x0, x22
  442c30:	bl	402f70 <memcpy@plt>
  442c34:	ldr	w1, [x24]
  442c38:	ldr	w8, [sp, #148]
  442c3c:	sub	w1, w1, #0x1
  442c40:	ldr	x5, [sp, #112]
  442c44:	add	w1, w1, w8
  442c48:	str	w1, [x24]
  442c4c:	mov	x0, x5
  442c50:	bl	403510 <free@plt>
  442c54:	ldr	x0, [sp, #104]
  442c58:	bl	403510 <free@plt>
  442c5c:	b	442ad8 <warn@@Base+0x14c0>
  442c60:	mov	x0, #0x8                   	// #8
  442c64:	bl	4032a0 <xmalloc@plt>
  442c68:	mov	x5, x0
  442c6c:	ldr	x9, [x21]
  442c70:	ldr	x0, [sp, #152]
  442c74:	str	xzr, [x5]
  442c78:	cmp	x0, x9
  442c7c:	b.ne	442ca8 <warn@@Base+0x1690>  // b.any
  442c80:	str	x5, [sp, #112]
  442c84:	bl	4425e0 <warn@@Base+0xfc8>
  442c88:	mov	x7, x22
  442c8c:	mov	x9, x0
  442c90:	mov	w8, #0x0                   	// #0
  442c94:	mov	x1, #0x0                   	// #0
  442c98:	mov	x6, #0x0                   	// #0
  442c9c:	str	x0, [x21]
  442ca0:	ldr	x5, [sp, #112]
  442ca4:	b	442bbc <warn@@Base+0x15a4>
  442ca8:	mov	x7, x22
  442cac:	mov	w8, #0x0                   	// #0
  442cb0:	mov	x1, #0x0                   	// #0
  442cb4:	mov	x6, #0x0                   	// #0
  442cb8:	b	442bbc <warn@@Base+0x15a4>
  442cbc:	adrp	x3, 46f000 <warn@@Base+0x2d9e8>
  442cc0:	adrp	x1, 454000 <warn@@Base+0x129e8>
  442cc4:	ldr	x2, [x0]
  442cc8:	add	x1, x1, #0xed0
  442ccc:	ldr	x3, [x3, #4032]
  442cd0:	ldr	x0, [x3]
  442cd4:	bl	403880 <fprintf@plt>
  442cd8:	mov	w0, #0x1                   	// #1
  442cdc:	bl	403670 <xexit@plt>
  442ce0:	adrp	x0, 46f000 <warn@@Base+0x2d9e8>
  442ce4:	adrp	x1, 454000 <warn@@Base+0x129e8>
  442ce8:	ldr	x2, [x21]
  442cec:	add	x1, x1, #0xf00
  442cf0:	ldr	x0, [x0, #4032]
  442cf4:	ldr	x2, [x2]
  442cf8:	ldr	x0, [x0]
  442cfc:	bl	403880 <fprintf@plt>
  442d00:	mov	w0, #0x1                   	// #1
  442d04:	bl	403670 <xexit@plt>
  442d08:	ldr	x1, [x5]
  442d0c:	stp	x1, x5, [sp, #112]
  442d10:	ldr	x0, [sp, #152]
  442d14:	bl	4425e0 <warn@@Base+0xfc8>
  442d18:	mov	x9, x0
  442d1c:	str	x0, [x21]
  442d20:	ldp	x1, x5, [sp, #112]
  442d24:	b	442b98 <warn@@Base+0x1580>
  442d28:	mov	x1, x0
  442d2c:	cbz	x0, 442d58 <warn@@Base+0x1740>
  442d30:	ldr	x2, [x1]
  442d34:	mov	w0, #0x0                   	// #0
  442d38:	cbz	x2, 442d54 <warn@@Base+0x173c>
  442d3c:	sub	x1, x1, #0x8
  442d40:	mov	x2, #0x1                   	// #1
  442d44:	mov	w0, w2
  442d48:	add	x2, x2, #0x1
  442d4c:	ldr	x3, [x1, x2, lsl #3]
  442d50:	cbnz	x3, 442d44 <warn@@Base+0x172c>
  442d54:	ret
  442d58:	mov	w0, #0x0                   	// #0
  442d5c:	ret
  442d60:	mov	x4, x0
  442d64:	cbz	x0, 442db8 <warn@@Base+0x17a0>
  442d68:	cmp	w1, #0x3e
  442d6c:	b.hi	442db8 <warn@@Base+0x17a0>  // b.pmore
  442d70:	mov	x5, #0xf600                	// #62976
  442d74:	mov	x0, #0x1                   	// #1
  442d78:	movk	x5, #0x7e4f, lsl #16
  442d7c:	lsl	x0, x0, x1
  442d80:	movk	x5, #0x17c, lsl #32
  442d84:	movk	x5, #0x30, lsl #48
  442d88:	tst	x0, x5
  442d8c:	b.ne	442dc0 <warn@@Base+0x17a8>  // b.any
  442d90:	mov	x5, #0x81e                 	// #2078
  442d94:	movk	x5, #0xce02, lsl #32
  442d98:	movk	x5, #0x7f80, lsl #48
  442d9c:	tst	x0, x5
  442da0:	b.eq	442db8 <warn@@Base+0x17a0>  // b.none
  442da4:	mov	w0, #0x1                   	// #1
  442da8:	str	w1, [x4]
  442dac:	stur	xzr, [x4, #4]
  442db0:	stp	x2, x3, [x4, #16]
  442db4:	ret
  442db8:	mov	w0, #0x0                   	// #0
  442dbc:	ret
  442dc0:	mov	w0, #0x0                   	// #0
  442dc4:	cbz	x3, 442da4 <warn@@Base+0x178c>
  442dc8:	ret
  442dcc:	nop
  442dd0:	cmp	x0, #0x0
  442dd4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  442dd8:	b.eq	442e8c <warn@@Base+0x1874>  // b.none
  442ddc:	stp	x29, x30, [sp, #-64]!
  442de0:	mov	x29, sp
  442de4:	stp	x23, x24, [sp, #48]
  442de8:	adrp	x24, 46f000 <warn@@Base+0x2d9e8>
  442dec:	mov	x23, x0
  442df0:	mov	x0, x1
  442df4:	stp	x19, x20, [sp, #16]
  442df8:	mov	w20, #0x0                   	// #0
  442dfc:	stp	x21, x22, [sp, #32]
  442e00:	mov	x22, x1
  442e04:	bl	402fd0 <strlen@plt>
  442e08:	ldr	x19, [x24, #4064]
  442e0c:	mov	w21, w0
  442e10:	b	442e24 <warn@@Base+0x180c>
  442e14:	add	w20, w20, #0x1
  442e18:	add	x19, x19, #0x20
  442e1c:	cmp	w20, #0x22
  442e20:	b.eq	442e74 <warn@@Base+0x185c>  // b.none
  442e24:	ldr	w2, [x19, #8]
  442e28:	cmp	w2, w21
  442e2c:	b.ne	442e14 <warn@@Base+0x17fc>  // b.any
  442e30:	ldr	x1, [x19]
  442e34:	mov	x0, x22
  442e38:	bl	4034a0 <strcmp@plt>
  442e3c:	cbnz	w0, 442e14 <warn@@Base+0x17fc>
  442e40:	ldr	x24, [x24, #4064]
  442e44:	ubfiz	x1, x20, #5, #32
  442e48:	mov	w2, #0x27                  	// #39
  442e4c:	str	w2, [x23]
  442e50:	add	x1, x1, x24
  442e54:	stur	xzr, [x23, #4]
  442e58:	str	x1, [x23, #16]
  442e5c:	mov	w0, #0x1                   	// #1
  442e60:	ldp	x19, x20, [sp, #16]
  442e64:	ldp	x21, x22, [sp, #32]
  442e68:	ldp	x23, x24, [sp, #48]
  442e6c:	ldp	x29, x30, [sp], #64
  442e70:	ret
  442e74:	mov	w0, #0x0                   	// #0
  442e78:	ldp	x19, x20, [sp, #16]
  442e7c:	ldp	x21, x22, [sp, #32]
  442e80:	ldp	x23, x24, [sp, #48]
  442e84:	ldp	x29, x30, [sp], #64
  442e88:	ret
  442e8c:	mov	w0, #0x0                   	// #0
  442e90:	ret
  442e94:	nop
  442e98:	cmp	x0, #0x0
  442e9c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  442ea0:	b.eq	442f78 <warn@@Base+0x1960>  // b.none
  442ea4:	stp	x29, x30, [sp, #-80]!
  442ea8:	mov	x29, sp
  442eac:	stp	x19, x20, [sp, #16]
  442eb0:	adrp	x19, 46f000 <warn@@Base+0x2d9e8>
  442eb4:	mov	x20, x0
  442eb8:	mov	x0, x1
  442ebc:	stp	x21, x22, [sp, #32]
  442ec0:	stp	x23, x24, [sp, #48]
  442ec4:	mov	w24, w2
  442ec8:	str	x25, [sp, #64]
  442ecc:	mov	x25, x1
  442ed0:	bl	402fd0 <strlen@plt>
  442ed4:	mov	w22, w0
  442ed8:	ldr	x19, [x19, #4056]
  442edc:	ldr	x1, [x19, #8]
  442ee0:	cbz	x1, 442f5c <warn@@Base+0x1944>
  442ee4:	mov	x21, x19
  442ee8:	mov	x3, #0x0                   	// #0
  442eec:	mov	x23, x21
  442ef0:	mov	w19, #0x0                   	// #0
  442ef4:	b	442f10 <warn@@Base+0x18f8>
  442ef8:	add	w3, w19, #0x1
  442efc:	mov	x19, x3
  442f00:	add	x4, x3, w3, uxtw #1
  442f04:	add	x4, x23, x4, lsl #3
  442f08:	ldr	x1, [x4, #8]
  442f0c:	cbz	x1, 442f5c <warn@@Base+0x1944>
  442f10:	add	x3, x3, x3, lsl #1
  442f14:	add	x3, x21, x3, lsl #3
  442f18:	ldr	w4, [x3, #16]
  442f1c:	cmp	w4, w22
  442f20:	b.ne	442ef8 <warn@@Base+0x18e0>  // b.any
  442f24:	ldr	w0, [x3, #20]
  442f28:	cmp	w0, w24
  442f2c:	b.ne	442ef8 <warn@@Base+0x18e0>  // b.any
  442f30:	mov	x0, x25
  442f34:	bl	4034a0 <strcmp@plt>
  442f38:	cbnz	w0, 442ef8 <warn@@Base+0x18e0>
  442f3c:	mov	w1, #0x18                  	// #24
  442f40:	mov	w2, #0x32                  	// #50
  442f44:	mov	w0, #0x1                   	// #1
  442f48:	str	w2, [x20]
  442f4c:	umaddl	x19, w19, w1, x21
  442f50:	stur	xzr, [x20, #4]
  442f54:	str	x19, [x20, #16]
  442f58:	b	442f60 <warn@@Base+0x1948>
  442f5c:	mov	w0, #0x0                   	// #0
  442f60:	ldp	x19, x20, [sp, #16]
  442f64:	ldp	x21, x22, [sp, #32]
  442f68:	ldp	x23, x24, [sp, #48]
  442f6c:	ldr	x25, [sp, #64]
  442f70:	ldp	x29, x30, [sp], #80
  442f74:	ret
  442f78:	mov	w0, #0x0                   	// #0
  442f7c:	ret
  442f80:	stp	x29, x30, [sp, #-160]!
  442f84:	mov	x29, sp
  442f88:	stp	x19, x20, [sp, #16]
  442f8c:	mov	x20, x0
  442f90:	mov	w19, w1
  442f94:	stp	x21, x22, [sp, #32]
  442f98:	mov	x22, x2
  442f9c:	bl	402fd0 <strlen@plt>
  442fa0:	ldrb	w1, [x20]
  442fa4:	mov	x2, x0
  442fa8:	cmp	w1, #0x5f
  442fac:	b.eq	443048 <warn@@Base+0x1a30>  // b.none
  442fb0:	tbz	w19, #4, 4430e0 <warn@@Base+0x1ac8>
  442fb4:	str	x23, [sp, #48]
  442fb8:	add	x23, sp, #0x48
  442fbc:	mov	x0, x20
  442fc0:	mov	w1, w19
  442fc4:	mov	x3, x23
  442fc8:	bl	403410 <cplus_demangle_init_info@plt>
  442fcc:	ldrsw	x0, [sp, #116]
  442fd0:	lsl	x0, x0, #5
  442fd4:	bl	4031d0 <malloc@plt>
  442fd8:	ldrsw	x1, [sp, #132]
  442fdc:	mov	x20, x0
  442fe0:	str	x20, [sp, #104]
  442fe4:	lsl	x0, x1, #3
  442fe8:	bl	4031d0 <malloc@plt>
  442fec:	str	x0, [sp, #120]
  442ff0:	cmp	x0, #0x0
  442ff4:	mov	x21, x0
  442ff8:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  442ffc:	b.eq	4430f8 <warn@@Base+0x1ae0>  // b.none
  443000:	mov	x0, x23
  443004:	bl	4035a0 <cplus_demangle_type@plt>
  443008:	mov	x20, x0
  44300c:	ldr	x0, [sp, #120]
  443010:	tbz	w19, #0, 4430b8 <warn@@Base+0x1aa0>
  443014:	ldr	x1, [sp, #96]
  443018:	ldrb	w1, [x1]
  44301c:	cbz	w1, 4430b8 <warn@@Base+0x1aa0>
  443020:	bl	403510 <free@plt>
  443024:	ldr	x0, [sp, #104]
  443028:	mov	x20, #0x0                   	// #0
  44302c:	bl	403510 <free@plt>
  443030:	ldr	x23, [sp, #48]
  443034:	mov	x0, x20
  443038:	ldp	x19, x20, [sp, #16]
  44303c:	ldp	x21, x22, [sp, #32]
  443040:	ldp	x29, x30, [sp], #160
  443044:	ret
  443048:	ldrb	w0, [x20, #1]
  44304c:	cmp	w0, #0x5a
  443050:	b.ne	442fb0 <warn@@Base+0x1998>  // b.any
  443054:	str	x23, [sp, #48]
  443058:	add	x23, sp, #0x48
  44305c:	mov	x0, x20
  443060:	mov	w1, w19
  443064:	mov	x3, x23
  443068:	bl	403410 <cplus_demangle_init_info@plt>
  44306c:	ldrsw	x0, [sp, #116]
  443070:	lsl	x0, x0, #5
  443074:	bl	4031d0 <malloc@plt>
  443078:	ldrsw	x1, [sp, #132]
  44307c:	mov	x20, x0
  443080:	str	x20, [sp, #104]
  443084:	lsl	x0, x1, #3
  443088:	bl	4031d0 <malloc@plt>
  44308c:	str	x0, [sp, #120]
  443090:	cmp	x0, #0x0
  443094:	mov	x21, x0
  443098:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  44309c:	b.eq	4430f8 <warn@@Base+0x1ae0>  // b.none
  4430a0:	mov	x0, x23
  4430a4:	mov	w1, #0x1                   	// #1
  4430a8:	bl	403600 <cplus_demangle_mangled_name@plt>
  4430ac:	mov	x20, x0
  4430b0:	ldr	x0, [sp, #120]
  4430b4:	tbnz	w19, #0, 443014 <warn@@Base+0x19fc>
  4430b8:	bl	403510 <free@plt>
  4430bc:	cbz	x20, 443024 <warn@@Base+0x1a0c>
  4430c0:	ldr	x0, [sp, #104]
  4430c4:	ldr	x23, [sp, #48]
  4430c8:	str	x0, [x22]
  4430cc:	mov	x0, x20
  4430d0:	ldp	x19, x20, [sp, #16]
  4430d4:	ldp	x21, x22, [sp, #32]
  4430d8:	ldp	x29, x30, [sp], #160
  4430dc:	ret
  4430e0:	mov	x20, #0x0                   	// #0
  4430e4:	mov	x0, x20
  4430e8:	ldp	x19, x20, [sp, #16]
  4430ec:	ldp	x21, x22, [sp, #32]
  4430f0:	ldp	x29, x30, [sp], #160
  4430f4:	ret
  4430f8:	mov	x0, x20
  4430fc:	bl	403510 <free@plt>
  443100:	mov	x0, x21
  443104:	mov	x20, #0x0                   	// #0
  443108:	bl	403510 <free@plt>
  44310c:	ldr	x23, [sp, #48]
  443110:	b	443034 <warn@@Base+0x1a1c>
  443114:	nop
  443118:	mov	w1, w0
  44311c:	cmp	w0, #0x4b
  443120:	b.hi	44315c <warn@@Base+0x1b44>  // b.pmore
  443124:	adrp	x0, 457000 <warn@@Base+0x159e8>
  443128:	add	x0, x0, #0xe44
  44312c:	ldrh	w0, [x0, w1, uxtw #1]
  443130:	adr	x1, 44313c <warn@@Base+0x1b24>
  443134:	add	x0, x1, w0, sxth #2
  443138:	br	x0
  44313c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443140:	add	x0, x0, #0x680
  443144:	ret
  443148:	adrp	x0, 454000 <warn@@Base+0x129e8>
  44314c:	add	x0, x0, #0xf30
  443150:	ret
  443154:	mov	x0, #0x0                   	// #0
  443158:	ret
  44315c:	mov	w0, #0x4106                	// #16646
  443160:	cmp	w1, w0
  443164:	b.eq	443330 <warn@@Base+0x1d18>  // b.none
  443168:	b.ls	4431a0 <warn@@Base+0x1b88>  // b.plast
  44316c:	mov	w0, #0x8765                	// #34661
  443170:	cmp	w1, w0
  443174:	b.eq	443318 <warn@@Base+0x1d00>  // b.none
  443178:	b.ls	4431fc <warn@@Base+0x1be4>  // b.plast
  44317c:	cmp	w1, #0xa, lsl #12
  443180:	b.eq	44330c <warn@@Base+0x1cf4>  // b.none
  443184:	b.ls	4431d8 <warn@@Base+0x1bc0>  // b.plast
  443188:	mov	w2, #0xa020                	// #40992
  44318c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443190:	cmp	w1, w2
  443194:	add	x0, x0, #0x798
  443198:	csel	x0, x0, xzr, eq  // eq = none
  44319c:	ret
  4431a0:	mov	w0, #0x4101                	// #16641
  4431a4:	cmp	w1, w0
  4431a8:	b.eq	443324 <warn@@Base+0x1d0c>  // b.none
  4431ac:	b.ls	443248 <warn@@Base+0x1c30>  // b.plast
  4431b0:	mov	w0, #0x4104                	// #16644
  4431b4:	cmp	w1, w0
  4431b8:	b.eq	4432e8 <warn@@Base+0x1cd0>  // b.none
  4431bc:	b.ls	443224 <warn@@Base+0x1c0c>  // b.plast
  4431c0:	mov	w2, #0x4105                	// #16645
  4431c4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4431c8:	cmp	w1, w2
  4431cc:	add	x0, x0, #0x718
  4431d0:	csel	x0, x0, xzr, eq  // eq = none
  4431d4:	ret
  4431d8:	mov	w0, #0x8766                	// #34662
  4431dc:	cmp	w1, w0
  4431e0:	b.eq	4432dc <warn@@Base+0x1cc4>  // b.none
  4431e4:	mov	w0, #0x8767                	// #34663
  4431e8:	cmp	w1, w0
  4431ec:	b.ne	443154 <warn@@Base+0x1b3c>  // b.any
  4431f0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4431f4:	add	x0, x0, #0x780
  4431f8:	ret
  4431fc:	mov	w0, #0x4109                	// #16649
  443200:	cmp	w1, w0
  443204:	b.eq	443300 <warn@@Base+0x1ce8>  // b.none
  443208:	b.ls	443270 <warn@@Base+0x1c58>  // b.plast
  44320c:	mov	w2, #0x410a                	// #16650
  443210:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443214:	cmp	w1, w2
  443218:	add	x0, x0, #0x760
  44321c:	csel	x0, x0, xzr, eq  // eq = none
  443220:	ret
  443224:	mov	w0, #0x4102                	// #16642
  443228:	cmp	w1, w0
  44322c:	b.eq	4432d0 <warn@@Base+0x1cb8>  // b.none
  443230:	mov	w0, #0x4103                	// #16643
  443234:	cmp	w1, w0
  443238:	b.ne	443154 <warn@@Base+0x1b3c>  // b.any
  44323c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443240:	add	x0, x0, #0x668
  443244:	ret
  443248:	mov	w0, #0x4091                	// #16529
  44324c:	cmp	w1, w0
  443250:	b.eq	4432f4 <warn@@Base+0x1cdc>  // b.none
  443254:	b.ls	443294 <warn@@Base+0x1c7c>  // b.plast
  443258:	mov	w2, #0x4092                	// #16530
  44325c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443260:	cmp	w1, w2
  443264:	add	x0, x0, #0x648
  443268:	csel	x0, x0, xzr, eq  // eq = none
  44326c:	ret
  443270:	mov	w0, #0x4107                	// #16647
  443274:	cmp	w1, w0
  443278:	b.eq	4432c4 <warn@@Base+0x1cac>  // b.none
  44327c:	mov	w0, #0x4108                	// #16648
  443280:	cmp	w1, w0
  443284:	b.ne	443154 <warn@@Base+0x1b3c>  // b.any
  443288:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44328c:	add	x0, x0, #0x6f0
  443290:	ret
  443294:	mov	w0, #0x4081                	// #16513
  443298:	cmp	w1, w0
  44329c:	b.eq	4432b8 <warn@@Base+0x1ca0>  // b.none
  4432a0:	mov	w0, #0x4090                	// #16528
  4432a4:	cmp	w1, w0
  4432a8:	b.ne	443154 <warn@@Base+0x1b3c>  // b.any
  4432ac:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4432b0:	add	x0, x0, #0x5c8
  4432b4:	ret
  4432b8:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4432bc:	add	x0, x0, #0x598
  4432c0:	ret
  4432c4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4432c8:	add	x0, x0, #0x6b0
  4432cc:	ret
  4432d0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4432d4:	add	x0, x0, #0x628
  4432d8:	ret
  4432dc:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4432e0:	add	x0, x0, #0x748
  4432e4:	ret
  4432e8:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4432ec:	add	x0, x0, #0x610
  4432f0:	ret
  4432f4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4432f8:	add	x0, x0, #0x580
  4432fc:	ret
  443300:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443304:	add	x0, x0, #0x698
  443308:	ret
  44330c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443310:	add	x0, x0, #0x730
  443314:	ret
  443318:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44331c:	add	x0, x0, #0x6d8
  443320:	ret
  443324:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443328:	add	x0, x0, #0x5b0
  44332c:	ret
  443330:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443334:	add	x0, x0, #0x5e8
  443338:	ret
  44333c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443340:	add	x0, x0, #0x568
  443344:	ret
  443348:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44334c:	add	x0, x0, #0x550
  443350:	ret
  443354:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443358:	add	x0, x0, #0x530
  44335c:	ret
  443360:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443364:	add	x0, x0, #0x518
  443368:	ret
  44336c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443370:	add	x0, x0, #0x500
  443374:	ret
  443378:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44337c:	add	x0, x0, #0x4e8
  443380:	ret
  443384:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443388:	add	x0, x0, #0x4d0
  44338c:	ret
  443390:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443394:	add	x0, x0, #0x4b8
  443398:	ret
  44339c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4433a0:	add	x0, x0, #0x4a0
  4433a4:	ret
  4433a8:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4433ac:	add	x0, x0, #0x480
  4433b0:	ret
  4433b4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4433b8:	add	x0, x0, #0x468
  4433bc:	ret
  4433c0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4433c4:	add	x0, x0, #0x450
  4433c8:	ret
  4433cc:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4433d0:	add	x0, x0, #0x438
  4433d4:	ret
  4433d8:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4433dc:	add	x0, x0, #0x420
  4433e0:	ret
  4433e4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4433e8:	add	x0, x0, #0x408
  4433ec:	ret
  4433f0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4433f4:	add	x0, x0, #0x3f0
  4433f8:	ret
  4433fc:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443400:	add	x0, x0, #0x3d8
  443404:	ret
  443408:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44340c:	add	x0, x0, #0x3c0
  443410:	ret
  443414:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443418:	add	x0, x0, #0x3a8
  44341c:	ret
  443420:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443424:	add	x0, x0, #0x390
  443428:	ret
  44342c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443430:	add	x0, x0, #0x378
  443434:	ret
  443438:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44343c:	add	x0, x0, #0x360
  443440:	ret
  443444:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443448:	add	x0, x0, #0x350
  44344c:	ret
  443450:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443454:	add	x0, x0, #0x338
  443458:	ret
  44345c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443460:	add	x0, x0, #0x320
  443464:	ret
  443468:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44346c:	add	x0, x0, #0x308
  443470:	ret
  443474:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443478:	add	x0, x0, #0x2e8
  44347c:	ret
  443480:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443484:	add	x0, x0, #0x2c8
  443488:	ret
  44348c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443490:	add	x0, x0, #0x2b0
  443494:	ret
  443498:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44349c:	add	x0, x0, #0x298
  4434a0:	ret
  4434a4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4434a8:	add	x0, x0, #0x280
  4434ac:	ret
  4434b0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4434b4:	add	x0, x0, #0x270
  4434b8:	ret
  4434bc:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4434c0:	add	x0, x0, #0x260
  4434c4:	ret
  4434c8:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4434cc:	add	x0, x0, #0x248
  4434d0:	ret
  4434d4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4434d8:	add	x0, x0, #0x230
  4434dc:	ret
  4434e0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4434e4:	add	x0, x0, #0x220
  4434e8:	ret
  4434ec:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4434f0:	add	x0, x0, #0x208
  4434f4:	ret
  4434f8:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4434fc:	add	x0, x0, #0x1f0
  443500:	ret
  443504:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443508:	add	x0, x0, #0x1d8
  44350c:	ret
  443510:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443514:	add	x0, x0, #0x1b8
  443518:	ret
  44351c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443520:	add	x0, x0, #0x1a0
  443524:	ret
  443528:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44352c:	add	x0, x0, #0x188
  443530:	ret
  443534:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443538:	add	x0, x0, #0x178
  44353c:	ret
  443540:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443544:	add	x0, x0, #0x158
  443548:	ret
  44354c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443550:	add	x0, x0, #0x148
  443554:	ret
  443558:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44355c:	add	x0, x0, #0x128
  443560:	ret
  443564:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443568:	add	x0, x0, #0x110
  44356c:	ret
  443570:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443574:	add	x0, x0, #0xf8
  443578:	ret
  44357c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443580:	add	x0, x0, #0xe0
  443584:	ret
  443588:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44358c:	add	x0, x0, #0xd0
  443590:	ret
  443594:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443598:	add	x0, x0, #0xb0
  44359c:	ret
  4435a0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4435a4:	add	x0, x0, #0x98
  4435a8:	ret
  4435ac:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4435b0:	add	x0, x0, #0x88
  4435b4:	ret
  4435b8:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4435bc:	add	x0, x0, #0x70
  4435c0:	ret
  4435c4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4435c8:	add	x0, x0, #0x58
  4435cc:	ret
  4435d0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4435d4:	add	x0, x0, #0x40
  4435d8:	ret
  4435dc:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4435e0:	add	x0, x0, #0x28
  4435e4:	ret
  4435e8:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4435ec:	add	x0, x0, #0x10
  4435f0:	ret
  4435f4:	adrp	x0, 454000 <warn@@Base+0x129e8>
  4435f8:	add	x0, x0, #0xff8
  4435fc:	ret
  443600:	adrp	x0, 454000 <warn@@Base+0x129e8>
  443604:	add	x0, x0, #0xfe8
  443608:	ret
  44360c:	adrp	x0, 454000 <warn@@Base+0x129e8>
  443610:	add	x0, x0, #0xfd0
  443614:	ret
  443618:	adrp	x0, 454000 <warn@@Base+0x129e8>
  44361c:	add	x0, x0, #0xfc0
  443620:	ret
  443624:	adrp	x0, 454000 <warn@@Base+0x129e8>
  443628:	add	x0, x0, #0xfa0
  44362c:	ret
  443630:	adrp	x0, 454000 <warn@@Base+0x129e8>
  443634:	add	x0, x0, #0xf88
  443638:	ret
  44363c:	adrp	x0, 454000 <warn@@Base+0x129e8>
  443640:	add	x0, x0, #0xf70
  443644:	ret
  443648:	adrp	x0, 454000 <warn@@Base+0x129e8>
  44364c:	add	x0, x0, #0xf58
  443650:	ret
  443654:	adrp	x0, 454000 <warn@@Base+0x129e8>
  443658:	add	x0, x0, #0xf40
  44365c:	ret
  443660:	mov	w1, w0
  443664:	cmp	w0, #0x2c
  443668:	b.hi	4436b4 <warn@@Base+0x209c>  // b.pmore
  44366c:	cbz	w0, 4436ac <warn@@Base+0x2094>
  443670:	sub	w1, w0, #0x1
  443674:	cmp	w1, #0x2b
  443678:	b.hi	4436ac <warn@@Base+0x2094>  // b.pmore
  44367c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  443680:	add	x0, x0, #0xedc
  443684:	ldrh	w0, [x0, w1, uxtw #1]
  443688:	adr	x1, 443694 <warn@@Base+0x207c>
  44368c:	add	x0, x1, w0, sxth #2
  443690:	br	x0
  443694:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443698:	add	x0, x0, #0xaf0
  44369c:	ret
  4436a0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4436a4:	add	x0, x0, #0x7b8
  4436a8:	ret
  4436ac:	mov	x0, #0x0                   	// #0
  4436b0:	ret
  4436b4:	mov	w0, #0x1f20                	// #7968
  4436b8:	cmp	w1, w0
  4436bc:	b.eq	44370c <warn@@Base+0x20f4>  // b.none
  4436c0:	b.ls	4436dc <warn@@Base+0x20c4>  // b.plast
  4436c4:	mov	w2, #0x1f21                	// #7969
  4436c8:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4436cc:	cmp	w1, w2
  4436d0:	add	x0, x0, #0xb18
  4436d4:	csel	x0, x0, xzr, eq  // eq = none
  4436d8:	ret
  4436dc:	mov	w0, #0x1f01                	// #7937
  4436e0:	cmp	w1, w0
  4436e4:	b.eq	443700 <warn@@Base+0x20e8>  // b.none
  4436e8:	mov	w0, #0x1f02                	// #7938
  4436ec:	cmp	w1, w0
  4436f0:	b.ne	4436ac <warn@@Base+0x2094>  // b.any
  4436f4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4436f8:	add	x0, x0, #0xb00
  4436fc:	ret
  443700:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443704:	add	x0, x0, #0xad8
  443708:	ret
  44370c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443710:	add	x0, x0, #0xac0
  443714:	ret
  443718:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44371c:	add	x0, x0, #0xab0
  443720:	ret
  443724:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443728:	add	x0, x0, #0xaa0
  44372c:	ret
  443730:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443734:	add	x0, x0, #0xa90
  443738:	ret
  44373c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443740:	add	x0, x0, #0xa80
  443744:	ret
  443748:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44374c:	add	x0, x0, #0xa70
  443750:	ret
  443754:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443758:	add	x0, x0, #0xa60
  44375c:	ret
  443760:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443764:	add	x0, x0, #0xa50
  443768:	ret
  44376c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443770:	add	x0, x0, #0xa40
  443774:	ret
  443778:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44377c:	add	x0, x0, #0xa28
  443780:	ret
  443784:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443788:	add	x0, x0, #0xa10
  44378c:	ret
  443790:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443794:	add	x0, x0, #0x9f8
  443798:	ret
  44379c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4437a0:	add	x0, x0, #0x9e0
  4437a4:	ret
  4437a8:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4437ac:	add	x0, x0, #0x950
  4437b0:	ret
  4437b4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4437b8:	add	x0, x0, #0x9c8
  4437bc:	ret
  4437c0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4437c4:	add	x0, x0, #0x9b8
  4437c8:	ret
  4437cc:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4437d0:	add	x0, x0, #0x9a0
  4437d4:	ret
  4437d8:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4437dc:	add	x0, x0, #0x988
  4437e0:	ret
  4437e4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4437e8:	add	x0, x0, #0x978
  4437ec:	ret
  4437f0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4437f4:	add	x0, x0, #0x968
  4437f8:	ret
  4437fc:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443800:	add	x0, x0, #0x938
  443804:	ret
  443808:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44380c:	add	x0, x0, #0x928
  443810:	ret
  443814:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443818:	add	x0, x0, #0x910
  44381c:	ret
  443820:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443824:	add	x0, x0, #0x8f8
  443828:	ret
  44382c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443830:	add	x0, x0, #0x8e0
  443834:	ret
  443838:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44383c:	add	x0, x0, #0x8d0
  443840:	ret
  443844:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443848:	add	x0, x0, #0x8c0
  44384c:	ret
  443850:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443854:	add	x0, x0, #0x8b0
  443858:	ret
  44385c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443860:	add	x0, x0, #0x8a0
  443864:	ret
  443868:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44386c:	add	x0, x0, #0x888
  443870:	ret
  443874:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443878:	add	x0, x0, #0x878
  44387c:	ret
  443880:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443884:	add	x0, x0, #0x868
  443888:	ret
  44388c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443890:	add	x0, x0, #0x858
  443894:	ret
  443898:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44389c:	add	x0, x0, #0x848
  4438a0:	ret
  4438a4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4438a8:	add	x0, x0, #0x838
  4438ac:	ret
  4438b0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4438b4:	add	x0, x0, #0x828
  4438b8:	ret
  4438bc:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4438c0:	add	x0, x0, #0x818
  4438c4:	ret
  4438c8:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4438cc:	add	x0, x0, #0x808
  4438d0:	ret
  4438d4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4438d8:	add	x0, x0, #0x7f8
  4438dc:	ret
  4438e0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4438e4:	add	x0, x0, #0x7e8
  4438e8:	ret
  4438ec:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4438f0:	add	x0, x0, #0x7d8
  4438f4:	ret
  4438f8:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4438fc:	add	x0, x0, #0x7c8
  443900:	ret
  443904:	nop
  443908:	mov	w1, w0
  44390c:	cmp	w0, #0x8c
  443910:	b.hi	443960 <warn@@Base+0x2348>  // b.pmore
  443914:	mov	x0, #0x0                   	// #0
  443918:	cbz	w1, 443948 <warn@@Base+0x2330>
  44391c:	sub	w1, w1, #0x1
  443920:	cmp	w1, #0x8b
  443924:	b.hi	443958 <warn@@Base+0x2340>  // b.pmore
  443928:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44392c:	add	x0, x0, #0xf34
  443930:	ldrh	w0, [x0, w1, uxtw #1]
  443934:	adr	x1, 443940 <warn@@Base+0x2328>
  443938:	add	x0, x1, w0, sxth #2
  44393c:	br	x0
  443940:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443944:	add	x0, x0, #0xd80
  443948:	ret
  44394c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  443950:	add	x0, x0, #0xb30
  443954:	ret
  443958:	mov	x0, #0x0                   	// #0
  44395c:	ret
  443960:	mov	w0, #0x2201                	// #8705
  443964:	cmp	w1, w0
  443968:	b.hi	4439bc <warn@@Base+0x23a4>  // b.pmore
  44396c:	mov	w0, #0x1fff                	// #8191
  443970:	cmp	w1, w0
  443974:	b.ls	443b94 <warn@@Base+0x257c>  // b.plast
  443978:	sub	w1, w1, #0x2, lsl #12
  44397c:	cmp	w1, #0x201
  443980:	b.hi	4439b4 <warn@@Base+0x239c>  // b.pmore
  443984:	adrp	x0, 458000 <warn@@Base+0x169e8>
  443988:	add	x0, x0, #0x4c
  44398c:	ldrh	w0, [x0, w1, uxtw #1]
  443990:	adr	x1, 44399c <warn@@Base+0x2384>
  443994:	add	x0, x1, w0, sxth #2
  443998:	br	x0
  44399c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4439a0:	add	x0, x0, #0x590
  4439a4:	ret
  4439a8:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4439ac:	add	x0, x0, #0x580
  4439b0:	ret
  4439b4:	mov	x0, #0x0                   	// #0
  4439b8:	ret
  4439bc:	mov	w0, #0x3fe3                	// #16355
  4439c0:	cmp	w1, w0
  4439c4:	b.eq	44449c <warn@@Base+0x2e84>  // b.none
  4439c8:	b.ls	443a04 <warn@@Base+0x23ec>  // b.plast
  4439cc:	mov	w0, #0x3fe9                	// #16361
  4439d0:	cmp	w1, w0
  4439d4:	b.eq	443bcc <warn@@Base+0x25b4>  // b.none
  4439d8:	b.ls	443a6c <warn@@Base+0x2454>  // b.plast
  4439dc:	mov	w0, #0x3fec                	// #16364
  4439e0:	cmp	w1, w0
  4439e4:	b.eq	443b9c <warn@@Base+0x2584>  // b.none
  4439e8:	b.ls	443a48 <warn@@Base+0x2430>  // b.plast
  4439ec:	mov	w2, #0x3fed                	// #16365
  4439f0:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4439f4:	cmp	w1, w2
  4439f8:	add	x0, x0, #0xec0
  4439fc:	csel	x0, x0, xzr, eq  // eq = none
  443a00:	ret
  443a04:	mov	w0, #0x3210                	// #12816
  443a08:	cmp	w1, w0
  443a0c:	b.eq	443bd8 <warn@@Base+0x25c0>  // b.none
  443a10:	b.ls	443ac4 <warn@@Base+0x24ac>  // b.plast
  443a14:	mov	w0, #0x3a02                	// #14850
  443a18:	cmp	w1, w0
  443a1c:	b.eq	443ba8 <warn@@Base+0x2590>  // b.none
  443a20:	b.ls	443aa0 <warn@@Base+0x2488>  // b.plast
  443a24:	mov	w0, #0x3fe1                	// #16353
  443a28:	cmp	w1, w0
  443a2c:	b.eq	443b88 <warn@@Base+0x2570>  // b.none
  443a30:	mov	w0, #0x3fe2                	// #16354
  443a34:	cmp	w1, w0
  443a38:	b.ne	4444b0 <warn@@Base+0x2e98>  // b.any
  443a3c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443a40:	add	x0, x0, #0xe28
  443a44:	ret
  443a48:	mov	w0, #0x3fea                	// #16362
  443a4c:	cmp	w1, w0
  443a50:	b.eq	443b7c <warn@@Base+0x2564>  // b.none
  443a54:	mov	w0, #0x3feb                	// #16363
  443a58:	cmp	w1, w0
  443a5c:	b.ne	4444d0 <warn@@Base+0x2eb8>  // b.any
  443a60:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443a64:	add	x0, x0, #0xea0
  443a68:	ret
  443a6c:	mov	w0, #0x3fe6                	// #16358
  443a70:	cmp	w1, w0
  443a74:	b.eq	443bb4 <warn@@Base+0x259c>  // b.none
  443a78:	b.ls	443af8 <warn@@Base+0x24e0>  // b.plast
  443a7c:	mov	w0, #0x3fe7                	// #16359
  443a80:	cmp	w1, w0
  443a84:	b.eq	443b70 <warn@@Base+0x2558>  // b.none
  443a88:	mov	w0, #0x3fe8                	// #16360
  443a8c:	cmp	w1, w0
  443a90:	b.ne	4444d8 <warn@@Base+0x2ec0>  // b.any
  443a94:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443a98:	add	x0, x0, #0xe80
  443a9c:	ret
  443aa0:	mov	w0, #0x3a00                	// #14848
  443aa4:	cmp	w1, w0
  443aa8:	b.eq	443b64 <warn@@Base+0x254c>  // b.none
  443aac:	mov	w0, #0x3a01                	// #14849
  443ab0:	cmp	w1, w0
  443ab4:	b.ne	4444c8 <warn@@Base+0x2eb0>  // b.any
  443ab8:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443abc:	add	x0, x0, #0xd50
  443ac0:	ret
  443ac4:	mov	w0, #0x2303                	// #8963
  443ac8:	cmp	w1, w0
  443acc:	b.eq	443bc0 <warn@@Base+0x25a8>  // b.none
  443ad0:	b.ls	443b1c <warn@@Base+0x2504>  // b.plast
  443ad4:	mov	w0, #0x2304                	// #8964
  443ad8:	cmp	w1, w0
  443adc:	b.eq	443b58 <warn@@Base+0x2540>  // b.none
  443ae0:	mov	w0, #0x2305                	// #8965
  443ae4:	cmp	w1, w0
  443ae8:	b.ne	4444c0 <warn@@Base+0x2ea8>  // b.any
  443aec:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443af0:	add	x0, x0, #0xd40
  443af4:	ret
  443af8:	mov	w0, #0x3fe4                	// #16356
  443afc:	cmp	w1, w0
  443b00:	b.eq	443b4c <warn@@Base+0x2534>  // b.none
  443b04:	mov	w0, #0x3fe5                	// #16357
  443b08:	cmp	w1, w0
  443b0c:	b.ne	4444a8 <warn@@Base+0x2e90>  // b.any
  443b10:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443b14:	add	x0, x0, #0xde8
  443b18:	ret
  443b1c:	mov	w0, #0x2301                	// #8961
  443b20:	cmp	w1, w0
  443b24:	b.eq	443b40 <warn@@Base+0x2528>  // b.none
  443b28:	mov	w0, #0x2302                	// #8962
  443b2c:	cmp	w1, w0
  443b30:	b.ne	4444b8 <warn@@Base+0x2ea0>  // b.any
  443b34:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443b38:	add	x0, x0, #0xcd0
  443b3c:	ret
  443b40:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443b44:	add	x0, x0, #0xc90
  443b48:	ret
  443b4c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443b50:	add	x0, x0, #0xdb0
  443b54:	ret
  443b58:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443b5c:	add	x0, x0, #0xcf0
  443b60:	ret
  443b64:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443b68:	add	x0, x0, #0xd30
  443b6c:	ret
  443b70:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443b74:	add	x0, x0, #0xe08
  443b78:	ret
  443b7c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443b80:	add	x0, x0, #0xe60
  443b84:	ret
  443b88:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443b8c:	add	x0, x0, #0xd68
  443b90:	ret
  443b94:	mov	x0, #0x0                   	// #0
  443b98:	ret
  443b9c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443ba0:	add	x0, x0, #0xe40
  443ba4:	ret
  443ba8:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443bac:	add	x0, x0, #0xd18
  443bb0:	ret
  443bb4:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443bb8:	add	x0, x0, #0xd90
  443bbc:	ret
  443bc0:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443bc4:	add	x0, x0, #0xc78
  443bc8:	ret
  443bcc:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443bd0:	add	x0, x0, #0xdc8
  443bd4:	ret
  443bd8:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443bdc:	add	x0, x0, #0xcb0
  443be0:	ret
  443be4:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443be8:	add	x0, x0, #0xc58
  443bec:	ret
  443bf0:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443bf4:	add	x0, x0, #0xc40
  443bf8:	ret
  443bfc:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443c00:	add	x0, x0, #0xc28
  443c04:	ret
  443c08:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443c0c:	add	x0, x0, #0xc10
  443c10:	ret
  443c14:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443c18:	add	x0, x0, #0xbf8
  443c1c:	ret
  443c20:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443c24:	add	x0, x0, #0xbe0
  443c28:	ret
  443c2c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443c30:	add	x0, x0, #0xbc8
  443c34:	ret
  443c38:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443c3c:	add	x0, x0, #0xbb0
  443c40:	ret
  443c44:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443c48:	add	x0, x0, #0xb98
  443c4c:	ret
  443c50:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443c54:	add	x0, x0, #0xb80
  443c58:	ret
  443c5c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443c60:	add	x0, x0, #0xb68
  443c64:	ret
  443c68:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443c6c:	add	x0, x0, #0xb50
  443c70:	ret
  443c74:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443c78:	add	x0, x0, #0xb30
  443c7c:	ret
  443c80:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443c84:	add	x0, x0, #0xb10
  443c88:	ret
  443c8c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443c90:	add	x0, x0, #0xaf0
  443c94:	ret
  443c98:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443c9c:	add	x0, x0, #0xad8
  443ca0:	ret
  443ca4:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443ca8:	add	x0, x0, #0xab0
  443cac:	ret
  443cb0:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443cb4:	add	x0, x0, #0xa90
  443cb8:	ret
  443cbc:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443cc0:	add	x0, x0, #0xa70
  443cc4:	ret
  443cc8:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443ccc:	add	x0, x0, #0xa50
  443cd0:	ret
  443cd4:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443cd8:	add	x0, x0, #0xa38
  443cdc:	ret
  443ce0:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443ce4:	add	x0, x0, #0xa20
  443ce8:	ret
  443cec:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443cf0:	add	x0, x0, #0xa00
  443cf4:	ret
  443cf8:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443cfc:	add	x0, x0, #0x9d8
  443d00:	ret
  443d04:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443d08:	add	x0, x0, #0x9b8
  443d0c:	ret
  443d10:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443d14:	add	x0, x0, #0x9a0
  443d18:	ret
  443d1c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443d20:	add	x0, x0, #0x988
  443d24:	ret
  443d28:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443d2c:	add	x0, x0, #0x970
  443d30:	ret
  443d34:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443d38:	add	x0, x0, #0x958
  443d3c:	ret
  443d40:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443d44:	add	x0, x0, #0x940
  443d48:	ret
  443d4c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443d50:	add	x0, x0, #0x930
  443d54:	ret
  443d58:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443d5c:	add	x0, x0, #0x918
  443d60:	ret
  443d64:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443d68:	add	x0, x0, #0x900
  443d6c:	ret
  443d70:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443d74:	add	x0, x0, #0x8f0
  443d78:	ret
  443d7c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443d80:	add	x0, x0, #0x8e0
  443d84:	ret
  443d88:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443d8c:	add	x0, x0, #0x8d0
  443d90:	ret
  443d94:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443d98:	add	x0, x0, #0x8b0
  443d9c:	ret
  443da0:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443da4:	add	x0, x0, #0x890
  443da8:	ret
  443dac:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443db0:	add	x0, x0, #0x870
  443db4:	ret
  443db8:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443dbc:	add	x0, x0, #0x850
  443dc0:	ret
  443dc4:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443dc8:	add	x0, x0, #0x838
  443dcc:	ret
  443dd0:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443dd4:	add	x0, x0, #0x820
  443dd8:	ret
  443ddc:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443de0:	add	x0, x0, #0x808
  443de4:	ret
  443de8:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443dec:	add	x0, x0, #0x7f0
  443df0:	ret
  443df4:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443df8:	add	x0, x0, #0x7c8
  443dfc:	ret
  443e00:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443e04:	add	x0, x0, #0x7a8
  443e08:	ret
  443e0c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443e10:	add	x0, x0, #0x788
  443e14:	ret
  443e18:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443e1c:	add	x0, x0, #0x770
  443e20:	ret
  443e24:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443e28:	add	x0, x0, #0x750
  443e2c:	ret
  443e30:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443e34:	add	x0, x0, #0x738
  443e38:	ret
  443e3c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443e40:	add	x0, x0, #0x718
  443e44:	ret
  443e48:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443e4c:	add	x0, x0, #0x700
  443e50:	ret
  443e54:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443e58:	add	x0, x0, #0x6e0
  443e5c:	ret
  443e60:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443e64:	add	x0, x0, #0x6c0
  443e68:	ret
  443e6c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443e70:	add	x0, x0, #0x690
  443e74:	ret
  443e78:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443e7c:	add	x0, x0, #0x678
  443e80:	ret
  443e84:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443e88:	add	x0, x0, #0x658
  443e8c:	ret
  443e90:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443e94:	add	x0, x0, #0x640
  443e98:	ret
  443e9c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443ea0:	add	x0, x0, #0x628
  443ea4:	ret
  443ea8:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443eac:	add	x0, x0, #0x600
  443eb0:	ret
  443eb4:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443eb8:	add	x0, x0, #0x5e0
  443ebc:	ret
  443ec0:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443ec4:	add	x0, x0, #0x5c8
  443ec8:	ret
  443ecc:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443ed0:	add	x0, x0, #0x5a8
  443ed4:	ret
  443ed8:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443edc:	add	x0, x0, #0x6a8
  443ee0:	ret
  443ee4:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443ee8:	add	x0, x0, #0x568
  443eec:	ret
  443ef0:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443ef4:	add	x0, x0, #0x558
  443ef8:	ret
  443efc:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443f00:	add	x0, x0, #0x548
  443f04:	ret
  443f08:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443f0c:	add	x0, x0, #0x530
  443f10:	ret
  443f14:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443f18:	add	x0, x0, #0x520
  443f1c:	ret
  443f20:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443f24:	add	x0, x0, #0x510
  443f28:	ret
  443f2c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443f30:	add	x0, x0, #0x4f8
  443f34:	ret
  443f38:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443f3c:	add	x0, x0, #0x4d8
  443f40:	ret
  443f44:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443f48:	add	x0, x0, #0x4b8
  443f4c:	ret
  443f50:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443f54:	add	x0, x0, #0x4a0
  443f58:	ret
  443f5c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443f60:	add	x0, x0, #0x488
  443f64:	ret
  443f68:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443f6c:	add	x0, x0, #0x478
  443f70:	ret
  443f74:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443f78:	add	x0, x0, #0x460
  443f7c:	ret
  443f80:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443f84:	add	x0, x0, #0x448
  443f88:	ret
  443f8c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443f90:	add	x0, x0, #0x430
  443f94:	ret
  443f98:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443f9c:	add	x0, x0, #0x418
  443fa0:	ret
  443fa4:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443fa8:	add	x0, x0, #0x3f8
  443fac:	ret
  443fb0:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443fb4:	add	x0, x0, #0x3d8
  443fb8:	ret
  443fbc:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443fc0:	add	x0, x0, #0x3c0
  443fc4:	ret
  443fc8:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443fcc:	add	x0, x0, #0x3b0
  443fd0:	ret
  443fd4:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443fd8:	add	x0, x0, #0x398
  443fdc:	ret
  443fe0:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443fe4:	add	x0, x0, #0x388
  443fe8:	ret
  443fec:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443ff0:	add	x0, x0, #0x378
  443ff4:	ret
  443ff8:	adrp	x0, 456000 <warn@@Base+0x149e8>
  443ffc:	add	x0, x0, #0x360
  444000:	ret
  444004:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444008:	add	x0, x0, #0x350
  44400c:	ret
  444010:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444014:	add	x0, x0, #0x338
  444018:	ret
  44401c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444020:	add	x0, x0, #0x328
  444024:	ret
  444028:	adrp	x0, 456000 <warn@@Base+0x149e8>
  44402c:	add	x0, x0, #0x308
  444030:	ret
  444034:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444038:	add	x0, x0, #0x2e8
  44403c:	ret
  444040:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444044:	add	x0, x0, #0x2d0
  444048:	ret
  44404c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444050:	add	x0, x0, #0x2b8
  444054:	ret
  444058:	adrp	x0, 456000 <warn@@Base+0x149e8>
  44405c:	add	x0, x0, #0x2a0
  444060:	ret
  444064:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444068:	add	x0, x0, #0x288
  44406c:	ret
  444070:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444074:	add	x0, x0, #0x270
  444078:	ret
  44407c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444080:	add	x0, x0, #0x260
  444084:	ret
  444088:	adrp	x0, 456000 <warn@@Base+0x149e8>
  44408c:	add	x0, x0, #0x250
  444090:	ret
  444094:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444098:	add	x0, x0, #0x240
  44409c:	ret
  4440a0:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4440a4:	add	x0, x0, #0x230
  4440a8:	ret
  4440ac:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4440b0:	add	x0, x0, #0x220
  4440b4:	ret
  4440b8:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4440bc:	add	x0, x0, #0x208
  4440c0:	ret
  4440c4:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4440c8:	add	x0, x0, #0x1f8
  4440cc:	ret
  4440d0:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4440d4:	add	x0, x0, #0x1e0
  4440d8:	ret
  4440dc:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4440e0:	add	x0, x0, #0x1d0
  4440e4:	ret
  4440e8:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4440ec:	add	x0, x0, #0x1b8
  4440f0:	ret
  4440f4:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4440f8:	add	x0, x0, #0x1a0
  4440fc:	ret
  444100:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444104:	add	x0, x0, #0x188
  444108:	ret
  44410c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444110:	add	x0, x0, #0x178
  444114:	ret
  444118:	adrp	x0, 456000 <warn@@Base+0x149e8>
  44411c:	add	x0, x0, #0x160
  444120:	ret
  444124:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444128:	add	x0, x0, #0x148
  44412c:	ret
  444130:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444134:	add	x0, x0, #0x130
  444138:	ret
  44413c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444140:	add	x0, x0, #0x120
  444144:	ret
  444148:	adrp	x0, 456000 <warn@@Base+0x149e8>
  44414c:	add	x0, x0, #0x110
  444150:	ret
  444154:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444158:	add	x0, x0, #0xf8
  44415c:	ret
  444160:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444164:	add	x0, x0, #0xe0
  444168:	ret
  44416c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444170:	add	x0, x0, #0xd0
  444174:	ret
  444178:	adrp	x0, 456000 <warn@@Base+0x149e8>
  44417c:	add	x0, x0, #0xc0
  444180:	ret
  444184:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444188:	add	x0, x0, #0xb0
  44418c:	ret
  444190:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444194:	add	x0, x0, #0xa0
  444198:	ret
  44419c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4441a0:	add	x0, x0, #0x88
  4441a4:	ret
  4441a8:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4441ac:	add	x0, x0, #0x70
  4441b0:	ret
  4441b4:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4441b8:	add	x0, x0, #0x58
  4441bc:	ret
  4441c0:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4441c4:	add	x0, x0, #0x48
  4441c8:	ret
  4441cc:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4441d0:	add	x0, x0, #0x28
  4441d4:	ret
  4441d8:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4441dc:	add	x0, x0, #0x10
  4441e0:	ret
  4441e4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4441e8:	add	x0, x0, #0xff0
  4441ec:	ret
  4441f0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4441f4:	add	x0, x0, #0xfd8
  4441f8:	ret
  4441fc:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444200:	add	x0, x0, #0xfc8
  444204:	ret
  444208:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44420c:	add	x0, x0, #0xfb0
  444210:	ret
  444214:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444218:	add	x0, x0, #0xf98
  44421c:	ret
  444220:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444224:	add	x0, x0, #0xf88
  444228:	ret
  44422c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444230:	add	x0, x0, #0xf78
  444234:	ret
  444238:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44423c:	add	x0, x0, #0xf60
  444240:	ret
  444244:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444248:	add	x0, x0, #0xf48
  44424c:	ret
  444250:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444254:	add	x0, x0, #0xf30
  444258:	ret
  44425c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444260:	add	x0, x0, #0xf20
  444264:	ret
  444268:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44426c:	add	x0, x0, #0xf08
  444270:	ret
  444274:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444278:	add	x0, x0, #0xef8
  44427c:	ret
  444280:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444284:	add	x0, x0, #0xee8
  444288:	ret
  44428c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444290:	add	x0, x0, #0xed0
  444294:	ret
  444298:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44429c:	add	x0, x0, #0xeb8
  4442a0:	ret
  4442a4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4442a8:	add	x0, x0, #0xea8
  4442ac:	ret
  4442b0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4442b4:	add	x0, x0, #0xe98
  4442b8:	ret
  4442bc:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4442c0:	add	x0, x0, #0xe80
  4442c4:	ret
  4442c8:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4442cc:	add	x0, x0, #0xe60
  4442d0:	ret
  4442d4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4442d8:	add	x0, x0, #0xe50
  4442dc:	ret
  4442e0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4442e4:	add	x0, x0, #0xe30
  4442e8:	ret
  4442ec:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4442f0:	add	x0, x0, #0xe18
  4442f4:	ret
  4442f8:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4442fc:	add	x0, x0, #0xe00
  444300:	ret
  444304:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444308:	add	x0, x0, #0xde8
  44430c:	ret
  444310:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444314:	add	x0, x0, #0xdd0
  444318:	ret
  44431c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444320:	add	x0, x0, #0xdb8
  444324:	ret
  444328:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44432c:	add	x0, x0, #0xda0
  444330:	ret
  444334:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444338:	add	x0, x0, #0xd88
  44433c:	ret
  444340:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444344:	add	x0, x0, #0xd70
  444348:	ret
  44434c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444350:	add	x0, x0, #0xd58
  444354:	ret
  444358:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44435c:	add	x0, x0, #0xd40
  444360:	ret
  444364:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444368:	add	x0, x0, #0xd30
  44436c:	ret
  444370:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444374:	add	x0, x0, #0xd18
  444378:	ret
  44437c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444380:	add	x0, x0, #0xd00
  444384:	ret
  444388:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44438c:	add	x0, x0, #0xcf0
  444390:	ret
  444394:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444398:	add	x0, x0, #0xcd8
  44439c:	ret
  4443a0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4443a4:	add	x0, x0, #0xcc0
  4443a8:	ret
  4443ac:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4443b0:	add	x0, x0, #0xca8
  4443b4:	ret
  4443b8:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4443bc:	add	x0, x0, #0xc98
  4443c0:	ret
  4443c4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4443c8:	add	x0, x0, #0xc80
  4443cc:	ret
  4443d0:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4443d4:	add	x0, x0, #0xc68
  4443d8:	ret
  4443dc:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4443e0:	add	x0, x0, #0xc58
  4443e4:	ret
  4443e8:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4443ec:	add	x0, x0, #0xc40
  4443f0:	ret
  4443f4:	adrp	x0, 455000 <warn@@Base+0x139e8>
  4443f8:	add	x0, x0, #0xc28
  4443fc:	ret
  444400:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444404:	add	x0, x0, #0xc18
  444408:	ret
  44440c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444410:	add	x0, x0, #0xc08
  444414:	ret
  444418:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44441c:	add	x0, x0, #0xbf8
  444420:	ret
  444424:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444428:	add	x0, x0, #0xbe8
  44442c:	ret
  444430:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444434:	add	x0, x0, #0xbd8
  444438:	ret
  44443c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444440:	add	x0, x0, #0xbc8
  444444:	ret
  444448:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44444c:	add	x0, x0, #0xbb0
  444450:	ret
  444454:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444458:	add	x0, x0, #0xba0
  44445c:	ret
  444460:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444464:	add	x0, x0, #0xb88
  444468:	ret
  44446c:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444470:	add	x0, x0, #0xb78
  444474:	ret
  444478:	adrp	x0, 455000 <warn@@Base+0x139e8>
  44447c:	add	x0, x0, #0xb60
  444480:	ret
  444484:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444488:	add	x0, x0, #0xb50
  44448c:	ret
  444490:	adrp	x0, 455000 <warn@@Base+0x139e8>
  444494:	add	x0, x0, #0xb40
  444498:	ret
  44449c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  4444a0:	add	x0, x0, #0xd08
  4444a4:	ret
  4444a8:	mov	x0, #0x0                   	// #0
  4444ac:	ret
  4444b0:	mov	x0, #0x0                   	// #0
  4444b4:	ret
  4444b8:	mov	x0, #0x0                   	// #0
  4444bc:	ret
  4444c0:	mov	x0, #0x0                   	// #0
  4444c4:	ret
  4444c8:	mov	x0, #0x0                   	// #0
  4444cc:	ret
  4444d0:	mov	x0, #0x0                   	// #0
  4444d4:	ret
  4444d8:	mov	x0, #0x0                   	// #0
  4444dc:	ret
  4444e0:	sub	w0, w0, #0x3
  4444e4:	cmp	w0, #0xfa
  4444e8:	b.ls	4444f4 <warn@@Base+0x2edc>  // b.plast
  4444ec:	mov	x0, #0x0                   	// #0
  4444f0:	ret
  4444f4:	adrp	x1, 458000 <warn@@Base+0x169e8>
  4444f8:	add	x1, x1, #0x450
  4444fc:	ldrh	w0, [x1, w0, uxtw #1]
  444500:	adr	x1, 44450c <warn@@Base+0x2ef4>
  444504:	add	x0, x1, w0, sxth #2
  444508:	br	x0
  44450c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444510:	add	x0, x0, #0x738
  444514:	ret
  444518:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44451c:	add	x0, x0, #0x720
  444520:	ret
  444524:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444528:	add	x0, x0, #0x708
  44452c:	ret
  444530:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444534:	add	x0, x0, #0x6f0
  444538:	ret
  44453c:	adrp	x0, 449000 <warn@@Base+0x79e8>
  444540:	add	x0, x0, #0xff0
  444544:	ret
  444548:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  44454c:	add	x0, x0, #0x718
  444550:	ret
  444554:	adrp	x0, 449000 <warn@@Base+0x79e8>
  444558:	add	x0, x0, #0xfc0
  44455c:	ret
  444560:	adrp	x0, 449000 <warn@@Base+0x79e8>
  444564:	add	x0, x0, #0xf98
  444568:	ret
  44456c:	adrp	x0, 449000 <warn@@Base+0x79e8>
  444570:	add	x0, x0, #0xf68
  444574:	ret
  444578:	adrp	x0, 449000 <warn@@Base+0x79e8>
  44457c:	add	x0, x0, #0xf38
  444580:	ret
  444584:	adrp	x0, 449000 <warn@@Base+0x79e8>
  444588:	add	x0, x0, #0xf08
  44458c:	ret
  444590:	adrp	x0, 449000 <warn@@Base+0x79e8>
  444594:	add	x0, x0, #0xed0
  444598:	ret
  44459c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4445a0:	add	x0, x0, #0x6d8
  4445a4:	ret
  4445a8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4445ac:	add	x0, x0, #0x530
  4445b0:	ret
  4445b4:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4445b8:	add	x0, x0, #0x758
  4445bc:	ret
  4445c0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4445c4:	add	x0, x0, #0x708
  4445c8:	ret
  4445cc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4445d0:	add	x0, x0, #0x6f0
  4445d4:	ret
  4445d8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4445dc:	add	x0, x0, #0x6d8
  4445e0:	ret
  4445e4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4445e8:	add	x0, x0, #0x6c0
  4445ec:	ret
  4445f0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4445f4:	add	x0, x0, #0x6a8
  4445f8:	ret
  4445fc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444600:	add	x0, x0, #0x690
  444604:	ret
  444608:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44460c:	add	x0, x0, #0x6b8
  444610:	ret
  444614:	adrp	x0, 449000 <warn@@Base+0x79e8>
  444618:	add	x0, x0, #0xfd8
  44461c:	ret
  444620:	adrp	x0, 449000 <warn@@Base+0x79e8>
  444624:	add	x0, x0, #0xfb0
  444628:	ret
  44462c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444630:	add	x0, x0, #0x6a0
  444634:	ret
  444638:	adrp	x0, 449000 <warn@@Base+0x79e8>
  44463c:	add	x0, x0, #0xf80
  444640:	ret
  444644:	adrp	x0, 449000 <warn@@Base+0x79e8>
  444648:	add	x0, x0, #0xf50
  44464c:	ret
  444650:	adrp	x0, 449000 <warn@@Base+0x79e8>
  444654:	add	x0, x0, #0xf20
  444658:	ret
  44465c:	adrp	x0, 449000 <warn@@Base+0x79e8>
  444660:	add	x0, x0, #0xef0
  444664:	ret
  444668:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44466c:	add	x0, x0, #0x690
  444670:	ret
  444674:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444678:	add	x0, x0, #0x680
  44467c:	ret
  444680:	adrp	x0, 449000 <warn@@Base+0x79e8>
  444684:	add	x0, x0, #0xeb8
  444688:	ret
  44468c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444690:	add	x0, x0, #0x4d0
  444694:	ret
  444698:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  44469c:	add	x0, x0, #0x4e8
  4446a0:	ret
  4446a4:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4446a8:	add	x0, x0, #0x670
  4446ac:	ret
  4446b0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4446b4:	add	x0, x0, #0x480
  4446b8:	ret
  4446bc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4446c0:	add	x0, x0, #0x468
  4446c4:	ret
  4446c8:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4446cc:	add	x0, x0, #0x660
  4446d0:	ret
  4446d4:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4446d8:	add	x0, x0, #0x650
  4446dc:	ret
  4446e0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4446e4:	add	x0, x0, #0x640
  4446e8:	ret
  4446ec:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4446f0:	add	x0, x0, #0x3e0
  4446f4:	ret
  4446f8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  4446fc:	add	x0, x0, #0x3d0
  444700:	ret
  444704:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444708:	add	x0, x0, #0x628
  44470c:	ret
  444710:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444714:	add	x0, x0, #0x610
  444718:	ret
  44471c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444720:	add	x0, x0, #0x600
  444724:	ret
  444728:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44472c:	add	x0, x0, #0x5f0
  444730:	ret
  444734:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444738:	add	x0, x0, #0x5e0
  44473c:	ret
  444740:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444744:	add	x0, x0, #0x5d0
  444748:	ret
  44474c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444750:	add	x0, x0, #0x5c0
  444754:	ret
  444758:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44475c:	add	x0, x0, #0x5b0
  444760:	ret
  444764:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444768:	add	x0, x0, #0x5a0
  44476c:	ret
  444770:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444774:	add	x0, x0, #0x590
  444778:	ret
  44477c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444780:	add	x0, x0, #0x580
  444784:	ret
  444788:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44478c:	add	x0, x0, #0x570
  444790:	ret
  444794:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444798:	add	x0, x0, #0x560
  44479c:	ret
  4447a0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4447a4:	add	x0, x0, #0x550
  4447a8:	ret
  4447ac:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4447b0:	add	x0, x0, #0x540
  4447b4:	ret
  4447b8:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4447bc:	add	x0, x0, #0x530
  4447c0:	ret
  4447c4:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4447c8:	add	x0, x0, #0x520
  4447cc:	ret
  4447d0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4447d4:	add	x0, x0, #0x510
  4447d8:	ret
  4447dc:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4447e0:	add	x0, x0, #0x500
  4447e4:	ret
  4447e8:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4447ec:	add	x0, x0, #0x4f0
  4447f0:	ret
  4447f4:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4447f8:	add	x0, x0, #0x4e0
  4447fc:	ret
  444800:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444804:	add	x0, x0, #0x4d0
  444808:	ret
  44480c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444810:	add	x0, x0, #0x4c0
  444814:	ret
  444818:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44481c:	add	x0, x0, #0x4b0
  444820:	ret
  444824:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444828:	add	x0, x0, #0x4a0
  44482c:	ret
  444830:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444834:	add	x0, x0, #0x490
  444838:	ret
  44483c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444840:	add	x0, x0, #0x480
  444844:	ret
  444848:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44484c:	add	x0, x0, #0x470
  444850:	ret
  444854:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444858:	add	x0, x0, #0x460
  44485c:	ret
  444860:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444864:	add	x0, x0, #0x450
  444868:	ret
  44486c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444870:	add	x0, x0, #0x440
  444874:	ret
  444878:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44487c:	add	x0, x0, #0x430
  444880:	ret
  444884:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444888:	add	x0, x0, #0x420
  44488c:	ret
  444890:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444894:	add	x0, x0, #0x410
  444898:	ret
  44489c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4448a0:	add	x0, x0, #0x400
  4448a4:	ret
  4448a8:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4448ac:	add	x0, x0, #0x3f0
  4448b0:	ret
  4448b4:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4448b8:	add	x0, x0, #0x3e0
  4448bc:	ret
  4448c0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4448c4:	add	x0, x0, #0x3d0
  4448c8:	ret
  4448cc:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4448d0:	add	x0, x0, #0x3c0
  4448d4:	ret
  4448d8:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4448dc:	add	x0, x0, #0x3b0
  4448e0:	ret
  4448e4:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4448e8:	add	x0, x0, #0x3a0
  4448ec:	ret
  4448f0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4448f4:	add	x0, x0, #0x390
  4448f8:	ret
  4448fc:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444900:	add	x0, x0, #0x380
  444904:	ret
  444908:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44490c:	add	x0, x0, #0x370
  444910:	ret
  444914:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444918:	add	x0, x0, #0x360
  44491c:	ret
  444920:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444924:	add	x0, x0, #0x350
  444928:	ret
  44492c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444930:	add	x0, x0, #0x340
  444934:	ret
  444938:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44493c:	add	x0, x0, #0x330
  444940:	ret
  444944:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444948:	add	x0, x0, #0x320
  44494c:	ret
  444950:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444954:	add	x0, x0, #0x310
  444958:	ret
  44495c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444960:	add	x0, x0, #0x300
  444964:	ret
  444968:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44496c:	add	x0, x0, #0x2f0
  444970:	ret
  444974:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444978:	add	x0, x0, #0x2e0
  44497c:	ret
  444980:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444984:	add	x0, x0, #0x2d0
  444988:	ret
  44498c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444990:	add	x0, x0, #0x2c0
  444994:	ret
  444998:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44499c:	add	x0, x0, #0x2b0
  4449a0:	ret
  4449a4:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4449a8:	add	x0, x0, #0x2a0
  4449ac:	ret
  4449b0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4449b4:	add	x0, x0, #0x290
  4449b8:	ret
  4449bc:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4449c0:	add	x0, x0, #0x280
  4449c4:	ret
  4449c8:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4449cc:	add	x0, x0, #0x270
  4449d0:	ret
  4449d4:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4449d8:	add	x0, x0, #0x260
  4449dc:	ret
  4449e0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4449e4:	add	x0, x0, #0x250
  4449e8:	ret
  4449ec:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4449f0:	add	x0, x0, #0x240
  4449f4:	ret
  4449f8:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4449fc:	add	x0, x0, #0x230
  444a00:	ret
  444a04:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444a08:	add	x0, x0, #0x220
  444a0c:	ret
  444a10:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444a14:	add	x0, x0, #0x210
  444a18:	ret
  444a1c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444a20:	add	x0, x0, #0x200
  444a24:	ret
  444a28:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444a2c:	add	x0, x0, #0x1f0
  444a30:	ret
  444a34:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444a38:	add	x0, x0, #0x1e0
  444a3c:	ret
  444a40:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444a44:	add	x0, x0, #0x1d0
  444a48:	ret
  444a4c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444a50:	add	x0, x0, #0x1c0
  444a54:	ret
  444a58:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444a5c:	add	x0, x0, #0x1b0
  444a60:	ret
  444a64:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444a68:	add	x0, x0, #0x1a0
  444a6c:	ret
  444a70:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444a74:	add	x0, x0, #0x190
  444a78:	ret
  444a7c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444a80:	add	x0, x0, #0x180
  444a84:	ret
  444a88:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444a8c:	add	x0, x0, #0x170
  444a90:	ret
  444a94:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444a98:	add	x0, x0, #0x160
  444a9c:	ret
  444aa0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444aa4:	add	x0, x0, #0x150
  444aa8:	ret
  444aac:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444ab0:	add	x0, x0, #0x140
  444ab4:	ret
  444ab8:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444abc:	add	x0, x0, #0x130
  444ac0:	ret
  444ac4:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444ac8:	add	x0, x0, #0x120
  444acc:	ret
  444ad0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444ad4:	add	x0, x0, #0x110
  444ad8:	ret
  444adc:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444ae0:	add	x0, x0, #0x100
  444ae4:	ret
  444ae8:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444aec:	add	x0, x0, #0xf0
  444af0:	ret
  444af4:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444af8:	add	x0, x0, #0xe0
  444afc:	ret
  444b00:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444b04:	add	x0, x0, #0xd0
  444b08:	ret
  444b0c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444b10:	add	x0, x0, #0xc0
  444b14:	ret
  444b18:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444b1c:	add	x0, x0, #0xb0
  444b20:	ret
  444b24:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444b28:	add	x0, x0, #0xa0
  444b2c:	ret
  444b30:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444b34:	add	x0, x0, #0x90
  444b38:	ret
  444b3c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444b40:	add	x0, x0, #0x80
  444b44:	ret
  444b48:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444b4c:	add	x0, x0, #0x70
  444b50:	ret
  444b54:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444b58:	add	x0, x0, #0x60
  444b5c:	ret
  444b60:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444b64:	add	x0, x0, #0x50
  444b68:	ret
  444b6c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444b70:	add	x0, x0, #0x40
  444b74:	ret
  444b78:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444b7c:	add	x0, x0, #0x30
  444b80:	ret
  444b84:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444b88:	add	x0, x0, #0x20
  444b8c:	ret
  444b90:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444b94:	add	x0, x0, #0x10
  444b98:	ret
  444b9c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444ba0:	add	x0, x0, #0x0
  444ba4:	ret
  444ba8:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444bac:	add	x0, x0, #0xff0
  444bb0:	ret
  444bb4:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444bb8:	add	x0, x0, #0xfe0
  444bbc:	ret
  444bc0:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444bc4:	add	x0, x0, #0xfd0
  444bc8:	ret
  444bcc:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444bd0:	add	x0, x0, #0xfc0
  444bd4:	ret
  444bd8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444bdc:	add	x0, x0, #0x2f0
  444be0:	ret
  444be4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444be8:	add	x0, x0, #0x2e0
  444bec:	ret
  444bf0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444bf4:	add	x0, x0, #0x2d0
  444bf8:	ret
  444bfc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444c00:	add	x0, x0, #0x2c0
  444c04:	ret
  444c08:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444c0c:	add	x0, x0, #0x2b0
  444c10:	ret
  444c14:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444c18:	add	x0, x0, #0x2a0
  444c1c:	ret
  444c20:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444c24:	add	x0, x0, #0xfb0
  444c28:	ret
  444c2c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444c30:	add	x0, x0, #0x280
  444c34:	ret
  444c38:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444c3c:	add	x0, x0, #0x270
  444c40:	ret
  444c44:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444c48:	add	x0, x0, #0x260
  444c4c:	ret
  444c50:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444c54:	add	x0, x0, #0x250
  444c58:	ret
  444c5c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444c60:	add	x0, x0, #0xf98
  444c64:	ret
  444c68:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444c6c:	add	x0, x0, #0x228
  444c70:	ret
  444c74:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444c78:	add	x0, x0, #0x218
  444c7c:	ret
  444c80:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444c84:	add	x0, x0, #0x208
  444c88:	ret
  444c8c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444c90:	add	x0, x0, #0x1f8
  444c94:	ret
  444c98:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444c9c:	add	x0, x0, #0x1e8
  444ca0:	ret
  444ca4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444ca8:	add	x0, x0, #0x1d8
  444cac:	ret
  444cb0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444cb4:	add	x0, x0, #0x1c8
  444cb8:	ret
  444cbc:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444cc0:	add	x0, x0, #0x1b8
  444cc4:	ret
  444cc8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444ccc:	add	x0, x0, #0x1a8
  444cd0:	ret
  444cd4:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444cd8:	add	x0, x0, #0x198
  444cdc:	ret
  444ce0:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444ce4:	add	x0, x0, #0x188
  444ce8:	ret
  444cec:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444cf0:	add	x0, x0, #0x178
  444cf4:	ret
  444cf8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444cfc:	add	x0, x0, #0x168
  444d00:	ret
  444d04:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444d08:	add	x0, x0, #0xf88
  444d0c:	ret
  444d10:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444d14:	add	x0, x0, #0x148
  444d18:	ret
  444d1c:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444d20:	add	x0, x0, #0x138
  444d24:	ret
  444d28:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444d2c:	add	x0, x0, #0x128
  444d30:	ret
  444d34:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444d38:	add	x0, x0, #0xf78
  444d3c:	ret
  444d40:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444d44:	add	x0, x0, #0xf68
  444d48:	ret
  444d4c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444d50:	add	x0, x0, #0xf58
  444d54:	ret
  444d58:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444d5c:	add	x0, x0, #0xf48
  444d60:	ret
  444d64:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444d68:	add	x0, x0, #0xf38
  444d6c:	ret
  444d70:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444d74:	add	x0, x0, #0xf28
  444d78:	ret
  444d7c:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444d80:	add	x0, x0, #0xf18
  444d84:	ret
  444d88:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444d8c:	add	x0, x0, #0xf08
  444d90:	ret
  444d94:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444d98:	add	x0, x0, #0xef8
  444d9c:	ret
  444da0:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444da4:	add	x0, x0, #0xee8
  444da8:	ret
  444dac:	adrp	x0, 456000 <warn@@Base+0x149e8>
  444db0:	add	x0, x0, #0xed8
  444db4:	ret
  444db8:	adrp	x0, 44a000 <warn@@Base+0x89e8>
  444dbc:	add	x0, x0, #0x18
  444dc0:	ret
  444dc4:	nop
  444dc8:	cmp	w0, #0x90
  444dcc:	b.ls	444dd8 <warn@@Base+0x37c0>  // b.plast
  444dd0:	mov	x0, #0x0                   	// #0
  444dd4:	ret
  444dd8:	adrp	x1, 458000 <warn@@Base+0x169e8>
  444ddc:	add	x1, x1, #0x648
  444de0:	ldrb	w0, [x1, w0, uxtw]
  444de4:	adr	x1, 444df0 <warn@@Base+0x37d8>
  444de8:	add	x0, x1, w0, sxtb #2
  444dec:	br	x0
  444df0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444df4:	add	x0, x0, #0xa78
  444df8:	ret
  444dfc:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444e00:	add	x0, x0, #0xa58
  444e04:	ret
  444e08:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444e0c:	add	x0, x0, #0xa38
  444e10:	ret
  444e14:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444e18:	add	x0, x0, #0xa20
  444e1c:	ret
  444e20:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444e24:	add	x0, x0, #0xa08
  444e28:	ret
  444e2c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444e30:	add	x0, x0, #0x9f0
  444e34:	ret
  444e38:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444e3c:	add	x0, x0, #0x9d0
  444e40:	ret
  444e44:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444e48:	add	x0, x0, #0x9b8
  444e4c:	ret
  444e50:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444e54:	add	x0, x0, #0x9a0
  444e58:	ret
  444e5c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444e60:	add	x0, x0, #0x980
  444e64:	ret
  444e68:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444e6c:	add	x0, x0, #0x960
  444e70:	ret
  444e74:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444e78:	add	x0, x0, #0x948
  444e7c:	ret
  444e80:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444e84:	add	x0, x0, #0x928
  444e88:	ret
  444e8c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444e90:	add	x0, x0, #0x910
  444e94:	ret
  444e98:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444e9c:	add	x0, x0, #0x8f0
  444ea0:	ret
  444ea4:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444ea8:	add	x0, x0, #0x8d8
  444eac:	ret
  444eb0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444eb4:	add	x0, x0, #0x8c8
  444eb8:	ret
  444ebc:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444ec0:	add	x0, x0, #0x8b8
  444ec4:	ret
  444ec8:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444ecc:	add	x0, x0, #0x8a8
  444ed0:	ret
  444ed4:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444ed8:	add	x0, x0, #0x890
  444edc:	ret
  444ee0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444ee4:	add	x0, x0, #0x878
  444ee8:	ret
  444eec:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444ef0:	add	x0, x0, #0x860
  444ef4:	ret
  444ef8:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444efc:	add	x0, x0, #0x850
  444f00:	ret
  444f04:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444f08:	add	x0, x0, #0x838
  444f0c:	ret
  444f10:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444f14:	add	x0, x0, #0x820
  444f18:	ret
  444f1c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444f20:	add	x0, x0, #0x808
  444f24:	ret
  444f28:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444f2c:	add	x0, x0, #0x7f0
  444f30:	ret
  444f34:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444f38:	add	x0, x0, #0x7e0
  444f3c:	ret
  444f40:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444f44:	add	x0, x0, #0x7c8
  444f48:	ret
  444f4c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444f50:	add	x0, x0, #0x7b8
  444f54:	ret
  444f58:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444f5c:	add	x0, x0, #0x7a8
  444f60:	ret
  444f64:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444f68:	add	x0, x0, #0x790
  444f6c:	ret
  444f70:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444f74:	add	x0, x0, #0x780
  444f78:	ret
  444f7c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444f80:	add	x0, x0, #0x770
  444f84:	ret
  444f88:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444f8c:	add	x0, x0, #0xa98
  444f90:	ret
  444f94:	nop
  444f98:	cmp	w0, #0xc0
  444f9c:	b.ls	444fa8 <warn@@Base+0x3990>  // b.plast
  444fa0:	mov	x0, #0x0                   	// #0
  444fa4:	ret
  444fa8:	adrp	x1, 458000 <warn@@Base+0x169e8>
  444fac:	add	x1, x1, #0x6dc
  444fb0:	ldrb	w0, [x1, w0, uxtw]
  444fb4:	adr	x1, 444fc0 <warn@@Base+0x39a8>
  444fb8:	add	x0, x1, w0, sxtb #2
  444fbc:	br	x0
  444fc0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444fc4:	add	x0, x0, #0xac0
  444fc8:	ret
  444fcc:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444fd0:	add	x0, x0, #0xd00
  444fd4:	ret
  444fd8:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444fdc:	add	x0, x0, #0xd60
  444fe0:	ret
  444fe4:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444fe8:	add	x0, x0, #0xd48
  444fec:	ret
  444ff0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  444ff4:	add	x0, x0, #0xd30
  444ff8:	ret
  444ffc:	adrp	x0, 457000 <warn@@Base+0x159e8>
  445000:	add	x0, x0, #0xd10
  445004:	ret
  445008:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44500c:	add	x0, x0, #0xcf0
  445010:	ret
  445014:	adrp	x0, 457000 <warn@@Base+0x159e8>
  445018:	add	x0, x0, #0xcd8
  44501c:	ret
  445020:	adrp	x0, 457000 <warn@@Base+0x159e8>
  445024:	add	x0, x0, #0xcc0
  445028:	ret
  44502c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  445030:	add	x0, x0, #0xca8
  445034:	ret
  445038:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44503c:	add	x0, x0, #0xc88
  445040:	ret
  445044:	adrp	x0, 457000 <warn@@Base+0x159e8>
  445048:	add	x0, x0, #0xc70
  44504c:	ret
  445050:	adrp	x0, 457000 <warn@@Base+0x159e8>
  445054:	add	x0, x0, #0xc50
  445058:	ret
  44505c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  445060:	add	x0, x0, #0xc38
  445064:	ret
  445068:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44506c:	add	x0, x0, #0xc18
  445070:	ret
  445074:	adrp	x0, 457000 <warn@@Base+0x159e8>
  445078:	add	x0, x0, #0xc00
  44507c:	ret
  445080:	adrp	x0, 457000 <warn@@Base+0x159e8>
  445084:	add	x0, x0, #0xbe8
  445088:	ret
  44508c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  445090:	add	x0, x0, #0xbd8
  445094:	ret
  445098:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44509c:	add	x0, x0, #0xbc0
  4450a0:	ret
  4450a4:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4450a8:	add	x0, x0, #0xba8
  4450ac:	ret
  4450b0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4450b4:	add	x0, x0, #0xb98
  4450b8:	ret
  4450bc:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4450c0:	add	x0, x0, #0xb80
  4450c4:	ret
  4450c8:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4450cc:	add	x0, x0, #0xb68
  4450d0:	ret
  4450d4:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4450d8:	add	x0, x0, #0xb50
  4450dc:	ret
  4450e0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4450e4:	add	x0, x0, #0xb38
  4450e8:	ret
  4450ec:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4450f0:	add	x0, x0, #0xb20
  4450f4:	ret
  4450f8:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4450fc:	add	x0, x0, #0xb08
  445100:	ret
  445104:	adrp	x0, 457000 <warn@@Base+0x159e8>
  445108:	add	x0, x0, #0xaf0
  44510c:	ret
  445110:	adrp	x0, 457000 <warn@@Base+0x159e8>
  445114:	add	x0, x0, #0xae0
  445118:	ret
  44511c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  445120:	add	x0, x0, #0xad0
  445124:	ret
  445128:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44512c:	add	x0, x0, #0xaa8
  445130:	ret
  445134:	adrp	x0, 457000 <warn@@Base+0x159e8>
  445138:	add	x0, x0, #0xd88
  44513c:	ret
  445140:	cmp	w0, #0x5
  445144:	b.eq	4451e0 <warn@@Base+0x3bc8>  // b.none
  445148:	b.hi	445184 <warn@@Base+0x3b6c>  // b.pmore
  44514c:	cmp	w0, #0x3
  445150:	b.eq	4451d4 <warn@@Base+0x3bbc>  // b.none
  445154:	cmp	w0, #0x4
  445158:	b.ne	445168 <warn@@Base+0x3b50>  // b.any
  44515c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  445160:	add	x0, x0, #0xe20
  445164:	ret
  445168:	cmp	w0, #0x1
  44516c:	b.eq	4451bc <warn@@Base+0x3ba4>  // b.none
  445170:	cmp	w0, #0x2
  445174:	b.ne	4451ec <warn@@Base+0x3bd4>  // b.any
  445178:	adrp	x0, 457000 <warn@@Base+0x159e8>
  44517c:	add	x0, x0, #0xe08
  445180:	ret
  445184:	mov	w1, #0x2001                	// #8193
  445188:	cmp	w0, w1
  44518c:	b.eq	4451c8 <warn@@Base+0x3bb0>  // b.none
  445190:	mov	w1, #0x3fff                	// #16383
  445194:	cmp	w0, w1
  445198:	b.ne	4451a8 <warn@@Base+0x3b90>  // b.any
  44519c:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4451a0:	add	x0, x0, #0xdf8
  4451a4:	ret
  4451a8:	cmp	w0, #0x2, lsl #12
  4451ac:	b.ne	4451ec <warn@@Base+0x3bd4>  // b.any
  4451b0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4451b4:	add	x0, x0, #0xe30
  4451b8:	ret
  4451bc:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4451c0:	add	x0, x0, #0xd98
  4451c4:	ret
  4451c8:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4451cc:	add	x0, x0, #0xde0
  4451d0:	ret
  4451d4:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4451d8:	add	x0, x0, #0xdc8
  4451dc:	ret
  4451e0:	adrp	x0, 457000 <warn@@Base+0x159e8>
  4451e4:	add	x0, x0, #0xdb0
  4451e8:	ret
  4451ec:	mov	x0, #0x0                   	// #0
  4451f0:	ret
  4451f4:	nop
  4451f8:	stp	x29, x30, [sp, #-64]!
  4451fc:	mov	x29, sp
  445200:	stp	x21, x22, [sp, #32]
  445204:	adrp	x21, 475000 <_bfd_std_section+0x3120>
  445208:	stp	x19, x20, [sp, #16]
  44520c:	ldr	x19, [x21, #640]
  445210:	cbz	x19, 445228 <warn@@Base+0x3c10>
  445214:	mov	x0, x19
  445218:	ldp	x19, x20, [sp, #16]
  44521c:	ldp	x21, x22, [sp, #32]
  445220:	ldp	x29, x30, [sp], #64
  445224:	ret
  445228:	adrp	x0, 458000 <warn@@Base+0x169e8>
  44522c:	add	x0, x0, #0x7a8
  445230:	str	x23, [sp, #48]
  445234:	bl	4037f0 <getenv@plt>
  445238:	mov	x20, x0
  44523c:	cbz	x0, 4452b4 <warn@@Base+0x3c9c>
  445240:	mov	w1, #0x7                   	// #7
  445244:	bl	403420 <access@plt>
  445248:	cbnz	w0, 4452b4 <warn@@Base+0x3c9c>
  44524c:	adrp	x0, 458000 <warn@@Base+0x169e8>
  445250:	add	x0, x0, #0x7b0
  445254:	bl	4037f0 <getenv@plt>
  445258:	adrp	x0, 458000 <warn@@Base+0x169e8>
  44525c:	add	x0, x0, #0x7b8
  445260:	bl	4037f0 <getenv@plt>
  445264:	mov	x0, x20
  445268:	bl	402fd0 <strlen@plt>
  44526c:	mov	x22, x0
  445270:	add	w0, w0, #0x2
  445274:	add	w23, w22, #0x1
  445278:	and	x22, x22, #0xffffffff
  44527c:	bl	4032a0 <xmalloc@plt>
  445280:	mov	x19, x0
  445284:	mov	x1, x20
  445288:	bl	403620 <strcpy@plt>
  44528c:	mov	w0, #0x2f                  	// #47
  445290:	str	x19, [x21, #640]
  445294:	strb	w0, [x19, x22]
  445298:	mov	x0, x19
  44529c:	strb	wzr, [x19, x23]
  4452a0:	ldp	x19, x20, [sp, #16]
  4452a4:	ldp	x21, x22, [sp, #32]
  4452a8:	ldr	x23, [sp, #48]
  4452ac:	ldp	x29, x30, [sp], #64
  4452b0:	ret
  4452b4:	adrp	x0, 458000 <warn@@Base+0x169e8>
  4452b8:	add	x0, x0, #0x7b0
  4452bc:	bl	4037f0 <getenv@plt>
  4452c0:	mov	x20, x0
  4452c4:	cbz	x0, 4452d4 <warn@@Base+0x3cbc>
  4452c8:	mov	w1, #0x7                   	// #7
  4452cc:	bl	403420 <access@plt>
  4452d0:	cbz	w0, 445258 <warn@@Base+0x3c40>
  4452d4:	adrp	x0, 458000 <warn@@Base+0x169e8>
  4452d8:	add	x0, x0, #0x7b8
  4452dc:	bl	4037f0 <getenv@plt>
  4452e0:	mov	x20, x0
  4452e4:	cbz	x0, 4452f4 <warn@@Base+0x3cdc>
  4452e8:	mov	w1, #0x7                   	// #7
  4452ec:	bl	403420 <access@plt>
  4452f0:	cbz	w0, 445264 <warn@@Base+0x3c4c>
  4452f4:	adrp	x20, 458000 <warn@@Base+0x169e8>
  4452f8:	add	x20, x20, #0x7a0
  4452fc:	mov	x0, x20
  445300:	mov	w1, #0x7                   	// #7
  445304:	bl	403420 <access@plt>
  445308:	cbnz	w0, 44531c <warn@@Base+0x3d04>
  44530c:	mov	x22, #0x4                   	// #4
  445310:	mov	x23, #0x5                   	// #5
  445314:	mov	x0, #0x6                   	// #6
  445318:	b	44527c <warn@@Base+0x3c64>
  44531c:	adrp	x20, 458000 <warn@@Base+0x169e8>
  445320:	add	x20, x20, #0x7f8
  445324:	add	x19, x20, #0x10
  445328:	mov	w1, #0x7                   	// #7
  44532c:	mov	x0, x19
  445330:	bl	403420 <access@plt>
  445334:	cbnz	w0, 44534c <warn@@Base+0x3d34>
  445338:	mov	x20, x19
  44533c:	mov	x22, #0x8                   	// #8
  445340:	mov	x23, #0x9                   	// #9
  445344:	mov	x0, #0xa                   	// #10
  445348:	b	44527c <warn@@Base+0x3c64>
  44534c:	mov	x0, x20
  445350:	mov	w1, #0x7                   	// #7
  445354:	bl	403420 <access@plt>
  445358:	cbnz	w0, 44536c <warn@@Base+0x3d54>
  44535c:	mov	x22, #0x8                   	// #8
  445360:	mov	x23, #0x9                   	// #9
  445364:	mov	x0, #0xa                   	// #10
  445368:	b	44527c <warn@@Base+0x3c64>
  44536c:	add	x20, x20, #0x20
  445370:	mov	w1, #0x7                   	// #7
  445374:	mov	x0, x20
  445378:	bl	403420 <access@plt>
  44537c:	cbz	w0, 44530c <warn@@Base+0x3cf4>
  445380:	adrp	x0, 447000 <warn@@Base+0x59e8>
  445384:	mov	x22, #0x1                   	// #1
  445388:	add	x20, x0, #0x4e0
  44538c:	mov	x23, #0x2                   	// #2
  445390:	mov	x0, #0x3                   	// #3
  445394:	b	44527c <warn@@Base+0x3c64>
  445398:	stp	x29, x30, [sp, #-80]!
  44539c:	mov	x29, sp
  4453a0:	stp	x19, x20, [sp, #16]
  4453a4:	stp	x21, x22, [sp, #32]
  4453a8:	mov	x22, x0
  4453ac:	mov	x21, x1
  4453b0:	stp	x23, x24, [sp, #48]
  4453b4:	str	x25, [sp, #64]
  4453b8:	bl	4451f8 <warn@@Base+0x3be0>
  4453bc:	mov	x23, x0
  4453c0:	cbz	x22, 445484 <warn@@Base+0x3e6c>
  4453c4:	mov	x0, x22
  4453c8:	bl	402fd0 <strlen@plt>
  4453cc:	sxtw	x24, w0
  4453d0:	add	x20, x24, #0x7
  4453d4:	cbz	x21, 445498 <warn@@Base+0x3e80>
  4453d8:	mov	x0, x21
  4453dc:	bl	402fd0 <strlen@plt>
  4453e0:	mov	w25, w0
  4453e4:	sxtw	x19, w0
  4453e8:	mov	x0, x23
  4453ec:	bl	402fd0 <strlen@plt>
  4453f0:	mov	x2, x0
  4453f4:	add	x0, x20, x19
  4453f8:	add	x0, x0, w2, sxtw
  4453fc:	sxtw	x19, w2
  445400:	bl	4032a0 <xmalloc@plt>
  445404:	mov	x20, x0
  445408:	mov	x1, x23
  44540c:	bl	403620 <strcpy@plt>
  445410:	mov	x1, x22
  445414:	add	x0, x20, x19
  445418:	bl	403620 <strcpy@plt>
  44541c:	adrp	x3, 458000 <warn@@Base+0x169e8>
  445420:	add	x3, x3, #0x7c8
  445424:	add	x2, x19, x24
  445428:	mov	x1, x21
  44542c:	add	x4, x20, x2
  445430:	add	x0, x2, #0x6
  445434:	ldr	w5, [x3]
  445438:	add	x0, x20, x0
  44543c:	str	w5, [x20, x2]
  445440:	ldur	w2, [x3, #3]
  445444:	stur	w2, [x4, #3]
  445448:	bl	403620 <strcpy@plt>
  44544c:	mov	w1, w25
  445450:	mov	x0, x20
  445454:	bl	402fa0 <mkstemps@plt>
  445458:	cmn	w0, #0x1
  44545c:	b.eq	4454ac <warn@@Base+0x3e94>  // b.none
  445460:	bl	403390 <close@plt>
  445464:	cbnz	w0, 4454e0 <warn@@Base+0x3ec8>
  445468:	mov	x0, x20
  44546c:	ldp	x19, x20, [sp, #16]
  445470:	ldp	x21, x22, [sp, #32]
  445474:	ldp	x23, x24, [sp, #48]
  445478:	ldr	x25, [sp, #64]
  44547c:	ldp	x29, x30, [sp], #80
  445480:	ret
  445484:	adrp	x22, 458000 <warn@@Base+0x169e8>
  445488:	mov	x20, #0x9                   	// #9
  44548c:	add	x22, x22, #0x7c0
  445490:	mov	x24, #0x2                   	// #2
  445494:	cbnz	x21, 4453d8 <warn@@Base+0x3dc0>
  445498:	adrp	x21, 44d000 <warn@@Base+0xb9e8>
  44549c:	mov	w25, #0x0                   	// #0
  4454a0:	add	x21, x21, #0xd68
  4454a4:	mov	x19, #0x0                   	// #0
  4454a8:	b	4453e8 <warn@@Base+0x3dd0>
  4454ac:	adrp	x0, 46f000 <warn@@Base+0x2d9e8>
  4454b0:	ldr	x0, [x0, #4032]
  4454b4:	ldr	x19, [x0]
  4454b8:	bl	4037d0 <__errno_location@plt>
  4454bc:	ldr	w0, [x0]
  4454c0:	bl	403380 <strerror@plt>
  4454c4:	mov	x3, x0
  4454c8:	mov	x2, x23
  4454cc:	adrp	x1, 458000 <warn@@Base+0x169e8>
  4454d0:	add	x1, x1, #0x7d0
  4454d4:	mov	x0, x19
  4454d8:	bl	403880 <fprintf@plt>
  4454dc:	bl	403400 <abort@plt>
  4454e0:	bl	403400 <abort@plt>
  4454e4:	nop
  4454e8:	mov	x1, x0
  4454ec:	mov	x0, #0x0                   	// #0
  4454f0:	b	445398 <warn@@Base+0x3d80>
  4454f4:	nop
  4454f8:	stp	x29, x30, [sp, #-64]!
  4454fc:	mov	x29, sp
  445500:	stp	x19, x20, [sp, #16]
  445504:	adrp	x20, 46f000 <warn@@Base+0x2d9e8>
  445508:	add	x20, x20, #0xb80
  44550c:	stp	x21, x22, [sp, #32]
  445510:	adrp	x21, 46f000 <warn@@Base+0x2d9e8>
  445514:	add	x21, x21, #0xb78
  445518:	sub	x20, x20, x21
  44551c:	mov	w22, w0
  445520:	stp	x23, x24, [sp, #48]
  445524:	mov	x23, x1
  445528:	mov	x24, x2
  44552c:	bl	402f30 <memcpy@plt-0x40>
  445530:	cmp	xzr, x20, asr #3
  445534:	b.eq	445560 <warn@@Base+0x3f48>  // b.none
  445538:	asr	x20, x20, #3
  44553c:	mov	x19, #0x0                   	// #0
  445540:	ldr	x3, [x21, x19, lsl #3]
  445544:	mov	x2, x24
  445548:	add	x19, x19, #0x1
  44554c:	mov	x1, x23
  445550:	mov	w0, w22
  445554:	blr	x3
  445558:	cmp	x20, x19
  44555c:	b.ne	445540 <warn@@Base+0x3f28>  // b.any
  445560:	ldp	x19, x20, [sp, #16]
  445564:	ldp	x21, x22, [sp, #32]
  445568:	ldp	x23, x24, [sp, #48]
  44556c:	ldp	x29, x30, [sp], #64
  445570:	ret
  445574:	nop
  445578:	ret

Disassembly of section .fini:

000000000044557c <.fini>:
  44557c:	stp	x29, x30, [sp, #-16]!
  445580:	mov	x29, sp
  445584:	ldp	x29, x30, [sp], #16
  445588:	ret
