{
    "description": "DSP suite of benchmarks to run with Yosys.",
    "tool": "yosys",
    "yosys":{
            "yosys_path": "yosys/install/bin/yosys"
    },
    "num_process": 4,
    "timeout": 1800,
    "benchmarks": {
        "accumulator_inf_dsp19x2": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/DSP19X2_designs/accumulator_inf_dsp19x2",
            "top_module": "accumulator_inf_dsp19x2"
        },
        "dsp_mul_signed_reg_with_accum_inf_dsp19x2": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/DSP19X2_designs/dsp_mul_signed_reg_with_accum_inf_dsp19x2",
            "top_module": "dsp_mul_signed_reg_with_accum_inf_dsp19x2"
        },
        "dsp_mul_unsigned_reg_inf_dsp19x2": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/DSP19X2_designs/dsp_mul_unsigned_reg_inf_dsp19x2",
            "top_module": "dsp_mul_unsigned_reg_inf_dsp19x2"
        },
        "dsp_mul_unsigned_reg_with_accum_shifted_output_inf_dsp19x2": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/DSP19X2_designs/dsp_mul_unsigned_reg_with_accum_shifted_output_inf_dsp19x2",
            "top_module": "dsp_mul_unsigned_reg_with_accum_shifted_output_inf_dsp19x2"
        },
        "dsp_mult_5x5_inf_dsp19x2": {
            "compile_status" : "active",
            "sim_status": "active",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/DSP19X2_designs/dsp_mult_5x5_inf_dsp19x2",
            "top_module": "dsp_mult_5x5_inf_dsp19x2"
        },
        "dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2": {
            "compile_status" : "active",
            "sim_status": "inactive",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/DSP19X2_designs/dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2",
            "top_module": "dsp_mult_accum_input_not_registered_output_registered_inf_dsp19x2"
        },
        "dsp_mult_accum_input_output_not_registered_inf_dsp19x2": {
            "compile_status" : "active",
            "sim_status": "inactive",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/DSP19X2_designs/dsp_mult_accum_input_output_not_registered_inf_dsp19x2",
            "top_module": "dsp_mult_accum_input_output_not_registered_inf_dsp19x2"
        },
        "dsp_mult_accum_input_output_registered_inf_dsp19x2": {
            "compile_status" : "active",
            "sim_status": "inactive",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/DSP19X2_designs/dsp_mult_accum_input_output_registered_inf_dsp19x2",
            "top_module": "dsp_mult_accum_input_output_registered_inf_dsp19x2"
        },
        "dsp_mult_accum_input_registered_output_not_registered_inf_dsp19x2": {
            "compile_status" : "active",
            "sim_status": "inactive",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/DSP19X2_designs/dsp_mult_accum_input_registered_output_not_registered_inf_dsp19x2",
            "top_module": "dsp_mult_accum_input_registered_output_not_registered_inf_dsp19x2"
        },
        "dsp_mult_input_not_registered_output_registered_inf_dsp19x2": {
            "compile_status" : "active",
            "sim_status": "inactive",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/DSP19X2_designs/dsp_mult_input_not_registered_output_registered_inf_dsp19x2",
            "top_module": "dsp_mult_input_not_registered_output_registered_inf_dsp19x2"
        },
        "dsp_mult_input_output_not_registered_inf_dsp19x2": {
            "compile_status" : "active",
            "sim_status": "inactive",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/DSP19X2_designs/dsp_mult_input_output_not_registered_inf_dsp19x2",
            "top_module": "dsp_mult_input_output_not_registered_inf_dsp19x2"
        },
        "dsp_mult_input_output_registered_inf_dsp19x2": {
            "compile_status" : "active",
            "sim_status": "inactive",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/DSP19X2_designs/dsp_mult_input_output_registered_inf_dsp19x2",
            "top_module": "dsp_mult_input_output_registered_inf_dsp19x2"
        },
        "dsp_mult_input_registered_output_not_registered_inf_dsp19x2": {
            "compile_status" : "active",
            "sim_status": "inactive",
            "test_path": "RTL_Benchmark/Verilog/yosys_validation/DSP_Designs/DSP19X2_designs/dsp_mult_input_registered_output_not_registered_inf_dsp19x2",
            "top_module": "dsp_mult_input_registered_output_not_registered_inf_dsp19x2"
        }
    }
}
