--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lab05_kjb5568_rjl5336.twx lab05_kjb5568_rjl5336.ncd -o
lab05_kjb5568_rjl5336.twr lab05_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              lab05_kjb5568_rjl5336.ncd
Physical constraint file: lab05_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5782 paths analyzed, 740 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.271ns.
--------------------------------------------------------------------------------

Paths for end point wall/presentstate_FSM_FFd4 (SLICE_X78Y68.A5), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wall/presentstate_FSM_FFd2 (FF)
  Destination:          wall/presentstate_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.187ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.866 - 0.915)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wall/presentstate_FSM_FFd2 to wall/presentstate_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y69.CQ      Tcko                  0.456   wall/presentstate_FSM_FFd3
                                                       wall/presentstate_FSM_FFd2
    SLICE_X37Y65.A1      net (fanout=42)       2.687   wall/presentstate_FSM_FFd2
    SLICE_X37Y65.A       Tilo                  0.124   pulse1000/cnt/Q<2>
                                                       wall/presentstate_FSM_FFd4-In9
    SLICE_X78Y68.A5      net (fanout=1)        1.873   wall/presentstate_FSM_FFd4-In9
    SLICE_X78Y68.CLK     Tas                   0.047   wall/presentstate_FSM_FFd5
                                                       wall/presentstate_FSM_FFd4-In15
                                                       wall/presentstate_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.187ns (0.627ns logic, 4.560ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wall/presentstate_FSM_FFd3 (FF)
  Destination:          wall/presentstate_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.965ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.866 - 0.915)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wall/presentstate_FSM_FFd3 to wall/presentstate_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y69.DQ      Tcko                  0.456   wall/presentstate_FSM_FFd3
                                                       wall/presentstate_FSM_FFd3
    SLICE_X37Y65.A2      net (fanout=42)       2.465   wall/presentstate_FSM_FFd3
    SLICE_X37Y65.A       Tilo                  0.124   pulse1000/cnt/Q<2>
                                                       wall/presentstate_FSM_FFd4-In9
    SLICE_X78Y68.A5      net (fanout=1)        1.873   wall/presentstate_FSM_FFd4-In9
    SLICE_X78Y68.CLK     Tas                   0.047   wall/presentstate_FSM_FFd5
                                                       wall/presentstate_FSM_FFd4-In15
                                                       wall/presentstate_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.965ns (0.627ns logic, 4.338ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               wall/presentstate_FSM_FFd5 (FF)
  Destination:          wall/presentstate_FSM_FFd4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.493ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: wall/presentstate_FSM_FFd5 to wall/presentstate_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y68.CQ      Tcko                  0.518   wall/presentstate_FSM_FFd5
                                                       wall/presentstate_FSM_FFd5
    SLICE_X37Y65.A5      net (fanout=32)       1.931   wall/presentstate_FSM_FFd5
    SLICE_X37Y65.A       Tilo                  0.124   pulse1000/cnt/Q<2>
                                                       wall/presentstate_FSM_FFd4-In9
    SLICE_X78Y68.A5      net (fanout=1)        1.873   wall/presentstate_FSM_FFd4-In9
    SLICE_X78Y68.CLK     Tas                   0.047   wall/presentstate_FSM_FFd5
                                                       wall/presentstate_FSM_FFd4-In15
                                                       wall/presentstate_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.493ns (0.689ns logic, 3.804ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point wall/presentstate_FSM_FFd3 (SLICE_X83Y69.D1), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulseping/cnt/Q_20 (FF)
  Destination:          wall/presentstate_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.106ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (1.458 - 1.479)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulseping/cnt/Q_20 to wall/presentstate_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.AQ      Tcko                  0.518   pulseping/cnt/Q<22>
                                                       pulseping/cnt/Q_20
    SLICE_X47Y62.B2      net (fanout=1)        1.111   pulseping/cnt/Q<20>
    SLICE_X47Y62.B       Tilo                  0.124   pulseping/cnt/count<3>
                                                       pulseping/pulse_int<22>1
    SLICE_X78Y68.B4      net (fanout=33)       1.869   pulseping/pulse_int<22>
    SLICE_X78Y68.B       Tilo                  0.124   wall/presentstate_FSM_FFd5
                                                       pulseping/pulse_int<22>5
    SLICE_X83Y69.D1      net (fanout=11)       1.268   pulse_ping
    SLICE_X83Y69.CLK     Tas                   0.092   wall/presentstate_FSM_FFd3
                                                       wall/presentstate_FSM_FFd3-In6
                                                       wall/presentstate_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.106ns (0.858ns logic, 4.248ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulseping/cnt/Q_15 (FF)
  Destination:          wall/presentstate_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (1.458 - 1.478)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulseping/cnt/Q_15 to wall/presentstate_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y66.DQ      Tcko                  0.518   pulseping/cnt/Q<15>
                                                       pulseping/cnt/Q_15
    SLICE_X46Y65.D1      net (fanout=1)        0.972   pulseping/cnt/Q<15>
    SLICE_X46Y65.D       Tilo                  0.124   pulseping/cnt/Q<22>
                                                       pulseping/pulse_int<22>4
    SLICE_X78Y68.B1      net (fanout=33)       1.837   pulseping/pulse_int<22>3
    SLICE_X78Y68.B       Tilo                  0.124   wall/presentstate_FSM_FFd5
                                                       pulseping/pulse_int<22>5
    SLICE_X83Y69.D1      net (fanout=11)       1.268   pulse_ping
    SLICE_X83Y69.CLK     Tas                   0.092   wall/presentstate_FSM_FFd3
                                                       wall/presentstate_FSM_FFd3-In6
                                                       wall/presentstate_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.935ns (0.858ns logic, 4.077ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulseping/cnt/Q_4 (FF)
  Destination:          wall/presentstate_FSM_FFd3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (1.458 - 1.481)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulseping/cnt/Q_4 to wall/presentstate_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.AQ      Tcko                  0.518   pulseping/cnt/Q<7>
                                                       pulseping/cnt/Q_4
    SLICE_X45Y66.A1      net (fanout=1)        0.989   pulseping/cnt/Q<4>
    SLICE_X45Y66.A       Tilo                  0.124   pulseping/pulse_int<22>1
                                                       pulseping/pulse_int<22>2
    SLICE_X78Y68.B5      net (fanout=33)       1.709   pulseping/pulse_int<22>1
    SLICE_X78Y68.B       Tilo                  0.124   wall/presentstate_FSM_FFd5
                                                       pulseping/pulse_int<22>5
    SLICE_X83Y69.D1      net (fanout=11)       1.268   pulse_ping
    SLICE_X83Y69.CLK     Tas                   0.092   wall/presentstate_FSM_FFd3
                                                       wall/presentstate_FSM_FFd3-In6
                                                       wall/presentstate_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.824ns (0.858ns logic, 3.966ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point wall/presentstate_FSM_FFd2 (SLICE_X83Y69.C1), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulseping/cnt/Q_20 (FF)
  Destination:          wall/presentstate_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.102ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (1.458 - 1.479)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulseping/cnt/Q_20 to wall/presentstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.AQ      Tcko                  0.518   pulseping/cnt/Q<22>
                                                       pulseping/cnt/Q_20
    SLICE_X47Y62.B2      net (fanout=1)        1.111   pulseping/cnt/Q<20>
    SLICE_X47Y62.B       Tilo                  0.124   pulseping/cnt/count<3>
                                                       pulseping/pulse_int<22>1
    SLICE_X78Y68.B4      net (fanout=33)       1.869   pulseping/pulse_int<22>
    SLICE_X78Y68.B       Tilo                  0.124   wall/presentstate_FSM_FFd5
                                                       pulseping/pulse_int<22>5
    SLICE_X83Y69.C1      net (fanout=11)       1.263   pulse_ping
    SLICE_X83Y69.CLK     Tas                   0.093   wall/presentstate_FSM_FFd3
                                                       wall/presentstate_FSM_FFd2-In4
                                                       wall/presentstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.102ns (0.859ns logic, 4.243ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulseping/cnt/Q_15 (FF)
  Destination:          wall/presentstate_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.931ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (1.458 - 1.478)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulseping/cnt/Q_15 to wall/presentstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y66.DQ      Tcko                  0.518   pulseping/cnt/Q<15>
                                                       pulseping/cnt/Q_15
    SLICE_X46Y65.D1      net (fanout=1)        0.972   pulseping/cnt/Q<15>
    SLICE_X46Y65.D       Tilo                  0.124   pulseping/cnt/Q<22>
                                                       pulseping/pulse_int<22>4
    SLICE_X78Y68.B1      net (fanout=33)       1.837   pulseping/pulse_int<22>3
    SLICE_X78Y68.B       Tilo                  0.124   wall/presentstate_FSM_FFd5
                                                       pulseping/pulse_int<22>5
    SLICE_X83Y69.C1      net (fanout=11)       1.263   pulse_ping
    SLICE_X83Y69.CLK     Tas                   0.093   wall/presentstate_FSM_FFd3
                                                       wall/presentstate_FSM_FFd2-In4
                                                       wall/presentstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.931ns (0.859ns logic, 4.072ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pulseping/cnt/Q_4 (FF)
  Destination:          wall/presentstate_FSM_FFd2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.820ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (1.458 - 1.481)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pulseping/cnt/Q_4 to wall/presentstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.AQ      Tcko                  0.518   pulseping/cnt/Q<7>
                                                       pulseping/cnt/Q_4
    SLICE_X45Y66.A1      net (fanout=1)        0.989   pulseping/cnt/Q<4>
    SLICE_X45Y66.A       Tilo                  0.124   pulseping/pulse_int<22>1
                                                       pulseping/pulse_int<22>2
    SLICE_X78Y68.B5      net (fanout=33)       1.709   pulseping/pulse_int<22>1
    SLICE_X78Y68.B       Tilo                  0.124   wall/presentstate_FSM_FFd5
                                                       pulseping/pulse_int<22>5
    SLICE_X83Y69.C1      net (fanout=11)       1.263   pulse_ping
    SLICE_X83Y69.CLK     Tas                   0.093   wall/presentstate_FSM_FFd3
                                                       wall/presentstate_FSM_FFd2-In4
                                                       wall/presentstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.820ns (0.859ns logic, 3.961ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point pulsetrain/cnt/Q_2 (SLICE_X62Y69.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pulsetrain/cnt/count_2 (FF)
  Destination:          pulsetrain/cnt/Q_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pulsetrain/cnt/count_2 to pulsetrain/cnt/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y69.BQ      Tcko                  0.141   pulsetrain/cnt/count<3>
                                                       pulsetrain/cnt/count_2
    SLICE_X62Y69.C6      net (fanout=2)        0.066   pulsetrain/cnt/count<2>
    SLICE_X62Y69.CLK     Tah         (-Th)     0.076   pulsetrain/cnt/Q<3>
                                                       pulsetrain/cnt/Q_2_rstpot
                                                       pulsetrain/cnt/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.065ns logic, 0.066ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point pulseping/cnt/Q_12 (SLICE_X46Y66.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pulseping/cnt/count_12 (FF)
  Destination:          pulseping/cnt/Q_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.164ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pulseping/cnt/count_12 to pulseping/cnt/Q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y66.AQ      Tcko                  0.141   pulseping/cnt/count<15>
                                                       pulseping/cnt/count_12
    SLICE_X46Y66.A5      net (fanout=2)        0.098   pulseping/cnt/count<12>
    SLICE_X46Y66.CLK     Tah         (-Th)     0.075   pulseping/cnt/Q<15>
                                                       pulseping/cnt/Q_12_rstpot
                                                       pulseping/cnt/Q_12
    -------------------------------------------------  ---------------------------
    Total                                      0.164ns (0.066ns logic, 0.098ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point pulse1000/cnt/Q_15 (SLICE_X30Y66.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pulse1000/cnt/count_15 (FF)
  Destination:          pulse1000/cnt/Q_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pulse1000/cnt/count_15 to pulse1000/cnt/Q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y66.AQ      Tcko                  0.141   pulse1000/cnt/count<15>
                                                       pulse1000/cnt/count_15
    SLICE_X30Y66.A5      net (fanout=2)        0.099   pulse1000/cnt/count<15>
    SLICE_X30Y66.CLK     Tah         (-Th)     0.075   pulse1000/cnt/Q<15>
                                                       pulse1000/cnt/Q_15_rstpot
                                                       pulse1000/cnt/Q_15
    -------------------------------------------------  ---------------------------
    Total                                      0.165ns (0.066ns logic, 0.099ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: pulsetrain/cnt/count<11>/CLK
  Logical resource: pulsetrain/cnt/count_10/CK
  Location pin: SLICE_X65Y71.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: pulsetrain/cnt/count<11>/CLK
  Logical resource: pulsetrain/cnt/count_10/CK
  Location pin: SLICE_X65Y71.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.271|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5782 paths, 0 nets, and 1062 connections

Design statistics:
   Minimum period:   5.271ns{1}   (Maximum frequency: 189.717MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 07 03:08:49 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 674 MB



