
*** Running vivado
    with args -log AC_Control.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source AC_Control.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source AC_Control.tcl -notrace
Command: synth_design -top AC_Control -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12452 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 562.660 ; gain = 183.434
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'AC_Control' [D:/mano_basic_comp3/mano_basic_comp3.srcs/sources_1/new/AC_CONTROL.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AC_Control' (1#1) [D:/mano_basic_comp3/mano_basic_comp3.srcs/sources_1/new/AC_CONTROL.v:1]
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[7]
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[6]
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[4]
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[2]
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[1]
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[0]
WARNING: [Synth 8-3331] design AC_Control has unconnected port D[6]
WARNING: [Synth 8-3331] design AC_Control has unconnected port D[5]
WARNING: [Synth 8-3331] design AC_Control has unconnected port D[4]
WARNING: [Synth 8-3331] design AC_Control has unconnected port D[3]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[15]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[14]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[13]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[12]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[10]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[8]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[7]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[6]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[4]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[3]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[2]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[1]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 626.289 ; gain = 247.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 626.289 ; gain = 247.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 626.289 ; gain = 247.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 626.289 ; gain = 247.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[7]
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[6]
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[4]
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[2]
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[1]
WARNING: [Synth 8-3331] design AC_Control has unconnected port T[0]
WARNING: [Synth 8-3331] design AC_Control has unconnected port D[6]
WARNING: [Synth 8-3331] design AC_Control has unconnected port D[5]
WARNING: [Synth 8-3331] design AC_Control has unconnected port D[4]
WARNING: [Synth 8-3331] design AC_Control has unconnected port D[3]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[15]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[14]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[13]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[12]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[10]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[8]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[7]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[6]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[4]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[3]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[2]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[1]
WARNING: [Synth 8-3331] design AC_Control has unconnected port B[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 755.422 ; gain = 376.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 756.320 ; gain = 377.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 756.320 ; gain = 377.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 756.340 ; gain = 377.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 756.340 ; gain = 377.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 756.340 ; gain = 377.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 756.340 ; gain = 377.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 756.340 ; gain = 377.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 756.340 ; gain = 377.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT3 |     1|
|3     |LUT4 |     3|
|4     |LUT6 |     1|
|5     |IBUF |    10|
|6     |OBUF |     7|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    25|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 756.340 ; gain = 377.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 756.340 ; gain = 377.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 756.340 ; gain = 377.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 872.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 46 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 872.871 ; gain = 517.492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 872.871 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/mano_basic_comp3/mano_basic_comp3.runs/synth_1/AC_Control.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AC_Control_utilization_synth.rpt -pb AC_Control_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 10 00:56:04 2023...
