verilog xil_defaultlib --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../mys-xc7z020-trd.srcs/sources_1/bd/design_1/ipshared/1313/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_2/sim/design_1_util_vector_logic_0_2.v" \
"../../../bd/design_1/hdl/design_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
