# Mon Feb  8 17:35:49 2021


Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact2018q4p1, Build 026R, Built Apr 25 2019 10:01:09


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.v":16:7:16:24|Tristate driver RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_25_50MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\clock_divider.v":19:0:19:5|User-specified initial value defined for instance config_sccb_0.sccb_clk_0.count[9:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":78:0:78:5|User-specified initial value defined for instance config_sccb_0.coresccb_0.count_delay[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":64:0:64:5|User-specified initial value defined for instance config_sccb_0.coresccb_0.sioc_en is being ignored due to limitations in architecture. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Encoding state machine state[3:0] (in view: work.config_sccb(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\config_sccb.v":61:0:61:5|There are no possible illegal states for state machine state[3:0] (in view: work.config_sccb(verilog)); safe FSM implementation is not required.
Encoding state machine state[21:0] (in view: work.CoreSCCB(verilog))
original code -> new code
   00000000 -> 0000000000000000000000
   00000001 -> 0000000000000000000011
   00000010 -> 0000000000000000000101
   00000011 -> 0000000000000000001001
   00000100 -> 0000000000000000010001
   00000101 -> 0000000000000000100001
   00000110 -> 0000000000000001000001
   00000111 -> 0000000000000010000001
   00001000 -> 0000000000000100000001
   00001001 -> 0000000000001000000001
   00001010 -> 0000000000010000000001
   00001011 -> 0000000000100000000001
   00001100 -> 0000000001000000000001
   00001101 -> 0000000010000000000001
   00001110 -> 0000000100000000000001
   00001111 -> 0000001000000000000001
   00010000 -> 0000010000000000000001
   00010001 -> 0000100000000000000001
   00010010 -> 0001000000000000000001
   00010011 -> 0010000000000000000001
   00010100 -> 0100000000000000000001
   00010101 -> 1000000000000000000001

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)

@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":78:0:78:5|Removing instance config_sccb_0.coresccb_0.ip_addr_saved[5] because it is equivalent to instance config_sccb_0.coresccb_0.ip_addr_saved[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\hdl\coresccb.v":78:0:78:5|Removing instance config_sccb_0.coresccb_0.sub_addr_saved[1] because it is equivalent to instance config_sccb_0.coresccb_0.ip_addr_saved[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     0.17ns		 127 /        57
   2		0h:00m:00s		     0.42ns		 123 /        57
   3		0h:00m:00s		     0.99ns		 123 /        57
@N: FP130 |Promoting Net config_sccb_0.sccb_clk on CLKINT  I_76 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
0 instances converted, 57 sequential instances remain driven by gated/generated clocks

============================================================================================================== Gated/Generated Clocks ==============================================================================================================
Clock Tree ID     Driving Element                       Drive Element Type     Fanout     Sample Instance                             Explanation                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       config_sccb_0.sccb_clk_0.sccb_clk     SLE                    37         config_sccb_0.coresccb_0.count_delay[3]     No generated or derived clock directive on output of sequential instance                                      
@K:CKID0002       FCCC_C0_0.FCCC_C0_0.CCC_INST          CCC                    20         config_sccb_0.sub_addr[3]                   Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 142MB)

Writing Analyst data base C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\synthesis\synwork\sccb_design_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 142MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 142MB)

@W: MT246 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\sccb_design\sccb_design.v":128:14:128:28|Blackbox LIVE_PROBE_FB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\cheec\desktop\master\risc-v_freertos_computer_vision\sccb_testing\sccb_fpga_design\sccb_fpga_design\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.
@W: MT420 |Found inferred clock clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock with period 10.00ns. Please declare a user-defined clock on net config_sccb_0.sccb_clk_0.sccb_clk_0.


##### START OF TIMING REPORT #####[
# Timing report written on Mon Feb  8 17:35:50 2021
#


Top view:               sccb_design
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_fpga_design\designer\sccb_design\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.045

                                                                   Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                                     Frequency     Frequency     Period        Period        Slack     Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                      100.0 MHz     325.6 MHz     10.000        3.071         6.928     inferred     Inferred_clkgroup_0
clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     100.0 MHz     126.4 MHz     10.000        7.910         1.045     inferred     Inferred_clkgroup_1
System                                                             100.0 MHz     895.2 MHz     10.000        1.117         8.883     system       system_clkgroup    
=====================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                                          |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                        Ending                                                          |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                          System                                                          |  10.000      8.883  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                          FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                   |  10.000      7.063  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                          clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock  |  10.000      4.864  |  No paths    -      |  10.000      7.482  |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                   FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                   |  10.000      6.929  |  No paths    -      |  No paths    -      |  No paths    -    
FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                   clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock  FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock                   |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock  clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock  |  10.000      4.243  |  No paths    -      |  5.000       1.045  |  No paths    -    
======================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                        Arrival          
Instance                              Reference                                         Type     Pin     Net          Time        Slack
                                      Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.sccb_clk_0.count[0]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[0]     0.108       6.928
config_sccb_0.sccb_clk_0.count[6]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[6]     0.087       7.182
config_sccb_0.sccb_clk_0.count[1]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[1]     0.108       7.255
config_sccb_0.sccb_clk_0.count[7]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[7]     0.087       7.264
config_sccb_0.sccb_clk_0.count[2]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[2]     0.108       7.300
config_sccb_0.sccb_clk_0.count[8]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[8]     0.087       7.307
config_sccb_0.sccb_clk_0.count[4]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[4]     0.087       7.385
config_sccb_0.sccb_clk_0.count[9]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[9]     0.087       7.800
config_sccb_0.state[0]                FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       state[0]     0.108       7.835
config_sccb_0.sccb_clk_0.count[5]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      Q       count[5]     0.087       7.843
=======================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                                 Required          
Instance                              Reference                                         Type     Pin     Net                   Time         Slack
                                      Clock                                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.sccb_clk_0.count[4]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       count_3[4]            9.745        6.928
config_sccb_0.sccb_clk_0.sccb_clk     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       sccb_clk_1            9.745        6.987
config_sccb_0.state[1]                FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       N_51_i_i              9.745        7.835
config_sccb_0.ip_addr[0]              FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      ip_addr_0_sqmuxa      9.662        7.894
config_sccb_0.sub_addr[3]             FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      ip_addr_0_sqmuxa      9.662        7.894
config_sccb_0.sub_addr[4]             FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      ip_addr_0_sqmuxa      9.662        7.894
config_sccb_0.state[0]                FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       state_ns[0]           9.745        8.184
config_sccb_0.data_in[7]              FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      EN      sub_addr_0_sqmuxa     9.662        8.199
config_sccb_0.sccb_clk_0.count[9]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un2_count_s_9_S       9.745        8.218
config_sccb_0.sccb_clk_0.count[8]     FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock     SLE      D       un2_count_cry_8_S     9.745        8.235
=================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.928

    Number of logic level(s):                3
    Starting point:                          config_sccb_0.sccb_clk_0.count[0] / Q
    Ending point:                            config_sccb_0.sccb_clk_0.count[4] / D
    The start point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
config_sccb_0.sccb_clk_0.count[0]             SLE      Q        Out     0.108     0.108       -         
count[0]                                      Net      -        -       0.745     -           3         
config_sccb_0.sccb_clk_0.count_RNI3TDA[1]     CFG4     D        In      -         0.854       -         
config_sccb_0.sccb_clk_0.count_RNI3TDA[1]     CFG4     Y        Out     0.288     1.141       -         
m3_e_5                                        Net      -        -       0.248     -           1         
config_sccb_0.sccb_clk_0.count_RNIH4GN[5]     CFG4     C        In      -         1.390       -         
config_sccb_0.sccb_clk_0.count_RNIH4GN[5]     CFG4     Y        Out     0.210     1.599       -         
N_10_mux                                      Net      -        -       0.745     -           3         
config_sccb_0.sccb_clk_0.count_3[4]           CFG3     C        In      -         2.345       -         
config_sccb_0.sccb_clk_0.count_3[4]           CFG3     Y        Out     0.223     2.568       -         
count_3[4]                                    Net      -        -       0.248     -           1         
config_sccb_0.sccb_clk_0.count[4]             SLE      D        In      -         2.816       -         
========================================================================================================
Total path delay (propagation time + setup) of 3.071 is 1.084(35.3%) logic and 1.988(64.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                                          Arrival          
Instance                               Reference                                                          Type     Pin     Net           Time        Slack
                                       Clock                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.state[7]      clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[7]      0.108       1.045
config_sccb_0.coresccb_0.state[5]      clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[5]      0.108       1.118
config_sccb_0.coresccb_0.state[3]      clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[3]      0.108       1.231
config_sccb_0.coresccb_0.state[14]     clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[14]     0.108       1.268
config_sccb_0.coresccb_0.state[12]     clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[12]     0.087       1.479
config_sccb_0.coresccb_0.state[13]     clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[13]     0.108       1.577
config_sccb_0.coresccb_0.state[18]     clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[18]     0.108       1.589
config_sccb_0.coresccb_0.state[21]     clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[21]     0.108       1.595
config_sccb_0.coresccb_0.state[9]      clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[9]      0.108       1.601
config_sccb_0.coresccb_0.state[4]      clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      Q       state[4]      0.108       1.611
==========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                                 Required          
Instance                                       Reference                                                          Type     Pin     Net                  Time         Slack
                                               Clock                                                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.sioc_en               clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      D       sioc_en7             4.745        1.045
config_sccb_0.coresccb_0.count_delay[0]        clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      D       count_delay_2        9.745        4.243
config_sccb_0.coresccb_0.count_delay[1]        clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      D       count_delay_1        9.745        4.311
config_sccb_0.coresccb_0.count_delay[2]        clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      D       count_delay_0        9.745        4.311
config_sccb_0.coresccb_0.count_delay[3]        clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      D       count_delay          9.745        4.311
config_sccb_0.coresccb_0.data_in_saved[7]      clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      EN      state_RNIDUFJ[1]     9.662        4.978
config_sccb_0.coresccb_0.ip_addr_saved[0]      clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      EN      state_RNIDUFJ[1]     9.662        4.978
config_sccb_0.coresccb_0.rw_saved              clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      EN      state_RNIDUFJ[1]     9.662        4.978
config_sccb_0.coresccb_0.sub_addr_saved[3]     clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      EN      state_RNIDUFJ[1]     9.662        4.978
config_sccb_0.coresccb_0.sub_addr_saved[4]     clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock     SLE      EN      state_RNIDUFJ[1]     9.662        4.978
==========================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      3.700
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.045

    Number of logic level(s):                4
    Starting point:                          config_sccb_0.coresccb_0.state[7] / Q
    Ending point:                            config_sccb_0.coresccb_0.sioc_en / D
    The start point is clocked by            clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock [falling] on pin CLK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                            Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.state[7]               SLE      Q        Out     0.108     0.108       -         
state[7]                                        Net      -        -       0.896     -           6         
config_sccb_0.coresccb_0.state_RNIQL9J[5]       CFG2     A        In      -         1.004       -         
config_sccb_0.coresccb_0.state_RNIQL9J[5]       CFG2     Y        Out     0.087     1.091       -         
N_246                                           Net      -        -       0.745     -           3         
config_sccb_0.coresccb_0.state_RNICH4R2[15]     CFG4     D        In      -         1.836       -         
config_sccb_0.coresccb_0.state_RNICH4R2[15]     CFG4     Y        Out     0.317     2.154       -         
N_268_1_0                                       Net      -        -       0.497     -           2         
config_sccb_0.coresccb_0.sioc_en7_1_0           CFG3     C        In      -         2.651       -         
config_sccb_0.coresccb_0.sioc_en7_1_0           CFG3     Y        Out     0.226     2.876       -         
sioc_en7_1                                      Net      -        -       0.248     -           1         
config_sccb_0.coresccb_0.sioc_en7               CFG4     D        In      -         3.125       -         
config_sccb_0.coresccb_0.sioc_en7               CFG4     Y        Out     0.326     3.451       -         
sioc_en7                                        Net      -        -       0.248     -           1         
config_sccb_0.coresccb_0.sioc_en                SLE      D        In      -         3.700       -         
==========================================================================================================
Total path delay (propagation time + setup) of 3.955 is 1.320(33.4%) logic and 2.635(66.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                                           Arrival          
Instance                               Reference     Type               Pin        Net                                                    Time        Slack
                                       Clock                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST           System        CCC                LOCK       FCCC_C0_0_LOCK                                         0.000       4.864
OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       8.883
===========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                             Required          
Instance                                       Reference     Type     Pin     Net                   Time         Slack
                                               Clock                                                                  
----------------------------------------------------------------------------------------------------------------------
config_sccb_0.coresccb_0.data_in_saved[7]      System        SLE      EN      state_RNIDUFJ[1]      9.662        4.864
config_sccb_0.coresccb_0.ip_addr_saved[0]      System        SLE      EN      state_RNIDUFJ[1]      9.662        4.864
config_sccb_0.coresccb_0.rw_saved              System        SLE      EN      state_RNIDUFJ[1]      9.662        4.864
config_sccb_0.coresccb_0.sub_addr_saved[3]     System        SLE      EN      state_RNIDUFJ[1]      9.662        4.864
config_sccb_0.coresccb_0.sub_addr_saved[4]     System        SLE      EN      state_RNIDUFJ[1]      9.662        4.864
config_sccb_0.coresccb_0.count_index[1]        System        SLE      D       count_index_14[1]     9.745        5.138
config_sccb_0.coresccb_0.count_index[2]        System        SLE      D       N_237_i               9.745        5.658
config_sccb_0.coresccb_0.state[8]              System        SLE      D       N_205_i               9.745        5.658
config_sccb_0.coresccb_0.state[12]             System        SLE      D       N_212_i               9.745        5.658
config_sccb_0.coresccb_0.state[14]             System        SLE      D       N_216_i               9.745        5.658
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      4.799
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.864

    Number of logic level(s):                4
    Starting point:                          FCCC_C0_0.FCCC_C0_0.CCC_INST / LOCK
    Ending point:                            config_sccb_0.coresccb_0.data_in_saved[7] / EN
    The start point is clocked by            System [rising]
    The end   point is clocked by            clock_divider_10000000s_300000s_15s_7s|sccb_clk_inferred_clock [rising] on pin CLK

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                              Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
FCCC_C0_0.FCCC_C0_0.CCC_INST                      CCC      LOCK     Out     0.000     0.000       -         
FCCC_C0_0_LOCK                                    Net      -        -       1.117     -           1         
AND2_0                                            AND2     A        In      -         1.117       -         
AND2_0                                            AND2     Y        Out     0.075     1.192       -         
AND2_0_Y_arst                                     Net      -        -       0.977     -           22        
config_sccb_0.coresccb_0.state_29_sqmuxa_i_o4     CFG2     A        In      -         2.169       -         
config_sccb_0.coresccb_0.state_29_sqmuxa_i_o4     CFG2     Y        Out     0.100     2.269       -         
N_238                                             Net      -        -       1.252     -           28        
config_sccb_0.coresccb_0.state_RNIP5JH[1]         CFG2     A        In      -         3.521       -         
config_sccb_0.coresccb_0.state_RNIP5JH[1]         CFG2     Y        Out     0.087     3.608       -         
N_273_i                                           Net      -        -       0.248     -           1         
config_sccb_0.coresccb_0.state_RNIDUFJ[1]         CFG2     A        In      -         3.856       -         
config_sccb_0.coresccb_0.state_RNIDUFJ[1]         CFG2     Y        Out     0.087     3.943       -         
state_RNIDUFJ[1]                                  Net      -        -       0.855     -           5         
config_sccb_0.coresccb_0.data_in_saved[7]         SLE      EN       In      -         4.799       -         
============================================================================================================
Total path delay (propagation time + setup) of 5.136 is 0.687(13.4%) logic and 4.449(86.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 142MB)

---------------------------------------
Resource Usage Report for sccb_design 

Mapping to part: m2gl025vf400std
Cell usage:
AND2            1 use
CCC             1 use
CLKINT          2 uses
INV             1 use
LIVE_PROBE_FB   1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG1           3 uses
CFG2           31 uses
CFG3           31 uses
CFG4           47 uses

Carry cells:
ARI1            10 uses - used for arithmetic functions


Sequential Cells: 
SLE            57 uses

DSP Blocks:    0 of 34 (0%)

I/O ports: 6
I/O primitives: 5
BIBUF          1 use
OUTBUF         4 uses


Global Clock Buffers: 2

Total LUTs:    122

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  57 + 0 + 0 + 0 = 57;
Total number of LUTs after P&R:  122 + 0 + 0 + 0 = 122;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Feb  8 17:35:51 2021

###########################################################]
