

================================================================
== Vivado HLS Report for 'newsob_Mat2AXIvideo_DMA'
================================================================
* Date:           Fri Jun 29 21:45:07 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        sobelfilter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.48|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1051649|  1051649|  1051649|  1051649|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  1051648|  1051648|      1027|          -|          -|  1024|    no    |
        | + loop_width  |     1024|     1024|         2|          1|          1|  1024|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_1: stg_8 [1/1] 1.57ns
:2  br label %1


 <State 2>: 3.48ns
ST_2: p_s [1/1] 0.00ns
:0  %p_s = phi i11 [ 0, %0 ], [ %i_V, %4 ]

ST_2: exitcond4 [1/1] 2.11ns
:1  %exitcond4 = icmp eq i11 %p_s, -1024

ST_2: stg_11 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

ST_2: i_V [1/1] 1.84ns
:3  %i_V = add i11 %p_s, 1

ST_2: stg_13 [1/1] 0.00ns
:4  br i1 %exitcond4, label %5, label %2

ST_2: stg_14 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1812) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1812)

ST_2: tmp_s [1/1] 2.11ns
:2  %tmp_s = icmp eq i11 %p_s, 1023

ST_2: stg_17 [1/1] 1.57ns
:3  br label %3

ST_2: stg_18 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.48ns
ST_3: p_2 [1/1] 0.00ns
:0  %p_2 = phi i11 [ 0, %2 ], [ %j_V, %.critedge ]

ST_3: exitcond [1/1] 2.11ns
:1  %exitcond = icmp eq i11 %p_2, -1024

ST_3: stg_21 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

ST_3: j_V [1/1] 1.84ns
:3  %j_V = add i11 %p_2, 1

ST_3: stg_23 [1/1] 0.00ns
:4  br i1 %exitcond, label %4, label %.critedge

ST_3: tmp_3 [1/1] 2.11ns
.critedge:3  %tmp_3 = icmp eq i11 %p_2, 1023

ST_3: tmp_last_V [1/1] 1.37ns
.critedge:4  %tmp_last_V = and i1 %tmp_s, %tmp_3


 <State 4>: 1.00ns
ST_4: stg_26 [1/1] 0.00ns
.critedge:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1813) nounwind

ST_4: tmp_2 [1/1] 0.00ns
.critedge:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1813)

ST_4: stg_28 [1/1] 0.00ns
.critedge:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_4 [1/1] 0.00ns
.critedge:5  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1817)

ST_4: stg_30 [1/1] 0.00ns
.critedge:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_5 [1/1] 1.00ns
.critedge:7  %tmp_5 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_V)

ST_4: empty [1/1] 0.00ns
.critedge:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1817, i32 %tmp_4)

ST_4: stg_33 [1/1] 0.00ns
.critedge:9  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str1814) nounwind

ST_4: stg_34 [1/1] 0.00ns
.critedge:10  call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %AXI_video_strm_V_data_V, i1* %AXI_video_strm_V_keep_V, i1* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i8 %tmp_5, i1 true, i1 true, i1 false, i1 %tmp_last_V, i1 false, i1 false)

ST_4: empty_34 [1/1] 0.00ns
.critedge:11  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1813, i32 %tmp_2)

ST_4: stg_36 [1/1] 0.00ns
.critedge:12  br label %3


 <State 5>: 0.00ns
ST_5: empty_35 [1/1] 0.00ns
:0  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1812, i32 %tmp)

ST_5: stg_38 [1/1] 0.00ns
:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_data_stream_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xd6e44f0490; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd6e44f0b50; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd6e44f0370; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd6e44f0760; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd6e44f1960; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd6e44f0eb0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd6e44f0400; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0xd6e44f13c0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6      (specinterface    ) [ 000000]
stg_7      (specinterface    ) [ 000000]
stg_8      (br               ) [ 011111]
p_s        (phi              ) [ 001000]
exitcond4  (icmp             ) [ 001111]
stg_11     (speclooptripcount) [ 000000]
i_V        (add              ) [ 011111]
stg_13     (br               ) [ 000000]
stg_14     (specloopname     ) [ 000000]
tmp        (specregionbegin  ) [ 000111]
tmp_s      (icmp             ) [ 000110]
stg_17     (br               ) [ 001111]
stg_18     (ret              ) [ 000000]
p_2        (phi              ) [ 000100]
exitcond   (icmp             ) [ 001111]
stg_21     (speclooptripcount) [ 000000]
j_V        (add              ) [ 001111]
stg_23     (br               ) [ 000000]
tmp_3      (icmp             ) [ 000000]
tmp_last_V (and              ) [ 000110]
stg_26     (specloopname     ) [ 000000]
tmp_2      (specregionbegin  ) [ 000000]
stg_28     (specpipeline     ) [ 000000]
tmp_4      (specregionbegin  ) [ 000000]
stg_30     (specprotocol     ) [ 000000]
tmp_5      (read             ) [ 000000]
empty      (specregionend    ) [ 000000]
stg_33     (specloopname     ) [ 000000]
stg_34     (write            ) [ 000000]
empty_34   (specregionend    ) [ 000000]
stg_36     (br               ) [ 001111]
empty_35   (specregionend    ) [ 000000]
stg_38     (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_data_stream_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1812"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1817"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1814"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_5_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="stg_34_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="0" index="3" bw="1" slack="0"/>
<pin id="79" dir="0" index="4" bw="1" slack="0"/>
<pin id="80" dir="0" index="5" bw="1" slack="0"/>
<pin id="81" dir="0" index="6" bw="1" slack="0"/>
<pin id="82" dir="0" index="7" bw="1" slack="0"/>
<pin id="83" dir="0" index="8" bw="8" slack="0"/>
<pin id="84" dir="0" index="9" bw="1" slack="0"/>
<pin id="85" dir="0" index="10" bw="1" slack="0"/>
<pin id="86" dir="0" index="11" bw="1" slack="0"/>
<pin id="87" dir="0" index="12" bw="1" slack="1"/>
<pin id="88" dir="0" index="13" bw="1" slack="0"/>
<pin id="89" dir="0" index="14" bw="1" slack="0"/>
<pin id="90" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_34/4 "/>
</bind>
</comp>

<comp id="105" class="1005" name="p_s_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="11" slack="1"/>
<pin id="107" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_s_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="11" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="p_2_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="11" slack="1"/>
<pin id="118" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_2 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_2_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="11" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_2/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="exitcond4_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="0" index="1" bw="11" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_V_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="11" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_s_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="0"/>
<pin id="141" dir="0" index="1" bw="11" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="exitcond_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="0" index="1" bw="11" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="j_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="11" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_3_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="11" slack="0"/>
<pin id="159" dir="0" index="1" bw="11" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_last_V_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="exitcond4_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="172" class="1005" name="i_V_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="177" class="1005" name="tmp_s_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="182" class="1005" name="exitcond_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="186" class="1005" name="j_V_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="11" slack="0"/>
<pin id="188" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="191" class="1005" name="tmp_last_V_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="56" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="91"><net_src comp="62" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="74" pin=4"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="74" pin=5"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="74" pin=6"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="74" pin=7"/></net>

<net id="99"><net_src comp="68" pin="2"/><net_sink comp="74" pin=8"/></net>

<net id="100"><net_src comp="64" pin="0"/><net_sink comp="74" pin=9"/></net>

<net id="101"><net_src comp="64" pin="0"/><net_sink comp="74" pin=10"/></net>

<net id="102"><net_src comp="66" pin="0"/><net_sink comp="74" pin=11"/></net>

<net id="103"><net_src comp="66" pin="0"/><net_sink comp="74" pin=13"/></net>

<net id="104"><net_src comp="66" pin="0"/><net_sink comp="74" pin=14"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="109" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="109" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="109" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="44" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="120" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="120" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="120" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="44" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="157" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="127" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="133" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="180"><net_src comp="139" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="185"><net_src comp="145" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="151" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="194"><net_src comp="163" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="74" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V | {4 }
	Port: AXI_video_strm_V_keep_V | {4 }
	Port: AXI_video_strm_V_strb_V | {4 }
	Port: AXI_video_strm_V_user_V | {4 }
	Port: AXI_video_strm_V_last_V | {4 }
	Port: AXI_video_strm_V_id_V | {4 }
	Port: AXI_video_strm_V_dest_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond4 : 1
		i_V : 1
		stg_13 : 2
		tmp_s : 1
	State 3
		exitcond : 1
		j_V : 1
		stg_23 : 2
		tmp_3 : 1
		tmp_last_V : 2
	State 4
		empty : 1
		empty_34 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |     i_V_fu_133     |    0    |    11   |
|          |     j_V_fu_151     |    0    |    11   |
|----------|--------------------|---------|---------|
|          |  exitcond4_fu_127  |    0    |    4    |
|   icmp   |    tmp_s_fu_139    |    0    |    4    |
|          |   exitcond_fu_145  |    0    |    4    |
|          |    tmp_3_fu_157    |    0    |    4    |
|----------|--------------------|---------|---------|
|    and   |  tmp_last_V_fu_163 |    0    |    1    |
|----------|--------------------|---------|---------|
|   read   |  tmp_5_read_fu_68  |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  | stg_34_write_fu_74 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    39   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| exitcond4_reg_168|    1   |
| exitcond_reg_182 |    1   |
|    i_V_reg_172   |   11   |
|    j_V_reg_186   |   11   |
|    p_2_reg_116   |   11   |
|    p_s_reg_105   |   11   |
|tmp_last_V_reg_191|    1   |
|   tmp_s_reg_177  |    1   |
+------------------+--------+
|       Total      |   48   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   39   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   48   |    -   |
+-----------+--------+--------+
|   Total   |   48   |   39   |
+-----------+--------+--------+
