// Seed: 3623281273
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd40,
    parameter id_13 = 32'd4,
    parameter id_8  = 32'd18
) (
    output tri0 id_0,
    output supply1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri id_4,
    input wor id_5,
    input wor id_6,
    output tri0 id_7,
    output tri0 _id_8
    , id_24,
    output tri id_9,
    input tri0 id_10,
    output wand id_11,
    input tri1 _id_12,
    input tri0 _id_13,
    input wor id_14,
    output tri1 id_15,
    output tri0 id_16,
    output wire id_17,
    output tri0 id_18,
    input wire id_19,
    input wor id_20,
    output wire id_21,
    input tri1 id_22
);
  logic [id_8  ===  -1 : 1 'h0] id_25;
  ;
  wire [-1 : id_12] id_26;
  logic [!  id_13 : -1 'b0] id_27;
  ;
  module_0 modCall_1 (
      id_25,
      id_26,
      id_24,
      id_26,
      id_25
  );
endmodule
