<stg><name>fn1</name>


<trans_list>

<trans id="239" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_double_i8.exit:0 %p_11_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_11

]]></Node>
<StgValue><ssdm name="p_11_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="8">
<![CDATA[
__hls_fptosi_double_i8.exit:20 %zext_ln19 = zext i8 %p_11_read

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:21 %conv3 = uitodp i32 %zext_ln19

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="65" st_id="2" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:21 %conv3 = uitodp i32 %zext_ln19

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:21 %conv3 = uitodp i32 %zext_ln19

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:21 %conv3 = uitodp i32 %zext_ln19

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="68" st_id="5" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:21 %conv3 = uitodp i32 %zext_ln19

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:21 %conv3 = uitodp i32 %zext_ln19

]]></Node>
<StgValue><ssdm name="conv3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:1 %p_7_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_7

]]></Node>
<StgValue><ssdm name="p_7_read"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:19 %sub2 = dsub i64 %p_7_read, i64 %p_7_read

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:22 %add = dadd i64 %conv3, i64 %p_7_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:64 %data_V_1 = bitcast i64 %p_7_read

]]></Node>
<StgValue><ssdm name="data_V_1"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:65 %p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:66 %tmp_12 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="52" op_0_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:67 %tmp_13 = trunc i64 %data_V_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
__hls_fptosi_double_i8.exit:68 %mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_13, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_1"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="113" op_0_bw="54">
<![CDATA[
__hls_fptosi_double_i8.exit:69 %zext_ln15_1 = zext i54 %mantissa_1

]]></Node>
<StgValue><ssdm name="zext_ln15_1"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:70 %zext_ln510_1 = zext i11 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln510_1"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
__hls_fptosi_double_i8.exit:71 %add_ln510_1 = add i12 %zext_ln510_1, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510_1"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:72 %isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:73 %sub_ln1311_1 = sub i11 1023, i11 %tmp_12

]]></Node>
<StgValue><ssdm name="sub_ln1311_1"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:74 %sext_ln1311_1 = sext i11 %sub_ln1311_1

]]></Node>
<StgValue><ssdm name="sext_ln1311_1"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
__hls_fptosi_double_i8.exit:75 %ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510_1

]]></Node>
<StgValue><ssdm name="ush_1"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="12">
<![CDATA[
__hls_fptosi_double_i8.exit:76 %sh_prom_i_i_i_i_i22_cast_cast_cast = sext i12 %ush_1

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i22_cast_cast_cast"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="113" op_0_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:77 %sh_prom_i_i_i_i_i22_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i22_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i22_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="113" op_0_bw="113" op_1_bw="113">
<![CDATA[
__hls_fptosi_double_i8.exit:78 %r_V_2 = lshr i113 %zext_ln15_1, i113 %sh_prom_i_i_i_i_i22_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="113" op_0_bw="113" op_1_bw="113">
<![CDATA[
__hls_fptosi_double_i8.exit:79 %r_V_3 = shl i113 %zext_ln15_1, i113 %sh_prom_i_i_i_i_i22_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="113" op_2_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:80 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i113.i32, i113 %r_V_2, i32 53

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="1">
<![CDATA[
__hls_fptosi_double_i8.exit:81 %zext_ln662_1 = zext i1 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln662_1"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="113" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:82 %tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %r_V_3, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
__hls_fptosi_double_i8.exit:83 %val_1 = select i1 %isNeg_1, i8 %zext_ln662_1, i8 %tmp_6

]]></Node>
<StgValue><ssdm name="val_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="93" st_id="8" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:19 %sub2 = dsub i64 %p_7_read, i64 %p_7_read

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:22 %add = dadd i64 %conv3, i64 %p_7_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_double_i8.exit:84 %result_V_6 = sub i8 0, i8 %val_1

]]></Node>
<StgValue><ssdm name="result_V_6"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
__hls_fptosi_double_i8.exit:85 %result_V_7 = select i1 %p_Result_1, i8 %result_V_6, i8 %val_1

]]></Node>
<StgValue><ssdm name="result_V_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="97" st_id="9" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:19 %sub2 = dsub i64 %p_7_read, i64 %p_7_read

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:22 %add = dadd i64 %conv3, i64 %p_7_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:3 %p_9_addr = getelementptr i8 %p_9, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="p_9_addr"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:19 %sub2 = dsub i64 %p_7_read, i64 %p_7_read

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:22 %add = dadd i64 %conv3, i64 %p_7_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="3">
<![CDATA[
__hls_fptosi_double_i8.exit:87 %p_9_load = load i3 %p_9_addr

]]></Node>
<StgValue><ssdm name="p_9_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="103" st_id="11" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:19 %sub2 = dsub i64 %p_7_read, i64 %p_7_read

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:22 %add = dadd i64 %conv3, i64 %p_7_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="3">
<![CDATA[
__hls_fptosi_double_i8.exit:87 %p_9_load = load i3 %p_9_addr

]]></Node>
<StgValue><ssdm name="p_9_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="106" st_id="12" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:19 %sub2 = dsub i64 %p_7_read, i64 %p_7_read

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:22 %add = dadd i64 %conv3, i64 %p_7_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="8">
<![CDATA[
__hls_fptosi_double_i8.exit:86 %sext_ln22 = sext i8 %result_V_7

]]></Node>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="8">
<![CDATA[
__hls_fptosi_double_i8.exit:88 %sext_ln22_1 = sext i8 %p_9_load

]]></Node>
<StgValue><ssdm name="sext_ln22_1"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
__hls_fptosi_double_i8.exit:89 %add_ln22 = add i10 %sext_ln22_1, i10 783

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="10">
<![CDATA[
__hls_fptosi_double_i8.exit:90 %zext_ln21_1 = zext i10 %add_ln22

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:91 %srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="113" st_id="13" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:19 %sub2 = dsub i64 %p_7_read, i64 %p_7_read

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:22 %add = dadd i64 %conv3, i64 %p_7_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:91 %srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="116" st_id="14" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:23 %dc = dsub i64 %sub2, i64 %add

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:91 %srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="118" st_id="15" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:23 %dc = dsub i64 %sub2, i64 %add

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:91 %srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="120" st_id="16" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:23 %dc = dsub i64 %sub2, i64 %add

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:91 %srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="122" st_id="17" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:23 %dc = dsub i64 %sub2, i64 %add

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:91 %srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="124" st_id="18" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:23 %dc = dsub i64 %sub2, i64 %add

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:91 %srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="126" st_id="19" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:23 %dc = dsub i64 %sub2, i64 %add

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="127" st_id="19" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:91 %srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="128" st_id="20" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:23 %dc = dsub i64 %sub2, i64 %add

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:91 %srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="130" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
__hls_fptosi_double_i8.exit:2 %p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="131" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:4 %p_15_addr = getelementptr i64 %p_15, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="p_15_addr"/></StgValue>
</operation>

<operation id="132" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
__hls_fptosi_double_i8.exit:17 %p_15_load = load i4 %p_15_addr

]]></Node>
<StgValue><ssdm name="p_15_load"/></StgValue>
</operation>

<operation id="133" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:24 %data_V = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="134" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:25 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="135" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:26 %tmp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="52" op_0_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:27 %tmp_11 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="54" op_0_bw="54" op_1_bw="1" op_2_bw="52" op_3_bw="1">
<![CDATA[
__hls_fptosi_double_i8.exit:28 %mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_11, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="138" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="169" op_0_bw="54">
<![CDATA[
__hls_fptosi_double_i8.exit:29 %zext_ln15 = zext i54 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="139" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:30 %zext_ln510 = zext i11 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="140" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
__hls_fptosi_double_i8.exit:31 %add_ln510 = add i12 %zext_ln510, i12 3073

]]></Node>
<StgValue><ssdm name="add_ln510"/></StgValue>
</operation>

<operation id="141" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:32 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:33 %sub_ln1311 = sub i11 1023, i11 %tmp_10

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:34 %sext_ln1311 = sext i11 %sub_ln1311

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
__hls_fptosi_double_i8.exit:35 %ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="12">
<![CDATA[
__hls_fptosi_double_i8.exit:36 %sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="169" op_0_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:37 %sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast

]]></Node>
<StgValue><ssdm name="sh_prom_i_i_i_i_i_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="147" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
__hls_fptosi_double_i8.exit:38 %r_V = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="169" op_0_bw="169" op_1_bw="169">
<![CDATA[
__hls_fptosi_double_i8.exit:39 %r_V_1 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="169" op_2_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:40 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V, i32 53

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="150" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="1">
<![CDATA[
__hls_fptosi_double_i8.exit:41 %zext_ln662 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="169" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:42 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i169.i32.i32, i169 %r_V_1, i32 53, i32 60

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
__hls_fptosi_double_i8.exit:43 %val = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_1

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="33" op_0_bw="16">
<![CDATA[
__hls_fptosi_double_i8.exit:57 %zext_ln21_3 = zext i16 %p_read

]]></Node>
<StgValue><ssdm name="zext_ln21_3"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
__hls_fptosi_double_i8.exit:58 %mul_ln21 = mul i33 %zext_ln21_3, i33 114913

]]></Node>
<StgValue><ssdm name="mul_ln21"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:91 %srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="156" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
__hls_fptosi_double_i8.exit:17 %p_15_load = load i4 %p_15_addr

]]></Node>
<StgValue><ssdm name="p_15_load"/></StgValue>
</operation>

<operation id="157" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:18 %trunc_ln19 = trunc i64 %p_15_load

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="158" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_double_i8.exit:44 %result_V_2 = sub i8 0, i8 %val

]]></Node>
<StgValue><ssdm name="result_V_2"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
__hls_fptosi_double_i8.exit:45 %result_V = select i1 %p_Result_s, i8 %result_V_2, i8 %val

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_double_i8.exit:46 %sub_ln19 = sub i8 %trunc_ln19, i8 %result_V

]]></Node>
<StgValue><ssdm name="sub_ln19"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_double_i8.exit:47 %v_13 = add i8 %sub_ln19, i8 65

]]></Node>
<StgValue><ssdm name="v_13"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
__hls_fptosi_double_i8.exit:58 %mul_ln21 = mul i33 %zext_ln21_3, i33 114913

]]></Node>
<StgValue><ssdm name="mul_ln21"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:91 %srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="164" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_double_i8.exit:50 %icmp_ln20 = icmp_eq  i8 %v_13, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="165" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="1">
<![CDATA[
__hls_fptosi_double_i8.exit:51 %zext_ln20_1 = zext i1 %icmp_ln20

]]></Node>
<StgValue><ssdm name="zext_ln20_1"/></StgValue>
</operation>

<operation id="166" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_double_i8.exit:52 %icmp_ln20_1 = icmp_eq  i8 %zext_ln20_1, i8 %v_13

]]></Node>
<StgValue><ssdm name="icmp_ln20_1"/></StgValue>
</operation>

<operation id="167" st_id="23" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
__hls_fptosi_double_i8.exit:58 %mul_ln21 = mul i33 %zext_ln21_3, i33 114913

]]></Node>
<StgValue><ssdm name="mul_ln21"/></StgValue>
</operation>

<operation id="168" st_id="23" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:91 %srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="169" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="8">
<![CDATA[
__hls_fptosi_double_i8.exit:48 %zext_ln20 = zext i8 %p_11_read

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="170" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_double_i8.exit:49 %add_ln20 = add i9 %zext_ln20, i9 1

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
__hls_fptosi_double_i8.exit:53 %select_ln20 = select i1 %icmp_ln20_1, i9 511, i9 0

]]></Node>
<StgValue><ssdm name="select_ln20"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_double_i8.exit:54 %v_4 = and i9 %add_ln20, i9 %select_ln20

]]></Node>
<StgValue><ssdm name="v_4"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="29" op_0_bw="9">
<![CDATA[
__hls_fptosi_double_i8.exit:56 %zext_ln13_1 = zext i9 %v_4

]]></Node>
<StgValue><ssdm name="zext_ln13_1"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
__hls_fptosi_double_i8.exit:58 %mul_ln21 = mul i33 %zext_ln21_3, i33 114913

]]></Node>
<StgValue><ssdm name="mul_ln21"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_double_i8.exit:59 %tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i33.i32.i32, i33 %mul_ln21, i32 23, i32 32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="29" op_0_bw="10">
<![CDATA[
__hls_fptosi_double_i8.exit:60 %zext_ln21 = zext i10 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
__hls_fptosi_double_i8.exit:61 %sub_ln21 = sub i29 345253285, i29 %zext_ln21

]]></Node>
<StgValue><ssdm name="sub_ln21"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
__hls_fptosi_double_i8.exit:62 %sub_ln21_1 = sub i29 %sub_ln21, i29 %zext_ln13_1

]]></Node>
<StgValue><ssdm name="sub_ln21_1"/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:91 %srem_ln21 = srem i11 %sext_ln22, i11 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="srem_ln21"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="180" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="29">
<![CDATA[
__hls_fptosi_double_i8.exit:63 %zext_ln53 = zext i29 %sub_ln21_1

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="181" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:92 %sext_ln22_2 = sext i11 %srem_ln21

]]></Node>
<StgValue><ssdm name="sext_ln22_2"/></StgValue>
</operation>

<operation id="182" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
__hls_fptosi_double_i8.exit:93 %sub_ln22 = sub i12 787, i12 %sext_ln22_2

]]></Node>
<StgValue><ssdm name="sub_ln22"/></StgValue>
</operation>

<operation id="183" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="30" op_0_bw="12">
<![CDATA[
__hls_fptosi_double_i8.exit:94 %sext_ln21 = sext i12 %sub_ln22

]]></Node>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</operation>

<operation id="184" st_id="25" stage="34" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="185" st_id="26" stage="33" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="186" st_id="27" stage="32" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="187" st_id="28" stage="31" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="188" st_id="29" stage="30" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="189" st_id="30" stage="29" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="190" st_id="31" stage="28" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="191" st_id="32" stage="27" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="192" st_id="33" stage="26" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="193" st_id="34" stage="25" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="194" st_id="35" stage="24" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="195" st_id="36" stage="23" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="196" st_id="37" stage="22" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="197" st_id="38" stage="21" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="198" st_id="39" stage="20" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="199" st_id="40" stage="19" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="200" st_id="41" stage="18" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="201" st_id="42" stage="17" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="202" st_id="43" stage="16" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="203" st_id="44" stage="15" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="204" st_id="45" stage="14" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="205" st_id="46" stage="13" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="206" st_id="47" stage="12" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="207" st_id="48" stage="11" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="208" st_id="49" stage="10" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="209" st_id="50" stage="9" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="210" st_id="51" stage="8" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="211" st_id="52" stage="7" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="212" st_id="53" stage="6" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="213" st_id="54" stage="5" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="214" st_id="55" stage="4" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="215" st_id="56" stage="3" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="216" st_id="57" stage="2" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="217" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="20" op_0_bw="9">
<![CDATA[
__hls_fptosi_double_i8.exit:55 %zext_ln13 = zext i9 %v_4

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="218" st_id="58" stage="1" lat="34">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="30" op_1_bw="30">
<![CDATA[
__hls_fptosi_double_i8.exit:95 %srem_ln21_1 = srem i30 %zext_ln53, i30 %sext_ln21

]]></Node>
<StgValue><ssdm name="srem_ln21_1"/></StgValue>
</operation>

<operation id="219" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:96 %trunc_ln22 = trunc i11 %srem_ln21_1

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="220" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="20" op_0_bw="11">
<![CDATA[
__hls_fptosi_double_i8.exit:97 %zext_ln22 = zext i11 %trunc_ln22

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="221" st_id="58" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
__hls_fptosi_double_i8.exit:98 %result = mul i20 %zext_ln22, i20 %zext_ln13

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="222" st_id="59" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
__hls_fptosi_double_i8.exit:98 %result = mul i20 %zext_ln22, i20 %zext_ln13

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="223" st_id="60" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
__hls_fptosi_double_i8.exit:98 %result = mul i20 %zext_ln22, i20 %zext_ln13

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="224" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="225" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
__hls_fptosi_double_i8.exit:6 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="226" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
__hls_fptosi_double_i8.exit:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="227" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_double_i8.exit:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="228" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="229" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_double_i8.exit:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="230" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_double_i8.exit:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="231" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
__hls_fptosi_double_i8.exit:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="232" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
__hls_fptosi_double_i8.exit:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="233" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_double_i8.exit:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="234" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_double_i8.exit:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="235" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="236" st_id="61" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
__hls_fptosi_double_i8.exit:98 %result = mul i20 %zext_ln22, i20 %zext_ln13

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="237" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="20">
<![CDATA[
__hls_fptosi_double_i8.exit:99 %zext_ln21_2 = zext i20 %result

]]></Node>
<StgValue><ssdm name="zext_ln21_2"/></StgValue>
</operation>

<operation id="238" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64">
<![CDATA[
__hls_fptosi_double_i8.exit:100 %ret_ln23 = ret i64 %zext_ln21_2

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
