***************************************************************************
                               Status Report
                          Tue Jul 12 23:02:44 2022 ***************************************************************************

Product: Designer
Release: v11.9
Version: 11.9.0.4
File Name: C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\designer\impl1\Minimal_SoC.adb
Design Name: Minimal_SoC  Design State: compile
Last Saved: Sun Jul 10 21:43:47 2022

***** Device Data **************************************************

Family: ProASIC3  Die: A3P125  Package: 144 TQFP
Speed: STD  Voltage: 1.5

Restrict JTAG Pins: YES
Restrict Probe Pins: YES

Junction Temperature Range:   COM
Voltage Range:   COM

***** Import Variables *********************************************

Source File(s) Imported on Tue Jul 12 23:02:40 2022:
        C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.edn


***** CAE Variables ************************************************

Back Annotation File: N/A


***** Bitstream Variables ******************************************

Bitstream File: N/A
     Lock Mode: OFF


***** Compile Variables ********************************************

Netlist PIN properties overwrite existing properties: 0

Compile Output:
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3P125
Package     : 144 TQFP
Source      : C:\Users\micha\SynologyDrive\Engineering\Projects\CHESS
OBC\SoC\LiberoProjects\Clyde\Clyde\synthesis\Minimal_SoC.edn
Format      : EDIF
Topcell     : Minimal_SoC
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : No
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/AEMP\
         TY drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_FULL drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD8 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD9 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD10 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD11 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD12 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD13 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD14 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD15 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD16 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk2_CUARTl11/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUAR\
         TIlOl_RD17 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/AEM\
         PTY drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_FULL_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD8_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD9_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD10_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD11_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD12_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD13_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD14_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD15_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD16_0 drives no load.
Warning: CMP201: Net
         CoreUARTapb_0/CUARTlOlI/genblk3_CUARTIIOI/Minimal_SoC_CoreUARTapb_0_fifo_256x8_pa3/CUA\
         RTIlOl_RD17_0 drives no load.
Warning: CMP201: Net COREABC_0/URAM_UR/UG3_UR_xhdl12/RD_1[12] drives no load.
Warning: CMP201: Net COREABC_0/URAM_UR/UG3_UR_xhdl12/RD_1[13] drives no load.
Warning: CMP201: Net COREABC_0/URAM_UR/UG3_UR_xhdl12/RD_1[14] drives no load.
Warning: CMP201: Net COREABC_0/URAM_UR/UG3_UR_xhdl12/RD_1[15] drives no load.
Warning: CMP201: Net COREABC_0/URAM_UR/UG3_UR_xhdl12/Ram256x16_R0C0_RD16 drives no load.
Warning: CMP201: Net COREABC_0/URAM_UR/UG3_UR_xhdl12/Ram256x16_R0C0_RD17 drives no load.
Warning: Top level port SDA_MCU is not connected to any IO pad
Warning: Top level port SDA_Sensors is not connected to any IO pad

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   2
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        70

    Total macros optimized  72

Warning: CMP503: Remapped 62 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE
         pin on the enable flip-flop is not being driven by a global net.

There were 0 error(s) and 33 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:   1893  Total:   3072   (61.62%)
    IO (W/ clocks)             Used:     26  Total:    100   (26.00%)
    GLOBAL (Chip+Quadrant)     Used:      3  Total:     18   (16.67%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      3  Total:      8   (37.50%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 3      | 6  (50.00%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 1381         | 1381
    SEQ     | 512          | 512

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 5             | 0            | 0
    Output I/O                            | 21            | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVCMOS33                        | 3.30v | N/A   | 5     | 21     | 0

I/O Placement:

    Locked  :   0
    Placed  :   0
    UnPlaced:  26 ( 100.00% )

Net information report:
=======================

The following nets drive enable flip-flops that have been remapped to a 2-tile implementation:
    EffCnt  Type          Name
    --------------------------
    21      SET/RESET_NET Net   : COREABC_0/genblk2.RSTSYNC2_1
                          Driver: COREABC_0/genblk2.RSTSYNC2_1
    20      SET/RESET_NET Net   : COREABC_0/genblk2.RSTSYNC2_0
                          Driver: COREABC_0/genblk2.RSTSYNC2_0
    17      SET/RESET_NET Net   : CORESPI_0/USPI/UCC/ssel_rx_q2_RNIBQH6
                          Driver: CORESPI_0/USPI/UCC/ssel_rx_q2_RNIBQH6
    4       SET/RESET_NET Net   : PRESETN
                          Driver: COREABC_0/genblk2.RSTSYNC2

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    518     CLK_NET       Net   : SYSCLK_c
                          Driver: SYSCLK_pad
                          Source: NETLIST
    355     SET/RESET_NET Net   : COREABC_0_PRESETN
                          Driver: COREABC_0_PRESETN_RNIUAJ1
                          Source: NETLIST
    57      INT_NET       Net   : COREABC_0_APB3master_PADDR[3]
                          Driver: COREABC_0_PADDR_M_RNIVLR2[3]
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    26      INT_NET       Net   : COREABC_0_APB3master_PADDR[2]
                          Driver: COREABC_0/UROM.INSTR_ADDR[2]
    24      INT_NET       Net   : COREABC_0_APB3master_PADDR_0[2]
                          Driver: COREABC_0_PADDR_M_RNIUKR2[2]
    23      INT_NET       Net   : COREABC_0/RAMADDR_1_sqmuxa
                          Driver: COREABC_0/un1_ACCUMULATOR_m4_0
    22      INT_NET       Net   : COREABC_0_APB3master_PADDR[5]
                          Driver: COREABC_0/UROM.INSTR_ADDR[5]
    21      SET/RESET_NET Net   : CORESPI_0/USPI/UCC/ssel_rx_q2_RNIBQH6
                          Driver: CORESPI_0/USPI/UCC/ssel_rx_q2_RNIBQH6
    21      SET/RESET_NET Net   : COREABC_0/genblk2.RSTSYNC2_0
                          Driver: COREABC_0/genblk2.RSTSYNC2_0
    21      SET/RESET_NET Net   : COREABC_0/genblk2.RSTSYNC2_1
                          Driver: COREABC_0/genblk2.RSTSYNC2_1
    20      INT_NET       Net   : COREABC_0_APB3master_PADDR[4]
                          Driver: COREABC_0/UROM.INSTR_ADDR[4]
    20      INT_NET       Net   : COREABC_0_APB3master_PWDATA[2]
                          Driver: COREABC_0/ACCUMULATOR_RNIK0LL_0[2]
    20      SET/RESET_NET Net   : PRESETN
                          Driver: COREABC_0/genblk2.RSTSYNC2

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    49      INT_NET       Net   : COREABC_0_APB3master_PADDR[2]
                          Driver: COREABC_0/UROM.INSTR_ADDR[2]
    37      INT_NET       Net   : COREABC_0_APB3master_PADDR[4]
                          Driver: COREABC_0/UROM.INSTR_ADDR[4]
    31      INT_NET       Net   : COREABC_0_APB3master_PADDR[5]
                          Driver: COREABC_0/UROM.INSTR_ADDR[5]
    28      INT_NET       Net   : COREABC_0/UROM.INSTR_SCMD[1]
                          Driver: COREABC_0/UROM.INSTR_SCMD[1]
    23      INT_NET       Net   : COREABC_0/RAMADDR_1_sqmuxa
                          Driver: COREABC_0/un1_ACCUMULATOR_m4_0
    22      INT_NET       Net   : COREABC_0/N_143_mux
                          Driver: COREABC_0/ACCUMULATOR_RNIK0LL[2]
    21      SET/RESET_NET Net   : CORESPI_0/USPI/UCC/ssel_rx_q2_RNIBQH6
                          Driver: CORESPI_0/USPI/UCC/ssel_rx_q2_RNIBQH6
    21      SET/RESET_NET Net   : COREABC_0/genblk2.RSTSYNC2_0
                          Driver: COREABC_0/genblk2.RSTSYNC2_0
    21      SET/RESET_NET Net   : COREABC_0/genblk2.RSTSYNC2_1
                          Driver: COREABC_0/genblk2.RSTSYNC2_1
    20      SET/RESET_NET Net   : PRESETN
                          Driver: COREABC_0/genblk2.RSTSYNC2


