<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Mar  9 14:45:28 2021" VIVADOVERSION="2019.2">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="bd_0" PACKAGE="clg484" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="75000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="ap_rst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hls_inst_interrupt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="interrupt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="s_axi_BUS_A_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_AWADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_BUS_A_AWADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_BUS_A_awvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_AWVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_BUS_A_AWVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_BUS_A_awready" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_AWREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_BUS_A_AWREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="s_axi_BUS_A_wdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_WDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_BUS_A_WDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="s_axi_BUS_A_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_WSTRB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_BUS_A_WSTRB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_BUS_A_wvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_WVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_BUS_A_WVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_BUS_A_wready" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_WREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_BUS_A_WREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_BUS_A_bresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_BRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_BUS_A_BRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_BUS_A_bvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_BVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_BUS_A_BVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_BUS_A_bready" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_BREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_BUS_A_BREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="5" NAME="s_axi_BUS_A_araddr" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_ARADDR">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_BUS_A_ARADDR"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_BUS_A_arvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_ARVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_BUS_A_ARVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_BUS_A_arready" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_ARREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_BUS_A_ARREADY"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s_axi_BUS_A_rdata" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_RDATA">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_BUS_A_RDATA"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="s_axi_BUS_A_rresp" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_RRESP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_BUS_A_RRESP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="s_axi_BUS_A_rvalid" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_RVALID">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_BUS_A_RVALID"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="s_axi_BUS_A_rready" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_RREADY">
      <CONNECTIONS>
        <CONNECTION INSTANCE="hls_inst" PORT="s_axi_BUS_A_RREADY"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_s_axi_BUS_A" DATAWIDTH="32" NAME="s_axi_BUS_A" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="75000000.0"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="12"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_BUS_A_awaddr"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_BUS_A_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_BUS_A_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_BUS_A_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_BUS_A_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_BUS_A_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_BUS_A_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_BUS_A_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_BUS_A_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_BUS_A_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_BUS_A_araddr"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_BUS_A_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_BUS_A_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_BUS_A_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_BUS_A_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_BUS_A_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_BUS_A_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_S_AXI_BUS_A_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_BUS_A_HIGHADDR" HIGHVALUE="0x00000FFF" INSTANCE="hls_inst" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="s_axi_BUS_A" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="s_axi_BUS_A"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="hls_inst"/>
      </PERIPHERALS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="2103091444" FULLNAME="/hls_inst" HWVERSION="1.0" INSTANCE="hls_inst" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="example" VLNV="xilinx.com:hls:example:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_BUS_A_ADDR_WIDTH" VALUE="6"/>
        <PARAMETER NAME="C_S_AXI_BUS_A_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="bd_0_hls_inst_0"/>
        <PARAMETER NAME="clk_period" VALUE="13.333"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="0"/>
        <PARAMETER NAME="latency" VALUE="2"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_S_AXI_BUS_A_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_BUS_A_HIGHADDR" VALUE="0x00000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="s_axi_BUS_A_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_BUS_A_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_BUS_A_AWVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_BUS_A_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_BUS_A_AWREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_BUS_A_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_BUS_A_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_BUS_A_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_BUS_A_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_BUS_A_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_BUS_A_WVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_BUS_A_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_BUS_A_WREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_BUS_A_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_BUS_A_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_BUS_A_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_BUS_A_BVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_BUS_A_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_BUS_A_BREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_BUS_A_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="s_axi_BUS_A_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_BUS_A_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_BUS_A_ARVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_BUS_A_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_BUS_A_ARREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_BUS_A_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_BUS_A_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_BUS_A_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_BUS_A_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_BUS_A_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_BUS_A_RVALID" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_BUS_A_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_BUS_A_RREADY" SIGIS="undef" SIGNAME="hls_inst_s_axi_BUS_A_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bd_0_imp" PORT="s_axi_BUS_A_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="75000000.0" DIR="I" NAME="ap_clk" SIGIS="clk" SIGNAME="External_Ports_ap_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ap_rst_n" SIGIS="rst" SIGNAME="External_Ports_ap_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ap_rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="interrupt" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="hls_inst_interrupt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="interrupt"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_s_axi_BUS_A" DATAWIDTH="32" NAME="s_axi_BUS_A" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="6"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="75000000.0"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="bd_0_ap_clk_0"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_BUS_A_AWADDR"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_BUS_A_AWVALID"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_BUS_A_AWREADY"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_BUS_A_WDATA"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_BUS_A_WSTRB"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_BUS_A_WVALID"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_BUS_A_WREADY"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_BUS_A_BRESP"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_BUS_A_BVALID"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_BUS_A_BREADY"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_BUS_A_ARADDR"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_BUS_A_ARVALID"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_BUS_A_ARREADY"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_BUS_A_RDATA"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_BUS_A_RRESP"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_BUS_A_RVALID"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_BUS_A_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
