#--------------------------------------------------------------------------------
# Auto-generated by Migen (--------) & LiteX (b84a858b) on 2020-10-21 11:34:03
#--------------------------------------------------------------------------------
csr_base,ctrl,0x00000000,,
csr_base,ethphy,0x00000800,,
csr_base,spiflash,0x00001000,,
csr_base,pulsegen,0x00001800,,
csr_register,ctrl_reset,0x00000000,1,rw
csr_register,ctrl_scratch,0x00000004,4,rw
csr_register,ctrl_bus_errors,0x00000014,4,ro
csr_register,ethphy_crg_reset,0x00000800,1,rw
csr_register,ethphy_rx_inband_status,0x00000804,1,ro
csr_register,ethphy_mdio_w,0x00000808,1,rw
csr_register,ethphy_mdio_r,0x0000080c,1,ro
csr_register,spiflash_spi_control,0x00001000,2,rw
csr_register,spiflash_spi_status,0x00001008,1,ro
csr_register,spiflash_spi_mosi,0x0000100c,5,rw
csr_register,spiflash_spi_miso,0x00001020,5,ro
csr_register,spiflash_spi_cs,0x00001034,1,rw
csr_register,spiflash_spi_loopback,0x00001038,1,rw
csr_register,pulsegen_go,0x00001800,1,rw
csr_register,pulsegen_r,0x00001804,4,rw
constant,config_clock_frequency,50000000,,
constant,config_cpu_type_none,None,,
constant,config_cpu_variant_standard,None,,
constant,config_cpu_human_name,unknown,,
constant,config_csr_data_width,8,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
memory_region,pulsegen,0x20000000,128,io
memory_region,csr,0x00000000,65536,io
