Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 971358a05e0446ab836411a211592a29 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISCV_tb_behav xil_defaultlib.RISCV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [G:/NextcloudDesktop/FDU/project/HW1/HW1.srcs/sources_1/new/RISCV.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.icmem
Compiling module xil_defaultlib.dcmem
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.IMM_ADD
Compiling module xil_defaultlib.MAC_ALU
Compiling module xil_defaultlib.MUX2
Compiling module xil_defaultlib.MUX3
Compiling module xil_defaultlib.RISCV
Compiling module xil_defaultlib.RISCV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISCV_tb_behav
