{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533180738416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533180738432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 02 11:32:18 2018 " "Processing started: Thu Aug 02 11:32:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533180738432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180738432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180738432 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1533180739753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180759669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_out.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_out " "Found entity 1: pwm_out" {  } { { "pwm_out.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/pwm_out.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180759669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759669 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "I2C_MASTER_reduced.v(161) " "Verilog HDL warning at I2C_MASTER_reduced.v(161): extended using \"x\" or \"z\"" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 161 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1533180759685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master_reduced.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master_reduced.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_MASTER_reduced " "Found entity 1: I2C_MASTER_reduced" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180759685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_wr_reduced.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_wr_reduced.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_wr_reduced " "Found entity 1: I2C_wr_reduced" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180759709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759709 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_i2c_master.v(155) " "Verilog HDL warning at test_i2c_master.v(155): extended using \"x\" or \"z\"" {  } { { "test_i2c_master.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/test_i2c_master.v" 155 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1533180759716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file test_i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_i2c_master " "Found entity 1: test_i2c_master" {  } { { "test_i2c_master.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/test_i2c_master.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180759719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_b2b_reduced.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave_b2b_reduced.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_b2b_reduced " "Found entity 1: spi_slave_b2b_reduced" {  } { { "spi_slave_b2b_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_slave_b2b_reduced.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180759733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave_reduced.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave_reduced.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_reduced " "Found entity 1: i2c_slave_reduced" {  } { { "i2c_slave_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_reduced.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180759736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave_op_reduced.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave_op_reduced.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_op_reduced " "Found entity 1: i2c_slave_op_reduced" {  } { { "i2c_slave_op_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_op_reduced.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180759736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_ctrl_reduced.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_ctrl_reduced.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ctrl_reduced " "Found entity 1: spi_ctrl_reduced" {  } { { "spi_ctrl_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_ctrl_reduced.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180759752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master_reduced.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master_reduced.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_reduced " "Found entity 1: spi_master_reduced" {  } { { "spi_master_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_master_reduced.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180759768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180759768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "uart_rx.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180759783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759783 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tx.v(85) " "Verilog HDL warning at uart_tx.v(85): extended using \"x\" or \"z\"" {  } { { "uart_tx.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/uart_tx.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1533180759799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "uart_tx.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180759799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_test.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_spi " "Found entity 1: test_spi" {  } { { "spi_test.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180759799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "capture_rst top.v(184) " "Verilog HDL Implicit Net warning at top.v(184): created implicit net for \"capture_rst\"" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180759799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_start top.v(186) " "Verilog HDL Implicit Net warning at top.v(186): created implicit net for \"tx_start\"" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180759799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_data top.v(187) " "Verilog HDL Implicit Net warning at top.v(187): created implicit net for \"tx_data\"" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180759799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs232_tx top.v(190) " "Verilog HDL Implicit Net warning at top.v(190): created implicit net for \"rs232_tx\"" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180759815 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "main_state packed I2C_wr_reduced.v(36) " "Verilog HDL Port Declaration warning at I2C_wr_reduced.v(36): data type declaration for \"main_state\" declares packed dimensions but the port declaration declaration does not" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 36 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1533180759822 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "main_state I2C_wr_reduced.v(22) " "HDL info at I2C_wr_reduced.v(22): see declaration for object \"main_state\"" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 22 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180759822 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "i2c_state packed I2C_wr_reduced.v(37) " "Verilog HDL Port Declaration warning at I2C_wr_reduced.v(37): data type declaration for \"i2c_state\" declares packed dimensions but the port declaration declaration does not" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 37 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1533180759823 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "i2c_state I2C_wr_reduced.v(23) " "HDL info at I2C_wr_reduced.v(23): see declaration for object \"i2c_state\"" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 23 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180759823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1533180759901 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linkBIM top.v(117) " "Verilog HDL or VHDL warning at top.v(117): object \"linkBIM\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533180759901 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(270) " "Verilog HDL Case Statement information at top.v(270): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 270 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1533180759901 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.v(317) " "Verilog HDL assignment warning at top.v(317): truncated value with size 32 to match size of target (24)" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759901 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "top.v" "speed_select" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180759901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(40) " "Verilog HDL assignment warning at speed_select.v(40): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759901 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(41) " "Verilog HDL assignment warning at speed_select.v(41): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759901 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(44) " "Verilog HDL assignment warning at speed_select.v(44): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759916 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(45) " "Verilog HDL assignment warning at speed_select.v(45): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759916 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(48) " "Verilog HDL assignment warning at speed_select.v(48): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759916 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(49) " "Verilog HDL assignment warning at speed_select.v(49): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759916 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(52) " "Verilog HDL assignment warning at speed_select.v(52): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759917 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(53) " "Verilog HDL assignment warning at speed_select.v(53): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759917 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(56) " "Verilog HDL assignment warning at speed_select.v(56): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759917 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(57) " "Verilog HDL assignment warning at speed_select.v(57): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759917 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(60) " "Verilog HDL assignment warning at speed_select.v(60): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759917 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(61) " "Verilog HDL assignment warning at speed_select.v(61): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759917 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_ctrl speed_select.v(31) " "Verilog HDL Always Construct warning at speed_select.v(31): inferring latch(es) for variable \"uart_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1533180759917 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.101 speed_select.v(31) " "Inferred latch for \"uart_ctrl.101\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759918 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.100 speed_select.v(31) " "Inferred latch for \"uart_ctrl.100\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759918 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.011 speed_select.v(31) " "Inferred latch for \"uart_ctrl.011\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759918 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.010 speed_select.v(31) " "Inferred latch for \"uart_ctrl.010\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759918 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.001 speed_select.v(31) " "Inferred latch for \"uart_ctrl.001\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759918 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.000 speed_select.v(31) " "Inferred latch for \"uart_ctrl.000\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759918 "|top|speed_select:speed_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_rx:my_uart_rx\"" {  } { { "top.v" "my_uart_rx" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180759922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "top.v" "my_uart_tx" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180759929 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error uart_tx.v(10) " "Output port \"error\" at uart_tx.v(10) has no driver" {  } { { "uart_tx.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/uart_tx.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1533180759930 "|top|my_uart_tx:my_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave_b2b_reduced spi_slave_b2b_reduced:spi_slave_b2b_instance_reduced " "Elaborating entity \"spi_slave_b2b_reduced\" for hierarchy \"spi_slave_b2b_reduced:spi_slave_b2b_instance_reduced\"" {  } { { "top.v" "spi_slave_b2b_instance_reduced" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180759933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spi_slave_b2b_reduced.v(102) " "Verilog HDL assignment warning at spi_slave_b2b_reduced.v(102): truncated value with size 32 to match size of target (8)" {  } { { "spi_slave_b2b_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_slave_b2b_reduced.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759935 "|top|spi_slave_b2b_reduced:spi_slave_b2b_instance_reduced"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "recived_status spi_slave_b2b_reduced.v(20) " "Output port \"recived_status\" at spi_slave_b2b_reduced.v(20) has no driver" {  } { { "spi_slave_b2b_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_slave_b2b_reduced.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1533180759935 "|top|spi_slave_b2b_reduced:spi_slave_b2b_instance_reduced"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_out pwm_out:pwm_out " "Elaborating entity \"pwm_out\" for hierarchy \"pwm_out:pwm_out\"" {  } { { "top.v" "pwm_out" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180759937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ctrl_reduced spi_ctrl_reduced:spi_ctrl_reduced_instance " "Elaborating entity \"spi_ctrl_reduced\" for hierarchy \"spi_ctrl_reduced:spi_ctrl_reduced_instance\"" {  } { { "top.v" "spi_ctrl_reduced_instance" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180759938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_reduced spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_master_reduced:spi_master_reduced_instance " "Elaborating entity \"spi_master_reduced\" for hierarchy \"spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_master_reduced:spi_master_reduced_instance\"" {  } { { "spi_ctrl_reduced.v" "spi_master_reduced_instance" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_ctrl_reduced.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180759938 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "spi_rx_db spi_master_reduced.v(57) " "Verilog HDL warning at spi_master_reduced.v(57): object spi_rx_db used but never assigned" {  } { { "spi_master_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_master_reduced.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1533180759938 "|top|spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_over spi_master_reduced.v(29) " "Output port \"spi_over\" at spi_master_reduced.v(29) has no driver" {  } { { "spi_master_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_master_reduced.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1533180759938 "|top|spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "receive_status spi_master_reduced.v(31) " "Output port \"receive_status\" at spi_master_reduced.v(31) has no driver" {  } { { "spi_master_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_master_reduced.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1533180759938 "|top|spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave_reduced i2c_slave_reduced:i2c_slave_reduced_instance " "Elaborating entity \"i2c_slave_reduced\" for hierarchy \"i2c_slave_reduced:i2c_slave_reduced_instance\"" {  } { { "top.v" "i2c_slave_reduced_instance" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180759938 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 i2c_slave_reduced.v(35) " "Verilog HDL assignment warning at i2c_slave_reduced.v(35): truncated value with size 8 to match size of target (4)" {  } { { "i2c_slave_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_reduced.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759938 "|top|i2c_slave_reduced:i2c_slave_reduced_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 i2c_slave_reduced.v(42) " "Verilog HDL assignment warning at i2c_slave_reduced.v(42): truncated value with size 8 to match size of target (4)" {  } { { "i2c_slave_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_reduced.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759938 "|top|i2c_slave_reduced:i2c_slave_reduced_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave_op_reduced i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst " "Elaborating entity \"i2c_slave_op_reduced\" for hierarchy \"i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\"" {  } { { "i2c_slave_reduced.v" "i2c_slave_op_reduced_inst" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_reduced.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180759954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_slave_op_reduced.v(232) " "Verilog HDL assignment warning at i2c_slave_op_reduced.v(232): truncated value with size 32 to match size of target (8)" {  } { { "i2c_slave_op_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_op_reduced.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759954 "|top|i2c_slave_reduced:i2c_slave_reduced_instance|i2c_slave_op_reduced:i2c_slave_op_reduced_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_bus_wire i2c_slave_op_reduced.v(91) " "Inferred latch for \"stop_bus_wire\" at i2c_slave_op_reduced.v(91)" {  } { { "i2c_slave_op_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_op_reduced.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759954 "|top|i2c_slave_reduced:i2c_slave_reduced_instance|i2c_slave_op_reduced:i2c_slave_op_reduced_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_bus_wire i2c_slave_op_reduced.v(90) " "Inferred latch for \"start_bus_wire\" at i2c_slave_op_reduced.v(90)" {  } { { "i2c_slave_op_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_op_reduced.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180759954 "|top|i2c_slave_reduced:i2c_slave_reduced_instance|i2c_slave_op_reduced:i2c_slave_op_reduced_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MASTER_reduced I2C_MASTER_reduced:I2C_MASTER_reduced_instance " "Elaborating entity \"I2C_MASTER_reduced\" for hierarchy \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\"" {  } { { "top.v" "I2C_MASTER_reduced_instance" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180759954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_MASTER_reduced.v(92) " "Verilog HDL assignment warning at I2C_MASTER_reduced.v(92): truncated value with size 32 to match size of target (8)" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759954 "|top|I2C_MASTER_reduced:I2C_MASTER_reduced_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_MASTER_reduced.v(127) " "Verilog HDL assignment warning at I2C_MASTER_reduced.v(127): truncated value with size 32 to match size of target (8)" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759954 "|top|I2C_MASTER_reduced:I2C_MASTER_reduced_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_wr_reduced I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance " "Elaborating entity \"I2C_wr_reduced\" for hierarchy \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\"" {  } { { "I2C_MASTER_reduced.v" "I2C_wr_reduced_instance" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180759954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_wr_reduced.v(277) " "Verilog HDL assignment warning at I2C_wr_reduced.v(277): truncated value with size 32 to match size of target (8)" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759954 "|top|I2C_MASTER_reduced:I2C_MASTER_reduced_instance|I2C_wr_reduced:I2C_wr_reduced_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_wr_reduced.v(280) " "Verilog HDL assignment warning at I2C_wr_reduced.v(280): truncated value with size 32 to match size of target (7)" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180759969 "|top|I2C_MASTER_reduced:I2C_MASTER_reduced_instance|I2C_wr_reduced:I2C_wr_reduced_instance"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[5\] " "Converted tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[5\]\" feeding internal logic into a wire" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1533180760269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[4\] " "Converted tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[4\]\" feeding internal logic into a wire" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1533180760269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[3\] " "Converted tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[3\]\" feeding internal logic into a wire" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1533180760269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[2\] " "Converted tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[2\]\" feeding internal logic into a wire" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1533180760269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[1\] " "Converted tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[1\]\" feeding internal logic into a wire" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1533180760269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[0\] " "Converted tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[0\]\" feeding internal logic into a wire" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1533180760269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[6\] " "Converted tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[6\]\" feeding internal logic into a wire" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1533180760269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[7\] " "Converted tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[7\]\" feeding internal logic into a wire" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1533180760269 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1533180760269 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1533180761417 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "BusC\[95\] " "Inserted always-enabled tri-state buffer between \"BusC\[95\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1533180761450 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1533180761450 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[84\] " "bidirectional pin \"BusB\[84\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180761450 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[86\] " "bidirectional pin \"BusB\[86\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180761450 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[59\] " "bidirectional pin \"BusA\[59\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180761450 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[60\] " "bidirectional pin \"BusA\[60\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180761450 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[78\] " "bidirectional pin \"BusB\[78\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180761450 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[79\] " "bidirectional pin \"BusB\[79\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180761450 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[80\] " "bidirectional pin \"BusB\[80\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180761450 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[81\] " "bidirectional pin \"BusB\[81\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180761450 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[83\] " "bidirectional pin \"BusB\[83\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180761450 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[85\] " "bidirectional pin \"BusB\[85\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180761450 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[96\] " "bidirectional pin \"BusC\[96\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180761450 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[98\] " "bidirectional pin \"BusC\[98\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180761450 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1533180761450 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|sda_in I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|ack_status " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|sda_in\" to the node \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|ack_status\" into an OR gate" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1533180761456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ss_rd_sck_b2b spi_slave_b2b_reduced:spi_slave_b2b_instance_reduced\|curr " "Converted the fan-out from the tri-state buffer \"ss_rd_sck_b2b\" to the node \"spi_slave_b2b_reduced:spi_slave_b2b_instance_reduced\|curr\" into an OR gate" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1533180761456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ss_rd_ssel_b2b spi_slave_b2b_reduced:spi_slave_b2b_instance_reduced\|sselr " "Converted the fan-out from the tri-state buffer \"ss_rd_ssel_b2b\" to the node \"spi_slave_b2b_reduced:spi_slave_b2b_instance_reduced\|sselr\" into an OR gate" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1533180761456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "scl_slv_rd i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|start_bus_wire " "Converted the fan-out from the tri-state buffer \"scl_slv_rd\" to the node \"i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|start_bus_wire\" into an OR gate" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1533180761456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i2c_slave_reduced:i2c_slave_reduced_instance\|sda_in i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|stop_bus_wire " "Converted the fan-out from the tri-state buffer \"i2c_slave_reduced:i2c_slave_reduced_instance\|sda_in\" to the node \"i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|stop_bus_wire\" into an OR gate" {  } { { "i2c_slave_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_reduced.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1533180761456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|scl I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|always3 " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|scl\" to the node \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|always3\" into an OR gate" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1533180761456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|scl BusC\[99\] " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|scl\" to the node \"BusC\[99\]\" into an OR gate" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1533180761456 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|scl BusC\[99\] " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|scl\" to the node \"BusC\[99\]\" into an OR gate" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1533180761456 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1533180761456 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "BusC\[95\]~synth " "Node \"BusC\[95\]~synth\"" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533180761891 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1533180761891 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_master_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_master_reduced.v" 47 -1 0 } } { "spi_ctrl_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_ctrl_reduced.v" 8 -1 0 } } { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 76 -1 0 } } { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 70 -1 0 } } { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 75 -1 0 } } { "i2c_slave_op_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_op_reduced.v" 158 -1 0 } } { "spi_slave_b2b_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_slave_b2b_reduced.v" 23 -1 0 } } { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 33 -1 0 } } { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 231 -1 0 } } { "i2c_slave_op_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_op_reduced.v" 39 -1 0 } } { "uart_rx.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/uart_rx.v" 42 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1533180761907 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1533180762550 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "612 " "Implemented 612 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1533180762568 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1533180762568 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "22 " "Implemented 22 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1533180762568 ""} { "Info" "ICUT_CUT_TM_LCELLS" "586 " "Implemented 586 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1533180762568 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1533180762568 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.map.smsg " "Generated suppressed messages file C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180762697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533180762746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 02 11:32:42 2018 " "Processing ended: Thu Aug 02 11:32:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533180762746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533180762746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533180762746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180762746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1533180766101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533180766116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 02 11:32:44 2018 " "Processing started: Thu Aug 02 11:32:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533180766116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1533180766116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1533180766116 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1533180766561 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1533180766561 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1533180766561 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1533180766748 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EPM570T100C5 " "Selected device EPM570T100C5 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1533180766764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1533180767013 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1533180767013 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1533180767115 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1533180767139 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100C5 " "Device EPM240T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1533180767751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1533180767751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1533180767751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1533180767751 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1533180767751 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1533180767751 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 26 " "No exact pin location assignment(s) for 10 pins of 26 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1533180767767 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1533180767867 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1533180767883 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1533180767883 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1533180767883 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1533180767883 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533180767883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533180767883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533180767883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 i2c_slave_reduced:i2c_slave_reduced_instance\|clk " "   1.000 i2c_slave_reduced:i2c_slave_reduced_instance\|clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533180767883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|sda_en_r " "   1.000 i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|sda_en_r" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533180767883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 my_uart_rx:my_uart_rx\|rx_enable_reg " "   1.000 my_uart_rx:my_uart_rx\|rx_enable_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533180767883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     rs232_rx " "   1.000     rs232_rx" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533180767883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 speed_select:speed_select\|buad_clk_rx_reg " "   1.000 speed_select:speed_select\|buad_clk_rx_reg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533180767883 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk " "   1.000 spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533180767883 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1533180767883 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1533180767914 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1533180767914 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1533180767930 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 7 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1533180767952 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "i2c_slave_reduced:i2c_slave_reduced_instance\|clk Global clock " "Automatically promoted some destinations of signal \"i2c_slave_reduced:i2c_slave_reduced_instance\|clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "i2c_slave_reduced:i2c_slave_reduced_instance\|clk " "Destination \"i2c_slave_reduced:i2c_slave_reduced_instance\|clk\" may be non-global or may not use global clock" {  } { { "i2c_slave_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_reduced.v" 32 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1533180767968 ""}  } { { "i2c_slave_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_reduced.v" 32 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1533180767968 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk Global clock " "Automatically promoted some destinations of signal \"spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk " "Destination \"spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk\" may be non-global or may not use global clock" {  } { { "spi_ctrl_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_ctrl_reduced.v" 19 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1533180767968 ""}  } { { "spi_ctrl_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_ctrl_reduced.v" 19 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1533180767968 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "speed_select:speed_select\|buad_clk_rx_reg Global clock " "Automatically promoted signal \"speed_select:speed_select\|buad_clk_rx_reg\" to use Global clock" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 85 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1533180767968 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1533180767968 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1533180767968 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1533180768030 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1533180768115 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1533180768115 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1533180768115 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1533180768115 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 0 0 10 " "Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 10 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1533180768131 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1533180768131 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1533180768131 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 33 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1533180768131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 13 27 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1533180768131 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1533180768131 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1533180768131 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533180768153 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1533180768153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1533180768417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533180768920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1533180768920 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1533180771765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533180771765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1533180771900 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "25 " "Router estimated average interconnect usage is 25% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 12 { 0 ""} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1533180772354 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1533180772354 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1533180773264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533180773264 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.22 " "Total time spent on timing analysis during the Fitter is 1.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1533180773296 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533180773311 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "13 " "Following 13 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[59\] a permanently disabled " "Pin BusA\[59\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { BusA[59] } } } { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533180773357 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusA\[60\] a permanently disabled " "Pin BusA\[60\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { BusA[60] } } } { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533180773357 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusB\[78\] a permanently disabled " "Pin BusB\[78\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { BusB[78] } } } { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533180773357 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusB\[79\] a permanently disabled " "Pin BusB\[79\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { BusB[79] } } } { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533180773357 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusB\[80\] a permanently disabled " "Pin BusB\[80\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { BusB[80] } } } { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533180773357 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusB\[81\] a permanently disabled " "Pin BusB\[81\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { BusB[81] } } } { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533180773357 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusB\[83\] a permanently disabled " "Pin BusB\[83\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { BusB[83] } } } { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533180773357 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusB\[85\] a permanently disabled " "Pin BusB\[85\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { BusB[85] } } } { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533180773357 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[96\] a permanently disabled " "Pin BusC\[96\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { BusC[96] } } } { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533180773357 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[98\] a permanently disabled " "Pin BusC\[98\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { BusC[98] } } } { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533180773357 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusB\[84\] a permanently disabled " "Pin BusB\[84\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { BusB[84] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusB\[84\]" } } } } { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533180773357 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusB\[86\] a permanently disabled " "Pin BusB\[86\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { BusB[86] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusB\[86\]" } } } } { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533180773357 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BusC\[95\] a permanently enabled " "Pin BusC\[95\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { BusC[95] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BusC\[95\]" } } } } { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1533180773357 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1533180773357 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.fit.smsg " "Generated suppressed messages file C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1533180773411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "880 " "Peak virtual memory: 880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533180773480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 02 11:32:53 2018 " "Processing ended: Thu Aug 02 11:32:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533180773480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533180773480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533180773480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1533180773480 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1533180776399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533180776415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 02 11:32:56 2018 " "Processing started: Thu Aug 02 11:32:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533180776415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1533180776415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1533180776415 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1533180777284 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1533180777304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533180777637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 02 11:32:57 2018 " "Processing ended: Thu Aug 02 11:32:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533180777637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533180777637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533180777637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1533180777637 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1533180778987 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1533180780951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533180780965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 02 11:33:00 2018 " "Processing started: Thu Aug 02 11:33:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533180780965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180780965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180780966 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1533180781434 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180782149 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180782387 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180782387 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180782708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180783312 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180783381 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180783428 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180783428 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1533180783428 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk " "create_clock -period 1.000 -name spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1533180783428 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name my_uart_rx:my_uart_rx\|rx_enable_reg my_uart_rx:my_uart_rx\|rx_enable_reg " "create_clock -period 1.000 -name my_uart_rx:my_uart_rx\|rx_enable_reg my_uart_rx:my_uart_rx\|rx_enable_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1533180783428 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name speed_select:speed_select\|buad_clk_rx_reg speed_select:speed_select\|buad_clk_rx_reg " "create_clock -period 1.000 -name speed_select:speed_select\|buad_clk_rx_reg speed_select:speed_select\|buad_clk_rx_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1533180783428 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rs232_rx rs232_rx " "create_clock -period 1.000 -name rs232_rx rs232_rx" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1533180783428 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_slave_reduced:i2c_slave_reduced_instance\|clk i2c_slave_reduced:i2c_slave_reduced_instance\|clk " "create_clock -period 1.000 -name i2c_slave_reduced:i2c_slave_reduced_instance\|clk i2c_slave_reduced:i2c_slave_reduced_instance\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1533180783428 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|sda_en_r i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|sda_en_r " "create_clock -period 1.000 -name i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|sda_en_r i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|sda_en_r" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1533180783428 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180783428 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1533180783453 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1533180783482 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180783482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.986 " "Worst-case setup slack is -11.986" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.986           -1721.583 clk  " "  -11.986           -1721.583 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.251            -152.053 i2c_slave_reduced:i2c_slave_reduced_instance\|clk  " "   -7.251            -152.053 i2c_slave_reduced:i2c_slave_reduced_instance\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.909             -11.765 i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|sda_en_r  " "   -5.909             -11.765 i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|sda_en_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.707            -122.371 spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk  " "   -5.707            -122.371 spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.437             -93.890 speed_select:speed_select\|buad_clk_rx_reg  " "   -5.437             -93.890 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.259              -1.259 my_uart_rx:my_uart_rx\|rx_enable_reg  " "   -1.259              -1.259 my_uart_rx:my_uart_rx\|rx_enable_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180783498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.380 " "Worst-case hold slack is -2.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.380              -6.900 i2c_slave_reduced:i2c_slave_reduced_instance\|clk  " "   -2.380              -6.900 i2c_slave_reduced:i2c_slave_reduced_instance\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.148              -4.278 clk  " "   -2.148              -4.278 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611              -4.888 speed_select:speed_select\|buad_clk_rx_reg  " "   -0.611              -4.888 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.914               0.000 spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk  " "    0.914               0.000 spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.705               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg  " "    1.705               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.877               0.000 i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|sda_en_r  " "    2.877               0.000 i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|sda_en_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180783498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.592 " "Worst-case recovery slack is -4.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.592            -343.668 clk  " "   -4.592            -343.668 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.706              -3.706 rs232_rx  " "   -3.706              -3.706 rs232_rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.278             -38.777 spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk  " "   -2.278             -38.777 spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.089             -38.126 i2c_slave_reduced:i2c_slave_reduced_instance\|clk  " "   -2.089             -38.126 i2c_slave_reduced:i2c_slave_reduced_instance\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.386               0.000 speed_select:speed_select\|buad_clk_rx_reg  " "    1.386               0.000 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180783514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.440 " "Worst-case removal slack is -1.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.440              -1.440 speed_select:speed_select\|buad_clk_rx_reg  " "   -1.440              -1.440 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.358               0.000 i2c_slave_reduced:i2c_slave_reduced_instance\|clk  " "    1.358               0.000 i2c_slave_reduced:i2c_slave_reduced_instance\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.677               0.000 spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk  " "    1.677               0.000 spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.989               0.000 clk  " "    2.989               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.152               0.000 rs232_rx  " "    4.152               0.000 rs232_rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180783514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 rs232_rx  " "   -2.289              -2.289 rs232_rx " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 i2c_slave_reduced:i2c_slave_reduced_instance\|clk  " "    0.234               0.000 i2c_slave_reduced:i2c_slave_reduced_instance\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg  " "    0.234               0.000 my_uart_rx:my_uart_rx\|rx_enable_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 speed_select:speed_select\|buad_clk_rx_reg  " "    0.234               0.000 speed_select:speed_select\|buad_clk_rx_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk  " "    0.234               0.000 spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|sda_en_r  " "    0.500               0.000 i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|sda_en_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1533180783514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180783514 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180783728 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180783768 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180783768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "525 " "Peak virtual memory: 525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533180783869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 02 11:33:03 2018 " "Processing ended: Thu Aug 02 11:33:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533180783869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533180783869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533180783869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180783869 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1533180786332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533180786348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 02 11:33:06 2018 " "Processing started: Thu Aug 02 11:33:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533180786348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1533180786348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1533180786349 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "top.vo top_v.sdo C:/github/pycpld.git/quartus-II/top_evkmimx8mm/simulation/modelsim/ simulation " "Generated files \"top.vo\" and \"top_v.sdo\" in directory \"C:/github/pycpld.git/quartus-II/top_evkmimx8mm/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1533180788337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533180788384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 02 11:33:08 2018 " "Processing ended: Thu Aug 02 11:33:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533180788384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533180788384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533180788384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1533180788384 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Quartus Prime Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1533180789569 ""}
