#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20869e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2086b70 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2091b20 .functor NOT 1, L_0x20bc3b0, C4<0>, C4<0>, C4<0>;
L_0x20bc110 .functor XOR 1, L_0x20bbfb0, L_0x20bc070, C4<0>, C4<0>;
L_0x20bc2a0 .functor XOR 1, L_0x20bc110, L_0x20bc1d0, C4<0>, C4<0>;
v0x20b8490_0 .net *"_ivl_10", 0 0, L_0x20bc1d0;  1 drivers
v0x20b8590_0 .net *"_ivl_12", 0 0, L_0x20bc2a0;  1 drivers
v0x20b8670_0 .net *"_ivl_2", 0 0, L_0x20ba440;  1 drivers
v0x20b8730_0 .net *"_ivl_4", 0 0, L_0x20bbfb0;  1 drivers
v0x20b8810_0 .net *"_ivl_6", 0 0, L_0x20bc070;  1 drivers
v0x20b8940_0 .net *"_ivl_8", 0 0, L_0x20bc110;  1 drivers
v0x20b8a20_0 .net "a", 0 0, v0x20b5430_0;  1 drivers
v0x20b8ac0_0 .net "b", 0 0, v0x20b54d0_0;  1 drivers
v0x20b8b60_0 .net "c", 0 0, v0x20b5570_0;  1 drivers
v0x20b8c00_0 .var "clk", 0 0;
v0x20b8ca0_0 .net "d", 0 0, v0x20b56b0_0;  1 drivers
v0x20b8d40_0 .net "q_dut", 0 0, L_0x20bbd20;  1 drivers
v0x20b8de0_0 .net "q_ref", 0 0, L_0x20b9480;  1 drivers
v0x20b8e80_0 .var/2u "stats1", 159 0;
v0x20b8f20_0 .var/2u "strobe", 0 0;
v0x20b8fc0_0 .net "tb_match", 0 0, L_0x20bc3b0;  1 drivers
v0x20b9080_0 .net "tb_mismatch", 0 0, L_0x2091b20;  1 drivers
v0x20b9140_0 .net "wavedrom_enable", 0 0, v0x20b57a0_0;  1 drivers
v0x20b91e0_0 .net "wavedrom_title", 511 0, v0x20b5840_0;  1 drivers
L_0x20ba440 .concat [ 1 0 0 0], L_0x20b9480;
L_0x20bbfb0 .concat [ 1 0 0 0], L_0x20b9480;
L_0x20bc070 .concat [ 1 0 0 0], L_0x20bbd20;
L_0x20bc1d0 .concat [ 1 0 0 0], L_0x20b9480;
L_0x20bc3b0 .cmp/eeq 1, L_0x20ba440, L_0x20bc2a0;
S_0x2086d00 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x2086b70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2072ea0 .functor NOT 1, v0x20b5430_0, C4<0>, C4<0>, C4<0>;
L_0x2087460 .functor XOR 1, L_0x2072ea0, v0x20b54d0_0, C4<0>, C4<0>;
L_0x2091b90 .functor XOR 1, L_0x2087460, v0x20b5570_0, C4<0>, C4<0>;
L_0x20b9480 .functor XOR 1, L_0x2091b90, v0x20b56b0_0, C4<0>, C4<0>;
v0x2091d90_0 .net *"_ivl_0", 0 0, L_0x2072ea0;  1 drivers
v0x2091e30_0 .net *"_ivl_2", 0 0, L_0x2087460;  1 drivers
v0x2072ff0_0 .net *"_ivl_4", 0 0, L_0x2091b90;  1 drivers
v0x2073090_0 .net "a", 0 0, v0x20b5430_0;  alias, 1 drivers
v0x20b47f0_0 .net "b", 0 0, v0x20b54d0_0;  alias, 1 drivers
v0x20b4900_0 .net "c", 0 0, v0x20b5570_0;  alias, 1 drivers
v0x20b49c0_0 .net "d", 0 0, v0x20b56b0_0;  alias, 1 drivers
v0x20b4a80_0 .net "q", 0 0, L_0x20b9480;  alias, 1 drivers
S_0x20b4be0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x2086b70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x20b5430_0 .var "a", 0 0;
v0x20b54d0_0 .var "b", 0 0;
v0x20b5570_0 .var "c", 0 0;
v0x20b5610_0 .net "clk", 0 0, v0x20b8c00_0;  1 drivers
v0x20b56b0_0 .var "d", 0 0;
v0x20b57a0_0 .var "wavedrom_enable", 0 0;
v0x20b5840_0 .var "wavedrom_title", 511 0;
E_0x2081940/0 .event negedge, v0x20b5610_0;
E_0x2081940/1 .event posedge, v0x20b5610_0;
E_0x2081940 .event/or E_0x2081940/0, E_0x2081940/1;
E_0x2081b90 .event posedge, v0x20b5610_0;
E_0x206b9f0 .event negedge, v0x20b5610_0;
S_0x20b4f30 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x20b4be0;
 .timescale -12 -12;
v0x20b5130_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20b5230 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x20b4be0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20b59a0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x2086b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x20b95b0 .functor NOT 1, v0x20b5430_0, C4<0>, C4<0>, C4<0>;
L_0x20b9620 .functor NOT 1, v0x20b54d0_0, C4<0>, C4<0>, C4<0>;
L_0x20b96b0 .functor AND 1, L_0x20b95b0, L_0x20b9620, C4<1>, C4<1>;
L_0x20b9770 .functor NOT 1, v0x20b5570_0, C4<0>, C4<0>, C4<0>;
L_0x20b9810 .functor AND 1, L_0x20b96b0, L_0x20b9770, C4<1>, C4<1>;
L_0x20b9920 .functor AND 1, L_0x20b9810, v0x20b56b0_0, C4<1>, C4<1>;
L_0x20b9a20 .functor NOT 1, v0x20b5430_0, C4<0>, C4<0>, C4<0>;
L_0x20b9a90 .functor NOT 1, v0x20b54d0_0, C4<0>, C4<0>, C4<0>;
L_0x20b9b50 .functor AND 1, L_0x20b9a20, L_0x20b9a90, C4<1>, C4<1>;
L_0x20b9c60 .functor AND 1, L_0x20b9b50, v0x20b5570_0, C4<1>, C4<1>;
L_0x20b9d80 .functor NOT 1, v0x20b56b0_0, C4<0>, C4<0>, C4<0>;
L_0x20b9df0 .functor AND 1, L_0x20b9c60, L_0x20b9d80, C4<1>, C4<1>;
L_0x20b9f20 .functor OR 1, L_0x20b9920, L_0x20b9df0, C4<0>, C4<0>;
L_0x20ba030 .functor NOT 1, v0x20b5430_0, C4<0>, C4<0>, C4<0>;
L_0x20b9eb0 .functor AND 1, L_0x20ba030, v0x20b54d0_0, C4<1>, C4<1>;
L_0x20ba170 .functor NOT 1, v0x20b5570_0, C4<0>, C4<0>, C4<0>;
L_0x20ba270 .functor AND 1, L_0x20b9eb0, L_0x20ba170, C4<1>, C4<1>;
L_0x20ba380 .functor AND 1, L_0x20ba270, v0x20b56b0_0, C4<1>, C4<1>;
L_0x20ba4e0 .functor OR 1, L_0x20b9f20, L_0x20ba380, C4<0>, C4<0>;
L_0x20ba5f0 .functor NOT 1, v0x20b5430_0, C4<0>, C4<0>, C4<0>;
L_0x20ba820 .functor AND 1, L_0x20ba5f0, v0x20b54d0_0, C4<1>, C4<1>;
L_0x20ba9f0 .functor AND 1, L_0x20ba820, v0x20b5570_0, C4<1>, C4<1>;
L_0x20bac80 .functor NOT 1, v0x20b56b0_0, C4<0>, C4<0>, C4<0>;
L_0x20bae00 .functor AND 1, L_0x20ba9f0, L_0x20bac80, C4<1>, C4<1>;
L_0x20bafe0 .functor OR 1, L_0x20ba4e0, L_0x20bae00, C4<0>, C4<0>;
L_0x20bb0f0 .functor NOT 1, v0x20b54d0_0, C4<0>, C4<0>, C4<0>;
L_0x20bb240 .functor AND 1, v0x20b5430_0, L_0x20bb0f0, C4<1>, C4<1>;
L_0x20bb300 .functor AND 1, L_0x20bb240, v0x20b5570_0, C4<1>, C4<1>;
L_0x20bb4b0 .functor NOT 1, v0x20b56b0_0, C4<0>, C4<0>, C4<0>;
L_0x20bb520 .functor AND 1, L_0x20bb300, L_0x20bb4b0, C4<1>, C4<1>;
L_0x20bb730 .functor OR 1, L_0x20bafe0, L_0x20bb520, C4<0>, C4<0>;
L_0x20bb840 .functor AND 1, v0x20b5430_0, v0x20b54d0_0, C4<1>, C4<1>;
L_0x20bb9c0 .functor NOT 1, v0x20b5570_0, C4<0>, C4<0>, C4<0>;
L_0x20bba30 .functor AND 1, L_0x20bb840, L_0x20bb9c0, C4<1>, C4<1>;
L_0x20bbc60 .functor AND 1, L_0x20bba30, v0x20b56b0_0, C4<1>, C4<1>;
L_0x20bbd20 .functor OR 1, L_0x20bb730, L_0x20bbc60, C4<0>, C4<0>;
v0x20b5c90_0 .net *"_ivl_0", 0 0, L_0x20b95b0;  1 drivers
v0x20b5d70_0 .net *"_ivl_10", 0 0, L_0x20b9920;  1 drivers
v0x20b5e50_0 .net *"_ivl_12", 0 0, L_0x20b9a20;  1 drivers
v0x20b5f40_0 .net *"_ivl_14", 0 0, L_0x20b9a90;  1 drivers
v0x20b6020_0 .net *"_ivl_16", 0 0, L_0x20b9b50;  1 drivers
v0x20b6150_0 .net *"_ivl_18", 0 0, L_0x20b9c60;  1 drivers
v0x20b6230_0 .net *"_ivl_2", 0 0, L_0x20b9620;  1 drivers
v0x20b6310_0 .net *"_ivl_20", 0 0, L_0x20b9d80;  1 drivers
v0x20b63f0_0 .net *"_ivl_22", 0 0, L_0x20b9df0;  1 drivers
v0x20b64d0_0 .net *"_ivl_24", 0 0, L_0x20b9f20;  1 drivers
v0x20b65b0_0 .net *"_ivl_26", 0 0, L_0x20ba030;  1 drivers
v0x20b6690_0 .net *"_ivl_28", 0 0, L_0x20b9eb0;  1 drivers
v0x20b6770_0 .net *"_ivl_30", 0 0, L_0x20ba170;  1 drivers
v0x20b6850_0 .net *"_ivl_32", 0 0, L_0x20ba270;  1 drivers
v0x20b6930_0 .net *"_ivl_34", 0 0, L_0x20ba380;  1 drivers
v0x20b6a10_0 .net *"_ivl_36", 0 0, L_0x20ba4e0;  1 drivers
v0x20b6af0_0 .net *"_ivl_38", 0 0, L_0x20ba5f0;  1 drivers
v0x20b6bd0_0 .net *"_ivl_4", 0 0, L_0x20b96b0;  1 drivers
v0x20b6cb0_0 .net *"_ivl_40", 0 0, L_0x20ba820;  1 drivers
v0x20b6d90_0 .net *"_ivl_42", 0 0, L_0x20ba9f0;  1 drivers
v0x20b6e70_0 .net *"_ivl_44", 0 0, L_0x20bac80;  1 drivers
v0x20b6f50_0 .net *"_ivl_46", 0 0, L_0x20bae00;  1 drivers
v0x20b7030_0 .net *"_ivl_48", 0 0, L_0x20bafe0;  1 drivers
v0x20b7110_0 .net *"_ivl_50", 0 0, L_0x20bb0f0;  1 drivers
v0x20b71f0_0 .net *"_ivl_52", 0 0, L_0x20bb240;  1 drivers
v0x20b72d0_0 .net *"_ivl_54", 0 0, L_0x20bb300;  1 drivers
v0x20b73b0_0 .net *"_ivl_56", 0 0, L_0x20bb4b0;  1 drivers
v0x20b7490_0 .net *"_ivl_58", 0 0, L_0x20bb520;  1 drivers
v0x20b7570_0 .net *"_ivl_6", 0 0, L_0x20b9770;  1 drivers
v0x20b7650_0 .net *"_ivl_60", 0 0, L_0x20bb730;  1 drivers
v0x20b7730_0 .net *"_ivl_62", 0 0, L_0x20bb840;  1 drivers
v0x20b7810_0 .net *"_ivl_64", 0 0, L_0x20bb9c0;  1 drivers
v0x20b78f0_0 .net *"_ivl_66", 0 0, L_0x20bba30;  1 drivers
v0x20b7be0_0 .net *"_ivl_68", 0 0, L_0x20bbc60;  1 drivers
v0x20b7cc0_0 .net *"_ivl_8", 0 0, L_0x20b9810;  1 drivers
v0x20b7da0_0 .net "a", 0 0, v0x20b5430_0;  alias, 1 drivers
v0x20b7e40_0 .net "b", 0 0, v0x20b54d0_0;  alias, 1 drivers
v0x20b7f30_0 .net "c", 0 0, v0x20b5570_0;  alias, 1 drivers
v0x20b8020_0 .net "d", 0 0, v0x20b56b0_0;  alias, 1 drivers
v0x20b8110_0 .net "q", 0 0, L_0x20bbd20;  alias, 1 drivers
S_0x20b8270 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x2086b70;
 .timescale -12 -12;
E_0x20816e0 .event anyedge, v0x20b8f20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20b8f20_0;
    %nor/r;
    %assign/vec4 v0x20b8f20_0, 0;
    %wait E_0x20816e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20b4be0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b56b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b5570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b54d0_0, 0;
    %assign/vec4 v0x20b5430_0, 0;
    %wait E_0x206b9f0;
    %wait E_0x2081b90;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b56b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b5570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b54d0_0, 0;
    %assign/vec4 v0x20b5430_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2081940;
    %load/vec4 v0x20b5430_0;
    %load/vec4 v0x20b54d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x20b5570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x20b56b0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20b56b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b5570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b54d0_0, 0;
    %assign/vec4 v0x20b5430_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20b5230;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2081940;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x20b56b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b5570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20b54d0_0, 0;
    %assign/vec4 v0x20b5430_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2086b70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b8c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20b8f20_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2086b70;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x20b8c00_0;
    %inv;
    %store/vec4 v0x20b8c00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2086b70;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20b5610_0, v0x20b9080_0, v0x20b8a20_0, v0x20b8ac0_0, v0x20b8b60_0, v0x20b8ca0_0, v0x20b8de0_0, v0x20b8d40_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2086b70;
T_7 ;
    %load/vec4 v0x20b8e80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x20b8e80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20b8e80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x20b8e80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20b8e80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20b8e80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20b8e80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2086b70;
T_8 ;
    %wait E_0x2081940;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20b8e80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b8e80_0, 4, 32;
    %load/vec4 v0x20b8fc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x20b8e80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b8e80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20b8e80_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b8e80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x20b8de0_0;
    %load/vec4 v0x20b8de0_0;
    %load/vec4 v0x20b8d40_0;
    %xor;
    %load/vec4 v0x20b8de0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x20b8e80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b8e80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x20b8e80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20b8e80_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/circuit2/iter3/response0/top_module.sv";
