{
  "module_name": "i40e_prototype.h",
  "hash_id": "e295302ace54a3590747a448acb1e1bd94fad5a80b55e2885b7a9ae934db2674",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/i40e/i40e_prototype.h",
  "human_readable_source": " \n \n\n#ifndef _I40E_PROTOTYPE_H_\n#define _I40E_PROTOTYPE_H_\n\n#include \"i40e_type.h\"\n#include \"i40e_alloc.h\"\n#include <linux/avf/virtchnl.h>\n\n \n\n \nint i40e_init_adminq(struct i40e_hw *hw);\nvoid i40e_shutdown_adminq(struct i40e_hw *hw);\nint i40e_clean_arq_element(struct i40e_hw *hw,\n\t\t\t   struct i40e_arq_event_info *e,\n\t\t\t   u16 *events_pending);\nint\ni40e_asq_send_command(struct i40e_hw *hw, struct i40e_aq_desc *desc,\n\t\t      void *buff,   u16  buff_size,\n\t\t      struct i40e_asq_cmd_details *cmd_details);\nint\ni40e_asq_send_command_v2(struct i40e_hw *hw,\n\t\t\t struct i40e_aq_desc *desc,\n\t\t\t void *buff,  \n\t\t\t u16  buff_size,\n\t\t\t struct i40e_asq_cmd_details *cmd_details,\n\t\t\t enum i40e_admin_queue_err *aq_status);\nint\ni40e_asq_send_command_atomic(struct i40e_hw *hw, struct i40e_aq_desc *desc,\n\t\t\t     void *buff,   u16  buff_size,\n\t\t\t     struct i40e_asq_cmd_details *cmd_details,\n\t\t\t     bool is_atomic_context);\nint\ni40e_asq_send_command_atomic_v2(struct i40e_hw *hw,\n\t\t\t\tstruct i40e_aq_desc *desc,\n\t\t\t\tvoid *buff,  \n\t\t\t\tu16  buff_size,\n\t\t\t\tstruct i40e_asq_cmd_details *cmd_details,\n\t\t\t\tbool is_atomic_context,\n\t\t\t\tenum i40e_admin_queue_err *aq_status);\n\n \nvoid i40e_debug_aq(struct i40e_hw *hw, enum i40e_debug_mask mask,\n\t\t   void *desc, void *buffer, u16 buf_len);\n\nbool i40e_check_asq_alive(struct i40e_hw *hw);\nint i40e_aq_queue_shutdown(struct i40e_hw *hw, bool unloading);\nconst char *i40e_aq_str(struct i40e_hw *hw, enum i40e_admin_queue_err aq_err);\n\nint i40e_aq_get_rss_lut(struct i40e_hw *hw, u16 seid,\n\t\t\tbool pf_lut, u8 *lut, u16 lut_size);\nint i40e_aq_set_rss_lut(struct i40e_hw *hw, u16 seid,\n\t\t\tbool pf_lut, u8 *lut, u16 lut_size);\nint i40e_aq_get_rss_key(struct i40e_hw *hw,\n\t\t\tu16 seid,\n\t\t\tstruct i40e_aqc_get_set_rss_key_data *key);\nint i40e_aq_set_rss_key(struct i40e_hw *hw,\n\t\t\tu16 seid,\n\t\t\tstruct i40e_aqc_get_set_rss_key_data *key);\n\nu32 i40e_led_get(struct i40e_hw *hw);\nvoid i40e_led_set(struct i40e_hw *hw, u32 mode, bool blink);\nint i40e_led_set_phy(struct i40e_hw *hw, bool on,\n\t\t     u16 led_addr, u32 mode);\nint i40e_led_get_phy(struct i40e_hw *hw, u16 *led_addr,\n\t\t     u16 *val);\nint i40e_blink_phy_link_led(struct i40e_hw *hw,\n\t\t\t    u32 time, u32 interval);\n\n \n\nint i40e_aq_get_firmware_version(struct i40e_hw *hw,\n\t\t\t\t u16 *fw_major_version, u16 *fw_minor_version,\n\t\t\t\t u32 *fw_build,\n\t\t\t\t u16 *api_major_version, u16 *api_minor_version,\n\t\t\t\t struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_debug_write_register(struct i40e_hw *hw,\n\t\t\t\t u32 reg_addr, u64 reg_val,\n\t\t\t\t struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_debug_read_register(struct i40e_hw *hw,\n\t\t\t\tu32  reg_addr, u64 *reg_val,\n\t\t\t\tstruct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_set_phy_debug(struct i40e_hw *hw, u8 cmd_flags,\n\t\t\t  struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_set_default_vsi(struct i40e_hw *hw, u16 vsi_id,\n\t\t\t    struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_clear_default_vsi(struct i40e_hw *hw, u16 vsi_id,\n\t\t\t      struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_get_phy_capabilities(struct i40e_hw *hw,\n\t\t\t\t bool qualified_modules, bool report_init,\n\t\t\t\t struct i40e_aq_get_phy_abilities_resp *abilities,\n\t\t\t\t struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_set_phy_config(struct i40e_hw *hw,\n\t\t\t   struct i40e_aq_set_phy_config *config,\n\t\t\t   struct i40e_asq_cmd_details *cmd_details);\nint i40e_set_fc(struct i40e_hw *hw, u8 *aq_failures,\n\t\tbool atomic_reset);\nint i40e_aq_set_mac_loopback(struct i40e_hw *hw,\n\t\t\t     bool ena_lpbk,\n\t\t\t     struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_set_phy_int_mask(struct i40e_hw *hw, u16 mask,\n\t\t\t     struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_clear_pxe_mode(struct i40e_hw *hw,\n\t\t\t   struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_set_link_restart_an(struct i40e_hw *hw,\n\t\t\t\tbool enable_link,\n\t\t\t\tstruct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_get_link_info(struct i40e_hw *hw,\n\t\t\t  bool enable_lse, struct i40e_link_status *link,\n\t\t\t  struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_send_driver_version(struct i40e_hw *hw,\n\t\t\t\tstruct i40e_driver_version *dv,\n\t\t\t\tstruct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_add_vsi(struct i40e_hw *hw,\n\t\t    struct i40e_vsi_context *vsi_ctx,\n\t\t    struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_set_vsi_broadcast(struct i40e_hw *hw,\n\t\t\t      u16 vsi_id, bool set_filter,\n\t\t\t      struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_set_vsi_unicast_promiscuous(struct i40e_hw *hw, u16 vsi_id, bool set,\n\t\t\t\t\tstruct i40e_asq_cmd_details *cmd_details,\n\t\t\t\t\tbool rx_only_promisc);\nint i40e_aq_set_vsi_multicast_promiscuous(struct i40e_hw *hw, u16 vsi_id, bool set,\n\t\t\t\t\t  struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_set_vsi_mc_promisc_on_vlan(struct i40e_hw *hw,\n\t\t\t\t       u16 seid, bool enable,\n\t\t\t\t       u16 vid,\n\t\t\t\t       struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_set_vsi_uc_promisc_on_vlan(struct i40e_hw *hw,\n\t\t\t\t       u16 seid, bool enable,\n\t\t\t\t       u16 vid,\n\t\t\t\t       struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_set_vsi_bc_promisc_on_vlan(struct i40e_hw *hw,\n\t\t\t\t       u16 seid, bool enable, u16 vid,\n\t\t\t\t       struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_set_vsi_vlan_promisc(struct i40e_hw *hw,\n\t\t\t\t u16 seid, bool enable,\n\t\t\t\t struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_get_vsi_params(struct i40e_hw *hw,\n\t\t\t   struct i40e_vsi_context *vsi_ctx,\n\t\t\t   struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_update_vsi_params(struct i40e_hw *hw,\n\t\t\t      struct i40e_vsi_context *vsi_ctx,\n\t\t\t      struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_add_veb(struct i40e_hw *hw, u16 uplink_seid,\n\t\t    u16 downlink_seid, u8 enabled_tc,\n\t\t    bool default_port, u16 *pveb_seid,\n\t\t    bool enable_stats,\n\t\t    struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_get_veb_parameters(struct i40e_hw *hw,\n\t\t\t       u16 veb_seid, u16 *switch_id, bool *floating,\n\t\t\t       u16 *statistic_index, u16 *vebs_used,\n\t\t\t       u16 *vebs_free,\n\t\t\t       struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_add_macvlan(struct i40e_hw *hw, u16 vsi_id,\n\t\t\tstruct i40e_aqc_add_macvlan_element_data *mv_list,\n\t\t\tu16 count, struct i40e_asq_cmd_details *cmd_details);\nint\ni40e_aq_add_macvlan_v2(struct i40e_hw *hw, u16 seid,\n\t\t       struct i40e_aqc_add_macvlan_element_data *mv_list,\n\t\t       u16 count, struct i40e_asq_cmd_details *cmd_details,\n\t\t       enum i40e_admin_queue_err *aq_status);\nint i40e_aq_remove_macvlan(struct i40e_hw *hw, u16 vsi_id,\n\t\t\t   struct i40e_aqc_remove_macvlan_element_data *mv_list,\n\t\t\t   u16 count, struct i40e_asq_cmd_details *cmd_details);\nint\ni40e_aq_remove_macvlan_v2(struct i40e_hw *hw, u16 seid,\n\t\t\t  struct i40e_aqc_remove_macvlan_element_data *mv_list,\n\t\t\t  u16 count, struct i40e_asq_cmd_details *cmd_details,\n\t\t\t  enum i40e_admin_queue_err *aq_status);\nint i40e_aq_add_mirrorrule(struct i40e_hw *hw, u16 sw_seid,\n\t\t\t   u16 rule_type, u16 dest_vsi, u16 count, __le16 *mr_list,\n\t\t\t   struct i40e_asq_cmd_details *cmd_details,\n\t\t\t   u16 *rule_id, u16 *rules_used, u16 *rules_free);\nint i40e_aq_delete_mirrorrule(struct i40e_hw *hw, u16 sw_seid,\n\t\t\t      u16 rule_type, u16 rule_id, u16 count, __le16 *mr_list,\n\t\t\t      struct i40e_asq_cmd_details *cmd_details,\n\t\t\t      u16 *rules_used, u16 *rules_free);\n\nint i40e_aq_send_msg_to_vf(struct i40e_hw *hw, u16 vfid,\n\t\t\t   u32 v_opcode, u32 v_retval, u8 *msg, u16 msglen,\n\t\t\t   struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_get_switch_config(struct i40e_hw *hw,\n\t\t\t      struct i40e_aqc_get_switch_config_resp *buf,\n\t\t\t      u16 buf_size, u16 *start_seid,\n\t\t\t      struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_set_switch_config(struct i40e_hw *hw,\n\t\t\t      u16 flags,\n\t\t\t      u16 valid_flags, u8 mode,\n\t\t\t      struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_request_resource(struct i40e_hw *hw,\n\t\t\t     enum i40e_aq_resources_ids resource,\n\t\t\t     enum i40e_aq_resource_access_type access,\n\t\t\t     u8 sdp_number, u64 *timeout,\n\t\t\t     struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_release_resource(struct i40e_hw *hw,\n\t\t\t     enum i40e_aq_resources_ids resource,\n\t\t\t     u8 sdp_number,\n\t\t\t     struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_read_nvm(struct i40e_hw *hw, u8 module_pointer,\n\t\t     u32 offset, u16 length, void *data,\n\t\t     bool last_command,\n\t\t     struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_erase_nvm(struct i40e_hw *hw, u8 module_pointer,\n\t\t      u32 offset, u16 length, bool last_command,\n\t\t      struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_discover_capabilities(struct i40e_hw *hw,\n\t\t\t\t  void *buff, u16 buff_size, u16 *data_size,\n\t\t\t\t  enum i40e_admin_queue_opc list_type_opc,\n\t\t\t\t  struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_update_nvm(struct i40e_hw *hw, u8 module_pointer,\n\t\t       u32 offset, u16 length, void *data,\n\t\t       bool last_command, u8 preservation_flags,\n\t\t       struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_rearrange_nvm(struct i40e_hw *hw,\n\t\t\t  u8 rearrange_nvm,\n\t\t\t  struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_get_lldp_mib(struct i40e_hw *hw, u8 bridge_type,\n\t\t\t u8 mib_type, void *buff, u16 buff_size,\n\t\t\t u16 *local_len, u16 *remote_len,\n\t\t\t struct i40e_asq_cmd_details *cmd_details);\nint\ni40e_aq_set_lldp_mib(struct i40e_hw *hw,\n\t\t     u8 mib_type, void *buff, u16 buff_size,\n\t\t     struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_cfg_lldp_mib_change_event(struct i40e_hw *hw,\n\t\t\t\t      bool enable_update,\n\t\t\t\t      struct i40e_asq_cmd_details *cmd_details);\nint\ni40e_aq_restore_lldp(struct i40e_hw *hw, u8 *setting, bool restore,\n\t\t     struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_stop_lldp(struct i40e_hw *hw, bool shutdown_agent,\n\t\t      bool persist,\n\t\t      struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_set_dcb_parameters(struct i40e_hw *hw,\n\t\t\t       bool dcb_enable,\n\t\t\t       struct i40e_asq_cmd_details\n\t\t\t       *cmd_details);\nint i40e_aq_start_lldp(struct i40e_hw *hw, bool persist,\n\t\t       struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_get_cee_dcb_config(struct i40e_hw *hw,\n\t\t\t       void *buff, u16 buff_size,\n\t\t\t       struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_add_udp_tunnel(struct i40e_hw *hw,\n\t\t\t   u16 udp_port, u8 protocol_index,\n\t\t\t   u8 *filter_index,\n\t\t\t   struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_del_udp_tunnel(struct i40e_hw *hw, u8 index,\n\t\t\t   struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_delete_element(struct i40e_hw *hw, u16 seid,\n\t\t\t   struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_mac_address_write(struct i40e_hw *hw,\n\t\t\t      u16 flags, u8 *mac_addr,\n\t\t\t      struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_config_vsi_bw_limit(struct i40e_hw *hw,\n\t\t\t\tu16 seid, u16 credit, u8 max_credit,\n\t\t\t\tstruct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_dcb_updated(struct i40e_hw *hw,\n\t\t\tstruct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_config_vsi_tc_bw(struct i40e_hw *hw, u16 seid,\n\t\t\t     struct i40e_aqc_configure_vsi_tc_bw_data *bw_data,\n\t\t\t     struct i40e_asq_cmd_details *cmd_details);\nint\ni40e_aq_config_switch_comp_ets(struct i40e_hw *hw,\n\t\t\t       u16 seid,\n\t\t\t       struct i40e_aqc_configure_switching_comp_ets_data *ets_data,\n\t\t\t       enum i40e_admin_queue_opc opcode,\n\t\t\t       struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_config_switch_comp_bw_config(struct i40e_hw *hw,\n\tu16 seid,\n\tstruct i40e_aqc_configure_switching_comp_bw_config_data *bw_data,\n\tstruct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_query_vsi_bw_config(struct i40e_hw *hw,\n\t\t\t\tu16 seid,\n\t\t\t\tstruct i40e_aqc_query_vsi_bw_config_resp *bw_data,\n\t\t\t\tstruct i40e_asq_cmd_details *cmd_details);\nint\ni40e_aq_query_vsi_ets_sla_config(struct i40e_hw *hw,\n\t\t\t\t u16 seid,\n\t\t\t\t struct i40e_aqc_query_vsi_ets_sla_config_resp *bw_data,\n\t\t\t\t struct i40e_asq_cmd_details *cmd_details);\nint\ni40e_aq_query_switch_comp_ets_config(struct i40e_hw *hw,\n\t\t\t\t     u16 seid,\n\t\t\t\t     struct i40e_aqc_query_switching_comp_ets_config_resp *bw_data,\n\t\t\t\t     struct i40e_asq_cmd_details *cmd_details);\nint\ni40e_aq_query_port_ets_config(struct i40e_hw *hw,\n\t\t\t      u16 seid,\n\t\t\t      struct i40e_aqc_query_port_ets_config_resp *bw_data,\n\t\t\t      struct i40e_asq_cmd_details *cmd_details);\nint\ni40e_aq_query_switch_comp_bw_config(struct i40e_hw *hw,\n\t\t\t\t    u16 seid,\n\t\t\t\t    struct i40e_aqc_query_switching_comp_bw_config_resp *bw_data,\n\t\t\t\t    struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_resume_port_tx(struct i40e_hw *hw,\n\t\t\t   struct i40e_asq_cmd_details *cmd_details);\nint\ni40e_aq_add_cloud_filters_bb(struct i40e_hw *hw, u16 seid,\n\t\t\t     struct i40e_aqc_cloud_filters_element_bb *filters,\n\t\t\t     u8 filter_count);\nint\ni40e_aq_add_cloud_filters(struct i40e_hw *hw, u16 vsi,\n\t\t\t  struct i40e_aqc_cloud_filters_element_data *filters,\n\t\t\t  u8 filter_count);\nint\ni40e_aq_rem_cloud_filters(struct i40e_hw *hw, u16 vsi,\n\t\t\t  struct i40e_aqc_cloud_filters_element_data *filters,\n\t\t\t  u8 filter_count);\nint\ni40e_aq_rem_cloud_filters_bb(struct i40e_hw *hw, u16 seid,\n\t\t\t     struct i40e_aqc_cloud_filters_element_bb *filters,\n\t\t\t     u8 filter_count);\nint i40e_read_lldp_cfg(struct i40e_hw *hw,\n\t\t       struct i40e_lldp_variables *lldp_cfg);\nint\ni40e_aq_suspend_port_tx(struct i40e_hw *hw, u16 seid,\n\t\t\tstruct i40e_asq_cmd_details *cmd_details);\n \nint i40e_init_shared_code(struct i40e_hw *hw);\nint i40e_pf_reset(struct i40e_hw *hw);\nvoid i40e_clear_hw(struct i40e_hw *hw);\nvoid i40e_clear_pxe_mode(struct i40e_hw *hw);\nint i40e_get_link_status(struct i40e_hw *hw, bool *link_up);\nint i40e_update_link_info(struct i40e_hw *hw);\nint i40e_get_mac_addr(struct i40e_hw *hw, u8 *mac_addr);\nint i40e_read_bw_from_alt_ram(struct i40e_hw *hw,\n\t\t\t      u32 *max_bw, u32 *min_bw, bool *min_valid,\n\t\t\t      bool *max_valid);\nint\ni40e_aq_configure_partition_bw(struct i40e_hw *hw,\n\t\t\t       struct i40e_aqc_configure_partition_bw_data *bw_data,\n\t\t\t       struct i40e_asq_cmd_details *cmd_details);\nint i40e_get_port_mac_addr(struct i40e_hw *hw, u8 *mac_addr);\nint i40e_read_pba_string(struct i40e_hw *hw, u8 *pba_num,\n\t\t\t u32 pba_num_size);\nvoid i40e_pre_tx_queue_cfg(struct i40e_hw *hw, u32 queue, bool enable);\n \nint i40e_init_nvm(struct i40e_hw *hw);\nint i40e_acquire_nvm(struct i40e_hw *hw,\n\t\t     enum i40e_aq_resource_access_type access);\nvoid i40e_release_nvm(struct i40e_hw *hw);\nint i40e_read_nvm_word(struct i40e_hw *hw, u16 offset,\n\t\t       u16 *data);\nint i40e_read_nvm_module_data(struct i40e_hw *hw,\n\t\t\t      u8 module_ptr,\n\t\t\t      u16 module_offset,\n\t\t\t      u16 data_offset,\n\t\t\t      u16 words_data_size,\n\t\t\t      u16 *data_ptr);\nint i40e_read_nvm_buffer(struct i40e_hw *hw, u16 offset,\n\t\t\t u16 *words, u16 *data);\nint i40e_update_nvm_checksum(struct i40e_hw *hw);\nint i40e_validate_nvm_checksum(struct i40e_hw *hw,\n\t\t\t       u16 *checksum);\nint i40e_nvmupd_command(struct i40e_hw *hw,\n\t\t\tstruct i40e_nvm_access *cmd,\n\t\t\tu8 *bytes, int *errno);\nvoid i40e_nvmupd_check_wait_event(struct i40e_hw *hw, u16 opcode,\n\t\t\t\t  struct i40e_aq_desc *desc);\nvoid i40e_nvmupd_clear_wait_state(struct i40e_hw *hw);\nvoid i40e_set_pci_config_data(struct i40e_hw *hw, u16 link_status);\n\nint i40e_set_mac_type(struct i40e_hw *hw);\n\nextern struct i40e_rx_ptype_decoded i40e_ptype_lookup[];\n\nstatic inline struct i40e_rx_ptype_decoded decode_rx_desc_ptype(u8 ptype)\n{\n\treturn i40e_ptype_lookup[ptype];\n}\n\n \nstatic inline enum virtchnl_link_speed\ni40e_virtchnl_link_speed(enum i40e_aq_link_speed link_speed)\n{\n\tswitch (link_speed) {\n\tcase I40E_LINK_SPEED_100MB:\n\t\treturn VIRTCHNL_LINK_SPEED_100MB;\n\tcase I40E_LINK_SPEED_1GB:\n\t\treturn VIRTCHNL_LINK_SPEED_1GB;\n\tcase I40E_LINK_SPEED_2_5GB:\n\t\treturn VIRTCHNL_LINK_SPEED_2_5GB;\n\tcase I40E_LINK_SPEED_5GB:\n\t\treturn VIRTCHNL_LINK_SPEED_5GB;\n\tcase I40E_LINK_SPEED_10GB:\n\t\treturn VIRTCHNL_LINK_SPEED_10GB;\n\tcase I40E_LINK_SPEED_40GB:\n\t\treturn VIRTCHNL_LINK_SPEED_40GB;\n\tcase I40E_LINK_SPEED_20GB:\n\t\treturn VIRTCHNL_LINK_SPEED_20GB;\n\tcase I40E_LINK_SPEED_25GB:\n\t\treturn VIRTCHNL_LINK_SPEED_25GB;\n\tcase I40E_LINK_SPEED_UNKNOWN:\n\tdefault:\n\t\treturn VIRTCHNL_LINK_SPEED_UNKNOWN;\n\t}\n}\n\n \n\n \nint i40e_set_filter_control(struct i40e_hw *hw,\n\t\t\t    struct i40e_filter_control_settings *settings);\nint i40e_aq_add_rem_control_packet_filter(struct i40e_hw *hw,\n\t\t\t\t\t  u8 *mac_addr, u16 ethtype, u16 flags,\n\t\t\t\t\t  u16 vsi_seid, u16 queue, bool is_add,\n\t\t\t\t\t  struct i40e_control_filter_stats *stats,\n\t\t\t\t\t  struct i40e_asq_cmd_details *cmd_details);\nint i40e_aq_debug_dump(struct i40e_hw *hw, u8 cluster_id,\n\t\t       u8 table_id, u32 start_index, u16 buff_size,\n\t\t       void *buff, u16 *ret_buff_size,\n\t\t       u8 *ret_next_table, u32 *ret_next_index,\n\t\t       struct i40e_asq_cmd_details *cmd_details);\nvoid i40e_add_filter_to_drop_tx_flow_control_frames(struct i40e_hw *hw,\n\t\t\t\t\t\t    u16 vsi_seid);\nint i40e_aq_rx_ctl_read_register(struct i40e_hw *hw,\n\t\t\t\t u32 reg_addr, u32 *reg_val,\n\t\t\t\t struct i40e_asq_cmd_details *cmd_details);\nu32 i40e_read_rx_ctl(struct i40e_hw *hw, u32 reg_addr);\nint i40e_aq_rx_ctl_write_register(struct i40e_hw *hw,\n\t\t\t\t  u32 reg_addr, u32 reg_val,\n\t\t\t\t  struct i40e_asq_cmd_details *cmd_details);\nvoid i40e_write_rx_ctl(struct i40e_hw *hw, u32 reg_addr, u32 reg_val);\nint\ni40e_aq_set_phy_register_ext(struct i40e_hw *hw,\n\t\t\t     u8 phy_select, u8 dev_addr, bool page_change,\n\t\t\t     bool set_mdio, u8 mdio_num,\n\t\t\t     u32 reg_addr, u32 reg_val,\n\t\t\t     struct i40e_asq_cmd_details *cmd_details);\nint\ni40e_aq_get_phy_register_ext(struct i40e_hw *hw,\n\t\t\t     u8 phy_select, u8 dev_addr, bool page_change,\n\t\t\t     bool set_mdio, u8 mdio_num,\n\t\t\t     u32 reg_addr, u32 *reg_val,\n\t\t\t     struct i40e_asq_cmd_details *cmd_details);\n\n \n#define i40e_aq_set_phy_register(hw, ps, da, pc, ra, rv, cd)\t\t\\\n\ti40e_aq_set_phy_register_ext(hw, ps, da, pc, false, 0, ra, rv, cd)\n#define i40e_aq_get_phy_register(hw, ps, da, pc, ra, rv, cd)\t\t\\\n\ti40e_aq_get_phy_register_ext(hw, ps, da, pc, false, 0, ra, rv, cd)\n\nint i40e_read_phy_register_clause22(struct i40e_hw *hw,\n\t\t\t\t    u16 reg, u8 phy_addr, u16 *value);\nint i40e_write_phy_register_clause22(struct i40e_hw *hw,\n\t\t\t\t     u16 reg, u8 phy_addr, u16 value);\nint i40e_read_phy_register_clause45(struct i40e_hw *hw,\n\t\t\t\t    u8 page, u16 reg, u8 phy_addr, u16 *value);\nint i40e_write_phy_register_clause45(struct i40e_hw *hw,\n\t\t\t\t     u8 page, u16 reg, u8 phy_addr, u16 value);\nint i40e_read_phy_register(struct i40e_hw *hw, u8 page, u16 reg,\n\t\t\t   u8 phy_addr, u16 *value);\nint i40e_write_phy_register(struct i40e_hw *hw, u8 page, u16 reg,\n\t\t\t    u8 phy_addr, u16 value);\nu8 i40e_get_phy_address(struct i40e_hw *hw, u8 dev_num);\nint i40e_blink_phy_link_led(struct i40e_hw *hw,\n\t\t\t    u32 time, u32 interval);\nint i40e_aq_write_ddp(struct i40e_hw *hw, void *buff,\n\t\t      u16 buff_size, u32 track_id,\n\t\t      u32 *error_offset, u32 *error_info,\n\t\t      struct i40e_asq_cmd_details *\n\t\t      cmd_details);\nint i40e_aq_get_ddp_list(struct i40e_hw *hw, void *buff,\n\t\t\t u16 buff_size, u8 flags,\n\t\t\t struct i40e_asq_cmd_details *\n\t\t\t cmd_details);\nstruct i40e_generic_seg_header *\ni40e_find_segment_in_package(u32 segment_type,\n\t\t\t     struct i40e_package_header *pkg_header);\nstruct i40e_profile_section_header *\ni40e_find_section_in_profile(u32 section_type,\n\t\t\t     struct i40e_profile_segment *profile);\nint\ni40e_write_profile(struct i40e_hw *hw, struct i40e_profile_segment *i40e_seg,\n\t\t   u32 track_id);\nint\ni40e_rollback_profile(struct i40e_hw *hw, struct i40e_profile_segment *i40e_seg,\n\t\t      u32 track_id);\nint\ni40e_add_pinfo_to_list(struct i40e_hw *hw,\n\t\t       struct i40e_profile_segment *profile,\n\t\t       u8 *profile_info_sec, u32 track_id);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}