Time resolution is 1 ps
Memory Collision Error on RAMB36E1 : tb_bram_combine.aaa.design_1_i.axi_bram_ctrl_0_bram.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 1000.000 ns.
A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
Memory Collision Error on RAMB36E1 : tb_bram_combine.aaa.design_1_i.axi_bram_ctrl_0_bram.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 1000.000 ns.
A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
Memory Collision Error on RAMB36E1 : tb_bram_combine.aaa.design_1_i.axi_bram_ctrl_0_bram.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 1100.000 ns.
A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
Memory Collision Error on RAMB36E1 : tb_bram_combine.aaa.design_1_i.axi_bram_ctrl_0_bram.U0.inst_blk_mem_gen.\gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 1100.000 ns.
A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle.
