// Seed: 931267366
module module_0 (
    output tri1 id_0,
    input wand id_1,
    input wor id_2,
    output tri1 id_3,
    input wor id_4,
    output uwire id_5,
    input tri0 id_6,
    output uwire id_7,
    input supply0 id_8,
    input tri1 id_9,
    output tri1 id_10,
    output wand id_11
);
  for (id_13 = 1; 1; id_10 = 1'd0) uwire id_14, id_15, id_16 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    output tri   id_1,
    output tri0  id_2
);
  assign id_1 = 1'h0;
  wire id_4 = id_0 - ~1, id_5;
  module_0(
      id_2, id_0, id_0, id_1, id_0, id_1, id_0, id_1, id_0, id_0, id_2, id_1
  );
endmodule
