// Seed: 1190611358
module module_0 ();
  logic id_1;
  parameter id_2 = 1;
endmodule
module module_1 (
    output logic id_0,
    output tri id_1
    , id_5,
    input tri id_2,
    output supply1 id_3
);
  always @(negedge (id_5#(.id_5(1),
      .id_5(1),
      .id_5(-1),
      .id_5(1),
      .id_2(1),
      .id_5(1 ? 1 : 1'b0)
  )))
  begin : LABEL_0
    if (-1) begin : LABEL_1
      disable id_6;
      fork
        id_0 <= id_6 | id_2 == id_2 | 1'b0;
        id_7(-1);
      join_any
    end
  end
  nand primCall (id_0, id_2, id_5);
  module_0 modCall_1 ();
  supply0 id_8 = 1, id_9 = id_5, id_10 = 1;
endmodule
