INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/src/clock_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_divider'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/C27Charles.Liermann/Documents/ECE281/ICE_ICE_BABY/ece281-ice4/src/top_basys3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_basys3'
