// Seed: 2880104217
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    output uwire   id_2
);
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    reg id_13,
    input supply0 id_3,
    input tri1 id_4,
    input wand id_5,
    output wand id_6,
    input tri0 id_7,
    input wand id_8,
    output tri id_9,
    output wire id_10,
    input uwire id_11
);
  assign id_10 = 1 - 1'h0;
  always id_13 <= 1'b0 - 1;
  wire id_14;
  module_0(
      id_6, id_10, id_6
  );
  assign id_13 = id_11 - 1;
endmodule
