$date
	Thu Apr 30 23:29:16 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fourbitSRlatchTB $end
$var wire 4 ! Q [3:0] $end
$var wire 4 " Qbar [3:0] $end
$var reg 1 # En $end
$var reg 4 $ Reset [3:0] $end
$var reg 4 % Set [3:0] $end
$scope module DUT $end
$var wire 1 & En $end
$var wire 4 ' Q [3:0] $end
$var wire 4 ( Qbar [3:0] $end
$var wire 4 ) Reset [3:0] $end
$var wire 4 * Set [3:0] $end
$scope module Sr1 $end
$var wire 1 & En $end
$var wire 1 + Qbar $end
$var wire 1 , Reset $end
$var wire 1 - Set $end
$var reg 1 . Q $end
$upscope $end
$scope module Sr2 $end
$var wire 1 & En $end
$var wire 1 / Qbar $end
$var wire 1 0 Reset $end
$var wire 1 1 Set $end
$var reg 1 2 Q $end
$upscope $end
$scope module Sr3 $end
$var wire 1 & En $end
$var wire 1 3 Qbar $end
$var wire 1 4 Reset $end
$var wire 1 5 Set $end
$var reg 1 6 Q $end
$upscope $end
$scope module Sr4 $end
$var wire 1 & En $end
$var wire 1 7 Qbar $end
$var wire 1 8 Reset $end
$var wire 1 9 Set $end
$var reg 1 : Q $end
$upscope $end
$upscope $end
$scope task initialize $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x:
09
08
x7
x6
05
04
x3
x2
01
00
x/
x.
0-
0,
x+
b0 *
b0 )
bx (
bx '
1&
b0 %
b0 $
1#
bx "
bx !
$end
#5
1+
1/
13
17
b1111 "
b1111 (
0.
02
06
0:
b0 !
b0 '
1,
10
14
18
b1111 $
b1111 )
#10
0,
00
04
08
b0 $
b0 )
#15
0+
03
b1010 "
b1010 (
1.
16
b101 !
b101 '
10
18
1-
15
b1010 $
b1010 )
b101 %
b101 *
#20
00
08
0-
19
0#
0&
b0 $
b0 )
b1100 %
b1100 *
#25
07
0/
b0 "
b0 (
1:
12
b1111 !
b1111 '
1-
11
1#
1&
b1111 %
b1111 *
#30
1+
1/
b11 "
b11 (
0.
02
b1100 !
b1100 '
1,
10
0-
01
b11 $
b11 )
b1100 %
b1100 *
#40
0/
13
b101 "
b101 (
12
06
b1010 !
b1010 '
00
14
11
05
b101 $
b101 )
b1010 %
b1010 *
#45
