Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Fri Nov 27 18:03:47 2015
| Host         : maicuong running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CONTROLLOR_VHDL_timing_summary_routed.rpt -rpx CONTROLLOR_VHDL_timing_summary_routed.rpx
| Design       : CONTROLLOR_VHDL
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -99.781   -14708.788                   1235                 2010        0.113        0.000                      0                 2010        0.500        0.000                       0                  1051  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 1.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -99.781   -14708.788                   1235                 2010        0.113        0.000                      0                 2010        0.500        0.000                       0                  1051  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1235  Failing Endpoints,  Worst Slack      -99.781ns,  Total Violation   -14708.788ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -99.781ns  (required time - arrival time)
  Source:                 TEXT_INPUT/COUNT_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        107.749ns  (logic 38.520ns (35.750%)  route 69.229ns (64.250%))
  Logic Levels:           180  (CARRY4=100 LUT2=9 LUT3=4 LUT4=12 LUT5=10 LUT6=34 MUXF7=6 MUXF8=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 12.687 - 8.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.665     5.117    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  TEXT_INPUT/COUNT_OUT_reg[2]/Q
                         net (fo=5, routed)           0.981     6.554    TEXT_INPUT/count_out_reg_reg[1][2]
    SLICE_X17Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.678 r  TEXT_INPUT/count_out_reg[27]_i_116/O
                         net (fo=1, routed)           0.000     6.678    BYTE/S[1]
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.228 r  BYTE/count_out_reg_reg[27]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.228    BYTE/count_out_reg_reg[27]_i_90_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  BYTE/count_out_reg_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.009     7.351    BYTE/count_out_reg_reg[27]_i_64_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  BYTE/count_out_reg_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.465    BYTE/count_out_reg_reg[27]_i_37_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  BYTE/count_out_reg_reg[27]_i_15/CO[3]
                         net (fo=87, routed)          1.050     8.629    BYTE/count_out_reg_reg[27]_i_15_n_0
    SLICE_X18Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.753 r  BYTE/count_out_reg[27]_i_108/O
                         net (fo=1, routed)           0.000     8.753    BYTE/count_out_reg[27]_i_108_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.303 r  BYTE/count_out_reg_reg[27]_i_85/CO[3]
                         net (fo=1, routed)           0.000     9.303    BYTE/count_out_reg_reg[27]_i_85_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  BYTE/count_out_reg_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.417    BYTE/count_out_reg_reg[27]_i_59_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  BYTE/count_out_reg_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.531    BYTE/count_out_reg_reg[27]_i_31_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  BYTE/count_out_reg_reg[27]_i_14/CO[3]
                         net (fo=69, routed)          1.245    10.891    BYTE/count_out_reg_reg[27]_i_14_n_0
    SLICE_X16Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.015 r  BYTE/count_out_reg[8]_i_2__0/O
                         net (fo=7, routed)           0.488    11.503    SET/COUNT_OUT_reg[8]
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.627 r  SET/count_out_reg[27]_i_50/O
                         net (fo=1, routed)           0.799    12.425    SET/count_out_reg[27]_i_50_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.975 r  SET/count_out_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.975    SET/count_out_reg_reg[27]_i_17_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  SET/count_out_reg_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.092    SET/count_out_reg_reg[27]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  SET/count_out_reg_reg[27]_i_2/CO[3]
                         net (fo=123, routed)         1.333    14.542    BYTE/count_out_reg_reg[31]_9[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.666 r  BYTE/count_out_reg[1]_i_2/O
                         net (fo=28, routed)          0.734    15.400    BYTE/count_out_reg_reg[1]_0
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.124    15.524 r  BYTE/count_out_reg[31]_i_455/O
                         net (fo=1, routed)           0.000    15.524    SET/count_out_reg_reg[0]_0[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.056 r  SET/count_out_reg_reg[31]_i_416/CO[3]
                         net (fo=1, routed)           0.000    16.056    SET/count_out_reg_reg[31]_i_416_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.170 r  SET/count_out_reg_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    16.170    SET/count_out_reg_reg[31]_i_330_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.284 r  SET/count_out_reg_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.284    SET/count_out_reg_reg[31]_i_222_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.398 r  SET/count_out_reg_reg[31]_i_134/CO[3]
                         net (fo=108, routed)         1.163    17.561    BYTE/count_out_reg_reg[31]_8[0]
    SLICE_X15Y32         LUT3 (Prop_lut3_I2_O)        0.124    17.685 r  BYTE/count_out_reg[31]_i_460/O
                         net (fo=1, routed)           0.000    17.685    SET/count_out_reg_reg[0]_2[0]
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.217 r  SET/count_out_reg_reg[31]_i_421/CO[3]
                         net (fo=1, routed)           0.000    18.217    SET/count_out_reg_reg[31]_i_421_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  SET/count_out_reg_reg[31]_i_335/CO[3]
                         net (fo=1, routed)           0.000    18.331    SET/count_out_reg_reg[31]_i_335_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  SET/count_out_reg_reg[31]_i_228/CO[3]
                         net (fo=1, routed)           0.000    18.445    SET/count_out_reg_reg[31]_i_228_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.559 r  SET/count_out_reg_reg[31]_i_136/CO[3]
                         net (fo=90, routed)          1.137    19.696    BYTE/count_out_reg_reg[30]_1[0]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    19.820 r  BYTE/count_out_reg[31]_i_450/O
                         net (fo=1, routed)           0.000    19.820    SET/count_out_reg_reg[0]_3[0]
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.333 r  SET/count_out_reg_reg[31]_i_411/CO[3]
                         net (fo=1, routed)           0.000    20.333    SET/count_out_reg_reg[31]_i_411_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.450 r  SET/count_out_reg_reg[31]_i_325/CO[3]
                         net (fo=1, routed)           0.000    20.450    SET/count_out_reg_reg[31]_i_325_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.567 r  SET/count_out_reg_reg[31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    20.567    SET/count_out_reg_reg[31]_i_216_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.684 r  SET/count_out_reg_reg[31]_i_133/CO[3]
                         net (fo=72, routed)          1.224    21.908    SET/count_out_reg_reg[31]_i_133_n_0
    SLICE_X18Y32         LUT5 (Prop_lut5_I3_O)        0.124    22.032 r  SET/count_out_reg[31]_i_466/O
                         net (fo=1, routed)           0.000    22.032    SET/count_out_reg[31]_i_466_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.564 r  SET/count_out_reg_reg[31]_i_431/CO[3]
                         net (fo=1, routed)           0.000    22.564    SET/count_out_reg_reg[31]_i_431_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.678 r  SET/count_out_reg_reg[31]_i_347/CO[3]
                         net (fo=1, routed)           0.000    22.678    SET/count_out_reg_reg[31]_i_347_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.792 r  SET/count_out_reg_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    22.792    SET/count_out_reg_reg[31]_i_240_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.906 f  SET/count_out_reg_reg[31]_i_143/CO[3]
                         net (fo=84, routed)          1.258    24.164    SET/count_out_reg_reg[31]_i_143_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.288 r  SET/count_out_reg[31]_i_247/O
                         net (fo=1, routed)           0.476    24.764    SET/count_out_reg[31]_i_247_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.149 r  SET/count_out_reg_reg[31]_i_144/CO[3]
                         net (fo=67, routed)          1.018    26.167    SET/count_out_reg_reg[31]_i_144_n_0
    SLICE_X20Y35         LUT2 (Prop_lut2_I1_O)        0.124    26.291 r  SET/count_out_reg[31]_i_40/O
                         net (fo=6, routed)           0.343    26.634    SET/count_out_reg[31]_i_40_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    26.758 r  SET/count_out_reg[31]_i_430/O
                         net (fo=1, routed)           0.000    26.758    SET/count_out_reg[31]_i_430_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.290 r  SET/count_out_reg_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    27.290    SET/count_out_reg_reg[31]_i_340_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  SET/count_out_reg_reg[31]_i_234/CO[3]
                         net (fo=1, routed)           0.000    27.404    SET/count_out_reg_reg[31]_i_234_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  SET/count_out_reg_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.518    SET/count_out_reg_reg[31]_i_137_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 f  SET/count_out_reg_reg[31]_i_39/CO[3]
                         net (fo=54, routed)          1.015    28.647    SET/count_out_reg_reg[31]_i_39_n_0
    SLICE_X19Y39         LUT6 (Prop_lut6_I1_O)        0.124    28.771 r  SET/count_out_reg[31]_i_392/O
                         net (fo=1, routed)           0.629    29.400    SET/count_out_reg[31]_i_392_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.926 r  SET/count_out_reg_reg[31]_i_305/CO[3]
                         net (fo=1, routed)           0.000    29.926    SET/count_out_reg_reg[31]_i_305_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.040 r  SET/count_out_reg_reg[31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    30.040    SET/count_out_reg_reg[31]_i_197_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.154 r  SET/count_out_reg_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    30.154    SET/count_out_reg_reg[31]_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.268 f  SET/count_out_reg_reg[31]_i_35/CO[3]
                         net (fo=53, routed)          1.012    31.280    SET/count_out_reg_reg[31]_0[0]
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124    31.404 r  SET/count_out_reg[31]_i_406/O
                         net (fo=1, routed)           0.655    32.059    SET/count_out_reg[31]_i_406_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.585 r  SET/count_out_reg_reg[31]_i_320/CO[3]
                         net (fo=1, routed)           0.000    32.585    SET/count_out_reg_reg[31]_i_320_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.699 r  SET/count_out_reg_reg[31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    32.699    SET/count_out_reg_reg[31]_i_211_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.813 r  SET/count_out_reg_reg[31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    32.813    SET/count_out_reg_reg[31]_i_127_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.927 r  SET/count_out_reg_reg[31]_i_37/CO[3]
                         net (fo=35, routed)          1.268    34.196    SET/count_out_reg_reg[31]_i_37_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124    34.320 r  SET/count_out_reg[31]_i_405/O
                         net (fo=1, routed)           0.000    34.320    SET/count_out_reg[31]_i_405_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.852 r  SET/count_out_reg_reg[31]_i_315/CO[3]
                         net (fo=1, routed)           0.000    34.852    SET/count_out_reg_reg[31]_i_315_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.966 r  SET/count_out_reg_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    34.966    SET/count_out_reg_reg[31]_i_206_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.080 r  SET/count_out_reg_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    35.080    SET/count_out_reg_reg[31]_i_121_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.194 r  SET/count_out_reg_reg[31]_i_36/CO[3]
                         net (fo=17, routed)          1.210    36.404    SET/count_out_reg_reg[31]_i_36_n_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124    36.528 r  SET/count_out_reg[31]_i_8/O
                         net (fo=10, routed)          0.614    37.142    SET/count_out_reg[31]_i_8_n_0
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.124    37.266 r  SET/count_out_reg[31]_i_31/O
                         net (fo=1, routed)           0.000    37.266    SET/count_out_reg[31]_i_31_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.667 r  SET/count_out_reg_reg[31]_i_7/CO[3]
                         net (fo=48, routed)          1.056    38.723    SET/count_out_reg_reg[31]_1[0]
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.124    38.847 r  SET/count_out_reg[31]_i_386/O
                         net (fo=2, routed)           1.126    39.972    RSET/count_out_reg_reg[2]_0
    SLICE_X17Y28         LUT4 (Prop_lut4_I1_O)        0.124    40.096 r  RSET/count_out_reg[31]_i_286/O
                         net (fo=1, routed)           0.000    40.096    RSET/count_out_reg[31]_i_286_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.646 r  RSET/count_out_reg_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    40.646    RSET/count_out_reg_reg[31]_i_173_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.760 r  RSET/count_out_reg_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.760    RSET/count_out_reg_reg[31]_i_93_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.874 r  RSET/count_out_reg_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.874    SET/count_out_reg_reg[22]_0[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.988 r  SET/count_out_reg_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          0.865    41.854    SET/count_out_reg_reg[31]_i_6_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I3_O)        0.124    41.978 r  SET/count_out_reg[0]_i_39/O
                         net (fo=8, routed)           0.725    42.702    SET/count_out_reg[0]_i_39_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124    42.826 r  SET/count_out_reg[31]_i_357/O
                         net (fo=4, routed)           0.509    43.335    SET/count_out_reg[31]_i_357_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.885 r  SET/count_out_reg_reg[31]_i_255/CO[3]
                         net (fo=1, routed)           0.000    43.885    SET/count_out_reg_reg[31]_i_255_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  SET/count_out_reg_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.002    SET/count_out_reg_reg[31]_i_148_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  SET/count_out_reg_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    44.119    SET/count_out_reg_reg[31]_i_63_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.236 f  SET/count_out_reg_reg[31]_i_15/CO[3]
                         net (fo=91, routed)          0.719    44.955    SET/count_out_reg_reg[31]_i_15_n_0
    SLICE_X11Y29         LUT2 (Prop_lut2_I1_O)        0.124    45.079 r  SET/count_out_reg[31]_i_367/O
                         net (fo=1, routed)           0.624    45.703    SET/count_out_reg[31]_i_367_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.229 r  SET/count_out_reg_reg[31]_i_265/CO[3]
                         net (fo=1, routed)           0.000    46.229    SET/count_out_reg_reg[31]_i_265_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.343 r  SET/count_out_reg_reg[31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    46.343    SET/count_out_reg_reg[31]_i_158_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.457 r  SET/count_out_reg_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.457    SET/count_out_reg_reg[31]_i_75_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.571 r  SET/count_out_reg_reg[31]_i_17/CO[3]
                         net (fo=73, routed)          1.023    47.594    SET/count_out_reg_reg[31]_i_17_n_0
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124    47.718 r  SET/count_out_reg[31]_i_365/O
                         net (fo=1, routed)           0.000    47.718    SET/count_out_reg[31]_i_365_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.251 r  SET/count_out_reg_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.251    SET/count_out_reg_reg[31]_i_260_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.368 r  SET/count_out_reg_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    48.368    SET/count_out_reg_reg[31]_i_153_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.485 r  SET/count_out_reg_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    48.485    SET/count_out_reg_reg[31]_i_69_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.602 f  SET/count_out_reg_reg[31]_i_16/CO[3]
                         net (fo=55, routed)          0.989    49.591    SET/count_out_reg_reg[31]_i_16_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    49.715 r  SET/count_out_reg[31]_i_372/O
                         net (fo=1, routed)           0.489    50.204    SET/count_out_reg[31]_i_372_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    50.730 r  SET/count_out_reg_reg[31]_i_270/CO[3]
                         net (fo=1, routed)           0.000    50.730    SET/count_out_reg_reg[31]_i_270_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  SET/count_out_reg_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.844    SET/count_out_reg_reg[31]_i_163_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  SET/count_out_reg_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    50.958    SET/count_out_reg_reg[31]_i_81_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.072 f  SET/count_out_reg_reg[31]_i_18/CO[3]
                         net (fo=38, routed)          0.841    51.913    SET/count_out_reg_reg[31]_i_18_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124    52.037 r  SET/count_out_reg[31]_i_377/O
                         net (fo=1, routed)           0.480    52.517    SET/count_out_reg[31]_i_377_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    53.067 r  SET/count_out_reg_reg[31]_i_275/CO[3]
                         net (fo=1, routed)           0.000    53.067    SET/count_out_reg_reg[31]_i_275_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.184 r  SET/count_out_reg_reg[31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    53.184    SET/count_out_reg_reg[31]_i_168_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.301 r  SET/count_out_reg_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.301    SET/count_out_reg_reg[31]_i_87_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.418 r  SET/count_out_reg_reg[31]_i_19/CO[3]
                         net (fo=20, routed)          1.136    54.554    SET/count_out_reg_reg[31]_i_19_n_0
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.124    54.678 r  SET/count_out_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    54.678    SET/count_out_reg[0]_i_33_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.228 r  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.228    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.342 r  SET/count_out_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.342    SET/count_out_reg_reg[0]_i_11_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.456 r  SET/count_out_reg_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.456    SET/count_out_reg_reg[0]_i_4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.570 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=11, routed)          0.975    56.545    SET/max1
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124    56.669 r  SET/count_out_reg[31]_i_5__0/O
                         net (fo=182, routed)         0.785    57.454    SET/count_out_reg_reg[1]_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124    57.578 r  SET/COUNT_OUT[3]_i_22/O
                         net (fo=2, routed)           0.527    58.105    SET/count[1]
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    58.612 r  SET/COUNT_OUT_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.612    SET/COUNT_OUT_reg[3]_i_10_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.726    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.840    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.954    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.068 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.068    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.182 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.182    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.516 f  SET/COUNT_OUT_reg[27]_i_10/O[1]
                         net (fo=3, routed)           1.113    60.629    TEXT_INPUT/data1[25]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.303    60.932 r  TEXT_INPUT/str_line_no_var[0]_i_81/O
                         net (fo=1, routed)           0.000    60.932    TEXT_INPUT/str_line_no_var[0]_i_81_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    61.468 r  TEXT_INPUT/str_line_no_var_reg[0]_i_56/CO[2]
                         net (fo=116, routed)         0.767    62.235    SET/count_out_reg_reg[30]_3[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.313    62.548 r  SET/str_line_no_var[31]_i_1079/O
                         net (fo=105, routed)         1.397    63.945    TEXT_INPUT/count_out_reg_reg[0]
    SLICE_X6Y32          LUT4 (Prop_lut4_I1_O)        0.124    64.069 f  TEXT_INPUT/str_line_no_var[31]_i_1409/O
                         net (fo=1, routed)           0.000    64.069    TEXT_INPUT/str_line_no_var[31]_i_1409_n_0
    SLICE_X6Y32          MUXF7 (Prop_muxf7_I0_O)      0.241    64.310 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1237/O
                         net (fo=1, routed)           0.000    64.310    TEXT_INPUT/str_line_no_var_reg[31]_i_1237_n_0
    SLICE_X6Y32          MUXF8 (Prop_muxf8_I0_O)      0.098    64.408 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1015/O
                         net (fo=1, routed)           1.237    65.645    TEXT_INPUT/str_line_no_var_reg[31]_i_1015_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.319    65.964 f  TEXT_INPUT/str_line_no_var[31]_i_772/O
                         net (fo=1, routed)           0.000    65.964    TEXT_INPUT/str_line_no_var[31]_i_772_n_0
    SLICE_X11Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    66.202 f  TEXT_INPUT/str_line_no_var_reg[31]_i_496/O
                         net (fo=1, routed)           0.714    66.916    TEXT_INPUT/str_line_no_var_reg[31]_i_496_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I0_O)        0.298    67.214 f  TEXT_INPUT/str_line_no_var[31]_i_278/O
                         net (fo=1, routed)           1.131    68.345    TEXT_INPUT/str_line_no_var[31]_i_278_n_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I2_O)        0.124    68.469 r  TEXT_INPUT/str_line_no_var[31]_i_145/O
                         net (fo=19, routed)          0.228    68.697    TEXT_INPUT/str_line_no_var18
    SLICE_X23Y21         LUT2 (Prop_lut2_I0_O)        0.124    68.821 f  TEXT_INPUT/COUNT_OUT[3]_i_757/O
                         net (fo=92, routed)          1.056    69.877    TEXT_INPUT/COUNT_OUT_reg[3]_6
    SLICE_X23Y18         LUT4 (Prop_lut4_I0_O)        0.124    70.001 f  TEXT_INPUT/str_line_no_var[31]_i_887/O
                         net (fo=1, routed)           0.798    70.799    TEXT_INPUT/char_no_var2_out_3[11]
    SLICE_X21Y19         LUT6 (Prop_lut6_I4_O)        0.124    70.923 r  TEXT_INPUT/str_line_no_var[31]_i_563/O
                         net (fo=1, routed)           0.000    70.923    TEXT_INPUT/str_line_no_var[31]_i_563_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.324 r  TEXT_INPUT/str_line_no_var_reg[31]_i_308/CO[3]
                         net (fo=1, routed)           0.000    71.324    TEXT_INPUT/str_line_no_var_reg[31]_i_308_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.438 r  TEXT_INPUT/str_line_no_var_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    71.438    TEXT_INPUT/str_line_no_var_reg[31]_i_152_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.666 f  TEXT_INPUT/str_line_no_var_reg[31]_i_83/CO[2]
                         net (fo=29, routed)          0.593    72.260    TEXT_INPUT/str_line_no_var_reg[31]_i_83_n_1
    SLICE_X17Y19         LUT2 (Prop_lut2_I1_O)        0.313    72.573 r  TEXT_INPUT/COUNT_OUT[3]_i_1533/O
                         net (fo=142, routed)         1.239    73.811    TEXT_INPUT/COUNT_OUT[3]_i_1533_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I2_O)        0.124    73.935 f  TEXT_INPUT/COUNT_OUT[3]_i_1657/O
                         net (fo=1, routed)           0.000    73.935    TEXT_INPUT/COUNT_OUT[3]_i_1657_n_0
    SLICE_X7Y20          MUXF7 (Prop_muxf7_I0_O)      0.212    74.147 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1539/O
                         net (fo=1, routed)           0.000    74.147    TEXT_INPUT/COUNT_OUT_reg[3]_i_1539_n_0
    SLICE_X7Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    74.241 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1436/O
                         net (fo=1, routed)           1.199    75.440    TEXT_INPUT/COUNT_OUT_reg[3]_i_1436_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.316    75.756 f  TEXT_INPUT/COUNT_OUT[3]_i_1164/O
                         net (fo=1, routed)           0.428    76.185    TEXT_INPUT/COUNT_OUT[3]_i_1164_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I1_O)        0.124    76.309 f  TEXT_INPUT/COUNT_OUT[3]_i_750/O
                         net (fo=1, routed)           1.160    77.469    TEXT_INPUT/COUNT_OUT[3]_i_750_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I0_O)        0.124    77.593 r  TEXT_INPUT/COUNT_OUT[3]_i_370/O
                         net (fo=73, routed)          0.784    78.377    TEXT_INPUT/str_line_no_var15
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124    78.501 r  TEXT_INPUT/COUNT_OUT[3]_i_770/O
                         net (fo=2, routed)           0.726    79.228    TEXT_INPUT/COUNT_OUT[3]_i_770_n_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I2_O)        0.124    79.352 r  TEXT_INPUT/COUNT_OUT[3]_i_375/O
                         net (fo=9, routed)           0.836    80.188    TEXT_INPUT/COUNT_OUT[3]_i_375_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    80.786 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_152/O[1]
                         net (fo=10, routed)          0.799    81.585    TEXT_INPUT/COUNT_OUT_reg[3]_i_152_n_6
    SLICE_X18Y9          LUT2 (Prop_lut2_I0_O)        0.303    81.888 r  TEXT_INPUT/str_line_no_var[31]_i_387/O
                         net (fo=61, routed)          1.267    83.154    TEXT_INPUT/str_line_no_var[31]_i_387_n_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.314    83.468 f  TEXT_INPUT/str_line_no_var_reg[31]_i_463/O
                         net (fo=1, routed)           0.000    83.468    TEXT_INPUT/str_line_no_var_reg[31]_i_463_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I0_O)      0.098    83.566 f  TEXT_INPUT/str_line_no_var_reg[31]_i_259/O
                         net (fo=1, routed)           0.841    84.407    TEXT_INPUT/str_line_no_var_reg[31]_i_259_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I0_O)        0.319    84.726 f  TEXT_INPUT/str_line_no_var[31]_i_137/O
                         net (fo=1, routed)           1.084    85.810    TEXT_INPUT/str_line_no_var[31]_i_137_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124    85.934 r  TEXT_INPUT/str_line_no_var[31]_i_75/O
                         net (fo=1, routed)           0.766    86.700    TEXT_INPUT/str_line_no_var[31]_i_75_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I5_O)        0.124    86.824 r  TEXT_INPUT/str_line_no_var[31]_i_44/O
                         net (fo=42, routed)          0.685    87.509    TEXT_INPUT/str_line_no_var[31]_i_44_n_0
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124    87.633 f  TEXT_INPUT/COUNT_OUT[19]_i_64/O
                         net (fo=4, routed)           0.605    88.238    TEXT_INPUT/COUNT_OUT[19]_i_64_n_0
    SLICE_X27Y11         LUT3 (Prop_lut3_I2_O)        0.124    88.362 f  TEXT_INPUT/str_line_no_var[31]_i_362/O
                         net (fo=1, routed)           0.931    89.293    TEXT_INPUT/str_line_no_var[31]_i_362_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    89.417 r  TEXT_INPUT/str_line_no_var[31]_i_180/O
                         net (fo=1, routed)           0.000    89.417    TEXT_INPUT/str_line_no_var[31]_i_180_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.967 r  TEXT_INPUT/str_line_no_var_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.967    TEXT_INPUT/str_line_no_var_reg[31]_i_96_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.195 r  TEXT_INPUT/str_line_no_var_reg[31]_i_52/CO[2]
                         net (fo=20, routed)          0.578    90.773    TEXT_INPUT/str_line_no_var_reg[31]_i_52_n_1
    SLICE_X16Y13         LUT6 (Prop_lut6_I0_O)        0.313    91.086 r  TEXT_INPUT/COUNT_OUT[3]_i_892/O
                         net (fo=145, routed)         1.290    92.377    TEXT_INPUT/COUNT_OUT[3]_i_892_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I4_O)        0.124    92.501 f  TEXT_INPUT/COUNT_OUT[3]_i_1307/O
                         net (fo=1, routed)           0.000    92.501    TEXT_INPUT/COUNT_OUT[3]_i_1307_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214    92.715 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_912/O
                         net (fo=1, routed)           0.000    92.715    TEXT_INPUT/COUNT_OUT_reg[3]_i_912_n_0
    SLICE_X10Y11         MUXF8 (Prop_muxf8_I1_O)      0.088    92.803 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_515/O
                         net (fo=1, routed)           0.817    93.620    TEXT_INPUT/COUNT_OUT_reg[3]_i_515_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I3_O)        0.319    93.939 f  TEXT_INPUT/COUNT_OUT[3]_i_232/O
                         net (fo=2, routed)           1.273    95.212    TEXT_INPUT/COUNT_OUT[3]_i_232_n_0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124    95.336 f  TEXT_INPUT/COUNT_OUT[3]_i_100/O
                         net (fo=2, routed)           0.668    96.004    TEXT_INPUT/COUNT_OUT[3]_i_100_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.128 r  TEXT_INPUT/COUNT_OUT[3]_i_50/O
                         net (fo=1, routed)           0.154    96.282    TEXT_INPUT/str_line_no_var7
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.406 r  TEXT_INPUT/COUNT_OUT[3]_i_29/O
                         net (fo=125, routed)         1.108    97.514    TEXT_INPUT/str_line_no_var5
    SLICE_X20Y16         LUT6 (Prop_lut6_I3_O)        0.124    97.638 r  TEXT_INPUT/COUNT_OUT[3]_i_466/O
                         net (fo=1, routed)           0.635    98.273    TEXT_INPUT/COUNT_OUT[3]_i_466_n_0
    SLICE_X21Y16         LUT5 (Prop_lut5_I4_O)        0.124    98.397 r  TEXT_INPUT/COUNT_OUT[3]_i_197/O
                         net (fo=1, routed)           0.000    98.397    TEXT_INPUT/COUNT_OUT[3]_i_197_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    98.798 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    98.798    TEXT_INPUT/COUNT_OUT_reg[3]_i_86_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    99.026 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_37/CO[2]
                         net (fo=29, routed)          0.541    99.568    TEXT_INPUT/COUNT_OUT_reg[3]_i_37_n_1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.313    99.881 r  TEXT_INPUT/COUNT_OUT[3]_i_780/O
                         net (fo=142, routed)         1.371   101.252    TEXT_INPUT/COUNT_OUT[3]_i_780_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124   101.376 r  TEXT_INPUT/COUNT_OUT[3]_i_1276/O
                         net (fo=1, routed)           0.000   101.376    TEXT_INPUT/COUNT_OUT[3]_i_1276_n_0
    SLICE_X4Y17          MUXF7 (Prop_muxf7_I0_O)      0.241   101.617 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_871/O
                         net (fo=1, routed)           0.000   101.617    TEXT_INPUT/COUNT_OUT_reg[3]_i_871_n_0
    SLICE_X4Y17          MUXF8 (Prop_muxf8_I0_O)      0.098   101.715 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_461/O
                         net (fo=1, routed)           1.008   102.723    TEXT_INPUT/COUNT_OUT_reg[3]_i_461_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.319   103.042 r  TEXT_INPUT/COUNT_OUT[3]_i_195/O
                         net (fo=1, routed)           0.706   103.748    TEXT_INPUT/COUNT_OUT[3]_i_195_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.124   103.872 f  TEXT_INPUT/COUNT_OUT[3]_i_85/O
                         net (fo=1, routed)           1.182   105.054    TEXT_INPUT/COUNT_OUT[3]_i_85_n_0
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.178 f  TEXT_INPUT/COUNT_OUT[3]_i_36/O
                         net (fo=6, routed)           0.188   105.366    TEXT_INPUT/str_line_no_var3
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.490 r  TEXT_INPUT/str_line_no_var[0]_i_14/O
                         net (fo=1, routed)           0.401   105.892    TEXT_INPUT/str_line_no_var[0]_i_14_n_0
    SLICE_X23Y26         LUT4 (Prop_lut4_I3_O)        0.124   106.016 r  TEXT_INPUT/str_line_no_var[0]_i_7/O
                         net (fo=1, routed)           0.000   106.016    TEXT_INPUT/str_line_no_var[0]_i_7_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   106.548 r  TEXT_INPUT/str_line_no_var_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.548    TEXT_INPUT/str_line_no_var_reg[0]_i_2_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.662 r  TEXT_INPUT/str_line_no_var_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.662    TEXT_INPUT/str_line_no_var_reg[4]_i_2_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.776 r  TEXT_INPUT/str_line_no_var_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.776    TEXT_INPUT/str_line_no_var_reg[8]_i_2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   107.110 f  TEXT_INPUT/str_line_no_var_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.668   107.777    TEXT_INPUT/str_line_no_var_reg[12]_i_2_n_6
    SLICE_X22Y29         LUT4 (Prop_lut4_I3_O)        0.303   108.080 r  TEXT_INPUT/COUNT_OUT[23]_i_56/O
                         net (fo=1, routed)           0.000   108.080    TEXT_INPUT/COUNT_OUT[23]_i_56_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.612 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.612    TEXT_INPUT/COUNT_OUT_reg[23]_i_30_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   108.946 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_30/O[1]
                         net (fo=3, routed)           0.738   109.684    TEXT_INPUT/COUNT_OUT3[18]
    SLICE_X20Y29         LUT2 (Prop_lut2_I1_O)        0.303   109.987 r  TEXT_INPUT/COUNT_OUT[23]_i_33/O
                         net (fo=1, routed)           0.000   109.987    TEXT_INPUT/COUNT_OUT[23]_i_33_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.520 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000   110.520    TEXT_INPUT/COUNT_OUT_reg[23]_i_15_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.739 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_15/O[0]
                         net (fo=1, routed)           0.987   111.726    TEXT_INPUT/COUNT_OUT2[22]
    SLICE_X15Y26         LUT4 (Prop_lut4_I3_O)        0.295   112.021 r  TEXT_INPUT/COUNT_OUT[23]_i_7/O
                         net (fo=1, routed)           0.000   112.021    TEXT_INPUT/COUNT_OUT[23]_i_7_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   112.419 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   112.419    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.533 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   112.533    TEXT_INPUT/COUNT_OUT_reg[27]_i_1_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   112.867 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000   112.867    TEXT_INPUT/COUNT_OUT0[29]
    SLICE_X15Y28         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.492    12.687    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y28         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[29]/C
                         clock pessimism              0.372    13.059    
                         clock uncertainty           -0.035    13.024    
    SLICE_X15Y28         FDRE (Setup_fdre_C_D)        0.062    13.086    TEXT_INPUT/COUNT_OUT_reg[29]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                        -112.867    
  -------------------------------------------------------------------
                         slack                                -99.781    

Slack (VIOLATED) :        -99.760ns  (required time - arrival time)
  Source:                 TEXT_INPUT/COUNT_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        107.728ns  (logic 38.499ns (35.737%)  route 69.229ns (64.263%))
  Logic Levels:           180  (CARRY4=100 LUT2=9 LUT3=4 LUT4=12 LUT5=10 LUT6=34 MUXF7=6 MUXF8=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 12.687 - 8.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.665     5.117    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  TEXT_INPUT/COUNT_OUT_reg[2]/Q
                         net (fo=5, routed)           0.981     6.554    TEXT_INPUT/count_out_reg_reg[1][2]
    SLICE_X17Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.678 r  TEXT_INPUT/count_out_reg[27]_i_116/O
                         net (fo=1, routed)           0.000     6.678    BYTE/S[1]
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.228 r  BYTE/count_out_reg_reg[27]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.228    BYTE/count_out_reg_reg[27]_i_90_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  BYTE/count_out_reg_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.009     7.351    BYTE/count_out_reg_reg[27]_i_64_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  BYTE/count_out_reg_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.465    BYTE/count_out_reg_reg[27]_i_37_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  BYTE/count_out_reg_reg[27]_i_15/CO[3]
                         net (fo=87, routed)          1.050     8.629    BYTE/count_out_reg_reg[27]_i_15_n_0
    SLICE_X18Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.753 r  BYTE/count_out_reg[27]_i_108/O
                         net (fo=1, routed)           0.000     8.753    BYTE/count_out_reg[27]_i_108_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.303 r  BYTE/count_out_reg_reg[27]_i_85/CO[3]
                         net (fo=1, routed)           0.000     9.303    BYTE/count_out_reg_reg[27]_i_85_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  BYTE/count_out_reg_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.417    BYTE/count_out_reg_reg[27]_i_59_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  BYTE/count_out_reg_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.531    BYTE/count_out_reg_reg[27]_i_31_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  BYTE/count_out_reg_reg[27]_i_14/CO[3]
                         net (fo=69, routed)          1.245    10.891    BYTE/count_out_reg_reg[27]_i_14_n_0
    SLICE_X16Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.015 r  BYTE/count_out_reg[8]_i_2__0/O
                         net (fo=7, routed)           0.488    11.503    SET/COUNT_OUT_reg[8]
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.627 r  SET/count_out_reg[27]_i_50/O
                         net (fo=1, routed)           0.799    12.425    SET/count_out_reg[27]_i_50_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.975 r  SET/count_out_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.975    SET/count_out_reg_reg[27]_i_17_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  SET/count_out_reg_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.092    SET/count_out_reg_reg[27]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  SET/count_out_reg_reg[27]_i_2/CO[3]
                         net (fo=123, routed)         1.333    14.542    BYTE/count_out_reg_reg[31]_9[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.666 r  BYTE/count_out_reg[1]_i_2/O
                         net (fo=28, routed)          0.734    15.400    BYTE/count_out_reg_reg[1]_0
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.124    15.524 r  BYTE/count_out_reg[31]_i_455/O
                         net (fo=1, routed)           0.000    15.524    SET/count_out_reg_reg[0]_0[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.056 r  SET/count_out_reg_reg[31]_i_416/CO[3]
                         net (fo=1, routed)           0.000    16.056    SET/count_out_reg_reg[31]_i_416_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.170 r  SET/count_out_reg_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    16.170    SET/count_out_reg_reg[31]_i_330_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.284 r  SET/count_out_reg_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.284    SET/count_out_reg_reg[31]_i_222_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.398 r  SET/count_out_reg_reg[31]_i_134/CO[3]
                         net (fo=108, routed)         1.163    17.561    BYTE/count_out_reg_reg[31]_8[0]
    SLICE_X15Y32         LUT3 (Prop_lut3_I2_O)        0.124    17.685 r  BYTE/count_out_reg[31]_i_460/O
                         net (fo=1, routed)           0.000    17.685    SET/count_out_reg_reg[0]_2[0]
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.217 r  SET/count_out_reg_reg[31]_i_421/CO[3]
                         net (fo=1, routed)           0.000    18.217    SET/count_out_reg_reg[31]_i_421_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  SET/count_out_reg_reg[31]_i_335/CO[3]
                         net (fo=1, routed)           0.000    18.331    SET/count_out_reg_reg[31]_i_335_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  SET/count_out_reg_reg[31]_i_228/CO[3]
                         net (fo=1, routed)           0.000    18.445    SET/count_out_reg_reg[31]_i_228_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.559 r  SET/count_out_reg_reg[31]_i_136/CO[3]
                         net (fo=90, routed)          1.137    19.696    BYTE/count_out_reg_reg[30]_1[0]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    19.820 r  BYTE/count_out_reg[31]_i_450/O
                         net (fo=1, routed)           0.000    19.820    SET/count_out_reg_reg[0]_3[0]
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.333 r  SET/count_out_reg_reg[31]_i_411/CO[3]
                         net (fo=1, routed)           0.000    20.333    SET/count_out_reg_reg[31]_i_411_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.450 r  SET/count_out_reg_reg[31]_i_325/CO[3]
                         net (fo=1, routed)           0.000    20.450    SET/count_out_reg_reg[31]_i_325_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.567 r  SET/count_out_reg_reg[31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    20.567    SET/count_out_reg_reg[31]_i_216_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.684 r  SET/count_out_reg_reg[31]_i_133/CO[3]
                         net (fo=72, routed)          1.224    21.908    SET/count_out_reg_reg[31]_i_133_n_0
    SLICE_X18Y32         LUT5 (Prop_lut5_I3_O)        0.124    22.032 r  SET/count_out_reg[31]_i_466/O
                         net (fo=1, routed)           0.000    22.032    SET/count_out_reg[31]_i_466_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.564 r  SET/count_out_reg_reg[31]_i_431/CO[3]
                         net (fo=1, routed)           0.000    22.564    SET/count_out_reg_reg[31]_i_431_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.678 r  SET/count_out_reg_reg[31]_i_347/CO[3]
                         net (fo=1, routed)           0.000    22.678    SET/count_out_reg_reg[31]_i_347_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.792 r  SET/count_out_reg_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    22.792    SET/count_out_reg_reg[31]_i_240_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.906 f  SET/count_out_reg_reg[31]_i_143/CO[3]
                         net (fo=84, routed)          1.258    24.164    SET/count_out_reg_reg[31]_i_143_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.288 r  SET/count_out_reg[31]_i_247/O
                         net (fo=1, routed)           0.476    24.764    SET/count_out_reg[31]_i_247_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.149 r  SET/count_out_reg_reg[31]_i_144/CO[3]
                         net (fo=67, routed)          1.018    26.167    SET/count_out_reg_reg[31]_i_144_n_0
    SLICE_X20Y35         LUT2 (Prop_lut2_I1_O)        0.124    26.291 r  SET/count_out_reg[31]_i_40/O
                         net (fo=6, routed)           0.343    26.634    SET/count_out_reg[31]_i_40_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    26.758 r  SET/count_out_reg[31]_i_430/O
                         net (fo=1, routed)           0.000    26.758    SET/count_out_reg[31]_i_430_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.290 r  SET/count_out_reg_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    27.290    SET/count_out_reg_reg[31]_i_340_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  SET/count_out_reg_reg[31]_i_234/CO[3]
                         net (fo=1, routed)           0.000    27.404    SET/count_out_reg_reg[31]_i_234_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  SET/count_out_reg_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.518    SET/count_out_reg_reg[31]_i_137_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 f  SET/count_out_reg_reg[31]_i_39/CO[3]
                         net (fo=54, routed)          1.015    28.647    SET/count_out_reg_reg[31]_i_39_n_0
    SLICE_X19Y39         LUT6 (Prop_lut6_I1_O)        0.124    28.771 r  SET/count_out_reg[31]_i_392/O
                         net (fo=1, routed)           0.629    29.400    SET/count_out_reg[31]_i_392_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.926 r  SET/count_out_reg_reg[31]_i_305/CO[3]
                         net (fo=1, routed)           0.000    29.926    SET/count_out_reg_reg[31]_i_305_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.040 r  SET/count_out_reg_reg[31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    30.040    SET/count_out_reg_reg[31]_i_197_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.154 r  SET/count_out_reg_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    30.154    SET/count_out_reg_reg[31]_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.268 f  SET/count_out_reg_reg[31]_i_35/CO[3]
                         net (fo=53, routed)          1.012    31.280    SET/count_out_reg_reg[31]_0[0]
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124    31.404 r  SET/count_out_reg[31]_i_406/O
                         net (fo=1, routed)           0.655    32.059    SET/count_out_reg[31]_i_406_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.585 r  SET/count_out_reg_reg[31]_i_320/CO[3]
                         net (fo=1, routed)           0.000    32.585    SET/count_out_reg_reg[31]_i_320_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.699 r  SET/count_out_reg_reg[31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    32.699    SET/count_out_reg_reg[31]_i_211_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.813 r  SET/count_out_reg_reg[31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    32.813    SET/count_out_reg_reg[31]_i_127_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.927 r  SET/count_out_reg_reg[31]_i_37/CO[3]
                         net (fo=35, routed)          1.268    34.196    SET/count_out_reg_reg[31]_i_37_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124    34.320 r  SET/count_out_reg[31]_i_405/O
                         net (fo=1, routed)           0.000    34.320    SET/count_out_reg[31]_i_405_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.852 r  SET/count_out_reg_reg[31]_i_315/CO[3]
                         net (fo=1, routed)           0.000    34.852    SET/count_out_reg_reg[31]_i_315_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.966 r  SET/count_out_reg_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    34.966    SET/count_out_reg_reg[31]_i_206_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.080 r  SET/count_out_reg_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    35.080    SET/count_out_reg_reg[31]_i_121_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.194 r  SET/count_out_reg_reg[31]_i_36/CO[3]
                         net (fo=17, routed)          1.210    36.404    SET/count_out_reg_reg[31]_i_36_n_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124    36.528 r  SET/count_out_reg[31]_i_8/O
                         net (fo=10, routed)          0.614    37.142    SET/count_out_reg[31]_i_8_n_0
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.124    37.266 r  SET/count_out_reg[31]_i_31/O
                         net (fo=1, routed)           0.000    37.266    SET/count_out_reg[31]_i_31_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.667 r  SET/count_out_reg_reg[31]_i_7/CO[3]
                         net (fo=48, routed)          1.056    38.723    SET/count_out_reg_reg[31]_1[0]
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.124    38.847 r  SET/count_out_reg[31]_i_386/O
                         net (fo=2, routed)           1.126    39.972    RSET/count_out_reg_reg[2]_0
    SLICE_X17Y28         LUT4 (Prop_lut4_I1_O)        0.124    40.096 r  RSET/count_out_reg[31]_i_286/O
                         net (fo=1, routed)           0.000    40.096    RSET/count_out_reg[31]_i_286_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.646 r  RSET/count_out_reg_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    40.646    RSET/count_out_reg_reg[31]_i_173_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.760 r  RSET/count_out_reg_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.760    RSET/count_out_reg_reg[31]_i_93_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.874 r  RSET/count_out_reg_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.874    SET/count_out_reg_reg[22]_0[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.988 r  SET/count_out_reg_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          0.865    41.854    SET/count_out_reg_reg[31]_i_6_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I3_O)        0.124    41.978 r  SET/count_out_reg[0]_i_39/O
                         net (fo=8, routed)           0.725    42.702    SET/count_out_reg[0]_i_39_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124    42.826 r  SET/count_out_reg[31]_i_357/O
                         net (fo=4, routed)           0.509    43.335    SET/count_out_reg[31]_i_357_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.885 r  SET/count_out_reg_reg[31]_i_255/CO[3]
                         net (fo=1, routed)           0.000    43.885    SET/count_out_reg_reg[31]_i_255_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  SET/count_out_reg_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.002    SET/count_out_reg_reg[31]_i_148_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  SET/count_out_reg_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    44.119    SET/count_out_reg_reg[31]_i_63_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.236 f  SET/count_out_reg_reg[31]_i_15/CO[3]
                         net (fo=91, routed)          0.719    44.955    SET/count_out_reg_reg[31]_i_15_n_0
    SLICE_X11Y29         LUT2 (Prop_lut2_I1_O)        0.124    45.079 r  SET/count_out_reg[31]_i_367/O
                         net (fo=1, routed)           0.624    45.703    SET/count_out_reg[31]_i_367_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.229 r  SET/count_out_reg_reg[31]_i_265/CO[3]
                         net (fo=1, routed)           0.000    46.229    SET/count_out_reg_reg[31]_i_265_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.343 r  SET/count_out_reg_reg[31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    46.343    SET/count_out_reg_reg[31]_i_158_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.457 r  SET/count_out_reg_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.457    SET/count_out_reg_reg[31]_i_75_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.571 r  SET/count_out_reg_reg[31]_i_17/CO[3]
                         net (fo=73, routed)          1.023    47.594    SET/count_out_reg_reg[31]_i_17_n_0
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124    47.718 r  SET/count_out_reg[31]_i_365/O
                         net (fo=1, routed)           0.000    47.718    SET/count_out_reg[31]_i_365_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.251 r  SET/count_out_reg_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.251    SET/count_out_reg_reg[31]_i_260_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.368 r  SET/count_out_reg_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    48.368    SET/count_out_reg_reg[31]_i_153_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.485 r  SET/count_out_reg_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    48.485    SET/count_out_reg_reg[31]_i_69_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.602 f  SET/count_out_reg_reg[31]_i_16/CO[3]
                         net (fo=55, routed)          0.989    49.591    SET/count_out_reg_reg[31]_i_16_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    49.715 r  SET/count_out_reg[31]_i_372/O
                         net (fo=1, routed)           0.489    50.204    SET/count_out_reg[31]_i_372_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    50.730 r  SET/count_out_reg_reg[31]_i_270/CO[3]
                         net (fo=1, routed)           0.000    50.730    SET/count_out_reg_reg[31]_i_270_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  SET/count_out_reg_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.844    SET/count_out_reg_reg[31]_i_163_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  SET/count_out_reg_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    50.958    SET/count_out_reg_reg[31]_i_81_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.072 f  SET/count_out_reg_reg[31]_i_18/CO[3]
                         net (fo=38, routed)          0.841    51.913    SET/count_out_reg_reg[31]_i_18_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124    52.037 r  SET/count_out_reg[31]_i_377/O
                         net (fo=1, routed)           0.480    52.517    SET/count_out_reg[31]_i_377_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    53.067 r  SET/count_out_reg_reg[31]_i_275/CO[3]
                         net (fo=1, routed)           0.000    53.067    SET/count_out_reg_reg[31]_i_275_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.184 r  SET/count_out_reg_reg[31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    53.184    SET/count_out_reg_reg[31]_i_168_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.301 r  SET/count_out_reg_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.301    SET/count_out_reg_reg[31]_i_87_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.418 r  SET/count_out_reg_reg[31]_i_19/CO[3]
                         net (fo=20, routed)          1.136    54.554    SET/count_out_reg_reg[31]_i_19_n_0
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.124    54.678 r  SET/count_out_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    54.678    SET/count_out_reg[0]_i_33_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.228 r  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.228    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.342 r  SET/count_out_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.342    SET/count_out_reg_reg[0]_i_11_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.456 r  SET/count_out_reg_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.456    SET/count_out_reg_reg[0]_i_4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.570 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=11, routed)          0.975    56.545    SET/max1
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124    56.669 r  SET/count_out_reg[31]_i_5__0/O
                         net (fo=182, routed)         0.785    57.454    SET/count_out_reg_reg[1]_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124    57.578 r  SET/COUNT_OUT[3]_i_22/O
                         net (fo=2, routed)           0.527    58.105    SET/count[1]
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    58.612 r  SET/COUNT_OUT_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.612    SET/COUNT_OUT_reg[3]_i_10_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.726    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.840    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.954    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.068 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.068    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.182 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.182    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.516 f  SET/COUNT_OUT_reg[27]_i_10/O[1]
                         net (fo=3, routed)           1.113    60.629    TEXT_INPUT/data1[25]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.303    60.932 r  TEXT_INPUT/str_line_no_var[0]_i_81/O
                         net (fo=1, routed)           0.000    60.932    TEXT_INPUT/str_line_no_var[0]_i_81_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    61.468 r  TEXT_INPUT/str_line_no_var_reg[0]_i_56/CO[2]
                         net (fo=116, routed)         0.767    62.235    SET/count_out_reg_reg[30]_3[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.313    62.548 r  SET/str_line_no_var[31]_i_1079/O
                         net (fo=105, routed)         1.397    63.945    TEXT_INPUT/count_out_reg_reg[0]
    SLICE_X6Y32          LUT4 (Prop_lut4_I1_O)        0.124    64.069 f  TEXT_INPUT/str_line_no_var[31]_i_1409/O
                         net (fo=1, routed)           0.000    64.069    TEXT_INPUT/str_line_no_var[31]_i_1409_n_0
    SLICE_X6Y32          MUXF7 (Prop_muxf7_I0_O)      0.241    64.310 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1237/O
                         net (fo=1, routed)           0.000    64.310    TEXT_INPUT/str_line_no_var_reg[31]_i_1237_n_0
    SLICE_X6Y32          MUXF8 (Prop_muxf8_I0_O)      0.098    64.408 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1015/O
                         net (fo=1, routed)           1.237    65.645    TEXT_INPUT/str_line_no_var_reg[31]_i_1015_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.319    65.964 f  TEXT_INPUT/str_line_no_var[31]_i_772/O
                         net (fo=1, routed)           0.000    65.964    TEXT_INPUT/str_line_no_var[31]_i_772_n_0
    SLICE_X11Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    66.202 f  TEXT_INPUT/str_line_no_var_reg[31]_i_496/O
                         net (fo=1, routed)           0.714    66.916    TEXT_INPUT/str_line_no_var_reg[31]_i_496_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I0_O)        0.298    67.214 f  TEXT_INPUT/str_line_no_var[31]_i_278/O
                         net (fo=1, routed)           1.131    68.345    TEXT_INPUT/str_line_no_var[31]_i_278_n_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I2_O)        0.124    68.469 r  TEXT_INPUT/str_line_no_var[31]_i_145/O
                         net (fo=19, routed)          0.228    68.697    TEXT_INPUT/str_line_no_var18
    SLICE_X23Y21         LUT2 (Prop_lut2_I0_O)        0.124    68.821 f  TEXT_INPUT/COUNT_OUT[3]_i_757/O
                         net (fo=92, routed)          1.056    69.877    TEXT_INPUT/COUNT_OUT_reg[3]_6
    SLICE_X23Y18         LUT4 (Prop_lut4_I0_O)        0.124    70.001 f  TEXT_INPUT/str_line_no_var[31]_i_887/O
                         net (fo=1, routed)           0.798    70.799    TEXT_INPUT/char_no_var2_out_3[11]
    SLICE_X21Y19         LUT6 (Prop_lut6_I4_O)        0.124    70.923 r  TEXT_INPUT/str_line_no_var[31]_i_563/O
                         net (fo=1, routed)           0.000    70.923    TEXT_INPUT/str_line_no_var[31]_i_563_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.324 r  TEXT_INPUT/str_line_no_var_reg[31]_i_308/CO[3]
                         net (fo=1, routed)           0.000    71.324    TEXT_INPUT/str_line_no_var_reg[31]_i_308_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.438 r  TEXT_INPUT/str_line_no_var_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    71.438    TEXT_INPUT/str_line_no_var_reg[31]_i_152_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.666 f  TEXT_INPUT/str_line_no_var_reg[31]_i_83/CO[2]
                         net (fo=29, routed)          0.593    72.260    TEXT_INPUT/str_line_no_var_reg[31]_i_83_n_1
    SLICE_X17Y19         LUT2 (Prop_lut2_I1_O)        0.313    72.573 r  TEXT_INPUT/COUNT_OUT[3]_i_1533/O
                         net (fo=142, routed)         1.239    73.811    TEXT_INPUT/COUNT_OUT[3]_i_1533_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I2_O)        0.124    73.935 f  TEXT_INPUT/COUNT_OUT[3]_i_1657/O
                         net (fo=1, routed)           0.000    73.935    TEXT_INPUT/COUNT_OUT[3]_i_1657_n_0
    SLICE_X7Y20          MUXF7 (Prop_muxf7_I0_O)      0.212    74.147 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1539/O
                         net (fo=1, routed)           0.000    74.147    TEXT_INPUT/COUNT_OUT_reg[3]_i_1539_n_0
    SLICE_X7Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    74.241 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1436/O
                         net (fo=1, routed)           1.199    75.440    TEXT_INPUT/COUNT_OUT_reg[3]_i_1436_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.316    75.756 f  TEXT_INPUT/COUNT_OUT[3]_i_1164/O
                         net (fo=1, routed)           0.428    76.185    TEXT_INPUT/COUNT_OUT[3]_i_1164_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I1_O)        0.124    76.309 f  TEXT_INPUT/COUNT_OUT[3]_i_750/O
                         net (fo=1, routed)           1.160    77.469    TEXT_INPUT/COUNT_OUT[3]_i_750_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I0_O)        0.124    77.593 r  TEXT_INPUT/COUNT_OUT[3]_i_370/O
                         net (fo=73, routed)          0.784    78.377    TEXT_INPUT/str_line_no_var15
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124    78.501 r  TEXT_INPUT/COUNT_OUT[3]_i_770/O
                         net (fo=2, routed)           0.726    79.228    TEXT_INPUT/COUNT_OUT[3]_i_770_n_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I2_O)        0.124    79.352 r  TEXT_INPUT/COUNT_OUT[3]_i_375/O
                         net (fo=9, routed)           0.836    80.188    TEXT_INPUT/COUNT_OUT[3]_i_375_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    80.786 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_152/O[1]
                         net (fo=10, routed)          0.799    81.585    TEXT_INPUT/COUNT_OUT_reg[3]_i_152_n_6
    SLICE_X18Y9          LUT2 (Prop_lut2_I0_O)        0.303    81.888 r  TEXT_INPUT/str_line_no_var[31]_i_387/O
                         net (fo=61, routed)          1.267    83.154    TEXT_INPUT/str_line_no_var[31]_i_387_n_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.314    83.468 f  TEXT_INPUT/str_line_no_var_reg[31]_i_463/O
                         net (fo=1, routed)           0.000    83.468    TEXT_INPUT/str_line_no_var_reg[31]_i_463_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I0_O)      0.098    83.566 f  TEXT_INPUT/str_line_no_var_reg[31]_i_259/O
                         net (fo=1, routed)           0.841    84.407    TEXT_INPUT/str_line_no_var_reg[31]_i_259_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I0_O)        0.319    84.726 f  TEXT_INPUT/str_line_no_var[31]_i_137/O
                         net (fo=1, routed)           1.084    85.810    TEXT_INPUT/str_line_no_var[31]_i_137_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124    85.934 r  TEXT_INPUT/str_line_no_var[31]_i_75/O
                         net (fo=1, routed)           0.766    86.700    TEXT_INPUT/str_line_no_var[31]_i_75_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I5_O)        0.124    86.824 r  TEXT_INPUT/str_line_no_var[31]_i_44/O
                         net (fo=42, routed)          0.685    87.509    TEXT_INPUT/str_line_no_var[31]_i_44_n_0
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124    87.633 f  TEXT_INPUT/COUNT_OUT[19]_i_64/O
                         net (fo=4, routed)           0.605    88.238    TEXT_INPUT/COUNT_OUT[19]_i_64_n_0
    SLICE_X27Y11         LUT3 (Prop_lut3_I2_O)        0.124    88.362 f  TEXT_INPUT/str_line_no_var[31]_i_362/O
                         net (fo=1, routed)           0.931    89.293    TEXT_INPUT/str_line_no_var[31]_i_362_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    89.417 r  TEXT_INPUT/str_line_no_var[31]_i_180/O
                         net (fo=1, routed)           0.000    89.417    TEXT_INPUT/str_line_no_var[31]_i_180_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.967 r  TEXT_INPUT/str_line_no_var_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.967    TEXT_INPUT/str_line_no_var_reg[31]_i_96_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.195 r  TEXT_INPUT/str_line_no_var_reg[31]_i_52/CO[2]
                         net (fo=20, routed)          0.578    90.773    TEXT_INPUT/str_line_no_var_reg[31]_i_52_n_1
    SLICE_X16Y13         LUT6 (Prop_lut6_I0_O)        0.313    91.086 r  TEXT_INPUT/COUNT_OUT[3]_i_892/O
                         net (fo=145, routed)         1.290    92.377    TEXT_INPUT/COUNT_OUT[3]_i_892_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I4_O)        0.124    92.501 f  TEXT_INPUT/COUNT_OUT[3]_i_1307/O
                         net (fo=1, routed)           0.000    92.501    TEXT_INPUT/COUNT_OUT[3]_i_1307_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214    92.715 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_912/O
                         net (fo=1, routed)           0.000    92.715    TEXT_INPUT/COUNT_OUT_reg[3]_i_912_n_0
    SLICE_X10Y11         MUXF8 (Prop_muxf8_I1_O)      0.088    92.803 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_515/O
                         net (fo=1, routed)           0.817    93.620    TEXT_INPUT/COUNT_OUT_reg[3]_i_515_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I3_O)        0.319    93.939 f  TEXT_INPUT/COUNT_OUT[3]_i_232/O
                         net (fo=2, routed)           1.273    95.212    TEXT_INPUT/COUNT_OUT[3]_i_232_n_0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124    95.336 f  TEXT_INPUT/COUNT_OUT[3]_i_100/O
                         net (fo=2, routed)           0.668    96.004    TEXT_INPUT/COUNT_OUT[3]_i_100_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.128 r  TEXT_INPUT/COUNT_OUT[3]_i_50/O
                         net (fo=1, routed)           0.154    96.282    TEXT_INPUT/str_line_no_var7
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.406 r  TEXT_INPUT/COUNT_OUT[3]_i_29/O
                         net (fo=125, routed)         1.108    97.514    TEXT_INPUT/str_line_no_var5
    SLICE_X20Y16         LUT6 (Prop_lut6_I3_O)        0.124    97.638 r  TEXT_INPUT/COUNT_OUT[3]_i_466/O
                         net (fo=1, routed)           0.635    98.273    TEXT_INPUT/COUNT_OUT[3]_i_466_n_0
    SLICE_X21Y16         LUT5 (Prop_lut5_I4_O)        0.124    98.397 r  TEXT_INPUT/COUNT_OUT[3]_i_197/O
                         net (fo=1, routed)           0.000    98.397    TEXT_INPUT/COUNT_OUT[3]_i_197_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    98.798 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    98.798    TEXT_INPUT/COUNT_OUT_reg[3]_i_86_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    99.026 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_37/CO[2]
                         net (fo=29, routed)          0.541    99.568    TEXT_INPUT/COUNT_OUT_reg[3]_i_37_n_1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.313    99.881 r  TEXT_INPUT/COUNT_OUT[3]_i_780/O
                         net (fo=142, routed)         1.371   101.252    TEXT_INPUT/COUNT_OUT[3]_i_780_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124   101.376 r  TEXT_INPUT/COUNT_OUT[3]_i_1276/O
                         net (fo=1, routed)           0.000   101.376    TEXT_INPUT/COUNT_OUT[3]_i_1276_n_0
    SLICE_X4Y17          MUXF7 (Prop_muxf7_I0_O)      0.241   101.617 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_871/O
                         net (fo=1, routed)           0.000   101.617    TEXT_INPUT/COUNT_OUT_reg[3]_i_871_n_0
    SLICE_X4Y17          MUXF8 (Prop_muxf8_I0_O)      0.098   101.715 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_461/O
                         net (fo=1, routed)           1.008   102.723    TEXT_INPUT/COUNT_OUT_reg[3]_i_461_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.319   103.042 r  TEXT_INPUT/COUNT_OUT[3]_i_195/O
                         net (fo=1, routed)           0.706   103.748    TEXT_INPUT/COUNT_OUT[3]_i_195_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.124   103.872 f  TEXT_INPUT/COUNT_OUT[3]_i_85/O
                         net (fo=1, routed)           1.182   105.054    TEXT_INPUT/COUNT_OUT[3]_i_85_n_0
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.178 f  TEXT_INPUT/COUNT_OUT[3]_i_36/O
                         net (fo=6, routed)           0.188   105.366    TEXT_INPUT/str_line_no_var3
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.490 r  TEXT_INPUT/str_line_no_var[0]_i_14/O
                         net (fo=1, routed)           0.401   105.892    TEXT_INPUT/str_line_no_var[0]_i_14_n_0
    SLICE_X23Y26         LUT4 (Prop_lut4_I3_O)        0.124   106.016 r  TEXT_INPUT/str_line_no_var[0]_i_7/O
                         net (fo=1, routed)           0.000   106.016    TEXT_INPUT/str_line_no_var[0]_i_7_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   106.548 r  TEXT_INPUT/str_line_no_var_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.548    TEXT_INPUT/str_line_no_var_reg[0]_i_2_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.662 r  TEXT_INPUT/str_line_no_var_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.662    TEXT_INPUT/str_line_no_var_reg[4]_i_2_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.776 r  TEXT_INPUT/str_line_no_var_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.776    TEXT_INPUT/str_line_no_var_reg[8]_i_2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   107.110 f  TEXT_INPUT/str_line_no_var_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.668   107.777    TEXT_INPUT/str_line_no_var_reg[12]_i_2_n_6
    SLICE_X22Y29         LUT4 (Prop_lut4_I3_O)        0.303   108.080 r  TEXT_INPUT/COUNT_OUT[23]_i_56/O
                         net (fo=1, routed)           0.000   108.080    TEXT_INPUT/COUNT_OUT[23]_i_56_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.612 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.612    TEXT_INPUT/COUNT_OUT_reg[23]_i_30_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   108.946 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_30/O[1]
                         net (fo=3, routed)           0.738   109.684    TEXT_INPUT/COUNT_OUT3[18]
    SLICE_X20Y29         LUT2 (Prop_lut2_I1_O)        0.303   109.987 r  TEXT_INPUT/COUNT_OUT[23]_i_33/O
                         net (fo=1, routed)           0.000   109.987    TEXT_INPUT/COUNT_OUT[23]_i_33_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.520 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000   110.520    TEXT_INPUT/COUNT_OUT_reg[23]_i_15_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.739 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_15/O[0]
                         net (fo=1, routed)           0.987   111.726    TEXT_INPUT/COUNT_OUT2[22]
    SLICE_X15Y26         LUT4 (Prop_lut4_I3_O)        0.295   112.021 r  TEXT_INPUT/COUNT_OUT[23]_i_7/O
                         net (fo=1, routed)           0.000   112.021    TEXT_INPUT/COUNT_OUT[23]_i_7_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   112.419 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   112.419    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.533 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   112.533    TEXT_INPUT/COUNT_OUT_reg[27]_i_1_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   112.846 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000   112.846    TEXT_INPUT/COUNT_OUT0[31]
    SLICE_X15Y28         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.492    12.687    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y28         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[31]/C
                         clock pessimism              0.372    13.059    
                         clock uncertainty           -0.035    13.024    
    SLICE_X15Y28         FDRE (Setup_fdre_C_D)        0.062    13.086    TEXT_INPUT/COUNT_OUT_reg[31]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                        -112.846    
  -------------------------------------------------------------------
                         slack                                -99.760    

Slack (VIOLATED) :        -99.686ns  (required time - arrival time)
  Source:                 TEXT_INPUT/COUNT_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        107.654ns  (logic 38.425ns (35.693%)  route 69.229ns (64.307%))
  Logic Levels:           180  (CARRY4=100 LUT2=9 LUT3=4 LUT4=12 LUT5=10 LUT6=34 MUXF7=6 MUXF8=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 12.687 - 8.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.665     5.117    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  TEXT_INPUT/COUNT_OUT_reg[2]/Q
                         net (fo=5, routed)           0.981     6.554    TEXT_INPUT/count_out_reg_reg[1][2]
    SLICE_X17Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.678 r  TEXT_INPUT/count_out_reg[27]_i_116/O
                         net (fo=1, routed)           0.000     6.678    BYTE/S[1]
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.228 r  BYTE/count_out_reg_reg[27]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.228    BYTE/count_out_reg_reg[27]_i_90_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  BYTE/count_out_reg_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.009     7.351    BYTE/count_out_reg_reg[27]_i_64_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  BYTE/count_out_reg_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.465    BYTE/count_out_reg_reg[27]_i_37_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  BYTE/count_out_reg_reg[27]_i_15/CO[3]
                         net (fo=87, routed)          1.050     8.629    BYTE/count_out_reg_reg[27]_i_15_n_0
    SLICE_X18Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.753 r  BYTE/count_out_reg[27]_i_108/O
                         net (fo=1, routed)           0.000     8.753    BYTE/count_out_reg[27]_i_108_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.303 r  BYTE/count_out_reg_reg[27]_i_85/CO[3]
                         net (fo=1, routed)           0.000     9.303    BYTE/count_out_reg_reg[27]_i_85_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  BYTE/count_out_reg_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.417    BYTE/count_out_reg_reg[27]_i_59_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  BYTE/count_out_reg_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.531    BYTE/count_out_reg_reg[27]_i_31_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  BYTE/count_out_reg_reg[27]_i_14/CO[3]
                         net (fo=69, routed)          1.245    10.891    BYTE/count_out_reg_reg[27]_i_14_n_0
    SLICE_X16Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.015 r  BYTE/count_out_reg[8]_i_2__0/O
                         net (fo=7, routed)           0.488    11.503    SET/COUNT_OUT_reg[8]
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.627 r  SET/count_out_reg[27]_i_50/O
                         net (fo=1, routed)           0.799    12.425    SET/count_out_reg[27]_i_50_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.975 r  SET/count_out_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.975    SET/count_out_reg_reg[27]_i_17_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  SET/count_out_reg_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.092    SET/count_out_reg_reg[27]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  SET/count_out_reg_reg[27]_i_2/CO[3]
                         net (fo=123, routed)         1.333    14.542    BYTE/count_out_reg_reg[31]_9[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.666 r  BYTE/count_out_reg[1]_i_2/O
                         net (fo=28, routed)          0.734    15.400    BYTE/count_out_reg_reg[1]_0
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.124    15.524 r  BYTE/count_out_reg[31]_i_455/O
                         net (fo=1, routed)           0.000    15.524    SET/count_out_reg_reg[0]_0[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.056 r  SET/count_out_reg_reg[31]_i_416/CO[3]
                         net (fo=1, routed)           0.000    16.056    SET/count_out_reg_reg[31]_i_416_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.170 r  SET/count_out_reg_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    16.170    SET/count_out_reg_reg[31]_i_330_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.284 r  SET/count_out_reg_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.284    SET/count_out_reg_reg[31]_i_222_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.398 r  SET/count_out_reg_reg[31]_i_134/CO[3]
                         net (fo=108, routed)         1.163    17.561    BYTE/count_out_reg_reg[31]_8[0]
    SLICE_X15Y32         LUT3 (Prop_lut3_I2_O)        0.124    17.685 r  BYTE/count_out_reg[31]_i_460/O
                         net (fo=1, routed)           0.000    17.685    SET/count_out_reg_reg[0]_2[0]
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.217 r  SET/count_out_reg_reg[31]_i_421/CO[3]
                         net (fo=1, routed)           0.000    18.217    SET/count_out_reg_reg[31]_i_421_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  SET/count_out_reg_reg[31]_i_335/CO[3]
                         net (fo=1, routed)           0.000    18.331    SET/count_out_reg_reg[31]_i_335_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  SET/count_out_reg_reg[31]_i_228/CO[3]
                         net (fo=1, routed)           0.000    18.445    SET/count_out_reg_reg[31]_i_228_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.559 r  SET/count_out_reg_reg[31]_i_136/CO[3]
                         net (fo=90, routed)          1.137    19.696    BYTE/count_out_reg_reg[30]_1[0]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    19.820 r  BYTE/count_out_reg[31]_i_450/O
                         net (fo=1, routed)           0.000    19.820    SET/count_out_reg_reg[0]_3[0]
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.333 r  SET/count_out_reg_reg[31]_i_411/CO[3]
                         net (fo=1, routed)           0.000    20.333    SET/count_out_reg_reg[31]_i_411_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.450 r  SET/count_out_reg_reg[31]_i_325/CO[3]
                         net (fo=1, routed)           0.000    20.450    SET/count_out_reg_reg[31]_i_325_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.567 r  SET/count_out_reg_reg[31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    20.567    SET/count_out_reg_reg[31]_i_216_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.684 r  SET/count_out_reg_reg[31]_i_133/CO[3]
                         net (fo=72, routed)          1.224    21.908    SET/count_out_reg_reg[31]_i_133_n_0
    SLICE_X18Y32         LUT5 (Prop_lut5_I3_O)        0.124    22.032 r  SET/count_out_reg[31]_i_466/O
                         net (fo=1, routed)           0.000    22.032    SET/count_out_reg[31]_i_466_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.564 r  SET/count_out_reg_reg[31]_i_431/CO[3]
                         net (fo=1, routed)           0.000    22.564    SET/count_out_reg_reg[31]_i_431_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.678 r  SET/count_out_reg_reg[31]_i_347/CO[3]
                         net (fo=1, routed)           0.000    22.678    SET/count_out_reg_reg[31]_i_347_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.792 r  SET/count_out_reg_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    22.792    SET/count_out_reg_reg[31]_i_240_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.906 f  SET/count_out_reg_reg[31]_i_143/CO[3]
                         net (fo=84, routed)          1.258    24.164    SET/count_out_reg_reg[31]_i_143_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.288 r  SET/count_out_reg[31]_i_247/O
                         net (fo=1, routed)           0.476    24.764    SET/count_out_reg[31]_i_247_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.149 r  SET/count_out_reg_reg[31]_i_144/CO[3]
                         net (fo=67, routed)          1.018    26.167    SET/count_out_reg_reg[31]_i_144_n_0
    SLICE_X20Y35         LUT2 (Prop_lut2_I1_O)        0.124    26.291 r  SET/count_out_reg[31]_i_40/O
                         net (fo=6, routed)           0.343    26.634    SET/count_out_reg[31]_i_40_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    26.758 r  SET/count_out_reg[31]_i_430/O
                         net (fo=1, routed)           0.000    26.758    SET/count_out_reg[31]_i_430_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.290 r  SET/count_out_reg_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    27.290    SET/count_out_reg_reg[31]_i_340_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  SET/count_out_reg_reg[31]_i_234/CO[3]
                         net (fo=1, routed)           0.000    27.404    SET/count_out_reg_reg[31]_i_234_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  SET/count_out_reg_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.518    SET/count_out_reg_reg[31]_i_137_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 f  SET/count_out_reg_reg[31]_i_39/CO[3]
                         net (fo=54, routed)          1.015    28.647    SET/count_out_reg_reg[31]_i_39_n_0
    SLICE_X19Y39         LUT6 (Prop_lut6_I1_O)        0.124    28.771 r  SET/count_out_reg[31]_i_392/O
                         net (fo=1, routed)           0.629    29.400    SET/count_out_reg[31]_i_392_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.926 r  SET/count_out_reg_reg[31]_i_305/CO[3]
                         net (fo=1, routed)           0.000    29.926    SET/count_out_reg_reg[31]_i_305_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.040 r  SET/count_out_reg_reg[31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    30.040    SET/count_out_reg_reg[31]_i_197_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.154 r  SET/count_out_reg_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    30.154    SET/count_out_reg_reg[31]_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.268 f  SET/count_out_reg_reg[31]_i_35/CO[3]
                         net (fo=53, routed)          1.012    31.280    SET/count_out_reg_reg[31]_0[0]
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124    31.404 r  SET/count_out_reg[31]_i_406/O
                         net (fo=1, routed)           0.655    32.059    SET/count_out_reg[31]_i_406_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.585 r  SET/count_out_reg_reg[31]_i_320/CO[3]
                         net (fo=1, routed)           0.000    32.585    SET/count_out_reg_reg[31]_i_320_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.699 r  SET/count_out_reg_reg[31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    32.699    SET/count_out_reg_reg[31]_i_211_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.813 r  SET/count_out_reg_reg[31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    32.813    SET/count_out_reg_reg[31]_i_127_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.927 r  SET/count_out_reg_reg[31]_i_37/CO[3]
                         net (fo=35, routed)          1.268    34.196    SET/count_out_reg_reg[31]_i_37_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124    34.320 r  SET/count_out_reg[31]_i_405/O
                         net (fo=1, routed)           0.000    34.320    SET/count_out_reg[31]_i_405_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.852 r  SET/count_out_reg_reg[31]_i_315/CO[3]
                         net (fo=1, routed)           0.000    34.852    SET/count_out_reg_reg[31]_i_315_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.966 r  SET/count_out_reg_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    34.966    SET/count_out_reg_reg[31]_i_206_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.080 r  SET/count_out_reg_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    35.080    SET/count_out_reg_reg[31]_i_121_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.194 r  SET/count_out_reg_reg[31]_i_36/CO[3]
                         net (fo=17, routed)          1.210    36.404    SET/count_out_reg_reg[31]_i_36_n_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124    36.528 r  SET/count_out_reg[31]_i_8/O
                         net (fo=10, routed)          0.614    37.142    SET/count_out_reg[31]_i_8_n_0
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.124    37.266 r  SET/count_out_reg[31]_i_31/O
                         net (fo=1, routed)           0.000    37.266    SET/count_out_reg[31]_i_31_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.667 r  SET/count_out_reg_reg[31]_i_7/CO[3]
                         net (fo=48, routed)          1.056    38.723    SET/count_out_reg_reg[31]_1[0]
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.124    38.847 r  SET/count_out_reg[31]_i_386/O
                         net (fo=2, routed)           1.126    39.972    RSET/count_out_reg_reg[2]_0
    SLICE_X17Y28         LUT4 (Prop_lut4_I1_O)        0.124    40.096 r  RSET/count_out_reg[31]_i_286/O
                         net (fo=1, routed)           0.000    40.096    RSET/count_out_reg[31]_i_286_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.646 r  RSET/count_out_reg_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    40.646    RSET/count_out_reg_reg[31]_i_173_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.760 r  RSET/count_out_reg_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.760    RSET/count_out_reg_reg[31]_i_93_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.874 r  RSET/count_out_reg_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.874    SET/count_out_reg_reg[22]_0[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.988 r  SET/count_out_reg_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          0.865    41.854    SET/count_out_reg_reg[31]_i_6_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I3_O)        0.124    41.978 r  SET/count_out_reg[0]_i_39/O
                         net (fo=8, routed)           0.725    42.702    SET/count_out_reg[0]_i_39_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124    42.826 r  SET/count_out_reg[31]_i_357/O
                         net (fo=4, routed)           0.509    43.335    SET/count_out_reg[31]_i_357_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.885 r  SET/count_out_reg_reg[31]_i_255/CO[3]
                         net (fo=1, routed)           0.000    43.885    SET/count_out_reg_reg[31]_i_255_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  SET/count_out_reg_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.002    SET/count_out_reg_reg[31]_i_148_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  SET/count_out_reg_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    44.119    SET/count_out_reg_reg[31]_i_63_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.236 f  SET/count_out_reg_reg[31]_i_15/CO[3]
                         net (fo=91, routed)          0.719    44.955    SET/count_out_reg_reg[31]_i_15_n_0
    SLICE_X11Y29         LUT2 (Prop_lut2_I1_O)        0.124    45.079 r  SET/count_out_reg[31]_i_367/O
                         net (fo=1, routed)           0.624    45.703    SET/count_out_reg[31]_i_367_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.229 r  SET/count_out_reg_reg[31]_i_265/CO[3]
                         net (fo=1, routed)           0.000    46.229    SET/count_out_reg_reg[31]_i_265_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.343 r  SET/count_out_reg_reg[31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    46.343    SET/count_out_reg_reg[31]_i_158_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.457 r  SET/count_out_reg_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.457    SET/count_out_reg_reg[31]_i_75_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.571 r  SET/count_out_reg_reg[31]_i_17/CO[3]
                         net (fo=73, routed)          1.023    47.594    SET/count_out_reg_reg[31]_i_17_n_0
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124    47.718 r  SET/count_out_reg[31]_i_365/O
                         net (fo=1, routed)           0.000    47.718    SET/count_out_reg[31]_i_365_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.251 r  SET/count_out_reg_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.251    SET/count_out_reg_reg[31]_i_260_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.368 r  SET/count_out_reg_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    48.368    SET/count_out_reg_reg[31]_i_153_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.485 r  SET/count_out_reg_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    48.485    SET/count_out_reg_reg[31]_i_69_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.602 f  SET/count_out_reg_reg[31]_i_16/CO[3]
                         net (fo=55, routed)          0.989    49.591    SET/count_out_reg_reg[31]_i_16_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    49.715 r  SET/count_out_reg[31]_i_372/O
                         net (fo=1, routed)           0.489    50.204    SET/count_out_reg[31]_i_372_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    50.730 r  SET/count_out_reg_reg[31]_i_270/CO[3]
                         net (fo=1, routed)           0.000    50.730    SET/count_out_reg_reg[31]_i_270_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  SET/count_out_reg_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.844    SET/count_out_reg_reg[31]_i_163_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  SET/count_out_reg_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    50.958    SET/count_out_reg_reg[31]_i_81_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.072 f  SET/count_out_reg_reg[31]_i_18/CO[3]
                         net (fo=38, routed)          0.841    51.913    SET/count_out_reg_reg[31]_i_18_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124    52.037 r  SET/count_out_reg[31]_i_377/O
                         net (fo=1, routed)           0.480    52.517    SET/count_out_reg[31]_i_377_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    53.067 r  SET/count_out_reg_reg[31]_i_275/CO[3]
                         net (fo=1, routed)           0.000    53.067    SET/count_out_reg_reg[31]_i_275_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.184 r  SET/count_out_reg_reg[31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    53.184    SET/count_out_reg_reg[31]_i_168_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.301 r  SET/count_out_reg_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.301    SET/count_out_reg_reg[31]_i_87_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.418 r  SET/count_out_reg_reg[31]_i_19/CO[3]
                         net (fo=20, routed)          1.136    54.554    SET/count_out_reg_reg[31]_i_19_n_0
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.124    54.678 r  SET/count_out_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    54.678    SET/count_out_reg[0]_i_33_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.228 r  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.228    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.342 r  SET/count_out_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.342    SET/count_out_reg_reg[0]_i_11_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.456 r  SET/count_out_reg_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.456    SET/count_out_reg_reg[0]_i_4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.570 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=11, routed)          0.975    56.545    SET/max1
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124    56.669 r  SET/count_out_reg[31]_i_5__0/O
                         net (fo=182, routed)         0.785    57.454    SET/count_out_reg_reg[1]_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124    57.578 r  SET/COUNT_OUT[3]_i_22/O
                         net (fo=2, routed)           0.527    58.105    SET/count[1]
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    58.612 r  SET/COUNT_OUT_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.612    SET/COUNT_OUT_reg[3]_i_10_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.726    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.840    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.954    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.068 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.068    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.182 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.182    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.516 f  SET/COUNT_OUT_reg[27]_i_10/O[1]
                         net (fo=3, routed)           1.113    60.629    TEXT_INPUT/data1[25]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.303    60.932 r  TEXT_INPUT/str_line_no_var[0]_i_81/O
                         net (fo=1, routed)           0.000    60.932    TEXT_INPUT/str_line_no_var[0]_i_81_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    61.468 r  TEXT_INPUT/str_line_no_var_reg[0]_i_56/CO[2]
                         net (fo=116, routed)         0.767    62.235    SET/count_out_reg_reg[30]_3[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.313    62.548 r  SET/str_line_no_var[31]_i_1079/O
                         net (fo=105, routed)         1.397    63.945    TEXT_INPUT/count_out_reg_reg[0]
    SLICE_X6Y32          LUT4 (Prop_lut4_I1_O)        0.124    64.069 f  TEXT_INPUT/str_line_no_var[31]_i_1409/O
                         net (fo=1, routed)           0.000    64.069    TEXT_INPUT/str_line_no_var[31]_i_1409_n_0
    SLICE_X6Y32          MUXF7 (Prop_muxf7_I0_O)      0.241    64.310 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1237/O
                         net (fo=1, routed)           0.000    64.310    TEXT_INPUT/str_line_no_var_reg[31]_i_1237_n_0
    SLICE_X6Y32          MUXF8 (Prop_muxf8_I0_O)      0.098    64.408 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1015/O
                         net (fo=1, routed)           1.237    65.645    TEXT_INPUT/str_line_no_var_reg[31]_i_1015_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.319    65.964 f  TEXT_INPUT/str_line_no_var[31]_i_772/O
                         net (fo=1, routed)           0.000    65.964    TEXT_INPUT/str_line_no_var[31]_i_772_n_0
    SLICE_X11Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    66.202 f  TEXT_INPUT/str_line_no_var_reg[31]_i_496/O
                         net (fo=1, routed)           0.714    66.916    TEXT_INPUT/str_line_no_var_reg[31]_i_496_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I0_O)        0.298    67.214 f  TEXT_INPUT/str_line_no_var[31]_i_278/O
                         net (fo=1, routed)           1.131    68.345    TEXT_INPUT/str_line_no_var[31]_i_278_n_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I2_O)        0.124    68.469 r  TEXT_INPUT/str_line_no_var[31]_i_145/O
                         net (fo=19, routed)          0.228    68.697    TEXT_INPUT/str_line_no_var18
    SLICE_X23Y21         LUT2 (Prop_lut2_I0_O)        0.124    68.821 f  TEXT_INPUT/COUNT_OUT[3]_i_757/O
                         net (fo=92, routed)          1.056    69.877    TEXT_INPUT/COUNT_OUT_reg[3]_6
    SLICE_X23Y18         LUT4 (Prop_lut4_I0_O)        0.124    70.001 f  TEXT_INPUT/str_line_no_var[31]_i_887/O
                         net (fo=1, routed)           0.798    70.799    TEXT_INPUT/char_no_var2_out_3[11]
    SLICE_X21Y19         LUT6 (Prop_lut6_I4_O)        0.124    70.923 r  TEXT_INPUT/str_line_no_var[31]_i_563/O
                         net (fo=1, routed)           0.000    70.923    TEXT_INPUT/str_line_no_var[31]_i_563_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.324 r  TEXT_INPUT/str_line_no_var_reg[31]_i_308/CO[3]
                         net (fo=1, routed)           0.000    71.324    TEXT_INPUT/str_line_no_var_reg[31]_i_308_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.438 r  TEXT_INPUT/str_line_no_var_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    71.438    TEXT_INPUT/str_line_no_var_reg[31]_i_152_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.666 f  TEXT_INPUT/str_line_no_var_reg[31]_i_83/CO[2]
                         net (fo=29, routed)          0.593    72.260    TEXT_INPUT/str_line_no_var_reg[31]_i_83_n_1
    SLICE_X17Y19         LUT2 (Prop_lut2_I1_O)        0.313    72.573 r  TEXT_INPUT/COUNT_OUT[3]_i_1533/O
                         net (fo=142, routed)         1.239    73.811    TEXT_INPUT/COUNT_OUT[3]_i_1533_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I2_O)        0.124    73.935 f  TEXT_INPUT/COUNT_OUT[3]_i_1657/O
                         net (fo=1, routed)           0.000    73.935    TEXT_INPUT/COUNT_OUT[3]_i_1657_n_0
    SLICE_X7Y20          MUXF7 (Prop_muxf7_I0_O)      0.212    74.147 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1539/O
                         net (fo=1, routed)           0.000    74.147    TEXT_INPUT/COUNT_OUT_reg[3]_i_1539_n_0
    SLICE_X7Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    74.241 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1436/O
                         net (fo=1, routed)           1.199    75.440    TEXT_INPUT/COUNT_OUT_reg[3]_i_1436_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.316    75.756 f  TEXT_INPUT/COUNT_OUT[3]_i_1164/O
                         net (fo=1, routed)           0.428    76.185    TEXT_INPUT/COUNT_OUT[3]_i_1164_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I1_O)        0.124    76.309 f  TEXT_INPUT/COUNT_OUT[3]_i_750/O
                         net (fo=1, routed)           1.160    77.469    TEXT_INPUT/COUNT_OUT[3]_i_750_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I0_O)        0.124    77.593 r  TEXT_INPUT/COUNT_OUT[3]_i_370/O
                         net (fo=73, routed)          0.784    78.377    TEXT_INPUT/str_line_no_var15
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124    78.501 r  TEXT_INPUT/COUNT_OUT[3]_i_770/O
                         net (fo=2, routed)           0.726    79.228    TEXT_INPUT/COUNT_OUT[3]_i_770_n_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I2_O)        0.124    79.352 r  TEXT_INPUT/COUNT_OUT[3]_i_375/O
                         net (fo=9, routed)           0.836    80.188    TEXT_INPUT/COUNT_OUT[3]_i_375_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    80.786 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_152/O[1]
                         net (fo=10, routed)          0.799    81.585    TEXT_INPUT/COUNT_OUT_reg[3]_i_152_n_6
    SLICE_X18Y9          LUT2 (Prop_lut2_I0_O)        0.303    81.888 r  TEXT_INPUT/str_line_no_var[31]_i_387/O
                         net (fo=61, routed)          1.267    83.154    TEXT_INPUT/str_line_no_var[31]_i_387_n_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.314    83.468 f  TEXT_INPUT/str_line_no_var_reg[31]_i_463/O
                         net (fo=1, routed)           0.000    83.468    TEXT_INPUT/str_line_no_var_reg[31]_i_463_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I0_O)      0.098    83.566 f  TEXT_INPUT/str_line_no_var_reg[31]_i_259/O
                         net (fo=1, routed)           0.841    84.407    TEXT_INPUT/str_line_no_var_reg[31]_i_259_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I0_O)        0.319    84.726 f  TEXT_INPUT/str_line_no_var[31]_i_137/O
                         net (fo=1, routed)           1.084    85.810    TEXT_INPUT/str_line_no_var[31]_i_137_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124    85.934 r  TEXT_INPUT/str_line_no_var[31]_i_75/O
                         net (fo=1, routed)           0.766    86.700    TEXT_INPUT/str_line_no_var[31]_i_75_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I5_O)        0.124    86.824 r  TEXT_INPUT/str_line_no_var[31]_i_44/O
                         net (fo=42, routed)          0.685    87.509    TEXT_INPUT/str_line_no_var[31]_i_44_n_0
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124    87.633 f  TEXT_INPUT/COUNT_OUT[19]_i_64/O
                         net (fo=4, routed)           0.605    88.238    TEXT_INPUT/COUNT_OUT[19]_i_64_n_0
    SLICE_X27Y11         LUT3 (Prop_lut3_I2_O)        0.124    88.362 f  TEXT_INPUT/str_line_no_var[31]_i_362/O
                         net (fo=1, routed)           0.931    89.293    TEXT_INPUT/str_line_no_var[31]_i_362_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    89.417 r  TEXT_INPUT/str_line_no_var[31]_i_180/O
                         net (fo=1, routed)           0.000    89.417    TEXT_INPUT/str_line_no_var[31]_i_180_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.967 r  TEXT_INPUT/str_line_no_var_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.967    TEXT_INPUT/str_line_no_var_reg[31]_i_96_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.195 r  TEXT_INPUT/str_line_no_var_reg[31]_i_52/CO[2]
                         net (fo=20, routed)          0.578    90.773    TEXT_INPUT/str_line_no_var_reg[31]_i_52_n_1
    SLICE_X16Y13         LUT6 (Prop_lut6_I0_O)        0.313    91.086 r  TEXT_INPUT/COUNT_OUT[3]_i_892/O
                         net (fo=145, routed)         1.290    92.377    TEXT_INPUT/COUNT_OUT[3]_i_892_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I4_O)        0.124    92.501 f  TEXT_INPUT/COUNT_OUT[3]_i_1307/O
                         net (fo=1, routed)           0.000    92.501    TEXT_INPUT/COUNT_OUT[3]_i_1307_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214    92.715 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_912/O
                         net (fo=1, routed)           0.000    92.715    TEXT_INPUT/COUNT_OUT_reg[3]_i_912_n_0
    SLICE_X10Y11         MUXF8 (Prop_muxf8_I1_O)      0.088    92.803 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_515/O
                         net (fo=1, routed)           0.817    93.620    TEXT_INPUT/COUNT_OUT_reg[3]_i_515_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I3_O)        0.319    93.939 f  TEXT_INPUT/COUNT_OUT[3]_i_232/O
                         net (fo=2, routed)           1.273    95.212    TEXT_INPUT/COUNT_OUT[3]_i_232_n_0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124    95.336 f  TEXT_INPUT/COUNT_OUT[3]_i_100/O
                         net (fo=2, routed)           0.668    96.004    TEXT_INPUT/COUNT_OUT[3]_i_100_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.128 r  TEXT_INPUT/COUNT_OUT[3]_i_50/O
                         net (fo=1, routed)           0.154    96.282    TEXT_INPUT/str_line_no_var7
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.406 r  TEXT_INPUT/COUNT_OUT[3]_i_29/O
                         net (fo=125, routed)         1.108    97.514    TEXT_INPUT/str_line_no_var5
    SLICE_X20Y16         LUT6 (Prop_lut6_I3_O)        0.124    97.638 r  TEXT_INPUT/COUNT_OUT[3]_i_466/O
                         net (fo=1, routed)           0.635    98.273    TEXT_INPUT/COUNT_OUT[3]_i_466_n_0
    SLICE_X21Y16         LUT5 (Prop_lut5_I4_O)        0.124    98.397 r  TEXT_INPUT/COUNT_OUT[3]_i_197/O
                         net (fo=1, routed)           0.000    98.397    TEXT_INPUT/COUNT_OUT[3]_i_197_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    98.798 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    98.798    TEXT_INPUT/COUNT_OUT_reg[3]_i_86_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    99.026 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_37/CO[2]
                         net (fo=29, routed)          0.541    99.568    TEXT_INPUT/COUNT_OUT_reg[3]_i_37_n_1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.313    99.881 r  TEXT_INPUT/COUNT_OUT[3]_i_780/O
                         net (fo=142, routed)         1.371   101.252    TEXT_INPUT/COUNT_OUT[3]_i_780_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124   101.376 r  TEXT_INPUT/COUNT_OUT[3]_i_1276/O
                         net (fo=1, routed)           0.000   101.376    TEXT_INPUT/COUNT_OUT[3]_i_1276_n_0
    SLICE_X4Y17          MUXF7 (Prop_muxf7_I0_O)      0.241   101.617 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_871/O
                         net (fo=1, routed)           0.000   101.617    TEXT_INPUT/COUNT_OUT_reg[3]_i_871_n_0
    SLICE_X4Y17          MUXF8 (Prop_muxf8_I0_O)      0.098   101.715 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_461/O
                         net (fo=1, routed)           1.008   102.723    TEXT_INPUT/COUNT_OUT_reg[3]_i_461_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.319   103.042 r  TEXT_INPUT/COUNT_OUT[3]_i_195/O
                         net (fo=1, routed)           0.706   103.748    TEXT_INPUT/COUNT_OUT[3]_i_195_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.124   103.872 f  TEXT_INPUT/COUNT_OUT[3]_i_85/O
                         net (fo=1, routed)           1.182   105.054    TEXT_INPUT/COUNT_OUT[3]_i_85_n_0
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.178 f  TEXT_INPUT/COUNT_OUT[3]_i_36/O
                         net (fo=6, routed)           0.188   105.366    TEXT_INPUT/str_line_no_var3
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.490 r  TEXT_INPUT/str_line_no_var[0]_i_14/O
                         net (fo=1, routed)           0.401   105.892    TEXT_INPUT/str_line_no_var[0]_i_14_n_0
    SLICE_X23Y26         LUT4 (Prop_lut4_I3_O)        0.124   106.016 r  TEXT_INPUT/str_line_no_var[0]_i_7/O
                         net (fo=1, routed)           0.000   106.016    TEXT_INPUT/str_line_no_var[0]_i_7_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   106.548 r  TEXT_INPUT/str_line_no_var_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.548    TEXT_INPUT/str_line_no_var_reg[0]_i_2_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.662 r  TEXT_INPUT/str_line_no_var_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.662    TEXT_INPUT/str_line_no_var_reg[4]_i_2_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.776 r  TEXT_INPUT/str_line_no_var_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.776    TEXT_INPUT/str_line_no_var_reg[8]_i_2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   107.110 f  TEXT_INPUT/str_line_no_var_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.668   107.777    TEXT_INPUT/str_line_no_var_reg[12]_i_2_n_6
    SLICE_X22Y29         LUT4 (Prop_lut4_I3_O)        0.303   108.080 r  TEXT_INPUT/COUNT_OUT[23]_i_56/O
                         net (fo=1, routed)           0.000   108.080    TEXT_INPUT/COUNT_OUT[23]_i_56_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.612 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.612    TEXT_INPUT/COUNT_OUT_reg[23]_i_30_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   108.946 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_30/O[1]
                         net (fo=3, routed)           0.738   109.684    TEXT_INPUT/COUNT_OUT3[18]
    SLICE_X20Y29         LUT2 (Prop_lut2_I1_O)        0.303   109.987 r  TEXT_INPUT/COUNT_OUT[23]_i_33/O
                         net (fo=1, routed)           0.000   109.987    TEXT_INPUT/COUNT_OUT[23]_i_33_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.520 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000   110.520    TEXT_INPUT/COUNT_OUT_reg[23]_i_15_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.739 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_15/O[0]
                         net (fo=1, routed)           0.987   111.726    TEXT_INPUT/COUNT_OUT2[22]
    SLICE_X15Y26         LUT4 (Prop_lut4_I3_O)        0.295   112.021 r  TEXT_INPUT/COUNT_OUT[23]_i_7/O
                         net (fo=1, routed)           0.000   112.021    TEXT_INPUT/COUNT_OUT[23]_i_7_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   112.419 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   112.419    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.533 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   112.533    TEXT_INPUT/COUNT_OUT_reg[27]_i_1_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   112.772 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000   112.772    TEXT_INPUT/COUNT_OUT0[30]
    SLICE_X15Y28         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.492    12.687    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y28         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[30]/C
                         clock pessimism              0.372    13.059    
                         clock uncertainty           -0.035    13.024    
    SLICE_X15Y28         FDRE (Setup_fdre_C_D)        0.062    13.086    TEXT_INPUT/COUNT_OUT_reg[30]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                        -112.772    
  -------------------------------------------------------------------
                         slack                                -99.686    

Slack (VIOLATED) :        -99.670ns  (required time - arrival time)
  Source:                 TEXT_INPUT/COUNT_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        107.638ns  (logic 38.409ns (35.683%)  route 69.229ns (64.317%))
  Logic Levels:           180  (CARRY4=100 LUT2=9 LUT3=4 LUT4=12 LUT5=10 LUT6=34 MUXF7=6 MUXF8=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 12.687 - 8.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.665     5.117    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  TEXT_INPUT/COUNT_OUT_reg[2]/Q
                         net (fo=5, routed)           0.981     6.554    TEXT_INPUT/count_out_reg_reg[1][2]
    SLICE_X17Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.678 r  TEXT_INPUT/count_out_reg[27]_i_116/O
                         net (fo=1, routed)           0.000     6.678    BYTE/S[1]
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.228 r  BYTE/count_out_reg_reg[27]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.228    BYTE/count_out_reg_reg[27]_i_90_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  BYTE/count_out_reg_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.009     7.351    BYTE/count_out_reg_reg[27]_i_64_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  BYTE/count_out_reg_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.465    BYTE/count_out_reg_reg[27]_i_37_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  BYTE/count_out_reg_reg[27]_i_15/CO[3]
                         net (fo=87, routed)          1.050     8.629    BYTE/count_out_reg_reg[27]_i_15_n_0
    SLICE_X18Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.753 r  BYTE/count_out_reg[27]_i_108/O
                         net (fo=1, routed)           0.000     8.753    BYTE/count_out_reg[27]_i_108_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.303 r  BYTE/count_out_reg_reg[27]_i_85/CO[3]
                         net (fo=1, routed)           0.000     9.303    BYTE/count_out_reg_reg[27]_i_85_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  BYTE/count_out_reg_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.417    BYTE/count_out_reg_reg[27]_i_59_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  BYTE/count_out_reg_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.531    BYTE/count_out_reg_reg[27]_i_31_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  BYTE/count_out_reg_reg[27]_i_14/CO[3]
                         net (fo=69, routed)          1.245    10.891    BYTE/count_out_reg_reg[27]_i_14_n_0
    SLICE_X16Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.015 r  BYTE/count_out_reg[8]_i_2__0/O
                         net (fo=7, routed)           0.488    11.503    SET/COUNT_OUT_reg[8]
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.627 r  SET/count_out_reg[27]_i_50/O
                         net (fo=1, routed)           0.799    12.425    SET/count_out_reg[27]_i_50_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.975 r  SET/count_out_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.975    SET/count_out_reg_reg[27]_i_17_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  SET/count_out_reg_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.092    SET/count_out_reg_reg[27]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  SET/count_out_reg_reg[27]_i_2/CO[3]
                         net (fo=123, routed)         1.333    14.542    BYTE/count_out_reg_reg[31]_9[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.666 r  BYTE/count_out_reg[1]_i_2/O
                         net (fo=28, routed)          0.734    15.400    BYTE/count_out_reg_reg[1]_0
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.124    15.524 r  BYTE/count_out_reg[31]_i_455/O
                         net (fo=1, routed)           0.000    15.524    SET/count_out_reg_reg[0]_0[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.056 r  SET/count_out_reg_reg[31]_i_416/CO[3]
                         net (fo=1, routed)           0.000    16.056    SET/count_out_reg_reg[31]_i_416_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.170 r  SET/count_out_reg_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    16.170    SET/count_out_reg_reg[31]_i_330_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.284 r  SET/count_out_reg_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.284    SET/count_out_reg_reg[31]_i_222_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.398 r  SET/count_out_reg_reg[31]_i_134/CO[3]
                         net (fo=108, routed)         1.163    17.561    BYTE/count_out_reg_reg[31]_8[0]
    SLICE_X15Y32         LUT3 (Prop_lut3_I2_O)        0.124    17.685 r  BYTE/count_out_reg[31]_i_460/O
                         net (fo=1, routed)           0.000    17.685    SET/count_out_reg_reg[0]_2[0]
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.217 r  SET/count_out_reg_reg[31]_i_421/CO[3]
                         net (fo=1, routed)           0.000    18.217    SET/count_out_reg_reg[31]_i_421_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  SET/count_out_reg_reg[31]_i_335/CO[3]
                         net (fo=1, routed)           0.000    18.331    SET/count_out_reg_reg[31]_i_335_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  SET/count_out_reg_reg[31]_i_228/CO[3]
                         net (fo=1, routed)           0.000    18.445    SET/count_out_reg_reg[31]_i_228_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.559 r  SET/count_out_reg_reg[31]_i_136/CO[3]
                         net (fo=90, routed)          1.137    19.696    BYTE/count_out_reg_reg[30]_1[0]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    19.820 r  BYTE/count_out_reg[31]_i_450/O
                         net (fo=1, routed)           0.000    19.820    SET/count_out_reg_reg[0]_3[0]
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.333 r  SET/count_out_reg_reg[31]_i_411/CO[3]
                         net (fo=1, routed)           0.000    20.333    SET/count_out_reg_reg[31]_i_411_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.450 r  SET/count_out_reg_reg[31]_i_325/CO[3]
                         net (fo=1, routed)           0.000    20.450    SET/count_out_reg_reg[31]_i_325_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.567 r  SET/count_out_reg_reg[31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    20.567    SET/count_out_reg_reg[31]_i_216_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.684 r  SET/count_out_reg_reg[31]_i_133/CO[3]
                         net (fo=72, routed)          1.224    21.908    SET/count_out_reg_reg[31]_i_133_n_0
    SLICE_X18Y32         LUT5 (Prop_lut5_I3_O)        0.124    22.032 r  SET/count_out_reg[31]_i_466/O
                         net (fo=1, routed)           0.000    22.032    SET/count_out_reg[31]_i_466_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.564 r  SET/count_out_reg_reg[31]_i_431/CO[3]
                         net (fo=1, routed)           0.000    22.564    SET/count_out_reg_reg[31]_i_431_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.678 r  SET/count_out_reg_reg[31]_i_347/CO[3]
                         net (fo=1, routed)           0.000    22.678    SET/count_out_reg_reg[31]_i_347_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.792 r  SET/count_out_reg_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    22.792    SET/count_out_reg_reg[31]_i_240_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.906 f  SET/count_out_reg_reg[31]_i_143/CO[3]
                         net (fo=84, routed)          1.258    24.164    SET/count_out_reg_reg[31]_i_143_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.288 r  SET/count_out_reg[31]_i_247/O
                         net (fo=1, routed)           0.476    24.764    SET/count_out_reg[31]_i_247_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.149 r  SET/count_out_reg_reg[31]_i_144/CO[3]
                         net (fo=67, routed)          1.018    26.167    SET/count_out_reg_reg[31]_i_144_n_0
    SLICE_X20Y35         LUT2 (Prop_lut2_I1_O)        0.124    26.291 r  SET/count_out_reg[31]_i_40/O
                         net (fo=6, routed)           0.343    26.634    SET/count_out_reg[31]_i_40_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    26.758 r  SET/count_out_reg[31]_i_430/O
                         net (fo=1, routed)           0.000    26.758    SET/count_out_reg[31]_i_430_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.290 r  SET/count_out_reg_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    27.290    SET/count_out_reg_reg[31]_i_340_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  SET/count_out_reg_reg[31]_i_234/CO[3]
                         net (fo=1, routed)           0.000    27.404    SET/count_out_reg_reg[31]_i_234_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  SET/count_out_reg_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.518    SET/count_out_reg_reg[31]_i_137_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 f  SET/count_out_reg_reg[31]_i_39/CO[3]
                         net (fo=54, routed)          1.015    28.647    SET/count_out_reg_reg[31]_i_39_n_0
    SLICE_X19Y39         LUT6 (Prop_lut6_I1_O)        0.124    28.771 r  SET/count_out_reg[31]_i_392/O
                         net (fo=1, routed)           0.629    29.400    SET/count_out_reg[31]_i_392_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.926 r  SET/count_out_reg_reg[31]_i_305/CO[3]
                         net (fo=1, routed)           0.000    29.926    SET/count_out_reg_reg[31]_i_305_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.040 r  SET/count_out_reg_reg[31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    30.040    SET/count_out_reg_reg[31]_i_197_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.154 r  SET/count_out_reg_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    30.154    SET/count_out_reg_reg[31]_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.268 f  SET/count_out_reg_reg[31]_i_35/CO[3]
                         net (fo=53, routed)          1.012    31.280    SET/count_out_reg_reg[31]_0[0]
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124    31.404 r  SET/count_out_reg[31]_i_406/O
                         net (fo=1, routed)           0.655    32.059    SET/count_out_reg[31]_i_406_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.585 r  SET/count_out_reg_reg[31]_i_320/CO[3]
                         net (fo=1, routed)           0.000    32.585    SET/count_out_reg_reg[31]_i_320_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.699 r  SET/count_out_reg_reg[31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    32.699    SET/count_out_reg_reg[31]_i_211_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.813 r  SET/count_out_reg_reg[31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    32.813    SET/count_out_reg_reg[31]_i_127_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.927 r  SET/count_out_reg_reg[31]_i_37/CO[3]
                         net (fo=35, routed)          1.268    34.196    SET/count_out_reg_reg[31]_i_37_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124    34.320 r  SET/count_out_reg[31]_i_405/O
                         net (fo=1, routed)           0.000    34.320    SET/count_out_reg[31]_i_405_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.852 r  SET/count_out_reg_reg[31]_i_315/CO[3]
                         net (fo=1, routed)           0.000    34.852    SET/count_out_reg_reg[31]_i_315_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.966 r  SET/count_out_reg_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    34.966    SET/count_out_reg_reg[31]_i_206_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.080 r  SET/count_out_reg_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    35.080    SET/count_out_reg_reg[31]_i_121_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.194 r  SET/count_out_reg_reg[31]_i_36/CO[3]
                         net (fo=17, routed)          1.210    36.404    SET/count_out_reg_reg[31]_i_36_n_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124    36.528 r  SET/count_out_reg[31]_i_8/O
                         net (fo=10, routed)          0.614    37.142    SET/count_out_reg[31]_i_8_n_0
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.124    37.266 r  SET/count_out_reg[31]_i_31/O
                         net (fo=1, routed)           0.000    37.266    SET/count_out_reg[31]_i_31_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.667 r  SET/count_out_reg_reg[31]_i_7/CO[3]
                         net (fo=48, routed)          1.056    38.723    SET/count_out_reg_reg[31]_1[0]
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.124    38.847 r  SET/count_out_reg[31]_i_386/O
                         net (fo=2, routed)           1.126    39.972    RSET/count_out_reg_reg[2]_0
    SLICE_X17Y28         LUT4 (Prop_lut4_I1_O)        0.124    40.096 r  RSET/count_out_reg[31]_i_286/O
                         net (fo=1, routed)           0.000    40.096    RSET/count_out_reg[31]_i_286_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.646 r  RSET/count_out_reg_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    40.646    RSET/count_out_reg_reg[31]_i_173_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.760 r  RSET/count_out_reg_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.760    RSET/count_out_reg_reg[31]_i_93_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.874 r  RSET/count_out_reg_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.874    SET/count_out_reg_reg[22]_0[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.988 r  SET/count_out_reg_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          0.865    41.854    SET/count_out_reg_reg[31]_i_6_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I3_O)        0.124    41.978 r  SET/count_out_reg[0]_i_39/O
                         net (fo=8, routed)           0.725    42.702    SET/count_out_reg[0]_i_39_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124    42.826 r  SET/count_out_reg[31]_i_357/O
                         net (fo=4, routed)           0.509    43.335    SET/count_out_reg[31]_i_357_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.885 r  SET/count_out_reg_reg[31]_i_255/CO[3]
                         net (fo=1, routed)           0.000    43.885    SET/count_out_reg_reg[31]_i_255_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  SET/count_out_reg_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.002    SET/count_out_reg_reg[31]_i_148_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  SET/count_out_reg_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    44.119    SET/count_out_reg_reg[31]_i_63_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.236 f  SET/count_out_reg_reg[31]_i_15/CO[3]
                         net (fo=91, routed)          0.719    44.955    SET/count_out_reg_reg[31]_i_15_n_0
    SLICE_X11Y29         LUT2 (Prop_lut2_I1_O)        0.124    45.079 r  SET/count_out_reg[31]_i_367/O
                         net (fo=1, routed)           0.624    45.703    SET/count_out_reg[31]_i_367_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.229 r  SET/count_out_reg_reg[31]_i_265/CO[3]
                         net (fo=1, routed)           0.000    46.229    SET/count_out_reg_reg[31]_i_265_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.343 r  SET/count_out_reg_reg[31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    46.343    SET/count_out_reg_reg[31]_i_158_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.457 r  SET/count_out_reg_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.457    SET/count_out_reg_reg[31]_i_75_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.571 r  SET/count_out_reg_reg[31]_i_17/CO[3]
                         net (fo=73, routed)          1.023    47.594    SET/count_out_reg_reg[31]_i_17_n_0
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124    47.718 r  SET/count_out_reg[31]_i_365/O
                         net (fo=1, routed)           0.000    47.718    SET/count_out_reg[31]_i_365_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.251 r  SET/count_out_reg_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.251    SET/count_out_reg_reg[31]_i_260_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.368 r  SET/count_out_reg_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    48.368    SET/count_out_reg_reg[31]_i_153_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.485 r  SET/count_out_reg_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    48.485    SET/count_out_reg_reg[31]_i_69_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.602 f  SET/count_out_reg_reg[31]_i_16/CO[3]
                         net (fo=55, routed)          0.989    49.591    SET/count_out_reg_reg[31]_i_16_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    49.715 r  SET/count_out_reg[31]_i_372/O
                         net (fo=1, routed)           0.489    50.204    SET/count_out_reg[31]_i_372_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    50.730 r  SET/count_out_reg_reg[31]_i_270/CO[3]
                         net (fo=1, routed)           0.000    50.730    SET/count_out_reg_reg[31]_i_270_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  SET/count_out_reg_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.844    SET/count_out_reg_reg[31]_i_163_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  SET/count_out_reg_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    50.958    SET/count_out_reg_reg[31]_i_81_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.072 f  SET/count_out_reg_reg[31]_i_18/CO[3]
                         net (fo=38, routed)          0.841    51.913    SET/count_out_reg_reg[31]_i_18_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124    52.037 r  SET/count_out_reg[31]_i_377/O
                         net (fo=1, routed)           0.480    52.517    SET/count_out_reg[31]_i_377_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    53.067 r  SET/count_out_reg_reg[31]_i_275/CO[3]
                         net (fo=1, routed)           0.000    53.067    SET/count_out_reg_reg[31]_i_275_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.184 r  SET/count_out_reg_reg[31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    53.184    SET/count_out_reg_reg[31]_i_168_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.301 r  SET/count_out_reg_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.301    SET/count_out_reg_reg[31]_i_87_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.418 r  SET/count_out_reg_reg[31]_i_19/CO[3]
                         net (fo=20, routed)          1.136    54.554    SET/count_out_reg_reg[31]_i_19_n_0
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.124    54.678 r  SET/count_out_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    54.678    SET/count_out_reg[0]_i_33_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.228 r  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.228    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.342 r  SET/count_out_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.342    SET/count_out_reg_reg[0]_i_11_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.456 r  SET/count_out_reg_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.456    SET/count_out_reg_reg[0]_i_4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.570 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=11, routed)          0.975    56.545    SET/max1
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124    56.669 r  SET/count_out_reg[31]_i_5__0/O
                         net (fo=182, routed)         0.785    57.454    SET/count_out_reg_reg[1]_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124    57.578 r  SET/COUNT_OUT[3]_i_22/O
                         net (fo=2, routed)           0.527    58.105    SET/count[1]
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    58.612 r  SET/COUNT_OUT_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.612    SET/COUNT_OUT_reg[3]_i_10_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.726    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.840    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.954    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.068 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.068    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.182 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.182    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.516 f  SET/COUNT_OUT_reg[27]_i_10/O[1]
                         net (fo=3, routed)           1.113    60.629    TEXT_INPUT/data1[25]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.303    60.932 r  TEXT_INPUT/str_line_no_var[0]_i_81/O
                         net (fo=1, routed)           0.000    60.932    TEXT_INPUT/str_line_no_var[0]_i_81_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    61.468 r  TEXT_INPUT/str_line_no_var_reg[0]_i_56/CO[2]
                         net (fo=116, routed)         0.767    62.235    SET/count_out_reg_reg[30]_3[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.313    62.548 r  SET/str_line_no_var[31]_i_1079/O
                         net (fo=105, routed)         1.397    63.945    TEXT_INPUT/count_out_reg_reg[0]
    SLICE_X6Y32          LUT4 (Prop_lut4_I1_O)        0.124    64.069 f  TEXT_INPUT/str_line_no_var[31]_i_1409/O
                         net (fo=1, routed)           0.000    64.069    TEXT_INPUT/str_line_no_var[31]_i_1409_n_0
    SLICE_X6Y32          MUXF7 (Prop_muxf7_I0_O)      0.241    64.310 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1237/O
                         net (fo=1, routed)           0.000    64.310    TEXT_INPUT/str_line_no_var_reg[31]_i_1237_n_0
    SLICE_X6Y32          MUXF8 (Prop_muxf8_I0_O)      0.098    64.408 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1015/O
                         net (fo=1, routed)           1.237    65.645    TEXT_INPUT/str_line_no_var_reg[31]_i_1015_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.319    65.964 f  TEXT_INPUT/str_line_no_var[31]_i_772/O
                         net (fo=1, routed)           0.000    65.964    TEXT_INPUT/str_line_no_var[31]_i_772_n_0
    SLICE_X11Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    66.202 f  TEXT_INPUT/str_line_no_var_reg[31]_i_496/O
                         net (fo=1, routed)           0.714    66.916    TEXT_INPUT/str_line_no_var_reg[31]_i_496_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I0_O)        0.298    67.214 f  TEXT_INPUT/str_line_no_var[31]_i_278/O
                         net (fo=1, routed)           1.131    68.345    TEXT_INPUT/str_line_no_var[31]_i_278_n_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I2_O)        0.124    68.469 r  TEXT_INPUT/str_line_no_var[31]_i_145/O
                         net (fo=19, routed)          0.228    68.697    TEXT_INPUT/str_line_no_var18
    SLICE_X23Y21         LUT2 (Prop_lut2_I0_O)        0.124    68.821 f  TEXT_INPUT/COUNT_OUT[3]_i_757/O
                         net (fo=92, routed)          1.056    69.877    TEXT_INPUT/COUNT_OUT_reg[3]_6
    SLICE_X23Y18         LUT4 (Prop_lut4_I0_O)        0.124    70.001 f  TEXT_INPUT/str_line_no_var[31]_i_887/O
                         net (fo=1, routed)           0.798    70.799    TEXT_INPUT/char_no_var2_out_3[11]
    SLICE_X21Y19         LUT6 (Prop_lut6_I4_O)        0.124    70.923 r  TEXT_INPUT/str_line_no_var[31]_i_563/O
                         net (fo=1, routed)           0.000    70.923    TEXT_INPUT/str_line_no_var[31]_i_563_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.324 r  TEXT_INPUT/str_line_no_var_reg[31]_i_308/CO[3]
                         net (fo=1, routed)           0.000    71.324    TEXT_INPUT/str_line_no_var_reg[31]_i_308_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.438 r  TEXT_INPUT/str_line_no_var_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    71.438    TEXT_INPUT/str_line_no_var_reg[31]_i_152_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.666 f  TEXT_INPUT/str_line_no_var_reg[31]_i_83/CO[2]
                         net (fo=29, routed)          0.593    72.260    TEXT_INPUT/str_line_no_var_reg[31]_i_83_n_1
    SLICE_X17Y19         LUT2 (Prop_lut2_I1_O)        0.313    72.573 r  TEXT_INPUT/COUNT_OUT[3]_i_1533/O
                         net (fo=142, routed)         1.239    73.811    TEXT_INPUT/COUNT_OUT[3]_i_1533_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I2_O)        0.124    73.935 f  TEXT_INPUT/COUNT_OUT[3]_i_1657/O
                         net (fo=1, routed)           0.000    73.935    TEXT_INPUT/COUNT_OUT[3]_i_1657_n_0
    SLICE_X7Y20          MUXF7 (Prop_muxf7_I0_O)      0.212    74.147 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1539/O
                         net (fo=1, routed)           0.000    74.147    TEXT_INPUT/COUNT_OUT_reg[3]_i_1539_n_0
    SLICE_X7Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    74.241 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1436/O
                         net (fo=1, routed)           1.199    75.440    TEXT_INPUT/COUNT_OUT_reg[3]_i_1436_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.316    75.756 f  TEXT_INPUT/COUNT_OUT[3]_i_1164/O
                         net (fo=1, routed)           0.428    76.185    TEXT_INPUT/COUNT_OUT[3]_i_1164_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I1_O)        0.124    76.309 f  TEXT_INPUT/COUNT_OUT[3]_i_750/O
                         net (fo=1, routed)           1.160    77.469    TEXT_INPUT/COUNT_OUT[3]_i_750_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I0_O)        0.124    77.593 r  TEXT_INPUT/COUNT_OUT[3]_i_370/O
                         net (fo=73, routed)          0.784    78.377    TEXT_INPUT/str_line_no_var15
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124    78.501 r  TEXT_INPUT/COUNT_OUT[3]_i_770/O
                         net (fo=2, routed)           0.726    79.228    TEXT_INPUT/COUNT_OUT[3]_i_770_n_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I2_O)        0.124    79.352 r  TEXT_INPUT/COUNT_OUT[3]_i_375/O
                         net (fo=9, routed)           0.836    80.188    TEXT_INPUT/COUNT_OUT[3]_i_375_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    80.786 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_152/O[1]
                         net (fo=10, routed)          0.799    81.585    TEXT_INPUT/COUNT_OUT_reg[3]_i_152_n_6
    SLICE_X18Y9          LUT2 (Prop_lut2_I0_O)        0.303    81.888 r  TEXT_INPUT/str_line_no_var[31]_i_387/O
                         net (fo=61, routed)          1.267    83.154    TEXT_INPUT/str_line_no_var[31]_i_387_n_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.314    83.468 f  TEXT_INPUT/str_line_no_var_reg[31]_i_463/O
                         net (fo=1, routed)           0.000    83.468    TEXT_INPUT/str_line_no_var_reg[31]_i_463_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I0_O)      0.098    83.566 f  TEXT_INPUT/str_line_no_var_reg[31]_i_259/O
                         net (fo=1, routed)           0.841    84.407    TEXT_INPUT/str_line_no_var_reg[31]_i_259_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I0_O)        0.319    84.726 f  TEXT_INPUT/str_line_no_var[31]_i_137/O
                         net (fo=1, routed)           1.084    85.810    TEXT_INPUT/str_line_no_var[31]_i_137_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124    85.934 r  TEXT_INPUT/str_line_no_var[31]_i_75/O
                         net (fo=1, routed)           0.766    86.700    TEXT_INPUT/str_line_no_var[31]_i_75_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I5_O)        0.124    86.824 r  TEXT_INPUT/str_line_no_var[31]_i_44/O
                         net (fo=42, routed)          0.685    87.509    TEXT_INPUT/str_line_no_var[31]_i_44_n_0
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124    87.633 f  TEXT_INPUT/COUNT_OUT[19]_i_64/O
                         net (fo=4, routed)           0.605    88.238    TEXT_INPUT/COUNT_OUT[19]_i_64_n_0
    SLICE_X27Y11         LUT3 (Prop_lut3_I2_O)        0.124    88.362 f  TEXT_INPUT/str_line_no_var[31]_i_362/O
                         net (fo=1, routed)           0.931    89.293    TEXT_INPUT/str_line_no_var[31]_i_362_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    89.417 r  TEXT_INPUT/str_line_no_var[31]_i_180/O
                         net (fo=1, routed)           0.000    89.417    TEXT_INPUT/str_line_no_var[31]_i_180_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.967 r  TEXT_INPUT/str_line_no_var_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.967    TEXT_INPUT/str_line_no_var_reg[31]_i_96_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.195 r  TEXT_INPUT/str_line_no_var_reg[31]_i_52/CO[2]
                         net (fo=20, routed)          0.578    90.773    TEXT_INPUT/str_line_no_var_reg[31]_i_52_n_1
    SLICE_X16Y13         LUT6 (Prop_lut6_I0_O)        0.313    91.086 r  TEXT_INPUT/COUNT_OUT[3]_i_892/O
                         net (fo=145, routed)         1.290    92.377    TEXT_INPUT/COUNT_OUT[3]_i_892_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I4_O)        0.124    92.501 f  TEXT_INPUT/COUNT_OUT[3]_i_1307/O
                         net (fo=1, routed)           0.000    92.501    TEXT_INPUT/COUNT_OUT[3]_i_1307_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214    92.715 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_912/O
                         net (fo=1, routed)           0.000    92.715    TEXT_INPUT/COUNT_OUT_reg[3]_i_912_n_0
    SLICE_X10Y11         MUXF8 (Prop_muxf8_I1_O)      0.088    92.803 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_515/O
                         net (fo=1, routed)           0.817    93.620    TEXT_INPUT/COUNT_OUT_reg[3]_i_515_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I3_O)        0.319    93.939 f  TEXT_INPUT/COUNT_OUT[3]_i_232/O
                         net (fo=2, routed)           1.273    95.212    TEXT_INPUT/COUNT_OUT[3]_i_232_n_0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124    95.336 f  TEXT_INPUT/COUNT_OUT[3]_i_100/O
                         net (fo=2, routed)           0.668    96.004    TEXT_INPUT/COUNT_OUT[3]_i_100_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.128 r  TEXT_INPUT/COUNT_OUT[3]_i_50/O
                         net (fo=1, routed)           0.154    96.282    TEXT_INPUT/str_line_no_var7
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.406 r  TEXT_INPUT/COUNT_OUT[3]_i_29/O
                         net (fo=125, routed)         1.108    97.514    TEXT_INPUT/str_line_no_var5
    SLICE_X20Y16         LUT6 (Prop_lut6_I3_O)        0.124    97.638 r  TEXT_INPUT/COUNT_OUT[3]_i_466/O
                         net (fo=1, routed)           0.635    98.273    TEXT_INPUT/COUNT_OUT[3]_i_466_n_0
    SLICE_X21Y16         LUT5 (Prop_lut5_I4_O)        0.124    98.397 r  TEXT_INPUT/COUNT_OUT[3]_i_197/O
                         net (fo=1, routed)           0.000    98.397    TEXT_INPUT/COUNT_OUT[3]_i_197_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    98.798 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    98.798    TEXT_INPUT/COUNT_OUT_reg[3]_i_86_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    99.026 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_37/CO[2]
                         net (fo=29, routed)          0.541    99.568    TEXT_INPUT/COUNT_OUT_reg[3]_i_37_n_1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.313    99.881 r  TEXT_INPUT/COUNT_OUT[3]_i_780/O
                         net (fo=142, routed)         1.371   101.252    TEXT_INPUT/COUNT_OUT[3]_i_780_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124   101.376 r  TEXT_INPUT/COUNT_OUT[3]_i_1276/O
                         net (fo=1, routed)           0.000   101.376    TEXT_INPUT/COUNT_OUT[3]_i_1276_n_0
    SLICE_X4Y17          MUXF7 (Prop_muxf7_I0_O)      0.241   101.617 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_871/O
                         net (fo=1, routed)           0.000   101.617    TEXT_INPUT/COUNT_OUT_reg[3]_i_871_n_0
    SLICE_X4Y17          MUXF8 (Prop_muxf8_I0_O)      0.098   101.715 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_461/O
                         net (fo=1, routed)           1.008   102.723    TEXT_INPUT/COUNT_OUT_reg[3]_i_461_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.319   103.042 r  TEXT_INPUT/COUNT_OUT[3]_i_195/O
                         net (fo=1, routed)           0.706   103.748    TEXT_INPUT/COUNT_OUT[3]_i_195_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.124   103.872 f  TEXT_INPUT/COUNT_OUT[3]_i_85/O
                         net (fo=1, routed)           1.182   105.054    TEXT_INPUT/COUNT_OUT[3]_i_85_n_0
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.178 f  TEXT_INPUT/COUNT_OUT[3]_i_36/O
                         net (fo=6, routed)           0.188   105.366    TEXT_INPUT/str_line_no_var3
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.490 r  TEXT_INPUT/str_line_no_var[0]_i_14/O
                         net (fo=1, routed)           0.401   105.892    TEXT_INPUT/str_line_no_var[0]_i_14_n_0
    SLICE_X23Y26         LUT4 (Prop_lut4_I3_O)        0.124   106.016 r  TEXT_INPUT/str_line_no_var[0]_i_7/O
                         net (fo=1, routed)           0.000   106.016    TEXT_INPUT/str_line_no_var[0]_i_7_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   106.548 r  TEXT_INPUT/str_line_no_var_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.548    TEXT_INPUT/str_line_no_var_reg[0]_i_2_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.662 r  TEXT_INPUT/str_line_no_var_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.662    TEXT_INPUT/str_line_no_var_reg[4]_i_2_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.776 r  TEXT_INPUT/str_line_no_var_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.776    TEXT_INPUT/str_line_no_var_reg[8]_i_2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   107.110 f  TEXT_INPUT/str_line_no_var_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.668   107.777    TEXT_INPUT/str_line_no_var_reg[12]_i_2_n_6
    SLICE_X22Y29         LUT4 (Prop_lut4_I3_O)        0.303   108.080 r  TEXT_INPUT/COUNT_OUT[23]_i_56/O
                         net (fo=1, routed)           0.000   108.080    TEXT_INPUT/COUNT_OUT[23]_i_56_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.612 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.612    TEXT_INPUT/COUNT_OUT_reg[23]_i_30_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   108.946 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_30/O[1]
                         net (fo=3, routed)           0.738   109.684    TEXT_INPUT/COUNT_OUT3[18]
    SLICE_X20Y29         LUT2 (Prop_lut2_I1_O)        0.303   109.987 r  TEXT_INPUT/COUNT_OUT[23]_i_33/O
                         net (fo=1, routed)           0.000   109.987    TEXT_INPUT/COUNT_OUT[23]_i_33_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.520 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000   110.520    TEXT_INPUT/COUNT_OUT_reg[23]_i_15_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.739 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_15/O[0]
                         net (fo=1, routed)           0.987   111.726    TEXT_INPUT/COUNT_OUT2[22]
    SLICE_X15Y26         LUT4 (Prop_lut4_I3_O)        0.295   112.021 r  TEXT_INPUT/COUNT_OUT[23]_i_7/O
                         net (fo=1, routed)           0.000   112.021    TEXT_INPUT/COUNT_OUT[23]_i_7_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   112.419 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   112.419    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   112.533 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000   112.533    TEXT_INPUT/COUNT_OUT_reg[27]_i_1_n_0
    SLICE_X15Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   112.756 r  TEXT_INPUT/COUNT_OUT_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000   112.756    TEXT_INPUT/COUNT_OUT0[28]
    SLICE_X15Y28         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.492    12.687    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y28         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[28]/C
                         clock pessimism              0.372    13.059    
                         clock uncertainty           -0.035    13.024    
    SLICE_X15Y28         FDRE (Setup_fdre_C_D)        0.062    13.086    TEXT_INPUT/COUNT_OUT_reg[28]
  -------------------------------------------------------------------
                         required time                         13.086    
                         arrival time                        -112.756    
  -------------------------------------------------------------------
                         slack                                -99.670    

Slack (VIOLATED) :        -99.669ns  (required time - arrival time)
  Source:                 TEXT_INPUT/COUNT_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        107.635ns  (logic 38.406ns (35.682%)  route 69.229ns (64.318%))
  Logic Levels:           179  (CARRY4=99 LUT2=9 LUT3=4 LUT4=12 LUT5=10 LUT6=34 MUXF7=6 MUXF8=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 12.685 - 8.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.665     5.117    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  TEXT_INPUT/COUNT_OUT_reg[2]/Q
                         net (fo=5, routed)           0.981     6.554    TEXT_INPUT/count_out_reg_reg[1][2]
    SLICE_X17Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.678 r  TEXT_INPUT/count_out_reg[27]_i_116/O
                         net (fo=1, routed)           0.000     6.678    BYTE/S[1]
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.228 r  BYTE/count_out_reg_reg[27]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.228    BYTE/count_out_reg_reg[27]_i_90_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  BYTE/count_out_reg_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.009     7.351    BYTE/count_out_reg_reg[27]_i_64_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  BYTE/count_out_reg_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.465    BYTE/count_out_reg_reg[27]_i_37_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  BYTE/count_out_reg_reg[27]_i_15/CO[3]
                         net (fo=87, routed)          1.050     8.629    BYTE/count_out_reg_reg[27]_i_15_n_0
    SLICE_X18Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.753 r  BYTE/count_out_reg[27]_i_108/O
                         net (fo=1, routed)           0.000     8.753    BYTE/count_out_reg[27]_i_108_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.303 r  BYTE/count_out_reg_reg[27]_i_85/CO[3]
                         net (fo=1, routed)           0.000     9.303    BYTE/count_out_reg_reg[27]_i_85_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  BYTE/count_out_reg_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.417    BYTE/count_out_reg_reg[27]_i_59_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  BYTE/count_out_reg_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.531    BYTE/count_out_reg_reg[27]_i_31_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  BYTE/count_out_reg_reg[27]_i_14/CO[3]
                         net (fo=69, routed)          1.245    10.891    BYTE/count_out_reg_reg[27]_i_14_n_0
    SLICE_X16Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.015 r  BYTE/count_out_reg[8]_i_2__0/O
                         net (fo=7, routed)           0.488    11.503    SET/COUNT_OUT_reg[8]
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.627 r  SET/count_out_reg[27]_i_50/O
                         net (fo=1, routed)           0.799    12.425    SET/count_out_reg[27]_i_50_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.975 r  SET/count_out_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.975    SET/count_out_reg_reg[27]_i_17_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  SET/count_out_reg_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.092    SET/count_out_reg_reg[27]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  SET/count_out_reg_reg[27]_i_2/CO[3]
                         net (fo=123, routed)         1.333    14.542    BYTE/count_out_reg_reg[31]_9[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.666 r  BYTE/count_out_reg[1]_i_2/O
                         net (fo=28, routed)          0.734    15.400    BYTE/count_out_reg_reg[1]_0
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.124    15.524 r  BYTE/count_out_reg[31]_i_455/O
                         net (fo=1, routed)           0.000    15.524    SET/count_out_reg_reg[0]_0[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.056 r  SET/count_out_reg_reg[31]_i_416/CO[3]
                         net (fo=1, routed)           0.000    16.056    SET/count_out_reg_reg[31]_i_416_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.170 r  SET/count_out_reg_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    16.170    SET/count_out_reg_reg[31]_i_330_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.284 r  SET/count_out_reg_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.284    SET/count_out_reg_reg[31]_i_222_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.398 r  SET/count_out_reg_reg[31]_i_134/CO[3]
                         net (fo=108, routed)         1.163    17.561    BYTE/count_out_reg_reg[31]_8[0]
    SLICE_X15Y32         LUT3 (Prop_lut3_I2_O)        0.124    17.685 r  BYTE/count_out_reg[31]_i_460/O
                         net (fo=1, routed)           0.000    17.685    SET/count_out_reg_reg[0]_2[0]
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.217 r  SET/count_out_reg_reg[31]_i_421/CO[3]
                         net (fo=1, routed)           0.000    18.217    SET/count_out_reg_reg[31]_i_421_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  SET/count_out_reg_reg[31]_i_335/CO[3]
                         net (fo=1, routed)           0.000    18.331    SET/count_out_reg_reg[31]_i_335_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  SET/count_out_reg_reg[31]_i_228/CO[3]
                         net (fo=1, routed)           0.000    18.445    SET/count_out_reg_reg[31]_i_228_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.559 r  SET/count_out_reg_reg[31]_i_136/CO[3]
                         net (fo=90, routed)          1.137    19.696    BYTE/count_out_reg_reg[30]_1[0]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    19.820 r  BYTE/count_out_reg[31]_i_450/O
                         net (fo=1, routed)           0.000    19.820    SET/count_out_reg_reg[0]_3[0]
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.333 r  SET/count_out_reg_reg[31]_i_411/CO[3]
                         net (fo=1, routed)           0.000    20.333    SET/count_out_reg_reg[31]_i_411_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.450 r  SET/count_out_reg_reg[31]_i_325/CO[3]
                         net (fo=1, routed)           0.000    20.450    SET/count_out_reg_reg[31]_i_325_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.567 r  SET/count_out_reg_reg[31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    20.567    SET/count_out_reg_reg[31]_i_216_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.684 r  SET/count_out_reg_reg[31]_i_133/CO[3]
                         net (fo=72, routed)          1.224    21.908    SET/count_out_reg_reg[31]_i_133_n_0
    SLICE_X18Y32         LUT5 (Prop_lut5_I3_O)        0.124    22.032 r  SET/count_out_reg[31]_i_466/O
                         net (fo=1, routed)           0.000    22.032    SET/count_out_reg[31]_i_466_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.564 r  SET/count_out_reg_reg[31]_i_431/CO[3]
                         net (fo=1, routed)           0.000    22.564    SET/count_out_reg_reg[31]_i_431_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.678 r  SET/count_out_reg_reg[31]_i_347/CO[3]
                         net (fo=1, routed)           0.000    22.678    SET/count_out_reg_reg[31]_i_347_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.792 r  SET/count_out_reg_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    22.792    SET/count_out_reg_reg[31]_i_240_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.906 f  SET/count_out_reg_reg[31]_i_143/CO[3]
                         net (fo=84, routed)          1.258    24.164    SET/count_out_reg_reg[31]_i_143_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.288 r  SET/count_out_reg[31]_i_247/O
                         net (fo=1, routed)           0.476    24.764    SET/count_out_reg[31]_i_247_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.149 r  SET/count_out_reg_reg[31]_i_144/CO[3]
                         net (fo=67, routed)          1.018    26.167    SET/count_out_reg_reg[31]_i_144_n_0
    SLICE_X20Y35         LUT2 (Prop_lut2_I1_O)        0.124    26.291 r  SET/count_out_reg[31]_i_40/O
                         net (fo=6, routed)           0.343    26.634    SET/count_out_reg[31]_i_40_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    26.758 r  SET/count_out_reg[31]_i_430/O
                         net (fo=1, routed)           0.000    26.758    SET/count_out_reg[31]_i_430_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.290 r  SET/count_out_reg_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    27.290    SET/count_out_reg_reg[31]_i_340_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  SET/count_out_reg_reg[31]_i_234/CO[3]
                         net (fo=1, routed)           0.000    27.404    SET/count_out_reg_reg[31]_i_234_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  SET/count_out_reg_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.518    SET/count_out_reg_reg[31]_i_137_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 f  SET/count_out_reg_reg[31]_i_39/CO[3]
                         net (fo=54, routed)          1.015    28.647    SET/count_out_reg_reg[31]_i_39_n_0
    SLICE_X19Y39         LUT6 (Prop_lut6_I1_O)        0.124    28.771 r  SET/count_out_reg[31]_i_392/O
                         net (fo=1, routed)           0.629    29.400    SET/count_out_reg[31]_i_392_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.926 r  SET/count_out_reg_reg[31]_i_305/CO[3]
                         net (fo=1, routed)           0.000    29.926    SET/count_out_reg_reg[31]_i_305_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.040 r  SET/count_out_reg_reg[31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    30.040    SET/count_out_reg_reg[31]_i_197_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.154 r  SET/count_out_reg_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    30.154    SET/count_out_reg_reg[31]_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.268 f  SET/count_out_reg_reg[31]_i_35/CO[3]
                         net (fo=53, routed)          1.012    31.280    SET/count_out_reg_reg[31]_0[0]
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124    31.404 r  SET/count_out_reg[31]_i_406/O
                         net (fo=1, routed)           0.655    32.059    SET/count_out_reg[31]_i_406_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.585 r  SET/count_out_reg_reg[31]_i_320/CO[3]
                         net (fo=1, routed)           0.000    32.585    SET/count_out_reg_reg[31]_i_320_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.699 r  SET/count_out_reg_reg[31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    32.699    SET/count_out_reg_reg[31]_i_211_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.813 r  SET/count_out_reg_reg[31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    32.813    SET/count_out_reg_reg[31]_i_127_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.927 r  SET/count_out_reg_reg[31]_i_37/CO[3]
                         net (fo=35, routed)          1.268    34.196    SET/count_out_reg_reg[31]_i_37_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124    34.320 r  SET/count_out_reg[31]_i_405/O
                         net (fo=1, routed)           0.000    34.320    SET/count_out_reg[31]_i_405_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.852 r  SET/count_out_reg_reg[31]_i_315/CO[3]
                         net (fo=1, routed)           0.000    34.852    SET/count_out_reg_reg[31]_i_315_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.966 r  SET/count_out_reg_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    34.966    SET/count_out_reg_reg[31]_i_206_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.080 r  SET/count_out_reg_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    35.080    SET/count_out_reg_reg[31]_i_121_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.194 r  SET/count_out_reg_reg[31]_i_36/CO[3]
                         net (fo=17, routed)          1.210    36.404    SET/count_out_reg_reg[31]_i_36_n_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124    36.528 r  SET/count_out_reg[31]_i_8/O
                         net (fo=10, routed)          0.614    37.142    SET/count_out_reg[31]_i_8_n_0
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.124    37.266 r  SET/count_out_reg[31]_i_31/O
                         net (fo=1, routed)           0.000    37.266    SET/count_out_reg[31]_i_31_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.667 r  SET/count_out_reg_reg[31]_i_7/CO[3]
                         net (fo=48, routed)          1.056    38.723    SET/count_out_reg_reg[31]_1[0]
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.124    38.847 r  SET/count_out_reg[31]_i_386/O
                         net (fo=2, routed)           1.126    39.972    RSET/count_out_reg_reg[2]_0
    SLICE_X17Y28         LUT4 (Prop_lut4_I1_O)        0.124    40.096 r  RSET/count_out_reg[31]_i_286/O
                         net (fo=1, routed)           0.000    40.096    RSET/count_out_reg[31]_i_286_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.646 r  RSET/count_out_reg_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    40.646    RSET/count_out_reg_reg[31]_i_173_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.760 r  RSET/count_out_reg_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.760    RSET/count_out_reg_reg[31]_i_93_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.874 r  RSET/count_out_reg_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.874    SET/count_out_reg_reg[22]_0[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.988 r  SET/count_out_reg_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          0.865    41.854    SET/count_out_reg_reg[31]_i_6_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I3_O)        0.124    41.978 r  SET/count_out_reg[0]_i_39/O
                         net (fo=8, routed)           0.725    42.702    SET/count_out_reg[0]_i_39_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124    42.826 r  SET/count_out_reg[31]_i_357/O
                         net (fo=4, routed)           0.509    43.335    SET/count_out_reg[31]_i_357_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.885 r  SET/count_out_reg_reg[31]_i_255/CO[3]
                         net (fo=1, routed)           0.000    43.885    SET/count_out_reg_reg[31]_i_255_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  SET/count_out_reg_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.002    SET/count_out_reg_reg[31]_i_148_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  SET/count_out_reg_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    44.119    SET/count_out_reg_reg[31]_i_63_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.236 f  SET/count_out_reg_reg[31]_i_15/CO[3]
                         net (fo=91, routed)          0.719    44.955    SET/count_out_reg_reg[31]_i_15_n_0
    SLICE_X11Y29         LUT2 (Prop_lut2_I1_O)        0.124    45.079 r  SET/count_out_reg[31]_i_367/O
                         net (fo=1, routed)           0.624    45.703    SET/count_out_reg[31]_i_367_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.229 r  SET/count_out_reg_reg[31]_i_265/CO[3]
                         net (fo=1, routed)           0.000    46.229    SET/count_out_reg_reg[31]_i_265_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.343 r  SET/count_out_reg_reg[31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    46.343    SET/count_out_reg_reg[31]_i_158_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.457 r  SET/count_out_reg_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.457    SET/count_out_reg_reg[31]_i_75_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.571 r  SET/count_out_reg_reg[31]_i_17/CO[3]
                         net (fo=73, routed)          1.023    47.594    SET/count_out_reg_reg[31]_i_17_n_0
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124    47.718 r  SET/count_out_reg[31]_i_365/O
                         net (fo=1, routed)           0.000    47.718    SET/count_out_reg[31]_i_365_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.251 r  SET/count_out_reg_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.251    SET/count_out_reg_reg[31]_i_260_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.368 r  SET/count_out_reg_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    48.368    SET/count_out_reg_reg[31]_i_153_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.485 r  SET/count_out_reg_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    48.485    SET/count_out_reg_reg[31]_i_69_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.602 f  SET/count_out_reg_reg[31]_i_16/CO[3]
                         net (fo=55, routed)          0.989    49.591    SET/count_out_reg_reg[31]_i_16_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    49.715 r  SET/count_out_reg[31]_i_372/O
                         net (fo=1, routed)           0.489    50.204    SET/count_out_reg[31]_i_372_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    50.730 r  SET/count_out_reg_reg[31]_i_270/CO[3]
                         net (fo=1, routed)           0.000    50.730    SET/count_out_reg_reg[31]_i_270_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  SET/count_out_reg_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.844    SET/count_out_reg_reg[31]_i_163_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  SET/count_out_reg_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    50.958    SET/count_out_reg_reg[31]_i_81_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.072 f  SET/count_out_reg_reg[31]_i_18/CO[3]
                         net (fo=38, routed)          0.841    51.913    SET/count_out_reg_reg[31]_i_18_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124    52.037 r  SET/count_out_reg[31]_i_377/O
                         net (fo=1, routed)           0.480    52.517    SET/count_out_reg[31]_i_377_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    53.067 r  SET/count_out_reg_reg[31]_i_275/CO[3]
                         net (fo=1, routed)           0.000    53.067    SET/count_out_reg_reg[31]_i_275_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.184 r  SET/count_out_reg_reg[31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    53.184    SET/count_out_reg_reg[31]_i_168_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.301 r  SET/count_out_reg_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.301    SET/count_out_reg_reg[31]_i_87_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.418 r  SET/count_out_reg_reg[31]_i_19/CO[3]
                         net (fo=20, routed)          1.136    54.554    SET/count_out_reg_reg[31]_i_19_n_0
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.124    54.678 r  SET/count_out_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    54.678    SET/count_out_reg[0]_i_33_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.228 r  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.228    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.342 r  SET/count_out_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.342    SET/count_out_reg_reg[0]_i_11_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.456 r  SET/count_out_reg_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.456    SET/count_out_reg_reg[0]_i_4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.570 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=11, routed)          0.975    56.545    SET/max1
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124    56.669 r  SET/count_out_reg[31]_i_5__0/O
                         net (fo=182, routed)         0.785    57.454    SET/count_out_reg_reg[1]_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124    57.578 r  SET/COUNT_OUT[3]_i_22/O
                         net (fo=2, routed)           0.527    58.105    SET/count[1]
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    58.612 r  SET/COUNT_OUT_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.612    SET/COUNT_OUT_reg[3]_i_10_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.726    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.840    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.954    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.068 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.068    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.182 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.182    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.516 f  SET/COUNT_OUT_reg[27]_i_10/O[1]
                         net (fo=3, routed)           1.113    60.629    TEXT_INPUT/data1[25]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.303    60.932 r  TEXT_INPUT/str_line_no_var[0]_i_81/O
                         net (fo=1, routed)           0.000    60.932    TEXT_INPUT/str_line_no_var[0]_i_81_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    61.468 r  TEXT_INPUT/str_line_no_var_reg[0]_i_56/CO[2]
                         net (fo=116, routed)         0.767    62.235    SET/count_out_reg_reg[30]_3[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.313    62.548 r  SET/str_line_no_var[31]_i_1079/O
                         net (fo=105, routed)         1.397    63.945    TEXT_INPUT/count_out_reg_reg[0]
    SLICE_X6Y32          LUT4 (Prop_lut4_I1_O)        0.124    64.069 f  TEXT_INPUT/str_line_no_var[31]_i_1409/O
                         net (fo=1, routed)           0.000    64.069    TEXT_INPUT/str_line_no_var[31]_i_1409_n_0
    SLICE_X6Y32          MUXF7 (Prop_muxf7_I0_O)      0.241    64.310 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1237/O
                         net (fo=1, routed)           0.000    64.310    TEXT_INPUT/str_line_no_var_reg[31]_i_1237_n_0
    SLICE_X6Y32          MUXF8 (Prop_muxf8_I0_O)      0.098    64.408 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1015/O
                         net (fo=1, routed)           1.237    65.645    TEXT_INPUT/str_line_no_var_reg[31]_i_1015_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.319    65.964 f  TEXT_INPUT/str_line_no_var[31]_i_772/O
                         net (fo=1, routed)           0.000    65.964    TEXT_INPUT/str_line_no_var[31]_i_772_n_0
    SLICE_X11Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    66.202 f  TEXT_INPUT/str_line_no_var_reg[31]_i_496/O
                         net (fo=1, routed)           0.714    66.916    TEXT_INPUT/str_line_no_var_reg[31]_i_496_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I0_O)        0.298    67.214 f  TEXT_INPUT/str_line_no_var[31]_i_278/O
                         net (fo=1, routed)           1.131    68.345    TEXT_INPUT/str_line_no_var[31]_i_278_n_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I2_O)        0.124    68.469 r  TEXT_INPUT/str_line_no_var[31]_i_145/O
                         net (fo=19, routed)          0.228    68.697    TEXT_INPUT/str_line_no_var18
    SLICE_X23Y21         LUT2 (Prop_lut2_I0_O)        0.124    68.821 f  TEXT_INPUT/COUNT_OUT[3]_i_757/O
                         net (fo=92, routed)          1.056    69.877    TEXT_INPUT/COUNT_OUT_reg[3]_6
    SLICE_X23Y18         LUT4 (Prop_lut4_I0_O)        0.124    70.001 f  TEXT_INPUT/str_line_no_var[31]_i_887/O
                         net (fo=1, routed)           0.798    70.799    TEXT_INPUT/char_no_var2_out_3[11]
    SLICE_X21Y19         LUT6 (Prop_lut6_I4_O)        0.124    70.923 r  TEXT_INPUT/str_line_no_var[31]_i_563/O
                         net (fo=1, routed)           0.000    70.923    TEXT_INPUT/str_line_no_var[31]_i_563_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.324 r  TEXT_INPUT/str_line_no_var_reg[31]_i_308/CO[3]
                         net (fo=1, routed)           0.000    71.324    TEXT_INPUT/str_line_no_var_reg[31]_i_308_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.438 r  TEXT_INPUT/str_line_no_var_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    71.438    TEXT_INPUT/str_line_no_var_reg[31]_i_152_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.666 f  TEXT_INPUT/str_line_no_var_reg[31]_i_83/CO[2]
                         net (fo=29, routed)          0.593    72.260    TEXT_INPUT/str_line_no_var_reg[31]_i_83_n_1
    SLICE_X17Y19         LUT2 (Prop_lut2_I1_O)        0.313    72.573 r  TEXT_INPUT/COUNT_OUT[3]_i_1533/O
                         net (fo=142, routed)         1.239    73.811    TEXT_INPUT/COUNT_OUT[3]_i_1533_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I2_O)        0.124    73.935 f  TEXT_INPUT/COUNT_OUT[3]_i_1657/O
                         net (fo=1, routed)           0.000    73.935    TEXT_INPUT/COUNT_OUT[3]_i_1657_n_0
    SLICE_X7Y20          MUXF7 (Prop_muxf7_I0_O)      0.212    74.147 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1539/O
                         net (fo=1, routed)           0.000    74.147    TEXT_INPUT/COUNT_OUT_reg[3]_i_1539_n_0
    SLICE_X7Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    74.241 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1436/O
                         net (fo=1, routed)           1.199    75.440    TEXT_INPUT/COUNT_OUT_reg[3]_i_1436_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.316    75.756 f  TEXT_INPUT/COUNT_OUT[3]_i_1164/O
                         net (fo=1, routed)           0.428    76.185    TEXT_INPUT/COUNT_OUT[3]_i_1164_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I1_O)        0.124    76.309 f  TEXT_INPUT/COUNT_OUT[3]_i_750/O
                         net (fo=1, routed)           1.160    77.469    TEXT_INPUT/COUNT_OUT[3]_i_750_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I0_O)        0.124    77.593 r  TEXT_INPUT/COUNT_OUT[3]_i_370/O
                         net (fo=73, routed)          0.784    78.377    TEXT_INPUT/str_line_no_var15
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124    78.501 r  TEXT_INPUT/COUNT_OUT[3]_i_770/O
                         net (fo=2, routed)           0.726    79.228    TEXT_INPUT/COUNT_OUT[3]_i_770_n_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I2_O)        0.124    79.352 r  TEXT_INPUT/COUNT_OUT[3]_i_375/O
                         net (fo=9, routed)           0.836    80.188    TEXT_INPUT/COUNT_OUT[3]_i_375_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    80.786 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_152/O[1]
                         net (fo=10, routed)          0.799    81.585    TEXT_INPUT/COUNT_OUT_reg[3]_i_152_n_6
    SLICE_X18Y9          LUT2 (Prop_lut2_I0_O)        0.303    81.888 r  TEXT_INPUT/str_line_no_var[31]_i_387/O
                         net (fo=61, routed)          1.267    83.154    TEXT_INPUT/str_line_no_var[31]_i_387_n_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.314    83.468 f  TEXT_INPUT/str_line_no_var_reg[31]_i_463/O
                         net (fo=1, routed)           0.000    83.468    TEXT_INPUT/str_line_no_var_reg[31]_i_463_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I0_O)      0.098    83.566 f  TEXT_INPUT/str_line_no_var_reg[31]_i_259/O
                         net (fo=1, routed)           0.841    84.407    TEXT_INPUT/str_line_no_var_reg[31]_i_259_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I0_O)        0.319    84.726 f  TEXT_INPUT/str_line_no_var[31]_i_137/O
                         net (fo=1, routed)           1.084    85.810    TEXT_INPUT/str_line_no_var[31]_i_137_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124    85.934 r  TEXT_INPUT/str_line_no_var[31]_i_75/O
                         net (fo=1, routed)           0.766    86.700    TEXT_INPUT/str_line_no_var[31]_i_75_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I5_O)        0.124    86.824 r  TEXT_INPUT/str_line_no_var[31]_i_44/O
                         net (fo=42, routed)          0.685    87.509    TEXT_INPUT/str_line_no_var[31]_i_44_n_0
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124    87.633 f  TEXT_INPUT/COUNT_OUT[19]_i_64/O
                         net (fo=4, routed)           0.605    88.238    TEXT_INPUT/COUNT_OUT[19]_i_64_n_0
    SLICE_X27Y11         LUT3 (Prop_lut3_I2_O)        0.124    88.362 f  TEXT_INPUT/str_line_no_var[31]_i_362/O
                         net (fo=1, routed)           0.931    89.293    TEXT_INPUT/str_line_no_var[31]_i_362_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    89.417 r  TEXT_INPUT/str_line_no_var[31]_i_180/O
                         net (fo=1, routed)           0.000    89.417    TEXT_INPUT/str_line_no_var[31]_i_180_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.967 r  TEXT_INPUT/str_line_no_var_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.967    TEXT_INPUT/str_line_no_var_reg[31]_i_96_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.195 r  TEXT_INPUT/str_line_no_var_reg[31]_i_52/CO[2]
                         net (fo=20, routed)          0.578    90.773    TEXT_INPUT/str_line_no_var_reg[31]_i_52_n_1
    SLICE_X16Y13         LUT6 (Prop_lut6_I0_O)        0.313    91.086 r  TEXT_INPUT/COUNT_OUT[3]_i_892/O
                         net (fo=145, routed)         1.290    92.377    TEXT_INPUT/COUNT_OUT[3]_i_892_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I4_O)        0.124    92.501 f  TEXT_INPUT/COUNT_OUT[3]_i_1307/O
                         net (fo=1, routed)           0.000    92.501    TEXT_INPUT/COUNT_OUT[3]_i_1307_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214    92.715 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_912/O
                         net (fo=1, routed)           0.000    92.715    TEXT_INPUT/COUNT_OUT_reg[3]_i_912_n_0
    SLICE_X10Y11         MUXF8 (Prop_muxf8_I1_O)      0.088    92.803 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_515/O
                         net (fo=1, routed)           0.817    93.620    TEXT_INPUT/COUNT_OUT_reg[3]_i_515_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I3_O)        0.319    93.939 f  TEXT_INPUT/COUNT_OUT[3]_i_232/O
                         net (fo=2, routed)           1.273    95.212    TEXT_INPUT/COUNT_OUT[3]_i_232_n_0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124    95.336 f  TEXT_INPUT/COUNT_OUT[3]_i_100/O
                         net (fo=2, routed)           0.668    96.004    TEXT_INPUT/COUNT_OUT[3]_i_100_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.128 r  TEXT_INPUT/COUNT_OUT[3]_i_50/O
                         net (fo=1, routed)           0.154    96.282    TEXT_INPUT/str_line_no_var7
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.406 r  TEXT_INPUT/COUNT_OUT[3]_i_29/O
                         net (fo=125, routed)         1.108    97.514    TEXT_INPUT/str_line_no_var5
    SLICE_X20Y16         LUT6 (Prop_lut6_I3_O)        0.124    97.638 r  TEXT_INPUT/COUNT_OUT[3]_i_466/O
                         net (fo=1, routed)           0.635    98.273    TEXT_INPUT/COUNT_OUT[3]_i_466_n_0
    SLICE_X21Y16         LUT5 (Prop_lut5_I4_O)        0.124    98.397 r  TEXT_INPUT/COUNT_OUT[3]_i_197/O
                         net (fo=1, routed)           0.000    98.397    TEXT_INPUT/COUNT_OUT[3]_i_197_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    98.798 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    98.798    TEXT_INPUT/COUNT_OUT_reg[3]_i_86_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    99.026 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_37/CO[2]
                         net (fo=29, routed)          0.541    99.568    TEXT_INPUT/COUNT_OUT_reg[3]_i_37_n_1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.313    99.881 r  TEXT_INPUT/COUNT_OUT[3]_i_780/O
                         net (fo=142, routed)         1.371   101.252    TEXT_INPUT/COUNT_OUT[3]_i_780_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124   101.376 r  TEXT_INPUT/COUNT_OUT[3]_i_1276/O
                         net (fo=1, routed)           0.000   101.376    TEXT_INPUT/COUNT_OUT[3]_i_1276_n_0
    SLICE_X4Y17          MUXF7 (Prop_muxf7_I0_O)      0.241   101.617 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_871/O
                         net (fo=1, routed)           0.000   101.617    TEXT_INPUT/COUNT_OUT_reg[3]_i_871_n_0
    SLICE_X4Y17          MUXF8 (Prop_muxf8_I0_O)      0.098   101.715 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_461/O
                         net (fo=1, routed)           1.008   102.723    TEXT_INPUT/COUNT_OUT_reg[3]_i_461_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.319   103.042 r  TEXT_INPUT/COUNT_OUT[3]_i_195/O
                         net (fo=1, routed)           0.706   103.748    TEXT_INPUT/COUNT_OUT[3]_i_195_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.124   103.872 f  TEXT_INPUT/COUNT_OUT[3]_i_85/O
                         net (fo=1, routed)           1.182   105.054    TEXT_INPUT/COUNT_OUT[3]_i_85_n_0
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.178 f  TEXT_INPUT/COUNT_OUT[3]_i_36/O
                         net (fo=6, routed)           0.188   105.366    TEXT_INPUT/str_line_no_var3
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.490 r  TEXT_INPUT/str_line_no_var[0]_i_14/O
                         net (fo=1, routed)           0.401   105.892    TEXT_INPUT/str_line_no_var[0]_i_14_n_0
    SLICE_X23Y26         LUT4 (Prop_lut4_I3_O)        0.124   106.016 r  TEXT_INPUT/str_line_no_var[0]_i_7/O
                         net (fo=1, routed)           0.000   106.016    TEXT_INPUT/str_line_no_var[0]_i_7_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   106.548 r  TEXT_INPUT/str_line_no_var_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.548    TEXT_INPUT/str_line_no_var_reg[0]_i_2_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.662 r  TEXT_INPUT/str_line_no_var_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.662    TEXT_INPUT/str_line_no_var_reg[4]_i_2_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.776 r  TEXT_INPUT/str_line_no_var_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.776    TEXT_INPUT/str_line_no_var_reg[8]_i_2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   107.110 f  TEXT_INPUT/str_line_no_var_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.668   107.777    TEXT_INPUT/str_line_no_var_reg[12]_i_2_n_6
    SLICE_X22Y29         LUT4 (Prop_lut4_I3_O)        0.303   108.080 r  TEXT_INPUT/COUNT_OUT[23]_i_56/O
                         net (fo=1, routed)           0.000   108.080    TEXT_INPUT/COUNT_OUT[23]_i_56_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.612 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.612    TEXT_INPUT/COUNT_OUT_reg[23]_i_30_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   108.946 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_30/O[1]
                         net (fo=3, routed)           0.738   109.684    TEXT_INPUT/COUNT_OUT3[18]
    SLICE_X20Y29         LUT2 (Prop_lut2_I1_O)        0.303   109.987 r  TEXT_INPUT/COUNT_OUT[23]_i_33/O
                         net (fo=1, routed)           0.000   109.987    TEXT_INPUT/COUNT_OUT[23]_i_33_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.520 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000   110.520    TEXT_INPUT/COUNT_OUT_reg[23]_i_15_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.739 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_15/O[0]
                         net (fo=1, routed)           0.987   111.726    TEXT_INPUT/COUNT_OUT2[22]
    SLICE_X15Y26         LUT4 (Prop_lut4_I3_O)        0.295   112.021 r  TEXT_INPUT/COUNT_OUT[23]_i_7/O
                         net (fo=1, routed)           0.000   112.021    TEXT_INPUT/COUNT_OUT[23]_i_7_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   112.419 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   112.419    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   112.753 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000   112.753    TEXT_INPUT/COUNT_OUT0[25]
    SLICE_X15Y27         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.490    12.685    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[25]/C
                         clock pessimism              0.372    13.057    
                         clock uncertainty           -0.035    13.022    
    SLICE_X15Y27         FDRE (Setup_fdre_C_D)        0.062    13.084    TEXT_INPUT/COUNT_OUT_reg[25]
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                        -112.753    
  -------------------------------------------------------------------
                         slack                                -99.669    

Slack (VIOLATED) :        -99.648ns  (required time - arrival time)
  Source:                 TEXT_INPUT/COUNT_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        107.614ns  (logic 38.385ns (35.669%)  route 69.229ns (64.331%))
  Logic Levels:           179  (CARRY4=99 LUT2=9 LUT3=4 LUT4=12 LUT5=10 LUT6=34 MUXF7=6 MUXF8=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 12.685 - 8.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.665     5.117    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  TEXT_INPUT/COUNT_OUT_reg[2]/Q
                         net (fo=5, routed)           0.981     6.554    TEXT_INPUT/count_out_reg_reg[1][2]
    SLICE_X17Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.678 r  TEXT_INPUT/count_out_reg[27]_i_116/O
                         net (fo=1, routed)           0.000     6.678    BYTE/S[1]
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.228 r  BYTE/count_out_reg_reg[27]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.228    BYTE/count_out_reg_reg[27]_i_90_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  BYTE/count_out_reg_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.009     7.351    BYTE/count_out_reg_reg[27]_i_64_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  BYTE/count_out_reg_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.465    BYTE/count_out_reg_reg[27]_i_37_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  BYTE/count_out_reg_reg[27]_i_15/CO[3]
                         net (fo=87, routed)          1.050     8.629    BYTE/count_out_reg_reg[27]_i_15_n_0
    SLICE_X18Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.753 r  BYTE/count_out_reg[27]_i_108/O
                         net (fo=1, routed)           0.000     8.753    BYTE/count_out_reg[27]_i_108_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.303 r  BYTE/count_out_reg_reg[27]_i_85/CO[3]
                         net (fo=1, routed)           0.000     9.303    BYTE/count_out_reg_reg[27]_i_85_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  BYTE/count_out_reg_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.417    BYTE/count_out_reg_reg[27]_i_59_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  BYTE/count_out_reg_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.531    BYTE/count_out_reg_reg[27]_i_31_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  BYTE/count_out_reg_reg[27]_i_14/CO[3]
                         net (fo=69, routed)          1.245    10.891    BYTE/count_out_reg_reg[27]_i_14_n_0
    SLICE_X16Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.015 r  BYTE/count_out_reg[8]_i_2__0/O
                         net (fo=7, routed)           0.488    11.503    SET/COUNT_OUT_reg[8]
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.627 r  SET/count_out_reg[27]_i_50/O
                         net (fo=1, routed)           0.799    12.425    SET/count_out_reg[27]_i_50_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.975 r  SET/count_out_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.975    SET/count_out_reg_reg[27]_i_17_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  SET/count_out_reg_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.092    SET/count_out_reg_reg[27]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  SET/count_out_reg_reg[27]_i_2/CO[3]
                         net (fo=123, routed)         1.333    14.542    BYTE/count_out_reg_reg[31]_9[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.666 r  BYTE/count_out_reg[1]_i_2/O
                         net (fo=28, routed)          0.734    15.400    BYTE/count_out_reg_reg[1]_0
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.124    15.524 r  BYTE/count_out_reg[31]_i_455/O
                         net (fo=1, routed)           0.000    15.524    SET/count_out_reg_reg[0]_0[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.056 r  SET/count_out_reg_reg[31]_i_416/CO[3]
                         net (fo=1, routed)           0.000    16.056    SET/count_out_reg_reg[31]_i_416_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.170 r  SET/count_out_reg_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    16.170    SET/count_out_reg_reg[31]_i_330_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.284 r  SET/count_out_reg_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.284    SET/count_out_reg_reg[31]_i_222_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.398 r  SET/count_out_reg_reg[31]_i_134/CO[3]
                         net (fo=108, routed)         1.163    17.561    BYTE/count_out_reg_reg[31]_8[0]
    SLICE_X15Y32         LUT3 (Prop_lut3_I2_O)        0.124    17.685 r  BYTE/count_out_reg[31]_i_460/O
                         net (fo=1, routed)           0.000    17.685    SET/count_out_reg_reg[0]_2[0]
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.217 r  SET/count_out_reg_reg[31]_i_421/CO[3]
                         net (fo=1, routed)           0.000    18.217    SET/count_out_reg_reg[31]_i_421_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  SET/count_out_reg_reg[31]_i_335/CO[3]
                         net (fo=1, routed)           0.000    18.331    SET/count_out_reg_reg[31]_i_335_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  SET/count_out_reg_reg[31]_i_228/CO[3]
                         net (fo=1, routed)           0.000    18.445    SET/count_out_reg_reg[31]_i_228_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.559 r  SET/count_out_reg_reg[31]_i_136/CO[3]
                         net (fo=90, routed)          1.137    19.696    BYTE/count_out_reg_reg[30]_1[0]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    19.820 r  BYTE/count_out_reg[31]_i_450/O
                         net (fo=1, routed)           0.000    19.820    SET/count_out_reg_reg[0]_3[0]
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.333 r  SET/count_out_reg_reg[31]_i_411/CO[3]
                         net (fo=1, routed)           0.000    20.333    SET/count_out_reg_reg[31]_i_411_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.450 r  SET/count_out_reg_reg[31]_i_325/CO[3]
                         net (fo=1, routed)           0.000    20.450    SET/count_out_reg_reg[31]_i_325_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.567 r  SET/count_out_reg_reg[31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    20.567    SET/count_out_reg_reg[31]_i_216_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.684 r  SET/count_out_reg_reg[31]_i_133/CO[3]
                         net (fo=72, routed)          1.224    21.908    SET/count_out_reg_reg[31]_i_133_n_0
    SLICE_X18Y32         LUT5 (Prop_lut5_I3_O)        0.124    22.032 r  SET/count_out_reg[31]_i_466/O
                         net (fo=1, routed)           0.000    22.032    SET/count_out_reg[31]_i_466_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.564 r  SET/count_out_reg_reg[31]_i_431/CO[3]
                         net (fo=1, routed)           0.000    22.564    SET/count_out_reg_reg[31]_i_431_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.678 r  SET/count_out_reg_reg[31]_i_347/CO[3]
                         net (fo=1, routed)           0.000    22.678    SET/count_out_reg_reg[31]_i_347_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.792 r  SET/count_out_reg_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    22.792    SET/count_out_reg_reg[31]_i_240_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.906 f  SET/count_out_reg_reg[31]_i_143/CO[3]
                         net (fo=84, routed)          1.258    24.164    SET/count_out_reg_reg[31]_i_143_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.288 r  SET/count_out_reg[31]_i_247/O
                         net (fo=1, routed)           0.476    24.764    SET/count_out_reg[31]_i_247_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.149 r  SET/count_out_reg_reg[31]_i_144/CO[3]
                         net (fo=67, routed)          1.018    26.167    SET/count_out_reg_reg[31]_i_144_n_0
    SLICE_X20Y35         LUT2 (Prop_lut2_I1_O)        0.124    26.291 r  SET/count_out_reg[31]_i_40/O
                         net (fo=6, routed)           0.343    26.634    SET/count_out_reg[31]_i_40_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    26.758 r  SET/count_out_reg[31]_i_430/O
                         net (fo=1, routed)           0.000    26.758    SET/count_out_reg[31]_i_430_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.290 r  SET/count_out_reg_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    27.290    SET/count_out_reg_reg[31]_i_340_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  SET/count_out_reg_reg[31]_i_234/CO[3]
                         net (fo=1, routed)           0.000    27.404    SET/count_out_reg_reg[31]_i_234_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  SET/count_out_reg_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.518    SET/count_out_reg_reg[31]_i_137_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 f  SET/count_out_reg_reg[31]_i_39/CO[3]
                         net (fo=54, routed)          1.015    28.647    SET/count_out_reg_reg[31]_i_39_n_0
    SLICE_X19Y39         LUT6 (Prop_lut6_I1_O)        0.124    28.771 r  SET/count_out_reg[31]_i_392/O
                         net (fo=1, routed)           0.629    29.400    SET/count_out_reg[31]_i_392_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.926 r  SET/count_out_reg_reg[31]_i_305/CO[3]
                         net (fo=1, routed)           0.000    29.926    SET/count_out_reg_reg[31]_i_305_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.040 r  SET/count_out_reg_reg[31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    30.040    SET/count_out_reg_reg[31]_i_197_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.154 r  SET/count_out_reg_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    30.154    SET/count_out_reg_reg[31]_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.268 f  SET/count_out_reg_reg[31]_i_35/CO[3]
                         net (fo=53, routed)          1.012    31.280    SET/count_out_reg_reg[31]_0[0]
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124    31.404 r  SET/count_out_reg[31]_i_406/O
                         net (fo=1, routed)           0.655    32.059    SET/count_out_reg[31]_i_406_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.585 r  SET/count_out_reg_reg[31]_i_320/CO[3]
                         net (fo=1, routed)           0.000    32.585    SET/count_out_reg_reg[31]_i_320_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.699 r  SET/count_out_reg_reg[31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    32.699    SET/count_out_reg_reg[31]_i_211_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.813 r  SET/count_out_reg_reg[31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    32.813    SET/count_out_reg_reg[31]_i_127_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.927 r  SET/count_out_reg_reg[31]_i_37/CO[3]
                         net (fo=35, routed)          1.268    34.196    SET/count_out_reg_reg[31]_i_37_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124    34.320 r  SET/count_out_reg[31]_i_405/O
                         net (fo=1, routed)           0.000    34.320    SET/count_out_reg[31]_i_405_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.852 r  SET/count_out_reg_reg[31]_i_315/CO[3]
                         net (fo=1, routed)           0.000    34.852    SET/count_out_reg_reg[31]_i_315_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.966 r  SET/count_out_reg_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    34.966    SET/count_out_reg_reg[31]_i_206_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.080 r  SET/count_out_reg_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    35.080    SET/count_out_reg_reg[31]_i_121_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.194 r  SET/count_out_reg_reg[31]_i_36/CO[3]
                         net (fo=17, routed)          1.210    36.404    SET/count_out_reg_reg[31]_i_36_n_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124    36.528 r  SET/count_out_reg[31]_i_8/O
                         net (fo=10, routed)          0.614    37.142    SET/count_out_reg[31]_i_8_n_0
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.124    37.266 r  SET/count_out_reg[31]_i_31/O
                         net (fo=1, routed)           0.000    37.266    SET/count_out_reg[31]_i_31_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.667 r  SET/count_out_reg_reg[31]_i_7/CO[3]
                         net (fo=48, routed)          1.056    38.723    SET/count_out_reg_reg[31]_1[0]
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.124    38.847 r  SET/count_out_reg[31]_i_386/O
                         net (fo=2, routed)           1.126    39.972    RSET/count_out_reg_reg[2]_0
    SLICE_X17Y28         LUT4 (Prop_lut4_I1_O)        0.124    40.096 r  RSET/count_out_reg[31]_i_286/O
                         net (fo=1, routed)           0.000    40.096    RSET/count_out_reg[31]_i_286_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.646 r  RSET/count_out_reg_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    40.646    RSET/count_out_reg_reg[31]_i_173_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.760 r  RSET/count_out_reg_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.760    RSET/count_out_reg_reg[31]_i_93_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.874 r  RSET/count_out_reg_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.874    SET/count_out_reg_reg[22]_0[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.988 r  SET/count_out_reg_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          0.865    41.854    SET/count_out_reg_reg[31]_i_6_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I3_O)        0.124    41.978 r  SET/count_out_reg[0]_i_39/O
                         net (fo=8, routed)           0.725    42.702    SET/count_out_reg[0]_i_39_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124    42.826 r  SET/count_out_reg[31]_i_357/O
                         net (fo=4, routed)           0.509    43.335    SET/count_out_reg[31]_i_357_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.885 r  SET/count_out_reg_reg[31]_i_255/CO[3]
                         net (fo=1, routed)           0.000    43.885    SET/count_out_reg_reg[31]_i_255_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  SET/count_out_reg_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.002    SET/count_out_reg_reg[31]_i_148_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  SET/count_out_reg_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    44.119    SET/count_out_reg_reg[31]_i_63_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.236 f  SET/count_out_reg_reg[31]_i_15/CO[3]
                         net (fo=91, routed)          0.719    44.955    SET/count_out_reg_reg[31]_i_15_n_0
    SLICE_X11Y29         LUT2 (Prop_lut2_I1_O)        0.124    45.079 r  SET/count_out_reg[31]_i_367/O
                         net (fo=1, routed)           0.624    45.703    SET/count_out_reg[31]_i_367_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.229 r  SET/count_out_reg_reg[31]_i_265/CO[3]
                         net (fo=1, routed)           0.000    46.229    SET/count_out_reg_reg[31]_i_265_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.343 r  SET/count_out_reg_reg[31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    46.343    SET/count_out_reg_reg[31]_i_158_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.457 r  SET/count_out_reg_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.457    SET/count_out_reg_reg[31]_i_75_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.571 r  SET/count_out_reg_reg[31]_i_17/CO[3]
                         net (fo=73, routed)          1.023    47.594    SET/count_out_reg_reg[31]_i_17_n_0
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124    47.718 r  SET/count_out_reg[31]_i_365/O
                         net (fo=1, routed)           0.000    47.718    SET/count_out_reg[31]_i_365_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.251 r  SET/count_out_reg_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.251    SET/count_out_reg_reg[31]_i_260_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.368 r  SET/count_out_reg_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    48.368    SET/count_out_reg_reg[31]_i_153_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.485 r  SET/count_out_reg_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    48.485    SET/count_out_reg_reg[31]_i_69_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.602 f  SET/count_out_reg_reg[31]_i_16/CO[3]
                         net (fo=55, routed)          0.989    49.591    SET/count_out_reg_reg[31]_i_16_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    49.715 r  SET/count_out_reg[31]_i_372/O
                         net (fo=1, routed)           0.489    50.204    SET/count_out_reg[31]_i_372_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    50.730 r  SET/count_out_reg_reg[31]_i_270/CO[3]
                         net (fo=1, routed)           0.000    50.730    SET/count_out_reg_reg[31]_i_270_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  SET/count_out_reg_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.844    SET/count_out_reg_reg[31]_i_163_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  SET/count_out_reg_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    50.958    SET/count_out_reg_reg[31]_i_81_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.072 f  SET/count_out_reg_reg[31]_i_18/CO[3]
                         net (fo=38, routed)          0.841    51.913    SET/count_out_reg_reg[31]_i_18_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124    52.037 r  SET/count_out_reg[31]_i_377/O
                         net (fo=1, routed)           0.480    52.517    SET/count_out_reg[31]_i_377_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    53.067 r  SET/count_out_reg_reg[31]_i_275/CO[3]
                         net (fo=1, routed)           0.000    53.067    SET/count_out_reg_reg[31]_i_275_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.184 r  SET/count_out_reg_reg[31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    53.184    SET/count_out_reg_reg[31]_i_168_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.301 r  SET/count_out_reg_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.301    SET/count_out_reg_reg[31]_i_87_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.418 r  SET/count_out_reg_reg[31]_i_19/CO[3]
                         net (fo=20, routed)          1.136    54.554    SET/count_out_reg_reg[31]_i_19_n_0
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.124    54.678 r  SET/count_out_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    54.678    SET/count_out_reg[0]_i_33_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.228 r  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.228    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.342 r  SET/count_out_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.342    SET/count_out_reg_reg[0]_i_11_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.456 r  SET/count_out_reg_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.456    SET/count_out_reg_reg[0]_i_4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.570 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=11, routed)          0.975    56.545    SET/max1
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124    56.669 r  SET/count_out_reg[31]_i_5__0/O
                         net (fo=182, routed)         0.785    57.454    SET/count_out_reg_reg[1]_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124    57.578 r  SET/COUNT_OUT[3]_i_22/O
                         net (fo=2, routed)           0.527    58.105    SET/count[1]
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    58.612 r  SET/COUNT_OUT_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.612    SET/COUNT_OUT_reg[3]_i_10_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.726    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.840    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.954    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.068 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.068    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.182 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.182    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.516 f  SET/COUNT_OUT_reg[27]_i_10/O[1]
                         net (fo=3, routed)           1.113    60.629    TEXT_INPUT/data1[25]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.303    60.932 r  TEXT_INPUT/str_line_no_var[0]_i_81/O
                         net (fo=1, routed)           0.000    60.932    TEXT_INPUT/str_line_no_var[0]_i_81_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    61.468 r  TEXT_INPUT/str_line_no_var_reg[0]_i_56/CO[2]
                         net (fo=116, routed)         0.767    62.235    SET/count_out_reg_reg[30]_3[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.313    62.548 r  SET/str_line_no_var[31]_i_1079/O
                         net (fo=105, routed)         1.397    63.945    TEXT_INPUT/count_out_reg_reg[0]
    SLICE_X6Y32          LUT4 (Prop_lut4_I1_O)        0.124    64.069 f  TEXT_INPUT/str_line_no_var[31]_i_1409/O
                         net (fo=1, routed)           0.000    64.069    TEXT_INPUT/str_line_no_var[31]_i_1409_n_0
    SLICE_X6Y32          MUXF7 (Prop_muxf7_I0_O)      0.241    64.310 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1237/O
                         net (fo=1, routed)           0.000    64.310    TEXT_INPUT/str_line_no_var_reg[31]_i_1237_n_0
    SLICE_X6Y32          MUXF8 (Prop_muxf8_I0_O)      0.098    64.408 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1015/O
                         net (fo=1, routed)           1.237    65.645    TEXT_INPUT/str_line_no_var_reg[31]_i_1015_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.319    65.964 f  TEXT_INPUT/str_line_no_var[31]_i_772/O
                         net (fo=1, routed)           0.000    65.964    TEXT_INPUT/str_line_no_var[31]_i_772_n_0
    SLICE_X11Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    66.202 f  TEXT_INPUT/str_line_no_var_reg[31]_i_496/O
                         net (fo=1, routed)           0.714    66.916    TEXT_INPUT/str_line_no_var_reg[31]_i_496_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I0_O)        0.298    67.214 f  TEXT_INPUT/str_line_no_var[31]_i_278/O
                         net (fo=1, routed)           1.131    68.345    TEXT_INPUT/str_line_no_var[31]_i_278_n_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I2_O)        0.124    68.469 r  TEXT_INPUT/str_line_no_var[31]_i_145/O
                         net (fo=19, routed)          0.228    68.697    TEXT_INPUT/str_line_no_var18
    SLICE_X23Y21         LUT2 (Prop_lut2_I0_O)        0.124    68.821 f  TEXT_INPUT/COUNT_OUT[3]_i_757/O
                         net (fo=92, routed)          1.056    69.877    TEXT_INPUT/COUNT_OUT_reg[3]_6
    SLICE_X23Y18         LUT4 (Prop_lut4_I0_O)        0.124    70.001 f  TEXT_INPUT/str_line_no_var[31]_i_887/O
                         net (fo=1, routed)           0.798    70.799    TEXT_INPUT/char_no_var2_out_3[11]
    SLICE_X21Y19         LUT6 (Prop_lut6_I4_O)        0.124    70.923 r  TEXT_INPUT/str_line_no_var[31]_i_563/O
                         net (fo=1, routed)           0.000    70.923    TEXT_INPUT/str_line_no_var[31]_i_563_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.324 r  TEXT_INPUT/str_line_no_var_reg[31]_i_308/CO[3]
                         net (fo=1, routed)           0.000    71.324    TEXT_INPUT/str_line_no_var_reg[31]_i_308_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.438 r  TEXT_INPUT/str_line_no_var_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    71.438    TEXT_INPUT/str_line_no_var_reg[31]_i_152_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.666 f  TEXT_INPUT/str_line_no_var_reg[31]_i_83/CO[2]
                         net (fo=29, routed)          0.593    72.260    TEXT_INPUT/str_line_no_var_reg[31]_i_83_n_1
    SLICE_X17Y19         LUT2 (Prop_lut2_I1_O)        0.313    72.573 r  TEXT_INPUT/COUNT_OUT[3]_i_1533/O
                         net (fo=142, routed)         1.239    73.811    TEXT_INPUT/COUNT_OUT[3]_i_1533_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I2_O)        0.124    73.935 f  TEXT_INPUT/COUNT_OUT[3]_i_1657/O
                         net (fo=1, routed)           0.000    73.935    TEXT_INPUT/COUNT_OUT[3]_i_1657_n_0
    SLICE_X7Y20          MUXF7 (Prop_muxf7_I0_O)      0.212    74.147 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1539/O
                         net (fo=1, routed)           0.000    74.147    TEXT_INPUT/COUNT_OUT_reg[3]_i_1539_n_0
    SLICE_X7Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    74.241 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1436/O
                         net (fo=1, routed)           1.199    75.440    TEXT_INPUT/COUNT_OUT_reg[3]_i_1436_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.316    75.756 f  TEXT_INPUT/COUNT_OUT[3]_i_1164/O
                         net (fo=1, routed)           0.428    76.185    TEXT_INPUT/COUNT_OUT[3]_i_1164_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I1_O)        0.124    76.309 f  TEXT_INPUT/COUNT_OUT[3]_i_750/O
                         net (fo=1, routed)           1.160    77.469    TEXT_INPUT/COUNT_OUT[3]_i_750_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I0_O)        0.124    77.593 r  TEXT_INPUT/COUNT_OUT[3]_i_370/O
                         net (fo=73, routed)          0.784    78.377    TEXT_INPUT/str_line_no_var15
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124    78.501 r  TEXT_INPUT/COUNT_OUT[3]_i_770/O
                         net (fo=2, routed)           0.726    79.228    TEXT_INPUT/COUNT_OUT[3]_i_770_n_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I2_O)        0.124    79.352 r  TEXT_INPUT/COUNT_OUT[3]_i_375/O
                         net (fo=9, routed)           0.836    80.188    TEXT_INPUT/COUNT_OUT[3]_i_375_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    80.786 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_152/O[1]
                         net (fo=10, routed)          0.799    81.585    TEXT_INPUT/COUNT_OUT_reg[3]_i_152_n_6
    SLICE_X18Y9          LUT2 (Prop_lut2_I0_O)        0.303    81.888 r  TEXT_INPUT/str_line_no_var[31]_i_387/O
                         net (fo=61, routed)          1.267    83.154    TEXT_INPUT/str_line_no_var[31]_i_387_n_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.314    83.468 f  TEXT_INPUT/str_line_no_var_reg[31]_i_463/O
                         net (fo=1, routed)           0.000    83.468    TEXT_INPUT/str_line_no_var_reg[31]_i_463_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I0_O)      0.098    83.566 f  TEXT_INPUT/str_line_no_var_reg[31]_i_259/O
                         net (fo=1, routed)           0.841    84.407    TEXT_INPUT/str_line_no_var_reg[31]_i_259_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I0_O)        0.319    84.726 f  TEXT_INPUT/str_line_no_var[31]_i_137/O
                         net (fo=1, routed)           1.084    85.810    TEXT_INPUT/str_line_no_var[31]_i_137_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124    85.934 r  TEXT_INPUT/str_line_no_var[31]_i_75/O
                         net (fo=1, routed)           0.766    86.700    TEXT_INPUT/str_line_no_var[31]_i_75_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I5_O)        0.124    86.824 r  TEXT_INPUT/str_line_no_var[31]_i_44/O
                         net (fo=42, routed)          0.685    87.509    TEXT_INPUT/str_line_no_var[31]_i_44_n_0
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124    87.633 f  TEXT_INPUT/COUNT_OUT[19]_i_64/O
                         net (fo=4, routed)           0.605    88.238    TEXT_INPUT/COUNT_OUT[19]_i_64_n_0
    SLICE_X27Y11         LUT3 (Prop_lut3_I2_O)        0.124    88.362 f  TEXT_INPUT/str_line_no_var[31]_i_362/O
                         net (fo=1, routed)           0.931    89.293    TEXT_INPUT/str_line_no_var[31]_i_362_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    89.417 r  TEXT_INPUT/str_line_no_var[31]_i_180/O
                         net (fo=1, routed)           0.000    89.417    TEXT_INPUT/str_line_no_var[31]_i_180_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.967 r  TEXT_INPUT/str_line_no_var_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.967    TEXT_INPUT/str_line_no_var_reg[31]_i_96_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.195 r  TEXT_INPUT/str_line_no_var_reg[31]_i_52/CO[2]
                         net (fo=20, routed)          0.578    90.773    TEXT_INPUT/str_line_no_var_reg[31]_i_52_n_1
    SLICE_X16Y13         LUT6 (Prop_lut6_I0_O)        0.313    91.086 r  TEXT_INPUT/COUNT_OUT[3]_i_892/O
                         net (fo=145, routed)         1.290    92.377    TEXT_INPUT/COUNT_OUT[3]_i_892_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I4_O)        0.124    92.501 f  TEXT_INPUT/COUNT_OUT[3]_i_1307/O
                         net (fo=1, routed)           0.000    92.501    TEXT_INPUT/COUNT_OUT[3]_i_1307_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214    92.715 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_912/O
                         net (fo=1, routed)           0.000    92.715    TEXT_INPUT/COUNT_OUT_reg[3]_i_912_n_0
    SLICE_X10Y11         MUXF8 (Prop_muxf8_I1_O)      0.088    92.803 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_515/O
                         net (fo=1, routed)           0.817    93.620    TEXT_INPUT/COUNT_OUT_reg[3]_i_515_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I3_O)        0.319    93.939 f  TEXT_INPUT/COUNT_OUT[3]_i_232/O
                         net (fo=2, routed)           1.273    95.212    TEXT_INPUT/COUNT_OUT[3]_i_232_n_0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124    95.336 f  TEXT_INPUT/COUNT_OUT[3]_i_100/O
                         net (fo=2, routed)           0.668    96.004    TEXT_INPUT/COUNT_OUT[3]_i_100_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.128 r  TEXT_INPUT/COUNT_OUT[3]_i_50/O
                         net (fo=1, routed)           0.154    96.282    TEXT_INPUT/str_line_no_var7
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.406 r  TEXT_INPUT/COUNT_OUT[3]_i_29/O
                         net (fo=125, routed)         1.108    97.514    TEXT_INPUT/str_line_no_var5
    SLICE_X20Y16         LUT6 (Prop_lut6_I3_O)        0.124    97.638 r  TEXT_INPUT/COUNT_OUT[3]_i_466/O
                         net (fo=1, routed)           0.635    98.273    TEXT_INPUT/COUNT_OUT[3]_i_466_n_0
    SLICE_X21Y16         LUT5 (Prop_lut5_I4_O)        0.124    98.397 r  TEXT_INPUT/COUNT_OUT[3]_i_197/O
                         net (fo=1, routed)           0.000    98.397    TEXT_INPUT/COUNT_OUT[3]_i_197_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    98.798 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    98.798    TEXT_INPUT/COUNT_OUT_reg[3]_i_86_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    99.026 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_37/CO[2]
                         net (fo=29, routed)          0.541    99.568    TEXT_INPUT/COUNT_OUT_reg[3]_i_37_n_1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.313    99.881 r  TEXT_INPUT/COUNT_OUT[3]_i_780/O
                         net (fo=142, routed)         1.371   101.252    TEXT_INPUT/COUNT_OUT[3]_i_780_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124   101.376 r  TEXT_INPUT/COUNT_OUT[3]_i_1276/O
                         net (fo=1, routed)           0.000   101.376    TEXT_INPUT/COUNT_OUT[3]_i_1276_n_0
    SLICE_X4Y17          MUXF7 (Prop_muxf7_I0_O)      0.241   101.617 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_871/O
                         net (fo=1, routed)           0.000   101.617    TEXT_INPUT/COUNT_OUT_reg[3]_i_871_n_0
    SLICE_X4Y17          MUXF8 (Prop_muxf8_I0_O)      0.098   101.715 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_461/O
                         net (fo=1, routed)           1.008   102.723    TEXT_INPUT/COUNT_OUT_reg[3]_i_461_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.319   103.042 r  TEXT_INPUT/COUNT_OUT[3]_i_195/O
                         net (fo=1, routed)           0.706   103.748    TEXT_INPUT/COUNT_OUT[3]_i_195_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.124   103.872 f  TEXT_INPUT/COUNT_OUT[3]_i_85/O
                         net (fo=1, routed)           1.182   105.054    TEXT_INPUT/COUNT_OUT[3]_i_85_n_0
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.178 f  TEXT_INPUT/COUNT_OUT[3]_i_36/O
                         net (fo=6, routed)           0.188   105.366    TEXT_INPUT/str_line_no_var3
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.490 r  TEXT_INPUT/str_line_no_var[0]_i_14/O
                         net (fo=1, routed)           0.401   105.892    TEXT_INPUT/str_line_no_var[0]_i_14_n_0
    SLICE_X23Y26         LUT4 (Prop_lut4_I3_O)        0.124   106.016 r  TEXT_INPUT/str_line_no_var[0]_i_7/O
                         net (fo=1, routed)           0.000   106.016    TEXT_INPUT/str_line_no_var[0]_i_7_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   106.548 r  TEXT_INPUT/str_line_no_var_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.548    TEXT_INPUT/str_line_no_var_reg[0]_i_2_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.662 r  TEXT_INPUT/str_line_no_var_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.662    TEXT_INPUT/str_line_no_var_reg[4]_i_2_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.776 r  TEXT_INPUT/str_line_no_var_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.776    TEXT_INPUT/str_line_no_var_reg[8]_i_2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   107.110 f  TEXT_INPUT/str_line_no_var_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.668   107.777    TEXT_INPUT/str_line_no_var_reg[12]_i_2_n_6
    SLICE_X22Y29         LUT4 (Prop_lut4_I3_O)        0.303   108.080 r  TEXT_INPUT/COUNT_OUT[23]_i_56/O
                         net (fo=1, routed)           0.000   108.080    TEXT_INPUT/COUNT_OUT[23]_i_56_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.612 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.612    TEXT_INPUT/COUNT_OUT_reg[23]_i_30_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   108.946 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_30/O[1]
                         net (fo=3, routed)           0.738   109.684    TEXT_INPUT/COUNT_OUT3[18]
    SLICE_X20Y29         LUT2 (Prop_lut2_I1_O)        0.303   109.987 r  TEXT_INPUT/COUNT_OUT[23]_i_33/O
                         net (fo=1, routed)           0.000   109.987    TEXT_INPUT/COUNT_OUT[23]_i_33_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.520 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000   110.520    TEXT_INPUT/COUNT_OUT_reg[23]_i_15_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.739 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_15/O[0]
                         net (fo=1, routed)           0.987   111.726    TEXT_INPUT/COUNT_OUT2[22]
    SLICE_X15Y26         LUT4 (Prop_lut4_I3_O)        0.295   112.021 r  TEXT_INPUT/COUNT_OUT[23]_i_7/O
                         net (fo=1, routed)           0.000   112.021    TEXT_INPUT/COUNT_OUT[23]_i_7_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   112.419 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   112.419    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   112.732 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000   112.732    TEXT_INPUT/COUNT_OUT0[27]
    SLICE_X15Y27         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.490    12.685    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[27]/C
                         clock pessimism              0.372    13.057    
                         clock uncertainty           -0.035    13.022    
    SLICE_X15Y27         FDRE (Setup_fdre_C_D)        0.062    13.084    TEXT_INPUT/COUNT_OUT_reg[27]
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                        -112.732    
  -------------------------------------------------------------------
                         slack                                -99.648    

Slack (VIOLATED) :        -99.574ns  (required time - arrival time)
  Source:                 TEXT_INPUT/COUNT_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        107.540ns  (logic 38.311ns (35.625%)  route 69.229ns (64.375%))
  Logic Levels:           179  (CARRY4=99 LUT2=9 LUT3=4 LUT4=12 LUT5=10 LUT6=34 MUXF7=6 MUXF8=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 12.685 - 8.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.665     5.117    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  TEXT_INPUT/COUNT_OUT_reg[2]/Q
                         net (fo=5, routed)           0.981     6.554    TEXT_INPUT/count_out_reg_reg[1][2]
    SLICE_X17Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.678 r  TEXT_INPUT/count_out_reg[27]_i_116/O
                         net (fo=1, routed)           0.000     6.678    BYTE/S[1]
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.228 r  BYTE/count_out_reg_reg[27]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.228    BYTE/count_out_reg_reg[27]_i_90_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  BYTE/count_out_reg_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.009     7.351    BYTE/count_out_reg_reg[27]_i_64_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  BYTE/count_out_reg_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.465    BYTE/count_out_reg_reg[27]_i_37_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  BYTE/count_out_reg_reg[27]_i_15/CO[3]
                         net (fo=87, routed)          1.050     8.629    BYTE/count_out_reg_reg[27]_i_15_n_0
    SLICE_X18Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.753 r  BYTE/count_out_reg[27]_i_108/O
                         net (fo=1, routed)           0.000     8.753    BYTE/count_out_reg[27]_i_108_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.303 r  BYTE/count_out_reg_reg[27]_i_85/CO[3]
                         net (fo=1, routed)           0.000     9.303    BYTE/count_out_reg_reg[27]_i_85_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  BYTE/count_out_reg_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.417    BYTE/count_out_reg_reg[27]_i_59_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  BYTE/count_out_reg_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.531    BYTE/count_out_reg_reg[27]_i_31_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  BYTE/count_out_reg_reg[27]_i_14/CO[3]
                         net (fo=69, routed)          1.245    10.891    BYTE/count_out_reg_reg[27]_i_14_n_0
    SLICE_X16Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.015 r  BYTE/count_out_reg[8]_i_2__0/O
                         net (fo=7, routed)           0.488    11.503    SET/COUNT_OUT_reg[8]
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.627 r  SET/count_out_reg[27]_i_50/O
                         net (fo=1, routed)           0.799    12.425    SET/count_out_reg[27]_i_50_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.975 r  SET/count_out_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.975    SET/count_out_reg_reg[27]_i_17_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  SET/count_out_reg_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.092    SET/count_out_reg_reg[27]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  SET/count_out_reg_reg[27]_i_2/CO[3]
                         net (fo=123, routed)         1.333    14.542    BYTE/count_out_reg_reg[31]_9[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.666 r  BYTE/count_out_reg[1]_i_2/O
                         net (fo=28, routed)          0.734    15.400    BYTE/count_out_reg_reg[1]_0
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.124    15.524 r  BYTE/count_out_reg[31]_i_455/O
                         net (fo=1, routed)           0.000    15.524    SET/count_out_reg_reg[0]_0[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.056 r  SET/count_out_reg_reg[31]_i_416/CO[3]
                         net (fo=1, routed)           0.000    16.056    SET/count_out_reg_reg[31]_i_416_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.170 r  SET/count_out_reg_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    16.170    SET/count_out_reg_reg[31]_i_330_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.284 r  SET/count_out_reg_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.284    SET/count_out_reg_reg[31]_i_222_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.398 r  SET/count_out_reg_reg[31]_i_134/CO[3]
                         net (fo=108, routed)         1.163    17.561    BYTE/count_out_reg_reg[31]_8[0]
    SLICE_X15Y32         LUT3 (Prop_lut3_I2_O)        0.124    17.685 r  BYTE/count_out_reg[31]_i_460/O
                         net (fo=1, routed)           0.000    17.685    SET/count_out_reg_reg[0]_2[0]
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.217 r  SET/count_out_reg_reg[31]_i_421/CO[3]
                         net (fo=1, routed)           0.000    18.217    SET/count_out_reg_reg[31]_i_421_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  SET/count_out_reg_reg[31]_i_335/CO[3]
                         net (fo=1, routed)           0.000    18.331    SET/count_out_reg_reg[31]_i_335_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  SET/count_out_reg_reg[31]_i_228/CO[3]
                         net (fo=1, routed)           0.000    18.445    SET/count_out_reg_reg[31]_i_228_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.559 r  SET/count_out_reg_reg[31]_i_136/CO[3]
                         net (fo=90, routed)          1.137    19.696    BYTE/count_out_reg_reg[30]_1[0]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    19.820 r  BYTE/count_out_reg[31]_i_450/O
                         net (fo=1, routed)           0.000    19.820    SET/count_out_reg_reg[0]_3[0]
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.333 r  SET/count_out_reg_reg[31]_i_411/CO[3]
                         net (fo=1, routed)           0.000    20.333    SET/count_out_reg_reg[31]_i_411_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.450 r  SET/count_out_reg_reg[31]_i_325/CO[3]
                         net (fo=1, routed)           0.000    20.450    SET/count_out_reg_reg[31]_i_325_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.567 r  SET/count_out_reg_reg[31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    20.567    SET/count_out_reg_reg[31]_i_216_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.684 r  SET/count_out_reg_reg[31]_i_133/CO[3]
                         net (fo=72, routed)          1.224    21.908    SET/count_out_reg_reg[31]_i_133_n_0
    SLICE_X18Y32         LUT5 (Prop_lut5_I3_O)        0.124    22.032 r  SET/count_out_reg[31]_i_466/O
                         net (fo=1, routed)           0.000    22.032    SET/count_out_reg[31]_i_466_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.564 r  SET/count_out_reg_reg[31]_i_431/CO[3]
                         net (fo=1, routed)           0.000    22.564    SET/count_out_reg_reg[31]_i_431_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.678 r  SET/count_out_reg_reg[31]_i_347/CO[3]
                         net (fo=1, routed)           0.000    22.678    SET/count_out_reg_reg[31]_i_347_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.792 r  SET/count_out_reg_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    22.792    SET/count_out_reg_reg[31]_i_240_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.906 f  SET/count_out_reg_reg[31]_i_143/CO[3]
                         net (fo=84, routed)          1.258    24.164    SET/count_out_reg_reg[31]_i_143_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.288 r  SET/count_out_reg[31]_i_247/O
                         net (fo=1, routed)           0.476    24.764    SET/count_out_reg[31]_i_247_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.149 r  SET/count_out_reg_reg[31]_i_144/CO[3]
                         net (fo=67, routed)          1.018    26.167    SET/count_out_reg_reg[31]_i_144_n_0
    SLICE_X20Y35         LUT2 (Prop_lut2_I1_O)        0.124    26.291 r  SET/count_out_reg[31]_i_40/O
                         net (fo=6, routed)           0.343    26.634    SET/count_out_reg[31]_i_40_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    26.758 r  SET/count_out_reg[31]_i_430/O
                         net (fo=1, routed)           0.000    26.758    SET/count_out_reg[31]_i_430_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.290 r  SET/count_out_reg_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    27.290    SET/count_out_reg_reg[31]_i_340_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  SET/count_out_reg_reg[31]_i_234/CO[3]
                         net (fo=1, routed)           0.000    27.404    SET/count_out_reg_reg[31]_i_234_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  SET/count_out_reg_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.518    SET/count_out_reg_reg[31]_i_137_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 f  SET/count_out_reg_reg[31]_i_39/CO[3]
                         net (fo=54, routed)          1.015    28.647    SET/count_out_reg_reg[31]_i_39_n_0
    SLICE_X19Y39         LUT6 (Prop_lut6_I1_O)        0.124    28.771 r  SET/count_out_reg[31]_i_392/O
                         net (fo=1, routed)           0.629    29.400    SET/count_out_reg[31]_i_392_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.926 r  SET/count_out_reg_reg[31]_i_305/CO[3]
                         net (fo=1, routed)           0.000    29.926    SET/count_out_reg_reg[31]_i_305_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.040 r  SET/count_out_reg_reg[31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    30.040    SET/count_out_reg_reg[31]_i_197_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.154 r  SET/count_out_reg_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    30.154    SET/count_out_reg_reg[31]_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.268 f  SET/count_out_reg_reg[31]_i_35/CO[3]
                         net (fo=53, routed)          1.012    31.280    SET/count_out_reg_reg[31]_0[0]
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124    31.404 r  SET/count_out_reg[31]_i_406/O
                         net (fo=1, routed)           0.655    32.059    SET/count_out_reg[31]_i_406_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.585 r  SET/count_out_reg_reg[31]_i_320/CO[3]
                         net (fo=1, routed)           0.000    32.585    SET/count_out_reg_reg[31]_i_320_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.699 r  SET/count_out_reg_reg[31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    32.699    SET/count_out_reg_reg[31]_i_211_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.813 r  SET/count_out_reg_reg[31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    32.813    SET/count_out_reg_reg[31]_i_127_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.927 r  SET/count_out_reg_reg[31]_i_37/CO[3]
                         net (fo=35, routed)          1.268    34.196    SET/count_out_reg_reg[31]_i_37_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124    34.320 r  SET/count_out_reg[31]_i_405/O
                         net (fo=1, routed)           0.000    34.320    SET/count_out_reg[31]_i_405_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.852 r  SET/count_out_reg_reg[31]_i_315/CO[3]
                         net (fo=1, routed)           0.000    34.852    SET/count_out_reg_reg[31]_i_315_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.966 r  SET/count_out_reg_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    34.966    SET/count_out_reg_reg[31]_i_206_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.080 r  SET/count_out_reg_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    35.080    SET/count_out_reg_reg[31]_i_121_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.194 r  SET/count_out_reg_reg[31]_i_36/CO[3]
                         net (fo=17, routed)          1.210    36.404    SET/count_out_reg_reg[31]_i_36_n_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124    36.528 r  SET/count_out_reg[31]_i_8/O
                         net (fo=10, routed)          0.614    37.142    SET/count_out_reg[31]_i_8_n_0
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.124    37.266 r  SET/count_out_reg[31]_i_31/O
                         net (fo=1, routed)           0.000    37.266    SET/count_out_reg[31]_i_31_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.667 r  SET/count_out_reg_reg[31]_i_7/CO[3]
                         net (fo=48, routed)          1.056    38.723    SET/count_out_reg_reg[31]_1[0]
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.124    38.847 r  SET/count_out_reg[31]_i_386/O
                         net (fo=2, routed)           1.126    39.972    RSET/count_out_reg_reg[2]_0
    SLICE_X17Y28         LUT4 (Prop_lut4_I1_O)        0.124    40.096 r  RSET/count_out_reg[31]_i_286/O
                         net (fo=1, routed)           0.000    40.096    RSET/count_out_reg[31]_i_286_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.646 r  RSET/count_out_reg_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    40.646    RSET/count_out_reg_reg[31]_i_173_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.760 r  RSET/count_out_reg_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.760    RSET/count_out_reg_reg[31]_i_93_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.874 r  RSET/count_out_reg_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.874    SET/count_out_reg_reg[22]_0[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.988 r  SET/count_out_reg_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          0.865    41.854    SET/count_out_reg_reg[31]_i_6_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I3_O)        0.124    41.978 r  SET/count_out_reg[0]_i_39/O
                         net (fo=8, routed)           0.725    42.702    SET/count_out_reg[0]_i_39_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124    42.826 r  SET/count_out_reg[31]_i_357/O
                         net (fo=4, routed)           0.509    43.335    SET/count_out_reg[31]_i_357_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.885 r  SET/count_out_reg_reg[31]_i_255/CO[3]
                         net (fo=1, routed)           0.000    43.885    SET/count_out_reg_reg[31]_i_255_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  SET/count_out_reg_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.002    SET/count_out_reg_reg[31]_i_148_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  SET/count_out_reg_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    44.119    SET/count_out_reg_reg[31]_i_63_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.236 f  SET/count_out_reg_reg[31]_i_15/CO[3]
                         net (fo=91, routed)          0.719    44.955    SET/count_out_reg_reg[31]_i_15_n_0
    SLICE_X11Y29         LUT2 (Prop_lut2_I1_O)        0.124    45.079 r  SET/count_out_reg[31]_i_367/O
                         net (fo=1, routed)           0.624    45.703    SET/count_out_reg[31]_i_367_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.229 r  SET/count_out_reg_reg[31]_i_265/CO[3]
                         net (fo=1, routed)           0.000    46.229    SET/count_out_reg_reg[31]_i_265_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.343 r  SET/count_out_reg_reg[31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    46.343    SET/count_out_reg_reg[31]_i_158_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.457 r  SET/count_out_reg_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.457    SET/count_out_reg_reg[31]_i_75_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.571 r  SET/count_out_reg_reg[31]_i_17/CO[3]
                         net (fo=73, routed)          1.023    47.594    SET/count_out_reg_reg[31]_i_17_n_0
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124    47.718 r  SET/count_out_reg[31]_i_365/O
                         net (fo=1, routed)           0.000    47.718    SET/count_out_reg[31]_i_365_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.251 r  SET/count_out_reg_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.251    SET/count_out_reg_reg[31]_i_260_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.368 r  SET/count_out_reg_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    48.368    SET/count_out_reg_reg[31]_i_153_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.485 r  SET/count_out_reg_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    48.485    SET/count_out_reg_reg[31]_i_69_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.602 f  SET/count_out_reg_reg[31]_i_16/CO[3]
                         net (fo=55, routed)          0.989    49.591    SET/count_out_reg_reg[31]_i_16_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    49.715 r  SET/count_out_reg[31]_i_372/O
                         net (fo=1, routed)           0.489    50.204    SET/count_out_reg[31]_i_372_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    50.730 r  SET/count_out_reg_reg[31]_i_270/CO[3]
                         net (fo=1, routed)           0.000    50.730    SET/count_out_reg_reg[31]_i_270_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  SET/count_out_reg_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.844    SET/count_out_reg_reg[31]_i_163_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  SET/count_out_reg_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    50.958    SET/count_out_reg_reg[31]_i_81_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.072 f  SET/count_out_reg_reg[31]_i_18/CO[3]
                         net (fo=38, routed)          0.841    51.913    SET/count_out_reg_reg[31]_i_18_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124    52.037 r  SET/count_out_reg[31]_i_377/O
                         net (fo=1, routed)           0.480    52.517    SET/count_out_reg[31]_i_377_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    53.067 r  SET/count_out_reg_reg[31]_i_275/CO[3]
                         net (fo=1, routed)           0.000    53.067    SET/count_out_reg_reg[31]_i_275_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.184 r  SET/count_out_reg_reg[31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    53.184    SET/count_out_reg_reg[31]_i_168_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.301 r  SET/count_out_reg_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.301    SET/count_out_reg_reg[31]_i_87_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.418 r  SET/count_out_reg_reg[31]_i_19/CO[3]
                         net (fo=20, routed)          1.136    54.554    SET/count_out_reg_reg[31]_i_19_n_0
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.124    54.678 r  SET/count_out_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    54.678    SET/count_out_reg[0]_i_33_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.228 r  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.228    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.342 r  SET/count_out_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.342    SET/count_out_reg_reg[0]_i_11_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.456 r  SET/count_out_reg_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.456    SET/count_out_reg_reg[0]_i_4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.570 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=11, routed)          0.975    56.545    SET/max1
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124    56.669 r  SET/count_out_reg[31]_i_5__0/O
                         net (fo=182, routed)         0.785    57.454    SET/count_out_reg_reg[1]_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124    57.578 r  SET/COUNT_OUT[3]_i_22/O
                         net (fo=2, routed)           0.527    58.105    SET/count[1]
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    58.612 r  SET/COUNT_OUT_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.612    SET/COUNT_OUT_reg[3]_i_10_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.726    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.840    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.954    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.068 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.068    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.182 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.182    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.516 f  SET/COUNT_OUT_reg[27]_i_10/O[1]
                         net (fo=3, routed)           1.113    60.629    TEXT_INPUT/data1[25]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.303    60.932 r  TEXT_INPUT/str_line_no_var[0]_i_81/O
                         net (fo=1, routed)           0.000    60.932    TEXT_INPUT/str_line_no_var[0]_i_81_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    61.468 r  TEXT_INPUT/str_line_no_var_reg[0]_i_56/CO[2]
                         net (fo=116, routed)         0.767    62.235    SET/count_out_reg_reg[30]_3[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.313    62.548 r  SET/str_line_no_var[31]_i_1079/O
                         net (fo=105, routed)         1.397    63.945    TEXT_INPUT/count_out_reg_reg[0]
    SLICE_X6Y32          LUT4 (Prop_lut4_I1_O)        0.124    64.069 f  TEXT_INPUT/str_line_no_var[31]_i_1409/O
                         net (fo=1, routed)           0.000    64.069    TEXT_INPUT/str_line_no_var[31]_i_1409_n_0
    SLICE_X6Y32          MUXF7 (Prop_muxf7_I0_O)      0.241    64.310 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1237/O
                         net (fo=1, routed)           0.000    64.310    TEXT_INPUT/str_line_no_var_reg[31]_i_1237_n_0
    SLICE_X6Y32          MUXF8 (Prop_muxf8_I0_O)      0.098    64.408 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1015/O
                         net (fo=1, routed)           1.237    65.645    TEXT_INPUT/str_line_no_var_reg[31]_i_1015_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.319    65.964 f  TEXT_INPUT/str_line_no_var[31]_i_772/O
                         net (fo=1, routed)           0.000    65.964    TEXT_INPUT/str_line_no_var[31]_i_772_n_0
    SLICE_X11Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    66.202 f  TEXT_INPUT/str_line_no_var_reg[31]_i_496/O
                         net (fo=1, routed)           0.714    66.916    TEXT_INPUT/str_line_no_var_reg[31]_i_496_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I0_O)        0.298    67.214 f  TEXT_INPUT/str_line_no_var[31]_i_278/O
                         net (fo=1, routed)           1.131    68.345    TEXT_INPUT/str_line_no_var[31]_i_278_n_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I2_O)        0.124    68.469 r  TEXT_INPUT/str_line_no_var[31]_i_145/O
                         net (fo=19, routed)          0.228    68.697    TEXT_INPUT/str_line_no_var18
    SLICE_X23Y21         LUT2 (Prop_lut2_I0_O)        0.124    68.821 f  TEXT_INPUT/COUNT_OUT[3]_i_757/O
                         net (fo=92, routed)          1.056    69.877    TEXT_INPUT/COUNT_OUT_reg[3]_6
    SLICE_X23Y18         LUT4 (Prop_lut4_I0_O)        0.124    70.001 f  TEXT_INPUT/str_line_no_var[31]_i_887/O
                         net (fo=1, routed)           0.798    70.799    TEXT_INPUT/char_no_var2_out_3[11]
    SLICE_X21Y19         LUT6 (Prop_lut6_I4_O)        0.124    70.923 r  TEXT_INPUT/str_line_no_var[31]_i_563/O
                         net (fo=1, routed)           0.000    70.923    TEXT_INPUT/str_line_no_var[31]_i_563_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.324 r  TEXT_INPUT/str_line_no_var_reg[31]_i_308/CO[3]
                         net (fo=1, routed)           0.000    71.324    TEXT_INPUT/str_line_no_var_reg[31]_i_308_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.438 r  TEXT_INPUT/str_line_no_var_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    71.438    TEXT_INPUT/str_line_no_var_reg[31]_i_152_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.666 f  TEXT_INPUT/str_line_no_var_reg[31]_i_83/CO[2]
                         net (fo=29, routed)          0.593    72.260    TEXT_INPUT/str_line_no_var_reg[31]_i_83_n_1
    SLICE_X17Y19         LUT2 (Prop_lut2_I1_O)        0.313    72.573 r  TEXT_INPUT/COUNT_OUT[3]_i_1533/O
                         net (fo=142, routed)         1.239    73.811    TEXT_INPUT/COUNT_OUT[3]_i_1533_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I2_O)        0.124    73.935 f  TEXT_INPUT/COUNT_OUT[3]_i_1657/O
                         net (fo=1, routed)           0.000    73.935    TEXT_INPUT/COUNT_OUT[3]_i_1657_n_0
    SLICE_X7Y20          MUXF7 (Prop_muxf7_I0_O)      0.212    74.147 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1539/O
                         net (fo=1, routed)           0.000    74.147    TEXT_INPUT/COUNT_OUT_reg[3]_i_1539_n_0
    SLICE_X7Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    74.241 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1436/O
                         net (fo=1, routed)           1.199    75.440    TEXT_INPUT/COUNT_OUT_reg[3]_i_1436_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.316    75.756 f  TEXT_INPUT/COUNT_OUT[3]_i_1164/O
                         net (fo=1, routed)           0.428    76.185    TEXT_INPUT/COUNT_OUT[3]_i_1164_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I1_O)        0.124    76.309 f  TEXT_INPUT/COUNT_OUT[3]_i_750/O
                         net (fo=1, routed)           1.160    77.469    TEXT_INPUT/COUNT_OUT[3]_i_750_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I0_O)        0.124    77.593 r  TEXT_INPUT/COUNT_OUT[3]_i_370/O
                         net (fo=73, routed)          0.784    78.377    TEXT_INPUT/str_line_no_var15
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124    78.501 r  TEXT_INPUT/COUNT_OUT[3]_i_770/O
                         net (fo=2, routed)           0.726    79.228    TEXT_INPUT/COUNT_OUT[3]_i_770_n_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I2_O)        0.124    79.352 r  TEXT_INPUT/COUNT_OUT[3]_i_375/O
                         net (fo=9, routed)           0.836    80.188    TEXT_INPUT/COUNT_OUT[3]_i_375_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    80.786 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_152/O[1]
                         net (fo=10, routed)          0.799    81.585    TEXT_INPUT/COUNT_OUT_reg[3]_i_152_n_6
    SLICE_X18Y9          LUT2 (Prop_lut2_I0_O)        0.303    81.888 r  TEXT_INPUT/str_line_no_var[31]_i_387/O
                         net (fo=61, routed)          1.267    83.154    TEXT_INPUT/str_line_no_var[31]_i_387_n_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.314    83.468 f  TEXT_INPUT/str_line_no_var_reg[31]_i_463/O
                         net (fo=1, routed)           0.000    83.468    TEXT_INPUT/str_line_no_var_reg[31]_i_463_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I0_O)      0.098    83.566 f  TEXT_INPUT/str_line_no_var_reg[31]_i_259/O
                         net (fo=1, routed)           0.841    84.407    TEXT_INPUT/str_line_no_var_reg[31]_i_259_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I0_O)        0.319    84.726 f  TEXT_INPUT/str_line_no_var[31]_i_137/O
                         net (fo=1, routed)           1.084    85.810    TEXT_INPUT/str_line_no_var[31]_i_137_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124    85.934 r  TEXT_INPUT/str_line_no_var[31]_i_75/O
                         net (fo=1, routed)           0.766    86.700    TEXT_INPUT/str_line_no_var[31]_i_75_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I5_O)        0.124    86.824 r  TEXT_INPUT/str_line_no_var[31]_i_44/O
                         net (fo=42, routed)          0.685    87.509    TEXT_INPUT/str_line_no_var[31]_i_44_n_0
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124    87.633 f  TEXT_INPUT/COUNT_OUT[19]_i_64/O
                         net (fo=4, routed)           0.605    88.238    TEXT_INPUT/COUNT_OUT[19]_i_64_n_0
    SLICE_X27Y11         LUT3 (Prop_lut3_I2_O)        0.124    88.362 f  TEXT_INPUT/str_line_no_var[31]_i_362/O
                         net (fo=1, routed)           0.931    89.293    TEXT_INPUT/str_line_no_var[31]_i_362_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    89.417 r  TEXT_INPUT/str_line_no_var[31]_i_180/O
                         net (fo=1, routed)           0.000    89.417    TEXT_INPUT/str_line_no_var[31]_i_180_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.967 r  TEXT_INPUT/str_line_no_var_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.967    TEXT_INPUT/str_line_no_var_reg[31]_i_96_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.195 r  TEXT_INPUT/str_line_no_var_reg[31]_i_52/CO[2]
                         net (fo=20, routed)          0.578    90.773    TEXT_INPUT/str_line_no_var_reg[31]_i_52_n_1
    SLICE_X16Y13         LUT6 (Prop_lut6_I0_O)        0.313    91.086 r  TEXT_INPUT/COUNT_OUT[3]_i_892/O
                         net (fo=145, routed)         1.290    92.377    TEXT_INPUT/COUNT_OUT[3]_i_892_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I4_O)        0.124    92.501 f  TEXT_INPUT/COUNT_OUT[3]_i_1307/O
                         net (fo=1, routed)           0.000    92.501    TEXT_INPUT/COUNT_OUT[3]_i_1307_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214    92.715 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_912/O
                         net (fo=1, routed)           0.000    92.715    TEXT_INPUT/COUNT_OUT_reg[3]_i_912_n_0
    SLICE_X10Y11         MUXF8 (Prop_muxf8_I1_O)      0.088    92.803 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_515/O
                         net (fo=1, routed)           0.817    93.620    TEXT_INPUT/COUNT_OUT_reg[3]_i_515_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I3_O)        0.319    93.939 f  TEXT_INPUT/COUNT_OUT[3]_i_232/O
                         net (fo=2, routed)           1.273    95.212    TEXT_INPUT/COUNT_OUT[3]_i_232_n_0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124    95.336 f  TEXT_INPUT/COUNT_OUT[3]_i_100/O
                         net (fo=2, routed)           0.668    96.004    TEXT_INPUT/COUNT_OUT[3]_i_100_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.128 r  TEXT_INPUT/COUNT_OUT[3]_i_50/O
                         net (fo=1, routed)           0.154    96.282    TEXT_INPUT/str_line_no_var7
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.406 r  TEXT_INPUT/COUNT_OUT[3]_i_29/O
                         net (fo=125, routed)         1.108    97.514    TEXT_INPUT/str_line_no_var5
    SLICE_X20Y16         LUT6 (Prop_lut6_I3_O)        0.124    97.638 r  TEXT_INPUT/COUNT_OUT[3]_i_466/O
                         net (fo=1, routed)           0.635    98.273    TEXT_INPUT/COUNT_OUT[3]_i_466_n_0
    SLICE_X21Y16         LUT5 (Prop_lut5_I4_O)        0.124    98.397 r  TEXT_INPUT/COUNT_OUT[3]_i_197/O
                         net (fo=1, routed)           0.000    98.397    TEXT_INPUT/COUNT_OUT[3]_i_197_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    98.798 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    98.798    TEXT_INPUT/COUNT_OUT_reg[3]_i_86_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    99.026 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_37/CO[2]
                         net (fo=29, routed)          0.541    99.568    TEXT_INPUT/COUNT_OUT_reg[3]_i_37_n_1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.313    99.881 r  TEXT_INPUT/COUNT_OUT[3]_i_780/O
                         net (fo=142, routed)         1.371   101.252    TEXT_INPUT/COUNT_OUT[3]_i_780_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124   101.376 r  TEXT_INPUT/COUNT_OUT[3]_i_1276/O
                         net (fo=1, routed)           0.000   101.376    TEXT_INPUT/COUNT_OUT[3]_i_1276_n_0
    SLICE_X4Y17          MUXF7 (Prop_muxf7_I0_O)      0.241   101.617 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_871/O
                         net (fo=1, routed)           0.000   101.617    TEXT_INPUT/COUNT_OUT_reg[3]_i_871_n_0
    SLICE_X4Y17          MUXF8 (Prop_muxf8_I0_O)      0.098   101.715 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_461/O
                         net (fo=1, routed)           1.008   102.723    TEXT_INPUT/COUNT_OUT_reg[3]_i_461_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.319   103.042 r  TEXT_INPUT/COUNT_OUT[3]_i_195/O
                         net (fo=1, routed)           0.706   103.748    TEXT_INPUT/COUNT_OUT[3]_i_195_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.124   103.872 f  TEXT_INPUT/COUNT_OUT[3]_i_85/O
                         net (fo=1, routed)           1.182   105.054    TEXT_INPUT/COUNT_OUT[3]_i_85_n_0
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.178 f  TEXT_INPUT/COUNT_OUT[3]_i_36/O
                         net (fo=6, routed)           0.188   105.366    TEXT_INPUT/str_line_no_var3
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.490 r  TEXT_INPUT/str_line_no_var[0]_i_14/O
                         net (fo=1, routed)           0.401   105.892    TEXT_INPUT/str_line_no_var[0]_i_14_n_0
    SLICE_X23Y26         LUT4 (Prop_lut4_I3_O)        0.124   106.016 r  TEXT_INPUT/str_line_no_var[0]_i_7/O
                         net (fo=1, routed)           0.000   106.016    TEXT_INPUT/str_line_no_var[0]_i_7_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   106.548 r  TEXT_INPUT/str_line_no_var_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.548    TEXT_INPUT/str_line_no_var_reg[0]_i_2_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.662 r  TEXT_INPUT/str_line_no_var_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.662    TEXT_INPUT/str_line_no_var_reg[4]_i_2_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.776 r  TEXT_INPUT/str_line_no_var_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.776    TEXT_INPUT/str_line_no_var_reg[8]_i_2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   107.110 f  TEXT_INPUT/str_line_no_var_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.668   107.777    TEXT_INPUT/str_line_no_var_reg[12]_i_2_n_6
    SLICE_X22Y29         LUT4 (Prop_lut4_I3_O)        0.303   108.080 r  TEXT_INPUT/COUNT_OUT[23]_i_56/O
                         net (fo=1, routed)           0.000   108.080    TEXT_INPUT/COUNT_OUT[23]_i_56_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.612 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.612    TEXT_INPUT/COUNT_OUT_reg[23]_i_30_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   108.946 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_30/O[1]
                         net (fo=3, routed)           0.738   109.684    TEXT_INPUT/COUNT_OUT3[18]
    SLICE_X20Y29         LUT2 (Prop_lut2_I1_O)        0.303   109.987 r  TEXT_INPUT/COUNT_OUT[23]_i_33/O
                         net (fo=1, routed)           0.000   109.987    TEXT_INPUT/COUNT_OUT[23]_i_33_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.520 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000   110.520    TEXT_INPUT/COUNT_OUT_reg[23]_i_15_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.739 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_15/O[0]
                         net (fo=1, routed)           0.987   111.726    TEXT_INPUT/COUNT_OUT2[22]
    SLICE_X15Y26         LUT4 (Prop_lut4_I3_O)        0.295   112.021 r  TEXT_INPUT/COUNT_OUT[23]_i_7/O
                         net (fo=1, routed)           0.000   112.021    TEXT_INPUT/COUNT_OUT[23]_i_7_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   112.419 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   112.419    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   112.658 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000   112.658    TEXT_INPUT/COUNT_OUT0[26]
    SLICE_X15Y27         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.490    12.685    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[26]/C
                         clock pessimism              0.372    13.057    
                         clock uncertainty           -0.035    13.022    
    SLICE_X15Y27         FDRE (Setup_fdre_C_D)        0.062    13.084    TEXT_INPUT/COUNT_OUT_reg[26]
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                        -112.658    
  -------------------------------------------------------------------
                         slack                                -99.574    

Slack (VIOLATED) :        -99.558ns  (required time - arrival time)
  Source:                 TEXT_INPUT/COUNT_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        107.524ns  (logic 38.295ns (35.615%)  route 69.229ns (64.385%))
  Logic Levels:           179  (CARRY4=99 LUT2=9 LUT3=4 LUT4=12 LUT5=10 LUT6=34 MUXF7=6 MUXF8=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.685ns = ( 12.685 - 8.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.665     5.117    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  TEXT_INPUT/COUNT_OUT_reg[2]/Q
                         net (fo=5, routed)           0.981     6.554    TEXT_INPUT/count_out_reg_reg[1][2]
    SLICE_X17Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.678 r  TEXT_INPUT/count_out_reg[27]_i_116/O
                         net (fo=1, routed)           0.000     6.678    BYTE/S[1]
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.228 r  BYTE/count_out_reg_reg[27]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.228    BYTE/count_out_reg_reg[27]_i_90_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  BYTE/count_out_reg_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.009     7.351    BYTE/count_out_reg_reg[27]_i_64_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  BYTE/count_out_reg_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.465    BYTE/count_out_reg_reg[27]_i_37_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  BYTE/count_out_reg_reg[27]_i_15/CO[3]
                         net (fo=87, routed)          1.050     8.629    BYTE/count_out_reg_reg[27]_i_15_n_0
    SLICE_X18Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.753 r  BYTE/count_out_reg[27]_i_108/O
                         net (fo=1, routed)           0.000     8.753    BYTE/count_out_reg[27]_i_108_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.303 r  BYTE/count_out_reg_reg[27]_i_85/CO[3]
                         net (fo=1, routed)           0.000     9.303    BYTE/count_out_reg_reg[27]_i_85_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  BYTE/count_out_reg_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.417    BYTE/count_out_reg_reg[27]_i_59_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  BYTE/count_out_reg_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.531    BYTE/count_out_reg_reg[27]_i_31_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  BYTE/count_out_reg_reg[27]_i_14/CO[3]
                         net (fo=69, routed)          1.245    10.891    BYTE/count_out_reg_reg[27]_i_14_n_0
    SLICE_X16Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.015 r  BYTE/count_out_reg[8]_i_2__0/O
                         net (fo=7, routed)           0.488    11.503    SET/COUNT_OUT_reg[8]
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.627 r  SET/count_out_reg[27]_i_50/O
                         net (fo=1, routed)           0.799    12.425    SET/count_out_reg[27]_i_50_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.975 r  SET/count_out_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.975    SET/count_out_reg_reg[27]_i_17_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  SET/count_out_reg_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.092    SET/count_out_reg_reg[27]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  SET/count_out_reg_reg[27]_i_2/CO[3]
                         net (fo=123, routed)         1.333    14.542    BYTE/count_out_reg_reg[31]_9[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.666 r  BYTE/count_out_reg[1]_i_2/O
                         net (fo=28, routed)          0.734    15.400    BYTE/count_out_reg_reg[1]_0
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.124    15.524 r  BYTE/count_out_reg[31]_i_455/O
                         net (fo=1, routed)           0.000    15.524    SET/count_out_reg_reg[0]_0[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.056 r  SET/count_out_reg_reg[31]_i_416/CO[3]
                         net (fo=1, routed)           0.000    16.056    SET/count_out_reg_reg[31]_i_416_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.170 r  SET/count_out_reg_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    16.170    SET/count_out_reg_reg[31]_i_330_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.284 r  SET/count_out_reg_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.284    SET/count_out_reg_reg[31]_i_222_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.398 r  SET/count_out_reg_reg[31]_i_134/CO[3]
                         net (fo=108, routed)         1.163    17.561    BYTE/count_out_reg_reg[31]_8[0]
    SLICE_X15Y32         LUT3 (Prop_lut3_I2_O)        0.124    17.685 r  BYTE/count_out_reg[31]_i_460/O
                         net (fo=1, routed)           0.000    17.685    SET/count_out_reg_reg[0]_2[0]
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.217 r  SET/count_out_reg_reg[31]_i_421/CO[3]
                         net (fo=1, routed)           0.000    18.217    SET/count_out_reg_reg[31]_i_421_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  SET/count_out_reg_reg[31]_i_335/CO[3]
                         net (fo=1, routed)           0.000    18.331    SET/count_out_reg_reg[31]_i_335_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  SET/count_out_reg_reg[31]_i_228/CO[3]
                         net (fo=1, routed)           0.000    18.445    SET/count_out_reg_reg[31]_i_228_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.559 r  SET/count_out_reg_reg[31]_i_136/CO[3]
                         net (fo=90, routed)          1.137    19.696    BYTE/count_out_reg_reg[30]_1[0]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    19.820 r  BYTE/count_out_reg[31]_i_450/O
                         net (fo=1, routed)           0.000    19.820    SET/count_out_reg_reg[0]_3[0]
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.333 r  SET/count_out_reg_reg[31]_i_411/CO[3]
                         net (fo=1, routed)           0.000    20.333    SET/count_out_reg_reg[31]_i_411_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.450 r  SET/count_out_reg_reg[31]_i_325/CO[3]
                         net (fo=1, routed)           0.000    20.450    SET/count_out_reg_reg[31]_i_325_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.567 r  SET/count_out_reg_reg[31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    20.567    SET/count_out_reg_reg[31]_i_216_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.684 r  SET/count_out_reg_reg[31]_i_133/CO[3]
                         net (fo=72, routed)          1.224    21.908    SET/count_out_reg_reg[31]_i_133_n_0
    SLICE_X18Y32         LUT5 (Prop_lut5_I3_O)        0.124    22.032 r  SET/count_out_reg[31]_i_466/O
                         net (fo=1, routed)           0.000    22.032    SET/count_out_reg[31]_i_466_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.564 r  SET/count_out_reg_reg[31]_i_431/CO[3]
                         net (fo=1, routed)           0.000    22.564    SET/count_out_reg_reg[31]_i_431_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.678 r  SET/count_out_reg_reg[31]_i_347/CO[3]
                         net (fo=1, routed)           0.000    22.678    SET/count_out_reg_reg[31]_i_347_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.792 r  SET/count_out_reg_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    22.792    SET/count_out_reg_reg[31]_i_240_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.906 f  SET/count_out_reg_reg[31]_i_143/CO[3]
                         net (fo=84, routed)          1.258    24.164    SET/count_out_reg_reg[31]_i_143_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.288 r  SET/count_out_reg[31]_i_247/O
                         net (fo=1, routed)           0.476    24.764    SET/count_out_reg[31]_i_247_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.149 r  SET/count_out_reg_reg[31]_i_144/CO[3]
                         net (fo=67, routed)          1.018    26.167    SET/count_out_reg_reg[31]_i_144_n_0
    SLICE_X20Y35         LUT2 (Prop_lut2_I1_O)        0.124    26.291 r  SET/count_out_reg[31]_i_40/O
                         net (fo=6, routed)           0.343    26.634    SET/count_out_reg[31]_i_40_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    26.758 r  SET/count_out_reg[31]_i_430/O
                         net (fo=1, routed)           0.000    26.758    SET/count_out_reg[31]_i_430_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.290 r  SET/count_out_reg_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    27.290    SET/count_out_reg_reg[31]_i_340_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  SET/count_out_reg_reg[31]_i_234/CO[3]
                         net (fo=1, routed)           0.000    27.404    SET/count_out_reg_reg[31]_i_234_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  SET/count_out_reg_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.518    SET/count_out_reg_reg[31]_i_137_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 f  SET/count_out_reg_reg[31]_i_39/CO[3]
                         net (fo=54, routed)          1.015    28.647    SET/count_out_reg_reg[31]_i_39_n_0
    SLICE_X19Y39         LUT6 (Prop_lut6_I1_O)        0.124    28.771 r  SET/count_out_reg[31]_i_392/O
                         net (fo=1, routed)           0.629    29.400    SET/count_out_reg[31]_i_392_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.926 r  SET/count_out_reg_reg[31]_i_305/CO[3]
                         net (fo=1, routed)           0.000    29.926    SET/count_out_reg_reg[31]_i_305_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.040 r  SET/count_out_reg_reg[31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    30.040    SET/count_out_reg_reg[31]_i_197_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.154 r  SET/count_out_reg_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    30.154    SET/count_out_reg_reg[31]_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.268 f  SET/count_out_reg_reg[31]_i_35/CO[3]
                         net (fo=53, routed)          1.012    31.280    SET/count_out_reg_reg[31]_0[0]
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124    31.404 r  SET/count_out_reg[31]_i_406/O
                         net (fo=1, routed)           0.655    32.059    SET/count_out_reg[31]_i_406_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.585 r  SET/count_out_reg_reg[31]_i_320/CO[3]
                         net (fo=1, routed)           0.000    32.585    SET/count_out_reg_reg[31]_i_320_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.699 r  SET/count_out_reg_reg[31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    32.699    SET/count_out_reg_reg[31]_i_211_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.813 r  SET/count_out_reg_reg[31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    32.813    SET/count_out_reg_reg[31]_i_127_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.927 r  SET/count_out_reg_reg[31]_i_37/CO[3]
                         net (fo=35, routed)          1.268    34.196    SET/count_out_reg_reg[31]_i_37_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124    34.320 r  SET/count_out_reg[31]_i_405/O
                         net (fo=1, routed)           0.000    34.320    SET/count_out_reg[31]_i_405_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.852 r  SET/count_out_reg_reg[31]_i_315/CO[3]
                         net (fo=1, routed)           0.000    34.852    SET/count_out_reg_reg[31]_i_315_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.966 r  SET/count_out_reg_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    34.966    SET/count_out_reg_reg[31]_i_206_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.080 r  SET/count_out_reg_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    35.080    SET/count_out_reg_reg[31]_i_121_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.194 r  SET/count_out_reg_reg[31]_i_36/CO[3]
                         net (fo=17, routed)          1.210    36.404    SET/count_out_reg_reg[31]_i_36_n_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124    36.528 r  SET/count_out_reg[31]_i_8/O
                         net (fo=10, routed)          0.614    37.142    SET/count_out_reg[31]_i_8_n_0
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.124    37.266 r  SET/count_out_reg[31]_i_31/O
                         net (fo=1, routed)           0.000    37.266    SET/count_out_reg[31]_i_31_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.667 r  SET/count_out_reg_reg[31]_i_7/CO[3]
                         net (fo=48, routed)          1.056    38.723    SET/count_out_reg_reg[31]_1[0]
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.124    38.847 r  SET/count_out_reg[31]_i_386/O
                         net (fo=2, routed)           1.126    39.972    RSET/count_out_reg_reg[2]_0
    SLICE_X17Y28         LUT4 (Prop_lut4_I1_O)        0.124    40.096 r  RSET/count_out_reg[31]_i_286/O
                         net (fo=1, routed)           0.000    40.096    RSET/count_out_reg[31]_i_286_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.646 r  RSET/count_out_reg_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    40.646    RSET/count_out_reg_reg[31]_i_173_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.760 r  RSET/count_out_reg_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.760    RSET/count_out_reg_reg[31]_i_93_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.874 r  RSET/count_out_reg_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.874    SET/count_out_reg_reg[22]_0[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.988 r  SET/count_out_reg_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          0.865    41.854    SET/count_out_reg_reg[31]_i_6_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I3_O)        0.124    41.978 r  SET/count_out_reg[0]_i_39/O
                         net (fo=8, routed)           0.725    42.702    SET/count_out_reg[0]_i_39_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124    42.826 r  SET/count_out_reg[31]_i_357/O
                         net (fo=4, routed)           0.509    43.335    SET/count_out_reg[31]_i_357_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.885 r  SET/count_out_reg_reg[31]_i_255/CO[3]
                         net (fo=1, routed)           0.000    43.885    SET/count_out_reg_reg[31]_i_255_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  SET/count_out_reg_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.002    SET/count_out_reg_reg[31]_i_148_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  SET/count_out_reg_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    44.119    SET/count_out_reg_reg[31]_i_63_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.236 f  SET/count_out_reg_reg[31]_i_15/CO[3]
                         net (fo=91, routed)          0.719    44.955    SET/count_out_reg_reg[31]_i_15_n_0
    SLICE_X11Y29         LUT2 (Prop_lut2_I1_O)        0.124    45.079 r  SET/count_out_reg[31]_i_367/O
                         net (fo=1, routed)           0.624    45.703    SET/count_out_reg[31]_i_367_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.229 r  SET/count_out_reg_reg[31]_i_265/CO[3]
                         net (fo=1, routed)           0.000    46.229    SET/count_out_reg_reg[31]_i_265_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.343 r  SET/count_out_reg_reg[31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    46.343    SET/count_out_reg_reg[31]_i_158_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.457 r  SET/count_out_reg_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.457    SET/count_out_reg_reg[31]_i_75_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.571 r  SET/count_out_reg_reg[31]_i_17/CO[3]
                         net (fo=73, routed)          1.023    47.594    SET/count_out_reg_reg[31]_i_17_n_0
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124    47.718 r  SET/count_out_reg[31]_i_365/O
                         net (fo=1, routed)           0.000    47.718    SET/count_out_reg[31]_i_365_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.251 r  SET/count_out_reg_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.251    SET/count_out_reg_reg[31]_i_260_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.368 r  SET/count_out_reg_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    48.368    SET/count_out_reg_reg[31]_i_153_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.485 r  SET/count_out_reg_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    48.485    SET/count_out_reg_reg[31]_i_69_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.602 f  SET/count_out_reg_reg[31]_i_16/CO[3]
                         net (fo=55, routed)          0.989    49.591    SET/count_out_reg_reg[31]_i_16_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    49.715 r  SET/count_out_reg[31]_i_372/O
                         net (fo=1, routed)           0.489    50.204    SET/count_out_reg[31]_i_372_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    50.730 r  SET/count_out_reg_reg[31]_i_270/CO[3]
                         net (fo=1, routed)           0.000    50.730    SET/count_out_reg_reg[31]_i_270_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  SET/count_out_reg_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.844    SET/count_out_reg_reg[31]_i_163_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  SET/count_out_reg_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    50.958    SET/count_out_reg_reg[31]_i_81_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.072 f  SET/count_out_reg_reg[31]_i_18/CO[3]
                         net (fo=38, routed)          0.841    51.913    SET/count_out_reg_reg[31]_i_18_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124    52.037 r  SET/count_out_reg[31]_i_377/O
                         net (fo=1, routed)           0.480    52.517    SET/count_out_reg[31]_i_377_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    53.067 r  SET/count_out_reg_reg[31]_i_275/CO[3]
                         net (fo=1, routed)           0.000    53.067    SET/count_out_reg_reg[31]_i_275_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.184 r  SET/count_out_reg_reg[31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    53.184    SET/count_out_reg_reg[31]_i_168_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.301 r  SET/count_out_reg_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.301    SET/count_out_reg_reg[31]_i_87_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.418 r  SET/count_out_reg_reg[31]_i_19/CO[3]
                         net (fo=20, routed)          1.136    54.554    SET/count_out_reg_reg[31]_i_19_n_0
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.124    54.678 r  SET/count_out_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    54.678    SET/count_out_reg[0]_i_33_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.228 r  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.228    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.342 r  SET/count_out_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.342    SET/count_out_reg_reg[0]_i_11_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.456 r  SET/count_out_reg_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.456    SET/count_out_reg_reg[0]_i_4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.570 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=11, routed)          0.975    56.545    SET/max1
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124    56.669 r  SET/count_out_reg[31]_i_5__0/O
                         net (fo=182, routed)         0.785    57.454    SET/count_out_reg_reg[1]_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124    57.578 r  SET/COUNT_OUT[3]_i_22/O
                         net (fo=2, routed)           0.527    58.105    SET/count[1]
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    58.612 r  SET/COUNT_OUT_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.612    SET/COUNT_OUT_reg[3]_i_10_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.726    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.840    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.954    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.068 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.068    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.182 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.182    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.516 f  SET/COUNT_OUT_reg[27]_i_10/O[1]
                         net (fo=3, routed)           1.113    60.629    TEXT_INPUT/data1[25]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.303    60.932 r  TEXT_INPUT/str_line_no_var[0]_i_81/O
                         net (fo=1, routed)           0.000    60.932    TEXT_INPUT/str_line_no_var[0]_i_81_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    61.468 r  TEXT_INPUT/str_line_no_var_reg[0]_i_56/CO[2]
                         net (fo=116, routed)         0.767    62.235    SET/count_out_reg_reg[30]_3[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.313    62.548 r  SET/str_line_no_var[31]_i_1079/O
                         net (fo=105, routed)         1.397    63.945    TEXT_INPUT/count_out_reg_reg[0]
    SLICE_X6Y32          LUT4 (Prop_lut4_I1_O)        0.124    64.069 f  TEXT_INPUT/str_line_no_var[31]_i_1409/O
                         net (fo=1, routed)           0.000    64.069    TEXT_INPUT/str_line_no_var[31]_i_1409_n_0
    SLICE_X6Y32          MUXF7 (Prop_muxf7_I0_O)      0.241    64.310 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1237/O
                         net (fo=1, routed)           0.000    64.310    TEXT_INPUT/str_line_no_var_reg[31]_i_1237_n_0
    SLICE_X6Y32          MUXF8 (Prop_muxf8_I0_O)      0.098    64.408 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1015/O
                         net (fo=1, routed)           1.237    65.645    TEXT_INPUT/str_line_no_var_reg[31]_i_1015_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.319    65.964 f  TEXT_INPUT/str_line_no_var[31]_i_772/O
                         net (fo=1, routed)           0.000    65.964    TEXT_INPUT/str_line_no_var[31]_i_772_n_0
    SLICE_X11Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    66.202 f  TEXT_INPUT/str_line_no_var_reg[31]_i_496/O
                         net (fo=1, routed)           0.714    66.916    TEXT_INPUT/str_line_no_var_reg[31]_i_496_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I0_O)        0.298    67.214 f  TEXT_INPUT/str_line_no_var[31]_i_278/O
                         net (fo=1, routed)           1.131    68.345    TEXT_INPUT/str_line_no_var[31]_i_278_n_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I2_O)        0.124    68.469 r  TEXT_INPUT/str_line_no_var[31]_i_145/O
                         net (fo=19, routed)          0.228    68.697    TEXT_INPUT/str_line_no_var18
    SLICE_X23Y21         LUT2 (Prop_lut2_I0_O)        0.124    68.821 f  TEXT_INPUT/COUNT_OUT[3]_i_757/O
                         net (fo=92, routed)          1.056    69.877    TEXT_INPUT/COUNT_OUT_reg[3]_6
    SLICE_X23Y18         LUT4 (Prop_lut4_I0_O)        0.124    70.001 f  TEXT_INPUT/str_line_no_var[31]_i_887/O
                         net (fo=1, routed)           0.798    70.799    TEXT_INPUT/char_no_var2_out_3[11]
    SLICE_X21Y19         LUT6 (Prop_lut6_I4_O)        0.124    70.923 r  TEXT_INPUT/str_line_no_var[31]_i_563/O
                         net (fo=1, routed)           0.000    70.923    TEXT_INPUT/str_line_no_var[31]_i_563_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.324 r  TEXT_INPUT/str_line_no_var_reg[31]_i_308/CO[3]
                         net (fo=1, routed)           0.000    71.324    TEXT_INPUT/str_line_no_var_reg[31]_i_308_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.438 r  TEXT_INPUT/str_line_no_var_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    71.438    TEXT_INPUT/str_line_no_var_reg[31]_i_152_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.666 f  TEXT_INPUT/str_line_no_var_reg[31]_i_83/CO[2]
                         net (fo=29, routed)          0.593    72.260    TEXT_INPUT/str_line_no_var_reg[31]_i_83_n_1
    SLICE_X17Y19         LUT2 (Prop_lut2_I1_O)        0.313    72.573 r  TEXT_INPUT/COUNT_OUT[3]_i_1533/O
                         net (fo=142, routed)         1.239    73.811    TEXT_INPUT/COUNT_OUT[3]_i_1533_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I2_O)        0.124    73.935 f  TEXT_INPUT/COUNT_OUT[3]_i_1657/O
                         net (fo=1, routed)           0.000    73.935    TEXT_INPUT/COUNT_OUT[3]_i_1657_n_0
    SLICE_X7Y20          MUXF7 (Prop_muxf7_I0_O)      0.212    74.147 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1539/O
                         net (fo=1, routed)           0.000    74.147    TEXT_INPUT/COUNT_OUT_reg[3]_i_1539_n_0
    SLICE_X7Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    74.241 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1436/O
                         net (fo=1, routed)           1.199    75.440    TEXT_INPUT/COUNT_OUT_reg[3]_i_1436_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.316    75.756 f  TEXT_INPUT/COUNT_OUT[3]_i_1164/O
                         net (fo=1, routed)           0.428    76.185    TEXT_INPUT/COUNT_OUT[3]_i_1164_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I1_O)        0.124    76.309 f  TEXT_INPUT/COUNT_OUT[3]_i_750/O
                         net (fo=1, routed)           1.160    77.469    TEXT_INPUT/COUNT_OUT[3]_i_750_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I0_O)        0.124    77.593 r  TEXT_INPUT/COUNT_OUT[3]_i_370/O
                         net (fo=73, routed)          0.784    78.377    TEXT_INPUT/str_line_no_var15
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124    78.501 r  TEXT_INPUT/COUNT_OUT[3]_i_770/O
                         net (fo=2, routed)           0.726    79.228    TEXT_INPUT/COUNT_OUT[3]_i_770_n_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I2_O)        0.124    79.352 r  TEXT_INPUT/COUNT_OUT[3]_i_375/O
                         net (fo=9, routed)           0.836    80.188    TEXT_INPUT/COUNT_OUT[3]_i_375_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    80.786 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_152/O[1]
                         net (fo=10, routed)          0.799    81.585    TEXT_INPUT/COUNT_OUT_reg[3]_i_152_n_6
    SLICE_X18Y9          LUT2 (Prop_lut2_I0_O)        0.303    81.888 r  TEXT_INPUT/str_line_no_var[31]_i_387/O
                         net (fo=61, routed)          1.267    83.154    TEXT_INPUT/str_line_no_var[31]_i_387_n_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.314    83.468 f  TEXT_INPUT/str_line_no_var_reg[31]_i_463/O
                         net (fo=1, routed)           0.000    83.468    TEXT_INPUT/str_line_no_var_reg[31]_i_463_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I0_O)      0.098    83.566 f  TEXT_INPUT/str_line_no_var_reg[31]_i_259/O
                         net (fo=1, routed)           0.841    84.407    TEXT_INPUT/str_line_no_var_reg[31]_i_259_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I0_O)        0.319    84.726 f  TEXT_INPUT/str_line_no_var[31]_i_137/O
                         net (fo=1, routed)           1.084    85.810    TEXT_INPUT/str_line_no_var[31]_i_137_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124    85.934 r  TEXT_INPUT/str_line_no_var[31]_i_75/O
                         net (fo=1, routed)           0.766    86.700    TEXT_INPUT/str_line_no_var[31]_i_75_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I5_O)        0.124    86.824 r  TEXT_INPUT/str_line_no_var[31]_i_44/O
                         net (fo=42, routed)          0.685    87.509    TEXT_INPUT/str_line_no_var[31]_i_44_n_0
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124    87.633 f  TEXT_INPUT/COUNT_OUT[19]_i_64/O
                         net (fo=4, routed)           0.605    88.238    TEXT_INPUT/COUNT_OUT[19]_i_64_n_0
    SLICE_X27Y11         LUT3 (Prop_lut3_I2_O)        0.124    88.362 f  TEXT_INPUT/str_line_no_var[31]_i_362/O
                         net (fo=1, routed)           0.931    89.293    TEXT_INPUT/str_line_no_var[31]_i_362_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    89.417 r  TEXT_INPUT/str_line_no_var[31]_i_180/O
                         net (fo=1, routed)           0.000    89.417    TEXT_INPUT/str_line_no_var[31]_i_180_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.967 r  TEXT_INPUT/str_line_no_var_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.967    TEXT_INPUT/str_line_no_var_reg[31]_i_96_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.195 r  TEXT_INPUT/str_line_no_var_reg[31]_i_52/CO[2]
                         net (fo=20, routed)          0.578    90.773    TEXT_INPUT/str_line_no_var_reg[31]_i_52_n_1
    SLICE_X16Y13         LUT6 (Prop_lut6_I0_O)        0.313    91.086 r  TEXT_INPUT/COUNT_OUT[3]_i_892/O
                         net (fo=145, routed)         1.290    92.377    TEXT_INPUT/COUNT_OUT[3]_i_892_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I4_O)        0.124    92.501 f  TEXT_INPUT/COUNT_OUT[3]_i_1307/O
                         net (fo=1, routed)           0.000    92.501    TEXT_INPUT/COUNT_OUT[3]_i_1307_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214    92.715 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_912/O
                         net (fo=1, routed)           0.000    92.715    TEXT_INPUT/COUNT_OUT_reg[3]_i_912_n_0
    SLICE_X10Y11         MUXF8 (Prop_muxf8_I1_O)      0.088    92.803 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_515/O
                         net (fo=1, routed)           0.817    93.620    TEXT_INPUT/COUNT_OUT_reg[3]_i_515_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I3_O)        0.319    93.939 f  TEXT_INPUT/COUNT_OUT[3]_i_232/O
                         net (fo=2, routed)           1.273    95.212    TEXT_INPUT/COUNT_OUT[3]_i_232_n_0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124    95.336 f  TEXT_INPUT/COUNT_OUT[3]_i_100/O
                         net (fo=2, routed)           0.668    96.004    TEXT_INPUT/COUNT_OUT[3]_i_100_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.128 r  TEXT_INPUT/COUNT_OUT[3]_i_50/O
                         net (fo=1, routed)           0.154    96.282    TEXT_INPUT/str_line_no_var7
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.406 r  TEXT_INPUT/COUNT_OUT[3]_i_29/O
                         net (fo=125, routed)         1.108    97.514    TEXT_INPUT/str_line_no_var5
    SLICE_X20Y16         LUT6 (Prop_lut6_I3_O)        0.124    97.638 r  TEXT_INPUT/COUNT_OUT[3]_i_466/O
                         net (fo=1, routed)           0.635    98.273    TEXT_INPUT/COUNT_OUT[3]_i_466_n_0
    SLICE_X21Y16         LUT5 (Prop_lut5_I4_O)        0.124    98.397 r  TEXT_INPUT/COUNT_OUT[3]_i_197/O
                         net (fo=1, routed)           0.000    98.397    TEXT_INPUT/COUNT_OUT[3]_i_197_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    98.798 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    98.798    TEXT_INPUT/COUNT_OUT_reg[3]_i_86_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    99.026 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_37/CO[2]
                         net (fo=29, routed)          0.541    99.568    TEXT_INPUT/COUNT_OUT_reg[3]_i_37_n_1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.313    99.881 r  TEXT_INPUT/COUNT_OUT[3]_i_780/O
                         net (fo=142, routed)         1.371   101.252    TEXT_INPUT/COUNT_OUT[3]_i_780_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124   101.376 r  TEXT_INPUT/COUNT_OUT[3]_i_1276/O
                         net (fo=1, routed)           0.000   101.376    TEXT_INPUT/COUNT_OUT[3]_i_1276_n_0
    SLICE_X4Y17          MUXF7 (Prop_muxf7_I0_O)      0.241   101.617 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_871/O
                         net (fo=1, routed)           0.000   101.617    TEXT_INPUT/COUNT_OUT_reg[3]_i_871_n_0
    SLICE_X4Y17          MUXF8 (Prop_muxf8_I0_O)      0.098   101.715 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_461/O
                         net (fo=1, routed)           1.008   102.723    TEXT_INPUT/COUNT_OUT_reg[3]_i_461_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.319   103.042 r  TEXT_INPUT/COUNT_OUT[3]_i_195/O
                         net (fo=1, routed)           0.706   103.748    TEXT_INPUT/COUNT_OUT[3]_i_195_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.124   103.872 f  TEXT_INPUT/COUNT_OUT[3]_i_85/O
                         net (fo=1, routed)           1.182   105.054    TEXT_INPUT/COUNT_OUT[3]_i_85_n_0
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.178 f  TEXT_INPUT/COUNT_OUT[3]_i_36/O
                         net (fo=6, routed)           0.188   105.366    TEXT_INPUT/str_line_no_var3
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.490 r  TEXT_INPUT/str_line_no_var[0]_i_14/O
                         net (fo=1, routed)           0.401   105.892    TEXT_INPUT/str_line_no_var[0]_i_14_n_0
    SLICE_X23Y26         LUT4 (Prop_lut4_I3_O)        0.124   106.016 r  TEXT_INPUT/str_line_no_var[0]_i_7/O
                         net (fo=1, routed)           0.000   106.016    TEXT_INPUT/str_line_no_var[0]_i_7_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   106.548 r  TEXT_INPUT/str_line_no_var_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.548    TEXT_INPUT/str_line_no_var_reg[0]_i_2_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.662 r  TEXT_INPUT/str_line_no_var_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.662    TEXT_INPUT/str_line_no_var_reg[4]_i_2_n_0
    SLICE_X23Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   106.776 r  TEXT_INPUT/str_line_no_var_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.776    TEXT_INPUT/str_line_no_var_reg[8]_i_2_n_0
    SLICE_X23Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   107.110 f  TEXT_INPUT/str_line_no_var_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.668   107.777    TEXT_INPUT/str_line_no_var_reg[12]_i_2_n_6
    SLICE_X22Y29         LUT4 (Prop_lut4_I3_O)        0.303   108.080 r  TEXT_INPUT/COUNT_OUT[23]_i_56/O
                         net (fo=1, routed)           0.000   108.080    TEXT_INPUT/COUNT_OUT[23]_i_56_n_0
    SLICE_X22Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.612 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.612    TEXT_INPUT/COUNT_OUT_reg[23]_i_30_n_0
    SLICE_X22Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   108.946 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_30/O[1]
                         net (fo=3, routed)           0.738   109.684    TEXT_INPUT/COUNT_OUT3[18]
    SLICE_X20Y29         LUT2 (Prop_lut2_I1_O)        0.303   109.987 r  TEXT_INPUT/COUNT_OUT[23]_i_33/O
                         net (fo=1, routed)           0.000   109.987    TEXT_INPUT/COUNT_OUT[23]_i_33_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.520 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_15/CO[3]
                         net (fo=1, routed)           0.000   110.520    TEXT_INPUT/COUNT_OUT_reg[23]_i_15_n_0
    SLICE_X20Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219   110.739 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_15/O[0]
                         net (fo=1, routed)           0.987   111.726    TEXT_INPUT/COUNT_OUT2[22]
    SLICE_X15Y26         LUT4 (Prop_lut4_I3_O)        0.295   112.021 r  TEXT_INPUT/COUNT_OUT[23]_i_7/O
                         net (fo=1, routed)           0.000   112.021    TEXT_INPUT/COUNT_OUT[23]_i_7_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398   112.419 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000   112.419    TEXT_INPUT/COUNT_OUT_reg[23]_i_1_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   112.642 r  TEXT_INPUT/COUNT_OUT_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000   112.642    TEXT_INPUT/COUNT_OUT0[24]
    SLICE_X15Y27         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.490    12.685    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y27         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[24]/C
                         clock pessimism              0.372    13.057    
                         clock uncertainty           -0.035    13.022    
    SLICE_X15Y27         FDRE (Setup_fdre_C_D)        0.062    13.084    TEXT_INPUT/COUNT_OUT_reg[24]
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                        -112.642    
  -------------------------------------------------------------------
                         slack                                -99.558    

Slack (VIOLATED) :        -99.400ns  (required time - arrival time)
  Source:                 TEXT_INPUT/COUNT_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        107.365ns  (logic 38.438ns (35.801%)  route 68.927ns (64.199%))
  Logic Levels:           177  (CARRY4=97 LUT2=9 LUT3=4 LUT4=12 LUT5=10 LUT6=34 MUXF7=6 MUXF8=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 12.684 - 8.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.665     5.117    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  TEXT_INPUT/COUNT_OUT_reg[2]/Q
                         net (fo=5, routed)           0.981     6.554    TEXT_INPUT/count_out_reg_reg[1][2]
    SLICE_X17Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.678 r  TEXT_INPUT/count_out_reg[27]_i_116/O
                         net (fo=1, routed)           0.000     6.678    BYTE/S[1]
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.228 r  BYTE/count_out_reg_reg[27]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.228    BYTE/count_out_reg_reg[27]_i_90_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  BYTE/count_out_reg_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.009     7.351    BYTE/count_out_reg_reg[27]_i_64_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  BYTE/count_out_reg_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.465    BYTE/count_out_reg_reg[27]_i_37_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  BYTE/count_out_reg_reg[27]_i_15/CO[3]
                         net (fo=87, routed)          1.050     8.629    BYTE/count_out_reg_reg[27]_i_15_n_0
    SLICE_X18Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.753 r  BYTE/count_out_reg[27]_i_108/O
                         net (fo=1, routed)           0.000     8.753    BYTE/count_out_reg[27]_i_108_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.303 r  BYTE/count_out_reg_reg[27]_i_85/CO[3]
                         net (fo=1, routed)           0.000     9.303    BYTE/count_out_reg_reg[27]_i_85_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  BYTE/count_out_reg_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.417    BYTE/count_out_reg_reg[27]_i_59_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  BYTE/count_out_reg_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.531    BYTE/count_out_reg_reg[27]_i_31_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  BYTE/count_out_reg_reg[27]_i_14/CO[3]
                         net (fo=69, routed)          1.245    10.891    BYTE/count_out_reg_reg[27]_i_14_n_0
    SLICE_X16Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.015 r  BYTE/count_out_reg[8]_i_2__0/O
                         net (fo=7, routed)           0.488    11.503    SET/COUNT_OUT_reg[8]
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.627 r  SET/count_out_reg[27]_i_50/O
                         net (fo=1, routed)           0.799    12.425    SET/count_out_reg[27]_i_50_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.975 r  SET/count_out_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.975    SET/count_out_reg_reg[27]_i_17_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  SET/count_out_reg_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.092    SET/count_out_reg_reg[27]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  SET/count_out_reg_reg[27]_i_2/CO[3]
                         net (fo=123, routed)         1.333    14.542    BYTE/count_out_reg_reg[31]_9[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.666 r  BYTE/count_out_reg[1]_i_2/O
                         net (fo=28, routed)          0.734    15.400    BYTE/count_out_reg_reg[1]_0
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.124    15.524 r  BYTE/count_out_reg[31]_i_455/O
                         net (fo=1, routed)           0.000    15.524    SET/count_out_reg_reg[0]_0[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.056 r  SET/count_out_reg_reg[31]_i_416/CO[3]
                         net (fo=1, routed)           0.000    16.056    SET/count_out_reg_reg[31]_i_416_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.170 r  SET/count_out_reg_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    16.170    SET/count_out_reg_reg[31]_i_330_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.284 r  SET/count_out_reg_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.284    SET/count_out_reg_reg[31]_i_222_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.398 r  SET/count_out_reg_reg[31]_i_134/CO[3]
                         net (fo=108, routed)         1.163    17.561    BYTE/count_out_reg_reg[31]_8[0]
    SLICE_X15Y32         LUT3 (Prop_lut3_I2_O)        0.124    17.685 r  BYTE/count_out_reg[31]_i_460/O
                         net (fo=1, routed)           0.000    17.685    SET/count_out_reg_reg[0]_2[0]
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.217 r  SET/count_out_reg_reg[31]_i_421/CO[3]
                         net (fo=1, routed)           0.000    18.217    SET/count_out_reg_reg[31]_i_421_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  SET/count_out_reg_reg[31]_i_335/CO[3]
                         net (fo=1, routed)           0.000    18.331    SET/count_out_reg_reg[31]_i_335_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  SET/count_out_reg_reg[31]_i_228/CO[3]
                         net (fo=1, routed)           0.000    18.445    SET/count_out_reg_reg[31]_i_228_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.559 r  SET/count_out_reg_reg[31]_i_136/CO[3]
                         net (fo=90, routed)          1.137    19.696    BYTE/count_out_reg_reg[30]_1[0]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    19.820 r  BYTE/count_out_reg[31]_i_450/O
                         net (fo=1, routed)           0.000    19.820    SET/count_out_reg_reg[0]_3[0]
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.333 r  SET/count_out_reg_reg[31]_i_411/CO[3]
                         net (fo=1, routed)           0.000    20.333    SET/count_out_reg_reg[31]_i_411_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.450 r  SET/count_out_reg_reg[31]_i_325/CO[3]
                         net (fo=1, routed)           0.000    20.450    SET/count_out_reg_reg[31]_i_325_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.567 r  SET/count_out_reg_reg[31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    20.567    SET/count_out_reg_reg[31]_i_216_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.684 r  SET/count_out_reg_reg[31]_i_133/CO[3]
                         net (fo=72, routed)          1.224    21.908    SET/count_out_reg_reg[31]_i_133_n_0
    SLICE_X18Y32         LUT5 (Prop_lut5_I3_O)        0.124    22.032 r  SET/count_out_reg[31]_i_466/O
                         net (fo=1, routed)           0.000    22.032    SET/count_out_reg[31]_i_466_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.564 r  SET/count_out_reg_reg[31]_i_431/CO[3]
                         net (fo=1, routed)           0.000    22.564    SET/count_out_reg_reg[31]_i_431_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.678 r  SET/count_out_reg_reg[31]_i_347/CO[3]
                         net (fo=1, routed)           0.000    22.678    SET/count_out_reg_reg[31]_i_347_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.792 r  SET/count_out_reg_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    22.792    SET/count_out_reg_reg[31]_i_240_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.906 f  SET/count_out_reg_reg[31]_i_143/CO[3]
                         net (fo=84, routed)          1.258    24.164    SET/count_out_reg_reg[31]_i_143_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.288 r  SET/count_out_reg[31]_i_247/O
                         net (fo=1, routed)           0.476    24.764    SET/count_out_reg[31]_i_247_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.149 r  SET/count_out_reg_reg[31]_i_144/CO[3]
                         net (fo=67, routed)          1.018    26.167    SET/count_out_reg_reg[31]_i_144_n_0
    SLICE_X20Y35         LUT2 (Prop_lut2_I1_O)        0.124    26.291 r  SET/count_out_reg[31]_i_40/O
                         net (fo=6, routed)           0.343    26.634    SET/count_out_reg[31]_i_40_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    26.758 r  SET/count_out_reg[31]_i_430/O
                         net (fo=1, routed)           0.000    26.758    SET/count_out_reg[31]_i_430_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.290 r  SET/count_out_reg_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    27.290    SET/count_out_reg_reg[31]_i_340_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  SET/count_out_reg_reg[31]_i_234/CO[3]
                         net (fo=1, routed)           0.000    27.404    SET/count_out_reg_reg[31]_i_234_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  SET/count_out_reg_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.518    SET/count_out_reg_reg[31]_i_137_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 f  SET/count_out_reg_reg[31]_i_39/CO[3]
                         net (fo=54, routed)          1.015    28.647    SET/count_out_reg_reg[31]_i_39_n_0
    SLICE_X19Y39         LUT6 (Prop_lut6_I1_O)        0.124    28.771 r  SET/count_out_reg[31]_i_392/O
                         net (fo=1, routed)           0.629    29.400    SET/count_out_reg[31]_i_392_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.926 r  SET/count_out_reg_reg[31]_i_305/CO[3]
                         net (fo=1, routed)           0.000    29.926    SET/count_out_reg_reg[31]_i_305_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.040 r  SET/count_out_reg_reg[31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    30.040    SET/count_out_reg_reg[31]_i_197_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.154 r  SET/count_out_reg_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    30.154    SET/count_out_reg_reg[31]_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.268 f  SET/count_out_reg_reg[31]_i_35/CO[3]
                         net (fo=53, routed)          1.012    31.280    SET/count_out_reg_reg[31]_0[0]
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124    31.404 r  SET/count_out_reg[31]_i_406/O
                         net (fo=1, routed)           0.655    32.059    SET/count_out_reg[31]_i_406_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.585 r  SET/count_out_reg_reg[31]_i_320/CO[3]
                         net (fo=1, routed)           0.000    32.585    SET/count_out_reg_reg[31]_i_320_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.699 r  SET/count_out_reg_reg[31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    32.699    SET/count_out_reg_reg[31]_i_211_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.813 r  SET/count_out_reg_reg[31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    32.813    SET/count_out_reg_reg[31]_i_127_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.927 r  SET/count_out_reg_reg[31]_i_37/CO[3]
                         net (fo=35, routed)          1.268    34.196    SET/count_out_reg_reg[31]_i_37_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124    34.320 r  SET/count_out_reg[31]_i_405/O
                         net (fo=1, routed)           0.000    34.320    SET/count_out_reg[31]_i_405_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.852 r  SET/count_out_reg_reg[31]_i_315/CO[3]
                         net (fo=1, routed)           0.000    34.852    SET/count_out_reg_reg[31]_i_315_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.966 r  SET/count_out_reg_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    34.966    SET/count_out_reg_reg[31]_i_206_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.080 r  SET/count_out_reg_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    35.080    SET/count_out_reg_reg[31]_i_121_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.194 r  SET/count_out_reg_reg[31]_i_36/CO[3]
                         net (fo=17, routed)          1.210    36.404    SET/count_out_reg_reg[31]_i_36_n_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124    36.528 r  SET/count_out_reg[31]_i_8/O
                         net (fo=10, routed)          0.614    37.142    SET/count_out_reg[31]_i_8_n_0
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.124    37.266 r  SET/count_out_reg[31]_i_31/O
                         net (fo=1, routed)           0.000    37.266    SET/count_out_reg[31]_i_31_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.667 r  SET/count_out_reg_reg[31]_i_7/CO[3]
                         net (fo=48, routed)          1.056    38.723    SET/count_out_reg_reg[31]_1[0]
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.124    38.847 r  SET/count_out_reg[31]_i_386/O
                         net (fo=2, routed)           1.126    39.972    RSET/count_out_reg_reg[2]_0
    SLICE_X17Y28         LUT4 (Prop_lut4_I1_O)        0.124    40.096 r  RSET/count_out_reg[31]_i_286/O
                         net (fo=1, routed)           0.000    40.096    RSET/count_out_reg[31]_i_286_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.646 r  RSET/count_out_reg_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    40.646    RSET/count_out_reg_reg[31]_i_173_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.760 r  RSET/count_out_reg_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.760    RSET/count_out_reg_reg[31]_i_93_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.874 r  RSET/count_out_reg_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.874    SET/count_out_reg_reg[22]_0[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.988 r  SET/count_out_reg_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          0.865    41.854    SET/count_out_reg_reg[31]_i_6_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I3_O)        0.124    41.978 r  SET/count_out_reg[0]_i_39/O
                         net (fo=8, routed)           0.725    42.702    SET/count_out_reg[0]_i_39_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124    42.826 r  SET/count_out_reg[31]_i_357/O
                         net (fo=4, routed)           0.509    43.335    SET/count_out_reg[31]_i_357_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.885 r  SET/count_out_reg_reg[31]_i_255/CO[3]
                         net (fo=1, routed)           0.000    43.885    SET/count_out_reg_reg[31]_i_255_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  SET/count_out_reg_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.002    SET/count_out_reg_reg[31]_i_148_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  SET/count_out_reg_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    44.119    SET/count_out_reg_reg[31]_i_63_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.236 f  SET/count_out_reg_reg[31]_i_15/CO[3]
                         net (fo=91, routed)          0.719    44.955    SET/count_out_reg_reg[31]_i_15_n_0
    SLICE_X11Y29         LUT2 (Prop_lut2_I1_O)        0.124    45.079 r  SET/count_out_reg[31]_i_367/O
                         net (fo=1, routed)           0.624    45.703    SET/count_out_reg[31]_i_367_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.229 r  SET/count_out_reg_reg[31]_i_265/CO[3]
                         net (fo=1, routed)           0.000    46.229    SET/count_out_reg_reg[31]_i_265_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.343 r  SET/count_out_reg_reg[31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    46.343    SET/count_out_reg_reg[31]_i_158_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.457 r  SET/count_out_reg_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.457    SET/count_out_reg_reg[31]_i_75_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.571 r  SET/count_out_reg_reg[31]_i_17/CO[3]
                         net (fo=73, routed)          1.023    47.594    SET/count_out_reg_reg[31]_i_17_n_0
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124    47.718 r  SET/count_out_reg[31]_i_365/O
                         net (fo=1, routed)           0.000    47.718    SET/count_out_reg[31]_i_365_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.251 r  SET/count_out_reg_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.251    SET/count_out_reg_reg[31]_i_260_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.368 r  SET/count_out_reg_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    48.368    SET/count_out_reg_reg[31]_i_153_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.485 r  SET/count_out_reg_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    48.485    SET/count_out_reg_reg[31]_i_69_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.602 f  SET/count_out_reg_reg[31]_i_16/CO[3]
                         net (fo=55, routed)          0.989    49.591    SET/count_out_reg_reg[31]_i_16_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    49.715 r  SET/count_out_reg[31]_i_372/O
                         net (fo=1, routed)           0.489    50.204    SET/count_out_reg[31]_i_372_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    50.730 r  SET/count_out_reg_reg[31]_i_270/CO[3]
                         net (fo=1, routed)           0.000    50.730    SET/count_out_reg_reg[31]_i_270_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  SET/count_out_reg_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.844    SET/count_out_reg_reg[31]_i_163_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  SET/count_out_reg_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    50.958    SET/count_out_reg_reg[31]_i_81_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.072 f  SET/count_out_reg_reg[31]_i_18/CO[3]
                         net (fo=38, routed)          0.841    51.913    SET/count_out_reg_reg[31]_i_18_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124    52.037 r  SET/count_out_reg[31]_i_377/O
                         net (fo=1, routed)           0.480    52.517    SET/count_out_reg[31]_i_377_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    53.067 r  SET/count_out_reg_reg[31]_i_275/CO[3]
                         net (fo=1, routed)           0.000    53.067    SET/count_out_reg_reg[31]_i_275_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.184 r  SET/count_out_reg_reg[31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    53.184    SET/count_out_reg_reg[31]_i_168_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.301 r  SET/count_out_reg_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.301    SET/count_out_reg_reg[31]_i_87_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.418 r  SET/count_out_reg_reg[31]_i_19/CO[3]
                         net (fo=20, routed)          1.136    54.554    SET/count_out_reg_reg[31]_i_19_n_0
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.124    54.678 r  SET/count_out_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    54.678    SET/count_out_reg[0]_i_33_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.228 r  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.228    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.342 r  SET/count_out_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.342    SET/count_out_reg_reg[0]_i_11_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.456 r  SET/count_out_reg_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.456    SET/count_out_reg_reg[0]_i_4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.570 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=11, routed)          0.975    56.545    SET/max1
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124    56.669 r  SET/count_out_reg[31]_i_5__0/O
                         net (fo=182, routed)         0.785    57.454    SET/count_out_reg_reg[1]_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124    57.578 r  SET/COUNT_OUT[3]_i_22/O
                         net (fo=2, routed)           0.527    58.105    SET/count[1]
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    58.612 r  SET/COUNT_OUT_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.612    SET/COUNT_OUT_reg[3]_i_10_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.726    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.840    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.954    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.068 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.068    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.182 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.182    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.516 f  SET/COUNT_OUT_reg[27]_i_10/O[1]
                         net (fo=3, routed)           1.113    60.629    TEXT_INPUT/data1[25]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.303    60.932 r  TEXT_INPUT/str_line_no_var[0]_i_81/O
                         net (fo=1, routed)           0.000    60.932    TEXT_INPUT/str_line_no_var[0]_i_81_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    61.468 r  TEXT_INPUT/str_line_no_var_reg[0]_i_56/CO[2]
                         net (fo=116, routed)         0.767    62.235    SET/count_out_reg_reg[30]_3[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.313    62.548 r  SET/str_line_no_var[31]_i_1079/O
                         net (fo=105, routed)         1.397    63.945    TEXT_INPUT/count_out_reg_reg[0]
    SLICE_X6Y32          LUT4 (Prop_lut4_I1_O)        0.124    64.069 f  TEXT_INPUT/str_line_no_var[31]_i_1409/O
                         net (fo=1, routed)           0.000    64.069    TEXT_INPUT/str_line_no_var[31]_i_1409_n_0
    SLICE_X6Y32          MUXF7 (Prop_muxf7_I0_O)      0.241    64.310 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1237/O
                         net (fo=1, routed)           0.000    64.310    TEXT_INPUT/str_line_no_var_reg[31]_i_1237_n_0
    SLICE_X6Y32          MUXF8 (Prop_muxf8_I0_O)      0.098    64.408 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1015/O
                         net (fo=1, routed)           1.237    65.645    TEXT_INPUT/str_line_no_var_reg[31]_i_1015_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.319    65.964 f  TEXT_INPUT/str_line_no_var[31]_i_772/O
                         net (fo=1, routed)           0.000    65.964    TEXT_INPUT/str_line_no_var[31]_i_772_n_0
    SLICE_X11Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    66.202 f  TEXT_INPUT/str_line_no_var_reg[31]_i_496/O
                         net (fo=1, routed)           0.714    66.916    TEXT_INPUT/str_line_no_var_reg[31]_i_496_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I0_O)        0.298    67.214 f  TEXT_INPUT/str_line_no_var[31]_i_278/O
                         net (fo=1, routed)           1.131    68.345    TEXT_INPUT/str_line_no_var[31]_i_278_n_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I2_O)        0.124    68.469 r  TEXT_INPUT/str_line_no_var[31]_i_145/O
                         net (fo=19, routed)          0.228    68.697    TEXT_INPUT/str_line_no_var18
    SLICE_X23Y21         LUT2 (Prop_lut2_I0_O)        0.124    68.821 f  TEXT_INPUT/COUNT_OUT[3]_i_757/O
                         net (fo=92, routed)          1.056    69.877    TEXT_INPUT/COUNT_OUT_reg[3]_6
    SLICE_X23Y18         LUT4 (Prop_lut4_I0_O)        0.124    70.001 f  TEXT_INPUT/str_line_no_var[31]_i_887/O
                         net (fo=1, routed)           0.798    70.799    TEXT_INPUT/char_no_var2_out_3[11]
    SLICE_X21Y19         LUT6 (Prop_lut6_I4_O)        0.124    70.923 r  TEXT_INPUT/str_line_no_var[31]_i_563/O
                         net (fo=1, routed)           0.000    70.923    TEXT_INPUT/str_line_no_var[31]_i_563_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.324 r  TEXT_INPUT/str_line_no_var_reg[31]_i_308/CO[3]
                         net (fo=1, routed)           0.000    71.324    TEXT_INPUT/str_line_no_var_reg[31]_i_308_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.438 r  TEXT_INPUT/str_line_no_var_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    71.438    TEXT_INPUT/str_line_no_var_reg[31]_i_152_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.666 f  TEXT_INPUT/str_line_no_var_reg[31]_i_83/CO[2]
                         net (fo=29, routed)          0.593    72.260    TEXT_INPUT/str_line_no_var_reg[31]_i_83_n_1
    SLICE_X17Y19         LUT2 (Prop_lut2_I1_O)        0.313    72.573 r  TEXT_INPUT/COUNT_OUT[3]_i_1533/O
                         net (fo=142, routed)         1.239    73.811    TEXT_INPUT/COUNT_OUT[3]_i_1533_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I2_O)        0.124    73.935 f  TEXT_INPUT/COUNT_OUT[3]_i_1657/O
                         net (fo=1, routed)           0.000    73.935    TEXT_INPUT/COUNT_OUT[3]_i_1657_n_0
    SLICE_X7Y20          MUXF7 (Prop_muxf7_I0_O)      0.212    74.147 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1539/O
                         net (fo=1, routed)           0.000    74.147    TEXT_INPUT/COUNT_OUT_reg[3]_i_1539_n_0
    SLICE_X7Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    74.241 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1436/O
                         net (fo=1, routed)           1.199    75.440    TEXT_INPUT/COUNT_OUT_reg[3]_i_1436_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.316    75.756 f  TEXT_INPUT/COUNT_OUT[3]_i_1164/O
                         net (fo=1, routed)           0.428    76.185    TEXT_INPUT/COUNT_OUT[3]_i_1164_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I1_O)        0.124    76.309 f  TEXT_INPUT/COUNT_OUT[3]_i_750/O
                         net (fo=1, routed)           1.160    77.469    TEXT_INPUT/COUNT_OUT[3]_i_750_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I0_O)        0.124    77.593 r  TEXT_INPUT/COUNT_OUT[3]_i_370/O
                         net (fo=73, routed)          0.784    78.377    TEXT_INPUT/str_line_no_var15
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124    78.501 r  TEXT_INPUT/COUNT_OUT[3]_i_770/O
                         net (fo=2, routed)           0.726    79.228    TEXT_INPUT/COUNT_OUT[3]_i_770_n_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I2_O)        0.124    79.352 r  TEXT_INPUT/COUNT_OUT[3]_i_375/O
                         net (fo=9, routed)           0.836    80.188    TEXT_INPUT/COUNT_OUT[3]_i_375_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    80.786 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_152/O[1]
                         net (fo=10, routed)          0.799    81.585    TEXT_INPUT/COUNT_OUT_reg[3]_i_152_n_6
    SLICE_X18Y9          LUT2 (Prop_lut2_I0_O)        0.303    81.888 r  TEXT_INPUT/str_line_no_var[31]_i_387/O
                         net (fo=61, routed)          1.267    83.154    TEXT_INPUT/str_line_no_var[31]_i_387_n_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.314    83.468 f  TEXT_INPUT/str_line_no_var_reg[31]_i_463/O
                         net (fo=1, routed)           0.000    83.468    TEXT_INPUT/str_line_no_var_reg[31]_i_463_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I0_O)      0.098    83.566 f  TEXT_INPUT/str_line_no_var_reg[31]_i_259/O
                         net (fo=1, routed)           0.841    84.407    TEXT_INPUT/str_line_no_var_reg[31]_i_259_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I0_O)        0.319    84.726 f  TEXT_INPUT/str_line_no_var[31]_i_137/O
                         net (fo=1, routed)           1.084    85.810    TEXT_INPUT/str_line_no_var[31]_i_137_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124    85.934 r  TEXT_INPUT/str_line_no_var[31]_i_75/O
                         net (fo=1, routed)           0.766    86.700    TEXT_INPUT/str_line_no_var[31]_i_75_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I5_O)        0.124    86.824 r  TEXT_INPUT/str_line_no_var[31]_i_44/O
                         net (fo=42, routed)          0.685    87.509    TEXT_INPUT/str_line_no_var[31]_i_44_n_0
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124    87.633 f  TEXT_INPUT/COUNT_OUT[19]_i_64/O
                         net (fo=4, routed)           0.605    88.238    TEXT_INPUT/COUNT_OUT[19]_i_64_n_0
    SLICE_X27Y11         LUT3 (Prop_lut3_I2_O)        0.124    88.362 f  TEXT_INPUT/str_line_no_var[31]_i_362/O
                         net (fo=1, routed)           0.931    89.293    TEXT_INPUT/str_line_no_var[31]_i_362_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    89.417 r  TEXT_INPUT/str_line_no_var[31]_i_180/O
                         net (fo=1, routed)           0.000    89.417    TEXT_INPUT/str_line_no_var[31]_i_180_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.967 r  TEXT_INPUT/str_line_no_var_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.967    TEXT_INPUT/str_line_no_var_reg[31]_i_96_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.195 r  TEXT_INPUT/str_line_no_var_reg[31]_i_52/CO[2]
                         net (fo=20, routed)          0.578    90.773    TEXT_INPUT/str_line_no_var_reg[31]_i_52_n_1
    SLICE_X16Y13         LUT6 (Prop_lut6_I0_O)        0.313    91.086 r  TEXT_INPUT/COUNT_OUT[3]_i_892/O
                         net (fo=145, routed)         1.290    92.377    TEXT_INPUT/COUNT_OUT[3]_i_892_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I4_O)        0.124    92.501 f  TEXT_INPUT/COUNT_OUT[3]_i_1307/O
                         net (fo=1, routed)           0.000    92.501    TEXT_INPUT/COUNT_OUT[3]_i_1307_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214    92.715 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_912/O
                         net (fo=1, routed)           0.000    92.715    TEXT_INPUT/COUNT_OUT_reg[3]_i_912_n_0
    SLICE_X10Y11         MUXF8 (Prop_muxf8_I1_O)      0.088    92.803 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_515/O
                         net (fo=1, routed)           0.817    93.620    TEXT_INPUT/COUNT_OUT_reg[3]_i_515_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I3_O)        0.319    93.939 f  TEXT_INPUT/COUNT_OUT[3]_i_232/O
                         net (fo=2, routed)           1.273    95.212    TEXT_INPUT/COUNT_OUT[3]_i_232_n_0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124    95.336 f  TEXT_INPUT/COUNT_OUT[3]_i_100/O
                         net (fo=2, routed)           0.668    96.004    TEXT_INPUT/COUNT_OUT[3]_i_100_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.128 r  TEXT_INPUT/COUNT_OUT[3]_i_50/O
                         net (fo=1, routed)           0.154    96.282    TEXT_INPUT/str_line_no_var7
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.406 r  TEXT_INPUT/COUNT_OUT[3]_i_29/O
                         net (fo=125, routed)         1.108    97.514    TEXT_INPUT/str_line_no_var5
    SLICE_X20Y16         LUT6 (Prop_lut6_I3_O)        0.124    97.638 r  TEXT_INPUT/COUNT_OUT[3]_i_466/O
                         net (fo=1, routed)           0.635    98.273    TEXT_INPUT/COUNT_OUT[3]_i_466_n_0
    SLICE_X21Y16         LUT5 (Prop_lut5_I4_O)        0.124    98.397 r  TEXT_INPUT/COUNT_OUT[3]_i_197/O
                         net (fo=1, routed)           0.000    98.397    TEXT_INPUT/COUNT_OUT[3]_i_197_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    98.798 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    98.798    TEXT_INPUT/COUNT_OUT_reg[3]_i_86_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    99.026 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_37/CO[2]
                         net (fo=29, routed)          0.541    99.568    TEXT_INPUT/COUNT_OUT_reg[3]_i_37_n_1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.313    99.881 r  TEXT_INPUT/COUNT_OUT[3]_i_780/O
                         net (fo=142, routed)         1.371   101.252    TEXT_INPUT/COUNT_OUT[3]_i_780_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124   101.376 r  TEXT_INPUT/COUNT_OUT[3]_i_1276/O
                         net (fo=1, routed)           0.000   101.376    TEXT_INPUT/COUNT_OUT[3]_i_1276_n_0
    SLICE_X4Y17          MUXF7 (Prop_muxf7_I0_O)      0.241   101.617 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_871/O
                         net (fo=1, routed)           0.000   101.617    TEXT_INPUT/COUNT_OUT_reg[3]_i_871_n_0
    SLICE_X4Y17          MUXF8 (Prop_muxf8_I0_O)      0.098   101.715 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_461/O
                         net (fo=1, routed)           1.008   102.723    TEXT_INPUT/COUNT_OUT_reg[3]_i_461_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.319   103.042 r  TEXT_INPUT/COUNT_OUT[3]_i_195/O
                         net (fo=1, routed)           0.706   103.748    TEXT_INPUT/COUNT_OUT[3]_i_195_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.124   103.872 f  TEXT_INPUT/COUNT_OUT[3]_i_85/O
                         net (fo=1, routed)           1.182   105.054    TEXT_INPUT/COUNT_OUT[3]_i_85_n_0
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.178 f  TEXT_INPUT/COUNT_OUT[3]_i_36/O
                         net (fo=6, routed)           0.188   105.366    TEXT_INPUT/str_line_no_var3
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.490 r  TEXT_INPUT/str_line_no_var[0]_i_14/O
                         net (fo=1, routed)           0.401   105.892    TEXT_INPUT/str_line_no_var[0]_i_14_n_0
    SLICE_X23Y26         LUT4 (Prop_lut4_I3_O)        0.124   106.016 r  TEXT_INPUT/str_line_no_var[0]_i_7/O
                         net (fo=1, routed)           0.000   106.016    TEXT_INPUT/str_line_no_var[0]_i_7_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   106.548 r  TEXT_INPUT/str_line_no_var_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.548    TEXT_INPUT/str_line_no_var_reg[0]_i_2_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   106.882 f  TEXT_INPUT/str_line_no_var_reg[4]_i_2/O[1]
                         net (fo=3, routed)           0.627   107.509    TEXT_INPUT/str_line_no_var_reg[4]_i_2_n_6
    SLICE_X22Y27         LUT4 (Prop_lut4_I3_O)        0.303   107.812 r  TEXT_INPUT/COUNT_OUT[15]_i_56/O
                         net (fo=1, routed)           0.000   107.812    TEXT_INPUT/COUNT_OUT[15]_i_56_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.344 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.344    TEXT_INPUT/COUNT_OUT_reg[15]_i_30_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   108.678 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_30/O[1]
                         net (fo=3, routed)           0.606   109.283    TEXT_INPUT/COUNT_OUT3[10]
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.303   109.586 r  TEXT_INPUT/COUNT_OUT[15]_i_33/O
                         net (fo=1, routed)           0.000   109.586    TEXT_INPUT/COUNT_OUT[15]_i_33_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.119 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000   110.119    TEXT_INPUT/COUNT_OUT_reg[15]_i_15_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   110.434 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_15/O[3]
                         net (fo=1, routed)           0.857   111.292    TEXT_INPUT/COUNT_OUT2[17]
    SLICE_X15Y25         LUT4 (Prop_lut4_I3_O)        0.307   111.599 r  TEXT_INPUT/COUNT_OUT[19]_i_8/O
                         net (fo=1, routed)           0.000   111.599    TEXT_INPUT/COUNT_OUT[19]_i_8_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.149 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   112.149    TEXT_INPUT/COUNT_OUT_reg[19]_i_1_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   112.483 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000   112.483    TEXT_INPUT/COUNT_OUT0[21]
    SLICE_X15Y26         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.489    12.684    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[21]/C
                         clock pessimism              0.372    13.056    
                         clock uncertainty           -0.035    13.021    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)        0.062    13.083    TEXT_INPUT/COUNT_OUT_reg[21]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                        -112.483    
  -------------------------------------------------------------------
                         slack                                -99.400    

Slack (VIOLATED) :        -99.379ns  (required time - arrival time)
  Source:                 TEXT_INPUT/COUNT_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/COUNT_OUT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        107.344ns  (logic 38.417ns (35.789%)  route 68.927ns (64.212%))
  Logic Levels:           177  (CARRY4=97 LUT2=9 LUT3=4 LUT4=12 LUT5=10 LUT6=34 MUXF7=6 MUXF8=5)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.684ns = ( 12.684 - 8.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.665     5.117    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  TEXT_INPUT/COUNT_OUT_reg[2]/Q
                         net (fo=5, routed)           0.981     6.554    TEXT_INPUT/count_out_reg_reg[1][2]
    SLICE_X17Y23         LUT4 (Prop_lut4_I2_O)        0.124     6.678 r  TEXT_INPUT/count_out_reg[27]_i_116/O
                         net (fo=1, routed)           0.000     6.678    BYTE/S[1]
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.228 r  BYTE/count_out_reg_reg[27]_i_90/CO[3]
                         net (fo=1, routed)           0.000     7.228    BYTE/count_out_reg_reg[27]_i_90_n_0
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.342 r  BYTE/count_out_reg_reg[27]_i_64/CO[3]
                         net (fo=1, routed)           0.009     7.351    BYTE/count_out_reg_reg[27]_i_64_n_0
    SLICE_X17Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.465 r  BYTE/count_out_reg_reg[27]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.465    BYTE/count_out_reg_reg[27]_i_37_n_0
    SLICE_X17Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.579 r  BYTE/count_out_reg_reg[27]_i_15/CO[3]
                         net (fo=87, routed)          1.050     8.629    BYTE/count_out_reg_reg[27]_i_15_n_0
    SLICE_X18Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.753 r  BYTE/count_out_reg[27]_i_108/O
                         net (fo=1, routed)           0.000     8.753    BYTE/count_out_reg[27]_i_108_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.303 r  BYTE/count_out_reg_reg[27]_i_85/CO[3]
                         net (fo=1, routed)           0.000     9.303    BYTE/count_out_reg_reg[27]_i_85_n_0
    SLICE_X18Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.417 r  BYTE/count_out_reg_reg[27]_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.417    BYTE/count_out_reg_reg[27]_i_59_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.531 r  BYTE/count_out_reg_reg[27]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.531    BYTE/count_out_reg_reg[27]_i_31_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.645 r  BYTE/count_out_reg_reg[27]_i_14/CO[3]
                         net (fo=69, routed)          1.245    10.891    BYTE/count_out_reg_reg[27]_i_14_n_0
    SLICE_X16Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.015 r  BYTE/count_out_reg[8]_i_2__0/O
                         net (fo=7, routed)           0.488    11.503    SET/COUNT_OUT_reg[8]
    SLICE_X14Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.627 r  SET/count_out_reg[27]_i_50/O
                         net (fo=1, routed)           0.799    12.425    SET/count_out_reg[27]_i_50_n_0
    SLICE_X12Y29         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.975 r  SET/count_out_reg_reg[27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.975    SET/count_out_reg_reg[27]_i_17_n_0
    SLICE_X12Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.092 r  SET/count_out_reg_reg[27]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.092    SET/count_out_reg_reg[27]_i_5_n_0
    SLICE_X12Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.209 r  SET/count_out_reg_reg[27]_i_2/CO[3]
                         net (fo=123, routed)         1.333    14.542    BYTE/count_out_reg_reg[31]_9[0]
    SLICE_X17Y32         LUT6 (Prop_lut6_I1_O)        0.124    14.666 r  BYTE/count_out_reg[1]_i_2/O
                         net (fo=28, routed)          0.734    15.400    BYTE/count_out_reg_reg[1]_0
    SLICE_X14Y32         LUT2 (Prop_lut2_I1_O)        0.124    15.524 r  BYTE/count_out_reg[31]_i_455/O
                         net (fo=1, routed)           0.000    15.524    SET/count_out_reg_reg[0]_0[0]
    SLICE_X14Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.056 r  SET/count_out_reg_reg[31]_i_416/CO[3]
                         net (fo=1, routed)           0.000    16.056    SET/count_out_reg_reg[31]_i_416_n_0
    SLICE_X14Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.170 r  SET/count_out_reg_reg[31]_i_330/CO[3]
                         net (fo=1, routed)           0.000    16.170    SET/count_out_reg_reg[31]_i_330_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.284 r  SET/count_out_reg_reg[31]_i_222/CO[3]
                         net (fo=1, routed)           0.000    16.284    SET/count_out_reg_reg[31]_i_222_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.398 r  SET/count_out_reg_reg[31]_i_134/CO[3]
                         net (fo=108, routed)         1.163    17.561    BYTE/count_out_reg_reg[31]_8[0]
    SLICE_X15Y32         LUT3 (Prop_lut3_I2_O)        0.124    17.685 r  BYTE/count_out_reg[31]_i_460/O
                         net (fo=1, routed)           0.000    17.685    SET/count_out_reg_reg[0]_2[0]
    SLICE_X15Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.217 r  SET/count_out_reg_reg[31]_i_421/CO[3]
                         net (fo=1, routed)           0.000    18.217    SET/count_out_reg_reg[31]_i_421_n_0
    SLICE_X15Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.331 r  SET/count_out_reg_reg[31]_i_335/CO[3]
                         net (fo=1, routed)           0.000    18.331    SET/count_out_reg_reg[31]_i_335_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.445 r  SET/count_out_reg_reg[31]_i_228/CO[3]
                         net (fo=1, routed)           0.000    18.445    SET/count_out_reg_reg[31]_i_228_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.559 r  SET/count_out_reg_reg[31]_i_136/CO[3]
                         net (fo=90, routed)          1.137    19.696    BYTE/count_out_reg_reg[30]_1[0]
    SLICE_X16Y32         LUT4 (Prop_lut4_I2_O)        0.124    19.820 r  BYTE/count_out_reg[31]_i_450/O
                         net (fo=1, routed)           0.000    19.820    SET/count_out_reg_reg[0]_3[0]
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.333 r  SET/count_out_reg_reg[31]_i_411/CO[3]
                         net (fo=1, routed)           0.000    20.333    SET/count_out_reg_reg[31]_i_411_n_0
    SLICE_X16Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.450 r  SET/count_out_reg_reg[31]_i_325/CO[3]
                         net (fo=1, routed)           0.000    20.450    SET/count_out_reg_reg[31]_i_325_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.567 r  SET/count_out_reg_reg[31]_i_216/CO[3]
                         net (fo=1, routed)           0.000    20.567    SET/count_out_reg_reg[31]_i_216_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.684 r  SET/count_out_reg_reg[31]_i_133/CO[3]
                         net (fo=72, routed)          1.224    21.908    SET/count_out_reg_reg[31]_i_133_n_0
    SLICE_X18Y32         LUT5 (Prop_lut5_I3_O)        0.124    22.032 r  SET/count_out_reg[31]_i_466/O
                         net (fo=1, routed)           0.000    22.032    SET/count_out_reg[31]_i_466_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.564 r  SET/count_out_reg_reg[31]_i_431/CO[3]
                         net (fo=1, routed)           0.000    22.564    SET/count_out_reg_reg[31]_i_431_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.678 r  SET/count_out_reg_reg[31]_i_347/CO[3]
                         net (fo=1, routed)           0.000    22.678    SET/count_out_reg_reg[31]_i_347_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.792 r  SET/count_out_reg_reg[31]_i_240/CO[3]
                         net (fo=1, routed)           0.000    22.792    SET/count_out_reg_reg[31]_i_240_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.906 f  SET/count_out_reg_reg[31]_i_143/CO[3]
                         net (fo=84, routed)          1.258    24.164    SET/count_out_reg_reg[31]_i_143_n_0
    SLICE_X21Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.288 r  SET/count_out_reg[31]_i_247/O
                         net (fo=1, routed)           0.476    24.764    SET/count_out_reg[31]_i_247_n_0
    SLICE_X19Y34         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    25.149 r  SET/count_out_reg_reg[31]_i_144/CO[3]
                         net (fo=67, routed)          1.018    26.167    SET/count_out_reg_reg[31]_i_144_n_0
    SLICE_X20Y35         LUT2 (Prop_lut2_I1_O)        0.124    26.291 r  SET/count_out_reg[31]_i_40/O
                         net (fo=6, routed)           0.343    26.634    SET/count_out_reg[31]_i_40_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124    26.758 r  SET/count_out_reg[31]_i_430/O
                         net (fo=1, routed)           0.000    26.758    SET/count_out_reg[31]_i_430_n_0
    SLICE_X19Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.290 r  SET/count_out_reg_reg[31]_i_340/CO[3]
                         net (fo=1, routed)           0.000    27.290    SET/count_out_reg_reg[31]_i_340_n_0
    SLICE_X19Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.404 r  SET/count_out_reg_reg[31]_i_234/CO[3]
                         net (fo=1, routed)           0.000    27.404    SET/count_out_reg_reg[31]_i_234_n_0
    SLICE_X19Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.518 r  SET/count_out_reg_reg[31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    27.518    SET/count_out_reg_reg[31]_i_137_n_0
    SLICE_X19Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.632 f  SET/count_out_reg_reg[31]_i_39/CO[3]
                         net (fo=54, routed)          1.015    28.647    SET/count_out_reg_reg[31]_i_39_n_0
    SLICE_X19Y39         LUT6 (Prop_lut6_I1_O)        0.124    28.771 r  SET/count_out_reg[31]_i_392/O
                         net (fo=1, routed)           0.629    29.400    SET/count_out_reg[31]_i_392_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    29.926 r  SET/count_out_reg_reg[31]_i_305/CO[3]
                         net (fo=1, routed)           0.000    29.926    SET/count_out_reg_reg[31]_i_305_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.040 r  SET/count_out_reg_reg[31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    30.040    SET/count_out_reg_reg[31]_i_197_n_0
    SLICE_X18Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.154 r  SET/count_out_reg_reg[31]_i_115/CO[3]
                         net (fo=1, routed)           0.000    30.154    SET/count_out_reg_reg[31]_i_115_n_0
    SLICE_X18Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.268 f  SET/count_out_reg_reg[31]_i_35/CO[3]
                         net (fo=53, routed)          1.012    31.280    SET/count_out_reg_reg[31]_0[0]
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124    31.404 r  SET/count_out_reg[31]_i_406/O
                         net (fo=1, routed)           0.655    32.059    SET/count_out_reg[31]_i_406_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    32.585 r  SET/count_out_reg_reg[31]_i_320/CO[3]
                         net (fo=1, routed)           0.000    32.585    SET/count_out_reg_reg[31]_i_320_n_0
    SLICE_X13Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.699 r  SET/count_out_reg_reg[31]_i_211/CO[3]
                         net (fo=1, routed)           0.000    32.699    SET/count_out_reg_reg[31]_i_211_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.813 r  SET/count_out_reg_reg[31]_i_127/CO[3]
                         net (fo=1, routed)           0.000    32.813    SET/count_out_reg_reg[31]_i_127_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.927 r  SET/count_out_reg_reg[31]_i_37/CO[3]
                         net (fo=35, routed)          1.268    34.196    SET/count_out_reg_reg[31]_i_37_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124    34.320 r  SET/count_out_reg[31]_i_405/O
                         net (fo=1, routed)           0.000    34.320    SET/count_out_reg[31]_i_405_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.852 r  SET/count_out_reg_reg[31]_i_315/CO[3]
                         net (fo=1, routed)           0.000    34.852    SET/count_out_reg_reg[31]_i_315_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.966 r  SET/count_out_reg_reg[31]_i_206/CO[3]
                         net (fo=1, routed)           0.000    34.966    SET/count_out_reg_reg[31]_i_206_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.080 r  SET/count_out_reg_reg[31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    35.080    SET/count_out_reg_reg[31]_i_121_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.194 r  SET/count_out_reg_reg[31]_i_36/CO[3]
                         net (fo=17, routed)          1.210    36.404    SET/count_out_reg_reg[31]_i_36_n_0
    SLICE_X16Y38         LUT6 (Prop_lut6_I1_O)        0.124    36.528 r  SET/count_out_reg[31]_i_8/O
                         net (fo=10, routed)          0.614    37.142    SET/count_out_reg[31]_i_8_n_0
    SLICE_X17Y38         LUT5 (Prop_lut5_I0_O)        0.124    37.266 r  SET/count_out_reg[31]_i_31/O
                         net (fo=1, routed)           0.000    37.266    SET/count_out_reg[31]_i_31_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.667 r  SET/count_out_reg_reg[31]_i_7/CO[3]
                         net (fo=48, routed)          1.056    38.723    SET/count_out_reg_reg[31]_1[0]
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.124    38.847 r  SET/count_out_reg[31]_i_386/O
                         net (fo=2, routed)           1.126    39.972    RSET/count_out_reg_reg[2]_0
    SLICE_X17Y28         LUT4 (Prop_lut4_I1_O)        0.124    40.096 r  RSET/count_out_reg[31]_i_286/O
                         net (fo=1, routed)           0.000    40.096    RSET/count_out_reg[31]_i_286_n_0
    SLICE_X17Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.646 r  RSET/count_out_reg_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    40.646    RSET/count_out_reg_reg[31]_i_173_n_0
    SLICE_X17Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.760 r  RSET/count_out_reg_reg[31]_i_93/CO[3]
                         net (fo=1, routed)           0.000    40.760    RSET/count_out_reg_reg[31]_i_93_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.874 r  RSET/count_out_reg_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    40.874    SET/count_out_reg_reg[22]_0[0]
    SLICE_X17Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.988 r  SET/count_out_reg_reg[31]_i_6/CO[3]
                         net (fo=64, routed)          0.865    41.854    SET/count_out_reg_reg[31]_i_6_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I3_O)        0.124    41.978 r  SET/count_out_reg[0]_i_39/O
                         net (fo=8, routed)           0.725    42.702    SET/count_out_reg[0]_i_39_n_0
    SLICE_X11Y32         LUT6 (Prop_lut6_I0_O)        0.124    42.826 r  SET/count_out_reg[31]_i_357/O
                         net (fo=4, routed)           0.509    43.335    SET/count_out_reg[31]_i_357_n_0
    SLICE_X10Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.885 r  SET/count_out_reg_reg[31]_i_255/CO[3]
                         net (fo=1, routed)           0.000    43.885    SET/count_out_reg_reg[31]_i_255_n_0
    SLICE_X10Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.002 r  SET/count_out_reg_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    44.002    SET/count_out_reg_reg[31]_i_148_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.119 r  SET/count_out_reg_reg[31]_i_63/CO[3]
                         net (fo=1, routed)           0.000    44.119    SET/count_out_reg_reg[31]_i_63_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.236 f  SET/count_out_reg_reg[31]_i_15/CO[3]
                         net (fo=91, routed)          0.719    44.955    SET/count_out_reg_reg[31]_i_15_n_0
    SLICE_X11Y29         LUT2 (Prop_lut2_I1_O)        0.124    45.079 r  SET/count_out_reg[31]_i_367/O
                         net (fo=1, routed)           0.624    45.703    SET/count_out_reg[31]_i_367_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    46.229 r  SET/count_out_reg_reg[31]_i_265/CO[3]
                         net (fo=1, routed)           0.000    46.229    SET/count_out_reg_reg[31]_i_265_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.343 r  SET/count_out_reg_reg[31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    46.343    SET/count_out_reg_reg[31]_i_158_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.457 r  SET/count_out_reg_reg[31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.457    SET/count_out_reg_reg[31]_i_75_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.571 r  SET/count_out_reg_reg[31]_i_17/CO[3]
                         net (fo=73, routed)          1.023    47.594    SET/count_out_reg_reg[31]_i_17_n_0
    SLICE_X8Y30          LUT4 (Prop_lut4_I0_O)        0.124    47.718 r  SET/count_out_reg[31]_i_365/O
                         net (fo=1, routed)           0.000    47.718    SET/count_out_reg[31]_i_365_n_0
    SLICE_X8Y30          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.251 r  SET/count_out_reg_reg[31]_i_260/CO[3]
                         net (fo=1, routed)           0.000    48.251    SET/count_out_reg_reg[31]_i_260_n_0
    SLICE_X8Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.368 r  SET/count_out_reg_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    48.368    SET/count_out_reg_reg[31]_i_153_n_0
    SLICE_X8Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.485 r  SET/count_out_reg_reg[31]_i_69/CO[3]
                         net (fo=1, routed)           0.000    48.485    SET/count_out_reg_reg[31]_i_69_n_0
    SLICE_X8Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.602 f  SET/count_out_reg_reg[31]_i_16/CO[3]
                         net (fo=55, routed)          0.989    49.591    SET/count_out_reg_reg[31]_i_16_n_0
    SLICE_X7Y33          LUT4 (Prop_lut4_I2_O)        0.124    49.715 r  SET/count_out_reg[31]_i_372/O
                         net (fo=1, routed)           0.489    50.204    SET/count_out_reg[31]_i_372_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    50.730 r  SET/count_out_reg_reg[31]_i_270/CO[3]
                         net (fo=1, routed)           0.000    50.730    SET/count_out_reg_reg[31]_i_270_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.844 r  SET/count_out_reg_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    50.844    SET/count_out_reg_reg[31]_i_163_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.958 r  SET/count_out_reg_reg[31]_i_81/CO[3]
                         net (fo=1, routed)           0.000    50.958    SET/count_out_reg_reg[31]_i_81_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.072 f  SET/count_out_reg_reg[31]_i_18/CO[3]
                         net (fo=38, routed)          0.841    51.913    SET/count_out_reg_reg[31]_i_18_n_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I5_O)        0.124    52.037 r  SET/count_out_reg[31]_i_377/O
                         net (fo=1, routed)           0.480    52.517    SET/count_out_reg[31]_i_377_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    53.067 r  SET/count_out_reg_reg[31]_i_275/CO[3]
                         net (fo=1, routed)           0.000    53.067    SET/count_out_reg_reg[31]_i_275_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.184 r  SET/count_out_reg_reg[31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    53.184    SET/count_out_reg_reg[31]_i_168_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.301 r  SET/count_out_reg_reg[31]_i_87/CO[3]
                         net (fo=1, routed)           0.000    53.301    SET/count_out_reg_reg[31]_i_87_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.418 r  SET/count_out_reg_reg[31]_i_19/CO[3]
                         net (fo=20, routed)          1.136    54.554    SET/count_out_reg_reg[31]_i_19_n_0
    SLICE_X11Y33         LUT2 (Prop_lut2_I0_O)        0.124    54.678 r  SET/count_out_reg[0]_i_33/O
                         net (fo=1, routed)           0.000    54.678    SET/count_out_reg[0]_i_33_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.228 r  SET/count_out_reg_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    55.228    SET/count_out_reg_reg[0]_i_21_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.342 r  SET/count_out_reg_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.342    SET/count_out_reg_reg[0]_i_11_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.456 r  SET/count_out_reg_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    55.456    SET/count_out_reg_reg[0]_i_4_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.570 f  SET/count_out_reg_reg[0]_i_2/CO[3]
                         net (fo=11, routed)          0.975    56.545    SET/max1
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.124    56.669 r  SET/count_out_reg[31]_i_5__0/O
                         net (fo=182, routed)         0.785    57.454    SET/count_out_reg_reg[1]_0
    SLICE_X10Y26         LUT6 (Prop_lut6_I2_O)        0.124    57.578 r  SET/COUNT_OUT[3]_i_22/O
                         net (fo=2, routed)           0.527    58.105    SET/count[1]
    SLICE_X13Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    58.612 r  SET/COUNT_OUT_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.612    SET/COUNT_OUT_reg[3]_i_10_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.726 r  SET/COUNT_OUT_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.726    SET/COUNT_OUT_reg[7]_i_10_n_0
    SLICE_X13Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.840 r  SET/COUNT_OUT_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.840    SET/COUNT_OUT_reg[11]_i_10_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.954 r  SET/COUNT_OUT_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    58.954    SET/COUNT_OUT_reg[15]_i_10_n_0
    SLICE_X13Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.068 r  SET/COUNT_OUT_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.068    SET/COUNT_OUT_reg[19]_i_10_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.182 r  SET/COUNT_OUT_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    59.182    SET/COUNT_OUT_reg[23]_i_10_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.516 f  SET/COUNT_OUT_reg[27]_i_10/O[1]
                         net (fo=3, routed)           1.113    60.629    TEXT_INPUT/data1[25]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.303    60.932 r  TEXT_INPUT/str_line_no_var[0]_i_81/O
                         net (fo=1, routed)           0.000    60.932    TEXT_INPUT/str_line_no_var[0]_i_81_n_0
    SLICE_X19Y27         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    61.468 r  TEXT_INPUT/str_line_no_var_reg[0]_i_56/CO[2]
                         net (fo=116, routed)         0.767    62.235    SET/count_out_reg_reg[30]_3[0]
    SLICE_X19Y24         LUT3 (Prop_lut3_I2_O)        0.313    62.548 r  SET/str_line_no_var[31]_i_1079/O
                         net (fo=105, routed)         1.397    63.945    TEXT_INPUT/count_out_reg_reg[0]
    SLICE_X6Y32          LUT4 (Prop_lut4_I1_O)        0.124    64.069 f  TEXT_INPUT/str_line_no_var[31]_i_1409/O
                         net (fo=1, routed)           0.000    64.069    TEXT_INPUT/str_line_no_var[31]_i_1409_n_0
    SLICE_X6Y32          MUXF7 (Prop_muxf7_I0_O)      0.241    64.310 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1237/O
                         net (fo=1, routed)           0.000    64.310    TEXT_INPUT/str_line_no_var_reg[31]_i_1237_n_0
    SLICE_X6Y32          MUXF8 (Prop_muxf8_I0_O)      0.098    64.408 f  TEXT_INPUT/str_line_no_var_reg[31]_i_1015/O
                         net (fo=1, routed)           1.237    65.645    TEXT_INPUT/str_line_no_var_reg[31]_i_1015_n_0
    SLICE_X11Y24         LUT6 (Prop_lut6_I5_O)        0.319    65.964 f  TEXT_INPUT/str_line_no_var[31]_i_772/O
                         net (fo=1, routed)           0.000    65.964    TEXT_INPUT/str_line_no_var[31]_i_772_n_0
    SLICE_X11Y24         MUXF7 (Prop_muxf7_I0_O)      0.238    66.202 f  TEXT_INPUT/str_line_no_var_reg[31]_i_496/O
                         net (fo=1, routed)           0.714    66.916    TEXT_INPUT/str_line_no_var_reg[31]_i_496_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I0_O)        0.298    67.214 f  TEXT_INPUT/str_line_no_var[31]_i_278/O
                         net (fo=1, routed)           1.131    68.345    TEXT_INPUT/str_line_no_var[31]_i_278_n_0
    SLICE_X23Y21         LUT6 (Prop_lut6_I2_O)        0.124    68.469 r  TEXT_INPUT/str_line_no_var[31]_i_145/O
                         net (fo=19, routed)          0.228    68.697    TEXT_INPUT/str_line_no_var18
    SLICE_X23Y21         LUT2 (Prop_lut2_I0_O)        0.124    68.821 f  TEXT_INPUT/COUNT_OUT[3]_i_757/O
                         net (fo=92, routed)          1.056    69.877    TEXT_INPUT/COUNT_OUT_reg[3]_6
    SLICE_X23Y18         LUT4 (Prop_lut4_I0_O)        0.124    70.001 f  TEXT_INPUT/str_line_no_var[31]_i_887/O
                         net (fo=1, routed)           0.798    70.799    TEXT_INPUT/char_no_var2_out_3[11]
    SLICE_X21Y19         LUT6 (Prop_lut6_I4_O)        0.124    70.923 r  TEXT_INPUT/str_line_no_var[31]_i_563/O
                         net (fo=1, routed)           0.000    70.923    TEXT_INPUT/str_line_no_var[31]_i_563_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    71.324 r  TEXT_INPUT/str_line_no_var_reg[31]_i_308/CO[3]
                         net (fo=1, routed)           0.000    71.324    TEXT_INPUT/str_line_no_var_reg[31]_i_308_n_0
    SLICE_X21Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.438 r  TEXT_INPUT/str_line_no_var_reg[31]_i_152/CO[3]
                         net (fo=1, routed)           0.000    71.438    TEXT_INPUT/str_line_no_var_reg[31]_i_152_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.666 f  TEXT_INPUT/str_line_no_var_reg[31]_i_83/CO[2]
                         net (fo=29, routed)          0.593    72.260    TEXT_INPUT/str_line_no_var_reg[31]_i_83_n_1
    SLICE_X17Y19         LUT2 (Prop_lut2_I1_O)        0.313    72.573 r  TEXT_INPUT/COUNT_OUT[3]_i_1533/O
                         net (fo=142, routed)         1.239    73.811    TEXT_INPUT/COUNT_OUT[3]_i_1533_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I2_O)        0.124    73.935 f  TEXT_INPUT/COUNT_OUT[3]_i_1657/O
                         net (fo=1, routed)           0.000    73.935    TEXT_INPUT/COUNT_OUT[3]_i_1657_n_0
    SLICE_X7Y20          MUXF7 (Prop_muxf7_I0_O)      0.212    74.147 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1539/O
                         net (fo=1, routed)           0.000    74.147    TEXT_INPUT/COUNT_OUT_reg[3]_i_1539_n_0
    SLICE_X7Y20          MUXF8 (Prop_muxf8_I1_O)      0.094    74.241 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_1436/O
                         net (fo=1, routed)           1.199    75.440    TEXT_INPUT/COUNT_OUT_reg[3]_i_1436_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.316    75.756 f  TEXT_INPUT/COUNT_OUT[3]_i_1164/O
                         net (fo=1, routed)           0.428    76.185    TEXT_INPUT/COUNT_OUT[3]_i_1164_n_0
    SLICE_X15Y14         LUT6 (Prop_lut6_I1_O)        0.124    76.309 f  TEXT_INPUT/COUNT_OUT[3]_i_750/O
                         net (fo=1, routed)           1.160    77.469    TEXT_INPUT/COUNT_OUT[3]_i_750_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I0_O)        0.124    77.593 r  TEXT_INPUT/COUNT_OUT[3]_i_370/O
                         net (fo=73, routed)          0.784    78.377    TEXT_INPUT/str_line_no_var15
    SLICE_X24Y10         LUT6 (Prop_lut6_I5_O)        0.124    78.501 r  TEXT_INPUT/COUNT_OUT[3]_i_770/O
                         net (fo=2, routed)           0.726    79.228    TEXT_INPUT/COUNT_OUT[3]_i_770_n_0
    SLICE_X19Y9          LUT6 (Prop_lut6_I2_O)        0.124    79.352 r  TEXT_INPUT/COUNT_OUT[3]_i_375/O
                         net (fo=9, routed)           0.836    80.188    TEXT_INPUT/COUNT_OUT[3]_i_375_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    80.786 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_152/O[1]
                         net (fo=10, routed)          0.799    81.585    TEXT_INPUT/COUNT_OUT_reg[3]_i_152_n_6
    SLICE_X18Y9          LUT2 (Prop_lut2_I0_O)        0.303    81.888 r  TEXT_INPUT/str_line_no_var[31]_i_387/O
                         net (fo=61, routed)          1.267    83.154    TEXT_INPUT/str_line_no_var[31]_i_387_n_0
    SLICE_X8Y7           MUXF7 (Prop_muxf7_S_O)       0.314    83.468 f  TEXT_INPUT/str_line_no_var_reg[31]_i_463/O
                         net (fo=1, routed)           0.000    83.468    TEXT_INPUT/str_line_no_var_reg[31]_i_463_n_0
    SLICE_X8Y7           MUXF8 (Prop_muxf8_I0_O)      0.098    83.566 f  TEXT_INPUT/str_line_no_var_reg[31]_i_259/O
                         net (fo=1, routed)           0.841    84.407    TEXT_INPUT/str_line_no_var_reg[31]_i_259_n_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I0_O)        0.319    84.726 f  TEXT_INPUT/str_line_no_var[31]_i_137/O
                         net (fo=1, routed)           1.084    85.810    TEXT_INPUT/str_line_no_var[31]_i_137_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124    85.934 r  TEXT_INPUT/str_line_no_var[31]_i_75/O
                         net (fo=1, routed)           0.766    86.700    TEXT_INPUT/str_line_no_var[31]_i_75_n_0
    SLICE_X27Y11         LUT6 (Prop_lut6_I5_O)        0.124    86.824 r  TEXT_INPUT/str_line_no_var[31]_i_44/O
                         net (fo=42, routed)          0.685    87.509    TEXT_INPUT/str_line_no_var[31]_i_44_n_0
    SLICE_X29Y11         LUT5 (Prop_lut5_I2_O)        0.124    87.633 f  TEXT_INPUT/COUNT_OUT[19]_i_64/O
                         net (fo=4, routed)           0.605    88.238    TEXT_INPUT/COUNT_OUT[19]_i_64_n_0
    SLICE_X27Y11         LUT3 (Prop_lut3_I2_O)        0.124    88.362 f  TEXT_INPUT/str_line_no_var[31]_i_362/O
                         net (fo=1, routed)           0.931    89.293    TEXT_INPUT/str_line_no_var[31]_i_362_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.124    89.417 r  TEXT_INPUT/str_line_no_var[31]_i_180/O
                         net (fo=1, routed)           0.000    89.417    TEXT_INPUT/str_line_no_var[31]_i_180_n_0
    SLICE_X21Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.967 r  TEXT_INPUT/str_line_no_var_reg[31]_i_96/CO[3]
                         net (fo=1, routed)           0.000    89.967    TEXT_INPUT/str_line_no_var_reg[31]_i_96_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    90.195 r  TEXT_INPUT/str_line_no_var_reg[31]_i_52/CO[2]
                         net (fo=20, routed)          0.578    90.773    TEXT_INPUT/str_line_no_var_reg[31]_i_52_n_1
    SLICE_X16Y13         LUT6 (Prop_lut6_I0_O)        0.313    91.086 r  TEXT_INPUT/COUNT_OUT[3]_i_892/O
                         net (fo=145, routed)         1.290    92.377    TEXT_INPUT/COUNT_OUT[3]_i_892_n_0
    SLICE_X10Y11         LUT6 (Prop_lut6_I4_O)        0.124    92.501 f  TEXT_INPUT/COUNT_OUT[3]_i_1307/O
                         net (fo=1, routed)           0.000    92.501    TEXT_INPUT/COUNT_OUT[3]_i_1307_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I1_O)      0.214    92.715 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_912/O
                         net (fo=1, routed)           0.000    92.715    TEXT_INPUT/COUNT_OUT_reg[3]_i_912_n_0
    SLICE_X10Y11         MUXF8 (Prop_muxf8_I1_O)      0.088    92.803 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_515/O
                         net (fo=1, routed)           0.817    93.620    TEXT_INPUT/COUNT_OUT_reg[3]_i_515_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I3_O)        0.319    93.939 f  TEXT_INPUT/COUNT_OUT[3]_i_232/O
                         net (fo=2, routed)           1.273    95.212    TEXT_INPUT/COUNT_OUT[3]_i_232_n_0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124    95.336 f  TEXT_INPUT/COUNT_OUT[3]_i_100/O
                         net (fo=2, routed)           0.668    96.004    TEXT_INPUT/COUNT_OUT[3]_i_100_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.128 r  TEXT_INPUT/COUNT_OUT[3]_i_50/O
                         net (fo=1, routed)           0.154    96.282    TEXT_INPUT/str_line_no_var7
    SLICE_X25Y12         LUT6 (Prop_lut6_I1_O)        0.124    96.406 r  TEXT_INPUT/COUNT_OUT[3]_i_29/O
                         net (fo=125, routed)         1.108    97.514    TEXT_INPUT/str_line_no_var5
    SLICE_X20Y16         LUT6 (Prop_lut6_I3_O)        0.124    97.638 r  TEXT_INPUT/COUNT_OUT[3]_i_466/O
                         net (fo=1, routed)           0.635    98.273    TEXT_INPUT/COUNT_OUT[3]_i_466_n_0
    SLICE_X21Y16         LUT5 (Prop_lut5_I4_O)        0.124    98.397 r  TEXT_INPUT/COUNT_OUT[3]_i_197/O
                         net (fo=1, routed)           0.000    98.397    TEXT_INPUT/COUNT_OUT[3]_i_197_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    98.798 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_86/CO[3]
                         net (fo=1, routed)           0.000    98.798    TEXT_INPUT/COUNT_OUT_reg[3]_i_86_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    99.026 f  TEXT_INPUT/COUNT_OUT_reg[3]_i_37/CO[2]
                         net (fo=29, routed)          0.541    99.568    TEXT_INPUT/COUNT_OUT_reg[3]_i_37_n_1
    SLICE_X19Y16         LUT2 (Prop_lut2_I1_O)        0.313    99.881 r  TEXT_INPUT/COUNT_OUT[3]_i_780/O
                         net (fo=142, routed)         1.371   101.252    TEXT_INPUT/COUNT_OUT[3]_i_780_n_0
    SLICE_X4Y17          LUT6 (Prop_lut6_I2_O)        0.124   101.376 r  TEXT_INPUT/COUNT_OUT[3]_i_1276/O
                         net (fo=1, routed)           0.000   101.376    TEXT_INPUT/COUNT_OUT[3]_i_1276_n_0
    SLICE_X4Y17          MUXF7 (Prop_muxf7_I0_O)      0.241   101.617 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_871/O
                         net (fo=1, routed)           0.000   101.617    TEXT_INPUT/COUNT_OUT_reg[3]_i_871_n_0
    SLICE_X4Y17          MUXF8 (Prop_muxf8_I0_O)      0.098   101.715 r  TEXT_INPUT/COUNT_OUT_reg[3]_i_461/O
                         net (fo=1, routed)           1.008   102.723    TEXT_INPUT/COUNT_OUT_reg[3]_i_461_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I5_O)        0.319   103.042 r  TEXT_INPUT/COUNT_OUT[3]_i_195/O
                         net (fo=1, routed)           0.706   103.748    TEXT_INPUT/COUNT_OUT[3]_i_195_n_0
    SLICE_X15Y20         LUT6 (Prop_lut6_I5_O)        0.124   103.872 f  TEXT_INPUT/COUNT_OUT[3]_i_85/O
                         net (fo=1, routed)           1.182   105.054    TEXT_INPUT/COUNT_OUT[3]_i_85_n_0
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.178 f  TEXT_INPUT/COUNT_OUT[3]_i_36/O
                         net (fo=6, routed)           0.188   105.366    TEXT_INPUT/str_line_no_var3
    SLICE_X23Y25         LUT6 (Prop_lut6_I5_O)        0.124   105.490 r  TEXT_INPUT/str_line_no_var[0]_i_14/O
                         net (fo=1, routed)           0.401   105.892    TEXT_INPUT/str_line_no_var[0]_i_14_n_0
    SLICE_X23Y26         LUT4 (Prop_lut4_I3_O)        0.124   106.016 r  TEXT_INPUT/str_line_no_var[0]_i_7/O
                         net (fo=1, routed)           0.000   106.016    TEXT_INPUT/str_line_no_var[0]_i_7_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   106.548 r  TEXT_INPUT/str_line_no_var_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000   106.548    TEXT_INPUT/str_line_no_var_reg[0]_i_2_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   106.882 f  TEXT_INPUT/str_line_no_var_reg[4]_i_2/O[1]
                         net (fo=3, routed)           0.627   107.509    TEXT_INPUT/str_line_no_var_reg[4]_i_2_n_6
    SLICE_X22Y27         LUT4 (Prop_lut4_I3_O)        0.303   107.812 r  TEXT_INPUT/COUNT_OUT[15]_i_56/O
                         net (fo=1, routed)           0.000   107.812    TEXT_INPUT/COUNT_OUT[15]_i_56_n_0
    SLICE_X22Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   108.344 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_30/CO[3]
                         net (fo=1, routed)           0.000   108.344    TEXT_INPUT/COUNT_OUT_reg[15]_i_30_n_0
    SLICE_X22Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   108.678 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_30/O[1]
                         net (fo=3, routed)           0.606   109.283    TEXT_INPUT/COUNT_OUT3[10]
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.303   109.586 r  TEXT_INPUT/COUNT_OUT[15]_i_33/O
                         net (fo=1, routed)           0.000   109.586    TEXT_INPUT/COUNT_OUT[15]_i_33_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   110.119 r  TEXT_INPUT/COUNT_OUT_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.000   110.119    TEXT_INPUT/COUNT_OUT_reg[15]_i_15_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   110.434 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_15/O[3]
                         net (fo=1, routed)           0.857   111.292    TEXT_INPUT/COUNT_OUT2[17]
    SLICE_X15Y25         LUT4 (Prop_lut4_I3_O)        0.307   111.599 r  TEXT_INPUT/COUNT_OUT[19]_i_8/O
                         net (fo=1, routed)           0.000   111.599    TEXT_INPUT/COUNT_OUT[19]_i_8_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   112.149 r  TEXT_INPUT/COUNT_OUT_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000   112.149    TEXT_INPUT/COUNT_OUT_reg[19]_i_1_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   112.462 r  TEXT_INPUT/COUNT_OUT_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000   112.462    TEXT_INPUT/COUNT_OUT0[23]
    SLICE_X15Y26         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  CLK (IN)
                         net (fo=0)                   0.000     8.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    11.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        1.489    12.684    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X15Y26         FDRE                                         r  TEXT_INPUT/COUNT_OUT_reg[23]/C
                         clock pessimism              0.372    13.056    
                         clock uncertainty           -0.035    13.021    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)        0.062    13.083    TEXT_INPUT/COUNT_OUT_reg[23]
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                        -112.462    
  -------------------------------------------------------------------
                         slack                                -99.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 count_start_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            count_start_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin fall@1.000ns)
  Data Path Delay:        0.515ns  (logic 0.376ns (72.952%)  route 0.139ns (27.048%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns = ( 2.935 - 1.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 2.436 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     1.259 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     1.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.843 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.593     2.436    CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  count_start_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.167     2.603 r  count_start_reg[10]/Q
                         net (fo=3, routed)           0.139     2.741    count_start_reg[10]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.897 r  count_start_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.898    count_start_reg[8]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.951 r  count_start_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.951    count_start_reg[12]_i_1_n_7
    SLICE_X38Y50         FDRE                                         r  count_start_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     1.447 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     2.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.078 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.857     2.935    CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  count_start_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.235     2.700    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.138     2.838    count_start_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 count_start_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            count_start_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@1.000ns - sys_clk_pin fall@1.000ns)
  Data Path Delay:        0.528ns  (logic 0.389ns (73.618%)  route 0.139ns (26.382%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns = ( 2.935 - 1.000 ) 
    Source Clock Delay      (SCD):    1.436ns = ( 2.436 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     1.259 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     1.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.843 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.593     2.436    CLK_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  count_start_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.167     2.603 r  count_start_reg[10]/Q
                         net (fo=3, routed)           0.139     2.741    count_start_reg[10]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.897 r  count_start_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.898    count_start_reg[8]_i_1_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.964 r  count_start_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.964    count_start_reg[12]_i_1_n_5
    SLICE_X38Y50         FDRE                                         r  count_start_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      1.000     1.000 f  
    L16                                               0.000     1.000 f  CLK (IN)
                         net (fo=0)                   0.000     1.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     1.447 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     2.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.078 f  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.857     2.935    CLK_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  count_start_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.235     2.700    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.138     2.838    count_start_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/text_string_array_reg[1][63][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/text_string_array_reg[1][63][0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.581     1.424    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X1Y15          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDSE (Prop_fdse_C_Q)         0.141     1.565 r  TEXT_INPUT/text_string_array_reg[1][63][0]/Q
                         net (fo=2, routed)           0.056     1.621    TEXT_INPUT/text_string_array_reg[1][63]__0[0]
    SLICE_X1Y15          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][63][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.847     1.925    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X1Y15          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][63][0]/C
                         clock pessimism             -0.501     1.424    
    SLICE_X1Y15          FDSE (Hold_fdse_C_D)         0.070     1.494    TEXT_INPUT/text_string_array_reg[1][63][0]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/text_string_array_reg[1][42][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/text_string_array_reg[1][42][6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.579     1.422    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X3Y30          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][42][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDSE (Prop_fdse_C_Q)         0.141     1.563 r  TEXT_INPUT/text_string_array_reg[1][42][6]/Q
                         net (fo=2, routed)           0.056     1.619    TEXT_INPUT/text_string_array_reg[1][42]__0[6]
    SLICE_X3Y30          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][42][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.845     1.923    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X3Y30          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][42][6]/C
                         clock pessimism             -0.501     1.422    
    SLICE_X3Y30          FDSE (Hold_fdse_C_D)         0.070     1.492    TEXT_INPUT/text_string_array_reg[1][42][6]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/text_string_array_reg[1][48][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/text_string_array_reg[1][48][6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.577     1.420    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X3Y28          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][48][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDSE (Prop_fdse_C_Q)         0.141     1.561 r  TEXT_INPUT/text_string_array_reg[1][48][6]/Q
                         net (fo=2, routed)           0.056     1.617    TEXT_INPUT/text_string_array_reg[1][48]__0[6]
    SLICE_X3Y28          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][48][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.843     1.921    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X3Y28          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][48][6]/C
                         clock pessimism             -0.501     1.420    
    SLICE_X3Y28          FDSE (Hold_fdse_C_D)         0.070     1.490    TEXT_INPUT/text_string_array_reg[1][48][6]
  -------------------------------------------------------------------
                         required time                         -1.490    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/text_string_array_reg[1][56][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/text_string_array_reg[1][56][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.579     1.422    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][56][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDSE (Prop_fdse_C_Q)         0.141     1.563 r  TEXT_INPUT/text_string_array_reg[1][56][4]/Q
                         net (fo=2, routed)           0.056     1.619    TEXT_INPUT/text_string_array_reg[1][56]__0[4]
    SLICE_X3Y19          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][56][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.845     1.923    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X3Y19          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][56][4]/C
                         clock pessimism             -0.501     1.422    
    SLICE_X3Y19          FDSE (Hold_fdse_C_D)         0.070     1.492    TEXT_INPUT/text_string_array_reg[1][56][4]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/text_string_array_reg[1][59][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/text_string_array_reg[1][59][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.579     1.422    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X3Y30          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][59][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDSE (Prop_fdse_C_Q)         0.141     1.563 r  TEXT_INPUT/text_string_array_reg[1][59][4]/Q
                         net (fo=2, routed)           0.056     1.619    TEXT_INPUT/text_string_array_reg[1][59]__0[4]
    SLICE_X3Y30          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][59][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.845     1.923    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X3Y30          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][59][4]/C
                         clock pessimism             -0.501     1.422    
    SLICE_X3Y30          FDSE (Hold_fdse_C_D)         0.070     1.492    TEXT_INPUT/text_string_array_reg[1][59][4]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/text_string_array_reg[1][63][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/text_string_array_reg[1][63][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.582     1.425    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X3Y33          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][63][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDSE (Prop_fdse_C_Q)         0.141     1.566 r  TEXT_INPUT/text_string_array_reg[1][63][3]/Q
                         net (fo=2, routed)           0.056     1.622    TEXT_INPUT/text_string_array_reg[1][63]__0[3]
    SLICE_X3Y33          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][63][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.848     1.926    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X3Y33          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][63][3]/C
                         clock pessimism             -0.501     1.425    
    SLICE_X3Y33          FDSE (Hold_fdse_C_D)         0.070     1.495    TEXT_INPUT/text_string_array_reg[1][63][3]
  -------------------------------------------------------------------
                         required time                         -1.495    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/text_string_array_reg[1][37][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/text_string_array_reg[1][37][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.558     1.401    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X9Y27          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][37][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDSE (Prop_fdse_C_Q)         0.141     1.542 r  TEXT_INPUT/text_string_array_reg[1][37][4]/Q
                         net (fo=2, routed)           0.056     1.598    TEXT_INPUT/text_string_array_reg[1][37]__0[4]
    SLICE_X9Y27          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][37][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.823     1.901    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X9Y27          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][37][4]/C
                         clock pessimism             -0.500     1.401    
    SLICE_X9Y27          FDSE (Hold_fdse_C_D)         0.070     1.471    TEXT_INPUT/text_string_array_reg[1][37][4]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/text_string_array_reg[1][58][0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Destination:            TEXT_INPUT/text_string_array_reg[1][58][0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.575     1.418    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X1Y27          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][58][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDSE (Prop_fdse_C_Q)         0.141     1.559 r  TEXT_INPUT/text_string_array_reg[1][58][0]/Q
                         net (fo=2, routed)           0.056     1.615    TEXT_INPUT/text_string_array_reg[1][58]__0[0]
    SLICE_X1Y27          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][58][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1050, routed)        0.840     1.918    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X1Y27          FDSE                                         r  TEXT_INPUT/text_string_array_reg[1][58][0]/C
                         clock pessimism             -0.500     1.418    
    SLICE_X1Y27          FDSE (Hold_fdse_C_D)         0.070     1.488    TEXT_INPUT/text_string_array_reg[1][58][0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y10    FILE_INPUT/alt_top_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y10    FILE_INPUT/alt_top_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y11    FILE_INPUT/alt_top_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y11    FILE_INPUT/alt_top_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y11    FILE_INPUT/alt_top_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y11    FILE_INPUT/alt_top_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y12    FILE_INPUT/alt_top_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y26    RSET/count_out_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X21Y33    RSET/count_out_reg_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y53    count_start_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y53    count_start_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y53    count_start_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y53    count_start_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y54    count_start_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y54    count_start_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y54    count_start_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y54    count_start_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y47    count_start_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X38Y47    count_start_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X21Y26    RSET/count_out_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X21Y26    RSET/count_out_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X30Y51    TEXT_INPUT/j_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X29Y51    TEXT_INPUT/j_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X29Y51    TEXT_INPUT/j_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X29Y52    TEXT_INPUT/j_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X30Y52    TEXT_INPUT/j_reg[9]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.000       0.500      SLICE_X17Y19    TEXT_INPUT/text_string_array_reg[1][42][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X6Y1      TEXT_INPUT/text_string_array_reg[1][42][1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         1.000       0.500      SLICE_X27Y4     TEXT_INPUT/text_string_array_reg[1][42][2]/C



