// Seed: 262816181
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_3,
      id_1
  );
  assign id_1 = id_1;
  assign id_5 = 1;
endmodule
module module_2 ();
  assign id_1 = 1;
  id_2 :
  assert property (@(posedge 1 == id_1 - id_1) 1)
  else $display;
endmodule
module module_3 (
    input  tri0 id_0,
    output tri1 id_1,
    output tri1 id_2
);
  assign id_1 = 1;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
