// SPDX-License-Identifier: GPL-2.0+ OR MIT
/*
 * Apple T8103 "M1" SoC
 *
 * Other names: H13G, "Tonga"
 *
 * Copyright The Asahi Linux Contributors
 */

#include <dt-bindings/interrupt-controller/apple-aic.h>
#include <dt-bindings/interrupt-controller/irq.h>

/ {
	compatible = "apple,t8103", "apple,arm-platform";

	#address-cells = <2>;
	#size-cells = <2>;

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu_e0>;
				};
				core1 {
					cpu = <&cpu_e1>;
				};
				core2 {
					cpu = <&cpu_e2>;
				};
				core3 {
					cpu = <&cpu_e3>;
				};
			};

			cluster1 {
				core0 {
					cpu = <&cpu_p0>;
				};
				core1 {
					cpu = <&cpu_p1>;
				};
				core2 {
					cpu = <&cpu_p2>;
				};
				core3 {
					cpu = <&cpu_p3>;
				};
			};
		};

		cpu_e0: cpu@0 {
			compatible = "apple,icestorm";
			device_type = "cpu";
			reg = <0x0 0x0>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0>; /* To be filled by loader */
			clocks = <&clk_ecluster>;
			operating-points-v2 = <&ecluster_opp>;
			capacity-dmips-mhz = <714>;
		};

		cpu_e1: cpu@1 {
			compatible = "apple,icestorm";
			device_type = "cpu";
			reg = <0x0 0x1>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0>; /* To be filled by loader */
			clocks = <&clk_ecluster>;
			operating-points-v2 = <&ecluster_opp>;
			capacity-dmips-mhz = <714>;
		};

		cpu_e2: cpu@2 {
			compatible = "apple,icestorm";
			device_type = "cpu";
			reg = <0x0 0x2>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0>; /* To be filled by loader */
			clocks = <&clk_ecluster>;
			operating-points-v2 = <&ecluster_opp>;
			capacity-dmips-mhz = <714>;
		};

		cpu_e3: cpu@3 {
			compatible = "apple,icestorm";
			device_type = "cpu";
			reg = <0x0 0x3>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0>; /* To be filled by loader */
			clocks = <&clk_ecluster>;
			operating-points-v2 = <&ecluster_opp>;
			capacity-dmips-mhz = <714>;
		};

		cpu_p0: cpu@10100 {
			compatible = "apple,firestorm";
			device_type = "cpu";
			reg = <0x0 0x10100>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0>; /* To be filled by loader */
			clocks = <&clk_pcluster>;
			operating-points-v2 = <&pcluster_opp>;
			capacity-dmips-mhz = <1024>;
		};

		cpu_p1: cpu@10101 {
			compatible = "apple,firestorm";
			device_type = "cpu";
			reg = <0x0 0x10101>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0>; /* To be filled by loader */
			clocks = <&clk_pcluster>;
			operating-points-v2 = <&pcluster_opp>;
			capacity-dmips-mhz = <1024>;
		};

		cpu_p2: cpu@10102 {
			compatible = "apple,firestorm";
			device_type = "cpu";
			reg = <0x0 0x10102>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0>; /* To be filled by loader */
			clocks = <&clk_pcluster>;
			operating-points-v2 = <&pcluster_opp>;
			capacity-dmips-mhz = <1024>;
		};

		cpu_p3: cpu@10103 {
			compatible = "apple,firestorm";
			device_type = "cpu";
			reg = <0x0 0x10103>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0>; /* To be filled by loader */
			clocks = <&clk_pcluster>;
			operating-points-v2 = <&pcluster_opp>;
			capacity-dmips-mhz = <1024>;
		};
	};

	ecluster_opp: opp-table-0 {
		compatible = "operating-points-v2";
		opp-shared;

		opp01 {
			opp-hz = /bits/ 64 <600000000>;
			opp-microvolt = <559000>;
			opp-level = <1>;
			clock-latency-ns = <7500>;
		};
		opp02 {
			opp-hz = /bits/ 64 <972000000>;
			opp-microvolt = <628000>;
			opp-level = <2>;
			clock-latency-ns = <22000>;
		};
		opp03 {
			opp-hz = /bits/ 64 <1332000000>;
			opp-microvolt = <684000>;
			opp-level = <3>;
			clock-latency-ns = <27000>;
		};
		opp04 {
			opp-hz = /bits/ 64 <1704000000>;
			opp-microvolt = <765000>;
			opp-level = <4>;
			clock-latency-ns = <33000>;
		};
		opp05 {
			opp-hz = /bits/ 64 <2064000000>;
			opp-microvolt = <868000>;
			opp-level = <5>;
			clock-latency-ns = <50000>;
		};
	};

	pcluster_opp: opp-table-1 {
		compatible = "operating-points-v2";
		opp-shared;

		opp01 {
			opp-hz = /bits/ 64 <600000000>;
			opp-microvolt = <781000>;
			opp-level = <1>;
			clock-latency-ns = <8000>;
			required-opps = <&mcc_lowperf>;
		};
		opp02 {
			opp-hz = /bits/ 64 <828000000>;
			opp-microvolt = <781000>;
			opp-level = <2>;
			clock-latency-ns = <19000>;
			required-opps = <&mcc_lowperf>;
		};
		opp03 {
			opp-hz = /bits/ 64 <1056000000>;
			opp-microvolt = <781000>;
			opp-level = <3>;
			clock-latency-ns = <21000>;
			required-opps = <&mcc_lowperf>;
		};
		opp04 {
			opp-hz = /bits/ 64 <1284000000>;
			opp-microvolt = <800000>;
			opp-level = <4>;
			clock-latency-ns = <23000>;
			required-opps = <&mcc_lowperf>;
		};
		opp05 {
			opp-hz = /bits/ 64 <1500000000>;
			opp-microvolt = <821000>;
			opp-level = <5>;
			clock-latency-ns = <24000>;
			required-opps = <&mcc_lowperf>;
		};
		opp06 {
			opp-hz = /bits/ 64 <1728000000>;
			opp-microvolt = <831000>;
			opp-level = <6>;
			clock-latency-ns = <29000>;
			required-opps = <&mcc_lowperf>;
		};
		opp07 {
			opp-hz = /bits/ 64 <1956000000>;
			opp-microvolt = <865000>;
			opp-level = <7>;
			clock-latency-ns = <31000>;
			required-opps = <&mcc_lowperf>;
		};
		opp08 {
			opp-hz = /bits/ 64 <2184000000>;
			opp-microvolt = <909000>;
			opp-level = <8>;
			clock-latency-ns = <34000>;
			required-opps = <&mcc_highperf>;
		};
		opp09 {
			opp-hz = /bits/ 64 <2388000000>;
			opp-microvolt = <953000>;
			opp-level = <9>;
			clock-latency-ns = <36000>;
			required-opps = <&mcc_highperf>;
		};
		opp10 {
			opp-hz = /bits/ 64 <2592000000>;
			opp-microvolt = <1003000>;
			opp-level = <10>;
			clock-latency-ns = <51000>;
			required-opps = <&mcc_highperf>;
		};
		opp11 {
			opp-hz = /bits/ 64 <2772000000>;
			opp-microvolt = <1053000>;
			opp-level = <11>;
			clock-latency-ns = <54000>;
			required-opps = <&mcc_highperf>;
		};
		opp12 {
			opp-hz = /bits/ 64 <2988000000>;
			opp-microvolt = <1081000>;
			opp-level = <12>;
			clock-latency-ns = <55000>;
			required-opps = <&mcc_highperf>;
		};
		opp13 {
			opp-hz = /bits/ 64 <3096000000>;
			opp-microvolt = <1081000>;
			opp-level = <13>;
			clock-latency-ns = <55000>;
			required-opps = <&mcc_highperf>;
		};
		opp14 {
			opp-hz = /bits/ 64 <3144000000>;
			opp-microvolt = <1081000>;
			opp-level = <14>;
			clock-latency-ns = <56000>;
			required-opps = <&mcc_highperf>;
		};
		opp15 {
			opp-hz = /bits/ 64 <3204000000>;
			opp-microvolt = <1081000>;
			opp-level = <15>;
			clock-latency-ns = <56000>;
			required-opps = <&mcc_highperf>;
		};
	};

	mcc_opp: opp-table-2 {
		compatible = "apple,mcc-operating-points";

		mcc_lowperf: opp0 {
			opp-level = <0>;
			apple,memory-perf-config = <0x813057f 0x1800180>;
		};
		mcc_highperf: opp1 {
			opp-level = <1>;
			apple,memory-perf-config = <0x133 0x55555340>;
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&aic>;
		interrupt-names = "phys", "virt", "hyp-phys", "hyp-virt";
		interrupts = <AIC_FIQ AIC_TMR_GUEST_PHYS IRQ_TYPE_LEVEL_HIGH>,
			     <AIC_FIQ AIC_TMR_GUEST_VIRT IRQ_TYPE_LEVEL_HIGH>,
			     <AIC_FIQ AIC_TMR_HV_PHYS IRQ_TYPE_LEVEL_HIGH>,
			     <AIC_FIQ AIC_TMR_HV_VIRT IRQ_TYPE_LEVEL_HIGH>;
	};

	clk24: clock-24m {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <24000000>;
		clock-output-names = "clk24";
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;

		ranges;
		nonposted-mmio;

		mcc: memory-controller@200200000 {
			compatible = "apple,t8103-mcc", "apple,mcc";
			#power-domain-cells = <0>;
			reg = <0x2 0x200000 0x0 0x200000>;
			operating-points-v2 = <&mcc_opp>;
			apple,num-channels = <8>;
		};

		clk_ecluster: clock-controller@210e20000 {
			compatible = "apple,t8103-cluster-clk", "apple,cluster-clk";
			#clock-cells = <0>;
			reg = <0x2 0x10e20000 0x0 0x4000>;
			operating-points-v2 = <&ecluster_opp>;
		};

		clk_pcluster: clock-controller@211e20000 {
			compatible = "apple,t8103-cluster-clk", "apple,cluster-clk";
			#clock-cells = <0>;
			reg = <0x2 0x11e20000 0x0 0x4000>;
			operating-points-v2 = <&pcluster_opp>;
			power-domains = <&mcc>;
		};

		serial0: serial@235200000 {
			compatible = "apple,s5l-uart";
			reg = <0x2 0x35200000 0x0 0x1000>;
			reg-io-width = <4>;
			interrupt-parent = <&aic>;
			interrupts = <AIC_IRQ 605 IRQ_TYPE_LEVEL_HIGH>;
			/*
			 * TODO: figure out the clocking properly, there may
			 * be a third selectable clock.
			 */
			clocks = <&clk24>, <&clk24>;
			clock-names = "uart", "clk_uart_baud0";
			status = "disabled";
		};

		aic: interrupt-controller@23b100000 {
			compatible = "apple,t8103-aic", "apple,aic";
			#interrupt-cells = <3>;
			interrupt-controller;
			reg = <0x2 0x3b100000 0x0 0x8000>;
		};
	};
};
