#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 27 16:15:26 2022
# Process ID: 7660
# Current directory: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log register_file.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source register_file.tcl
# Log file: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/register_file.vds
# Journal file: D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source register_file.tcl -notrace
Command: synth_design -top register_file -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32748 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 443.652 ; gain = 152.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Code Try/CODExperiment/Lab2/register_32_32.v:1]
	Parameter AW bound to: 5 - type: integer 
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file' (1#1) [D:/Code Try/CODExperiment/Lab2/register_32_32.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 506.090 ; gain = 214.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 506.090 ; gain = 214.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 506.090 ; gain = 214.766
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 506.090 ; gain = 214.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'rf_reg[0][0]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][1]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][2]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][3]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][4]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][5]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][6]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][7]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][8]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][9]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][10]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][11]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][12]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][13]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][14]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][15]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][16]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][17]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][18]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][19]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][20]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][21]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][22]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][23]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][24]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][25]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][26]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][27]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][28]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][29]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'rf_reg[0][30]' (FDRE) to 'rf_reg[0][31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rf_reg[0][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 677.098 ; gain = 385.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 685.973 ; gain = 394.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 685.973 ; gain = 394.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 685.973 ; gain = 394.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 685.973 ; gain = 394.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 685.973 ; gain = 394.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 685.973 ; gain = 394.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 685.973 ; gain = 394.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 685.973 ; gain = 394.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT5  |    64|
|3     |LUT6  |   543|
|4     |MUXF7 |   256|
|5     |FDRE  |   992|
|6     |IBUF  |    49|
|7     |OBUF  |    64|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1969|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 685.973 ; gain = 394.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 685.973 ; gain = 394.648
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 685.973 ; gain = 394.648
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'register_file' is not ideal for floorplanning, since the cellview 'register_file' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 784.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 784.527 ; gain = 493.203
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 784.527 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Code Try/CODExperiment/Lab2/project_1/project_1.runs/synth_1/register_file.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file register_file_utilization_synth.rpt -pb register_file_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 27 16:15:46 2022...
