Classic Timing Analyzer report for Lab_3
Sun May 20 16:37:24 2012
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                 ; To                                                                                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.394 ns                         ; DataIN[1]                                                                            ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1  ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.566 ns                         ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1] ; DataOUT[1]                                                                                                     ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.075 ns                        ; ReE/WrE                                                                              ; DataOUT[6]                                                                                                     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.474 ns                        ; AddressIN[6]                                                                         ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 263.44 MHz ( period = 3.796 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                      ;                                                                                                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                           ; To                                                                                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 263.44 MHz ( period = 3.796 ns )               ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]                           ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.638 ns                ;
; N/A   ; 294.64 MHz ( period = 3.394 ns )               ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[1]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.245 ns                ;
; N/A   ; 436.11 MHz ( period = 2.293 ns )               ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[0]                           ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 2.135 ns                ;
; N/A   ; 445.63 MHz ( period = 2.244 ns )               ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[4]                           ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 2.086 ns                ;
; N/A   ; 448.63 MHz ( period = 2.229 ns )               ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[3]                           ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 2.071 ns                ;
; N/A   ; 450.45 MHz ( period = 2.220 ns )               ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[5]                           ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 2.062 ns                ;
; N/A   ; 452.08 MHz ( period = 2.212 ns )               ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[2]                           ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 2.054 ns                ;
; N/A   ; 452.90 MHz ( period = 2.208 ns )               ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[6]                           ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 2.050 ns                ;
; N/A   ; 453.10 MHz ( period = 2.207 ns )               ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[7]                           ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 2.049 ns                ;
; N/A   ; 474.61 MHz ( period = 2.107 ns )               ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[3]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.958 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[7]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.768 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[2]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.741 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.728 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[5]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 1.694 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.691 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[4]                          ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.655 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[1]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[2]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[3]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[4]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[5]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg       ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[7]                         ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg0  ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1  ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a1~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg2  ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a2~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg3  ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a3~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg4  ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a4~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg5  ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a5~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6  ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a6~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg7  ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a7~porta_memory_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg6  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg7  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[0]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg6  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg7  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg6  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg7  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[2]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg6  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg7  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[3]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg6  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg7  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[4]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg6  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg7  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[5]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg6  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg7  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[6]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg6  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg7  ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[7]                          ; CLK        ; CLK      ; None                        ; None                      ; 1.623 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                          ;
+-------+--------------+------------+--------------+----------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                                                                                                             ; To Clock ;
+-------+--------------+------------+--------------+----------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.394 ns   ; DataIN[1]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A   ; None         ; 5.359 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A   ; None         ; 5.234 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A   ; None         ; 5.210 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A   ; None         ; 5.208 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A   ; None         ; 5.207 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A   ; None         ; 5.205 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A   ; None         ; 5.189 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A   ; None         ; 5.183 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A   ; None         ; 5.064 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A   ; None         ; 4.938 ns   ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A   ; None         ; 3.966 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A   ; None         ; 3.925 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A   ; None         ; 3.925 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A   ; None         ; 3.923 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A   ; None         ; 3.919 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A   ; None         ; 3.916 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A   ; None         ; 3.914 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A   ; None         ; 3.794 ns   ; DataIN[5]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A   ; None         ; 3.790 ns   ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A   ; None         ; 3.774 ns   ; DataIN[7]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A   ; None         ; 3.768 ns   ; DataIN[6]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A   ; None         ; 3.756 ns   ; DataIN[2]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A   ; None         ; 3.729 ns   ; DataIN[0]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A   ; None         ; 3.654 ns   ; DataIN[3]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A   ; None         ; 3.644 ns   ; DataIN[4]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A   ; None         ; 3.415 ns   ; AddressIN[1] ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg1  ; CLK      ;
; N/A   ; None         ; 3.413 ns   ; AddressIN[3] ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg3  ; CLK      ;
; N/A   ; None         ; 3.380 ns   ; AddressIN[5] ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg5  ; CLK      ;
; N/A   ; None         ; 3.367 ns   ; AddressIN[2] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A   ; None         ; 3.348 ns   ; AddressIN[3] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A   ; None         ; 3.344 ns   ; AddressIN[5] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 ; CLK      ;
; N/A   ; None         ; 3.309 ns   ; AddressIN[7] ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg7  ; CLK      ;
; N/A   ; None         ; 3.284 ns   ; AddressIN[1] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A   ; None         ; 3.273 ns   ; AddressIN[7] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg7 ; CLK      ;
; N/A   ; None         ; 3.256 ns   ; AddressIN[6] ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg6  ; CLK      ;
; N/A   ; None         ; 3.238 ns   ; AddressIN[0] ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg0  ; CLK      ;
; N/A   ; None         ; 3.219 ns   ; AddressIN[2] ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg2  ; CLK      ;
; N/A   ; None         ; 3.199 ns   ; AddressIN[4] ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg4  ; CLK      ;
; N/A   ; None         ; 2.911 ns   ; AddressIN[0] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
; N/A   ; None         ; 2.848 ns   ; AddressIN[4] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A   ; None         ; 2.699 ns   ; AddressIN[6] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 ; CLK      ;
+-------+--------------+------------+--------------+----------------------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                 ;
+-------+--------------+------------+---------------------------------------------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                  ; To         ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------+------------+------------+
; N/A   ; None         ; 8.566 ns   ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]  ; DataOUT[1] ; CLK        ;
; N/A   ; None         ; 8.164 ns   ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[1] ; DataOUT[1] ; CLK        ;
; N/A   ; None         ; 8.094 ns   ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[6]  ; DataOUT[6] ; CLK        ;
; N/A   ; None         ; 7.726 ns   ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[6] ; DataOUT[6] ; CLK        ;
; N/A   ; None         ; 7.342 ns   ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[7]  ; DataOUT[7] ; CLK        ;
; N/A   ; None         ; 7.337 ns   ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[4]  ; DataOUT[4] ; CLK        ;
; N/A   ; None         ; 7.093 ns   ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[2]  ; DataOUT[2] ; CLK        ;
; N/A   ; None         ; 7.052 ns   ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[7] ; DataOUT[7] ; CLK        ;
; N/A   ; None         ; 7.051 ns   ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[5]  ; DataOUT[5] ; CLK        ;
; N/A   ; None         ; 7.028 ns   ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[0]  ; DataOUT[0] ; CLK        ;
; N/A   ; None         ; 6.897 ns   ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[4] ; DataOUT[4] ; CLK        ;
; N/A   ; None         ; 6.778 ns   ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[3]  ; DataOUT[3] ; CLK        ;
; N/A   ; None         ; 6.771 ns   ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[2] ; DataOUT[2] ; CLK        ;
; N/A   ; None         ; 6.674 ns   ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[5] ; DataOUT[5] ; CLK        ;
; N/A   ; None         ; 6.656 ns   ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[3] ; DataOUT[3] ; CLK        ;
; N/A   ; None         ; 6.612 ns   ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|q_a[0] ; DataOUT[0] ; CLK        ;
+-------+--------------+------------+---------------------------------------------------------------------------------------+------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+-----------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To         ;
+-------+-------------------+-----------------+-----------+------------+
; N/A   ; None              ; 11.075 ns       ; ReE/WrE   ; DataOUT[6] ;
; N/A   ; None              ; 10.318 ns       ; ReE/WrE   ; DataOUT[7] ;
; N/A   ; None              ; 10.298 ns       ; ReE/WrE   ; DataOUT[4] ;
; N/A   ; None              ; 10.164 ns       ; DataIN[1] ; DataOUT[1] ;
; N/A   ; None              ; 10.129 ns       ; ROM/RAM   ; DataOUT[1] ;
; N/A   ; None              ; 10.089 ns       ; ReE/WrE   ; DataOUT[2] ;
; N/A   ; None              ; 10.038 ns       ; ReE/WrE   ; DataOUT[5] ;
; N/A   ; None              ; 9.969 ns        ; ReE/WrE   ; DataOUT[0] ;
; N/A   ; None              ; 9.811 ns        ; ROM/RAM   ; DataOUT[6] ;
; N/A   ; None              ; 9.759 ns        ; ReE/WrE   ; DataOUT[3] ;
; N/A   ; None              ; 9.654 ns        ; DataIN[6] ; DataOUT[6] ;
; N/A   ; None              ; 9.637 ns        ; ReE/WrE   ; DataOUT[1] ;
; N/A   ; None              ; 9.060 ns        ; ROM/RAM   ; DataOUT[7] ;
; N/A   ; None              ; 9.016 ns        ; ROM/RAM   ; DataOUT[4] ;
; N/A   ; None              ; 8.909 ns        ; DataIN[7] ; DataOUT[7] ;
; N/A   ; None              ; 8.795 ns        ; ROM/RAM   ; DataOUT[2] ;
; N/A   ; None              ; 8.750 ns        ; ROM/RAM   ; DataOUT[5] ;
; N/A   ; None              ; 8.737 ns        ; DataIN[4] ; DataOUT[4] ;
; N/A   ; None              ; 8.701 ns        ; ROM/RAM   ; DataOUT[0] ;
; N/A   ; None              ; 8.637 ns        ; DataIN[2] ; DataOUT[2] ;
; N/A   ; None              ; 8.625 ns        ; DataIN[5] ; DataOUT[5] ;
; N/A   ; None              ; 8.465 ns        ; ROM/RAM   ; DataOUT[3] ;
; N/A   ; None              ; 8.464 ns        ; DataIN[0] ; DataOUT[0] ;
; N/A   ; None              ; 8.203 ns        ; DataIN[3] ; DataOUT[3] ;
+-------+-------------------+-----------------+-----------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                 ;
+---------------+-------------+-----------+--------------+----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                                                                                             ; To Clock ;
+---------------+-------------+-----------+--------------+----------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.474 ns ; AddressIN[6] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6 ; CLK      ;
; N/A           ; None        ; -2.623 ns ; AddressIN[4] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A           ; None        ; -2.686 ns ; AddressIN[0] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
; N/A           ; None        ; -2.974 ns ; AddressIN[4] ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg4  ; CLK      ;
; N/A           ; None        ; -2.994 ns ; AddressIN[2] ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg2  ; CLK      ;
; N/A           ; None        ; -3.013 ns ; AddressIN[0] ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg0  ; CLK      ;
; N/A           ; None        ; -3.031 ns ; AddressIN[6] ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg6  ; CLK      ;
; N/A           ; None        ; -3.048 ns ; AddressIN[7] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg7 ; CLK      ;
; N/A           ; None        ; -3.059 ns ; AddressIN[1] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A           ; None        ; -3.084 ns ; AddressIN[7] ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg7  ; CLK      ;
; N/A           ; None        ; -3.119 ns ; AddressIN[5] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg5 ; CLK      ;
; N/A           ; None        ; -3.123 ns ; AddressIN[3] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A           ; None        ; -3.142 ns ; AddressIN[2] ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A           ; None        ; -3.155 ns ; AddressIN[5] ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg5  ; CLK      ;
; N/A           ; None        ; -3.188 ns ; AddressIN[3] ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg3  ; CLK      ;
; N/A           ; None        ; -3.190 ns ; AddressIN[1] ; lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|ram_block1a0~porta_address_reg1  ; CLK      ;
; N/A           ; None        ; -3.419 ns ; DataIN[4]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A           ; None        ; -3.419 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A           ; None        ; -3.426 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A           ; None        ; -3.426 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A           ; None        ; -3.429 ns ; DataIN[3]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A           ; None        ; -3.432 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A           ; None        ; -3.434 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A           ; None        ; -3.437 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A           ; None        ; -3.440 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A           ; None        ; -3.480 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A           ; None        ; -3.504 ns ; DataIN[0]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A           ; None        ; -3.531 ns ; DataIN[2]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A           ; None        ; -3.543 ns ; DataIN[6]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A           ; None        ; -3.549 ns ; DataIN[7]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A           ; None        ; -3.565 ns ; ROM/RAM      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A           ; None        ; -3.569 ns ; DataIN[5]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A           ; None        ; -4.642 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
; N/A           ; None        ; -4.698 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg6  ; CLK      ;
; N/A           ; None        ; -4.701 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg5  ; CLK      ;
; N/A           ; None        ; -4.706 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg7  ; CLK      ;
; N/A           ; None        ; -4.714 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg4  ; CLK      ;
; N/A           ; None        ; -4.716 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg3  ; CLK      ;
; N/A           ; None        ; -4.720 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg2  ; CLK      ;
; N/A           ; None        ; -4.748 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg0  ; CLK      ;
; N/A           ; None        ; -4.839 ns ; ReE/WrE      ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_we_reg       ; CLK      ;
; N/A           ; None        ; -5.169 ns ; DataIN[1]    ; lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1  ; CLK      ;
+---------------+-------------+-----------+--------------+----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun May 20 16:37:24 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 263.44 MHz between source memory "lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]" and destination memory "lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1" (period= 3.796 ns)
    Info: + Longest memory to memory delay is 3.638 ns
        Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]'
        Info: 2: + IC(1.595 ns) + CELL(0.154 ns) = 1.800 ns; Loc. = LCCOMB_X22_Y21_N18; Fanout = 2; COMB Node = 'inst[1]~14'
        Info: 3: + IC(1.179 ns) + CELL(0.053 ns) = 3.032 ns; Loc. = LCCOMB_X21_Y8_N22; Fanout = 1; COMB Node = 'inst16[1]~6'
        Info: 4: + IC(0.510 ns) + CELL(0.096 ns) = 3.638 ns; Loc. = M4K_X20_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 0.354 ns ( 9.73 % )
        Info: Total interconnect delay = 3.284 ns ( 90.27 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 2.329 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.651 ns) + CELL(0.481 ns) = 2.329 ns; Loc. = M4K_X20_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1'
            Info: Total cell delay = 1.335 ns ( 57.32 % )
            Info: Total interconnect delay = 0.994 ns ( 42.68 % )
        Info: - Longest clock path from clock "CLK" to source memory is 2.329 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.660 ns) + CELL(0.472 ns) = 2.329 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]'
            Info: Total cell delay = 1.326 ns ( 56.93 % )
            Info: Total interconnect delay = 1.003 ns ( 43.07 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Micro setup delay of destination is 0.022 ns
Info: tsu for memory "lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1" (data pin = "DataIN[1]", clock pin = "CLK") is 5.394 ns
    Info: + Longest pin to memory delay is 7.701 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 1; PIN Node = 'DataIN[1]'
        Info: 2: + IC(4.669 ns) + CELL(0.357 ns) = 5.863 ns; Loc. = LCCOMB_X22_Y21_N18; Fanout = 2; COMB Node = 'inst[1]~14'
        Info: 3: + IC(1.179 ns) + CELL(0.053 ns) = 7.095 ns; Loc. = LCCOMB_X21_Y8_N22; Fanout = 1; COMB Node = 'inst16[1]~6'
        Info: 4: + IC(0.510 ns) + CELL(0.096 ns) = 7.701 ns; Loc. = M4K_X20_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 1.343 ns ( 17.44 % )
        Info: Total interconnect delay = 6.358 ns ( 82.56 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "CLK" to destination memory is 2.329 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.651 ns) + CELL(0.481 ns) = 2.329 ns; Loc. = M4K_X20_Y8; Fanout = 1; MEM Node = 'lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 1.335 ns ( 57.32 % )
        Info: Total interconnect delay = 0.994 ns ( 42.68 % )
Info: tco from clock "CLK" to destination pin "DataOUT[1]" through memory "lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]" is 8.566 ns
    Info: + Longest clock path from clock "CLK" to source memory is 2.329 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.660 ns) + CELL(0.472 ns) = 2.329 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]'
        Info: Total cell delay = 1.326 ns ( 56.93 % )
        Info: Total interconnect delay = 1.003 ns ( 43.07 % )
    Info: + Micro clock to output delay of source is 0.136 ns
    Info: + Longest memory to pin delay is 6.101 ns
        Info: 1: + IC(0.000 ns) + CELL(0.051 ns) = 0.051 ns; Loc. = M4K_X32_Y7; Fanout = 1; MEM Node = 'lpm_rom6:inst1|altsyncram:altsyncram_component|altsyncram_fr61:auto_generated|q_a[1]'
        Info: 2: + IC(1.595 ns) + CELL(0.154 ns) = 1.800 ns; Loc. = LCCOMB_X22_Y21_N18; Fanout = 2; COMB Node = 'inst[1]~14'
        Info: 3: + IC(2.359 ns) + CELL(1.942 ns) = 6.101 ns; Loc. = PIN_U7; Fanout = 0; PIN Node = 'DataOUT[1]'
        Info: Total cell delay = 2.147 ns ( 35.19 % )
        Info: Total interconnect delay = 3.954 ns ( 64.81 % )
Info: Longest tpd from source pin "ReE/WrE" to destination pin "DataOUT[6]" is 11.075 ns
    Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_F5; Fanout = 25; PIN Node = 'ReE/WrE'
    Info: 2: + IC(5.469 ns) + CELL(0.346 ns) = 6.625 ns; Loc. = LCCOMB_X21_Y8_N4; Fanout = 2; COMB Node = 'inst[6]~9'
    Info: 3: + IC(2.296 ns) + CELL(2.154 ns) = 11.075 ns; Loc. = PIN_C1; Fanout = 0; PIN Node = 'DataOUT[6]'
    Info: Total cell delay = 3.310 ns ( 29.89 % )
    Info: Total interconnect delay = 7.765 ns ( 70.11 % )
Info: th for memory "lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6" (data pin = "AddressIN[6]", clock pin = "CLK") is -2.474 ns
    Info: + Longest clock path from clock "CLK" to destination memory is 2.329 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 49; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.651 ns) + CELL(0.481 ns) = 2.329 ns; Loc. = M4K_X20_Y8; Fanout = 8; MEM Node = 'lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6'
        Info: Total cell delay = 1.335 ns ( 57.32 % )
        Info: Total interconnect delay = 0.994 ns ( 42.68 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 5.006 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V11; Fanout = 2; PIN Node = 'AddressIN[6]'
        Info: 2: + IC(4.076 ns) + CELL(0.103 ns) = 5.006 ns; Loc. = M4K_X20_Y8; Fanout = 8; MEM Node = 'lpm_ram_io:RAM|altram:sram|altsyncram:ram_block|altsyncram_aa91:auto_generated|ram_block1a0~porta_address_reg6'
        Info: Total cell delay = 0.930 ns ( 18.58 % )
        Info: Total interconnect delay = 4.076 ns ( 81.42 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 172 megabytes
    Info: Processing ended: Sun May 20 16:37:24 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


