{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 10:36:59 2006 " "Info: Processing started: Tue Dec 12 10:36:59 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off t51_elektor -c ex24 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off t51_elektor -c ex24" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ex24 EP1C12F256C6 " "Info: Selected device EP1C12F256C6 for design \"ex24\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "ICUT_CUT_YGR_PLL_CAN_ACHIEVE_RATIO_AND_PHASE_SHIFT" "altpll0:\\use_dll:dll\|altpll:altpll_component\|pll " "Info: Implementing parameter values for PLL \"altpll0:\\use_dll:dll\|altpll:altpll_component\|pll\"" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 port" {  } {  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0}  } { { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } } { "../rtl/FPGA/altpll0.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/altpll0.vhd" 133 -1 0 } } { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 118 -1 0 } }  } 0 0 "Implementing parameter values for PLL \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6F256C6 " "Info: Device EP1C6F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0}
{ "Info" "IFYGR_FYGR_PLL_CLK_PROMOTION" "" "Info: Promoted PLL clock signals" { { "Info" "IFYGR_FYGR_PLL_PROMOTE_GCLK_USER" "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0 " "Info: Promoted signal \"altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0\" to use global clock (user assigned)" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0" } { 0 "altpll0:\\use_dll:dll\|altpll:altpll_component\|_clk0" } } } } { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 118 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 767 3 0 } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altpll0:\use_dll:dll|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Promoted signal \"%1!s!\" to use global clock (user assigned)" 0 0}  } {  } 0 0 "Promoted PLL clock signals" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "PLL Placement Operation " "Info: Completed PLL Placement Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "mrx_clk_pad_i Global clock " "Info: Automatically promoted signal \"mrx_clk_pad_i\" to use Global clock" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 57 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "mrx_clk_pad_i " "Info: Pin \"mrx_clk_pad_i\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 57 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "mrx_clk_pad_i" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mrx_clk_pad_i } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mrx_clk_pad_i } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "mtx_clk_pad_i Global clock " "Info: Automatically promoted signal \"mtx_clk_pad_i\" to use Global clock" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 52 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "mtx_clk_pad_i " "Info: Pin \"mtx_clk_pad_i\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 52 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "mtx_clk_pad_i" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mtx_clk_pad_i } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { mtx_clk_pad_i } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "altera_internal_jtag~TCKUTAP Global clock " "Info: Automatically promoted signal \"altera_internal_jtag~TCKUTAP\" to use Global clock" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TDO" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "Reset_n Global clock " "Info: Automatically promoted some destinations of signal \"Reset_n\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ETH_Reset_o " "Info: Destination \"ETH_Reset_o\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 50 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[4\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[4\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[5\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[5\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[6\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[6\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[7\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[7\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[0\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[0\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[1\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[1\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[3\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[3\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[2\] " "Info: Destination \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|wrdata_r\[2\]\" may be non-global or may not use global clock" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1\|ResetByteCnt~30 " "Info: Destination \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1\|ResetByteCnt~30\" may be non-global or may not use global clock" {  } { { "../rtl/Ethernet/OC/eth_transmitcontrol.v" "" { Text "C:/altera/FPGA_course/ex24/rtl/Ethernet/OC/eth_transmitcontrol.v" 135 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0}  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 97 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL Global clock " "Info: Automatically promoted signal \"sld_hub:sld_hub_inst\|CLR_SIGNAL\" to use Global clock" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|hub_tdo~1004 " "Info: Destination \"sld_hub:sld_hub_inst\|hub_tdo~1004\" may be non-global or may not use global clock" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg " "Info: Destination \"T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|is_in_use_reg\" may be non-global or may not use global clock" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 708 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process4~0 " "Info: Destination \"T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|process4~0\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0}  } { { "../../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] Global clock " "Info: Automatically promoted some destinations of signal \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] " "Info: Destination \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]\" may be non-global or may not use global clock" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[1\] " "Info: Destination \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[1\]\" may be non-global or may not use global clock" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0}  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:03 " "Info: Finished register packing: elapsed time is 00:00:03" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_nCE " "Warning: Node \"FLASH_nCE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "FLASH_nCE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_nOE " "Warning: Node \"FLASH_nOE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "FLASH_nOE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_nWR " "Warning: Node \"FLASH_nWR\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "FLASH_nWR" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[0\] " "Warning: Node \"SRAM2_ADR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[10\] " "Warning: Node \"SRAM2_ADR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[11\] " "Warning: Node \"SRAM2_ADR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[12\] " "Warning: Node \"SRAM2_ADR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[13\] " "Warning: Node \"SRAM2_ADR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[14\] " "Warning: Node \"SRAM2_ADR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[15\] " "Warning: Node \"SRAM2_ADR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[16\] " "Warning: Node \"SRAM2_ADR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[17\] " "Warning: Node \"SRAM2_ADR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[1\] " "Warning: Node \"SRAM2_ADR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[2\] " "Warning: Node \"SRAM2_ADR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[3\] " "Warning: Node \"SRAM2_ADR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[4\] " "Warning: Node \"SRAM2_ADR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[5\] " "Warning: Node \"SRAM2_ADR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[6\] " "Warning: Node \"SRAM2_ADR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[7\] " "Warning: Node \"SRAM2_ADR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[8\] " "Warning: Node \"SRAM2_ADR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_ADR\[9\] " "Warning: Node \"SRAM2_ADR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_ADR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_DB\[0\] " "Warning: Node \"SRAM2_DB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_DB\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_DB\[1\] " "Warning: Node \"SRAM2_DB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_DB\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_DB\[2\] " "Warning: Node \"SRAM2_DB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_DB\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_DB\[3\] " "Warning: Node \"SRAM2_DB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_DB\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_DB\[4\] " "Warning: Node \"SRAM2_DB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_DB\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_DB\[5\] " "Warning: Node \"SRAM2_DB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_DB\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_DB\[6\] " "Warning: Node \"SRAM2_DB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_DB\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_DB\[7\] " "Warning: Node \"SRAM2_DB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_DB\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_nBE\[0\] " "Warning: Node \"SRAM2_nBE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_nBE\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_nBE\[1\] " "Warning: Node \"SRAM2_nBE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_nBE\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_nCS " "Warning: Node \"SRAM2_nCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_nCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_nOE " "Warning: Node \"SRAM2_nOE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_nOE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM2_nWR " "Warning: Node \"SRAM2_nWR\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM2_nWR" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VgaBl0 " "Warning: Node \"VgaBl0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "VgaBl0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VgaBl1 " "Warning: Node \"VgaBl1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "VgaBl1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VgaGr0 " "Warning: Node \"VgaGr0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "VgaGr0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VgaGr1 " "Warning: Node \"VgaGr1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "VgaGr1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VgaHsync " "Warning: Node \"VgaHsync\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "VgaHsync" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VgaRd0 " "Warning: Node \"VgaRd0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "VgaRd0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VgaRd1 " "Warning: Node \"VgaRd1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "VgaRd1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VgaVsync " "Warning: Node \"VgaVsync\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "VgaVsync" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:08 " "Info: Fitter placement preparation operations ending: elapsed time is 00:01:08" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:45 " "Info: Fitter placement operations ending: elapsed time is 00:00:45" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "29.344 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 29.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|ram_block1a0~portb_address_reg7 1 MEM M4K_X19_Y8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X19_Y8; Fanout = 1; MEM Node = 'T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|ram_block1a0~portb_address_reg7'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a0~portb_address_reg7 } "NODE_NAME" } } { "db/altsyncram_49p1.tdf" "" { Text "C:/altera/FPGA_course/ex24/syn/db/altsyncram_49p1.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.321 ns) 3.321 ns T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|q_b\[0\] 2 MEM M4K_X19_Y8 1 " "Info: 2: + IC(0.000 ns) + CELL(3.321 ns) = 3.321 ns; Loc. = M4K_X19_Y8; Fanout = 1; MEM Node = 'T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\|q_b\[0\]'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.321 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a0~portb_address_reg7 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_49p1.tdf" "" { Text "C:/altera/FPGA_course/ex24/syn/db/altsyncram_49p1.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.340 ns) 4.289 ns T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Mem_A\[0\]~96 3 COMB LAB_X17_Y8 3 " "Info: 3: + IC(0.628 ns) + CELL(0.340 ns) = 4.289 ns; Loc. = LAB_X17_Y8; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Mem_A\[0\]~96'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.968 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[0] T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_A[0]~96 } "NODE_NAME" } } { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T51_RAM_altera.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.162 ns) + CELL(0.340 ns) 4.791 ns T8052:u0\|T51:core51\|Op_A\[0\]~472 4 COMB LAB_X17_Y8 23 " "Info: 4: + IC(0.162 ns) + CELL(0.340 ns) = 4.791 ns; Loc. = LAB_X17_Y8; Fanout = 23; COMB Node = 'T8052:u0\|T51:core51\|Op_A\[0\]~472'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_A[0]~96 T8052:u0|T51:core51|Op_A[0]~472 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.340 ns) 5.820 ns T8052:u0\|T51:core51\|T51_ALU:alu\|B_i~710 5 COMB LAB_X18_Y9 3 " "Info: 5: + IC(0.689 ns) + CELL(0.340 ns) = 5.820 ns; Loc. = LAB_X18_Y9; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|B_i~710'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.029 ns" { T8052:u0|T51:core51|Op_A[0]~472 T8052:u0|T51:core51|T51_ALU:alu|B_i~710 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.443 ns) 6.557 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~118COUT1_129 6 COMB LAB_X18_Y9 2 " "Info: 6: + IC(0.294 ns) + CELL(0.443 ns) = 6.557 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~118COUT1_129'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.737 ns" { T8052:u0|T51:core51|T51_ALU:alu|B_i~710 T8052:u0|T51:core51|T51_ALU:alu|Add0~118COUT1_129 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_Pack.vhd" 429 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 6.619 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~116COUT1 7 COMB LAB_X18_Y9 2 " "Info: 7: + IC(0.000 ns) + CELL(0.062 ns) = 6.619 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~116COUT1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add0~118COUT1_129 T8052:u0|T51:core51|T51_ALU:alu|Add0~116COUT1 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_Pack.vhd" 429 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.199 ns) 6.818 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~122 8 COMB LAB_X18_Y9 2 " "Info: 8: + IC(0.000 ns) + CELL(0.199 ns) = 6.818 ns; Loc. = LAB_X18_Y9; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~122'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.199 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add0~116COUT1 T8052:u0|T51:core51|T51_ALU:alu|Add0~122 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_Pack.vhd" 429 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.523 ns) 7.341 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~125 9 COMB LAB_X18_Y9 3 " "Info: 9: + IC(0.000 ns) + CELL(0.523 ns) = 7.341 ns; Loc. = LAB_X18_Y9; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add0~125'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.523 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add0~122 T8052:u0|T51:core51|T51_ALU:alu|Add0~125 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_Pack.vhd" 429 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.443 ns) 8.555 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~102COUT1_104 10 COMB LAB_X14_Y9 2 " "Info: 10: + IC(0.771 ns) + CELL(0.443 ns) = 8.555 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~102COUT1_104'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.214 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add0~125 T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_104 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_Pack.vhd" 429 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 8.617 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~96COUT1 11 COMB LAB_X14_Y9 2 " "Info: 11: + IC(0.000 ns) + CELL(0.062 ns) = 8.617 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~96COUT1'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_104 T8052:u0|T51:core51|T51_ALU:alu|Add2~96COUT1 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_Pack.vhd" 429 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 8.679 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~98COUT1_105 12 COMB LAB_X14_Y9 2 " "Info: 12: + IC(0.000 ns) + CELL(0.062 ns) = 8.679 ns; Loc. = LAB_X14_Y9; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~98COUT1_105'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~96COUT1 T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_105 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_Pack.vhd" 429 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.062 ns) 8.741 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~100COUT1_106 13 COMB LAB_X14_Y9 1 " "Info: 13: + IC(0.000 ns) + CELL(0.062 ns) = 8.741 ns; Loc. = LAB_X14_Y9; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~100COUT1_106'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.062 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_105 T8052:u0|T51:core51|T51_ALU:alu|Add2~100COUT1_106 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_Pack.vhd" 429 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.468 ns) 9.209 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~93 14 COMB LAB_X14_Y9 3 " "Info: 14: + IC(0.000 ns) + CELL(0.468 ns) = 9.209 ns; Loc. = LAB_X14_Y9; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add2~93'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.468 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~100COUT1_106 T8052:u0|T51:core51|T51_ALU:alu|Add2~93 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_Pack.vhd" 429 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.340 ns) 10.238 ns T8052:u0\|T51:core51\|T51_ALU:alu\|Add5~152 15 COMB LAB_X13_Y8 2 " "Info: 15: + IC(0.689 ns) + CELL(0.340 ns) = 10.238 ns; Loc. = LAB_X13_Y8; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|Add5~152'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.029 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add2~93 T8052:u0|T51:core51|T51_ALU:alu|Add5~152 } "NODE_NAME" } } { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_Pack.vhd" 429 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.048 ns) + CELL(0.454 ns) 10.740 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15210 16 COMB LAB_X13_Y8 1 " "Info: 16: + IC(0.048 ns) + CELL(0.454 ns) = 10.740 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15210'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|T51_ALU:alu|Add5~152 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15210 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.162 ns) + CELL(0.340 ns) 11.242 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15211 17 COMB LAB_X13_Y8 1 " "Info: 17: + IC(0.162 ns) + CELL(0.340 ns) = 11.242 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15211'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15210 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15211 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.162 ns) + CELL(0.340 ns) 11.744 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15212 18 COMB LAB_X13_Y8 1 " "Info: 18: + IC(0.162 ns) + CELL(0.340 ns) = 11.744 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15212'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15211 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15212 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.088 ns) 12.246 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15213 19 COMB LAB_X13_Y8 1 " "Info: 19: + IC(0.414 ns) + CELL(0.088 ns) = 12.246 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15213'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15212 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15213 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.088 ns) 12.748 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15214 20 COMB LAB_X13_Y8 1 " "Info: 20: + IC(0.414 ns) + CELL(0.088 ns) = 12.748 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15214'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15213 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15214 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.088 ns) 13.250 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15215 21 COMB LAB_X13_Y8 1 " "Info: 21: + IC(0.414 ns) + CELL(0.088 ns) = 13.250 ns; Loc. = LAB_X13_Y8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15215'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15214 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15215 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.225 ns) 14.293 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15216 22 COMB LAB_X12_Y6 1 " "Info: 22: + IC(0.818 ns) + CELL(0.225 ns) = 14.293 ns; Loc. = LAB_X12_Y6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15216'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.043 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15215 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15216 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.048 ns) + CELL(0.454 ns) 14.795 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15217 23 COMB LAB_X12_Y6 1 " "Info: 23: + IC(0.048 ns) + CELL(0.454 ns) = 14.795 ns; Loc. = LAB_X12_Y6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15217'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15216 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15217 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.048 ns) + CELL(0.454 ns) 15.297 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15218 24 COMB LAB_X12_Y6 1 " "Info: 24: + IC(0.048 ns) + CELL(0.454 ns) = 15.297 ns; Loc. = LAB_X12_Y6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15218'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15217 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15218 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.162 ns) + CELL(0.340 ns) 15.799 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15219 25 COMB LAB_X12_Y6 1 " "Info: 25: + IC(0.162 ns) + CELL(0.340 ns) = 15.799 ns; Loc. = LAB_X12_Y6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15219'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15218 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15219 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.162 ns) + CELL(0.340 ns) 16.301 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15220 26 COMB LAB_X12_Y6 1 " "Info: 26: + IC(0.162 ns) + CELL(0.340 ns) = 16.301 ns; Loc. = LAB_X12_Y6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q~15220'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15219 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15220 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.225 ns) 16.803 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q\[7\]~15241 27 COMB LAB_X12_Y6 1 " "Info: 27: + IC(0.277 ns) + CELL(0.225 ns) = 16.803 ns; Loc. = LAB_X12_Y6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q\[7\]~15241'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15220 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15241 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.162 ns) + CELL(0.340 ns) 17.305 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q\[7\]~15221 28 COMB LAB_X12_Y6 1 " "Info: 28: + IC(0.162 ns) + CELL(0.340 ns) = 17.305 ns; Loc. = LAB_X12_Y6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q\[7\]~15221'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15241 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15221 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.162 ns) + CELL(0.340 ns) 17.807 ns T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q\[7\]~15222 29 COMB LAB_X12_Y6 2 " "Info: 29: + IC(0.162 ns) + CELL(0.340 ns) = 17.807 ns; Loc. = LAB_X12_Y6; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|T51_ALU:alu\|ACC_Q\[7\]~15222'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15221 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15222 } "NODE_NAME" } } { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51_ALU.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.225 ns) 19.612 ns T8052:u0\|T51:core51\|Next_ACC_Z~61 30 COMB LAB_X22_Y8 1 " "Info: 30: + IC(1.580 ns) + CELL(0.225 ns) = 19.612 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Next_ACC_Z~61'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.805 ns" { T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15222 T8052:u0|T51:core51|Next_ACC_Z~61 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.162 ns) + CELL(0.340 ns) 20.114 ns T8052:u0\|T51:core51\|process12~1224 31 COMB LAB_X22_Y8 3 " "Info: 31: + IC(0.162 ns) + CELL(0.340 ns) = 20.114 ns; Loc. = LAB_X22_Y8; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|process12~1224'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|Next_ACC_Z~61 T8052:u0|T51:core51|process12~1224 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.088 ns) 20.616 ns T8052:u0\|T51:core51\|J_Skip~215 32 COMB LAB_X22_Y8 3 " "Info: 32: + IC(0.414 ns) + CELL(0.088 ns) = 20.616 ns; Loc. = LAB_X22_Y8; Fanout = 3; COMB Node = 'T8052:u0\|T51:core51\|J_Skip~215'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|process12~1224 T8052:u0|T51:core51|J_Skip~215 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 173 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.225 ns) 21.118 ns T8052:u0\|T51:core51\|IStart~49 33 COMB LAB_X22_Y8 6 " "Info: 33: + IC(0.277 ns) + CELL(0.225 ns) = 21.118 ns; Loc. = LAB_X22_Y8; Fanout = 6; COMB Node = 'T8052:u0\|T51:core51\|IStart~49'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|J_Skip~215 T8052:u0|T51:core51|IStart~49 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.088 ns) 21.620 ns T8052:u0\|T51:core51\|Stall_pipe~675 34 COMB LAB_X22_Y8 1 " "Info: 34: + IC(0.414 ns) + CELL(0.088 ns) = 21.620 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|Stall_pipe~675'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|IStart~49 T8052:u0|T51:core51|Stall_pipe~675 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.088 ns) 22.122 ns T8052:u0\|T51:core51\|NPC~1954 35 COMB LAB_X22_Y8 1 " "Info: 35: + IC(0.414 ns) + CELL(0.088 ns) = 22.122 ns; Loc. = LAB_X22_Y8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|NPC~1954'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|Stall_pipe~675 T8052:u0|T51:core51|NPC~1954 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.340 ns) 22.847 ns T8052:u0\|T51:core51\|NPC~1955 36 COMB LAB_X23_Y8 1 " "Info: 36: + IC(0.385 ns) + CELL(0.340 ns) = 22.847 ns; Loc. = LAB_X23_Y8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|NPC~1955'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.725 ns" { T8052:u0|T51:core51|NPC~1954 T8052:u0|T51:core51|NPC~1955 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.162 ns) + CELL(0.340 ns) 23.349 ns T8052:u0\|T51:core51\|NPC~1956 37 COMB LAB_X23_Y8 1 " "Info: 37: + IC(0.162 ns) + CELL(0.340 ns) = 23.349 ns; Loc. = LAB_X23_Y8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|NPC~1956'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|NPC~1955 T8052:u0|T51:core51|NPC~1956 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.048 ns) + CELL(0.454 ns) 23.851 ns T8052:u0\|T51:core51\|NPC~1957 38 COMB LAB_X23_Y8 1 " "Info: 38: + IC(0.048 ns) + CELL(0.454 ns) = 23.851 ns; Loc. = LAB_X23_Y8; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|NPC~1957'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|NPC~1956 T8052:u0|T51:core51|NPC~1957 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.454 ns) 24.894 ns T8052:u0\|T51:core51\|NPC~1961 39 COMB LAB_X24_Y6 1 " "Info: 39: + IC(0.589 ns) + CELL(0.454 ns) = 24.894 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|NPC~1961'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.043 ns" { T8052:u0|T51:core51|NPC~1957 T8052:u0|T51:core51|NPC~1961 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.162 ns) + CELL(0.340 ns) 25.396 ns T8052:u0\|T51:core51\|ROM_Addr\[4\]~4709 40 COMB LAB_X24_Y6 1 " "Info: 40: + IC(0.162 ns) + CELL(0.340 ns) = 25.396 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[4\]~4709'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|NPC~1961 T8052:u0|T51:core51|ROM_Addr[4]~4709 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.225 ns) 25.898 ns T8052:u0\|T51:core51\|ROM_Addr\[4\]~4710 41 COMB LAB_X24_Y6 2 " "Info: 41: + IC(0.277 ns) + CELL(0.225 ns) = 25.898 ns; Loc. = LAB_X24_Y6; Fanout = 2; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[4\]~4710'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.502 ns" { T8052:u0|T51:core51|ROM_Addr[4]~4709 T8052:u0|T51:core51|ROM_Addr[4]~4710 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.340 ns) 26.441 ns T8052:u0\|T51:core51\|ROM_Addr\[4\]~4711 42 COMB LAB_X24_Y6 32 " "Info: 42: + IC(0.203 ns) + CELL(0.340 ns) = 26.441 ns; Loc. = LAB_X24_Y6; Fanout = 32; COMB Node = 'T8052:u0\|T51:core51\|ROM_Addr\[4\]~4711'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.543 ns" { T8052:u0|T51:core51|ROM_Addr[4]~4710 T8052:u0|T51:core51|ROM_Addr[4]~4711 } "NODE_NAME" } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/T51.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.608 ns) + CELL(0.295 ns) 29.344 ns T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|altsyncram_25o2:altsyncram1\|ram_block3a8~porta_address_reg4 43 MEM M4K_X19_Y24 1 " "Info: 43: + IC(2.608 ns) + CELL(0.295 ns) = 29.344 ns; Loc. = M4K_X19_Y24; Fanout = 1; MEM Node = 'T8052:u0\|rom_cyclone14k:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_dsk1:auto_generated\|altsyncram_25o2:altsyncram1\|ram_block3a8~porta_address_reg4'" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.903 ns" { T8052:u0|T51:core51|ROM_Addr[4]~4711 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_25o2.tdf" "" { Text "C:/altera/FPGA_course/ex24/syn/db/altsyncram_25o2.tdf" 326 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.963 ns ( 50.99 % ) " "Info: Total cell delay = 14.963 ns ( 50.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.381 ns ( 49.01 % ) " "Info: Total interconnect delay = 14.381 ns ( 49.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "29.344 ns" { T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|ram_block1a0~portb_address_reg7 T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|iram_cyclone:IRAM|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_49p1:auto_generated|q_b[0] T8052:u0|T51:core51|T51_RAM_Altera:\Altera_MODEL:ram|Mem_A[0]~96 T8052:u0|T51:core51|Op_A[0]~472 T8052:u0|T51:core51|T51_ALU:alu|B_i~710 T8052:u0|T51:core51|T51_ALU:alu|Add0~118COUT1_129 T8052:u0|T51:core51|T51_ALU:alu|Add0~116COUT1 T8052:u0|T51:core51|T51_ALU:alu|Add0~122 T8052:u0|T51:core51|T51_ALU:alu|Add0~125 T8052:u0|T51:core51|T51_ALU:alu|Add2~102COUT1_104 T8052:u0|T51:core51|T51_ALU:alu|Add2~96COUT1 T8052:u0|T51:core51|T51_ALU:alu|Add2~98COUT1_105 T8052:u0|T51:core51|T51_ALU:alu|Add2~100COUT1_106 T8052:u0|T51:core51|T51_ALU:alu|Add2~93 T8052:u0|T51:core51|T51_ALU:alu|Add5~152 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15210 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15211 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15212 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15213 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15214 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15215 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15216 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15217 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15218 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15219 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q~15220 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15241 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15221 T8052:u0|T51:core51|T51_ALU:alu|ACC_Q[7]~15222 T8052:u0|T51:core51|Next_ACC_Z~61 T8052:u0|T51:core51|process12~1224 T8052:u0|T51:core51|J_Skip~215 T8052:u0|T51:core51|IStart~49 T8052:u0|T51:core51|Stall_pipe~675 T8052:u0|T51:core51|NPC~1954 T8052:u0|T51:core51|NPC~1955 T8052:u0|T51:core51|NPC~1956 T8052:u0|T51:core51|NPC~1957 T8052:u0|T51:core51|NPC~1961 T8052:u0|T51:core51|ROM_Addr[4]~4709 T8052:u0|T51:core51|ROM_Addr[4]~4710 T8052:u0|T51:core51|ROM_Addr[4]~4711 T8052:u0|rom_cyclone14k:Altera_rom|altsyncram:altsyncram_component|altsyncram_dsk1:auto_generated|altsyncram_25o2:altsyncram1|ram_block3a8~porta_address_reg4 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "23 43 " "Info: Average interconnect usage is 23% of the available device resources. Peak interconnect usage is 43%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "x21_y14 x31_y27 " "Info: The peak interconnect region extends from location x21_y14 to location x31_y27" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:43 " "Info: Fitter routing operations ending: elapsed time is 00:00:43" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] " "Info: Node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|jtag_debug_mode " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|jtag_debug_mode -- routed using non-global resources" {  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|jtag_debug_mode" } } } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 392 -1 0 } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0}  } { { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]" } } } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1150 -1 0 } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "3 " "Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM1_ADR\[15\] GND " "Info: Pin SRAM1_ADR\[15\] has GND driving its datain port" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 70 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_ADR\[15\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_ADR[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_ADR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM1_ADR\[16\] GND " "Info: Pin SRAM1_ADR\[16\] has GND driving its datain port" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 70 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_ADR\[16\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_ADR[16] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_ADR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SRAM1_ADR\[17\] GND " "Info: Pin SRAM1_ADR\[17\] has GND driving its datain port" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 70 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_ADR\[17\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_ADR[17] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_ADR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|Ps2DataOut " "Info: Following pins have the same output enable: T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|Ps2DataOut" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional Ps2Dat_io LVTTL " "Info: Type bidirectional pin Ps2Dat_io uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 46 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Ps2Dat_io" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Ps2Dat_io } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Ps2Dat_io } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "SRAM1_DB~41 " "Info: Following pins have the same output enable: SRAM1_DB~41" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[6\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[6\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 71 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[6\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[6] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[14\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[14\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 71 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[14\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[14] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[5\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[5\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 71 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[5\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[5] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[13\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[13\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 71 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[13\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[13] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[0\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[0\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 71 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[0\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[0] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[4\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[4\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 71 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[4\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[4] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[8\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[8\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 71 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[8\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[8] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[12\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[12\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 71 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[12\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[12] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[3\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[3\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 71 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[3\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[3] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[7\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[7\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 71 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[7\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[7] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[11\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[11\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 71 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[11\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[11] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[15\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[15\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 71 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[15\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[15] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[2\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[2\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 71 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[2\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[2] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[10\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[10\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 71 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[10\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[10] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[1\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[1\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 71 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[1\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[1] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SRAM1_DB\[9\] LVTTL " "Info: Type bidirectional pin SRAM1_DB\[9\] uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 71 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SRAM1_DB\[9\]" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[9] } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SRAM1_DB[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|Ps2ClockOut " "Info: Following pins have the same output enable: T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|Ps2ClockOut" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional Ps2Clk_io LVTTL " "Info: Type bidirectional pin Ps2Clk_io uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 44 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "Ps2Clk_io" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Ps2Clk_io } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { Ps2Clk_io } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "T8052:u0\|T51_Port:tp0\|Port_Output\[0\] " "Info: Following pins have the same output enable: T8052:u0\|T51_Port:tp0\|Port_Output\[0\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SDA LVTTL " "Info: Type bidirectional pin SDA uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 38 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SDA } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SDA } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "T8052:u0\|T51_Port:tp0\|Port_Output\[1\] " "Info: Following pins have the same output enable: T8052:u0\|T51_Port:tp0\|Port_Output\[1\]" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional SCL LVTTL " "Info: Type bidirectional pin SCL uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 37 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "SCL" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCL } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { SCL } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_miim:miim1\|eth_outputcontrol:outctrl\|MdoEn " "Info: Following pins have the same output enable: T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_miim:miim1\|eth_outputcontrol:outctrl\|MdoEn" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional md_io LVTTL " "Info: Type bidirectional pin md_io uses the LVTTL I/O standard" {  } { { "../rtl/FPGA/T8052_Toplevel_Ethernet.vhd" "" { Text "C:/altera/FPGA_course/ex24/rtl/FPGA/T8052_Toplevel_Ethernet.vhd" 65 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "md_io" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { md_io } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { md_io } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 44 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 10:40:35 2006 " "Info: Processing ended: Tue Dec 12 10:40:35 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:03:36 " "Info: Elapsed time: 00:03:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
