
*** Running vivado
    with args -log Binary_7segment.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Binary_7segment.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Jan 22 15:02:40 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Binary_7segment.tcl -notrace
Command: synth_design -top Binary_7segment -part xc7s25csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29284
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 829.336 ; gain = 474.645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Binary_7segment' [C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sources_1/new/Binary_7segment.sv:3]
INFO: [Synth 8-6157] synthesizing module 'segment_a' [C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sources_1/new/Binary_7segment.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'segment_a' (0#1) [C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sources_1/new/Binary_7segment.sv:17]
INFO: [Synth 8-6157] synthesizing module 'segment_b' [C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sources_1/new/Binary_7segment.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'segment_b' (0#1) [C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sources_1/new/Binary_7segment.sv:39]
INFO: [Synth 8-6157] synthesizing module 'segment_c' [C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sources_1/new/Binary_7segment.sv:61]
INFO: [Synth 8-6155] done synthesizing module 'segment_c' (0#1) [C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sources_1/new/Binary_7segment.sv:61]
INFO: [Synth 8-6157] synthesizing module 'segment_d' [C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sources_1/new/Binary_7segment.sv:83]
INFO: [Synth 8-6155] done synthesizing module 'segment_d' (0#1) [C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sources_1/new/Binary_7segment.sv:83]
INFO: [Synth 8-6157] synthesizing module 'segment_e' [C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sources_1/new/Binary_7segment.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'segment_e' (0#1) [C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sources_1/new/Binary_7segment.sv:105]
INFO: [Synth 8-6157] synthesizing module 'segment_f' [C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sources_1/new/Binary_7segment.sv:127]
INFO: [Synth 8-6155] done synthesizing module 'segment_f' (0#1) [C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sources_1/new/Binary_7segment.sv:127]
INFO: [Synth 8-6157] synthesizing module 'segment_g' [C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sources_1/new/Binary_7segment.sv:149]
INFO: [Synth 8-6155] done synthesizing module 'segment_g' (0#1) [C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sources_1/new/Binary_7segment.sv:149]
INFO: [Synth 8-6155] done synthesizing module 'Binary_7segment' (0#1) [C:/Work/EGCO380 FPGA/Exercise/Exercise.srcs/sources_1/new/Binary_7segment.sv:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 935.367 ; gain = 580.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 935.367 ; gain = 580.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga324-1
INFO: [Device 21-403] Loading part xc7s25csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 935.367 ; gain = 580.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 935.367 ; gain = 580.676
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1075.523 ; gain = 720.832
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1090.328 ; gain = 735.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1090.328 ; gain = 735.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.621 ; gain = 936.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.621 ; gain = 936.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.621 ; gain = 936.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.621 ; gain = 936.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.621 ; gain = 936.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.621 ; gain = 936.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     7|
|2     |IBUF |     4|
|3     |OBUF |     7|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    18|
|2     |  seg_A  |segment_a |     1|
|3     |  seg_B  |segment_b |     1|
|4     |  seg_C  |segment_c |     1|
|5     |  seg_D  |segment_d |     1|
|6     |  seg_G  |segment_g |     1|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.621 ; gain = 936.930
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.621 ; gain = 936.930
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1291.621 ; gain = 936.930
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1306.629 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1412.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 5f07b51d
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1412.430 ; gain = 1064.078
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1412.430 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Work/EGCO380 FPGA/Exercise/Exercise.runs/synth_1/Binary_7segment.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Binary_7segment_utilization_synth.rpt -pb Binary_7segment_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 15:02:59 2025...
