{
  "module_name": "phy-qcom-qmp-qserdes-txrx-v6_20.h",
  "hash_id": "c68568e830cbc0900bd33dc2a9f2d814b7f16df62876757b50fba0b0b6c9b73e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/qualcomm/phy-qcom-qmp-qserdes-txrx-v6_20.h",
  "human_readable_source": " \n \n\n#ifndef QCOM_PHY_QMP_QSERDES_TXRX_PCIE_V6_20_H_\n#define QCOM_PHY_QMP_QSERDES_TXRX_PCIE_V6_20_H_\n\n#define QSERDES_V6_20_TX_RES_CODE_LANE_OFFSET_TX\t\t0x30\n#define QSERDES_V6_20_TX_RES_CODE_LANE_OFFSET_RX\t\t0x34\n#define QSERDES_V6_20_TX_TRAN_DRVR_EMP_EN\t\t\t0xac\n#define QSERDES_V6_20_TX_LANE_MODE_1\t\t\t\t0x78\n#define QSERDES_V6_20_TX_LANE_MODE_2\t\t\t\t0x7c\n#define QSERDES_V6_20_TX_LANE_MODE_3\t\t\t\t0x80\n\n#define QSERDES_V6_20_RX_UCDR_FO_GAIN_RATE_2\t\t\t0x08\n#define QSERDES_V6_20_RX_UCDR_FO_GAIN_RATE_3\t\t\t0x0c\n#define QSERDES_V6_20_RX_UCDR_PI_CONTROLS\t\t\t0x20\n#define QSERDES_V6_20_RX_UCDR_SO_ACC_DEFAULT_VAL_RATE3\t\t0x34\n#define QSERDES_V6_20_RX_IVCM_CAL_CTRL2\t\t\t\t0x9c\n#define QSERDES_V6_20_RX_IVCM_POSTCAL_OFFSET\t\t\t0xa0\n#define QSERDES_V6_20_RX_DFE_3\t\t\t\t\t0xb4\n#define QSERDES_V6_20_RX_VGA_CAL_MAN_VAL\t\t\t0xe8\n#define QSERDES_V6_20_RX_GM_CAL\t\t\t\t\t0x10c\n#define QSERDES_V6_20_RX_EQU_ADAPTOR_CNTRL4\t\t\t0x120\n#define QSERDES_V6_20_RX_SIGDET_ENABLES\t\t\t\t0x148\n#define QSERDES_V6_20_RX_PHPRE_CTRL\t\t\t\t0x188\n#define QSERDES_V6_20_RX_DFE_CTLE_POST_CAL_OFFSET\t\t0x194\n#define QSERDES_V6_20_RX_Q_PI_INTRINSIC_BIAS_RATE32\t\t0x1dc\n#define QSERDES_V6_20_RX_MODE_RATE2_B0\t\t\t\t0x1f4\n#define QSERDES_V6_20_RX_MODE_RATE2_B1\t\t\t\t0x1f8\n#define QSERDES_V6_20_RX_MODE_RATE2_B2\t\t\t\t0x1fc\n#define QSERDES_V6_20_RX_MODE_RATE2_B3\t\t\t\t0x200\n#define QSERDES_V6_20_RX_MODE_RATE2_B4\t\t\t\t0x204\n#define QSERDES_V6_20_RX_MODE_RATE2_B5\t\t\t\t0x208\n#define QSERDES_V6_20_RX_MODE_RATE2_B6\t\t\t\t0x20c\n#define QSERDES_V6_20_RX_MODE_RATE3_B0\t\t\t\t0x210\n#define QSERDES_V6_20_RX_MODE_RATE3_B1\t\t\t\t0x214\n#define QSERDES_V6_20_RX_MODE_RATE3_B2\t\t\t\t0x218\n#define QSERDES_V6_20_RX_MODE_RATE3_B3\t\t\t\t0x21c\n#define QSERDES_V6_20_RX_MODE_RATE3_B4\t\t\t\t0x220\n#define QSERDES_V6_20_RX_MODE_RATE3_B5\t\t\t\t0x224\n#define QSERDES_V6_20_RX_MODE_RATE3_B6\t\t\t\t0x228\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}