
---------- Begin Simulation Statistics ----------
simSeconds                                   0.198167                       # Number of seconds simulated (Second)
simTicks                                 198166646000                       # Number of ticks simulated (Tick)
finalTick                                198166646000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    113.36                       # Real time elapsed on the host (Second)
hostTickRate                               1748184945                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8557212                       # Number of bytes of host memory used (Byte)
simInsts                                     26231207                       # Number of instructions simulated (Count)
simOps                                       28902103                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   231406                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     254968                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        198166720                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               7.549328                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.132462                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        30174300                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    42293                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       32594858                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    271                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1314489                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            946841                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  33                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           114097024                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.285677                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.887898                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  98431059     86.27%     86.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   7572944      6.64%     92.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3778212      3.31%     96.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1865911      1.64%     97.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1189249      1.04%     98.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    577955      0.51%     99.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    582859      0.51%     99.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     66848      0.06%     99.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     31987      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             114097024                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   17190      5.57%      5.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   3039      0.98%      6.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                      38      0.01%      6.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      6.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      6.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      6.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                 8192      2.65%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      9.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  96280     31.18%     40.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                184088     59.61%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           25      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      20760820     63.69%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        93355      0.29%     63.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         32779      0.10%     64.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        36864      0.11%     64.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp         8195      0.03%     64.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        28608      0.09%     64.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult        28672      0.09%     64.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc        24576      0.08%     64.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv           65      0.00%     64.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        91068      0.28%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           66      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         5266      0.02%     64.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          615      0.00%     64.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            1      0.00%     64.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        16530      0.05%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     64.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd         4096      0.01%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult          512      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            2      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix           128      0.00%     64.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov         1024      0.00%     64.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP         8192      0.03%     64.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7727171     23.71%     88.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3726227     11.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       32594858                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.164482                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              308828                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.009475                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                177822689                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                30806882                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        28720777                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  1773150                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                  768267                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses          766251                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    31979650                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                      924011                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                        8395189                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                  61816732                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         0.31                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.36                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.04                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     20568                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         4771116                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                        84069696                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        4923182                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       3794203                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        90063                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       186673                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        264936      4.56%      4.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       248931      4.28%      8.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect        16456      0.28%      9.12% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      4668473     80.32%     89.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       579704      9.97%     99.42% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.42% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        33795      0.58%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        5812295                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        32772     10.26%     10.26% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        16880      5.28%     15.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect        16339      5.11%     20.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       247442     77.46%     98.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         5984      1.87%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           43      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        319460                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           63      0.08%      0.08% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          289      0.38%      0.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           48      0.06%      0.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        75960     99.12%     99.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          212      0.28%     99.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           61      0.08%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        76633                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       232164      4.23%      4.23% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       232051      4.22%      8.45% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          117      0.00%      8.45% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      4421031     80.49%     88.94% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       573720     10.44%     99.39% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.39% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        33752      0.61%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      5492835                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          204      0.27%      0.27% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           48      0.06%      0.33% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        75579     99.41%     99.74% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          135      0.18%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           61      0.08%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        76027                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond        42365    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total        42365                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          204      0.61%      0.61% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           48      0.14%      0.75% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond        33214     98.67%     99.42% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          135      0.40%     99.82% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     99.82% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           61      0.18%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total        33662                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      3091499     53.19%     53.19% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      2422100     41.67%     94.86% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       264936      4.56%     99.42% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        33760      0.58%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      5812295                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        55747     72.75%     72.75% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        20823     27.17%     99.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           63      0.08%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        76633                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           4668473                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1647479                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             76633                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          33443                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups              5812295                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                55638                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 3249477                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.559070                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           33780                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           50251                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              33760                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses            16491                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       264936      4.56%      4.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       248931      4.28%      8.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect        16456      0.28%      9.12% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      4668473     80.32%     89.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       579704      9.97%     99.42% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.42% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        33795      0.58%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      5812295                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       264936     10.34%     10.34% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          460      0.02%     10.36% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect        16456      0.64%     11.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      2246809     87.67%     98.67% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          362      0.01%     98.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        33795      1.32%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       2562818                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          289      0.52%      0.52% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.52% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        55137     99.10%     99.62% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          212      0.38%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        55638                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          289      0.52%      0.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        55137     99.10%     99.62% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          212      0.38%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        55638                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 198166646000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        50251                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        33760                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses        16491                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          109                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        50360                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               298159                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 298155                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              65991                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 232164                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              232164                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         1314708                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           42260                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             76132                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    113886400                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.253941                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.041299                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       102455030     89.96%     89.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         5761755      5.06%     95.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         2076415      1.82%     96.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1130551      0.99%     97.84% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          696536      0.61%     98.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          270815      0.24%     98.69% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          150263      0.13%     98.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          187835      0.16%     98.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1157200      1.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    113886400                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       32876                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                232168                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           25      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     20282292     70.13%     70.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        93355      0.32%     70.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        32777      0.11%     70.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        36864      0.13%     70.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp         8193      0.03%     70.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        28608      0.10%     70.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult        28672      0.10%     70.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc        24576      0.08%     71.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv           65      0.00%     71.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc        91044      0.31%     71.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     71.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           66      0.00%     71.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu         5255      0.02%     71.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          613      0.00%     71.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            1      0.00%     71.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        16522      0.06%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd         4096      0.01%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult          512      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            2      0.00%     71.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix          128      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov         1024      0.00%     71.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP         8192      0.03%     71.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4580820     15.84%     87.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3676777     12.71%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     28920480                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1157200                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             26249584                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               28920480                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       26231207                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         28902103                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  7.549328                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.132462                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            8257597                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          25343321                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          4580820                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         3643921                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts            766161                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           25      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     20282292     70.13%     70.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        93355      0.32%     70.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        32777      0.11%     70.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        36864      0.13%     70.69% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp         8193      0.03%     70.72% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt        28608      0.10%     70.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult        28672      0.10%     70.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc        24576      0.08%     71.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv           65      0.00%     71.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc        91044      0.31%     71.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            1      0.00%     71.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           66      0.00%     71.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     71.32% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         5255      0.02%     71.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          613      0.00%     71.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            1      0.00%     71.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        16522      0.06%     71.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     71.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     71.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     71.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd         4096      0.01%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult          512      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            2      0.00%     71.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix          128      0.00%     71.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov         1024      0.00%     71.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP         8192      0.03%     71.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      4580820     15.84%     87.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      3676777     12.71%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     28920480                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      5492835                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      5226802                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       266033                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      4421031                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      1071804                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       232168                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       232164                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                104501722                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               3633702                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   5829927                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 26079                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 105594                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              2421897                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   507                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               30390432                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2004                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            32574290                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                 18617                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          5609613                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         7724392                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        3726174                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.164378                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       11180667                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      10964663                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      33866658                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     17516517                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          11450566                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      4862543                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites       201493                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads        87781                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites          517                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads        673208                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites       367168                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            2720796                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       5964911                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  212190                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1688                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        84630                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   3597523                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                105759                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          114097024                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.267086                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.279648                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                108221902     94.85%     94.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   651653      0.57%     95.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   455908      0.40%     95.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   628420      0.55%     96.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   597201      0.52%     96.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   907159      0.80%     97.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   324507      0.28%     97.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   328808      0.29%     98.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1981466      1.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            114097024                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              27652480                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.139541                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            5812295                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.029330                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    107939700                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    105594                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     123528                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     4308                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               30235210                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  139                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  4923182                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 3794203                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 42293                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       745                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     2553                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          44068                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          22454                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        55370                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                77824                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 29489518                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                29487028                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  14634078                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  26193690                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.148799                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.558687                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      184594                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  342362                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               44068                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 117426                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                65194                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                3588545                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            4563505                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             61.025754                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            33.503387                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 182277      3.99%      3.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               425196      9.32%     13.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 4182      0.09%     13.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    1      0.00%     13.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              2099524     46.01%     59.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               593422     13.00%     72.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               458284     10.04%     82.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               332690      7.29%     89.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               188716      4.14%     93.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             104348      2.29%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              66749      1.46%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              22442      0.49%     98.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              37826      0.83%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               8409      0.18%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1393      0.03%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1876      0.04%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1577      0.03%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                469      0.01%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 83      0.00%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                504      0.01%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 27      0.00%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 13      0.00%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 36      0.00%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 24      0.00%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                127      0.00%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                291      0.01%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                383      0.01%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                838      0.02%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               2529      0.06%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            29269      0.64%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              528                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              4563505                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores           8717385                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 198166646000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 198166646000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 198166646000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 198166646000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 198166646000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 105594                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                104554354                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  153378                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        3103280                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   5803161                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                377257                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               30241454                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                  63413                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                      7                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  10568                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents          202699                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            32882610                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    47619474                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 31532958                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                   674152                       # Number of vector rename lookups (Count)
system.cpu.rename.vecPredLookups                36390                       # Number of vector predicate rename lookups (Count)
system.cpu.rename.matLookups                     9362                       # Number of matrix rename lookups (Count)
system.cpu.rename.committedMaps              31466054                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1416556                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                   80501                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  74                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    678948                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                17158493                       # count of registers freed and written back to integer free list (Count)
system.cpu.rob.reads                        142963348                       # The number of ROB reads (Count)
system.cpu.rob.writes                        60681005                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 26231207                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   28902103                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    47                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   3597522.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   4282124.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.007627511250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           691                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           691                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             18630819                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               10869                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      8315417                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     3677294                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    8315417                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   3677294                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  447284                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                3665781                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.31                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       30.07                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          5                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 960280                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  65611                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                 691563                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                2043459                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                 948532                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                   8450                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                3597522                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                187737                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                    18                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                500278                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               2986701                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                  1024                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                  1024                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                   512                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  3228565                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  2390862                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  1082900                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   420464                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   274172                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   134535                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   109459                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    96978                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                    98328                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                    16100                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                    2563                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                    1500                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     841                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                    1394                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                    1904                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                    1464                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                    1392                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                    1414                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                    1091                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                    1114                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                     486                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                     247                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                     239                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                     116                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     383                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     477                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     487                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     502                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     515                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     534                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     515                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     519                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     556                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     563                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     552                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     570                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     574                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     600                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     637                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     653                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     174                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     172                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                     151                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                     151                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                     143                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                     148                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                     111                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                     105                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                     102                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                     112                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                     106                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                     121                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                     121                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                     115                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                     102                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                      94                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                     204                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                      85                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                      69                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                      68                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                      56                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                      66                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                      31                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                      20                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                      14                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                      78                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                      59                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                      22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          691                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean    11386.486252                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     594.450505                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   15336.365159                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-2047           356     51.52%     51.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-4095           42      6.08%     57.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-6143           32      4.63%     62.23% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-8191           34      4.92%     67.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-10239            2      0.29%     67.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-12287            3      0.43%     67.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-14335            3      0.43%     68.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-16383           21      3.04%     71.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-18431            2      0.29%     71.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-20479            1      0.14%     71.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-22527            9      1.30%     73.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-24575            6      0.87%     73.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-26623            1      0.14%     74.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26624-28671            1      0.14%     74.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-30719           18      2.60%     76.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::30720-32767            8      1.16%     78.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-34815            6      0.87%     78.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::34816-36863           25      3.62%     82.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::36864-38911          121     17.51%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            691                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          691                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.629522                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.200567                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev      10.018328                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16-19            675     97.68%     97.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20-23             14      2.03%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::192-195            1      0.14%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::208-211            1      0.14%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            691                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 28626176                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                265893731                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              26164409                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1341768336.73614287                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               132032355.23297901                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   198166625000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       16523.92                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    230241408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     32691230                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       109297                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1161857520.664703607559                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 164968377.170797944069                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 551540.848100138945                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      3597522                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      4717895                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      3677294                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  90518138000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 154233690250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 5952074322500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25161.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     32691.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1618601.70                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    230241408                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     35652323                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       265893731                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    230241408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    230241408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data     26032921                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     26032921                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       3597522                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       4717895                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          8315417                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      3644438                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         3644438                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst      1161857521                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       179910816                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1341768337                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst   1161857521                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total     1161857521                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      131368833                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         131368833                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst     1161857521                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      311279649                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1473137170                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               7868133                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                11491                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        120897                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        117646                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        158872                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         77205                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        166862                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       1386528                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        482418                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        199184                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         35413                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        780918                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10      2355318                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       762357                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      1089656                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        74310                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        50756                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         9793                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           914                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           467                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1478                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1147                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           590                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           366                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           618                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1013                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         3950                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11           73                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          147                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          147                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          147                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              97224334500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            39340665000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        244751828250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12356.72                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31106.72                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              6625810                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               10359                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             84.21                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.15                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      1243446                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   405.560676                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   243.770843                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   369.339092                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       354718     28.53%     28.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       212847     17.12%     45.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       176735     14.21%     59.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        93696      7.54%     67.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        40783      3.28%     70.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        62824      5.05%     75.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        35468      2.85%     78.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        18942      1.52%     80.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       247433     19.90%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      1243446                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          503560512                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          735424                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2541.096204                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 3.711139                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    19.88                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                19.85                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                84.22                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 198166646000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       4136159160                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       2198401755                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     19346629680                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       27415440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 15642588000.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  88803702330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1313927040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   131468823405                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    663.425587                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   2593850750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   6617000000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 188955795250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       4742109540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       2520475815                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     36831839940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       32567580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 15642588000.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  89028191700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1124883360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   149922655935                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    756.548385                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2175403000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   6617000000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 189374243000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 198166646000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              8298090                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             8298101                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             3644434                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            3644434                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq              17315                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp             17315                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq             12                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq               4                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp              4                       # Transaction distribution (Count)
system.membus.transDist::SwapReq                32856                       # Transaction distribution (Count)
system.membus.transDist::SwapResp               32856                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port      7195043                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port     16790378                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                23985421                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    230241344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port     61948220                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                292189564                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           11992716                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 11992716    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             11992716                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 198166646000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         15672572000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        19083122749                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        14887464481                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
