INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/async_fifo/async_fifo.srcs/sources_1/new/async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/new/final_course_exercise.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_course_exercise
INFO: [VRFC 10-2458] undeclared symbol fifo_o_valid, assumed default net type wire [C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/new/final_course_exercise.v:186]
INFO: [VRFC 10-2458] undeclared symbol sd_o_valid_r, assumed default net type wire [C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/new/final_course_exercise.v:193]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_1_n/parallel_conv_1_n.srcs/sources_1/new/parallel_conv_1_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_conv_1_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_5_3/parallel_conv_5_3.srcs/sources_1/new/parallel_conv_5_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parallel_conv_5_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/seq_aligner/seq_aligner.srcs/sources_1/new/seq_aligner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_aligner
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_5_3/parallel_conv_5_3.srcs/sources_1/imports/paralelConv1N/sigma_delta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigma_delta
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sim_1/imports/loaderAndShifter/t_clock_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_clock_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_5_3/parallel_conv_5_3.srcs/sources_1/imports/paralelConv1N/t_prbs_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_prbs_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sources_1/imports/Designs/parallel_conv_5_3/parallel_conv_5_3.srcs/sources_1/imports/paralelConv1N/t_prbs_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_prbs_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/augus/Documents/Fundacion Fulgor/Digital design Verilog RTL Course/Designs/final_course_exercise/final_course_exercise.srcs/sim_1/new/final_course_exercise_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_course_exercise_tb
