{
  "questions": [
    {
      "question": "What is the primary characteristic that distinguishes a combinational logic circuit from a sequential logic circuit?",
      "options": [
        "Combinational circuits use feedback, while sequential circuits do not.",
        "Sequential circuits require a clock signal, while combinational circuits do not.",
        "The output of a combinational circuit depends only on its current inputs, while a sequential circuit's output depends on current inputs and past states.",
        "Combinational circuits can store data, while sequential circuits can only process data.",
        "Sequential circuits are always faster than combinational circuits."
      ],
      "correct": 2
    },
    {
      "question": "In digital IC design, what is the primary purpose of incorporating Design for Testability (DFT) techniques?",
      "options": [
        "To reduce the overall power consumption of the chip.",
        "To ensure the chip operates correctly under extreme temperature variations.",
        "To facilitate the efficient and thorough testing of manufactured chips for defects.",
        "To optimize the physical placement of standard cells for better performance.",
        "To prevent unauthorized access or tampering with the chip's internal logic."
      ],
      "correct": 2
    },
    {
      "question": "In the context of cache memory, which write policy immediately updates both the cache and the main memory upon a write operation?",
      "options": [
        "Write-back",
        "Write-allocate",
        "Write-through",
        "No-write-allocate",
        "Write-invalidate"
      ],
      "correct": 2
    },
    {
      "question": "What is the primary concern that Clock Domain Crossing (CDC) verification aims to address in complex System-on-Chip (SoC) designs?",
      "options": [
        "Ensuring that all clock signals have precisely the same frequency.",
        "Preventing data corruption and metastability issues when data is transferred between logic operating on different clock domains.",
        "Minimizing the total number of clock gates to save power.",
        "Optimizing the fan-out of global clock nets for better timing.",
        "Verifying that the CPU's internal clock is synchronized with external peripheral clocks."
      ],
      "correct": 1
    },
    {
      "question": "What is the defining characteristic that distinguishes a Field-Programmable Gate Array (FPGA) from an Application-Specific Integrated Circuit (ASIC)?",
      "options": [
        "FPGAs consume significantly less power than ASICs for the same functionality.",
        "ASICs are reprogrammable after manufacturing, while FPGAs are not.",
        "FPGAs are designed to perform a fixed set of functions, whereas ASICs can be configured for various applications.",
        "FPGAs allow for post-manufacturing reconfiguration of their logic functions, while ASICs are designed for a specific, unchangeable function.",
        "ASICs are typically used for prototyping, and FPGAs are preferred for high-volume production."
      ],
      "correct": 3
    }
  ]
}