Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Aug  9 21:33:12 2018
| Host         : WYU running 64-bit major release  (build 9200)
| Command      : report_methodology -file FPGA_Top_methodology_drc_routed.rpt -pb FPGA_Top_methodology_drc_routed.pb -rpx FPGA_Top_methodology_drc_routed.rpx
| Design       : FPGA_Top
| Device       : xc7a100tfgg484-2L
| Speed File   : -2L
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_FPGA_Top
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 299
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 15         |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 31         |
| TIMING-6  | Warning  | No common primary clock between related clocks  | 2          |
| TIMING-7  | Warning  | No common node between related clocks           | 2          |
| TIMING-8  | Warning  | No common period between related clocks         | 2          |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                | 1          |
| TIMING-14 | Warning  | LUT on the clock tree                           | 9          |
| TIMING-17 | Warning  | Non-clocked sequential cell                     | 127        |
| TIMING-18 | Warning  | Missing input or output delay                   | 109        |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO_i_2, with 2 or more inputs, drives asynchronous reset pin(s) Acquisition/AcquisitionDataSwitcher/EndReadout_r1_reg/CLR, Acquisition/AcquisitionDataSwitcher/EndReadout_r2_reg/CLR, Acquisition/AcquisitionDataSwitcher/FSM_sequential_State_reg[0]/CLR, Acquisition/AcquisitionDataSwitcher/FSM_sequential_State_reg[1]/CLR, Acquisition/AcquisitionDataSwitcher/FSM_sequential_State_reg[2]/CLR, Acquisition/AcquisitionDataSwitcher/FSM_sequential_State_reg[3]/CLR, Acquisition/AcquisitionDataSwitcher/Fifo1ReadEnable_reg/CLR, Acquisition/AcquisitionDataSwitcher/Fifo2ReadEnable_reg/CLR, Acquisition/AcquisitionDataSwitcher/Fifo3ReadEnable_reg/CLR, Acquisition/AcquisitionDataSwitcher/Fifo4ReadEnable_reg/CLR, Acquisition/AcquisitionDataSwitcher/MicrorocAcquisitionDataEnable_reg/CLR, Acquisition/AcquisitionDataSwitcher/MicrorocAcquisitionData_reg[0]/CLR, Acquisition/AcquisitionDataSwitcher/MicrorocAcquisitionData_reg[10]/CLR, Acquisition/AcquisitionDataSwitcher/MicrorocAcquisitionData_reg[11]/CLR, Acquisition/AcquisitionDataSwitcher/MicrorocAcquisitionData_reg[12]/CLR (the first 15 of 27 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Acquisition/MicrorocSCurveTest/SC_test_control_i_1, with 2 or more inputs, drives asynchronous reset pin(s) Acquisition/MicrorocSCurveTest/SC_test_control/Actual_10bit_DAC_Code_reg[0]/CLR, Acquisition/MicrorocSCurveTest/SC_test_control/Actual_10bit_DAC_Code_reg[1]/CLR, Acquisition/MicrorocSCurveTest/SC_test_control/Actual_10bit_DAC_Code_reg[2]/CLR, Acquisition/MicrorocSCurveTest/SC_test_control/Actual_10bit_DAC_Code_reg[3]/CLR, Acquisition/MicrorocSCurveTest/SC_test_control/Actual_10bit_DAC_Code_reg[4]/CLR, Acquisition/MicrorocSCurveTest/SC_test_control/Actual_10bit_DAC_Code_reg[5]/CLR, Acquisition/MicrorocSCurveTest/SC_test_control/Actual_10bit_DAC_Code_reg[6]/CLR, Acquisition/MicrorocSCurveTest/SC_test_control/Actual_10bit_DAC_Code_reg[7]/CLR, Acquisition/MicrorocSCurveTest/SC_test_control/Actual_10bit_DAC_Code_reg[8]/CLR, Acquisition/MicrorocSCurveTest/SC_test_control/Actual_10bit_DAC_Code_reg[9]/CLR, Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Param_reg[10]/CLR, Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Param_reg[11]/CLR, Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Param_reg[12]/CLR, Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Param_reg[13]/CLR, Acquisition/MicrorocSCurveTest/SC_test_control/All_Chn_Param_reg[14]/CLR (the first 15 of 597 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2, with 2 or more inputs, drives asynchronous reset pin(s) Acquisition/MicrorocSCurveTest/Clk_1K_reg/CLR, Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/CLR, Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/CLR, Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/CLR, Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/CLR, Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/CLR, Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]/CLR, Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/CLR, Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/CLR, Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/CLR, Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/CLR, Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]/CLR, Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[9]/CLR, Acquisition/MicrorocSCurveTest/Test_Start_reg1_reg/CLR, Acquisition/MicrorocSCurveTest/Test_Start_reg2_reg/CLR (the first 15 of 137 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell ClockGenerator/ExternalRazGen_i_1, with 2 or more inputs, drives asynchronous reset pin(s) CommonControlSignalGenerator/ExternalRazGen/RAZ_CHN_reg/CLR, CommonControlSignalGenerator/ExternalRazGen/RazDelayCount_reg[0]/CLR, CommonControlSignalGenerator/ExternalRazGen/RazDelayCount_reg[1]/CLR, CommonControlSignalGenerator/ExternalRazGen/RazDelayCount_reg[2]/CLR, CommonControlSignalGenerator/ExternalRazGen/RazDelayCount_reg[3]/CLR, CommonControlSignalGenerator/ExternalRazGen/RazModeCounter_reg[0]/CLR, CommonControlSignalGenerator/ExternalRazGen/RazModeCounter_reg[1]/CLR, CommonControlSignalGenerator/ExternalRazGen/RazModeCounter_reg[2]/CLR, CommonControlSignalGenerator/ExternalRazGen/RazModeCounter_reg[3]/CLR, CommonControlSignalGenerator/ExternalRazGen/RazModeCounter_reg[4]/CLR, CommonControlSignalGenerator/ExternalRazGen/RazModeCounter_reg[5]/CLR, CommonControlSignalGenerator/ExternalRazGen/Raz_r1_reg/CLR, CommonControlSignalGenerator/ExternalRazGen/Raz_r2_reg/CLR, CommonControlSignalGenerator/ExternalRazGen/SingleRaz_en_reg/CLR, CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/CLR (the first 15 of 16 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell ClockGenerator/HoldTimeCount[15]_i_2, with 2 or more inputs, drives asynchronous reset pin(s) CommonControlSignalGenerator/HoldGen/HoldTimeCount_reg[0]/CLR, CommonControlSignalGenerator/HoldGen/HoldTimeCount_reg[10]/CLR, CommonControlSignalGenerator/HoldGen/HoldTimeCount_reg[11]/CLR, CommonControlSignalGenerator/HoldGen/HoldTimeCount_reg[12]/CLR, CommonControlSignalGenerator/HoldGen/HoldTimeCount_reg[13]/CLR, CommonControlSignalGenerator/HoldGen/HoldTimeCount_reg[14]/CLR, CommonControlSignalGenerator/HoldGen/HoldTimeCount_reg[15]/CLR, CommonControlSignalGenerator/HoldGen/HoldTimeCount_reg[1]/CLR, CommonControlSignalGenerator/HoldGen/HoldTimeCount_reg[2]/CLR, CommonControlSignalGenerator/HoldGen/HoldTimeCount_reg[3]/CLR, CommonControlSignalGenerator/HoldGen/HoldTimeCount_reg[4]/CLR, CommonControlSignalGenerator/HoldGen/HoldTimeCount_reg[5]/CLR, CommonControlSignalGenerator/HoldGen/HoldTimeCount_reg[6]/CLR, CommonControlSignalGenerator/HoldGen/HoldTimeCount_reg[7]/CLR, CommonControlSignalGenerator/HoldGen/HoldTimeCount_reg[8]/CLR (the first 15 of 35 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell ClockGenerator/TriggerShift[127]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[100]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[101]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[108]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[109]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[10]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[110]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[111]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[112]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell ClockGenerator/TriggerShift[255]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) CommonControlSignalGenerator/HoldGen/TriggerShift_reg[128]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[129]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[130]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[131]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[132]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[133]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[134]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[135]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[136]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[137]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[138]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[139]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[140]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[141]/CLR, CommonControlSignalGenerator/HoldGen/TriggerShift_reg[142]/CLR (the first 15 of 128 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell MicrorocChain1/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[3]_i_2__0, with 2 or more inputs, drives asynchronous reset pin(s) MicrorocChain1/MicrorocDaq/AutoDaqControl/End_Readout_sync1_reg/CLR, MicrorocChain1/MicrorocDaq/AutoDaqControl/End_Readout_sync2_reg/CLR, MicrorocChain1/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[0]/CLR, MicrorocChain1/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[1]/CLR, MicrorocChain1/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[3]/CLR, MicrorocChain1/MicrorocDaq/AutoDaqControl/Once_end_reg/CLR, MicrorocChain1/MicrorocDaq/AutoDaqControl/ResetStartRising_n_reg/CLR, MicrorocChain1/MicrorocDaq/AutoDaqControl/Start_Acq_reg/CLR, MicrorocChain1/MicrorocDaq/AutoDaqControl/Start_Readout_reg/CLR, MicrorocChain1/MicrorocDaq/AutoDaqControl/delay_cnt_reg[0]/CLR, MicrorocChain1/MicrorocDaq/AutoDaqControl/delay_cnt_reg[10]/CLR, MicrorocChain1/MicrorocDaq/AutoDaqControl/delay_cnt_reg[11]/CLR, MicrorocChain1/MicrorocDaq/AutoDaqControl/delay_cnt_reg[12]/CLR, MicrorocChain1/MicrorocDaq/AutoDaqControl/delay_cnt_reg[13]/CLR, MicrorocChain1/MicrorocDaq/AutoDaqControl/delay_cnt_reg[14]/CLR (the first 15 of 102 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[3]_i_2__0, with 2 or more inputs, drives asynchronous reset pin(s) MicrorocChain2/MicrorocDaq/AutoDaqControl/End_Readout_sync1_reg/CLR, MicrorocChain2/MicrorocDaq/AutoDaqControl/End_Readout_sync2_reg/CLR, MicrorocChain2/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[0]/CLR, MicrorocChain2/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[1]/CLR, MicrorocChain2/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[3]/CLR, MicrorocChain2/MicrorocDaq/AutoDaqControl/Once_end_reg/CLR, MicrorocChain2/MicrorocDaq/AutoDaqControl/ResetStartRising_n_reg/CLR, MicrorocChain2/MicrorocDaq/AutoDaqControl/Start_Acq_reg/CLR, MicrorocChain2/MicrorocDaq/AutoDaqControl/Start_Readout_reg/CLR, MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[0]/CLR, MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[10]/CLR, MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[11]/CLR, MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[12]/CLR, MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[13]/CLR, MicrorocChain2/MicrorocDaq/AutoDaqControl/delay_cnt_reg[14]/CLR (the first 15 of 102 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell MicrorocChain3/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[3]_i_2__0, with 2 or more inputs, drives asynchronous reset pin(s) MicrorocChain3/MicrorocDaq/AutoDaqControl/End_Readout_sync1_reg/CLR, MicrorocChain3/MicrorocDaq/AutoDaqControl/End_Readout_sync2_reg/CLR, MicrorocChain3/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[0]/CLR, MicrorocChain3/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[1]/CLR, MicrorocChain3/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[3]/CLR, MicrorocChain3/MicrorocDaq/AutoDaqControl/Once_end_reg/CLR, MicrorocChain3/MicrorocDaq/AutoDaqControl/ResetStartRising_n_reg/CLR, MicrorocChain3/MicrorocDaq/AutoDaqControl/Start_Acq_reg/CLR, MicrorocChain3/MicrorocDaq/AutoDaqControl/Start_Readout_reg/CLR, MicrorocChain3/MicrorocDaq/AutoDaqControl/delay_cnt_reg[0]/CLR, MicrorocChain3/MicrorocDaq/AutoDaqControl/delay_cnt_reg[10]/CLR, MicrorocChain3/MicrorocDaq/AutoDaqControl/delay_cnt_reg[11]/CLR, MicrorocChain3/MicrorocDaq/AutoDaqControl/delay_cnt_reg[12]/CLR, MicrorocChain3/MicrorocDaq/AutoDaqControl/delay_cnt_reg[13]/CLR, MicrorocChain3/MicrorocDaq/AutoDaqControl/delay_cnt_reg[14]/CLR (the first 15 of 102 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell MicrorocChain4/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[3]_i_2__0, with 2 or more inputs, drives asynchronous reset pin(s) MicrorocChain4/MicrorocDaq/AutoDaqControl/End_Readout_sync1_reg/CLR, MicrorocChain4/MicrorocDaq/AutoDaqControl/End_Readout_sync2_reg/CLR, MicrorocChain4/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[0]/CLR, MicrorocChain4/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[1]/CLR, MicrorocChain4/MicrorocDaq/AutoDaqControl/FSM_sequential_State_reg[3]/CLR, MicrorocChain4/MicrorocDaq/AutoDaqControl/Once_end_reg/CLR, MicrorocChain4/MicrorocDaq/AutoDaqControl/ResetStartRising_n_reg/CLR, MicrorocChain4/MicrorocDaq/AutoDaqControl/Start_Acq_reg/CLR, MicrorocChain4/MicrorocDaq/AutoDaqControl/Start_Readout_reg/CLR, MicrorocChain4/MicrorocDaq/AutoDaqControl/delay_cnt_reg[0]/CLR, MicrorocChain4/MicrorocDaq/AutoDaqControl/delay_cnt_reg[10]/CLR, MicrorocChain4/MicrorocDaq/AutoDaqControl/delay_cnt_reg[11]/CLR, MicrorocChain4/MicrorocDaq/AutoDaqControl/delay_cnt_reg[12]/CLR, MicrorocChain4/MicrorocDaq/AutoDaqControl/delay_cnt_reg[13]/CLR, MicrorocChain4/MicrorocDaq/AutoDaqControl/delay_cnt_reg[14]/CLR (the first 15 of 102 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous reset pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X10Y21 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X13Y28 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X12Y28 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X14Y34 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X81Y25 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X1Y1 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X1Y4 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X12Y1 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X22Y0 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg in site SLICE_X67Y33 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X12Y94 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X13Y94 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X14Y95 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X15Y96 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X13Y92 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X11Y93 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X12Y90 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3] in site SLICE_X12Y92 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#19 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X8Y88 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#20 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X8Y87 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#21 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X8Y89 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#22 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X29Y91 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#23 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X29Y92 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#24 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X1Y91 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#25 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X1Y92 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#26 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X0Y92 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#27 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X0Y94 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#28 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg in site SLICE_X78Y48 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#29 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg in site SLICE_X76Y51 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#30 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg in site SLICE_X83Y52 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#31 Warning
Suboptimally placed synchronized register chain  
The FDRE cell u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg1_reg in site SLICE_X80Y52 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/temp_reg0_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks CLKOUT and Mmcm40M are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLKOUT] -to [get_clocks Mmcm40M]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks Mmcm40M and CLKOUT are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks Mmcm40M] -to [get_clocks CLKOUT]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks CLKOUT and Mmcm40M are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLKOUT] -to [get_clocks Mmcm40M]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks Mmcm40M and CLKOUT are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks Mmcm40M] -to [get_clocks CLKOUT]
Related violations: <none>

TIMING-8#1 Warning
No common period between related clocks  
The clocks CLKOUT and Mmcm40M are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Warning
No common period between related clocks  
The clocks Mmcm40M and CLKOUT are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-14#1 Warning
LUT on the clock tree  
The LUT Acquisition/MicrorocChain1DataFIFO_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#2 Warning
LUT on the clock tree  
The LUT Command/CommandFifo32Depth_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#3 Warning
LUT on the clock tree  
The LUT Command/CommandFifo32Depth_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#4 Warning
LUT on the clock tree  
The LUT MicrorocChain1/ConfigParameter_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#5 Warning
LUT on the clock tree  
The LUT MicrorocChain2/ConfigParameter_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#6 Warning
LUT on the clock tree  
The LUT MicrorocChain3/ConfigParameter_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#7 Warning
LUT on the clock tree  
The LUT MicrorocChain4/ConfigParameter_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#8 Warning
LUT on the clock tree  
The LUT UsbDataFifo_i_2 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#9 Warning
LUT on the clock tree  
The LUT UsbDataFifo_i_3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin Acquisition/AD9220Control/AdcDataCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin Acquisition/AD9220Control/AdcDataCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin Acquisition/AD9220Control/AdcDataCount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin Acquisition/AD9220Control/AdcDataCount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin Acquisition/AD9220Control/AdcDataCount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin Acquisition/AD9220Control/AdcDataCount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin Acquisition/AD9220Control/AdcDataCount_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin Acquisition/AD9220Control/AdcDataCount_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin Acquisition/AD9220Control/DataDiscardCount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin Acquisition/AD9220Control/DataDiscardCount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin CommonControlSignalGenerator/HoldGen/HoldOut_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/AutoDaqControl/StartRising_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/ForceExternalRaz_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/MicrorocHit_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/START_ACQ_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain1/MicrorocDaq/SlaveDaq_UsbStartStop_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/AutoDaqControl/StartRising_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/ForceExternalRaz_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocHit_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/START_ACQ_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain2/MicrorocDaq/SlaveDaq_UsbStartStop_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/AutoDaqControl/StartRising_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/ForceExternalRaz_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/MicrorocHit_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/START_ACQ_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain3/MicrorocDaq/SlaveDaq_UsbStartStop_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/AutoDaqControl/StartRising_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/ForceExternalRaz_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/MicrorocHit_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/START_ACQ_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaqControl/TrigCounter_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Warning
Non-clocked sequential cell  
The clock pin MicrorocChain4/MicrorocDaq/SlaveDaq_UsbStartStop_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ADC_DATA[0] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ADC_DATA[10] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ADC_DATA[11] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ADC_DATA[1] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ADC_DATA[2] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ADC_DATA[3] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ADC_DATA[4] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ADC_DATA[5] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ADC_DATA[6] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ADC_DATA[7] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ADC_DATA[8] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ADC_DATA[9] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on ChipSatb_A relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on ChipSatb_B relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on ChipSatb_C relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on ChipSatb_D relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on Dout1b_A relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on Dout1b_B relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on Dout1b_C relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on Dout1b_D relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on Dout2b_A relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on Dout2b_B relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on Dout2b_C relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on Dout2b_D relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on EXT_CLK_IN relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on EndReadout1_A relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on EndReadout1_B relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on EndReadout1_C relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on EndReadout1_D relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on EndReadout2_A relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on EndReadout2_B relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on EndReadout2_C relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on EndReadout2_D relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on FD[0] relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on FD[10] relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on FD[11] relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on FD[12] relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on FD[13] relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on FD[14] relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on FD[15] relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on FD[1] relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on FD[2] relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on FD[3] relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on FD[4] relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on FD[5] relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on FD[6] relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on FD[7] relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on FD[8] relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on FD[9] relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on FLAGA relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on FLAGB relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on FLAGC relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on OTR relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on TransmitOn1b_A relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on TransmitOn1b_B relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on TransmitOn1b_C relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on TransmitOn1b_D relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on TransmitOn2b_A relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on TransmitOn2b_B relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on TransmitOn2b_C relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on TransmitOn2b_D relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on out_trigger0b relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on out_trigger1b relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on out_trigger2b relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on ADC_CLK relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on COLUMN[0] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on COLUMN[1] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on COLUMN[2] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on EXT_TRIG_OUT relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on LED[7] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on PKTEND relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on ROW[0] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on ROW[1] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on ROW[2] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on SLOE relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on SLRD relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on SLWR relative to clock(s) CLKOUT
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on StartAcq_A relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on StartAcq_B relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on StartAcq_C relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on StartAcq_D relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on StartReadout1_A relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on StartReadout1_B relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on StartReadout1_C relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on StartReadout1_D relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on StartReadout2_A relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on StartReadout2_B relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on StartReadout2_C relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on StartReadout2_D relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on TP[0] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on TP[1] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on TP[2] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An output delay is missing on TP[3] relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An output delay is missing on pwr_on_a relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An output delay is missing on pwr_on_adc relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An output delay is missing on pwr_on_d relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An output delay is missing on pwr_on_dac relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An output delay is missing on raz_chnn relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An output delay is missing on raz_chnp relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An output delay is missing on reset_b relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An output delay is missing on rst_counterb relative to clock(s) Clk40M
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An output delay is missing on select relative to clock(s) Clk40M
Related violations: <none>


