ila_0.v,verilog,xil_defaultlib,../../../../arty_tsi.gen/sources_1/ip/ila_0_2/sim/ila_0.v,incdir="../../../../arty_tsi.gen/sources_1/ip/ila_0_2/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
