INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Moritz/Documents/GitHub/OctaBit/OctaBit.srcs/sim_1/new/top_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'toplevel_tb'
ERROR: [VRFC 10-719] formal port/generic <clk> is not declared in <toplevel> [C:/Users/Moritz/Documents/GitHub/OctaBit/OctaBit.srcs/sim_1/new/top_testbench.vhd:74]
ERROR: [VRFC 10-3353] formal port 'clk_in' has no actual or default value [C:/Users/Moritz/Documents/GitHub/OctaBit/OctaBit.srcs/sim_1/new/top_testbench.vhd:71]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Moritz/Documents/GitHub/OctaBit/OctaBit.srcs/sim_1/new/top_testbench.vhd:38]
ERROR: [VRFC 10-3114] architecture 'behavioral' not found in entity 'toplevel_tb' [C:/Users/Moritz/Documents/GitHub/OctaBit/OctaBit.srcs/sim_1/new/top_testbench.vhd:103]
ERROR: [VRFC 10-3782] unit 'toplevel_tb_behaviour_cfg' ignored due to previous errors [C:/Users/Moritz/Documents/GitHub/OctaBit/OctaBit.srcs/sim_1/new/top_testbench.vhd:102]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Moritz/Documents/GitHub/OctaBit/OctaBit.srcs/sim_1/new/top_testbench.vhd' ignored due to errors
