<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='4353' type='4338'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11970'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11981'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='26547'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='100'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='267653' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='267653' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='267708' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='267708' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1728'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5050' c='_ZL17hasUndefRegUpdatejjb'/>
