Item(by='johndoe0815', descendants=None, kids=None, score=None, time=1608574424, title=None, item_type='comment', url=None, parent=25497535, text='We are currently discussing a number of ideas for a followup project in addition to creating an FPGA version...<p>I&#x27;m currently digging through the 1992&#x2F;2005 edition of the Project Oberon book (for the National Semiconductor 32k-based Ceres workstations from ETHZ - <a href="https:&#x2F;&#x2F;people.inf.ethz.ch&#x2F;wirth&#x2F;ProjectOberon1992.pdf" rel="nofollow">https:&#x2F;&#x2F;people.inf.ethz.ch&#x2F;wirth&#x2F;ProjectOberon1992.pdf</a>). The Ceres Oberon version had a number of additional features, e.g. it could use the MMU for memory protection, which the RISC5 version doesn&#x27;t support.')