Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ab7990e5ad634189a5655cb34c3c455a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot or4_gate_tb_behav xil_defaultlib.or4_gate_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.or2_gate
Compiling module xil_defaultlib.or4_gate
Compiling module xil_defaultlib.or4_gate_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot or4_gate_tb_behav
