// Seed: 2355799802
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_4 = id_2;
  assign id_4 = id_3 == 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4
    , id_11,
    output wand id_5,
    output tri0 id_6
    , id_12,
    output tri1 id_7,
    input uwire id_8,
    output uwire id_9
);
  wire id_13;
  module_0(
      id_12, id_12, id_13, id_13, id_12, id_13
  );
endmodule
