module USR4 (x, rsi, lsi, clk, s, q);
	input x[3:0];
	input s[1:0];
	input lsi, rsi, clk;
	output q[3:0];
	
	
	always @(posedge clk)
		if (s[1] == 0 && s[0] == 1)
			begin
				q[0] <= q[1];
				q[1] <= q[2];
				q[2] <= q[3];
				q[3] <= rsi;
				
				
			end
		else if (s[1] == 0 && s[0] == 0)
			begin
				q[3] <= q[3];
				q[2] <= q[2];
				q[1] <= q[1];
				q[0] <= q[0];
			end
		else if (s[1] == 1 && s[0] == 0)
			begin
				q[3] <= q[2];
				q[2] = q[1];
				q[1] = q[0];
				q[0] = lsi;
			end
		else if (s[1] == 1 && s[0] == 1)
			begin
				q[3] <= x[3];
				q[2] <= x[2];
				q[1] <= x[1];
				q[0] <= x[0];
			end 
endmodule