
*** Running vivado
    with args -log NDVI.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source NDVI.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source NDVI.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 356.098 ; gain = 66.816
Command: synth_design -top NDVI -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9288 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 980.016 ; gain = 176.953
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NDVI' [F:/UOM/Semester7/FYP/NDVI_Camera/PickTea/NDVI_Image_1.2/NDVI_Image_1.2.srcs/sources_1/new/NDVI.vhd:42]
INFO: [Synth 8-3491] module 'clk_wiz_base' declared at 'F:/UOM/Semester7/FYP/NDVI_Camera/PickTea/NDVI_Image_1.2/NDVI_Image_1.2.runs/synth_1/.Xil/Vivado-6348-DESKTOP-N9SHNS0/realtime/clk_wiz_base_stub.vhdl:5' bound to instance 'clock_controller' of component 'clk_wiz_base' [F:/UOM/Semester7/FYP/NDVI_Camera/PickTea/NDVI_Image_1.2/NDVI_Image_1.2.srcs/sources_1/new/NDVI.vhd:80]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_base' [F:/UOM/Semester7/FYP/NDVI_Camera/PickTea/NDVI_Image_1.2/NDVI_Image_1.2.runs/synth_1/.Xil/Vivado-6348-DESKTOP-N9SHNS0/realtime/clk_wiz_base_stub.vhdl:16]
INFO: [Synth 8-3491] module 'blk_mem_gen_img' declared at 'F:/UOM/Semester7/FYP/NDVI_Camera/PickTea/NDVI_Image_1.2/NDVI_Image_1.2.runs/synth_1/.Xil/Vivado-6348-DESKTOP-N9SHNS0/realtime/blk_mem_gen_img_stub.vhdl:5' bound to instance 'Inst_frame_buffer_rgb_r' of component 'blk_mem_gen_img' [F:/UOM/Semester7/FYP/NDVI_Camera/PickTea/NDVI_Image_1.2/NDVI_Image_1.2.srcs/sources_1/new/NDVI.vhd:89]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_img' [F:/UOM/Semester7/FYP/NDVI_Camera/PickTea/NDVI_Image_1.2/NDVI_Image_1.2.runs/synth_1/.Xil/Vivado-6348-DESKTOP-N9SHNS0/realtime/blk_mem_gen_img_stub.vhdl:20]
ERROR: [Synth 8-549] port width mismatch for port 'addra': port width = 19, actual width = 7 [F:/UOM/Semester7/FYP/NDVI_Camera/PickTea/NDVI_Image_1.2/NDVI_Image_1.2.srcs/sources_1/new/NDVI.vhd:89]
ERROR: [Synth 8-549] port width mismatch for port 'addrb': port width = 19, actual width = 7 [F:/UOM/Semester7/FYP/NDVI_Camera/PickTea/NDVI_Image_1.2/NDVI_Image_1.2.srcs/sources_1/new/NDVI.vhd:89]
ERROR: [Synth 8-285] failed synthesizing module 'NDVI' [F:/UOM/Semester7/FYP/NDVI_Camera/PickTea/NDVI_Image_1.2/NDVI_Image_1.2.srcs/sources_1/new/NDVI.vhd:42]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1046.363 ; gain = 243.301
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Aug 23 15:51:25 2019...
