Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Oct 12 22:23:50 2025
| Host         : LAPTOP-2TEH7FQA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_nexys4ddr_timing_summary_routed.rpt -pb top_nexys4ddr_timing_summary_routed.pb -rpx top_nexys4ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : top_nexys4ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                          Violations  
--------  --------  -----------------------------------  ----------  
SYNTH-15  Warning   Byte wide write enable not inferred  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.781        0.000                      0                 7253        0.036        0.000                      0                 7253        3.000        0.000                       0                  2432  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        8.781        0.000                      0                 5989        0.036        0.000                      0                 5989        8.750        0.000                       0                  2296  
  clk_out2_clk_wiz_0       28.289        0.000                      0                  271        0.115        0.000                      0                  271       19.500        0.000                       0                   132  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       15.946        0.000                      0                    2        0.255        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       13.051        0.000                      0                  992        0.419        0.000                      0                  992  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  
(none)                                  clk_out2_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.781ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.781ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.348ns  (logic 4.776ns (46.155%)  route 5.572ns (53.845%))
  Logic Levels:           13  (CARRY4=9 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 18.191 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.860    -2.187    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.267 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DOBDO[2]
                         net (fo=8, routed)           2.562     2.829    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[2]
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.154     2.983 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][2]_i_2/O
                         net (fo=3, routed)           0.574     3.557    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_reg[2]_0
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.327     3.884 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7/O
                         net (fo=1, routed)           0.000     3.884    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.282 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.282    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.396 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.510 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.624 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.624    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.738 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.738    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.852 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.852    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.966 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.966    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.080 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.080    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_2_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.302 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_106/O[0]
                         net (fo=1, routed)           0.783     6.085    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/neorv32_cpu_alu_inst/res_o0
    SLICE_X21Y10         LUT6 (Prop_lut6_I3_O)        0.299     6.384 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_73/O
                         net (fo=1, routed)           0.726     7.110    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_73_n_0
    SLICE_X18Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.234 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_37/O
                         net (fo=1, routed)           0.927     8.161    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/DIADI[0]
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.729    18.191    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKARDCLK
                         clock pessimism             -0.405    17.786    
                         clock uncertainty           -0.108    17.678    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    16.941    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg
  -------------------------------------------------------------------
                         required time                         16.941    
                         arrival time                          -8.161    
  -------------------------------------------------------------------
                         slack                                  8.781    

Slack (MET) :             9.353ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.775ns  (logic 4.776ns (48.860%)  route 4.999ns (51.140%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 18.191 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.860    -2.187    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.267 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DOBDO[2]
                         net (fo=8, routed)           2.562     2.829    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[2]
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.154     2.983 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][2]_i_2/O
                         net (fo=3, routed)           0.574     3.557    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_reg[2]_0
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.327     3.884 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7/O
                         net (fo=1, routed)           0.000     3.884    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.282 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.282    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.396 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.510 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.624 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.624    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.738 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.738    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.852 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.852    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.966 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.966    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.295 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_2/O[3]
                         net (fo=3, routed)           0.600     5.895    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/alu_add[31]
    SLICE_X19Y17         LUT6 (Prop_lut6_I0_O)        0.306     6.201 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_40/O
                         net (fo=1, routed)           0.433     6.634    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_40_n_0
    SLICE_X19Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.758 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_6/O
                         net (fo=1, routed)           0.830     7.588    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/DIADI[31]
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.729    18.191    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKARDCLK
                         clock pessimism             -0.405    17.786    
                         clock uncertainty           -0.108    17.678    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.737    16.941    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg
  -------------------------------------------------------------------
                         required time                         16.941    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  9.353    

Slack (MET) :             9.474ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.654ns  (logic 4.548ns (47.109%)  route 5.106ns (52.891%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 18.191 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.860    -2.187    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.267 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DOBDO[2]
                         net (fo=8, routed)           2.562     2.829    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[2]
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.154     2.983 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][2]_i_2/O
                         net (fo=3, routed)           0.574     3.557    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_reg[2]_0
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.327     3.884 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7/O
                         net (fo=1, routed)           0.000     3.884    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.282 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.282    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.396 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.510 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.624 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.624    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.738 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.738    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.067 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/O[3]
                         net (fo=3, routed)           0.469     5.536    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/alu_add[23]
    SLICE_X17Y16         LUT6 (Prop_lut6_I0_O)        0.306     5.842 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_49/O
                         net (fo=1, routed)           0.667     6.508    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_49_n_0
    SLICE_X17Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.632 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_14/O
                         net (fo=1, routed)           0.835     7.467    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/DIADI[23]
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.729    18.191    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKARDCLK
                         clock pessimism             -0.405    17.786    
                         clock uncertainty           -0.108    17.678    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.737    16.941    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg
  -------------------------------------------------------------------
                         required time                         16.941    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  9.474    

Slack (MET) :             9.633ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.495ns  (logic 4.792ns (50.469%)  route 4.703ns (49.531%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 18.191 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.860    -2.187    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.267 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DOBDO[2]
                         net (fo=8, routed)           2.562     2.829    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[2]
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.154     2.983 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][2]_i_2/O
                         net (fo=3, routed)           0.574     3.557    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_reg[2]_0
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.327     3.884 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7/O
                         net (fo=1, routed)           0.000     3.884    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.282 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.282    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.396 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.510 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.624 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.624    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.738 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.738    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.852 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.852    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.966 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.966    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.314 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_2/O[1]
                         net (fo=3, routed)           0.422     5.735    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/alu_add[29]
    SLICE_X21Y18         LUT6 (Prop_lut6_I0_O)        0.303     6.038 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_43/O
                         net (fo=1, routed)           0.433     6.472    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_43_n_0
    SLICE_X21Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.596 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_8/O
                         net (fo=1, routed)           0.712     7.308    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/DIADI[29]
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.729    18.191    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKARDCLK
                         clock pessimism             -0.405    17.786    
                         clock uncertainty           -0.108    17.678    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.737    16.941    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg
  -------------------------------------------------------------------
                         required time                         16.941    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                  9.633    

Slack (MET) :             9.672ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.456ns  (logic 4.699ns (49.694%)  route 4.757ns (50.307%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 18.191 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.860    -2.187    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.267 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DOBDO[2]
                         net (fo=8, routed)           2.562     2.829    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[2]
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.154     2.983 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][2]_i_2/O
                         net (fo=3, routed)           0.574     3.557    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_reg[2]_0
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.327     3.884 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7/O
                         net (fo=1, routed)           0.000     3.884    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.282 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.282    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.396 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.510 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.624 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.624    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.738 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.738    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.852 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.852    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.966 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.966    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     5.222 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_2/O[2]
                         net (fo=3, routed)           0.472     5.694    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/alu_add[30]
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.302     5.996 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_42/O
                         net (fo=1, routed)           0.154     6.150    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_42_n_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.124     6.274 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_7/O
                         net (fo=1, routed)           0.995     7.269    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/DIADI[30]
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.729    18.191    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKARDCLK
                         clock pessimism             -0.405    17.786    
                         clock uncertainty           -0.108    17.678    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.737    16.941    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg
  -------------------------------------------------------------------
                         required time                         16.941    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  9.672    

Slack (MET) :             9.679ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.449ns  (logic 4.675ns (49.477%)  route 4.774ns (50.523%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 18.191 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.860    -2.187    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.267 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DOBDO[2]
                         net (fo=8, routed)           2.562     2.829    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[2]
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.154     2.983 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][2]_i_2/O
                         net (fo=3, routed)           0.574     3.557    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_reg[2]_0
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.327     3.884 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7/O
                         net (fo=1, routed)           0.000     3.884    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.282 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.282    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.396 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.510 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.624 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.624    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.738 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.738    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.852 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.852    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.966 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.966    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     5.201 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_2/O[0]
                         net (fo=3, routed)           0.488     5.688    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/alu_add[28]
    SLICE_X16Y17         LUT6 (Prop_lut6_I0_O)        0.299     5.987 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_44/O
                         net (fo=1, routed)           0.433     6.421    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_44_n_0
    SLICE_X16Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.545 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_9/O
                         net (fo=1, routed)           0.717     7.262    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/DIADI[28]
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.729    18.191    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKARDCLK
                         clock pessimism             -0.405    17.786    
                         clock uncertainty           -0.108    17.678    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.737    16.941    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg
  -------------------------------------------------------------------
                         required time                         16.941    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                  9.679    

Slack (MET) :             9.682ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 4.471ns (47.331%)  route 4.975ns (52.669%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 18.191 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.860    -2.187    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.267 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DOBDO[2]
                         net (fo=8, routed)           2.562     2.829    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[2]
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.154     2.983 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][2]_i_2/O
                         net (fo=3, routed)           0.574     3.557    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_reg[2]_0
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.327     3.884 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7/O
                         net (fo=1, routed)           0.000     3.884    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.282 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.282    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.396 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.510 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.624 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.624    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.738 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.738    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.994 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/O[2]
                         net (fo=3, routed)           0.462     5.455    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/alu_add[22]
    SLICE_X18Y15         LUT6 (Prop_lut6_I0_O)        0.302     5.757 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_50/O
                         net (fo=1, routed)           0.563     6.321    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_50_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.445 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_15/O
                         net (fo=1, routed)           0.814     7.259    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/DIADI[22]
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.729    18.191    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKARDCLK
                         clock pessimism             -0.405    17.786    
                         clock uncertainty           -0.108    17.678    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[22])
                                                     -0.737    16.941    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg
  -------------------------------------------------------------------
                         required time                         16.941    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                  9.682    

Slack (MET) :             9.792ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.337ns  (logic 4.662ns (49.932%)  route 4.675ns (50.068%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.809ns = ( 18.191 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.187ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.860    -2.187    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     0.267 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DOBDO[2]
                         net (fo=8, routed)           2.562     2.829    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/DOBDO[2]
    SLICE_X22Y12         LUT3 (Prop_lut3_I2_O)        0.154     2.983 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/serial_shifter.shifter[cnt][2]_i_2/O
                         net (fo=3, routed)           0.574     3.557    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/immediate_reg[2]_0
    SLICE_X20Y10         LUT5 (Prop_lut5_I3_O)        0.327     3.884 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7/O
                         net (fo=1, routed)           0.000     3.884    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar[3]_i_7_n_0
    SLICE_X20Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.282 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.282    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[3]_i_1_n_0
    SLICE_X20Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.396 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.396    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X20Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.510 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.510    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.624 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.624    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.738 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.738    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.852 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.852    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     5.181 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/O[3]
                         net (fo=3, routed)           0.327     5.507    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/alu_add[27]
    SLICE_X18Y16         LUT6 (Prop_lut6_I0_O)        0.306     5.813 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_45/O
                         net (fo=1, routed)           0.413     6.227    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_45_n_0
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124     6.351 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/sdpram_reg_i_10/O
                         net (fo=1, routed)           0.799     7.150    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/DIADI[27]
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.729    18.191    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/clk_out1
    RAMB36_X0Y2          RAMB36E1                                     r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg/CLKARDCLK
                         clock pessimism             -0.405    17.786    
                         clock uncertainty           -0.108    17.678    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[27])
                                                     -0.737    16.941    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_regfile_inst/register_file_fpga.reg_file_inst/sdpram_reg
  -------------------------------------------------------------------
                         required time                         16.941    
                         arrival time                          -7.150    
  -------------------------------------------------------------------
                         slack                                  9.792    

Slack (MET) :             9.800ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_bus/mbx_probe_len_r_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.633ns  (logic 1.612ns (16.734%)  route 8.021ns (83.266%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.232ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.815    -2.232    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/clk_out1
    SLICE_X26Y11         FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDCE (Prop_fdce_C_Q)         0.419    -1.813 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/Q
                         net (fo=8, routed)           0.591    -1.222    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg_0
    SLICE_X27Y12         LUT3 (Prop_lut3_I1_O)        0.299    -0.923 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/ram_reg_0_0_i_6/O
                         net (fo=16, routed)          1.265     0.342    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/state_nxt1
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.466 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_17/O
                         net (fo=9, routed)           0.956     1.422    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_17_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.546 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/pending_i_5/O
                         net (fo=1, routed)           0.985     2.531    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/pending_i_2_3
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.655 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/pending_i_3/O
                         net (fo=2, routed)           0.619     3.274    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/pending_i_3_n_0
    SLICE_X29Y15         LUT5 (Prop_lut5_I1_O)        0.124     3.398 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/mbx_cmd_r[7]_i_6/O
                         net (fo=1, routed)           0.646     4.044    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/p_1_in
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.168 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/mbx_cmd_r[7]_i_4/O
                         net (fo=3, routed)           0.768     4.936    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/mbx_probe_len_r_reg[31]
    SLICE_X36Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.060 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/mbx_probe_len_r[31]_i_3/O
                         net (fo=33, routed)          0.879     5.939    u_cu/mbx_probe_len_r_reg[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I4_O)        0.150     6.089 r  u_cu/mbx_probe_len_r[31]_i_1/O
                         net (fo=32, routed)          1.312     7.401    u_cpu/u_bus/mbx_probe_len_r_reg[0]_0[0]
    SLICE_X45Y12         FDCE                                         r  u_cpu/u_bus/mbx_probe_len_r_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.676    18.137    u_cpu/u_bus/clk_out1
    SLICE_X45Y12         FDCE                                         r  u_cpu/u_bus/mbx_probe_len_r_reg[21]/C
                         clock pessimism             -0.421    17.716    
                         clock uncertainty           -0.108    17.609    
    SLICE_X45Y12         FDCE (Setup_fdce_C_CE)      -0.407    17.202    u_cpu/u_bus/mbx_probe_len_r_reg[21]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  9.800    

Slack (MET) :             9.800ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_bus/mbx_probe_len_r_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.633ns  (logic 1.612ns (16.734%)  route 8.021ns (83.266%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 18.137 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.232ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.815    -2.232    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/clk_out1
    SLICE_X26Y11         FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y11         FDCE (Prop_fdce_C_Q)         0.419    -1.813 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg/Q
                         net (fo=8, routed)           0.591    -1.222    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/misaligned_reg_0
    SLICE_X27Y12         LUT3 (Prop_lut3_I1_O)        0.299    -0.923 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/ram_reg_0_0_i_6/O
                         net (fo=16, routed)          1.265     0.342    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/state_nxt1
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.466 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_17/O
                         net (fo=9, routed)           0.956     1.422    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/keeper[ext]_i_17_n_0
    SLICE_X27Y15         LUT6 (Prop_lut6_I2_O)        0.124     1.546 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/pending_i_5/O
                         net (fo=1, routed)           0.985     2.531    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/pending_i_2_3
    SLICE_X27Y16         LUT6 (Prop_lut6_I1_O)        0.124     2.655 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/pending_i_3/O
                         net (fo=2, routed)           0.619     3.274    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/pending_i_3_n_0
    SLICE_X29Y15         LUT5 (Prop_lut5_I1_O)        0.124     3.398 r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/mbx_cmd_r[7]_i_6/O
                         net (fo=1, routed)           0.646     4.044    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/p_1_in
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.124     4.168 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_lsu_inst/mbx_cmd_r[7]_i_4/O
                         net (fo=3, routed)           0.768     4.936    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/mbx_probe_len_r_reg[31]
    SLICE_X36Y17         LUT6 (Prop_lut6_I2_O)        0.124     5.060 f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/mbx_probe_len_r[31]_i_3/O
                         net (fo=33, routed)          0.879     5.939    u_cu/mbx_probe_len_r_reg[0]
    SLICE_X37Y25         LUT5 (Prop_lut5_I4_O)        0.150     6.089 r  u_cu/mbx_probe_len_r[31]_i_1/O
                         net (fo=32, routed)          1.312     7.401    u_cpu/u_bus/mbx_probe_len_r_reg[0]_0[0]
    SLICE_X45Y12         FDCE                                         r  u_cpu/u_bus/mbx_probe_len_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.676    18.137    u_cpu/u_bus/clk_out1
    SLICE_X45Y12         FDCE                                         r  u_cpu/u_bus/mbx_probe_len_r_reg[22]/C
                         clock pessimism             -0.421    17.716    
                         clock uncertainty           -0.108    17.609    
    SLICE_X45Y12         FDCE (Setup_fdce_C_CE)      -0.407    17.202    u_cpu/u_bus/mbx_probe_len_r_reg[22]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  9.800    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_min/feat_din_next_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_min/feat_din_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.566%)  route 0.225ns (61.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.620    -0.492    u_min/clk_out1
    SLICE_X49Y26         FDRE                                         r  u_min/feat_din_next_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  u_min/feat_din_next_reg[12]/Q
                         net (fo=1, routed)           0.225    -0.126    u_min/feat_din_next_reg_n_0_[12]
    SLICE_X53Y26         FDRE                                         r  u_min/feat_din_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.889    -0.263    u_min/clk_out1
    SLICE_X53Y26         FDRE                                         r  u_min/feat_din_i_reg[12]/C
                         clock pessimism              0.032    -0.232    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.070    -0.162    u_min/feat_din_i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_bin/thr_bram_inst/rd_addr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_bin/thr_bram_inst/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.164ns (35.025%)  route 0.304ns (64.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.642    -0.470    u_bin/thr_bram_inst/clk_out1
    SLICE_X14Y49         FDRE                                         r  u_bin/thr_bram_inst/rd_addr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  u_bin/thr_bram_inst/rd_addr_q_reg[7]/Q
                         net (fo=1, routed)           0.304    -0.001    u_bin/thr_bram_inst/rd_addr_q[7]
    RAMB18_X0Y20         RAMB18E1                                     r  u_bin/thr_bram_inst/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.889    -0.263    u_bin/thr_bram_inst/clk_out1
    RAMB18_X0Y20         RAMB18E1                                     r  u_bin/thr_bram_inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.035    -0.228    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.045    u_bin/thr_bram_inst/mem_reg
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_bin/thr_bram_inst/rd_addr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_bin/thr_bram_inst/mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.534%)  route 0.311ns (65.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.642    -0.470    u_bin/thr_bram_inst/clk_out1
    SLICE_X14Y49         FDRE                                         r  u_bin/thr_bram_inst/rd_addr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  u_bin/thr_bram_inst/rd_addr_q_reg[5]/Q
                         net (fo=1, routed)           0.311     0.005    u_bin/thr_bram_inst/rd_addr_q[5]
    RAMB18_X0Y20         RAMB18E1                                     r  u_bin/thr_bram_inst/mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.889    -0.263    u_bin/thr_bram_inst/clk_out1
    RAMB18_X0Y20         RAMB18E1                                     r  u_bin/thr_bram_inst/mem_reg/CLKBWRCLK
                         clock pessimism              0.035    -0.228    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.045    u_bin/thr_bram_inst/mem_reg
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_bin/tb_inst/thr_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_bin/thr_bram_inst/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.374%)  route 0.150ns (51.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.576    -0.536    u_bin/tb_inst/clk_out1
    SLICE_X9Y50          FDRE                                         r  u_bin/tb_inst/thr_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_bin/tb_inst/thr_addr_r_reg[3]/Q
                         net (fo=1, routed)           0.150    -0.245    u_bin/thr_bram_inst/mem_reg_0[3]
    RAMB18_X0Y20         RAMB18E1                                     r  u_bin/thr_bram_inst/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.888    -0.264    u_bin/thr_bram_inst/clk_out1
    RAMB18_X0Y20         RAMB18E1                                     r  u_bin/thr_bram_inst/mem_reg/CLKARDCLK
                         clock pessimism             -0.215    -0.479    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.296    u_bin/thr_bram_inst/mem_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 data_bram_inst/bram_addr_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_bram_inst/ram_reg_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.640    -0.472    data_bram_inst/clk_out1
    SLICE_X9Y41          FDRE                                         r  data_bram_inst/bram_addr_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  data_bram_inst/bram_addr_a_reg[0]/Q
                         net (fo=2, routed)           0.158    -0.173    data_bram_inst/bram_addr_a[0]
    RAMB36_X0Y8          RAMB36E1                                     r  data_bram_inst/ram_reg_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.958    -0.194    data_bram_inst/clk_out1
    RAMB36_X0Y8          RAMB36E1                                     r  data_bram_inst/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.218    -0.412    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.229    data_bram_inst/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 vgaA_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            thinA_vga_bram/ram_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.626    -0.486    clk_out1
    SLICE_X63Y30         FDRE                                         r  vgaA_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  vgaA_addr_reg[9]/Q
                         net (fo=1, routed)           0.158    -0.187    thinA_vga_bram/Q[9]
    RAMB36_X1Y6          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.944    -0.208    thinA_vga_bram/clk_out1
    RAMB36_X1Y6          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/CLKARDCLK
                         clock pessimism             -0.218    -0.426    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.243    thinA_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_min/rdr/col_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_min/rdr/buf0_reg_0_63_0_0__0/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.622    -0.490    u_min/rdr/clk_out1
    SLICE_X47Y28         FDRE                                         r  u_min/rdr/col_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  u_min/rdr/col_cnt_reg[0]/Q
                         net (fo=41, routed)          0.242    -0.107    u_min/rdr/buf0_reg_0_63_0_0__0/A0
    SLICE_X46Y28         RAMS64E                                      r  u_min/rdr/buf0_reg_0_63_0_0__0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.895    -0.257    u_min/rdr/buf0_reg_0_63_0_0__0/WCLK
    SLICE_X46Y28         RAMS64E                                      r  u_min/rdr/buf0_reg_0_63_0_0__0/SP/CLK
                         clock pessimism             -0.219    -0.477    
    SLICE_X46Y28         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.167    u_min/rdr/buf0_reg_0_63_0_0__0/SP
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_min/rdr/col_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_min/rdr/buf0_reg_0_63_0_0__2/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.622    -0.490    u_min/rdr/clk_out1
    SLICE_X47Y28         FDRE                                         r  u_min/rdr/col_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  u_min/rdr/col_cnt_reg[0]/Q
                         net (fo=41, routed)          0.242    -0.107    u_min/rdr/buf0_reg_0_63_0_0__2/A0
    SLICE_X46Y28         RAMS64E                                      r  u_min/rdr/buf0_reg_0_63_0_0__2/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.895    -0.257    u_min/rdr/buf0_reg_0_63_0_0__2/WCLK
    SLICE_X46Y28         RAMS64E                                      r  u_min/rdr/buf0_reg_0_63_0_0__2/SP/CLK
                         clock pessimism             -0.219    -0.477    
    SLICE_X46Y28         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.167    u_min/rdr/buf0_reg_0_63_0_0__2/SP
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_min/rdr/col_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_min/rdr/buf0_reg_0_63_0_0__3/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.622    -0.490    u_min/rdr/clk_out1
    SLICE_X47Y28         FDRE                                         r  u_min/rdr/col_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  u_min/rdr/col_cnt_reg[0]/Q
                         net (fo=41, routed)          0.242    -0.107    u_min/rdr/buf0_reg_0_63_0_0__3/A0
    SLICE_X46Y28         RAMS64E                                      r  u_min/rdr/buf0_reg_0_63_0_0__3/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.895    -0.257    u_min/rdr/buf0_reg_0_63_0_0__3/WCLK
    SLICE_X46Y28         RAMS64E                                      r  u_min/rdr/buf0_reg_0_63_0_0__3/SP/CLK
                         clock pessimism             -0.219    -0.477    
    SLICE_X46Y28         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.167    u_min/rdr/buf0_reg_0_63_0_0__3/SP
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_min/rdr/col_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_min/rdr/buf0_reg_0_63_0_0__5/SP/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.846%)  route 0.242ns (63.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.622    -0.490    u_min/rdr/clk_out1
    SLICE_X47Y28         FDRE                                         r  u_min/rdr/col_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  u_min/rdr/col_cnt_reg[0]/Q
                         net (fo=41, routed)          0.242    -0.107    u_min/rdr/buf0_reg_0_63_0_0__5/A0
    SLICE_X46Y28         RAMS64E                                      r  u_min/rdr/buf0_reg_0_63_0_0__5/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.895    -0.257    u_min/rdr/buf0_reg_0_63_0_0__5/WCLK
    SLICE_X46Y28         RAMS64E                                      r  u_min/rdr/buf0_reg_0_63_0_0__5/SP/CLK
                         clock pessimism             -0.219    -0.477    
    SLICE_X46Y28         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310    -0.167    u_min/rdr/buf0_reg_0_63_0_0__5/SP
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X0Y16     u_bin/bin_stream_inst/bin_addr_r_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y7     bin_bridge_bram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y9     data_bram_inst/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y8     data_bram_inst/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y8     min_bram_cpu/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y8     min_bram_cpu/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y8     thinA_bram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9     thinB_bram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6     tmpl_bram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y6     tmpl_bram/ram_reg_0_0/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y47    u_bin/ir_inst/buf0_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y47    u_bin/ir_inst/buf0_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y47    u_bin/ir_inst/buf0_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y47    u_bin/ir_inst/buf0_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y47    u_bin/ir_inst/buf0_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y47    u_bin/ir_inst/buf0_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y47    u_bin/ir_inst/buf0_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y47    u_bin/ir_inst/buf0_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y48    u_bin/ir_inst/buf0_reg_0_15_0_0__3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y48    u_bin/ir_inst/buf0_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y47    u_bin/ir_inst/buf0_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y47    u_bin/ir_inst/buf0_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y47    u_bin/ir_inst/buf0_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y47    u_bin/ir_inst/buf0_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y47    u_bin/ir_inst/buf0_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y47    u_bin/ir_inst/buf0_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y47    u_bin/ir_inst/buf0_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y47    u_bin/ir_inst/buf0_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y48    u_bin/ir_inst/buf0_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y48    u_bin/ir_inst/buf0_reg_0_15_0_0__3/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.289ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/v_cnt10_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinB_vga_bram/ram_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.076ns  (logic 5.446ns (49.168%)  route 5.630ns (50.832%))
  Logic Levels:           5  (DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 38.221 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.792    -2.255    u_vga/u_tmg/clk_out2
    SLICE_X62Y29         FDCE                                         r  u_vga/u_tmg/v_cnt10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.777 f  u_vga/u_tmg/v_cnt10_reg[7]/Q
                         net (fo=8, routed)           1.080    -0.696    u_vga/u_tmg/vga_y[7]
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.323    -0.373 r  u_vga/u_tmg/b_addr0_i_19/O
                         net (fo=2, routed)           0.809     0.435    u_vga/u_tmg/b_addr0_i_19_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.326     0.761 r  u_vga/u_tmg/b_addr0_i_21/O
                         net (fo=2, routed)           0.296     1.057    u_vga/u_tmg/b_addr0_i_21_n_0
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.181 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.811     1.992    u_vga/u_tmg/in_window
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.150     2.142 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.707     2.849    u_vga/B[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      4.045     6.894 r  u_vga/b_addr0/P[3]
                         net (fo=4, routed)           1.928     8.822    thinB_vga_bram/P[3]
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.759    38.221    thinB_vga_bram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.800    
                         clock uncertainty           -0.123    37.677    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    37.111    thinB_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                 28.289    

Slack (MET) :             28.463ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/v_cnt10_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinB_vga_bram/ram_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.902ns  (logic 5.446ns (49.952%)  route 5.456ns (50.048%))
  Logic Levels:           5  (DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 38.221 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.792    -2.255    u_vga/u_tmg/clk_out2
    SLICE_X62Y29         FDCE                                         r  u_vga/u_tmg/v_cnt10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.777 f  u_vga/u_tmg/v_cnt10_reg[7]/Q
                         net (fo=8, routed)           1.080    -0.696    u_vga/u_tmg/vga_y[7]
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.323    -0.373 r  u_vga/u_tmg/b_addr0_i_19/O
                         net (fo=2, routed)           0.809     0.435    u_vga/u_tmg/b_addr0_i_19_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.326     0.761 r  u_vga/u_tmg/b_addr0_i_21/O
                         net (fo=2, routed)           0.296     1.057    u_vga/u_tmg/b_addr0_i_21_n_0
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.181 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.811     1.992    u_vga/u_tmg/in_window
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.150     2.142 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.707     2.849    u_vga/B[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[4])
                                                      4.045     6.894 r  u_vga/b_addr0/P[4]
                         net (fo=4, routed)           1.754     8.648    thinB_vga_bram/P[4]
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.759    38.221    thinB_vga_bram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.800    
                         clock uncertainty           -0.123    37.677    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    37.111    thinB_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                 28.463    

Slack (MET) :             28.581ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/v_cnt10_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinB_vga_bram/ram_reg_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.785ns  (logic 5.446ns (50.498%)  route 5.339ns (49.502%))
  Logic Levels:           5  (DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 38.221 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.792    -2.255    u_vga/u_tmg/clk_out2
    SLICE_X62Y29         FDCE                                         r  u_vga/u_tmg/v_cnt10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.777 f  u_vga/u_tmg/v_cnt10_reg[7]/Q
                         net (fo=8, routed)           1.080    -0.696    u_vga/u_tmg/vga_y[7]
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.323    -0.373 r  u_vga/u_tmg/b_addr0_i_19/O
                         net (fo=2, routed)           0.809     0.435    u_vga/u_tmg/b_addr0_i_19_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.326     0.761 r  u_vga/u_tmg/b_addr0_i_21/O
                         net (fo=2, routed)           0.296     1.057    u_vga/u_tmg/b_addr0_i_21_n_0
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.181 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.811     1.992    u_vga/u_tmg/in_window
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.150     2.142 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.707     2.849    u_vga/B[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[9])
                                                      4.045     6.894 r  u_vga/b_addr0/P[9]
                         net (fo=4, routed)           1.636     8.530    thinB_vga_bram/P[9]
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.759    38.221    thinB_vga_bram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.800    
                         clock uncertainty           -0.123    37.677    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    37.111    thinB_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                          -8.530    
  -------------------------------------------------------------------
                         slack                                 28.581    

Slack (MET) :             28.696ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/v_cnt10_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/u_ovl/ram_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.631ns  (logic 5.446ns (51.229%)  route 5.185ns (48.771%))
  Logic Levels:           5  (DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 38.165 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.792    -2.255    u_vga/u_tmg/clk_out2
    SLICE_X62Y29         FDCE                                         r  u_vga/u_tmg/v_cnt10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.777 f  u_vga/u_tmg/v_cnt10_reg[7]/Q
                         net (fo=8, routed)           1.080    -0.696    u_vga/u_tmg/vga_y[7]
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.323    -0.373 r  u_vga/u_tmg/b_addr0_i_19/O
                         net (fo=2, routed)           0.809     0.435    u_vga/u_tmg/b_addr0_i_19_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.326     0.761 r  u_vga/u_tmg/b_addr0_i_21/O
                         net (fo=2, routed)           0.296     1.057    u_vga/u_tmg/b_addr0_i_21_n_0
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.181 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.811     1.992    u_vga/u_tmg/in_window
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.150     2.142 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.707     2.849    u_vga/B[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      4.045     6.894 r  u_vga/b_addr0/P[3]
                         net (fo=4, routed)           1.482     8.376    u_vga/u_ovl/P[3]
    RAMB18_X1Y11         RAMB18E1                                     r  u_vga/u_ovl/ram_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.703    38.165    u_vga/u_ovl/clk_out2
    RAMB18_X1Y11         RAMB18E1                                     r  u_vga/u_ovl/ram_reg/CLKBWRCLK
                         clock pessimism             -0.404    37.761    
                         clock uncertainty           -0.123    37.638    
    RAMB18_X1Y11         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    37.072    u_vga/u_ovl/ram_reg
  -------------------------------------------------------------------
                         required time                         37.072    
                         arrival time                          -8.376    
  -------------------------------------------------------------------
                         slack                                 28.696    

Slack (MET) :             28.713ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/v_cnt10_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinB_vga_bram/ram_reg_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.652ns  (logic 5.446ns (51.126%)  route 5.206ns (48.874%))
  Logic Levels:           5  (DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 38.221 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.792    -2.255    u_vga/u_tmg/clk_out2
    SLICE_X62Y29         FDCE                                         r  u_vga/u_tmg/v_cnt10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.777 f  u_vga/u_tmg/v_cnt10_reg[7]/Q
                         net (fo=8, routed)           1.080    -0.696    u_vga/u_tmg/vga_y[7]
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.323    -0.373 r  u_vga/u_tmg/b_addr0_i_19/O
                         net (fo=2, routed)           0.809     0.435    u_vga/u_tmg/b_addr0_i_19_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.326     0.761 r  u_vga/u_tmg/b_addr0_i_21/O
                         net (fo=2, routed)           0.296     1.057    u_vga/u_tmg/b_addr0_i_21_n_0
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.181 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.811     1.992    u_vga/u_tmg/in_window
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.150     2.142 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.707     2.849    u_vga/B[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[2])
                                                      4.045     6.894 r  u_vga/b_addr0/P[2]
                         net (fo=4, routed)           1.503     8.397    thinB_vga_bram/P[2]
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.759    38.221    thinB_vga_bram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.800    
                         clock uncertainty           -0.123    37.677    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    37.111    thinB_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                          -8.397    
  -------------------------------------------------------------------
                         slack                                 28.713    

Slack (MET) :             28.721ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/v_cnt10_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bin/bin_bram_inst/b_addr_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.090ns  (logic 5.446ns (49.108%)  route 5.644ns (50.892%))
  Logic Levels:           5  (DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.819ns = ( 38.181 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.792    -2.255    u_vga/u_tmg/clk_out2
    SLICE_X62Y29         FDCE                                         r  u_vga/u_tmg/v_cnt10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.777 f  u_vga/u_tmg/v_cnt10_reg[7]/Q
                         net (fo=8, routed)           1.080    -0.696    u_vga/u_tmg/vga_y[7]
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.323    -0.373 r  u_vga/u_tmg/b_addr0_i_19/O
                         net (fo=2, routed)           0.809     0.435    u_vga/u_tmg/b_addr0_i_19_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.326     0.761 r  u_vga/u_tmg/b_addr0_i_21/O
                         net (fo=2, routed)           0.296     1.057    u_vga/u_tmg/b_addr0_i_21_n_0
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.181 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.811     1.992    u_vga/u_tmg/in_window
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.150     2.142 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.707     2.849    u_vga/B[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[9])
                                                      4.045     6.894 r  u_vga/b_addr0/P[9]
                         net (fo=4, routed)           1.941     8.835    u_bin/bin_bram_inst/P[9]
    SLICE_X72Y33         FDRE                                         r  u_bin/bin_bram_inst/b_addr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.720    38.181    u_bin/bin_bram_inst/clk_out2
    SLICE_X72Y33         FDRE                                         r  u_bin/bin_bram_inst/b_addr_q_reg[9]/C
                         clock pessimism             -0.421    37.760    
                         clock uncertainty           -0.123    37.637    
    SLICE_X72Y33         FDRE (Setup_fdre_C_D)       -0.081    37.556    u_bin/bin_bram_inst/b_addr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         37.556    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                 28.721    

Slack (MET) :             28.732ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/v_cnt10_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinB_vga_bram/ram_reg_1/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.633ns  (logic 5.446ns (51.218%)  route 5.187ns (48.782%))
  Logic Levels:           5  (DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 38.221 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.792    -2.255    u_vga/u_tmg/clk_out2
    SLICE_X62Y29         FDCE                                         r  u_vga/u_tmg/v_cnt10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.777 f  u_vga/u_tmg/v_cnt10_reg[7]/Q
                         net (fo=8, routed)           1.080    -0.696    u_vga/u_tmg/vga_y[7]
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.323    -0.373 r  u_vga/u_tmg/b_addr0_i_19/O
                         net (fo=2, routed)           0.809     0.435    u_vga/u_tmg/b_addr0_i_19_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.326     0.761 r  u_vga/u_tmg/b_addr0_i_21/O
                         net (fo=2, routed)           0.296     1.057    u_vga/u_tmg/b_addr0_i_21_n_0
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.181 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.811     1.992    u_vga/u_tmg/in_window
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.150     2.142 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.707     2.849    u_vga/B[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[6])
                                                      4.045     6.894 r  u_vga/b_addr0/P[6]
                         net (fo=4, routed)           1.484     8.378    thinB_vga_bram/P[6]
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.759    38.221    thinB_vga_bram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.800    
                         clock uncertainty           -0.123    37.677    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    37.111    thinB_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                 28.732    

Slack (MET) :             28.742ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/v_cnt10_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinB_vga_bram/ram_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.623ns  (logic 5.446ns (51.266%)  route 5.177ns (48.734%))
  Logic Levels:           5  (DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 38.221 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.792    -2.255    u_vga/u_tmg/clk_out2
    SLICE_X62Y29         FDCE                                         r  u_vga/u_tmg/v_cnt10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.777 f  u_vga/u_tmg/v_cnt10_reg[7]/Q
                         net (fo=8, routed)           1.080    -0.696    u_vga/u_tmg/vga_y[7]
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.323    -0.373 r  u_vga/u_tmg/b_addr0_i_19/O
                         net (fo=2, routed)           0.809     0.435    u_vga/u_tmg/b_addr0_i_19_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.326     0.761 r  u_vga/u_tmg/b_addr0_i_21/O
                         net (fo=2, routed)           0.296     1.057    u_vga/u_tmg/b_addr0_i_21_n_0
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.181 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.811     1.992    u_vga/u_tmg/in_window
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.150     2.142 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.707     2.849    u_vga/B[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[5])
                                                      4.045     6.894 r  u_vga/b_addr0/P[5]
                         net (fo=4, routed)           1.474     8.368    thinB_vga_bram/P[5]
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.759    38.221    thinB_vga_bram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.800    
                         clock uncertainty           -0.123    37.677    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    37.111    thinB_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                 28.742    

Slack (MET) :             28.743ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/v_cnt10_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinB_vga_bram/ram_reg_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.622ns  (logic 5.446ns (51.272%)  route 5.176ns (48.728%))
  Logic Levels:           5  (DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 38.221 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.792    -2.255    u_vga/u_tmg/clk_out2
    SLICE_X62Y29         FDCE                                         r  u_vga/u_tmg/v_cnt10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.777 f  u_vga/u_tmg/v_cnt10_reg[7]/Q
                         net (fo=8, routed)           1.080    -0.696    u_vga/u_tmg/vga_y[7]
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.323    -0.373 r  u_vga/u_tmg/b_addr0_i_19/O
                         net (fo=2, routed)           0.809     0.435    u_vga/u_tmg/b_addr0_i_19_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.326     0.761 r  u_vga/u_tmg/b_addr0_i_21/O
                         net (fo=2, routed)           0.296     1.057    u_vga/u_tmg/b_addr0_i_21_n_0
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.181 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.811     1.992    u_vga/u_tmg/in_window
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.150     2.142 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.707     2.849    u_vga/B[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      4.045     6.894 r  u_vga/b_addr0/P[0]
                         net (fo=4, routed)           1.473     8.367    thinB_vga_bram/P[0]
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.759    38.221    thinB_vga_bram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.800    
                         clock uncertainty           -0.123    37.677    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    37.111    thinB_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                 28.743    

Slack (MET) :             28.747ns  (required time - arrival time)
  Source:                 u_vga/u_tmg/v_cnt10_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            thinB_vga_bram/ram_reg_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.619ns  (logic 5.446ns (51.287%)  route 5.173ns (48.713%))
  Logic Levels:           5  (DSP48E1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.779ns = ( 38.221 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.792    -2.255    u_vga/u_tmg/clk_out2
    SLICE_X62Y29         FDCE                                         r  u_vga/u_tmg/v_cnt10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.777 f  u_vga/u_tmg/v_cnt10_reg[7]/Q
                         net (fo=8, routed)           1.080    -0.696    u_vga/u_tmg/vga_y[7]
    SLICE_X61Y30         LUT2 (Prop_lut2_I1_O)        0.323    -0.373 r  u_vga/u_tmg/b_addr0_i_19/O
                         net (fo=2, routed)           0.809     0.435    u_vga/u_tmg/b_addr0_i_19_n_0
    SLICE_X60Y29         LUT6 (Prop_lut6_I0_O)        0.326     0.761 r  u_vga/u_tmg/b_addr0_i_21/O
                         net (fo=2, routed)           0.296     1.057    u_vga/u_tmg/b_addr0_i_21_n_0
    SLICE_X59Y29         LUT2 (Prop_lut2_I1_O)        0.124     1.181 r  u_vga/u_tmg/in_window_d_i_1/O
                         net (fo=17, routed)          0.811     1.992    u_vga/u_tmg/in_window
    SLICE_X60Y31         LUT5 (Prop_lut5_I0_O)        0.150     2.142 r  u_vga/u_tmg/b_addr0_i_4/O
                         net (fo=1, routed)           0.707     2.849    u_vga/B[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[12])
                                                      4.045     6.894 r  u_vga/b_addr0/P[12]
                         net (fo=4, routed)           1.470     8.364    thinB_vga_bram/P[12]
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.759    38.221    thinB_vga_bram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/CLKBWRCLK
                         clock pessimism             -0.421    37.800    
                         clock uncertainty           -0.123    37.677    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    37.111    thinB_vga_bram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         37.111    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 28.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_bin/bin_bram_inst/b_addr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.643%)  route 0.215ns (60.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.650    -0.462    u_bin/bin_bram_inst/clk_out2
    SLICE_X72Y35         FDRE                                         r  u_bin/bin_bram_inst/b_addr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  u_bin/bin_bram_inst/b_addr_q_reg[8]/Q
                         net (fo=1, routed)           0.215    -0.106    u_bin/bin_bram_inst/b_addr_q[8]
    RAMB36_X2Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.967    -0.185    u_bin/bin_bram_inst/clk_out2
    RAMB36_X2Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.219    -0.404    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.221    u_bin/bin_bram_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 min_bram_vga/addrB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            min_bram_vga/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.950%)  route 0.241ns (63.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.622    -0.490    min_bram_vga/clk_out2
    SLICE_X61Y27         FDRE                                         r  min_bram_vga/addrB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  min_bram_vga/addrB_q_reg[0]/Q
                         net (fo=1, routed)           0.241    -0.108    min_bram_vga/addrB_q[0]
    RAMB18_X1Y10         RAMB18E1                                     r  min_bram_vga/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.939    -0.213    min_bram_vga/clk_out2
    RAMB18_X1Y10         RAMB18E1                                     r  min_bram_vga/ram_reg/CLKARDCLK
                         clock pessimism             -0.197    -0.410    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.227    min_bram_vga/ram_reg
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_bin/bin_bram_inst/b_addr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.944%)  route 0.241ns (63.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.647    -0.465    u_bin/bin_bram_inst/clk_out2
    SLICE_X72Y31         FDRE                                         r  u_bin/bin_bram_inst/b_addr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  u_bin/bin_bram_inst/b_addr_q_reg[5]/Q
                         net (fo=1, routed)           0.241    -0.083    u_bin/bin_bram_inst/b_addr_q[5]
    RAMB36_X2Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.967    -0.185    u_bin/bin_bram_inst/clk_out2
    RAMB36_X2Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.219    -0.404    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.221    u_bin/bin_bram_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_bin/bin_bram_inst/b_addr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.775%)  route 0.242ns (63.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.647    -0.465    u_bin/bin_bram_inst/clk_out2
    SLICE_X72Y31         FDRE                                         r  u_bin/bin_bram_inst/b_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  u_bin/bin_bram_inst/b_addr_q_reg[4]/Q
                         net (fo=1, routed)           0.242    -0.081    u_bin/bin_bram_inst/b_addr_q[4]
    RAMB36_X2Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.967    -0.185    u_bin/bin_bram_inst/clk_out2
    RAMB36_X2Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.219    -0.404    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.221    u_bin/bin_bram_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_bin/bin_bram_inst/b_addr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.734%)  route 0.243ns (63.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.647    -0.465    u_bin/bin_bram_inst/clk_out2
    SLICE_X73Y31         FDRE                                         r  u_bin/bin_bram_inst/b_addr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  u_bin/bin_bram_inst/b_addr_q_reg[3]/Q
                         net (fo=1, routed)           0.243    -0.081    u_bin/bin_bram_inst/b_addr_q[3]
    RAMB36_X2Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.967    -0.185    u_bin/bin_bram_inst/clk_out2
    RAMB36_X2Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.219    -0.404    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.221    u_bin/bin_bram_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 min_bram_vga/addrB_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            min_bram_vga/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.934%)  route 0.247ns (60.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.620    -0.492    min_bram_vga/clk_out2
    SLICE_X60Y26         FDRE                                         r  min_bram_vga/addrB_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  min_bram_vga/addrB_q_reg[2]/Q
                         net (fo=1, routed)           0.247    -0.081    min_bram_vga/addrB_q[2]
    RAMB18_X1Y10         RAMB18E1                                     r  min_bram_vga/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.939    -0.213    min_bram_vga/clk_out2
    RAMB18_X1Y10         RAMB18E1                                     r  min_bram_vga/ram_reg/CLKARDCLK
                         clock pessimism             -0.197    -0.410    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.227    min_bram_vga/ram_reg
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 min_bram_vga/addrB_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            min_bram_vga/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.421%)  route 0.294ns (67.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.619    -0.493    min_bram_vga/clk_out2
    SLICE_X61Y25         FDRE                                         r  min_bram_vga/addrB_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  min_bram_vga/addrB_q_reg[5]/Q
                         net (fo=1, routed)           0.294    -0.058    min_bram_vga/addrB_q[5]
    RAMB18_X1Y10         RAMB18E1                                     r  min_bram_vga/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.939    -0.213    min_bram_vga/clk_out2
    RAMB18_X1Y10         RAMB18E1                                     r  min_bram_vga/ram_reg/CLKARDCLK
                         clock pessimism             -0.197    -0.410    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.227    min_bram_vga/ram_reg
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_bin/bin_bram_inst/b_addr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.259%)  route 0.271ns (65.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.185ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.650    -0.462    u_bin/bin_bram_inst/clk_out2
    SLICE_X72Y35         FDRE                                         r  u_bin/bin_bram_inst/b_addr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.321 r  u_bin/bin_bram_inst/b_addr_q_reg[1]/Q
                         net (fo=1, routed)           0.271    -0.050    u_bin/bin_bram_inst/b_addr_q[1]
    RAMB36_X2Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.967    -0.185    u_bin/bin_bram_inst/clk_out2
    RAMB36_X2Y7          RAMB36E1                                     r  u_bin/bin_bram_inst/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.219    -0.404    
    RAMB36_X2Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183    -0.221    u_bin/bin_bram_inst/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_vga/min_idx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            min_bram_vga/addrB_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.959%)  route 0.125ns (47.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.622    -0.490    u_vga/clk_out2
    SLICE_X59Y27         FDCE                                         r  u_vga/min_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  u_vga/min_idx_reg[3]/Q
                         net (fo=5, routed)           0.125    -0.223    min_bram_vga/addrB_q_reg[8]_0[3]
    SLICE_X60Y27         FDRE                                         r  min_bram_vga/addrB_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.894    -0.258    min_bram_vga/clk_out2
    SLICE_X60Y27         FDRE                                         r  min_bram_vga/addrB_q_reg[3]/C
                         clock pessimism             -0.218    -0.477    
    SLICE_X60Y27         FDRE (Hold_fdre_C_D)         0.063    -0.414    min_bram_vga/addrB_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_vga/ovl_a_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_vga/u_ovl/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.784%)  route 0.294ns (64.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.213ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.624    -0.488    u_vga/clk_out2
    SLICE_X62Y22         FDCE                                         r  u_vga/ovl_a_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.164    -0.324 r  u_vga/ovl_a_addr_reg[0]/Q
                         net (fo=1, routed)           0.294    -0.029    u_vga/u_ovl/Q[0]
    RAMB18_X1Y11         RAMB18E1                                     r  u_vga/u_ovl/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.939    -0.213    u_vga/u_ovl/clk_out2
    RAMB18_X1Y11         RAMB18E1                                     r  u_vga/u_ovl/ram_reg/CLKARDCLK
                         clock pessimism             -0.197    -0.410    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.227    u_vga/u_ovl/ram_reg
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clk_wiz/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X1Y11    u_vga/u_ovl/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y10    min_bram_vga/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6     thinA_vga_bram/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y6     thinB_vga_bram/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y7     u_bin/bin_bram_inst/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y11    u_vga/u_ovl/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clk_wiz/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X61Y27    min_bram_vga/addrB_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y27    min_bram_vga/addrB_q_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y27    min_bram_vga/addrB_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y27    min_bram_vga/addrB_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y27    min_bram_vga/addrB_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y27    min_bram_vga/addrB_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y26    min_bram_vga/addrB_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y26    min_bram_vga/addrB_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y27    min_bram_vga/addrB_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y27    min_bram_vga/addrB_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y26    min_bram_vga/addrB_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y26    min_bram_vga/addrB_q_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y27    min_bram_vga/addrB_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y27    min_bram_vga/addrB_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y27    min_bram_vga/addrB_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y27    min_bram_vga/addrB_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y26    min_bram_vga/addrB_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y26    min_bram_vga/addrB_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y27    min_bram_vga/addrB_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y27    min_bram_vga/addrB_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y26    min_bram_vga/addrB_q_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y26    min_bram_vga/addrB_q_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  u_clk_wiz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.946ns  (required time - arrival time)
  Source:                 u_min/done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga/rast_start_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.320ns  (logic 0.743ns (22.377%)  route 2.577ns (77.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.872ns = ( 38.128 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.249ns = ( 17.751 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.798    17.751    u_min/clk_out1
    SLICE_X44Y30         FDRE                                         r  u_min/done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_fdre_C_Q)         0.419    18.170 r  u_min/done_r_reg/Q
                         net (fo=6, routed)           1.806    19.976    u_min/s_min_done
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.324    20.300 r  u_min/rast_start_i_1/O
                         net (fo=1, routed)           0.772    21.072    u_vga/rast_start0
    SLICE_X47Y29         FDCE                                         r  u_vga/rast_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.667    38.128    u_vga/clk_out2
    SLICE_X47Y29         FDCE                                         r  u_vga/rast_start_reg/C
                         clock pessimism             -0.593    37.536    
                         clock uncertainty           -0.243    37.292    
    SLICE_X47Y29         FDCE (Setup_fdce_C_D)       -0.275    37.017    u_vga/rast_start_reg
  -------------------------------------------------------------------
                         required time                         37.017    
                         arrival time                         -21.072    
  -------------------------------------------------------------------
                         slack                                 15.946    

Slack (MET) :             17.113ns  (required time - arrival time)
  Source:                 u_min/done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga/min_done_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.194ns  (logic 0.419ns (19.094%)  route 1.775ns (80.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.867ns = ( 38.133 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.249ns = ( 17.751 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.593ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    14.144 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    15.857    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    15.953 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.798    17.751    u_min/clk_out1
    SLICE_X44Y30         FDRE                                         r  u_min/done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_fdre_C_Q)         0.419    18.170 r  u_min/done_r_reg/Q
                         net (fo=6, routed)           1.775    19.946    u_vga/s_min_done
    SLICE_X44Y32         FDCE                                         r  u_vga/min_done_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    34.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    36.370    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.461 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.672    38.133    u_vga/clk_out2
    SLICE_X44Y32         FDCE                                         r  u_vga/min_done_q_reg/C
                         clock pessimism             -0.593    37.541    
                         clock uncertainty           -0.243    37.297    
    SLICE_X44Y32         FDCE (Setup_fdce_C_D)       -0.239    37.058    u_vga/min_done_q_reg
  -------------------------------------------------------------------
                         required time                         37.058    
                         arrival time                         -19.946    
  -------------------------------------------------------------------
                         slack                                 17.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u_min/done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga/min_done_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.128ns (15.267%)  route 0.710ns (84.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.626    -0.486    u_min/clk_out1
    SLICE_X44Y30         FDRE                                         r  u_min/done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.358 r  u_min/done_r_reg/Q
                         net (fo=6, routed)           0.710     0.353    u_vga/s_min_done
    SLICE_X44Y32         FDCE                                         r  u_vga/min_done_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.901    -0.251    u_vga/clk_out2
    SLICE_X44Y32         FDCE                                         r  u_vga/min_done_q_reg/C
                         clock pessimism              0.089    -0.163    
                         clock uncertainty            0.243     0.081    
    SLICE_X44Y32         FDCE (Hold_fdce_C_D)         0.017     0.098    u_vga/min_done_q_reg
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 u_min/done_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vga/rast_start_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.226ns (18.717%)  route 0.981ns (81.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.626    -0.486    u_min/clk_out1
    SLICE_X44Y30         FDRE                                         r  u_min/done_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.358 r  u_min/done_r_reg/Q
                         net (fo=6, routed)           0.706     0.348    u_min/s_min_done
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.098     0.446 r  u_min/rast_start_i_1/O
                         net (fo=1, routed)           0.276     0.722    u_vga/rast_start0
    SLICE_X47Y29         FDCE                                         r  u_vga/rast_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.896    -0.256    u_vga/clk_out2
    SLICE_X47Y29         FDCE                                         r  u_vga/rast_start_reg/C
                         clock pessimism              0.089    -0.168    
                         clock uncertainty            0.243     0.076    
    SLICE_X47Y29         FDCE (Hold_fdce_C_D)         0.003     0.079    u_vga/rast_start_reg
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.643    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.051ns  (required time - arrival time)
  Source:                 rst_sys_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 0.456ns (7.115%)  route 5.953ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.798    -2.249    clk_out1
    SLICE_X41Y28         FDRE                                         r  rst_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  rst_sys_reg/Q
                         net (fo=757, routed)         5.953     4.160    u_uart_rx/rst_sys
    SLICE_X13Y32         FDCE                                         f  u_uart_rx/baud_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.684    18.145    u_uart_rx/clk_out1
    SLICE_X13Y32         FDCE                                         r  u_uart_rx/baud_cnt_reg[1]/C
                         clock pessimism             -0.421    17.724    
                         clock uncertainty           -0.108    17.617    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.405    17.212    u_uart_rx/baud_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.212    
                         arrival time                          -4.160    
  -------------------------------------------------------------------
                         slack                                 13.051    

Slack (MET) :             13.051ns  (required time - arrival time)
  Source:                 rst_sys_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 0.456ns (7.115%)  route 5.953ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.798    -2.249    clk_out1
    SLICE_X41Y28         FDRE                                         r  rst_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  rst_sys_reg/Q
                         net (fo=757, routed)         5.953     4.160    u_uart_rx/rst_sys
    SLICE_X13Y32         FDCE                                         f  u_uart_rx/baud_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.684    18.145    u_uart_rx/clk_out1
    SLICE_X13Y32         FDCE                                         r  u_uart_rx/baud_cnt_reg[4]/C
                         clock pessimism             -0.421    17.724    
                         clock uncertainty           -0.108    17.617    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.405    17.212    u_uart_rx/baud_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.212    
                         arrival time                          -4.160    
  -------------------------------------------------------------------
                         slack                                 13.051    

Slack (MET) :             13.051ns  (required time - arrival time)
  Source:                 rst_sys_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 0.456ns (7.115%)  route 5.953ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.798    -2.249    clk_out1
    SLICE_X41Y28         FDRE                                         r  rst_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  rst_sys_reg/Q
                         net (fo=757, routed)         5.953     4.160    u_uart_rx/rst_sys
    SLICE_X13Y32         FDCE                                         f  u_uart_rx/baud_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.684    18.145    u_uart_rx/clk_out1
    SLICE_X13Y32         FDCE                                         r  u_uart_rx/baud_cnt_reg[5]/C
                         clock pessimism             -0.421    17.724    
                         clock uncertainty           -0.108    17.617    
    SLICE_X13Y32         FDCE (Recov_fdce_C_CLR)     -0.405    17.212    u_uart_rx/baud_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         17.212    
                         arrival time                          -4.160    
  -------------------------------------------------------------------
                         slack                                 13.051    

Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 rst_sys_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 0.456ns (7.115%)  route 5.953ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.798    -2.249    clk_out1
    SLICE_X41Y28         FDRE                                         r  rst_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  rst_sys_reg/Q
                         net (fo=757, routed)         5.953     4.160    u_uart_rx/rst_sys
    SLICE_X12Y32         FDCE                                         f  u_uart_rx/baud_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.684    18.145    u_uart_rx/clk_out1
    SLICE_X12Y32         FDCE                                         r  u_uart_rx/baud_cnt_reg[3]/C
                         clock pessimism             -0.421    17.724    
                         clock uncertainty           -0.108    17.617    
    SLICE_X12Y32         FDCE (Recov_fdce_C_CLR)     -0.361    17.256    u_uart_rx/baud_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                          -4.160    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 rst_sys_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 0.456ns (7.115%)  route 5.953ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.798    -2.249    clk_out1
    SLICE_X41Y28         FDRE                                         r  rst_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  rst_sys_reg/Q
                         net (fo=757, routed)         5.953     4.160    u_uart_rx/rst_sys
    SLICE_X12Y32         FDCE                                         f  u_uart_rx/baud_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.684    18.145    u_uart_rx/clk_out1
    SLICE_X12Y32         FDCE                                         r  u_uart_rx/baud_cnt_reg[7]/C
                         clock pessimism             -0.421    17.724    
                         clock uncertainty           -0.108    17.617    
    SLICE_X12Y32         FDCE (Recov_fdce_C_CLR)     -0.361    17.256    u_uart_rx/baud_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         17.256    
                         arrival time                          -4.160    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.137ns  (required time - arrival time)
  Source:                 rst_sys_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 0.456ns (7.115%)  route 5.953ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.798    -2.249    clk_out1
    SLICE_X41Y28         FDRE                                         r  rst_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  rst_sys_reg/Q
                         net (fo=757, routed)         5.953     4.160    u_uart_rx/rst_sys
    SLICE_X12Y32         FDCE                                         f  u_uart_rx/baud_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.684    18.145    u_uart_rx/clk_out1
    SLICE_X12Y32         FDCE                                         r  u_uart_rx/baud_cnt_reg[2]/C
                         clock pessimism             -0.421    17.724    
                         clock uncertainty           -0.108    17.617    
    SLICE_X12Y32         FDCE (Recov_fdce_C_CLR)     -0.319    17.298    u_uart_rx/baud_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.298    
                         arrival time                          -4.160    
  -------------------------------------------------------------------
                         slack                                 13.137    

Slack (MET) :             13.137ns  (required time - arrival time)
  Source:                 rst_sys_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 0.456ns (7.115%)  route 5.953ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.798    -2.249    clk_out1
    SLICE_X41Y28         FDRE                                         r  rst_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  rst_sys_reg/Q
                         net (fo=757, routed)         5.953     4.160    u_uart_rx/rst_sys
    SLICE_X12Y32         FDCE                                         f  u_uart_rx/baud_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.684    18.145    u_uart_rx/clk_out1
    SLICE_X12Y32         FDCE                                         r  u_uart_rx/baud_cnt_reg[6]/C
                         clock pessimism             -0.421    17.724    
                         clock uncertainty           -0.108    17.617    
    SLICE_X12Y32         FDCE (Recov_fdce_C_CLR)     -0.319    17.298    u_uart_rx/baud_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         17.298    
                         arrival time                          -4.160    
  -------------------------------------------------------------------
                         slack                                 13.137    

Slack (MET) :             13.137ns  (required time - arrival time)
  Source:                 rst_sys_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/baud_tick_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.409ns  (logic 0.456ns (7.115%)  route 5.953ns (92.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.855ns = ( 18.145 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.798    -2.249    clk_out1
    SLICE_X41Y28         FDRE                                         r  rst_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  rst_sys_reg/Q
                         net (fo=757, routed)         5.953     4.160    u_uart_rx/rst_sys
    SLICE_X12Y32         FDCE                                         f  u_uart_rx/baud_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.684    18.145    u_uart_rx/clk_out1
    SLICE_X12Y32         FDCE                                         r  u_uart_rx/baud_tick_reg/C
                         clock pessimism             -0.421    17.724    
                         clock uncertainty           -0.108    17.617    
    SLICE_X12Y32         FDCE (Recov_fdce_C_CLR)     -0.319    17.298    u_uart_rx/baud_tick_reg
  -------------------------------------------------------------------
                         required time                         17.298    
                         arrival time                          -4.160    
  -------------------------------------------------------------------
                         slack                                 13.137    

Slack (MET) :             13.162ns  (required time - arrival time)
  Source:                 rst_sys_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/sample_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.456ns (7.142%)  route 5.929ns (92.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 18.146 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.798    -2.249    clk_out1
    SLICE_X41Y28         FDRE                                         r  rst_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  rst_sys_reg/Q
                         net (fo=757, routed)         5.929     4.136    u_uart_rx/rst_sys
    SLICE_X8Y33          FDCE                                         f  u_uart_rx/sample_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.685    18.146    u_uart_rx/clk_out1
    SLICE_X8Y33          FDCE                                         r  u_uart_rx/sample_cnt_reg[0]/C
                         clock pessimism             -0.421    17.725    
                         clock uncertainty           -0.108    17.618    
    SLICE_X8Y33          FDCE (Recov_fdce_C_CLR)     -0.319    17.299    u_uart_rx/sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.299    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                 13.162    

Slack (MET) :             13.162ns  (required time - arrival time)
  Source:                 rst_sys_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_uart_rx/sample_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.456ns (7.142%)  route 5.929ns (92.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.854ns = ( 18.146 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.249ns
    Clock Pessimism Removal (CPR):    -0.421ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.798    -2.249    clk_out1
    SLICE_X41Y28         FDRE                                         r  rst_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.456    -1.793 f  rst_sys_reg/Q
                         net (fo=757, routed)         5.929     4.136    u_uart_rx/rst_sys
    SLICE_X8Y33          FDCE                                         f  u_uart_rx/sample_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    14.736 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    16.370    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.461 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.685    18.146    u_uart_rx/clk_out1
    SLICE_X8Y33          FDCE                                         r  u_uart_rx/sample_cnt_reg[2]/C
                         clock pessimism             -0.421    17.725    
                         clock uncertainty           -0.108    17.618    
    SLICE_X8Y33          FDCE (Recov_fdce_C_CLR)     -0.319    17.299    u_uart_rx/sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.299    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                 13.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.520%)  route 0.204ns (55.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.630    -0.482    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X30Y19         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.318 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.204    -0.113    u_cpu/u_cpu/core_complex_gen[0].neorv32_core_bus_switch_inst/rstn_sys
    SLICE_X30Y17         FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.904    -0.248    u_cpu/u_cpu/core_complex_gen[0].neorv32_core_bus_switch_inst/clk_out1
    SLICE_X30Y17         FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_reg/C
                         clock pessimism             -0.217    -0.466    
    SLICE_X30Y17         FDCE (Remov_fdce_C_CLR)     -0.067    -0.533    u_cpu/u_cpu/core_complex_gen[0].neorv32_core_bus_switch_inst/b_req_reg
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ra][29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.130%)  route 0.235ns (58.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.630    -0.482    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X30Y19         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.318 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.235    -0.083    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X27Y19         FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ra][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.905    -0.247    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_out1
    SLICE_X27Y19         FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ra][29]/C
                         clock pessimism             -0.197    -0.445    
    SLICE_X27Y19         FDCE (Remov_fdce_C_CLR)     -0.092    -0.537    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/exe_engine_reg[ra][29]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_exe_engine_reg[state][1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.686%)  route 0.239ns (59.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.630    -0.482    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X30Y19         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.318 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.239    -0.079    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X26Y19         FDPE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_exe_engine_reg[state][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.905    -0.247    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_out1
    SLICE_X26Y19         FDPE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_exe_engine_reg[state][1]/C
                         clock pessimism             -0.197    -0.445    
    SLICE_X26Y19         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.540    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_exe_engine_reg[state][1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/w_pnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.308%)  route 0.276ns (62.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.630    -0.482    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X30Y19         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.318 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.276    -0.042    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/rstn_sys
    SLICE_X30Y16         FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/w_pnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.905    -0.247    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/clk_out1
    SLICE_X30Y16         FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/w_pnt_reg[0]/C
                         clock pessimism             -0.217    -0.465    
    SLICE_X30Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.532    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/w_pnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/w_pnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.308%)  route 0.276ns (62.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.630    -0.482    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X30Y19         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.318 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.276    -0.042    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/rstn_sys
    SLICE_X30Y16         FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/w_pnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.905    -0.247    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/clk_out1
    SLICE_X30Y16         FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/w_pnt_reg[1]/C
                         clock pessimism             -0.217    -0.465    
    SLICE_X30Y16         FDCE (Remov_fdce_C_CLR)     -0.067    -0.532    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/w_pnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_exe_engine_reg[state][3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.164ns (35.847%)  route 0.294ns (64.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.630    -0.482    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X30Y19         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.318 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.294    -0.024    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X26Y18         FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_exe_engine_reg[state][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.906    -0.246    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_out1
    SLICE_X26Y18         FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_exe_engine_reg[state][3]/C
                         clock pessimism             -0.197    -0.444    
    SLICE_X26Y18         FDCE (Remov_fdce_C_CLR)     -0.092    -0.536    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/FSM_sequential_exe_engine_reg[state][3]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.308%)  route 0.276ns (62.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.630    -0.482    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X30Y19         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.318 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.276    -0.042    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/rstn_sys
    SLICE_X31Y16         FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.905    -0.247    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/clk_out1
    SLICE_X31Y16         FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_reg[0]/C
                         clock pessimism             -0.217    -0.465    
    SLICE_X31Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.308%)  route 0.276ns (62.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.630    -0.482    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X30Y19         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.318 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.276    -0.042    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/rstn_sys
    SLICE_X31Y16         FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.905    -0.247    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/clk_out1
    SLICE_X31Y16         FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_reg[1]/C
                         clock pessimism             -0.217    -0.465    
    SLICE_X31Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[0].ipb_inst/r_pnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/r_pnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.308%)  route 0.276ns (62.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.247ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.630    -0.482    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X30Y19         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.318 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.276    -0.042    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/rstn_sys
    SLICE_X31Y16         FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/r_pnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.905    -0.247    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/clk_out1
    SLICE_X31Y16         FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/r_pnt_reg[1]/C
                         clock pessimism             -0.217    -0.465    
    SLICE_X31Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.557    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_frontend_inst/prefetch_buffer[1].ipb_inst/r_pnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.595%)  route 0.310ns (65.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.630    -0.482    u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/clk_out1
    SLICE_X30Y19         FDPE                                         r  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDPE (Prop_fdpe_C_Q)         0.164    -0.318 f  u_cpu/u_cpu/soc_generators.neorv32_sys_reset_inst/rstn_sys_o_reg_inv/Q
                         net (fo=934, routed)         0.310    -0.008    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/rstn_sys
    SLICE_X23Y23         FDCE                                         f  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.901    -0.251    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/clk_out1
    SLICE_X23Y23         FDCE                                         r  u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_reg[0]/C
                         clock pessimism             -0.197    -0.449    
    SLICE_X23Y23         FDCE (Remov_fdce_C_CLR)     -0.092    -0.541    u_cpu/u_cpu/core_complex_gen[0].neorv32_cpu_inst/neorv32_cpu_control_inst/monitor_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.533    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.923ns  (logic 5.164ns (57.872%)  route 3.759ns (42.128%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=16, routed)          1.888     3.373    u_vga/SW_IBUF[0]
    SLICE_X2Y61          LUT2 (Prop_lut2_I1_O)        0.124     3.497 r  u_vga/LED_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           1.872     5.368    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     8.923 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.923    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.289ns  (logic 5.033ns (60.717%)  route 3.256ns (39.283%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           3.256     4.734    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     8.289 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.289    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.501ns (61.668%)  route 0.933ns (38.332%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=5, routed)           0.933     1.179    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.435 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.435    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.566ns  (logic 1.546ns (60.228%)  route 1.021ns (39.772%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          0.611     0.856    u_vga/SW_IBUF[1]
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045     0.901 r  u_vga/LED_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.410     1.311    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.566 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.566    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_cpu/u_bus/mbx_result_score_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.096ns  (logic 5.926ns (31.033%)  route 13.170ns (68.967%))
  Logic Levels:           9  (LUT4=2 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.802    -2.245    u_cpu/u_bus/clk_out1
    SLICE_X36Y18         FDCE                                         r  u_cpu/u_bus/mbx_result_score_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.456    -1.789 r  u_cpu/u_bus/mbx_result_score_r_reg[11]/Q
                         net (fo=12, routed)          1.316    -0.473    u_cpu/u_bus/cu_result_score[11]
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124    -0.349 r  u_cpu/u_bus/CA_OBUF_inst_i_91/O
                         net (fo=7, routed)           0.698     0.349    u_cpu/u_bus/CA_OBUF_inst_i_91_n_0
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.148     0.497 r  u_cpu/u_bus/CA_OBUF_inst_i_86/O
                         net (fo=9, routed)           1.280     1.777    u_cpu/u_bus/CA_OBUF_inst_i_86_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.356     2.133 r  u_cpu/u_bus/CA_OBUF_inst_i_71/O
                         net (fo=7, routed)           0.689     2.821    u_cpu/u_bus/CA_OBUF_inst_i_71_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I1_O)        0.355     3.176 r  u_cpu/u_bus/CA_OBUF_inst_i_47/O
                         net (fo=5, routed)           1.310     4.486    u_cpu/u_bus/CA_OBUF_inst_i_47_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I4_O)        0.331     4.817 r  u_cpu/u_bus/CA_OBUF_inst_i_13/O
                         net (fo=4, routed)           0.843     5.660    u_cpu/u_bus/CA_OBUF_inst_i_13_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.784 r  u_cpu/u_bus/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.954     6.738    u_cpu/u_bus/u_seg_right/bcd3_reg[3]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.862 r  u_cpu/u_bus/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.763     7.624    u_cpu/u_bus/u_seg_right/digit_val[3]
    SLICE_X28Y23         LUT4 (Prop_lut4_I0_O)        0.150     7.774 r  u_cpu/u_bus/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.319    13.093    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.758    16.852 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    16.852    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_bus/mbx_result_score_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.306ns  (logic 5.635ns (30.782%)  route 12.671ns (69.218%))
  Logic Levels:           9  (LUT4=2 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.802    -2.245    u_cpu/u_bus/clk_out1
    SLICE_X36Y18         FDCE                                         r  u_cpu/u_bus/mbx_result_score_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.456    -1.789 r  u_cpu/u_bus/mbx_result_score_r_reg[11]/Q
                         net (fo=12, routed)          1.316    -0.473    u_cpu/u_bus/cu_result_score[11]
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124    -0.349 r  u_cpu/u_bus/CA_OBUF_inst_i_91/O
                         net (fo=7, routed)           0.698     0.349    u_cpu/u_bus/CA_OBUF_inst_i_91_n_0
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.148     0.497 r  u_cpu/u_bus/CA_OBUF_inst_i_86/O
                         net (fo=9, routed)           1.280     1.777    u_cpu/u_bus/CA_OBUF_inst_i_86_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.356     2.133 r  u_cpu/u_bus/CA_OBUF_inst_i_71/O
                         net (fo=7, routed)           0.689     2.821    u_cpu/u_bus/CA_OBUF_inst_i_71_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I1_O)        0.355     3.176 r  u_cpu/u_bus/CA_OBUF_inst_i_47/O
                         net (fo=5, routed)           1.310     4.486    u_cpu/u_bus/CA_OBUF_inst_i_47_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I4_O)        0.331     4.817 r  u_cpu/u_bus/CA_OBUF_inst_i_13/O
                         net (fo=4, routed)           0.843     5.660    u_cpu/u_bus/CA_OBUF_inst_i_13_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.784 r  u_cpu/u_bus/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.954     6.738    u_cpu/u_bus/u_seg_right/bcd3_reg[3]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.862 r  u_cpu/u_bus/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.763     7.624    u_cpu/u_bus/u_seg_right/digit_val[3]
    SLICE_X28Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.748 r  u_cpu/u_bus/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.820    12.569    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    16.062 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    16.062    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_bus/mbx_result_score_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.064ns  (logic 5.679ns (31.439%)  route 12.385ns (68.561%))
  Logic Levels:           9  (LUT4=2 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.802    -2.245    u_cpu/u_bus/clk_out1
    SLICE_X36Y18         FDCE                                         r  u_cpu/u_bus/mbx_result_score_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.456    -1.789 r  u_cpu/u_bus/mbx_result_score_r_reg[11]/Q
                         net (fo=12, routed)          1.316    -0.473    u_cpu/u_bus/cu_result_score[11]
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124    -0.349 r  u_cpu/u_bus/CA_OBUF_inst_i_91/O
                         net (fo=7, routed)           0.698     0.349    u_cpu/u_bus/CA_OBUF_inst_i_91_n_0
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.148     0.497 r  u_cpu/u_bus/CA_OBUF_inst_i_86/O
                         net (fo=9, routed)           1.280     1.777    u_cpu/u_bus/CA_OBUF_inst_i_86_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.356     2.133 r  u_cpu/u_bus/CA_OBUF_inst_i_71/O
                         net (fo=7, routed)           0.689     2.821    u_cpu/u_bus/CA_OBUF_inst_i_71_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I1_O)        0.355     3.176 r  u_cpu/u_bus/CA_OBUF_inst_i_47/O
                         net (fo=5, routed)           1.310     4.486    u_cpu/u_bus/CA_OBUF_inst_i_47_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I4_O)        0.331     4.817 r  u_cpu/u_bus/CA_OBUF_inst_i_13/O
                         net (fo=4, routed)           0.459     5.276    u_cpu/u_bus/CA_OBUF_inst_i_13_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.400 r  u_cpu/u_bus/CA_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.768     6.168    u_cpu/u_bus/u_seg_right/bcd3_reg[1]
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.292 r  u_cpu/u_bus/CA_OBUF_inst_i_5/O
                         net (fo=7, routed)           1.162     7.454    u_cpu/u_bus/u_seg_right/digit_val[1]
    SLICE_X28Y23         LUT4 (Prop_lut4_I3_O)        0.124     7.578 r  u_cpu/u_bus/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.704    12.282    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.820 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    15.820    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_bus/mbx_result_score_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.668ns  (logic 5.676ns (32.123%)  route 11.992ns (67.877%))
  Logic Levels:           9  (LUT4=2 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.802    -2.245    u_cpu/u_bus/clk_out1
    SLICE_X36Y18         FDCE                                         r  u_cpu/u_bus/mbx_result_score_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.456    -1.789 r  u_cpu/u_bus/mbx_result_score_r_reg[11]/Q
                         net (fo=12, routed)          1.316    -0.473    u_cpu/u_bus/cu_result_score[11]
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124    -0.349 r  u_cpu/u_bus/CA_OBUF_inst_i_91/O
                         net (fo=7, routed)           0.698     0.349    u_cpu/u_bus/CA_OBUF_inst_i_91_n_0
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.148     0.497 r  u_cpu/u_bus/CA_OBUF_inst_i_86/O
                         net (fo=9, routed)           1.280     1.777    u_cpu/u_bus/CA_OBUF_inst_i_86_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.356     2.133 r  u_cpu/u_bus/CA_OBUF_inst_i_71/O
                         net (fo=7, routed)           0.689     2.821    u_cpu/u_bus/CA_OBUF_inst_i_71_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I1_O)        0.355     3.176 r  u_cpu/u_bus/CA_OBUF_inst_i_47/O
                         net (fo=5, routed)           1.310     4.486    u_cpu/u_bus/CA_OBUF_inst_i_47_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I4_O)        0.331     4.817 r  u_cpu/u_bus/CA_OBUF_inst_i_13/O
                         net (fo=4, routed)           0.843     5.660    u_cpu/u_bus/CA_OBUF_inst_i_13_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.784 r  u_cpu/u_bus/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.954     6.738    u_cpu/u_bus/u_seg_right/bcd3_reg[3]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.862 r  u_cpu/u_bus/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.767     7.629    u_cpu/u_bus/u_seg_right/digit_val[3]
    SLICE_X28Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.753 r  u_cpu/u_bus/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.137    11.890    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.423 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    15.423    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_bus/mbx_result_score_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.497ns  (logic 5.935ns (33.917%)  route 11.563ns (66.083%))
  Logic Levels:           9  (LUT4=2 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.802    -2.245    u_cpu/u_bus/clk_out1
    SLICE_X36Y18         FDCE                                         r  u_cpu/u_bus/mbx_result_score_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.456    -1.789 r  u_cpu/u_bus/mbx_result_score_r_reg[11]/Q
                         net (fo=12, routed)          1.316    -0.473    u_cpu/u_bus/cu_result_score[11]
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124    -0.349 r  u_cpu/u_bus/CA_OBUF_inst_i_91/O
                         net (fo=7, routed)           0.698     0.349    u_cpu/u_bus/CA_OBUF_inst_i_91_n_0
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.148     0.497 r  u_cpu/u_bus/CA_OBUF_inst_i_86/O
                         net (fo=9, routed)           1.280     1.777    u_cpu/u_bus/CA_OBUF_inst_i_86_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.356     2.133 r  u_cpu/u_bus/CA_OBUF_inst_i_71/O
                         net (fo=7, routed)           0.689     2.821    u_cpu/u_bus/CA_OBUF_inst_i_71_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I1_O)        0.355     3.176 r  u_cpu/u_bus/CA_OBUF_inst_i_47/O
                         net (fo=5, routed)           1.310     4.486    u_cpu/u_bus/CA_OBUF_inst_i_47_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I4_O)        0.331     4.817 r  u_cpu/u_bus/CA_OBUF_inst_i_13/O
                         net (fo=4, routed)           0.843     5.660    u_cpu/u_bus/CA_OBUF_inst_i_13_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.784 r  u_cpu/u_bus/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.954     6.738    u_cpu/u_bus/u_seg_right/bcd3_reg[3]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.862 r  u_cpu/u_bus/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.767     7.629    u_cpu/u_bus/u_seg_right/digit_val[3]
    SLICE_X28Y23         LUT4 (Prop_lut4_I0_O)        0.153     7.782 r  u_cpu/u_bus/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.707    11.489    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.764    15.253 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    15.253    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_bus/mbx_result_score_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.116ns  (logic 5.925ns (34.620%)  route 11.190ns (65.380%))
  Logic Levels:           9  (LUT4=2 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.802    -2.245    u_cpu/u_bus/clk_out1
    SLICE_X36Y18         FDCE                                         r  u_cpu/u_bus/mbx_result_score_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.456    -1.789 r  u_cpu/u_bus/mbx_result_score_r_reg[11]/Q
                         net (fo=12, routed)          1.316    -0.473    u_cpu/u_bus/cu_result_score[11]
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124    -0.349 r  u_cpu/u_bus/CA_OBUF_inst_i_91/O
                         net (fo=7, routed)           0.698     0.349    u_cpu/u_bus/CA_OBUF_inst_i_91_n_0
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.148     0.497 r  u_cpu/u_bus/CA_OBUF_inst_i_86/O
                         net (fo=9, routed)           1.280     1.777    u_cpu/u_bus/CA_OBUF_inst_i_86_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.356     2.133 r  u_cpu/u_bus/CA_OBUF_inst_i_71/O
                         net (fo=7, routed)           0.689     2.821    u_cpu/u_bus/CA_OBUF_inst_i_71_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I1_O)        0.355     3.176 r  u_cpu/u_bus/CA_OBUF_inst_i_47/O
                         net (fo=5, routed)           1.310     4.486    u_cpu/u_bus/CA_OBUF_inst_i_47_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I4_O)        0.331     4.817 r  u_cpu/u_bus/CA_OBUF_inst_i_13/O
                         net (fo=4, routed)           0.843     5.660    u_cpu/u_bus/CA_OBUF_inst_i_13_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.784 r  u_cpu/u_bus/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.954     6.738    u_cpu/u_bus/u_seg_right/bcd3_reg[3]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.862 r  u_cpu/u_bus/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.774     7.635    u_cpu/u_bus/u_seg_right/digit_val[3]
    SLICE_X28Y23         LUT4 (Prop_lut4_I0_O)        0.150     7.785 r  u_cpu/u_bus/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.328    11.114    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.757    14.871 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    14.871    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_bus/mbx_result_score_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.772ns  (logic 5.719ns (34.099%)  route 11.053ns (65.901%))
  Logic Levels:           9  (LUT4=2 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.802    -2.245    u_cpu/u_bus/clk_out1
    SLICE_X36Y18         FDCE                                         r  u_cpu/u_bus/mbx_result_score_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.456    -1.789 r  u_cpu/u_bus/mbx_result_score_r_reg[11]/Q
                         net (fo=12, routed)          1.316    -0.473    u_cpu/u_bus/cu_result_score[11]
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.124    -0.349 r  u_cpu/u_bus/CA_OBUF_inst_i_91/O
                         net (fo=7, routed)           0.698     0.349    u_cpu/u_bus/CA_OBUF_inst_i_91_n_0
    SLICE_X34Y19         LUT5 (Prop_lut5_I2_O)        0.148     0.497 r  u_cpu/u_bus/CA_OBUF_inst_i_86/O
                         net (fo=9, routed)           1.280     1.777    u_cpu/u_bus/CA_OBUF_inst_i_86_n_0
    SLICE_X31Y19         LUT4 (Prop_lut4_I2_O)        0.356     2.133 r  u_cpu/u_bus/CA_OBUF_inst_i_71/O
                         net (fo=7, routed)           0.689     2.821    u_cpu/u_bus/CA_OBUF_inst_i_71_n_0
    SLICE_X30Y19         LUT5 (Prop_lut5_I1_O)        0.355     3.176 r  u_cpu/u_bus/CA_OBUF_inst_i_47/O
                         net (fo=5, routed)           1.310     4.486    u_cpu/u_bus/CA_OBUF_inst_i_47_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I4_O)        0.331     4.817 r  u_cpu/u_bus/CA_OBUF_inst_i_13/O
                         net (fo=4, routed)           0.843     5.660    u_cpu/u_bus/CA_OBUF_inst_i_13_n_0
    SLICE_X30Y22         LUT6 (Prop_lut6_I5_O)        0.124     5.784 r  u_cpu/u_bus/CA_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.954     6.738    u_cpu/u_bus/u_seg_right/bcd3_reg[3]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.862 r  u_cpu/u_bus/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.774     7.635    u_cpu/u_bus/u_seg_right/digit_val[3]
    SLICE_X28Y23         LUT4 (Prop_lut4_I0_O)        0.124     7.759 r  u_cpu/u_bus/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.191    10.950    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.527 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    14.527    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_thin/dst_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.918ns  (logic 4.327ns (39.635%)  route 6.591ns (60.365%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.794    -2.253    u_thin/clk_out1
    SLICE_X56Y36         FDRE                                         r  u_thin/dst_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y36         FDRE (Prop_fdre_C_Q)         0.478    -1.775 r  u_thin/dst_sel_reg/Q
                         net (fo=64, routed)          2.433     0.658    u_thin/win_reader_inst/ram_reg_0_0
    SLICE_X56Y41         LUT5 (Prop_lut5_I0_O)        0.295     0.953 r  u_thin/win_reader_inst/LED_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           4.157     5.111    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554     8.665 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.665    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg_right/flick_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.749ns  (logic 4.422ns (41.139%)  route 6.327ns (58.861%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.801    -2.246    u_seg_right/clk_out1
    SLICE_X30Y28         FDCE                                         r  u_seg_right/flick_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDCE (Prop_fdce_C_Q)         0.518    -1.728 f  u_seg_right/flick_counter_reg[17]/Q
                         net (fo=15, routed)          1.147    -0.581    u_seg_right/digit_sel[1]
    SLICE_X22Y30         LUT2 (Prop_lut2_I1_O)        0.150    -0.431 r  u_seg_right/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.180     4.749    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754     8.503 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.503    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg_right/flick_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.565ns  (logic 4.178ns (39.543%)  route 6.387ns (60.457%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.801    -2.246    u_seg_right/clk_out1
    SLICE_X30Y28         FDCE                                         r  u_seg_right/flick_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDCE (Prop_fdce_C_Q)         0.518    -1.728 r  u_seg_right/flick_counter_reg[17]/Q
                         net (fo=15, routed)          1.463    -0.264    u_seg_right/digit_sel[1]
    SLICE_X29Y23         LUT2 (Prop_lut2_I0_O)        0.124    -0.140 r  u_seg_right/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.924     4.783    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     8.319 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.319    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_bram_inst/frame_done_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.433ns (64.796%)  route 0.779ns (35.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.638    -0.474    data_bram_inst/clk_out1
    SLICE_X10Y37         FDRE                                         r  data_bram_inst/frame_done_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  data_bram_inst/frame_done_i_reg/Q
                         net (fo=4, routed)           0.779     0.469    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.739 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.739    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 thin_done_st_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.419ns (56.841%)  route 1.077ns (43.159%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.629    -0.483    clk_out1
    SLICE_X42Y33         FDRE                                         r  thin_done_st_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.319 r  thin_done_st_reg/Q
                         net (fo=1, routed)           1.077     0.759    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     2.013 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.013    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_done_st_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.412ns (54.879%)  route 1.161ns (45.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.631    -0.481    clk_out1
    SLICE_X36Y32         FDRE                                         r  bin_done_st_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  bin_done_st_reg/Q
                         net (fo=1, routed)           1.161     0.821    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.092 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.092    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_bus/mbx_status_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.362ns (51.778%)  route 1.269ns (48.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.632    -0.480    u_cpu/u_bus/clk_out1
    SLICE_X22Y30         FDCE                                         r  u_cpu/u_bus/mbx_status_r_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  u_cpu/u_bus/mbx_status_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.269     0.930    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.151 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.151    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_done_st_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.416ns (51.747%)  route 1.321ns (48.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.628    -0.484    clk_out1
    SLICE_X42Y32         FDRE                                         r  min_done_st_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.320 r  min_done_st_reg/Q
                         net (fo=1, routed)           1.321     1.001    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.253 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.253    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg_right/flick_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.484ns (53.675%)  route 1.281ns (46.325%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.628    -0.484    u_seg_right/clk_out1
    SLICE_X30Y28         FDCE                                         r  u_seg_right/flick_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.320 f  u_seg_right/flick_counter_reg[17]/Q
                         net (fo=15, routed)          0.292    -0.028    u_seg_right/digit_sel[1]
    SLICE_X22Y30         LUT2 (Prop_lut2_I1_O)        0.045     0.017 r  u_seg_right/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.989     1.006    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.281 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.281    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_thin/win_reader_inst/pixel_valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.933ns  (logic 1.506ns (51.357%)  route 1.426ns (48.643%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.629    -0.483    u_thin/win_reader_inst/clk_out1
    SLICE_X55Y41         FDRE                                         r  u_thin/win_reader_inst/pixel_valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  u_thin/win_reader_inst/pixel_valid_r_reg/Q
                         net (fo=3, routed)           0.213    -0.129    u_thin/win_reader_inst/wr_pixel_valid
    SLICE_X56Y41         LUT5 (Prop_lut5_I2_O)        0.046    -0.083 r  u_thin/win_reader_inst/LED_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           1.213     1.131    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.319     2.450 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.450    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_min/busy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.983ns  (logic 1.418ns (47.547%)  route 1.564ns (52.453%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.624    -0.488    u_min/clk_out1
    SLICE_X47Y30         FDRE                                         r  u_min/busy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.347 f  u_min/busy_r_reg/Q
                         net (fo=15, routed)          0.315    -0.031    u_bin/s_min_busy
    SLICE_X42Y38         LUT3 (Prop_lut3_I2_O)        0.045     0.014 r  u_bin/LED_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           1.249     1.263    LED_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.495 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.495    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u_bus/mbx_status_r_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.008ns  (logic 1.377ns (45.787%)  route 1.631ns (54.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.632    -0.480    u_cpu/u_bus/clk_out1
    SLICE_X22Y30         FDCE                                         r  u_cpu/u_bus/mbx_status_r_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  u_cpu/u_bus/mbx_status_r_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.631     1.292    lopt_1
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.528 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.528    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg_right/flick_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.132ns  (logic 1.531ns (48.894%)  route 1.601ns (51.106%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.628    -0.484    u_seg_right/clk_out1
    SLICE_X30Y28         FDCE                                         r  u_seg_right/flick_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.320 r  u_seg_right/flick_counter_reg[16]/Q
                         net (fo=15, routed)          0.273    -0.047    u_cpu/u_bus/digit_sel[0]
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.045    -0.002 r  u_cpu/u_bus/CA_OBUF_inst_i_2/O
                         net (fo=7, routed)           0.282     0.280    u_cpu/u_bus/u_seg_right/digit_val[3]
    SLICE_X28Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.325 r  u_cpu/u_bus/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.046     1.371    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     2.649 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     2.649    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga/u_tmg/h_cnt11_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.471ns  (logic 4.331ns (34.726%)  route 8.140ns (65.274%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.790    -2.257    u_vga/u_tmg/clk_out2
    SLICE_X58Y29         FDCE                                         r  u_vga/u_tmg/h_cnt11_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.739 f  u_vga/u_tmg/h_cnt11_reg[9]/Q
                         net (fo=7, routed)           1.145    -0.594    u_vga/u_tmg/vga_x[9]
    SLICE_X59Y31         LUT5 (Prop_lut5_I3_O)        0.124    -0.470 r  u_vga/u_tmg/VGA_HSync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.475     0.004    u_vga/u_tmg/VGA_HSync_OBUF_inst_i_2_n_0
    SLICE_X59Y31         LUT3 (Prop_lut3_I2_O)        0.124     0.128 r  u_vga/u_tmg/VGA_HSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.521     6.649    VGA_HSync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    10.214 r  VGA_HSync_OBUF_inst/O
                         net (fo=0)                   0.000    10.214    VGA_HSync
    B11                                                               r  VGA_HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/u_tmg/v_cnt10_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.321ns  (logic 4.462ns (36.218%)  route 7.858ns (63.782%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.792    -2.255    u_vga/u_tmg/clk_out2
    SLICE_X62Y29         FDCE                                         r  u_vga/u_tmg/v_cnt10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.478    -1.777 f  u_vga/u_tmg/v_cnt10_reg[7]/Q
                         net (fo=8, routed)           1.080    -0.696    u_vga/u_tmg/vga_y[7]
    SLICE_X61Y30         LUT4 (Prop_lut4_I2_O)        0.295    -0.401 r  u_vga/u_tmg/VGA_VSync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.286    -0.116    u_vga/u_tmg/VGA_VSync_OBUF_inst_i_2_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.124     0.008 r  u_vga/u_tmg/VGA_VSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.492     6.501    VGA_VSync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    10.066 r  VGA_VSync_OBUF_inst/O
                         net (fo=0)                   0.000    10.066    VGA_VSync
    B12                                                               r  VGA_VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/g_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.223ns  (logic 4.002ns (39.152%)  route 6.220ns (60.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.850    -2.197    u_vga/clk_out2
    SLICE_X72Y36         FDCE                                         r  u_vga/g_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.741 r  u_vga/g_i_reg[7]/Q
                         net (fo=1, routed)           6.220     4.480    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546     8.026 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.026    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/r_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.158ns  (logic 4.008ns (39.450%)  route 6.151ns (60.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.850    -2.197    u_vga/clk_out2
    SLICE_X72Y36         FDCE                                         r  u_vga/r_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.741 r  u_vga/r_i_reg[7]/Q
                         net (fo=1, routed)           6.151     4.410    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552     7.962 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.962    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/b_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.030ns  (logic 4.007ns (39.954%)  route 6.022ns (60.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.850    -2.197    u_vga/clk_out2
    SLICE_X73Y35         FDCE                                         r  u_vga/b_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.741 r  u_vga/b_i_reg[5]/Q
                         net (fo=1, routed)           6.022     4.282    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551     7.833 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.833    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/g_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.023ns  (logic 4.001ns (39.913%)  route 6.023ns (60.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.850    -2.197    u_vga/clk_out2
    SLICE_X72Y36         FDCE                                         r  u_vga/g_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.741 r  u_vga/g_i_reg[5]/Q
                         net (fo=1, routed)           6.023     4.282    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545     7.827 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.827    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/r_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.007ns  (logic 4.004ns (40.016%)  route 6.003ns (59.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.850    -2.197    u_vga/clk_out2
    SLICE_X73Y36         FDCE                                         r  u_vga/r_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.741 r  u_vga/r_i_reg[5]/Q
                         net (fo=1, routed)           6.003     4.262    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548     7.810 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.810    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/r_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.890ns  (logic 4.010ns (40.543%)  route 5.880ns (59.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.850    -2.197    u_vga/clk_out2
    SLICE_X73Y36         FDCE                                         r  u_vga/r_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y36         FDCE (Prop_fdce_C_Q)         0.456    -1.741 r  u_vga/r_i_reg[4]/Q
                         net (fo=1, routed)           5.880     4.140    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554     7.693 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.693    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/b_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.853ns  (logic 3.979ns (40.387%)  route 5.874ns (59.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.850    -2.197    u_vga/clk_out2
    SLICE_X73Y35         FDCE                                         r  u_vga/b_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.741 r  u_vga/b_i_reg[6]/Q
                         net (fo=1, routed)           5.874     4.133    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523     7.656 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.656    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/b_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.783ns  (logic 4.008ns (40.964%)  route 5.776ns (59.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.591    -5.856 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713    -4.143    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.850    -2.197    u_vga/clk_out2
    SLICE_X73Y35         FDCE                                         r  u_vga/b_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDCE (Prop_fdce_C_Q)         0.456    -1.741 r  u_vga/b_i_reg[7]/Q
                         net (fo=1, routed)           5.776     4.035    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552     7.586 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.586    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga/b_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.947ns  (logic 1.389ns (47.123%)  route 1.558ns (52.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.650    -0.462    u_vga/clk_out2
    SLICE_X73Y35         FDCE                                         r  u_vga/b_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  u_vga/b_i_reg[4]/Q
                         net (fo=1, routed)           1.558     1.238    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     2.485 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.485    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/g_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.115ns  (logic 1.380ns (44.301%)  route 1.735ns (55.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.650    -0.462    u_vga/clk_out2
    SLICE_X72Y36         FDCE                                         r  u_vga/g_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  u_vga/g_i_reg[4]/Q
                         net (fo=1, routed)           1.735     1.414    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     2.653 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.653    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/g_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.293ns  (logic 1.388ns (42.151%)  route 1.905ns (57.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.650    -0.462    u_vga/clk_out2
    SLICE_X73Y36         FDCE                                         r  u_vga/g_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  u_vga/g_i_reg[6]/Q
                         net (fo=1, routed)           1.905     1.584    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     2.831 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.831    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/r_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.448ns  (logic 1.377ns (39.937%)  route 2.071ns (60.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.650    -0.462    u_vga/clk_out2
    SLICE_X73Y36         FDCE                                         r  u_vga/r_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  u_vga/r_i_reg[6]/Q
                         net (fo=1, routed)           2.071     1.750    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     2.986 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.986    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/b_i_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.559ns  (logic 1.393ns (39.149%)  route 2.166ns (60.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.650    -0.462    u_vga/clk_out2
    SLICE_X73Y35         FDCE                                         r  u_vga/b_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  u_vga/b_i_reg[7]/Q
                         net (fo=1, routed)           2.166     1.845    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     3.097 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.097    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/b_i_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.594ns  (logic 1.365ns (37.989%)  route 2.229ns (62.011%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.650    -0.462    u_vga/clk_out2
    SLICE_X73Y35         FDCE                                         r  u_vga/b_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  u_vga/b_i_reg[6]/Q
                         net (fo=1, routed)           2.229     1.908    VGA_B_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.224     3.132 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.132    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/g_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.653ns  (logic 1.386ns (37.951%)  route 2.267ns (62.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.650    -0.462    u_vga/clk_out2
    SLICE_X72Y36         FDCE                                         r  u_vga/g_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  u_vga/g_i_reg[5]/Q
                         net (fo=1, routed)           2.267     1.946    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     3.191 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.191    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/b_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.677ns  (logic 1.393ns (37.880%)  route 2.284ns (62.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.650    -0.462    u_vga/clk_out2
    SLICE_X73Y35         FDCE                                         r  u_vga/b_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  u_vga/b_i_reg[5]/Q
                         net (fo=1, routed)           2.284     1.964    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     3.216 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.216    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/r_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.755ns  (logic 1.390ns (37.022%)  route 2.365ns (62.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.650    -0.462    u_vga/clk_out2
    SLICE_X73Y36         FDCE                                         r  u_vga/r_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  u_vga/r_i_reg[5]/Q
                         net (fo=1, routed)           2.365     2.044    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     3.293 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.293    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga/r_i_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.791ns  (logic 1.395ns (36.811%)  route 2.395ns (63.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.342    -1.652 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514    -1.138    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.650    -0.462    u_vga/clk_out2
    SLICE_X73Y36         FDCE                                         r  u_vga/r_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  u_vga/r_i_reg[4]/Q
                         net (fo=1, routed)           2.395     2.075    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     3.329 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.329    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_wiz/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.954%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659     8.260 f  u_clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560     8.819    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     8.848 f  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.829     9.677    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  u_clk_wiz/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_wiz/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -2.011    u_clk_wiz/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  u_clk_wiz/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           377 Endpoints
Min Delay           377 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cpu/u_bus/mbx_result_score_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.956ns  (logic 1.631ns (16.382%)  route 8.325ns (83.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.520     9.956    u_cpu/u_bus/CPU_RESETN
    SLICE_X34Y20         FDCE                                         f  u_cpu/u_bus/mbx_result_score_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.674    -1.865    u_cpu/u_bus/clk_out1
    SLICE_X34Y20         FDCE                                         r  u_cpu/u_bus/mbx_result_score_r_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cpu/u_bus/mbx_result_score_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.956ns  (logic 1.631ns (16.382%)  route 8.325ns (83.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.520     9.956    u_cpu/u_bus/CPU_RESETN
    SLICE_X34Y20         FDCE                                         f  u_cpu/u_bus/mbx_result_score_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.674    -1.865    u_cpu/u_bus/clk_out1
    SLICE_X34Y20         FDCE                                         r  u_cpu/u_bus/mbx_result_score_r_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cpu/u_bus/mbx_result_score_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.956ns  (logic 1.631ns (16.382%)  route 8.325ns (83.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.520     9.956    u_cpu/u_bus/CPU_RESETN
    SLICE_X34Y20         FDCE                                         f  u_cpu/u_bus/mbx_result_score_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.674    -1.865    u_cpu/u_bus/clk_out1
    SLICE_X34Y20         FDCE                                         r  u_cpu/u_bus/mbx_result_score_r_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cpu/u_bus/mbx_valid_bmp1_r_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.956ns  (logic 1.631ns (16.382%)  route 8.325ns (83.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.520     9.956    u_cpu/u_bus/CPU_RESETN
    SLICE_X35Y20         FDCE                                         f  u_cpu/u_bus/mbx_valid_bmp1_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.674    -1.865    u_cpu/u_bus/clk_out1
    SLICE_X35Y20         FDCE                                         r  u_cpu/u_bus/mbx_valid_bmp1_r_reg[17]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cpu/u_bus/mbx_result_slot_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.673ns  (logic 1.631ns (16.862%)  route 8.042ns (83.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.236     9.673    u_cpu/u_bus/CPU_RESETN
    SLICE_X36Y21         FDCE                                         f  u_cpu/u_bus/mbx_result_slot_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.673    -1.866    u_cpu/u_bus/clk_out1
    SLICE_X36Y21         FDCE                                         r  u_cpu/u_bus/mbx_result_slot_r_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cpu/u_bus/mbx_result_slot_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.673ns  (logic 1.631ns (16.862%)  route 8.042ns (83.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.236     9.673    u_cpu/u_bus/CPU_RESETN
    SLICE_X36Y21         FDCE                                         f  u_cpu/u_bus/mbx_result_slot_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.673    -1.866    u_cpu/u_bus/clk_out1
    SLICE_X36Y21         FDCE                                         r  u_cpu/u_bus/mbx_result_slot_r_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cpu/u_bus/mbx_result_slot_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.673ns  (logic 1.631ns (16.862%)  route 8.042ns (83.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.236     9.673    u_cpu/u_bus/CPU_RESETN
    SLICE_X36Y21         FDCE                                         f  u_cpu/u_bus/mbx_result_slot_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.673    -1.866    u_cpu/u_bus/clk_out1
    SLICE_X36Y21         FDCE                                         r  u_cpu/u_bus/mbx_result_slot_r_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cpu/u_bus/mbx_result_slot_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.673ns  (logic 1.631ns (16.862%)  route 8.042ns (83.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.236     9.673    u_cpu/u_bus/CPU_RESETN
    SLICE_X36Y21         FDCE                                         f  u_cpu/u_bus/mbx_result_slot_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.673    -1.866    u_cpu/u_bus/clk_out1
    SLICE_X36Y21         FDCE                                         r  u_cpu/u_bus/mbx_result_slot_r_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cpu/u_bus/mbx_result_slot_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.673ns  (logic 1.631ns (16.862%)  route 8.042ns (83.138%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.236     9.673    u_cpu/u_bus/CPU_RESETN
    SLICE_X36Y21         FDCE                                         f  u_cpu/u_bus/mbx_result_slot_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.673    -1.866    u_cpu/u_bus/clk_out1
    SLICE_X36Y21         FDCE                                         r  u_cpu/u_bus/mbx_result_slot_r_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_cpu/u_bus/mbx_valid_bmp0_r_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.668ns  (logic 1.631ns (16.870%)  route 8.037ns (83.130%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.260ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.232     9.668    u_cpu/u_bus/CPU_RESETN
    SLICE_X37Y21         FDCE                                         f  u_cpu/u_bus/mbx_valid_bmp0_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        1.673    -1.866    u_cpu/u_bus/clk_out1
    SLICE_X37Y21         FDCE                                         r  u_cpu/u_bus/mbx_valid_bmp0_r_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            u_cpu/u_bus/mbx_cmd_arg0_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.627ns  (logic 0.256ns (15.722%)  route 1.371ns (84.278%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           1.371     1.582    u_cu/SW_IBUF[4]
    SLICE_X40Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.627 r  u_cu/mbx_cmd_arg0_r[4]_i_1/O
                         net (fo=1, routed)           0.000     1.627    u_cpu/u_bus/mbx_cmd_arg0_r_reg[31]_0[4]
    SLICE_X40Y23         FDCE                                         r  u_cpu/u_bus/mbx_cmd_arg0_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.895    -0.257    u_cpu/u_bus/clk_out1
    SLICE_X40Y23         FDCE                                         r  u_cpu/u_bus/mbx_cmd_arg0_r_reg[4]/C

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            u_cpu/u_bus/mbx_cmd_arg0_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.656ns  (logic 0.241ns (14.543%)  route 1.415ns (85.457%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.196     0.196 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           1.415     1.611    u_cu/SW_IBUF[5]
    SLICE_X38Y25         LUT5 (Prop_lut5_I1_O)        0.045     1.656 r  u_cu/mbx_cmd_arg0_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.656    u_cpu/u_bus/mbx_cmd_arg0_r_reg[31]_0[5]
    SLICE_X38Y25         FDCE                                         r  u_cpu/u_bus/mbx_cmd_arg0_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.894    -0.258    u_cpu/u_bus/clk_out1
    SLICE_X38Y25         FDCE                                         r  u_cpu/u_bus/mbx_cmd_arg0_r_reg[5]/C

Slack:                    inf
  Source:                 BTNR
                            (input port)
  Destination:            u_cu/step_meta_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.235ns (14.128%)  route 1.431ns (85.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  BTNR (IN)
                         net (fo=0)                   0.000     0.000    BTNR
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTNR_IBUF_inst/O
                         net (fo=1, routed)           1.431     1.666    u_cu/btn_step
    SLICE_X37Y32         FDCE                                         r  u_cu/step_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.903    -0.249    u_cu/clk_out1
    SLICE_X37Y32         FDCE                                         r  u_cu/step_meta_reg/C

Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            u_cpu/u_bus/mbx_cmd_arg0_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.681ns  (logic 0.307ns (18.251%)  route 1.374ns (81.749%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           1.374     1.636    u_cu/SW_IBUF[2]
    SLICE_X38Y25         LUT5 (Prop_lut5_I1_O)        0.045     1.681 r  u_cu/mbx_cmd_arg0_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.681    u_cpu/u_bus/mbx_cmd_arg0_r_reg[31]_0[2]
    SLICE_X38Y25         FDCE                                         r  u_cpu/u_bus/mbx_cmd_arg0_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.894    -0.258    u_cpu/u_bus/clk_out1
    SLICE_X38Y25         FDCE                                         r  u_cpu/u_bus/mbx_cmd_arg0_r_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_cu/start_meta_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.244ns (14.314%)  route 1.463ns (85.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=1, routed)           1.463     1.708    u_cu/btn_start
    SLICE_X35Y31         FDCE                                         r  u_cu/start_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.902    -0.250    u_cu/clk_out1
    SLICE_X35Y31         FDCE                                         r  u_cu/start_meta_reg/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            bin_done_st_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.961ns  (logic 0.301ns (15.331%)  route 1.661ns (84.669%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  BTNL_IBUF_inst/O
                         net (fo=4, routed)           1.481     1.737    u_cu/BTNL_IBUF
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  u_cu/bin_done_st_i_1/O
                         net (fo=1, routed)           0.180     1.961    u_cu_n_24
    SLICE_X36Y32         FDRE                                         r  bin_done_st_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.903    -0.249    clk_out1
    SLICE_X36Y32         FDRE                                         r  bin_done_st_reg/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            bin_done_pe_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.976ns  (logic 0.301ns (15.214%)  route 1.676ns (84.786%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  BTNL_IBUF_inst/O
                         net (fo=4, routed)           1.620     1.876    BTNL_IBUF
    SLICE_X42Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.921 r  bin_done_q_i_1/O
                         net (fo=6, routed)           0.056     1.976    p_0_in
    SLICE_X43Y32         FDRE                                         r  bin_done_pe_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.901    -0.251    clk_out1
    SLICE_X43Y32         FDRE                                         r  bin_done_pe_reg/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            bin_done_q_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.976ns  (logic 0.301ns (15.214%)  route 1.676ns (84.786%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  BTNL_IBUF_inst/O
                         net (fo=4, routed)           1.620     1.876    BTNL_IBUF
    SLICE_X42Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.921 r  bin_done_q_i_1/O
                         net (fo=6, routed)           0.056     1.976    p_0_in
    SLICE_X43Y32         FDRE                                         r  bin_done_q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.901    -0.251    clk_out1
    SLICE_X43Y32         FDRE                                         r  bin_done_q_reg/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            min_done_pe_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.976ns  (logic 0.301ns (15.214%)  route 1.676ns (84.786%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  BTNL_IBUF_inst/O
                         net (fo=4, routed)           1.620     1.876    BTNL_IBUF
    SLICE_X42Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.921 r  bin_done_q_i_1/O
                         net (fo=6, routed)           0.056     1.976    p_0_in
    SLICE_X43Y32         FDRE                                         r  min_done_pe_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.901    -0.251    clk_out1
    SLICE_X43Y32         FDRE                                         r  min_done_pe_reg/C

Slack:                    inf
  Source:                 BTNL
                            (input port)
  Destination:            min_done_q_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.976ns  (logic 0.301ns (15.214%)  route 1.676ns (84.786%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  BTNL (IN)
                         net (fo=0)                   0.000     0.000    BTNL
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  BTNL_IBUF_inst/O
                         net (fo=4, routed)           1.620     1.876    BTNL_IBUF
    SLICE_X42Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.921 r  bin_done_q_i_1/O
                         net (fo=6, routed)           0.056     1.976    p_0_in
    SLICE_X43Y32         FDRE                                         r  min_done_q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout1_buf/O
                         net (fo=2294, routed)        0.901    -0.251    clk_out1
    SLICE_X43Y32         FDRE                                         r  min_done_q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/g_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.872ns  (logic 1.631ns (16.522%)  route 8.241ns (83.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.436     9.872    u_vga/reset
    SLICE_X72Y36         FDCE                                         f  u_vga/g_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.722    -1.817    u_vga/clk_out2
    SLICE_X72Y36         FDCE                                         r  u_vga/g_i_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/g_i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.872ns  (logic 1.631ns (16.522%)  route 8.241ns (83.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.436     9.872    u_vga/reset
    SLICE_X72Y36         FDCE                                         f  u_vga/g_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.722    -1.817    u_vga/clk_out2
    SLICE_X72Y36         FDCE                                         r  u_vga/g_i_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/g_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.872ns  (logic 1.631ns (16.522%)  route 8.241ns (83.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.436     9.872    u_vga/reset
    SLICE_X72Y36         FDCE                                         f  u_vga/g_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.722    -1.817    u_vga/clk_out2
    SLICE_X72Y36         FDCE                                         r  u_vga/g_i_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/r_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.872ns  (logic 1.631ns (16.522%)  route 8.241ns (83.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.436     9.872    u_vga/reset
    SLICE_X72Y36         FDCE                                         f  u_vga/r_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.722    -1.817    u_vga/clk_out2
    SLICE_X72Y36         FDCE                                         r  u_vga/r_i_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/g_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.867ns  (logic 1.631ns (16.529%)  route 8.236ns (83.471%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.431     9.867    u_vga/reset
    SLICE_X73Y36         FDCE                                         f  u_vga/g_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.722    -1.817    u_vga/clk_out2
    SLICE_X73Y36         FDCE                                         r  u_vga/g_i_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/r_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.867ns  (logic 1.631ns (16.529%)  route 8.236ns (83.471%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.431     9.867    u_vga/reset
    SLICE_X73Y36         FDCE                                         f  u_vga/r_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.722    -1.817    u_vga/clk_out2
    SLICE_X73Y36         FDCE                                         r  u_vga/r_i_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/r_i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.867ns  (logic 1.631ns (16.529%)  route 8.236ns (83.471%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.431     9.867    u_vga/reset
    SLICE_X73Y36         FDCE                                         f  u_vga/r_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.722    -1.817    u_vga/clk_out2
    SLICE_X73Y36         FDCE                                         r  u_vga/r_i_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/r_i_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.867ns  (logic 1.631ns (16.529%)  route 8.236ns (83.471%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.431     9.867    u_vga/reset
    SLICE_X73Y36         FDCE                                         f  u_vga/r_i_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.722    -1.817    u_vga/clk_out2
    SLICE_X73Y36         FDCE                                         r  u_vga/r_i_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/b_i_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.722ns  (logic 1.631ns (16.777%)  route 8.091ns (83.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.285     9.722    u_vga/reset
    SLICE_X73Y35         FDCE                                         f  u_vga/b_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.722    -1.817    u_vga/clk_out2
    SLICE_X73Y35         FDCE                                         r  u_vga/b_i_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            u_vga/b_i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.722ns  (logic 1.631ns (16.777%)  route 8.091ns (83.223%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=2, routed)           4.805     6.312    u_cpu/u_bus/CPU_RESETN_IBUF
    SLICE_X42Y37         LUT1 (Prop_lut1_I0_O)        0.124     6.436 f  u_cpu/u_bus/rstate[2]_i_2/O
                         net (fo=431, routed)         3.285     9.722    u_vga/reset
    SLICE_X73Y35         FDCE                                         f  u_vga/b_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.856    -5.264 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    -3.630    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.539 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         1.722    -1.817    u_vga/clk_out2
    SLICE_X73Y35         FDCE                                         r  u_vga/b_i_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            thinA_vga_bram/ram_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.204ns  (logic 0.293ns (13.296%)  route 1.911ns (86.704%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          1.755     2.000    u_vga/u_tmg/SW_IBUF[1]
    SLICE_X63Y32         LUT3 (Prop_lut3_I0_O)        0.048     2.048 r  u_vga/u_tmg/ram_reg_1_i_1/O
                         net (fo=1, routed)           0.156     2.204    thinA_vga_bram/vga_thinA_en
    RAMB36_X1Y6          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.942    -0.210    thinA_vga_bram/clk_out2
    RAMB36_X1Y6          RAMB36E1                                     r  thinA_vga_bram/ram_reg_1/CLKBWRCLK

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_vga/u_ovl/ram_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.330ns  (logic 0.290ns (12.449%)  route 2.040ns (87.551%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.216ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          1.755     2.000    u_vga/u_tmg/SW_IBUF[1]
    SLICE_X63Y32         LUT3 (Prop_lut3_I2_O)        0.045     2.045 r  u_vga/u_tmg/ram_reg_i_2/O
                         net (fo=1, routed)           0.285     2.330    u_vga/u_ovl/ovl_b_en
    RAMB18_X1Y11         RAMB18E1                                     r  u_vga/u_ovl/ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.936    -0.216    u_vga/u_ovl/clk_out2
    RAMB18_X1Y11         RAMB18E1                                     r  u_vga/u_ovl/ram_reg/CLKBWRCLK

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_vga/base_px_d_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.371ns  (logic 0.290ns (12.232%)  route 2.081ns (87.768%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          2.081     2.326    u_bin/bin_bram_inst/SW_IBUF[1]
    SLICE_X72Y34         LUT5 (Prop_lut5_I3_O)        0.045     2.371 r  u_bin/bin_bram_inst/base_px_d[5]_i_1/O
                         net (fo=1, routed)           0.000     2.371    u_vga/base_px_d_reg[7]_0[1]
    SLICE_X72Y34         FDCE                                         r  u_vga/base_px_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.924    -0.228    u_vga/clk_out2
    SLICE_X72Y34         FDCE                                         r  u_vga/base_px_d_reg[5]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_vga/base_px_d_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.372ns  (logic 0.290ns (12.227%)  route 2.082ns (87.773%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          2.082     2.327    u_bin/bin_bram_inst/SW_IBUF[1]
    SLICE_X72Y34         LUT5 (Prop_lut5_I3_O)        0.045     2.372 r  u_bin/bin_bram_inst/base_px_d[6]_i_1/O
                         net (fo=1, routed)           0.000     2.372    u_vga/base_px_d_reg[7]_0[2]
    SLICE_X72Y34         FDCE                                         r  u_vga/base_px_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.924    -0.228    u_vga/clk_out2
    SLICE_X72Y34         FDCE                                         r  u_vga/base_px_d_reg[6]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_vga/base_px_d_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.409ns  (logic 0.290ns (12.041%)  route 2.119ns (87.959%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          2.119     2.364    u_bin/bin_bram_inst/SW_IBUF[1]
    SLICE_X72Y34         LUT5 (Prop_lut5_I3_O)        0.045     2.409 r  u_bin/bin_bram_inst/base_px_d[7]_i_1/O
                         net (fo=1, routed)           0.000     2.409    u_vga/base_px_d_reg[7]_0[3]
    SLICE_X72Y34         FDCE                                         r  u_vga/base_px_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.924    -0.228    u_vga/clk_out2
    SLICE_X72Y34         FDCE                                         r  u_vga/base_px_d_reg[7]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_bin/bin_bram_inst/b_en_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.464ns  (logic 0.290ns (11.769%)  route 2.174ns (88.231%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          2.174     2.419    u_vga/u_tmg/SW_IBUF[1]
    SLICE_X72Y35         LUT3 (Prop_lut3_I0_O)        0.045     2.464 r  u_vga/u_tmg/b_en_q_i_1/O
                         net (fo=1, routed)           0.000     2.464    u_bin/bin_bram_inst/bin_vga_en
    SLICE_X72Y35         FDRE                                         r  u_bin/bin_bram_inst/b_en_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.925    -0.227    u_bin/bin_bram_inst/clk_out2
    SLICE_X72Y35         FDRE                                         r  u_bin/bin_bram_inst/b_en_q_reg/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_vga/r_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.465ns  (logic 0.290ns (11.766%)  route 2.175ns (88.234%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          2.175     2.420    u_vga/u_ovl/SW_IBUF[1]
    SLICE_X73Y36         LUT6 (Prop_lut6_I2_O)        0.045     2.465 r  u_vga/u_ovl/r_i[5]_i_1/O
                         net (fo=1, routed)           0.000     2.465    u_vga/u_ovl_n_10
    SLICE_X73Y36         FDCE                                         r  u_vga/r_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.925    -0.227    u_vga/clk_out2
    SLICE_X73Y36         FDCE                                         r  u_vga/r_i_reg[5]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_vga/b_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.493ns  (logic 0.335ns (13.441%)  route 2.158ns (86.559%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          0.611     0.856    u_vga/SW_IBUF[1]
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.045     0.901 r  u_vga/LED_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           1.546     2.448    u_vga/u_ovl/b_i_reg[7]_0
    SLICE_X73Y35         LUT6 (Prop_lut6_I3_O)        0.045     2.493 r  u_vga/u_ovl/b_i[4]_i_1/O
                         net (fo=1, routed)           0.000     2.493    u_vga/u_ovl_n_3
    SLICE_X73Y35         FDCE                                         r  u_vga/b_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.925    -0.227    u_vga/clk_out2
    SLICE_X73Y35         FDCE                                         r  u_vga/b_i_reg[4]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            u_vga/base_px_d_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.497ns  (logic 0.290ns (11.614%)  route 2.207ns (88.386%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          2.207     2.452    u_bin/bin_bram_inst/SW_IBUF[1]
    SLICE_X72Y34         LUT5 (Prop_lut5_I3_O)        0.045     2.497 r  u_bin/bin_bram_inst/base_px_d[4]_i_1/O
                         net (fo=1, routed)           0.000     2.497    u_vga/base_px_d_reg[7]_0[0]
    SLICE_X72Y34         FDCE                                         r  u_vga/base_px_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.924    -0.228    u_vga/clk_out2
    SLICE_X72Y34         FDCE                                         r  u_vga/base_px_d_reg[4]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            thinB_vga_bram/ram_reg_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.518ns  (logic 0.290ns (11.519%)  route 2.228ns (88.481%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[3]_inst/O
                         net (fo=17, routed)          2.075     2.320    u_vga/u_tmg/SW_IBUF[1]
    SLICE_X72Y32         LUT2 (Prop_lut2_I1_O)        0.045     2.365 r  u_vga/u_tmg/ram_reg_1_i_1__0/O
                         net (fo=1, routed)           0.152     2.518    thinB_vga_bram/vga_thinB_en
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  u_clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    u_clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.659    -1.740 r  u_clk_wiz/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.181    u_clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  u_clk_wiz/inst/clkout2_buf/O
                         net (fo=130, routed)         0.963    -0.189    thinB_vga_bram/clk_out2
    RAMB36_X2Y6          RAMB36E1                                     r  thinB_vga_bram/ram_reg_1/CLKBWRCLK





