(declare-fun temp726_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp726_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp726_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp726_4 () (_ BitVec 64))
(declare-fun temp726_5 () (_ BitVec 64))
(declare-fun temp726_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp726_7 () (_ BitVec 64))
(declare-fun temp726_8 () (_ BitVec 64))
(declare-fun temp726_9 () (_ BitVec 64))
(declare-fun temp726_10 () (_ BitVec 64))
(declare-fun temp726_11 () (_ BitVec 64))
(declare-fun temp726_12 () (_ BitVec 64))
(declare-fun temp726_13 () (_ BitVec 64))
(declare-fun temp726_14 () (_ BitVec 64))
(declare-fun temp726_15 () (_ BitVec 64))
(declare-fun temp726_16 () (_ BitVec 64))
(declare-fun temp726_17 () (_ BitVec 64))
(declare-fun temp726_18 () (_ BitVec 64))
(declare-fun temp726_19 () (_ BitVec 64))
(declare-fun temp726_20 () (_ BitVec 64))
(declare-fun temp726_21 () (_ BitVec 64))
(declare-fun temp726_22 () (_ BitVec 64))
(declare-fun temp726_23 () (_ BitVec 64))
(declare-fun temp726_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp726_25 () (_ BitVec 64))
(declare-fun var2692541 () (_ BitVec 64))
(declare-fun var2692553 () (_ BitVec 64))
(declare-fun temp726_26 () (_ BitVec 64))
(declare-fun var5903805 () (_ BitVec 64))
(declare-fun var5903817 () (_ BitVec 64))
(assert (= temp726_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp726_1)))
(assert (= temp726_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp726_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp726_3 #xffffffffffffffff))
(assert (= var71509 temp726_3))
(assert (= temp726_4 #x0000000000000000))
(assert (= temp726_5 temp726_4))
(assert (= temp726_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp726_5)))
(assert (= temp726_7 #x0000000000000001))
(assert (= temp726_8 temp726_7))
(assert (= temp726_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp726_8)))
(assert (= temp726_10 #x0000000000000002))
(assert (= temp726_11 temp726_10))
(assert (= temp726_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp726_11)))
(assert (= temp726_13 #x0000000000000003))
(assert (= temp726_14 temp726_13))
(assert (= temp726_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp726_14)))
(assert (= temp726_16 #x0000000000000004))
(assert (= temp726_17 temp726_16))
(assert (= temp726_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp726_17)))
(assert (= temp726_19 #x0000000000000005))
(assert (= temp726_20 temp726_19))
(assert (= temp726_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp726_20)))
(assert (= temp726_22 #x0000000000000000))
(assert (= temp726_23
   (ite (bvslt var71509 temp726_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp726_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp726_23)))
(assert (= var75972 temp726_24))
(assert (bvslt (ite (bvslt var71509 temp726_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp726_25 #x0000000000000001))
(assert (= var2692541 temp726_25))
(assert (= var2692553 var2692541))
(assert (= temp726_26 #x0000000000000001))
(assert (= var5903805 temp726_26))
(assert (= var5903817 var5903805))
(model-add temp726_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp726_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp726_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp726_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp726_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp726_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp726_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp726_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp726_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp726_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp726_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp726_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp726_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp726_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp726_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp726_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp726_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp726_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp726_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp726_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp726_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp726_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp726_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp726_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp726_25 () (_ BitVec 64) #x0000000000000001)
(model-add var2692541 () (_ BitVec 64) #x0000000000000001)
(model-add var2692553 () (_ BitVec 64) #x0000000000000001)
(model-add temp726_26 () (_ BitVec 64) #x0000000000000001)
(model-add var5903805 () (_ BitVec 64) #x0000000000000001)
(model-add var5903817 () (_ BitVec 64) #x0000000000000001)






