// Seed: 557323259
module module_0 ();
  tri1 id_1 = 1;
endmodule
program module_1 (
    input supply0 id_0,
    input wire id_1,
    output tri0 id_2,
    output tri id_3,
    output wire id_4,
    input tri id_5
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  tri0 id_7;
  wire id_8, id_9, id_10;
  wire id_11;
  assign id_4 = -1;
  wor id_12 = 1;
  for (id_13 = 1; !id_7; id_8 = 1) always_ff id_2 = 1;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = -1;
  not primCall (id_1, id_4);
  assign id_2 = id_3;
  assign id_1 = id_3;
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
