Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0e8919a0f12c42888ab94423770707df --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stopwatch_behav xil_defaultlib.stopwatch xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Student/Documents/project_3KE_REV/project_3KE_REV.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.clk_divider_pulse
Compiling module xil_defaultlib.clk_divider_pulse(DIV_COUNT=5000...
Compiling module xil_defaultlib.clk_divider_pulse(DIV_COUNT=2000...
Compiling module xil_defaultlib.clk_divider_toggle(DIV_COUNT=250...
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.stopwatch
Compiling module xil_defaultlib.glbl
Built simulation snapshot stopwatch_behav
