{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 11 00:47:29 2024 " "Info: Processing started: Thu Jan 11 00:47:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BEEL_E_CLOCK_VHDL -c BEEL_E_CLOCK_VHDL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BEEL_E_CLOCK_VHDL -c BEEL_E_CLOCK_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_2-and2_behavior " "Info: Found design unit 1: AND_2-and2_behavior" {  } { { "AND_2.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/AND_2.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AND_2 " "Info: Found entity 1: AND_2" {  } { { "AND_2.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/AND_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bell.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bell-BAV " "Info: Found design unit 1: bell-BAV" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bell " "Info: Found entity 1: bell" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cnt6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT6-SM " "Info: Found design unit 1: CNT6-SM" {  } { { "CNT6.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/CNT6.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CNT6 " "Info: Found entity 1: CNT6" {  } { { "CNT6.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/CNT6.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER-HH " "Info: Found design unit 1: DECODER-HH" {  } { { "DECODER.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/DECODER.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Info: Found entity 1: DECODER" {  } { { "DECODER.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/DECODER.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fenpin.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fenpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FENPIN-CCC_ARC " "Info: Found design unit 1: FENPIN-CCC_ARC" {  } { { "FENPIN.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/FENPIN.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FENPIN " "Info: Found entity 1: FENPIN" {  } { { "FENPIN.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/FENPIN.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HOUR-BHV " "Info: Found design unit 1: HOUR-BHV" {  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/HOUR.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HOUR " "Info: Found entity 1: HOUR" {  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/HOUR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minute.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file minute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MINUTE-BB " "Info: Found design unit 1: MINUTE-BB" {  } { { "MINUTE.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/MINUTE.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MINUTE " "Info: Found entity 1: MINUTE" {  } { { "MINUTE.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/MINUTE.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_2-or2_behavior " "Info: Found design unit 1: OR_2-or2_behavior" {  } { { "OR_2.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/OR_2.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OR_2 " "Info: Found entity 1: OR_2" {  } { { "OR_2.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/OR_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SECOND-CC " "Info: Found design unit 1: SECOND-CC" {  } { { "SECOND.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/SECOND.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SECOND " "Info: Found entity 1: SECOND" {  } { { "SECOND.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/SECOND.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selnumber.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file selnumber.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelNumber-dd " "Info: Found design unit 1: SelNumber-dd" {  } { { "SelNumber.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/SelNumber.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SelNumber " "Info: Found entity 1: SelNumber" {  } { { "SelNumber.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/SelNumber.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seltube.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seltube.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelTube-EE " "Info: Found design unit 1: SelTube-EE" {  } { { "SelTube.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/SelTube.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SelTube " "Info: Found entity 1: SelTube" {  } { { "SelTube.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/SelTube.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beel_e_clock_vhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file beel_e_clock_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BEEL_E_CLOCK_VHDL-BHV " "Info: Found design unit 1: BEEL_E_CLOCK_VHDL-BHV" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BEEL_E_CLOCK_VHDL " "Info: Found entity 1: BEEL_E_CLOCK_VHDL" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "BEEL_E_CLOCK_VHDL " "Info: Elaborating entity \"BEEL_E_CLOCK_VHDL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FENPIN FENPIN:U1 " "Info: Elaborating entity \"FENPIN\" for hierarchy \"FENPIN:U1\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U1" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SECOND SECOND:U2 " "Info: Elaborating entity \"SECOND\" for hierarchy \"SECOND:U2\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U2" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MINUTE MINUTE:U3 " "Info: Elaborating entity \"MINUTE\" for hierarchy \"MINUTE:U3\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U3" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HOUR HOUR:U4 " "Info: Elaborating entity \"HOUR\" for hierarchy \"HOUR:U4\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U4" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT_GE HOUR.vhd(24) " "Warning (10492): VHDL Process Statement warning at HOUR.vhd(24): signal \"COUNT_GE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/HOUR.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT_SHI HOUR.vhd(25) " "Warning (10492): VHDL Process Statement warning at HOUR.vhd(25): signal \"COUNT_SHI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "HOUR.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/HOUR.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bell bell:U5 " "Info: Elaborating entity \"bell\" for hierarchy \"bell:U5\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U5" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLAG bell.vhd(23) " "Warning (10492): VHDL Process Statement warning at bell.vhd(23): signal \"FLAG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLAG bell.vhd(24) " "Warning (10492): VHDL Process Statement warning at bell.vhd(24): signal \"FLAG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FLAG bell.vhd(30) " "Warning (10492): VHDL Process Statement warning at bell.vhd(30): signal \"FLAG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_stopped bell.vhd(31) " "Warning (10492): VHDL Process Statement warning at bell.vhd(31): signal \"alarm_stopped\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alarm_stopped bell.vhd(38) " "Warning (10492): VHDL Process Statement warning at bell.vhd(38): signal \"alarm_stopped\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "speaker bell.vhd(17) " "Warning (10631): VHDL Process Statement warning at bell.vhd(17): inferring latch(es) for signal or variable \"speaker\", which holds its previous value in one or more paths through the process" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speaker bell.vhd(17) " "Info (10041): Inferred latch for \"speaker\" at bell.vhd(17)" {  } { { "bell.vhd" "" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/bell.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelNumber SelNumber:U6 " "Info: Elaborating entity \"SelNumber\" for hierarchy \"SelNumber:U6\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U6" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelTube SelTube:U7 " "Info: Elaborating entity \"SelTube\" for hierarchy \"SelTube:U7\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U7" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT6 CNT6:U8 " "Info: Elaborating entity \"CNT6\" for hierarchy \"CNT6:U8\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U8" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER DECODER:U9 " "Info: Elaborating entity \"DECODER\" for hierarchy \"DECODER:U9\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U9" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 OR_2:U10 " "Info: Elaborating entity \"OR_2\" for hierarchy \"OR_2:U10\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U10" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 AND_2:U11 " "Info: Elaborating entity \"AND_2\" for hierarchy \"AND_2:U11\"" {  } { { "BEEL_E_CLOCK_VHDL.vhd" "U11" { Text "C:/Users/GanSer/Desktop/BEEL_E_CLOCK_VHDL/BEEL_E_CLOCK_VHDL.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Info: Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Info: Implemented 109 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 11 00:47:32 2024 " "Info: Processing ended: Thu Jan 11 00:47:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
