
---------- Begin Simulation Statistics ----------
simSeconds                                   0.402938                       # Number of seconds simulated (Second)
simTicks                                 402937803000                       # Number of ticks simulated (Tick)
finalTick                                402937803000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    237.07                       # Real time elapsed on the host (Second)
hostTickRate                               1699655189                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8558240                       # Number of bytes of host memory used (Byte)
simInsts                                     53158160                       # Number of instructions simulated (Count)
simOps                                       60648610                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   224229                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     255825                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        402937939                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               7.571260                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.132078                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        61438532                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    65730                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       69651160                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2064                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               855651                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            599574                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  28                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           242657787                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.287035                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.893126                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 209350684     86.27%     86.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  16250181      6.70%     92.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   7675283      3.16%     96.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3859835      1.59%     97.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2860536      1.18%     98.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1199479      0.49%     99.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1249143      0.51%     99.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    164657      0.07%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     47989      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             242657787                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   34364      2.29%      2.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   6183      0.41%      2.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      2.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      2.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      2.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      2.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                32766      2.18%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      1      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      4.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1092650     72.75%     77.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                336030     22.37%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           24      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      40760130     58.52%     58.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       187077      0.27%     58.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         65542      0.09%     58.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       114688      0.16%     59.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp        24579      0.04%     59.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       114562      0.16%     59.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       114688      0.16%     59.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc        98304      0.14%     59.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv          129      0.00%     59.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc       247960      0.36%     59.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            1      0.00%     59.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           63      0.00%     59.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       263624      0.38%     60.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp       132345      0.19%     60.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     60.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        57739      0.08%     60.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     60.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     60.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     60.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     60.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     60.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd         8192      0.01%     60.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       132097      0.19%     60.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     60.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd       131072      0.19%     60.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     60.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     60.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu        24766      0.04%     60.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     60.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     60.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     60.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19811896     28.44%     89.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      7361682     10.57%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       69651160                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.172858                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1501994                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.021565                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                366210610                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                58200220                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        56873022                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                 17253555                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 4256281                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         4245878                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    62012015                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     9141115                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                       18448140                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                 135008429                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         0.34                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       7.32                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.05                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                     42444                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                         9619073                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                       160280152                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       11468634                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       7366039                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       169257                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       197034                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        478821      4.25%      4.25% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       479082      4.26%      8.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          223      0.00%      8.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      9059242     80.47%     88.99% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond      1172345     10.41%     99.40% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.40% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        67515      0.60%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total       11257228                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          241      0.11%      0.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          667      0.31%      0.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           54      0.03%      0.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       199923     94.41%     94.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        10830      5.11%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.98% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond           47      0.02%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        211762                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            5      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          299      0.35%      0.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           52      0.06%      0.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        83798     99.23%     99.66% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          226      0.27%     99.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond           65      0.08%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        84445                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       478580      4.33%      4.33% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       478415      4.33%      8.66% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          169      0.00%      8.67% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      8859319     80.21%     88.87% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      1161515     10.52%     99.39% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.39% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        67468      0.61%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total     11045466                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          211      0.25%      0.25% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           52      0.06%      0.31% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        83234     99.43%     99.75% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          145      0.17%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond           65      0.08%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        83707                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond        82781    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total        82781                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          211     22.79%     22.79% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect           52      5.62%     28.40% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond          453     48.92%     77.32% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond          145     15.66%     92.98% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     92.98% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond           65      7.02%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total          926                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      5810051     51.61%     51.61% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      4900836     43.54%     95.15% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       478821      4.25%     99.40% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        67520      0.60%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total     11257228                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        44511     52.71%     52.71% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        39929     47.28%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            5      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        84445                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           9059242                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      3251060                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             84445                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            690                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups             11257228                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                44394                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 6566074                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.583276                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1041                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           67738                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              67520                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              218                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       478821      4.25%      4.25% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       479082      4.26%      8.51% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          223      0.00%      8.51% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      9059242     80.47%     88.99% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond      1172345     10.41%     99.40% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.40% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        67515      0.60%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total     11257228                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       478821     10.21%     10.21% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          456      0.01%     10.22% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          223      0.00%     10.22% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond      4143760     88.33%     98.55% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          379      0.01%     98.56% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.56% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        67515      1.44%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       4691154                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          299      0.67%      0.67% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      0.67% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        43869     98.82%     99.49% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          226      0.51%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        44394                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          299      0.67%      0.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.67% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        43869     98.82%     99.49% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          226      0.51%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        44394                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 402937803000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        67738                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        67520                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          218                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          117                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        67855                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            2                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               479546                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 479542                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes                962                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 478580                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              478580                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          856111                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           65702                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             83920                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    242466021                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.250385                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.022519                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       217673410     89.77%     89.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        13004993      5.36%     95.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4347478      1.79%     96.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2403361      0.99%     97.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1492491      0.62%     98.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          548530      0.23%     98.76% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          273066      0.11%     98.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          332727      0.14%     99.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         2389965      0.99%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    242466021                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       65644                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                478584                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           24      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     40428342     66.59%     66.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       187077      0.31%     66.90% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        65539      0.11%     67.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       114688      0.19%     67.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp        24577      0.04%     67.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       114561      0.19%     67.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       114688      0.19%     67.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc        98304      0.16%     67.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv          129      0.00%     67.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc       247932      0.41%     68.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            1      0.00%     68.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           63      0.00%     68.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       263281      0.43%     68.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp       132195      0.22%     68.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     68.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        57542      0.09%     68.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     68.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     68.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd         8192      0.01%     68.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       132096      0.22%     69.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd       131072      0.22%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu        24576      0.04%     69.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     69.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     69.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     69.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11303083     18.62%     88.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      7261889     11.96%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     60709851                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       2389965                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             53219401                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               60709851                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       53158160                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         60648610                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  7.571260                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.132078                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           18564972                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          52836827                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         11303083                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         7196265                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts           4245387                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass           24      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     40428342     66.59%     66.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult       187077      0.31%     66.90% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        65539      0.11%     67.01% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       114688      0.19%     67.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp        24577      0.04%     67.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt       114561      0.19%     67.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult       114688      0.19%     67.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc        98304      0.16%     67.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv          129      0.00%     67.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc       247932      0.41%     68.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            1      0.00%     68.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd           63      0.00%     68.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     68.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       263281      0.43%     68.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp       132195      0.22%     68.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     68.84% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        57542      0.09%     68.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     68.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     68.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     68.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd         8192      0.01%     68.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     68.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     68.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       132096      0.22%     69.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     69.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd       131072      0.22%     69.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     69.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu        24576      0.04%     69.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     69.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     69.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     69.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     11303083     18.62%     88.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      7261889     11.96%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     60709851                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     11045466                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     10499249                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       546217                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      8859319                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      2186147                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       478584                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       478580                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                217788939                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              12862688                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  11658079                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                199623                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 148458                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4899964                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   526                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               61904260                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2031                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            69608716                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                 61744                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         11144804                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        19805386                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        7361633                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.172753                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       22160382                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      21744612                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      71737849                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     34583984                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          27167019                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads     23539142                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites       886085                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numVecPredRegReads      6514852                       # Number of times the predicate registers were read (Count)
system.cpu.executeStats0.numVecPredRegWrites      5955135                       # Number of times the predicate registers were written (Count)
system.cpu.executeStats0.numVecRegReads       8124953                       # Number of times the vector registers were read (Count)
system.cpu.executeStats0.numVecRegWrites      3540062                       # Number of times the vector registers were written (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            5447177                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      16834090                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  297966                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 3510                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        85410                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   7244106                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                148521                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          242657787                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.255849                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.259963                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                230736179     95.09%     95.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  1556833      0.64%     95.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   784622      0.32%     96.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1080187      0.45%     96.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1243537      0.51%     97.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1811485      0.75%     97.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   568446      0.23%     97.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   737030      0.30%     98.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  4139468      1.71%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            242657787                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              54405347                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.135022                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           11257228                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.027938                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    225585794                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    148458                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      79572                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1980128                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               61566006                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  281                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 11468634                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 7366039                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 65730                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1729                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1976516                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          96588                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          43119                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        44029                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                87148                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 61121673                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                61118900                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  29546563                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  53738330                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.151683                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.549823                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                      356424                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  165551                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               96588                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 104150                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads               112668                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                8216975                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11268458                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             75.492560                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            52.126978                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 352613      3.13%      3.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               963247      8.55%     11.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 7178      0.06%     11.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                    5      0.00%     11.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59              4461652     39.59%     51.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69              1304318     11.57%     62.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               880897      7.82%     70.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               636506      5.65%     76.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               492406      4.37%     80.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             365193      3.24%     83.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             253075      2.25%     86.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             256418      2.28%     88.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             214767      1.91%     90.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             146265      1.30%     91.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159             113361      1.01%     92.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             111093      0.99%     93.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             172360      1.53%     95.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189             176426      1.57%     96.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              72499      0.64%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              33099      0.29%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              47759      0.42%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              30225      0.27%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              14195      0.13%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               9831      0.09%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               9481      0.08%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               9946      0.09%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               8586      0.08%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               7898      0.07%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               9801      0.09%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           107358      0.95%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              708                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11268458                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.addedLoadsAndStores          18834673                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 402937803000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 402937803000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 402937803000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 402937803000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 402937803000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 148458                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                217959769                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2159413                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles        6132104                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  11686063                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4571980                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               61578521                       # Number of instructions processed by rename (Count)
system.cpu.rename.IQFullEvents                 148304                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                4205113                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  18796                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           20830                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            69551345                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   107255332                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 63437071                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  4429085                       # Number of vector rename lookups (Count)
system.cpu.rename.vecPredLookups              2571146                       # Number of vector predicate rename lookups (Count)
system.cpu.rename.committedMaps              68526328                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1025017                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  163578                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  97                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2442948                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                34372022                       # count of registers freed and written back to integer free list (Count)
system.cpu.rob.reads                        301640185                       # The number of ROB reads (Count)
system.cpu.rob.writes                       123323694                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 53158160                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   60648610                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    73                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples   7244104.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  10233949.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.010245034750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1429                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1429                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             39150233                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               21533                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     18429325                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     7262919                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   18429325                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   7262919                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  974174                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                7240017                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.92                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       29.91                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                      11314                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                         30                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                1918940                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                 131146                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                3245002                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                3941438                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                1816423                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                7376376                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                375326                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                    19                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                918093                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               5967427                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                  1024                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  1030                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  6622560                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                  4833135                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                  2023248                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   770564                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   436753                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                   271421                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                   268040                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                   228009                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                   198149                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                    85407                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                   88886                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                   87101                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                  130124                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                  100647                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                  101732                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                   96504                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                  140639                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                   64377                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                   31180                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                   34012                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                   32810                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                   36846                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                   45428                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                   60308                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                   97291                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                  146342                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                  208164                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                  118810                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                   27181                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                   22210                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                   19866                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                   27407                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     799                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1002                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     989                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     999                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1004                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1004                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1021                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1037                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1047                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1139                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1125                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1122                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1102                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1119                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1130                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1188                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                     206                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                     218                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                     244                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                     231                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                     245                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                     266                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                     275                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                     277                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                     276                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                     284                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                     288                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                     270                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                     298                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                     275                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                     311                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                     246                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                     257                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                     213                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                     218                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                     194                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                     216                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                     212                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                     148                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                     123                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                      75                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                      42                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                      44                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                      22                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                      18                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                      36                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1429                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean    12214.776767                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     818.494380                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   14662.231333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-2047           673     47.10%     47.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-4095           28      1.96%     49.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-6143           81      5.67%     54.72% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::6144-8191           95      6.65%     61.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-10239            4      0.28%     61.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-12287            7      0.49%     62.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-14335           34      2.38%     64.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-16383           15      1.05%     65.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-18431            4      0.28%     65.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18432-20479           63      4.41%     70.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20480-22527           46      3.22%     73.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::22528-24575            4      0.28%     73.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::24576-26623            3      0.21%     73.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::26624-28671           26      1.82%     75.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::28672-30719           22      1.54%     77.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::30720-32767            7      0.49%     77.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::32768-34815           25      1.75%     79.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::34816-36863          260     18.19%     97.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::36864-38911           30      2.10%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::38912-40959            1      0.07%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::43008-45055            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1429                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1429                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.008397                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.007459                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.194280                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1423     99.58%     99.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 5      0.35%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                 1      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1429                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 62347136                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                546778031                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              51853054                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1356978736.98884487                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               128687488.77354653                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   402937782000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       15683.25                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst    463622656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     76602121                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data       138776                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1150606005.562600374222                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 190109045.191771209240                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 344410.474685593101                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst      7244104                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     11185221                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      7262919                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst 178799993250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 508605483000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 12023293702750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     24682.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     45471.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1655435.47                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst    463622656                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     83155375                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       546778031                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst    463622656                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total    463622656                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data     51590494                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     51590494                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst       7244104                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      11185221                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         18429325                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      7197295                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         7197295                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst      1150606006                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       206372731                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1356978737                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst   1150606006                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total     1150606006                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      128035875                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         128035875                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst     1150606006                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      334408606                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1485014612                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              17455151                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                22876                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        445425                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        254178                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        336057                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        570629                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        417144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5       3055602                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6       1193152                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        785890                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8       3917695                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       1496724                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       292889                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11      1422079                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      2390700                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       441519                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       312056                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       123412                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           532                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           534                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           527                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           536                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           530                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           609                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           573                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3424                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          6446                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1836                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          340                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1431                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1900                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1758                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1648                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          252                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             360121395000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            87275755000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        687405476250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 20631.24                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            39381.24                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits             15159849                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               20884                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             86.85                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.29                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      2297283                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   486.918712                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   303.754677                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   388.683881                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127       571295     24.87%     24.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255       272466     11.86%     36.73% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383       326782     14.22%     50.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511       152232      6.63%     57.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        99809      4.34%     61.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767       102759      4.47%     66.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        93836      4.08%     70.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        69069      3.01%     73.49% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       609035     26.51%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      2297283                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead         1117129664                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         1464064                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2772.461794                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 3.633474                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    21.69                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                21.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                86.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 402937803000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       8770319040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       4661516145                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     50394669780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       37923300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 31807005360.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 180722032290                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   2541142080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   278934607995                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    692.252268                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   4941376000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  13454740000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 384541687000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       7632360120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       4056672840                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     74235108360                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       81489420                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 31807005360.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 178867467180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   4102881120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   300782984400                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    746.474970                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   9118370000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  13454740000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 380364693000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 402937803000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq             18394689                       # Transaction distribution (Count)
system.membus.transDist::ReadResp            18394699                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             7197291                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            7197291                       # Transaction distribution (Count)
system.membus.transDist::SoftPFReq              34625                       # Transaction distribution (Count)
system.membus.transDist::SoftPFResp             34625                       # Transaction distribution (Count)
system.membus.transDist::LoadLockedReq             11                       # Transaction distribution (Count)
system.membus.transDist::StoreCondReq               4                       # Transaction distribution (Count)
system.membus.transDist::StoreCondResp              4                       # Transaction distribution (Count)
system.membus.transDist::SwapReq                65624                       # Transaction distribution (Count)
system.membus.transDist::SwapResp               65624                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port     14488207                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port     36896280                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                51384487                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port    463622592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port    135270989                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                598893581                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           25703588                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 25703588    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             25703588                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 402937803000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy         32973137500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        38394036500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        34388934232                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
