#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sat Jan 14 17:30:49 2017
# Process ID: 29244
# Current directory: D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ZedBorad/zedboard_programmes/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/EDAtools/Vivado/Vivado/2016.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1 -flatten_hierarchy none -keep_equivalent_registers -no_lc
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30156 
WARNING: [Synth 8-1102] /* in comment [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cpu_v1_0/src/regfile.v:57]
WARNING: [Synth 8-1102] /* in comment [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cpu_v1_0/src/control_unit.v:22]
WARNING: [Synth 8-1102] /* in comment [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cpu_v1_0/src/CPU_without_Mem.v:49]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 338.223 ; gain = 130.734
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_CPU_0_0' [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ip/design_1_CPU_0_0/synth/design_1_CPU_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'CPU' [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cpu_v1_0/src/CPU_without_Mem.v:20]
INFO: [Synth 8-638] synthesizing module 'control_unit' [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cpu_v1_0/src/control_unit.v:7]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cpu_v1_0/src/control_unit.v:7]
INFO: [Synth 8-638] synthesizing module 'regfile' [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cpu_v1_0/src/regfile.v:21]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cpu_v1_0/src/regfile.v:37]
INFO: [Synth 8-256] done synthesizing module 'regfile' (2#1) [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cpu_v1_0/src/regfile.v:21]
INFO: [Synth 8-638] synthesizing module 'ALU' [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cpu_v1_0/src/ALU.v:24]
INFO: [Synth 8-256] done synthesizing module 'ALU' (3#1) [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cpu_v1_0/src/ALU.v:24]
INFO: [Synth 8-638] synthesizing module 'ALU_control' [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cpu_v1_0/src/ALU_control.v:19]
INFO: [Synth 8-256] done synthesizing module 'ALU_control' (4#1) [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cpu_v1_0/src/ALU_control.v:19]
INFO: [Synth 8-256] done synthesizing module 'CPU' (5#1) [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cpu_v1_0/src/CPU_without_Mem.v:20]
INFO: [Synth 8-256] done synthesizing module 'design_1_CPU_0_0' (6#1) [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ip/design_1_CPU_0_0/synth/design_1_CPU_0_0.v:57]
WARNING: [Synth 8-350] instance 'CPU_0' of module 'design_1_CPU_0_0' requires 11 connections, but only 10 given [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/hdl/design_1.v:41]
INFO: [Synth 8-638] synthesizing module 'design_1_dist_mem_gen_1_0' [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_1_0/synth/design_1_dist_mem_gen_1_0.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: design_1_dist_mem_gen_1_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_10' declared at 'd:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:78' bound to instance 'U0' of component 'dist_mem_gen_v8_0_10' [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_1_0/synth/design_1_dist_mem_gen_1_0.vhd:135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: design_1_dist_mem_gen_1_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: design_1_dist_mem_gen_1_0.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
	Parameter c_addr_width bound to: 7 - type: integer 
	Parameter c_depth bound to: 128 - type: integer 
	Parameter c_width bound to: 32 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: design_1_dist_mem_gen_1_0.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_has_i_ce bound to: 0 - type: integer 
	Parameter c_qualify_we bound to: 0 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_pipeline_stages bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
	Parameter c_addr_width bound to: 7 - type: integer 
	Parameter c_depth bound to: 128 - type: integer 
	Parameter c_width bound to: 32 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: design_1_dist_mem_gen_1_0.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_has_i_ce bound to: 0 - type: integer 
	Parameter c_qualify_we bound to: 0 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_pipeline_stages bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_dist_mem_gen_1_0' (10#1) [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_1_0/synth/design_1_dist_mem_gen_1_0.vhd:69]
INFO: [Synth 8-638] synthesizing module 'design_1_dist_mem_gen_0_1' [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_1/synth/design_1_dist_mem_gen_0_1.vhd:66]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: design_1_dist_mem_gen_0_1.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_10' declared at 'd:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/dist_mem_gen_v8_0/hdl/dist_mem_gen_v8_0.vhd:78' bound to instance 'U0' of component 'dist_mem_gen_v8_0_10' [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_1/synth/design_1_dist_mem_gen_0_1.vhd:132]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: design_1_dist_mem_gen_0_1.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: design_1_dist_mem_gen_0_1.mif - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 1 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 32 - type: integer 
	Parameter C_PARSER_TYPE bound to: 0 - type: integer 
	Parameter c_addr_width bound to: 7 - type: integer 
	Parameter c_depth bound to: 128 - type: integer 
	Parameter c_width bound to: 32 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: design_1_dist_mem_gen_0_1.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_has_clk bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
	Parameter c_addr_width bound to: 7 - type: integer 
	Parameter c_depth bound to: 128 - type: integer 
	Parameter c_width bound to: 32 - type: integer 
	Parameter c_default_data bound to: 0 - type: string 
	Parameter c_mem_init_file bound to: design_1_dist_mem_gen_0_1.mif - type: string 
	Parameter c_elaboration_dir bound to: ./ - type: string 
	Parameter c_read_mif bound to: 1 - type: integer 
	Parameter c_reg_a_d_inputs bound to: 0 - type: integer 
	Parameter c_has_clk bound to: 0 - type: integer 
	Parameter c_has_qspo_ce bound to: 0 - type: integer 
	Parameter c_has_qspo_rst bound to: 0 - type: integer 
	Parameter c_has_qspo_srst bound to: 0 - type: integer 
	Parameter c_has_spo bound to: 1 - type: integer 
	Parameter c_has_qspo bound to: 0 - type: integer 
	Parameter c_sync_enable bound to: 1 - type: integer 
	Parameter c_parser_type bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'design_1_dist_mem_gen_0_1' (12#1) [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_1/synth/design_1_dist_mem_gen_0_1.vhd:66]
INFO: [Synth 8-638] synthesizing module 'design_1_counter_timer_0_1' [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ip/design_1_counter_timer_0_1/synth/design_1_counter_timer_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'counter_timer' [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/imports/MIPS_FPGA/counter_timer.v:14]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/imports/MIPS_FPGA/counter_timer.v:26]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/imports/MIPS_FPGA/counter_timer.v:27]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/imports/MIPS_FPGA/counter_timer.v:28]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/imports/MIPS_FPGA/counter_timer.v:29]
WARNING: [Synth 8-3848] Net full_tag_counter in module/entity counter_timer does not have driver. [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/imports/MIPS_FPGA/counter_timer.v:22]
INFO: [Synth 8-256] done synthesizing module 'counter_timer' (13#1) [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/imports/MIPS_FPGA/counter_timer.v:14]
INFO: [Synth 8-256] done synthesizing module 'design_1_counter_timer_0_1' (14#1) [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ip/design_1_counter_timer_0_1/synth/design_1_counter_timer_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'design_1_fre_div_0_0' [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ip/design_1_fre_div_0_0/synth/design_1_fre_div_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'fre_div' [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/imports/MIPS_FPGA/frequency.v:15]
	Parameter width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fre_div' (15#1) [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/imports/MIPS_FPGA/frequency.v:15]
INFO: [Synth 8-256] done synthesizing module 'design_1_fre_div_0_0' (16#1) [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ip/design_1_fre_div_0_0/synth/design_1_fre_div_0_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1' (17#1) [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (18#1) [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design counter_timer has unconnected port full_tag_counter
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[31]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[30]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[29]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[28]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[27]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[26]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[25]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[24]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[23]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[22]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[21]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[20]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[19]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[18]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[17]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[16]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[15]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[14]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[13]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[12]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[11]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[10]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[9]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[8]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[7]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[6]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[5]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[4]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[3]
WARNING: [Synth 8-3331] design counter_timer has unconnected port control_reg[2]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[31]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[30]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[29]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[28]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[27]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[26]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[25]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[24]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[23]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[22]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[21]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[20]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[19]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[18]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[17]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[16]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[15]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[14]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[13]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[12]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[11]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[10]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[9]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[8]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[7]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[6]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[5]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[4]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[3]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[2]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[1]
WARNING: [Synth 8-3331] design rom has unconnected port qspo[0]
WARNING: [Synth 8-3331] design rom has unconnected port clk
WARNING: [Synth 8-3331] design rom has unconnected port qspo_ce
WARNING: [Synth 8-3331] design rom has unconnected port qspo_rst
WARNING: [Synth 8-3331] design rom has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[31]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[30]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[29]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[28]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[27]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[26]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[25]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[24]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[23]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[22]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[21]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[20]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[19]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[18]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[17]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[16]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[15]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[14]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[13]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[12]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[11]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[10]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[9]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[8]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[7]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[6]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[5]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[4]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[3]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[2]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port dpo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_10_synth__parameterized0 has unconnected port qdpo[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 368.980 ; gain = 161.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 368.980 ; gain = 161.492
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/constrs_1/new/IO.xdc]
Finished Parsing XDC File [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/constrs_1/new/IO.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/constrs_1/new/IO.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 782.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 782.004 ; gain = 574.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 782.004 ; gain = 574.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/CPU_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/DM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/IM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/counter_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/fre_div_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 782.004 ; gain = 574.516
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "control_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "zero_tag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "ALUcontr_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "num" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'result_o_reg' [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cpu_v1_0/src/ALU.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'jr_tag_reg' [d:/ZedBorad/zedboard_programmes/CPU_IP/CPU_IP.srcs/sources_1/bd/design_1/ipshared/xilinx.com/cpu_v1_0/src/ALU.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 782.004 ; gain = 574.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 36    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 40    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   9 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   9 Input     13 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
Module ALU_control 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      4 Bit        Muxes := 1     
Module CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module spram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module counter_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module fre_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 782.004 ; gain = 574.516
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "zero_tag" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "num" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 782.004 ; gain = 574.516
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 782.004 ; gain = 574.516

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|rom         | rom[127]   | 128x32        | LUT            | 
|rom         | rom[127]   | 128x32        | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+----------------+----------------------+------------------+
|Module Name | RTL Object | Inference      | Size (Depth x Width) | Primitives       | 
+------------+------------+----------------+----------------------+------------------+
|spram       | ram_reg    | User Attribute | 128 x 32             | RAM128X1S x 32   | 
+------------+------------+----------------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 782.004 ; gain = 574.516
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 782.004 ; gain = 574.516

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 782.004 ; gain = 574.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 782.004 ; gain = 574.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 787.445 ; gain = 579.957
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 787.445 ; gain = 579.957

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 787.445 ; gain = 579.957
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin state_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 787.445 ; gain = 579.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 787.445 ; gain = 579.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 787.445 ; gain = 579.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    55|
|3     |LUT1      |   107|
|4     |LUT2      |   162|
|5     |LUT3      |    98|
|6     |LUT4      |   111|
|7     |LUT5      |   206|
|8     |LUT6      |   943|
|9     |MUXF7     |   256|
|10    |RAM128X1S |    32|
|11    |FDCE      |   110|
|12    |FDRE      |  1056|
|13    |LD        |    33|
|14    |IBUF      |     2|
|15    |OBUF      |     2|
+------+----------+------+

Report Instance Areas: 
+------+--------------------------------------+-------------------------------------------+------+
|      |Instance                              |Module                                     |Cells |
+------+--------------------------------------+-------------------------------------------+------+
|1     |top                                   |                                           |  3175|
|2     |  design_1_i                          |design_1                                   |  3170|
|3     |    CPU_0                             |design_1_CPU_0_0                           |  2823|
|4     |      inst                            |CPU                                        |  2823|
|5     |        U2_CU                         |control_unit                               |    13|
|6     |        U3_RF                         |regfile                                    |  1888|
|7     |        U4_ALU                        |ALU                                        |   630|
|8     |        U5_ALUCT                      |ALU_control                                |     8|
|9     |    DM                                |design_1_dist_mem_gen_1_0                  |    64|
|10    |      U0                              |dist_mem_gen_v8_0_10                       |    64|
|11    |        \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_10_synth                 |    64|
|12    |          \gen_sp_ram.spram_inst      |spram                                      |    64|
|13    |    IM                                |design_1_dist_mem_gen_0_1                  |    30|
|14    |      U0                              |dist_mem_gen_v8_0_10__parameterized1       |    30|
|15    |        \synth_options.dist_mem_inst  |dist_mem_gen_v8_0_10_synth__parameterized0 |    30|
|16    |          \gen_rom.rom_inst           |rom                                        |    30|
|17    |    counter_timer_0                   |design_1_counter_timer_0_1                 |   142|
|18    |      inst                            |counter_timer                              |   142|
|19    |    fre_div_0                         |design_1_fre_div_0_0                       |   111|
|20    |      inst                            |fre_div                                    |   111|
+------+--------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 787.445 ; gain = 579.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 612 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 787.445 ; gain = 127.582
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 787.445 ; gain = 579.957
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  LD => LDCE: 33 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 787.445 ; gain = 540.605
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 787.445 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 14 17:31:47 2017...
