Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Mar 27 15:42:28 2022
| Host         : LAPTOP-MNJIK6F2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_hdl_timing_summary_routed.rpt -pb top_hdl_timing_summary_routed.pb -rpx top_hdl_timing_summary_routed.rpx -warn_on_violation
| Design       : top_hdl
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 214 register/latch pins with no clock driven by root clock pin: swclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 568 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.494       -1.953                     14                 9640        0.061        0.000                      0                 9640        7.000        0.000                       0                  3959  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk                              {0.000 10.000}     20.000          50.000          
  clk_out1_cm3_core_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          
  clkfbout_cm3_core_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                7.000        0.000                       0                     1  
  clk_out1_cm3_core_clk_wiz_0_0       -0.494       -1.953                     14                 7912        0.061        0.000                      0                 7912        9.020        0.000                       0                  3955  
  clkfbout_cm3_core_clk_wiz_0_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_cm3_core_clk_wiz_0_0  clk_out1_cm3_core_clk_wiz_0_0       11.590        0.000                      0                 1728        0.552        0.000                      0                 1728  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cm3_core_clk_wiz_0_0
  To Clock:  clk_out1_cm3_core_clk_wiz_0_0

Setup :           14  Failing Endpoints,  Worst Slack       -0.494ns,  Total Violation       -1.953ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.494ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.283ns  (logic 3.486ns (17.186%)  route 16.797ns (82.814%))
  Logic Levels:           21  (LUT2=2 LUT3=1 LUT4=3 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.798    -0.741    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X20Y23         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.285 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/Q
                         net (fo=5, routed)           1.368     1.083    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[3]
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124     1.207 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32/O
                         net (fo=68, routed)          0.956     2.163    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.315 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82/O
                         net (fo=2, routed)           0.702     3.017    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.326     3.343 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8/O
                         net (fo=2, routed)           0.807     4.151    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.275 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4/O
                         net (fo=4, routed)           1.104     5.379    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.503 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13/O
                         net (fo=1, routed)           0.288     5.791    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.915 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_3/O
                         net (fo=6, routed)           0.766     6.681    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178
    SLICE_X22Y34         LUT3 (Prop_lut3_I2_O)        0.118     6.799 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178_i_1/O
                         net (fo=2, routed)           0.911     7.710    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_179
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.326     8.036 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___236/O
                         net (fo=4, routed)           0.482     8.517    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.641 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17/O
                         net (fo=2, routed)           0.567     9.208    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.332 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10/O
                         net (fo=16, routed)          1.033    10.365    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_n_0
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.124    10.489 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6/O
                         net (fo=2, routed)           0.509    10.998    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.122 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31/O
                         net (fo=1, routed)           0.674    11.797    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12/O
                         net (fo=1, routed)           1.206    13.127    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.251 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_5/O
                         net (fo=1, routed)           0.293    13.544    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[3]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.668 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_3/O
                         net (fo=2, routed)           0.818    14.486    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/p_4_out[0]
    SLICE_X23Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.610 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=19, routed)          0.851    15.462    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_ccpass_de
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.124    15.586 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___29_i_3/O
                         net (fo=11, routed)          1.087    16.673    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___31_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I2_O)        0.124    16.797 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___31_i_2/O
                         net (fo=7, routed)           0.603    17.400    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[4]_7
    SLICE_X37Y17         LUT5 (Prop_lut5_I1_O)        0.124    17.524 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[4]_i_11/O
                         net (fo=1, routed)           0.800    18.323    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[4]_i_11_n_0
    SLICE_X38Y18         LUT6 (Prop_lut6_I5_O)        0.124    18.447 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[4]_i_4/O
                         net (fo=1, routed)           0.451    18.898    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[4]_i_4_n_0
    SLICE_X39Y18         LUT6 (Prop_lut6_I4_O)        0.124    19.022 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[4]_i_1/O
                         net (fo=1, routed)           0.520    19.543    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/nxt_state[4]
    SLICE_X39Y19         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.669    18.650    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X39Y19         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[4]/C
                         clock pessimism              0.568    19.218    
                         clock uncertainty           -0.102    19.116    
    SLICE_X39Y19         FDCE (Setup_fdce_C_D)       -0.067    19.049    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[4]
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                         -19.543    
  -------------------------------------------------------------------
                         slack                                 -0.494    

Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_rep/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.863ns  (logic 3.736ns (18.809%)  route 16.127ns (81.191%))
  Logic Levels:           21  (LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 18.647 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.798    -0.741    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X20Y23         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.285 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/Q
                         net (fo=5, routed)           1.368     1.083    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[3]
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124     1.207 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32/O
                         net (fo=68, routed)          0.956     2.163    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.315 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82/O
                         net (fo=2, routed)           0.702     3.017    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.326     3.343 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8/O
                         net (fo=2, routed)           0.807     4.151    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.275 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4/O
                         net (fo=4, routed)           1.104     5.379    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.503 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13/O
                         net (fo=1, routed)           0.288     5.791    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.915 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_3/O
                         net (fo=6, routed)           0.766     6.681    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178
    SLICE_X22Y34         LUT3 (Prop_lut3_I2_O)        0.118     6.799 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178_i_1/O
                         net (fo=2, routed)           0.911     7.710    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_179
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.326     8.036 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___236/O
                         net (fo=4, routed)           0.482     8.517    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.641 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17/O
                         net (fo=2, routed)           0.567     9.208    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.332 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10/O
                         net (fo=16, routed)          1.033    10.365    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_n_0
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.124    10.489 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6/O
                         net (fo=2, routed)           0.509    10.998    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.122 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31/O
                         net (fo=1, routed)           0.674    11.797    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12/O
                         net (fo=1, routed)           1.206    13.127    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.251 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_5/O
                         net (fo=1, routed)           0.293    13.544    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[3]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.668 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_3/O
                         net (fo=2, routed)           0.818    14.486    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/p_4_out[0]
    SLICE_X23Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.610 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=19, routed)          0.855    15.465    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/instr_ccpass_de
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.124    15.589 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___47/O
                         net (fo=10, routed)          0.915    16.504    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___29_0[0]
    SLICE_X34Y22         LUT4 (Prop_lut4_I3_O)        0.150    16.654 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/state[5]_i_38/O
                         net (fo=1, routed)           0.652    17.307    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/state[5]_i_4_1
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.348    17.655 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/state[5]_i_17/O
                         net (fo=1, routed)           0.302    17.957    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_rep_12
    SLICE_X39Y21         LUT6 (Prop_lut6_I4_O)        0.124    18.081 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4/O
                         net (fo=1, routed)           0.403    18.484    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I1_O)        0.124    18.608 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_1/O
                         net (fo=9, routed)           0.514    19.122    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we
    SLICE_X39Y22         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.666    18.647    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X39Y22         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_rep/C
                         clock pessimism              0.568    19.215    
                         clock uncertainty           -0.102    19.113    
    SLICE_X39Y22         FDCE (Setup_fdce_C_CE)      -0.205    18.908    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                         -19.122    
  -------------------------------------------------------------------
                         slack                                 -0.214    

Slack (VIOLATED) :        -0.212ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.864ns  (logic 3.736ns (18.808%)  route 16.128ns (81.192%))
  Logic Levels:           21  (LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.798    -0.741    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X20Y23         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.285 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/Q
                         net (fo=5, routed)           1.368     1.083    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[3]
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124     1.207 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32/O
                         net (fo=68, routed)          0.956     2.163    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.315 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82/O
                         net (fo=2, routed)           0.702     3.017    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.326     3.343 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8/O
                         net (fo=2, routed)           0.807     4.151    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.275 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4/O
                         net (fo=4, routed)           1.104     5.379    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.503 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13/O
                         net (fo=1, routed)           0.288     5.791    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.915 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_3/O
                         net (fo=6, routed)           0.766     6.681    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178
    SLICE_X22Y34         LUT3 (Prop_lut3_I2_O)        0.118     6.799 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178_i_1/O
                         net (fo=2, routed)           0.911     7.710    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_179
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.326     8.036 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___236/O
                         net (fo=4, routed)           0.482     8.517    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.641 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17/O
                         net (fo=2, routed)           0.567     9.208    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.332 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10/O
                         net (fo=16, routed)          1.033    10.365    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_n_0
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.124    10.489 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6/O
                         net (fo=2, routed)           0.509    10.998    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.122 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31/O
                         net (fo=1, routed)           0.674    11.797    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12/O
                         net (fo=1, routed)           1.206    13.127    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.251 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_5/O
                         net (fo=1, routed)           0.293    13.544    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[3]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.668 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_3/O
                         net (fo=2, routed)           0.818    14.486    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/p_4_out[0]
    SLICE_X23Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.610 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=19, routed)          0.855    15.465    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/instr_ccpass_de
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.124    15.589 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___47/O
                         net (fo=10, routed)          0.915    16.504    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___29_0[0]
    SLICE_X34Y22         LUT4 (Prop_lut4_I3_O)        0.150    16.654 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/state[5]_i_38/O
                         net (fo=1, routed)           0.652    17.307    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/state[5]_i_4_1
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.348    17.655 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/state[5]_i_17/O
                         net (fo=1, routed)           0.302    17.957    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_rep_12
    SLICE_X39Y21         LUT6 (Prop_lut6_I4_O)        0.124    18.081 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4/O
                         net (fo=1, routed)           0.403    18.484    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I1_O)        0.124    18.608 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_1/O
                         net (fo=9, routed)           0.515    19.123    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we
    SLICE_X39Y19         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.669    18.650    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X39Y19         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[4]/C
                         clock pessimism              0.568    19.218    
                         clock uncertainty           -0.102    19.116    
    SLICE_X39Y19         FDCE (Setup_fdce_C_CE)      -0.205    18.911    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.911    
                         arrival time                         -19.123    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.212ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.864ns  (logic 3.736ns (18.808%)  route 16.128ns (81.192%))
  Logic Levels:           21  (LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.798    -0.741    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X20Y23         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.285 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/Q
                         net (fo=5, routed)           1.368     1.083    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[3]
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124     1.207 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32/O
                         net (fo=68, routed)          0.956     2.163    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.315 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82/O
                         net (fo=2, routed)           0.702     3.017    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.326     3.343 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8/O
                         net (fo=2, routed)           0.807     4.151    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.275 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4/O
                         net (fo=4, routed)           1.104     5.379    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.503 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13/O
                         net (fo=1, routed)           0.288     5.791    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.915 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_3/O
                         net (fo=6, routed)           0.766     6.681    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178
    SLICE_X22Y34         LUT3 (Prop_lut3_I2_O)        0.118     6.799 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178_i_1/O
                         net (fo=2, routed)           0.911     7.710    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_179
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.326     8.036 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___236/O
                         net (fo=4, routed)           0.482     8.517    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.641 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17/O
                         net (fo=2, routed)           0.567     9.208    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.332 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10/O
                         net (fo=16, routed)          1.033    10.365    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_n_0
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.124    10.489 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6/O
                         net (fo=2, routed)           0.509    10.998    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.122 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31/O
                         net (fo=1, routed)           0.674    11.797    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12/O
                         net (fo=1, routed)           1.206    13.127    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.251 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_5/O
                         net (fo=1, routed)           0.293    13.544    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[3]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.668 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_3/O
                         net (fo=2, routed)           0.818    14.486    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/p_4_out[0]
    SLICE_X23Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.610 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=19, routed)          0.855    15.465    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/instr_ccpass_de
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.124    15.589 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___47/O
                         net (fo=10, routed)          0.915    16.504    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___29_0[0]
    SLICE_X34Y22         LUT4 (Prop_lut4_I3_O)        0.150    16.654 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/state[5]_i_38/O
                         net (fo=1, routed)           0.652    17.307    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/state[5]_i_4_1
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.348    17.655 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/state[5]_i_17/O
                         net (fo=1, routed)           0.302    17.957    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_rep_12
    SLICE_X39Y21         LUT6 (Prop_lut6_I4_O)        0.124    18.081 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4/O
                         net (fo=1, routed)           0.403    18.484    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I1_O)        0.124    18.608 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_1/O
                         net (fo=9, routed)           0.515    19.123    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we
    SLICE_X39Y19         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.669    18.650    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X39Y19         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[5]/C
                         clock pessimism              0.568    19.218    
                         clock uncertainty           -0.102    19.116    
    SLICE_X39Y19         FDCE (Setup_fdce_C_CE)      -0.205    18.911    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[5]
  -------------------------------------------------------------------
                         required time                         18.911    
                         arrival time                         -19.123    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.863ns  (logic 3.736ns (18.809%)  route 16.127ns (81.191%))
  Logic Levels:           21  (LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 18.647 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.798    -0.741    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X20Y23         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.285 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/Q
                         net (fo=5, routed)           1.368     1.083    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[3]
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124     1.207 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32/O
                         net (fo=68, routed)          0.956     2.163    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.315 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82/O
                         net (fo=2, routed)           0.702     3.017    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.326     3.343 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8/O
                         net (fo=2, routed)           0.807     4.151    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.275 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4/O
                         net (fo=4, routed)           1.104     5.379    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.503 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13/O
                         net (fo=1, routed)           0.288     5.791    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.915 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_3/O
                         net (fo=6, routed)           0.766     6.681    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178
    SLICE_X22Y34         LUT3 (Prop_lut3_I2_O)        0.118     6.799 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178_i_1/O
                         net (fo=2, routed)           0.911     7.710    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_179
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.326     8.036 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___236/O
                         net (fo=4, routed)           0.482     8.517    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.641 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17/O
                         net (fo=2, routed)           0.567     9.208    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.332 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10/O
                         net (fo=16, routed)          1.033    10.365    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_n_0
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.124    10.489 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6/O
                         net (fo=2, routed)           0.509    10.998    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.122 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31/O
                         net (fo=1, routed)           0.674    11.797    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12/O
                         net (fo=1, routed)           1.206    13.127    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.251 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_5/O
                         net (fo=1, routed)           0.293    13.544    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[3]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.668 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_3/O
                         net (fo=2, routed)           0.818    14.486    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/p_4_out[0]
    SLICE_X23Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.610 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=19, routed)          0.855    15.465    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/instr_ccpass_de
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.124    15.589 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___47/O
                         net (fo=10, routed)          0.915    16.504    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___29_0[0]
    SLICE_X34Y22         LUT4 (Prop_lut4_I3_O)        0.150    16.654 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/state[5]_i_38/O
                         net (fo=1, routed)           0.652    17.307    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/state[5]_i_4_1
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.348    17.655 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/state[5]_i_17/O
                         net (fo=1, routed)           0.302    17.957    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_rep_12
    SLICE_X39Y21         LUT6 (Prop_lut6_I4_O)        0.124    18.081 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4/O
                         net (fo=1, routed)           0.403    18.484    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I1_O)        0.124    18.608 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_1/O
                         net (fo=9, routed)           0.514    19.122    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we
    SLICE_X38Y22         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.666    18.647    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X38Y22         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[0]/C
                         clock pessimism              0.568    19.215    
                         clock uncertainty           -0.102    19.113    
    SLICE_X38Y22         FDCE (Setup_fdce_C_CE)      -0.169    18.944    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                         -19.122    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.863ns  (logic 3.736ns (18.809%)  route 16.127ns (81.191%))
  Logic Levels:           21  (LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 18.647 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.798    -0.741    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X20Y23         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.285 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/Q
                         net (fo=5, routed)           1.368     1.083    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[3]
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124     1.207 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32/O
                         net (fo=68, routed)          0.956     2.163    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.315 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82/O
                         net (fo=2, routed)           0.702     3.017    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.326     3.343 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8/O
                         net (fo=2, routed)           0.807     4.151    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.275 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4/O
                         net (fo=4, routed)           1.104     5.379    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.503 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13/O
                         net (fo=1, routed)           0.288     5.791    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.915 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_3/O
                         net (fo=6, routed)           0.766     6.681    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178
    SLICE_X22Y34         LUT3 (Prop_lut3_I2_O)        0.118     6.799 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178_i_1/O
                         net (fo=2, routed)           0.911     7.710    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_179
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.326     8.036 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___236/O
                         net (fo=4, routed)           0.482     8.517    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.641 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17/O
                         net (fo=2, routed)           0.567     9.208    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.332 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10/O
                         net (fo=16, routed)          1.033    10.365    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_n_0
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.124    10.489 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6/O
                         net (fo=2, routed)           0.509    10.998    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.122 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31/O
                         net (fo=1, routed)           0.674    11.797    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12/O
                         net (fo=1, routed)           1.206    13.127    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.251 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_5/O
                         net (fo=1, routed)           0.293    13.544    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[3]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.668 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_3/O
                         net (fo=2, routed)           0.818    14.486    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/p_4_out[0]
    SLICE_X23Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.610 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=19, routed)          0.855    15.465    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/instr_ccpass_de
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.124    15.589 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___47/O
                         net (fo=10, routed)          0.915    16.504    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___29_0[0]
    SLICE_X34Y22         LUT4 (Prop_lut4_I3_O)        0.150    16.654 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/state[5]_i_38/O
                         net (fo=1, routed)           0.652    17.307    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/state[5]_i_4_1
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.348    17.655 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/state[5]_i_17/O
                         net (fo=1, routed)           0.302    17.957    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_rep_12
    SLICE_X39Y21         LUT6 (Prop_lut6_I4_O)        0.124    18.081 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4/O
                         net (fo=1, routed)           0.403    18.484    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I1_O)        0.124    18.608 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_1/O
                         net (fo=9, routed)           0.514    19.122    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we
    SLICE_X38Y22         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.666    18.647    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X38Y22         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]/C
                         clock pessimism              0.568    19.215    
                         clock uncertainty           -0.102    19.113    
    SLICE_X38Y22         FDCE (Setup_fdce_C_CE)      -0.169    18.944    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                         -19.122    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.954ns  (logic 4.855ns (24.331%)  route 15.099ns (75.669%))
  Logic Levels:           30  (CARRY4=7 LUT3=3 LUT4=1 LUT5=8 LUT6=11)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.746ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.793    -0.746    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X36Y26         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.290 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex_reg[0]/Q
                         net (fo=1, routed)           0.675     0.385    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in2_ex[0]
    SLICE_X40Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.965 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.965    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/haddrd_reg_reg[1]_i_1_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.079 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.079    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/apb_paddr_reg[7]_i_2_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.193 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.193    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[9]_i_4_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.307 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.307    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[12]_i_4_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.421 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.421    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[19]_i_4_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.535 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.535    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/addr_adder_in1_ex_reg[23]_i_4_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.757 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/ADDR_reg[27]_i_3/O[0]
                         net (fo=16, routed)          0.677     2.435    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/dpu_ahb_haddrd[19]
    SLICE_X40Y33         LUT3 (Prop_lut3_I1_O)        0.299     2.734 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_align/i___30_i_164/O
                         net (fo=16, routed)          1.105     3.839    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/ahb_haddrd[24]
    SLICE_X32Y33         LUT6 (Prop_lut6_I1_O)        0.124     3.963 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/i_/i___374_i_457/O
                         net (fo=1, routed)           0.623     4.585    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/i_/i___374_i_457_n_0
    SLICE_X33Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.709 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/i_/i___374_i_284/O
                         net (fo=1, routed)           0.402     5.112    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/i_/i___374_i_284_n_0
    SLICE_X33Y33         LUT5 (Prop_lut5_I2_O)        0.124     5.236 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/i_/i___374_i_97/O
                         net (fo=2, routed)           0.631     5.866    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/sr_sel[1]
    SLICE_X33Y34         LUT6 (Prop_lut6_I2_O)        0.124     5.990 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/i_/i___374_i_24/O
                         net (fo=2, routed)           0.736     6.726    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/region_srd_reg[3]
    SLICE_X35Y32         LUT5 (Prop_lut5_I2_O)        0.124     6.850 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/u_cm3_mpu_dcomp/i_/i___374_i_6/O
                         net (fo=6, routed)           0.664     7.514    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/rgn_dhit_1
    SLICE_X38Y26         LUT3 (Prop_lut3_I1_O)        0.124     7.638 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_1/fpb_matched_protd[3]_i_24/O
                         net (fo=1, routed)           0.662     8.300    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/attrsd_1_0[2]
    SLICE_X41Y24         LUT5 (Prop_lut5_I4_O)        0.124     8.424 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[3]_i_12/O
                         net (fo=3, routed)           0.671     9.095    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/attrsd_3_0[3]
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124     9.219 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_4/O
                         net (fo=1, routed)           0.847    10.066    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_4_n_0
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124    10.190 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/fpb_matched_protd[2]_i_1/O
                         net (fo=2, routed)           0.293    10.483    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/check_aligned_reg[0]
    SLICE_X40Y24         LUT5 (Prop_lut5_I0_O)        0.124    10.607 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_regions/u_cm3_mpu_region_3/i___374_i_1/O
                         net (fo=10, routed)          0.339    10.946    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/mpu_addrd_non_buf
    SLICE_X39Y24         LUT5 (Prop_lut5_I4_O)        0.124    11.070 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/i___30_i_5/O
                         net (fo=6, routed)           0.525    11.595    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/lsu_st_imm_nonbuf_ex
    SLICE_X36Y23         LUT6 (Prop_lut6_I5_O)        0.124    11.719 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/dbg_halted_i_12/O
                         net (fo=6, routed)           0.455    12.175    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_pline_valid_de
    SLICE_X35Y24         LUT5 (Prop_lut5_I2_O)        0.124    12.299 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/dbg_halted_i_14/O
                         net (fo=2, routed)           0.446    12.745    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4_1
    SLICE_X35Y22         LUT6 (Prop_lut6_I2_O)        0.124    12.869 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_7/O
                         net (fo=1, routed)           0.403    13.272    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_7_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    13.396 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_halted_i_4/O
                         net (fo=3, routed)           0.324    13.721    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/lsu_stall_ex
    SLICE_X33Y21         LUT6 (Prop_lut6_I3_O)        0.124    13.845 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rf_pc_ctl1_ex[1]_i_4/O
                         net (fo=1, routed)           0.284    14.129    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_cond_code_ex_reg[0]_0
    SLICE_X31Y21         LUT6 (Prop_lut6_I1_O)        0.124    14.253 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/rf_pc_ctl1_ex[1]_i_1/O
                         net (fo=126, routed)         0.707    14.960    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_alu_ctl_ex_reg[1]
    SLICE_X30Y17         LUT6 (Prop_lut6_I0_O)        0.124    15.084 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_itfold_ex_i_1/O
                         net (fo=22, routed)          0.953    16.037    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[8]_0
    SLICE_X21Y15         LUT3 (Prop_lut3_I0_O)        0.124    16.161 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/rf_pc_ctl1_ex[0]_i_1/O
                         net (fo=16, routed)          0.567    16.728    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_fault_trk_reg_1
    SLICE_X21Y14         LUT5 (Prop_lut5_I3_O)        0.124    16.852 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr[4]_i_2/O
                         net (fo=3, routed)           0.376    17.227    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_rd_ptr[4]_i_2_n_0
    SLICE_X20Y14         LUT4 (Prop_lut4_I0_O)        0.124    17.351 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_6/O
                         net (fo=32, routed)          1.251    18.602    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[31]_i_6_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I4_O)        0.124    18.726 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de[13]_i_1/O
                         net (fo=1, routed)           0.482    19.208    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_fe[13]
    SLICE_X11Y11         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.687    18.668    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/HCLK
    SLICE_X11Y11         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[13]/C
                         clock pessimism              0.568    19.236    
                         clock uncertainty           -0.102    19.134    
    SLICE_X11Y11         FDCE (Setup_fdce_C_D)       -0.058    19.076    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[13]
  -------------------------------------------------------------------
                         required time                         19.076    
                         arrival time                         -19.208    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.072ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.724ns  (logic 3.736ns (18.941%)  route 15.988ns (81.059%))
  Logic Levels:           21  (LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 18.650 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.798    -0.741    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X20Y23         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.285 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/Q
                         net (fo=5, routed)           1.368     1.083    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[3]
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124     1.207 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32/O
                         net (fo=68, routed)          0.956     2.163    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.315 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82/O
                         net (fo=2, routed)           0.702     3.017    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.326     3.343 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8/O
                         net (fo=2, routed)           0.807     4.151    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.275 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4/O
                         net (fo=4, routed)           1.104     5.379    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.503 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13/O
                         net (fo=1, routed)           0.288     5.791    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.915 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_3/O
                         net (fo=6, routed)           0.766     6.681    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178
    SLICE_X22Y34         LUT3 (Prop_lut3_I2_O)        0.118     6.799 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178_i_1/O
                         net (fo=2, routed)           0.911     7.710    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_179
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.326     8.036 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___236/O
                         net (fo=4, routed)           0.482     8.517    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.641 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17/O
                         net (fo=2, routed)           0.567     9.208    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.332 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10/O
                         net (fo=16, routed)          1.033    10.365    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_n_0
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.124    10.489 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6/O
                         net (fo=2, routed)           0.509    10.998    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.122 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31/O
                         net (fo=1, routed)           0.674    11.797    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12/O
                         net (fo=1, routed)           1.206    13.127    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.251 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_5/O
                         net (fo=1, routed)           0.293    13.544    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[3]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.668 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_3/O
                         net (fo=2, routed)           0.818    14.486    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/p_4_out[0]
    SLICE_X23Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.610 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=19, routed)          0.855    15.465    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/instr_ccpass_de
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.124    15.589 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___47/O
                         net (fo=10, routed)          0.915    16.504    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___29_0[0]
    SLICE_X34Y22         LUT4 (Prop_lut4_I3_O)        0.150    16.654 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/state[5]_i_38/O
                         net (fo=1, routed)           0.652    17.307    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/state[5]_i_4_1
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.348    17.655 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/state[5]_i_17/O
                         net (fo=1, routed)           0.302    17.957    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_rep_12
    SLICE_X39Y21         LUT6 (Prop_lut6_I4_O)        0.124    18.081 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4/O
                         net (fo=1, routed)           0.403    18.484    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I1_O)        0.124    18.608 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_1/O
                         net (fo=9, routed)           0.375    18.983    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we
    SLICE_X39Y20         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.669    18.650    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X39Y20         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[1]/C
                         clock pessimism              0.568    19.218    
                         clock uncertainty           -0.102    19.116    
    SLICE_X39Y20         FDCE (Setup_fdce_C_CE)      -0.205    18.911    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         18.911    
                         arrival time                         -18.983    
  -------------------------------------------------------------------
                         slack                                 -0.072    

Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[2]_rep/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.724ns  (logic 3.736ns (18.942%)  route 15.988ns (81.058%))
  Logic Levels:           21  (LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.798    -0.741    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X20Y23         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.285 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/Q
                         net (fo=5, routed)           1.368     1.083    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[3]
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124     1.207 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32/O
                         net (fo=68, routed)          0.956     2.163    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.315 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82/O
                         net (fo=2, routed)           0.702     3.017    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.326     3.343 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8/O
                         net (fo=2, routed)           0.807     4.151    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.275 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4/O
                         net (fo=4, routed)           1.104     5.379    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.503 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13/O
                         net (fo=1, routed)           0.288     5.791    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.915 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_3/O
                         net (fo=6, routed)           0.766     6.681    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178
    SLICE_X22Y34         LUT3 (Prop_lut3_I2_O)        0.118     6.799 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178_i_1/O
                         net (fo=2, routed)           0.911     7.710    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_179
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.326     8.036 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___236/O
                         net (fo=4, routed)           0.482     8.517    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.641 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17/O
                         net (fo=2, routed)           0.567     9.208    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.332 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10/O
                         net (fo=16, routed)          1.033    10.365    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_n_0
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.124    10.489 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6/O
                         net (fo=2, routed)           0.509    10.998    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.122 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31/O
                         net (fo=1, routed)           0.674    11.797    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12/O
                         net (fo=1, routed)           1.206    13.127    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.251 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_5/O
                         net (fo=1, routed)           0.293    13.544    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[3]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.668 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_3/O
                         net (fo=2, routed)           0.818    14.486    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/p_4_out[0]
    SLICE_X23Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.610 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=19, routed)          0.855    15.465    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/instr_ccpass_de
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.124    15.589 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___47/O
                         net (fo=10, routed)          0.915    16.504    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___29_0[0]
    SLICE_X34Y22         LUT4 (Prop_lut4_I3_O)        0.150    16.654 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/state[5]_i_38/O
                         net (fo=1, routed)           0.652    17.307    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/state[5]_i_4_1
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.348    17.655 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/state[5]_i_17/O
                         net (fo=1, routed)           0.302    17.957    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_rep_12
    SLICE_X39Y21         LUT6 (Prop_lut6_I4_O)        0.124    18.081 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4/O
                         net (fo=1, routed)           0.403    18.484    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I1_O)        0.124    18.608 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_1/O
                         net (fo=9, routed)           0.375    18.983    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we
    SLICE_X37Y21         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.670    18.651    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X37Y21         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[2]_rep/C
                         clock pessimism              0.568    19.219    
                         clock uncertainty           -0.102    19.117    
    SLICE_X37Y21         FDCE (Setup_fdce_C_CE)      -0.205    18.912    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         18.912    
                         arrival time                         -18.983    
  -------------------------------------------------------------------
                         slack                                 -0.071    

Slack (VIOLATED) :        -0.071ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.724ns  (logic 3.736ns (18.942%)  route 15.988ns (81.058%))
  Logic Levels:           21  (LUT2=1 LUT3=2 LUT4=4 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 18.651 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.798    -0.741    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/HCLK
    SLICE_X20Y23         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y23         FDCE (Prop_fdce_C_Q)         0.456    -0.285 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex_reg[3]/Q
                         net (fo=5, routed)           1.368     1.083    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_ex[3]
    SLICE_X13Y30         LUT6 (Prop_lut6_I3_O)        0.124     1.207 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32/O
                         net (fo=68, routed)          0.956     2.163    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_32_n_0
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.152     2.315 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82/O
                         net (fo=2, routed)           0.702     3.017    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___214_i_82_n_0
    SLICE_X15Y29         LUT6 (Prop_lut6_I5_O)        0.326     3.343 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8/O
                         net (fo=2, routed)           0.807     4.151    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_8_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I0_O)        0.124     4.275 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4/O
                         net (fo=4, routed)           1.104     5.379    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/i___237_i_4_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.503 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13/O
                         net (fo=1, routed)           0.288     5.791    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_13_n_0
    SLICE_X19Y35         LUT5 (Prop_lut5_I4_O)        0.124     5.915 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mcyc_temp_upp_ex[15]_i_3/O
                         net (fo=6, routed)           0.766     6.681    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178
    SLICE_X22Y34         LUT3 (Prop_lut3_I2_O)        0.118     6.799 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/i___178_i_1/O
                         net (fo=2, routed)           0.911     7.710    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec_n_179
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.326     8.036 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___236/O
                         net (fo=4, routed)           0.482     8.517    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.124     8.641 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17/O
                         net (fo=2, routed)           0.567     9.208    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[4]_i_17_n_0
    SLICE_X35Y41         LUT4 (Prop_lut4_I2_O)        0.124     9.332 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10/O
                         net (fo=16, routed)          1.033    10.365    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[30]_i_10_n_0
    SLICE_X33Y37         LUT4 (Prop_lut4_I2_O)        0.124    10.489 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6/O
                         net (fo=2, routed)           0.509    10.998    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/reg0[17]_i_6_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124    11.122 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31/O
                         net (fo=1, routed)           0.674    11.797    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_31_n_0
    SLICE_X32Y37         LUT6 (Prop_lut6_I2_O)        0.124    11.921 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12/O
                         net (fo=1, routed)           1.206    13.127    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_12_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124    13.251 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_5/O
                         net (fo=1, routed)           0.293    13.544    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_flag_res_ex[3]
    SLICE_X23Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.668 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/flags_ex[3]_i_3/O
                         net (fo=2, routed)           0.818    14.486    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/p_4_out[0]
    SLICE_X23Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.610 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_itfccpass_ex_i_1/O
                         net (fo=19, routed)          0.855    15.465    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/instr_ccpass_de
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.124    15.589 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___47/O
                         net (fo=10, routed)          0.915    16.504    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/i___29_0[0]
    SLICE_X34Y22         LUT4 (Prop_lut4_I3_O)        0.150    16.654 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/state[5]_i_38/O
                         net (fo=1, routed)           0.652    17.307    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/state[5]_i_4_1
    SLICE_X37Y21         LUT6 (Prop_lut6_I2_O)        0.348    17.655 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/state[5]_i_17/O
                         net (fo=1, routed)           0.302    17.957    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[3]_rep_12
    SLICE_X39Y21         LUT6 (Prop_lut6_I4_O)        0.124    18.081 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4/O
                         net (fo=1, routed)           0.403    18.484    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_4_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I1_O)        0.124    18.608 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state[5]_i_1/O
                         net (fo=9, routed)           0.375    18.983    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we
    SLICE_X37Y21         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.670    18.651    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/HCLK
    SLICE_X37Y21         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[2]_rep__0/C
                         clock pessimism              0.568    19.219    
                         clock uncertainty           -0.102    19.117    
    SLICE_X37Y21         FDCE (Setup_fdce_C_CE)      -0.205    18.912    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         18.912    
                         arrival time                         -18.983    
  -------------------------------------------------------------------
                         slack                                 -0.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.629    -0.524    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X61Y40         FDRE                                         r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.116    -0.266    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X60Y40         SRLC32E                                      r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.904    -0.758    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X60Y40         SRLC32E                                      r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism              0.248    -0.511    
    SLICE_X60Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.328    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.594%)  route 0.122ns (46.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.631    -0.522    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X64Y42         FDRE                                         r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.122    -0.259    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X62Y42         SRLC32E                                      r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.906    -0.756    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X62Y42         SRLC32E                                      r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism              0.272    -0.485    
    SLICE_X62Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.370    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_reload_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.624    -0.529    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X59Y17         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_reload_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141    -0.388 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_reload_reg[4]/Q
                         net (fo=2, routed)           0.066    -0.321    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_reload_reg[23]_0[4]
    SLICE_X58Y17         LUT5 (Prop_lut5_I4_O)        0.045    -0.276 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/nxt_stick_count[4]
    SLICE_X58Y17         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.897    -0.765    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X58Y17         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[4]/C
                         clock pessimism              0.250    -0.516    
    SLICE_X58Y17         FDCE (Hold_fdce_C_D)         0.121    -0.395    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.631    -0.522    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X63Y40         FDRE                                         r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.110    -0.271    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X62Y39         SRLC32E                                      r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.905    -0.757    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X62Y39         SRLC32E                                      r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism              0.251    -0.507    
    SLICE_X62Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.390    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.629    -0.524    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X61Y40         FDRE                                         r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.110    -0.273    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X60Y39         SRLC32E                                      r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.903    -0.759    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X60Y39         SRLC32E                                      r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism              0.251    -0.509    
    SLICE_X60Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.392    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.633    -0.520    cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X63Y49         FDRE                                         r  cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.323    cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_0
    SLICE_X63Y49         FDRE                                         r  cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.908    -0.754    cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X63Y49         FDRE                                         r  cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.235    -0.520    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.075    -0.445    cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.650    -0.503    cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X79Y37         FDRE                                         r  cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.306    cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X79Y37         FDRE                                         r  cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.925    -0.737    cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X79Y37         FDRE                                         r  cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.503    
    SLICE_X79Y37         FDRE (Hold_fdre_C_D)         0.075    -0.428    cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_end_trans/d_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_end_trans/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.651    -0.502    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_end_trans/HCLK
    SLICE_X73Y8          FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_end_trans/d_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y8          FDCE (Prop_fdce_C_Q)         0.141    -0.361 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_end_trans/d_sync1_reg/Q
                         net (fo=1, routed)           0.056    -0.305    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_end_trans/d_sync1_reg_n_0
    SLICE_X73Y8          FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_end_trans/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.927    -0.735    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_end_trans/HCLK
    SLICE_X73Y8          FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_end_trans/q_reg/C
                         clock pessimism              0.234    -0.502    
    SLICE_X73Y8          FDCE (Hold_fdce_C_D)         0.075    -0.427    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_end_trans/q_reg
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.567    -0.586    cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y52         FDRE                                         r  cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056    -0.389    cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_level_out_bus_d2_1
    SLICE_X67Y52         FDRE                                         r  cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.839    -0.823    cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y52         FDRE                                         r  cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism              0.237    -0.586    
    SLICE_X67Y52         FDRE (Hold_fdre_C_D)         0.075    -0.511    cm3_core_wrapper_ut0/cm3_core_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cm3_core_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.837%)  route 0.204ns (59.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.631    -0.522    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X68Y41         FDRE                                         r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.204    -0.176    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X66Y39         SRLC32E                                      r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.906    -0.756    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X66Y39         SRLC32E                                      r  cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.272    -0.485    
    SLICE_X66Y39         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.302    cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cm3_core_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9      cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y9      cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y5      cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y5      cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y0      cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y0      cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y10     cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y10     cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_x_dtcm/genblk3[1].ram_block_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4      cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4      cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_x_itcm/genblk3[1].ram_block_reg_0_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X56Y40     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X56Y40     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X56Y40     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X56Y40     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X60Y42     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X70Y39     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X70Y39     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X70Y39     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X66Y39     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X56Y44     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X60Y42     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X70Y39     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X70Y39     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X70Y39     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X66Y39     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X56Y40     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X56Y40     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X56Y44     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X56Y44     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X56Y44     cm3_core_wrapper_ut0/cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cm3_core_clk_wiz_0_0
  To Clock:  clkfbout_cm3_core_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cm3_core_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_cm3_core_clk_wiz_0_0
  To Clock:  clk_out1_cm3_core_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.590ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_slave_sel_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 0.608ns (8.025%)  route 6.969ns (91.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns = ( 18.645 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.804    -0.735    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X47Y7          FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=9, routed)           1.297     1.018    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.152     1.170 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         5.672     6.842    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_icore_to_sys_valid_reg_reg_0
    SLICE_X64Y18         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_slave_sel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.664    18.645    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/HCLK
    SLICE_X64Y18         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_slave_sel_reg[1]/C
                         clock pessimism              0.496    19.141    
                         clock uncertainty           -0.102    19.039    
    SLICE_X64Y18         FDCE (Recov_fdce_C_CLR)     -0.607    18.432    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_slave_sel_reg[1]
  -------------------------------------------------------------------
                         required time                         18.432    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                 11.590    

Slack (MET) :             11.692ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 0.580ns (7.476%)  route 7.178ns (92.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.805    -0.734    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X47Y6          FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          1.010     0.732    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/instr_ex_br_det_ex[0]_i_2/O
                         net (fo=113, routed)         6.168     7.024    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[31]_3
    SLICE_X11Y23         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.675    18.656    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X11Y23         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[11]/C
                         clock pessimism              0.568    19.224    
                         clock uncertainty           -0.102    19.122    
    SLICE_X11Y23         FDCE (Recov_fdce_C_CLR)     -0.405    18.717    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[11]
  -------------------------------------------------------------------
                         required time                         18.717    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                 11.692    

Slack (MET) :             11.692ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 0.580ns (7.476%)  route 7.178ns (92.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.805    -0.734    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X47Y6          FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          1.010     0.732    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/instr_ex_br_det_ex[0]_i_2/O
                         net (fo=113, routed)         6.168     7.024    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[31]_3
    SLICE_X11Y23         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.675    18.656    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X11Y23         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[12]/C
                         clock pessimism              0.568    19.224    
                         clock uncertainty           -0.102    19.122    
    SLICE_X11Y23         FDCE (Recov_fdce_C_CLR)     -0.405    18.717    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[12]
  -------------------------------------------------------------------
                         required time                         18.717    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                 11.692    

Slack (MET) :             11.692ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 0.580ns (7.476%)  route 7.178ns (92.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 18.656 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.805    -0.734    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X47Y6          FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          1.010     0.732    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_poreset_n
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.124     0.856 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/instr_ex_br_det_ex[0]_i_2/O
                         net (fo=113, routed)         6.168     7.024    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[31]_3
    SLICE_X11Y23         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.675    18.656    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/HCLK
    SLICE_X11Y23         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[14]/C
                         clock pessimism              0.568    19.224    
                         clock uncertainty           -0.102    19.122    
    SLICE_X11Y23         FDCE (Recov_fdce_C_CLR)     -0.405    18.717    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_regbank/rf_rd_b_data_ex_reg[14]
  -------------------------------------------------------------------
                         required time                         18.717    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                 11.692    

Slack (MET) :             11.775ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_decode_dap/dap_to_ppb_accept_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.591ns  (logic 0.580ns (7.641%)  route 7.011ns (92.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns = ( 18.643 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.805    -0.734    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X47Y6          FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y6          FDCE (Prop_fdce_C_Q)         0.456    -0.278 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/poreset_n_qq_reg/Q
                         net (fo=10, routed)          1.011     0.733    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/int_poreset_n
    SLICE_X43Y8          LUT1 (Prop_lut1_I0_O)        0.124     0.857 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/opt_demc_trcena_i_2/O
                         net (fo=314, routed)         6.000     6.857    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_decode_dap/dap_to_dcode_accept_reg_reg_0
    SLICE_X63Y19         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_decode_dap/dap_to_ppb_accept_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.662    18.643    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_decode_dap/HCLK
    SLICE_X63Y19         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_decode_dap/dap_to_ppb_accept_reg_reg/C
                         clock pessimism              0.496    19.139    
                         clock uncertainty           -0.102    19.037    
    SLICE_X63Y19         FDCE (Recov_fdce_C_CLR)     -0.405    18.632    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_decode_dap/dap_to_ppb_accept_reg_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                 11.775    

Slack (MET) :             11.785ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.608ns (8.245%)  route 6.766ns (91.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.804    -0.735    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X47Y7          FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=9, routed)           1.297     1.018    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.152     1.170 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         5.469     6.639    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/ppb_hreadyout_reg_0
    SLICE_X64Y24         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.657    18.638    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/HCLK
    SLICE_X64Y24         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[0]/C
                         clock pessimism              0.496    19.134    
                         clock uncertainty           -0.102    19.032    
    SLICE_X64Y24         FDCE (Recov_fdce_C_CLR)     -0.607    18.425    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.425    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                 11.785    

Slack (MET) :             11.785ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.608ns (8.245%)  route 6.766ns (91.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.804    -0.735    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X47Y7          FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=9, routed)           1.297     1.018    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.152     1.170 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         5.469     6.639    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/ppb_hreadyout_reg_0
    SLICE_X64Y24         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.657    18.638    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/HCLK
    SLICE_X64Y24         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[1]/C
                         clock pessimism              0.496    19.134    
                         clock uncertainty           -0.102    19.032    
    SLICE_X64Y24         FDCE (Recov_fdce_C_CLR)     -0.607    18.425    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.425    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                 11.785    

Slack (MET) :             11.785ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.608ns (8.245%)  route 6.766ns (91.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.804    -0.735    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X47Y7          FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=9, routed)           1.297     1.018    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.152     1.170 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         5.469     6.639    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/ppb_hreadyout_reg_0
    SLICE_X64Y24         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.657    18.638    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/HCLK
    SLICE_X64Y24         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]/C
                         clock pessimism              0.496    19.134    
                         clock uncertainty           -0.102    19.032    
    SLICE_X64Y24         FDCE (Recov_fdce_C_CLR)     -0.607    18.425    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.425    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                 11.785    

Slack (MET) :             11.785ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 0.608ns (8.245%)  route 6.766ns (91.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.804    -0.735    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X47Y7          FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=9, routed)           1.297     1.018    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.152     1.170 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         5.469     6.639    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/ppb_hreadyout_reg_0
    SLICE_X64Y24         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.657    18.638    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/HCLK
    SLICE_X64Y24         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[3]/C
                         clock pessimism              0.496    19.134    
                         clock uncertainty           -0.102    19.032    
    SLICE_X64Y24         FDCE (Recov_fdce_C_CLR)     -0.607    18.425    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         18.425    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                 11.785    

Slack (MET) :             11.790ns  (required time - arrival time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/ahb_rd_reg/CLR
                            (recovery check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@20.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.370ns  (logic 0.608ns (8.250%)  route 6.762ns (91.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.362ns = ( 18.638 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.730    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.085    -4.355 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.635    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.539 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.804    -0.735    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/HCLK
    SLICE_X47Y7          FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.456    -0.279 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/sysreset_n_qq_reg/Q
                         net (fo=9, routed)           1.297     1.018    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/int_sysreset_n
    SLICE_X43Y9          LUT3 (Prop_lut3_I1_O)        0.152     1.170 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/base_addr[7]_i_2__6/O
                         net (fo=507, routed)         5.465     6.635    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/ppb_hreadyout_reg_0
    SLICE_X65Y24         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/ahb_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.426    21.426 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.588    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.338    15.251 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.890    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.981 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        1.657    18.638    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/HCLK
    SLICE_X65Y24         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/ahb_rd_reg/C
                         clock pessimism              0.496    19.134    
                         clock uncertainty           -0.102    19.032    
    SLICE_X65Y24         FDCE (Recov_fdce_C_CLR)     -0.607    18.425    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/ahb_rd_reg
  -------------------------------------------------------------------
                         required time                         18.425    
                         arrival time                          -6.635    
  -------------------------------------------------------------------
                         slack                                 11.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.861%)  route 0.335ns (67.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.651    -0.502    cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X78Y39         FDRE                                         r  cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.338 f  cm3_core_wrapper_ut0/cm3_core_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=115, routed)         0.335    -0.003    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/SYSRESETn
    SLICE_X70Y35         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.903    -0.759    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/HCLK
    SLICE_X70Y35         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[4]/C
                         clock pessimism              0.272    -0.488    
    SLICE_X70Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.555    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_s_AhbSToAxi/uA11AhbLiteMToAxi/ADDR_reg[4]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_lr_exit_code_ex_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.753%)  route 0.419ns (69.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.631    -0.522    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X43Y9          FDPE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.381 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=10, routed)          0.276    -0.105    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X35Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.060 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/fe_address[28]_i_2/O
                         net (fo=113, routed)         0.143     0.083    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_lr_exit_code_ex_reg[0]_0
    SLICE_X34Y9          FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_lr_exit_code_ex_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.908    -0.754    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/HCLK
    SLICE_X34Y9          FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_lr_exit_code_ex_reg[0]/C
                         clock pessimism              0.272    -0.483    
    SLICE_X34Y9          FDCE (Remov_fdce_C_CLR)     -0.067    -0.550    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/int_lr_exit_code_ex_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/str_stat_ex_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.186ns (31.586%)  route 0.403ns (68.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.631    -0.522    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X43Y9          FDPE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.381 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=10, routed)          0.218    -0.163    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X43Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.118 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=113, routed)         0.185     0.067    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_ld_excl_ex_reg_0
    SLICE_X39Y9          FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/str_stat_ex_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.907    -0.755    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X39Y9          FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/str_stat_ex_reg[2]/C
                         clock pessimism              0.272    -0.484    
    SLICE_X39Y9          FDCE (Remov_fdce_C_CLR)     -0.092    -0.576    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/str_stat_ex_reg[2]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.749%)  route 0.419ns (69.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.631    -0.522    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X43Y9          FDPE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.381 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=10, routed)          0.213    -0.168    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X40Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.123 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=113, routed)         0.206     0.083    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/slp_wfe_pend_reg
    SLICE_X40Y11         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.906    -0.756    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X40Y11         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[0]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.749%)  route 0.419ns (69.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.631    -0.522    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X43Y9          FDPE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.381 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=10, routed)          0.213    -0.168    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X40Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.123 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=113, routed)         0.206     0.083    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/slp_wfe_pend_reg
    SLICE_X40Y11         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.906    -0.756    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X40Y11         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[1]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.749%)  route 0.419ns (69.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.631    -0.522    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X43Y9          FDPE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.381 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=10, routed)          0.213    -0.168    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X40Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.123 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=113, routed)         0.206     0.083    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/slp_wfe_pend_reg
    SLICE_X40Y11         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.906    -0.756    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X40Y11         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[2]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.749%)  route 0.419ns (69.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.631    -0.522    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X43Y9          FDPE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.381 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=10, routed)          0.213    -0.168    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X40Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.123 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=113, routed)         0.206     0.083    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/slp_wfe_pend_reg
    SLICE_X40Y11         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.906    -0.756    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X40Y11         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[5]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.749%)  route 0.419ns (69.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.631    -0.522    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X43Y9          FDPE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.381 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=10, routed)          0.213    -0.168    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X40Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.123 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=113, routed)         0.206     0.083    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/slp_wfe_pend_reg
    SLICE_X40Y11         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.906    -0.756    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X40Y11         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[6]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.186ns (30.749%)  route 0.419ns (69.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.631    -0.522    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X43Y9          FDPE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.381 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=10, routed)          0.213    -0.168    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X40Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.123 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/lockup[0]_i_2/O
                         net (fo=113, routed)         0.206     0.083    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/slp_wfe_pend_reg
    SLICE_X40Y11         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.906    -0.756    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/HCLK
    SLICE_X40Y11         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[7]/C
                         clock pessimism              0.272    -0.485    
    SLICE_X40Y11         FDCE (Remov_fdce_C_CLR)     -0.092    -0.577    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/int_curr_isr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/str_stat_valid_ex_reg/CLR
                            (removal check against rising-edge clock clk_out1_cm3_core_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns - clk_out1_cm3_core_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.186ns (28.339%)  route 0.470ns (71.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.265     0.265 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.382    -1.678 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.179    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.153 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.631    -0.522    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/HCLK
    SLICE_X43Y9          FDPE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          FDPE (Prop_fdpe_C_Q)         0.141    -0.381 r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg/Q
                         net (fo=10, routed)          0.218    -0.163    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dpu_vect_reset_n
    SLICE_X43Y9          LUT3 (Prop_lut3_I2_O)        0.045    -0.118 f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/dbg_halted_i_2/O
                         net (fo=113, routed)         0.252     0.135    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_ld_excl_ex_reg_0
    SLICE_X38Y10         FDCE                                         f  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/str_stat_valid_ex_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cm3_core_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.453     0.453 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.933    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_in1_cm3_core_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.167    -2.234 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.691    cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clk_out1_cm3_core_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.662 r  cm3_core_wrapper_ut0/cm3_core_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3953, routed)        0.906    -0.756    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/HCLK
    SLICE_X38Y10         FDCE                                         r  cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/str_stat_valid_ex_reg/C
                         clock pessimism              0.272    -0.485    
    SLICE_X38Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.552    cm3_core_wrapper_ut0/cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/str_stat_valid_ex_reg
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.686    





