Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/bakialmaci/Desktop/bakialmaci/SCHOOL/DigitalSystems/Laboratory/experiment3/experiment3/bin2bcdTB_isim_beh.exe -prj C:/Users/bakialmaci/Desktop/bakialmaci/SCHOOL/DigitalSystems/Laboratory/experiment3/experiment3/bin2bcdTB_beh.prj work.bin2bcdTB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/bakialmaci/Desktop/bakialmaci/SCHOOL/DigitalSystems/Laboratory/experiment3/experiment3/fullAdder.vhd" into library work
Parsing VHDL file "C:/Users/bakialmaci/Desktop/bakialmaci/SCHOOL/DigitalSystems/Laboratory/experiment3/experiment3/shifter.vhd" into library work
Parsing VHDL file "C:/Users/bakialmaci/Desktop/bakialmaci/SCHOOL/DigitalSystems/Laboratory/experiment3/experiment3/bin2bcd.vhd" into library work
Parsing VHDL file "C:/Users/bakialmaci/Desktop/bakialmaci/SCHOOL/DigitalSystems/Laboratory/experiment3/experiment3/bin2bcdTB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity fullAdder [fulladder_default]
Compiling architecture behavioral of entity shifter [shifter_default]
Compiling architecture behavioral of entity bin2bcd [bin2bcd_default]
Compiling architecture behavior of entity bin2bcdtb
Time Resolution for simulation is 1ps.
Compiled 9 VHDL Units
Built simulation executable C:/Users/bakialmaci/Desktop/bakialmaci/SCHOOL/DigitalSystems/Laboratory/experiment3/experiment3/bin2bcdTB_isim_beh.exe
Fuse Memory Usage: 29660 KB
Fuse CPU Usage: 389 ms
