csr_base,ddrphy,0xe0005000,,
csr_base,hdmi_out0,0xe000d000,,
csr_base,info,0xe0006800,,
csr_base,sdram,0xe0004000,,
csr_base,timer0,0xe0002000,,
csr_base,uart,0xe0001000,,
csr_base,uart_phy,0xe0000800,,
csr_base,identifier_mem,0xe0001800,,
csr_register,ddrphy_dly_sel,0xe0005000,1,rw
csr_register,ddrphy_rdly_dq_rst,0xe0005004,1,rw
csr_register,ddrphy_rdly_dq_inc,0xe0005008,1,rw
csr_register,ddrphy_rdly_dq_bitslip,0xe000500c,1,rw
csr_register,hdmi_out0_core_underflow_enable,0xe000d000,1,rw
csr_register,hdmi_out0_core_underflow_update,0xe000d004,1,rw
csr_register,hdmi_out0_core_underflow_counter,0xe000d008,4,ro
csr_register,hdmi_out0_core_initiator_enable,0xe000d018,1,rw
csr_register,hdmi_out0_core_initiator_hres,0xe000d01c,2,rw
csr_register,hdmi_out0_core_initiator_hsync_start,0xe000d024,2,rw
csr_register,hdmi_out0_core_initiator_hsync_end,0xe000d02c,2,rw
csr_register,hdmi_out0_core_initiator_hscan,0xe000d034,2,rw
csr_register,hdmi_out0_core_initiator_vres,0xe000d03c,2,rw
csr_register,hdmi_out0_core_initiator_vsync_start,0xe000d044,2,rw
csr_register,hdmi_out0_core_initiator_vsync_end,0xe000d04c,2,rw
csr_register,hdmi_out0_core_initiator_vscan,0xe000d054,2,rw
csr_register,hdmi_out0_core_initiator_base,0xe000d05c,4,rw
csr_register,hdmi_out0_core_initiator_length,0xe000d06c,4,rw
csr_register,hdmi_out0_driver_clocking_mmcm_reset,0xe000d07c,1,rw
csr_register,hdmi_out0_driver_clocking_mmcm_read,0xe000d080,1,rw
csr_register,hdmi_out0_driver_clocking_mmcm_write,0xe000d084,1,rw
csr_register,hdmi_out0_driver_clocking_mmcm_drdy,0xe000d088,1,ro
csr_register,hdmi_out0_driver_clocking_mmcm_adr,0xe000d08c,1,rw
csr_register,hdmi_out0_driver_clocking_mmcm_dat_w,0xe000d090,2,rw
csr_register,hdmi_out0_driver_clocking_mmcm_dat_r,0xe000d098,2,ro
csr_register,info_dna_id,0xe0006800,8,ro
csr_register,info_git_commit,0xe0006820,20,ro
csr_register,info_platform_platform,0xe0006870,8,ro
csr_register,info_platform_target,0xe0006890,8,ro
csr_register,info_xadc_temperature,0xe00068b0,2,ro
csr_register,info_xadc_vccint,0xe00068b8,2,ro
csr_register,info_xadc_vccaux,0xe00068c0,2,ro
csr_register,info_xadc_vccbram,0xe00068c8,2,ro
csr_register,sdram_dfii_control,0xe0004000,1,rw
csr_register,sdram_dfii_pi0_command,0xe0004004,1,rw
csr_register,sdram_dfii_pi0_command_issue,0xe0004008,1,rw
csr_register,sdram_dfii_pi0_address,0xe000400c,2,rw
csr_register,sdram_dfii_pi0_baddress,0xe0004014,1,rw
csr_register,sdram_dfii_pi0_wrdata,0xe0004018,8,rw
csr_register,sdram_dfii_pi0_rddata,0xe0004038,8,ro
csr_register,sdram_dfii_pi1_command,0xe0004058,1,rw
csr_register,sdram_dfii_pi1_command_issue,0xe000405c,1,rw
csr_register,sdram_dfii_pi1_address,0xe0004060,2,rw
csr_register,sdram_dfii_pi1_baddress,0xe0004068,1,rw
csr_register,sdram_dfii_pi1_wrdata,0xe000406c,8,rw
csr_register,sdram_dfii_pi1_rddata,0xe000408c,8,ro
csr_register,sdram_dfii_pi2_command,0xe00040ac,1,rw
csr_register,sdram_dfii_pi2_command_issue,0xe00040b0,1,rw
csr_register,sdram_dfii_pi2_address,0xe00040b4,2,rw
csr_register,sdram_dfii_pi2_baddress,0xe00040bc,1,rw
csr_register,sdram_dfii_pi2_wrdata,0xe00040c0,8,rw
csr_register,sdram_dfii_pi2_rddata,0xe00040e0,8,ro
csr_register,sdram_dfii_pi3_command,0xe0004100,1,rw
csr_register,sdram_dfii_pi3_command_issue,0xe0004104,1,rw
csr_register,sdram_dfii_pi3_address,0xe0004108,2,rw
csr_register,sdram_dfii_pi3_baddress,0xe0004110,1,rw
csr_register,sdram_dfii_pi3_wrdata,0xe0004114,8,rw
csr_register,sdram_dfii_pi3_rddata,0xe0004134,8,ro
csr_register,sdram_controller_bandwidth_update,0xe0004154,1,rw
csr_register,sdram_controller_bandwidth_nreads,0xe0004158,3,ro
csr_register,sdram_controller_bandwidth_nwrites,0xe0004164,3,ro
csr_register,sdram_controller_bandwidth_data_width,0xe0004170,2,ro
csr_register,timer0_load,0xe0002000,4,rw
csr_register,timer0_reload,0xe0002010,4,rw
csr_register,timer0_en,0xe0002020,1,rw
csr_register,timer0_update_value,0xe0002024,1,rw
csr_register,timer0_value,0xe0002028,4,ro
csr_register,timer0_ev_status,0xe0002038,1,rw
csr_register,timer0_ev_pending,0xe000203c,1,rw
csr_register,timer0_ev_enable,0xe0002040,1,rw
csr_register,uart_rxtx,0xe0001000,1,rw
csr_register,uart_txfull,0xe0001004,1,ro
csr_register,uart_rxempty,0xe0001008,1,ro
csr_register,uart_ev_status,0xe000100c,1,rw
csr_register,uart_ev_pending,0xe0001010,1,rw
csr_register,uart_ev_enable,0xe0001014,1,rw
csr_register,uart_phy_tuning_word,0xe0000800,4,rw
constant,nmi_interrupt,0,,
constant,timer0_interrupt,1,,
constant,uart_interrupt,2,,
constant,csr_data_width,8,,
constant,system_clock_frequency,100000000,,
constant,read_leveling_bitslip,2,,
constant,read_leveling_delay,8,,
constant,l2_size,8192,,
constant,hdmi_in0_description,  FIXME in platforms/netv2.py\r\n,,
constant,hdmi_in0_mnemonic,RX1,,
constant,hdmi_out0_description,  FIXME in platforms/netv2.py\r\n,,
constant,hdmi_out0_mnemonic,TX1,,
constant,config_clock_frequency,100000000,,
constant,config_cpu_reset_addr,0,,
constant,config_cpu_type,LM32,,
constant,config_csr_data_width,8,,
memory_region,rom,0x00000000,32768,
memory_region,sram,0x10000000,32768,
memory_region,main_ram,0x40000000,268435456,
