// Seed: 1611770057
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  `define pp_3 0
  uwire   id_4;
  integer id_5;
  assign module_1.type_11 = 0;
  wire id_6;
  assign module_2.type_5 = 0;
endmodule
module module_1 (
    input wand id_0
    , id_6,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input supply0 id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  wire id_8, id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always_comb @(1 or posedge 1) begin : LABEL_0
    if (id_3) id_3 <= 1;
  end
  tri id_4 = {1'b0, id_2[1]};
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
