`timescale 1ns/1ps
module part1 (
    input  wire Clk,
    input  wire R,
    input  wire S,
    output wire Q
);
    wire R_g, S_g, Qa, Qb /* synthesis keep */;

    and (R_g, R, Clk);
    and (S_g, S, Clk);
    nor (Qa, R_g, Qb);
    nor (Qb, S_g, Qa);

    assign Q = Qa;
endmodule