INFO: [v++ 60-1548] Creating build summary session with primary output /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/multicycle_pipeline_ip.hlscompile_summary, at Sun Sep  8 16:48:11 2024
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip -config /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg -cmdlineconfig /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sun Sep  8 16:48:12 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'goossens' on host 'goossens-Precision-5530' (Linux_x86_64 version 6.8.0-40-generic) on Sun Sep 08 16:48:14 CEST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component'
INFO: [HLS 200-2005] Using work_dir /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/wb.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/wb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/type.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/type.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/print.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/print.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/multicycle_pipeline_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/multicycle_pipeline_ip.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/mem_access.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/mem_access.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/mem.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/mem.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/issue.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/issue.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/immediate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/immediate.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/fetch.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/fetch.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/execute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/execute.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/emulate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/emulate.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/disassemble.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/disassemble.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/decode.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/compute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/compute.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/testbench_multicycle_pipeline_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(24)
INFO: [HLS 200-10] Adding test bench file '/home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/testbench_multicycle_pipeline_ip.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=multicycle_pipeline_ip' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(20)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(5)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(4)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(21)
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/hls_config.cfg(22)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3.3 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.45 seconds; current allocated memory: 340.070 MB.
INFO: [HLS 200-10] Analyzing design file '../../compute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../issue.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../mem_access.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../multicycle_pipeline_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../wb.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 32.68 seconds. CPU system time: 7.27 seconds. Elapsed time: 40 seconds; current allocated memory: 342.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 9,729 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 881 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 695 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 676 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 676 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,190 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,042 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,042 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,042 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 887 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 887 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 885 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 885 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 885 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 918 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 901 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/goossens/goossens-book-ip-projects/2024.1/multicycle_pipeline_ip/workspace/hls_component/multicycle_pipeline_ip/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-415] Performing recursive inline in function 'multicycle_pipeline_ip' (../../multicycle_pipeline_ip.cpp:60:9)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<1>, ap_uint<5>, int, int*) (.178)' into 'write_back(from_m_to_w_s, int*, ap_uint<1>*) (.177)' (../../wb.cpp:24:5)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>) (.153)' into 'stage_job(ap_uint<1>, ap_uint<1>, ap_uint<18>, ap_uint<3>, int*, int*) (.152)' (../../mem_access.cpp:20:5)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>) (.168)' into 'stage_job(ap_uint<1>, ap_uint<1>, ap_uint<18>, ap_uint<3>, int*, int*) (.152)' (../../mem_access.cpp:18:14)
INFO: [HLS 214-131] Inlining function 'set_output_to_w(ap_uint<5>, ap_uint<1>, ap_uint<1>, int, from_m_to_w_s*) (.151)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*) (.150)' (../../mem_access.cpp:61:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<1>, ap_uint<1>, ap_uint<18>, ap_uint<3>, int*, int*) (.152)' into 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*) (.150)' (../../mem_access.cpp:52:5)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>) (.149)' into 'compute(ap_uint<15>, decoded_instruction_s, int, int, ap_uint<1>*, int*, int*, ap_uint<15>*) (.131)' (../../execute.cpp:19:12)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<15>, decoded_instruction_s, int) (.132)' into 'compute(ap_uint<15>, decoded_instruction_s, int, int, ap_uint<1>*, int*, int*, ap_uint<15>*) (.131)' (../../execute.cpp:22:14)
INFO: [HLS 214-131] Inlining function 'compute_result(int, ap_uint<15>, decoded_instruction_s) (.138)' into 'compute(ap_uint<15>, decoded_instruction_s, int, int, ap_uint<1>*, int*, int*, ap_uint<15>*) (.131)' (../../execute.cpp:21:14)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s) (.142)' into 'compute(ap_uint<15>, decoded_instruction_s, int, int, ap_uint<1>*, int*, int*, ap_uint<15>*) (.131)' (../../execute.cpp:20:14)
INFO: [HLS 214-131] Inlining function 'set_output_to_m(decoded_instruction_s, int, int, ap_uint<15>, int, ap_uint<15>, from_e_to_m_s*) (.125)' into 'execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.122)' (../../execute.cpp:105:5)
INFO: [HLS 214-131] Inlining function 'set_output_to_f(ap_uint<15>, from_e_to_f_s*) (.129)' into 'execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.122)' (../../execute.cpp:104:5)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<15>, decoded_instruction_s, ap_uint<1>, ap_uint<15>, ap_uint<15>*) (.130)' into 'execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.122)' (../../execute.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'compute(ap_uint<15>, decoded_instruction_s, int, int, ap_uint<1>*, int*, int*, ap_uint<15>*) (.131)' into 'execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.122)' (../../execute.cpp:91:5)
INFO: [HLS 214-131] Inlining function 'set_output_to_e(ap_uint<15>, decoded_instruction_s, int, int, from_i_to_e_s*) (.119)' into 'issue(from_d_to_i_s, int*, ap_uint<1>*, i_safe_s*, from_i_to_e_s*, ap_uint<1>*) (.115)' (../../issue.cpp:76:7)
INFO: [HLS 214-131] Inlining function 'stage_job(decoded_instruction_s, int*, int*, int*) (.120)' into 'issue(from_d_to_i_s, int*, ap_uint<1>*, i_safe_s*, from_i_to_e_s*, ap_uint<1>*) (.115)' (../../issue.cpp:69:7)
INFO: [HLS 214-131] Inlining function 'save_input_from_d(from_d_to_i_s, i_safe_s*) (.121)' into 'issue(from_d_to_i_s, int*, ap_uint<1>*, i_safe_s*, from_i_to_e_s*, ap_uint<1>*) (.115)' (../../issue.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>) (.95)' into 'type(ap_uint<5>) (.91)' (../../type.cpp:62:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>) (.96)' into 'type(ap_uint<5>) (.91)' (../../type.cpp:61:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>) (.97)' into 'type(ap_uint<5>) (.91)' (../../type.cpp:60:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>) (.98)' into 'type(ap_uint<5>) (.91)' (../../type.cpp:59:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>) (.91)' into 'decode_instruction(unsigned int, ap_uint<1>, ap_uint<1>, ap_uint<1>, decoded_instruction_s*) (.88)' (../../decode.cpp:52:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s) (.48)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.46)' (../../decode.cpp:73:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s) (.59)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.46)' (../../decode.cpp:72:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s) (.62)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.46)' (../../decode.cpp:71:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s) (.74)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.46)' (../../decode.cpp:70:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s) (.75)' into 'decode_immediate(unsigned int, decoded_instruction_s*) (.46)' (../../decode.cpp:69:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, ap_uint<1>, ap_uint<1>, ap_uint<1>, decoded_instruction_s*) (.88)' into 'stage_job(ap_uint<15>, unsigned int, ap_uint<1>, ap_uint<1>, ap_uint<1>, decoded_instruction_s*, ap_uint<15>*) (.32)' (../../decode.cpp:85:3)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*) (.46)' into 'stage_job(ap_uint<15>, unsigned int, ap_uint<1>, ap_uint<1>, ap_uint<1>, decoded_instruction_s*, ap_uint<15>*) (.32)' (../../decode.cpp:87:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_i(ap_uint<15>, decoded_instruction_s, from_d_to_i_s*) (.30)' into 'decode(from_f_to_d_s, ap_uint<1>, from_d_to_f_s*, from_d_to_i_s*) (.29)' (../../decode.cpp:130:7)
INFO: [HLS 214-131] Inlining function 'set_output_to_f(ap_uint<15>, from_d_to_f_s*) (.31)' into 'decode(from_f_to_d_s, ap_uint<1>, from_d_to_f_s*, from_d_to_i_s*) (.29)' (../../decode.cpp:129:7)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<15>, unsigned int, ap_uint<1>, ap_uint<1>, ap_uint<1>, decoded_instruction_s*, ap_uint<15>*) (.32)' into 'decode(from_f_to_d_s, ap_uint<1>, from_d_to_f_s*, from_d_to_i_s*) (.29)' (../../decode.cpp:120:7)
INFO: [HLS 214-131] Inlining function 'decode_control(unsigned int, decoded_control_s*) (.22)' into 'stage_job(ap_uint<15>, unsigned int*, unsigned int*, decoded_control_s*) (.21)' (../../fetch.cpp:23:3)
INFO: [HLS 214-131] Inlining function 'set_output_to_d(ap_uint<15>, unsigned int, decoded_control_s, from_f_to_d_s*) (.7)' into 'fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint<1>, unsigned int*, from_f_to_f_s*, from_f_to_d_s*) (.2)' (../../fetch.cpp:73:7)
INFO: [HLS 214-131] Inlining function 'set_output_to_f(ap_uint<15>, from_f_to_f_s*) (.8)' into 'fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint<1>, unsigned int*, from_f_to_f_s*, from_f_to_d_s*) (.2)' (../../fetch.cpp:72:7)
INFO: [HLS 214-131] Inlining function 'stage_job(ap_uint<15>, unsigned int*, unsigned int*, decoded_control_s*) (.21)' into 'fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint<1>, unsigned int*, from_f_to_f_s*, from_f_to_d_s*) (.2)' (../../fetch.cpp:64:7)
INFO: [HLS 214-131] Inlining function 'init_reg_file(int*, ap_uint<1>*) (.181)' into 'multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:77:3)
INFO: [HLS 214-131] Inlining function 'fetch(from_f_to_f_s, from_d_to_f_s, from_e_to_f_s, ap_uint<1>, unsigned int*, from_f_to_f_s*, from_f_to_d_s*) (.2)' into 'multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:113:5)
INFO: [HLS 214-131] Inlining function 'decode(from_f_to_d_s, ap_uint<1>, from_d_to_f_s*, from_d_to_i_s*) (.29)' into 'multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:112:5)
INFO: [HLS 214-131] Inlining function 'issue(from_d_to_i_s, int*, ap_uint<1>*, i_safe_s*, from_i_to_e_s*, ap_uint<1>*) (.115)' into 'multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:111:5)
INFO: [HLS 214-131] Inlining function 'execute(from_i_to_e_s, from_e_to_f_s*, from_e_to_m_s*) (.122)' into 'multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:104:5)
INFO: [HLS 214-131] Inlining function 'mem_access(from_e_to_m_s, int*, from_m_to_w_s*) (.150)' into 'multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:103:5)
INFO: [HLS 214-131] Inlining function 'write_back(from_m_to_w_s, int*, ap_uint<1>*) (.177)' into 'multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:102:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(from_m_to_w_s, ap_uint<1>*) (.179)' into 'multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:101:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(from_i_to_e_s, counter_s) (.180)' into 'multicycle_pipeline_ip(unsigned int, unsigned int*, int*, unsigned int*, unsigned int*)' (../../multicycle_pipeline_ip.cpp:100:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (../../multicycle_pipeline_ip.cpp:61:6)
INFO: [HLS 214-248] Applying array_partition to 'is_reg_computed': Complete partitioning on dimension 1. (../../multicycle_pipeline_ip.cpp:63:8)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:23:10)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:24:10)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../wb.cpp:17:21)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:83:9)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:66:7)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../../issue.cpp:63:7)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_1> at ../../multicycle_pipeline_ip.cpp:27:20 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.34 seconds. CPU system time: 0.44 seconds. Elapsed time: 7.63 seconds; current allocated memory: 344.266 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 344.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 347.285 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 349.383 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../multicycle_pipeline_ip.cpp:26:16) to (../../multicycle_pipeline_ip.cpp:27:20) in function 'multicycle_pipeline_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../multicycle_pipeline_ip.cpp:74:17) to (../../issue.cpp:60:7) in function 'multicycle_pipeline_ip'... converting 31 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../mem.cpp:6:11) to (../../mem.cpp:43:3) in function 'multicycle_pipeline_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../issue.cpp:62:30) to (../../issue.cpp:68:9) in function 'multicycle_pipeline_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../decode.cpp:78:18) to (../../decode.cpp:66:3) in function 'multicycle_pipeline_ip'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../multicycle_pipeline_ip.cpp:68:17) to (../../fetch.cpp:79:3) in function 'multicycle_pipeline_ip'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'multicycle_pipeline_ip' (../../decode.cpp:4:5)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 377.953 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 380.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multicycle_pipeline_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multicycle_pipeline_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'VITIS_LOOP_91_1'
WARNING: [HLS 200-871] Estimated clock period (21.524 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'multicycle_pipeline_ip' consists of the following:
	'load' operation 5 bit ('m_to_w.rd') on local variable 'rd', ../../wb.cpp:14->../../wb.cpp:24->../../multicycle_pipeline_ip.cpp:102 [231]  (0.000 ns)
	multiplexor before 'phi' operation 1 bit ('is_reg_computed') [361]  (1.588 ns)
	'phi' operation 1 bit ('is_reg_computed') [361]  (0.000 ns)
	'sparsemux' operation 1 bit ('tmp', ../../issue.cpp:63->../../multicycle_pipeline_ip.cpp:111) [715]  (3.205 ns)
	'and' operation 1 bit ('is_locked_1', ../../issue.cpp:56->../../multicycle_pipeline_ip.cpp:111) [716]  (0.000 ns)
	'or' operation 1 bit ('i_wait', ../../issue.cpp:67->../../multicycle_pipeline_ip.cpp:111) [719]  (0.978 ns)
	'store' operation 0 bit ('i_wait_write_ln69', ../../multicycle_pipeline_ip.cpp:69) of constant 0 on local variable 'i_wait', ../../multicycle_pipeline_ip.cpp:69 [802]  (1.588 ns)
	'load' operation 1 bit ('i_wait', ../../issue.cpp:86->../../multicycle_pipeline_ip.cpp:111) on local variable 'i_wait', ../../multicycle_pipeline_ip.cpp:69 [1488]  (0.000 ns)
	multiplexor before 'phi' operation 3 bit ('d_i.type') [1558]  (2.184 ns)
	'phi' operation 3 bit ('d_i.type') [1558]  (0.000 ns)
	multiplexor before 'phi' operation 20 bit ('d_i.imm') with incoming values : ('sext_ln71', ../../decode.cpp:71->../../decode.cpp:87->../../decode.cpp:120->../../multicycle_pipeline_ip.cpp:112) ('sext_ln70', ../../decode.cpp:70->../../decode.cpp:87->../../decode.cpp:120->../../multicycle_pipeline_ip.cpp:112) ('sext_ln69', ../../decode.cpp:69->../../decode.cpp:87->../../decode.cpp:120->../../multicycle_pipeline_ip.cpp:112) ('d_i.imm', ../../immediate.cpp:24->../../decode.cpp:72->../../decode.cpp:87->../../decode.cpp:120->../../multicycle_pipeline_ip.cpp:112) ('d_i.imm', ../../immediate.cpp:31->../../decode.cpp:73->../../decode.cpp:87->../../decode.cpp:120->../../multicycle_pipeline_ip.cpp:112) [1586]  (2.065 ns)
	multiplexor before 'phi' operation 20 bit ('d_i.imm') with incoming values : ('sext_ln71', ../../decode.cpp:71->../../decode.cpp:87->../../decode.cpp:120->../../multicycle_pipeline_ip.cpp:112) ('sext_ln70', ../../decode.cpp:70->../../decode.cpp:87->../../decode.cpp:120->../../multicycle_pipeline_ip.cpp:112) ('sext_ln69', ../../decode.cpp:69->../../decode.cpp:87->../../decode.cpp:120->../../multicycle_pipeline_ip.cpp:112) ('d_i.imm', ../../immediate.cpp:24->../../decode.cpp:72->../../decode.cpp:87->../../decode.cpp:120->../../multicycle_pipeline_ip.cpp:112) ('d_i.imm', ../../immediate.cpp:31->../../decode.cpp:73->../../decode.cpp:87->../../decode.cpp:120->../../multicycle_pipeline_ip.cpp:112) [1586]  (2.065 ns)
	'phi' operation 20 bit ('d_i.imm') with incoming values : ('sext_ln71', ../../decode.cpp:71->../../decode.cpp:87->../../decode.cpp:120->../../multicycle_pipeline_ip.cpp:112) ('sext_ln70', ../../decode.cpp:70->../../decode.cpp:87->../../decode.cpp:120->../../multicycle_pipeline_ip.cpp:112) ('sext_ln69', ../../decode.cpp:69->../../decode.cpp:87->../../decode.cpp:120->../../multicycle_pipeline_ip.cpp:112) ('d_i.imm', ../../immediate.cpp:24->../../decode.cpp:72->../../decode.cpp:87->../../decode.cpp:120->../../multicycle_pipeline_ip.cpp:112) ('d_i.imm', ../../immediate.cpp:31->../../decode.cpp:73->../../decode.cpp:87->../../decode.cpp:120->../../multicycle_pipeline_ip.cpp:112) [1586]  (0.000 ns)
	'add' operation 15 bit ('add_ln89', ../../decode.cpp:89->../../decode.cpp:120->../../multicycle_pipeline_ip.cpp:112) [1613]  (1.944 ns)
	'store' operation 0 bit ('d_to_f_target_pc_write_ln67', ../../multicycle_pipeline_ip.cpp:67) of variable 'add_ln89', ../../decode.cpp:89->../../decode.cpp:120->../../multicycle_pipeline_ip.cpp:112 on local variable 'd_to_f.target_pc', ../../multicycle_pipeline_ip.cpp:67 [1614]  (0.000 ns)
	'load' operation 15 bit ('d_to_f.target_pc') on local variable 'd_to_f.target_pc', ../../multicycle_pipeline_ip.cpp:67 [1620]  (0.000 ns)
	'select' operation 15 bit ('pc', ../../fetch.cpp:60->../../multicycle_pipeline_ip.cpp:113) [1624]  (0.000 ns)
	'select' operation 15 bit ('pc', ../../fetch.cpp:55->../../multicycle_pipeline_ip.cpp:113) [1625]  (0.754 ns)
	'getelementptr' operation 15 bit ('code_ram_addr', ../../fetch.cpp:22->../../fetch.cpp:64->../../multicycle_pipeline_ip.cpp:113) [1627]  (0.000 ns)
	'load' operation 32 bit ('instruction', ../../fetch.cpp:22->../../fetch.cpp:64->../../multicycle_pipeline_ip.cpp:113) on array 'code_ram' [1628]  (3.254 ns)
	blocking operation 1.89773 ns on control path)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.01 seconds. CPU system time: 0.08 seconds. Elapsed time: 10.09 seconds; current allocated memory: 449.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 462.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multicycle_pipeline_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'multicycle_pipeline_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multicycle_pipeline_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multicycle_pipeline_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multicycle_pipeline_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multicycle_pipeline_ip/nb_cycle' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multicycle_pipeline_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'multicycle_pipeline_ip' pipeline 'VITIS_LOOP_91_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'nb_cycle', 'code_ram', 'data_ram' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_5_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_15_6_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_7_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multicycle_pipeline_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 462.949 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.9 seconds; current allocated memory: 462.949 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 463.055 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for multicycle_pipeline_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for multicycle_pipeline_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 46.46 MHz
INFO: [HLS 200-112] Total CPU user time: 52.92 seconds. Total CPU system time: 8.23 seconds. Total elapsed time: 64.93 seconds; peak allocated memory: 463.273 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 1m 9s
