// Seed: 2346246661
module module_0 (
    id_1,
    id_2
);
  output uwire id_2;
  inout wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire  id_3;
  logic id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign id_4 = -1 == -1;
  assign id_4 = -1;
endmodule
module module_2 (
    output wor id_0,
    input tri1 id_1,
    input wor id_2,
    output supply1 id_3,
    output wor id_4,
    input tri1 id_5,
    input tri1 id_6
);
  wire [1 : 1 'b0] id_8;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  assign id_3 = -1;
endmodule
