{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573418563536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573418563556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 12:42:43 2019 " "Processing started: Sun Nov 10 12:42:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573418563556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418563556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Z80_FPGA -c Z80_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Z80_FPGA -c Z80_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418563556 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Clock2.qip " "Tcl Script File Clock2.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Clock2.qip " "set_global_assignment -name QIP_FILE Clock2.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1573418564599 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1573418564599 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ROM_16K.qip " "Tcl Script File ROM_16K.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ROM_16K.qip " "set_global_assignment -name QIP_FILE ROM_16K.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1573418564599 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1573418564599 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573418567653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573418567653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "Components/UART/bufferedUART.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/UART/bufferedUART.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418595422 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "Components/UART/bufferedUART.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/UART/bufferedUART.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418595422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418595422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ram/internalram4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ram/internalram4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalram4k-SYN " "Found design unit 1: internalram4k-SYN" {  } { { "Components/RAM/InternalRam4K.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/RAM/InternalRam4K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418595502 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalRam4K " "Found entity 1: InternalRam4K" {  } { { "Components/RAM/InternalRam4K.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/RAM/InternalRam4K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418595502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418595502 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ROMS/Z80/Z80_BASIC_ROM.vhd " "Can't analyze file -- file ROMS/Z80/Z80_BASIC_ROM.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573418595520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/z80/t80.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "Components/Z80/T80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418595583 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "Components/Z80/T80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418595583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418595583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/z80/t80_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "Components/Z80/T80_ALU.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_ALU.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418595653 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "Components/Z80/T80_ALU.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_ALU.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418595653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418595653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/z80/t80_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "Components/Z80/T80_MCode.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_MCode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418595734 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "Components/Z80/T80_MCode.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_MCode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418595734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418595734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/z80/t80_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "Components/Z80/T80_Reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_Reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418595814 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "Components/Z80/T80_Reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_Reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418595814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418595814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components/z80/t80_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Pack " "Found design unit 1: T80_Pack" {  } { { "Components/Z80/T80_Pack.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80_Pack.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418595883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418595883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/z80/t80s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/z80/t80s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418595945 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418595945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418595945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microcomputer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microcomputer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "microcomputer.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/microcomputer.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418596003 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "microcomputer.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/microcomputer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418596003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418596003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga.bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA " "Found entity 1: Z80_FPGA" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418596064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418596064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_ROM " "Found entity 1: FPGA_ROM" {  } { { "FPGA_ROM.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418596156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418596156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgarom_8k.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgarom_8k.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAROM_8K " "Found entity 1: FPGAROM_8K" {  } { { "FPGAROM_8K.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGAROM_8K.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418596257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418596257 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "i2c_16bit_master.vhd " "Can't analyze file -- file i2c_16bit_master.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1573418596285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_16bit_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_16bit_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_16bit_master-logic " "Found design unit 1: spi_16bit_master-logic" {  } { { "spi_16bit_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_16bit_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418596348 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_16bit_master " "Found entity 1: spi_16bit_master" {  } { { "spi_16bit_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_16bit_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418596348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418596348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_controller-rtl " "Found design unit 1: sd_controller-rtl" {  } { { "sd_controller.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/sd_controller.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418596428 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd_controller " "Found entity 1: sd_controller" {  } { { "sd_controller.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/sd_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418596428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418596428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_rom_16k.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_rom_16k.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_ROM_16K " "Found entity 1: FPGA_ROM_16K" {  } { { "FPGA_ROM_16K.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM_16K.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418596537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418596537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga5 -- (input from a port).bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga5 -- (input from a port).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA5 -- (Input from a port) " "Found entity 1: Z80_FPGA5 -- (Input from a port)" {  } { { "Z80_FPGA5 -- (Input from a port).bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA5 -- (Input from a port).bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418596668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418596668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga6a -- (z80 monitor in ram).bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga6a -- (z80 monitor in ram).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA6a -- (Z80 Monitor in RAM) " "Found entity 1: Z80_FPGA6a -- (Z80 Monitor in RAM)" {  } { { "Z80_FPGA6a -- (Z80 Monitor in RAM).bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA6a -- (Z80 Monitor in RAM).bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418596784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418596784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga8 -- (added usb port).bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga8 -- (added usb port).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA8 -- (Added USB Port) " "Found entity 1: Z80_FPGA8 -- (Added USB Port)" {  } { { "Z80_FPGA8 -- (Added USB Port).bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA8 -- (Added USB Port).bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418596869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418596869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga9 -- (add high-low rom, led bar).bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga9 -- (add high-low rom, led bar).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA9 -- (Add HIGH-LOW ROM, LED Bar) " "Found entity 1: Z80_FPGA9 -- (Add HIGH-LOW ROM, LED Bar)" {  } { { "Z80_FPGA9 -- (Add HIGH-LOW ROM, LED Bar).bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA9 -- (Add HIGH-LOW ROM, LED Bar).bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418596969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418596969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga12 -- (add printer, bell, speed switch).bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga12 -- (add printer, bell, speed switch).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA12 -- (Add printer, bell, Speed switch) " "Found entity 1: Z80_FPGA12 -- (Add printer, bell, Speed switch)" {  } { { "Z80_FPGA12 -- (Add printer, bell, Speed switch).bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA12 -- (Add printer, bell, Speed switch).bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418597085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418597085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga14 -- (spi rtc done).bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga14 -- (spi rtc done).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA14 -- (SPI RTC Done) " "Found entity 1: Z80_FPGA14 -- (SPI RTC Done)" {  } { { "Z80_FPGA14 -- (SPI RTC Done).bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA14 -- (SPI RTC Done).bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418597211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418597211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga15 -- (interrupts done).bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga15 -- (interrupts done).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA15 -- (Interrupts Done) " "Found entity 1: Z80_FPGA15 -- (Interrupts Done)" {  } { { "Z80_FPGA15 -- (Interrupts Done).bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA15 -- (Interrupts Done).bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418597312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418597312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga16 -- (sd cards done).bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga16 -- (sd cards done).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA16 -- (SD Cards Done) " "Found entity 1: Z80_FPGA16 -- (SD Cards Done)" {  } { { "Z80_FPGA16 -- (SD Cards Done).bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA16 -- (SD Cards Done).bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418597423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418597423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z80_fpga17 -- (16k rom added).bdf 1 1 " "Found 1 design units, including 1 entities, in source file z80_fpga17 -- (16k rom added).bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z80_FPGA17 -- (16K ROM added) " "Found entity 1: Z80_FPGA17 -- (16K ROM added)" {  } { { "Z80_FPGA17 -- (16K ROM added).bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA17 -- (16K ROM added).bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418597524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418597524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Z80_FPGA " "Elaborating entity \"Z80_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573418599816 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst91 " "Primitive \"VCC\" of instance \"inst91\" not used" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1480 -6008 -5976 1496 "inst91" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1573418601827 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst98 " "Primitive \"DFF\" of instance \"inst98\" not used" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1536 -5920 -5856 1616 "inst98" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1573418601827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373 74373:inst115 " "Elaborating entity \"74373\" for hierarchy \"74373:inst115\"" {  } { { "Z80_FPGA.bdf" "inst115" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 64 -5552 -5432 256 "inst115" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418602108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74373:inst115 " "Elaborated megafunction instantiation \"74373:inst115\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 64 -5552 -5432 256 "inst115" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418602126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microcomputer Microcomputer:inst " "Elaborating entity \"Microcomputer\" for hierarchy \"Microcomputer:inst\"" {  } { { "Z80_FPGA.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { -488 -6264 -6064 -280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418602138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80s Microcomputer:inst\|T80s:cpu1 " "Elaborating entity \"T80s\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\"" {  } { { "microcomputer.vhd" "cpu1" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/microcomputer.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418602169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 Microcomputer:inst\|T80s:cpu1\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\|T80:u0\"" {  } { { "Components/Z80/T80s.vhd" "u0" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418602207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_MCode:mcode\"" {  } { { "Components/Z80/T80.vhd" "mcode" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418602239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_ALU:alu\"" {  } { { "Components/Z80/T80.vhd" "alu" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418602297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"Microcomputer:inst\|T80s:cpu1\|T80:u0\|T80_Reg:Regs\"" {  } { { "Components/Z80/T80.vhd" "Regs" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418602330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst287 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst287\"" {  } { { "Z80_FPGA.bdf" "inst287" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { -760 -6400 -6280 -680 "inst287" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418602510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst287 " "Elaborated megafunction instantiation \"21mux:inst287\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { -760 -6400 -6280 -680 "inst287" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418602521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 74244:inst71 " "Elaborating entity \"74244\" for hierarchy \"74244:inst71\"" {  } { { "Z80_FPGA.bdf" "inst71" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1800 -4448 -4344 1992 "inst71" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418602671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74244:inst71 " "Elaborated megafunction instantiation \"74244:inst71\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1800 -4448 -4344 1992 "inst71" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418602701 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll01_50.v 1 1 " "Using design file pll01_50.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL01_50 " "Found entity 1: PLL01_50" {  } { { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/pll01_50.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418602842 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573418602842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL01_50 PLL01_50:inst4 " "Elaborating entity \"PLL01_50\" for hierarchy \"PLL01_50:inst4\"" {  } { { "Z80_FPGA.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { -992 -6208 -5968 -800 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418602870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL01_50:inst4\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL01_50:inst4\|altpll:altpll_component\"" {  } { { "pll01_50.v" "altpll_component" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/pll01_50.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418603224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL01_50:inst4\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL01_50:inst4\|altpll:altpll_component\"" {  } { { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/pll01_50.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418603253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL01_50:inst4\|altpll:altpll_component " "Instantiated megafunction \"PLL01_50:inst4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 125 " "Parameter \"clk1_divide_by\" = \"125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL01_50 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL01_50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418603253 ""}  } { { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/pll01_50.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573418603253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll01_50_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll01_50_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL01_50_altpll " "Found entity 1: PLL01_50_altpll" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/pll01_50_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418603638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418603638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL01_50_altpll PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated " "Elaborating entity \"PLL01_50_altpll\" for hierarchy \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418603698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst217 " "Elaborating entity \"74138\" for hierarchy \"74138:inst217\"" {  } { { "Z80_FPGA.bdf" "inst217" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 9336 -6000 -5880 9496 "inst217" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418603919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst217 " "Elaborated megafunction instantiation \"74138:inst217\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 9336 -6000 -5880 9496 "inst217" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418603929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74684 74684:inst176 " "Elaborating entity \"74684\" for hierarchy \"74684:inst176\"" {  } { { "Z80_FPGA.bdf" "inst176" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 9304 -6280 -6168 9592 "inst176" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418604090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74684:inst176 " "Elaborated megafunction instantiation \"74684:inst176\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 9304 -6280 -6168 9592 "inst176" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418604110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74165 74165:inst103 " "Elaborating entity \"74165\" for hierarchy \"74165:inst103\"" {  } { { "Z80_FPGA.bdf" "inst103" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6576 -6000 -5880 6800 "inst103" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418604292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74165:inst103 " "Elaborated megafunction instantiation \"74165:inst103\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6576 -6000 -5880 6800 "inst103" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418604320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:inst168 " "Elaborating entity \"74157\" for hierarchy \"74157:inst168\"" {  } { { "Z80_FPGA.bdf" "inst168" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 408 -6424 -6304 600 "inst168" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418604613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:inst168 " "Elaborated megafunction instantiation \"74157:inst168\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 408 -6424 -6304 600 "inst168" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418604643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74148 74148:inst375 " "Elaborating entity \"74148\" for hierarchy \"74148:inst375\"" {  } { { "Z80_FPGA.bdf" "inst375" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 17304 -6104 -5984 17480 "inst375" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418604825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74148:inst375 " "Elaborated megafunction instantiation \"74148:inst375\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 17304 -6104 -5984 17480 "inst375" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418604843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_ROM_16K FPGA_ROM_16K:inst44 " "Elaborating entity \"FPGA_ROM_16K\" for hierarchy \"FPGA_ROM_16K:inst44\"" {  } { { "Z80_FPGA.bdf" "inst44" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 5176 -5832 -5616 5304 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418604905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\"" {  } { { "FPGA_ROM_16K.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM_16K.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418605328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\"" {  } { { "FPGA_ROM_16K.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM_16K.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418605368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component " "Instantiated megafunction \"FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418605368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418605368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418605368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX " "Parameter \"init_file\" = \"./ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418605368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418605368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418605368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418605368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418605368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418605368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418605368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418605368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418605368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418605368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418605368 ""}  } { { "FPGA_ROM_16K.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM_16K.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573418605368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7c1 " "Found entity 1: altsyncram_c7c1" {  } { { "db/altsyncram_c7c1.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/altsyncram_c7c1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418605519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418605519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7c1 FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated " "Elaborating entity \"altsyncram_c7c1\" for hierarchy \"FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418605529 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "SBC-MON2_4+4K+4K.HEX 512 10 " "Width of data items in \"SBC-MON2_4+4K+4K.HEX\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 512 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 SBC-MON2_4+4K+4K.HEX " "Data at line (2) of memory initialization file \"SBC-MON2_4+4K+4K.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1573418605599 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 SBC-MON2_4+4K+4K.HEX " "Data at line (3) of memory initialization file \"SBC-MON2_4+4K+4K.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1573418605599 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 SBC-MON2_4+4K+4K.HEX " "Data at line (4) of memory initialization file \"SBC-MON2_4+4K+4K.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1573418605599 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 SBC-MON2_4+4K+4K.HEX " "Data at line (5) of memory initialization file \"SBC-MON2_4+4K+4K.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1573418605599 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 SBC-MON2_4+4K+4K.HEX " "Data at line (6) of memory initialization file \"SBC-MON2_4+4K+4K.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1573418605599 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 SBC-MON2_4+4K+4K.HEX " "Data at line (7) of memory initialization file \"SBC-MON2_4+4K+4K.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1573418605599 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 SBC-MON2_4+4K+4K.HEX " "Data at line (8) of memory initialization file \"SBC-MON2_4+4K+4K.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1573418605599 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 SBC-MON2_4+4K+4K.HEX " "Data at line (9) of memory initialization file \"SBC-MON2_4+4K+4K.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1573418605599 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 SBC-MON2_4+4K+4K.HEX " "Data at line (10) of memory initialization file \"SBC-MON2_4+4K+4K.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1573418605599 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 SBC-MON2_4+4K+4K.HEX " "Data at line (11) of memory initialization file \"SBC-MON2_4+4K+4K.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1573418605599 ""}  } { { "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ROM_HEX_FILES/SBC-MON2_4+4K+4K.HEX" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1573418605599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418606574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418606574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_c7c1.tdf" "rden_decode" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/altsyncram_c7c1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418606624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418607057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418607057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3nb FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|mux_3nb:mux2 " "Elaborating entity \"mux_3nb\" for hierarchy \"FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|mux_3nb:mux2\"" {  } { { "db/altsyncram_c7c1.tdf" "mux2" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/altsyncram_c7c1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418607107 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.v 1 1 " "Using design file uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418608243 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573418608243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:inst8 " "Elaborating entity \"uart\" for hierarchy \"uart:inst8\"" {  } { { "Z80_FPGA.bdf" "inst8" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 8120 -6024 -5816 8296 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418608283 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_data_read_state uart.v(71) " "Verilog HDL or VHDL warning at uart.v(71): object \"my_data_read_state\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573418608312 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(62) " "Verilog HDL assignment warning at uart.v(62): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573418608312 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(63) " "Verilog HDL assignment warning at uart.v(63): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573418608312 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(105) " "Verilog HDL assignment warning at uart.v(105): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573418608314 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(107) " "Verilog HDL assignment warning at uart.v(107): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573418608314 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(108) " "Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573418608314 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(110) " "Verilog HDL assignment warning at uart.v(110): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573418608314 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(112) " "Verilog HDL assignment warning at uart.v(112): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573418608314 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(113) " "Verilog HDL assignment warning at uart.v(113): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573418608314 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(129) " "Verilog HDL assignment warning at uart.v(129): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573418608314 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(158) " "Verilog HDL assignment warning at uart.v(158): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573418608314 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(208) " "Verilog HDL assignment warning at uart.v(208): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573418608314 "|Z80_FPGA|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(218) " "Verilog HDL assignment warning at uart.v(218): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/uart.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573418608314 "|Z80_FPGA|uart:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74164 74164:inst37 " "Elaborating entity \"74164\" for hierarchy \"74164:inst37\"" {  } { { "Z80_FPGA.bdf" "inst37" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 8440 -6192 -6072 8616 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418608495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74164:inst37 " "Elaborated megafunction instantiation \"74164:inst37\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 8440 -6192 -6072 8616 "inst37" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418608505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373b 74373b:inst260 " "Elaborating entity \"74373b\" for hierarchy \"74373b:inst260\"" {  } { { "Z80_FPGA.bdf" "inst260" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 12456 -4856 -4720 12536 "inst260" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418608736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74373b:inst260 " "Elaborated megafunction instantiation \"74373b:inst260\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 12456 -4856 -4720 12536 "inst260" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418608746 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga80x40.vhd 2 1 " "Using design file vga80x40.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga80x40-rtl " "Found design unit 1: vga80x40-rtl" {  } { { "vga80x40.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418608995 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga80x40 " "Found entity 1: vga80x40" {  } { { "vga80x40.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418608995 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573418608995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga80x40 vga80x40:inst7 " "Elaborating entity \"vga80x40\" for hierarchy \"vga80x40:inst7\"" {  } { { "Z80_FPGA.bdf" "inst7" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 11864 -6176 -5952 12072 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418609038 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scrx_079 vga80x40.vhd(207) " "Verilog HDL or VHDL warning at vga80x40.vhd(207): object \"scrx_079\" assigned a value but never read" {  } { { "vga80x40.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573418609058 "|Z80_FPGA|vga80x40:inst7"}
{ "Warning" "WSGN_SEARCH_FILE" "ctrm.vhd 2 1 " "Using design file ctrm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrm-arch " "Found design unit 1: ctrm-arch" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418609219 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrm " "Found entity 1: ctrm" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418609219 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573418609219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga80x40:inst7\|ctrm:\\counters:U_HCTR " "Elaborating entity \"ctrm\" for hierarchy \"vga80x40:inst7\|ctrm:\\counters:U_HCTR\"" {  } { { "vga80x40.vhd" "\\counters:U_HCTR" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418609257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga80x40:inst7\|ctrm:\\counters:U_VCTR " "Elaborating entity \"ctrm\" for hierarchy \"vga80x40:inst7\|ctrm:\\counters:U_VCTR\"" {  } { { "vga80x40.vhd" "\\counters:U_VCTR" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418609329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga80x40:inst7\|ctrm:\\counters:U_CHRX " "Elaborating entity \"ctrm\" for hierarchy \"vga80x40:inst7\|ctrm:\\counters:U_CHRX\"" {  } { { "vga80x40.vhd" "\\counters:U_CHRX" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418609410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga80x40:inst7\|ctrm:\\counters:U_CHRY " "Elaborating entity \"ctrm\" for hierarchy \"vga80x40:inst7\|ctrm:\\counters:U_CHRY\"" {  } { { "vga80x40.vhd" "\\counters:U_CHRY" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418609490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga80x40:inst7\|ctrm:\\counters:U_SCRX " "Elaborating entity \"ctrm\" for hierarchy \"vga80x40:inst7\|ctrm:\\counters:U_SCRX\"" {  } { { "vga80x40.vhd" "\\counters:U_SCRX" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418609581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrm vga80x40:inst7\|ctrm:\\counters:U_SCRY " "Elaborating entity \"ctrm\" for hierarchy \"vga80x40:inst7\|ctrm:\\counters:U_SCRY\"" {  } { { "vga80x40.vhd" "\\counters:U_SCRY" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418609689 ""}
{ "Warning" "WSGN_SEARCH_FILE" "losr.vhd 2 1 " "Using design file losr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 losr-arch " "Found design unit 1: losr-arch" {  } { { "losr.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/losr.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418609852 ""} { "Info" "ISGN_ENTITY_NAME" "1 losr " "Found entity 1: losr" {  } { { "losr.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/losr.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418609852 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573418609852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "losr vga80x40:inst7\|losr:U_LOSR " "Elaborating entity \"losr\" for hierarchy \"vga80x40:inst7\|losr:U_LOSR\"" {  } { { "vga80x40.vhd" "U_LOSR" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418609882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_ROM FPGA_ROM:inst240 " "Elaborating entity \"FPGA_ROM\" for hierarchy \"FPGA_ROM:inst240\"" {  } { { "Z80_FPGA.bdf" "inst240" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 12120 -5056 -4840 12248 "inst240" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418609963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FPGA_ROM:inst240\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FPGA_ROM:inst240\|altsyncram:altsyncram_component\"" {  } { { "FPGA_ROM.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418610043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGA_ROM:inst240\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FPGA_ROM:inst240\|altsyncram:altsyncram_component\"" {  } { { "FPGA_ROM.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418610053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGA_ROM:inst240\|altsyncram:altsyncram_component " "Instantiated megafunction \"FPGA_ROM:inst240\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418610053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418610053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418610053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../lat0-12.HEX " "Parameter \"init_file\" = \"../lat0-12.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418610053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418610053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418610053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418610053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418610053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418610053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418610053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418610053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418610053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418610053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418610053 ""}  } { { "FPGA_ROM.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/FPGA_ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573418610053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2a1 " "Found entity 1: altsyncram_b2a1" {  } { { "db/altsyncram_b2a1.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/altsyncram_b2a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418610325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418610325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b2a1 FPGA_ROM:inst240\|altsyncram:altsyncram_component\|altsyncram_b2a1:auto_generated " "Elaborating entity \"altsyncram_b2a1\" for hierarchy \"FPGA_ROM:inst240\|altsyncram:altsyncram_component\|altsyncram_b2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418610385 ""}
{ "Warning" "WSGN_SEARCH_FILE" "two_port_ram.v 1 1 " "Using design file two_port_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Two_Port_RAM " "Found entity 1: Two_Port_RAM" {  } { { "two_port_ram.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/two_port_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418611016 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573418611016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Two_Port_RAM Two_Port_RAM:inst271 " "Elaborating entity \"Two_Port_RAM\" for hierarchy \"Two_Port_RAM:inst271\"" {  } { { "Z80_FPGA.bdf" "inst271" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 11856 -5080 -4824 12056 "inst271" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418611056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Two_Port_RAM:inst271\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Two_Port_RAM:inst271\|altsyncram:altsyncram_component\"" {  } { { "two_port_ram.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/two_port_ram.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418611179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Two_Port_RAM:inst271\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Two_Port_RAM:inst271\|altsyncram:altsyncram_component\"" {  } { { "two_port_ram.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/two_port_ram.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418611189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Two_Port_RAM:inst271\|altsyncram:altsyncram_component " "Instantiated megafunction \"Two_Port_RAM:inst271\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../RAM_20H.HEX " "Parameter \"init_file\" = \"../RAM_20H.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418611189 ""}  } { { "two_port_ram.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/two_port_ram.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573418611189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5g2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5g2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5g2 " "Found entity 1: altsyncram_i5g2" {  } { { "db/altsyncram_i5g2.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/altsyncram_i5g2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418611420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418611420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i5g2 Two_Port_RAM:inst271\|altsyncram:altsyncram_component\|altsyncram_i5g2:auto_generated " "Elaborating entity \"altsyncram_i5g2\" for hierarchy \"Two_Port_RAM:inst271\|altsyncram:altsyncram_component\|altsyncram_i5g2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418611521 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard_to_ascii.vhd 2 1 " "Using design file ps2_keyboard_to_ascii.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_to_ascii-behavior " "Found design unit 1: ps2_keyboard_to_ascii-behavior" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard_to_ascii.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418612578 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_to_ascii " "Found entity 1: ps2_keyboard_to_ascii" {  } { { "ps2_keyboard_to_ascii.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard_to_ascii.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418612578 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573418612578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_to_ascii ps2_keyboard_to_ascii:inst162 " "Elaborating entity \"ps2_keyboard_to_ascii\" for hierarchy \"ps2_keyboard_to_ascii:inst162\"" {  } { { "Z80_FPGA.bdf" "inst162" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 11128 -6280 -6080 11240 "inst162" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418612628 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_keyboard.vhd 2 1 " "Using design file ps2_keyboard.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "ps2_keyboard.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418612849 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418612849 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573418612849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\"" {  } { { "ps2_keyboard_to_ascii.vhd" "ps2_keyboard_0" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard_to_ascii.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418612900 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.vhd 2 1 " "Using design file debounce.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418613101 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418613101 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573418613101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk " "Elaborating entity \"debounce\" for hierarchy \"ps2_keyboard_to_ascii:inst162\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\"" {  } { { "ps2_keyboard.vhd" "debounce_ps2_clk" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ps2_keyboard.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418613141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_16bit_master spi_16bit_master:inst347 " "Elaborating entity \"spi_16bit_master\" for hierarchy \"spi_16bit_master:inst347\"" {  } { { "Z80_FPGA.bdf" "inst347" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 15320 -6272 -6008 15528 "inst347" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418613391 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter01_32.v 1 1 " "Using design file counter01_32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter01_32 " "Found entity 1: Counter01_32" {  } { { "counter01_32.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/counter01_32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418613654 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573418613654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter01_32 Counter01_32:inst5 " "Elaborating entity \"Counter01_32\" for hierarchy \"Counter01_32:inst5\"" {  } { { "Z80_FPGA.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { -960 -5824 -5680 -896 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418613695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter01_32.v" "LPM_COUNTER_component" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/counter01_32.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418614166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter01_32.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/counter01_32.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418614188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418614188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418614188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418614188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418614188 ""}  } { { "counter01_32.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/counter01_32.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573418614188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rqh " "Found entity 1: cntr_rqh" {  } { { "db/cntr_rqh.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/db/cntr_rqh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418614480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418614480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rqh Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated " "Elaborating entity \"cntr_rqh\" for hierarchy \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418614570 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi_master.vhd 2 1 " "Using design file spi_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-logic " "Found design unit 1: spi_master-logic" {  } { { "spi_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418615023 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "spi_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573418615023 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573418615023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:inst490 " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:inst490\"" {  } { { "Z80_FPGA.bdf" "inst490" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 18144 -6064 -5800 18352 "inst490" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418615073 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "35 " "Ignored 35 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "35 " "Ignored 35 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1573418617045 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1573418617045 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst280\|74 " "Converted tri-state buffer \"74373b:inst280\|74\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 744 352 400 776 "74" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst280\|73 " "Converted tri-state buffer \"74373b:inst280\|73\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 656 352 400 688 "73" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst280\|72 " "Converted tri-state buffer \"74373b:inst280\|72\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 568 352 400 600 "72" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst280\|71 " "Converted tri-state buffer \"74373b:inst280\|71\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 480 352 400 512 "71" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst280\|70 " "Converted tri-state buffer \"74373b:inst280\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst280\|69 " "Converted tri-state buffer \"74373b:inst280\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst280\|68 " "Converted tri-state buffer \"74373b:inst280\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst280\|67 " "Converted tri-state buffer \"74373b:inst280\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst282\|70 " "Converted tri-state buffer \"74373b:inst282\|70\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 392 352 400 424 "70" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst282\|69 " "Converted tri-state buffer \"74373b:inst282\|69\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 304 352 400 336 "69" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst282\|68 " "Converted tri-state buffer \"74373b:inst282\|68\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 216 352 400 248 "68" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373b:inst282\|67 " "Converted tri-state buffer \"74373b:inst282\|67\" feeding internal logic into a wire" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 128 352 400 160 "67" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst376\|74 " "Converted tri-state buffer \"74373:inst376\|74\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst376\|73 " "Converted tri-state buffer \"74373:inst376\|73\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst376\|72 " "Converted tri-state buffer \"74373:inst376\|72\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 584 320 368 616 "72" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst376\|71 " "Converted tri-state buffer \"74373:inst376\|71\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 496 320 368 528 "71" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst376\|70 " "Converted tri-state buffer \"74373:inst376\|70\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst376\|69 " "Converted tri-state buffer \"74373:inst376\|69\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst376\|68 " "Converted tri-state buffer \"74373:inst376\|68\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst376\|67 " "Converted tri-state buffer \"74373:inst376\|67\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst116\|74 " "Converted tri-state buffer \"74373:inst116\|74\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst116\|73 " "Converted tri-state buffer \"74373:inst116\|73\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst116\|72 " "Converted tri-state buffer \"74373:inst116\|72\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 584 320 368 616 "72" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst116\|71 " "Converted tri-state buffer \"74373:inst116\|71\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 496 320 368 528 "71" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst116\|70 " "Converted tri-state buffer \"74373:inst116\|70\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst116\|69 " "Converted tri-state buffer \"74373:inst116\|69\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst116\|68 " "Converted tri-state buffer \"74373:inst116\|68\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst116\|67 " "Converted tri-state buffer \"74373:inst116\|67\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74244:inst71\|26 " "Converted tri-state buffer \"74244:inst71\|26\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 432 296 344 464 "26" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573418617055 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1573418617055 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst287\|5~0 " "Found clock multiplexer 21mux:inst287\|5~0" {  } { { "21mux.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1573418620632 "|Z80_FPGA|21mux:inst287|5~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst479\|5~0 " "Found clock multiplexer 21mux:inst479\|5~0" {  } { { "21mux.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1573418620632 "|Z80_FPGA|21mux:inst479|5~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1573418620632 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74244:inst71\|31 FPGA_OUT_2mHz_CLOCK " "Converted the fanout from the always-enabled tri-state buffer \"74244:inst71\|31\" to the node \"FPGA_OUT_2mHz_CLOCK\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1573418630993 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74244:inst71\|36 FPGA_OUT_PHI " "Converted the fanout from the always-enabled tri-state buffer \"74244:inst71\|36\" to the node \"FPGA_OUT_PHI\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1573418630993 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74244:inst71\|27 FPGA_OUT_MWRT " "Converted the fanout from the always-enabled tri-state buffer \"74244:inst71\|27\" to the node \"FPGA_OUT_MWRT\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1573418630993 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "74244:inst71\|27 inst290 " "Converted the fanout from the always-enabled tri-state buffer \"74244:inst71\|27\" to the node \"inst290\" into a wire" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1573418630993 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1573418630993 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst115\|68 FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"74373:inst115\|68\" to the node \"FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418630993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst115\|69 FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"74373:inst115\|69\" to the node \"FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418630993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst115\|70 FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"74373:inst115\|70\" to the node \"FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418630993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst115\|71 FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"74373:inst115\|71\" to the node \"FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 496 320 368 528 "71" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418630993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst115\|72 FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"74373:inst115\|72\" to the node \"FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 584 320 368 616 "72" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418630993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst115\|73 FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"74373:inst115\|73\" to the node \"FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418630993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst115\|74 FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"74373:inst115\|74\" to the node \"FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418630993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst59\|73 74373:inst376\|18 " "Converted the fan-out from the tri-state buffer \"74373:inst59\|73\" to the node \"74373:inst376\|18\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418630993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst59\|70 inst294 " "Converted the fan-out from the tri-state buffer \"74373:inst59\|70\" to the node \"inst294\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418630993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst59\|69 inst264 " "Converted the fan-out from the tri-state buffer \"74373:inst59\|69\" to the node \"inst264\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418630993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst59\|68 inst264 " "Converted the fan-out from the tri-state buffer \"74373:inst59\|68\" to the node \"inst264\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418630993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst71\|1 inst301 " "Converted the fan-out from the tri-state buffer \"74244:inst71\|1\" to the node \"inst301\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418630993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst71\|11 inst43 " "Converted the fan-out from the tri-state buffer \"74244:inst71\|11\" to the node \"inst43\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418630993 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74373:inst115\|67 FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|ram_block1a0 " "Converted the fan-out from the tri-state buffer \"74373:inst115\|67\" to the node \"FPGA_ROM_16K:inst44\|altsyncram:altsyncram_component\|altsyncram_c7c1:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418630993 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1573418630993 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst133\[3\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[3\] " "Converted the fan-out from the tri-state buffer \"inst133\[3\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[3\]\" into an OR gate" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst133\[0\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[0\] " "Converted the fan-out from the tri-state buffer \"inst133\[0\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[0\]\" into an OR gate" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst133\[1\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[1\] " "Converted the fan-out from the tri-state buffer \"inst133\[1\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[1\]\" into an OR gate" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst133\[6\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[6\] " "Converted the fan-out from the tri-state buffer \"inst133\[6\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[6\]\" into an OR gate" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst133\[2\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[2\] " "Converted the fan-out from the tri-state buffer \"inst133\[2\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[2\]\" into an OR gate" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst133\[4\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[4\] " "Converted the fan-out from the tri-state buffer \"inst133\[4\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[4\]\" into an OR gate" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst133\[5\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[5\] " "Converted the fan-out from the tri-state buffer \"inst133\[5\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[5\]\" into an OR gate" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst133\[7\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[7\] " "Converted the fan-out from the tri-state buffer \"inst133\[7\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[7\]\" into an OR gate" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6176 -5504 -5456 6208 "inst133" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1573418631003 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1573418631003 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst282\|12 74373:inst116\|12 " "Duplicate LATCH primitive \"74373b:inst282\|12\" merged with LATCH primitive \"74373:inst116\|12\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst282\|13 74373:inst116\|13 " "Duplicate LATCH primitive \"74373b:inst282\|13\" merged with LATCH primitive \"74373:inst116\|13\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst282\|15 74373:inst116\|15 " "Duplicate LATCH primitive \"74373b:inst282\|15\" merged with LATCH primitive \"74373:inst116\|15\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst282\|14 74373:inst116\|14 " "Duplicate LATCH primitive \"74373b:inst282\|14\" merged with LATCH primitive \"74373:inst116\|14\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst280\|13 74373:inst115\|13 " "Duplicate LATCH primitive \"74373b:inst280\|13\" merged with LATCH primitive \"74373:inst115\|13\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst280\|14 74373:inst115\|14 " "Duplicate LATCH primitive \"74373b:inst280\|14\" merged with LATCH primitive \"74373:inst115\|14\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst280\|15 74373:inst115\|15 " "Duplicate LATCH primitive \"74373b:inst280\|15\" merged with LATCH primitive \"74373:inst115\|15\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst280\|16 74373:inst115\|16 " "Duplicate LATCH primitive \"74373b:inst280\|16\" merged with LATCH primitive \"74373:inst115\|16\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst280\|17 74373:inst115\|17 " "Duplicate LATCH primitive \"74373b:inst280\|17\" merged with LATCH primitive \"74373:inst115\|17\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst280\|18 74373:inst115\|18 " "Duplicate LATCH primitive \"74373b:inst280\|18\" merged with LATCH primitive \"74373:inst115\|18\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 640 248 312 720 "18" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst280\|19 74373:inst115\|19 " "Duplicate LATCH primitive \"74373b:inst280\|19\" merged with LATCH primitive \"74373:inst115\|19\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 728 248 312 808 "19" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst280\|12 74373:inst115\|12 " "Duplicate LATCH primitive \"74373b:inst280\|12\" merged with LATCH primitive \"74373:inst115\|12\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst331\|15 74373b:inst261\|15 " "Duplicate LATCH primitive \"74373b:inst331\|15\" merged with LATCH primitive \"74373b:inst261\|15\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 376 248 312 456 "15" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst331\|12 74373b:inst261\|12 " "Duplicate LATCH primitive \"74373b:inst331\|12\" merged with LATCH primitive \"74373b:inst261\|12\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 112 248 312 192 "12" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst331\|13 74373b:inst261\|13 " "Duplicate LATCH primitive \"74373b:inst331\|13\" merged with LATCH primitive \"74373b:inst261\|13\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 200 248 312 280 "13" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst331\|14 74373b:inst261\|14 " "Duplicate LATCH primitive \"74373b:inst331\|14\" merged with LATCH primitive \"74373b:inst261\|14\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 288 248 312 368 "14" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst331\|16 74373b:inst261\|16 " "Duplicate LATCH primitive \"74373b:inst331\|16\" merged with LATCH primitive \"74373b:inst261\|16\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 464 248 312 544 "16" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "74373b:inst331\|17 74373b:inst261\|17 " "Duplicate LATCH primitive \"74373b:inst331\|17\" merged with LATCH primitive \"74373b:inst261\|17\"" {  } { { "74373b.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373b.bdf" { { 552 248 312 632 "17" "" } } } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1573418631003 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1573418631003 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 90 -1 0 } } { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 87 -1 0 } } { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 89 -1 0 } } { "vga80x40.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 60 -1 0 } } { "vga80x40.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/vga80x40.vhd" 61 -1 0 } } { "spi_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_master.vhd" 48 -1 0 } } { "spi_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_master.vhd" 68 -1 0 } } { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 1920 -6264 -6200 2000 "inst95" "" } } } } { "Components/Z80/T80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80s.vhd" 88 -1 0 } } { "Components/Z80/T80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 96 -1 0 } } { "Components/Z80/T80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 100 -1 0 } } { "Components/Z80/T80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 963 -1 0 } } { "Components/Z80/T80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Components/Z80/T80.vhd" 347 -1 0 } } { "spi_16bit_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_16bit_master.vhd" 68 -1 0 } } { "spi_16bit_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/spi_16bit_master.vhd" 48 -1 0 } } { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6136 -5936 -5872 6216 "inst124" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1573418631033 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1573418631033 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "inst143 inst143~_emulated inst143~1 " "Register \"inst143\" is converted into an equivalent circuit using register \"inst143~_emulated\" and latch \"inst143~1\"" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 14176 -5320 -5256 14256 "inst143" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573418631033 "|Z80_FPGA|inst143"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1573418631033 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_OUT_RAM_CS- GND " "Pin \"FPGA_OUT_RAM_CS-\" is stuck at GND" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6032 -5040 -4864 6048 "FPGA_OUT_RAM_CS-" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573418642345 "|Z80_FPGA|FPGA_OUT_RAM_CS-"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_OUT_RAM_A17 GND " "Pin \"FPGA_OUT_RAM_A17\" is stuck at GND" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6088 -5040 -4864 6104 "FPGA_OUT_RAM_A17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573418642345 "|Z80_FPGA|FPGA_OUT_RAM_A17"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_OUT_RAM_A18 GND " "Pin \"FPGA_OUT_RAM_A18\" is stuck at GND" {  } { { "Z80_FPGA.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/Z80_FPGA.bdf" { { 6152 -5032 -4856 6168 "FPGA_OUT_RAM_A18" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573418642345 "|Z80_FPGA|FPGA_OUT_RAM_A18"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573418642345 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573418642755 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_CHRY\|c\[3\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_CHRY\|c\[3\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRY\|c\[0\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRY\|c\[0\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRY\|c\[1\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRY\|c\[1\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRY\|c\[2\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRY\|c\[2\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRY\|c\[5\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRY\|c\[5\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[0\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[0\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[1\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[1\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[2\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[2\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[3\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[3\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[6\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_SCRX\|c\[6\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_CHRY\|c\[1\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_CHRY\|c\[1\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_CHRY\|c\[0\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_CHRY\|c\[0\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_VCTR\|c\[9\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_VCTR\|c\[9\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[9\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[9\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[8\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[8\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[4\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[4\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[3\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[3\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[0\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_HCTR\|c\[0\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_VCTR\|c\[3\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_VCTR\|c\[3\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_VCTR\|c\[2\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_VCTR\|c\[2\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_CHRX\|c\[2\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_CHRX\|c\[2\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_CHRX\|c\[1\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_CHRX\|c\[1\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga80x40:inst7\|ctrm:\\counters:U_CHRX\|c\[0\] Low " "Register vga80x40:inst7\|ctrm:\\counters:U_CHRX\|c\[0\] will power up to Low" {  } { { "ctrm.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/Z80_FPGA/ctrm.vhd" 50 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1573418643129 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1573418643129 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573418658012 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573418661889 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573418661889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4244 " "Implemented 4244 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573418663133 ""} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Implemented 110 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573418663133 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1573418663133 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4056 " "Implemented 4056 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573418663133 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1573418663133 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1573418663133 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573418663133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 135 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 135 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573418663286 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 12:44:23 2019 " "Processing ended: Sun Nov 10 12:44:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573418663286 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:40 " "Elapsed time: 00:01:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573418663286 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573418663286 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573418663286 ""}
