Here a design is made using ram and multiplier blocks for MAX 10 family chip. The design was compiled and report was analyzed. A revised design was made with increased performance and the results were compared using the revisions compare option in the quartus prime toolbox. Both the revisions were archived for easy sharing

The pipemult timing file contains sdc files with the existing project. Timing analyzer is used to analyze and pipemult.sdc file is generated with no timing errors.
