#! /home/ge45vuq/bin/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/ge45vuq/bin/lib/ivl/system.vpi";
:vpi_module "/home/ge45vuq/bin/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/ge45vuq/bin/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/ge45vuq/bin/lib/ivl/v2005_math.vpi";
:vpi_module "/home/ge45vuq/bin/lib/ivl/va_math.vpi";
:vpi_module "/home/ge45vuq/bin/lib/ivl/v2009.vpi";
S_0x555a510f5d00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555a510f5e90 .scope module, "tb" "tb" 3 59;
 .timescale -12 -12;
L_0x555a510ede40 .functor NOT 1, L_0x555a5112f7e0, C4<0>, C4<0>, C4<0>;
L_0x555a510ee1f0 .functor XOR 8, v0x555a510ee6b0_0, v0x555a5112e720_0, C4<00000000>, C4<00000000>;
L_0x555a510ee5e0 .functor XOR 8, L_0x555a510ee1f0, v0x555a510ee6b0_0, C4<00000000>, C4<00000000>;
v0x555a5112eb50_0 .net *"_ivl_2", 7 0, L_0x555a510ee1f0;  1 drivers
v0x555a5112ec50_0 .net *"_ivl_4", 7 0, L_0x555a510ee5e0;  1 drivers
v0x555a5112ed30_0 .net "a", 7 0, v0x555a510eef50_0;  1 drivers
v0x555a5112edd0_0 .net "b", 7 0, v0x555a5112db00_0;  1 drivers
v0x555a5112ee90_0 .net "c", 7 0, v0x555a5112dba0_0;  1 drivers
v0x555a5112efa0_0 .var "clk", 0 0;
v0x555a5112f040_0 .net "d", 7 0, v0x555a5112dce0_0;  1 drivers
v0x555a5112f0e0_0 .net "min_dut", 7 0, v0x555a5112e720_0;  1 drivers
v0x555a5112f1a0_0 .net "min_ref", 7 0, v0x555a510ee6b0_0;  1 drivers
v0x555a5112f240_0 .var/2u "stats1", 159 0;
v0x555a5112f300_0 .var/2u "strobe", 0 0;
v0x555a5112f3c0_0 .net "tb_match", 0 0, L_0x555a5112f7e0;  1 drivers
v0x555a5112f480_0 .net "tb_mismatch", 0 0, L_0x555a510ede40;  1 drivers
v0x555a5112f540_0 .net "wavedrom_enable", 0 0, v0x555a5112ddd0_0;  1 drivers
v0x555a5112f5e0_0 .net "wavedrom_title", 511 0, v0x555a5112de70_0;  1 drivers
L_0x555a5112f7e0 .cmp/eeq 8, v0x555a510ee6b0_0, L_0x555a510ee5e0;
S_0x555a510fd370 .scope module, "good1" "reference_module" 3 104, 3 4 0, S_0x555a510f5e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 8 "c";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "min";
v0x555a510f40e0_0 .net "a", 7 0, v0x555a510eef50_0;  alias, 1 drivers
v0x555a510f4180_0 .net "b", 7 0, v0x555a5112db00_0;  alias, 1 drivers
v0x555a510edeb0_0 .net "c", 7 0, v0x555a5112dba0_0;  alias, 1 drivers
v0x555a510ee260_0 .net "d", 7 0, v0x555a5112dce0_0;  alias, 1 drivers
v0x555a510ee6b0_0 .var "min", 7 0;
E_0x555a510fb900 .event anyedge, v0x555a510f40e0_0, v0x555a510f4180_0, v0x555a510edeb0_0, v0x555a510ee260_0;
S_0x555a5112d330 .scope module, "stim1" "stimulus_gen" 3 97, 3 22 0, S_0x555a510f5e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 8 "c";
    .port_info 4 /OUTPUT 8 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x555a510eef50_0 .var "a", 7 0;
v0x555a5112db00_0 .var "b", 7 0;
v0x555a5112dba0_0 .var "c", 7 0;
v0x555a5112dc40_0 .net "clk", 0 0, v0x555a5112efa0_0;  1 drivers
v0x555a5112dce0_0 .var "d", 7 0;
v0x555a5112ddd0_0 .var "wavedrom_enable", 0 0;
v0x555a5112de70_0 .var "wavedrom_title", 511 0;
E_0x555a510fc1c0/0 .event negedge, v0x555a5112dc40_0;
E_0x555a510fc1c0/1 .event posedge, v0x555a5112dc40_0;
E_0x555a510fc1c0 .event/or E_0x555a510fc1c0/0, E_0x555a510fc1c0/1;
E_0x555a510e66a0 .event negedge, v0x555a5112dc40_0;
E_0x555a510f8770 .event posedge, v0x555a5112dc40_0;
S_0x555a5112d680 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x555a5112d330;
 .timescale -12 -12;
v0x555a510eeb00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x555a5112d8e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x555a5112d330;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x555a5112e030 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x555a510f5e90;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 8 "c";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "min";
v0x555a5112e2e0_0 .net "a", 7 0, v0x555a510eef50_0;  alias, 1 drivers
v0x555a5112e410_0 .net "b", 7 0, v0x555a5112db00_0;  alias, 1 drivers
v0x555a5112e520_0 .net "c", 7 0, v0x555a5112dba0_0;  alias, 1 drivers
v0x555a5112e610_0 .net "d", 7 0, v0x555a5112dce0_0;  alias, 1 drivers
v0x555a5112e720_0 .var "min", 7 0;
E_0x555a510fbd50 .event anyedge, v0x555a510f40e0_0, v0x555a510f4180_0, v0x555a510ee260_0;
S_0x555a5112e8f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 120, 3 120 0, S_0x555a510f5e90;
 .timescale -12 -12;
E_0x555a5112ead0 .event anyedge, v0x555a5112f300_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x555a5112f300_0;
    %nor/r;
    %assign/vec4 v0x555a5112f300_0, 0;
    %wait E_0x555a5112ead0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x555a5112d330;
T_3 ;
    %pushi/vec4 16909060, 0, 32;
    %split/vec4 8;
    %assign/vec4 v0x555a5112dce0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x555a5112dba0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x555a5112db00_0, 0;
    %assign/vec4 v0x555a510eef50_0, 0;
    %wait E_0x555a510e66a0;
    %wait E_0x555a510f8770;
    %pushi/vec4 16909060, 0, 32;
    %split/vec4 8;
    %assign/vec4 v0x555a5112dce0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x555a5112dba0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x555a5112db00_0, 0;
    %assign/vec4 v0x555a510eef50_0, 0;
    %wait E_0x555a510f8770;
    %pushi/vec4 285344516, 0, 32;
    %split/vec4 8;
    %assign/vec4 v0x555a5112dce0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x555a5112dba0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x555a5112db00_0, 0;
    %assign/vec4 v0x555a510eef50_0, 0;
    %wait E_0x555a510f8770;
    %pushi/vec4 286393092, 0, 32;
    %split/vec4 8;
    %assign/vec4 v0x555a5112dce0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x555a5112dba0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x555a5112db00_0, 0;
    %assign/vec4 v0x555a510eef50_0, 0;
    %wait E_0x555a510f8770;
    %pushi/vec4 286397188, 0, 32;
    %split/vec4 8;
    %assign/vec4 v0x555a5112dce0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x555a5112dba0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x555a5112db00_0, 0;
    %assign/vec4 v0x555a510eef50_0, 0;
    %wait E_0x555a510f8770;
    %pushi/vec4 286397204, 0, 32;
    %split/vec4 8;
    %assign/vec4 v0x555a5112dce0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x555a5112dba0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x555a5112db00_0, 0;
    %assign/vec4 v0x555a510eef50_0, 0;
    %wait E_0x555a510e66a0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x555a5112d8e0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555a510fc1c0;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %split/vec4 8;
    %assign/vec4 v0x555a5112dce0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x555a5112dba0_0, 0;
    %split/vec4 8;
    %assign/vec4 v0x555a5112db00_0, 0;
    %assign/vec4 v0x555a510eef50_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x555a510fd370;
T_4 ;
Ewait_0 .event/or E_0x555a510fb900, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x555a510f40e0_0;
    %store/vec4 v0x555a510ee6b0_0, 0, 8;
    %load/vec4 v0x555a510f4180_0;
    %load/vec4 v0x555a510ee6b0_0;
    %cmp/u;
    %jmp/0xz  T_4.0, 5;
    %load/vec4 v0x555a510f4180_0;
    %store/vec4 v0x555a510ee6b0_0, 0, 8;
T_4.0 ;
    %load/vec4 v0x555a510edeb0_0;
    %load/vec4 v0x555a510ee6b0_0;
    %cmp/u;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0x555a510edeb0_0;
    %store/vec4 v0x555a510ee6b0_0, 0, 8;
T_4.2 ;
    %load/vec4 v0x555a510ee260_0;
    %load/vec4 v0x555a510ee6b0_0;
    %cmp/u;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0x555a510ee260_0;
    %store/vec4 v0x555a510ee6b0_0, 0, 8;
T_4.4 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x555a5112e030;
T_5 ;
Ewait_1 .event/or E_0x555a510fbd50, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x555a5112e2e0_0;
    %store/vec4 v0x555a5112e720_0, 0, 8;
    %load/vec4 v0x555a5112e410_0;
    %load/vec4 v0x555a5112e720_0;
    %cmp/u;
    %jmp/0xz  T_5.0, 5;
    %load/vec4 v0x555a5112e410_0;
    %store/vec4 v0x555a5112e720_0, 0, 8;
T_5.0 ;
    %load/vec4 v0x555a5112e610_0;
    %load/vec4 v0x555a5112e720_0;
    %cmp/u;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v0x555a5112e610_0;
    %store/vec4 v0x555a5112e720_0, 0, 8;
T_5.2 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555a510f5e90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555a5112efa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555a5112f300_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x555a510f5e90;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x555a5112efa0_0;
    %inv;
    %store/vec4 v0x555a5112efa0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x555a510f5e90;
T_8 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x555a5112dc40_0, v0x555a5112f480_0, v0x555a5112ed30_0, v0x555a5112edd0_0, v0x555a5112ee90_0, v0x555a5112f040_0, v0x555a5112f1a0_0, v0x555a5112f0e0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x555a510f5e90;
T_9 ;
    %load/vec4 v0x555a5112f240_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x555a5112f240_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x555a5112f240_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "min", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has no mismatches.", "min" {0 0 0};
T_9.1 ;
    %load/vec4 v0x555a5112f240_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x555a5112f240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 132 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 133 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x555a5112f240_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x555a5112f240_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 134 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x555a510f5e90;
T_10 ;
    %wait E_0x555a510fc1c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555a5112f240_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a5112f240_0, 4, 32;
    %load/vec4 v0x555a5112f3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x555a5112f240_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 145 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a5112f240_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555a5112f240_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a5112f240_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x555a5112f1a0_0;
    %load/vec4 v0x555a5112f1a0_0;
    %load/vec4 v0x555a5112f0e0_0;
    %xor;
    %load/vec4 v0x555a5112f1a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x555a5112f240_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 149 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a5112f240_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x555a5112f240_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555a5112f240_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "conditional_tb.v";
    "conditional.v";
