Version 4
SHEET 1 880 856
WIRE -128 96 -256 96
WIRE 208 96 -128 96
WIRE 112 128 -16 128
WIRE -128 144 -128 96
WIRE 640 144 304 144
WIRE 640 176 640 144
WIRE 768 176 640 176
WIRE 784 176 768 176
WIRE 112 192 -16 192
WIRE -256 320 -256 96
WIRE 240 320 -256 320
WIRE 240 432 240 320
WIRE 128 480 32 480
WIRE 128 512 32 512
WIRE 128 544 32 544
FLAG -128 224 0
FLAG 768 176 s[0:4]
IOPIN 768 176 Out
FLAG -16 128 B[0:3]
IOPIN -16 128 In
FLAG -16 192 A[0:3]
IOPIN -16 192 In
FLAG 352 496 cout
FLAG 352 528 s
FLAG 128 480 a
FLAG 128 512 b
FLAG 128 544 c
SYMBOL s_4bit_adder 208 160 R0
SYMATTR InstName X1
SYMBOL voltage -128 128 R0
SYMATTR InstName Vdd
SYMATTR Value 5
SYMBOL s_full_adder 240 512 R0
SYMATTR InstName X2
TEXT 128 -64 Left 2 !.lib DetailedModel.mod
TEXT -160 -160 Left 2 !.inc fourSource.txt
TEXT -48 -16 Left 2 !.tran 256u
TEXT -160 704 Left 2 !Va_ha a 0 PULSE(0 5 0 100p 100p 4u  8u 8)
TEXT -144 752 Left 2 !Vb_ha b 0 PULSE(0 5 0 100p 100p 8u  16u 8)
TEXT -152 840 Left 2 !Vc_ha c 0 PULSE(0 5 0 100p 100p 2u  4u 8)
