#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55b777874cf0 .scope module, "tb_fullAdd" "tb_fullAdd" 2 68;
 .timescale 0 0;
v0x55b7778ca590_0 .var "Data_in_A", 0 0;
v0x55b7778ca650_0 .var "Data_in_B", 0 0;
v0x55b7778ca760_0 .var "Data_in_C", 0 0;
v0x55b7778ca850_0 .net "Data_out_Carry", 0 0, L_0x55b7778cae90;  1 drivers
v0x55b7778ca8f0_0 .net "Data_out_Sum", 0 0, L_0x55b7778cade0;  1 drivers
S_0x55b777874e80 .scope module, "uut" "full_adder" 2 80, 2 22 0, S_0x55b777874cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Data_in_A";
    .port_info 1 /INPUT 1 "Data_in_B";
    .port_info 2 /INPUT 1 "Data_in_C";
    .port_info 3 /OUTPUT 1 "Data_out_Sum";
    .port_info 4 /OUTPUT 1 "Data_out_Carry";
L_0x55b7778cade0 .functor BUFZ 1, L_0x55b7778caba0, C4<0>, C4<0>, C4<0>;
L_0x55b7778cae90 .functor OR 1, L_0x55b7778caa50, L_0x55b7778cacc0, C4<0>, C4<0>;
v0x55b7778c9e40_0 .net "Data_in_A", 0 0, v0x55b7778ca590_0;  1 drivers
v0x55b7778c9f00_0 .net "Data_in_B", 0 0, v0x55b7778ca650_0;  1 drivers
v0x55b7778c9fd0_0 .net "Data_in_C", 0 0, v0x55b7778ca760_0;  1 drivers
v0x55b7778ca0d0_0 .net "Data_out_Carry", 0 0, L_0x55b7778cae90;  alias, 1 drivers
v0x55b7778ca170_0 .net "Data_out_Sum", 0 0, L_0x55b7778cade0;  alias, 1 drivers
v0x55b7778ca260_0 .net "ha1_carry", 0 0, L_0x55b7778caa50;  1 drivers
v0x55b7778ca300_0 .net "ha1_sum", 0 0, L_0x55b7778ca9e0;  1 drivers
v0x55b7778ca3f0_0 .net "ha2_carry", 0 0, L_0x55b7778cacc0;  1 drivers
v0x55b7778ca490_0 .net "ha2_sum", 0 0, L_0x55b7778caba0;  1 drivers
S_0x55b7778b07d0 .scope module, "ha1" "half_adder" 2 46, 2 1 0, S_0x55b777874e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Data_in_A";
    .port_info 1 /INPUT 1 "Data_in_B";
    .port_info 2 /OUTPUT 1 "Data_out_Sum";
    .port_info 3 /OUTPUT 1 "Data_out_Carry";
L_0x55b7778ca9e0 .functor XOR 1, v0x55b7778ca590_0, v0x55b7778ca650_0, C4<0>, C4<0>;
L_0x55b7778caa50 .functor AND 1, v0x55b7778ca590_0, v0x55b7778ca650_0, C4<1>, C4<1>;
v0x55b7778b0a20_0 .net "Data_in_A", 0 0, v0x55b7778ca590_0;  alias, 1 drivers
v0x55b7778c95b0_0 .net "Data_in_B", 0 0, v0x55b7778ca650_0;  alias, 1 drivers
v0x55b7778c9670_0 .net "Data_out_Carry", 0 0, L_0x55b7778caa50;  alias, 1 drivers
v0x55b7778c9710_0 .net "Data_out_Sum", 0 0, L_0x55b7778ca9e0;  alias, 1 drivers
S_0x55b7778c9850 .scope module, "ha2" "half_adder" 2 54, 2 1 0, S_0x55b777874e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Data_in_A";
    .port_info 1 /INPUT 1 "Data_in_B";
    .port_info 2 /OUTPUT 1 "Data_out_Sum";
    .port_info 3 /OUTPUT 1 "Data_out_Carry";
L_0x55b7778caba0 .functor XOR 1, v0x55b7778ca760_0, L_0x55b7778ca9e0, C4<0>, C4<0>;
L_0x55b7778cacc0 .functor AND 1, v0x55b7778ca760_0, L_0x55b7778ca9e0, C4<1>, C4<1>;
v0x55b7778c9ac0_0 .net "Data_in_A", 0 0, v0x55b7778ca760_0;  alias, 1 drivers
v0x55b7778c9b80_0 .net "Data_in_B", 0 0, L_0x55b7778ca9e0;  alias, 1 drivers
v0x55b7778c9c40_0 .net "Data_out_Carry", 0 0, L_0x55b7778cacc0;  alias, 1 drivers
v0x55b7778c9d10_0 .net "Data_out_Sum", 0 0, L_0x55b7778caba0;  alias, 1 drivers
    .scope S_0x55b777874cf0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7778ca590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7778ca650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7778ca760_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7778ca590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7778ca650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7778ca760_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7778ca590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7778ca650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7778ca760_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7778ca590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7778ca650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7778ca760_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7778ca590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7778ca650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7778ca760_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7778ca590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7778ca650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7778ca760_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7778ca590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7778ca650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b7778ca760_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7778ca590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7778ca650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b7778ca760_0, 0, 1;
    %delay 100, 0;
    %end;
    .thread T_0;
    .scope S_0x55b777874cf0;
T_1 ;
    %vpi_call 2 102 "$display", "%d\011%d\011%d\011%d\011%d", v0x55b7778ca590_0, v0x55b7778ca650_0, v0x55b7778ca760_0, v0x55b7778ca8f0_0, v0x55b7778ca850_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55b777874cf0;
T_2 ;
    %vpi_call 2 106 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 107 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55b777874cf0;
T_3 ;
    %delay 1000, 0;
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "fulladder.v";
