{"vcs1":{"timestamp_begin":1678937843.123721943, "rt":0.39, "ut":0.13, "st":0.09}}
{"vcselab":{"timestamp_begin":1678937843.576248837, "rt":0.41, "ut":0.23, "st":0.09}}
{"link":{"timestamp_begin":1678937844.046354449, "rt":0.24, "ut":0.08, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678937842.817701033}
{"VCS_COMP_START_TIME": 1678937842.817701033}
{"VCS_COMP_END_TIME": 1678937844.352331823}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338232}}
{"stitch_vcselab": {"peak_mem": 238956}}
