EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 6 22
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2950 1450 1150 600 
U 6109916F
F0 "sheet61099168" 50
F1 "CITIROC.sch" 50
F2 "TRIG[0..31]" O R 4100 1600 50 
F3 "SIPM[0..31]" I L 2950 1600 50 
F4 "D_PROBE" O R 4100 1850 50 
F5 "A_PROBE" O R 4100 1750 50 
F6 "CCTL[0..3]" I L 2950 1700 50 
F7 "SROUT" O R 4100 2000 50 
F8 "SRCLK" I L 2950 1900 50 
F9 "SRIN" I L 2950 2000 50 
$EndSheet
Text Label 2400 1600 0    50   ~ 0
SIPM[0..31]
Wire Bus Line
	2950 2450 2300 2450
Entry Bus Bus
	2200 2350 2300 2450
Text Label 2300 2450 0    50   ~ 0
SIPM[32..63]
Entry Bus Bus
	2200 3200 2300 3300
Text Label 2300 3300 0    50   ~ 0
SIPM[64..95]
Wire Bus Line
	2300 1600 2950 1600
Entry Bus Bus
	2200 1500 2300 1600
Wire Bus Line
	2200 1300 2100 1300
Text HLabel 2100 1300 0    50   Input ~ 0
SIPM[0..195]
Wire Bus Line
	4100 1600 4800 1600
Text Label 4200 1600 0    50   ~ 0
TRIG[0..31]
Wire Bus Line
	4100 2450 4800 2450
Text Label 4200 2450 0    50   ~ 0
TRIG[32..63]
Text Label 4200 3300 0    50   ~ 0
TRIG[64..95]
Entry Bus Bus
	4800 1600 4900 1500
Entry Bus Bus
	4800 2450 4900 2350
Entry Bus Bus
	4800 3300 4900 3200
Wire Bus Line
	4900 1300 5050 1300
Text HLabel 5050 1300 2    50   Output ~ 0
TRIG[0..95]
Wire Bus Line
	2950 1700 2050 1700
Wire Bus Line
	2300 3300 2950 3300
Wire Bus Line
	4100 3300 4800 3300
Wire Bus Line
	2950 3400 2050 3400
Wire Bus Line
	2950 2550 2050 2550
Wire Bus Line
	2050 2550 2050 1700
Wire Bus Line
	2050 2550 2050 3400
Connection ~ 2050 2550
Wire Bus Line
	2050 1700 1950 1700
Connection ~ 2050 1700
Text HLabel 1950 1700 0    50   Input ~ 0
CCTRL[0..4]
Entry Wire Line
	5100 1850 5000 1750
Entry Wire Line
	5100 2700 5000 2600
Entry Wire Line
	5100 3550 5000 3450
Wire Wire Line
	5000 1750 4100 1750
Wire Wire Line
	5000 2600 4100 2600
Wire Wire Line
	5000 3450 4100 3450
Text Label 4200 1750 0    50   ~ 0
APROBE0
Text Label 4200 2600 0    50   ~ 0
APROBE1
Text Label 4200 3450 0    50   ~ 0
APROBE2
Wire Bus Line
	5400 3750 5100 3750
Text HLabel 5400 3750 2    50   Output ~ 0
APROBE[0..5]
Entry Wire Line
	5250 1950 5150 1850
Entry Wire Line
	5250 2800 5150 2700
Entry Wire Line
	5250 3650 5150 3550
Text Label 4200 1850 0    50   ~ 0
DPROBE0
Text Label 4200 2700 0    50   ~ 0
DPROBE1
Text Label 4200 3550 0    50   ~ 0
DPROBE2
Wire Bus Line
	5400 3850 5250 3850
Text HLabel 5400 3850 2    50   Output ~ 0
DPROBE[0..5]
Entry Wire Line
	1850 1900 1950 1800
Entry Wire Line
	1850 2800 1950 2700
Entry Wire Line
	1850 3650 1950 3550
Wire Wire Line
	1950 1800 2950 1800
Wire Wire Line
	1950 2700 2950 2700
Wire Wire Line
	1950 3550 2950 3550
Text Label 2400 1800 0    50   ~ 0
SRCLK0
Text Label 2400 2700 0    50   ~ 0
SRCLK1
Text Label 2400 3550 0    50   ~ 0
SRCLK2
Wire Bus Line
	1750 3800 1850 3800
Text HLabel 1750 3800 0    50   Input ~ 0
SRCLK[0..5]
Text HLabel 1700 2000 0    50   Input ~ 0
SRIN
Wire Wire Line
	1700 2000 2850 2000
Wire Wire Line
	2850 2000 2850 2850
Wire Wire Line
	2850 2850 2950 2850
Connection ~ 2850 2000
Wire Wire Line
	2850 2000 2950 2000
Wire Wire Line
	2850 2850 2850 3700
Wire Wire Line
	2850 3700 2950 3700
Connection ~ 2850 2850
Wire Wire Line
	4100 1850 5150 1850
Wire Wire Line
	4100 2700 5150 2700
Wire Wire Line
	4100 3550 5150 3550
Wire Bus Line
	2200 1300 2200 3200
Wire Bus Line
	4900 1300 4900 3200
Wire Bus Line
	5100 1850 5100 3750
Wire Bus Line
	5250 1950 5250 3850
Wire Bus Line
	1850 1900 1850 3800
$EndSCHEMATC
