verilog work "lab4_1.v"
verilog work "testbench_RAM.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
