VCD info: dumpfile cpu_tb.vcd opened for output.

════════════════════════════════════════════════════════════════
  ARM CPU Testbench  -  Selection Sort (sort.s)
  Bootstrap initialises SP/LR/FP via real instructions
════════════════════════════════════════════════════════════════
  SP_INIT     = 0x00000400
  Expected FP = 0x000003fc
  Array base  = 0x000003c4  (word 0x000000f1)
════════════════════════════════════════════════════════════════

[50000] Reset released.

────────────────────────────────────────────────────────────────────────────────
[C0001] IF: PC=0x00000000  |  ID: instr=0xe3a0b000 valid=0  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000000 rd=0 wr=0 wdata=0xxxxxxxxx rdata=0xe3a0b000
        ID READ: Rn[R0]=0xxxxxxxxx  Rm[R0]=0xxxxxxxxx  R3port[R0]=0xxxxxxxxx | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0001] IF: PC=0x00000004  |  ID: instr=0xe3a0b000 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R11 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000000 rd=0 wr=0 wdata=0xxxxxxxxx rdata=0xe3a0b000
        ID READ: Rn[R0]=0xxxxxxxxx  Rm[R0]=0xxxxxxxxx  R3port[R0]=0xxxxxxxxx | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xxxxxxxxx rm_fwd=0xxxxxxxxx rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0xxxxxxxxx b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R11 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0003] IF: PC=0x00000008  |  ID: instr=0xe3e0e000 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R11 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000000 rd=0 wr=0 wdata=0xxxxxxxxx rdata=0xe3a0b000
        ID READ: Rn[R0]=0xxxxxxxxx  Rm[R0]=0xxxxxxxxx  R3port[R0]=0xxxxxxxxx | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xxxxxxxxx rm_fwd=0xxxxxxxxx rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0xxxxxxxxx b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R11 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R11 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0003] IF: PC=0x0000000c  |  ID: instr=0xe1a00000 valid=1  |  EX: alu_res=0xffffffff  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R14 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000000 rd=0 wr=0 wdata=0xxxxxxxxx rdata=0xe3a0b000
        ID READ: Rn[R0]=0xxxxxxxxx  Rm[R0]=0xxxxxxxxx  R3port[R0]=0xxxxxxxxx | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xxxxxxxxx rm_fwd=0xxxxxxxxx rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0xxxxxxxxx b=0x00000000 op=1111 => res=0xffffffff flags=1000 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R14 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R11 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R11 en1=0 wr2=R0 en2=0 | load_data=0xe3a0b000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0005] IF: PC=0x00000010  |  ID: instr=0xe3a0db01 valid=1  |  EX: alu_res=0xxxxxxxxx  |  MEM: addr=0xffffffff  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000000 rd=0 wr=0 wdata=0x00000000 rdata=0xe3a0b000
        ID READ: Rn[R0]=0xxxxxxxxx  Rm[R1]=0xxxxxxxxx  R3port[R11]=0x00000000 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xxxxxxxxx rm_fwd=0xxxxxxxxx rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0xxxxxxxxx b=0xxxxxxxxx op=1101 => res=0xxxxxxxxx flags=xx00 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R0 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0xffffffff addr=0xffffffff store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R14 en1=1 wr2=R0 en2=0
        DMEM READ:  [0xffffffff] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R11 en1=1 wr2=R0 en2=0 | load_data=0xe3a0b000
        RF WRITE: port1: R11<=0x00000000 | port2: R11<=0x00000000  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=xx00
────────────────────────────────────────────────────────────────────────────────
[C0005] IF: PC=0x00000014  |  ID: instr=0xe92d4800 valid=1  |  EX: alu_res=0x00000400  |  MEM: addr=0xxxxxxxxx  |  WB: data1=0xffffffff
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R13 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000000 rd=0 wr=0 wdata=0xxxxxxxxx rdata=0x00000000
        ID READ: Rn[R13]=0xxxxxxxxx  Rm[R0]=0xxxxxxxxx  R3port[R8]=0xxxxxxxxx | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xxxxxxxxx rm_fwd=0xxxxxxxxx rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xxxxxxxxx b=0x00000400 op=1101 => res=0x00000400 flags=0000 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R13 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0xxxxxxxxx addr=0xxxxxxxxx store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=1 wr2=R0 en2=0
        DMEM READ:  [0xxxxxxxxx] => 0x00000000
        WB: sel=000 data1=0xffffffff data2=0xffffffff | wr1=R14 en1=1 wr2=R0 en2=0 | load_data=0x00000000
        RF WRITE: port1: R14<=0xffffffff | port2: R14<=0xffffffff  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0007] IF: PC=0x00000018  |  ID: instr=0xe28db004 valid=1  |  EX: alu_res=0xxxxxxxxx  |  MEM: addr=0x00000400  |  WB: data1=0xxxxxxxxx
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R4 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000000 rd=0 wr=0 wdata=0xxxxxxxxx rdata=0xxxxxxxxx
        ID READ: Rn[R13]=0xxxxxxxxx  Rm[R4]=0xxxxxxxxx  R3port[R0]=0xxxxxxxxx | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000400 rm_fwd=0xxxxxxxxx rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x00000400 b=0xxxxxxxxx op=0100 => res=0xxxxxxxxx flags=xxxx | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R4 en1=0 wr2=R13 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000400 addr=0x00000400 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R13 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x00000400] => 0xxxxxxxxx
        WB: sel=000 data1=0xxxxxxxxx data2=0xxxxxxxxx | wr1=R0 en1=1 wr2=R0 en2=0 | load_data=0xxxxxxxxx
        RF WRITE: port1: R0<=0xxxxxxxxx | port2: R0<=0xxxxxxxxx  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=xxxx
────────────────────────────────────────────────────────────────────────────────
[C0007] IF: PC=0x0000001c  |  ID: instr=0xe24dd038 valid=1  |  EX: alu_res=0x00000404  |  MEM: addr=0xxxxxxxxx  |  WB: data1=0x00000400
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R11 idex_we=1
        BDTU: state=IDLE    busy=1 start=1 | addr=0x00000000 rd=0 wr=0 wdata=0xxxxxxxxx rdata=0x00000000
        ID READ: Rn[R13]=0xxxxxxxxx  Rm[R8]=0xxxxxxxxx  R3port[R0]=0xxxxxxxxx | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=ME/WB  fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000400 rm_fwd=0xxxxxxxxx rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x00000400 b=0x00000004 op=0100 => res=0x00000404 flags=0000 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R11 en1=1 wr2=R13 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0xxxxxxxxx addr=0xxxxxxxxx store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R4 en1=0 wr2=R13 en2=0
        DMEM READ:  [0x00000000] => 0x00000000
        WB: sel=000 data1=0x00000400 data2=0x00000400 | wr1=R13 en1=1 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
        REGS: R0=xxxxxxxx R1=xxxxxxxx R2=xxxxxxxx R3=xxxxxxxx SP=xxxxxxxx FP=00000000 LR=ffffffff
────────────────────────────────────────────────────────────────────────────────
[C0009] IF: PC=0x0000001c  |  ID: instr=0xe24dd038 valid=1  |  EX: alu_res=0xxxxxxxxx  |  MEM: addr=0xxxxxxxxx  |  WB: data1=0xxxxxxxxx
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R11 idex_we=1
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x000003f8 rd=0 wr=1 wdata=0x00000000 rdata=0xe3a0b000
        ID READ: Rn[R13]=0xxxxxxxxx  Rm[R8]=0xxxxxxxxx  R3port[R11]=0x00000000 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xxxxxxxxx rm_fwd=0xxxxxxxxx rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0xxxxxxxxx b=0x00000004 op=0100 => res=0xxxxxxxxx flags=xxxx | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R11 en1=1 wr2=R13 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0xxxxxxxxx addr=0xxxxxxxxx store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R4 en1=0 wr2=R13 en2=0
        DMEM WRITE: [0x000003f8] <= 0x00000000  size=10
        DMEM READ:  [0x000003f8] => 0xe3a0b000
        WB: sel=000 data1=0xxxxxxxxx data2=0xxxxxxxxx | wr1=R4 en1=0 wr2=R13 en2=0 | load_data=0xe3a0b000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=xxxx
────────────────────────────────────────────────────────────────────────────────
[C0009] IF: PC=0x0000001c  |  ID: instr=0xe24dd038 valid=1  |  EX: alu_res=0xxxxxxxxx  |  MEM: addr=0xxxxxxxxx  |  WB: data1=0xxxxxxxxx
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R11 idex_we=1
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x000003fc rd=0 wr=1 wdata=0xffffffff rdata=0x00000000
        ID READ: Rn[R13]=0xxxxxxxxx  Rm[R8]=0xxxxxxxxx  R3port[R14]=0xffffffff | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xxxxxxxxx rm_fwd=0xxxxxxxxx rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0xxxxxxxxx b=0x00000004 op=0100 => res=0xxxxxxxxx flags=xxxx | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R11 en1=1 wr2=R13 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0xxxxxxxxx addr=0xxxxxxxxx store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R4 en1=0 wr2=R13 en2=0
        DMEM WRITE: [0x000003fc] <= 0xffffffff  size=10
        DMEM READ:  [0x000003fc] => 0x00000000
        WB: sel=000 data1=0xxxxxxxxx data2=0xxxxxxxxx | wr1=R4 en1=0 wr2=R13 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=xxxx
────────────────────────────────────────────────────────────────────────────────
[C0011] IF: PC=0x0000001c  |  ID: instr=0xe24dd038 valid=1  |  EX: alu_res=0x000003fc  |  MEM: addr=0xxxxxxxxx  |  WB: data1=0xxxxxxxxx
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R11 idex_we=1
        BDTU: state=BDT_WB  busy=1 start=1 | addr=0x00000400 rd=0 wr=0 wdata=0xxxxxxxxx rdata=0x00000000
        BDTU WR: port1: R0<=0x00000000 en=0 | port2: R13<=0x000003f8 en=1
        ID READ: Rn[R13]=0x000003f8  Rm[R8]=0xxxxxxxxx  R3port[R0]=0xxxxxxxxx | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=BDTU_2 fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003f8 rm_fwd=0xxxxxxxxx rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x000003f8 b=0x00000004 op=0100 => res=0x000003fc flags=0000 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R11 en1=1 wr2=R13 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0xxxxxxxxx addr=0xxxxxxxxx store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R4 en1=0 wr2=R13 en2=0
        DMEM READ:  [0x00000400] => 0x00000000
        WB: sel=000 data1=0xxxxxxxxx data2=0xxxxxxxxx | wr1=R4 en1=0 wr2=R13 en2=0 | load_data=0x00000000
        RF WRITE: port1: R13<=0x000003f8 | port2: R13<=0x000003f8  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0011] IF: PC=0x0000001c  |  ID: instr=0xe24dd038 valid=1  |  EX: alu_res=0x000003fc  |  MEM: addr=0xxxxxxxxx  |  WB: data1=0xxxxxxxxx
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R11 idex_we=1
        BDTU: state=DONE    busy=0 start=1 | addr=0x00000400 rd=0 wr=0 wdata=0xxxxxxxxx rdata=0x00000000
        BDTU WR: port1: R0<=0x00000000 en=0 | port2: R13<=0x000003f8 en=1
        ID READ: Rn[R13]=0x000003f8  Rm[R8]=0xxxxxxxxx  R3port[R0]=0xxxxxxxxx | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=BDTU_2 fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003f8 rm_fwd=0xxxxxxxxx rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x000003f8 b=0x00000004 op=0100 => res=0x000003fc flags=0000 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R11 en1=1 wr2=R13 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0xxxxxxxxx addr=0xxxxxxxxx store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R4 en1=0 wr2=R13 en2=0
        DMEM READ:  [0xxxxxxxxx] => 0x00000000
        WB: sel=000 data1=0xxxxxxxxx data2=0xxxxxxxxx | wr1=R4 en1=0 wr2=R13 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0013] IF: PC=0x00000020  |  ID: instr=0xe59f3104 valid=1  |  EX: alu_res=0x000003c0  |  MEM: addr=0x000003f8  |  WB: data1=0xxxxxxxxx
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R13 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000400 rd=0 wr=0 wdata=0xxxxxxxxx rdata=0xxxxxxxxx
        ID READ: Rn[R15]=0xxxxxxxxx  Rm[R4]=0xxxxxxxxx  R3port[R1]=0xxxxxxxxx | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003f8 rm_fwd=0xxxxxxxxx rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x000003f8 b=0x00000038 op=0010 => res=0x000003c0 flags=0010 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R13 en1=1 wr2=R13 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003fc addr=0x000003f8 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R11 en1=1 wr2=R13 en2=0
        DMEM READ:  [0x000003f8] => 0xxxxxxxxx
        WB: sel=000 data1=0xxxxxxxxx data2=0xxxxxxxxx | wr1=R4 en1=0 wr2=R13 en2=0 | load_data=0xxxxxxxxx
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0013] IF: PC=0x00000024  |  ID: instr=0xe24bc038 valid=1  |  EX: alu_res=0x00000128  |  MEM: addr=0x000003f8  |  WB: data1=0x000003fc
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000400 rd=0 wr=0 wdata=0xxxxxxxxx rdata=0x00000000
        ID READ: Rn[R11]=0x000003fc  Rm[R8]=0xxxxxxxxx  R3port[R0]=0xxxxxxxxx | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000024 rm_fwd=0xxxxxxxxx rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x00000024 b=0x00000104 op=0100 => res=0x00000128 flags=0000 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R3 en1=1 wr2=R15 en2=0 | mem_rd=1 mem_wr=0 wb_sel=001 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003c0 addr=0x000003f8 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R13 en1=1 wr2=R13 en2=0
        DMEM READ:  [0x000003f8] => 0x00000000
        WB: sel=000 data1=0x000003fc data2=0x000003fc | wr1=R11 en1=1 wr2=R13 en2=0 | load_data=0x00000000
        RF WRITE: port1: R11<=0x000003fc | port2: R11<=0x000003fc  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0015] IF: PC=0x00000028  |  ID: instr=0xe1a0e003 valid=1  |  EX: alu_res=0x000003c4  |  MEM: addr=0x00000128  |  WB: data1=0x000003c0
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R12 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000400 rd=0 wr=0 wdata=0xxxxxxxxx rdata=0x00000000
        ID READ: Rn[R0]=0xxxxxxxxx  Rm[R3]=0xxxxxxxxx  R3port[R0]=0xxxxxxxxx | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003fc rm_fwd=0xxxxxxxxx rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x000003fc b=0x00000038 op=0010 => res=0x000003c4 flags=0010 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R12 en1=1 wr2=R11 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000128 addr=0x00000128 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R15 en2=0
        DMEM READ:  [0x00000128] => 0x00000000
        WB: sel=000 data1=0x000003c0 data2=0x000003c0 | wr1=R13 en1=1 wr2=R13 en2=0 | load_data=0x00000000
        RF WRITE: port1: R13<=0x000003c0 | port2: R13<=0x000003c0  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0015] IF: PC=0x0000002c  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0x0000012c  |  MEM: addr=0x000003fc  |  WB: data1=0x0000012c
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R14 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000400 rd=0 wr=0 wdata=0xxxxxxxxx rdata=0x0000012c
        ID READ: Rn[R14]=0xffffffff  Rm[R15]=0xxxxxxxxx  R3port[R0]=0xxxxxxxxx | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=ME/WB  fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xxxxxxxxx rm_fwd=0x0000012c rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0xxxxxxxxx b=0x0000012c op=1101 => res=0x0000012c flags=0000 | shift_out=0x0000012c cout=0
        EX CTL: wr1=R14 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003c4 addr=0x000003fc store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R12 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x000003fc] => 0x0000012c
        WB: sel=001 data1=0x0000012c data2=0x00000128 | wr1=R3 en1=1 wr2=R15 en2=0 | load_data=0x0000012c
        RF WRITE: port1: R3<=0x0000012c | port2: R3<=0x0000012c  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0017] IF: PC=0x00000030  |  ID: instr=0xe8ac000f valid=1  |  EX: alu_res=0x0000015c  |  MEM: addr=0x0000012c  |  WB: data1=0x000003c4
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x00000400 rd=0 wr=0 wdata=0xxxxxxxxx rdata=0xffffffff
        ID READ: Rn[R12]=0x000003c4  Rm[R15]=0xxxxxxxxx  R3port[R0]=0xxxxxxxxx | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x0000012c rm_fwd=0x00000030 rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x0000012c b=0x00000030 op=0100 => res=0x0000015c flags=0000 | shift_out=0x00000030 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000012c addr=0x0000012c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R14 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x0000012c] => 0xffffffff
        WB: sel=000 data1=0x000003c4 data2=0x000003c4 | wr1=R12 en1=1 wr2=R11 en2=0 | load_data=0xffffffff
        RF WRITE: port1: R12<=0x000003c4 | port2: R12<=0x000003c4  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0017] IF: PC=0x00000034  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0x000003f8  |  MEM: addr=0x0000012c  |  WB: data1=0x0000012c
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=1 start=1 | addr=0x00000400 rd=0 wr=0 wdata=0xxxxxxxxx rdata=0x00000143
        ID READ: Rn[R14]=0xffffffff  Rm[R15]=0xxxxxxxxx  R3port[R0]=0xxxxxxxxx | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003c4 rm_fwd=0x00000034 rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x000003c4 b=0x00000034 op=0100 => res=0x000003f8 flags=0000 | shift_out=0x00000034 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000015c addr=0x0000012c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000400] => 0x00000143
        WB: sel=000 data1=0x0000012c data2=0x0000012c | wr1=R14 en1=1 wr2=R0 en2=0 | load_data=0x00000143
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
        REGS: R0=xxxxxxxx R1=xxxxxxxx R2=xxxxxxxx R3=0000012c SP=000003c0 FP=000003fc LR=ffffffff
────────────────────────────────────────────────────────────────────────────────
[C0019] IF: PC=0x00000034  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0x000003f8  |  MEM: addr=0x0000012c  |  WB: data1=0x0000015c
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x0000012c rd=1 wr=0 wdata=0xxxxxxxxx rdata=0x00000000
        ID READ: Rn[R14]=0xffffffff  Rm[R15]=0xxxxxxxxx  R3port[R0]=0xxxxxxxxx | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003c4 rm_fwd=0x00000034 rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x000003c4 b=0x00000034 op=0100 => res=0x000003f8 flags=0000 | shift_out=0x00000034 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000015c addr=0x0000012c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000012c] => 0x00000000
        WB: sel=000 data1=0x0000015c data2=0x0000015c | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0019] IF: PC=0x00000034  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0x000003f8  |  MEM: addr=0x0000012c  |  WB: data1=0x0000015c
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000130 rd=1 wr=0 wdata=0x00000143 rdata=0x00000143
        BDTU WR: port1: R0<=0x00000143 en=1 | port2: R14<=0x0000013c en=0
        ID READ: Rn[R14]=0xffffffff  Rm[R15]=0xxxxxxxxx  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003c4 rm_fwd=0x00000034 rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x000003c4 b=0x00000034 op=0100 => res=0x000003f8 flags=0000 | shift_out=0x00000034 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000015c addr=0x0000012c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000130] => 0x00000143
        WB: sel=000 data1=0x0000015c data2=0x0000015c | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000143
        RF WRITE: port1: R0<=0x00000143 | port2: R0<=0x00000143  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0021] IF: PC=0x00000034  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0x000003f8  |  MEM: addr=0x0000012c  |  WB: data1=0x0000015c
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000134 rd=1 wr=0 wdata=0x00000143 rdata=0x0000007b
        BDTU WR: port1: R1<=0x0000007b en=1 | port2: R14<=0x0000013c en=0
        ID READ: Rn[R14]=0xffffffff  Rm[R15]=0xxxxxxxxx  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003c4 rm_fwd=0x00000034 rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x000003c4 b=0x00000034 op=0100 => res=0x000003f8 flags=0000 | shift_out=0x00000034 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000015c addr=0x0000012c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000134] => 0x0000007b
        WB: sel=000 data1=0x0000015c data2=0x0000015c | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x0000007b
        RF WRITE: port1: R1<=0x0000007b | port2: R1<=0x0000007b  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0021] IF: PC=0x00000034  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0x000003f8  |  MEM: addr=0x0000012c  |  WB: data1=0x0000015c
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000138 rd=1 wr=0 wdata=0x00000143 rdata=0xfffffe39
        BDTU WR: port1: R2<=0xfffffe39 en=1 | port2: R14<=0x0000013c en=0
        ID READ: Rn[R14]=0xffffffff  Rm[R15]=0xxxxxxxxx  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003c4 rm_fwd=0x00000034 rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x000003c4 b=0x00000034 op=0100 => res=0x000003f8 flags=0000 | shift_out=0x00000034 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000015c addr=0x0000012c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000138] => 0xfffffe39
        WB: sel=000 data1=0x0000015c data2=0x0000015c | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0xfffffe39
        RF WRITE: port1: R2<=0xfffffe39 | port2: R2<=0xfffffe39  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0023] IF: PC=0x00000034  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0x000003f8  |  MEM: addr=0x0000012c  |  WB: data1=0x0000015c
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_LST busy=1 start=1 | addr=0x0000013c rd=0 wr=0 wdata=0x00000143 rdata=0x00000002
        BDTU WR: port1: R3<=0x00000002 en=1 | port2: R14<=0x0000013c en=0
        ID READ: Rn[R14]=0xffffffff  Rm[R15]=0xxxxxxxxx  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003c4 rm_fwd=0x00000034 rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x000003c4 b=0x00000034 op=0100 => res=0x000003f8 flags=0000 | shift_out=0x00000034 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000015c addr=0x0000012c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000013c] => 0x00000002
        WB: sel=000 data1=0x0000015c data2=0x0000015c | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000002
        RF WRITE: port1: R3<=0x00000002 | port2: R3<=0x00000002  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
        REGS: R0=00000143 R1=0000007b R2=fffffe39 R3=0000012c SP=000003c0 FP=000003fc LR=ffffffff
────────────────────────────────────────────────────────────────────────────────
[C0023] IF: PC=0x00000034  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0x000003f8  |  MEM: addr=0x0000012c  |  WB: data1=0x0000015c
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_WB  busy=1 start=1 | addr=0x0000013c rd=0 wr=0 wdata=0x00000143 rdata=0x00000062
        BDTU WR: port1: R3<=0x00000062 en=0 | port2: R14<=0x0000013c en=1
        ID READ: Rn[R14]=0x0000013c  Rm[R15]=0xxxxxxxxx  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003c4 rm_fwd=0x00000034 rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x000003c4 b=0x00000034 op=0100 => res=0x000003f8 flags=0000 | shift_out=0x00000034 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000015c addr=0x0000012c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000013c] => 0x00000062
        WB: sel=000 data1=0x0000015c data2=0x0000015c | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000062
        RF WRITE: port1: R14<=0x0000013c | port2: R14<=0x0000013c  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0025] IF: PC=0x00000034  |  ID: instr=0xe8be000f valid=1  |  EX: alu_res=0x000003f8  |  MEM: addr=0x0000012c  |  WB: data1=0x0000015c
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=DONE    busy=0 start=1 | addr=0x0000013c rd=0 wr=0 wdata=0x00000143 rdata=0x00000062
        BDTU WR: port1: R3<=0x00000002 en=1 | port2: R14<=0x0000013c en=1
        ID READ: Rn[R14]=0x0000013c  Rm[R15]=0xxxxxxxxx  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003c4 rm_fwd=0x00000034 rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x000003c4 b=0x00000034 op=0100 => res=0x000003f8 flags=0000 | shift_out=0x00000034 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000015c addr=0x0000012c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000012c] => 0x00000062
        WB: sel=000 data1=0x0000015c data2=0x0000015c | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000062
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0025] IF: PC=0x00000038  |  ID: instr=0xe8ac000f valid=1  |  EX: alu_res=0x00000174  |  MEM: addr=0x000003c4  |  WB: data1=0x0000015c
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=1 start=1 | addr=0x0000013c rd=0 wr=0 wdata=0x00000143 rdata=0x00000143
        ID READ: Rn[R12]=0x000003c4  Rm[R15]=0xxxxxxxxx  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x0000013c rm_fwd=0x00000038 rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x0000013c b=0x00000038 op=0100 => res=0x00000174 flags=0000 | shift_out=0x00000038 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x000003f8 addr=0x000003c4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM READ:  [0x0000013c] => 0x00000143
        WB: sel=000 data1=0x0000015c data2=0x0000015c | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000143
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
        REGS: R0=00000143 R1=0000007b R2=fffffe39 R3=00000002 SP=000003c0 FP=000003fc LR=0000013c
────────────────────────────────────────────────────────────────────────────────
[C0027] IF: PC=0x00000038  |  ID: instr=0xe8ac000f valid=1  |  EX: alu_res=0x00000174  |  MEM: addr=0x000003c4  |  WB: data1=0x000003f8
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x000003c4 rd=0 wr=1 wdata=0x00000143 rdata=0x00000062
        ID READ: Rn[R12]=0x000003c4  Rm[R15]=0xxxxxxxxx  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x0000013c rm_fwd=0x00000038 rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x0000013c b=0x00000038 op=0100 => res=0x00000174 flags=0000 | shift_out=0x00000038 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x000003f8 addr=0x000003c4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x000003c4] <= 0x00000143  size=10
        DMEM READ:  [0x000003c4] => 0x00000062
        WB: sel=000 data1=0x000003f8 data2=0x000003f8 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000062
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0027] IF: PC=0x00000038  |  ID: instr=0xe8ac000f valid=1  |  EX: alu_res=0x00000174  |  MEM: addr=0x000003c4  |  WB: data1=0x000003f8
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x000003c8 rd=0 wr=1 wdata=0x0000007b rdata=0x00000000
        ID READ: Rn[R12]=0x000003c4  Rm[R15]=0xxxxxxxxx  R3port[R1]=0x0000007b | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x0000013c rm_fwd=0x00000038 rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x0000013c b=0x00000038 op=0100 => res=0x00000174 flags=0000 | shift_out=0x00000038 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x000003f8 addr=0x000003c4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x000003c8] <= 0x0000007b  size=10
        DMEM READ:  [0x000003c8] => 0x00000000
        WB: sel=000 data1=0x000003f8 data2=0x000003f8 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0029] IF: PC=0x00000038  |  ID: instr=0xe8ac000f valid=1  |  EX: alu_res=0x00000174  |  MEM: addr=0x000003c4  |  WB: data1=0x000003f8
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x000003cc rd=0 wr=1 wdata=0xfffffe39 rdata=0x00000000
        ID READ: Rn[R12]=0x000003c4  Rm[R15]=0xxxxxxxxx  R3port[R2]=0xfffffe39 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x0000013c rm_fwd=0x00000038 rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x0000013c b=0x00000038 op=0100 => res=0x00000174 flags=0000 | shift_out=0x00000038 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x000003f8 addr=0x000003c4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x000003cc] <= 0xfffffe39  size=10
        DMEM READ:  [0x000003cc] => 0x00000000
        WB: sel=000 data1=0x000003f8 data2=0x000003f8 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0029] IF: PC=0x00000038  |  ID: instr=0xe8ac000f valid=1  |  EX: alu_res=0x00000174  |  MEM: addr=0x000003c4  |  WB: data1=0x000003f8
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x000003d0 rd=0 wr=1 wdata=0x00000002 rdata=0x00000000
        ID READ: Rn[R12]=0x000003c4  Rm[R15]=0xxxxxxxxx  R3port[R3]=0x00000002 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x0000013c rm_fwd=0x00000038 rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x0000013c b=0x00000038 op=0100 => res=0x00000174 flags=0000 | shift_out=0x00000038 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x000003f8 addr=0x000003c4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x000003d0] <= 0x00000002  size=10
        DMEM READ:  [0x000003d0] => 0x00000000
        WB: sel=000 data1=0x000003f8 data2=0x000003f8 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0031] IF: PC=0x00000038  |  ID: instr=0xe8ac000f valid=1  |  EX: alu_res=0x00000174  |  MEM: addr=0x000003c4  |  WB: data1=0x000003f8
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_WB  busy=1 start=1 | addr=0x000003d4 rd=0 wr=0 wdata=0x00000143 rdata=0x00000000
        BDTU WR: port1: R3<=0x00000000 en=0 | port2: R12<=0x000003d4 en=1
        ID READ: Rn[R12]=0x000003d4  Rm[R15]=0xxxxxxxxx  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x0000013c rm_fwd=0x00000038 rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x0000013c b=0x00000038 op=0100 => res=0x00000174 flags=0000 | shift_out=0x00000038 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x000003f8 addr=0x000003c4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM READ:  [0x000003d4] => 0x00000000
        WB: sel=000 data1=0x000003f8 data2=0x000003f8 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        RF WRITE: port1: R12<=0x000003d4 | port2: R12<=0x000003d4  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0031] IF: PC=0x00000038  |  ID: instr=0xe8ac000f valid=1  |  EX: alu_res=0x00000174  |  MEM: addr=0x000003c4  |  WB: data1=0x000003f8
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=DONE    busy=0 start=1 | addr=0x000003d4 rd=0 wr=0 wdata=0x00000143 rdata=0x00000000
        BDTU WR: port1: R3<=0x00000002 en=0 | port2: R12<=0x000003d4 en=1
        ID READ: Rn[R12]=0x000003d4  Rm[R15]=0xxxxxxxxx  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x0000013c rm_fwd=0x00000038 rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x0000013c b=0x00000038 op=0100 => res=0x00000174 flags=0000 | shift_out=0x00000038 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x000003f8 addr=0x000003c4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM READ:  [0x000003c4] => 0x00000000
        WB: sel=000 data1=0x000003f8 data2=0x000003f8 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0033] IF: PC=0x0000003c  |  ID: instr=0xe89e0003 valid=1  |  EX: alu_res=0x00000410  |  MEM: addr=0x0000013c  |  WB: data1=0x000003f8
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=1 start=1 | addr=0x000003d4 rd=0 wr=0 wdata=0x00000143 rdata=0x00000143
        ID READ: Rn[R14]=0x0000013c  Rm[R3]=0x00000002  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003d4 rm_fwd=0x0000003c rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x000003d4 b=0x0000003c op=0100 => res=0x00000410 flags=0000 | shift_out=0x0000003c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000174 addr=0x0000013c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x000003d4] => 0x00000143
        WB: sel=000 data1=0x000003f8 data2=0x000003f8 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000143
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
        REGS: R0=00000143 R1=0000007b R2=fffffe39 R3=00000002 SP=000003c0 FP=000003fc LR=0000013c
────────────────────────────────────────────────────────────────────────────────
[C0033] IF: PC=0x0000003c  |  ID: instr=0xe89e0003 valid=1  |  EX: alu_res=0x00000410  |  MEM: addr=0x0000013c  |  WB: data1=0x00000174
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x0000013c rd=1 wr=0 wdata=0x00000143 rdata=0x00000000
        ID READ: Rn[R14]=0x0000013c  Rm[R3]=0x00000002  R3port[R0]=0x00000143 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003d4 rm_fwd=0x0000003c rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x000003d4 b=0x0000003c op=0100 => res=0x00000410 flags=0000 | shift_out=0x0000003c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000174 addr=0x0000013c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000013c] => 0x00000000
        WB: sel=000 data1=0x00000174 data2=0x00000174 | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0035] IF: PC=0x0000003c  |  ID: instr=0xe89e0003 valid=1  |  EX: alu_res=0x00000410  |  MEM: addr=0x0000013c  |  WB: data1=0x00000174
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000140 rd=1 wr=0 wdata=0x00000062 rdata=0x00000062
        BDTU WR: port1: R0<=0x00000062 en=1 | port2: R14<=0x0000014c en=0
        ID READ: Rn[R14]=0x0000013c  Rm[R3]=0x00000002  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003d4 rm_fwd=0x0000003c rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x000003d4 b=0x0000003c op=0100 => res=0x00000410 flags=0000 | shift_out=0x0000003c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000174 addr=0x0000013c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000140] => 0x00000062
        WB: sel=000 data1=0x00000174 data2=0x00000174 | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000062
        RF WRITE: port1: R0<=0x00000062 | port2: R0<=0x00000062  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0035] IF: PC=0x0000003c  |  ID: instr=0xe89e0003 valid=1  |  EX: alu_res=0x00000410  |  MEM: addr=0x0000013c  |  WB: data1=0x00000174
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000144 rd=1 wr=0 wdata=0x00000062 rdata=0x0000007d
        BDTU WR: port1: R1<=0x0000007d en=1 | port2: R14<=0x0000014c en=0
        ID READ: Rn[R14]=0x0000013c  Rm[R3]=0x00000002  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003d4 rm_fwd=0x0000003c rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x000003d4 b=0x0000003c op=0100 => res=0x00000410 flags=0000 | shift_out=0x0000003c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000174 addr=0x0000013c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000144] => 0x0000007d
        WB: sel=000 data1=0x00000174 data2=0x00000174 | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x0000007d
        RF WRITE: port1: R1<=0x0000007d | port2: R1<=0x0000007d  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0037] IF: PC=0x0000003c  |  ID: instr=0xe89e0003 valid=1  |  EX: alu_res=0x00000410  |  MEM: addr=0x0000013c  |  WB: data1=0x00000174
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000148 rd=1 wr=0 wdata=0x00000062 rdata=0x0000000a
        BDTU WR: port1: R2<=0x0000000a en=1 | port2: R14<=0x0000014c en=0
        ID READ: Rn[R14]=0x0000013c  Rm[R3]=0x00000002  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003d4 rm_fwd=0x0000003c rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x000003d4 b=0x0000003c op=0100 => res=0x00000410 flags=0000 | shift_out=0x0000003c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000174 addr=0x0000013c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000148] => 0x0000000a
        WB: sel=000 data1=0x00000174 data2=0x00000174 | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x0000000a
        RF WRITE: port1: R2<=0x0000000a | port2: R2<=0x0000000a  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0037] IF: PC=0x0000003c  |  ID: instr=0xe89e0003 valid=1  |  EX: alu_res=0x00000410  |  MEM: addr=0x0000013c  |  WB: data1=0x00000174
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_LST busy=1 start=1 | addr=0x0000014c rd=0 wr=0 wdata=0x00000062 rdata=0x00000041
        BDTU WR: port1: R3<=0x00000041 en=1 | port2: R14<=0x0000014c en=0
        ID READ: Rn[R14]=0x0000013c  Rm[R3]=0x00000041  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003d4 rm_fwd=0x0000003c rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x000003d4 b=0x0000003c op=0100 => res=0x00000410 flags=0000 | shift_out=0x0000003c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000174 addr=0x0000013c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000014c] => 0x00000041
        WB: sel=000 data1=0x00000174 data2=0x00000174 | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000041
        RF WRITE: port1: R3<=0x00000041 | port2: R3<=0x00000041  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
        REGS: R0=00000062 R1=0000007d R2=0000000a R3=00000002 SP=000003c0 FP=000003fc LR=0000013c
────────────────────────────────────────────────────────────────────────────────
[C0039] IF: PC=0x0000003c  |  ID: instr=0xe89e0003 valid=1  |  EX: alu_res=0x00000410  |  MEM: addr=0x0000013c  |  WB: data1=0x00000174
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_WB  busy=1 start=1 | addr=0x0000014c rd=0 wr=0 wdata=0x00000062 rdata=0xffffffc8
        BDTU WR: port1: R3<=0xffffffc8 en=0 | port2: R14<=0x0000014c en=1
        ID READ: Rn[R14]=0x0000014c  Rm[R3]=0x00000041  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003d4 rm_fwd=0x0000003c rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x000003d4 b=0x0000003c op=0100 => res=0x00000410 flags=0000 | shift_out=0x0000003c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000174 addr=0x0000013c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000014c] => 0xffffffc8
        WB: sel=000 data1=0x00000174 data2=0x00000174 | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0xffffffc8
        RF WRITE: port1: R14<=0x0000014c | port2: R14<=0x0000014c  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0039] IF: PC=0x0000003c  |  ID: instr=0xe89e0003 valid=1  |  EX: alu_res=0x00000410  |  MEM: addr=0x0000013c  |  WB: data1=0x00000174
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=DONE    busy=0 start=1 | addr=0x0000014c rd=0 wr=0 wdata=0x00000062 rdata=0xffffffc8
        BDTU WR: port1: R3<=0x00000041 en=1 | port2: R14<=0x0000014c en=1
        ID READ: Rn[R14]=0x0000014c  Rm[R3]=0x00000041  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003d4 rm_fwd=0x0000003c rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x000003d4 b=0x0000003c op=0100 => res=0x00000410 flags=0000 | shift_out=0x0000003c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000174 addr=0x0000013c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000013c] => 0xffffffc8
        WB: sel=000 data1=0x00000174 data2=0x00000174 | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0xffffffc8
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0041] IF: PC=0x00000040  |  ID: instr=0xe88c0003 valid=1  |  EX: alu_res=0x0000018d  |  MEM: addr=0x000003d4  |  WB: data1=0x00000174
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=1 start=1 | addr=0x0000014c rd=0 wr=0 wdata=0x00000062 rdata=0x00000062
        ID READ: Rn[R12]=0x000003d4  Rm[R3]=0x00000041  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x0000014c rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x0000014c b=0x00000041 op=0100 => res=0x0000018d flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000410 addr=0x000003d4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM READ:  [0x0000014c] => 0x00000062
        WB: sel=000 data1=0x00000174 data2=0x00000174 | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000062
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
        REGS: R0=00000062 R1=0000007d R2=0000000a R3=00000041 SP=000003c0 FP=000003fc LR=0000014c
────────────────────────────────────────────────────────────────────────────────
[C0041] IF: PC=0x00000040  |  ID: instr=0xe88c0003 valid=1  |  EX: alu_res=0x0000018d  |  MEM: addr=0x000003d4  |  WB: data1=0x00000410
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x000003d4 rd=0 wr=1 wdata=0x00000062 rdata=0xffffffc8
        ID READ: Rn[R12]=0x000003d4  Rm[R3]=0x00000041  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x0000014c rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x0000014c b=0x00000041 op=0100 => res=0x0000018d flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000410 addr=0x000003d4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x000003d4] <= 0x00000062  size=10
        DMEM READ:  [0x000003d4] => 0xffffffc8
        WB: sel=000 data1=0x00000410 data2=0x00000410 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0xffffffc8
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0043] IF: PC=0x00000040  |  ID: instr=0xe88c0003 valid=1  |  EX: alu_res=0x0000018d  |  MEM: addr=0x000003d4  |  WB: data1=0x00000410
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x000003d8 rd=0 wr=1 wdata=0x0000007d rdata=0x00000000
        ID READ: Rn[R12]=0x000003d4  Rm[R3]=0x00000041  R3port[R1]=0x0000007d | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x0000014c rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x0000014c b=0x00000041 op=0100 => res=0x0000018d flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000410 addr=0x000003d4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x000003d8] <= 0x0000007d  size=10
        DMEM READ:  [0x000003d8] => 0x00000000
        WB: sel=000 data1=0x00000410 data2=0x00000410 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0043] IF: PC=0x00000040  |  ID: instr=0xe88c0003 valid=1  |  EX: alu_res=0x0000018d  |  MEM: addr=0x000003d4  |  WB: data1=0x00000410
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x000003dc rd=0 wr=1 wdata=0x0000000a rdata=0x00000000
        ID READ: Rn[R12]=0x000003d4  Rm[R3]=0x00000041  R3port[R2]=0x0000000a | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x0000014c rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x0000014c b=0x00000041 op=0100 => res=0x0000018d flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000410 addr=0x000003d4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x000003dc] <= 0x0000000a  size=10
        DMEM READ:  [0x000003dc] => 0x00000000
        WB: sel=000 data1=0x00000410 data2=0x00000410 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0045] IF: PC=0x00000040  |  ID: instr=0xe88c0003 valid=1  |  EX: alu_res=0x0000018d  |  MEM: addr=0x000003d4  |  WB: data1=0x00000410
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x000003e0 rd=0 wr=1 wdata=0x00000041 rdata=0x00000000
        ID READ: Rn[R12]=0x000003d4  Rm[R3]=0x00000041  R3port[R3]=0x00000041 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x0000014c rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x0000014c b=0x00000041 op=0100 => res=0x0000018d flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000410 addr=0x000003d4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x000003e0] <= 0x00000041  size=10
        DMEM READ:  [0x000003e0] => 0x00000000
        WB: sel=000 data1=0x00000410 data2=0x00000410 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0045] IF: PC=0x00000040  |  ID: instr=0xe88c0003 valid=1  |  EX: alu_res=0x0000018d  |  MEM: addr=0x000003d4  |  WB: data1=0x00000410
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_WB  busy=1 start=1 | addr=0x000003e4 rd=0 wr=0 wdata=0x00000062 rdata=0x00000000
        BDTU WR: port1: R3<=0x00000000 en=0 | port2: R12<=0x000003e4 en=1
        ID READ: Rn[R12]=0x000003e4  Rm[R3]=0x00000041  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x0000014c rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x0000014c b=0x00000041 op=0100 => res=0x0000018d flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000410 addr=0x000003d4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM READ:  [0x000003e4] => 0x00000000
        WB: sel=000 data1=0x00000410 data2=0x00000410 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        RF WRITE: port1: R12<=0x000003e4 | port2: R12<=0x000003e4  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0047] IF: PC=0x00000040  |  ID: instr=0xe88c0003 valid=1  |  EX: alu_res=0x0000018d  |  MEM: addr=0x000003d4  |  WB: data1=0x00000410
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=DONE    busy=0 start=1 | addr=0x000003e4 rd=0 wr=0 wdata=0x00000062 rdata=0x00000000
        BDTU WR: port1: R3<=0x00000041 en=0 | port2: R12<=0x000003e4 en=1
        ID READ: Rn[R12]=0x000003e4  Rm[R3]=0x00000041  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x0000014c rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x0000014c b=0x00000041 op=0100 => res=0x0000018d flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R14 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x00000410 addr=0x000003d4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM READ:  [0x000003d4] => 0x00000000
        WB: sel=000 data1=0x00000410 data2=0x00000410 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0047] IF: PC=0x00000044  |  ID: instr=0xe3a03000 valid=1  |  EX: alu_res=0x00000425  |  MEM: addr=0x0000014c  |  WB: data1=0x00000410
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=1 start=1 | addr=0x000003e4 rd=0 wr=0 wdata=0x00000062 rdata=0x00000062
        ID READ: Rn[R0]=0x00000062  Rm[R0]=0x00000062  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003e4 rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x000003e4 b=0x00000041 op=0100 => res=0x00000425 flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000018d addr=0x0000014c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x000003e4] => 0x00000062
        WB: sel=000 data1=0x00000410 data2=0x00000410 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000062
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
        REGS: R0=00000062 R1=0000007d R2=0000000a R3=00000041 SP=000003c0 FP=000003fc LR=0000014c
────────────────────────────────────────────────────────────────────────────────
[C0049] IF: PC=0x00000044  |  ID: instr=0xe3a03000 valid=1  |  EX: alu_res=0x00000425  |  MEM: addr=0x0000014c  |  WB: data1=0x0000018d
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x0000014c rd=1 wr=0 wdata=0x00000062 rdata=0x00000000
        ID READ: Rn[R0]=0x00000062  Rm[R0]=0x00000062  R3port[R0]=0x00000062 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003e4 rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x000003e4 b=0x00000041 op=0100 => res=0x00000425 flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000018d addr=0x0000014c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000014c] => 0x00000000
        WB: sel=000 data1=0x0000018d data2=0x0000018d | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0049] IF: PC=0x00000044  |  ID: instr=0xe3a03000 valid=1  |  EX: alu_res=0x00000425  |  MEM: addr=0x0000014c  |  WB: data1=0x0000018d
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x00000150 rd=1 wr=0 wdata=0xffffffc8 rdata=0xffffffc8
        BDTU WR: port1: R0<=0xffffffc8 en=1 | port2: R14<=0x00000154 en=0
        ID READ: Rn[R0]=0xffffffc8  Rm[R0]=0xffffffc8  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003e4 rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x000003e4 b=0x00000041 op=0100 => res=0x00000425 flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000018d addr=0x0000014c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000150] => 0xffffffc8
        WB: sel=000 data1=0x0000018d data2=0x0000018d | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0xffffffc8
        RF WRITE: port1: R0<=0xffffffc8 | port2: R0<=0xffffffc8  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0051] IF: PC=0x00000044  |  ID: instr=0xe3a03000 valid=1  |  EX: alu_res=0x00000425  |  MEM: addr=0x0000014c  |  WB: data1=0x0000018d
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=BDT_LST busy=1 start=1 | addr=0x00000154 rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        BDTU WR: port1: R1<=0x00000000 en=1 | port2: R14<=0x00000154 en=0
        ID READ: Rn[R0]=0xffffffc8  Rm[R0]=0xffffffc8  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003e4 rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x000003e4 b=0x00000041 op=0100 => res=0x00000425 flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000018d addr=0x0000014c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x00000154] => 0x00000000
        WB: sel=000 data1=0x0000018d data2=0x0000018d | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000000
        RF WRITE: port1: R1<=0x00000000 | port2: R1<=0x00000000  (bdtu_prio=1)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
        REGS: R0=ffffffc8 R1=0000007d R2=0000000a R3=00000041 SP=000003c0 FP=000003fc LR=0000014c
────────────────────────────────────────────────────────────────────────────────
[C0051] IF: PC=0x00000044  |  ID: instr=0xe3a03000 valid=1  |  EX: alu_res=0x00000425  |  MEM: addr=0x0000014c  |  WB: data1=0x0000018d
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=DONE    busy=0 start=1 | addr=0x00000154 rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        BDTU WR: port1: R1<=0x00000000 en=1 | port2: R14<=0x00000154 en=0
        ID READ: Rn[R0]=0xffffffc8  Rm[R0]=0xffffffc8  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003e4 rm_fwd=0x00000041 rs_fwd=0x00000062 rd_st_fwd=0x00000062
        EX ALU: a=0x000003e4 b=0x00000041 op=0100 => res=0x00000425 flags=0000 | shift_out=0x00000041 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R12 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=1
        MEM: alu_res=0x0000018d addr=0x0000014c store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R14 en2=0
        DMEM READ:  [0x0000014c] => 0x00000000
        WB: sel=000 data1=0x0000018d data2=0x0000018d | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0053] IF: PC=0x00000048  |  ID: instr=0xe50b3008 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x000003e4  |  WB: data1=0x0000018d
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=1) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=1 start=1 | addr=0x00000154 rd=0 wr=0 wdata=0xffffffc8 rdata=0xffffffc8
        ID READ: Rn[R11]=0x000003fc  Rm[R8]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0xffffffc8 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0xffffffc8 b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0xffffffc8 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000425 addr=0x000003e4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM READ:  [0x00000154] => 0xffffffc8
        WB: sel=000 data1=0x0000018d data2=0x0000018d | wr1=R0 en1=0 wr2=R14 en2=0 | load_data=0xffffffc8
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
        REGS: R0=ffffffc8 R1=00000000 R2=0000000a R3=00000041 SP=000003c0 FP=000003fc LR=0000014c
────────────────────────────────────────────────────────────────────────────────
[C0053] IF: PC=0x00000048  |  ID: instr=0xe50b3008 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x000003e4  |  WB: data1=0x00000425
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=1) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x000003e4 rd=0 wr=1 wdata=0xffffffc8 rdata=0x00000000
        ID READ: Rn[R11]=0x000003fc  Rm[R8]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0xffffffc8 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0xffffffc8 b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0xffffffc8 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000425 addr=0x000003e4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x000003e4] <= 0xffffffc8  size=10
        DMEM READ:  [0x000003e4] => 0x00000000
        WB: sel=000 data1=0x00000425 data2=0x00000425 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0055] IF: PC=0x00000048  |  ID: instr=0xe50b3008 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x000003e4  |  WB: data1=0x00000425
        CTRL: stall_if=1 stall_id=1 stall_ex=1 stall_mem=1 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=1) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=BDT_XFR busy=1 start=1 | addr=0x000003e8 rd=0 wr=1 wdata=0x00000000 rdata=0x00000000
        ID READ: Rn[R11]=0x000003fc  Rm[R8]=0xxxxxxxxx  R3port[R1]=0x00000000 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0xffffffc8 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0xffffffc8 b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0xffffffc8 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000425 addr=0x000003e4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM WRITE: [0x000003e8] <= 0x00000000  size=10
        DMEM READ:  [0x000003e8] => 0x00000000
        WB: sel=000 data1=0x00000425 data2=0x00000425 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0055] IF: PC=0x00000048  |  ID: instr=0xe50b3008 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x000003e4  |  WB: data1=0x00000425
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=1) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=DONE    busy=0 start=1 | addr=0x000003ec rd=0 wr=0 wdata=0x00000041 rdata=0x00000000
        ID READ: Rn[R11]=0x000003fc  Rm[R8]=0xxxxxxxxx  R3port[R3]=0x00000041 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0xffffffc8 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0xffffffc8 b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0xffffffc8 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000425 addr=0x000003e4 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R12 en2=0
        DMEM READ:  [0x000003e4] => 0x00000000
        WB: sel=000 data1=0x00000425 data2=0x00000425 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0057] IF: PC=0x0000004c  |  ID: instr=0xea00002e valid=1  |  EX: alu_res=0x000003f4  |  MEM: addr=0x00000000  |  WB: data1=0x00000425
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xffffffc8
        ID READ: Rn[R0]=0xffffffc8  Rm[R14]=0x0000014c  R3port[R0]=0xffffffc8 | use: rn=0 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=EX/MEM
        EX OPS: rn_fwd=0x000003fc rm_fwd=0xxxxxxxxx rs_fwd=0x00000041 rd_st_fwd=0x00000000
        EX ALU: a=0x000003fc b=0x00000008 op=0010 => res=0x000003f4 flags=0010 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R3 en1=0 wr2=R11 en2=0 | mem_rd=0 mem_wr=1 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xffffffc8
        WB: sel=000 data1=0x00000425 data2=0x00000425 | wr1=R0 en1=0 wr2=R12 en2=0 | load_data=0xffffffc8
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0057] IF: PC=0x00000050  |  ID: instr=0xe51b3008 valid=1  |  EX: alu_res=0x00000114  |  MEM: addr=0x000003f4  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=1 flush_idex=1 flush_exmem=1
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        BRANCH: taken=1 target=0x00000108 (exchange=0 link=0)
        ID READ: Rn[R11]=0x000003fc  Rm[R8]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x0000014c rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0xffffffc8 b=0x0000014c op=0100 => res=0x00000114 flags=0010 | shift_out=0x0000014c cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003f4 addr=0x000003f4 store=0x00000000 | rd=0 wr=1 size=10 signed=0 | wr1=R3 en1=0 wr2=R11 en2=0
        DMEM WRITE: [0x000003f4] <= 0x00000000  size=10
        DMEM READ:  [0x000003f4] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R3 en1=1 wr2=R0 en2=0 | load_data=0xe3a0b000
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
        REGS: R0=ffffffc8 R1=00000000 R2=0000000a R3=00000041 SP=000003c0 FP=000003fc LR=0000014c
────────────────────────────────────────────────────────────────────────────────
[C0059] IF: PC=0x00000108  |  ID: instr=0xe2833001 valid=0  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0x000003f4
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        ID READ: Rn[R3]=0x00000000  Rm[R1]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000000
        WB: sel=000 data1=0x000003f4 data2=0x000003f4 | wr1=R3 en1=0 wr2=R11 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0059] IF: PC=0x0000010c  |  ID: instr=0xe51b3008 valid=1  |  EX: alu_res=0x00000001  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R11]=0x000003fc  Rm[R8]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x00000000 b=0x00000001 op=0100 => res=0x00000001 flags=0000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=0 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0061] IF: PC=0x00000110  |  ID: instr=0xe3530009 valid=1  |  EX: alu_res=0x000003f4  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R3]=0x00000000  Rm[R9]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003fc rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x000003fc b=0x00000008 op=0010 => res=0x000003f4 flags=0010 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=001 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000001 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=0 wr2=R3 en2=0
        DMEM READ:  [0x00000000] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0061] IF: PC=0x00000110  |  ID: instr=0xe3530009 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x000003f4  |  WB: data1=0x00000001
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R3]=0x00000000  Rm[R9]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003f4 addr=0x000003f4 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x000003f4] => 0xe3a0b000
        WB: sel=000 data1=0x00000001 data2=0x00000001 | wr1=R3 en1=0 wr2=R3 en2=0 | load_data=0xe3a0b000
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0063] IF: PC=0x00000114  |  ID: instr=0xdaffffcd valid=1  |  EX: alu_res=0xfffffff7  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xxxxxxxxx rdata=0x00000000
        ID READ: Rn[R15]=0xxxxxxxxx  Rm[R13]=0x000003c0  R3port[R15]=0xxxxxxxxx | use: rn=0 rm=0 rs=0 rd=0
        EX FWD: fwd_a=ME/WB  fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x00000000 b=0x00000009 op=1010 => res=0xfffffff7 flags=1000 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R0 en1=0 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000000
        WB: sel=001 data1=0x00000000 data2=0x000003f4 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000000
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 0000 (N=0 Z=0 C=0 V=0) | cpsr_wen_ex=1 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0063] IF: PC=0x00000118  |  ID: instr=0xe3a03000 valid=1  |  EX: alu_res=0x000004d8  |  MEM: addr=0xfffffff7  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=1 flush_idex=1 flush_exmem=1
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R15 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        BRANCH: taken=1 target=0x0000004c (exchange=0 link=0)
        ID READ: Rn[R0]=0xffffffc8  Rm[R0]=0xffffffc8  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000118 rm_fwd=0x000003c0 rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x00000118 b=0x000003c0 op=0100 => res=0x000004d8 flags=0000 | shift_out=0x000003c0 cout=0
        EX CTL: wr1=R15 en1=0 wr2=R15 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff7 addr=0xfffffff7 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R3 en2=0
        DMEM READ:  [0xfffffff7] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
        REGS: R0=ffffffc8 R1=00000000 R2=0000000a R3=00000000 SP=000003c0 FP=000003fc LR=0000014c
────────────────────────────────────────────────────────────────────────────────
[C0065] IF: PC=0x0000004c  |  ID: instr=0xe1a00003 valid=0  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0xfffffff7
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000000
        WB: sel=000 data1=0xfffffff7 data2=0xfffffff7 | wr1=R0 en1=0 wr2=R3 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0065] IF: PC=0x00000050  |  ID: instr=0xe51b3008 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R11]=0x000003fc  Rm[R8]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0xffffffc8 b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0067] IF: PC=0x00000054  |  ID: instr=0xe2833001 valid=1  |  EX: alu_res=0x000003f4  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R3]=0x00000000  Rm[R1]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003fc rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x000003fc b=0x00000008 op=0010 => res=0x000003f4 flags=0010 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=001 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0067] IF: PC=0x00000054  |  ID: instr=0xe2833001 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x000003f4  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R3]=0x00000000  Rm[R1]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003f4 addr=0x000003f4 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x000003f4] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0xe3a0b000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0069] IF: PC=0x00000058  |  ID: instr=0xe50b300c valid=1  |  EX: alu_res=0x00000001  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=1) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x00000000 rdata=0x00000000
        ID READ: Rn[R11]=0x000003fc  Rm[R12]=0x000003e4  R3port[R3]=0x00000000 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=ME/WB  fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x00000000 b=0x00000001 op=0100 => res=0x00000001 flags=0000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000000
        WB: sel=001 data1=0x00000000 data2=0x000003f4 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000000
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0069] IF: PC=0x0000005c  |  ID: instr=0xea000024 valid=1  |  EX: alu_res=0x000003f0  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R0]=0xffffffc8  Rm[R4]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=0 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=EX/MEM
        EX OPS: rn_fwd=0x000003fc rm_fwd=0x000003e4 rs_fwd=0x00000000 rd_st_fwd=0x00000001
        EX ALU: a=0x000003fc b=0x0000000c op=0010 => res=0x000003f0 flags=0010 | shift_out=0x000003e4 cout=0
        EX CTL: wr1=R3 en1=0 wr2=R11 en2=0 | mem_rd=0 mem_wr=1 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000001 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000000] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0071] IF: PC=0x00000060  |  ID: instr=0xe51b300c valid=1  |  EX: alu_res=0xxxxxxxxx  |  MEM: addr=0x000003f0  |  WB: data1=0x00000001
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=1 flush_idex=1 flush_exmem=1
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        BRANCH: taken=1 target=0x000000f0 (exchange=0 link=0)
        ID READ: Rn[R11]=0x000003fc  Rm[R12]=0x000003e4  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0xffffffc8 b=0xxxxxxxxx op=0100 => res=0xxxxxxxxx flags=xxxx | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003f0 addr=0x000003f0 store=0x00000001 | rd=0 wr=1 size=10 signed=0 | wr1=R3 en1=0 wr2=R11 en2=0
        DMEM WRITE: [0x000003f0] <= 0x00000001  size=10
        DMEM READ:  [0x000003f0] => 0xe3a0b000
        WB: sel=000 data1=0x00000001 data2=0x00000001 | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe3a0b000
        RF WRITE: port1: R3<=0x00000001 | port2: R3<=0x00000001  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=xxxx
        REGS: R0=ffffffc8 R1=00000000 R2=0000000a R3=00000000 SP=000003c0 FP=000003fc LR=0000014c
────────────────────────────────────────────────────────────────────────────────
[C0071] IF: PC=0x000000f0  |  ID: instr=0xe1a03103 valid=0  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0x000003f0
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x00000000 rdata=0x00000000
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x00000001  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000000
        WB: sel=000 data1=0x000003f0 data2=0x000003f0 | wr1=R3 en1=0 wr2=R11 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0073] IF: PC=0x000000f4  |  ID: instr=0xe51b300c valid=1  |  EX: alu_res=0x00000004  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R11]=0x000003fc  Rm[R12]=0x000003e4  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000001 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xffffffc8 b=0x00000004 op=1101 => res=0x00000004 flags=0000 | shift_out=0x00000004 cout=0
        EX CTL: wr1=R3 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0073] IF: PC=0x000000f8  |  ID: instr=0xe3530009 valid=1  |  EX: alu_res=0x000003f0  |  MEM: addr=0x00000004  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R3]=0x00000001  Rm[R9]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003fc rm_fwd=0x000003e4 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x000003fc b=0x0000000c op=0010 => res=0x000003f0 flags=0010 | shift_out=0x000003e4 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=001 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000004 addr=0x00000004 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000004] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0075] IF: PC=0x000000f8  |  ID: instr=0xe3530009 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x000003f0  |  WB: data1=0x00000004
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3e0e000
        ID READ: Rn[R3]=0x00000001  Rm[R9]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003f0 addr=0x000003f0 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x000003f0] => 0xe3e0e000
        WB: sel=000 data1=0x00000004 data2=0x00000004 | wr1=R3 en1=0 wr2=R0 en2=0 | load_data=0xe3e0e000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0075] IF: PC=0x000000fc  |  ID: instr=0xdaffffd7 valid=1  |  EX: alu_res=0xfffffff8  |  MEM: addr=0x00000000  |  WB: data1=0x00000001
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xxxxxxxxx rdata=0x00000001
        ID READ: Rn[R15]=0xxxxxxxxx  Rm[R7]=0xxxxxxxxx  R3port[R15]=0xxxxxxxxx | use: rn=0 rm=0 rs=0 rd=0
        EX FWD: fwd_a=ME/WB  fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000001 rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x00000001 b=0x00000009 op=1010 => res=0xfffffff8 flags=1000 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R0 en1=0 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000001
        WB: sel=001 data1=0x00000001 data2=0x000003f0 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000001
        RF WRITE: port1: R3<=0x00000001 | port2: R3<=0x00000001  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=1 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0077] IF: PC=0x00000100  |  ID: instr=0xe51b3008 valid=1  |  EX: alu_res=0xxxxxxxxx  |  MEM: addr=0xfffffff8  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=1 flush_idex=1 flush_exmem=1
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R15 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        BRANCH: taken=1 target=0x0000005c (exchange=0 link=0)
        ID READ: Rn[R11]=0x000003fc  Rm[R8]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000100 rm_fwd=0xxxxxxxxx rs_fwd=0xxxxxxxxx rd_st_fwd=0xxxxxxxxx
        EX ALU: a=0x00000100 b=0xxxxxxxxx op=0100 => res=0xxxxxxxxx flags=xxxx | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R15 en1=0 wr2=R15 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffff8 addr=0xfffffff8 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R3 en2=0
        DMEM READ:  [0xfffffff8] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=xxxx
        REGS: R0=ffffffc8 R1=00000000 R2=0000000a R3=00000001 SP=000003c0 FP=000003fc LR=0000014c
────────────────────────────────────────────────────────────────────────────────
[C0077] IF: PC=0x0000005c  |  ID: instr=0xe2833001 valid=0  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0xfffffff8
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        ID READ: Rn[R3]=0x00000001  Rm[R1]=0x00000000  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000000
        WB: sel=000 data1=0xfffffff8 data2=0xfffffff8 | wr1=R0 en1=0 wr2=R3 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0079] IF: PC=0x00000060  |  ID: instr=0xe51b300c valid=1  |  EX: alu_res=0x00000002  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R11]=0x000003fc  Rm[R12]=0x000003e4  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000001 rm_fwd=0x00000000 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x00000001 b=0x00000001 op=0100 => res=0x00000002 flags=0000 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=0 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0079] IF: PC=0x00000064  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x000003f0  |  MEM: addr=0x00000001  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=1 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x00000000 rdata=0xe3a0b000
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x00000001  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003fc rm_fwd=0x000003e4 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x000003fc b=0x0000000c op=0010 => res=0x000003f0 flags=0010 | shift_out=0x000003e4 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=001 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000002 addr=0x00000001 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=0 wr2=R3 en2=0
        DMEM READ:  [0x00000001] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0081] IF: PC=0x00000064  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x000003f0  |  WB: data1=0x00000002
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x00000000 rdata=0xe3a0b000
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x00000001  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003f0 addr=0x000003f0 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x000003f0] => 0xe3a0b000
        WB: sel=000 data1=0x00000002 data2=0x00000002 | wr1=R3 en1=0 wr2=R3 en2=0 | load_data=0xe3a0b000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0081] IF: PC=0x00000068  |  ID: instr=0xe2433004 valid=1  |  EX: alu_res=0x00000004  |  MEM: addr=0x00000000  |  WB: data1=0x00000001
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000001
        ID READ: Rn[R3]=0x00000001  Rm[R4]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=ME/WB  fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000001 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xffffffc8 b=0x00000004 op=1101 => res=0x00000004 flags=0000 | shift_out=0x00000004 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000001
        WB: sel=001 data1=0x00000001 data2=0x000003f0 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000001
        RF WRITE: port1: R3<=0x00000001 | port2: R3<=0x00000001  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0083] IF: PC=0x0000006c  |  ID: instr=0xe083300b valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000004  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R3]=0x00000001  Rm[R11]=0x000003fc  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000004 rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x00000004 b=0x00000004 op=0010 => res=0x00000000 flags=0110 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000004 addr=0x00000004 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x00000004] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0110
────────────────────────────────────────────────────────────────────────────────
[C0083] IF: PC=0x00000070  |  ID: instr=0xe5132034 valid=1  |  EX: alu_res=0x000003fc  |  MEM: addr=0x00000004  |  WB: data1=0x00000004
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3e0e000
        ID READ: Rn[R3]=0x00000004  Rm[R4]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x000003fc rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x00000000 b=0x000003fc op=0100 => res=0x000003fc flags=0000 | shift_out=0x000003fc cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000004 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000004] => 0xe3e0e000
        WB: sel=000 data1=0x00000004 data2=0x00000004 | wr1=R3 en1=1 wr2=R0 en2=0 | load_data=0xe3e0e000
        RF WRITE: port1: R3<=0x00000004 | port2: R3<=0x00000004  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0085] IF: PC=0x00000074  |  ID: instr=0xe51b3008 valid=1  |  EX: alu_res=0x000003c8  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R2 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3e0e000
        ID READ: Rn[R11]=0x000003fc  Rm[R8]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003fc rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x000003fc b=0x00000034 op=0010 => res=0x000003c8 flags=0010 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R2 en1=1 wr2=R3 en2=0 | mem_rd=1 mem_wr=0 wb_sel=001 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003fc addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000000] => 0xe3e0e000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe3e0e000
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0085] IF: PC=0x00000078  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x000003f4  |  MEM: addr=0x000003c8  |  WB: data1=0x000003fc
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=1 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x00000000 rdata=0xe3a0b000
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x000003fc  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003fc rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x000003fc b=0x00000008 op=0010 => res=0x000003f4 flags=0010 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=001 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003c8 addr=0x000003c8 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R2 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x000003c8] => 0xe3a0b000
        WB: sel=000 data1=0x000003fc data2=0x000003fc | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe3a0b000
        RF WRITE: port1: R3<=0x000003fc | port2: R3<=0x000003fc  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0087] IF: PC=0x00000078  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x000003f4  |  WB: data1=0x0000007b
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x00000000 rdata=0x0000007b
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x000003fc  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003f4 addr=0x000003f4 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x000003f4] => 0x0000007b
        WB: sel=001 data1=0x0000007b data2=0x000003c8 | wr1=R2 en1=1 wr2=R3 en2=0 | load_data=0x0000007b
        RF WRITE: port1: R2<=0x0000007b | port2: R2<=0x0000007b  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0087] IF: PC=0x0000007c  |  ID: instr=0xe2433004 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        ID READ: Rn[R3]=0x00000000  Rm[R4]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=ME/WB  fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xffffffc8 b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000000
        WB: sel=001 data1=0x00000000 data2=0x000003f4 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000000
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0089] IF: PC=0x00000080  |  ID: instr=0xe083300b valid=1  |  EX: alu_res=0xfffffffc  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R3]=0x00000000  Rm[R11]=0x000003fc  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x00000000 b=0x00000004 op=0010 => res=0xfffffffc flags=1000 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0089] IF: PC=0x00000084  |  ID: instr=0xe5133034 valid=1  |  EX: alu_res=0x000003f8  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R3]=0x00000000  Rm[R4]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0x000003fc rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0xfffffffc b=0x000003fc op=0100 => res=0x000003f8 flags=0010 | shift_out=0x000003fc cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffffc addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000000] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R3 en1=1 wr2=R0 en2=0 | load_data=0xe3a0b000
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0091] IF: PC=0x00000088  |  ID: instr=0xe1520003 valid=1  |  EX: alu_res=0x000003c4  |  MEM: addr=0xfffffffc  |  WB: data1=0xfffffffc
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=1 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R2]=0x0000007b  Rm[R3]=0xfffffffc  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003f8 rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x000003f8 b=0x00000034 op=0010 => res=0x000003c4 flags=0010 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=1 mem_wr=0 wb_sel=001 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003f8 addr=0xfffffffc store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0xfffffffc] => 0xe3a0b000
        WB: sel=000 data1=0xfffffffc data2=0xfffffffc | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe3a0b000
        RF WRITE: port1: R3<=0xfffffffc | port2: R3<=0xfffffffc  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0091] IF: PC=0x00000088  |  ID: instr=0xe1520003 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x000003c4  |  WB: data1=0x000003f8
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        ID READ: Rn[R2]=0x0000007b  Rm[R3]=0x000003f8  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003c4 addr=0x000003c4 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x000003c4] => 0x00000000
        WB: sel=000 data1=0x000003f8 data2=0x000003f8 | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0x00000000
        RF WRITE: port1: R3<=0x000003f8 | port2: R3<=0x000003f8  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0093] IF: PC=0x0000008c  |  ID: instr=0xaa000015 valid=1  |  EX: alu_res=0xffffff38  |  MEM: addr=0x00000000  |  WB: data1=0x00000143
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000143
        ID READ: Rn[R0]=0xffffffc8  Rm[R5]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=0 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=ME/WB  fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x0000007b rm_fwd=0x00000143 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x0000007b b=0x00000143 op=1010 => res=0xffffff38 flags=1000 | shift_out=0x00000143 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R2 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000143
        WB: sel=001 data1=0x00000143 data2=0x000003c4 | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0x00000143
        RF WRITE: port1: R3<=0x00000143 | port2: R3<=0x00000143  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=1 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0093] IF: PC=0x00000090  |  ID: instr=0xe51b300c valid=1  |  EX: alu_res=0xxxxxxxxx  |  MEM: addr=0xffffff38  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R11]=0x000003fc  Rm[R12]=0x000003e4  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0xffffffc8 b=0xxxxxxxxx op=0100 => res=0xxxxxxxxx flags=xxxx | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0xffffff38 addr=0xffffff38 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R2 en2=0
        DMEM READ:  [0xffffff38] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=xxxx
────────────────────────────────────────────────────────────────────────────────
[C0095] IF: PC=0x00000094  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x000003f0  |  MEM: addr=0xffffffc8  |  WB: data1=0xffffff38
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=1 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x00000000 rdata=0x00000000
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x00000143  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003fc rm_fwd=0x000003e4 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x000003fc b=0x0000000c op=0010 => res=0x000003f0 flags=0010 | shift_out=0x000003e4 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=001 | mul_en=0 multi_cyc=0
        MEM: alu_res=0xxxxxxxxx addr=0xffffffc8 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0xffffffc8] => 0x00000000
        WB: sel=000 data1=0xffffff38 data2=0xffffff38 | wr1=R0 en1=0 wr2=R2 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0095] IF: PC=0x00000094  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x000003f0  |  WB: data1=0xxxxxxxxx
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x00000000 rdata=0x00000000
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x00000143  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003f0 addr=0x000003f0 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x000003f0] => 0x00000000
        WB: sel=000 data1=0xxxxxxxxx data2=0xxxxxxxxx | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0097] IF: PC=0x00000098  |  ID: instr=0xe2433004 valid=1  |  EX: alu_res=0x00000004  |  MEM: addr=0x00000000  |  WB: data1=0x00000001
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000001
        ID READ: Rn[R3]=0x00000001  Rm[R4]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=ME/WB  fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000001 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xffffffc8 b=0x00000004 op=1101 => res=0x00000004 flags=0000 | shift_out=0x00000004 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000001
        WB: sel=001 data1=0x00000001 data2=0x000003f0 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000001
        RF WRITE: port1: R3<=0x00000001 | port2: R3<=0x00000001  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0097] IF: PC=0x0000009c  |  ID: instr=0xe083300b valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000004  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R3]=0x00000001  Rm[R11]=0x000003fc  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000004 rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x00000004 b=0x00000004 op=0010 => res=0x00000000 flags=0110 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000004 addr=0x00000004 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x00000004] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0110
────────────────────────────────────────────────────────────────────────────────
[C0099] IF: PC=0x000000a0  |  ID: instr=0xe5133034 valid=1  |  EX: alu_res=0x000003fc  |  MEM: addr=0x00000004  |  WB: data1=0x00000004
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3e0e000
        ID READ: Rn[R3]=0x00000004  Rm[R4]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x000003fc rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x00000000 b=0x000003fc op=0100 => res=0x000003fc flags=0000 | shift_out=0x000003fc cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000004 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000004] => 0xe3e0e000
        WB: sel=000 data1=0x00000004 data2=0x00000004 | wr1=R3 en1=1 wr2=R0 en2=0 | load_data=0xe3e0e000
        RF WRITE: port1: R3<=0x00000004 | port2: R3<=0x00000004  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0099] IF: PC=0x000000a4  |  ID: instr=0xe50b3010 valid=1  |  EX: alu_res=0x000003c8  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=1) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x00000000 rdata=0xe3e0e000
        ID READ: Rn[R11]=0x000003fc  Rm[R0]=0xffffffc8  R3port[R3]=0x00000000 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003fc rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x000003fc b=0x00000034 op=0010 => res=0x000003c8 flags=0010 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=1 mem_wr=0 wb_sel=001 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003fc addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000000] => 0xe3e0e000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe3e0e000
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0101] IF: PC=0x000000a4  |  ID: instr=0xe50b3010 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x000003c8  |  WB: data1=0x000003fc
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x000003fc rdata=0xe3a0b000
        ID READ: Rn[R11]=0x000003fc  Rm[R0]=0xffffffc8  R3port[R3]=0x000003fc | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003c8 addr=0x000003c8 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x000003c8] => 0xe3a0b000
        WB: sel=000 data1=0x000003fc data2=0x000003fc | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe3a0b000
        RF WRITE: port1: R3<=0x000003fc | port2: R3<=0x000003fc  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0101] IF: PC=0x000000a8  |  ID: instr=0xe51b3008 valid=1  |  EX: alu_res=0x000003ec  |  MEM: addr=0x00000000  |  WB: data1=0x0000007b
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0x0000007b
        ID READ: Rn[R11]=0x000003fc  Rm[R8]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=ME/WB 
        EX OPS: rn_fwd=0x000003fc rm_fwd=0xffffffc8 rs_fwd=0x000003fc rd_st_fwd=0x0000007b
        EX ALU: a=0x000003fc b=0x00000010 op=0010 => res=0x000003ec flags=0010 | shift_out=0xffffffc8 cout=0
        EX CTL: wr1=R3 en1=0 wr2=R11 en2=0 | mem_rd=0 mem_wr=1 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x0000007b
        WB: sel=001 data1=0x0000007b data2=0x000003c8 | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0x0000007b
        RF WRITE: port1: R3<=0x0000007b | port2: R3<=0x0000007b  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0103] IF: PC=0x000000ac  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x000003f4  |  MEM: addr=0x000003ec  |  WB: data1=0x00000000
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=1 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x00000000 rdata=0xe3a0b000
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x0000007b  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003fc rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x000003fc b=0x00000008 op=0010 => res=0x000003f4 flags=0010 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=001 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003ec addr=0x000003ec store=0x0000007b | rd=0 wr=1 size=10 signed=0 | wr1=R3 en1=0 wr2=R11 en2=0
        DMEM WRITE: [0x000003ec] <= 0x0000007b  size=10
        DMEM READ:  [0x000003ec] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0103] IF: PC=0x000000ac  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x000003f4  |  WB: data1=0x000003ec
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x00000000 rdata=0x00000000
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x0000007b  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003f4 addr=0x000003f4 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x000003f4] => 0x00000000
        WB: sel=000 data1=0x000003ec data2=0x000003ec | wr1=R3 en1=0 wr2=R11 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0105] IF: PC=0x000000b0  |  ID: instr=0xe2433004 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        ID READ: Rn[R3]=0x00000000  Rm[R4]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=ME/WB  fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xffffffc8 b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000000
        WB: sel=001 data1=0x00000000 data2=0x000003f4 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000000
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0105] IF: PC=0x000000b4  |  ID: instr=0xe083300b valid=1  |  EX: alu_res=0xfffffffc  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R3]=0x00000000  Rm[R11]=0x000003fc  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x00000000 b=0x00000004 op=0010 => res=0xfffffffc flags=1000 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0107] IF: PC=0x000000b8  |  ID: instr=0xe5132034 valid=1  |  EX: alu_res=0x000003f8  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R3]=0x00000000  Rm[R4]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0x000003fc rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0xfffffffc b=0x000003fc op=0100 => res=0x000003f8 flags=0010 | shift_out=0x000003fc cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffffc addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000000] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R3 en1=1 wr2=R0 en2=0 | load_data=0xe3a0b000
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0107] IF: PC=0x000000bc  |  ID: instr=0xe51b300c valid=1  |  EX: alu_res=0x000003c4  |  MEM: addr=0xfffffffc  |  WB: data1=0xfffffffc
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R2 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R11]=0x000003fc  Rm[R12]=0x000003e4  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003f8 rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x000003f8 b=0x00000034 op=0010 => res=0x000003c4 flags=0010 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R2 en1=1 wr2=R3 en2=0 | mem_rd=1 mem_wr=0 wb_sel=001 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003f8 addr=0xfffffffc store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0xfffffffc] => 0xe3a0b000
        WB: sel=000 data1=0xfffffffc data2=0xfffffffc | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe3a0b000
        RF WRITE: port1: R3<=0xfffffffc | port2: R3<=0xfffffffc  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0109] IF: PC=0x000000c0  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x000003f0  |  MEM: addr=0x000003c4  |  WB: data1=0x000003f8
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=1 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x00000000 rdata=0x00000000
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x000003f8  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003fc rm_fwd=0x000003e4 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x000003fc b=0x0000000c op=0010 => res=0x000003f0 flags=0010 | shift_out=0x000003e4 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=001 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003c4 addr=0x000003c4 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R2 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x000003c4] => 0x00000000
        WB: sel=000 data1=0x000003f8 data2=0x000003f8 | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0x00000000
        RF WRITE: port1: R3<=0x000003f8 | port2: R3<=0x000003f8  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0109] IF: PC=0x000000c0  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x000003f0  |  WB: data1=0x00000143
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x00000000 rdata=0x00000143
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x000003f8  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003f0 addr=0x000003f0 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x000003f0] => 0x00000143
        WB: sel=001 data1=0x00000143 data2=0x000003c4 | wr1=R2 en1=1 wr2=R3 en2=0 | load_data=0x00000143
        RF WRITE: port1: R2<=0x00000143 | port2: R2<=0x00000143  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0111] IF: PC=0x000000c4  |  ID: instr=0xe2433004 valid=1  |  EX: alu_res=0x00000004  |  MEM: addr=0x00000000  |  WB: data1=0x00000001
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000001
        ID READ: Rn[R3]=0x00000001  Rm[R4]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=ME/WB  fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000001 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xffffffc8 b=0x00000004 op=1101 => res=0x00000004 flags=0000 | shift_out=0x00000004 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000001
        WB: sel=001 data1=0x00000001 data2=0x000003f0 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000001
        RF WRITE: port1: R3<=0x00000001 | port2: R3<=0x00000001  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0111] IF: PC=0x000000c8  |  ID: instr=0xe083300b valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000004  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R3]=0x00000001  Rm[R11]=0x000003fc  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000004 rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x00000004 b=0x00000004 op=0010 => res=0x00000000 flags=0110 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000004 addr=0x00000004 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x00000004] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0110
────────────────────────────────────────────────────────────────────────────────
[C0113] IF: PC=0x000000cc  |  ID: instr=0xe5032034 valid=1  |  EX: alu_res=0x000003fc  |  MEM: addr=0x00000004  |  WB: data1=0x00000004
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x00000143 rdata=0xe3e0e000
        ID READ: Rn[R3]=0x00000004  Rm[R4]=0xxxxxxxxx  R3port[R2]=0x00000143 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x000003fc rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x00000000 b=0x000003fc op=0100 => res=0x000003fc flags=0000 | shift_out=0x000003fc cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000004 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000004] => 0xe3e0e000
        WB: sel=000 data1=0x00000004 data2=0x00000004 | wr1=R3 en1=1 wr2=R0 en2=0 | load_data=0xe3e0e000
        RF WRITE: port1: R3<=0x00000004 | port2: R3<=0x00000004  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0000
────────────────────────────────────────────────────────────────────────────────
[C0113] IF: PC=0x000000d0  |  ID: instr=0xe51b3008 valid=1  |  EX: alu_res=0x000003c8  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R2 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3e0e000
        ID READ: Rn[R11]=0x000003fc  Rm[R8]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003fc rm_fwd=0xxxxxxxxx rs_fwd=0x00000143 rd_st_fwd=0x00000143
        EX ALU: a=0x000003fc b=0x00000034 op=0010 => res=0x000003c8 flags=0010 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R2 en1=0 wr2=R3 en2=0 | mem_rd=0 mem_wr=1 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003fc addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000000] => 0xe3e0e000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe3e0e000
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0115] IF: PC=0x000000d4  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x000003f4  |  MEM: addr=0x000003c8  |  WB: data1=0x000003fc
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=1 ld_rs=0 ld_rd=0) | idex_load=1 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x00000000 rdata=0xe3a0b000
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x000003fc  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003fc rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x000003fc b=0x00000008 op=0010 => res=0x000003f4 flags=0010 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R3 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=001 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003c8 addr=0x000003c8 store=0x00000143 | rd=0 wr=1 size=10 signed=0 | wr1=R2 en1=0 wr2=R3 en2=0
        DMEM WRITE: [0x000003c8] <= 0x00000143  size=10
        DMEM READ:  [0x000003c8] => 0xe3a0b000
        WB: sel=000 data1=0x000003fc data2=0x000003fc | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe3a0b000
        RF WRITE: port1: R3<=0x000003fc | port2: R3<=0x000003fc  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0115] IF: PC=0x000000d4  |  ID: instr=0xe1a03103 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x000003f4  |  WB: data1=0x000003c8
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R0 idex_we=0
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x00000000 rdata=0x0000007b
        ID READ: Rn[R0]=0xffffffc8  Rm[R3]=0x000003fc  R3port[R1]=0x00000000 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0x00000000 b=0x00000000 op=0000 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R0 en1=0 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003f4 addr=0x000003f4 store=0x00000000 | rd=1 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R11 en2=0
        DMEM READ:  [0x000003f4] => 0x0000007b
        WB: sel=000 data1=0x000003c8 data2=0x000003c8 | wr1=R2 en1=0 wr2=R3 en2=0 | load_data=0x0000007b
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0117] IF: PC=0x000000d8  |  ID: instr=0xe2433004 valid=1  |  EX: alu_res=0x00000000  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0x00000000
        ID READ: Rn[R3]=0x00000000  Rm[R4]=0xxxxxxxxx  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=REG    fwd_b=ME/WB  fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xffffffc8 rm_fwd=0x00000000 rs_fwd=0x00000000 rd_st_fwd=0x00000000
        EX ALU: a=0xffffffc8 b=0x00000000 op=1101 => res=0x00000000 flags=0100 | shift_out=0x00000000 cout=0
        EX CTL: wr1=R3 en1=1 wr2=R0 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=00 signed=0 | wr1=R0 en1=0 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0x00000000
        WB: sel=001 data1=0x00000000 data2=0x000003f4 | wr1=R3 en1=1 wr2=R11 en2=0 | load_data=0x00000000
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0100
────────────────────────────────────────────────────────────────────────────────
[C0117] IF: PC=0x000000dc  |  ID: instr=0xe083300b valid=1  |  EX: alu_res=0xfffffffc  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=1 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R3]=0x00000000  Rm[R11]=0x000003fc  R3port[R0]=0xffffffc8 | use: rn=1 rm=1 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x00000000 rm_fwd=0xxxxxxxxx rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x00000000 b=0x00000004 op=0010 => res=0xfffffffc flags=1000 | shift_out=0xxxxxxxxx cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x00000000 addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R0 en2=0
        DMEM READ:  [0x00000000] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R0 en1=0 wr2=R0 en2=0 | load_data=0x00000000
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=1000
────────────────────────────────────────────────────────────────────────────────
[C0119] IF: PC=0x000000e0  |  ID: instr=0xe51b2010 valid=1  |  EX: alu_res=0x000003f8  |  MEM: addr=0x00000000  |  WB: data1=0x00000000
        CTRL: stall_if=0 stall_id=0 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=0 flush_exmem=0
        HDU:  lu_hazard=0 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=0) | idex_load=0 idex_wd=R3 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0xffffffc8 rdata=0xe3a0b000
        ID READ: Rn[R11]=0x000003fc  Rm[R0]=0xffffffc8  R3port[R0]=0xffffffc8 | use: rn=1 rm=0 rs=0 rd=0
        EX FWD: fwd_a=EX/MEM fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0xfffffffc rm_fwd=0x000003fc rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0xfffffffc b=0x000003fc op=0100 => res=0x000003f8 flags=0010 | shift_out=0x000003fc cout=0
        EX CTL: wr1=R3 en1=1 wr2=R3 en2=0 | mem_rd=0 mem_wr=0 wb_sel=000 | mul_en=0 multi_cyc=0
        MEM: alu_res=0xfffffffc addr=0x00000000 store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0x00000000] => 0xe3a0b000
        WB: sel=000 data1=0x00000000 data2=0x00000000 | wr1=R3 en1=1 wr2=R0 en2=0 | load_data=0xe3a0b000
        RF WRITE: port1: R3<=0x00000000 | port2: R3<=0x00000000  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
────────────────────────────────────────────────────────────────────────────────
[C0119] IF: PC=0x000000e4  |  ID: instr=0xe5032034 valid=1  |  EX: alu_res=0x000003ec  |  MEM: addr=0xfffffffc  |  WB: data1=0xfffffffc
        CTRL: stall_if=1 stall_id=1 stall_ex=0 stall_mem=0 | flush_ifid=0 flush_idex=1 flush_exmem=0
        HDU:  lu_hazard=1 (ld_rn=0 ld_rm=0 ld_rs=0 ld_rd=1) | idex_load=1 idex_wd=R2 idex_we=1
        BDTU: state=IDLE    busy=0 start=0 | addr=0x000003ec rd=0 wr=0 wdata=0x00000143 rdata=0xe3a0b000
        ID READ: Rn[R3]=0xfffffffc  Rm[R4]=0xxxxxxxxx  R3port[R2]=0x00000143 | use: rn=1 rm=0 rs=0 rd=1
        EX FWD: fwd_a=REG    fwd_b=REG    fwd_s=REG    fwd_d=REG   
        EX OPS: rn_fwd=0x000003fc rm_fwd=0xffffffc8 rs_fwd=0xffffffc8 rd_st_fwd=0xffffffc8
        EX ALU: a=0x000003fc b=0x00000010 op=0010 => res=0x000003ec flags=0010 | shift_out=0xffffffc8 cout=0
        EX CTL: wr1=R2 en1=1 wr2=R11 en2=0 | mem_rd=1 mem_wr=0 wb_sel=001 | mul_en=0 multi_cyc=0
        MEM: alu_res=0x000003f8 addr=0xfffffffc store=0x00000000 | rd=0 wr=0 size=10 signed=0 | wr1=R3 en1=1 wr2=R3 en2=0
        DMEM READ:  [0xfffffffc] => 0xe3a0b000
        WB: sel=000 data1=0xfffffffc data2=0xfffffffc | wr1=R3 en1=1 wr2=R3 en2=0 | load_data=0xe3a0b000
        RF WRITE: port1: R3<=0xfffffffc | port2: R3<=0xfffffffc  (bdtu_prio=0)
        CPSR: 1000 (N=1 Z=0 C=0 V=0) | cpsr_wen_ex=0 new_flags=0010
[C0121] PC=0x000000e4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x000003f8 en=1 | CPSR=1000
[C0121] PC=0x000000e8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C0125] PC=0x000000f0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0127] PC=0x000000f8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0129] PC=0x000000fc instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0129] PC=0x00000100 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0135] PC=0x00000068 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0137] PC=0x00000070 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0137] PC=0x00000074 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0139] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000400 en=1 | CPSR=1000
[C0139] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0xfffffe39 en=1 | CPSR=1000
[C0141] PC=0x0000007c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0143] PC=0x00000084 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0143] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0145] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x000003f8 en=1 | CPSR=1000
[C0145] PC=0x0000008c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007b en=1 | CPSR=1000
[C0149] PC=0x00000098 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1010
[C0151] PC=0x000000a0 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1010
[C0153] PC=0x000000a4 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1010
[C0153] PC=0x000000a4 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000400 en=1 | CPSR=1010
[C0155] PC=0x000000a8 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffe39 en=1 | CPSR=1010
[C0157] PC=0x000000b0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1010
[C0159] PC=0x000000b8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1010
[C0161] PC=0x000000bc instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1010
[C0161] PC=0x000000c0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x000003f8 en=1 | CPSR=1010
[C0163] PC=0x000000c0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1010
[C0163] PC=0x000000c4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1010
[C0165] PC=0x000000cc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1010
[C0167] PC=0x000000d0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1010
[C0167] PC=0x000000d4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000400 en=1 | CPSR=1010
[C0169] PC=0x000000d8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1010
[C0171] PC=0x000000e0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1010
[C0173] PC=0x000000e4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1010
[C0173] PC=0x000000e4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x000003f8 en=1 | CPSR=1010
[C0175] PC=0x000000e8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0xfffffe39 en=1 | CPSR=1010
[C0177] PC=0x000000f0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1010
[C0179] PC=0x000000f8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1010
[C0181] PC=0x000000fc instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1010
[C0183] PC=0x00000100 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0187] PC=0x00000068 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0189] PC=0x00000070 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0191] PC=0x00000074 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0191] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000404 en=1 | CPSR=1000
[C0193] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000002 en=1 | CPSR=1000
[C0193] PC=0x0000007c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0195] PC=0x00000084 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0197] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0197] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x000003f8 en=1 | CPSR=1000
[C0199] PC=0x0000008c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffe39 en=1 | CPSR=1000
[C0199] PC=0x00000090 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0000
[C0205] PC=0x000000f0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=0000
[C0207] PC=0x000000f8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=0000
[C0209] PC=0x000000fc instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=0000
[C0209] PC=0x00000100 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0215] PC=0x00000068 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0217] PC=0x00000070 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C0217] PC=0x00000074 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0219] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000408 en=1 | CPSR=1000
[C0219] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=1000
[C0221] PC=0x0000007c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0223] PC=0x00000084 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0223] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0225] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x000003f8 en=1 | CPSR=1000
[C0225] PC=0x0000008c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffe39 en=1 | CPSR=1000
[C0227] PC=0x00000090 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0000
[C0231] PC=0x000000f0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=0000
[C0233] PC=0x000000f8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0000
[C0235] PC=0x000000fc instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0000
[C0237] PC=0x00000100 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0241] PC=0x00000068 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C0243] PC=0x00000070 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C0245] PC=0x00000074 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C0245] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000040c en=1 | CPSR=1000
[C0247] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007d en=1 | CPSR=1000
[C0247] PC=0x0000007c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0249] PC=0x00000084 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0251] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0251] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x000003f8 en=1 | CPSR=1000
[C0253] PC=0x0000008c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffe39 en=1 | CPSR=1000
[C0253] PC=0x00000090 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0000
[C0259] PC=0x000000f0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0000
[C0261] PC=0x000000f8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0000
[C0263] PC=0x000000fc instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0000
[C0263] PC=0x00000100 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0269] PC=0x00000068 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C0271] PC=0x00000070 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C0271] PC=0x00000074 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C0273] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000410 en=1 | CPSR=1000
[C0273] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000000a en=1 | CPSR=1000
[C0275] PC=0x0000007c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0277] PC=0x00000084 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0277] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0279] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x000003f8 en=1 | CPSR=1000
[C0279] PC=0x0000008c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffe39 en=1 | CPSR=1000
[C0281] PC=0x00000090 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0000
[C0285] PC=0x000000f0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0000
[C0287] PC=0x000000f8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=0000
[C0289] PC=0x000000fc instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=0000
[C0291] PC=0x00000100 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0295] PC=0x00000068 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C0297] PC=0x00000070 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C0299] PC=0x00000074 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C0299] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000414 en=1 | CPSR=1000
[C0301] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000041 en=1 | CPSR=1000
[C0301] PC=0x0000007c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0303] PC=0x00000084 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0305] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0305] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x000003f8 en=1 | CPSR=1000
[C0307] PC=0x0000008c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffe39 en=1 | CPSR=1000
[C0307] PC=0x00000090 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0000
[C0313] PC=0x000000f0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=0000
[C0315] PC=0x000000f8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=0000
[C0317] PC=0x000000fc instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=0000
[C0317] PC=0x00000100 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0323] PC=0x00000068 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0325] PC=0x00000070 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C0325] PC=0x00000074 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C0327] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000418 en=1 | CPSR=1000
[C0327] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0xffffffc8 en=1 | CPSR=1000
[C0329] PC=0x0000007c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0331] PC=0x00000084 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0331] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=1000
[C0333] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x000003f8 en=1 | CPSR=1000
[C0333] PC=0x0000008c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffe39 en=1 | CPSR=1000
[C0335] PC=0x00000090 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0010
[C0339] PC=0x000000f0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=0010
[C0341] PC=0x000000f8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=0010
[C0343] PC=0x000000fc instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=0010
[C0345] PC=0x00000100 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0110
[C0349] PC=0x00000068 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=0110
[C0351] PC=0x00000070 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000024 en=1 | CPSR=0110
[C0353] PC=0x00000074 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=0110
[C0353] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000041c en=1 | CPSR=0110
[C0355] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000000 en=1 | CPSR=0110
[C0355] PC=0x0000007c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=0110
[C0357] PC=0x00000084 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=0110
[C0359] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffffc en=1 | CPSR=0110
[C0359] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x000003f8 en=1 | CPSR=0110
[C0361] PC=0x0000008c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0xfffffe39 en=1 | CPSR=0110
[C0361] PC=0x00000090 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0000
[C0367] PC=0x000000f0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000009 en=1 | CPSR=0000
[C0369] PC=0x000000f8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=0000
[C0371] PC=0x000000fc instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000a en=1 | CPSR=0000
[C0375] PC=0x00000108 instr=0xe50b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=0010
[C0377] PC=0x00000110 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=0010
[C0379] PC=0x00000114 instr=0xdaffffcd | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=0010
[C0379] PC=0x00000118 instr=0xe3a03000 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0385] PC=0x00000058 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0387] PC=0x00000060 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0391] PC=0x000000fc instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0393] PC=0x00000100 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0397] PC=0x00000068 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0399] PC=0x00000070 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0401] PC=0x00000074 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0401] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000400 en=1 | CPSR=1000
[C0403] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C0403] PC=0x0000007c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0405] PC=0x00000084 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0407] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0407] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x000003fc en=1 | CPSR=1000
[C0409] PC=0x0000008c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000143 en=1 | CPSR=1000
[C0413] PC=0x00000098 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0415] PC=0x000000a0 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0415] PC=0x000000a4 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0417] PC=0x000000a4 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000400 en=1 | CPSR=1000
[C0417] PC=0x000000a8 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007b en=1 | CPSR=1000
[C0421] PC=0x000000b0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0423] PC=0x000000b8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0423] PC=0x000000bc instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0425] PC=0x000000c0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x000003fc en=1 | CPSR=1000
[C0425] PC=0x000000c0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000143 en=1 | CPSR=1000
[C0427] PC=0x000000c4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0429] PC=0x000000cc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0429] PC=0x000000d0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0431] PC=0x000000d4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000400 en=1 | CPSR=1000
[C0433] PC=0x000000d8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0435] PC=0x000000e0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0435] PC=0x000000e4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0437] PC=0x000000e4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x000003fc en=1 | CPSR=1000
[C0437] PC=0x000000e8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C0441] PC=0x000000f0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0443] PC=0x000000f8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0445] PC=0x000000fc instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0445] PC=0x00000100 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0451] PC=0x00000068 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0453] PC=0x00000070 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0453] PC=0x00000074 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0455] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000404 en=1 | CPSR=1000
[C0455] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000002 en=1 | CPSR=1000
[C0457] PC=0x0000007c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0459] PC=0x00000084 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0459] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0461] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x000003fc en=1 | CPSR=1000
[C0461] PC=0x0000008c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x0000007b en=1 | CPSR=1000
[C0465] PC=0x00000098 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0467] PC=0x000000a0 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0469] PC=0x000000a4 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0469] PC=0x000000a4 instr=0xe50b3010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000404 en=1 | CPSR=1000
[C0471] PC=0x000000a8 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0473] PC=0x000000b0 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0475] PC=0x000000b8 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0477] PC=0x000000bc instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0477] PC=0x000000c0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x000003fc en=1 | CPSR=1000
[C0479] PC=0x000000c0 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007b en=1 | CPSR=1000
[C0479] PC=0x000000c4 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0481] PC=0x000000cc instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0483] PC=0x000000d0 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0483] PC=0x000000d4 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000404 en=1 | CPSR=1000
[C0485] PC=0x000000d8 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0487] PC=0x000000e0 instr=0xe51b2010 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0489] PC=0x000000e4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0489] PC=0x000000e4 instr=0xe5032034 | branch=0 bdtu=IDLE    | WR: R3<=0x000003fc en=1 | CPSR=1000
[C0491] PC=0x000000e8 instr=0xe51b300c | branch=0 bdtu=IDLE    | WR: R2<=0x00000002 en=1 | CPSR=1000
[C0493] PC=0x000000f0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000003 en=1 | CPSR=1000
[C0495] PC=0x000000f8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0497] PC=0x000000fc instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0499] PC=0x00000100 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0503] PC=0x00000068 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0505] PC=0x00000070 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C0507] PC=0x00000074 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000000c en=1 | CPSR=1000
[C0507] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000408 en=1 | CPSR=1000
[C0509] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000062 en=1 | CPSR=1000
[C0509] PC=0x0000007c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0511] PC=0x00000084 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0513] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0513] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x000003fc en=1 | CPSR=1000
[C0515] PC=0x0000008c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0515] PC=0x00000090 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0010
[C0521] PC=0x000000f0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=0010
[C0523] PC=0x000000f8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0010
[C0525] PC=0x000000fc instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0010
[C0525] PC=0x00000100 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0531] PC=0x00000068 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=1000
[C0533] PC=0x00000070 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C0533] PC=0x00000074 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000010 en=1 | CPSR=1000
[C0535] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x0000040c en=1 | CPSR=1000
[C0535] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000007d en=1 | CPSR=1000
[C0537] PC=0x0000007c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0539] PC=0x00000084 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0539] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0541] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x000003fc en=1 | CPSR=1000
[C0541] PC=0x0000008c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0543] PC=0x00000090 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0010
[C0547] PC=0x000000f0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000005 en=1 | CPSR=0010
[C0549] PC=0x000000f8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0010
[C0551] PC=0x000000fc instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0010
[C0553] PC=0x00000100 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0557] PC=0x00000068 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=1000
[C0559] PC=0x00000070 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C0561] PC=0x00000074 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000014 en=1 | CPSR=1000
[C0561] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000410 en=1 | CPSR=1000
[C0563] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x0000000a en=1 | CPSR=1000
[C0563] PC=0x0000007c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0565] PC=0x00000084 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0567] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0567] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x000003fc en=1 | CPSR=1000
[C0569] PC=0x0000008c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0569] PC=0x00000090 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0010
[C0575] PC=0x000000f0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000006 en=1 | CPSR=0010
[C0577] PC=0x000000f8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=0010
[C0579] PC=0x000000fc instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=0010
[C0579] PC=0x00000100 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0585] PC=0x00000068 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=1000
[C0587] PC=0x00000070 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C0587] PC=0x00000074 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x00000018 en=1 | CPSR=1000
[C0589] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000414 en=1 | CPSR=1000
[C0589] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0x00000041 en=1 | CPSR=1000
[C0591] PC=0x0000007c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0593] PC=0x00000084 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000
[C0593] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x00000000 en=1 | CPSR=1000
[C0595] PC=0x00000088 instr=0xe1520003 | branch=0 bdtu=IDLE    | WR: R3<=0x000003fc en=1 | CPSR=1000
[C0595] PC=0x0000008c instr=0xaa000015 | branch=0 bdtu=IDLE    | WR: R3<=0x00000002 en=1 | CPSR=1000
[C0597] PC=0x00000090 instr=0xe51b300c | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=0010
[C0601] PC=0x000000f0 instr=0xe50b300c | branch=0 bdtu=IDLE    | WR: R3<=0x00000007 en=1 | CPSR=0010
[C0603] PC=0x000000f8 instr=0xe3530009 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=0010
[C0605] PC=0x000000fc instr=0xdaffffd7 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=0010
[C0607] PC=0x00000100 instr=0xe51b3008 | branch=1 bdtu=IDLE    | WR: R0<=0x00000000 en=0 | CPSR=1000
[C0611] PC=0x00000068 instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000008 en=1 | CPSR=1000
[C0613] PC=0x00000070 instr=0xe5132034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000020 en=1 | CPSR=1000
[C0615] PC=0x00000074 instr=0xe51b3008 | branch=0 bdtu=IDLE    | WR: R3<=0x0000001c en=1 | CPSR=1000
[C0615] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R3<=0x00000418 en=1 | CPSR=1000
[C0617] PC=0x00000078 instr=0xe1a03103 | branch=0 bdtu=IDLE    | WR: R2<=0xffffffc8 en=1 | CPSR=1000
[C0617] PC=0x0000007c instr=0xe2433004 | branch=0 bdtu=IDLE    | WR: R3<=0x00000001 en=1 | CPSR=1000
[C0619] PC=0x00000084 instr=0xe5133034 | branch=0 bdtu=IDLE    | WR: R3<=0x00000004 en=1 | CPSR=1000

[22845000] cpu_done asserted at cycle 2280 (PC=0xffffffff)

════════════════════════════════════════════════════════════════
  VERIFICATION  (2280 cycles)
════════════════════════════════════════════════════════════════
  +-----------------------------------------+
  |          Register File Dump             |
  +-----------------------------------------+
  |  R0   = 0x00000000  (0)
  |  R1   = 0x00000000  (0)
  |  R2   = 0x0000007d  (125)
  |  R3   = 0x00000000  (0)
  |  R4   = 0xxxxxxxxx  (x)
  |  R5   = 0xxxxxxxxx  (x)
  |  R6   = 0xxxxxxxxx  (x)
  |  R7   = 0xxxxxxxxx  (x)
  |  R8   = 0xxxxxxxxx  (x)
  |  R9   = 0xxxxxxxxx  (x)
  |  R10  = 0xxxxxxxxx  (x)
  |  R11  = 0x00000000  (0)
  |  R12  = 0x000003e4  (996)
  |  R13  = 0x00000400  (1024)
  |  R14  = 0xffffffff  (-1)
  |  R15  = 0xxxxxxxxx  (x)
  +-----------------------------------------+
  |  CPSR  = 0010 (N=0 Z=0 C=1 V=0)    |
  +-----------------------------------------+

  [PASS] R0 = 0  (return value)
  [PASS] SP = 0x00000400  (restored)
  [PASS] FP = 0  (restored)
  [PASS] LR = 0xFFFFFFFF  (restored)

  --- Sorted array verification ---
  [PASS] arr[0] = -455
  [PASS] arr[1] = -56
  [PASS] arr[2] = 0
  [PASS] arr[3] = 2
  [PASS] arr[4] = 10
  [PASS] arr[5] = 65
  [PASS] arr[6] = 98
  [PASS] arr[7] = 123
  [PASS] arr[8] = 125
  [PASS] arr[9] = 323

  [PASS] .LC0 read-only data unchanged

  ── Stack frame dump (0x000003a0..0x00000400) ──
    [0x000003a0] = 0x00000000  (0)
    [0x000003a4] = 0x00000000  (0)
    [0x000003a8] = 0x00000000  (0)
    [0x000003ac] = 0x00000000  (0)
    [0x000003b0] = 0x00000000  (0)
    [0x000003b4] = 0x00000000  (0)
    [0x000003b8] = 0x00000000  (0)
    [0x000003bc] = 0x00000000  (0)
    [0x000003c0] = 0x00000000  (0)
    [0x000003c4] = 0xfffffe39  (-455)
    [0x000003c8] = 0xffffffc8  (-56)
    [0x000003cc] = 0x00000000  (0)
    [0x000003d0] = 0x00000002  (2)
    [0x000003d4] = 0x0000000a  (10)
    [0x000003d8] = 0x00000041  (65)
    [0x000003dc] = 0x00000062  (98)
    [0x000003e0] = 0x0000007b  (123)
    [0x000003e4] = 0x0000007d  (125)
    [0x000003e8] = 0x00000143  (323)
    [0x000003ec] = 0x0000007d  (125)
    [0x000003f0] = 0x0000000a  (10)
    [0x000003f4] = 0x0000000a  (10)
    [0x000003f8] = 0x00000000  (0)
    [0x000003fc] = 0xffffffff  (-1)
    [0x00000400] = 0x00000000  (0)

════════════════════════════════════════════════════════════════
  *** ALL 24 CHECKS PASSED ***
════════════════════════════════════════════════════════════════

../tb/cpu_tb.v:626: $finish called at 22995000 (1ps)
