# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do processor_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {processor_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:57 on Apr 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." processor_7_1200mv_100c_slow.vo 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 00:40:58 on Apr 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/admin/2022-simple-team02/processor3/simulation/modelsim {C:/Users/admin/2022-simple-team02/processor3/simulation/modelsim/processor.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:40:58 on Apr 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/admin/2022-simple-team02/processor3/simulation/modelsim" C:/Users/admin/2022-simple-team02/processor3/simulation/modelsim/processor.vt 
# -- Compiling module processor_vlg_tst
# 
# Top level modules:
# 	processor_vlg_tst
# End time: 00:40:58 on Apr 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  test1
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" test1 
# Start time: 00:40:58 on Apr 30,2022
# ** Error: (vsim-3170) Could not find 'test1'.
#         Searched libraries:
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/17.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/admin/2022-simple-team02/processor3/simulation/modelsim/gate_work
#             C:/Users/admin/2022-simple-team02/processor3/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./processor_run_msim_gate_verilog.do PAUSED at line 12
vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" gate_work.processor_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" gate_work.processor_vlg_tst 
# Start time: 00:40:58 on Apr 30,2022
# Loading work.processor_vlg_tst
# Loading work.processor
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from processor_7_1200mv_100c_v_slow.sdo
# ** Warning: (vsim-3017) C:/Users/admin/2022-simple-team02/processor3/simulation/modelsim/processor.vt(81): [TFMPC] - Too few port connections. Expected 49, found 45.
#    Time: 0 ps  Iteration: 0  Instance: /processor_vlg_tst/i1 File: processor_7_1200mv_100c_slow.vo
# ** Warning: (vsim-3722) C:/Users/admin/2022-simple-team02/processor3/simulation/modelsim/processor.vt(81): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) C:/Users/admin/2022-simple-team02/processor3/simulation/modelsim/processor.vt(81): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) C:/Users/admin/2022-simple-team02/processor3/simulation/modelsim/processor.vt(81): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) C:/Users/admin/2022-simple-team02/processor3/simulation/modelsim/processor.vt(81): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from processor_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /processor_vlg_tst File: C:/Users/admin/2022-simple-team02/processor3/simulation/modelsim/processor.vt
add wave -position end  sim:/processor_vlg_tst/eachvec
add wave -position end  sim:/processor_vlg_tst/clock
add wave -position end  sim:/processor_vlg_tst/exec
add wave -position end  sim:/processor_vlg_tst/externalInput
add wave -position end  sim:/processor_vlg_tst/reset
add wave -position end  sim:/processor_vlg_tst/address_memory_output
add wave -position end  sim:/processor_vlg_tst/addressSrc_output
add wave -position end  sim:/processor_vlg_tst/ALUOp_output
add wave -position end  sim:/processor_vlg_tst/ALUSrcAR_output
add wave -position end  sim:/processor_vlg_tst/ALUSrcBR_output
add wave -position end  sim:/processor_vlg_tst/AR_output
add wave -position end  sim:/processor_vlg_tst/BR_output
add wave -position end  sim:/processor_vlg_tst/branch_output
add wave -position end  sim:/processor_vlg_tst/DR_output
add wave -position end  sim:/processor_vlg_tst/DRSrc_output
add wave -position end  sim:/processor_vlg_tst/external_output
add wave -position end  sim:/processor_vlg_tst/inputEnable_output
add wave -position end  sim:/processor_vlg_tst/instruction_output
add wave -position end  sim:/processor_vlg_tst/MDR_output1
add wave -position end  sim:/processor_vlg_tst/memToReg_output
add wave -position end  sim:/processor_vlg_tst/memWrite_output
add wave -position end  sim:/processor_vlg_tst/nextPC_output
add wave -position end  sim:/processor_vlg_tst/outputEnable_output
add wave -position end  sim:/processor_vlg_tst/p1_output
add wave -position end  sim:/processor_vlg_tst/p1AndSystemRunning_output
add wave -position end  sim:/processor_vlg_tst/p2_output
add wave -position end  sim:/processor_vlg_tst/p2AndSystemRunning_output
add wave -position end  sim:/processor_vlg_tst/p3_output
add wave -position end  sim:/processor_vlg_tst/p3AndSystemRunning_output
add wave -position end  sim:/processor_vlg_tst/p3to4_output
add wave -position end  sim:/processor_vlg_tst/p4_output
add wave -position end  sim:/processor_vlg_tst/p4AndSystemRunning_output
add wave -position end  sim:/processor_vlg_tst/p5_output
add wave -position end  sim:/processor_vlg_tst/p5AndSystemRunning_output
add wave -position end  sim:/processor_vlg_tst/PC_output
add wave -position end  sim:/processor_vlg_tst/readData_memory_output
add wave -position end  sim:/processor_vlg_tst/regDst_output
add wave -position end  sim:/processor_vlg_tst/regWrite_output
add wave -position end  sim:/processor_vlg_tst/systemRunning_output
add wave -position end  sim:/processor_vlg_tst/SZCV_cur_output
add wave -position end  sim:/processor_vlg_tst/SZCV_pre_output
add wave -position end  sim:/processor_vlg_tst/wire_exec_output
add wave -position end  sim:/processor_vlg_tst/wire_reset_output
add wave -position end  sim:/processor_vlg_tst/wren_memory_output
add wave -position end  sim:/processor_vlg_tst/writeData
add wave -position end  sim:/processor_vlg_tst/writeRegister
run
# Running testbench
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2389 ps, d:2416 ps, 223 ps );
#    Time: 2416 ps  Iteration: 1  Instance: /processor_vlg_tst/i1/\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2389 ps, d:2487 ps, 223 ps );
#    Time: 2487 ps  Iteration: 0  Instance: /processor_vlg_tst/i1/\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 /addr_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2379 ps, d:2525 ps, 223 ps );
#    Time: 2525 ps  Iteration: 0  Instance: /processor_vlg_tst/i1/\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 /datain_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2379 ps, d:2526 ps, 223 ps );
#    Time: 2526 ps  Iteration: 0  Instance: /processor_vlg_tst/i1/\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 /datain_a_register
# ** Error: /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/cycloneive_atoms.v(4542): $hold( posedge clk &&& reset:2389 ps, d:2528 ps, 223 ps );
#    Time: 2528 ps  Iteration: 0  Instance: /processor_vlg_tst/i1/\memory|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 /addr_a_register
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 20:24:14 on May 05,2022, Elapsed time: 139:43:16
# Errors: 6, Warnings: 5
