// Seed: 3013223611
module module_0;
  logic id_1;
  logic id_2;
  logic id_3;
  ;
  wire id_4;
  assign id_2 = id_3;
  wire id_5;
  assign id_3 = -1;
  assign id_1 = -1'b0 > -1;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3[-1 :-1],
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  module_0 modCall_1 ();
  output wire id_2;
  output wire id_1;
  logic id_7 = 1;
endmodule
