<stg><name>rx_ringbuffer_header</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %log_ddr_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %log_ddr

]]></Node>
<StgValue><ssdm name="log_ddr_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:3 %trunc_ln28 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %log_ddr_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="62">
<![CDATA[
entry:4 %sext_ln28 = sext i62 %trunc_ln28

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:5 %ps_addr = getelementptr i32 %ps, i64 %sext_ln28

]]></Node>
<StgValue><ssdm name="ps_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="27" st_id="5" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="28" st_id="6" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="29" st_id="7" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:6 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr, i32 7

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="30" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0">
<![CDATA[
entry:7 %call_ln28 = call void @rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1, i32 %ps, i62 %trunc_ln28, i32 %log_header

]]></Node>
<StgValue><ssdm name="call_ln28"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="31" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0">
<![CDATA[
entry:7 %call_ln28 = call void @rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1, i32 %ps, i62 %trunc_ln28, i32 %log_header

]]></Node>
<StgValue><ssdm name="call_ln28"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="32" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %tap_ddr_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %tap_ddr

]]></Node>
<StgValue><ssdm name="tap_ddr_read"/></StgValue>
</operation>

<operation id="33" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %trunc_ln32 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %tap_ddr_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="34" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="62">
<![CDATA[
entry:9 %sext_ln32 = sext i62 %trunc_ln32

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="35" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:10 %ps_addr_4 = getelementptr i32 %ps, i64 %sext_ln32

]]></Node>
<StgValue><ssdm name="ps_addr_4"/></StgValue>
</operation>

<operation id="36" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:11 %empty_151 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="37" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:11 %empty_151 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="38" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:11 %empty_151 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="39" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:11 %empty_151 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="40" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:11 %empty_151 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="41" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:11 %empty_151 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="42" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:11 %empty_151 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %ps_addr_4, i32 7

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="43" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:12 %call_ln32 = call void @rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2, i32 %ps, i62 %trunc_ln32, i32 %tap_header

]]></Node>
<StgValue><ssdm name="call_ln32"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="44" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ps, void @empty_49, i32 0, i32 0, void @empty_50, i32 0, i32 102400, void @empty_54, void @empty_57, void @empty_50, i32 16, i32 16, i32 16, i32 64, void @empty_50, void @empty_50, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:12 %call_ln32 = call void @rx_ringbuffer_header_Pipeline_VITIS_LOOP_32_2, i32 %ps, i62 %trunc_ln32, i32 %tap_header

]]></Node>
<StgValue><ssdm name="call_ln32"/></StgValue>
</operation>

<operation id="46" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
entry:13 %mrv = insertvalue i128 <undef>, i64 %log_ddr_read

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="47" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
entry:14 %mrv_1 = insertvalue i128 %mrv, i64 %tap_ddr_read

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="48" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="128">
<![CDATA[
entry:15 %ret_ln37 = ret i128 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
