
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000258  00800100  000029c4  00002a58  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000029c4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000011a  00800358  00800358  00002cb0  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00002cb0  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  0000337c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002a0  00000000  00000000  00003408  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004cf9  00000000  00000000  000036a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000014ba  00000000  00000000  000083a1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001c7a  00000000  00000000  0000985b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000bec  00000000  00000000  0000b4d8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000117d  00000000  00000000  0000c0c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000030d0  00000000  00000000  0000d241  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       8:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
       c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      10:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      14:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      18:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      1c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      20:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      24:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      28:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      2c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      30:	0c 94 0b 13 	jmp	0x2616	; 0x2616 <__vector_12>
      34:	0c 94 38 13 	jmp	0x2670	; 0x2670 <__vector_13>
      38:	0c 94 65 13 	jmp	0x26ca	; 0x26ca <__vector_14>
      3c:	0c 94 19 14 	jmp	0x2832	; 0x2832 <__vector_15>
      40:	0c 94 f7 12 	jmp	0x25ee	; 0x25ee <__vector_16>
      44:	0c 94 01 13 	jmp	0x2602	; 0x2602 <__vector_17>
      48:	0c 94 b8 01 	jmp	0x370	; 0x370 <__vector_18>
      4c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      50:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      54:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      58:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      5c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      60:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      64:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      68:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      6c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      70:	0c 94 92 13 	jmp	0x2724	; 0x2724 <__vector_28>
      74:	0c 94 bf 13 	jmp	0x277e	; 0x277e <__vector_29>
      78:	0c 94 ec 13 	jmp	0x27d8	; 0x27d8 <__vector_30>
      7c:	0c 94 23 14 	jmp	0x2846	; 0x2846 <__vector_31>
      80:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      84:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      88:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      8c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
      90:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d8 e0       	ldi	r29, 0x08	; 8
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	13 e0       	ldi	r17, 0x03	; 3
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e4 ec       	ldi	r30, 0xC4	; 196
      a8:	f9 e2       	ldi	r31, 0x29	; 41
      aa:	02 c0       	rjmp	.+4      	; 0xb0 <__do_copy_data+0x10>
      ac:	05 90       	lpm	r0, Z+
      ae:	0d 92       	st	X+, r0
      b0:	a8 35       	cpi	r26, 0x58	; 88
      b2:	b1 07       	cpc	r27, r17
      b4:	d9 f7       	brne	.-10     	; 0xac <__do_copy_data+0xc>

000000b6 <__do_clear_bss>:
      b6:	14 e0       	ldi	r17, 0x04	; 4
      b8:	a8 e5       	ldi	r26, 0x58	; 88
      ba:	b3 e0       	ldi	r27, 0x03	; 3
      bc:	01 c0       	rjmp	.+2      	; 0xc0 <.do_clear_bss_start>

000000be <.do_clear_bss_loop>:
      be:	1d 92       	st	X+, r1

000000c0 <.do_clear_bss_start>:
      c0:	a2 37       	cpi	r26, 0x72	; 114
      c2:	b1 07       	cpc	r27, r17
      c4:	e1 f7       	brne	.-8      	; 0xbe <.do_clear_bss_loop>
      c6:	0e 94 69 00 	call	0xd2	; 0xd2 <main>
      ca:	0c 94 e0 14 	jmp	0x29c0	; 0x29c0 <_exit>

000000ce <__bad_interrupt>:
      ce:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d2 <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
      d2:	0e 94 a1 12 	call	0x2542	; 0x2542 <main_init>
	
	while(1){	
		wdt_reset();
      d6:	a8 95       	wdr
		EventHandleEvent();
      d8:	0e 94 33 11 	call	0x2266	; 0x2266 <EventHandleEvent>
      dc:	fc cf       	rjmp	.-8      	; 0xd6 <main+0x4>

000000de <button_read_col>:
		uint8_t r4=0;
				
		/* ROW 1 READ */

		
		r1=PINE;
      de:	9c b1       	in	r25, 0x0c	; 12
		
		if(!((r1>>ROW_1_PIN)&1)){
      e0:	92 95       	swap	r25
      e2:	9f 70       	andi	r25, 0x0F	; 15
      e4:	90 fd       	sbrc	r25, 0
      e6:	0b c0       	rjmp	.+22     	; 0xfe <button_read_col+0x20>
			button_state[0+col*BUTTON_ROW_NUMBER]=1;
      e8:	e8 2f       	mov	r30, r24
      ea:	f0 e0       	ldi	r31, 0x00	; 0
      ec:	ee 0f       	add	r30, r30
      ee:	ff 1f       	adc	r31, r31
      f0:	ee 0f       	add	r30, r30
      f2:	ff 1f       	adc	r31, r31
      f4:	eb 51       	subi	r30, 0x1B	; 27
      f6:	fc 4f       	sbci	r31, 0xFC	; 252
      f8:	91 e0       	ldi	r25, 0x01	; 1
      fa:	90 83       	st	Z, r25
      fc:	09 c0       	rjmp	.+18     	; 0x110 <button_read_col+0x32>
		}else{
			button_state[0+col*BUTTON_ROW_NUMBER]=0;
      fe:	e8 2f       	mov	r30, r24
     100:	f0 e0       	ldi	r31, 0x00	; 0
     102:	ee 0f       	add	r30, r30
     104:	ff 1f       	adc	r31, r31
     106:	ee 0f       	add	r30, r30
     108:	ff 1f       	adc	r31, r31
     10a:	eb 51       	subi	r30, 0x1B	; 27
     10c:	fc 4f       	sbci	r31, 0xFC	; 252
     10e:	10 82       	st	Z, r1
		}
	
		/* ROW 2 READ */
		
		r2=PINE;
     110:	9c b1       	in	r25, 0x0c	; 12
		if(!((r2>>ROW_2_PIN)&1)){		
     112:	92 95       	swap	r25
     114:	96 95       	lsr	r25
     116:	97 70       	andi	r25, 0x07	; 7
     118:	90 fd       	sbrc	r25, 0
     11a:	0b c0       	rjmp	.+22     	; 0x132 <button_read_col+0x54>
			button_state[1+col*BUTTON_ROW_NUMBER]=1;
     11c:	e8 2f       	mov	r30, r24
     11e:	f0 e0       	ldi	r31, 0x00	; 0
     120:	ee 0f       	add	r30, r30
     122:	ff 1f       	adc	r31, r31
     124:	ee 0f       	add	r30, r30
     126:	ff 1f       	adc	r31, r31
     128:	eb 51       	subi	r30, 0x1B	; 27
     12a:	fc 4f       	sbci	r31, 0xFC	; 252
     12c:	91 e0       	ldi	r25, 0x01	; 1
     12e:	91 83       	std	Z+1, r25	; 0x01
     130:	09 c0       	rjmp	.+18     	; 0x144 <button_read_col+0x66>
		}else{
			button_state[1+col*BUTTON_ROW_NUMBER]=0;
     132:	e8 2f       	mov	r30, r24
     134:	f0 e0       	ldi	r31, 0x00	; 0
     136:	ee 0f       	add	r30, r30
     138:	ff 1f       	adc	r31, r31
     13a:	ee 0f       	add	r30, r30
     13c:	ff 1f       	adc	r31, r31
     13e:	eb 51       	subi	r30, 0x1B	; 27
     140:	fc 4f       	sbci	r31, 0xFC	; 252
     142:	11 82       	std	Z+1, r1	; 0x01
		}
		
		/* ROW 3 READ */
		
		r3=PINC;
     144:	96 b1       	in	r25, 0x06	; 6
		if(!((r3>>ROW_3_PIN)&1)){	
     146:	92 95       	swap	r25
     148:	96 95       	lsr	r25
     14a:	96 95       	lsr	r25
     14c:	93 70       	andi	r25, 0x03	; 3
     14e:	90 fd       	sbrc	r25, 0
     150:	0b c0       	rjmp	.+22     	; 0x168 <button_read_col+0x8a>
			button_state[2+col*BUTTON_ROW_NUMBER]=1;
     152:	e8 2f       	mov	r30, r24
     154:	f0 e0       	ldi	r31, 0x00	; 0
     156:	ee 0f       	add	r30, r30
     158:	ff 1f       	adc	r31, r31
     15a:	ee 0f       	add	r30, r30
     15c:	ff 1f       	adc	r31, r31
     15e:	eb 51       	subi	r30, 0x1B	; 27
     160:	fc 4f       	sbci	r31, 0xFC	; 252
     162:	91 e0       	ldi	r25, 0x01	; 1
     164:	92 83       	std	Z+2, r25	; 0x02
     166:	09 c0       	rjmp	.+18     	; 0x17a <button_read_col+0x9c>
		}else{
			button_state[2+col*BUTTON_ROW_NUMBER]=0;
     168:	e8 2f       	mov	r30, r24
     16a:	f0 e0       	ldi	r31, 0x00	; 0
     16c:	ee 0f       	add	r30, r30
     16e:	ff 1f       	adc	r31, r31
     170:	ee 0f       	add	r30, r30
     172:	ff 1f       	adc	r31, r31
     174:	eb 51       	subi	r30, 0x1B	; 27
     176:	fc 4f       	sbci	r31, 0xFC	; 252
     178:	12 82       	std	Z+2, r1	; 0x02
			
		}
		
		/* ROW 3 READ */
				
		r4=PINC;
     17a:	96 b1       	in	r25, 0x06	; 6
		if(!((r4>>ROW_4_PIN)&1)){
     17c:	96 95       	lsr	r25
     17e:	96 95       	lsr	r25
     180:	96 95       	lsr	r25
     182:	90 fd       	sbrc	r25, 0
     184:	0b c0       	rjmp	.+22     	; 0x19c <button_read_col+0xbe>
			button_state[3+col*BUTTON_ROW_NUMBER]=1;
     186:	e8 2f       	mov	r30, r24
     188:	f0 e0       	ldi	r31, 0x00	; 0
     18a:	ee 0f       	add	r30, r30
     18c:	ff 1f       	adc	r31, r31
     18e:	ee 0f       	add	r30, r30
     190:	ff 1f       	adc	r31, r31
     192:	eb 51       	subi	r30, 0x1B	; 27
     194:	fc 4f       	sbci	r31, 0xFC	; 252
     196:	81 e0       	ldi	r24, 0x01	; 1
     198:	83 83       	std	Z+3, r24	; 0x03
     19a:	08 95       	ret
			
		}else{
			button_state[3+col*BUTTON_ROW_NUMBER]=0;
     19c:	e8 2f       	mov	r30, r24
     19e:	f0 e0       	ldi	r31, 0x00	; 0
     1a0:	ee 0f       	add	r30, r30
     1a2:	ff 1f       	adc	r31, r31
     1a4:	ee 0f       	add	r30, r30
     1a6:	ff 1f       	adc	r31, r31
     1a8:	eb 51       	subi	r30, 0x1B	; 27
     1aa:	fc 4f       	sbci	r31, 0xFC	; 252
     1ac:	13 82       	std	Z+3, r1	; 0x03
     1ae:	08 95       	ret

000001b0 <col1_input_high>:
}


void col1_input_high(void){
	/* COL 1 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_1_PIN);
     1b0:	6e 98       	cbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     1b2:	76 9a       	sbi	0x0e, 6	; 14
}
     1b4:	08 95       	ret

000001b6 <col2_input_high>:

void col2_input_high(void){
	/* COL 2 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_2_PIN);
     1b6:	6f 98       	cbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     1b8:	77 9a       	sbi	0x0e, 7	; 14
}
     1ba:	08 95       	ret

000001bc <col3_input_high>:

void col3_input_high(void){
	/* COL 3 HIGH */
	DDRB&=~(1<<COLOUMN_3_PIN);
     1bc:	24 98       	cbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     1be:	2c 9a       	sbi	0x05, 4	; 5
	
}	
     1c0:	08 95       	ret

000001c2 <col1_low>:

void col1_low(void){
	/* COL 1 LOW */
	PORTE&=~(1<<COLOUMN_1_PIN);
     1c2:	76 98       	cbi	0x0e, 6	; 14
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     1c4:	6e 9a       	sbi	0x0d, 6	; 13
}
     1c6:	08 95       	ret

000001c8 <col2_low>:

void col2_low(void){
	/* COL 2 LOW */
	PORTE&=~(1<<COLOUMN_2_PIN);
     1c8:	77 98       	cbi	0x0e, 7	; 14
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     1ca:	6f 9a       	sbi	0x0d, 7	; 13
}
     1cc:	08 95       	ret

000001ce <col3_low>:

void col3_low(void){
	/* COL 3 LOW  */
	PORTB&=~(1<<COLOUMN_3_PIN);
     1ce:	2c 98       	cbi	0x05, 4	; 5
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     1d0:	24 9a       	sbi	0x04, 4	; 4

}
     1d2:	08 95       	ret

000001d4 <buttons_react>:
			display_update(DISPLAY_MENU_BUTTON_TEST,i,0,0,0,0);
		}
	}
*/	
	
	if(button_press[BUTTON_ID_UP]){
     1d4:	80 91 06 04 	lds	r24, 0x0406
     1d8:	88 23       	and	r24, r24
     1da:	21 f0       	breq	.+8      	; 0x1e4 <buttons_react+0x10>
		button_press[BUTTON_ID_UP]=0;
     1dc:	10 92 06 04 	sts	0x0406, r1
		display_up();
     1e0:	0e 94 2e 10 	call	0x205c	; 0x205c <display_up>
	}
	
	if(button_press[BUTTON_ID_DOWN]){
     1e4:	80 91 07 04 	lds	r24, 0x0407
     1e8:	88 23       	and	r24, r24
     1ea:	21 f0       	breq	.+8      	; 0x1f4 <buttons_react+0x20>
		button_press[BUTTON_ID_DOWN]=0;
     1ec:	10 92 07 04 	sts	0x0407, r1
		display_down();		
     1f0:	0e 94 43 10 	call	0x2086	; 0x2086 <display_down>
     1f4:	08 95       	ret

000001f6 <button_init>:
{

	
	/* enable pull-ups */
	
	MCUCR&=~(1<<PUD);
     1f6:	85 b7       	in	r24, 0x35	; 53
     1f8:	8f 7e       	andi	r24, 0xEF	; 239
     1fa:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_1_PIN);
     1fc:	8d b1       	in	r24, 0x0d	; 13
     1fe:	8f 6b       	ori	r24, 0xBF	; 191
     200:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     202:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_2_PIN);
     204:	8d b1       	in	r24, 0x0d	; 13
     206:	8f 67       	ori	r24, 0x7F	; 127
     208:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     20a:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 INPUT HIGH */
	DDRB|=~(1<<COLOUMN_3_PIN);
     20c:	84 b1       	in	r24, 0x04	; 4
     20e:	8f 6e       	ori	r24, 0xEF	; 239
     210:	84 b9       	out	0x04, r24	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     212:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(1<<ROW_1_PIN);
     214:	6c 98       	cbi	0x0d, 4	; 13
	PORTE|=1<<ROW_1_PIN;
     216:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(1<<ROW_2_PIN);
     218:	6d 98       	cbi	0x0d, 5	; 13
	PORTE|=1<<ROW_2_PIN;
     21a:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(1<<ROW_3_PIN);
     21c:	3e 98       	cbi	0x07, 6	; 7
	PORTC|=1<<ROW_3_PIN;
     21e:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
     220:	3b 98       	cbi	0x07, 3	; 7
	PORTC|=1<<ROW_4_PIN;
     222:	43 9a       	sbi	0x08, 3	; 8
     224:	ec e0       	ldi	r30, 0x0C	; 12
     226:	f4 e0       	ldi	r31, 0x04	; 4
#include "../includes/Display.h"
#include "../includes/Display.h"



void button_init( void )
     228:	cf 01       	movw	r24, r30
     22a:	0c 96       	adiw	r24, 0x0c	; 12
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
		button_released[i]=1;
     22c:	21 e0       	ldi	r18, 0x01	; 1
     22e:	21 93       	st	Z+, r18
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
     230:	e8 17       	cp	r30, r24
     232:	f9 07       	cpc	r31, r25
     234:	e1 f7       	brne	.-8      	; 0x22e <button_init+0x38>
		button_released[i]=1;
	}
	
} /* end button_init */
     236:	08 95       	ret

00000238 <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     238:	cf 92       	push	r12
     23a:	df 92       	push	r13
     23c:	ef 92       	push	r14
     23e:	ff 92       	push	r15
     240:	0f 93       	push	r16
     242:	1f 93       	push	r17
     244:	cf 93       	push	r28
     246:	df 93       	push	r29
		
		
	col1_input_high();
     248:	c8 ed       	ldi	r28, 0xD8	; 216
     24a:	d0 e0       	ldi	r29, 0x00	; 0
     24c:	fe 01       	movw	r30, r28
     24e:	09 95       	icall
	col2_input_high();
     250:	0b ed       	ldi	r16, 0xDB	; 219
     252:	10 e0       	ldi	r17, 0x00	; 0
     254:	f8 01       	movw	r30, r16
     256:	09 95       	icall
	col3_input_high();
     258:	0f 2e       	mov	r0, r31
     25a:	fe ed       	ldi	r31, 0xDE	; 222
     25c:	ef 2e       	mov	r14, r31
     25e:	f0 e0       	ldi	r31, 0x00	; 0
     260:	ff 2e       	mov	r15, r31
     262:	f0 2d       	mov	r31, r0
     264:	f7 01       	movw	r30, r14
     266:	09 95       	icall
	
	/* Cycle 1 */

	col2_input_high();
     268:	f8 01       	movw	r30, r16
     26a:	09 95       	icall
	col3_input_high();
     26c:	f7 01       	movw	r30, r14
     26e:	09 95       	icall
	col1_low();
     270:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <col1_low>
	
		
	button_read_col(0);
     274:	0f 2e       	mov	r0, r31
     276:	ff e6       	ldi	r31, 0x6F	; 111
     278:	cf 2e       	mov	r12, r31
     27a:	f0 e0       	ldi	r31, 0x00	; 0
     27c:	df 2e       	mov	r13, r31
     27e:	f0 2d       	mov	r31, r0
     280:	80 e0       	ldi	r24, 0x00	; 0
     282:	90 e0       	ldi	r25, 0x00	; 0
     284:	f6 01       	movw	r30, r12
     286:	09 95       	icall

	/* Cycle 2 */

	
	col1_input_high();
     288:	fe 01       	movw	r30, r28
     28a:	09 95       	icall
	col3_input_high();
     28c:	f7 01       	movw	r30, r14
     28e:	09 95       	icall
	col2_low();
     290:	0e 94 e4 00 	call	0x1c8	; 0x1c8 <col2_low>
	
	button_read_col(1);
     294:	81 e0       	ldi	r24, 0x01	; 1
     296:	90 e0       	ldi	r25, 0x00	; 0
     298:	f6 01       	movw	r30, r12
     29a:	09 95       	icall
	
	
	/* Cycle 3 */
	
	col1_input_high();
     29c:	fe 01       	movw	r30, r28
     29e:	09 95       	icall
	col2_input_high();
     2a0:	f8 01       	movw	r30, r16
     2a2:	09 95       	icall
	col3_low();	
     2a4:	0e 94 e7 00 	call	0x1ce	; 0x1ce <col3_low>
	
	button_read_col(2);
     2a8:	82 e0       	ldi	r24, 0x02	; 2
     2aa:	90 e0       	ldi	r25, 0x00	; 0
     2ac:	f6 01       	movw	r30, r12
     2ae:	09 95       	icall
	
			
	col1_input_high();
     2b0:	fe 01       	movw	r30, r28
     2b2:	09 95       	icall
	col2_input_high();
     2b4:	f8 01       	movw	r30, r16
     2b6:	09 95       	icall
	col3_input_high();
     2b8:	f7 01       	movw	r30, r14
     2ba:	09 95       	icall
     2bc:	e2 ef       	ldi	r30, 0xF2	; 242
     2be:	f3 e0       	ldi	r31, 0x03	; 3
     2c0:	a5 ee       	ldi	r26, 0xE5	; 229
     2c2:	b3 e0       	ldi	r27, 0x03	; 3
     2c4:	0c e0       	ldi	r16, 0x0C	; 12
     2c6:	14 e0       	ldi	r17, 0x04	; 4
     2c8:	8e ef       	ldi	r24, 0xFE	; 254
     2ca:	93 e0       	ldi	r25, 0x03	; 3
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     2cc:	af 01       	movw	r20, r30
     2ce:	44 5f       	subi	r20, 0xF4	; 244
     2d0:	5f 4f       	sbci	r21, 0xFF	; 255
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
			button_press[i]=1;
			button_released[i]=0;
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
			button_released[i]=1;
     2d2:	71 e0       	ldi	r23, 0x01	; 1
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     2d4:	9f 01       	movw	r18, r30
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
     2d6:	60 81       	ld	r22, Z
     2d8:	66 23       	and	r22, r22
     2da:	59 f4       	brne	.+22     	; 0x2f2 <button_multiplex_cycle+0xba>
     2dc:	6c 91       	ld	r22, X
     2de:	61 30       	cpi	r22, 0x01	; 1
     2e0:	41 f4       	brne	.+16     	; 0x2f2 <button_multiplex_cycle+0xba>
     2e2:	e8 01       	movw	r28, r16
     2e4:	68 81       	ld	r22, Y
     2e6:	61 30       	cpi	r22, 0x01	; 1
     2e8:	81 f4       	brne	.+32     	; 0x30a <button_multiplex_cycle+0xd2>
			button_press[i]=1;
     2ea:	ec 01       	movw	r28, r24
     2ec:	78 83       	st	Y, r23
			button_released[i]=0;
     2ee:	e8 01       	movw	r28, r16
     2f0:	18 82       	st	Y, r1
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
     2f2:	e9 01       	movw	r28, r18
     2f4:	28 81       	ld	r18, Y
     2f6:	21 30       	cpi	r18, 0x01	; 1
     2f8:	41 f4       	brne	.+16     	; 0x30a <button_multiplex_cycle+0xd2>
     2fa:	2c 91       	ld	r18, X
     2fc:	22 23       	and	r18, r18
     2fe:	29 f4       	brne	.+10     	; 0x30a <button_multiplex_cycle+0xd2>
     300:	e8 01       	movw	r28, r16
     302:	28 81       	ld	r18, Y
     304:	22 23       	and	r18, r18
     306:	09 f4       	brne	.+2      	; 0x30a <button_multiplex_cycle+0xd2>
			button_released[i]=1;
     308:	78 83       	st	Y, r23
     30a:	31 96       	adiw	r30, 0x01	; 1
     30c:	11 96       	adiw	r26, 0x01	; 1
     30e:	0f 5f       	subi	r16, 0xFF	; 255
     310:	1f 4f       	sbci	r17, 0xFF	; 255
     312:	01 96       	adiw	r24, 0x01	; 1
	col1_input_high();
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
     314:	e4 17       	cp	r30, r20
     316:	f5 07       	cpc	r31, r21
     318:	e9 f6       	brne	.-70     	; 0x2d4 <button_multiplex_cycle+0x9c>
			button_released[i]=1;
		}			
	}
	
	
	buttons_react();
     31a:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <buttons_react>
	
	
	memcpy(button_previous_state,button_state,12);
     31e:	a2 ef       	ldi	r26, 0xF2	; 242
     320:	b3 e0       	ldi	r27, 0x03	; 3
     322:	e5 ee       	ldi	r30, 0xE5	; 229
     324:	f3 e0       	ldi	r31, 0x03	; 3
     326:	8c e0       	ldi	r24, 0x0C	; 12
     328:	01 90       	ld	r0, Z+
     32a:	0d 92       	st	X+, r0
     32c:	81 50       	subi	r24, 0x01	; 1
     32e:	e1 f7       	brne	.-8      	; 0x328 <button_multiplex_cycle+0xf0>
	
} /* end button_multiplex_cycle */
     330:	df 91       	pop	r29
     332:	cf 91       	pop	r28
     334:	1f 91       	pop	r17
     336:	0f 91       	pop	r16
     338:	ff 90       	pop	r15
     33a:	ef 90       	pop	r14
     33c:	df 90       	pop	r13
     33e:	cf 90       	pop	r12
     340:	08 95       	ret

00000342 <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return button_state[button_id];
     342:	25 ee       	ldi	r18, 0xE5	; 229
     344:	33 e0       	ldi	r19, 0x03	; 3
     346:	28 0f       	add	r18, r24
     348:	31 1d       	adc	r19, r1
}
     34a:	f9 01       	movw	r30, r18
     34c:	80 81       	ld	r24, Z
     34e:	08 95       	ret

00000350 <buzzer_init>:
uint8_t buzzer_count=0;
uint8_t buzz_cycles=0;

void buzzer_init( void )
{
	DDRA|=(1)<<BUZZER_PIN;
     350:	08 9a       	sbi	0x01, 0	; 1
	PORTA&=~((1)<<BUZZER_PIN);
     352:	10 98       	cbi	0x02, 0	; 2
}
     354:	08 95       	ret

00000356 <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=1<<BUZZER_PIN;
     356:	10 9a       	sbi	0x02, 0	; 2
}
     358:	08 95       	ret

0000035a <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(1<<BUZZER_PIN);
     35a:	10 98       	cbi	0x02, 0	; 2
}
     35c:	08 95       	ret

0000035e <buzzer_buzz_ready_to_drive>:


void buzzer_buzz_ready_to_drive(){
	buzzer_on();
     35e:	0e 94 ab 01 	call	0x356	; 0x356 <buzzer_on>
	buzz_cycles=3;
     362:	83 e0       	ldi	r24, 0x03	; 3
     364:	80 93 58 03 	sts	0x0358, r24
	buzzer_count=4;	
     368:	84 e0       	ldi	r24, 0x04	; 4
     36a:	80 93 59 03 	sts	0x0359, r24
}
     36e:	08 95       	ret

00000370 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     370:	1f 92       	push	r1
     372:	0f 92       	push	r0
     374:	0f b6       	in	r0, 0x3f	; 63
     376:	0f 92       	push	r0
     378:	11 24       	eor	r1, r1
     37a:	2f 93       	push	r18
     37c:	3f 93       	push	r19
     37e:	4f 93       	push	r20
     380:	5f 93       	push	r21
     382:	6f 93       	push	r22
     384:	7f 93       	push	r23
     386:	8f 93       	push	r24
     388:	9f 93       	push	r25
     38a:	af 93       	push	r26
     38c:	bf 93       	push	r27
     38e:	cf 93       	push	r28
     390:	ef 93       	push	r30
     392:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     394:	c0 91 ee 00 	lds	r28, 0x00EE
	if(interrupts&(1<<AERR)){
     398:	c0 ff       	sbrs	r28, 0
     39a:	08 c0       	rjmp	.+16     	; 0x3ac <__vector_18+0x3c>
		EventAddEvent(EVENT_CANERROR);
     39c:	87 e0       	ldi	r24, 0x07	; 7
     39e:	0e 94 75 10 	call	0x20ea	; 0x20ea <EventAddEvent>
		CANSTMOB&=~(1<<AERR);
     3a2:	ee ee       	ldi	r30, 0xEE	; 238
     3a4:	f0 e0       	ldi	r31, 0x00	; 0
     3a6:	80 81       	ld	r24, Z
     3a8:	8e 7f       	andi	r24, 0xFE	; 254
     3aa:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<TXOK)){
     3ac:	c6 ff       	sbrs	r28, 6
     3ae:	08 c0       	rjmp	.+16     	; 0x3c0 <__vector_18+0x50>
		EventAddEvent(EVENT_CANTX);
     3b0:	88 e0       	ldi	r24, 0x08	; 8
     3b2:	0e 94 75 10 	call	0x20ea	; 0x20ea <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     3b6:	ee ee       	ldi	r30, 0xEE	; 238
     3b8:	f0 e0       	ldi	r31, 0x00	; 0
     3ba:	80 81       	ld	r24, Z
     3bc:	8f 7b       	andi	r24, 0xBF	; 191
     3be:	80 83       	st	Z, r24
	}
	if(interrupts&(1<<RXOK)){
     3c0:	c5 ff       	sbrs	r28, 5
     3c2:	08 c0       	rjmp	.+16     	; 0x3d4 <__vector_18+0x64>
		EventAddEvent(EVENT_CANRX);
     3c4:	89 e0       	ldi	r24, 0x09	; 9
     3c6:	0e 94 75 10 	call	0x20ea	; 0x20ea <EventAddEvent>
		//can_get_status(RxT);
		//CANSTMOB&=~(1<<RXOK);
		CANGIE&=~(1<<ENIT);
     3ca:	eb ed       	ldi	r30, 0xDB	; 219
     3cc:	f0 e0       	ldi	r31, 0x00	; 0
     3ce:	80 81       	ld	r24, Z
     3d0:	8f 77       	andi	r24, 0x7F	; 127
     3d2:	80 83       	st	Z, r24
	}
	return;
}
     3d4:	ff 91       	pop	r31
     3d6:	ef 91       	pop	r30
     3d8:	cf 91       	pop	r28
     3da:	bf 91       	pop	r27
     3dc:	af 91       	pop	r26
     3de:	9f 91       	pop	r25
     3e0:	8f 91       	pop	r24
     3e2:	7f 91       	pop	r23
     3e4:	6f 91       	pop	r22
     3e6:	5f 91       	pop	r21
     3e8:	4f 91       	pop	r20
     3ea:	3f 91       	pop	r19
     3ec:	2f 91       	pop	r18
     3ee:	0f 90       	pop	r0
     3f0:	0f be       	out	0x3f, r0	; 63
     3f2:	0f 90       	pop	r0
     3f4:	1f 90       	pop	r1
     3f6:	18 95       	reti

000003f8 <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     3f8:	85 e0       	ldi	r24, 0x05	; 5
     3fa:	0e 94 b3 05 	call	0xb66	; 0xb66 <can_init>
	CANSTMOB=0;
     3fe:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE|=((1<<ENRX)|(1<<ENTX)|(1<<ENERR)|(1<<ENIT));
     402:	eb ed       	ldi	r30, 0xDB	; 219
     404:	f0 e0       	ldi	r31, 0x00	; 0
     406:	80 81       	ld	r24, Z
     408:	88 6b       	ori	r24, 0xB8	; 184
     40a:	80 83       	st	Z, r24
	CANIE1=0x7F;
     40c:	8f e7       	ldi	r24, 0x7F	; 127
     40e:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     412:	8f ef       	ldi	r24, 0xFF	; 255
     414:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     418:	10 92 22 04 	sts	0x0422, r1
	can_queue_tail=0;
     41c:	10 92 24 04 	sts	0x0424, r1
	can_Status=CAN_Ready;
     420:	10 92 23 04 	sts	0x0423, r1
	can_rx=0;
     424:	10 92 26 04 	sts	0x0426, r1
     428:	10 92 25 04 	sts	0x0425, r1
}
     42c:	08 95       	ret

0000042e <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 length){
     42e:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     430:	70 87       	std	Z+8, r23	; 0x08
     432:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     434:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     436:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     438:	53 83       	std	Z+3, r21	; 0x03
     43a:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=length;
     43c:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     43e:	8f ef       	ldi	r24, 0xFF	; 255
     440:	97 e0       	ldi	r25, 0x07	; 7
     442:	a0 e0       	ldi	r26, 0x00	; 0
     444:	b0 e0       	ldi	r27, 0x00	; 0
     446:	82 87       	std	Z+10, r24	; 0x0a
     448:	93 87       	std	Z+11, r25	; 0x0b
     44a:	a4 87       	std	Z+12, r26	; 0x0c
     44c:	b5 87       	std	Z+13, r27	; 0x0d
}
     44e:	08 95       	ret

00000450 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     450:	90 93 26 04 	sts	0x0426, r25
     454:	80 93 25 04 	sts	0x0425, r24
	can_rx->cmd=CMD_RX_DATA;
     458:	25 e0       	ldi	r18, 0x05	; 5
     45a:	fc 01       	movw	r30, r24
     45c:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     45e:	80 91 25 04 	lds	r24, 0x0425
     462:	90 91 26 04 	lds	r25, 0x0426
     466:	0e 94 c8 05 	call	0xb90	; 0xb90 <can_cmd>
}
     46a:	08 95       	ret

0000046c <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     46c:	0e 94 a2 0b 	call	0x1744	; 0x1744 <can_get_status>
	CANGIE|=(1<<ENIT);
     470:	eb ed       	ldi	r30, 0xDB	; 219
     472:	f0 e0       	ldi	r31, 0x00	; 0
     474:	80 81       	ld	r24, Z
     476:	80 68       	ori	r24, 0x80	; 128
     478:	80 83       	st	Z, r24
}
     47a:	08 95       	ret

0000047c <CANSendData>:

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     47c:	90 91 22 04 	lds	r25, 0x0422
     480:	80 91 24 04 	lds	r24, 0x0424
     484:	98 17       	cp	r25, r24
     486:	41 f1       	breq	.+80     	; 0x4d8 <CANSendData+0x5c>
		if(can_rx!=0){
     488:	e0 91 25 04 	lds	r30, 0x0425
     48c:	f0 91 26 04 	lds	r31, 0x0426
     490:	30 97       	sbiw	r30, 0x00	; 0
     492:	41 f0       	breq	.+16     	; 0x4a4 <CANSendData+0x28>
			can_rx->cmd=CMD_ABORT;
     494:	8c e0       	ldi	r24, 0x0C	; 12
     496:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     498:	80 91 25 04 	lds	r24, 0x0425
     49c:	90 91 26 04 	lds	r25, 0x0426
     4a0:	0e 94 c8 05 	call	0xb90	; 0xb90 <can_cmd>
		}
		can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     4a4:	e0 91 24 04 	lds	r30, 0x0424
     4a8:	f0 e0       	ldi	r31, 0x00	; 0
     4aa:	ee 0f       	add	r30, r30
     4ac:	ff 1f       	adc	r31, r31
     4ae:	e8 5e       	subi	r30, 0xE8	; 232
     4b0:	fb 4f       	sbci	r31, 0xFB	; 251
     4b2:	a0 81       	ld	r26, Z
     4b4:	b1 81       	ldd	r27, Z+1	; 0x01
     4b6:	82 e0       	ldi	r24, 0x02	; 2
     4b8:	11 96       	adiw	r26, 0x01	; 1
     4ba:	8c 93       	st	X, r24
		if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     4bc:	80 81       	ld	r24, Z
     4be:	91 81       	ldd	r25, Z+1	; 0x01
     4c0:	0e 94 c8 05 	call	0xb90	; 0xb90 <can_cmd>
     4c4:	88 23       	and	r24, r24
     4c6:	21 f0       	breq	.+8      	; 0x4d0 <CANSendData+0x54>
			AddError(ERROR_CAN_ACCEPTED);
     4c8:	81 e0       	ldi	r24, 0x01	; 1
     4ca:	0e 94 62 10 	call	0x20c4	; 0x20c4 <AddError>
     4ce:	08 95       	ret
		}else{
			can_Status=CAN_Send;
     4d0:	81 e0       	ldi	r24, 0x01	; 1
     4d2:	80 93 23 04 	sts	0x0423, r24
     4d6:	08 95       	ret
		}		
	}else if(can_rx!=0){
     4d8:	e0 91 25 04 	lds	r30, 0x0425
     4dc:	f0 91 26 04 	lds	r31, 0x0426
     4e0:	30 97       	sbiw	r30, 0x00	; 0
     4e2:	41 f0       	breq	.+16     	; 0x4f4 <CANSendData+0x78>
		can_rx->cmd=CMD_RX_DATA;
     4e4:	85 e0       	ldi	r24, 0x05	; 5
     4e6:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     4e8:	80 91 25 04 	lds	r24, 0x0425
     4ec:	90 91 26 04 	lds	r25, 0x0426
     4f0:	0e 94 c8 05 	call	0xb90	; 0xb90 <can_cmd>
     4f4:	08 95       	ret

000004f6 <CANAddSendData>:
	}
}

void CANAddSendData(st_cmd_t* Tx){
     4f6:	cf 93       	push	r28
     4f8:	df 93       	push	r29
     4fa:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     4fc:	e0 91 22 04 	lds	r30, 0x0422
     500:	f0 e0       	ldi	r31, 0x00	; 0
     502:	cf 01       	movw	r24, r30
     504:	01 96       	adiw	r24, 0x01	; 1
     506:	65 e0       	ldi	r22, 0x05	; 5
     508:	70 e0       	ldi	r23, 0x00	; 0
     50a:	0e 94 b9 14 	call	0x2972	; 0x2972 <__divmodhi4>
     50e:	20 91 24 04 	lds	r18, 0x0424
     512:	30 e0       	ldi	r19, 0x00	; 0
     514:	82 17       	cp	r24, r18
     516:	93 07       	cpc	r25, r19
     518:	49 f0       	breq	.+18     	; 0x52c <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     51a:	ee 0f       	add	r30, r30
     51c:	ff 1f       	adc	r31, r31
     51e:	e8 5e       	subi	r30, 0xE8	; 232
     520:	fb 4f       	sbci	r31, 0xFB	; 251
     522:	d1 83       	std	Z+1, r29	; 0x01
     524:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     526:	80 93 22 04 	sts	0x0422, r24
     52a:	03 c0       	rjmp	.+6      	; 0x532 <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     52c:	84 e0       	ldi	r24, 0x04	; 4
     52e:	0e 94 62 10 	call	0x20c4	; 0x20c4 <AddError>
	}
	if(can_Status==CAN_Ready){
     532:	80 91 23 04 	lds	r24, 0x0423
     536:	88 23       	and	r24, r24
     538:	11 f4       	brne	.+4      	; 0x53e <CANAddSendData+0x48>
		CANSendData();
     53a:	0e 94 3e 02 	call	0x47c	; 0x47c <CANSendData>
	}
}
     53e:	df 91       	pop	r29
     540:	cf 91       	pop	r28
     542:	08 95       	ret

00000544 <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     544:	e0 91 24 04 	lds	r30, 0x0424
     548:	f0 e0       	ldi	r31, 0x00	; 0
     54a:	ee 0f       	add	r30, r30
     54c:	ff 1f       	adc	r31, r31
     54e:	e8 5e       	subi	r30, 0xE8	; 232
     550:	fb 4f       	sbci	r31, 0xFB	; 251
}
     552:	80 81       	ld	r24, Z
     554:	91 81       	ldd	r25, Z+1	; 0x01
     556:	08 95       	ret

00000558 <CANSendNext>:

void CANSendNext(void){
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     558:	e0 91 24 04 	lds	r30, 0x0424
     55c:	f0 e0       	ldi	r31, 0x00	; 0
     55e:	ee 0f       	add	r30, r30
     560:	ff 1f       	adc	r31, r31
     562:	e8 5e       	subi	r30, 0xE8	; 232
     564:	fb 4f       	sbci	r31, 0xFB	; 251
     566:	a0 81       	ld	r26, Z
     568:	b1 81       	ldd	r27, Z+1	; 0x01
     56a:	8c e0       	ldi	r24, 0x0C	; 12
     56c:	11 96       	adiw	r26, 0x01	; 1
     56e:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     570:	80 81       	ld	r24, Z
     572:	91 81       	ldd	r25, Z+1	; 0x01
     574:	0e 94 c8 05 	call	0xb90	; 0xb90 <can_cmd>
	can_Status=CAN_Ready;
     578:	10 92 23 04 	sts	0x0423, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     57c:	80 91 24 04 	lds	r24, 0x0424
     580:	90 e0       	ldi	r25, 0x00	; 0
     582:	01 96       	adiw	r24, 0x01	; 1
     584:	65 e0       	ldi	r22, 0x05	; 5
     586:	70 e0       	ldi	r23, 0x00	; 0
     588:	0e 94 b9 14 	call	0x2972	; 0x2972 <__divmodhi4>
     58c:	80 93 24 04 	sts	0x0424, r24
	CANSendData();
     590:	0e 94 3e 02 	call	0x47c	; 0x47c <CANSendData>
}
     594:	08 95       	ret

00000596 <CANAbortCMD>:

void CANAbortCMD(void){
	if(can_Status==CAN_Send){
     596:	80 91 23 04 	lds	r24, 0x0423
     59a:	81 30       	cpi	r24, 0x01	; 1
     59c:	f9 f4       	brne	.+62     	; 0x5dc <CANAbortCMD+0x46>
		can_queue[can_queue_tail]->cmd = CMD_ABORT;
     59e:	e0 91 24 04 	lds	r30, 0x0424
     5a2:	f0 e0       	ldi	r31, 0x00	; 0
     5a4:	ee 0f       	add	r30, r30
     5a6:	ff 1f       	adc	r31, r31
     5a8:	e8 5e       	subi	r30, 0xE8	; 232
     5aa:	fb 4f       	sbci	r31, 0xFB	; 251
     5ac:	a0 81       	ld	r26, Z
     5ae:	b1 81       	ldd	r27, Z+1	; 0x01
     5b0:	8c e0       	ldi	r24, 0x0C	; 12
     5b2:	11 96       	adiw	r26, 0x01	; 1
     5b4:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     5b6:	80 81       	ld	r24, Z
     5b8:	91 81       	ldd	r25, Z+1	; 0x01
     5ba:	0e 94 c8 05 	call	0xb90	; 0xb90 <can_cmd>
		AddError(ERROR_CAN_SEND);
     5be:	82 e0       	ldi	r24, 0x02	; 2
     5c0:	0e 94 62 10 	call	0x20c4	; 0x20c4 <AddError>
		can_Status=CAN_Ready;
     5c4:	10 92 23 04 	sts	0x0423, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     5c8:	80 91 24 04 	lds	r24, 0x0424
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	01 96       	adiw	r24, 0x01	; 1
     5d0:	65 e0       	ldi	r22, 0x05	; 5
     5d2:	70 e0       	ldi	r23, 0x00	; 0
     5d4:	0e 94 b9 14 	call	0x2972	; 0x2972 <__divmodhi4>
     5d8:	80 93 24 04 	sts	0x0424, r24
     5dc:	08 95       	ret

000005de <CANRestartReceive>:
	if(canstate == CAN_STATUS_ERROR)
	{
	}
}*/

void CANRestartReceive(st_cmd_t* Rx){// Braucht es fieleicht nicht
     5de:	cf 93       	push	r28
     5e0:	df 93       	push	r29
     5e2:	ec 01       	movw	r28, r24
	Rx->cmd = CMD_ABORT;
     5e4:	8c e0       	ldi	r24, 0x0C	; 12
     5e6:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     5e8:	ce 01       	movw	r24, r28
     5ea:	0e 94 c8 05 	call	0xb90	; 0xb90 <can_cmd>
	while(can_get_status(Rx) == CAN_STATUS_NOT_COMPLETED);
     5ee:	ce 01       	movw	r24, r28
     5f0:	0e 94 a2 0b 	call	0x1744	; 0x1744 <can_get_status>
     5f4:	81 30       	cpi	r24, 0x01	; 1
     5f6:	d9 f3       	breq	.-10     	; 0x5ee <CANRestartReceive+0x10>
	Rx->cmd = CMD_RX_DATA;
     5f8:	85 e0       	ldi	r24, 0x05	; 5
     5fa:	89 83       	std	Y+1, r24	; 0x01
	can_cmd(Rx);
     5fc:	ce 01       	movw	r24, r28
     5fe:	0e 94 c8 05 	call	0xb90	; 0xb90 <can_cmd>
}
     602:	df 91       	pop	r29
     604:	cf 91       	pop	r28
     606:	08 95       	ret

00000608 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     608:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     60a:	ad ee       	ldi	r26, 0xED	; 237
     60c:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     60e:	8e ee       	ldi	r24, 0xEE	; 238
     610:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     612:	32 2f       	mov	r19, r18
     614:	32 95       	swap	r19
     616:	30 7f       	andi	r19, 0xF0	; 240
     618:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     61a:	fc 01       	movw	r30, r24
     61c:	11 92       	st	Z+, r1
     61e:	e8 3f       	cpi	r30, 0xF8	; 248
     620:	f1 05       	cpc	r31, r1
     622:	e1 f7       	brne	.-8      	; 0x61c <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     624:	2f 5f       	subi	r18, 0xFF	; 255
     626:	2f 30       	cpi	r18, 0x0F	; 15
     628:	a1 f7       	brne	.-24     	; 0x612 <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     62a:	08 95       	ret

0000062c <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     62c:	ed ee       	ldi	r30, 0xED	; 237
     62e:	f0 e0       	ldi	r31, 0x00	; 0
     630:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     632:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     634:	80 91 ef 00 	lds	r24, 0x00EF
     638:	80 7c       	andi	r24, 0xC0	; 192
     63a:	69 f0       	breq	.+26     	; 0x656 <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     63c:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     63e:	ad ee       	ldi	r26, 0xED	; 237
     640:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     642:	ef ee       	ldi	r30, 0xEF	; 239
     644:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     646:	98 2f       	mov	r25, r24
     648:	92 95       	swap	r25
     64a:	90 7f       	andi	r25, 0xF0	; 240
     64c:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     64e:	90 81       	ld	r25, Z
     650:	90 7c       	andi	r25, 0xC0	; 192
     652:	29 f4       	brne	.+10     	; 0x65e <can_get_mob_free+0x32>
     654:	01 c0       	rjmp	.+2      	; 0x658 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     656:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     658:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     65c:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     65e:	8f 5f       	subi	r24, 0xFF	; 255
     660:	8f 30       	cpi	r24, 0x0F	; 15
     662:	89 f7       	brne	.-30     	; 0x646 <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     664:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     668:	8f ef       	ldi	r24, 0xFF	; 255
}
     66a:	08 95       	ret

0000066c <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     66c:	80 91 ef 00 	lds	r24, 0x00EF
     670:	80 7c       	andi	r24, 0xC0	; 192
     672:	69 f0       	breq	.+26     	; 0x68e <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     674:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     678:	89 2f       	mov	r24, r25
     67a:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     67c:	80 32       	cpi	r24, 0x20	; 32
     67e:	41 f0       	breq	.+16     	; 0x690 <can_get_mob_status+0x24>
     680:	80 34       	cpi	r24, 0x40	; 64
     682:	31 f0       	breq	.+12     	; 0x690 <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     684:	80 3a       	cpi	r24, 0xA0	; 160
     686:	21 f0       	breq	.+8      	; 0x690 <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     688:	89 2f       	mov	r24, r25
     68a:	8f 71       	andi	r24, 0x1F	; 31
     68c:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     68e:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     690:	08 95       	ret

00000692 <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     692:	cf 93       	push	r28
     694:	df 93       	push	r29
     696:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     698:	80 91 ef 00 	lds	r24, 0x00EF
     69c:	90 e0       	ldi	r25, 0x00	; 0
     69e:	8f 70       	andi	r24, 0x0F	; 15
     6a0:	90 70       	andi	r25, 0x00	; 0
     6a2:	18 16       	cp	r1, r24
     6a4:	19 06       	cpc	r1, r25
     6a6:	a4 f4       	brge	.+40     	; 0x6d0 <can_get_data+0x3e>
     6a8:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     6aa:	ea ef       	ldi	r30, 0xFA	; 250
     6ac:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     6ae:	cf ee       	ldi	r28, 0xEF	; 239
     6b0:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     6b2:	80 81       	ld	r24, Z
     6b4:	da 01       	movw	r26, r20
     6b6:	a6 0f       	add	r26, r22
     6b8:	b1 1d       	adc	r27, r1
     6ba:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     6bc:	6f 5f       	subi	r22, 0xFF	; 255
     6be:	88 81       	ld	r24, Y
     6c0:	26 2f       	mov	r18, r22
     6c2:	30 e0       	ldi	r19, 0x00	; 0
     6c4:	90 e0       	ldi	r25, 0x00	; 0
     6c6:	8f 70       	andi	r24, 0x0F	; 15
     6c8:	90 70       	andi	r25, 0x00	; 0
     6ca:	28 17       	cp	r18, r24
     6cc:	39 07       	cpc	r19, r25
     6ce:	8c f3       	brlt	.-30     	; 0x6b2 <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     6d0:	df 91       	pop	r29
     6d2:	cf 91       	pop	r28
     6d4:	08 95       	ret

000006d6 <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     6d6:	2f 92       	push	r2
     6d8:	3f 92       	push	r3
     6da:	4f 92       	push	r4
     6dc:	5f 92       	push	r5
     6de:	6f 92       	push	r6
     6e0:	7f 92       	push	r7
     6e2:	8f 92       	push	r8
     6e4:	9f 92       	push	r9
     6e6:	af 92       	push	r10
     6e8:	bf 92       	push	r11
     6ea:	cf 92       	push	r12
     6ec:	df 92       	push	r13
     6ee:	ef 92       	push	r14
     6f0:	ff 92       	push	r15
     6f2:	0f 93       	push	r16
     6f4:	1f 93       	push	r17
     6f6:	cf 93       	push	r28
     6f8:	df 93       	push	r29
     6fa:	00 d0       	rcall	.+0      	; 0x6fc <can_auto_baudrate+0x26>
     6fc:	00 d0       	rcall	.+0      	; 0x6fe <can_auto_baudrate+0x28>
     6fe:	00 d0       	rcall	.+0      	; 0x700 <can_auto_baudrate+0x2a>
     700:	cd b7       	in	r28, 0x3d	; 61
     702:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     704:	88 23       	and	r24, r24
     706:	09 f4       	brne	.+2      	; 0x70a <can_auto_baudrate+0x34>
     708:	7c c0       	rjmp	.+248    	; 0x802 <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     70a:	80 91 e2 00 	lds	r24, 0x00E2
     70e:	90 e0       	ldi	r25, 0x00	; 0
     710:	8e 77       	andi	r24, 0x7E	; 126
     712:	90 70       	andi	r25, 0x00	; 0
     714:	95 95       	asr	r25
     716:	87 95       	ror	r24
     718:	01 96       	adiw	r24, 0x01	; 1
     71a:	82 30       	cpi	r24, 0x02	; 2
     71c:	91 05       	cpc	r25, r1
     71e:	5c f0       	brlt	.+22     	; 0x736 <can_auto_baudrate+0x60>
     720:	80 91 e2 00 	lds	r24, 0x00E2
     724:	90 e0       	ldi	r25, 0x00	; 0
     726:	8e 77       	andi	r24, 0x7E	; 126
     728:	90 70       	andi	r25, 0x00	; 0
     72a:	95 95       	asr	r25
     72c:	87 95       	ror	r24
     72e:	28 2f       	mov	r18, r24
     730:	2f 5f       	subi	r18, 0xFF	; 255
     732:	29 83       	std	Y+1, r18	; 0x01
     734:	02 c0       	rjmp	.+4      	; 0x73a <can_auto_baudrate+0x64>
     736:	81 e0       	ldi	r24, 0x01	; 1
     738:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     73a:	80 91 e3 00 	lds	r24, 0x00E3
     73e:	90 e0       	ldi	r25, 0x00	; 0
     740:	8e 70       	andi	r24, 0x0E	; 14
     742:	90 70       	andi	r25, 0x00	; 0
     744:	95 95       	asr	r25
     746:	87 95       	ror	r24
     748:	01 96       	adiw	r24, 0x01	; 1
     74a:	82 30       	cpi	r24, 0x02	; 2
     74c:	91 05       	cpc	r25, r1
     74e:	54 f0       	brlt	.+20     	; 0x764 <can_auto_baudrate+0x8e>
     750:	80 91 e3 00 	lds	r24, 0x00E3
     754:	90 e0       	ldi	r25, 0x00	; 0
     756:	8e 70       	andi	r24, 0x0E	; 14
     758:	90 70       	andi	r25, 0x00	; 0
     75a:	95 95       	asr	r25
     75c:	87 95       	ror	r24
     75e:	38 2e       	mov	r3, r24
     760:	33 94       	inc	r3
     762:	02 c0       	rjmp	.+4      	; 0x768 <can_auto_baudrate+0x92>
     764:	33 24       	eor	r3, r3
     766:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     768:	80 91 e4 00 	lds	r24, 0x00E4
     76c:	90 e0       	ldi	r25, 0x00	; 0
     76e:	8e 70       	andi	r24, 0x0E	; 14
     770:	90 70       	andi	r25, 0x00	; 0
     772:	95 95       	asr	r25
     774:	87 95       	ror	r24
     776:	01 96       	adiw	r24, 0x01	; 1
     778:	83 30       	cpi	r24, 0x03	; 3
     77a:	91 05       	cpc	r25, r1
     77c:	54 f0       	brlt	.+20     	; 0x792 <can_auto_baudrate+0xbc>
     77e:	80 91 e4 00 	lds	r24, 0x00E4
     782:	90 e0       	ldi	r25, 0x00	; 0
     784:	8e 70       	andi	r24, 0x0E	; 14
     786:	90 70       	andi	r25, 0x00	; 0
     788:	95 95       	asr	r25
     78a:	87 95       	ror	r24
     78c:	78 2e       	mov	r7, r24
     78e:	73 94       	inc	r7
     790:	03 c0       	rjmp	.+6      	; 0x798 <can_auto_baudrate+0xc2>
     792:	77 24       	eor	r7, r7
     794:	68 94       	set
     796:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     798:	80 91 e4 00 	lds	r24, 0x00E4
     79c:	90 e0       	ldi	r25, 0x00	; 0
     79e:	80 77       	andi	r24, 0x70	; 112
     7a0:	90 70       	andi	r25, 0x00	; 0
     7a2:	95 95       	asr	r25
     7a4:	87 95       	ror	r24
     7a6:	95 95       	asr	r25
     7a8:	87 95       	ror	r24
     7aa:	95 95       	asr	r25
     7ac:	87 95       	ror	r24
     7ae:	95 95       	asr	r25
     7b0:	87 95       	ror	r24
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	83 30       	cpi	r24, 0x03	; 3
     7b6:	91 05       	cpc	r25, r1
     7b8:	84 f0       	brlt	.+32     	; 0x7da <can_auto_baudrate+0x104>
     7ba:	80 91 e4 00 	lds	r24, 0x00E4
     7be:	90 e0       	ldi	r25, 0x00	; 0
     7c0:	80 77       	andi	r24, 0x70	; 112
     7c2:	90 70       	andi	r25, 0x00	; 0
     7c4:	95 95       	asr	r25
     7c6:	87 95       	ror	r24
     7c8:	95 95       	asr	r25
     7ca:	87 95       	ror	r24
     7cc:	95 95       	asr	r25
     7ce:	87 95       	ror	r24
     7d0:	95 95       	asr	r25
     7d2:	87 95       	ror	r24
     7d4:	68 2e       	mov	r6, r24
     7d6:	63 94       	inc	r6
     7d8:	03 c0       	rjmp	.+6      	; 0x7e0 <can_auto_baudrate+0x10a>
     7da:	66 24       	eor	r6, r6
     7dc:	68 94       	set
     7de:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     7e0:	87 2d       	mov	r24, r7
     7e2:	90 e0       	ldi	r25, 0x00	; 0
     7e4:	83 0d       	add	r24, r3
     7e6:	91 1d       	adc	r25, r1
     7e8:	86 0d       	add	r24, r6
     7ea:	91 1d       	adc	r25, r1
     7ec:	01 96       	adiw	r24, 0x01	; 1
     7ee:	88 30       	cpi	r24, 0x08	; 8
     7f0:	91 05       	cpc	r25, r1
     7f2:	14 f4       	brge	.+4      	; 0x7f8 <can_auto_baudrate+0x122>
     7f4:	88 e0       	ldi	r24, 0x08	; 8
     7f6:	90 e0       	ldi	r25, 0x00	; 0
     7f8:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     7fa:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     7fc:	22 24       	eor	r2, r2
     7fe:	23 94       	inc	r2
     800:	10 c0       	rjmp	.+32     	; 0x822 <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     802:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     804:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     806:	66 24       	eor	r6, r6
     808:	68 94       	set
     80a:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     80c:	77 24       	eor	r7, r7
     80e:	68 94       	set
     810:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     812:	98 e0       	ldi	r25, 0x08	; 8
     814:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     816:	0f 2e       	mov	r0, r31
     818:	f3 e0       	ldi	r31, 0x03	; 3
     81a:	3f 2e       	mov	r3, r31
     81c:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     81e:	a1 e0       	ldi	r26, 0x01	; 1
     820:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     822:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     824:	ad ee       	ldi	r26, 0xED	; 237
     826:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     828:	8e ee       	ldi	r24, 0xEE	; 238
     82a:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     82c:	32 2f       	mov	r19, r18
     82e:	32 95       	swap	r19
     830:	30 7f       	andi	r19, 0xF0	; 240
     832:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     834:	fc 01       	movw	r30, r24
     836:	11 92       	st	Z+, r1
     838:	e8 3f       	cpi	r30, 0xF8	; 248
     83a:	f1 05       	cpc	r31, r1
     83c:	e1 f7       	brne	.-8      	; 0x836 <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     83e:	2f 5f       	subi	r18, 0xFF	; 255
     840:	2f 30       	cpi	r18, 0x0F	; 15
     842:	a1 f7       	brne	.-24     	; 0x82c <can_auto_baudrate+0x156>
     844:	a4 2e       	mov	r10, r20
     846:	62 2d       	mov	r22, r2
     848:	dd 24       	eor	r13, r13
     84a:	88 24       	eor	r8, r8
     84c:	99 24       	eor	r9, r9
     84e:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     850:	0f 2e       	mov	r0, r31
     852:	f8 ed       	ldi	r31, 0xD8	; 216
     854:	ef 2e       	mov	r14, r31
     856:	ff 24       	eor	r15, r15
     858:	f0 2d       	mov	r31, r0
     85a:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     85c:	e9 ed       	ldi	r30, 0xD9	; 217
     85e:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     860:	0a ed       	ldi	r16, 0xDA	; 218
     862:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     864:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     866:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     868:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     86a:	b2 e0       	ldi	r27, 0x02	; 2
     86c:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     86e:	88 e0       	ldi	r24, 0x08	; 8
     870:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     872:	91 e0       	ldi	r25, 0x01	; 1
     874:	a9 16       	cp	r10, r25
     876:	09 f0       	breq	.+2      	; 0x87a <can_auto_baudrate+0x1a4>
     878:	57 c0       	rjmp	.+174    	; 0x928 <__stack+0x29>
        {
            Can_reset();
     87a:	d7 01       	movw	r26, r14
     87c:	5c 93       	st	X, r21
            conf_index++;
     87e:	08 94       	sec
     880:	81 1c       	adc	r8, r1
     882:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     884:	89 81       	ldd	r24, Y+1	; 0x01
     886:	81 50       	subi	r24, 0x01	; 1
     888:	88 0f       	add	r24, r24
     88a:	a2 ee       	ldi	r26, 0xE2	; 226
     88c:	b0 e0       	ldi	r27, 0x00	; 0
     88e:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     890:	86 2d       	mov	r24, r6
     892:	86 95       	lsr	r24
     894:	90 e0       	ldi	r25, 0x00	; 0
     896:	01 97       	sbiw	r24, 0x01	; 1
     898:	2c 01       	movw	r4, r24
     89a:	44 0c       	add	r4, r4
     89c:	55 1c       	adc	r5, r5
     89e:	44 0c       	add	r4, r4
     8a0:	55 1c       	adc	r5, r5
     8a2:	44 0c       	add	r4, r4
     8a4:	55 1c       	adc	r5, r5
     8a6:	44 0c       	add	r4, r4
     8a8:	55 1c       	adc	r5, r5
     8aa:	44 0c       	add	r4, r4
     8ac:	55 1c       	adc	r5, r5
     8ae:	83 2d       	mov	r24, r3
     8b0:	90 e0       	ldi	r25, 0x00	; 0
     8b2:	01 97       	sbiw	r24, 0x01	; 1
     8b4:	88 0f       	add	r24, r24
     8b6:	99 1f       	adc	r25, r25
     8b8:	84 29       	or	r24, r4
     8ba:	a3 ee       	ldi	r26, 0xE3	; 227
     8bc:	b0 e0       	ldi	r27, 0x00	; 0
     8be:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     8c0:	86 2d       	mov	r24, r6
     8c2:	90 e0       	ldi	r25, 0x00	; 0
     8c4:	01 97       	sbiw	r24, 0x01	; 1
     8c6:	2c 01       	movw	r4, r24
     8c8:	44 0c       	add	r4, r4
     8ca:	55 1c       	adc	r5, r5
     8cc:	44 0c       	add	r4, r4
     8ce:	55 1c       	adc	r5, r5
     8d0:	44 0c       	add	r4, r4
     8d2:	55 1c       	adc	r5, r5
     8d4:	44 0c       	add	r4, r4
     8d6:	55 1c       	adc	r5, r5
     8d8:	87 2d       	mov	r24, r7
     8da:	90 e0       	ldi	r25, 0x00	; 0
     8dc:	01 97       	sbiw	r24, 0x01	; 1
     8de:	88 0f       	add	r24, r24
     8e0:	99 1f       	adc	r25, r25
     8e2:	84 29       	or	r24, r4
     8e4:	81 60       	ori	r24, 0x01	; 1
     8e6:	a4 ee       	ldi	r26, 0xE4	; 228
     8e8:	b0 e0       	ldi	r27, 0x00	; 0
     8ea:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     8ec:	c4 01       	movw	r24, r8
     8ee:	96 95       	lsr	r25
     8f0:	87 95       	ror	r24
     8f2:	96 95       	lsr	r25
     8f4:	87 95       	ror	r24
     8f6:	96 95       	lsr	r25
     8f8:	87 95       	ror	r24
     8fa:	a5 ee       	ldi	r26, 0xE5	; 229
     8fc:	b0 e0       	ldi	r27, 0x00	; 0
     8fe:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     900:	ad ee       	ldi	r26, 0xED	; 237
     902:	b0 e0       	ldi	r27, 0x00	; 0
     904:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     906:	ae ee       	ldi	r26, 0xEE	; 238
     908:	b0 e0       	ldi	r27, 0x00	; 0
     90a:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     90c:	80 e8       	ldi	r24, 0x80	; 128
     90e:	af ee       	ldi	r26, 0xEF	; 239
     910:	b0 e0       	ldi	r27, 0x00	; 0
     912:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     914:	8a e0       	ldi	r24, 0x0A	; 10
     916:	d7 01       	movw	r26, r14
     918:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     91a:	80 81       	ld	r24, Z
     91c:	82 ff       	sbrs	r24, 2
     91e:	fd cf       	rjmp	.-6      	; 0x91a <__stack+0x1b>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     920:	8f ef       	ldi	r24, 0xFF	; 255
     922:	d8 01       	movw	r26, r16
     924:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     926:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     928:	41 30       	cpi	r20, 0x01	; 1
     92a:	b1 f5       	brne	.+108    	; 0x998 <__stack+0x99>
        {
            u8_temp0 = CANSTMOB;
     92c:	ae ee       	ldi	r26, 0xEE	; 238
     92e:	b0 e0       	ldi	r27, 0x00	; 0
     930:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     932:	90 e0       	ldi	r25, 0x00	; 0
     934:	85 ff       	sbrs	r24, 5
     936:	0e c0       	rjmp	.+28     	; 0x954 <__stack+0x55>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     938:	af ee       	ldi	r26, 0xEF	; 239
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	8c 91       	ld	r24, X
     93e:	8f 73       	andi	r24, 0x3F	; 63
     940:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     942:	d7 01       	movw	r26, r14
     944:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     946:	80 81       	ld	r24, Z
     948:	82 fd       	sbrc	r24, 2
     94a:	fd cf       	rjmp	.-6      	; 0x946 <__stack+0x47>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     94c:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     94e:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     950:	32 2f       	mov	r19, r18
     952:	be c0       	rjmp	.+380    	; 0xad0 <__stack+0x1d1>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     954:	8f 71       	andi	r24, 0x1F	; 31
     956:	90 70       	andi	r25, 0x00	; 0
     958:	00 97       	sbiw	r24, 0x00	; 0
     95a:	11 f0       	breq	.+4      	; 0x960 <__stack+0x61>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     95c:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     95e:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     960:	d8 01       	movw	r26, r16
     962:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     964:	55 24       	eor	r5, r5
     966:	45 fe       	sbrs	r4, 5
     968:	0d c0       	rjmp	.+26     	; 0x984 <__stack+0x85>
                {
                    if (ovrtim_flag==0)
     96a:	77 23       	and	r23, r23
     96c:	29 f4       	brne	.+10     	; 0x978 <__stack+0x79>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     96e:	8c 91       	ld	r24, X
     970:	80 62       	ori	r24, 0x20	; 32
     972:	8c 93       	st	X, r24
                        ovrtim_flag++;
     974:	7c 2d       	mov	r23, r12
     976:	06 c0       	rjmp	.+12     	; 0x984 <__stack+0x85>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     978:	d8 01       	movw	r26, r16
     97a:	8c 91       	ld	r24, X
     97c:	80 62       	ori	r24, 0x20	; 32
     97e:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     980:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     982:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     984:	c2 01       	movw	r24, r4
     986:	8f 70       	andi	r24, 0x0F	; 15
     988:	90 70       	andi	r25, 0x00	; 0
     98a:	00 97       	sbiw	r24, 0x00	; 0
     98c:	09 f0       	breq	.+2      	; 0x990 <__stack+0x91>
     98e:	9d c0       	rjmp	.+314    	; 0xaca <__stack+0x1cb>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     990:	41 30       	cpi	r20, 0x01	; 1
     992:	61 f2       	breq	.-104    	; 0x92c <__stack+0x2d>
     994:	35 2f       	mov	r19, r21
     996:	01 c0       	rjmp	.+2      	; 0x99a <__stack+0x9b>
     998:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     99a:	61 30       	cpi	r22, 0x01	; 1
     99c:	09 f0       	breq	.+2      	; 0x9a0 <__stack+0xa1>
     99e:	78 c0       	rjmp	.+240    	; 0xa90 <__stack+0x191>
     9a0:	83 2f       	mov	r24, r19
     9a2:	37 2d       	mov	r19, r7
     9a4:	7a 2c       	mov	r7, r10
     9a6:	ad 2c       	mov	r10, r13
     9a8:	d7 2e       	mov	r13, r23
     9aa:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     9ac:	21 10       	cpse	r2, r1
     9ae:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     9b0:	39 30       	cpi	r19, 0x09	; 9
     9b2:	78 f1       	brcs	.+94     	; 0xa12 <__stack+0x113>
     9b4:	b7 e0       	ldi	r27, 0x07	; 7
     9b6:	b6 15       	cp	r27, r6
     9b8:	60 f5       	brcc	.+88     	; 0xa12 <__stack+0x113>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     9ba:	8a 81       	ldd	r24, Y+2	; 0x02
     9bc:	89 31       	cpi	r24, 0x19	; 25
     9be:	31 f0       	breq	.+12     	; 0x9cc <__stack+0xcd>
     9c0:	8f 5f       	subi	r24, 0xFF	; 255
     9c2:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     9c4:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     9c6:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     9c8:	36 2d       	mov	r19, r6
     9ca:	59 c0       	rjmp	.+178    	; 0xa7e <__stack+0x17f>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     9cc:	99 81       	ldd	r25, Y+1	; 0x01
     9ce:	90 34       	cpi	r25, 0x40	; 64
     9d0:	41 f0       	breq	.+16     	; 0x9e2 <__stack+0xe3>
     9d2:	9f 5f       	subi	r25, 0xFF	; 255
     9d4:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     9d6:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     9d8:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     9da:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     9dc:	ae 81       	ldd	r26, Y+6	; 0x06
     9de:	aa 83       	std	Y+2, r26	; 0x02
     9e0:	4e c0       	rjmp	.+156    	; 0xa7e <__stack+0x17f>
     9e2:	a7 2c       	mov	r10, r7
     9e4:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     9e6:	af ee       	ldi	r26, 0xEF	; 239
     9e8:	b0 e0       	ldi	r27, 0x00	; 0
     9ea:	8c 91       	ld	r24, X
     9ec:	8f 73       	andi	r24, 0x3F	; 63
     9ee:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     9f0:	d7 01       	movw	r26, r14
     9f2:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     9f4:	80 81       	ld	r24, Z
     9f6:	82 fd       	sbrc	r24, 2
     9f8:	fd cf       	rjmp	.-6      	; 0x9f4 <__stack+0xf5>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     9fa:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     9fc:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     9fe:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     a00:	66 24       	eor	r6, r6
     a02:	68 94       	set
     a04:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     a06:	77 24       	eor	r7, r7
     a08:	68 94       	set
     a0a:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     a0c:	b8 e0       	ldi	r27, 0x08	; 8
     a0e:	ba 83       	std	Y+2, r27	; 0x02
     a10:	69 c0       	rjmp	.+210    	; 0xae4 <__stack+0x1e5>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     a12:	36 30       	cpi	r19, 0x06	; 6
     a14:	58 f0       	brcs	.+22     	; 0xa2c <__stack+0x12d>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     a16:	43 2e       	mov	r4, r19
     a18:	55 24       	eor	r5, r5
     a1a:	86 2d       	mov	r24, r6
     a1c:	90 e0       	ldi	r25, 0x00	; 0
     a1e:	01 96       	adiw	r24, 0x01	; 1
     a20:	84 15       	cp	r24, r4
     a22:	95 05       	cpc	r25, r5
     a24:	24 f4       	brge	.+8      	; 0xa2e <__stack+0x12f>
     a26:	63 94       	inc	r6
     a28:	36 2d       	mov	r19, r6
     a2a:	01 c0       	rjmp	.+2      	; 0xa2e <__stack+0x12f>
                }
                else
                {
                phs2=phs1;
     a2c:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     a2e:	36 2c       	mov	r3, r6
     a30:	33 0e       	add	r3, r19
     a32:	30 94       	com	r3
     a34:	8a 81       	ldd	r24, Y+2	; 0x02
     a36:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     a38:	83 2d       	mov	r24, r3
     a3a:	81 50       	subi	r24, 0x01	; 1
     a3c:	88 30       	cpi	r24, 0x08	; 8
     a3e:	e0 f4       	brcc	.+56     	; 0xa78 <__stack+0x179>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     a40:	46 2c       	mov	r4, r6
     a42:	55 24       	eor	r5, r5
     a44:	83 2d       	mov	r24, r3
     a46:	90 e0       	ldi	r25, 0x00	; 0
     a48:	dc 01       	movw	r26, r24
     a4a:	11 96       	adiw	r26, 0x01	; 1
     a4c:	a3 0f       	add	r26, r19
     a4e:	b1 1d       	adc	r27, r1
     a50:	bd 83       	std	Y+5, r27	; 0x05
     a52:	ac 83       	std	Y+4, r26	; 0x04
     a54:	c2 01       	movw	r24, r4
     a56:	88 0f       	add	r24, r24
     a58:	99 1f       	adc	r25, r25
     a5a:	88 0f       	add	r24, r24
     a5c:	99 1f       	adc	r25, r25
     a5e:	8a 17       	cp	r24, r26
     a60:	9b 07       	cpc	r25, r27
     a62:	64 f0       	brlt	.+24     	; 0xa7c <__stack+0x17d>
     a64:	c2 01       	movw	r24, r4
     a66:	88 0f       	add	r24, r24
     a68:	99 1f       	adc	r25, r25
     a6a:	84 0d       	add	r24, r4
     a6c:	95 1d       	adc	r25, r5
     a6e:	a8 17       	cp	r26, r24
     a70:	b9 07       	cpc	r27, r25
     a72:	84 f5       	brge	.+96     	; 0xad4 <__stack+0x1d5>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     a74:	2c 2c       	mov	r2, r12
     a76:	03 c0       	rjmp	.+6      	; 0xa7e <__stack+0x17f>
     a78:	2c 2c       	mov	r2, r12
     a7a:	01 c0       	rjmp	.+2      	; 0xa7e <__stack+0x17f>
     a7c:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     a7e:	61 30       	cpi	r22, 0x01	; 1
     a80:	09 f4       	brne	.+2      	; 0xa84 <__stack+0x185>
     a82:	94 cf       	rjmp	.-216    	; 0x9ac <__stack+0xad>
     a84:	87 2f       	mov	r24, r23
     a86:	7d 2d       	mov	r23, r13
     a88:	da 2c       	mov	r13, r10
     a8a:	a7 2c       	mov	r10, r7
     a8c:	73 2e       	mov	r7, r19
     a8e:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     a90:	31 30       	cpi	r19, 0x01	; 1
     a92:	09 f4       	brne	.+2      	; 0xa96 <__stack+0x197>
     a94:	ee ce       	rjmp	.-548    	; 0x872 <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     a96:	8d 2d       	mov	r24, r13
     a98:	26 96       	adiw	r28, 0x06	; 6
     a9a:	0f b6       	in	r0, 0x3f	; 63
     a9c:	f8 94       	cli
     a9e:	de bf       	out	0x3e, r29	; 62
     aa0:	0f be       	out	0x3f, r0	; 63
     aa2:	cd bf       	out	0x3d, r28	; 61
     aa4:	df 91       	pop	r29
     aa6:	cf 91       	pop	r28
     aa8:	1f 91       	pop	r17
     aaa:	0f 91       	pop	r16
     aac:	ff 90       	pop	r15
     aae:	ef 90       	pop	r14
     ab0:	df 90       	pop	r13
     ab2:	cf 90       	pop	r12
     ab4:	bf 90       	pop	r11
     ab6:	af 90       	pop	r10
     ab8:	9f 90       	pop	r9
     aba:	8f 90       	pop	r8
     abc:	7f 90       	pop	r7
     abe:	6f 90       	pop	r6
     ac0:	5f 90       	pop	r5
     ac2:	4f 90       	pop	r4
     ac4:	3f 90       	pop	r3
     ac6:	2f 90       	pop	r2
     ac8:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     aca:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     acc:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     ace:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     ad0:	42 2f       	mov	r20, r18
     ad2:	63 cf       	rjmp	.-314    	; 0x99a <__stack+0x9b>
     ad4:	87 2f       	mov	r24, r23
     ad6:	7d 2d       	mov	r23, r13
     ad8:	da 2c       	mov	r13, r10
     ada:	a7 2c       	mov	r10, r7
     adc:	73 2e       	mov	r7, r19
     ade:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     ae0:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     ae2:	25 2e       	mov	r2, r21
     ae4:	62 2f       	mov	r22, r18
     ae6:	d4 cf       	rjmp	.-88     	; 0xa90 <__stack+0x191>

00000ae8 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     ae8:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     aec:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     af0:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     af4:	81 e0       	ldi	r24, 0x01	; 1
     af6:	08 95       	ret

00000af8 <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     af8:	91 e0       	ldi	r25, 0x01	; 1
     afa:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     afe:	85 30       	cpi	r24, 0x05	; 5
     b00:	31 f4       	brne	.+12     	; 0xb0e <can_fixed_baudrate+0x16>
     b02:	82 e0       	ldi	r24, 0x02	; 2
     b04:	68 e0       	ldi	r22, 0x08	; 8
     b06:	45 e2       	ldi	r20, 0x25	; 37
     b08:	0e 94 74 05 	call	0xae8	; 0xae8 <Can_conf_bt_flex>
     b0c:	06 c0       	rjmp	.+12     	; 0xb1a <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     b0e:	10 92 e2 00 	sts	0x00E2, r1
     b12:	10 92 e3 00 	sts	0x00E3, r1
     b16:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     b1a:	81 e0       	ldi	r24, 0x01	; 1
     b1c:	08 95       	ret

00000b1e <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     b1e:	0f 93       	push	r16
     b20:	1f 93       	push	r17
     b22:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     b24:	87 85       	ldd	r24, Z+15	; 0x0f
     b26:	88 23       	and	r24, r24
     b28:	91 f4       	brne	.+36     	; 0xb4e <get_idmask+0x30>
		mask = cmd->id_mask;
     b2a:	02 85       	ldd	r16, Z+10	; 0x0a
     b2c:	13 85       	ldd	r17, Z+11	; 0x0b
     b2e:	24 85       	ldd	r18, Z+12	; 0x0c
     b30:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     b32:	0f 2e       	mov	r0, r31
     b34:	f2 e1       	ldi	r31, 0x12	; 18
     b36:	00 0f       	add	r16, r16
     b38:	11 1f       	adc	r17, r17
     b3a:	22 1f       	adc	r18, r18
     b3c:	33 1f       	adc	r19, r19
     b3e:	fa 95       	dec	r31
     b40:	d1 f7       	brne	.-12     	; 0xb36 <get_idmask+0x18>
     b42:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     b44:	0f 6f       	ori	r16, 0xFF	; 255
     b46:	1f 6f       	ori	r17, 0xFF	; 255
     b48:	23 60       	ori	r18, 0x03	; 3
     b4a:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     b4c:	05 c0       	rjmp	.+10     	; 0xb58 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     b4e:	02 85       	ldd	r16, Z+10	; 0x0a
     b50:	13 85       	ldd	r17, Z+11	; 0x0b
     b52:	24 85       	ldd	r18, Z+12	; 0x0c
     b54:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     b56:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     b58:	60 2f       	mov	r22, r16
     b5a:	71 2f       	mov	r23, r17
     b5c:	82 2f       	mov	r24, r18
     b5e:	93 2f       	mov	r25, r19
     b60:	1f 91       	pop	r17
     b62:	0f 91       	pop	r16
     b64:	08 95       	ret

00000b66 <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     b66:	0e 94 7c 05 	call	0xaf8	; 0xaf8 <can_fixed_baudrate>
     b6a:	88 23       	and	r24, r24
     b6c:	49 f0       	breq	.+18     	; 0xb80 <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     b6e:	0e 94 04 03 	call	0x608	; 0x608 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     b72:	e8 ed       	ldi	r30, 0xD8	; 216
     b74:	f0 e0       	ldi	r31, 0x00	; 0
     b76:	80 81       	ld	r24, Z
     b78:	82 60       	ori	r24, 0x02	; 2
     b7a:	80 83       	st	Z, r24
    return (1);
     b7c:	81 e0       	ldi	r24, 0x01	; 1
     b7e:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     b80:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     b82:	08 95       	ret

00000b84 <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     b84:	e8 ed       	ldi	r30, 0xD8	; 216
     b86:	f0 e0       	ldi	r31, 0x00	; 0
     b88:	80 81       	ld	r24, Z
     b8a:	8d 7f       	andi	r24, 0xFD	; 253
     b8c:	80 83       	st	Z, r24
}
     b8e:	08 95       	ret

00000b90 <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     b90:	0f 93       	push	r16
     b92:	1f 93       	push	r17
     b94:	cf 93       	push	r28
     b96:	df 93       	push	r29
     b98:	00 d0       	rcall	.+0      	; 0xb9a <can_cmd+0xa>
     b9a:	00 d0       	rcall	.+0      	; 0xb9c <can_cmd+0xc>
     b9c:	cd b7       	in	r28, 0x3d	; 61
     b9e:	de b7       	in	r29, 0x3e	; 62
     ba0:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     ba2:	dc 01       	movw	r26, r24
     ba4:	11 96       	adiw	r26, 0x01	; 1
     ba6:	8c 91       	ld	r24, X
     ba8:	11 97       	sbiw	r26, 0x01	; 1
     baa:	8c 30       	cpi	r24, 0x0C	; 12
     bac:	b1 f4       	brne	.+44     	; 0xbda <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     bae:	19 96       	adiw	r26, 0x09	; 9
     bb0:	8c 91       	ld	r24, X
     bb2:	19 97       	sbiw	r26, 0x09	; 9
     bb4:	80 36       	cpi	r24, 0x60	; 96
     bb6:	69 f4       	brne	.+26     	; 0xbd2 <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     bb8:	8c 91       	ld	r24, X
     bba:	82 95       	swap	r24
     bbc:	80 7f       	andi	r24, 0xF0	; 240
     bbe:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     bc2:	ef ee       	ldi	r30, 0xEF	; 239
     bc4:	f0 e0       	ldi	r31, 0x00	; 0
     bc6:	80 81       	ld	r24, Z
     bc8:	8f 73       	andi	r24, 0x3F	; 63
     bca:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     bcc:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     bd0:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     bd2:	f8 01       	movw	r30, r16
     bd4:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     bd6:	80 e0       	ldi	r24, 0x00	; 0
     bd8:	ac c5       	rjmp	.+2904   	; 0x1732 <can_cmd+0xba2>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     bda:	0e 94 16 03 	call	0x62c	; 0x62c <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     bde:	8f 3f       	cpi	r24, 0xFF	; 255
     be0:	09 f4       	brne	.+2      	; 0xbe4 <can_cmd+0x54>
     be2:	a1 c5       	rjmp	.+2882   	; 0x1726 <can_cmd+0xb96>
    {
      cmd->status = MOB_PENDING; 
     be4:	90 e6       	ldi	r25, 0x60	; 96
     be6:	d8 01       	movw	r26, r16
     be8:	19 96       	adiw	r26, 0x09	; 9
     bea:	9c 93       	st	X, r25
     bec:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
     bee:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
     bf0:	82 95       	swap	r24
     bf2:	80 7f       	andi	r24, 0xF0	; 240
     bf4:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
     bf8:	ee ee       	ldi	r30, 0xEE	; 238
     bfa:	f0 e0       	ldi	r31, 0x00	; 0
     bfc:	11 92       	st	Z+, r1
     bfe:	e8 3f       	cpi	r30, 0xF8	; 248
     c00:	f1 05       	cpc	r31, r1
     c02:	e1 f7       	brne	.-8      	; 0xbfc <can_cmd+0x6c>
          
      switch (cmd->cmd)
     c04:	f8 01       	movw	r30, r16
     c06:	81 81       	ldd	r24, Z+1	; 0x01
     c08:	86 30       	cpi	r24, 0x06	; 6
     c0a:	09 f4       	brne	.+2      	; 0xc0e <can_cmd+0x7e>
     c0c:	56 c2       	rjmp	.+1196   	; 0x10ba <can_cmd+0x52a>
     c0e:	87 30       	cpi	r24, 0x07	; 7
     c10:	90 f4       	brcc	.+36     	; 0xc36 <can_cmd+0xa6>
     c12:	83 30       	cpi	r24, 0x03	; 3
     c14:	09 f4       	brne	.+2      	; 0xc18 <can_cmd+0x88>
     c16:	12 c1       	rjmp	.+548    	; 0xe3c <can_cmd+0x2ac>
     c18:	84 30       	cpi	r24, 0x04	; 4
     c1a:	30 f4       	brcc	.+12     	; 0xc28 <can_cmd+0x98>
     c1c:	81 30       	cpi	r24, 0x01	; 1
     c1e:	11 f1       	breq	.+68     	; 0xc64 <can_cmd+0xd4>
     c20:	82 30       	cpi	r24, 0x02	; 2
     c22:	09 f0       	breq	.+2      	; 0xc26 <can_cmd+0x96>
     c24:	7c c5       	rjmp	.+2808   	; 0x171e <can_cmd+0xb8e>
     c26:	98 c0       	rjmp	.+304    	; 0xd58 <can_cmd+0x1c8>
     c28:	84 30       	cpi	r24, 0x04	; 4
     c2a:	09 f4       	brne	.+2      	; 0xc2e <can_cmd+0x9e>
     c2c:	67 c1       	rjmp	.+718    	; 0xefc <can_cmd+0x36c>
     c2e:	85 30       	cpi	r24, 0x05	; 5
     c30:	09 f0       	breq	.+2      	; 0xc34 <can_cmd+0xa4>
     c32:	75 c5       	rjmp	.+2794   	; 0x171e <can_cmd+0xb8e>
     c34:	aa c1       	rjmp	.+852    	; 0xf8a <can_cmd+0x3fa>
     c36:	89 30       	cpi	r24, 0x09	; 9
     c38:	09 f4       	brne	.+2      	; 0xc3c <can_cmd+0xac>
     c3a:	be c3       	rjmp	.+1916   	; 0x13b8 <can_cmd+0x828>
     c3c:	8a 30       	cpi	r24, 0x0A	; 10
     c3e:	38 f4       	brcc	.+14     	; 0xc4e <can_cmd+0xbe>
     c40:	87 30       	cpi	r24, 0x07	; 7
     c42:	09 f4       	brne	.+2      	; 0xc46 <can_cmd+0xb6>
     c44:	8f c2       	rjmp	.+1310   	; 0x1164 <can_cmd+0x5d4>
     c46:	88 30       	cpi	r24, 0x08	; 8
     c48:	09 f0       	breq	.+2      	; 0xc4c <can_cmd+0xbc>
     c4a:	69 c5       	rjmp	.+2770   	; 0x171e <can_cmd+0xb8e>
     c4c:	1b c3       	rjmp	.+1590   	; 0x1284 <can_cmd+0x6f4>
     c4e:	8a 30       	cpi	r24, 0x0A	; 10
     c50:	21 f0       	breq	.+8      	; 0xc5a <can_cmd+0xca>
     c52:	8b 30       	cpi	r24, 0x0B	; 11
     c54:	09 f0       	breq	.+2      	; 0xc58 <can_cmd+0xc8>
     c56:	63 c5       	rjmp	.+2758   	; 0x171e <can_cmd+0xb8e>
     c58:	b1 c4       	rjmp	.+2402   	; 0x15bc <can_cmd+0xa2c>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     c5a:	86 81       	ldd	r24, Z+6	; 0x06
     c5c:	88 23       	and	r24, r24
     c5e:	09 f0       	breq	.+2      	; 0xc62 <can_cmd+0xd2>
     c60:	49 c4       	rjmp	.+2194   	; 0x14f4 <can_cmd+0x964>
     c62:	57 c4       	rjmp	.+2222   	; 0x1512 <can_cmd+0x982>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     c64:	f8 01       	movw	r30, r16
     c66:	87 85       	ldd	r24, Z+15	; 0x0f
     c68:	88 23       	and	r24, r24
     c6a:	69 f1       	breq	.+90     	; 0xcc6 <can_cmd+0x136>
     c6c:	94 81       	ldd	r25, Z+4	; 0x04
     c6e:	92 95       	swap	r25
     c70:	96 95       	lsr	r25
     c72:	97 70       	andi	r25, 0x07	; 7
     c74:	85 81       	ldd	r24, Z+5	; 0x05
     c76:	88 0f       	add	r24, r24
     c78:	88 0f       	add	r24, r24
     c7a:	88 0f       	add	r24, r24
     c7c:	89 0f       	add	r24, r25
     c7e:	80 93 f3 00 	sts	0x00F3, r24
     c82:	93 81       	ldd	r25, Z+3	; 0x03
     c84:	92 95       	swap	r25
     c86:	96 95       	lsr	r25
     c88:	97 70       	andi	r25, 0x07	; 7
     c8a:	84 81       	ldd	r24, Z+4	; 0x04
     c8c:	88 0f       	add	r24, r24
     c8e:	88 0f       	add	r24, r24
     c90:	88 0f       	add	r24, r24
     c92:	89 0f       	add	r24, r25
     c94:	80 93 f2 00 	sts	0x00F2, r24
     c98:	92 81       	ldd	r25, Z+2	; 0x02
     c9a:	92 95       	swap	r25
     c9c:	96 95       	lsr	r25
     c9e:	97 70       	andi	r25, 0x07	; 7
     ca0:	83 81       	ldd	r24, Z+3	; 0x03
     ca2:	88 0f       	add	r24, r24
     ca4:	88 0f       	add	r24, r24
     ca6:	88 0f       	add	r24, r24
     ca8:	89 0f       	add	r24, r25
     caa:	80 93 f1 00 	sts	0x00F1, r24
     cae:	82 81       	ldd	r24, Z+2	; 0x02
     cb0:	88 0f       	add	r24, r24
     cb2:	88 0f       	add	r24, r24
     cb4:	88 0f       	add	r24, r24
     cb6:	80 93 f0 00 	sts	0x00F0, r24
     cba:	ef ee       	ldi	r30, 0xEF	; 239
     cbc:	f0 e0       	ldi	r31, 0x00	; 0
     cbe:	80 81       	ld	r24, Z
     cc0:	80 61       	ori	r24, 0x10	; 16
     cc2:	80 83       	st	Z, r24
     cc4:	16 c0       	rjmp	.+44     	; 0xcf2 <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
     cc6:	92 81       	ldd	r25, Z+2	; 0x02
     cc8:	96 95       	lsr	r25
     cca:	96 95       	lsr	r25
     ccc:	96 95       	lsr	r25
     cce:	83 81       	ldd	r24, Z+3	; 0x03
     cd0:	82 95       	swap	r24
     cd2:	88 0f       	add	r24, r24
     cd4:	80 7e       	andi	r24, 0xE0	; 224
     cd6:	89 0f       	add	r24, r25
     cd8:	80 93 f3 00 	sts	0x00F3, r24
     cdc:	82 81       	ldd	r24, Z+2	; 0x02
     cde:	82 95       	swap	r24
     ce0:	88 0f       	add	r24, r24
     ce2:	80 7e       	andi	r24, 0xE0	; 224
     ce4:	80 93 f2 00 	sts	0x00F2, r24
     ce8:	ef ee       	ldi	r30, 0xEF	; 239
     cea:	f0 e0       	ldi	r31, 0x00	; 0
     cec:	80 81       	ld	r24, Z
     cee:	8f 7e       	andi	r24, 0xEF	; 239
     cf0:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     cf2:	f8 01       	movw	r30, r16
     cf4:	86 81       	ldd	r24, Z+6	; 0x06
     cf6:	88 23       	and	r24, r24
     cf8:	79 f0       	breq	.+30     	; 0xd18 <can_cmd+0x188>
     cfa:	80 e0       	ldi	r24, 0x00	; 0
     cfc:	2a ef       	ldi	r18, 0xFA	; 250
     cfe:	30 e0       	ldi	r19, 0x00	; 0
     d00:	f8 01       	movw	r30, r16
     d02:	a7 81       	ldd	r26, Z+7	; 0x07
     d04:	b0 85       	ldd	r27, Z+8	; 0x08
     d06:	a8 0f       	add	r26, r24
     d08:	b1 1d       	adc	r27, r1
     d0a:	9c 91       	ld	r25, X
     d0c:	d9 01       	movw	r26, r18
     d0e:	9c 93       	st	X, r25
     d10:	8f 5f       	subi	r24, 0xFF	; 255
     d12:	96 81       	ldd	r25, Z+6	; 0x06
     d14:	89 17       	cp	r24, r25
     d16:	a0 f3       	brcs	.-24     	; 0xd00 <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
     d18:	f8 01       	movw	r30, r16
     d1a:	86 85       	ldd	r24, Z+14	; 0x0e
     d1c:	88 23       	and	r24, r24
     d1e:	31 f0       	breq	.+12     	; 0xd2c <can_cmd+0x19c>
     d20:	e0 ef       	ldi	r30, 0xF0	; 240
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	80 81       	ld	r24, Z
     d26:	84 60       	ori	r24, 0x04	; 4
     d28:	80 83       	st	Z, r24
     d2a:	05 c0       	rjmp	.+10     	; 0xd36 <can_cmd+0x1a6>
            else Can_clear_rtr();    
     d2c:	e0 ef       	ldi	r30, 0xF0	; 240
     d2e:	f0 e0       	ldi	r31, 0x00	; 0
     d30:	80 81       	ld	r24, Z
     d32:	8b 7f       	andi	r24, 0xFB	; 251
     d34:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     d36:	ef ee       	ldi	r30, 0xEF	; 239
     d38:	f0 e0       	ldi	r31, 0x00	; 0
     d3a:	90 81       	ld	r25, Z
     d3c:	d8 01       	movw	r26, r16
     d3e:	16 96       	adiw	r26, 0x06	; 6
     d40:	8c 91       	ld	r24, X
     d42:	16 97       	sbiw	r26, 0x06	; 6
     d44:	89 2b       	or	r24, r25
     d46:	80 83       	st	Z, r24
          Can_config_tx();
     d48:	80 81       	ld	r24, Z
     d4a:	8f 73       	andi	r24, 0x3F	; 63
     d4c:	80 83       	st	Z, r24
     d4e:	80 81       	ld	r24, Z
     d50:	80 64       	ori	r24, 0x40	; 64
     d52:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     d54:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     d56:	ed c4       	rjmp	.+2522   	; 0x1732 <can_cmd+0xba2>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     d58:	f8 01       	movw	r30, r16
     d5a:	87 85       	ldd	r24, Z+15	; 0x0f
     d5c:	88 23       	and	r24, r24
     d5e:	69 f1       	breq	.+90     	; 0xdba <can_cmd+0x22a>
     d60:	94 81       	ldd	r25, Z+4	; 0x04
     d62:	92 95       	swap	r25
     d64:	96 95       	lsr	r25
     d66:	97 70       	andi	r25, 0x07	; 7
     d68:	85 81       	ldd	r24, Z+5	; 0x05
     d6a:	88 0f       	add	r24, r24
     d6c:	88 0f       	add	r24, r24
     d6e:	88 0f       	add	r24, r24
     d70:	89 0f       	add	r24, r25
     d72:	80 93 f3 00 	sts	0x00F3, r24
     d76:	93 81       	ldd	r25, Z+3	; 0x03
     d78:	92 95       	swap	r25
     d7a:	96 95       	lsr	r25
     d7c:	97 70       	andi	r25, 0x07	; 7
     d7e:	84 81       	ldd	r24, Z+4	; 0x04
     d80:	88 0f       	add	r24, r24
     d82:	88 0f       	add	r24, r24
     d84:	88 0f       	add	r24, r24
     d86:	89 0f       	add	r24, r25
     d88:	80 93 f2 00 	sts	0x00F2, r24
     d8c:	92 81       	ldd	r25, Z+2	; 0x02
     d8e:	92 95       	swap	r25
     d90:	96 95       	lsr	r25
     d92:	97 70       	andi	r25, 0x07	; 7
     d94:	83 81       	ldd	r24, Z+3	; 0x03
     d96:	88 0f       	add	r24, r24
     d98:	88 0f       	add	r24, r24
     d9a:	88 0f       	add	r24, r24
     d9c:	89 0f       	add	r24, r25
     d9e:	80 93 f1 00 	sts	0x00F1, r24
     da2:	82 81       	ldd	r24, Z+2	; 0x02
     da4:	88 0f       	add	r24, r24
     da6:	88 0f       	add	r24, r24
     da8:	88 0f       	add	r24, r24
     daa:	80 93 f0 00 	sts	0x00F0, r24
     dae:	ef ee       	ldi	r30, 0xEF	; 239
     db0:	f0 e0       	ldi	r31, 0x00	; 0
     db2:	80 81       	ld	r24, Z
     db4:	80 61       	ori	r24, 0x10	; 16
     db6:	80 83       	st	Z, r24
     db8:	16 c0       	rjmp	.+44     	; 0xde6 <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
     dba:	92 81       	ldd	r25, Z+2	; 0x02
     dbc:	96 95       	lsr	r25
     dbe:	96 95       	lsr	r25
     dc0:	96 95       	lsr	r25
     dc2:	83 81       	ldd	r24, Z+3	; 0x03
     dc4:	82 95       	swap	r24
     dc6:	88 0f       	add	r24, r24
     dc8:	80 7e       	andi	r24, 0xE0	; 224
     dca:	89 0f       	add	r24, r25
     dcc:	80 93 f3 00 	sts	0x00F3, r24
     dd0:	82 81       	ldd	r24, Z+2	; 0x02
     dd2:	82 95       	swap	r24
     dd4:	88 0f       	add	r24, r24
     dd6:	80 7e       	andi	r24, 0xE0	; 224
     dd8:	80 93 f2 00 	sts	0x00F2, r24
     ddc:	ef ee       	ldi	r30, 0xEF	; 239
     dde:	f0 e0       	ldi	r31, 0x00	; 0
     de0:	80 81       	ld	r24, Z
     de2:	8f 7e       	andi	r24, 0xEF	; 239
     de4:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
     de6:	f8 01       	movw	r30, r16
     de8:	86 81       	ldd	r24, Z+6	; 0x06
     dea:	88 23       	and	r24, r24
     dec:	79 f0       	breq	.+30     	; 0xe0c <can_cmd+0x27c>
     dee:	80 e0       	ldi	r24, 0x00	; 0
     df0:	2a ef       	ldi	r18, 0xFA	; 250
     df2:	30 e0       	ldi	r19, 0x00	; 0
     df4:	f8 01       	movw	r30, r16
     df6:	a7 81       	ldd	r26, Z+7	; 0x07
     df8:	b0 85       	ldd	r27, Z+8	; 0x08
     dfa:	a8 0f       	add	r26, r24
     dfc:	b1 1d       	adc	r27, r1
     dfe:	9c 91       	ld	r25, X
     e00:	d9 01       	movw	r26, r18
     e02:	9c 93       	st	X, r25
     e04:	8f 5f       	subi	r24, 0xFF	; 255
     e06:	96 81       	ldd	r25, Z+6	; 0x06
     e08:	89 17       	cp	r24, r25
     e0a:	a0 f3       	brcs	.-24     	; 0xdf4 <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
     e0c:	f8 01       	movw	r30, r16
     e0e:	16 86       	std	Z+14, r1	; 0x0e
     e10:	e0 ef       	ldi	r30, 0xF0	; 240
     e12:	f0 e0       	ldi	r31, 0x00	; 0
     e14:	80 81       	ld	r24, Z
     e16:	8b 7f       	andi	r24, 0xFB	; 251
     e18:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     e1a:	ef ee       	ldi	r30, 0xEF	; 239
     e1c:	f0 e0       	ldi	r31, 0x00	; 0
     e1e:	90 81       	ld	r25, Z
     e20:	d8 01       	movw	r26, r16
     e22:	16 96       	adiw	r26, 0x06	; 6
     e24:	8c 91       	ld	r24, X
     e26:	16 97       	sbiw	r26, 0x06	; 6
     e28:	89 2b       	or	r24, r25
     e2a:	80 83       	st	Z, r24
          Can_config_tx();
     e2c:	80 81       	ld	r24, Z
     e2e:	8f 73       	andi	r24, 0x3F	; 63
     e30:	80 83       	st	Z, r24
     e32:	80 81       	ld	r24, Z
     e34:	80 64       	ori	r24, 0x40	; 64
     e36:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     e38:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     e3a:	7b c4       	rjmp	.+2294   	; 0x1732 <can_cmd+0xba2>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     e3c:	f8 01       	movw	r30, r16
     e3e:	87 85       	ldd	r24, Z+15	; 0x0f
     e40:	88 23       	and	r24, r24
     e42:	69 f1       	breq	.+90     	; 0xe9e <can_cmd+0x30e>
     e44:	94 81       	ldd	r25, Z+4	; 0x04
     e46:	92 95       	swap	r25
     e48:	96 95       	lsr	r25
     e4a:	97 70       	andi	r25, 0x07	; 7
     e4c:	85 81       	ldd	r24, Z+5	; 0x05
     e4e:	88 0f       	add	r24, r24
     e50:	88 0f       	add	r24, r24
     e52:	88 0f       	add	r24, r24
     e54:	89 0f       	add	r24, r25
     e56:	80 93 f3 00 	sts	0x00F3, r24
     e5a:	93 81       	ldd	r25, Z+3	; 0x03
     e5c:	92 95       	swap	r25
     e5e:	96 95       	lsr	r25
     e60:	97 70       	andi	r25, 0x07	; 7
     e62:	84 81       	ldd	r24, Z+4	; 0x04
     e64:	88 0f       	add	r24, r24
     e66:	88 0f       	add	r24, r24
     e68:	88 0f       	add	r24, r24
     e6a:	89 0f       	add	r24, r25
     e6c:	80 93 f2 00 	sts	0x00F2, r24
     e70:	92 81       	ldd	r25, Z+2	; 0x02
     e72:	92 95       	swap	r25
     e74:	96 95       	lsr	r25
     e76:	97 70       	andi	r25, 0x07	; 7
     e78:	83 81       	ldd	r24, Z+3	; 0x03
     e7a:	88 0f       	add	r24, r24
     e7c:	88 0f       	add	r24, r24
     e7e:	88 0f       	add	r24, r24
     e80:	89 0f       	add	r24, r25
     e82:	80 93 f1 00 	sts	0x00F1, r24
     e86:	82 81       	ldd	r24, Z+2	; 0x02
     e88:	88 0f       	add	r24, r24
     e8a:	88 0f       	add	r24, r24
     e8c:	88 0f       	add	r24, r24
     e8e:	80 93 f0 00 	sts	0x00F0, r24
     e92:	ef ee       	ldi	r30, 0xEF	; 239
     e94:	f0 e0       	ldi	r31, 0x00	; 0
     e96:	80 81       	ld	r24, Z
     e98:	80 61       	ori	r24, 0x10	; 16
     e9a:	80 83       	st	Z, r24
     e9c:	16 c0       	rjmp	.+44     	; 0xeca <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
     e9e:	92 81       	ldd	r25, Z+2	; 0x02
     ea0:	96 95       	lsr	r25
     ea2:	96 95       	lsr	r25
     ea4:	96 95       	lsr	r25
     ea6:	83 81       	ldd	r24, Z+3	; 0x03
     ea8:	82 95       	swap	r24
     eaa:	88 0f       	add	r24, r24
     eac:	80 7e       	andi	r24, 0xE0	; 224
     eae:	89 0f       	add	r24, r25
     eb0:	80 93 f3 00 	sts	0x00F3, r24
     eb4:	82 81       	ldd	r24, Z+2	; 0x02
     eb6:	82 95       	swap	r24
     eb8:	88 0f       	add	r24, r24
     eba:	80 7e       	andi	r24, 0xE0	; 224
     ebc:	80 93 f2 00 	sts	0x00F2, r24
     ec0:	ef ee       	ldi	r30, 0xEF	; 239
     ec2:	f0 e0       	ldi	r31, 0x00	; 0
     ec4:	80 81       	ld	r24, Z
     ec6:	8f 7e       	andi	r24, 0xEF	; 239
     ec8:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
     eca:	81 e0       	ldi	r24, 0x01	; 1
     ecc:	f8 01       	movw	r30, r16
     ece:	86 87       	std	Z+14, r24	; 0x0e
     ed0:	e0 ef       	ldi	r30, 0xF0	; 240
     ed2:	f0 e0       	ldi	r31, 0x00	; 0
     ed4:	80 81       	ld	r24, Z
     ed6:	84 60       	ori	r24, 0x04	; 4
     ed8:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
     eda:	ef ee       	ldi	r30, 0xEF	; 239
     edc:	f0 e0       	ldi	r31, 0x00	; 0
     ede:	90 81       	ld	r25, Z
     ee0:	d8 01       	movw	r26, r16
     ee2:	16 96       	adiw	r26, 0x06	; 6
     ee4:	8c 91       	ld	r24, X
     ee6:	16 97       	sbiw	r26, 0x06	; 6
     ee8:	89 2b       	or	r24, r25
     eea:	80 83       	st	Z, r24
          Can_config_tx();
     eec:	80 81       	ld	r24, Z
     eee:	8f 73       	andi	r24, 0x3F	; 63
     ef0:	80 83       	st	Z, r24
     ef2:	80 81       	ld	r24, Z
     ef4:	80 64       	ori	r24, 0x40	; 64
     ef6:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     ef8:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
     efa:	1b c4       	rjmp	.+2102   	; 0x1732 <can_cmd+0xba2>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
     efc:	8f ef       	ldi	r24, 0xFF	; 255
     efe:	9f ef       	ldi	r25, 0xFF	; 255
     f00:	dc 01       	movw	r26, r24
     f02:	89 83       	std	Y+1, r24	; 0x01
     f04:	9a 83       	std	Y+2, r25	; 0x02
     f06:	ab 83       	std	Y+3, r26	; 0x03
     f08:	bc 83       	std	Y+4, r27	; 0x04
     f0a:	9b 81       	ldd	r25, Y+3	; 0x03
     f0c:	92 95       	swap	r25
     f0e:	96 95       	lsr	r25
     f10:	97 70       	andi	r25, 0x07	; 7
     f12:	8c 81       	ldd	r24, Y+4	; 0x04
     f14:	88 0f       	add	r24, r24
     f16:	88 0f       	add	r24, r24
     f18:	88 0f       	add	r24, r24
     f1a:	89 0f       	add	r24, r25
     f1c:	80 93 f7 00 	sts	0x00F7, r24
     f20:	9a 81       	ldd	r25, Y+2	; 0x02
     f22:	92 95       	swap	r25
     f24:	96 95       	lsr	r25
     f26:	97 70       	andi	r25, 0x07	; 7
     f28:	8b 81       	ldd	r24, Y+3	; 0x03
     f2a:	88 0f       	add	r24, r24
     f2c:	88 0f       	add	r24, r24
     f2e:	88 0f       	add	r24, r24
     f30:	89 0f       	add	r24, r25
     f32:	80 93 f6 00 	sts	0x00F6, r24
     f36:	99 81       	ldd	r25, Y+1	; 0x01
     f38:	92 95       	swap	r25
     f3a:	96 95       	lsr	r25
     f3c:	97 70       	andi	r25, 0x07	; 7
     f3e:	8a 81       	ldd	r24, Y+2	; 0x02
     f40:	88 0f       	add	r24, r24
     f42:	88 0f       	add	r24, r24
     f44:	88 0f       	add	r24, r24
     f46:	89 0f       	add	r24, r25
     f48:	80 93 f5 00 	sts	0x00F5, r24
     f4c:	89 81       	ldd	r24, Y+1	; 0x01
     f4e:	88 0f       	add	r24, r24
     f50:	88 0f       	add	r24, r24
     f52:	88 0f       	add	r24, r24
     f54:	24 ef       	ldi	r18, 0xF4	; 244
     f56:	30 e0       	ldi	r19, 0x00	; 0
     f58:	f9 01       	movw	r30, r18
     f5a:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
     f5c:	ef ee       	ldi	r30, 0xEF	; 239
     f5e:	f0 e0       	ldi	r31, 0x00	; 0
     f60:	90 81       	ld	r25, Z
     f62:	d8 01       	movw	r26, r16
     f64:	16 96       	adiw	r26, 0x06	; 6
     f66:	8c 91       	ld	r24, X
     f68:	89 2b       	or	r24, r25
     f6a:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
     f6c:	d9 01       	movw	r26, r18
     f6e:	8c 91       	ld	r24, X
     f70:	8b 7f       	andi	r24, 0xFB	; 251
     f72:	8c 93       	st	X, r24
          Can_clear_idemsk();
     f74:	8c 91       	ld	r24, X
     f76:	8e 7f       	andi	r24, 0xFE	; 254
     f78:	8c 93       	st	X, r24
          Can_config_rx();       
     f7a:	80 81       	ld	r24, Z
     f7c:	8f 73       	andi	r24, 0x3F	; 63
     f7e:	80 83       	st	Z, r24
     f80:	80 81       	ld	r24, Z
     f82:	80 68       	ori	r24, 0x80	; 128
     f84:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     f86:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
     f88:	d4 c3       	rjmp	.+1960   	; 0x1732 <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
     f8a:	f8 01       	movw	r30, r16
     f8c:	87 85       	ldd	r24, Z+15	; 0x0f
     f8e:	88 23       	and	r24, r24
     f90:	69 f1       	breq	.+90     	; 0xfec <can_cmd+0x45c>
     f92:	94 81       	ldd	r25, Z+4	; 0x04
     f94:	92 95       	swap	r25
     f96:	96 95       	lsr	r25
     f98:	97 70       	andi	r25, 0x07	; 7
     f9a:	85 81       	ldd	r24, Z+5	; 0x05
     f9c:	88 0f       	add	r24, r24
     f9e:	88 0f       	add	r24, r24
     fa0:	88 0f       	add	r24, r24
     fa2:	89 0f       	add	r24, r25
     fa4:	80 93 f3 00 	sts	0x00F3, r24
     fa8:	93 81       	ldd	r25, Z+3	; 0x03
     faa:	92 95       	swap	r25
     fac:	96 95       	lsr	r25
     fae:	97 70       	andi	r25, 0x07	; 7
     fb0:	84 81       	ldd	r24, Z+4	; 0x04
     fb2:	88 0f       	add	r24, r24
     fb4:	88 0f       	add	r24, r24
     fb6:	88 0f       	add	r24, r24
     fb8:	89 0f       	add	r24, r25
     fba:	80 93 f2 00 	sts	0x00F2, r24
     fbe:	92 81       	ldd	r25, Z+2	; 0x02
     fc0:	92 95       	swap	r25
     fc2:	96 95       	lsr	r25
     fc4:	97 70       	andi	r25, 0x07	; 7
     fc6:	83 81       	ldd	r24, Z+3	; 0x03
     fc8:	88 0f       	add	r24, r24
     fca:	88 0f       	add	r24, r24
     fcc:	88 0f       	add	r24, r24
     fce:	89 0f       	add	r24, r25
     fd0:	80 93 f1 00 	sts	0x00F1, r24
     fd4:	82 81       	ldd	r24, Z+2	; 0x02
     fd6:	88 0f       	add	r24, r24
     fd8:	88 0f       	add	r24, r24
     fda:	88 0f       	add	r24, r24
     fdc:	80 93 f0 00 	sts	0x00F0, r24
     fe0:	ef ee       	ldi	r30, 0xEF	; 239
     fe2:	f0 e0       	ldi	r31, 0x00	; 0
     fe4:	80 81       	ld	r24, Z
     fe6:	80 61       	ori	r24, 0x10	; 16
     fe8:	80 83       	st	Z, r24
     fea:	16 c0       	rjmp	.+44     	; 0x1018 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
     fec:	92 81       	ldd	r25, Z+2	; 0x02
     fee:	96 95       	lsr	r25
     ff0:	96 95       	lsr	r25
     ff2:	96 95       	lsr	r25
     ff4:	83 81       	ldd	r24, Z+3	; 0x03
     ff6:	82 95       	swap	r24
     ff8:	88 0f       	add	r24, r24
     ffa:	80 7e       	andi	r24, 0xE0	; 224
     ffc:	89 0f       	add	r24, r25
     ffe:	80 93 f3 00 	sts	0x00F3, r24
    1002:	82 81       	ldd	r24, Z+2	; 0x02
    1004:	82 95       	swap	r24
    1006:	88 0f       	add	r24, r24
    1008:	80 7e       	andi	r24, 0xE0	; 224
    100a:	80 93 f2 00 	sts	0x00F2, r24
    100e:	ef ee       	ldi	r30, 0xEF	; 239
    1010:	f0 e0       	ldi	r31, 0x00	; 0
    1012:	80 81       	ld	r24, Z
    1014:	8f 7e       	andi	r24, 0xEF	; 239
    1016:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
    1018:	8f ef       	ldi	r24, 0xFF	; 255
    101a:	9f ef       	ldi	r25, 0xFF	; 255
    101c:	dc 01       	movw	r26, r24
    101e:	89 83       	std	Y+1, r24	; 0x01
    1020:	9a 83       	std	Y+2, r25	; 0x02
    1022:	ab 83       	std	Y+3, r26	; 0x03
    1024:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    1026:	9b 81       	ldd	r25, Y+3	; 0x03
    1028:	92 95       	swap	r25
    102a:	96 95       	lsr	r25
    102c:	97 70       	andi	r25, 0x07	; 7
    102e:	8c 81       	ldd	r24, Y+4	; 0x04
    1030:	88 0f       	add	r24, r24
    1032:	88 0f       	add	r24, r24
    1034:	88 0f       	add	r24, r24
    1036:	89 0f       	add	r24, r25
    1038:	80 93 f7 00 	sts	0x00F7, r24
    103c:	9a 81       	ldd	r25, Y+2	; 0x02
    103e:	92 95       	swap	r25
    1040:	96 95       	lsr	r25
    1042:	97 70       	andi	r25, 0x07	; 7
    1044:	8b 81       	ldd	r24, Y+3	; 0x03
    1046:	88 0f       	add	r24, r24
    1048:	88 0f       	add	r24, r24
    104a:	88 0f       	add	r24, r24
    104c:	89 0f       	add	r24, r25
    104e:	80 93 f6 00 	sts	0x00F6, r24
    1052:	99 81       	ldd	r25, Y+1	; 0x01
    1054:	92 95       	swap	r25
    1056:	96 95       	lsr	r25
    1058:	97 70       	andi	r25, 0x07	; 7
    105a:	8a 81       	ldd	r24, Y+2	; 0x02
    105c:	88 0f       	add	r24, r24
    105e:	88 0f       	add	r24, r24
    1060:	88 0f       	add	r24, r24
    1062:	89 0f       	add	r24, r25
    1064:	80 93 f5 00 	sts	0x00F5, r24
    1068:	89 81       	ldd	r24, Y+1	; 0x01
    106a:	88 0f       	add	r24, r24
    106c:	88 0f       	add	r24, r24
    106e:	88 0f       	add	r24, r24
    1070:	44 ef       	ldi	r20, 0xF4	; 244
    1072:	50 e0       	ldi	r21, 0x00	; 0
    1074:	fa 01       	movw	r30, r20
    1076:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1078:	ef ee       	ldi	r30, 0xEF	; 239
    107a:	f0 e0       	ldi	r31, 0x00	; 0
    107c:	90 81       	ld	r25, Z
    107e:	d8 01       	movw	r26, r16
    1080:	16 96       	adiw	r26, 0x06	; 6
    1082:	8c 91       	ld	r24, X
    1084:	16 97       	sbiw	r26, 0x06	; 6
    1086:	89 2b       	or	r24, r25
    1088:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    108a:	1e 96       	adiw	r26, 0x0e	; 14
    108c:	1c 92       	st	X, r1
    108e:	da 01       	movw	r26, r20
    1090:	8c 91       	ld	r24, X
    1092:	84 60       	ori	r24, 0x04	; 4
    1094:	8c 93       	st	X, r24
    1096:	80 ef       	ldi	r24, 0xF0	; 240
    1098:	90 e0       	ldi	r25, 0x00	; 0
    109a:	dc 01       	movw	r26, r24
    109c:	2c 91       	ld	r18, X
    109e:	2b 7f       	andi	r18, 0xFB	; 251
    10a0:	2c 93       	st	X, r18
          Can_set_idemsk();
    10a2:	da 01       	movw	r26, r20
    10a4:	8c 91       	ld	r24, X
    10a6:	81 60       	ori	r24, 0x01	; 1
    10a8:	8c 93       	st	X, r24
          Can_config_rx()    
    10aa:	80 81       	ld	r24, Z
    10ac:	8f 73       	andi	r24, 0x3F	; 63
    10ae:	80 83       	st	Z, r24
    10b0:	80 81       	ld	r24, Z
    10b2:	80 68       	ori	r24, 0x80	; 128
    10b4:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    10b6:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
    10b8:	3c c3       	rjmp	.+1656   	; 0x1732 <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    10ba:	8f ef       	ldi	r24, 0xFF	; 255
    10bc:	9f ef       	ldi	r25, 0xFF	; 255
    10be:	dc 01       	movw	r26, r24
    10c0:	89 83       	std	Y+1, r24	; 0x01
    10c2:	9a 83       	std	Y+2, r25	; 0x02
    10c4:	ab 83       	std	Y+3, r26	; 0x03
    10c6:	bc 83       	std	Y+4, r27	; 0x04
    10c8:	9b 81       	ldd	r25, Y+3	; 0x03
    10ca:	92 95       	swap	r25
    10cc:	96 95       	lsr	r25
    10ce:	97 70       	andi	r25, 0x07	; 7
    10d0:	8c 81       	ldd	r24, Y+4	; 0x04
    10d2:	88 0f       	add	r24, r24
    10d4:	88 0f       	add	r24, r24
    10d6:	88 0f       	add	r24, r24
    10d8:	89 0f       	add	r24, r25
    10da:	80 93 f7 00 	sts	0x00F7, r24
    10de:	9a 81       	ldd	r25, Y+2	; 0x02
    10e0:	92 95       	swap	r25
    10e2:	96 95       	lsr	r25
    10e4:	97 70       	andi	r25, 0x07	; 7
    10e6:	8b 81       	ldd	r24, Y+3	; 0x03
    10e8:	88 0f       	add	r24, r24
    10ea:	88 0f       	add	r24, r24
    10ec:	88 0f       	add	r24, r24
    10ee:	89 0f       	add	r24, r25
    10f0:	80 93 f6 00 	sts	0x00F6, r24
    10f4:	99 81       	ldd	r25, Y+1	; 0x01
    10f6:	92 95       	swap	r25
    10f8:	96 95       	lsr	r25
    10fa:	97 70       	andi	r25, 0x07	; 7
    10fc:	8a 81       	ldd	r24, Y+2	; 0x02
    10fe:	88 0f       	add	r24, r24
    1100:	88 0f       	add	r24, r24
    1102:	88 0f       	add	r24, r24
    1104:	89 0f       	add	r24, r25
    1106:	80 93 f5 00 	sts	0x00F5, r24
    110a:	89 81       	ldd	r24, Y+1	; 0x01
    110c:	88 0f       	add	r24, r24
    110e:	88 0f       	add	r24, r24
    1110:	88 0f       	add	r24, r24
    1112:	44 ef       	ldi	r20, 0xF4	; 244
    1114:	50 e0       	ldi	r21, 0x00	; 0
    1116:	fa 01       	movw	r30, r20
    1118:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
    111a:	ef ee       	ldi	r30, 0xEF	; 239
    111c:	f0 e0       	ldi	r31, 0x00	; 0
    111e:	90 81       	ld	r25, Z
    1120:	d8 01       	movw	r26, r16
    1122:	16 96       	adiw	r26, 0x06	; 6
    1124:	8c 91       	ld	r24, X
    1126:	16 97       	sbiw	r26, 0x06	; 6
    1128:	89 2b       	or	r24, r25
    112a:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    112c:	81 e0       	ldi	r24, 0x01	; 1
    112e:	1e 96       	adiw	r26, 0x0e	; 14
    1130:	8c 93       	st	X, r24
    1132:	da 01       	movw	r26, r20
    1134:	8c 91       	ld	r24, X
    1136:	84 60       	ori	r24, 0x04	; 4
    1138:	8c 93       	st	X, r24
    113a:	80 ef       	ldi	r24, 0xF0	; 240
    113c:	90 e0       	ldi	r25, 0x00	; 0
    113e:	dc 01       	movw	r26, r24
    1140:	2c 91       	ld	r18, X
    1142:	24 60       	ori	r18, 0x04	; 4
    1144:	2c 93       	st	X, r18
          Can_clear_rplv();
    1146:	80 81       	ld	r24, Z
    1148:	8f 7d       	andi	r24, 0xDF	; 223
    114a:	80 83       	st	Z, r24
          Can_clear_idemsk();
    114c:	da 01       	movw	r26, r20
    114e:	8c 91       	ld	r24, X
    1150:	8e 7f       	andi	r24, 0xFE	; 254
    1152:	8c 93       	st	X, r24
          Can_config_rx();       
    1154:	80 81       	ld	r24, Z
    1156:	8f 73       	andi	r24, 0x3F	; 63
    1158:	80 83       	st	Z, r24
    115a:	80 81       	ld	r24, Z
    115c:	80 68       	ori	r24, 0x80	; 128
    115e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1160:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    1162:	e7 c2       	rjmp	.+1486   	; 0x1732 <can_cmd+0xba2>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1164:	f8 01       	movw	r30, r16
    1166:	87 85       	ldd	r24, Z+15	; 0x0f
    1168:	88 23       	and	r24, r24
    116a:	69 f1       	breq	.+90     	; 0x11c6 <can_cmd+0x636>
    116c:	94 81       	ldd	r25, Z+4	; 0x04
    116e:	92 95       	swap	r25
    1170:	96 95       	lsr	r25
    1172:	97 70       	andi	r25, 0x07	; 7
    1174:	85 81       	ldd	r24, Z+5	; 0x05
    1176:	88 0f       	add	r24, r24
    1178:	88 0f       	add	r24, r24
    117a:	88 0f       	add	r24, r24
    117c:	89 0f       	add	r24, r25
    117e:	80 93 f3 00 	sts	0x00F3, r24
    1182:	93 81       	ldd	r25, Z+3	; 0x03
    1184:	92 95       	swap	r25
    1186:	96 95       	lsr	r25
    1188:	97 70       	andi	r25, 0x07	; 7
    118a:	84 81       	ldd	r24, Z+4	; 0x04
    118c:	88 0f       	add	r24, r24
    118e:	88 0f       	add	r24, r24
    1190:	88 0f       	add	r24, r24
    1192:	89 0f       	add	r24, r25
    1194:	80 93 f2 00 	sts	0x00F2, r24
    1198:	92 81       	ldd	r25, Z+2	; 0x02
    119a:	92 95       	swap	r25
    119c:	96 95       	lsr	r25
    119e:	97 70       	andi	r25, 0x07	; 7
    11a0:	83 81       	ldd	r24, Z+3	; 0x03
    11a2:	88 0f       	add	r24, r24
    11a4:	88 0f       	add	r24, r24
    11a6:	88 0f       	add	r24, r24
    11a8:	89 0f       	add	r24, r25
    11aa:	80 93 f1 00 	sts	0x00F1, r24
    11ae:	82 81       	ldd	r24, Z+2	; 0x02
    11b0:	88 0f       	add	r24, r24
    11b2:	88 0f       	add	r24, r24
    11b4:	88 0f       	add	r24, r24
    11b6:	80 93 f0 00 	sts	0x00F0, r24
    11ba:	ef ee       	ldi	r30, 0xEF	; 239
    11bc:	f0 e0       	ldi	r31, 0x00	; 0
    11be:	80 81       	ld	r24, Z
    11c0:	80 61       	ori	r24, 0x10	; 16
    11c2:	80 83       	st	Z, r24
    11c4:	16 c0       	rjmp	.+44     	; 0x11f2 <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    11c6:	92 81       	ldd	r25, Z+2	; 0x02
    11c8:	96 95       	lsr	r25
    11ca:	96 95       	lsr	r25
    11cc:	96 95       	lsr	r25
    11ce:	83 81       	ldd	r24, Z+3	; 0x03
    11d0:	82 95       	swap	r24
    11d2:	88 0f       	add	r24, r24
    11d4:	80 7e       	andi	r24, 0xE0	; 224
    11d6:	89 0f       	add	r24, r25
    11d8:	80 93 f3 00 	sts	0x00F3, r24
    11dc:	82 81       	ldd	r24, Z+2	; 0x02
    11de:	82 95       	swap	r24
    11e0:	88 0f       	add	r24, r24
    11e2:	80 7e       	andi	r24, 0xE0	; 224
    11e4:	80 93 f2 00 	sts	0x00F2, r24
    11e8:	ef ee       	ldi	r30, 0xEF	; 239
    11ea:	f0 e0       	ldi	r31, 0x00	; 0
    11ec:	80 81       	ld	r24, Z
    11ee:	8f 7e       	andi	r24, 0xEF	; 239
    11f0:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    11f2:	c8 01       	movw	r24, r16
    11f4:	0e 94 8f 05 	call	0xb1e	; 0xb1e <get_idmask>
    11f8:	dc 01       	movw	r26, r24
    11fa:	cb 01       	movw	r24, r22
    11fc:	89 83       	std	Y+1, r24	; 0x01
    11fe:	9a 83       	std	Y+2, r25	; 0x02
    1200:	ab 83       	std	Y+3, r26	; 0x03
    1202:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1204:	9b 81       	ldd	r25, Y+3	; 0x03
    1206:	92 95       	swap	r25
    1208:	96 95       	lsr	r25
    120a:	97 70       	andi	r25, 0x07	; 7
    120c:	8c 81       	ldd	r24, Y+4	; 0x04
    120e:	88 0f       	add	r24, r24
    1210:	88 0f       	add	r24, r24
    1212:	88 0f       	add	r24, r24
    1214:	89 0f       	add	r24, r25
    1216:	80 93 f7 00 	sts	0x00F7, r24
    121a:	9a 81       	ldd	r25, Y+2	; 0x02
    121c:	92 95       	swap	r25
    121e:	96 95       	lsr	r25
    1220:	97 70       	andi	r25, 0x07	; 7
    1222:	8b 81       	ldd	r24, Y+3	; 0x03
    1224:	88 0f       	add	r24, r24
    1226:	88 0f       	add	r24, r24
    1228:	88 0f       	add	r24, r24
    122a:	89 0f       	add	r24, r25
    122c:	80 93 f6 00 	sts	0x00F6, r24
    1230:	99 81       	ldd	r25, Y+1	; 0x01
    1232:	92 95       	swap	r25
    1234:	96 95       	lsr	r25
    1236:	97 70       	andi	r25, 0x07	; 7
    1238:	8a 81       	ldd	r24, Y+2	; 0x02
    123a:	88 0f       	add	r24, r24
    123c:	88 0f       	add	r24, r24
    123e:	88 0f       	add	r24, r24
    1240:	89 0f       	add	r24, r25
    1242:	80 93 f5 00 	sts	0x00F5, r24
    1246:	89 81       	ldd	r24, Y+1	; 0x01
    1248:	88 0f       	add	r24, r24
    124a:	88 0f       	add	r24, r24
    124c:	88 0f       	add	r24, r24
    124e:	24 ef       	ldi	r18, 0xF4	; 244
    1250:	30 e0       	ldi	r19, 0x00	; 0
    1252:	f9 01       	movw	r30, r18
    1254:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1256:	ef ee       	ldi	r30, 0xEF	; 239
    1258:	f0 e0       	ldi	r31, 0x00	; 0
    125a:	90 81       	ld	r25, Z
    125c:	d8 01       	movw	r26, r16
    125e:	16 96       	adiw	r26, 0x06	; 6
    1260:	8c 91       	ld	r24, X
    1262:	89 2b       	or	r24, r25
    1264:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1266:	d9 01       	movw	r26, r18
    1268:	8c 91       	ld	r24, X
    126a:	8b 7f       	andi	r24, 0xFB	; 251
    126c:	8c 93       	st	X, r24
          Can_set_idemsk();
    126e:	8c 91       	ld	r24, X
    1270:	81 60       	ori	r24, 0x01	; 1
    1272:	8c 93       	st	X, r24
          Can_config_rx();       
    1274:	80 81       	ld	r24, Z
    1276:	8f 73       	andi	r24, 0x3F	; 63
    1278:	80 83       	st	Z, r24
    127a:	80 81       	ld	r24, Z
    127c:	80 68       	ori	r24, 0x80	; 128
    127e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1280:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1282:	57 c2       	rjmp	.+1198   	; 0x1732 <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1284:	f8 01       	movw	r30, r16
    1286:	87 85       	ldd	r24, Z+15	; 0x0f
    1288:	88 23       	and	r24, r24
    128a:	69 f1       	breq	.+90     	; 0x12e6 <can_cmd+0x756>
    128c:	94 81       	ldd	r25, Z+4	; 0x04
    128e:	92 95       	swap	r25
    1290:	96 95       	lsr	r25
    1292:	97 70       	andi	r25, 0x07	; 7
    1294:	85 81       	ldd	r24, Z+5	; 0x05
    1296:	88 0f       	add	r24, r24
    1298:	88 0f       	add	r24, r24
    129a:	88 0f       	add	r24, r24
    129c:	89 0f       	add	r24, r25
    129e:	80 93 f3 00 	sts	0x00F3, r24
    12a2:	93 81       	ldd	r25, Z+3	; 0x03
    12a4:	92 95       	swap	r25
    12a6:	96 95       	lsr	r25
    12a8:	97 70       	andi	r25, 0x07	; 7
    12aa:	84 81       	ldd	r24, Z+4	; 0x04
    12ac:	88 0f       	add	r24, r24
    12ae:	88 0f       	add	r24, r24
    12b0:	88 0f       	add	r24, r24
    12b2:	89 0f       	add	r24, r25
    12b4:	80 93 f2 00 	sts	0x00F2, r24
    12b8:	92 81       	ldd	r25, Z+2	; 0x02
    12ba:	92 95       	swap	r25
    12bc:	96 95       	lsr	r25
    12be:	97 70       	andi	r25, 0x07	; 7
    12c0:	83 81       	ldd	r24, Z+3	; 0x03
    12c2:	88 0f       	add	r24, r24
    12c4:	88 0f       	add	r24, r24
    12c6:	88 0f       	add	r24, r24
    12c8:	89 0f       	add	r24, r25
    12ca:	80 93 f1 00 	sts	0x00F1, r24
    12ce:	82 81       	ldd	r24, Z+2	; 0x02
    12d0:	88 0f       	add	r24, r24
    12d2:	88 0f       	add	r24, r24
    12d4:	88 0f       	add	r24, r24
    12d6:	80 93 f0 00 	sts	0x00F0, r24
    12da:	ef ee       	ldi	r30, 0xEF	; 239
    12dc:	f0 e0       	ldi	r31, 0x00	; 0
    12de:	80 81       	ld	r24, Z
    12e0:	80 61       	ori	r24, 0x10	; 16
    12e2:	80 83       	st	Z, r24
    12e4:	16 c0       	rjmp	.+44     	; 0x1312 <can_cmd+0x782>
          else              { Can_set_std_id(cmd->id.std);}
    12e6:	92 81       	ldd	r25, Z+2	; 0x02
    12e8:	96 95       	lsr	r25
    12ea:	96 95       	lsr	r25
    12ec:	96 95       	lsr	r25
    12ee:	83 81       	ldd	r24, Z+3	; 0x03
    12f0:	82 95       	swap	r24
    12f2:	88 0f       	add	r24, r24
    12f4:	80 7e       	andi	r24, 0xE0	; 224
    12f6:	89 0f       	add	r24, r25
    12f8:	80 93 f3 00 	sts	0x00F3, r24
    12fc:	82 81       	ldd	r24, Z+2	; 0x02
    12fe:	82 95       	swap	r24
    1300:	88 0f       	add	r24, r24
    1302:	80 7e       	andi	r24, 0xE0	; 224
    1304:	80 93 f2 00 	sts	0x00F2, r24
    1308:	ef ee       	ldi	r30, 0xEF	; 239
    130a:	f0 e0       	ldi	r31, 0x00	; 0
    130c:	80 81       	ld	r24, Z
    130e:	8f 7e       	andi	r24, 0xEF	; 239
    1310:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1312:	c8 01       	movw	r24, r16
    1314:	0e 94 8f 05 	call	0xb1e	; 0xb1e <get_idmask>
    1318:	dc 01       	movw	r26, r24
    131a:	cb 01       	movw	r24, r22
    131c:	89 83       	std	Y+1, r24	; 0x01
    131e:	9a 83       	std	Y+2, r25	; 0x02
    1320:	ab 83       	std	Y+3, r26	; 0x03
    1322:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    1324:	9b 81       	ldd	r25, Y+3	; 0x03
    1326:	92 95       	swap	r25
    1328:	96 95       	lsr	r25
    132a:	97 70       	andi	r25, 0x07	; 7
    132c:	8c 81       	ldd	r24, Y+4	; 0x04
    132e:	88 0f       	add	r24, r24
    1330:	88 0f       	add	r24, r24
    1332:	88 0f       	add	r24, r24
    1334:	89 0f       	add	r24, r25
    1336:	80 93 f7 00 	sts	0x00F7, r24
    133a:	9a 81       	ldd	r25, Y+2	; 0x02
    133c:	92 95       	swap	r25
    133e:	96 95       	lsr	r25
    1340:	97 70       	andi	r25, 0x07	; 7
    1342:	8b 81       	ldd	r24, Y+3	; 0x03
    1344:	88 0f       	add	r24, r24
    1346:	88 0f       	add	r24, r24
    1348:	88 0f       	add	r24, r24
    134a:	89 0f       	add	r24, r25
    134c:	80 93 f6 00 	sts	0x00F6, r24
    1350:	99 81       	ldd	r25, Y+1	; 0x01
    1352:	92 95       	swap	r25
    1354:	96 95       	lsr	r25
    1356:	97 70       	andi	r25, 0x07	; 7
    1358:	8a 81       	ldd	r24, Y+2	; 0x02
    135a:	88 0f       	add	r24, r24
    135c:	88 0f       	add	r24, r24
    135e:	88 0f       	add	r24, r24
    1360:	89 0f       	add	r24, r25
    1362:	80 93 f5 00 	sts	0x00F5, r24
    1366:	89 81       	ldd	r24, Y+1	; 0x01
    1368:	88 0f       	add	r24, r24
    136a:	88 0f       	add	r24, r24
    136c:	88 0f       	add	r24, r24
    136e:	44 ef       	ldi	r20, 0xF4	; 244
    1370:	50 e0       	ldi	r21, 0x00	; 0
    1372:	fa 01       	movw	r30, r20
    1374:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1376:	ef ee       	ldi	r30, 0xEF	; 239
    1378:	f0 e0       	ldi	r31, 0x00	; 0
    137a:	90 81       	ld	r25, Z
    137c:	d8 01       	movw	r26, r16
    137e:	16 96       	adiw	r26, 0x06	; 6
    1380:	8c 91       	ld	r24, X
    1382:	16 97       	sbiw	r26, 0x06	; 6
    1384:	89 2b       	or	r24, r25
    1386:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    1388:	1e 96       	adiw	r26, 0x0e	; 14
    138a:	1c 92       	st	X, r1
    138c:	da 01       	movw	r26, r20
    138e:	8c 91       	ld	r24, X
    1390:	84 60       	ori	r24, 0x04	; 4
    1392:	8c 93       	st	X, r24
    1394:	80 ef       	ldi	r24, 0xF0	; 240
    1396:	90 e0       	ldi	r25, 0x00	; 0
    1398:	dc 01       	movw	r26, r24
    139a:	2c 91       	ld	r18, X
    139c:	2b 7f       	andi	r18, 0xFB	; 251
    139e:	2c 93       	st	X, r18
          Can_set_idemsk();
    13a0:	da 01       	movw	r26, r20
    13a2:	8c 91       	ld	r24, X
    13a4:	81 60       	ori	r24, 0x01	; 1
    13a6:	8c 93       	st	X, r24
          Can_config_rx();       
    13a8:	80 81       	ld	r24, Z
    13aa:	8f 73       	andi	r24, 0x3F	; 63
    13ac:	80 83       	st	Z, r24
    13ae:	80 81       	ld	r24, Z
    13b0:	80 68       	ori	r24, 0x80	; 128
    13b2:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    13b4:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    13b6:	bd c1       	rjmp	.+890    	; 0x1732 <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    13b8:	f8 01       	movw	r30, r16
    13ba:	87 85       	ldd	r24, Z+15	; 0x0f
    13bc:	88 23       	and	r24, r24
    13be:	69 f1       	breq	.+90     	; 0x141a <can_cmd+0x88a>
    13c0:	94 81       	ldd	r25, Z+4	; 0x04
    13c2:	92 95       	swap	r25
    13c4:	96 95       	lsr	r25
    13c6:	97 70       	andi	r25, 0x07	; 7
    13c8:	85 81       	ldd	r24, Z+5	; 0x05
    13ca:	88 0f       	add	r24, r24
    13cc:	88 0f       	add	r24, r24
    13ce:	88 0f       	add	r24, r24
    13d0:	89 0f       	add	r24, r25
    13d2:	80 93 f3 00 	sts	0x00F3, r24
    13d6:	93 81       	ldd	r25, Z+3	; 0x03
    13d8:	92 95       	swap	r25
    13da:	96 95       	lsr	r25
    13dc:	97 70       	andi	r25, 0x07	; 7
    13de:	84 81       	ldd	r24, Z+4	; 0x04
    13e0:	88 0f       	add	r24, r24
    13e2:	88 0f       	add	r24, r24
    13e4:	88 0f       	add	r24, r24
    13e6:	89 0f       	add	r24, r25
    13e8:	80 93 f2 00 	sts	0x00F2, r24
    13ec:	92 81       	ldd	r25, Z+2	; 0x02
    13ee:	92 95       	swap	r25
    13f0:	96 95       	lsr	r25
    13f2:	97 70       	andi	r25, 0x07	; 7
    13f4:	83 81       	ldd	r24, Z+3	; 0x03
    13f6:	88 0f       	add	r24, r24
    13f8:	88 0f       	add	r24, r24
    13fa:	88 0f       	add	r24, r24
    13fc:	89 0f       	add	r24, r25
    13fe:	80 93 f1 00 	sts	0x00F1, r24
    1402:	82 81       	ldd	r24, Z+2	; 0x02
    1404:	88 0f       	add	r24, r24
    1406:	88 0f       	add	r24, r24
    1408:	88 0f       	add	r24, r24
    140a:	80 93 f0 00 	sts	0x00F0, r24
    140e:	ef ee       	ldi	r30, 0xEF	; 239
    1410:	f0 e0       	ldi	r31, 0x00	; 0
    1412:	80 81       	ld	r24, Z
    1414:	80 61       	ori	r24, 0x10	; 16
    1416:	80 83       	st	Z, r24
    1418:	16 c0       	rjmp	.+44     	; 0x1446 <can_cmd+0x8b6>
          else              { Can_set_std_id(cmd->id.std);}
    141a:	92 81       	ldd	r25, Z+2	; 0x02
    141c:	96 95       	lsr	r25
    141e:	96 95       	lsr	r25
    1420:	96 95       	lsr	r25
    1422:	83 81       	ldd	r24, Z+3	; 0x03
    1424:	82 95       	swap	r24
    1426:	88 0f       	add	r24, r24
    1428:	80 7e       	andi	r24, 0xE0	; 224
    142a:	89 0f       	add	r24, r25
    142c:	80 93 f3 00 	sts	0x00F3, r24
    1430:	82 81       	ldd	r24, Z+2	; 0x02
    1432:	82 95       	swap	r24
    1434:	88 0f       	add	r24, r24
    1436:	80 7e       	andi	r24, 0xE0	; 224
    1438:	80 93 f2 00 	sts	0x00F2, r24
    143c:	ef ee       	ldi	r30, 0xEF	; 239
    143e:	f0 e0       	ldi	r31, 0x00	; 0
    1440:	80 81       	ld	r24, Z
    1442:	8f 7e       	andi	r24, 0xEF	; 239
    1444:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1446:	c8 01       	movw	r24, r16
    1448:	0e 94 8f 05 	call	0xb1e	; 0xb1e <get_idmask>
    144c:	dc 01       	movw	r26, r24
    144e:	cb 01       	movw	r24, r22
    1450:	89 83       	std	Y+1, r24	; 0x01
    1452:	9a 83       	std	Y+2, r25	; 0x02
    1454:	ab 83       	std	Y+3, r26	; 0x03
    1456:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1458:	9b 81       	ldd	r25, Y+3	; 0x03
    145a:	92 95       	swap	r25
    145c:	96 95       	lsr	r25
    145e:	97 70       	andi	r25, 0x07	; 7
    1460:	8c 81       	ldd	r24, Y+4	; 0x04
    1462:	88 0f       	add	r24, r24
    1464:	88 0f       	add	r24, r24
    1466:	88 0f       	add	r24, r24
    1468:	89 0f       	add	r24, r25
    146a:	80 93 f7 00 	sts	0x00F7, r24
    146e:	9a 81       	ldd	r25, Y+2	; 0x02
    1470:	92 95       	swap	r25
    1472:	96 95       	lsr	r25
    1474:	97 70       	andi	r25, 0x07	; 7
    1476:	8b 81       	ldd	r24, Y+3	; 0x03
    1478:	88 0f       	add	r24, r24
    147a:	88 0f       	add	r24, r24
    147c:	88 0f       	add	r24, r24
    147e:	89 0f       	add	r24, r25
    1480:	80 93 f6 00 	sts	0x00F6, r24
    1484:	99 81       	ldd	r25, Y+1	; 0x01
    1486:	92 95       	swap	r25
    1488:	96 95       	lsr	r25
    148a:	97 70       	andi	r25, 0x07	; 7
    148c:	8a 81       	ldd	r24, Y+2	; 0x02
    148e:	88 0f       	add	r24, r24
    1490:	88 0f       	add	r24, r24
    1492:	88 0f       	add	r24, r24
    1494:	89 0f       	add	r24, r25
    1496:	80 93 f5 00 	sts	0x00F5, r24
    149a:	89 81       	ldd	r24, Y+1	; 0x01
    149c:	88 0f       	add	r24, r24
    149e:	88 0f       	add	r24, r24
    14a0:	88 0f       	add	r24, r24
    14a2:	44 ef       	ldi	r20, 0xF4	; 244
    14a4:	50 e0       	ldi	r21, 0x00	; 0
    14a6:	fa 01       	movw	r30, r20
    14a8:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    14aa:	ef ee       	ldi	r30, 0xEF	; 239
    14ac:	f0 e0       	ldi	r31, 0x00	; 0
    14ae:	90 81       	ld	r25, Z
    14b0:	d8 01       	movw	r26, r16
    14b2:	16 96       	adiw	r26, 0x06	; 6
    14b4:	8c 91       	ld	r24, X
    14b6:	16 97       	sbiw	r26, 0x06	; 6
    14b8:	89 2b       	or	r24, r25
    14ba:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    14bc:	81 e0       	ldi	r24, 0x01	; 1
    14be:	1e 96       	adiw	r26, 0x0e	; 14
    14c0:	8c 93       	st	X, r24
    14c2:	da 01       	movw	r26, r20
    14c4:	8c 91       	ld	r24, X
    14c6:	84 60       	ori	r24, 0x04	; 4
    14c8:	8c 93       	st	X, r24
    14ca:	80 ef       	ldi	r24, 0xF0	; 240
    14cc:	90 e0       	ldi	r25, 0x00	; 0
    14ce:	dc 01       	movw	r26, r24
    14d0:	2c 91       	ld	r18, X
    14d2:	24 60       	ori	r18, 0x04	; 4
    14d4:	2c 93       	st	X, r18
          Can_clear_rplv();
    14d6:	80 81       	ld	r24, Z
    14d8:	8f 7d       	andi	r24, 0xDF	; 223
    14da:	80 83       	st	Z, r24
          Can_set_idemsk();
    14dc:	da 01       	movw	r26, r20
    14de:	8c 91       	ld	r24, X
    14e0:	81 60       	ori	r24, 0x01	; 1
    14e2:	8c 93       	st	X, r24
          Can_config_rx();       
    14e4:	80 81       	ld	r24, Z
    14e6:	8f 73       	andi	r24, 0x3F	; 63
    14e8:	80 83       	st	Z, r24
    14ea:	80 81       	ld	r24, Z
    14ec:	80 68       	ori	r24, 0x80	; 128
    14ee:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    14f0:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    14f2:	1f c1       	rjmp	.+574    	; 0x1732 <can_cmd+0xba2>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    14f4:	80 e0       	ldi	r24, 0x00	; 0
    14f6:	2a ef       	ldi	r18, 0xFA	; 250
    14f8:	30 e0       	ldi	r19, 0x00	; 0
    14fa:	f8 01       	movw	r30, r16
    14fc:	a7 81       	ldd	r26, Z+7	; 0x07
    14fe:	b0 85       	ldd	r27, Z+8	; 0x08
    1500:	a8 0f       	add	r26, r24
    1502:	b1 1d       	adc	r27, r1
    1504:	9c 91       	ld	r25, X
    1506:	d9 01       	movw	r26, r18
    1508:	9c 93       	st	X, r25
    150a:	8f 5f       	subi	r24, 0xFF	; 255
    150c:	96 81       	ldd	r25, Z+6	; 0x06
    150e:	89 17       	cp	r24, r25
    1510:	a0 f3       	brcs	.-24     	; 0x14fa <can_cmd+0x96a>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    1512:	8f ef       	ldi	r24, 0xFF	; 255
    1514:	9f ef       	ldi	r25, 0xFF	; 255
    1516:	dc 01       	movw	r26, r24
    1518:	89 83       	std	Y+1, r24	; 0x01
    151a:	9a 83       	std	Y+2, r25	; 0x02
    151c:	ab 83       	std	Y+3, r26	; 0x03
    151e:	bc 83       	std	Y+4, r27	; 0x04
    1520:	9b 81       	ldd	r25, Y+3	; 0x03
    1522:	92 95       	swap	r25
    1524:	96 95       	lsr	r25
    1526:	97 70       	andi	r25, 0x07	; 7
    1528:	8c 81       	ldd	r24, Y+4	; 0x04
    152a:	88 0f       	add	r24, r24
    152c:	88 0f       	add	r24, r24
    152e:	88 0f       	add	r24, r24
    1530:	89 0f       	add	r24, r25
    1532:	80 93 f7 00 	sts	0x00F7, r24
    1536:	9a 81       	ldd	r25, Y+2	; 0x02
    1538:	92 95       	swap	r25
    153a:	96 95       	lsr	r25
    153c:	97 70       	andi	r25, 0x07	; 7
    153e:	8b 81       	ldd	r24, Y+3	; 0x03
    1540:	88 0f       	add	r24, r24
    1542:	88 0f       	add	r24, r24
    1544:	88 0f       	add	r24, r24
    1546:	89 0f       	add	r24, r25
    1548:	80 93 f6 00 	sts	0x00F6, r24
    154c:	99 81       	ldd	r25, Y+1	; 0x01
    154e:	92 95       	swap	r25
    1550:	96 95       	lsr	r25
    1552:	97 70       	andi	r25, 0x07	; 7
    1554:	8a 81       	ldd	r24, Y+2	; 0x02
    1556:	88 0f       	add	r24, r24
    1558:	88 0f       	add	r24, r24
    155a:	88 0f       	add	r24, r24
    155c:	89 0f       	add	r24, r25
    155e:	80 93 f5 00 	sts	0x00F5, r24
    1562:	89 81       	ldd	r24, Y+1	; 0x01
    1564:	88 0f       	add	r24, r24
    1566:	88 0f       	add	r24, r24
    1568:	88 0f       	add	r24, r24
    156a:	44 ef       	ldi	r20, 0xF4	; 244
    156c:	50 e0       	ldi	r21, 0x00	; 0
    156e:	fa 01       	movw	r30, r20
    1570:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1572:	ef ee       	ldi	r30, 0xEF	; 239
    1574:	f0 e0       	ldi	r31, 0x00	; 0
    1576:	90 81       	ld	r25, Z
    1578:	d8 01       	movw	r26, r16
    157a:	16 96       	adiw	r26, 0x06	; 6
    157c:	8c 91       	ld	r24, X
    157e:	16 97       	sbiw	r26, 0x06	; 6
    1580:	89 2b       	or	r24, r25
    1582:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1584:	81 e0       	ldi	r24, 0x01	; 1
    1586:	1e 96       	adiw	r26, 0x0e	; 14
    1588:	8c 93       	st	X, r24
    158a:	da 01       	movw	r26, r20
    158c:	8c 91       	ld	r24, X
    158e:	84 60       	ori	r24, 0x04	; 4
    1590:	8c 93       	st	X, r24
    1592:	80 ef       	ldi	r24, 0xF0	; 240
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	dc 01       	movw	r26, r24
    1598:	2c 91       	ld	r18, X
    159a:	24 60       	ori	r18, 0x04	; 4
    159c:	2c 93       	st	X, r18
          Can_set_rplv();
    159e:	80 81       	ld	r24, Z
    15a0:	80 62       	ori	r24, 0x20	; 32
    15a2:	80 83       	st	Z, r24
          Can_clear_idemsk();
    15a4:	da 01       	movw	r26, r20
    15a6:	8c 91       	ld	r24, X
    15a8:	8e 7f       	andi	r24, 0xFE	; 254
    15aa:	8c 93       	st	X, r24
          Can_config_rx();       
    15ac:	80 81       	ld	r24, Z
    15ae:	8f 73       	andi	r24, 0x3F	; 63
    15b0:	80 83       	st	Z, r24
    15b2:	80 81       	ld	r24, Z
    15b4:	80 68       	ori	r24, 0x80	; 128
    15b6:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    15b8:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    15ba:	bb c0       	rjmp	.+374    	; 0x1732 <can_cmd+0xba2>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    15bc:	f8 01       	movw	r30, r16
    15be:	87 85       	ldd	r24, Z+15	; 0x0f
    15c0:	88 23       	and	r24, r24
    15c2:	69 f1       	breq	.+90     	; 0x161e <can_cmd+0xa8e>
    15c4:	94 81       	ldd	r25, Z+4	; 0x04
    15c6:	92 95       	swap	r25
    15c8:	96 95       	lsr	r25
    15ca:	97 70       	andi	r25, 0x07	; 7
    15cc:	85 81       	ldd	r24, Z+5	; 0x05
    15ce:	88 0f       	add	r24, r24
    15d0:	88 0f       	add	r24, r24
    15d2:	88 0f       	add	r24, r24
    15d4:	89 0f       	add	r24, r25
    15d6:	80 93 f3 00 	sts	0x00F3, r24
    15da:	93 81       	ldd	r25, Z+3	; 0x03
    15dc:	92 95       	swap	r25
    15de:	96 95       	lsr	r25
    15e0:	97 70       	andi	r25, 0x07	; 7
    15e2:	84 81       	ldd	r24, Z+4	; 0x04
    15e4:	88 0f       	add	r24, r24
    15e6:	88 0f       	add	r24, r24
    15e8:	88 0f       	add	r24, r24
    15ea:	89 0f       	add	r24, r25
    15ec:	80 93 f2 00 	sts	0x00F2, r24
    15f0:	92 81       	ldd	r25, Z+2	; 0x02
    15f2:	92 95       	swap	r25
    15f4:	96 95       	lsr	r25
    15f6:	97 70       	andi	r25, 0x07	; 7
    15f8:	83 81       	ldd	r24, Z+3	; 0x03
    15fa:	88 0f       	add	r24, r24
    15fc:	88 0f       	add	r24, r24
    15fe:	88 0f       	add	r24, r24
    1600:	89 0f       	add	r24, r25
    1602:	80 93 f1 00 	sts	0x00F1, r24
    1606:	82 81       	ldd	r24, Z+2	; 0x02
    1608:	88 0f       	add	r24, r24
    160a:	88 0f       	add	r24, r24
    160c:	88 0f       	add	r24, r24
    160e:	80 93 f0 00 	sts	0x00F0, r24
    1612:	ef ee       	ldi	r30, 0xEF	; 239
    1614:	f0 e0       	ldi	r31, 0x00	; 0
    1616:	80 81       	ld	r24, Z
    1618:	80 61       	ori	r24, 0x10	; 16
    161a:	80 83       	st	Z, r24
    161c:	16 c0       	rjmp	.+44     	; 0x164a <can_cmd+0xaba>
          else              { Can_set_std_id(cmd->id.std);}
    161e:	92 81       	ldd	r25, Z+2	; 0x02
    1620:	96 95       	lsr	r25
    1622:	96 95       	lsr	r25
    1624:	96 95       	lsr	r25
    1626:	83 81       	ldd	r24, Z+3	; 0x03
    1628:	82 95       	swap	r24
    162a:	88 0f       	add	r24, r24
    162c:	80 7e       	andi	r24, 0xE0	; 224
    162e:	89 0f       	add	r24, r25
    1630:	80 93 f3 00 	sts	0x00F3, r24
    1634:	82 81       	ldd	r24, Z+2	; 0x02
    1636:	82 95       	swap	r24
    1638:	88 0f       	add	r24, r24
    163a:	80 7e       	andi	r24, 0xE0	; 224
    163c:	80 93 f2 00 	sts	0x00F2, r24
    1640:	ef ee       	ldi	r30, 0xEF	; 239
    1642:	f0 e0       	ldi	r31, 0x00	; 0
    1644:	80 81       	ld	r24, Z
    1646:	8f 7e       	andi	r24, 0xEF	; 239
    1648:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    164a:	f8 01       	movw	r30, r16
    164c:	86 81       	ldd	r24, Z+6	; 0x06
    164e:	88 23       	and	r24, r24
    1650:	79 f0       	breq	.+30     	; 0x1670 <can_cmd+0xae0>
    1652:	80 e0       	ldi	r24, 0x00	; 0
    1654:	2a ef       	ldi	r18, 0xFA	; 250
    1656:	30 e0       	ldi	r19, 0x00	; 0
    1658:	f8 01       	movw	r30, r16
    165a:	a7 81       	ldd	r26, Z+7	; 0x07
    165c:	b0 85       	ldd	r27, Z+8	; 0x08
    165e:	a8 0f       	add	r26, r24
    1660:	b1 1d       	adc	r27, r1
    1662:	9c 91       	ld	r25, X
    1664:	d9 01       	movw	r26, r18
    1666:	9c 93       	st	X, r25
    1668:	8f 5f       	subi	r24, 0xFF	; 255
    166a:	96 81       	ldd	r25, Z+6	; 0x06
    166c:	89 17       	cp	r24, r25
    166e:	a0 f3       	brcs	.-24     	; 0x1658 <can_cmd+0xac8>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1670:	c8 01       	movw	r24, r16
    1672:	0e 94 8f 05 	call	0xb1e	; 0xb1e <get_idmask>
    1676:	dc 01       	movw	r26, r24
    1678:	cb 01       	movw	r24, r22
    167a:	89 83       	std	Y+1, r24	; 0x01
    167c:	9a 83       	std	Y+2, r25	; 0x02
    167e:	ab 83       	std	Y+3, r26	; 0x03
    1680:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1682:	9b 81       	ldd	r25, Y+3	; 0x03
    1684:	92 95       	swap	r25
    1686:	96 95       	lsr	r25
    1688:	97 70       	andi	r25, 0x07	; 7
    168a:	8c 81       	ldd	r24, Y+4	; 0x04
    168c:	88 0f       	add	r24, r24
    168e:	88 0f       	add	r24, r24
    1690:	88 0f       	add	r24, r24
    1692:	89 0f       	add	r24, r25
    1694:	80 93 f7 00 	sts	0x00F7, r24
    1698:	9a 81       	ldd	r25, Y+2	; 0x02
    169a:	92 95       	swap	r25
    169c:	96 95       	lsr	r25
    169e:	97 70       	andi	r25, 0x07	; 7
    16a0:	8b 81       	ldd	r24, Y+3	; 0x03
    16a2:	88 0f       	add	r24, r24
    16a4:	88 0f       	add	r24, r24
    16a6:	88 0f       	add	r24, r24
    16a8:	89 0f       	add	r24, r25
    16aa:	80 93 f6 00 	sts	0x00F6, r24
    16ae:	99 81       	ldd	r25, Y+1	; 0x01
    16b0:	92 95       	swap	r25
    16b2:	96 95       	lsr	r25
    16b4:	97 70       	andi	r25, 0x07	; 7
    16b6:	8a 81       	ldd	r24, Y+2	; 0x02
    16b8:	88 0f       	add	r24, r24
    16ba:	88 0f       	add	r24, r24
    16bc:	88 0f       	add	r24, r24
    16be:	89 0f       	add	r24, r25
    16c0:	80 93 f5 00 	sts	0x00F5, r24
    16c4:	89 81       	ldd	r24, Y+1	; 0x01
    16c6:	88 0f       	add	r24, r24
    16c8:	88 0f       	add	r24, r24
    16ca:	88 0f       	add	r24, r24
    16cc:	44 ef       	ldi	r20, 0xF4	; 244
    16ce:	50 e0       	ldi	r21, 0x00	; 0
    16d0:	fa 01       	movw	r30, r20
    16d2:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    16d4:	ef ee       	ldi	r30, 0xEF	; 239
    16d6:	f0 e0       	ldi	r31, 0x00	; 0
    16d8:	90 81       	ld	r25, Z
    16da:	d8 01       	movw	r26, r16
    16dc:	16 96       	adiw	r26, 0x06	; 6
    16de:	8c 91       	ld	r24, X
    16e0:	16 97       	sbiw	r26, 0x06	; 6
    16e2:	89 2b       	or	r24, r25
    16e4:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    16e6:	81 e0       	ldi	r24, 0x01	; 1
    16e8:	1e 96       	adiw	r26, 0x0e	; 14
    16ea:	8c 93       	st	X, r24
    16ec:	da 01       	movw	r26, r20
    16ee:	8c 91       	ld	r24, X
    16f0:	84 60       	ori	r24, 0x04	; 4
    16f2:	8c 93       	st	X, r24
    16f4:	80 ef       	ldi	r24, 0xF0	; 240
    16f6:	90 e0       	ldi	r25, 0x00	; 0
    16f8:	dc 01       	movw	r26, r24
    16fa:	2c 91       	ld	r18, X
    16fc:	24 60       	ori	r18, 0x04	; 4
    16fe:	2c 93       	st	X, r18
          Can_set_rplv();
    1700:	80 81       	ld	r24, Z
    1702:	80 62       	ori	r24, 0x20	; 32
    1704:	80 83       	st	Z, r24
          Can_set_idemsk();
    1706:	da 01       	movw	r26, r20
    1708:	8c 91       	ld	r24, X
    170a:	81 60       	ori	r24, 0x01	; 1
    170c:	8c 93       	st	X, r24
          Can_config_rx();       
    170e:	80 81       	ld	r24, Z
    1710:	8f 73       	andi	r24, 0x3F	; 63
    1712:	80 83       	st	Z, r24
    1714:	80 81       	ld	r24, Z
    1716:	80 68       	ori	r24, 0x80	; 128
    1718:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    171a:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    171c:	0a c0       	rjmp	.+20     	; 0x1732 <can_cmd+0xba2>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    171e:	f8 01       	movw	r30, r16
    1720:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1722:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    1724:	06 c0       	rjmp	.+12     	; 0x1732 <can_cmd+0xba2>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1726:	8f e1       	ldi	r24, 0x1F	; 31
    1728:	d8 01       	movw	r26, r16
    172a:	19 96       	adiw	r26, 0x09	; 9
    172c:	8c 93       	st	X, r24
    172e:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    1730:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1732:	0f 90       	pop	r0
    1734:	0f 90       	pop	r0
    1736:	0f 90       	pop	r0
    1738:	0f 90       	pop	r0
    173a:	df 91       	pop	r29
    173c:	cf 91       	pop	r28
    173e:	1f 91       	pop	r17
    1740:	0f 91       	pop	r16
    1742:	08 95       	ret

00001744 <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    1744:	ef 92       	push	r14
    1746:	ff 92       	push	r15
    1748:	1f 93       	push	r17
    174a:	cf 93       	push	r28
    174c:	df 93       	push	r29
    174e:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1750:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1752:	88 23       	and	r24, r24
    1754:	09 f4       	brne	.+2      	; 0x1758 <can_get_status+0x14>
    1756:	96 c0       	rjmp	.+300    	; 0x1884 <can_get_status+0x140>
    1758:	8f 31       	cpi	r24, 0x1F	; 31
    175a:	09 f4       	brne	.+2      	; 0x175e <can_get_status+0x1a>
    175c:	95 c0       	rjmp	.+298    	; 0x1888 <can_get_status+0x144>
    175e:	8f 3f       	cpi	r24, 0xFF	; 255
    1760:	09 f4       	brne	.+2      	; 0x1764 <can_get_status+0x20>
    1762:	94 c0       	rjmp	.+296    	; 0x188c <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    1764:	88 81       	ld	r24, Y
    1766:	82 95       	swap	r24
    1768:	80 7f       	andi	r24, 0xF0	; 240
    176a:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    176e:	0e 94 36 03 	call	0x66c	; 0x66c <can_get_mob_status>
    1772:	18 2f       	mov	r17, r24
    
    switch (a_status)
    1774:	80 32       	cpi	r24, 0x20	; 32
    1776:	61 f0       	breq	.+24     	; 0x1790 <can_get_status+0x4c>
    1778:	81 32       	cpi	r24, 0x21	; 33
    177a:	20 f4       	brcc	.+8      	; 0x1784 <can_get_status+0x40>
    177c:	88 23       	and	r24, r24
    177e:	09 f4       	brne	.+2      	; 0x1782 <can_get_status+0x3e>
    1780:	87 c0       	rjmp	.+270    	; 0x1890 <can_get_status+0x14c>
    1782:	76 c0       	rjmp	.+236    	; 0x1870 <can_get_status+0x12c>
    1784:	80 34       	cpi	r24, 0x40	; 64
    1786:	09 f4       	brne	.+2      	; 0x178a <can_get_status+0x46>
    1788:	68 c0       	rjmp	.+208    	; 0x185a <can_get_status+0x116>
    178a:	80 3a       	cpi	r24, 0xA0	; 160
    178c:	09 f0       	breq	.+2      	; 0x1790 <can_get_status+0x4c>
    178e:	70 c0       	rjmp	.+224    	; 0x1870 <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1790:	0f 2e       	mov	r0, r31
    1792:	ff ee       	ldi	r31, 0xEF	; 239
    1794:	ef 2e       	mov	r14, r31
    1796:	ff 24       	eor	r15, r15
    1798:	f0 2d       	mov	r31, r0
    179a:	f7 01       	movw	r30, r14
    179c:	80 81       	ld	r24, Z
    179e:	8f 70       	andi	r24, 0x0F	; 15
    17a0:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    17a2:	8f 81       	ldd	r24, Y+7	; 0x07
    17a4:	98 85       	ldd	r25, Y+8	; 0x08
    17a6:	0e 94 49 03 	call	0x692	; 0x692 <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    17aa:	80 91 f0 00 	lds	r24, 0x00F0
    17ae:	90 e0       	ldi	r25, 0x00	; 0
    17b0:	84 70       	andi	r24, 0x04	; 4
    17b2:	90 70       	andi	r25, 0x00	; 0
    17b4:	95 95       	asr	r25
    17b6:	87 95       	ror	r24
    17b8:	95 95       	asr	r25
    17ba:	87 95       	ror	r24
    17bc:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    17be:	f7 01       	movw	r30, r14
    17c0:	80 81       	ld	r24, Z
    17c2:	84 ff       	sbrs	r24, 4
    17c4:	2d c0       	rjmp	.+90     	; 0x1820 <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    17c6:	81 e0       	ldi	r24, 0x01	; 1
    17c8:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    17ca:	e3 ef       	ldi	r30, 0xF3	; 243
    17cc:	f0 e0       	ldi	r31, 0x00	; 0
    17ce:	80 81       	ld	r24, Z
    17d0:	86 95       	lsr	r24
    17d2:	86 95       	lsr	r24
    17d4:	86 95       	lsr	r24
    17d6:	8d 83       	std	Y+5, r24	; 0x05
    17d8:	a2 ef       	ldi	r26, 0xF2	; 242
    17da:	b0 e0       	ldi	r27, 0x00	; 0
    17dc:	8c 91       	ld	r24, X
    17de:	90 81       	ld	r25, Z
    17e0:	92 95       	swap	r25
    17e2:	99 0f       	add	r25, r25
    17e4:	90 7e       	andi	r25, 0xE0	; 224
    17e6:	86 95       	lsr	r24
    17e8:	86 95       	lsr	r24
    17ea:	86 95       	lsr	r24
    17ec:	89 0f       	add	r24, r25
    17ee:	8c 83       	std	Y+4, r24	; 0x04
    17f0:	e1 ef       	ldi	r30, 0xF1	; 241
    17f2:	f0 e0       	ldi	r31, 0x00	; 0
    17f4:	80 81       	ld	r24, Z
    17f6:	9c 91       	ld	r25, X
    17f8:	92 95       	swap	r25
    17fa:	99 0f       	add	r25, r25
    17fc:	90 7e       	andi	r25, 0xE0	; 224
    17fe:	86 95       	lsr	r24
    1800:	86 95       	lsr	r24
    1802:	86 95       	lsr	r24
    1804:	89 0f       	add	r24, r25
    1806:	8b 83       	std	Y+3, r24	; 0x03
    1808:	80 91 f0 00 	lds	r24, 0x00F0
    180c:	90 81       	ld	r25, Z
    180e:	92 95       	swap	r25
    1810:	99 0f       	add	r25, r25
    1812:	90 7e       	andi	r25, 0xE0	; 224
    1814:	86 95       	lsr	r24
    1816:	86 95       	lsr	r24
    1818:	86 95       	lsr	r24
    181a:	89 0f       	add	r24, r25
    181c:	8a 83       	std	Y+2, r24	; 0x02
    181e:	13 c0       	rjmp	.+38     	; 0x1846 <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    1820:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1822:	e3 ef       	ldi	r30, 0xF3	; 243
    1824:	f0 e0       	ldi	r31, 0x00	; 0
    1826:	80 81       	ld	r24, Z
    1828:	82 95       	swap	r24
    182a:	86 95       	lsr	r24
    182c:	87 70       	andi	r24, 0x07	; 7
    182e:	8b 83       	std	Y+3, r24	; 0x03
    1830:	80 91 f2 00 	lds	r24, 0x00F2
    1834:	90 81       	ld	r25, Z
    1836:	99 0f       	add	r25, r25
    1838:	99 0f       	add	r25, r25
    183a:	99 0f       	add	r25, r25
    183c:	82 95       	swap	r24
    183e:	86 95       	lsr	r24
    1840:	87 70       	andi	r24, 0x07	; 7
    1842:	89 0f       	add	r24, r25
    1844:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    1846:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1848:	ef ee       	ldi	r30, 0xEF	; 239
    184a:	f0 e0       	ldi	r31, 0x00	; 0
    184c:	80 81       	ld	r24, Z
    184e:	8f 73       	andi	r24, 0x3F	; 63
    1850:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1852:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1856:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1858:	1c c0       	rjmp	.+56     	; 0x1892 <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    185a:	80 e4       	ldi	r24, 0x40	; 64
    185c:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    185e:	ef ee       	ldi	r30, 0xEF	; 239
    1860:	f0 e0       	ldi	r31, 0x00	; 0
    1862:	80 81       	ld	r24, Z
    1864:	8f 73       	andi	r24, 0x3F	; 63
    1866:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1868:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    186c:	80 e0       	ldi	r24, 0x00	; 0
            break;
    186e:	11 c0       	rjmp	.+34     	; 0x1892 <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    1870:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1872:	ef ee       	ldi	r30, 0xEF	; 239
    1874:	f0 e0       	ldi	r31, 0x00	; 0
    1876:	80 81       	ld	r24, Z
    1878:	8f 73       	andi	r24, 0x3F	; 63
    187a:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    187c:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    1880:	82 e0       	ldi	r24, 0x02	; 2
            break;
    1882:	07 c0       	rjmp	.+14     	; 0x1892 <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    1884:	82 e0       	ldi	r24, 0x02	; 2
    1886:	05 c0       	rjmp	.+10     	; 0x1892 <can_get_status+0x14e>
    1888:	82 e0       	ldi	r24, 0x02	; 2
    188a:	03 c0       	rjmp	.+6      	; 0x1892 <can_get_status+0x14e>
    188c:	82 e0       	ldi	r24, 0x02	; 2
    188e:	01 c0       	rjmp	.+2      	; 0x1892 <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1890:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    1892:	df 91       	pop	r29
    1894:	cf 91       	pop	r28
    1896:	1f 91       	pop	r17
    1898:	ff 90       	pop	r15
    189a:	ef 90       	pop	r14
    189c:	08 95       	ret

0000189e <display_make_display_line_percent>:

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
}/* end display_set_display_string*/

void display_make_display_line_percent(char* dpl,uint8_t percent){
    189e:	fc 01       	movw	r30, r24
    18a0:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_PERCENT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_PERCENT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_PERCENT(x) (char)(0b00110000+((x)%10))
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
    18a2:	86 2f       	mov	r24, r22
    18a4:	64 e6       	ldi	r22, 0x64	; 100
    18a6:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    18aa:	48 2f       	mov	r20, r24
    18ac:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2=GET_DEC_POS2_PERCENT(percent);
    18ae:	2a e0       	ldi	r18, 0x0A	; 10
    18b0:	83 2f       	mov	r24, r19
    18b2:	62 2f       	mov	r22, r18
    18b4:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    18b8:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    18bc:	90 5d       	subi	r25, 0xD0	; 208
	
	if(pos_1=='0'){
    18be:	40 33       	cpi	r20, 0x30	; 48
    18c0:	31 f4       	brne	.+12     	; 0x18ce <display_make_display_line_percent+0x30>
		pos_1=' ';
		if(pos_2=='0'){
    18c2:	90 33       	cpi	r25, 0x30	; 48
    18c4:	11 f0       	breq	.+4      	; 0x18ca <display_make_display_line_percent+0x2c>
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    18c6:	40 e2       	ldi	r20, 0x20	; 32
    18c8:	02 c0       	rjmp	.+4      	; 0x18ce <display_make_display_line_percent+0x30>
		if(pos_2=='0'){
			pos_2=' ';
    18ca:	90 e2       	ldi	r25, 0x20	; 32
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    18cc:	40 e2       	ldi	r20, 0x20	; 32
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
    18ce:	20 e2       	ldi	r18, 0x20	; 32
    18d0:	20 83       	st	Z, r18
    18d2:	21 83       	std	Z+1, r18	; 0x01
    18d4:	22 83       	std	Z+2, r18	; 0x02
    18d6:	23 83       	std	Z+3, r18	; 0x03
    18d8:	24 83       	std	Z+4, r18	; 0x04
    18da:	25 83       	std	Z+5, r18	; 0x05
    18dc:	26 83       	std	Z+6, r18	; 0x06
    18de:	27 83       	std	Z+7, r18	; 0x07
    18e0:	40 87       	std	Z+8, r20	; 0x08
    18e2:	91 87       	std	Z+9, r25	; 0x09
		if(pos_2=='0'){
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
    18e4:	83 2f       	mov	r24, r19
    18e6:	6a e0       	ldi	r22, 0x0A	; 10
    18e8:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    18ec:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,display_line_percent,20);
    18ee:	92 87       	std	Z+10, r25	; 0x0a
    18f0:	85 e2       	ldi	r24, 0x25	; 37
    18f2:	83 87       	std	Z+11, r24	; 0x0b
    18f4:	24 87       	std	Z+12, r18	; 0x0c
    18f6:	25 87       	std	Z+13, r18	; 0x0d
    18f8:	26 87       	std	Z+14, r18	; 0x0e
    18fa:	27 87       	std	Z+15, r18	; 0x0f
    18fc:	20 8b       	std	Z+16, r18	; 0x10
    18fe:	21 8b       	std	Z+17, r18	; 0x11
    1900:	22 8b       	std	Z+18, r18	; 0x12
    1902:	23 8b       	std	Z+19, r18	; 0x13
}/* end display_make_display_line_percent */
    1904:	08 95       	ret

00001906 <display_make_display_line_min_av_max_volt>:

void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1906:	cf 93       	push	r28
    1908:	fc 01       	movw	r30, r24
    190a:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    190c:	c4 e6       	ldi	r28, 0x64	; 100
    190e:	86 2f       	mov	r24, r22
    1910:	6c 2f       	mov	r22, r28
    1912:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1916:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1918:	80 83       	st	Z, r24
    191a:	be e2       	ldi	r27, 0x2E	; 46
    191c:	b1 83       	std	Z+1, r27	; 0x01
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    191e:	5a e0       	ldi	r21, 0x0A	; 10
    1920:	83 2f       	mov	r24, r19
    1922:	65 2f       	mov	r22, r21
    1924:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1928:	39 2f       	mov	r19, r25
    192a:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    192e:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1930:	92 83       	std	Z+2, r25	; 0x02
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1932:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1934:	33 83       	std	Z+3, r19	; 0x03
    1936:	a6 e5       	ldi	r26, 0x56	; 86
    1938:	a4 83       	std	Z+4, r26	; 0x04
    193a:	30 e2       	ldi	r19, 0x20	; 32
    193c:	35 83       	std	Z+5, r19	; 0x05
    193e:	36 83       	std	Z+6, r19	; 0x06
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1940:	84 2f       	mov	r24, r20
    1942:	6c 2f       	mov	r22, r28
    1944:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1948:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    194a:	87 83       	std	Z+7, r24	; 0x07
    194c:	b0 87       	std	Z+8, r27	; 0x08
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    194e:	84 2f       	mov	r24, r20
    1950:	65 2f       	mov	r22, r21
    1952:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1956:	49 2f       	mov	r20, r25
    1958:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    195c:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    195e:	91 87       	std	Z+9, r25	; 0x09
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1960:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1962:	42 87       	std	Z+10, r20	; 0x0a
    1964:	a3 87       	std	Z+11, r26	; 0x0b
    1966:	34 87       	std	Z+12, r19	; 0x0c
    1968:	35 87       	std	Z+13, r19	; 0x0d
    196a:	36 87       	std	Z+14, r19	; 0x0e
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    196c:	82 2f       	mov	r24, r18
    196e:	6c 2f       	mov	r22, r28
    1970:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1974:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1976:	87 87       	std	Z+15, r24	; 0x0f
    1978:	b0 8b       	std	Z+16, r27	; 0x10
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    197a:	82 2f       	mov	r24, r18
    197c:	65 2f       	mov	r22, r21
    197e:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1982:	29 2f       	mov	r18, r25
    1984:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1988:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    198a:	91 8b       	std	Z+17, r25	; 0x11
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    198c:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    198e:	22 8b       	std	Z+18, r18	; 0x12
    1990:	a3 8b       	std	Z+19, r26	; 0x13
}/*display_make_display_line_min_av_max_volt */
    1992:	cf 91       	pop	r28
    1994:	08 95       	ret

00001996 <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1996:	1f 93       	push	r17
    1998:	cf 93       	push	r28
    199a:	df 93       	push	r29
    199c:	cd b7       	in	r28, 0x3d	; 61
    199e:	de b7       	in	r29, 0x3e	; 62
    19a0:	64 97       	sbiw	r28, 0x14	; 20
    19a2:	0f b6       	in	r0, 0x3f	; 63
    19a4:	f8 94       	cli
    19a6:	de bf       	out	0x3e, r29	; 62
    19a8:	0f be       	out	0x3f, r0	; 63
    19aa:	cd bf       	out	0x3d, r28	; 61
    19ac:	58 2f       	mov	r21, r24
    19ae:	19 2f       	mov	r17, r25
    19b0:	46 2f       	mov	r20, r22
	#define GET_DEC_POS1_PERCENT_BAR(x) (x/100)
	#define GET_DEC_POS2_PERCENT_BAR(x) (char)(0b00110000+((x/10)%10))
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};
    19b2:	ce 01       	movw	r24, r28
    19b4:	01 96       	adiw	r24, 0x01	; 1
    19b6:	e0 e0       	ldi	r30, 0x00	; 0
    19b8:	f1 e0       	ldi	r31, 0x01	; 1
    19ba:	24 e1       	ldi	r18, 0x14	; 20
    19bc:	01 90       	ld	r0, Z+
    19be:	dc 01       	movw	r26, r24
    19c0:	0d 92       	st	X+, r0
    19c2:	cd 01       	movw	r24, r26
    19c4:	21 50       	subi	r18, 0x01	; 1
    19c6:	d1 f7       	brne	.-12     	; 0x19bc <display_make_display_line_percent_bar+0x26>

	int i;
	for(i=0;i<((percent/10)%11);i++){
    19c8:	84 2f       	mov	r24, r20
    19ca:	6a e0       	ldi	r22, 0x0A	; 10
    19cc:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    19d0:	b8 2f       	mov	r27, r24
    19d2:	6b e0       	ldi	r22, 0x0B	; 11
    19d4:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    19d8:	29 2f       	mov	r18, r25
    19da:	30 e0       	ldi	r19, 0x00	; 0
    19dc:	12 16       	cp	r1, r18
    19de:	13 06       	cpc	r1, r19
    19e0:	44 f0       	brlt	.+16     	; 0x19f2 <display_make_display_line_percent_bar+0x5c>
    19e2:	20 e0       	ldi	r18, 0x00	; 0
    19e4:	30 e0       	ldi	r19, 0x00	; 0
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    19e6:	fe 01       	movw	r30, r28
    19e8:	e2 0f       	add	r30, r18
    19ea:	f3 1f       	adc	r31, r19
    19ec:	35 96       	adiw	r30, 0x05	; 5
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
		display_line_percent[i+4]=0b00101010;
    19ee:	8a e2       	ldi	r24, 0x2A	; 42
    19f0:	0f c0       	rjmp	.+30     	; 0x1a10 <display_make_display_line_percent_bar+0x7a>
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    19f2:	fe 01       	movw	r30, r28
    19f4:	35 96       	adiw	r30, 0x05	; 5
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    19f6:	bf 01       	movw	r22, r30
    19f8:	69 0f       	add	r22, r25
    19fa:	71 1d       	adc	r23, r1
    19fc:	cb 01       	movw	r24, r22
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
    19fe:	66 e1       	ldi	r22, 0x16	; 22
    1a00:	61 93       	st	Z+, r22
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1a02:	e8 17       	cp	r30, r24
    1a04:	f9 07       	cpc	r31, r25
    1a06:	e1 f7       	brne	.-8      	; 0x1a00 <display_make_display_line_percent_bar+0x6a>
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1a08:	2a 30       	cpi	r18, 0x0A	; 10
    1a0a:	31 05       	cpc	r19, r1
    1a0c:	64 f3       	brlt	.-40     	; 0x19e6 <display_make_display_line_percent_bar+0x50>
    1a0e:	06 c0       	rjmp	.+12     	; 0x1a1c <display_make_display_line_percent_bar+0x86>
		display_line_percent[i+4]=0b00101010;
    1a10:	81 93       	st	Z+, r24
	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1a12:	2f 5f       	subi	r18, 0xFF	; 255
    1a14:	3f 4f       	sbci	r19, 0xFF	; 255
    1a16:	2a 30       	cpi	r18, 0x0A	; 10
    1a18:	31 05       	cpc	r19, r1
    1a1a:	d4 f3       	brlt	.-12     	; 0x1a10 <display_make_display_line_percent_bar+0x7a>
		display_line_percent[i+4]=0b00101010;
	}
	i++;
	if(GET_DEC_POS1_PERCENT_BAR(percent)==1){
    1a1c:	44 56       	subi	r20, 0x64	; 100
    1a1e:	44 36       	cpi	r20, 0x64	; 100
    1a20:	30 f4       	brcc	.+12     	; 0x1a2e <display_make_display_line_percent_bar+0x98>
		display_line_percent[i+4]='1';
    1a22:	fe 01       	movw	r30, r28
    1a24:	e2 0f       	add	r30, r18
    1a26:	f3 1f       	adc	r31, r19
    1a28:	81 e3       	ldi	r24, 0x31	; 49
    1a2a:	86 83       	std	Z+6, r24	; 0x06
    1a2c:	05 c0       	rjmp	.+10     	; 0x1a38 <display_make_display_line_percent_bar+0xa2>
	}else{
		display_line_percent[i+4]=' ';
    1a2e:	fe 01       	movw	r30, r28
    1a30:	e2 0f       	add	r30, r18
    1a32:	f3 1f       	adc	r31, r19
    1a34:	80 e2       	ldi	r24, 0x20	; 32
    1a36:	86 83       	std	Z+6, r24	; 0x06
	}
	i++;	
	display_line_percent[i+4]=GET_DEC_POS2_PERCENT_BAR(percent);
    1a38:	fe 01       	movw	r30, r28
    1a3a:	e2 0f       	add	r30, r18
    1a3c:	f3 1f       	adc	r31, r19
    1a3e:	8b 2f       	mov	r24, r27
    1a40:	6a e0       	ldi	r22, 0x0A	; 10
    1a42:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1a46:	90 5d       	subi	r25, 0xD0	; 208
    1a48:	97 83       	std	Z+7, r25	; 0x07
	i++;
	display_line_percent[i+4]='0';
    1a4a:	fe 01       	movw	r30, r28
    1a4c:	e2 0f       	add	r30, r18
    1a4e:	f3 1f       	adc	r31, r19
    1a50:	80 e3       	ldi	r24, 0x30	; 48
    1a52:	80 87       	std	Z+8, r24	; 0x08
	i++;
	display_line_percent[i+4]='%';
    1a54:	85 e2       	ldi	r24, 0x25	; 37
    1a56:	81 87       	std	Z+9, r24	; 0x09
	memcpy(dpl,display_line_percent,20);
    1a58:	e5 2f       	mov	r30, r21
    1a5a:	f1 2f       	mov	r31, r17
    1a5c:	de 01       	movw	r26, r28
    1a5e:	11 96       	adiw	r26, 0x01	; 1
    1a60:	84 e1       	ldi	r24, 0x14	; 20
    1a62:	0d 90       	ld	r0, X+
    1a64:	01 92       	st	Z+, r0
    1a66:	81 50       	subi	r24, 0x01	; 1
    1a68:	e1 f7       	brne	.-8      	; 0x1a62 <display_make_display_line_percent_bar+0xcc>
	
}/* end display_make_display_line_percent_bar */	
    1a6a:	64 96       	adiw	r28, 0x14	; 20
    1a6c:	0f b6       	in	r0, 0x3f	; 63
    1a6e:	f8 94       	cli
    1a70:	de bf       	out	0x3e, r29	; 62
    1a72:	0f be       	out	0x3f, r0	; 63
    1a74:	cd bf       	out	0x3d, r28	; 61
    1a76:	df 91       	pop	r29
    1a78:	cf 91       	pop	r28
    1a7a:	1f 91       	pop	r17
    1a7c:	08 95       	ret

00001a7e <display_make_display_line_min_av_max_temp>:

void display_make_display_line_min_av_max_temp(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1a7e:	cf 93       	push	r28
    1a80:	fc 01       	movw	r30, r24
    1a82:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a84:	c4 e6       	ldi	r28, 0x64	; 100
    1a86:	86 2f       	mov	r24, r22
    1a88:	6c 2f       	mov	r22, r28
    1a8a:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1a8e:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1a90:	80 83       	st	Z, r24
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1a92:	5a e0       	ldi	r21, 0x0A	; 10
    1a94:	83 2f       	mov	r24, r19
    1a96:	65 2f       	mov	r22, r21
    1a98:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1a9c:	39 2f       	mov	r19, r25
    1a9e:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1aa2:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1aa4:	91 83       	std	Z+1, r25	; 0x01
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1aa6:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1aa8:	32 83       	std	Z+2, r19	; 0x02
    1aaa:	b0 eb       	ldi	r27, 0xB0	; 176
    1aac:	b3 83       	std	Z+3, r27	; 0x03
    1aae:	a3 e4       	ldi	r26, 0x43	; 67
    1ab0:	a4 83       	std	Z+4, r26	; 0x04
    1ab2:	30 e2       	ldi	r19, 0x20	; 32
    1ab4:	35 83       	std	Z+5, r19	; 0x05
    1ab6:	36 83       	std	Z+6, r19	; 0x06
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1ab8:	84 2f       	mov	r24, r20
    1aba:	6c 2f       	mov	r22, r28
    1abc:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1ac0:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ac2:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1ac4:	84 2f       	mov	r24, r20
    1ac6:	65 2f       	mov	r22, r21
    1ac8:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1acc:	49 2f       	mov	r20, r25
    1ace:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1ad2:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ad4:	90 87       	std	Z+8, r25	; 0x08
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1ad6:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ad8:	41 87       	std	Z+9, r20	; 0x09
    1ada:	b2 87       	std	Z+10, r27	; 0x0a
    1adc:	a3 87       	std	Z+11, r26	; 0x0b
    1ade:	34 87       	std	Z+12, r19	; 0x0c
    1ae0:	35 87       	std	Z+13, r19	; 0x0d
    1ae2:	36 87       	std	Z+14, r19	; 0x0e
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1ae4:	82 2f       	mov	r24, r18
    1ae6:	6c 2f       	mov	r22, r28
    1ae8:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1aec:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1aee:	87 87       	std	Z+15, r24	; 0x0f
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1af0:	82 2f       	mov	r24, r18
    1af2:	65 2f       	mov	r22, r21
    1af4:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1af8:	29 2f       	mov	r18, r25
    1afa:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1afe:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b00:	90 8b       	std	Z+16, r25	; 0x10
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={GET_DEC_POS1_TEMP(min_i),GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',GET_DEC_POS1_TEMP(av_i),GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',GET_DEC_POS1_TEMP(max_i),GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1b02:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b04:	21 8b       	std	Z+17, r18	; 0x11
    1b06:	b2 8b       	std	Z+18, r27	; 0x12
    1b08:	a3 8b       	std	Z+19, r26	; 0x13
}/* end display_make_display_line_min_av_max_temp*/
    1b0a:	cf 91       	pop	r28
    1b0c:	08 95       	ret

00001b0e <display_make_display_line_lv_voltage>:



void display_make_display_line_lv_voltage(char *dpl,uint8_t value1){
    1b0e:	fc 01       	movw	r30, r24
    1b10:	46 2f       	mov	r20, r22
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
    1b12:	20 e2       	ldi	r18, 0x20	; 32
    1b14:	20 83       	st	Z, r18
    1b16:	21 83       	std	Z+1, r18	; 0x01
    1b18:	22 83       	std	Z+2, r18	; 0x02
    1b1a:	23 83       	std	Z+3, r18	; 0x03
    1b1c:	24 83       	std	Z+4, r18	; 0x04
    1b1e:	25 83       	std	Z+5, r18	; 0x05
    1b20:	26 83       	std	Z+6, r18	; 0x06
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1b22:	86 2f       	mov	r24, r22
    1b24:	64 e6       	ldi	r22, 0x64	; 100
    1b26:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1b2a:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b2c:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1b2e:	3a e0       	ldi	r19, 0x0A	; 10
    1b30:	84 2f       	mov	r24, r20
    1b32:	63 2f       	mov	r22, r19
    1b34:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1b38:	49 2f       	mov	r20, r25
    1b3a:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1b3e:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b40:	90 87       	std	Z+8, r25	; 0x08
    1b42:	8e e2       	ldi	r24, 0x2E	; 46
    1b44:	81 87       	std	Z+9, r24	; 0x09
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/10))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%100))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1b46:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1b48:	42 87       	std	Z+10, r20	; 0x0a
    1b4a:	86 e5       	ldi	r24, 0x56	; 86
    1b4c:	83 87       	std	Z+11, r24	; 0x0b
    1b4e:	24 87       	std	Z+12, r18	; 0x0c
    1b50:	25 87       	std	Z+13, r18	; 0x0d
    1b52:	26 87       	std	Z+14, r18	; 0x0e
    1b54:	27 87       	std	Z+15, r18	; 0x0f
    1b56:	20 8b       	std	Z+16, r18	; 0x10
    1b58:	21 8b       	std	Z+17, r18	; 0x11
    1b5a:	22 8b       	std	Z+18, r18	; 0x12
    1b5c:	23 8b       	std	Z+19, r18	; 0x13
	
} /*end display_make_display_line_lv_voltage */
    1b5e:	08 95       	ret

00001b60 <display_make_display_line_error>:
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_motor_temp*/

void display_make_display_line_error(char * dpl,uint8_t error_code){
    1b60:	cf 93       	push	r28
    1b62:	df 93       	push	r29
    1b64:	fc 01       	movw	r30, r24
    1b66:	26 2f       	mov	r18, r22
	
	#define GET_DEC_POS3_ERROR(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_ERROR(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_ERROR(x) (char)(0b00110000+((x)%10))
		
	switch(error_code){
    1b68:	64 30       	cpi	r22, 0x04	; 4
    1b6a:	09 f4       	brne	.+2      	; 0x1b6e <display_make_display_line_error+0xe>
    1b6c:	40 c0       	rjmp	.+128    	; 0x1bee <display_make_display_line_error+0x8e>
    1b6e:	65 30       	cpi	r22, 0x05	; 5
    1b70:	50 f4       	brcc	.+20     	; 0x1b86 <display_make_display_line_error+0x26>
    1b72:	61 30       	cpi	r22, 0x01	; 1
    1b74:	09 f1       	breq	.+66     	; 0x1bb8 <display_make_display_line_error+0x58>
    1b76:	61 30       	cpi	r22, 0x01	; 1
    1b78:	b0 f0       	brcs	.+44     	; 0x1ba6 <display_make_display_line_error+0x46>
    1b7a:	62 30       	cpi	r22, 0x02	; 2
    1b7c:	31 f1       	breq	.+76     	; 0x1bca <display_make_display_line_error+0x6a>
    1b7e:	63 30       	cpi	r22, 0x03	; 3
    1b80:	09 f0       	breq	.+2      	; 0x1b84 <display_make_display_line_error+0x24>
    1b82:	61 c0       	rjmp	.+194    	; 0x1c46 <display_make_display_line_error+0xe6>
    1b84:	2b c0       	rjmp	.+86     	; 0x1bdc <display_make_display_line_error+0x7c>
    1b86:	67 30       	cpi	r22, 0x07	; 7
    1b88:	09 f4       	brne	.+2      	; 0x1b8c <display_make_display_line_error+0x2c>
    1b8a:	43 c0       	rjmp	.+134    	; 0x1c12 <display_make_display_line_error+0xb2>
    1b8c:	68 30       	cpi	r22, 0x08	; 8
    1b8e:	20 f4       	brcc	.+8      	; 0x1b98 <display_make_display_line_error+0x38>
    1b90:	65 30       	cpi	r22, 0x05	; 5
    1b92:	09 f0       	breq	.+2      	; 0x1b96 <display_make_display_line_error+0x36>
    1b94:	58 c0       	rjmp	.+176    	; 0x1c46 <display_make_display_line_error+0xe6>
    1b96:	34 c0       	rjmp	.+104    	; 0x1c00 <display_make_display_line_error+0xa0>
    1b98:	6b 30       	cpi	r22, 0x0B	; 11
    1b9a:	09 f4       	brne	.+2      	; 0x1b9e <display_make_display_line_error+0x3e>
    1b9c:	43 c0       	rjmp	.+134    	; 0x1c24 <display_make_display_line_error+0xc4>
    1b9e:	6c 30       	cpi	r22, 0x0C	; 12
    1ba0:	09 f0       	breq	.+2      	; 0x1ba4 <display_make_display_line_error+0x44>
    1ba2:	51 c0       	rjmp	.+162    	; 0x1c46 <display_make_display_line_error+0xe6>
    1ba4:	48 c0       	rjmp	.+144    	; 0x1c36 <display_make_display_line_error+0xd6>
		case ERRROR_NONE:
			memcpy(dpl,display_line_error_none,20);
    1ba6:	dc 01       	movw	r26, r24
    1ba8:	c4 e4       	ldi	r28, 0x44	; 68
    1baa:	d3 e0       	ldi	r29, 0x03	; 3
    1bac:	84 e1       	ldi	r24, 0x14	; 20
    1bae:	09 90       	ld	r0, Y+
    1bb0:	0d 92       	st	X+, r0
    1bb2:	81 50       	subi	r24, 0x01	; 1
    1bb4:	e1 f7       	brne	.-8      	; 0x1bae <display_make_display_line_error+0x4e>
    1bb6:	4f c0       	rjmp	.+158    	; 0x1c56 <display_make_display_line_error+0xf6>
			break;
		case ERROR_SC_DOWN:
			memcpy(dpl,display_line_error_sc_down,20);
    1bb8:	dc 01       	movw	r26, r24
    1bba:	c0 e3       	ldi	r28, 0x30	; 48
    1bbc:	d3 e0       	ldi	r29, 0x03	; 3
    1bbe:	84 e1       	ldi	r24, 0x14	; 20
    1bc0:	09 90       	ld	r0, Y+
    1bc2:	0d 92       	st	X+, r0
    1bc4:	81 50       	subi	r24, 0x01	; 1
    1bc6:	e1 f7       	brne	.-8      	; 0x1bc0 <display_make_display_line_error+0x60>
    1bc8:	46 c0       	rjmp	.+140    	; 0x1c56 <display_make_display_line_error+0xf6>
			break;
		case ERROR_PRE_MASTER:
			memcpy(dpl,display_line_error_pre_master,20);
    1bca:	dc 01       	movw	r26, r24
    1bcc:	c8 e0       	ldi	r28, 0x08	; 8
    1bce:	d3 e0       	ldi	r29, 0x03	; 3
    1bd0:	84 e1       	ldi	r24, 0x14	; 20
    1bd2:	09 90       	ld	r0, Y+
    1bd4:	0d 92       	st	X+, r0
    1bd6:	81 50       	subi	r24, 0x01	; 1
    1bd8:	e1 f7       	brne	.-8      	; 0x1bd2 <display_make_display_line_error+0x72>
    1bda:	3d c0       	rjmp	.+122    	; 0x1c56 <display_make_display_line_error+0xf6>
			break;
		case ERROR_PRE_BOTS:
			memcpy(dpl,display_line_error_unknown_code,20);
    1bdc:	dc 01       	movw	r26, r24
    1bde:	cc e1       	ldi	r28, 0x1C	; 28
    1be0:	d3 e0       	ldi	r29, 0x03	; 3
    1be2:	84 e1       	ldi	r24, 0x14	; 20
    1be4:	09 90       	ld	r0, Y+
    1be6:	0d 92       	st	X+, r0
    1be8:	81 50       	subi	r24, 0x01	; 1
    1bea:	e1 f7       	brne	.-8      	; 0x1be4 <display_make_display_line_error+0x84>
    1bec:	34 c0       	rjmp	.+104    	; 0x1c56 <display_make_display_line_error+0xf6>
			break;
		case ERROR_HVDI:
			memcpy(dpl,display_line_error_hvdi,20);
    1bee:	dc 01       	movw	r26, r24
    1bf0:	c0 ee       	ldi	r28, 0xE0	; 224
    1bf2:	d2 e0       	ldi	r29, 0x02	; 2
    1bf4:	84 e1       	ldi	r24, 0x14	; 20
    1bf6:	09 90       	ld	r0, Y+
    1bf8:	0d 92       	st	X+, r0
    1bfa:	81 50       	subi	r24, 0x01	; 1
    1bfc:	e1 f7       	brne	.-8      	; 0x1bf6 <display_make_display_line_error+0x96>
    1bfe:	2b c0       	rjmp	.+86     	; 0x1c56 <display_make_display_line_error+0xf6>
			break;
		case ERROR_IMD:
			memcpy(dpl,display_line_error_imd,20);
    1c00:	dc 01       	movw	r26, r24
    1c02:	cc ec       	ldi	r28, 0xCC	; 204
    1c04:	d2 e0       	ldi	r29, 0x02	; 2
    1c06:	84 e1       	ldi	r24, 0x14	; 20
    1c08:	09 90       	ld	r0, Y+
    1c0a:	0d 92       	st	X+, r0
    1c0c:	81 50       	subi	r24, 0x01	; 1
    1c0e:	e1 f7       	brne	.-8      	; 0x1c08 <display_make_display_line_error+0xa8>
    1c10:	22 c0       	rjmp	.+68     	; 0x1c56 <display_make_display_line_error+0xf6>
			break;
		case ERROR_IMDF:
			memcpy(dpl,display_line_error_imdf,20);
    1c12:	dc 01       	movw	r26, r24
    1c14:	c8 eb       	ldi	r28, 0xB8	; 184
    1c16:	d2 e0       	ldi	r29, 0x02	; 2
    1c18:	84 e1       	ldi	r24, 0x14	; 20
    1c1a:	09 90       	ld	r0, Y+
    1c1c:	0d 92       	st	X+, r0
    1c1e:	81 50       	subi	r24, 0x01	; 1
    1c20:	e1 f7       	brne	.-8      	; 0x1c1a <display_make_display_line_error+0xba>
    1c22:	19 c0       	rjmp	.+50     	; 0x1c56 <display_make_display_line_error+0xf6>
			break;
		case ERRROR_PBD:
			memcpy(dpl,display_line_error_bpd,20);
    1c24:	dc 01       	movw	r26, r24
    1c26:	c4 ea       	ldi	r28, 0xA4	; 164
    1c28:	d2 e0       	ldi	r29, 0x02	; 2
    1c2a:	84 e1       	ldi	r24, 0x14	; 20
    1c2c:	09 90       	ld	r0, Y+
    1c2e:	0d 92       	st	X+, r0
    1c30:	81 50       	subi	r24, 0x01	; 1
    1c32:	e1 f7       	brne	.-8      	; 0x1c2c <display_make_display_line_error+0xcc>
    1c34:	10 c0       	rjmp	.+32     	; 0x1c56 <display_make_display_line_error+0xf6>
			break;
		case ERROR_BAD_REQUEST_ID:
			memcpy(dpl,display_line_error_bad_request_id,20);
    1c36:	dc 01       	movw	r26, r24
    1c38:	c0 e9       	ldi	r28, 0x90	; 144
    1c3a:	d2 e0       	ldi	r29, 0x02	; 2
    1c3c:	84 e1       	ldi	r24, 0x14	; 20
    1c3e:	09 90       	ld	r0, Y+
    1c40:	0d 92       	st	X+, r0
    1c42:	81 50       	subi	r24, 0x01	; 1
    1c44:	e1 f7       	brne	.-8      	; 0x1c3e <display_make_display_line_error+0xde>
		default:
			memcpy(dpl,display_line_error_unknown_code,20);
    1c46:	df 01       	movw	r26, r30
    1c48:	cc e1       	ldi	r28, 0x1C	; 28
    1c4a:	d3 e0       	ldi	r29, 0x03	; 3
    1c4c:	84 e1       	ldi	r24, 0x14	; 20
    1c4e:	09 90       	ld	r0, Y+
    1c50:	0d 92       	st	X+, r0
    1c52:	81 50       	subi	r24, 0x01	; 1
    1c54:	e1 f7       	brne	.-8      	; 0x1c4e <display_make_display_line_error+0xee>
		break;
	}
	
	dpl[1]=GET_DEC_POS3_ERROR(error_code);
    1c56:	82 2f       	mov	r24, r18
    1c58:	64 e6       	ldi	r22, 0x64	; 100
    1c5a:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1c5e:	80 5d       	subi	r24, 0xD0	; 208
    1c60:	81 83       	std	Z+1, r24	; 0x01
	dpl[2]=GET_DEC_POS2_ERROR(error_code);
    1c62:	3a e0       	ldi	r19, 0x0A	; 10
    1c64:	82 2f       	mov	r24, r18
    1c66:	63 2f       	mov	r22, r19
    1c68:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1c6c:	29 2f       	mov	r18, r25
    1c6e:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    1c72:	90 5d       	subi	r25, 0xD0	; 208
    1c74:	92 83       	std	Z+2, r25	; 0x02
	dpl[3]=GET_DEC_POS1_ERROR(error_code);
    1c76:	20 5d       	subi	r18, 0xD0	; 208
    1c78:	23 83       	std	Z+3, r18	; 0x03
	
} /*end display_make_display_error*/
    1c7a:	df 91       	pop	r29
    1c7c:	cf 91       	pop	r28
    1c7e:	08 95       	ret

00001c80 <display_make_display_line_button_test>:

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
	

	dpl[b1]=(char) (char)(0b00110000+b2);
    1c80:	fc 01       	movw	r30, r24
    1c82:	e6 0f       	add	r30, r22
    1c84:	f1 1d       	adc	r31, r1
    1c86:	40 5d       	subi	r20, 0xD0	; 208
    1c88:	40 83       	st	Z, r20

	
}	
    1c8a:	08 95       	ret

00001c8c <display_make_display_line_blank>:

void display_make_display_line_blank(char *dpl){
    1c8c:	cf 93       	push	r28
    1c8e:	df 93       	push	r29
    1c90:	cd b7       	in	r28, 0x3d	; 61
    1c92:	de b7       	in	r29, 0x3e	; 62
    1c94:	64 97       	sbiw	r28, 0x14	; 20
    1c96:	0f b6       	in	r0, 0x3f	; 63
    1c98:	f8 94       	cli
    1c9a:	de bf       	out	0x3e, r29	; 62
    1c9c:	0f be       	out	0x3f, r0	; 63
    1c9e:	cd bf       	out	0x3d, r28	; 61
	display_line_t blank={' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
    1ca0:	de 01       	movw	r26, r28
    1ca2:	11 96       	adiw	r26, 0x01	; 1
    1ca4:	e4 e1       	ldi	r30, 0x14	; 20
    1ca6:	f1 e0       	ldi	r31, 0x01	; 1
    1ca8:	24 e1       	ldi	r18, 0x14	; 20
    1caa:	01 90       	ld	r0, Z+
    1cac:	0d 92       	st	X+, r0
    1cae:	21 50       	subi	r18, 0x01	; 1
    1cb0:	e1 f7       	brne	.-8      	; 0x1caa <display_make_display_line_blank+0x1e>
	memcpy(dpl,blank,20);
    1cb2:	e8 2f       	mov	r30, r24
    1cb4:	f9 2f       	mov	r31, r25
    1cb6:	de 01       	movw	r26, r28
    1cb8:	11 96       	adiw	r26, 0x01	; 1
    1cba:	84 e1       	ldi	r24, 0x14	; 20
    1cbc:	0d 90       	ld	r0, X+
    1cbe:	01 92       	st	Z+, r0
    1cc0:	81 50       	subi	r24, 0x01	; 1
    1cc2:	e1 f7       	brne	.-8      	; 0x1cbc <display_make_display_line_blank+0x30>
}
    1cc4:	64 96       	adiw	r28, 0x14	; 20
    1cc6:	0f b6       	in	r0, 0x3f	; 63
    1cc8:	f8 94       	cli
    1cca:	de bf       	out	0x3e, r29	; 62
    1ccc:	0f be       	out	0x3f, r0	; 63
    1cce:	cd bf       	out	0x3d, r28	; 61
    1cd0:	df 91       	pop	r29
    1cd2:	cf 91       	pop	r28
    1cd4:	08 95       	ret

00001cd6 <display_make_display_line_motor_temp>:
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_TEMP(value1),GET_DEC_POS2_TEMP(value1),'.',GET_DEC_POS3_TEMP(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
	
} /*end display_make_display_line_lv_voltage */

void display_make_display_line_motor_temp(dpl,value1,value2){
    1cd6:	cf 92       	push	r12
    1cd8:	df 92       	push	r13
    1cda:	ef 92       	push	r14
    1cdc:	ff 92       	push	r15
    1cde:	0f 93       	push	r16
    1ce0:	1f 93       	push	r17
    1ce2:	cf 93       	push	r28
    1ce4:	df 93       	push	r29
    1ce6:	cd b7       	in	r28, 0x3d	; 61
    1ce8:	de b7       	in	r29, 0x3e	; 62
    1cea:	64 97       	sbiw	r28, 0x14	; 20
    1cec:	0f b6       	in	r0, 0x3f	; 63
    1cee:	f8 94       	cli
    1cf0:	de bf       	out	0x3e, r29	; 62
    1cf2:	0f be       	out	0x3f, r0	; 63
    1cf4:	cd bf       	out	0x3d, r28	; 61
    1cf6:	f8 2e       	mov	r15, r24
    1cf8:	e9 2e       	mov	r14, r25
    1cfa:	9b 01       	movw	r18, r22
    1cfc:	6a 01       	movw	r12, r20
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1cfe:	04 e6       	ldi	r16, 0x64	; 100
    1d00:	10 e0       	ldi	r17, 0x00	; 0
    1d02:	cb 01       	movw	r24, r22
    1d04:	b8 01       	movw	r22, r16
    1d06:	0e 94 b9 14 	call	0x2972	; 0x2972 <__divmodhi4>
    1d0a:	46 2f       	mov	r20, r22
    1d0c:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
    1d0e:	ea e0       	ldi	r30, 0x0A	; 10
    1d10:	f0 e0       	ldi	r31, 0x00	; 0
    1d12:	c9 01       	movw	r24, r18
    1d14:	bf 01       	movw	r22, r30
    1d16:	0e 94 b9 14 	call	0x2972	; 0x2972 <__divmodhi4>
    1d1a:	cb 01       	movw	r24, r22
    1d1c:	bf 01       	movw	r22, r30
    1d1e:	0e 94 b9 14 	call	0x2972	; 0x2972 <__divmodhi4>
    1d22:	38 2f       	mov	r19, r24
    1d24:	30 5d       	subi	r19, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
    1d26:	c6 01       	movw	r24, r12
    1d28:	b8 01       	movw	r22, r16
    1d2a:	0e 94 b9 14 	call	0x2972	; 0x2972 <__divmodhi4>
    1d2e:	60 5d       	subi	r22, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
    1d30:	40 33       	cpi	r20, 0x30	; 48
    1d32:	21 f4       	brne	.+8      	; 0x1d3c <display_make_display_line_motor_temp+0x66>
		pos_1a=' ';
		if(pos_2a=='0'){
    1d34:	30 33       	cpi	r19, 0x30	; 48
    1d36:	21 f0       	breq	.+8      	; 0x1d40 <display_make_display_line_motor_temp+0x6a>
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1d38:	80 e2       	ldi	r24, 0x20	; 32
    1d3a:	04 c0       	rjmp	.+8      	; 0x1d44 <display_make_display_line_motor_temp+0x6e>
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1d3c:	84 2f       	mov	r24, r20
    1d3e:	02 c0       	rjmp	.+4      	; 0x1d44 <display_make_display_line_motor_temp+0x6e>
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
		if(pos_2a=='0'){
			pos_2a=' ';			
    1d40:	30 e2       	ldi	r19, 0x20	; 32
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1d42:	80 e2       	ldi	r24, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
    1d44:	60 33       	cpi	r22, 0x30	; 48
    1d46:	09 f4       	brne	.+2      	; 0x1d4a <display_make_display_line_motor_temp+0x74>
			pos_1b=' ';
    1d48:	60 e2       	ldi	r22, 0x20	; 32
				pos_2b=' ';
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS1_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
    1d4a:	20 e2       	ldi	r18, 0x20	; 32
    1d4c:	29 83       	std	Y+1, r18	; 0x01
    1d4e:	8a 83       	std	Y+2, r24	; 0x02
    1d50:	3b 83       	std	Y+3, r19	; 0x03
    1d52:	4c 83       	std	Y+4, r20	; 0x04
    1d54:	40 eb       	ldi	r20, 0xB0	; 176
    1d56:	4d 83       	std	Y+5, r20	; 0x05
    1d58:	33 e4       	ldi	r19, 0x43	; 67
    1d5a:	3e 83       	std	Y+6, r19	; 0x06
    1d5c:	2f 83       	std	Y+7, r18	; 0x07
    1d5e:	28 87       	std	Y+8, r18	; 0x08
    1d60:	29 87       	std	Y+9, r18	; 0x09
    1d62:	2a 87       	std	Y+10, r18	; 0x0a
    1d64:	2b 87       	std	Y+11, r18	; 0x0b
    1d66:	2c 87       	std	Y+12, r18	; 0x0c
    1d68:	2d 87       	std	Y+13, r18	; 0x0d
    1d6a:	2e 87       	std	Y+14, r18	; 0x0e
    1d6c:	6f 87       	std	Y+15, r22	; 0x0f
    1d6e:	68 8b       	std	Y+16, r22	; 0x10
    1d70:	c6 01       	movw	r24, r12
    1d72:	6a e0       	ldi	r22, 0x0A	; 10
    1d74:	70 e0       	ldi	r23, 0x00	; 0
    1d76:	0e 94 b9 14 	call	0x2972	; 0x2972 <__divmodhi4>
    1d7a:	80 5d       	subi	r24, 0xD0	; 208
    1d7c:	89 8b       	std	Y+17, r24	; 0x11
    1d7e:	4a 8b       	std	Y+18, r20	; 0x12
    1d80:	3b 8b       	std	Y+19, r19	; 0x13
    1d82:	2c 8b       	std	Y+20, r18	; 0x14
	memcpy(dpl,dpl_volt,20);
    1d84:	ef 2d       	mov	r30, r15
    1d86:	fe 2d       	mov	r31, r14
    1d88:	de 01       	movw	r26, r28
    1d8a:	11 96       	adiw	r26, 0x01	; 1
    1d8c:	84 e1       	ldi	r24, 0x14	; 20
    1d8e:	0d 90       	ld	r0, X+
    1d90:	01 92       	st	Z+, r0
    1d92:	81 50       	subi	r24, 0x01	; 1
    1d94:	e1 f7       	brne	.-8      	; 0x1d8e <display_make_display_line_motor_temp+0xb8>
	
} /*end display_make_display_line_motor_temp*/
    1d96:	64 96       	adiw	r28, 0x14	; 20
    1d98:	0f b6       	in	r0, 0x3f	; 63
    1d9a:	f8 94       	cli
    1d9c:	de bf       	out	0x3e, r29	; 62
    1d9e:	0f be       	out	0x3f, r0	; 63
    1da0:	cd bf       	out	0x3d, r28	; 61
    1da2:	df 91       	pop	r29
    1da4:	cf 91       	pop	r28
    1da6:	1f 91       	pop	r17
    1da8:	0f 91       	pop	r16
    1daa:	ff 90       	pop	r15
    1dac:	ef 90       	pop	r14
    1dae:	df 90       	pop	r13
    1db0:	cf 90       	pop	r12
    1db2:	08 95       	ret

00001db4 <display_write_data>:
					 'A','B','C','D','E','F','G','H','I','J'};




void display_write_data(uint8_t data){
    1db4:	cf 93       	push	r28
    1db6:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    1db8:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_DATA);
    1dba:	8a ef       	ldi	r24, 0xFA	; 250
    1dbc:	0e 94 de 12 	call	0x25bc	; 0x25bc <spi_putchar>
	spi_putchar(data);
    1dc0:	8c 2f       	mov	r24, r28
    1dc2:	0e 94 de 12 	call	0x25bc	; 0x25bc <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1dc6:	28 9a       	sbi	0x05, 0	; 5
}
    1dc8:	cf 91       	pop	r28
    1dca:	08 95       	ret

00001dcc <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    1dcc:	cf 93       	push	r28
    1dce:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    1dd0:	28 98       	cbi	0x05, 0	; 5
	spi_putchar(START_BITS_WRITE_INSTRUCTION);
    1dd2:	88 ef       	ldi	r24, 0xF8	; 248
    1dd4:	0e 94 de 12 	call	0x25bc	; 0x25bc <spi_putchar>
	spi_putchar(inst);
    1dd8:	8c 2f       	mov	r24, r28
    1dda:	0e 94 de 12 	call	0x25bc	; 0x25bc <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    1dde:	28 9a       	sbi	0x05, 0	; 5
}
    1de0:	cf 91       	pop	r28
    1de2:	08 95       	ret

00001de4 <display_write_display_lines>:

void display_write_display_lines(display_line_t s1,display_line_t s2){
    1de4:	ef 92       	push	r14
    1de6:	ff 92       	push	r15
    1de8:	0f 93       	push	r16
    1dea:	1f 93       	push	r17
    1dec:	cf 93       	push	r28
    1dee:	df 93       	push	r29
    1df0:	d8 2f       	mov	r29, r24
    1df2:	c9 2f       	mov	r28, r25
    1df4:	f6 2e       	mov	r15, r22
    1df6:	e7 2e       	mov	r14, r23
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    1df8:	82 e0       	ldi	r24, 0x02	; 2
    1dfa:	0e 94 e6 0e 	call	0x1dcc	; 0x1dcc <display_write_instruction>
    1dfe:	0d 2f       	mov	r16, r29
    1e00:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    1e02:	c0 e0       	ldi	r28, 0x00	; 0
    1e04:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    1e06:	f8 01       	movw	r30, r16
    1e08:	81 91       	ld	r24, Z+
    1e0a:	8f 01       	movw	r16, r30
    1e0c:	0e 94 da 0e 	call	0x1db4	; 0x1db4 <display_write_data>
}

void display_write_display_lines(display_line_t s1,display_line_t s2){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    1e10:	21 96       	adiw	r28, 0x01	; 1
    1e12:	c4 31       	cpi	r28, 0x14	; 20
    1e14:	d1 05       	cpc	r29, r1
    1e16:	b9 f7       	brne	.-18     	; 0x1e06 <display_write_display_lines+0x22>
    1e18:	c4 e1       	ldi	r28, 0x14	; 20
    1e1a:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    1e1c:	84 e1       	ldi	r24, 0x14	; 20
    1e1e:	0e 94 e6 0e 	call	0x1dcc	; 0x1dcc <display_write_instruction>
    1e22:	21 97       	sbiw	r28, 0x01	; 1
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
	}
	
	for(int i=0;i<20;i++){
    1e24:	d9 f7       	brne	.-10     	; 0x1e1c <display_write_display_lines+0x38>
    1e26:	0f 2d       	mov	r16, r15
    1e28:	1e 2d       	mov	r17, r14
    1e2a:	c0 e0       	ldi	r28, 0x00	; 0
    1e2c:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
		display_write_data(s2[i]);
    1e2e:	f8 01       	movw	r30, r16
    1e30:	81 91       	ld	r24, Z+
    1e32:	8f 01       	movw	r16, r30
    1e34:	0e 94 da 0e 	call	0x1db4	; 0x1db4 <display_write_data>
	
	for(int i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
    1e38:	21 96       	adiw	r28, 0x01	; 1
    1e3a:	c4 31       	cpi	r28, 0x14	; 20
    1e3c:	d1 05       	cpc	r29, r1
    1e3e:	b9 f7       	brne	.-18     	; 0x1e2e <display_write_display_lines+0x4a>
		display_write_data(s2[i]);
	}	
}
    1e40:	df 91       	pop	r29
    1e42:	cf 91       	pop	r28
    1e44:	1f 91       	pop	r17
    1e46:	0f 91       	pop	r16
    1e48:	ff 90       	pop	r15
    1e4a:	ef 90       	pop	r14
    1e4c:	08 95       	ret

00001e4e <display_update>:
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
	
	
}

void display_update(uint8_t request_id, uint8_t value1,uint8_t value2,uint8_t value3, uint8_t value4, uint8_t value5){
    1e4e:	cf 93       	push	r28
    1e50:	df 93       	push	r29
	char * dpl=display_line_blank;
	
	switch(request_id){
    1e52:	86 30       	cpi	r24, 0x06	; 6
    1e54:	09 f4       	brne	.+2      	; 0x1e58 <display_update+0xa>
    1e56:	75 c0       	rjmp	.+234    	; 0x1f42 <display_update+0xf4>
    1e58:	87 30       	cpi	r24, 0x07	; 7
    1e5a:	90 f4       	brcc	.+36     	; 0x1e80 <display_update+0x32>
    1e5c:	82 30       	cpi	r24, 0x02	; 2
    1e5e:	09 f4       	brne	.+2      	; 0x1e62 <display_update+0x14>
    1e60:	48 c0       	rjmp	.+144    	; 0x1ef2 <display_update+0xa4>
    1e62:	83 30       	cpi	r24, 0x03	; 3
    1e64:	30 f4       	brcc	.+12     	; 0x1e72 <display_update+0x24>
    1e66:	88 23       	and	r24, r24
    1e68:	09 f1       	breq	.+66     	; 0x1eac <display_update+0x5e>
    1e6a:	81 30       	cpi	r24, 0x01	; 1
    1e6c:	09 f0       	breq	.+2      	; 0x1e70 <display_update+0x22>
    1e6e:	c9 c0       	rjmp	.+402    	; 0x2002 <display_update+0x1b4>
    1e70:	34 c0       	rjmp	.+104    	; 0x1eda <display_update+0x8c>
    1e72:	84 30       	cpi	r24, 0x04	; 4
    1e74:	09 f4       	brne	.+2      	; 0x1e78 <display_update+0x2a>
    1e76:	59 c0       	rjmp	.+178    	; 0x1f2a <display_update+0xdc>
    1e78:	85 30       	cpi	r24, 0x05	; 5
    1e7a:	08 f0       	brcs	.+2      	; 0x1e7e <display_update+0x30>
    1e7c:	6f c0       	rjmp	.+222    	; 0x1f5c <display_update+0x10e>
    1e7e:	47 c0       	rjmp	.+142    	; 0x1f0e <display_update+0xc0>
    1e80:	8a 30       	cpi	r24, 0x0A	; 10
    1e82:	09 f4       	brne	.+2      	; 0x1e86 <display_update+0x38>
    1e84:	9c c0       	rjmp	.+312    	; 0x1fbe <display_update+0x170>
    1e86:	8b 30       	cpi	r24, 0x0B	; 11
    1e88:	38 f4       	brcc	.+14     	; 0x1e98 <display_update+0x4a>
    1e8a:	88 30       	cpi	r24, 0x08	; 8
    1e8c:	09 f4       	brne	.+2      	; 0x1e90 <display_update+0x42>
    1e8e:	73 c0       	rjmp	.+230    	; 0x1f76 <display_update+0x128>
    1e90:	89 30       	cpi	r24, 0x09	; 9
    1e92:	08 f0       	brcs	.+2      	; 0x1e96 <display_update+0x48>
    1e94:	88 c0       	rjmp	.+272    	; 0x1fa6 <display_update+0x158>
    1e96:	7b c0       	rjmp	.+246    	; 0x1f8e <display_update+0x140>
    1e98:	8d 30       	cpi	r24, 0x0D	; 13
    1e9a:	09 f4       	brne	.+2      	; 0x1e9e <display_update+0x50>
    1e9c:	9c c0       	rjmp	.+312    	; 0x1fd6 <display_update+0x188>
    1e9e:	8e 30       	cpi	r24, 0x0E	; 14
    1ea0:	09 f4       	brne	.+2      	; 0x1ea4 <display_update+0x56>
    1ea2:	a5 c0       	rjmp	.+330    	; 0x1fee <display_update+0x1a0>
    1ea4:	8c 30       	cpi	r24, 0x0C	; 12
    1ea6:	09 f0       	breq	.+2      	; 0x1eaa <display_update+0x5c>
    1ea8:	ac c0       	rjmp	.+344    	; 0x2002 <display_update+0x1b4>
    1eaa:	0b c0       	rjmp	.+22     	; 0x1ec2 <display_update+0x74>
		case DISPLAY_MENU_HOME:
				display_make_display_line_blank(dpl);
    1eac:	c4 e6       	ldi	r28, 0x64	; 100
    1eae:	d1 e0       	ldi	r29, 0x01	; 1
    1eb0:	ce 01       	movw	r24, r28
    1eb2:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <display_make_display_line_blank>
				display_write_display_lines(display_line_home,dpl);
    1eb6:	8c e7       	ldi	r24, 0x7C	; 124
    1eb8:	92 e0       	ldi	r25, 0x02	; 2
    1eba:	be 01       	movw	r22, r28
    1ebc:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <display_write_display_lines>
			break;
    1ec0:	a0 c0       	rjmp	.+320    	; 0x2002 <display_update+0x1b4>
		case DISPLAY_MENU_ERROR:
				display_make_display_line_error(dpl,value1);
    1ec2:	c4 e6       	ldi	r28, 0x64	; 100
    1ec4:	d1 e0       	ldi	r29, 0x01	; 1
    1ec6:	ce 01       	movw	r24, r28
    1ec8:	70 e0       	ldi	r23, 0x00	; 0
    1eca:	0e 94 b0 0d 	call	0x1b60	; 0x1b60 <display_make_display_line_error>
				display_write_display_lines(display_line_error,dpl);
    1ece:	88 e6       	ldi	r24, 0x68	; 104
    1ed0:	92 e0       	ldi	r25, 0x02	; 2
    1ed2:	be 01       	movw	r22, r28
    1ed4:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <display_write_display_lines>
			break;
    1ed8:	94 c0       	rjmp	.+296    	; 0x2002 <display_update+0x1b4>
		case DISPLAY_MENU_SOC:
				display_make_display_line_percent(dpl,value1);
    1eda:	c4 e6       	ldi	r28, 0x64	; 100
    1edc:	d1 e0       	ldi	r29, 0x01	; 1
    1ede:	ce 01       	movw	r24, r28
    1ee0:	70 e0       	ldi	r23, 0x00	; 0
    1ee2:	0e 94 4f 0c 	call	0x189e	; 0x189e <display_make_display_line_percent>
				display_write_display_lines(display_line_soc,dpl);
    1ee6:	84 e5       	ldi	r24, 0x54	; 84
    1ee8:	92 e0       	ldi	r25, 0x02	; 2
    1eea:	be 01       	movw	r22, r28
    1eec:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <display_write_display_lines>
			break;
    1ef0:	88 c0       	rjmp	.+272    	; 0x2002 <display_update+0x1b4>
		case DISPLAY_MENU_MIN_AV_MAX_VOLT:
				display_make_display_line_min_av_max_volt(dpl,value1,value2,value3);
    1ef2:	c4 e6       	ldi	r28, 0x64	; 100
    1ef4:	d1 e0       	ldi	r29, 0x01	; 1
    1ef6:	ce 01       	movw	r24, r28
    1ef8:	70 e0       	ldi	r23, 0x00	; 0
    1efa:	50 e0       	ldi	r21, 0x00	; 0
    1efc:	30 e0       	ldi	r19, 0x00	; 0
    1efe:	0e 94 83 0c 	call	0x1906	; 0x1906 <display_make_display_line_min_av_max_volt>
				display_write_display_lines(display_line_min_cv_max,dpl);
    1f02:	80 e4       	ldi	r24, 0x40	; 64
    1f04:	92 e0       	ldi	r25, 0x02	; 2
    1f06:	be 01       	movw	r22, r28
    1f08:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <display_write_display_lines>
			break;
    1f0c:	7a c0       	rjmp	.+244    	; 0x2002 <display_update+0x1b4>
		case DISPLAY_MENU_MIN_AV_MAX_TEMP:
				display_make_display_line_min_av_max_temp(dpl,value1,value2,value3);
    1f0e:	c4 e6       	ldi	r28, 0x64	; 100
    1f10:	d1 e0       	ldi	r29, 0x01	; 1
    1f12:	ce 01       	movw	r24, r28
    1f14:	70 e0       	ldi	r23, 0x00	; 0
    1f16:	50 e0       	ldi	r21, 0x00	; 0
    1f18:	30 e0       	ldi	r19, 0x00	; 0
    1f1a:	0e 94 3f 0d 	call	0x1a7e	; 0x1a7e <display_make_display_line_min_av_max_temp>
				display_write_display_lines(display_line_cel_temp,dpl);
    1f1e:	8c e2       	ldi	r24, 0x2C	; 44
    1f20:	92 e0       	ldi	r25, 0x02	; 2
    1f22:	be 01       	movw	r22, r28
    1f24:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <display_write_display_lines>
			break;
    1f28:	6c c0       	rjmp	.+216    	; 0x2002 <display_update+0x1b4>
		case DISPLAY_MENU_LV_VOLTAGE:
				display_make_display_line_lv_voltage(dpl,value1);
    1f2a:	c4 e6       	ldi	r28, 0x64	; 100
    1f2c:	d1 e0       	ldi	r29, 0x01	; 1
    1f2e:	ce 01       	movw	r24, r28
    1f30:	70 e0       	ldi	r23, 0x00	; 0
    1f32:	0e 94 87 0d 	call	0x1b0e	; 0x1b0e <display_make_display_line_lv_voltage>
				display_write_display_lines(display_line_lv_voltage,dpl);
    1f36:	88 e1       	ldi	r24, 0x18	; 24
    1f38:	92 e0       	ldi	r25, 0x02	; 2
    1f3a:	be 01       	movw	r22, r28
    1f3c:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <display_write_display_lines>
			break;
    1f40:	60 c0       	rjmp	.+192    	; 0x2002 <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_TEMP_REAR:
				display_make_display_line_motor_temp(dpl,value1,value2);
    1f42:	c4 e6       	ldi	r28, 0x64	; 100
    1f44:	d1 e0       	ldi	r29, 0x01	; 1
    1f46:	ce 01       	movw	r24, r28
    1f48:	70 e0       	ldi	r23, 0x00	; 0
    1f4a:	50 e0       	ldi	r21, 0x00	; 0
    1f4c:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_rear,dpl);
    1f50:	88 ec       	ldi	r24, 0xC8	; 200
    1f52:	91 e0       	ldi	r25, 0x01	; 1
    1f54:	be 01       	movw	r22, r28
    1f56:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <display_write_display_lines>
			break;
    1f5a:	53 c0       	rjmp	.+166    	; 0x2002 <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_TEMP_FRONT:
				display_make_display_line_motor_temp(dpl,value1,value2);
    1f5c:	c4 e6       	ldi	r28, 0x64	; 100
    1f5e:	d1 e0       	ldi	r29, 0x01	; 1
    1f60:	ce 01       	movw	r24, r28
    1f62:	70 e0       	ldi	r23, 0x00	; 0
    1f64:	50 e0       	ldi	r21, 0x00	; 0
    1f66:	0e 94 6b 0e 	call	0x1cd6	; 0x1cd6 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_front,dpl);
    1f6a:	8c ed       	ldi	r24, 0xDC	; 220
    1f6c:	91 e0       	ldi	r25, 0x01	; 1
    1f6e:	be 01       	movw	r22, r28
    1f70:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <display_write_display_lines>
			break;
    1f74:	46 c0       	rjmp	.+140    	; 0x2002 <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_POWER_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    1f76:	c4 e6       	ldi	r28, 0x64	; 100
    1f78:	d1 e0       	ldi	r29, 0x01	; 1
    1f7a:	ce 01       	movw	r24, r28
    1f7c:	70 e0       	ldi	r23, 0x00	; 0
    1f7e:	0e 94 cb 0c 	call	0x1996	; 0x1996 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_rear,dpl);
    1f82:	80 ef       	ldi	r24, 0xF0	; 240
    1f84:	91 e0       	ldi	r25, 0x01	; 1
    1f86:	be 01       	movw	r22, r28
    1f88:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <display_write_display_lines>
			break;	
    1f8c:	3a c0       	rjmp	.+116    	; 0x2002 <display_update+0x1b4>
		case DISPLAY_MENU_MOTOR_POWER_FRONT:
				display_make_display_line_percent_bar(dpl,value1);
    1f8e:	c4 e6       	ldi	r28, 0x64	; 100
    1f90:	d1 e0       	ldi	r29, 0x01	; 1
    1f92:	ce 01       	movw	r24, r28
    1f94:	70 e0       	ldi	r23, 0x00	; 0
    1f96:	0e 94 cb 0c 	call	0x1996	; 0x1996 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_front,dpl);
    1f9a:	84 e0       	ldi	r24, 0x04	; 4
    1f9c:	92 e0       	ldi	r25, 0x02	; 2
    1f9e:	be 01       	movw	r22, r28
    1fa0:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <display_write_display_lines>
			break;
    1fa4:	2e c0       	rjmp	.+92     	; 0x2002 <display_update+0x1b4>
		case DISPLAY_MENU_TRACTION_CONTROL:
				display_make_display_line_percent_bar(dpl,value1);
    1fa6:	c4 e6       	ldi	r28, 0x64	; 100
    1fa8:	d1 e0       	ldi	r29, 0x01	; 1
    1faa:	ce 01       	movw	r24, r28
    1fac:	70 e0       	ldi	r23, 0x00	; 0
    1fae:	0e 94 cb 0c 	call	0x1996	; 0x1996 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_traction_control,dpl);
    1fb2:	84 eb       	ldi	r24, 0xB4	; 180
    1fb4:	91 e0       	ldi	r25, 0x01	; 1
    1fb6:	be 01       	movw	r22, r28
    1fb8:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <display_write_display_lines>
			break;				
    1fbc:	22 c0       	rjmp	.+68     	; 0x2002 <display_update+0x1b4>
		case DISPLAY_MENU_TORQUE_VECTORING:
				display_make_display_line_percent_bar(dpl,value1);
    1fbe:	c4 e6       	ldi	r28, 0x64	; 100
    1fc0:	d1 e0       	ldi	r29, 0x01	; 1
    1fc2:	ce 01       	movw	r24, r28
    1fc4:	70 e0       	ldi	r23, 0x00	; 0
    1fc6:	0e 94 cb 0c 	call	0x1996	; 0x1996 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_torque_vectoring,dpl);		
    1fca:	80 ea       	ldi	r24, 0xA0	; 160
    1fcc:	91 e0       	ldi	r25, 0x01	; 1
    1fce:	be 01       	movw	r22, r28
    1fd0:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <display_write_display_lines>
				break;
    1fd4:	16 c0       	rjmp	.+44     	; 0x2002 <display_update+0x1b4>
		case DISPLAY_MENU_BUTTON_TEST:
				display_make_display_line_button_test(dpl,value1);
    1fd6:	c4 e6       	ldi	r28, 0x64	; 100
    1fd8:	d1 e0       	ldi	r29, 0x01	; 1
    1fda:	ce 01       	movw	r24, r28
    1fdc:	70 e0       	ldi	r23, 0x00	; 0
    1fde:	0e 94 40 0e 	call	0x1c80	; 0x1c80 <display_make_display_line_button_test>
				display_write_display_lines(display_line_buttons_pressed,dpl);
    1fe2:	88 e7       	ldi	r24, 0x78	; 120
    1fe4:	91 e0       	ldi	r25, 0x01	; 1
    1fe6:	be 01       	movw	r22, r28
    1fe8:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <display_write_display_lines>
			break;
    1fec:	0a c0       	rjmp	.+20     	; 0x2002 <display_update+0x1b4>
		case DISPLAY_MENU_TSAL:
				display_make_display_line_blank(dpl);
    1fee:	c4 e6       	ldi	r28, 0x64	; 100
    1ff0:	d1 e0       	ldi	r29, 0x01	; 1
    1ff2:	ce 01       	movw	r24, r28
    1ff4:	0e 94 46 0e 	call	0x1c8c	; 0x1c8c <display_make_display_line_blank>
				display_write_display_lines(display_line_tsal,dpl);
    1ff8:	80 e5       	ldi	r24, 0x50	; 80
    1ffa:	91 e0       	ldi	r25, 0x01	; 1
    1ffc:	be 01       	movw	r22, r28
    1ffe:	0e 94 f2 0e 	call	0x1de4	; 0x1de4 <display_write_display_lines>
			break;
		default:
			break;		
	}/* end switch */
}/* end display update */
    2002:	df 91       	pop	r29
    2004:	cf 91       	pop	r28
    2006:	08 95       	ret

00002008 <display_init>:
		display_write_data(s2[i]);
	}	
}


void display_init(void){
    2008:	ef 92       	push	r14
    200a:	0f 93       	push	r16
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_3|SPI_CLKIO_BY_64);
    200c:	8e e1       	ldi	r24, 0x1E	; 30
    200e:	0e 94 c8 12 	call	0x2590	; 0x2590 <spi_init>
	Spi_disable_it();	
    2012:	8c b5       	in	r24, 0x2c	; 44
    2014:	8f 77       	andi	r24, 0x7F	; 127
    2016:	8c bd       	out	0x2c, r24	; 44
	Spi_select_master_mode();
    2018:	8c b5       	in	r24, 0x2c	; 44
    201a:	80 61       	ori	r24, 0x10	; 16
    201c:	8c bd       	out	0x2c, r24	; 44

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    201e:	10 92 f1 03 	sts	0x03F1, r1
	
	
	/*toggle button init */
	SPI_START_DDR|=(1<<SPI_START_PIN);
    2022:	20 9a       	sbi	0x04, 0	; 4
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2024:	28 9a       	sbi	0x05, 0	; 5
	
	/* turn display on */
	display_write_instruction(INSTRUCTION_DISPLAY_ON);
    2026:	8c e0       	ldi	r24, 0x0C	; 12
    2028:	0e 94 e6 0e 	call	0x1dcc	; 0x1dcc <display_write_instruction>
	
	/* set brigthness to max*/
	display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    202c:	88 e3       	ldi	r24, 0x38	; 56
    202e:	0e 94 e6 0e 	call	0x1dcc	; 0x1dcc <display_write_instruction>

	/* set menu to home */
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0);
    2032:	80 e0       	ldi	r24, 0x00	; 0
    2034:	60 e0       	ldi	r22, 0x00	; 0
    2036:	40 e0       	ldi	r20, 0x00	; 0
    2038:	20 e0       	ldi	r18, 0x00	; 0
    203a:	00 e0       	ldi	r16, 0x00	; 0
    203c:	ee 24       	eor	r14, r14
    203e:	0e 94 27 0f 	call	0x1e4e	; 0x1e4e <display_update>
	
	
}
    2042:	0f 91       	pop	r16
    2044:	ef 90       	pop	r14
    2046:	08 95       	ret

00002048 <display_set_display_string>:
			break;		
	}/* end switch */
}/* end display update */

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    2048:	e8 2f       	mov	r30, r24
    204a:	f9 2f       	mov	r31, r25
    204c:	af ea       	ldi	r26, 0xAF	; 175
    204e:	b3 e0       	ldi	r27, 0x03	; 3
    2050:	84 e1       	ldi	r24, 0x14	; 20
    2052:	0d 90       	ld	r0, X+
    2054:	01 92       	st	Z+, r0
    2056:	81 50       	subi	r24, 0x01	; 1
    2058:	e1 f7       	brne	.-8      	; 0x2052 <display_set_display_string+0xa>
}/* end display_set_display_string*/
    205a:	08 95       	ret

0000205c <display_up>:
	display_line_t blank={' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,blank,20);
}

void display_up( void )
{
    205c:	ef 92       	push	r14
    205e:	0f 93       	push	r16
	selected_menu++;
    2060:	80 91 f1 03 	lds	r24, 0x03F1
    2064:	8f 5f       	subi	r24, 0xFF	; 255
	selected_menu%=(DISPLAY_MENU_NUMBER);
    2066:	6b e0       	ldi	r22, 0x0B	; 11
    2068:	0e 94 ad 14 	call	0x295a	; 0x295a <__udivmodqi4>
    206c:	89 2f       	mov	r24, r25
    206e:	90 93 f1 03 	sts	0x03F1, r25
	display_update(selected_menu,0,0,0,0,0);
    2072:	60 e0       	ldi	r22, 0x00	; 0
    2074:	40 e0       	ldi	r20, 0x00	; 0
    2076:	20 e0       	ldi	r18, 0x00	; 0
    2078:	00 e0       	ldi	r16, 0x00	; 0
    207a:	ee 24       	eor	r14, r14
    207c:	0e 94 27 0f 	call	0x1e4e	; 0x1e4e <display_update>

}
    2080:	0f 91       	pop	r16
    2082:	ef 90       	pop	r14
    2084:	08 95       	ret

00002086 <display_down>:

void display_down( void )
{
    2086:	ef 92       	push	r14
    2088:	0f 93       	push	r16
	selected_menu--;
    208a:	80 91 f1 03 	lds	r24, 0x03F1
    208e:	81 50       	subi	r24, 0x01	; 1
    2090:	80 93 f1 03 	sts	0x03F1, r24
	if(selected_menu==0){
    2094:	88 23       	and	r24, r24
    2096:	19 f4       	brne	.+6      	; 0x209e <display_down+0x18>
		selected_menu=DISPLAY_MENU_NUMBER;
    2098:	8b e0       	ldi	r24, 0x0B	; 11
    209a:	80 93 f1 03 	sts	0x03F1, r24
	}
	display_update(selected_menu,0,0,0,0,0);
    209e:	80 91 f1 03 	lds	r24, 0x03F1
    20a2:	60 e0       	ldi	r22, 0x00	; 0
    20a4:	40 e0       	ldi	r20, 0x00	; 0
    20a6:	20 e0       	ldi	r18, 0x00	; 0
    20a8:	00 e0       	ldi	r16, 0x00	; 0
    20aa:	ee 24       	eor	r14, r14
    20ac:	0e 94 27 0f 	call	0x1e4e	; 0x1e4e <display_update>

}
    20b0:	0f 91       	pop	r16
    20b2:	ef 90       	pop	r14
    20b4:	08 95       	ret

000020b6 <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    20b6:	90 93 5b 03 	sts	0x035B, r25
    20ba:	80 93 5a 03 	sts	0x035A, r24
	CheckWDT();
    20be:	0e 94 a3 14 	call	0x2946	; 0x2946 <CheckWDT>
}
    20c2:	08 95       	ret

000020c4 <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    20c4:	e0 91 5a 03 	lds	r30, 0x035A
    20c8:	f0 91 5b 03 	lds	r31, 0x035B
    20cc:	90 81       	ld	r25, Z
    20ce:	89 2b       	or	r24, r25
    20d0:	80 83       	st	Z, r24
}
    20d2:	08 95       	ret

000020d4 <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    20d4:	e0 91 5a 03 	lds	r30, 0x035A
    20d8:	f0 91 5b 03 	lds	r31, 0x035B
    20dc:	10 82       	st	Z, r1
    20de:	08 95       	ret

000020e0 <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    20e0:	10 92 70 04 	sts	0x0470, r1
	event_queue_tail=0;
    20e4:	10 92 71 04 	sts	0x0471, r1
}
    20e8:	08 95       	ret

000020ea <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    20ea:	cf 93       	push	r28
    20ec:	df 93       	push	r29
    20ee:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    20f0:	c0 91 70 04 	lds	r28, 0x0470
    20f4:	d0 e0       	ldi	r29, 0x00	; 0
    20f6:	ce 01       	movw	r24, r28
    20f8:	01 96       	adiw	r24, 0x01	; 1
    20fa:	60 e1       	ldi	r22, 0x10	; 16
    20fc:	70 e0       	ldi	r23, 0x00	; 0
    20fe:	0e 94 b9 14 	call	0x2972	; 0x2972 <__divmodhi4>
    2102:	40 91 71 04 	lds	r20, 0x0471
    2106:	50 e0       	ldi	r21, 0x00	; 0
    2108:	84 17       	cp	r24, r20
    210a:	95 07       	cpc	r25, r21
    210c:	31 f0       	breq	.+12     	; 0x211a <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    210e:	c0 5a       	subi	r28, 0xA0	; 160
    2110:	db 4f       	sbci	r29, 0xFB	; 251
    2112:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    2114:	80 93 70 04 	sts	0x0470, r24
    2118:	03 c0       	rjmp	.+6      	; 0x2120 <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    211a:	88 e0       	ldi	r24, 0x08	; 8
    211c:	0e 94 62 10 	call	0x20c4	; 0x20c4 <AddError>
	}
}
    2120:	df 91       	pop	r29
    2122:	cf 91       	pop	r28
    2124:	08 95       	ret

00002126 <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    2126:	80 91 71 04 	lds	r24, 0x0471
    212a:	90 91 70 04 	lds	r25, 0x0470
    212e:	98 17       	cp	r25, r24
    2130:	31 f0       	breq	.+12     	; 0x213e <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    2132:	e0 e6       	ldi	r30, 0x60	; 96
    2134:	f4 e0       	ldi	r31, 0x04	; 4
    2136:	e8 0f       	add	r30, r24
    2138:	f1 1d       	adc	r31, r1
    213a:	80 81       	ld	r24, Z
    213c:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    213e:	8a e0       	ldi	r24, 0x0A	; 10
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    2140:	08 95       	ret

00002142 <Dashboard>:


void Dashboard(void){
    2142:	ef 92       	push	r14
    2144:	0f 93       	push	r16
    2146:	cf 93       	push	r28
    2148:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    214a:	80 91 71 04 	lds	r24, 0x0471
    214e:	e0 e6       	ldi	r30, 0x60	; 96
    2150:	f4 e0       	ldi	r31, 0x04	; 4
    2152:	e8 0f       	add	r30, r24
    2154:	f1 1d       	adc	r31, r1
    2156:	80 81       	ld	r24, Z
    2158:	86 30       	cpi	r24, 0x06	; 6
    215a:	09 f4       	brne	.+2      	; 0x215e <Dashboard+0x1c>
    215c:	46 c0       	rjmp	.+140    	; 0x21ea <Dashboard+0xa8>
    215e:	87 30       	cpi	r24, 0x07	; 7
    2160:	48 f4       	brcc	.+18     	; 0x2174 <Dashboard+0x32>
    2162:	81 30       	cpi	r24, 0x01	; 1
    2164:	09 f4       	brne	.+2      	; 0x2168 <Dashboard+0x26>
    2166:	3e c0       	rjmp	.+124    	; 0x21e4 <Dashboard+0xa2>
    2168:	81 30       	cpi	r24, 0x01	; 1
    216a:	70 f0       	brcs	.+28     	; 0x2188 <Dashboard+0x46>
    216c:	84 30       	cpi	r24, 0x04	; 4
    216e:	09 f0       	breq	.+2      	; 0x2172 <Dashboard+0x30>
    2170:	75 c0       	rjmp	.+234    	; 0x225c <Dashboard+0x11a>
    2172:	22 c0       	rjmp	.+68     	; 0x21b8 <Dashboard+0x76>
    2174:	88 30       	cpi	r24, 0x08	; 8
    2176:	09 f4       	brne	.+2      	; 0x217a <Dashboard+0x38>
    2178:	60 c0       	rjmp	.+192    	; 0x223a <Dashboard+0xf8>
    217a:	88 30       	cpi	r24, 0x08	; 8
    217c:	08 f4       	brcc	.+2      	; 0x2180 <Dashboard+0x3e>
    217e:	5a c0       	rjmp	.+180    	; 0x2234 <Dashboard+0xf2>
    2180:	89 30       	cpi	r24, 0x09	; 9
    2182:	09 f0       	breq	.+2      	; 0x2186 <Dashboard+0x44>
    2184:	6b c0       	rjmp	.+214    	; 0x225c <Dashboard+0x11a>
    2186:	5c c0       	rjmp	.+184    	; 0x2240 <Dashboard+0xfe>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    2188:	8c e5       	ldi	r24, 0x5C	; 92
    218a:	93 e0       	ldi	r25, 0x03	; 3
    218c:	6c e6       	ldi	r22, 0x6C	; 108
    218e:	73 e0       	ldi	r23, 0x03	; 3
    2190:	42 e0       	ldi	r20, 0x02	; 2
    2192:	55 e0       	ldi	r21, 0x05	; 5
    2194:	28 e0       	ldi	r18, 0x08	; 8
    2196:	0e 94 17 02 	call	0x42e	; 0x42e <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    219a:	c4 e7       	ldi	r28, 0x74	; 116
    219c:	d3 e0       	ldi	r29, 0x03	; 3
    219e:	ce 01       	movw	r24, r28
    21a0:	64 e8       	ldi	r22, 0x84	; 132
    21a2:	73 e0       	ldi	r23, 0x03	; 3
    21a4:	41 e0       	ldi	r20, 0x01	; 1
    21a6:	55 e0       	ldi	r21, 0x05	; 5
    21a8:	21 e0       	ldi	r18, 0x01	; 1
    21aa:	0e 94 17 02 	call	0x42e	; 0x42e <CANGetStruct>
			
			sei(); /* enable interrupts*/
    21ae:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    21b0:	ce 01       	movw	r24, r28
    21b2:	0e 94 28 02 	call	0x450	; 0x450 <CANStartRx>
			
			return;
    21b6:	52 c0       	rjmp	.+164    	; 0x225c <Dashboard+0x11a>
			


			//CAN Stuff
			//Fill TX Frame
			dashboard_10_data.dataStruct.ERRORCODE=0xFF;
    21b8:	8f ef       	ldi	r24, 0xFF	; 255
    21ba:	80 93 6c 03 	sts	0x036C, r24
			dashboard_10_data.dataStruct.REQUEST_ID=selected_menu;
    21be:	90 91 f1 03 	lds	r25, 0x03F1
    21c2:	90 93 6d 03 	sts	0x036D, r25
			dashboard_10_data.dataStruct.KEYS_1=0xFF;
    21c6:	80 93 6e 03 	sts	0x036E, r24
			dashboard_10_data.dataStruct.KEYS_2=0xFF;			
    21ca:	80 93 6f 03 	sts	0x036F, r24
			// Send tx Frame
			CANAddSendData(&dashboard_10_tx);
    21ce:	8c e5       	ldi	r24, 0x5C	; 92
    21d0:	93 e0       	ldi	r25, 0x03	; 3
    21d2:	0e 94 7b 02 	call	0x4f6	; 0x4f6 <CANAddSendData>
						
	
			//Led Update 
			led_state_set(led_state);
    21d6:	80 91 97 03 	lds	r24, 0x0397
    21da:	90 91 98 03 	lds	r25, 0x0398
    21de:	0e 94 29 12 	call	0x2452	; 0x2452 <led_state_set>
			uint8_t i=0;
			


			
		return;
    21e2:	3c c0       	rjmp	.+120    	; 0x225c <Dashboard+0x11a>
		break;
		case EVENT_50HZ:
			/* Multiplex */
			#if HAS_BUTTONS
				button_multiplex_cycle();	
    21e4:	0e 94 1c 01 	call	0x238	; 0x238 <button_multiplex_cycle>
				
					
			#endif	
			
		return;
    21e8:	39 c0       	rjmp	.+114    	; 0x225c <Dashboard+0x11a>
		break;
		case EVENT_4HZ:
	
		if(buzz_cycles!=0){
    21ea:	80 91 58 03 	lds	r24, 0x0358
    21ee:	88 23       	and	r24, r24
    21f0:	f1 f0       	breq	.+60     	; 0x222e <Dashboard+0xec>
			if(buzzer_count<=2){
    21f2:	80 91 59 03 	lds	r24, 0x0359
    21f6:	83 30       	cpi	r24, 0x03	; 3
    21f8:	40 f4       	brcc	.+16     	; 0x220a <Dashboard+0xc8>
				buzzer_off();
    21fa:	0e 94 ad 01 	call	0x35a	; 0x35a <buzzer_off>
				buzzer_count--;
    21fe:	80 91 59 03 	lds	r24, 0x0359
    2202:	81 50       	subi	r24, 0x01	; 1
    2204:	80 93 59 03 	sts	0x0359, r24
    2208:	03 c0       	rjmp	.+6      	; 0x2210 <Dashboard+0xce>
			}else{
				buzzer_count--;
    220a:	81 50       	subi	r24, 0x01	; 1
    220c:	80 93 59 03 	sts	0x0359, r24
			}
			if(buzzer_count==0){
    2210:	80 91 59 03 	lds	r24, 0x0359
    2214:	88 23       	and	r24, r24
    2216:	11 f5       	brne	.+68     	; 0x225c <Dashboard+0x11a>
				buzzer_count=4;
    2218:	84 e0       	ldi	r24, 0x04	; 4
    221a:	80 93 59 03 	sts	0x0359, r24
				buzzer_on();
    221e:	0e 94 ab 01 	call	0x356	; 0x356 <buzzer_on>
				buzz_cycles--;
    2222:	80 91 58 03 	lds	r24, 0x0358
    2226:	81 50       	subi	r24, 0x01	; 1
    2228:	80 93 58 03 	sts	0x0358, r24
    222c:	17 c0       	rjmp	.+46     	; 0x225c <Dashboard+0x11a>
			}
		}else{
			buzzer_off();
    222e:	0e 94 ad 01 	call	0x35a	; 0x35a <buzzer_off>
    2232:	14 c0       	rjmp	.+40     	; 0x225c <Dashboard+0x11a>
				
		return;
		break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    2234:	0e 94 cb 02 	call	0x596	; 0x596 <CANAbortCMD>
		return;
    2238:	11 c0       	rjmp	.+34     	; 0x225c <Dashboard+0x11a>
		break;
		case EVENT_CANTX:
			CANSendNext();
    223a:	0e 94 ac 02 	call	0x558	; 0x558 <CANSendNext>
		break;
    223e:	0e c0       	rjmp	.+28     	; 0x225c <Dashboard+0x11a>
		case EVENT_CANRX:
			// ToDo use RX to build display
			CANGetData(&dashboard_rx);
    2240:	84 e7       	ldi	r24, 0x74	; 116
    2242:	93 e0       	ldi	r25, 0x03	; 3
    2244:	0e 94 36 02 	call	0x46c	; 0x46c <CANGetData>
				display_update(DISPLAY_MENU_ERROR,ERROR_BAD_REQUEST_ID,0,0,0,0);
			}*/
			uint8_t id=dashboard_rx_general_data.dataStruct.REQUEST_ID;
			
			if(id=0xFF){
				buzzer_buzz_ready_to_drive();
    2248:	0e 94 af 01 	call	0x35e	; 0x35e <buzzer_buzz_ready_to_drive>
				display_update(DISPLAY_MENU_TSAL,0,0,0,0,0);
    224c:	8e e0       	ldi	r24, 0x0E	; 14
    224e:	60 e0       	ldi	r22, 0x00	; 0
    2250:	40 e0       	ldi	r20, 0x00	; 0
    2252:	20 e0       	ldi	r18, 0x00	; 0
    2254:	00 e0       	ldi	r16, 0x00	; 0
    2256:	ee 24       	eor	r14, r14
    2258:	0e 94 27 0f 	call	0x1e4e	; 0x1e4e <display_update>
		return;
		break;
		default:
		break;
	}
}
    225c:	df 91       	pop	r29
    225e:	cf 91       	pop	r28
    2260:	0f 91       	pop	r16
    2262:	ef 90       	pop	r14
    2264:	08 95       	ret

00002266 <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    2266:	90 91 70 04 	lds	r25, 0x0470
    226a:	80 91 71 04 	lds	r24, 0x0471
    226e:	98 17       	cp	r25, r24
    2270:	61 f0       	breq	.+24     	; 0x228a <EventHandleEvent+0x24>
		Dashboard();		
    2272:	0e 94 a1 10 	call	0x2142	; 0x2142 <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    2276:	80 91 71 04 	lds	r24, 0x0471
    227a:	90 e0       	ldi	r25, 0x00	; 0
    227c:	01 96       	adiw	r24, 0x01	; 1
    227e:	60 e1       	ldi	r22, 0x10	; 16
    2280:	70 e0       	ldi	r23, 0x00	; 0
    2282:	0e 94 b9 14 	call	0x2972	; 0x2972 <__divmodhi4>
    2286:	80 93 71 04 	sts	0x0471, r24
    228a:	08 95       	ret

0000228c <led_set>:
	led_state_set(led_state);
	
}

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    228c:	8c 30       	cpi	r24, 0x0C	; 12
    228e:	70 f5       	brcc	.+92     	; 0x22ec <led_set+0x60>
	
	switch(led_id){
    2290:	84 30       	cpi	r24, 0x04	; 4
    2292:	39 f1       	breq	.+78     	; 0x22e2 <led_set+0x56>
    2294:	85 30       	cpi	r24, 0x05	; 5
    2296:	48 f4       	brcc	.+18     	; 0x22aa <led_set+0x1e>
    2298:	81 30       	cpi	r24, 0x01	; 1
    229a:	f9 f0       	breq	.+62     	; 0x22da <led_set+0x4e>
    229c:	81 30       	cpi	r24, 0x01	; 1
    229e:	98 f0       	brcs	.+38     	; 0x22c6 <led_set+0x3a>
    22a0:	82 30       	cpi	r24, 0x02	; 2
    22a2:	e9 f0       	breq	.+58     	; 0x22de <led_set+0x52>
    22a4:	83 30       	cpi	r24, 0x03	; 3
    22a6:	11 f5       	brne	.+68     	; 0x22ec <led_set+0x60>
    22a8:	1e c0       	rjmp	.+60     	; 0x22e6 <led_set+0x5a>
    22aa:	88 30       	cpi	r24, 0x08	; 8
    22ac:	91 f0       	breq	.+36     	; 0x22d2 <led_set+0x46>
    22ae:	89 30       	cpi	r24, 0x09	; 9
    22b0:	28 f4       	brcc	.+10     	; 0x22bc <led_set+0x30>
    22b2:	85 30       	cpi	r24, 0x05	; 5
    22b4:	51 f0       	breq	.+20     	; 0x22ca <led_set+0x3e>
    22b6:	87 30       	cpi	r24, 0x07	; 7
    22b8:	c9 f4       	brne	.+50     	; 0x22ec <led_set+0x60>
    22ba:	09 c0       	rjmp	.+18     	; 0x22ce <led_set+0x42>
    22bc:	89 30       	cpi	r24, 0x09	; 9
    22be:	59 f0       	breq	.+22     	; 0x22d6 <led_set+0x4a>
    22c0:	8a 30       	cpi	r24, 0x0A	; 10
    22c2:	a1 f4       	brne	.+40     	; 0x22ec <led_set+0x60>
    22c4:	12 c0       	rjmp	.+36     	; 0x22ea <led_set+0x5e>
		case LED_ID_AMS:
				PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    22c6:	41 9a       	sbi	0x08, 1	; 8
			break;
    22c8:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    22ca:	11 9a       	sbi	0x02, 1	; 2
			break;
    22cc:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    22ce:	13 9a       	sbi	0x02, 3	; 2
			break;
    22d0:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    22d2:	14 9a       	sbi	0x02, 4	; 2
				break;
    22d4:	08 95       	ret
		case LED_ID_AD:
				PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    22d6:	12 9a       	sbi	0x02, 2	; 2
				break;
    22d8:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    22da:	a4 9a       	sbi	0x14, 4	; 20
				break;
    22dc:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    22de:	40 9a       	sbi	0x08, 0	; 8
				break;
    22e0:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    22e2:	a1 9a       	sbi	0x14, 1	; 20
				break;
    22e4:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    22e6:	a0 9a       	sbi	0x14, 0	; 20
				break;
    22e8:	08 95       	ret
		case LED_ID_START:
				PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    22ea:	5f 9a       	sbi	0x0b, 7	; 11
    22ec:	08 95       	ret

000022ee <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    22ee:	8c 30       	cpi	r24, 0x0C	; 12
    22f0:	90 f5       	brcc	.+100    	; 0x2356 <led_clear+0x68>
	
	switch(led_id){
    22f2:	84 30       	cpi	r24, 0x04	; 4
    22f4:	49 f1       	breq	.+82     	; 0x2348 <led_clear+0x5a>
    22f6:	85 30       	cpi	r24, 0x05	; 5
    22f8:	48 f4       	brcc	.+18     	; 0x230c <led_clear+0x1e>
    22fa:	81 30       	cpi	r24, 0x01	; 1
    22fc:	f9 f0       	breq	.+62     	; 0x233c <led_clear+0x4e>
    22fe:	81 30       	cpi	r24, 0x01	; 1
    2300:	98 f0       	brcs	.+38     	; 0x2328 <led_clear+0x3a>
    2302:	82 30       	cpi	r24, 0x02	; 2
    2304:	f9 f0       	breq	.+62     	; 0x2344 <led_clear+0x56>
    2306:	83 30       	cpi	r24, 0x03	; 3
    2308:	31 f5       	brne	.+76     	; 0x2356 <led_clear+0x68>
    230a:	22 c0       	rjmp	.+68     	; 0x2350 <led_clear+0x62>
    230c:	88 30       	cpi	r24, 0x08	; 8
    230e:	91 f0       	breq	.+36     	; 0x2334 <led_clear+0x46>
    2310:	89 30       	cpi	r24, 0x09	; 9
    2312:	28 f4       	brcc	.+10     	; 0x231e <led_clear+0x30>
    2314:	85 30       	cpi	r24, 0x05	; 5
    2316:	51 f0       	breq	.+20     	; 0x232c <led_clear+0x3e>
    2318:	87 30       	cpi	r24, 0x07	; 7
    231a:	e9 f4       	brne	.+58     	; 0x2356 <led_clear+0x68>
    231c:	09 c0       	rjmp	.+18     	; 0x2330 <led_clear+0x42>
    231e:	89 30       	cpi	r24, 0x09	; 9
    2320:	59 f0       	breq	.+22     	; 0x2338 <led_clear+0x4a>
    2322:	8a 30       	cpi	r24, 0x0A	; 10
    2324:	c1 f4       	brne	.+48     	; 0x2356 <led_clear+0x68>
    2326:	16 c0       	rjmp	.+44     	; 0x2354 <led_clear+0x66>
		case LED_ID_AMS:
				PORTC&=~(1<<LED_PIN_AMS);	/* turn off led */
    2328:	41 98       	cbi	0x08, 1	; 8
				break;
    232a:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(1<<LED_PIN_TV);/* turn off led */
    232c:	11 98       	cbi	0x02, 1	; 2
				break;
    232e:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(1<<LED_PIN_RECUP);/* turn off led */
    2330:	13 98       	cbi	0x02, 3	; 2
				break;
    2332:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(1<<LED_PIN_KOBI);/* turn off led */
    2334:	14 98       	cbi	0x02, 4	; 2
				break;
    2336:	08 95       	ret
		case LED_ID_AD:
				PORTA&=~(1<<LED_PIN_AD);/* turn off led */
    2338:	12 98       	cbi	0x02, 2	; 2
				break;
    233a:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTG&=~(0x01)<<LED_PIN_LV_LOW;/* turn off led */
    233c:	84 b3       	in	r24, 0x14	; 20
    233e:	80 7e       	andi	r24, 0xE0	; 224
    2340:	84 bb       	out	0x14, r24	; 20
				break;
    2342:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(1<<LED_PIN_IMD);/* turn off led */
    2344:	40 98       	cbi	0x08, 0	; 8
				break;
    2346:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(0x01)<<LED_PIN_BRAKE;/* turn off led */
    2348:	84 b3       	in	r24, 0x14	; 20
    234a:	8c 7f       	andi	r24, 0xFC	; 252
    234c:	84 bb       	out	0x14, r24	; 20
				break;
    234e:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(1<<LED_PIN_OK);/* turn off led */
    2350:	a0 98       	cbi	0x14, 0	; 20
				break;
    2352:	08 95       	ret
		case LED_ID_START:
				PORTD&=~(1<<LED_PIN_START);/* turn off led */
    2354:	5f 98       	cbi	0x0b, 7	; 11
    2356:	08 95       	ret

00002358 <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    2358:	8c 30       	cpi	r24, 0x0C	; 12
    235a:	08 f0       	brcs	.+2      	; 0x235e <led_is_set+0x6>
    235c:	6a c0       	rjmp	.+212    	; 0x2432 <led_is_set+0xda>
	
	switch(led_id){
    235e:	84 30       	cpi	r24, 0x04	; 4
    2360:	09 f4       	brne	.+2      	; 0x2364 <led_is_set+0xc>
    2362:	54 c0       	rjmp	.+168    	; 0x240c <led_is_set+0xb4>
    2364:	85 30       	cpi	r24, 0x05	; 5
    2366:	60 f4       	brcc	.+24     	; 0x2380 <led_is_set+0x28>
    2368:	81 30       	cpi	r24, 0x01	; 1
    236a:	09 f4       	brne	.+2      	; 0x236e <led_is_set+0x16>
    236c:	41 c0       	rjmp	.+130    	; 0x23f0 <led_is_set+0x98>
    236e:	81 30       	cpi	r24, 0x01	; 1
    2370:	b8 f0       	brcs	.+46     	; 0x23a0 <led_is_set+0x48>
    2372:	82 30       	cpi	r24, 0x02	; 2
    2374:	09 f4       	brne	.+2      	; 0x2378 <led_is_set+0x20>
    2376:	44 c0       	rjmp	.+136    	; 0x2400 <led_is_set+0xa8>
    2378:	83 30       	cpi	r24, 0x03	; 3
    237a:	09 f0       	breq	.+2      	; 0x237e <led_is_set+0x26>
    237c:	59 c0       	rjmp	.+178    	; 0x2430 <led_is_set+0xd8>
    237e:	4d c0       	rjmp	.+154    	; 0x241a <led_is_set+0xc2>
    2380:	88 30       	cpi	r24, 0x08	; 8
    2382:	31 f1       	breq	.+76     	; 0x23d0 <led_is_set+0x78>
    2384:	89 30       	cpi	r24, 0x09	; 9
    2386:	30 f4       	brcc	.+12     	; 0x2394 <led_is_set+0x3c>
    2388:	85 30       	cpi	r24, 0x05	; 5
    238a:	91 f0       	breq	.+36     	; 0x23b0 <led_is_set+0x58>
    238c:	87 30       	cpi	r24, 0x07	; 7
    238e:	09 f0       	breq	.+2      	; 0x2392 <led_is_set+0x3a>
    2390:	4f c0       	rjmp	.+158    	; 0x2430 <led_is_set+0xd8>
    2392:	15 c0       	rjmp	.+42     	; 0x23be <led_is_set+0x66>
    2394:	89 30       	cpi	r24, 0x09	; 9
    2396:	21 f1       	breq	.+72     	; 0x23e0 <led_is_set+0x88>
    2398:	8a 30       	cpi	r24, 0x0A	; 10
    239a:	09 f0       	breq	.+2      	; 0x239e <led_is_set+0x46>
    239c:	49 c0       	rjmp	.+146    	; 0x2430 <led_is_set+0xd8>
    239e:	43 c0       	rjmp	.+134    	; 0x2426 <led_is_set+0xce>
		case LED_ID_AMS:
			return 0x01==(PORTC>>LED_PIN_AMS);	
    23a0:	98 b1       	in	r25, 0x08	; 8
    23a2:	96 95       	lsr	r25
    23a4:	81 e0       	ldi	r24, 0x01	; 1
    23a6:	91 30       	cpi	r25, 0x01	; 1
    23a8:	09 f4       	brne	.+2      	; 0x23ac <led_is_set+0x54>
    23aa:	43 c0       	rjmp	.+134    	; 0x2432 <led_is_set+0xda>
    23ac:	80 e0       	ldi	r24, 0x00	; 0
    23ae:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>LED_PIN_TV);
    23b0:	92 b1       	in	r25, 0x02	; 2
    23b2:	96 95       	lsr	r25
    23b4:	81 e0       	ldi	r24, 0x01	; 1
    23b6:	91 30       	cpi	r25, 0x01	; 1
    23b8:	e1 f1       	breq	.+120    	; 0x2432 <led_is_set+0xda>
    23ba:	80 e0       	ldi	r24, 0x00	; 0
    23bc:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>LED_PIN_RECUP);
    23be:	92 b1       	in	r25, 0x02	; 2
    23c0:	96 95       	lsr	r25
    23c2:	96 95       	lsr	r25
    23c4:	96 95       	lsr	r25
    23c6:	81 e0       	ldi	r24, 0x01	; 1
    23c8:	91 30       	cpi	r25, 0x01	; 1
    23ca:	99 f1       	breq	.+102    	; 0x2432 <led_is_set+0xda>
    23cc:	80 e0       	ldi	r24, 0x00	; 0
    23ce:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTA>>LED_PIN_KOBI);
    23d0:	92 b1       	in	r25, 0x02	; 2
    23d2:	92 95       	swap	r25
    23d4:	9f 70       	andi	r25, 0x0F	; 15
    23d6:	81 e0       	ldi	r24, 0x01	; 1
    23d8:	91 30       	cpi	r25, 0x01	; 1
    23da:	59 f1       	breq	.+86     	; 0x2432 <led_is_set+0xda>
    23dc:	80 e0       	ldi	r24, 0x00	; 0
    23de:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>LED_PIN_AD);
    23e0:	92 b1       	in	r25, 0x02	; 2
    23e2:	96 95       	lsr	r25
    23e4:	96 95       	lsr	r25
    23e6:	81 e0       	ldi	r24, 0x01	; 1
    23e8:	91 30       	cpi	r25, 0x01	; 1
    23ea:	19 f1       	breq	.+70     	; 0x2432 <led_is_set+0xda>
    23ec:	80 e0       	ldi	r24, 0x00	; 0
    23ee:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTG>>LED_PIN_LV_LOW);
    23f0:	94 b3       	in	r25, 0x14	; 20
    23f2:	92 95       	swap	r25
    23f4:	9f 70       	andi	r25, 0x0F	; 15
    23f6:	81 e0       	ldi	r24, 0x01	; 1
    23f8:	91 30       	cpi	r25, 0x01	; 1
    23fa:	d9 f0       	breq	.+54     	; 0x2432 <led_is_set+0xda>
    23fc:	80 e0       	ldi	r24, 0x00	; 0
    23fe:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>LED_PIN_IMD);
    2400:	98 b1       	in	r25, 0x08	; 8
    2402:	81 e0       	ldi	r24, 0x01	; 1
    2404:	91 30       	cpi	r25, 0x01	; 1
    2406:	a9 f0       	breq	.+42     	; 0x2432 <led_is_set+0xda>
    2408:	80 e0       	ldi	r24, 0x00	; 0
    240a:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>LED_PIN_BRAKE);
    240c:	94 b3       	in	r25, 0x14	; 20
    240e:	96 95       	lsr	r25
    2410:	81 e0       	ldi	r24, 0x01	; 1
    2412:	91 30       	cpi	r25, 0x01	; 1
    2414:	71 f0       	breq	.+28     	; 0x2432 <led_is_set+0xda>
    2416:	80 e0       	ldi	r24, 0x00	; 0
    2418:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>LED_PIN_OK);
    241a:	94 b3       	in	r25, 0x14	; 20
    241c:	81 e0       	ldi	r24, 0x01	; 1
    241e:	91 30       	cpi	r25, 0x01	; 1
    2420:	41 f0       	breq	.+16     	; 0x2432 <led_is_set+0xda>
    2422:	80 e0       	ldi	r24, 0x00	; 0
    2424:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTD>>LED_PIN_START);
    2426:	81 e0       	ldi	r24, 0x01	; 1
    2428:	5f 99       	sbic	0x0b, 7	; 11
    242a:	03 c0       	rjmp	.+6      	; 0x2432 <led_is_set+0xda>
    242c:	80 e0       	ldi	r24, 0x00	; 0
    242e:	08 95       	ret
    2430:	08 95       	ret
			break;
		default:
		break;
	}
}
    2432:	08 95       	ret

00002434 <led_toggle>:



void led_toggle(uint8_t led_id){
    2434:	cf 93       	push	r28
    2436:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    2438:	0e 94 ac 11 	call	0x2358	; 0x2358 <led_is_set>
    243c:	88 23       	and	r24, r24
    243e:	21 f0       	breq	.+8      	; 0x2448 <led_toggle+0x14>
		led_clear(led_id);
    2440:	8c 2f       	mov	r24, r28
    2442:	0e 94 77 11 	call	0x22ee	; 0x22ee <led_clear>
    2446:	03 c0       	rjmp	.+6      	; 0x244e <led_toggle+0x1a>
	}else{
		led_set(led_id);
    2448:	8c 2f       	mov	r24, r28
    244a:	0e 94 46 11 	call	0x228c	; 0x228c <led_set>
	}
}
    244e:	cf 91       	pop	r28
    2450:	08 95       	ret

00002452 <led_state_set>:


void led_state_set(uint16_t led_new_state){
    2452:	ef 92       	push	r14
    2454:	ff 92       	push	r15
    2456:	0f 93       	push	r16
    2458:	1f 93       	push	r17
    245a:	cf 93       	push	r28
    245c:	df 93       	push	r29
    245e:	7c 01       	movw	r14, r24
    2460:	c0 e0       	ldi	r28, 0x00	; 0
    2462:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    2464:	01 e0       	ldi	r16, 0x01	; 1
    2466:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    2468:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    246a:	98 01       	movw	r18, r16
    246c:	0c 2e       	mov	r0, r28
    246e:	02 c0       	rjmp	.+4      	; 0x2474 <led_state_set+0x22>
    2470:	22 0f       	add	r18, r18
    2472:	33 1f       	adc	r19, r19
    2474:	0a 94       	dec	r0
    2476:	e2 f7       	brpl	.-8      	; 0x2470 <led_state_set+0x1e>
    2478:	2e 21       	and	r18, r14
    247a:	3f 21       	and	r19, r15
    247c:	21 15       	cp	r18, r1
    247e:	31 05       	cpc	r19, r1
    2480:	11 f0       	breq	.+4      	; 0x2486 <led_state_set+0x34>
			led_set(i);
    2482:	0e 94 46 11 	call	0x228c	; 0x228c <led_set>
    2486:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    2488:	cb 30       	cpi	r28, 0x0B	; 11
    248a:	d1 05       	cpc	r29, r1
    248c:	69 f7       	brne	.-38     	; 0x2468 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    248e:	df 91       	pop	r29
    2490:	cf 91       	pop	r28
    2492:	1f 91       	pop	r17
    2494:	0f 91       	pop	r16
    2496:	ff 90       	pop	r15
    2498:	ef 90       	pop	r14
    249a:	08 95       	ret

0000249c <led_init>:
void led_init(void){
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRC|=(0x01)<<LED_PIN_AMS;/* set data direction to output*/
    249c:	39 9a       	sbi	0x07, 1	; 7
	DDRA|=(0x01)<<LED_PIN_TV;/* set data direction to output*/
    249e:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<LED_PIN_RECUP;/* set data direction to output*/
    24a0:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<LED_PIN_KOBI;/* set data direction to output*/
    24a2:	0c 9a       	sbi	0x01, 4	; 1
	DDRA|=(0x01)<<LED_PIN_AD;/* set data direction to output*/
    24a4:	0a 9a       	sbi	0x01, 2	; 1
	DDRG|=(0x01)<<LED_PIN_LV_LOW;/* set data direction to output*/
    24a6:	9c 9a       	sbi	0x13, 4	; 19
	DDRC|=(0x01)<<LED_PIN_IMD;/* set data direction to output*/
    24a8:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<LED_PIN_BRAKE;/* set data direction to output*/
    24aa:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<LED_PIN_OK;/* set data direction to output*/
    24ac:	98 9a       	sbi	0x13, 0	; 19
	DDRD|=(0x01)<<LED_PIN_START;/* set data direction to output*/
    24ae:	57 9a       	sbi	0x0a, 7	; 10
	
	// Set I/O Pins High (all leds on)	
	PORTC|=(0x01)<<LED_PIN_AMS;	/* turn on led */
    24b0:	41 9a       	sbi	0x08, 1	; 8
	PORTA|=(0x01)<<LED_PIN_TV;/* turn on led */
    24b2:	11 9a       	sbi	0x02, 1	; 2
	PORTA|=(0x01)<<LED_PIN_RECUP;/* turn on led */
    24b4:	13 9a       	sbi	0x02, 3	; 2
	PORTA|=(0x01)<<LED_PIN_KOBI;/* turn on led */
    24b6:	14 9a       	sbi	0x02, 4	; 2
	PORTA|=(0x01)<<LED_PIN_AD;/* turn on led */
    24b8:	12 9a       	sbi	0x02, 2	; 2
	PORTG|=(0x01)<<LED_PIN_LV_LOW;/* turn on led */
    24ba:	a4 9a       	sbi	0x14, 4	; 20
	PORTC|=(0x01)<<LED_PIN_IMD;/* turn on led */
    24bc:	40 9a       	sbi	0x08, 0	; 8
	PORTG|=(0x01)<<LED_PIN_BRAKE;/* turn on led */
    24be:	a1 9a       	sbi	0x14, 1	; 20
	PORTG|=(0x01)<<LED_PIN_OK;/* turn on led */
    24c0:	a0 9a       	sbi	0x14, 0	; 20
	PORTD|=(0x01)<<LED_PIN_START;/* turn on led */
    24c2:	5f 9a       	sbi	0x0b, 7	; 11
	
	
	
	led_state=0xFFFF;
    24c4:	8f ef       	ldi	r24, 0xFF	; 255
    24c6:	9f ef       	ldi	r25, 0xFF	; 255
    24c8:	90 93 98 03 	sts	0x0398, r25
    24cc:	80 93 97 03 	sts	0x0397, r24
	led_state_set(led_state);
    24d0:	0e 94 29 12 	call	0x2452	; 0x2452 <led_state_set>
	
}
    24d4:	08 95       	ret

000024d6 <led_state_return>:
			led_set(i);
		}
	}
}

uint16_t led_state_return(void){
    24d6:	0f 93       	push	r16
    24d8:	1f 93       	push	r17
    24da:	cf 93       	push	r28
    24dc:	df 93       	push	r29
    24de:	c0 e0       	ldi	r28, 0x00	; 0
    24e0:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    24e2:	8c 2f       	mov	r24, r28
    24e4:	0e 94 ac 11 	call	0x2358	; 0x2358 <led_is_set>
    24e8:	90 e0       	ldi	r25, 0x00	; 0
    24ea:	0c 2e       	mov	r0, r28
    24ec:	02 c0       	rjmp	.+4      	; 0x24f2 <led_state_return+0x1c>
    24ee:	88 0f       	add	r24, r24
    24f0:	99 1f       	adc	r25, r25
    24f2:	0a 94       	dec	r0
    24f4:	e2 f7       	brpl	.-8      	; 0x24ee <led_state_return+0x18>
    24f6:	08 2b       	or	r16, r24
    24f8:	19 2b       	or	r17, r25
    24fa:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    24fc:	cb 30       	cpi	r28, 0x0B	; 11
    24fe:	d1 05       	cpc	r29, r1
    2500:	81 f7       	brne	.-32     	; 0x24e2 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    2502:	80 2f       	mov	r24, r16
    2504:	91 2f       	mov	r25, r17
    2506:	df 91       	pop	r29
    2508:	cf 91       	pop	r28
    250a:	1f 91       	pop	r17
    250c:	0f 91       	pop	r16
    250e:	08 95       	ret

00002510 <main_deinit>:
		
}

void main_deinit(){
	
}
    2510:	08 95       	ret

00002512 <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    2512:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    2514:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    2516:	87 b1       	in	r24, 0x07	; 7
    2518:	80 76       	andi	r24, 0x60	; 96
    251a:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    251c:	8f ef       	ldi	r24, 0xFF	; 255
    251e:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    2520:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    2522:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    2524:	93 b3       	in	r25, 0x13	; 19
    2526:	90 7e       	andi	r25, 0xE0	; 224
    2528:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    252a:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    252c:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    252e:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    2530:	9b b1       	in	r25, 0x0b	; 11
    2532:	9f 69       	ori	r25, 0x9F	; 159
    2534:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    2536:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    2538:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    253a:	84 b3       	in	r24, 0x14	; 20
    253c:	8f 61       	ori	r24, 0x1F	; 31
    253e:	84 bb       	out	0x14, r24	; 20
	
}
    2540:	08 95       	ret

00002542 <main_init>:


void main_init(){


	ports_init();
    2542:	0e 94 89 12 	call	0x2512	; 0x2512 <ports_init>
	
	CANInit();
    2546:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <CANInit>

	#if HAS_50HZ|HAS_200HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    254a:	82 e0       	ldi	r24, 0x02	; 2
    254c:	60 e0       	ldi	r22, 0x00	; 0
    254e:	0e 94 2d 14 	call	0x285a	; 0x285a <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    2552:	83 e0       	ldi	r24, 0x03	; 3
    2554:	60 e0       	ldi	r22, 0x00	; 0
    2556:	0e 94 32 14 	call	0x2864	; 0x2864 <Timer3_init>
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1A_on();
    255a:	0e 94 37 14 	call	0x286e	; 0x286e <TIMER_Timer1_OCR1A_on>
	#if HAS_200HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    255e:	0e 94 67 14 	call	0x28ce	; 0x28ce <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_BUZZER
	buzzer_init();
    2562:	0e 94 a8 01 	call	0x350	; 0x350 <buzzer_init>
	TIMER_Timer3_OCR3C_on();
    2566:	0e 94 87 14 	call	0x290e	; 0x290e <TIMER_Timer3_OCR3C_on>
	#endif
	
	#if HAS_LEDS
	led_init();
    256a:	0e 94 4e 12 	call	0x249c	; 0x249c <led_init>
	#endif
	
	#if HAS_BUTTONS
	button_init();
    256e:	0e 94 fb 00 	call	0x1f6	; 0x1f6 <button_init>
	#endif
	
	#if HAS_DISPLAY
	display_init();
    2572:	0e 94 04 10 	call	0x2008	; 0x2008 <display_init>
	
	#if HAS_RADIO
	radio_init();
	#endif
	
	InitWDT();
    2576:	0e 94 97 14 	call	0x292e	; 0x292e <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    257a:	80 e0       	ldi	r24, 0x00	; 0
    257c:	0e 94 75 10 	call	0x20ea	; 0x20ea <EventAddEvent>
	
		
}
    2580:	08 95       	ret

00002582 <radio_init>:
#include <stdint.h>
#include <avr/io.h>
#include "../includes/Radio.h"

void radio_init(void){
	RADIO_DDR|=1<<RADIO_PIN;
    2582:	52 9a       	sbi	0x0a, 2	; 10
	RADIO_PORT&=~(1<<RADIO_PIN);
    2584:	5a 98       	cbi	0x0b, 2	; 11
}
    2586:	08 95       	ret

00002588 <radio_on>:

void radio_on(void){
	RADIO_PORT|=(1<<RADIO_PIN);
    2588:	5a 9a       	sbi	0x0b, 2	; 11
}
    258a:	08 95       	ret

0000258c <radio_off>:

void radio_off(void){
	RADIO_PORT&=~(1<<RADIO_PIN);
    258c:	5a 98       	cbi	0x0b, 2	; 11
}
    258e:	08 95       	ret

00002590 <spi_init>:
//! @return == TRUE:  (always)
//!
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{
	Spi_init_ss();
    2590:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    2592:	20 9a       	sbi	0x04, 0	; 4
    2594:	94 b1       	in	r25, 0x04	; 4
    2596:	96 60       	ori	r25, 0x06	; 6
    2598:	94 b9       	out	0x04, r25	; 4
    259a:	9c b5       	in	r25, 0x2c	; 44
    259c:	90 7c       	andi	r25, 0xC0	; 192
    259e:	9c bd       	out	0x2c, r25	; 44
    25a0:	9c b5       	in	r25, 0x2c	; 44
    25a2:	8f 73       	andi	r24, 0x3F	; 63
    25a4:	89 2b       	or	r24, r25
    25a6:	8c bd       	out	0x2c, r24	; 44
    25a8:	8d b5       	in	r24, 0x2d	; 45
    25aa:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    25ac:	8c b5       	in	r24, 0x2c	; 44
    25ae:	80 64       	ori	r24, 0x40	; 64
    25b0:	8c bd       	out	0x2c, r24	; 44
	
    return TRUE;
}
    25b2:	81 e0       	ldi	r24, 0x01	; 1
    25b4:	08 95       	ret

000025b6 <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    25b6:	8d b5       	in	r24, 0x2d	; 45
}
    25b8:	80 78       	andi	r24, 0x80	; 128
    25ba:	08 95       	ret

000025bc <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    25bc:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    25be:	0d b4       	in	r0, 0x2d	; 45
    25c0:	07 fe       	sbrs	r0, 7
    25c2:	fd cf       	rjmp	.-6      	; 0x25be <spi_putchar+0x2>
    return ch;
}
    25c4:	08 95       	ret

000025c6 <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    25c6:	0d b4       	in	r0, 0x2d	; 45
    25c8:	07 fe       	sbrs	r0, 7
    25ca:	fd cf       	rjmp	.-6      	; 0x25c6 <spi_getchar>
    ch = Spi_get_byte();
    25cc:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    25ce:	08 95       	ret

000025d0 <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    25d0:	0d b4       	in	r0, 0x2d	; 45
    25d2:	07 fe       	sbrs	r0, 7
    25d4:	fd cf       	rjmp	.-6      	; 0x25d0 <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    25d6:	8e bd       	out	0x2e, r24	; 46
}
    25d8:	08 95       	ret

000025da <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    25da:	1f 92       	push	r1
    25dc:	0f 92       	push	r0
    25de:	0f b6       	in	r0, 0x3f	; 63
    25e0:	0f 92       	push	r0
    25e2:	11 24       	eor	r1, r1
}
    25e4:	0f 90       	pop	r0
    25e6:	0f be       	out	0x3f, r0	; 63
    25e8:	0f 90       	pop	r0
    25ea:	1f 90       	pop	r1
    25ec:	18 95       	reti

000025ee <__vector_16>:

/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */

ISR(TIMER0_COMP_vect){
    25ee:	1f 92       	push	r1
    25f0:	0f 92       	push	r0
    25f2:	0f b6       	in	r0, 0x3f	; 63
    25f4:	0f 92       	push	r0
    25f6:	11 24       	eor	r1, r1
	return;
}
    25f8:	0f 90       	pop	r0
    25fa:	0f be       	out	0x3f, r0	; 63
    25fc:	0f 90       	pop	r0
    25fe:	1f 90       	pop	r1
    2600:	18 95       	reti

00002602 <__vector_17>:

ISR(TIMER0_OVF_vect){
    2602:	1f 92       	push	r1
    2604:	0f 92       	push	r0
    2606:	0f b6       	in	r0, 0x3f	; 63
    2608:	0f 92       	push	r0
    260a:	11 24       	eor	r1, r1
	return;
}
    260c:	0f 90       	pop	r0
    260e:	0f be       	out	0x3f, r0	; 63
    2610:	0f 90       	pop	r0
    2612:	1f 90       	pop	r1
    2614:	18 95       	reti

00002616 <__vector_12>:

ISR(TIMER1_COMPA_vect){
    2616:	1f 92       	push	r1
    2618:	0f 92       	push	r0
    261a:	0f b6       	in	r0, 0x3f	; 63
    261c:	0f 92       	push	r0
    261e:	11 24       	eor	r1, r1
    2620:	2f 93       	push	r18
    2622:	3f 93       	push	r19
    2624:	4f 93       	push	r20
    2626:	5f 93       	push	r21
    2628:	6f 93       	push	r22
    262a:	7f 93       	push	r23
    262c:	8f 93       	push	r24
    262e:	9f 93       	push	r25
    2630:	af 93       	push	r26
    2632:	bf 93       	push	r27
    2634:	ef 93       	push	r30
    2636:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    2638:	e8 e8       	ldi	r30, 0x88	; 136
    263a:	f0 e0       	ldi	r31, 0x00	; 0
    263c:	80 81       	ld	r24, Z
    263e:	91 81       	ldd	r25, Z+1	; 0x01
    2640:	80 5d       	subi	r24, 0xD0	; 208
    2642:	9a 48       	sbci	r25, 0x8A	; 138
    2644:	91 83       	std	Z+1, r25	; 0x01
    2646:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    2648:	81 e0       	ldi	r24, 0x01	; 1
    264a:	0e 94 75 10 	call	0x20ea	; 0x20ea <EventAddEvent>
	return;
}
    264e:	ff 91       	pop	r31
    2650:	ef 91       	pop	r30
    2652:	bf 91       	pop	r27
    2654:	af 91       	pop	r26
    2656:	9f 91       	pop	r25
    2658:	8f 91       	pop	r24
    265a:	7f 91       	pop	r23
    265c:	6f 91       	pop	r22
    265e:	5f 91       	pop	r21
    2660:	4f 91       	pop	r20
    2662:	3f 91       	pop	r19
    2664:	2f 91       	pop	r18
    2666:	0f 90       	pop	r0
    2668:	0f be       	out	0x3f, r0	; 63
    266a:	0f 90       	pop	r0
    266c:	1f 90       	pop	r1
    266e:	18 95       	reti

00002670 <__vector_13>:

ISR(TIMER1_COMPB_vect){
    2670:	1f 92       	push	r1
    2672:	0f 92       	push	r0
    2674:	0f b6       	in	r0, 0x3f	; 63
    2676:	0f 92       	push	r0
    2678:	11 24       	eor	r1, r1
    267a:	2f 93       	push	r18
    267c:	3f 93       	push	r19
    267e:	4f 93       	push	r20
    2680:	5f 93       	push	r21
    2682:	6f 93       	push	r22
    2684:	7f 93       	push	r23
    2686:	8f 93       	push	r24
    2688:	9f 93       	push	r25
    268a:	af 93       	push	r26
    268c:	bf 93       	push	r27
    268e:	ef 93       	push	r30
    2690:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    2692:	ea e8       	ldi	r30, 0x8A	; 138
    2694:	f0 e0       	ldi	r31, 0x00	; 0
    2696:	80 81       	ld	r24, Z
    2698:	91 81       	ldd	r25, Z+1	; 0x01
    269a:	80 5a       	subi	r24, 0xA0	; 160
    269c:	95 41       	sbci	r25, 0x15	; 21
    269e:	91 83       	std	Z+1, r25	; 0x01
    26a0:	80 83       	st	Z, r24
	EventAddEvent(EVENT_25HZ);
    26a2:	82 e0       	ldi	r24, 0x02	; 2
    26a4:	0e 94 75 10 	call	0x20ea	; 0x20ea <EventAddEvent>
	return;
}
    26a8:	ff 91       	pop	r31
    26aa:	ef 91       	pop	r30
    26ac:	bf 91       	pop	r27
    26ae:	af 91       	pop	r26
    26b0:	9f 91       	pop	r25
    26b2:	8f 91       	pop	r24
    26b4:	7f 91       	pop	r23
    26b6:	6f 91       	pop	r22
    26b8:	5f 91       	pop	r21
    26ba:	4f 91       	pop	r20
    26bc:	3f 91       	pop	r19
    26be:	2f 91       	pop	r18
    26c0:	0f 90       	pop	r0
    26c2:	0f be       	out	0x3f, r0	; 63
    26c4:	0f 90       	pop	r0
    26c6:	1f 90       	pop	r1
    26c8:	18 95       	reti

000026ca <__vector_14>:

ISR(TIMER1_COMPC_vect){
    26ca:	1f 92       	push	r1
    26cc:	0f 92       	push	r0
    26ce:	0f b6       	in	r0, 0x3f	; 63
    26d0:	0f 92       	push	r0
    26d2:	11 24       	eor	r1, r1
    26d4:	2f 93       	push	r18
    26d6:	3f 93       	push	r19
    26d8:	4f 93       	push	r20
    26da:	5f 93       	push	r21
    26dc:	6f 93       	push	r22
    26de:	7f 93       	push	r23
    26e0:	8f 93       	push	r24
    26e2:	9f 93       	push	r25
    26e4:	af 93       	push	r26
    26e6:	bf 93       	push	r27
    26e8:	ef 93       	push	r30
    26ea:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    26ec:	ec e8       	ldi	r30, 0x8C	; 140
    26ee:	f0 e0       	ldi	r31, 0x00	; 0
    26f0:	80 81       	ld	r24, Z
    26f2:	91 81       	ldd	r25, Z+1	; 0x01
    26f4:	88 56       	subi	r24, 0x68	; 104
    26f6:	95 4c       	sbci	r25, 0xC5	; 197
    26f8:	91 83       	std	Z+1, r25	; 0x01
    26fa:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    26fc:	83 e0       	ldi	r24, 0x03	; 3
    26fe:	0e 94 75 10 	call	0x20ea	; 0x20ea <EventAddEvent>
	return;
}
    2702:	ff 91       	pop	r31
    2704:	ef 91       	pop	r30
    2706:	bf 91       	pop	r27
    2708:	af 91       	pop	r26
    270a:	9f 91       	pop	r25
    270c:	8f 91       	pop	r24
    270e:	7f 91       	pop	r23
    2710:	6f 91       	pop	r22
    2712:	5f 91       	pop	r21
    2714:	4f 91       	pop	r20
    2716:	3f 91       	pop	r19
    2718:	2f 91       	pop	r18
    271a:	0f 90       	pop	r0
    271c:	0f be       	out	0x3f, r0	; 63
    271e:	0f 90       	pop	r0
    2720:	1f 90       	pop	r1
    2722:	18 95       	reti

00002724 <__vector_28>:

ISR(TIMER3_COMPA_vect){
    2724:	1f 92       	push	r1
    2726:	0f 92       	push	r0
    2728:	0f b6       	in	r0, 0x3f	; 63
    272a:	0f 92       	push	r0
    272c:	11 24       	eor	r1, r1
    272e:	2f 93       	push	r18
    2730:	3f 93       	push	r19
    2732:	4f 93       	push	r20
    2734:	5f 93       	push	r21
    2736:	6f 93       	push	r22
    2738:	7f 93       	push	r23
    273a:	8f 93       	push	r24
    273c:	9f 93       	push	r25
    273e:	af 93       	push	r26
    2740:	bf 93       	push	r27
    2742:	ef 93       	push	r30
    2744:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    2746:	e8 e9       	ldi	r30, 0x98	; 152
    2748:	f0 e0       	ldi	r31, 0x00	; 0
    274a:	80 81       	ld	r24, Z
    274c:	91 81       	ldd	r25, Z+1	; 0x01
    274e:	80 59       	subi	r24, 0x90	; 144
    2750:	96 4b       	sbci	r25, 0xB6	; 182
    2752:	91 83       	std	Z+1, r25	; 0x01
    2754:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    2756:	84 e0       	ldi	r24, 0x04	; 4
    2758:	0e 94 75 10 	call	0x20ea	; 0x20ea <EventAddEvent>
	return;
}
    275c:	ff 91       	pop	r31
    275e:	ef 91       	pop	r30
    2760:	bf 91       	pop	r27
    2762:	af 91       	pop	r26
    2764:	9f 91       	pop	r25
    2766:	8f 91       	pop	r24
    2768:	7f 91       	pop	r23
    276a:	6f 91       	pop	r22
    276c:	5f 91       	pop	r21
    276e:	4f 91       	pop	r20
    2770:	3f 91       	pop	r19
    2772:	2f 91       	pop	r18
    2774:	0f 90       	pop	r0
    2776:	0f be       	out	0x3f, r0	; 63
    2778:	0f 90       	pop	r0
    277a:	1f 90       	pop	r1
    277c:	18 95       	reti

0000277e <__vector_29>:

ISR(TIMER3_COMPB_vect){
    277e:	1f 92       	push	r1
    2780:	0f 92       	push	r0
    2782:	0f b6       	in	r0, 0x3f	; 63
    2784:	0f 92       	push	r0
    2786:	11 24       	eor	r1, r1
    2788:	2f 93       	push	r18
    278a:	3f 93       	push	r19
    278c:	4f 93       	push	r20
    278e:	5f 93       	push	r21
    2790:	6f 93       	push	r22
    2792:	7f 93       	push	r23
    2794:	8f 93       	push	r24
    2796:	9f 93       	push	r25
    2798:	af 93       	push	r26
    279a:	bf 93       	push	r27
    279c:	ef 93       	push	r30
    279e:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    27a0:	ea e9       	ldi	r30, 0x9A	; 154
    27a2:	f0 e0       	ldi	r31, 0x00	; 0
    27a4:	80 81       	ld	r24, Z
    27a6:	91 81       	ldd	r25, Z+1	; 0x01
    27a8:	80 52       	subi	r24, 0x20	; 32
    27aa:	9d 46       	sbci	r25, 0x6D	; 109
    27ac:	91 83       	std	Z+1, r25	; 0x01
    27ae:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    27b0:	85 e0       	ldi	r24, 0x05	; 5
    27b2:	0e 94 75 10 	call	0x20ea	; 0x20ea <EventAddEvent>
	return;
}
    27b6:	ff 91       	pop	r31
    27b8:	ef 91       	pop	r30
    27ba:	bf 91       	pop	r27
    27bc:	af 91       	pop	r26
    27be:	9f 91       	pop	r25
    27c0:	8f 91       	pop	r24
    27c2:	7f 91       	pop	r23
    27c4:	6f 91       	pop	r22
    27c6:	5f 91       	pop	r21
    27c8:	4f 91       	pop	r20
    27ca:	3f 91       	pop	r19
    27cc:	2f 91       	pop	r18
    27ce:	0f 90       	pop	r0
    27d0:	0f be       	out	0x3f, r0	; 63
    27d2:	0f 90       	pop	r0
    27d4:	1f 90       	pop	r1
    27d6:	18 95       	reti

000027d8 <__vector_30>:

ISR(TIMER3_COMPC_vect){
    27d8:	1f 92       	push	r1
    27da:	0f 92       	push	r0
    27dc:	0f b6       	in	r0, 0x3f	; 63
    27de:	0f 92       	push	r0
    27e0:	11 24       	eor	r1, r1
    27e2:	2f 93       	push	r18
    27e4:	3f 93       	push	r19
    27e6:	4f 93       	push	r20
    27e8:	5f 93       	push	r21
    27ea:	6f 93       	push	r22
    27ec:	7f 93       	push	r23
    27ee:	8f 93       	push	r24
    27f0:	9f 93       	push	r25
    27f2:	af 93       	push	r26
    27f4:	bf 93       	push	r27
    27f6:	ef 93       	push	r30
    27f8:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    27fa:	ec e9       	ldi	r30, 0x9C	; 156
    27fc:	f0 e0       	ldi	r31, 0x00	; 0
    27fe:	80 81       	ld	r24, Z
    2800:	91 81       	ldd	r25, Z+1	; 0x01
    2802:	80 59       	subi	r24, 0x90	; 144
    2804:	9c 4e       	sbci	r25, 0xEC	; 236
    2806:	91 83       	std	Z+1, r25	; 0x01
    2808:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    280a:	86 e0       	ldi	r24, 0x06	; 6
    280c:	0e 94 75 10 	call	0x20ea	; 0x20ea <EventAddEvent>
	return;
}
    2810:	ff 91       	pop	r31
    2812:	ef 91       	pop	r30
    2814:	bf 91       	pop	r27
    2816:	af 91       	pop	r26
    2818:	9f 91       	pop	r25
    281a:	8f 91       	pop	r24
    281c:	7f 91       	pop	r23
    281e:	6f 91       	pop	r22
    2820:	5f 91       	pop	r21
    2822:	4f 91       	pop	r20
    2824:	3f 91       	pop	r19
    2826:	2f 91       	pop	r18
    2828:	0f 90       	pop	r0
    282a:	0f be       	out	0x3f, r0	; 63
    282c:	0f 90       	pop	r0
    282e:	1f 90       	pop	r1
    2830:	18 95       	reti

00002832 <__vector_15>:

ISR(TIMER1_OVF_vect){}
    2832:	1f 92       	push	r1
    2834:	0f 92       	push	r0
    2836:	0f b6       	in	r0, 0x3f	; 63
    2838:	0f 92       	push	r0
    283a:	11 24       	eor	r1, r1
    283c:	0f 90       	pop	r0
    283e:	0f be       	out	0x3f, r0	; 63
    2840:	0f 90       	pop	r0
    2842:	1f 90       	pop	r1
    2844:	18 95       	reti

00002846 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    2846:	1f 92       	push	r1
    2848:	0f 92       	push	r0
    284a:	0f b6       	in	r0, 0x3f	; 63
    284c:	0f 92       	push	r0
    284e:	11 24       	eor	r1, r1
    2850:	0f 90       	pop	r0
    2852:	0f be       	out	0x3f, r0	; 63
    2854:	0f 90       	pop	r0
    2856:	1f 90       	pop	r1
    2858:	18 95       	reti

0000285a <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    285a:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    285e:	60 93 6f 00 	sts	0x006F, r22
}
    2862:	08 95       	ret

00002864 <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    2864:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    2868:	60 93 71 00 	sts	0x0071, r22
}
    286c:	08 95       	ret

0000286e <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    286e:	80 91 84 00 	lds	r24, 0x0084
    2872:	90 91 85 00 	lds	r25, 0x0085
    2876:	80 5d       	subi	r24, 0xD0	; 208
    2878:	9a 48       	sbci	r25, 0x8A	; 138
    287a:	90 93 89 00 	sts	0x0089, r25
    287e:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    2882:	ef e6       	ldi	r30, 0x6F	; 111
    2884:	f0 e0       	ldi	r31, 0x00	; 0
    2886:	80 81       	ld	r24, Z
    2888:	82 60       	ori	r24, 0x02	; 2
    288a:	80 83       	st	Z, r24
}
    288c:	08 95       	ret

0000288e <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    288e:	80 91 84 00 	lds	r24, 0x0084
    2892:	90 91 85 00 	lds	r25, 0x0085
    2896:	80 5a       	subi	r24, 0xA0	; 160
    2898:	95 41       	sbci	r25, 0x15	; 21
    289a:	90 93 8b 00 	sts	0x008B, r25
    289e:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    28a2:	ef e6       	ldi	r30, 0x6F	; 111
    28a4:	f0 e0       	ldi	r31, 0x00	; 0
    28a6:	80 81       	ld	r24, Z
    28a8:	84 60       	ori	r24, 0x04	; 4
    28aa:	80 83       	st	Z, r24
}
    28ac:	08 95       	ret

000028ae <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    28ae:	80 91 84 00 	lds	r24, 0x0084
    28b2:	90 91 85 00 	lds	r25, 0x0085
    28b6:	88 56       	subi	r24, 0x68	; 104
    28b8:	95 4c       	sbci	r25, 0xC5	; 197
    28ba:	90 93 8d 00 	sts	0x008D, r25
    28be:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    28c2:	ef e6       	ldi	r30, 0x6F	; 111
    28c4:	f0 e0       	ldi	r31, 0x00	; 0
    28c6:	80 81       	ld	r24, Z
    28c8:	88 60       	ori	r24, 0x08	; 8
    28ca:	80 83       	st	Z, r24
}
    28cc:	08 95       	ret

000028ce <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    28ce:	80 91 94 00 	lds	r24, 0x0094
    28d2:	90 91 95 00 	lds	r25, 0x0095
    28d6:	80 59       	subi	r24, 0x90	; 144
    28d8:	96 4b       	sbci	r25, 0xB6	; 182
    28da:	90 93 99 00 	sts	0x0099, r25
    28de:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    28e2:	e1 e7       	ldi	r30, 0x71	; 113
    28e4:	f0 e0       	ldi	r31, 0x00	; 0
    28e6:	80 81       	ld	r24, Z
    28e8:	82 60       	ori	r24, 0x02	; 2
    28ea:	80 83       	st	Z, r24
}
    28ec:	08 95       	ret

000028ee <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    28ee:	80 91 94 00 	lds	r24, 0x0094
    28f2:	90 91 95 00 	lds	r25, 0x0095
    28f6:	80 52       	subi	r24, 0x20	; 32
    28f8:	9d 46       	sbci	r25, 0x6D	; 109
    28fa:	90 93 9b 00 	sts	0x009B, r25
    28fe:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    2902:	e1 e7       	ldi	r30, 0x71	; 113
    2904:	f0 e0       	ldi	r31, 0x00	; 0
    2906:	80 81       	ld	r24, Z
    2908:	84 60       	ori	r24, 0x04	; 4
    290a:	80 83       	st	Z, r24
}
    290c:	08 95       	ret

0000290e <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    290e:	80 91 94 00 	lds	r24, 0x0094
    2912:	90 91 95 00 	lds	r25, 0x0095
    2916:	80 59       	subi	r24, 0x90	; 144
    2918:	9c 4e       	sbci	r25, 0xEC	; 236
    291a:	90 93 9d 00 	sts	0x009D, r25
    291e:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    2922:	e1 e7       	ldi	r30, 0x71	; 113
    2924:	f0 e0       	ldi	r31, 0x00	; 0
    2926:	80 81       	ld	r24, Z
    2928:	88 60       	ori	r24, 0x08	; 8
    292a:	80 83       	st	Z, r24
}
    292c:	08 95       	ret

0000292e <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    292e:	2b e0       	ldi	r18, 0x0B	; 11
    2930:	88 e1       	ldi	r24, 0x18	; 24
    2932:	90 e0       	ldi	r25, 0x00	; 0
    2934:	0f b6       	in	r0, 0x3f	; 63
    2936:	f8 94       	cli
    2938:	a8 95       	wdr
    293a:	80 93 60 00 	sts	0x0060, r24
    293e:	0f be       	out	0x3f, r0	; 63
    2940:	20 93 60 00 	sts	0x0060, r18
}
    2944:	08 95       	ret

00002946 <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    2946:	04 b6       	in	r0, 0x34	; 52
    2948:	03 fe       	sbrs	r0, 3
    294a:	06 c0       	rjmp	.+12     	; 0x2958 <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    294c:	84 b7       	in	r24, 0x34	; 52
    294e:	87 7f       	andi	r24, 0xF7	; 247
    2950:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    2952:	80 e1       	ldi	r24, 0x10	; 16
    2954:	0e 94 62 10 	call	0x20c4	; 0x20c4 <AddError>
	}
}
    2958:	08 95       	ret

0000295a <__udivmodqi4>:
    295a:	99 1b       	sub	r25, r25
    295c:	79 e0       	ldi	r23, 0x09	; 9
    295e:	04 c0       	rjmp	.+8      	; 0x2968 <__udivmodqi4_ep>

00002960 <__udivmodqi4_loop>:
    2960:	99 1f       	adc	r25, r25
    2962:	96 17       	cp	r25, r22
    2964:	08 f0       	brcs	.+2      	; 0x2968 <__udivmodqi4_ep>
    2966:	96 1b       	sub	r25, r22

00002968 <__udivmodqi4_ep>:
    2968:	88 1f       	adc	r24, r24
    296a:	7a 95       	dec	r23
    296c:	c9 f7       	brne	.-14     	; 0x2960 <__udivmodqi4_loop>
    296e:	80 95       	com	r24
    2970:	08 95       	ret

00002972 <__divmodhi4>:
    2972:	97 fb       	bst	r25, 7
    2974:	09 2e       	mov	r0, r25
    2976:	07 26       	eor	r0, r23
    2978:	0a d0       	rcall	.+20     	; 0x298e <__divmodhi4_neg1>
    297a:	77 fd       	sbrc	r23, 7
    297c:	04 d0       	rcall	.+8      	; 0x2986 <__divmodhi4_neg2>
    297e:	0c d0       	rcall	.+24     	; 0x2998 <__udivmodhi4>
    2980:	06 d0       	rcall	.+12     	; 0x298e <__divmodhi4_neg1>
    2982:	00 20       	and	r0, r0
    2984:	1a f4       	brpl	.+6      	; 0x298c <__divmodhi4_exit>

00002986 <__divmodhi4_neg2>:
    2986:	70 95       	com	r23
    2988:	61 95       	neg	r22
    298a:	7f 4f       	sbci	r23, 0xFF	; 255

0000298c <__divmodhi4_exit>:
    298c:	08 95       	ret

0000298e <__divmodhi4_neg1>:
    298e:	f6 f7       	brtc	.-4      	; 0x298c <__divmodhi4_exit>
    2990:	90 95       	com	r25
    2992:	81 95       	neg	r24
    2994:	9f 4f       	sbci	r25, 0xFF	; 255
    2996:	08 95       	ret

00002998 <__udivmodhi4>:
    2998:	aa 1b       	sub	r26, r26
    299a:	bb 1b       	sub	r27, r27
    299c:	51 e1       	ldi	r21, 0x11	; 17
    299e:	07 c0       	rjmp	.+14     	; 0x29ae <__udivmodhi4_ep>

000029a0 <__udivmodhi4_loop>:
    29a0:	aa 1f       	adc	r26, r26
    29a2:	bb 1f       	adc	r27, r27
    29a4:	a6 17       	cp	r26, r22
    29a6:	b7 07       	cpc	r27, r23
    29a8:	10 f0       	brcs	.+4      	; 0x29ae <__udivmodhi4_ep>
    29aa:	a6 1b       	sub	r26, r22
    29ac:	b7 0b       	sbc	r27, r23

000029ae <__udivmodhi4_ep>:
    29ae:	88 1f       	adc	r24, r24
    29b0:	99 1f       	adc	r25, r25
    29b2:	5a 95       	dec	r21
    29b4:	a9 f7       	brne	.-22     	; 0x29a0 <__udivmodhi4_loop>
    29b6:	80 95       	com	r24
    29b8:	90 95       	com	r25
    29ba:	bc 01       	movw	r22, r24
    29bc:	cd 01       	movw	r24, r26
    29be:	08 95       	ret

000029c0 <_exit>:
    29c0:	f8 94       	cli

000029c2 <__stop_program>:
    29c2:	ff cf       	rjmp	.-2      	; 0x29c2 <__stop_program>
