\hypertarget{control_unit_8h_source}{}\doxysection{control\+Unit.\+h}

\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{preprocessor}{\#ifndef CONTROLUNIT\_H}}
\DoxyCodeLine{2 \textcolor{preprocessor}{\#define CONTROLUNIT\_H}}
\DoxyCodeLine{3 }
\DoxyCodeLine{4 \textcolor{preprocessor}{\#include "{}dataMemory.h"{}}}
\DoxyCodeLine{5 \textcolor{preprocessor}{\#include "{}instructionMemory.h"{}}}
\DoxyCodeLine{6 \textcolor{preprocessor}{\#include "{}register.h"{}}}
\DoxyCodeLine{7 \textcolor{preprocessor}{\#include "{}riscvInstruction.h"{}}}
\DoxyCodeLine{8 }
\DoxyCodeLine{9 \textcolor{keyword}{namespace }riscv\_emulator \{}
\DoxyCodeLine{10 }
\DoxyCodeLine{22 \textcolor{keyword}{class }\mbox{\hyperlink{classriscv__emulator_1_1_control_unit}{ControlUnit}} \{}
\DoxyCodeLine{23     \textcolor{keyword}{private}:}
\DoxyCodeLine{30         \textcolor{keywordtype}{int} get\_opcode\_extend(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{36         \textcolor{keywordtype}{int} get\_rd(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{42         \textcolor{keywordtype}{int} get\_rs1(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{47         \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int} get\_upper\_12\_immediate(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{51         \textcolor{keywordtype}{void} sign\_extend\_12\_bit(\textcolor{keywordtype}{bool} bool\_with\_12\_bit\_val[32]);}
\DoxyCodeLine{52 }
\DoxyCodeLine{53         \textcolor{comment}{// Begin functions for overall instructions.}}
\DoxyCodeLine{59 \textcolor{comment}{}        \textcolor{keywordtype}{void} u\_lui(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{64         \textcolor{keywordtype}{void} i\_addi(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{68         \textcolor{keywordtype}{void} i\_andi(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{72         \textcolor{keywordtype}{void} i\_ori(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{76         \textcolor{keywordtype}{void} i\_xori(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} instr);}
\DoxyCodeLine{77 }
\DoxyCodeLine{78     \textcolor{keyword}{public}:}
\DoxyCodeLine{82         \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_a6ebe6090821473bb5dc5db224f89c6a0}{increment\_pc}}();}
\DoxyCodeLine{92         \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_ad9eb3588a84a01c8e5a3edc804036eb0}{increment\_bool}}(\textcolor{keywordtype}{bool} bool\_to\_increment[REGISTER\_BITS]);}
\DoxyCodeLine{103        \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_aa2b9ec244bb6a3b0eeea3102f98a1b57}{add\_to\_bool}}(\textcolor{keywordtype}{bool} bool\_to\_add[REGISTER\_BITS], \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int} immediate);}
\DoxyCodeLine{104         \textcolor{comment}{// the control unit has pointers to all these so it can access them directly}}
\DoxyCodeLine{105         \mbox{\hyperlink{classriscv__emulator_1_1_data_memory}{DataMemory}} *ctrlDataMem = \textcolor{keyword}{nullptr};}
\DoxyCodeLine{106         \mbox{\hyperlink{classriscv__emulator_1_1_register}{Register}} *ctrlPC = \textcolor{keyword}{nullptr};}
\DoxyCodeLine{107         \mbox{\hyperlink{classriscv__emulator_1_1_register}{Register}} *ctrlRegisters[32];}
\DoxyCodeLine{108         \textcolor{comment}{// the control unit doesn't need to access the instruction memory since it won't be messing with instructions, only with the program counter}}
\DoxyCodeLine{109         }
\DoxyCodeLine{117         \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_control_unit_ab0ad7748b0c86b046aea42526d31eb6f}{execute\_instruction}}(\mbox{\hyperlink{classriscv__emulator_1_1_riscv_instruction}{RiscvInstruction}} ctrlInstruction);}
\DoxyCodeLine{118 }
\DoxyCodeLine{119         \mbox{\hyperlink{classriscv__emulator_1_1_control_unit}{ControlUnit}}();}
\DoxyCodeLine{120         \mbox{\hyperlink{classriscv__emulator_1_1_control_unit}{\string~ControlUnit}}();}
\DoxyCodeLine{121 \};}
\DoxyCodeLine{122 }
\DoxyCodeLine{123 \} \textcolor{comment}{// namespace riscv\_emulator}}
\DoxyCodeLine{124 }
\DoxyCodeLine{125 \textcolor{preprocessor}{\#endif}}

\end{DoxyCode}
