Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Dec 20 10:36:21 2024
| Host         : WINDOWS-RV84OD0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file impl_top_timing_summary_routed.rpt -pb impl_top_timing_summary_routed.pb -rpx impl_top_timing_summary_routed.rpx -warn_on_violation
| Design       : impl_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          78          
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.813     -278.054                    102                  976        0.166        0.000                      0                  976        4.500        0.000                       0                   518  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.813     -278.054                    102                  976        0.166        0.000                      0                  976        4.500        0.000                       0                   518  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          102  Failing Endpoints,  Worst Slack       -7.813ns,  Total Violation     -278.054ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.813ns  (required time - arrival time)
  Source:                 acc_buff/add_gen[6].add_unit/o_pop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_buff/seg_gen[7].acc_seg/o_val_reg[is_tail]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.778ns  (logic 5.392ns (30.329%)  route 12.386ns (69.671%))
  Logic Levels:           25  (CARRY4=5 LUT4=3 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.727     5.248    acc_buff/add_gen[6].add_unit/i_clk_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  acc_buff/add_gen[6].add_unit/o_pop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     5.766 r  acc_buff/add_gen[6].add_unit/o_pop_reg/Q
                         net (fo=11, routed)          0.468     6.235    acc_buff/add_gen[0].add_unit/buffer_reg[7][0]_0
    SLICE_X31Y117        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13/O
                         net (fo=1, routed)           0.344     6.703    acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.283 r  acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.283    acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.397    acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.731 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.442     8.173    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4_n_6
    SLICE_X27Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     9.026 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.026    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.360 r  acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.735    10.096    acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3_n_6
    SLICE_X25Y119        LUT4 (Prop_lut4_I1_O)        0.303    10.399 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0/O
                         net (fo=2, routed)           0.586    10.984    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.108 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_comp/O
                         net (fo=2, routed)           0.585    11.694    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_n_0
    SLICE_X25Y122        LUT6 (Prop_lut6_I4_O)        0.124    11.818 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5/O
                         net (fo=11, routed)          0.314    12.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5_n_0
    SLICE_X24Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5/O
                         net (fo=14, routed)          0.437    12.693    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5_n_0
    SLICE_X24Y120        LUT5 (Prop_lut5_I1_O)        0.124    12.817 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5/O
                         net (fo=31, routed)          0.316    13.133    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5_n_0
    SLICE_X25Y120        LUT6 (Prop_lut6_I4_O)        0.124    13.257 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4/O
                         net (fo=17, routed)          0.637    13.895    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4_n_0
    SLICE_X24Y122        LUT5 (Prop_lut5_I3_O)        0.124    14.019 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1/O
                         net (fo=8, routed)           0.895    14.913    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1/O
                         net (fo=3, routed)           0.326    15.363    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1_n_0
    SLICE_X30Y121        LUT5 (Prop_lut5_I2_O)        0.124    15.487 f  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__0/O
                         net (fo=28, routed)          0.512    15.999    acc_buff/add_gen[0].add_unit/sel0__3[0]
    SLICE_X30Y119        LUT4 (Prop_lut4_I3_O)        0.124    16.123 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_comp_4/O
                         net (fo=1, routed)           1.008    17.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_n_0_repN_1
    SLICE_X32Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_comp_1/O
                         net (fo=9, routed)           0.865    18.121    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_n_0
    SLICE_X31Y121        LUT5 (Prop_lut5_I0_O)        0.124    18.245 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1/O
                         net (fo=21, routed)          0.513    18.757    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I3_O)        0.124    18.881 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1/O
                         net (fo=12, routed)          0.371    19.253    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I2_O)        0.124    19.377 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5/O
                         net (fo=31, routed)          0.646    20.023    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I4_O)        0.124    20.147 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0/O
                         net (fo=14, routed)          0.399    20.546    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I3_O)        0.124    20.670 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14/O
                         net (fo=1, routed)           0.635    21.305    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14_n_0
    SLICE_X31Y123        LUT5 (Prop_lut5_I0_O)        0.124    21.429 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5/O
                         net (fo=21, routed)          0.543    21.972    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5_n_0
    SLICE_X34Y123        LUT6 (Prop_lut6_I3_O)        0.124    22.096 r  acc_buff/add_gen[0].add_unit/o_val[is_tail]_i_3/O
                         net (fo=1, routed)           0.806    22.902    acc_buff/add_gen[0].add_unit/i_add__7
    SLICE_X32Y123        LUT6 (Prop_lut6_I1_O)        0.124    23.026 r  acc_buff/add_gen[0].add_unit/o_val[is_tail]_i_1_comp/O
                         net (fo=1, routed)           0.000    23.026    acc_buff/seg_gen[7].acc_seg/o_val_reg[is_tail]_1
    SLICE_X32Y123        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[is_tail]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.594    14.935    acc_buff/seg_gen[7].acc_seg/i_clk_IBUF_BUFG
    SLICE_X32Y123        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[is_tail]/C
                         clock pessimism              0.282    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X32Y123        FDRE (Setup_fdre_C_D)        0.032    15.214    acc_buff/seg_gen[7].acc_seg/o_val_reg[is_tail]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -23.026    
  -------------------------------------------------------------------
                         slack                                 -7.813    

Slack (VIOLATED) :        -7.752ns  (required time - arrival time)
  Source:                 acc_buff/add_gen[6].add_unit/o_pop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_buff/seg_gen[7].acc_seg/o_val_reg[val][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.718ns  (logic 5.392ns (30.433%)  route 12.326ns (69.567%))
  Logic Levels:           25  (CARRY4=5 LUT4=3 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.727     5.248    acc_buff/add_gen[6].add_unit/i_clk_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  acc_buff/add_gen[6].add_unit/o_pop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     5.766 r  acc_buff/add_gen[6].add_unit/o_pop_reg/Q
                         net (fo=11, routed)          0.468     6.235    acc_buff/add_gen[0].add_unit/buffer_reg[7][0]_0
    SLICE_X31Y117        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13/O
                         net (fo=1, routed)           0.344     6.703    acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.283 r  acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.283    acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.397    acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.731 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.442     8.173    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4_n_6
    SLICE_X27Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     9.026 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.026    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.360 r  acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.735    10.096    acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3_n_6
    SLICE_X25Y119        LUT4 (Prop_lut4_I1_O)        0.303    10.399 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0/O
                         net (fo=2, routed)           0.586    10.984    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.108 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_comp/O
                         net (fo=2, routed)           0.585    11.694    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_n_0
    SLICE_X25Y122        LUT6 (Prop_lut6_I4_O)        0.124    11.818 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5/O
                         net (fo=11, routed)          0.314    12.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5_n_0
    SLICE_X24Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5/O
                         net (fo=14, routed)          0.437    12.693    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5_n_0
    SLICE_X24Y120        LUT5 (Prop_lut5_I1_O)        0.124    12.817 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5/O
                         net (fo=31, routed)          0.316    13.133    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5_n_0
    SLICE_X25Y120        LUT6 (Prop_lut6_I4_O)        0.124    13.257 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4/O
                         net (fo=17, routed)          0.637    13.895    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4_n_0
    SLICE_X24Y122        LUT5 (Prop_lut5_I3_O)        0.124    14.019 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1/O
                         net (fo=8, routed)           0.895    14.913    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1/O
                         net (fo=3, routed)           0.326    15.363    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1_n_0
    SLICE_X30Y121        LUT5 (Prop_lut5_I2_O)        0.124    15.487 f  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__0/O
                         net (fo=28, routed)          0.512    15.999    acc_buff/add_gen[0].add_unit/sel0__3[0]
    SLICE_X30Y119        LUT4 (Prop_lut4_I3_O)        0.124    16.123 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_comp_4/O
                         net (fo=1, routed)           1.008    17.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_n_0_repN_1
    SLICE_X32Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_comp_1/O
                         net (fo=9, routed)           0.865    18.121    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_n_0
    SLICE_X31Y121        LUT5 (Prop_lut5_I0_O)        0.124    18.245 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1/O
                         net (fo=21, routed)          0.513    18.757    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I3_O)        0.124    18.881 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1/O
                         net (fo=12, routed)          0.371    19.253    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I2_O)        0.124    19.377 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5/O
                         net (fo=31, routed)          0.646    20.023    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I4_O)        0.124    20.147 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0/O
                         net (fo=14, routed)          0.399    20.546    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I3_O)        0.124    20.670 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14/O
                         net (fo=1, routed)           0.635    21.305    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14_n_0
    SLICE_X31Y123        LUT5 (Prop_lut5_I0_O)        0.124    21.429 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5/O
                         net (fo=21, routed)          0.623    22.053    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I3_O)        0.124    22.177 r  acc_buff/add_gen[0].add_unit/o_val[val][2]_i_5/O
                         net (fo=1, routed)           0.665    22.842    acc_buff/add_gen[0].add_unit/i_add__15[2]
    SLICE_X31Y122        LUT6 (Prop_lut6_I2_O)        0.124    22.966 r  acc_buff/add_gen[0].add_unit/o_val[val][2]_i_1_comp/O
                         net (fo=1, routed)           0.000    22.966    acc_buff/seg_gen[7].acc_seg/o_val_reg[val][2]_1
    SLICE_X31Y122        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[val][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.595    14.936    acc_buff/seg_gen[7].acc_seg/i_clk_IBUF_BUFG
    SLICE_X31Y122        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[val][2]/C
                         clock pessimism              0.282    15.218    
                         clock uncertainty           -0.035    15.183    
    SLICE_X31Y122        FDRE (Setup_fdre_C_D)        0.031    15.214    acc_buff/seg_gen[7].acc_seg/o_val_reg[val][2]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -22.966    
  -------------------------------------------------------------------
                         slack                                 -7.752    

Slack (VIOLATED) :        -7.668ns  (required time - arrival time)
  Source:                 acc_buff/add_gen[6].add_unit/o_pop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_buff/seg_gen[7].acc_seg/o_val_reg[val][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.629ns  (logic 5.392ns (30.586%)  route 12.237ns (69.414%))
  Logic Levels:           25  (CARRY4=5 LUT4=3 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.727     5.248    acc_buff/add_gen[6].add_unit/i_clk_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  acc_buff/add_gen[6].add_unit/o_pop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     5.766 r  acc_buff/add_gen[6].add_unit/o_pop_reg/Q
                         net (fo=11, routed)          0.468     6.235    acc_buff/add_gen[0].add_unit/buffer_reg[7][0]_0
    SLICE_X31Y117        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13/O
                         net (fo=1, routed)           0.344     6.703    acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.283 r  acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.283    acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.397    acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.731 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.442     8.173    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4_n_6
    SLICE_X27Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     9.026 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.026    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.360 r  acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.735    10.096    acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3_n_6
    SLICE_X25Y119        LUT4 (Prop_lut4_I1_O)        0.303    10.399 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0/O
                         net (fo=2, routed)           0.586    10.984    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.108 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_comp/O
                         net (fo=2, routed)           0.585    11.694    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_n_0
    SLICE_X25Y122        LUT6 (Prop_lut6_I4_O)        0.124    11.818 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5/O
                         net (fo=11, routed)          0.314    12.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5_n_0
    SLICE_X24Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5/O
                         net (fo=14, routed)          0.437    12.693    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5_n_0
    SLICE_X24Y120        LUT5 (Prop_lut5_I1_O)        0.124    12.817 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5/O
                         net (fo=31, routed)          0.316    13.133    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5_n_0
    SLICE_X25Y120        LUT6 (Prop_lut6_I4_O)        0.124    13.257 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4/O
                         net (fo=17, routed)          0.637    13.895    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4_n_0
    SLICE_X24Y122        LUT5 (Prop_lut5_I3_O)        0.124    14.019 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1/O
                         net (fo=8, routed)           0.895    14.913    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1/O
                         net (fo=3, routed)           0.326    15.363    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1_n_0
    SLICE_X30Y121        LUT5 (Prop_lut5_I2_O)        0.124    15.487 f  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__0/O
                         net (fo=28, routed)          0.512    15.999    acc_buff/add_gen[0].add_unit/sel0__3[0]
    SLICE_X30Y119        LUT4 (Prop_lut4_I3_O)        0.124    16.123 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_comp_4/O
                         net (fo=1, routed)           1.008    17.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_n_0_repN_1
    SLICE_X32Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_comp_1/O
                         net (fo=9, routed)           0.865    18.121    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_n_0
    SLICE_X31Y121        LUT5 (Prop_lut5_I0_O)        0.124    18.245 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1/O
                         net (fo=21, routed)          0.513    18.757    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I3_O)        0.124    18.881 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1/O
                         net (fo=12, routed)          0.371    19.253    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I2_O)        0.124    19.377 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5/O
                         net (fo=31, routed)          0.646    20.023    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I4_O)        0.124    20.147 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0/O
                         net (fo=14, routed)          0.399    20.546    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I3_O)        0.124    20.670 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14/O
                         net (fo=1, routed)           0.635    21.305    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14_n_0
    SLICE_X31Y123        LUT5 (Prop_lut5_I0_O)        0.124    21.429 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5/O
                         net (fo=21, routed)          0.472    21.901    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5_n_0
    SLICE_X30Y123        LUT6 (Prop_lut6_I3_O)        0.124    22.025 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7/O
                         net (fo=10, routed)          0.728    22.753    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7_n_0
    SLICE_X33Y124        LUT5 (Prop_lut5_I3_O)        0.124    22.877 r  acc_buff/add_gen[0].add_unit/o_val[val][3]_i_1/O
                         net (fo=1, routed)           0.000    22.877    acc_buff/seg_gen[7].acc_seg/o_val_reg[val][3]_2
    SLICE_X33Y124        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[val][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.592    14.933    acc_buff/seg_gen[7].acc_seg/i_clk_IBUF_BUFG
    SLICE_X33Y124        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[val][3]/C
                         clock pessimism              0.282    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X33Y124        FDRE (Setup_fdre_C_D)        0.029    15.209    acc_buff/seg_gen[7].acc_seg/o_val_reg[val][3]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -22.877    
  -------------------------------------------------------------------
                         slack                                 -7.668    

Slack (VIOLATED) :        -7.661ns  (required time - arrival time)
  Source:                 acc_buff/add_gen[6].add_unit/o_pop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_buff/seg_gen[7].acc_seg/o_val_reg[val][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.621ns  (logic 5.392ns (30.599%)  route 12.229ns (69.401%))
  Logic Levels:           25  (CARRY4=5 LUT4=3 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.727     5.248    acc_buff/add_gen[6].add_unit/i_clk_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  acc_buff/add_gen[6].add_unit/o_pop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     5.766 r  acc_buff/add_gen[6].add_unit/o_pop_reg/Q
                         net (fo=11, routed)          0.468     6.235    acc_buff/add_gen[0].add_unit/buffer_reg[7][0]_0
    SLICE_X31Y117        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13/O
                         net (fo=1, routed)           0.344     6.703    acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.283 r  acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.283    acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.397    acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.731 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.442     8.173    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4_n_6
    SLICE_X27Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     9.026 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.026    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.360 r  acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.735    10.096    acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3_n_6
    SLICE_X25Y119        LUT4 (Prop_lut4_I1_O)        0.303    10.399 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0/O
                         net (fo=2, routed)           0.586    10.984    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.108 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_comp/O
                         net (fo=2, routed)           0.585    11.694    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_n_0
    SLICE_X25Y122        LUT6 (Prop_lut6_I4_O)        0.124    11.818 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5/O
                         net (fo=11, routed)          0.314    12.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5_n_0
    SLICE_X24Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5/O
                         net (fo=14, routed)          0.437    12.693    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5_n_0
    SLICE_X24Y120        LUT5 (Prop_lut5_I1_O)        0.124    12.817 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5/O
                         net (fo=31, routed)          0.316    13.133    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5_n_0
    SLICE_X25Y120        LUT6 (Prop_lut6_I4_O)        0.124    13.257 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4/O
                         net (fo=17, routed)          0.637    13.895    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4_n_0
    SLICE_X24Y122        LUT5 (Prop_lut5_I3_O)        0.124    14.019 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1/O
                         net (fo=8, routed)           0.895    14.913    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1/O
                         net (fo=3, routed)           0.326    15.363    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1_n_0
    SLICE_X30Y121        LUT5 (Prop_lut5_I2_O)        0.124    15.487 f  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__0/O
                         net (fo=28, routed)          0.512    15.999    acc_buff/add_gen[0].add_unit/sel0__3[0]
    SLICE_X30Y119        LUT4 (Prop_lut4_I3_O)        0.124    16.123 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_comp_4/O
                         net (fo=1, routed)           1.008    17.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_n_0_repN_1
    SLICE_X32Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_comp_1/O
                         net (fo=9, routed)           0.865    18.121    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_n_0
    SLICE_X31Y121        LUT5 (Prop_lut5_I0_O)        0.124    18.245 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1/O
                         net (fo=21, routed)          0.513    18.757    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I3_O)        0.124    18.881 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1/O
                         net (fo=12, routed)          0.371    19.253    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I2_O)        0.124    19.377 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5/O
                         net (fo=31, routed)          0.646    20.023    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I4_O)        0.124    20.147 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0/O
                         net (fo=14, routed)          0.399    20.546    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I3_O)        0.124    20.670 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14/O
                         net (fo=1, routed)           0.635    21.305    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14_n_0
    SLICE_X31Y123        LUT5 (Prop_lut5_I0_O)        0.124    21.429 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5/O
                         net (fo=21, routed)          0.549    21.979    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5_n_0
    SLICE_X30Y124        LUT6 (Prop_lut6_I3_O)        0.124    22.103 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_8/O
                         net (fo=1, routed)           0.643    22.746    acc_buff/add_gen[0].add_unit/i_add__15[7]
    SLICE_X31Y124        LUT5 (Prop_lut5_I4_O)        0.124    22.870 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_2/O
                         net (fo=1, routed)           0.000    22.870    acc_buff/seg_gen[7].acc_seg/o_val_reg[val][7]_2
    SLICE_X31Y124        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[val][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.592    14.933    acc_buff/seg_gen[7].acc_seg/i_clk_IBUF_BUFG
    SLICE_X31Y124        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[val][7]/C
                         clock pessimism              0.282    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X31Y124        FDRE (Setup_fdre_C_D)        0.029    15.209    acc_buff/seg_gen[7].acc_seg/o_val_reg[val][7]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -22.870    
  -------------------------------------------------------------------
                         slack                                 -7.661    

Slack (VIOLATED) :        -7.633ns  (required time - arrival time)
  Source:                 acc_buff/add_gen[6].add_unit/o_pop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_buff/seg_gen[7].acc_seg/o_val_reg[is_head]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.582ns  (logic 5.392ns (30.668%)  route 12.190ns (69.332%))
  Logic Levels:           25  (CARRY4=5 LUT4=3 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.727     5.248    acc_buff/add_gen[6].add_unit/i_clk_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  acc_buff/add_gen[6].add_unit/o_pop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     5.766 r  acc_buff/add_gen[6].add_unit/o_pop_reg/Q
                         net (fo=11, routed)          0.468     6.235    acc_buff/add_gen[0].add_unit/buffer_reg[7][0]_0
    SLICE_X31Y117        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13/O
                         net (fo=1, routed)           0.344     6.703    acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.283 r  acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.283    acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.397    acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.731 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.442     8.173    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4_n_6
    SLICE_X27Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     9.026 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.026    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.360 r  acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.735    10.096    acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3_n_6
    SLICE_X25Y119        LUT4 (Prop_lut4_I1_O)        0.303    10.399 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0/O
                         net (fo=2, routed)           0.586    10.984    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.108 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_comp/O
                         net (fo=2, routed)           0.585    11.694    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_n_0
    SLICE_X25Y122        LUT6 (Prop_lut6_I4_O)        0.124    11.818 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5/O
                         net (fo=11, routed)          0.314    12.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5_n_0
    SLICE_X24Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5/O
                         net (fo=14, routed)          0.437    12.693    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5_n_0
    SLICE_X24Y120        LUT5 (Prop_lut5_I1_O)        0.124    12.817 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5/O
                         net (fo=31, routed)          0.316    13.133    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5_n_0
    SLICE_X25Y120        LUT6 (Prop_lut6_I4_O)        0.124    13.257 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4/O
                         net (fo=17, routed)          0.637    13.895    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4_n_0
    SLICE_X24Y122        LUT5 (Prop_lut5_I3_O)        0.124    14.019 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1/O
                         net (fo=8, routed)           0.895    14.913    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1/O
                         net (fo=3, routed)           0.326    15.363    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1_n_0
    SLICE_X30Y121        LUT5 (Prop_lut5_I2_O)        0.124    15.487 f  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__0/O
                         net (fo=28, routed)          0.512    15.999    acc_buff/add_gen[0].add_unit/sel0__3[0]
    SLICE_X30Y119        LUT4 (Prop_lut4_I3_O)        0.124    16.123 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_comp_4/O
                         net (fo=1, routed)           1.008    17.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_n_0_repN_1
    SLICE_X32Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_comp_1/O
                         net (fo=9, routed)           0.865    18.121    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_n_0
    SLICE_X31Y121        LUT5 (Prop_lut5_I0_O)        0.124    18.245 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1/O
                         net (fo=21, routed)          0.513    18.757    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I3_O)        0.124    18.881 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1/O
                         net (fo=12, routed)          0.371    19.253    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I2_O)        0.124    19.377 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5/O
                         net (fo=31, routed)          0.646    20.023    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I4_O)        0.124    20.147 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0/O
                         net (fo=14, routed)          0.399    20.546    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I3_O)        0.124    20.670 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14/O
                         net (fo=1, routed)           0.635    21.305    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14_n_0
    SLICE_X31Y123        LUT5 (Prop_lut5_I0_O)        0.124    21.429 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5/O
                         net (fo=21, routed)          0.472    21.901    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5_n_0
    SLICE_X30Y123        LUT6 (Prop_lut6_I3_O)        0.124    22.025 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7/O
                         net (fo=10, routed)          0.681    22.706    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7_n_0
    SLICE_X32Y125        LUT6 (Prop_lut6_I3_O)        0.124    22.830 r  acc_buff/add_gen[0].add_unit/o_val[is_head]_i_1_comp/O
                         net (fo=1, routed)           0.000    22.830    acc_buff/seg_gen[7].acc_seg/o_val_reg[is_head]_1
    SLICE_X32Y125        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[is_head]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.592    14.933    acc_buff/seg_gen[7].acc_seg/i_clk_IBUF_BUFG
    SLICE_X32Y125        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[is_head]/C
                         clock pessimism              0.267    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X32Y125        FDRE (Setup_fdre_C_D)        0.032    15.197    acc_buff/seg_gen[7].acc_seg/o_val_reg[is_head]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -22.830    
  -------------------------------------------------------------------
                         slack                                 -7.633    

Slack (VIOLATED) :        -7.627ns  (required time - arrival time)
  Source:                 acc_buff/add_gen[6].add_unit/o_pop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_buff/seg_gen[7].acc_seg/o_val_reg[val][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.592ns  (logic 5.392ns (30.651%)  route 12.200ns (69.349%))
  Logic Levels:           25  (CARRY4=5 LUT3=1 LUT4=3 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.727     5.248    acc_buff/add_gen[6].add_unit/i_clk_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  acc_buff/add_gen[6].add_unit/o_pop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     5.766 r  acc_buff/add_gen[6].add_unit/o_pop_reg/Q
                         net (fo=11, routed)          0.468     6.235    acc_buff/add_gen[0].add_unit/buffer_reg[7][0]_0
    SLICE_X31Y117        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13/O
                         net (fo=1, routed)           0.344     6.703    acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.283 r  acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.283    acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.397    acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.731 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.442     8.173    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4_n_6
    SLICE_X27Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     9.026 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.026    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.360 r  acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.735    10.096    acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3_n_6
    SLICE_X25Y119        LUT4 (Prop_lut4_I1_O)        0.303    10.399 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0/O
                         net (fo=2, routed)           0.586    10.984    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.108 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_comp/O
                         net (fo=2, routed)           0.585    11.694    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_n_0
    SLICE_X25Y122        LUT6 (Prop_lut6_I4_O)        0.124    11.818 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5/O
                         net (fo=11, routed)          0.314    12.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5_n_0
    SLICE_X24Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5/O
                         net (fo=14, routed)          0.437    12.693    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5_n_0
    SLICE_X24Y120        LUT5 (Prop_lut5_I1_O)        0.124    12.817 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5/O
                         net (fo=31, routed)          0.316    13.133    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5_n_0
    SLICE_X25Y120        LUT6 (Prop_lut6_I4_O)        0.124    13.257 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4/O
                         net (fo=17, routed)          0.637    13.895    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4_n_0
    SLICE_X24Y122        LUT5 (Prop_lut5_I3_O)        0.124    14.019 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1/O
                         net (fo=8, routed)           0.895    14.913    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1/O
                         net (fo=3, routed)           0.326    15.363    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1_n_0
    SLICE_X30Y121        LUT5 (Prop_lut5_I2_O)        0.124    15.487 f  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__0/O
                         net (fo=28, routed)          0.512    15.999    acc_buff/add_gen[0].add_unit/sel0__3[0]
    SLICE_X30Y119        LUT4 (Prop_lut4_I3_O)        0.124    16.123 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_comp_4/O
                         net (fo=1, routed)           1.008    17.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_n_0_repN_1
    SLICE_X32Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_comp_1/O
                         net (fo=9, routed)           0.865    18.121    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_n_0
    SLICE_X31Y121        LUT5 (Prop_lut5_I0_O)        0.124    18.245 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1/O
                         net (fo=21, routed)          0.513    18.757    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I3_O)        0.124    18.881 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1/O
                         net (fo=12, routed)          0.371    19.253    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I2_O)        0.124    19.377 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5/O
                         net (fo=31, routed)          0.646    20.023    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I4_O)        0.124    20.147 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0/O
                         net (fo=14, routed)          0.390    20.537    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0_n_0
    SLICE_X32Y122        LUT6 (Prop_lut6_I2_O)        0.124    20.661 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__4/O
                         net (fo=31, routed)          0.586    21.247    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__4_n_0
    SLICE_X32Y122        LUT6 (Prop_lut6_I2_O)        0.124    21.371 r  acc_buff/add_gen[0].add_unit/o_val[val][1]_i_6/O
                         net (fo=1, routed)           0.424    21.795    acc_buff/add_gen[0].add_unit/o_val[val][1]_i_6_n_0
    SLICE_X31Y124        LUT3 (Prop_lut3_I2_O)        0.124    21.919 r  acc_buff/add_gen[0].add_unit/o_val[val][1]_i_3_comp/O
                         net (fo=1, routed)           0.797    22.716    acc_buff/add_gen[0].add_unit/o_val[val][1]_i_3_n_0
    SLICE_X31Y123        LUT6 (Prop_lut6_I4_O)        0.124    22.840 r  acc_buff/add_gen[0].add_unit/o_val[val][1]_i_1_comp/O
                         net (fo=1, routed)           0.000    22.840    acc_buff/seg_gen[7].acc_seg/o_val_reg[val][1]_1
    SLICE_X31Y123        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[val][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.594    14.935    acc_buff/seg_gen[7].acc_seg/i_clk_IBUF_BUFG
    SLICE_X31Y123        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[val][1]/C
                         clock pessimism              0.282    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X31Y123        FDRE (Setup_fdre_C_D)        0.031    15.213    acc_buff/seg_gen[7].acc_seg/o_val_reg[val][1]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -22.840    
  -------------------------------------------------------------------
                         slack                                 -7.627    

Slack (VIOLATED) :        -7.626ns  (required time - arrival time)
  Source:                 acc_buff/add_gen[6].add_unit/o_pop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_buff/seg_gen[7].acc_seg/o_val_reg[val][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.635ns  (logic 5.392ns (30.576%)  route 12.243ns (69.424%))
  Logic Levels:           25  (CARRY4=5 LUT4=3 LUT5=6 LUT6=11)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.727     5.248    acc_buff/add_gen[6].add_unit/i_clk_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  acc_buff/add_gen[6].add_unit/o_pop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     5.766 r  acc_buff/add_gen[6].add_unit/o_pop_reg/Q
                         net (fo=11, routed)          0.468     6.235    acc_buff/add_gen[0].add_unit/buffer_reg[7][0]_0
    SLICE_X31Y117        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13/O
                         net (fo=1, routed)           0.344     6.703    acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.283 r  acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.283    acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.397    acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.731 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.442     8.173    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4_n_6
    SLICE_X27Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     9.026 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.026    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.360 r  acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.735    10.096    acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3_n_6
    SLICE_X25Y119        LUT4 (Prop_lut4_I1_O)        0.303    10.399 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0/O
                         net (fo=2, routed)           0.586    10.984    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.108 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_comp/O
                         net (fo=2, routed)           0.585    11.694    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_n_0
    SLICE_X25Y122        LUT6 (Prop_lut6_I4_O)        0.124    11.818 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5/O
                         net (fo=11, routed)          0.314    12.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5_n_0
    SLICE_X24Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5/O
                         net (fo=14, routed)          0.437    12.693    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5_n_0
    SLICE_X24Y120        LUT5 (Prop_lut5_I1_O)        0.124    12.817 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5/O
                         net (fo=31, routed)          0.316    13.133    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5_n_0
    SLICE_X25Y120        LUT6 (Prop_lut6_I4_O)        0.124    13.257 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4/O
                         net (fo=17, routed)          0.637    13.895    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4_n_0
    SLICE_X24Y122        LUT5 (Prop_lut5_I3_O)        0.124    14.019 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1/O
                         net (fo=8, routed)           0.895    14.913    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1/O
                         net (fo=3, routed)           0.326    15.363    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1_n_0
    SLICE_X30Y121        LUT5 (Prop_lut5_I2_O)        0.124    15.487 f  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__0/O
                         net (fo=28, routed)          0.512    15.999    acc_buff/add_gen[0].add_unit/sel0__3[0]
    SLICE_X30Y119        LUT4 (Prop_lut4_I3_O)        0.124    16.123 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_comp_4/O
                         net (fo=1, routed)           1.008    17.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_n_0_repN_1
    SLICE_X32Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_comp_1/O
                         net (fo=9, routed)           0.865    18.121    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_n_0
    SLICE_X31Y121        LUT5 (Prop_lut5_I0_O)        0.124    18.245 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1/O
                         net (fo=21, routed)          0.513    18.757    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I3_O)        0.124    18.881 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1/O
                         net (fo=12, routed)          0.371    19.253    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I2_O)        0.124    19.377 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5/O
                         net (fo=31, routed)          0.646    20.023    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I4_O)        0.124    20.147 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0/O
                         net (fo=14, routed)          0.399    20.546    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I3_O)        0.124    20.670 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14/O
                         net (fo=1, routed)           0.635    21.305    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14_n_0
    SLICE_X31Y123        LUT5 (Prop_lut5_I0_O)        0.124    21.429 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5/O
                         net (fo=21, routed)          0.472    21.901    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5_n_0
    SLICE_X30Y123        LUT6 (Prop_lut6_I3_O)        0.124    22.025 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7/O
                         net (fo=10, routed)          0.734    22.759    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7_n_0
    SLICE_X30Y124        LUT6 (Prop_lut6_I4_O)        0.124    22.883 r  acc_buff/add_gen[0].add_unit/o_val[val][0]_i_1/O
                         net (fo=1, routed)           0.000    22.883    acc_buff/seg_gen[7].acc_seg/o_val_reg[val][0]_1
    SLICE_X30Y124        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[val][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.592    14.933    acc_buff/seg_gen[7].acc_seg/i_clk_IBUF_BUFG
    SLICE_X30Y124        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[val][0]/C
                         clock pessimism              0.282    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X30Y124        FDRE (Setup_fdre_C_D)        0.077    15.257    acc_buff/seg_gen[7].acc_seg/o_val_reg[val][0]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -22.883    
  -------------------------------------------------------------------
                         slack                                 -7.626    

Slack (VIOLATED) :        -7.624ns  (required time - arrival time)
  Source:                 acc_buff/add_gen[6].add_unit/o_pop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_buff/seg_gen[7].acc_seg/o_val_reg[val][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.586ns  (logic 5.392ns (30.660%)  route 12.194ns (69.340%))
  Logic Levels:           25  (CARRY4=5 LUT4=3 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.727     5.248    acc_buff/add_gen[6].add_unit/i_clk_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  acc_buff/add_gen[6].add_unit/o_pop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     5.766 r  acc_buff/add_gen[6].add_unit/o_pop_reg/Q
                         net (fo=11, routed)          0.468     6.235    acc_buff/add_gen[0].add_unit/buffer_reg[7][0]_0
    SLICE_X31Y117        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13/O
                         net (fo=1, routed)           0.344     6.703    acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.283 r  acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.283    acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.397    acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.731 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.442     8.173    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4_n_6
    SLICE_X27Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     9.026 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.026    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.360 r  acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.735    10.096    acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3_n_6
    SLICE_X25Y119        LUT4 (Prop_lut4_I1_O)        0.303    10.399 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0/O
                         net (fo=2, routed)           0.586    10.984    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.108 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_comp/O
                         net (fo=2, routed)           0.585    11.694    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_n_0
    SLICE_X25Y122        LUT6 (Prop_lut6_I4_O)        0.124    11.818 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5/O
                         net (fo=11, routed)          0.314    12.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5_n_0
    SLICE_X24Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5/O
                         net (fo=14, routed)          0.437    12.693    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5_n_0
    SLICE_X24Y120        LUT5 (Prop_lut5_I1_O)        0.124    12.817 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5/O
                         net (fo=31, routed)          0.316    13.133    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5_n_0
    SLICE_X25Y120        LUT6 (Prop_lut6_I4_O)        0.124    13.257 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4/O
                         net (fo=17, routed)          0.637    13.895    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4_n_0
    SLICE_X24Y122        LUT5 (Prop_lut5_I3_O)        0.124    14.019 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1/O
                         net (fo=8, routed)           0.895    14.913    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1/O
                         net (fo=3, routed)           0.326    15.363    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1_n_0
    SLICE_X30Y121        LUT5 (Prop_lut5_I2_O)        0.124    15.487 f  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__0/O
                         net (fo=28, routed)          0.512    15.999    acc_buff/add_gen[0].add_unit/sel0__3[0]
    SLICE_X30Y119        LUT4 (Prop_lut4_I3_O)        0.124    16.123 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_comp_4/O
                         net (fo=1, routed)           1.008    17.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_n_0_repN_1
    SLICE_X32Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_comp_1/O
                         net (fo=9, routed)           0.865    18.121    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_n_0
    SLICE_X31Y121        LUT5 (Prop_lut5_I0_O)        0.124    18.245 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1/O
                         net (fo=21, routed)          0.513    18.757    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I3_O)        0.124    18.881 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1/O
                         net (fo=12, routed)          0.371    19.253    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I2_O)        0.124    19.377 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5/O
                         net (fo=31, routed)          0.646    20.023    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I4_O)        0.124    20.147 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0/O
                         net (fo=14, routed)          0.399    20.546    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I3_O)        0.124    20.670 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14/O
                         net (fo=1, routed)           0.635    21.305    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14_n_0
    SLICE_X31Y123        LUT5 (Prop_lut5_I0_O)        0.124    21.429 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5/O
                         net (fo=21, routed)          0.588    22.017    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5_n_0
    SLICE_X31Y124        LUT6 (Prop_lut6_I3_O)        0.124    22.141 r  acc_buff/add_gen[0].add_unit/o_val[val][4]_i_4/O
                         net (fo=1, routed)           0.569    22.711    acc_buff/add_gen[0].add_unit/i_add__15[4]
    SLICE_X32Y124        LUT5 (Prop_lut5_I4_O)        0.124    22.835 r  acc_buff/add_gen[0].add_unit/o_val[val][4]_i_1/O
                         net (fo=1, routed)           0.000    22.835    acc_buff/seg_gen[7].acc_seg/o_val_reg[val][4]_1
    SLICE_X32Y124        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[val][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.592    14.933    acc_buff/seg_gen[7].acc_seg/i_clk_IBUF_BUFG
    SLICE_X32Y124        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[val][4]/C
                         clock pessimism              0.282    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X32Y124        FDRE (Setup_fdre_C_D)        0.031    15.211    acc_buff/seg_gen[7].acc_seg/o_val_reg[val][4]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -22.835    
  -------------------------------------------------------------------
                         slack                                 -7.624    

Slack (VIOLATED) :        -7.574ns  (required time - arrival time)
  Source:                 acc_buff/add_gen[6].add_unit/o_pop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_buff/seg_gen[7].acc_seg/o_val_reg[val][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.538ns  (logic 5.392ns (30.744%)  route 12.146ns (69.255%))
  Logic Levels:           25  (CARRY4=5 LUT4=3 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.727     5.248    acc_buff/add_gen[6].add_unit/i_clk_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  acc_buff/add_gen[6].add_unit/o_pop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     5.766 r  acc_buff/add_gen[6].add_unit/o_pop_reg/Q
                         net (fo=11, routed)          0.468     6.235    acc_buff/add_gen[0].add_unit/buffer_reg[7][0]_0
    SLICE_X31Y117        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13/O
                         net (fo=1, routed)           0.344     6.703    acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.283 r  acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.283    acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.397    acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.731 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.442     8.173    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4_n_6
    SLICE_X27Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     9.026 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.026    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.360 r  acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.735    10.096    acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3_n_6
    SLICE_X25Y119        LUT4 (Prop_lut4_I1_O)        0.303    10.399 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0/O
                         net (fo=2, routed)           0.586    10.984    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.108 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_comp/O
                         net (fo=2, routed)           0.585    11.694    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_n_0
    SLICE_X25Y122        LUT6 (Prop_lut6_I4_O)        0.124    11.818 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5/O
                         net (fo=11, routed)          0.314    12.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5_n_0
    SLICE_X24Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5/O
                         net (fo=14, routed)          0.437    12.693    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5_n_0
    SLICE_X24Y120        LUT5 (Prop_lut5_I1_O)        0.124    12.817 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5/O
                         net (fo=31, routed)          0.316    13.133    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5_n_0
    SLICE_X25Y120        LUT6 (Prop_lut6_I4_O)        0.124    13.257 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4/O
                         net (fo=17, routed)          0.637    13.895    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4_n_0
    SLICE_X24Y122        LUT5 (Prop_lut5_I3_O)        0.124    14.019 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1/O
                         net (fo=8, routed)           0.895    14.913    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1/O
                         net (fo=3, routed)           0.326    15.363    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1_n_0
    SLICE_X30Y121        LUT5 (Prop_lut5_I2_O)        0.124    15.487 f  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__0/O
                         net (fo=28, routed)          0.512    15.999    acc_buff/add_gen[0].add_unit/sel0__3[0]
    SLICE_X30Y119        LUT4 (Prop_lut4_I3_O)        0.124    16.123 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_comp_4/O
                         net (fo=1, routed)           1.008    17.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_n_0_repN_1
    SLICE_X32Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_comp_1/O
                         net (fo=9, routed)           0.865    18.121    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_n_0
    SLICE_X31Y121        LUT5 (Prop_lut5_I0_O)        0.124    18.245 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1/O
                         net (fo=21, routed)          0.513    18.757    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I3_O)        0.124    18.881 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1/O
                         net (fo=12, routed)          0.371    19.253    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I2_O)        0.124    19.377 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5/O
                         net (fo=31, routed)          0.646    20.023    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I4_O)        0.124    20.147 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0/O
                         net (fo=14, routed)          0.399    20.546    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I3_O)        0.124    20.670 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14/O
                         net (fo=1, routed)           0.635    21.305    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14_n_0
    SLICE_X31Y123        LUT5 (Prop_lut5_I0_O)        0.124    21.429 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5/O
                         net (fo=21, routed)          0.472    21.901    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5_n_0
    SLICE_X30Y123        LUT6 (Prop_lut6_I3_O)        0.124    22.025 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7/O
                         net (fo=10, routed)          0.637    22.662    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7_n_0
    SLICE_X33Y124        LUT5 (Prop_lut5_I3_O)        0.124    22.786 r  acc_buff/add_gen[0].add_unit/o_val[val][5]_i_1/O
                         net (fo=1, routed)           0.000    22.786    acc_buff/seg_gen[7].acc_seg/o_val_reg[val][5]_1
    SLICE_X33Y124        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[val][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.592    14.933    acc_buff/seg_gen[7].acc_seg/i_clk_IBUF_BUFG
    SLICE_X33Y124        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[val][5]/C
                         clock pessimism              0.282    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X33Y124        FDRE (Setup_fdre_C_D)        0.032    15.212    acc_buff/seg_gen[7].acc_seg/o_val_reg[val][5]
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -22.786    
  -------------------------------------------------------------------
                         slack                                 -7.574    

Slack (VIOLATED) :        -7.446ns  (required time - arrival time)
  Source:                 acc_buff/add_gen[6].add_unit/o_pop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_buff/seg_gen[7].acc_seg/o_val_reg[val][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.439ns  (logic 5.392ns (30.919%)  route 12.047ns (69.081%))
  Logic Levels:           25  (CARRY4=5 LUT4=3 LUT5=7 LUT6=10)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.248ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.727     5.248    acc_buff/add_gen[6].add_unit/i_clk_IBUF_BUFG
    SLICE_X30Y117        FDRE                                         r  acc_buff/add_gen[6].add_unit/o_pop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.518     5.766 r  acc_buff/add_gen[6].add_unit/o_pop_reg/Q
                         net (fo=11, routed)          0.468     6.235    acc_buff/add_gen[0].add_unit/buffer_reg[7][0]_0
    SLICE_X31Y117        LUT4 (Prop_lut4_I1_O)        0.124     6.359 r  acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13/O
                         net (fo=1, routed)           0.344     6.703    acc_buff/add_gen[0].add_unit/o_val[val][0]_i_13_n_0
    SLICE_X28Y117        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.283 r  acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.283    acc_buff/add_gen[0].add_unit/o_val_reg[val][0]_i_5_n_0
    SLICE_X28Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.397    acc_buff/add_gen[0].add_unit/curr_reg[7]_i_4_n_0
    SLICE_X28Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.731 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4/O[1]
                         net (fo=1, routed)           0.442     8.173    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_4_n_6
    SLICE_X27Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853     9.026 r  acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.026    acc_buff/add_gen[0].add_unit/curr_reg[11]_i_3_n_0
    SLICE_X27Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.360 r  acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.735    10.096    acc_buff/add_gen[0].add_unit/curr_reg[15]_i_3_n_6
    SLICE_X25Y119        LUT4 (Prop_lut4_I1_O)        0.303    10.399 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0/O
                         net (fo=2, routed)           0.586    10.984    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_16__0_n_0
    SLICE_X24Y120        LUT6 (Prop_lut6_I1_O)        0.124    11.108 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_comp/O
                         net (fo=2, routed)           0.585    11.694    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_9__1_n_0
    SLICE_X25Y122        LUT6 (Prop_lut6_I4_O)        0.124    11.818 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5/O
                         net (fo=11, routed)          0.314    12.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__5_n_0
    SLICE_X24Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5/O
                         net (fo=14, routed)          0.437    12.693    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__5_n_0
    SLICE_X24Y120        LUT5 (Prop_lut5_I1_O)        0.124    12.817 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5/O
                         net (fo=31, routed)          0.316    13.133    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12__5_n_0
    SLICE_X25Y120        LUT6 (Prop_lut6_I4_O)        0.124    13.257 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4/O
                         net (fo=17, routed)          0.637    13.895    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__4_n_0
    SLICE_X24Y122        LUT5 (Prop_lut5_I3_O)        0.124    14.019 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1/O
                         net (fo=8, routed)           0.895    14.913    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__1_n_0
    SLICE_X32Y121        LUT6 (Prop_lut6_I4_O)        0.124    15.037 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1/O
                         net (fo=3, routed)           0.326    15.363    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_15__1_n_0
    SLICE_X30Y121        LUT5 (Prop_lut5_I2_O)        0.124    15.487 f  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_11__0/O
                         net (fo=28, routed)          0.512    15.999    acc_buff/add_gen[0].add_unit/sel0__3[0]
    SLICE_X30Y119        LUT4 (Prop_lut4_I3_O)        0.124    16.123 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_comp_4/O
                         net (fo=1, routed)           1.008    17.132    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__2_n_0_repN_1
    SLICE_X32Y120        LUT6 (Prop_lut6_I3_O)        0.124    17.256 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_comp_1/O
                         net (fo=9, routed)           0.865    18.121    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_12_n_0
    SLICE_X31Y121        LUT5 (Prop_lut5_I0_O)        0.124    18.245 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1/O
                         net (fo=21, routed)          0.513    18.757    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5__1_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I3_O)        0.124    18.881 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1/O
                         net (fo=12, routed)          0.371    19.253    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__1_n_0
    SLICE_X33Y121        LUT6 (Prop_lut6_I2_O)        0.124    19.377 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5/O
                         net (fo=31, routed)          0.646    20.023    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_13__5_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I4_O)        0.124    20.147 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0/O
                         net (fo=14, routed)          0.399    20.546    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7__0_n_0
    SLICE_X30Y123        LUT5 (Prop_lut5_I3_O)        0.124    20.670 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14/O
                         net (fo=1, routed)           0.635    21.305    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_14_n_0
    SLICE_X31Y123        LUT5 (Prop_lut5_I0_O)        0.124    21.429 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5/O
                         net (fo=21, routed)          0.472    21.901    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_5_n_0
    SLICE_X30Y123        LUT6 (Prop_lut6_I3_O)        0.124    22.025 r  acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7/O
                         net (fo=10, routed)          0.538    22.563    acc_buff/add_gen[0].add_unit/o_val[val][7]_i_7_n_0
    SLICE_X30Y125        LUT5 (Prop_lut5_I3_O)        0.124    22.687 r  acc_buff/add_gen[0].add_unit/o_val[val][6]_i_1/O
                         net (fo=1, routed)           0.000    22.687    acc_buff/seg_gen[7].acc_seg/o_val_reg[val][6]_1
    SLICE_X30Y125        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[val][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.592    14.933    acc_buff/seg_gen[7].acc_seg/i_clk_IBUF_BUFG
    SLICE_X30Y125        FDRE                                         r  acc_buff/seg_gen[7].acc_seg/o_val_reg[val][6]/C
                         clock pessimism              0.267    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X30Y125        FDRE (Setup_fdre_C_D)        0.077    15.242    acc_buff/seg_gen[7].acc_seg/o_val_reg[val][6]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -22.687    
  -------------------------------------------------------------------
                         slack                                 -7.446    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 uart/rightshiftreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rightshiftreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.664     1.548    uart/i_clk_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  uart/rightshiftreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  uart/rightshiftreg_reg[1]/Q
                         net (fo=1, routed)           0.097     1.785    uart/rightshiftreg[1]
    SLICE_X4Y128         LUT2 (Prop_lut2_I1_O)        0.048     1.833 r  uart/rightshiftreg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.833    uart/rightshiftreg[0]_i_1_n_0
    SLICE_X4Y128         FDRE                                         r  uart/rightshiftreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.936     2.064    uart/i_clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  uart/rightshiftreg_reg[0]/C
                         clock pessimism             -0.503     1.561    
    SLICE_X4Y128         FDRE (Hold_fdre_C_D)         0.107     1.668    uart/rightshiftreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 out_buff/delta_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_buff/o_full_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.668     1.552    out_buff/i_clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  out_buff/delta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  out_buff/delta_reg[2]/Q
                         net (fo=2, routed)           0.109     1.802    out_buff/delta[2]
    SLICE_X4Y117         LUT6 (Prop_lut6_I4_O)        0.045     1.847 r  out_buff/o_full_i_1/O
                         net (fo=2, routed)           0.000     1.847    out_buff/o_full_i_1_n_0
    SLICE_X4Y117         FDRE                                         r  out_buff/o_full_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.940     2.068    out_buff/i_clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  out_buff/o_full_reg_lopt_replica/C
                         clock pessimism             -0.503     1.565    
    SLICE_X4Y117         FDRE (Hold_fdre_C_D)         0.092     1.657    out_buff/o_full_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uart/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.230%)  route 0.130ns (40.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.665     1.549    uart/i_clk_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  uart/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  uart/counter_reg[1]/Q
                         net (fo=7, routed)           0.130     1.820    uart/counter_reg[1]
    SLICE_X5Y120         LUT5 (Prop_lut5_I2_O)        0.048     1.868 r  uart/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.868    uart/counter[4]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  uart/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.937     2.065    uart/i_clk_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  uart/counter_reg[4]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.107     1.669    uart/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 uart/bitcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/FSM_sequential_curr_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.664     1.548    uart/i_clk_IBUF_BUFG
    SLICE_X7Y121         FDRE                                         r  uart/bitcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y121         FDRE (Prop_fdre_C_Q)         0.141     1.689 f  uart/bitcounter_reg[2]/Q
                         net (fo=3, routed)           0.151     1.840    uart/bitcounter_reg_n_0_[2]
    SLICE_X6Y121         LUT6 (Prop_lut6_I3_O)        0.045     1.885 r  uart/FSM_sequential_curr_state_i_1/O
                         net (fo=1, routed)           0.000     1.885    uart/next_state__0
    SLICE_X6Y121         FDRE                                         r  uart/FSM_sequential_curr_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.936     2.064    uart/i_clk_IBUF_BUFG
    SLICE_X6Y121         FDRE                                         r  uart/FSM_sequential_curr_state_reg/C
                         clock pessimism             -0.503     1.561    
    SLICE_X6Y121         FDRE (Hold_fdre_C_D)         0.120     1.681    uart/FSM_sequential_curr_state_reg
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.657%)  route 0.131ns (41.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.665     1.549    uart/i_clk_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  uart/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  uart/counter_reg[1]/Q
                         net (fo=7, routed)           0.131     1.821    uart/counter_reg[1]
    SLICE_X5Y120         LUT6 (Prop_lut6_I3_O)        0.045     1.866 r  uart/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.866    uart/counter[5]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  uart/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.937     2.065    uart/i_clk_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  uart/counter_reg[5]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.092     1.654    uart/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.665     1.549    uart/i_clk_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  uart/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  uart/counter_reg[1]/Q
                         net (fo=7, routed)           0.130     1.820    uart/counter_reg[1]
    SLICE_X5Y120         LUT4 (Prop_lut4_I2_O)        0.045     1.865 r  uart/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.865    uart/counter[3]_i_1_n_0
    SLICE_X5Y120         FDRE                                         r  uart/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.937     2.065    uart/i_clk_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  uart/counter_reg[3]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X5Y120         FDRE (Hold_fdre_C_D)         0.091     1.653    uart/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 uart/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.665     1.549    uart/i_clk_IBUF_BUFG
    SLICE_X7Y120         FDRE                                         r  uart/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  uart/counter_reg[9]/Q
                         net (fo=2, routed)           0.122     1.811    uart/counter_reg[9]
    SLICE_X7Y120         LUT6 (Prop_lut6_I0_O)        0.045     1.856 r  uart/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.856    uart/counter[9]_i_1_n_0
    SLICE_X7Y120         FDRE                                         r  uart/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.937     2.065    uart/i_clk_IBUF_BUFG
    SLICE_X7Y120         FDRE                                         r  uart/counter_reg[9]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X7Y120         FDRE (Hold_fdre_C_D)         0.092     1.641    uart/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 uart/rightshiftreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rightshiftreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.664     1.548    uart/i_clk_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  uart/rightshiftreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y128         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  uart/rightshiftreg_reg[5]/Q
                         net (fo=1, routed)           0.137     1.826    uart/rightshiftreg[5]
    SLICE_X4Y128         LUT5 (Prop_lut5_I0_O)        0.045     1.871 r  uart/rightshiftreg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.871    uart/rightshiftreg[4]_i_1_n_0
    SLICE_X4Y128         FDRE                                         r  uart/rightshiftreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.936     2.064    uart/i_clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  uart/rightshiftreg_reg[4]/C
                         clock pessimism             -0.503     1.561    
    SLICE_X4Y128         FDRE (Hold_fdre_C_D)         0.092     1.653    uart/rightshiftreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 uart/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.685%)  route 0.150ns (44.315%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.665     1.549    uart/i_clk_IBUF_BUFG
    SLICE_X5Y120         FDRE                                         r  uart/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  uart/counter_reg[5]/Q
                         net (fo=6, routed)           0.150     1.840    uart/counter_reg[5]
    SLICE_X7Y120         LUT5 (Prop_lut5_I0_O)        0.048     1.888 r  uart/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.888    uart/counter[8]_i_1_n_0
    SLICE_X7Y120         FDRE                                         r  uart/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.937     2.065    uart/i_clk_IBUF_BUFG
    SLICE_X7Y120         FDRE                                         r  uart/counter_reg[8]/C
                         clock pessimism             -0.502     1.563    
    SLICE_X7Y120         FDRE (Hold_fdre_C_D)         0.107     1.670    uart/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart/rightshiftreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/rightshiftreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.239%)  route 0.139ns (42.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.664     1.548    uart/i_clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  uart/rightshiftreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  uart/rightshiftreg_reg[3]/Q
                         net (fo=1, routed)           0.139     1.828    uart/rightshiftreg[3]
    SLICE_X5Y128         LUT5 (Prop_lut5_I0_O)        0.045     1.873 r  uart/rightshiftreg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.873    uart/rightshiftreg[2]_i_1_n_0
    SLICE_X5Y128         FDRE                                         r  uart/rightshiftreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.936     2.064    uart/i_clk_IBUF_BUFG
    SLICE_X5Y128         FDRE                                         r  uart/rightshiftreg_reg[2]/C
                         clock pessimism             -0.503     1.561    
    SLICE_X5Y128         FDRE (Hold_fdre_C_D)         0.092     1.653    uart/rightshiftreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y0     cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y2     cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y2     cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y3     cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_buff/o_empty_reg_inv_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.451ns  (logic 3.986ns (47.161%)  route 4.466ns (52.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.799     5.320    out_buff/i_clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  out_buff/o_empty_reg_inv_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  out_buff/o_empty_reg_inv_lopt_replica/Q
                         net (fo=1, routed)           4.466    10.242    lopt
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.772 r  LED[1]_INST_0/O
                         net (fo=0)                   0.000    13.772    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buff/o_full_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 3.957ns (48.954%)  route 4.126ns (51.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.799     5.320    out_buff/i_clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  out_buff/o_full_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  out_buff/o_full_reg_lopt_replica/Q
                         net (fo=1, routed)           4.126     9.902    lopt_1
    U19                  OBUF (Prop_obuf_I_O)         3.501    13.403 r  LED[2]_INST_0/O
                         net (fo=0)                   0.000    13.403    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/TxD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.279ns  (logic 3.974ns (63.286%)  route 2.305ns (36.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.794     5.315    uart/i_clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  uart/TxD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  uart/TxD_reg/Q
                         net (fo=1, routed)           2.305     8.077    o_TxD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    11.594 r  o_TxD_OBUF_inst/O
                         net (fo=0)                   0.000    11.594    o_TxD
    A18                                                               r  o_TxD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ld_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.505ns  (logic 3.961ns (71.949%)  route 1.544ns (28.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         1.638     5.159    i_clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  ld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  ld_reg/Q
                         net (fo=2, routed)           1.544     7.159    ld_reg_n_0
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.664 r  LED[0]_INST_0/O
                         net (fo=0)                   0.000    10.664    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ld_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.644ns  (logic 1.347ns (81.922%)  route 0.297ns (18.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.595     1.478    i_clk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  ld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ld_reg/Q
                         net (fo=2, routed)           0.297     1.916    ld_reg_n_0
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.122 r  LED[0]_INST_0/O
                         net (fo=0)                   0.000     3.122    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/TxD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_TxD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.360ns (68.672%)  route 0.620ns (31.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.664     1.548    uart/i_clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  uart/TxD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  uart/TxD_reg/Q
                         net (fo=1, routed)           0.620     2.309    o_TxD_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.528 r  o_TxD_OBUF_inst/O
                         net (fo=0)                   0.000     3.528    o_TxD
    A18                                                               r  o_TxD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buff/o_full_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.612ns  (logic 1.343ns (51.417%)  route 1.269ns (48.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.668     1.552    out_buff/i_clk_IBUF_BUFG
    SLICE_X4Y117         FDRE                                         r  out_buff/o_full_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y117         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  out_buff/o_full_reg_lopt_replica/Q
                         net (fo=1, routed)           1.269     2.962    lopt_1
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.164 r  LED[2]_INST_0/O
                         net (fo=0)                   0.000     4.164    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_buff/o_empty_reg_inv_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.989ns  (logic 1.372ns (45.884%)  route 1.618ns (54.116%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=517, routed)         0.668     1.552    out_buff/i_clk_IBUF_BUFG
    SLICE_X5Y117         FDRE                                         r  out_buff/o_empty_reg_inv_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  out_buff/o_empty_reg_inv_lopt_replica/Q
                         net (fo=1, routed)           1.618     3.310    lopt
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.541 r  LED[1]_INST_0/O
                         net (fo=0)                   0.000     4.541    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





