<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="/media/shared/co/verilog/P1/P1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name="/media/shared/co/verilog/P1/.lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="/media/shared/co/verilog/P1/alternate_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="/media/shared/co/verilog/P1/alternate_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="/media/shared/co/verilog/P1/alternate_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="/media/shared/co/verilog/P1/alternate_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="/media/shared/co/verilog/P1/alu.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="/media/shared/co/verilog/P1/alu.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="/media/shared/co/verilog/P1/alu.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="/media/shared/co/verilog/P1/alu.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="/media/shared/co/verilog/P1/alu.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="/media/shared/co/verilog/P1/expr.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="/media/shared/co/verilog/P1/expr.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="/media/shared/co/verilog/P1/expr.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="/media/shared/co/verilog/P1/expr_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="/media/shared/co/verilog/P1/expr_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="/media/shared/co/verilog/P1/expr_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="/media/shared/co/verilog/P1/ext.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="/media/shared/co/verilog/P1/ext.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="/media/shared/co/verilog/P1/ext.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="/media/shared/co/verilog/P1/ext.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="/media/shared/co/verilog/P1/ext.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="/media/shared/co/verilog/P1/fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="/media/shared/co/verilog/P1/gray.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="/media/shared/co/verilog/P1/gray.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="/media/shared/co/verilog/P1/gray.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="/media/shared/co/verilog/P1/isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="/media/shared/co/verilog/P1/isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="/media/shared/co/verilog/P1/isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="/media/shared/co/verilog/P1/splitter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="/media/shared/co/verilog/P1/splitter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="/media/shared/co/verilog/P1/splitter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="/media/shared/co/verilog/P1/splitter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="/media/shared/co/verilog/P1/splitter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="/media/shared/co/verilog/P1/splitter_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="/media/shared/co/verilog/P1/test.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="/media/shared/co/verilog/P1/test.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="/media/shared/co/verilog/P1/test.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="/media/shared/co/verilog/P1/webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="/media/shared/co/verilog/P1/xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="/media/shared/co/verilog/P1/xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1728815125" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1728815125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728925620" xil_pn:in_ck="-1528431597706162875" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1728925620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/alternate.v"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/alternate_tb.v"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/alu.v"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/expr.v"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/expr_tb.v"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/ext.v"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/gray.v"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/splitter.v"/>
    </transform>
    <transform xil_pn:end_ts="1728919381" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2757130247328874068" xil_pn:start_ts="1728919381">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728919381" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="9092771811148386386" xil_pn:start_ts="1728919381">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728815125" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6837357622383764320" xil_pn:start_ts="1728815125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1728925620" xil_pn:in_ck="-1528431597706162875" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1728925620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/alternate.v"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/alternate_tb.v"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/alu.v"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/expr.v"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/expr_tb.v"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/ext.v"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/gray.v"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/splitter.v"/>
    </transform>
    <transform xil_pn:end_ts="1728925622" xil_pn:in_ck="-1528431597706162875" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8406245434443448971" xil_pn:start_ts="1728925620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/alternate_tb_beh.prj"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/alternate_tb_isim_beh.exe"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/fuse.log"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/isim"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/isim.log"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1728925622" xil_pn:in_ck="-2705587962991906489" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4753167005674137624" xil_pn:start_ts="1728925622">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/alternate_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/isim.cmd"/>
      <outfile xil_pn:name="/media/shared/co/verilog/P1/isim.log"/>
    </transform>
  </transforms>

</generated_project>
