iverilog -o compiled_and2 ./SRC/and2_include_netlists.v -s and2_autocheck_top_tb -I ./SRC
error: Unable to find the root module "and2_autocheck_top_tb" in the Verilog source.
     : Perhaps ``-s and2_autocheck_top_tb'' is incorrect?
1 error(s) during elaboration.
1