WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500157 heartbeat IPC: 3.99975 cumulative IPC: 3.99975 (Simulation time: 0 hr 0 min 19 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500158 cumulative IPC: 3.99975 (Simulation time: 0 hr 0 min 19 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500158 (Simulation time: 0 hr 0 min 19 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 8914021 heartbeat IPC: 1.55913 cumulative IPC: 1.55913 (Simulation time: 0 hr 0 min 51 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 15585172 heartbeat IPC: 1.499 cumulative IPC: 1.52847 (Simulation time: 0 hr 1 min 23 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 22127974 heartbeat IPC: 1.5284 cumulative IPC: 1.52845 (Simulation time: 0 hr 1 min 55 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 28834461 heartbeat IPC: 1.4911 cumulative IPC: 1.51894 (Simulation time: 0 hr 2 min 27 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 35683375 heartbeat IPC: 1.46009 cumulative IPC: 1.50679 (Simulation time: 0 hr 3 min 0 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 33183219 cumulative IPC: 1.50679 (Simulation time: 0 hr 3 min 0 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 33183219 (Simulation time: 0 hr 3 min 0 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/644.nab_s-12459B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.50679 instructions: 50000004 cycles: 33183219
CPU 0 Branch Prediction Accuracy: 90.3272% MPKI: 13.827 Average ROB Occupancy at Mispredict: 34.1046
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.27594
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 13.5511
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     166353  HIT:     157108  MISS:       9245
LLC LOAD         ACCESS:     147737  HIT:     146101  MISS:       1636
LLC RFO          ACCESS:      12697  HIT:       5123  MISS:       7574
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       5843  HIT:       5843  MISS:          0
LLC TRANSLATION  ACCESS:         76  HIT:         41  MISS:         35
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 84.04 cycles
cpu0_DTLB TOTAL       ACCESS:   10493486  HIT:    9605594  MISS:     887892
cpu0_DTLB LOAD         ACCESS:   10493486  HIT:    9605594  MISS:     887892
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 3.46298 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   14210813  HIT:   12498320  MISS:    1712493
cpu0_L1D LOAD         ACCESS:    9204696  HIT:    8166334  MISS:    1038362
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5005977  HIT:    4331984  MISS:     673993
cpu0_L1D TRANSLATION  ACCESS:        140  HIT:          2  MISS:        138
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 6.68113 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     847855  HIT:     686164  MISS:     161691
cpu0_L2C LOAD         ACCESS:     612480  HIT:     464743  MISS:     147737
cpu0_L2C RFO          ACCESS:     113561  HIT:     100864  MISS:      12697
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     121676  HIT:     120495  MISS:       1181
cpu0_L2C TRANSLATION  ACCESS:        138  HIT:         62  MISS:         76
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 24.7176 cycles
cpu0_STLB TOTAL       ACCESS:     378780  HIT:     378640  MISS:        140
cpu0_STLB LOAD         ACCESS:     378780  HIT:     378640  MISS:        140
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 270.172 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:       7767
  ROW_BUFFER_MISS:       1478
 AVG DBUS CONGESTED CYCLE:    3.62475
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

