# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Asphalt-Journey.srcs/sources_1/new/Logic_LED.vhd" \
"../../../../Asphalt-Journey.srcs/sim_1/new/Logic_LED_TB.vhd" \

# Do not sort compile order
nosort
