#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Nov 27 21:52:39 2016
# Process ID: 1288
# Log file: C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/vivado.log
# Journal file: C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.xpr
open_bd_design {C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI] [get_bd_intf_nets matrix_mult_1_a_PORTA] [get_bd_cells matrix_mult_1]
set_property  ip_repo_paths  {c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/lab2-opt/mmm1/mmm1/solution1/impl/ip C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/proj1_hls/solution1/impl/ip} [current_project]
update_ip_catalog
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:obj_detector:1.0 obj_detector_0
endgroup
connect_bd_intf_net [get_bd_intf_pins obj_detector_0/s_axi_control] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M01_AXI]
connect_bd_intf_net [get_bd_intf_pins obj_detector_0/A_PORTA] -boundary_type upper [get_bd_intf_pins hier_bram_0/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins obj_detector_0/B_PORTA] -boundary_type upper [get_bd_intf_pins hier_bram_1/BRAM_PORTB]
connect_bd_intf_net [get_bd_intf_pins obj_detector_0/conv_PORTA] -boundary_type upper [get_bd_intf_pins hier_bram_2/BRAM_PORTB]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins obj_detector_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins obj_detector_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
validate_bd_design
assign_bd_address [get_bd_addr_segs {obj_detector_0/s_axi_control/Reg }]
save_bd_design
validate_bd_design
generate_target all [get_files  C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd]
make_wrapper -files [get_files C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.sdk/design_1_wrapper.hdf
file copy -force C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.sdk/design_1_wrapper.hdf

file copy -force C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.sdk/design_1_wrapper.hdf
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:obj_detector:1.0 [get_ips  design_1_obj_detector_0_0]
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd]
make_wrapper -files [get_files C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.sdk/design_1_wrapper.hdf

file copy -force C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.sdk -hwspec C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.sdk/design_1_wrapper.hdf
open_bd_design {C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
endgroup
set_property range 64K [get_bd_addr_segs {hier_bram_2/axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 64K [get_bd_addr_segs {hier_bram_1/axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 64K [get_bd_addr_segs {hier_bram_0/axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
set_property range 16K [get_bd_addr_segs {hier_bram_2/axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 64K [get_bd_addr_segs {hier_bram_2/axi_cdma_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
generate_target all [get_files  C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd]
make_wrapper -files [get_files C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.sdk/design_1_wrapper.hdf

