/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [12:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire [30:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[36] ? in_data[36] : in_data[40];
  assign celloutsig_0_53z = celloutsig_0_0z ? celloutsig_0_17z : celloutsig_0_4z[4];
  assign celloutsig_0_16z = celloutsig_0_0z ? celloutsig_0_1z[0] : celloutsig_0_15z;
  assign celloutsig_0_26z = celloutsig_0_4z[3] ? celloutsig_0_0z : celloutsig_0_16z;
  assign celloutsig_0_17z = ~celloutsig_0_14z;
  assign celloutsig_0_23z = ~celloutsig_0_5z[30];
  assign celloutsig_1_11z = ~((celloutsig_1_5z[1] | celloutsig_1_6z) & celloutsig_1_5z[3]);
  assign celloutsig_1_18z = ~((celloutsig_1_12z | in_data[138]) & celloutsig_1_2z[5]);
  assign celloutsig_0_22z = ~((celloutsig_0_0z | celloutsig_0_13z) & celloutsig_0_16z);
  assign celloutsig_0_11z = ~((celloutsig_0_4z[4] | celloutsig_0_8z[3]) & (_00_ | celloutsig_0_9z));
  assign celloutsig_0_12z = celloutsig_0_8z[7] | celloutsig_0_2z[3];
  assign celloutsig_1_4z = celloutsig_1_3z ^ celloutsig_1_0z;
  assign celloutsig_0_9z = celloutsig_0_2z[2] ^ celloutsig_0_2z[3];
  reg [13:0] _15_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _15_ <= 14'h0000;
    else _15_ <= { celloutsig_0_5z[30:24], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _01_[13], _00_, _01_[11:0] } = _15_;
  assign celloutsig_1_2z = in_data[124:119] & { celloutsig_1_1z[4:1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_27z = { celloutsig_0_5z[18:14], celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_15z } & { _01_[8:5], celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_0_21z = { celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_16z } / { 1'h1, celloutsig_0_2z[2:1], celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[76:72] / { 1'h1, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_6z = celloutsig_1_5z === { in_data[185:181], celloutsig_1_4z };
  assign celloutsig_0_6z = celloutsig_0_5z[7:1] === in_data[62:56];
  assign celloutsig_0_15z = { celloutsig_0_1z[0], celloutsig_0_4z, celloutsig_0_13z } === { in_data[33:31], celloutsig_0_2z, celloutsig_0_14z };
  assign celloutsig_0_52z = { celloutsig_0_27z[11:8], celloutsig_0_22z } >= { in_data[77:74], celloutsig_0_12z };
  assign celloutsig_0_19z = { celloutsig_0_5z[19:12], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_14z } >= { _01_[13], _00_, _01_[11:3], celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_14z = { in_data[78:76], celloutsig_0_0z } && _01_[10:7];
  assign celloutsig_1_19z = { celloutsig_1_1z[0], celloutsig_1_12z, celloutsig_1_11z } % { 1'h1, celloutsig_1_1z[3:2] };
  assign celloutsig_0_5z = - { in_data[32:12], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[167] & in_data[163];
  assign celloutsig_1_3z = in_data[167] & celloutsig_1_0z;
  assign celloutsig_1_12z = celloutsig_1_6z & celloutsig_1_4z;
  assign celloutsig_0_13z = | { _00_, celloutsig_0_11z, _01_[13], _01_[11:0], celloutsig_0_6z };
  assign celloutsig_0_18z = ^ { celloutsig_0_4z[2:0], celloutsig_0_6z };
  assign celloutsig_0_4z = { celloutsig_0_2z[2:1], celloutsig_0_2z } - in_data[85:79];
  assign celloutsig_1_1z = in_data[140:129] - { in_data[175:166], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { celloutsig_1_1z[3], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z } - celloutsig_1_2z;
  assign celloutsig_0_8z = _01_[7:0] - { in_data[46:43], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_1z = in_data[93:91] ^ in_data[45:43];
  assign _01_[12] = _00_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
