// Seed: 3391341797
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3, id_4;
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output logic id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wand id_6,
    output tri1 id_7,
    id_13,
    input supply1 id_8,
    input uwire id_9,
    input uwire id_10,
    input wand id_11
);
  always id_2 <= id_3 == -1'b0;
  assign id_2 = 1;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13
  );
  wire id_15;
endmodule
