Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Apr  2 00:03:06 2023
| Host         : Deez running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file simple_rx_control_sets_placed.rpt
| Design       : simple_rx
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------+-------------------------+------------------+----------------+--------------+
|  Clock Signal  |  Enable Signal |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------+-------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                |                         |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | uut/data_cnt   | uut/clk_cnt[10]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | uut/rx_done    | uut/clk_cnt[10]_i_1_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uut/data_tmp_r | uut/clk_cnt[10]_i_1_n_0 |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | uut/clk_cnt    | uut/clk_cnt[10]_i_1_n_0 |                6 |             11 |         1.83 |
+----------------+----------------+-------------------------+------------------+----------------+--------------+


