<?xml version='1.0'?>
<signals>
	<signal>
		<gate>\a_valid~regout</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_valid_74q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[7]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data0_7_75q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[6]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data0_6_76q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[5]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data0_5_77q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[4]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data0_4_78q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[3]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data0_3_79q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[2]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data0_2_80q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[1]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data0_1_81q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data0[0]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data0_0_82q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data1[7]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data1_7_83q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data1[6]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data1_6_84q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data1[5]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data1_5_85q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data1[4]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data1_4_86q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data1[3]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data1_3_87q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data1[2]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data1_2_88q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data1[1]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data1_1_89q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data1[0]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data1_0_90q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data2[7]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data2_7_91q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data2[6]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data2_6_92q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data2[5]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data2_5_93q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data2[4]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data2_4_94q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data2[3]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data2_3_95q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data2[2]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data2_2_96q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data2[1]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data2_1_97q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data2[0]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data2_0_98q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data3[7]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data3_7_99q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data3[6]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data3_6_100q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data3[5]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data3_5_101q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data3[4]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data3_4_102q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data3[3]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data3_3_103q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data3[2]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data3_2_104q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data3[1]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data3_1_105q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data3[0]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data3_0_106q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data4[7]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data4_7_107q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data4[6]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data4_6_108q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data4[5]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data4_5_109q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data4[4]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data4_4_110q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data4[3]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data4_3_111q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data4[2]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data4_2_112q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data4[1]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data4_1_113q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data4[0]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data4_0_114q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data5[7]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data5_7_115q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data5[6]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data5_6_116q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data5[5]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data5_5_117q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data5[4]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data5_4_118q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data5[3]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data5_3_119q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data5[2]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data5_2_120q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data5[1]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data5_1_121q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data5[0]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data5_0_122q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data6[7]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data6_7_123q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data6[6]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data6_6_124q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data6[5]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data6_5_125q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data6[4]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data6_4_126q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data6[3]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data6_3_127q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data6[2]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data6_2_128q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data6[1]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data6_1_129q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data6[0]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data6_0_130q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data7[7]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data7_7_131q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data7[6]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data7_6_132q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data7[5]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data7_5_133q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data7[4]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data7_4_134q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data7[3]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data7_3_135q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data7[2]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data7_2_136q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data7[1]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data7_1_137q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_data7[0]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_data7_0_138q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_startofpacket~regout</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_startofpacket_139q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_endofpacket~regout</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_endofpacket_140q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_empty[2]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_empty_2_141q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_empty[1]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_empty_1_142q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\a_empty[0]</gate>
		<simgen>lcd_64_to_32_bits_dfa_a_empty_0_143q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\state_register[2]</gate>
		<simgen>lcd_64_to_32_bits_dfa_state_register_2_144q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\state_register[1]</gate>
		<simgen>lcd_64_to_32_bits_dfa_state_register_1_145q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\state_register[0]</gate>
		<simgen>lcd_64_to_32_bits_dfa_state_register_0_271q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_empty[0]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_empty_0_reg0_272q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_valid~reg0~regout</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_valid_reg0_273q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[31]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_31_reg0_274q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[30]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_30_reg0_275q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[29]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_29_reg0_276q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[28]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_28_reg0_277q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[27]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_27_reg0_278q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[26]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_26_reg0_279q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[25]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_25_reg0_280q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[24]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_24_reg0_281q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[23]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_23_reg0_282q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[22]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_22_reg0_283q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[21]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_21_reg0_284q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[20]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_20_reg0_285q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[19]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_19_reg0_286q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[18]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_18_reg0_287q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[17]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_17_reg0_288q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[16]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_16_reg0_289q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[15]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_15_reg0_290q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[14]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_14_reg0_291q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[13]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_13_reg0_292q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[12]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_12_reg0_293q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[11]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_11_reg0_294q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[10]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_10_reg0_295q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[9]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_9_reg0_296q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[8]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_8_reg0_297q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[7]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_7_reg0_298q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[6]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_6_reg0_299q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[5]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_5_reg0_300q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[4]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_4_reg0_301q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[3]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_3_reg0_302q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[2]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_2_reg0_303q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[1]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_1_reg0_304q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_data[0]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_data_0_reg0_305q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_startofpacket~reg0~regout</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_startofpacket_reg0_306q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_endofpacket~reg0~regout</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_endofpacket_reg0_307q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
	<signal>
		<gate>\out_empty[1]~reg0</gate>
		<simgen>lcd_64_to_32_bits_dfa_out_empty_1_reg0_308q</simgen>
		<is_inverted>0</is_inverted>
	</signal>
</signals>
