The following files were generated for 'ROM_B' in directory
F:\Labs\Labs\Lab5\SoC\ipcore_dir\

Customization Generator:
   Please see the core data sheet.

   * ROM_B.mif

Model Parameter Resolution:
   Resolves generated model parameter values on the component instance.

   * ROM_B.mif

Generate XCO file:
   CORE Generator input file containing the parameters used to generate a core.

   * ROM_B.xco

Associated Files Generator:
   Please see the core data sheet.

   * ROM_B/dist_mem_gen_v7_2_readme.txt
   * ROM_B/doc/dist_mem_gen_v7_2_vinfo.html

Generate EJava outputs:
   Please see the core data sheet.

   * ROM_B/example_design/ROM_B_exdes.ucf
   * ROM_B/example_design/ROM_B_exdes.vhd
   * ROM_B/example_design/ROM_B_exdes.xdc
   * ROM_B/example_design/ROM_B_prod_exdes.vhd
   * ROM_B/implement/implement.bat
   * ROM_B/implement/implement.sh
   * ROM_B/implement/implement_synplify.bat
   * ROM_B/implement/implement_synplify.sh
   * ROM_B/implement/planAhead_ise.bat
   * ROM_B/implement/planAhead_ise.sh
   * ROM_B/implement/planAhead_ise.tcl
   * ROM_B/implement/xst.prj
   * ROM_B/implement/xst.scr
   * ROM_B/simulation/ROM_B_tb.vhd
   * ROM_B/simulation/ROM_B_tb_agen.vhd
   * ROM_B/simulation/ROM_B_tb_pkg.vhd
   * ROM_B/simulation/ROM_B_tb_stim_gen.vhd
   * ROM_B/simulation/ROM_B_tb_synth.vhd
   * ROM_B/simulation/functional/simulate_mti.bat
   * ROM_B/simulation/functional/simulate_mti.do
   * ROM_B/simulation/functional/simulate_mti.sh
   * ROM_B/simulation/timing/simulate_mti.bat
   * ROM_B/simulation/timing/simulate_mti.do
   * ROM_B/simulation/timing/simulate_mti.sh

Generate Implementation Netlist:
   Binary Xilinx implementation netlist files containing the information
   required to implement the module in a Xilinx (R) FPGA.

   * ROM_B.ngc

Generate Instantiation Templates:
   Template files containing code that can be used as a model for instantiating
   a CORE Generator module in an HDL design.

   * ROM_B.veo

Structural Simulation Model:
   Unisim VHDL or Verilog files containing the information required to simulate
   the module.

   * ROM_B.v

All Documents Generator:
   Please see the core data sheet.

   * ROM_B/doc/dist_mem_gen_v7_2_vinfo.html
   * ROM_B/doc/pg063-dist-mem-gen.pdf

Deliver IP Symbol:
   Graphical symbol information file. Used by the ISE tools and some third party
   tools to create a symbol representing the core.

   * ROM_B.asy
   * ROM_B.mif

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * ROM_B.sym

Generate XMDF file:
   ISE Project Navigator interface file. ISE uses this file to determine how the
   files output by CORE Generator for the core can be integrated into your ISE
   project.

   * ROM_B_xmdf.tcl

Synthesis ISE Generator:
   Please see the core data sheet.

   * ROM_B.gise
   * ROM_B.xise

Generate ISE project file:
   ISE Project Navigator support files. These are generated files and should not
   be edited directly.

   * ROM_B.gise

Deliver Readme:
   Readme file for the IP.

   * ROM_B_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * ROM_B_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

