
POwer_Tank.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000096a0  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f0  08009880  08009880  0000a880  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d70  08009d70  0000b1e0  2**0
                  CONTENTS
  4 .ARM          00000008  08009d70  08009d70  0000ad70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d78  08009d78  0000b1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d78  08009d78  0000ad78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009d7c  08009d7c  0000ad7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  08009d80  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000334  200001e0  08009f60  0000b1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000514  08009f60  0000b514  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000170e3  00000000  00000000  0000b210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e28  00000000  00000000  000222f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001490  00000000  00000000  00025120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fe7  00000000  00000000  000265b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021947  00000000  00000000  00027597  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000186e1  00000000  00000000  00048ede  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d7dea  00000000  00000000  000615bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001393a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068d8  00000000  00000000  001393ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  0013fcc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009868 	.word	0x08009868

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	08009868 	.word	0x08009868

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b96a 	b.w	8000f84 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	460c      	mov	r4, r1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d14e      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd4:	4694      	mov	ip, r2
 8000cd6:	458c      	cmp	ip, r1
 8000cd8:	4686      	mov	lr, r0
 8000cda:	fab2 f282 	clz	r2, r2
 8000cde:	d962      	bls.n	8000da6 <__udivmoddi4+0xde>
 8000ce0:	b14a      	cbz	r2, 8000cf6 <__udivmoddi4+0x2e>
 8000ce2:	f1c2 0320 	rsb	r3, r2, #32
 8000ce6:	4091      	lsls	r1, r2
 8000ce8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf0:	4319      	orrs	r1, r3
 8000cf2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cf6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfa:	fa1f f68c 	uxth.w	r6, ip
 8000cfe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d06:	fb07 1114 	mls	r1, r7, r4, r1
 8000d0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d0e:	fb04 f106 	mul.w	r1, r4, r6
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d1e:	f080 8112 	bcs.w	8000f46 <__udivmoddi4+0x27e>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 810f 	bls.w	8000f46 <__udivmoddi4+0x27e>
 8000d28:	3c02      	subs	r4, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a59      	subs	r1, r3, r1
 8000d2e:	fa1f f38e 	uxth.w	r3, lr
 8000d32:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d36:	fb07 1110 	mls	r1, r7, r0, r1
 8000d3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3e:	fb00 f606 	mul.w	r6, r0, r6
 8000d42:	429e      	cmp	r6, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x94>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d4e:	f080 80fc 	bcs.w	8000f4a <__udivmoddi4+0x282>
 8000d52:	429e      	cmp	r6, r3
 8000d54:	f240 80f9 	bls.w	8000f4a <__udivmoddi4+0x282>
 8000d58:	4463      	add	r3, ip
 8000d5a:	3802      	subs	r0, #2
 8000d5c:	1b9b      	subs	r3, r3, r6
 8000d5e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d62:	2100      	movs	r1, #0
 8000d64:	b11d      	cbz	r5, 8000d6e <__udivmoddi4+0xa6>
 8000d66:	40d3      	lsrs	r3, r2
 8000d68:	2200      	movs	r2, #0
 8000d6a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d905      	bls.n	8000d82 <__udivmoddi4+0xba>
 8000d76:	b10d      	cbz	r5, 8000d7c <__udivmoddi4+0xb4>
 8000d78:	e9c5 0100 	strd	r0, r1, [r5]
 8000d7c:	2100      	movs	r1, #0
 8000d7e:	4608      	mov	r0, r1
 8000d80:	e7f5      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000d82:	fab3 f183 	clz	r1, r3
 8000d86:	2900      	cmp	r1, #0
 8000d88:	d146      	bne.n	8000e18 <__udivmoddi4+0x150>
 8000d8a:	42a3      	cmp	r3, r4
 8000d8c:	d302      	bcc.n	8000d94 <__udivmoddi4+0xcc>
 8000d8e:	4290      	cmp	r0, r2
 8000d90:	f0c0 80f0 	bcc.w	8000f74 <__udivmoddi4+0x2ac>
 8000d94:	1a86      	subs	r6, r0, r2
 8000d96:	eb64 0303 	sbc.w	r3, r4, r3
 8000d9a:	2001      	movs	r0, #1
 8000d9c:	2d00      	cmp	r5, #0
 8000d9e:	d0e6      	beq.n	8000d6e <__udivmoddi4+0xa6>
 8000da0:	e9c5 6300 	strd	r6, r3, [r5]
 8000da4:	e7e3      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000da6:	2a00      	cmp	r2, #0
 8000da8:	f040 8090 	bne.w	8000ecc <__udivmoddi4+0x204>
 8000dac:	eba1 040c 	sub.w	r4, r1, ip
 8000db0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db4:	fa1f f78c 	uxth.w	r7, ip
 8000db8:	2101      	movs	r1, #1
 8000dba:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dbe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000dc2:	fb08 4416 	mls	r4, r8, r6, r4
 8000dc6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dca:	fb07 f006 	mul.w	r0, r7, r6
 8000dce:	4298      	cmp	r0, r3
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x11c>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x11a>
 8000ddc:	4298      	cmp	r0, r3
 8000dde:	f200 80cd 	bhi.w	8000f7c <__udivmoddi4+0x2b4>
 8000de2:	4626      	mov	r6, r4
 8000de4:	1a1c      	subs	r4, r3, r0
 8000de6:	fa1f f38e 	uxth.w	r3, lr
 8000dea:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dee:	fb08 4410 	mls	r4, r8, r0, r4
 8000df2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000df6:	fb00 f707 	mul.w	r7, r0, r7
 8000dfa:	429f      	cmp	r7, r3
 8000dfc:	d908      	bls.n	8000e10 <__udivmoddi4+0x148>
 8000dfe:	eb1c 0303 	adds.w	r3, ip, r3
 8000e02:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e06:	d202      	bcs.n	8000e0e <__udivmoddi4+0x146>
 8000e08:	429f      	cmp	r7, r3
 8000e0a:	f200 80b0 	bhi.w	8000f6e <__udivmoddi4+0x2a6>
 8000e0e:	4620      	mov	r0, r4
 8000e10:	1bdb      	subs	r3, r3, r7
 8000e12:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e16:	e7a5      	b.n	8000d64 <__udivmoddi4+0x9c>
 8000e18:	f1c1 0620 	rsb	r6, r1, #32
 8000e1c:	408b      	lsls	r3, r1
 8000e1e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e22:	431f      	orrs	r7, r3
 8000e24:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e28:	fa04 f301 	lsl.w	r3, r4, r1
 8000e2c:	ea43 030c 	orr.w	r3, r3, ip
 8000e30:	40f4      	lsrs	r4, r6
 8000e32:	fa00 f801 	lsl.w	r8, r0, r1
 8000e36:	0c38      	lsrs	r0, r7, #16
 8000e38:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e3c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e40:	fa1f fc87 	uxth.w	ip, r7
 8000e44:	fb00 441e 	mls	r4, r0, lr, r4
 8000e48:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e4c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e50:	45a1      	cmp	r9, r4
 8000e52:	fa02 f201 	lsl.w	r2, r2, r1
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x1a6>
 8000e58:	193c      	adds	r4, r7, r4
 8000e5a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e5e:	f080 8084 	bcs.w	8000f6a <__udivmoddi4+0x2a2>
 8000e62:	45a1      	cmp	r9, r4
 8000e64:	f240 8081 	bls.w	8000f6a <__udivmoddi4+0x2a2>
 8000e68:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e6c:	443c      	add	r4, r7
 8000e6e:	eba4 0409 	sub.w	r4, r4, r9
 8000e72:	fa1f f983 	uxth.w	r9, r3
 8000e76:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e7a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e7e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e82:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e86:	45a4      	cmp	ip, r4
 8000e88:	d907      	bls.n	8000e9a <__udivmoddi4+0x1d2>
 8000e8a:	193c      	adds	r4, r7, r4
 8000e8c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e90:	d267      	bcs.n	8000f62 <__udivmoddi4+0x29a>
 8000e92:	45a4      	cmp	ip, r4
 8000e94:	d965      	bls.n	8000f62 <__udivmoddi4+0x29a>
 8000e96:	3b02      	subs	r3, #2
 8000e98:	443c      	add	r4, r7
 8000e9a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e9e:	fba0 9302 	umull	r9, r3, r0, r2
 8000ea2:	eba4 040c 	sub.w	r4, r4, ip
 8000ea6:	429c      	cmp	r4, r3
 8000ea8:	46ce      	mov	lr, r9
 8000eaa:	469c      	mov	ip, r3
 8000eac:	d351      	bcc.n	8000f52 <__udivmoddi4+0x28a>
 8000eae:	d04e      	beq.n	8000f4e <__udivmoddi4+0x286>
 8000eb0:	b155      	cbz	r5, 8000ec8 <__udivmoddi4+0x200>
 8000eb2:	ebb8 030e 	subs.w	r3, r8, lr
 8000eb6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eba:	fa04 f606 	lsl.w	r6, r4, r6
 8000ebe:	40cb      	lsrs	r3, r1
 8000ec0:	431e      	orrs	r6, r3
 8000ec2:	40cc      	lsrs	r4, r1
 8000ec4:	e9c5 6400 	strd	r6, r4, [r5]
 8000ec8:	2100      	movs	r1, #0
 8000eca:	e750      	b.n	8000d6e <__udivmoddi4+0xa6>
 8000ecc:	f1c2 0320 	rsb	r3, r2, #32
 8000ed0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ed4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ed8:	fa24 f303 	lsr.w	r3, r4, r3
 8000edc:	4094      	lsls	r4, r2
 8000ede:	430c      	orrs	r4, r1
 8000ee0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ee4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ee8:	fa1f f78c 	uxth.w	r7, ip
 8000eec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ef0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ef4:	0c23      	lsrs	r3, r4, #16
 8000ef6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000efa:	fb00 f107 	mul.w	r1, r0, r7
 8000efe:	4299      	cmp	r1, r3
 8000f00:	d908      	bls.n	8000f14 <__udivmoddi4+0x24c>
 8000f02:	eb1c 0303 	adds.w	r3, ip, r3
 8000f06:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f0a:	d22c      	bcs.n	8000f66 <__udivmoddi4+0x29e>
 8000f0c:	4299      	cmp	r1, r3
 8000f0e:	d92a      	bls.n	8000f66 <__udivmoddi4+0x29e>
 8000f10:	3802      	subs	r0, #2
 8000f12:	4463      	add	r3, ip
 8000f14:	1a5b      	subs	r3, r3, r1
 8000f16:	b2a4      	uxth	r4, r4
 8000f18:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f1c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f20:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f24:	fb01 f307 	mul.w	r3, r1, r7
 8000f28:	42a3      	cmp	r3, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x276>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f34:	d213      	bcs.n	8000f5e <__udivmoddi4+0x296>
 8000f36:	42a3      	cmp	r3, r4
 8000f38:	d911      	bls.n	8000f5e <__udivmoddi4+0x296>
 8000f3a:	3902      	subs	r1, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	1ae4      	subs	r4, r4, r3
 8000f40:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f44:	e739      	b.n	8000dba <__udivmoddi4+0xf2>
 8000f46:	4604      	mov	r4, r0
 8000f48:	e6f0      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e706      	b.n	8000d5c <__udivmoddi4+0x94>
 8000f4e:	45c8      	cmp	r8, r9
 8000f50:	d2ae      	bcs.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f52:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f56:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f5a:	3801      	subs	r0, #1
 8000f5c:	e7a8      	b.n	8000eb0 <__udivmoddi4+0x1e8>
 8000f5e:	4631      	mov	r1, r6
 8000f60:	e7ed      	b.n	8000f3e <__udivmoddi4+0x276>
 8000f62:	4603      	mov	r3, r0
 8000f64:	e799      	b.n	8000e9a <__udivmoddi4+0x1d2>
 8000f66:	4630      	mov	r0, r6
 8000f68:	e7d4      	b.n	8000f14 <__udivmoddi4+0x24c>
 8000f6a:	46d6      	mov	lr, sl
 8000f6c:	e77f      	b.n	8000e6e <__udivmoddi4+0x1a6>
 8000f6e:	4463      	add	r3, ip
 8000f70:	3802      	subs	r0, #2
 8000f72:	e74d      	b.n	8000e10 <__udivmoddi4+0x148>
 8000f74:	4606      	mov	r6, r0
 8000f76:	4623      	mov	r3, r4
 8000f78:	4608      	mov	r0, r1
 8000f7a:	e70f      	b.n	8000d9c <__udivmoddi4+0xd4>
 8000f7c:	3e02      	subs	r6, #2
 8000f7e:	4463      	add	r3, ip
 8000f80:	e730      	b.n	8000de4 <__udivmoddi4+0x11c>
 8000f82:	bf00      	nop

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <lcd_init>:
#include <lcd.h>

/*--------------- Initialize LCD ------------------*/

void lcd_init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0

	HAL_Delay(30);
 8000f8c:	201e      	movs	r0, #30
 8000f8e:	f001 fdb7 	bl	8002b00 <HAL_Delay>

	PIN_LOW(lcd_d4_GPIO_Port, lcd_d4_Pin);
 8000f92:	2200      	movs	r2, #0
 8000f94:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f98:	4826      	ldr	r0, [pc, #152]	@ (8001034 <lcd_init+0xac>)
 8000f9a:	f003 fae3 	bl	8004564 <HAL_GPIO_WritePin>
	PIN_HIGH(lcd_d5_GPIO_Port, lcd_d5_Pin);
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fa4:	4823      	ldr	r0, [pc, #140]	@ (8001034 <lcd_init+0xac>)
 8000fa6:	f003 fadd 	bl	8004564 <HAL_GPIO_WritePin>
	PIN_LOW(lcd_d6_GPIO_Port, lcd_d6_Pin);
 8000faa:	2200      	movs	r2, #0
 8000fac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000fb0:	4820      	ldr	r0, [pc, #128]	@ (8001034 <lcd_init+0xac>)
 8000fb2:	f003 fad7 	bl	8004564 <HAL_GPIO_WritePin>
	PIN_LOW(lcd_d7_GPIO_Port, lcd_d7_Pin);
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fbc:	481d      	ldr	r0, [pc, #116]	@ (8001034 <lcd_init+0xac>)
 8000fbe:	f003 fad1 	bl	8004564 <HAL_GPIO_WritePin>
	PIN_LOW(lcd_rs_GPIO_Port, lcd_rs_Pin);
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	2140      	movs	r1, #64	@ 0x40
 8000fc6:	481c      	ldr	r0, [pc, #112]	@ (8001038 <lcd_init+0xb0>)
 8000fc8:	f003 facc 	bl	8004564 <HAL_GPIO_WritePin>
	PIN_HIGH(lcd_Enable_GPIO_Port, lcd_Enable_Pin);
 8000fcc:	2201      	movs	r2, #1
 8000fce:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fd2:	4818      	ldr	r0, [pc, #96]	@ (8001034 <lcd_init+0xac>)
 8000fd4:	f003 fac6 	bl	8004564 <HAL_GPIO_WritePin>
	PIN_LOW(lcd_Enable_GPIO_Port, lcd_Enable_Pin);
 8000fd8:	2200      	movs	r2, #0
 8000fda:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000fde:	4815      	ldr	r0, [pc, #84]	@ (8001034 <lcd_init+0xac>)
 8000fe0:	f003 fac0 	bl	8004564 <HAL_GPIO_WritePin>

	HAL_Delay(50);
 8000fe4:	2032      	movs	r0, #50	@ 0x32
 8000fe6:	f001 fd8b 	bl	8002b00 <HAL_Delay>

	lcd_write(0, 0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000fea:	2128      	movs	r1, #40	@ 0x28
 8000fec:	2000      	movs	r0, #0
 8000fee:	f000 f825 	bl	800103c <lcd_write>
	HAL_Delay(1);
 8000ff2:	2001      	movs	r0, #1
 8000ff4:	f001 fd84 	bl	8002b00 <HAL_Delay>
	lcd_write(0, 0x0c);
 8000ff8:	210c      	movs	r1, #12
 8000ffa:	2000      	movs	r0, #0
 8000ffc:	f000 f81e 	bl	800103c <lcd_write>
	HAL_Delay(1);
 8001000:	2001      	movs	r0, #1
 8001002:	f001 fd7d 	bl	8002b00 <HAL_Delay>
	lcd_write(0, 0x06); // Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001006:	2106      	movs	r1, #6
 8001008:	2000      	movs	r0, #0
 800100a:	f000 f817 	bl	800103c <lcd_write>
	HAL_Delay(1);
 800100e:	2001      	movs	r0, #1
 8001010:	f001 fd76 	bl	8002b00 <HAL_Delay>
	lcd_write(0, 0x01); // clear display
 8001014:	2101      	movs	r1, #1
 8001016:	2000      	movs	r0, #0
 8001018:	f000 f810 	bl	800103c <lcd_write>
	HAL_Delay(1);
 800101c:	2001      	movs	r0, #1
 800101e:	f001 fd6f 	bl	8002b00 <HAL_Delay>
	lcd_write(0, 0x80); // clear display
 8001022:	2180      	movs	r1, #128	@ 0x80
 8001024:	2000      	movs	r0, #0
 8001026:	f000 f809 	bl	800103c <lcd_write>
	HAL_Delay(1);
 800102a:	2001      	movs	r0, #1
 800102c:	f001 fd68 	bl	8002b00 <HAL_Delay>
}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}
 8001034:	48000400 	.word	0x48000400
 8001038:	48000800 	.word	0x48000800

0800103c <lcd_write>:

/*--------------- Write To LCD ---------------*/
void lcd_write(uint8_t type, uint8_t data)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	4603      	mov	r3, r0
 8001044:	460a      	mov	r2, r1
 8001046:	71fb      	strb	r3, [r7, #7]
 8001048:	4613      	mov	r3, r2
 800104a:	71bb      	strb	r3, [r7, #6]
	HAL_Delay(2);
 800104c:	2002      	movs	r0, #2
 800104e:	f001 fd57 	bl	8002b00 <HAL_Delay>
	if (type)
 8001052:	79fb      	ldrb	r3, [r7, #7]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d005      	beq.n	8001064 <lcd_write+0x28>
	{
		PIN_HIGH(lcd_rs_GPIO_Port, lcd_rs_Pin);
 8001058:	2201      	movs	r2, #1
 800105a:	2140      	movs	r1, #64	@ 0x40
 800105c:	4859      	ldr	r0, [pc, #356]	@ (80011c4 <lcd_write+0x188>)
 800105e:	f003 fa81 	bl	8004564 <HAL_GPIO_WritePin>
 8001062:	e004      	b.n	800106e <lcd_write+0x32>
	}
	else
	{
		PIN_LOW(lcd_rs_GPIO_Port, lcd_rs_Pin);
 8001064:	2200      	movs	r2, #0
 8001066:	2140      	movs	r1, #64	@ 0x40
 8001068:	4856      	ldr	r0, [pc, #344]	@ (80011c4 <lcd_write+0x188>)
 800106a:	f003 fa7b 	bl	8004564 <HAL_GPIO_WritePin>
	}

	// Send High Nibble
	if (data & 0x80)
 800106e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001072:	2b00      	cmp	r3, #0
 8001074:	da06      	bge.n	8001084 <lcd_write+0x48>
	{
		PIN_HIGH(lcd_d7_GPIO_Port, lcd_d7_Pin);
 8001076:	2201      	movs	r2, #1
 8001078:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800107c:	4852      	ldr	r0, [pc, #328]	@ (80011c8 <lcd_write+0x18c>)
 800107e:	f003 fa71 	bl	8004564 <HAL_GPIO_WritePin>
 8001082:	e005      	b.n	8001090 <lcd_write+0x54>
	}
	else
	{
		PIN_LOW(lcd_d7_GPIO_Port, lcd_d7_Pin);
 8001084:	2200      	movs	r2, #0
 8001086:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800108a:	484f      	ldr	r0, [pc, #316]	@ (80011c8 <lcd_write+0x18c>)
 800108c:	f003 fa6a 	bl	8004564 <HAL_GPIO_WritePin>
	}

	if (data & 0x40)
 8001090:	79bb      	ldrb	r3, [r7, #6]
 8001092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001096:	2b00      	cmp	r3, #0
 8001098:	d006      	beq.n	80010a8 <lcd_write+0x6c>
	{
		PIN_HIGH(lcd_d6_GPIO_Port, lcd_d6_Pin);
 800109a:	2201      	movs	r2, #1
 800109c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010a0:	4849      	ldr	r0, [pc, #292]	@ (80011c8 <lcd_write+0x18c>)
 80010a2:	f003 fa5f 	bl	8004564 <HAL_GPIO_WritePin>
 80010a6:	e005      	b.n	80010b4 <lcd_write+0x78>
	}
	else
	{
		PIN_LOW(lcd_d6_GPIO_Port, lcd_d6_Pin);
 80010a8:	2200      	movs	r2, #0
 80010aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010ae:	4846      	ldr	r0, [pc, #280]	@ (80011c8 <lcd_write+0x18c>)
 80010b0:	f003 fa58 	bl	8004564 <HAL_GPIO_WritePin>
	}

	if (data & 0x20)
 80010b4:	79bb      	ldrb	r3, [r7, #6]
 80010b6:	f003 0320 	and.w	r3, r3, #32
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d006      	beq.n	80010cc <lcd_write+0x90>
	{
		PIN_HIGH(lcd_d5_GPIO_Port, lcd_d5_Pin);
 80010be:	2201      	movs	r2, #1
 80010c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010c4:	4840      	ldr	r0, [pc, #256]	@ (80011c8 <lcd_write+0x18c>)
 80010c6:	f003 fa4d 	bl	8004564 <HAL_GPIO_WritePin>
 80010ca:	e005      	b.n	80010d8 <lcd_write+0x9c>
	}
	else
	{
		PIN_LOW(lcd_d5_GPIO_Port, lcd_d5_Pin);
 80010cc:	2200      	movs	r2, #0
 80010ce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010d2:	483d      	ldr	r0, [pc, #244]	@ (80011c8 <lcd_write+0x18c>)
 80010d4:	f003 fa46 	bl	8004564 <HAL_GPIO_WritePin>
	}

	if (data & 0x10)
 80010d8:	79bb      	ldrb	r3, [r7, #6]
 80010da:	f003 0310 	and.w	r3, r3, #16
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d006      	beq.n	80010f0 <lcd_write+0xb4>
	{
		PIN_HIGH(lcd_d4_GPIO_Port, lcd_d4_Pin);
 80010e2:	2201      	movs	r2, #1
 80010e4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010e8:	4837      	ldr	r0, [pc, #220]	@ (80011c8 <lcd_write+0x18c>)
 80010ea:	f003 fa3b 	bl	8004564 <HAL_GPIO_WritePin>
 80010ee:	e005      	b.n	80010fc <lcd_write+0xc0>
	}
	else
	{
		PIN_LOW(lcd_d4_GPIO_Port, lcd_d4_Pin);
 80010f0:	2200      	movs	r2, #0
 80010f2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80010f6:	4834      	ldr	r0, [pc, #208]	@ (80011c8 <lcd_write+0x18c>)
 80010f8:	f003 fa34 	bl	8004564 <HAL_GPIO_WritePin>
	}
	PIN_HIGH(lcd_Enable_GPIO_Port, lcd_Enable_Pin);
 80010fc:	2201      	movs	r2, #1
 80010fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001102:	4831      	ldr	r0, [pc, #196]	@ (80011c8 <lcd_write+0x18c>)
 8001104:	f003 fa2e 	bl	8004564 <HAL_GPIO_WritePin>
	PIN_LOW(lcd_Enable_GPIO_Port, lcd_Enable_Pin);
 8001108:	2200      	movs	r2, #0
 800110a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800110e:	482e      	ldr	r0, [pc, #184]	@ (80011c8 <lcd_write+0x18c>)
 8001110:	f003 fa28 	bl	8004564 <HAL_GPIO_WritePin>

	// Send Low Nibble
	if (data & 0x08)
 8001114:	79bb      	ldrb	r3, [r7, #6]
 8001116:	f003 0308 	and.w	r3, r3, #8
 800111a:	2b00      	cmp	r3, #0
 800111c:	d006      	beq.n	800112c <lcd_write+0xf0>
	{
		PIN_HIGH(lcd_d7_GPIO_Port, lcd_d7_Pin);
 800111e:	2201      	movs	r2, #1
 8001120:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001124:	4828      	ldr	r0, [pc, #160]	@ (80011c8 <lcd_write+0x18c>)
 8001126:	f003 fa1d 	bl	8004564 <HAL_GPIO_WritePin>
 800112a:	e005      	b.n	8001138 <lcd_write+0xfc>
	}
	else
	{
		PIN_LOW(lcd_d7_GPIO_Port, lcd_d7_Pin);
 800112c:	2200      	movs	r2, #0
 800112e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001132:	4825      	ldr	r0, [pc, #148]	@ (80011c8 <lcd_write+0x18c>)
 8001134:	f003 fa16 	bl	8004564 <HAL_GPIO_WritePin>
	}

	if (data & 0x04)
 8001138:	79bb      	ldrb	r3, [r7, #6]
 800113a:	f003 0304 	and.w	r3, r3, #4
 800113e:	2b00      	cmp	r3, #0
 8001140:	d006      	beq.n	8001150 <lcd_write+0x114>
	{
		PIN_HIGH(lcd_d6_GPIO_Port, lcd_d6_Pin);
 8001142:	2201      	movs	r2, #1
 8001144:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001148:	481f      	ldr	r0, [pc, #124]	@ (80011c8 <lcd_write+0x18c>)
 800114a:	f003 fa0b 	bl	8004564 <HAL_GPIO_WritePin>
 800114e:	e005      	b.n	800115c <lcd_write+0x120>
	}
	else
	{
		PIN_LOW(lcd_d6_GPIO_Port, lcd_d6_Pin);
 8001150:	2200      	movs	r2, #0
 8001152:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001156:	481c      	ldr	r0, [pc, #112]	@ (80011c8 <lcd_write+0x18c>)
 8001158:	f003 fa04 	bl	8004564 <HAL_GPIO_WritePin>
	}

	if (data & 0x02)
 800115c:	79bb      	ldrb	r3, [r7, #6]
 800115e:	f003 0302 	and.w	r3, r3, #2
 8001162:	2b00      	cmp	r3, #0
 8001164:	d006      	beq.n	8001174 <lcd_write+0x138>
	{
		PIN_HIGH(lcd_d5_GPIO_Port, lcd_d5_Pin);
 8001166:	2201      	movs	r2, #1
 8001168:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800116c:	4816      	ldr	r0, [pc, #88]	@ (80011c8 <lcd_write+0x18c>)
 800116e:	f003 f9f9 	bl	8004564 <HAL_GPIO_WritePin>
 8001172:	e005      	b.n	8001180 <lcd_write+0x144>
	}
	else
	{
		PIN_LOW(lcd_d5_GPIO_Port, lcd_d5_Pin);
 8001174:	2200      	movs	r2, #0
 8001176:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800117a:	4813      	ldr	r0, [pc, #76]	@ (80011c8 <lcd_write+0x18c>)
 800117c:	f003 f9f2 	bl	8004564 <HAL_GPIO_WritePin>
	}

	if (data & 0x01)
 8001180:	79bb      	ldrb	r3, [r7, #6]
 8001182:	f003 0301 	and.w	r3, r3, #1
 8001186:	2b00      	cmp	r3, #0
 8001188:	d006      	beq.n	8001198 <lcd_write+0x15c>
	{
		PIN_HIGH(lcd_d4_GPIO_Port, lcd_d4_Pin);
 800118a:	2201      	movs	r2, #1
 800118c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001190:	480d      	ldr	r0, [pc, #52]	@ (80011c8 <lcd_write+0x18c>)
 8001192:	f003 f9e7 	bl	8004564 <HAL_GPIO_WritePin>
 8001196:	e005      	b.n	80011a4 <lcd_write+0x168>
	}
	else
	{
		PIN_LOW(lcd_d4_GPIO_Port, lcd_d4_Pin);
 8001198:	2200      	movs	r2, #0
 800119a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800119e:	480a      	ldr	r0, [pc, #40]	@ (80011c8 <lcd_write+0x18c>)
 80011a0:	f003 f9e0 	bl	8004564 <HAL_GPIO_WritePin>
	}
	PIN_HIGH(lcd_Enable_GPIO_Port, lcd_Enable_Pin);
 80011a4:	2201      	movs	r2, #1
 80011a6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011aa:	4807      	ldr	r0, [pc, #28]	@ (80011c8 <lcd_write+0x18c>)
 80011ac:	f003 f9da 	bl	8004564 <HAL_GPIO_WritePin>
	PIN_LOW(lcd_Enable_GPIO_Port, lcd_Enable_Pin);
 80011b0:	2200      	movs	r2, #0
 80011b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011b6:	4804      	ldr	r0, [pc, #16]	@ (80011c8 <lcd_write+0x18c>)
 80011b8:	f003 f9d4 	bl	8004564 <HAL_GPIO_WritePin>
}
 80011bc:	bf00      	nop
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	48000800 	.word	0x48000800
 80011c8:	48000400 	.word	0x48000400

080011cc <lcd_puts>:

void lcd_puts(uint8_t x, uint8_t y, int8_t *string)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	603a      	str	r2, [r7, #0]
 80011d6:	71fb      	strb	r3, [r7, #7]
 80011d8:	460b      	mov	r3, r1
 80011da:	71bb      	strb	r3, [r7, #6]
		break;
	}
#endif

#ifdef LCD20xN // For LCD20x4
	switch (x)
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	2b03      	cmp	r3, #3
 80011e0:	d837      	bhi.n	8001252 <lcd_puts+0x86>
 80011e2:	a201      	add	r2, pc, #4	@ (adr r2, 80011e8 <lcd_puts+0x1c>)
 80011e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011e8:	080011f9 	.word	0x080011f9
 80011ec:	08001209 	.word	0x08001209
 80011f0:	08001219 	.word	0x08001219
 80011f4:	08001229 	.word	0x08001229
	{

	case 0: // Row 0
		lcd_write(0, 0x80 + 0x00 + y);
 80011f8:	79bb      	ldrb	r3, [r7, #6]
 80011fa:	3b80      	subs	r3, #128	@ 0x80
 80011fc:	b2db      	uxtb	r3, r3
 80011fe:	4619      	mov	r1, r3
 8001200:	2000      	movs	r0, #0
 8001202:	f7ff ff1b 	bl	800103c <lcd_write>
		break;
 8001206:	e018      	b.n	800123a <lcd_puts+0x6e>
	case 1: // Row 1
		lcd_write(0, 0x80 + 0x40 + y);
 8001208:	79bb      	ldrb	r3, [r7, #6]
 800120a:	3b40      	subs	r3, #64	@ 0x40
 800120c:	b2db      	uxtb	r3, r3
 800120e:	4619      	mov	r1, r3
 8001210:	2000      	movs	r0, #0
 8001212:	f7ff ff13 	bl	800103c <lcd_write>
		break;
 8001216:	e010      	b.n	800123a <lcd_puts+0x6e>
	case 2: // Row 2
		lcd_write(0, 0x80 + 0x14 + y);
 8001218:	79bb      	ldrb	r3, [r7, #6]
 800121a:	3b6c      	subs	r3, #108	@ 0x6c
 800121c:	b2db      	uxtb	r3, r3
 800121e:	4619      	mov	r1, r3
 8001220:	2000      	movs	r0, #0
 8001222:	f7ff ff0b 	bl	800103c <lcd_write>
		break;
 8001226:	e008      	b.n	800123a <lcd_puts+0x6e>
	case 3: // Row 3
		lcd_write(0, 0x80 + 0x54 + y);
 8001228:	79bb      	ldrb	r3, [r7, #6]
 800122a:	3b2c      	subs	r3, #44	@ 0x2c
 800122c:	b2db      	uxtb	r3, r3
 800122e:	4619      	mov	r1, r3
 8001230:	2000      	movs	r0, #0
 8001232:	f7ff ff03 	bl	800103c <lcd_write>
		break;
 8001236:	bf00      	nop
 8001238:	e00b      	b.n	8001252 <lcd_puts+0x86>
	}
#endif

	while (*string)
 800123a:	e00a      	b.n	8001252 <lcd_puts+0x86>
	{
		lcd_write(1, *string);
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	f993 3000 	ldrsb.w	r3, [r3]
 8001242:	b2db      	uxtb	r3, r3
 8001244:	4619      	mov	r1, r3
 8001246:	2001      	movs	r0, #1
 8001248:	f7ff fef8 	bl	800103c <lcd_write>
		string++;
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	3301      	adds	r3, #1
 8001250:	603b      	str	r3, [r7, #0]
	while (*string)
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	f993 3000 	ldrsb.w	r3, [r3]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d1ef      	bne.n	800123c <lcd_puts+0x70>
	}
}
 800125c:	bf00      	nop
 800125e:	bf00      	nop
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop

08001268 <lcd_clear>:
	lcd_puts(1, 10, (int8_t *)" ");
	lcd_puts(2, 10, (int8_t *)" ");
	lcd_puts(3, 10, (int8_t *)" ");
}
void lcd_clear(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
	lcd_write(0, 0x01);
 800126c:	2101      	movs	r1, #1
 800126e:	2000      	movs	r0, #0
 8001270:	f7ff fee4 	bl	800103c <lcd_write>
	lcd_puts(0, 0, (int8_t *)"                     ");
 8001274:	4a0a      	ldr	r2, [pc, #40]	@ (80012a0 <lcd_clear+0x38>)
 8001276:	2100      	movs	r1, #0
 8001278:	2000      	movs	r0, #0
 800127a:	f7ff ffa7 	bl	80011cc <lcd_puts>
	lcd_puts(1, 0, (int8_t *)"                     ");
 800127e:	4a08      	ldr	r2, [pc, #32]	@ (80012a0 <lcd_clear+0x38>)
 8001280:	2100      	movs	r1, #0
 8001282:	2001      	movs	r0, #1
 8001284:	f7ff ffa2 	bl	80011cc <lcd_puts>
	lcd_puts(2, 0, (int8_t *)"                     ");
 8001288:	4a05      	ldr	r2, [pc, #20]	@ (80012a0 <lcd_clear+0x38>)
 800128a:	2100      	movs	r1, #0
 800128c:	2002      	movs	r0, #2
 800128e:	f7ff ff9d 	bl	80011cc <lcd_puts>
	lcd_puts(3, 0, (int8_t *)"                     ");
 8001292:	4a03      	ldr	r2, [pc, #12]	@ (80012a0 <lcd_clear+0x38>)
 8001294:	2100      	movs	r1, #0
 8001296:	2003      	movs	r0, #3
 8001298:	f7ff ff98 	bl	80011cc <lcd_puts>
	// lcd_puts(1, 10, (int8_t *)"                    ");
	// lcd_puts(2, 10, (int8_t *)" ");
	// lcd_puts(3, 10, (int8_t *)" ");
}
 800129c:	bf00      	nop
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	08009884 	.word	0x08009884

080012a4 <default_lcd_print_page1>:

void default_lcd_print_page1(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
	// lcd_puts(0, 0, (int8_t *)"                   ");
	lcd_puts(1, 7, (int8_t *)"STANDBY");
 80012a8:	4a03      	ldr	r2, [pc, #12]	@ (80012b8 <default_lcd_print_page1+0x14>)
 80012aa:	2107      	movs	r1, #7
 80012ac:	2001      	movs	r0, #1
 80012ae:	f7ff ff8d 	bl	80011cc <lcd_puts>
	// lcd_puts(2, 0, (int8_t *)"                   ");
	// lcd_puts(3, 0, (int8_t *)"                   ");
}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	0800989c 	.word	0x0800989c

080012bc <default_lcd_print_page2>:
void default_lcd_print_page2(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0

	lcd_puts(0, 1, (int8_t *)"TIME :");
 80012c0:	4a0d      	ldr	r2, [pc, #52]	@ (80012f8 <default_lcd_print_page2+0x3c>)
 80012c2:	2101      	movs	r1, #1
 80012c4:	2000      	movs	r0, #0
 80012c6:	f7ff ff81 	bl	80011cc <lcd_puts>
	lcd_puts(1, 1, (int8_t *)"DATE :");
 80012ca:	4a0c      	ldr	r2, [pc, #48]	@ (80012fc <default_lcd_print_page2+0x40>)
 80012cc:	2101      	movs	r1, #1
 80012ce:	2001      	movs	r0, #1
 80012d0:	f7ff ff7c 	bl	80011cc <lcd_puts>
	lcd_puts(2, 1, (int8_t *)"BATT :");
 80012d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001300 <default_lcd_print_page2+0x44>)
 80012d6:	2101      	movs	r1, #1
 80012d8:	2002      	movs	r0, #2
 80012da:	f7ff ff77 	bl	80011cc <lcd_puts>
	lcd_puts(3, 1, (int8_t *)"CHRG :");
 80012de:	4a09      	ldr	r2, [pc, #36]	@ (8001304 <default_lcd_print_page2+0x48>)
 80012e0:	2101      	movs	r1, #1
 80012e2:	2003      	movs	r0, #3
 80012e4:	f7ff ff72 	bl	80011cc <lcd_puts>
	lcd_puts(2,11, (int8_t *)"WATT :");
 80012e8:	4a07      	ldr	r2, [pc, #28]	@ (8001308 <default_lcd_print_page2+0x4c>)
 80012ea:	210b      	movs	r1, #11
 80012ec:	2002      	movs	r0, #2
 80012ee:	f7ff ff6d 	bl	80011cc <lcd_puts>
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	080098a4 	.word	0x080098a4
 80012fc:	080098ac 	.word	0x080098ac
 8001300:	080098b4 	.word	0x080098b4
 8001304:	080098bc 	.word	0x080098bc
 8001308:	080098c4 	.word	0x080098c4

0800130c <default_lcd_print_page3>:

void default_lcd_print_page3(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0

	lcd_puts(0, 1, (int8_t *)"DC_9V :");
 8001310:	4a0d      	ldr	r2, [pc, #52]	@ (8001348 <default_lcd_print_page3+0x3c>)
 8001312:	2101      	movs	r1, #1
 8001314:	2000      	movs	r0, #0
 8001316:	f7ff ff59 	bl	80011cc <lcd_puts>
	lcd_puts(1, 1, (int8_t *)"DC_12V:");
 800131a:	4a0c      	ldr	r2, [pc, #48]	@ (800134c <default_lcd_print_page3+0x40>)
 800131c:	2101      	movs	r1, #1
 800131e:	2001      	movs	r0, #1
 8001320:	f7ff ff54 	bl	80011cc <lcd_puts>
	lcd_puts(2, 1, (int8_t *)"AC    :");
 8001324:	4a0a      	ldr	r2, [pc, #40]	@ (8001350 <default_lcd_print_page3+0x44>)
 8001326:	2101      	movs	r1, #1
 8001328:	2002      	movs	r0, #2
 800132a:	f7ff ff4f 	bl	80011cc <lcd_puts>
	lcd_puts(0,12, (int8_t *)"QC :");
 800132e:	4a09      	ldr	r2, [pc, #36]	@ (8001354 <default_lcd_print_page3+0x48>)
 8001330:	210c      	movs	r1, #12
 8001332:	2000      	movs	r0, #0
 8001334:	f7ff ff4a 	bl	80011cc <lcd_puts>
	lcd_puts(1,12, (int8_t *)"PD :");
 8001338:	4a07      	ldr	r2, [pc, #28]	@ (8001358 <default_lcd_print_page3+0x4c>)
 800133a:	210c      	movs	r1, #12
 800133c:	2001      	movs	r0, #1
 800133e:	f7ff ff45 	bl	80011cc <lcd_puts>
}
 8001342:	bf00      	nop
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	080098cc 	.word	0x080098cc
 800134c:	080098d4 	.word	0x080098d4
 8001350:	080098dc 	.word	0x080098dc
 8001354:	080098e4 	.word	0x080098e4
 8001358:	080098ec 	.word	0x080098ec

0800135c <standby_data>:
  dc_12v,
  AC
};

void standby_data()
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0

  if (sw1_count == 1)
 8001360:	4b1e      	ldr	r3, [pc, #120]	@ (80013dc <standby_data+0x80>)
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	2b01      	cmp	r3, #1
 8001366:	d12f      	bne.n	80013c8 <standby_data+0x6c>
  {
    // lcd_clear();
    // default_lcd_print_page1();
    HAL_GPIO_WritePin(on_off_led1_GPIO_Port, on_off_led1_Pin, GPIO_PIN_SET);
 8001368:	2201      	movs	r2, #1
 800136a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800136e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001372:	f003 f8f7 	bl	8004564 <HAL_GPIO_WritePin>
    //	  HAL_Delay(300);
    HAL_GPIO_WritePin(sreen_status_led2_GPIO_Port, sreen_status_led2_Pin, GPIO_PIN_RESET);
 8001376:	2200      	movs	r2, #0
 8001378:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800137c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001380:	f003 f8f0 	bl	8004564 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(qc_led3_GPIO_Port, qc_led3_Pin, GPIO_PIN_RESET);
 8001384:	2200      	movs	r2, #0
 8001386:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800138a:	4815      	ldr	r0, [pc, #84]	@ (80013e0 <standby_data+0x84>)
 800138c:	f003 f8ea 	bl	8004564 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(pd_led4_GPIO_Port, pd_led4_Pin, GPIO_PIN_RESET);
 8001390:	2200      	movs	r2, #0
 8001392:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001396:	4812      	ldr	r0, [pc, #72]	@ (80013e0 <standby_data+0x84>)
 8001398:	f003 f8e4 	bl	8004564 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(nine_led5_GPIO_Port, nine_led5_Pin, GPIO_PIN_RESET);
 800139c:	2200      	movs	r2, #0
 800139e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013a2:	480f      	ldr	r0, [pc, #60]	@ (80013e0 <standby_data+0x84>)
 80013a4:	f003 f8de 	bl	8004564 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(led6_GPIO_Port, led6_Pin, GPIO_PIN_RESET);
 80013a8:	2200      	movs	r2, #0
 80013aa:	2104      	movs	r1, #4
 80013ac:	480d      	ldr	r0, [pc, #52]	@ (80013e4 <standby_data+0x88>)
 80013ae:	f003 f8d9 	bl	8004564 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(sreen_status_led2_GPIO_Port, sreen_status_led2_Pin, GPIO_PIN_RESET);
 80013b2:	2200      	movs	r2, #0
 80013b4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013bc:	f003 f8d2 	bl	8004564 <HAL_GPIO_WritePin>
    power = 0;
 80013c0:	4b09      	ldr	r3, [pc, #36]	@ (80013e8 <standby_data+0x8c>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	801a      	strh	r2, [r3, #0]
  else if (sw1_count == 0)
  {
    // lcd_clear();
    power = 0;
  }
}
 80013c6:	e006      	b.n	80013d6 <standby_data+0x7a>
  else if (sw1_count == 0)
 80013c8:	4b04      	ldr	r3, [pc, #16]	@ (80013dc <standby_data+0x80>)
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d102      	bne.n	80013d6 <standby_data+0x7a>
    power = 0;
 80013d0:	4b05      	ldr	r3, [pc, #20]	@ (80013e8 <standby_data+0x8c>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	801a      	strh	r2, [r3, #0]
}
 80013d6:	bf00      	nop
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20000000 	.word	0x20000000
 80013e0:	48000800 	.word	0x48000800
 80013e4:	48000c00 	.word	0x48000c00
 80013e8:	2000021c 	.word	0x2000021c

080013ec <screen_status_data>:
// uint16_t batt_per = 0;
void screen_status_data()
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  if (sw2_count == 1)
 80013f0:	4b15      	ldr	r3, [pc, #84]	@ (8001448 <screen_status_data+0x5c>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d114      	bne.n	8001422 <screen_status_data+0x36>
  {

    HAL_GPIO_WritePin(sreen_status_led2_GPIO_Port, sreen_status_led2_Pin, GPIO_PIN_SET);
 80013f8:	2201      	movs	r2, #1
 80013fa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001402:	f003 f8af 	bl	8004564 <HAL_GPIO_WritePin>

    lcd_puts(0, 7, (int8_t *)timeData);
 8001406:	4a11      	ldr	r2, [pc, #68]	@ (800144c <screen_status_data+0x60>)
 8001408:	2107      	movs	r1, #7
 800140a:	2000      	movs	r0, #0
 800140c:	f7ff fede 	bl	80011cc <lcd_puts>
    lcd_puts(1, 7, (int8_t *)dateData);
 8001410:	4a0f      	ldr	r2, [pc, #60]	@ (8001450 <screen_status_data+0x64>)
 8001412:	2107      	movs	r1, #7
 8001414:	2001      	movs	r0, #1
 8001416:	f7ff fed9 	bl	80011cc <lcd_puts>
    power = 1;
 800141a:	4b0e      	ldr	r3, [pc, #56]	@ (8001454 <screen_status_data+0x68>)
 800141c:	2201      	movs	r2, #1
 800141e:	801a      	strh	r2, [r3, #0]
    // HAL_GPIO_WritePin(sreen_status_led2_GPIO_Port, sreen_status_led2_Pin, GPIO_PIN_RESET);
    lcd_puts(0, 7, (int8_t *)timeData);
    lcd_puts(1, 7, (int8_t *)dateData);
    power = 1;
  }
}
 8001420:	e010      	b.n	8001444 <screen_status_data+0x58>
  else if (sw2_count == 0)
 8001422:	4b09      	ldr	r3, [pc, #36]	@ (8001448 <screen_status_data+0x5c>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d10c      	bne.n	8001444 <screen_status_data+0x58>
    lcd_puts(0, 7, (int8_t *)timeData);
 800142a:	4a08      	ldr	r2, [pc, #32]	@ (800144c <screen_status_data+0x60>)
 800142c:	2107      	movs	r1, #7
 800142e:	2000      	movs	r0, #0
 8001430:	f7ff fecc 	bl	80011cc <lcd_puts>
    lcd_puts(1, 7, (int8_t *)dateData);
 8001434:	4a06      	ldr	r2, [pc, #24]	@ (8001450 <screen_status_data+0x64>)
 8001436:	2107      	movs	r1, #7
 8001438:	2001      	movs	r0, #1
 800143a:	f7ff fec7 	bl	80011cc <lcd_puts>
    power = 1;
 800143e:	4b05      	ldr	r3, [pc, #20]	@ (8001454 <screen_status_data+0x68>)
 8001440:	2201      	movs	r2, #1
 8001442:	801a      	strh	r2, [r3, #0]
}
 8001444:	bf00      	nop
 8001446:	bd80      	pop	{r7, pc}
 8001448:	2000021e 	.word	0x2000021e
 800144c:	200001fc 	.word	0x200001fc
 8001450:	2000020c 	.word	0x2000020c
 8001454:	2000021c 	.word	0x2000021c

08001458 <Qc_data>:

void Qc_data()
{
 8001458:	b580      	push	{r7, lr}
 800145a:	af00      	add	r7, sp, #0
  if (sw3_count == 1)
 800145c:	4b13      	ldr	r3, [pc, #76]	@ (80014ac <Qc_data+0x54>)
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	2b01      	cmp	r3, #1
 8001462:	d10e      	bne.n	8001482 <Qc_data+0x2a>
  {
    HAL_GPIO_WritePin(qc_led3_GPIO_Port, qc_led3_Pin, GPIO_PIN_SET);
 8001464:	2201      	movs	r2, #1
 8001466:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800146a:	4811      	ldr	r0, [pc, #68]	@ (80014b0 <Qc_data+0x58>)
 800146c:	f003 f87a 	bl	8004564 <HAL_GPIO_WritePin>
    lcd_puts(0, 17, (int8_t *)"ON");
 8001470:	4a10      	ldr	r2, [pc, #64]	@ (80014b4 <Qc_data+0x5c>)
 8001472:	2111      	movs	r1, #17
 8001474:	2000      	movs	r0, #0
 8001476:	f7ff fea9 	bl	80011cc <lcd_puts>
    // lcd_puts(0, 19, (int8_t *)" ");
    power = 2;
 800147a:	4b0f      	ldr	r3, [pc, #60]	@ (80014b8 <Qc_data+0x60>)
 800147c:	2202      	movs	r2, #2
 800147e:	801a      	strh	r2, [r3, #0]
    //    lcd_puts(0, 16, (int8_t *)">");

    power = 2;
    // HAL_Delay(300);
  }
}
 8001480:	e011      	b.n	80014a6 <Qc_data+0x4e>
  else if (sw3_count == 0)
 8001482:	4b0a      	ldr	r3, [pc, #40]	@ (80014ac <Qc_data+0x54>)
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d10d      	bne.n	80014a6 <Qc_data+0x4e>
    HAL_GPIO_WritePin(qc_led3_GPIO_Port, qc_led3_Pin, GPIO_PIN_RESET);
 800148a:	2200      	movs	r2, #0
 800148c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001490:	4807      	ldr	r0, [pc, #28]	@ (80014b0 <Qc_data+0x58>)
 8001492:	f003 f867 	bl	8004564 <HAL_GPIO_WritePin>
    lcd_puts(0, 17, (int8_t *)"OFF");
 8001496:	4a09      	ldr	r2, [pc, #36]	@ (80014bc <Qc_data+0x64>)
 8001498:	2111      	movs	r1, #17
 800149a:	2000      	movs	r0, #0
 800149c:	f7ff fe96 	bl	80011cc <lcd_puts>
    power = 2;
 80014a0:	4b05      	ldr	r3, [pc, #20]	@ (80014b8 <Qc_data+0x60>)
 80014a2:	2202      	movs	r2, #2
 80014a4:	801a      	strh	r2, [r3, #0]
}
 80014a6:	bf00      	nop
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	2000021f 	.word	0x2000021f
 80014b0:	48000800 	.word	0x48000800
 80014b4:	080098f4 	.word	0x080098f4
 80014b8:	2000021c 	.word	0x2000021c
 80014bc:	080098f8 	.word	0x080098f8

080014c0 <pd_data>:
void pd_data()
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  if (sw4_count == 1)
 80014c4:	4b13      	ldr	r3, [pc, #76]	@ (8001514 <pd_data+0x54>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d10e      	bne.n	80014ea <pd_data+0x2a>
  {
    HAL_GPIO_WritePin(pd_led4_GPIO_Port, pd_led4_Pin, GPIO_PIN_SET);
 80014cc:	2201      	movs	r2, #1
 80014ce:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80014d2:	4811      	ldr	r0, [pc, #68]	@ (8001518 <pd_data+0x58>)
 80014d4:	f003 f846 	bl	8004564 <HAL_GPIO_WritePin>
    lcd_puts(1, 17, (int8_t *)"ON");
 80014d8:	4a10      	ldr	r2, [pc, #64]	@ (800151c <pd_data+0x5c>)
 80014da:	2111      	movs	r1, #17
 80014dc:	2001      	movs	r0, #1
 80014de:	f7ff fe75 	bl	80011cc <lcd_puts>

    power = 3;
 80014e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001520 <pd_data+0x60>)
 80014e4:	2203      	movs	r2, #3
 80014e6:	801a      	strh	r2, [r3, #0]
    lcd_puts(1, 17, (int8_t *)"OFF");

    power = 3;
    // HAL_Delay(300);
  }
}
 80014e8:	e011      	b.n	800150e <pd_data+0x4e>
  else if (sw4_count == 0)
 80014ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001514 <pd_data+0x54>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d10d      	bne.n	800150e <pd_data+0x4e>
    HAL_GPIO_WritePin(pd_led4_GPIO_Port, pd_led4_Pin, GPIO_PIN_RESET);
 80014f2:	2200      	movs	r2, #0
 80014f4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80014f8:	4807      	ldr	r0, [pc, #28]	@ (8001518 <pd_data+0x58>)
 80014fa:	f003 f833 	bl	8004564 <HAL_GPIO_WritePin>
    lcd_puts(1, 17, (int8_t *)"OFF");
 80014fe:	4a09      	ldr	r2, [pc, #36]	@ (8001524 <pd_data+0x64>)
 8001500:	2111      	movs	r1, #17
 8001502:	2001      	movs	r0, #1
 8001504:	f7ff fe62 	bl	80011cc <lcd_puts>
    power = 3;
 8001508:	4b05      	ldr	r3, [pc, #20]	@ (8001520 <pd_data+0x60>)
 800150a:	2203      	movs	r2, #3
 800150c:	801a      	strh	r2, [r3, #0]
}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20000220 	.word	0x20000220
 8001518:	48000800 	.word	0x48000800
 800151c:	080098f4 	.word	0x080098f4
 8001520:	2000021c 	.word	0x2000021c
 8001524:	080098f8 	.word	0x080098f8

08001528 <dc9v_data>:
void dc9v_data()
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  if (sw5_count == 1)
 800152c:	4b13      	ldr	r3, [pc, #76]	@ (800157c <dc9v_data+0x54>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	2b01      	cmp	r3, #1
 8001532:	d10e      	bne.n	8001552 <dc9v_data+0x2a>
  {
    HAL_GPIO_WritePin(nine_led5_GPIO_Port, nine_led5_Pin, GPIO_PIN_SET);
 8001534:	2201      	movs	r2, #1
 8001536:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800153a:	4811      	ldr	r0, [pc, #68]	@ (8001580 <dc9v_data+0x58>)
 800153c:	f003 f812 	bl	8004564 <HAL_GPIO_WritePin>
    lcd_puts(0, 9, (int8_t *)"ON");
 8001540:	4a10      	ldr	r2, [pc, #64]	@ (8001584 <dc9v_data+0x5c>)
 8001542:	2109      	movs	r1, #9
 8001544:	2000      	movs	r0, #0
 8001546:	f7ff fe41 	bl	80011cc <lcd_puts>
    //    lcd_puts(0, 8, (int8_t *)">");
    // nine_led5_GPIO_Port
    power = 4;
 800154a:	4b0f      	ldr	r3, [pc, #60]	@ (8001588 <dc9v_data+0x60>)
 800154c:	2204      	movs	r2, #4
 800154e:	801a      	strh	r2, [r3, #0]
    //    lcd_puts(0, 8, (int8_t *)">");

    power = 4;
    // HAL_Delay(300);
  }
}
 8001550:	e011      	b.n	8001576 <dc9v_data+0x4e>
  else if (sw5_count == 0)
 8001552:	4b0a      	ldr	r3, [pc, #40]	@ (800157c <dc9v_data+0x54>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d10d      	bne.n	8001576 <dc9v_data+0x4e>
    HAL_GPIO_WritePin(nine_led5_GPIO_Port, nine_led5_Pin, GPIO_PIN_RESET);
 800155a:	2200      	movs	r2, #0
 800155c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001560:	4807      	ldr	r0, [pc, #28]	@ (8001580 <dc9v_data+0x58>)
 8001562:	f002 ffff 	bl	8004564 <HAL_GPIO_WritePin>
    lcd_puts(0, 8, (int8_t *)"OFF");
 8001566:	4a09      	ldr	r2, [pc, #36]	@ (800158c <dc9v_data+0x64>)
 8001568:	2108      	movs	r1, #8
 800156a:	2000      	movs	r0, #0
 800156c:	f7ff fe2e 	bl	80011cc <lcd_puts>
    power = 4;
 8001570:	4b05      	ldr	r3, [pc, #20]	@ (8001588 <dc9v_data+0x60>)
 8001572:	2204      	movs	r2, #4
 8001574:	801a      	strh	r2, [r3, #0]
}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000221 	.word	0x20000221
 8001580:	48000800 	.word	0x48000800
 8001584:	080098f4 	.word	0x080098f4
 8001588:	2000021c 	.word	0x2000021c
 800158c:	080098f8 	.word	0x080098f8

08001590 <dc12v_data>:
void dc12v_data()
{
 8001590:	b580      	push	{r7, lr}
 8001592:	af00      	add	r7, sp, #0
  if (sw6_count == 1)
 8001594:	4b12      	ldr	r3, [pc, #72]	@ (80015e0 <dc12v_data+0x50>)
 8001596:	781b      	ldrb	r3, [r3, #0]
 8001598:	2b01      	cmp	r3, #1
 800159a:	d10d      	bne.n	80015b8 <dc12v_data+0x28>
  {
    HAL_GPIO_WritePin(led6_GPIO_Port, led6_Pin, GPIO_PIN_SET);
 800159c:	2201      	movs	r2, #1
 800159e:	2104      	movs	r1, #4
 80015a0:	4810      	ldr	r0, [pc, #64]	@ (80015e4 <dc12v_data+0x54>)
 80015a2:	f002 ffdf 	bl	8004564 <HAL_GPIO_WritePin>
    lcd_puts(1, 9, (int8_t *)"ON");
 80015a6:	4a10      	ldr	r2, [pc, #64]	@ (80015e8 <dc12v_data+0x58>)
 80015a8:	2109      	movs	r1, #9
 80015aa:	2001      	movs	r0, #1
 80015ac:	f7ff fe0e 	bl	80011cc <lcd_puts>
    //    lcd_puts(1, 8, (int8_t *)">");
    power = 5;
 80015b0:	4b0e      	ldr	r3, [pc, #56]	@ (80015ec <dc12v_data+0x5c>)
 80015b2:	2205      	movs	r2, #5
 80015b4:	801a      	strh	r2, [r3, #0]
    lcd_puts(1, 8, (int8_t *)"OFF");
    //    lcd_puts(1, 8, (int8_t *)">");
    power = 5;
    // HAL_Delay(300);
  }
}
 80015b6:	e010      	b.n	80015da <dc12v_data+0x4a>
  else if (sw6_count == 0)
 80015b8:	4b09      	ldr	r3, [pc, #36]	@ (80015e0 <dc12v_data+0x50>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d10c      	bne.n	80015da <dc12v_data+0x4a>
    HAL_GPIO_WritePin(led6_GPIO_Port, led6_Pin, GPIO_PIN_RESET);
 80015c0:	2200      	movs	r2, #0
 80015c2:	2104      	movs	r1, #4
 80015c4:	4807      	ldr	r0, [pc, #28]	@ (80015e4 <dc12v_data+0x54>)
 80015c6:	f002 ffcd 	bl	8004564 <HAL_GPIO_WritePin>
    lcd_puts(1, 8, (int8_t *)"OFF");
 80015ca:	4a09      	ldr	r2, [pc, #36]	@ (80015f0 <dc12v_data+0x60>)
 80015cc:	2108      	movs	r1, #8
 80015ce:	2001      	movs	r0, #1
 80015d0:	f7ff fdfc 	bl	80011cc <lcd_puts>
    power = 5;
 80015d4:	4b05      	ldr	r3, [pc, #20]	@ (80015ec <dc12v_data+0x5c>)
 80015d6:	2205      	movs	r2, #5
 80015d8:	801a      	strh	r2, [r3, #0]
}
 80015da:	bf00      	nop
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	20000222 	.word	0x20000222
 80015e4:	48000c00 	.word	0x48000c00
 80015e8:	080098f4 	.word	0x080098f4
 80015ec:	2000021c 	.word	0x2000021c
 80015f0:	080098f8 	.word	0x080098f8

080015f4 <AC_data>:
void AC_data()
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
  if (sw7_count == 1)
 80015f8:	4b0d      	ldr	r3, [pc, #52]	@ (8001630 <AC_data+0x3c>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	d108      	bne.n	8001612 <AC_data+0x1e>
  {
    //	  HAL_GPIO_WritePin(AC_led7_GPIO_Port, AC_led7_Pin, GPIO_PIN_RESET);
    lcd_puts(2, 9, (int8_t *)"ON");
 8001600:	4a0c      	ldr	r2, [pc, #48]	@ (8001634 <AC_data+0x40>)
 8001602:	2109      	movs	r1, #9
 8001604:	2002      	movs	r0, #2
 8001606:	f7ff fde1 	bl	80011cc <lcd_puts>
    //    lcd_puts(1, 8, (int8_t *)">");
    power = 5;
 800160a:	4b0b      	ldr	r3, [pc, #44]	@ (8001638 <AC_data+0x44>)
 800160c:	2205      	movs	r2, #5
 800160e:	801a      	strh	r2, [r3, #0]
    lcd_puts(2, 8, (int8_t *)"OFF");
    //    lcd_puts(1, 8, (int8_t *)">");
    power = 6;
    // HAL_Delay(300);
  }
}
 8001610:	e00b      	b.n	800162a <AC_data+0x36>
  else if (sw7_count == 0)
 8001612:	4b07      	ldr	r3, [pc, #28]	@ (8001630 <AC_data+0x3c>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d107      	bne.n	800162a <AC_data+0x36>
    lcd_puts(2, 8, (int8_t *)"OFF");
 800161a:	4a08      	ldr	r2, [pc, #32]	@ (800163c <AC_data+0x48>)
 800161c:	2108      	movs	r1, #8
 800161e:	2002      	movs	r0, #2
 8001620:	f7ff fdd4 	bl	80011cc <lcd_puts>
    power = 6;
 8001624:	4b04      	ldr	r3, [pc, #16]	@ (8001638 <AC_data+0x44>)
 8001626:	2206      	movs	r2, #6
 8001628:	801a      	strh	r2, [r3, #0]
}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	20000223 	.word	0x20000223
 8001634:	080098f4 	.word	0x080098f4
 8001638:	2000021c 	.word	0x2000021c
 800163c:	080098f8 	.word	0x080098f8

08001640 <initail_condition_off>:

void initail_condition_off()
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(on_off_led1_GPIO_Port, on_off_led1_Pin, GPIO_PIN_RESET);
 8001644:	2200      	movs	r2, #0
 8001646:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800164a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800164e:	f002 ff89 	bl	8004564 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(sreen_status_led2_GPIO_Port, sreen_status_led2_Pin, GPIO_PIN_RESET);
 8001652:	2200      	movs	r2, #0
 8001654:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001658:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800165c:	f002 ff82 	bl	8004564 <HAL_GPIO_WritePin>
}
 8001660:	bf00      	nop
 8001662:	bd80      	pop	{r7, pc}

08001664 <uart1_test_serial_data>:

void uart1_test_serial_data()
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  //		  		  sprintf(msg, " DC volt =  %.2f\r\n", hh );
  //		  		HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), 300);
  //		  sprintf(buffer, "%02d", data_reg.intensity);
  //	     			  lcd_puts(0, 0, (int8_t *)msg);
  // HAL_Delay(500);
}
 8001668:	bf00      	nop
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
	...

08001674 <set_time>:

// char timeData[15];
// char dateData[15];

void set_time(uint8_t hr, uint8_t min, uint8_t sec)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b088      	sub	sp, #32
 8001678:	af00      	add	r7, sp, #0
 800167a:	4603      	mov	r3, r0
 800167c:	71fb      	strb	r3, [r7, #7]
 800167e:	460b      	mov	r3, r1
 8001680:	71bb      	strb	r3, [r7, #6]
 8001682:	4613      	mov	r3, r2
 8001684:	717b      	strb	r3, [r7, #5]
  RTC_TimeTypeDef sTime = {0};
 8001686:	f107 030c 	add.w	r3, r7, #12
 800168a:	2200      	movs	r2, #0
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	605a      	str	r2, [r3, #4]
 8001690:	609a      	str	r2, [r3, #8]
 8001692:	60da      	str	r2, [r3, #12]
 8001694:	611a      	str	r2, [r3, #16]

  sTime.Hours = hr;
 8001696:	79fb      	ldrb	r3, [r7, #7]
 8001698:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = min;
 800169a:	79bb      	ldrb	r3, [r7, #6]
 800169c:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = sec;
 800169e:	797b      	ldrb	r3, [r7, #5]
 80016a0:	73bb      	strb	r3, [r7, #14]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80016a2:	2300      	movs	r3, #0
 80016a4:	61bb      	str	r3, [r7, #24]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80016a6:	2300      	movs	r3, #0
 80016a8:	61fb      	str	r3, [r7, #28]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80016aa:	f107 030c 	add.w	r3, r7, #12
 80016ae:	2200      	movs	r2, #0
 80016b0:	4619      	mov	r1, r3
 80016b2:	4806      	ldr	r0, [pc, #24]	@ (80016cc <set_time+0x58>)
 80016b4:	f004 f8f1 	bl	800589a <HAL_RTC_SetTime>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <set_time+0x4e>
  {
    Error_Handler();
 80016be:	f000 fef3 	bl	80024a8 <Error_Handler>
  }
}
 80016c2:	bf00      	nop
 80016c4:	3720      	adds	r7, #32
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	20000304 	.word	0x20000304

080016d0 <set_date>:

void set_date(uint8_t year, uint8_t month, uint8_t date, uint8_t day) // monday = 1   // change by rahul
{
 80016d0:	b590      	push	{r4, r7, lr}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	4604      	mov	r4, r0
 80016d8:	4608      	mov	r0, r1
 80016da:	4611      	mov	r1, r2
 80016dc:	461a      	mov	r2, r3
 80016de:	4623      	mov	r3, r4
 80016e0:	71fb      	strb	r3, [r7, #7]
 80016e2:	4603      	mov	r3, r0
 80016e4:	71bb      	strb	r3, [r7, #6]
 80016e6:	460b      	mov	r3, r1
 80016e8:	717b      	strb	r3, [r7, #5]
 80016ea:	4613      	mov	r3, r2
 80016ec:	713b      	strb	r3, [r7, #4]

  RTC_DateTypeDef sDate = {0};
 80016ee:	2300      	movs	r3, #0
 80016f0:	60fb      	str	r3, [r7, #12]
  sDate.WeekDay = day;
 80016f2:	793b      	ldrb	r3, [r7, #4]
 80016f4:	733b      	strb	r3, [r7, #12]
  sDate.Month = month;
 80016f6:	79bb      	ldrb	r3, [r7, #6]
 80016f8:	737b      	strb	r3, [r7, #13]
  sDate.Date = date;
 80016fa:	797b      	ldrb	r3, [r7, #5]
 80016fc:	73bb      	strb	r3, [r7, #14]
  sDate.Year = year;
 80016fe:	79fb      	ldrb	r3, [r7, #7]
 8001700:	73fb      	strb	r3, [r7, #15]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001702:	f107 030c 	add.w	r3, r7, #12
 8001706:	2200      	movs	r2, #0
 8001708:	4619      	mov	r1, r3
 800170a:	4809      	ldr	r0, [pc, #36]	@ (8001730 <set_date+0x60>)
 800170c:	f004 f9be 	bl	8005a8c <HAL_RTC_SetDate>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <set_date+0x4a>
  {
    Error_Handler();
 8001716:	f000 fec7 	bl	80024a8 <Error_Handler>
  }

  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x2345); // backup register
 800171a:	f242 3245 	movw	r2, #9029	@ 0x2345
 800171e:	2101      	movs	r1, #1
 8001720:	4803      	ldr	r0, [pc, #12]	@ (8001730 <set_date+0x60>)
 8001722:	f004 fb61 	bl	8005de8 <HAL_RTCEx_BKUPWrite>
}
 8001726:	bf00      	nop
 8001728:	3714      	adds	r7, #20
 800172a:	46bd      	mov	sp, r7
 800172c:	bd90      	pop	{r4, r7, pc}
 800172e:	bf00      	nop
 8001730:	20000304 	.word	0x20000304

08001734 <get_time_date>:

void get_time_date(char *time, char *date) // change by rahul
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b08a      	sub	sp, #40	@ 0x28
 8001738:	af02      	add	r7, sp, #8
 800173a:	6078      	str	r0, [r7, #4]
 800173c:	6039      	str	r1, [r7, #0]
  RTC_DateTypeDef gDate;
  RTC_TimeTypeDef gTime;

  /* Get the RTC current Time */
  HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 800173e:	f107 0308 	add.w	r3, r7, #8
 8001742:	2200      	movs	r2, #0
 8001744:	4619      	mov	r1, r3
 8001746:	4813      	ldr	r0, [pc, #76]	@ (8001794 <get_time_date+0x60>)
 8001748:	f004 f944 	bl	80059d4 <HAL_RTC_GetTime>
  /* Get the RTC current Date */
  HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 800174c:	f107 031c 	add.w	r3, r7, #28
 8001750:	2200      	movs	r2, #0
 8001752:	4619      	mov	r1, r3
 8001754:	480f      	ldr	r0, [pc, #60]	@ (8001794 <get_time_date+0x60>)
 8001756:	f004 fa20 	bl	8005b9a <HAL_RTC_GetDate>

  /* Display time Format: hh:mm:ss */
  sprintf((char *)time, "%02d:%02d:%02d", gTime.Hours, gTime.Minutes, gTime.Seconds);
 800175a:	7a3b      	ldrb	r3, [r7, #8]
 800175c:	461a      	mov	r2, r3
 800175e:	7a7b      	ldrb	r3, [r7, #9]
 8001760:	4619      	mov	r1, r3
 8001762:	7abb      	ldrb	r3, [r7, #10]
 8001764:	9300      	str	r3, [sp, #0]
 8001766:	460b      	mov	r3, r1
 8001768:	490b      	ldr	r1, [pc, #44]	@ (8001798 <get_time_date+0x64>)
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f005 ff50 	bl	8007610 <siprintf>

  /* Display date Format: dd-mm-yyyy */
  sprintf((char *)date, "%02d-%02d-%2d", gDate.Date, gDate.Month, 2000 + gDate.Year);
 8001770:	7fbb      	ldrb	r3, [r7, #30]
 8001772:	461a      	mov	r2, r3
 8001774:	7f7b      	ldrb	r3, [r7, #29]
 8001776:	4619      	mov	r1, r3
 8001778:	7ffb      	ldrb	r3, [r7, #31]
 800177a:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800177e:	9300      	str	r3, [sp, #0]
 8001780:	460b      	mov	r3, r1
 8001782:	4906      	ldr	r1, [pc, #24]	@ (800179c <get_time_date+0x68>)
 8001784:	6838      	ldr	r0, [r7, #0]
 8001786:	f005 ff43 	bl	8007610 <siprintf>
}
 800178a:	bf00      	nop
 800178c:	3720      	adds	r7, #32
 800178e:	46bd      	mov	sp, r7
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000304 	.word	0x20000304
 8001798:	080098fc 	.word	0x080098fc
 800179c:	0800990c 	.word	0x0800990c

080017a0 <battery_persentage>:
/***************---RTC END CODE---****************/


/*********************************------PERSENTAGE CODE START---------*********************/
void battery_persentage()
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
//    sprintf(msg, "read =  %hu\r\n", read_value);
//  //		  		  HAL_Delay(500);
//     HAL_UART_Transmit(&huart1, (uint16_t *)msg, strlen(msg), HAL_MAX_DELAY);


	    HAL_ADC_Start(&hadc1);
 80017a4:	48ba      	ldr	r0, [pc, #744]	@ (8001a90 <battery_persentage+0x2f0>)
 80017a6:	f001 fd7d 	bl	80032a4 <HAL_ADC_Start>
	    HAL_ADC_PollForConversion(&hadc1, 300);
 80017aa:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80017ae:	48b8      	ldr	r0, [pc, #736]	@ (8001a90 <battery_persentage+0x2f0>)
 80017b0:	f001 fe34 	bl	800341c <HAL_ADC_PollForConversion>
	    dcvalue = HAL_ADC_GetValue(&hadc1);
 80017b4:	48b6      	ldr	r0, [pc, #728]	@ (8001a90 <battery_persentage+0x2f0>)
 80017b6:	f001 ff09 	bl	80035cc <HAL_ADC_GetValue>
 80017ba:	4603      	mov	r3, r0
 80017bc:	461a      	mov	r2, r3
 80017be:	4bb5      	ldr	r3, [pc, #724]	@ (8001a94 <battery_persentage+0x2f4>)
 80017c0:	601a      	str	r2, [r3, #0]
	    dcvout = (dcvalue * 5.0)  / 4096;
 80017c2:	4bb4      	ldr	r3, [pc, #720]	@ (8001a94 <battery_persentage+0x2f4>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4618      	mov	r0, r3
 80017c8:	f7fe fed4 	bl	8000574 <__aeabi_i2d>
 80017cc:	f04f 0200 	mov.w	r2, #0
 80017d0:	4bb1      	ldr	r3, [pc, #708]	@ (8001a98 <battery_persentage+0x2f8>)
 80017d2:	f7fe ff39 	bl	8000648 <__aeabi_dmul>
 80017d6:	4602      	mov	r2, r0
 80017d8:	460b      	mov	r3, r1
 80017da:	4610      	mov	r0, r2
 80017dc:	4619      	mov	r1, r3
 80017de:	f04f 0200 	mov.w	r2, #0
 80017e2:	4bae      	ldr	r3, [pc, #696]	@ (8001a9c <battery_persentage+0x2fc>)
 80017e4:	f7ff f85a 	bl	800089c <__aeabi_ddiv>
 80017e8:	4602      	mov	r2, r0
 80017ea:	460b      	mov	r3, r1
 80017ec:	4610      	mov	r0, r2
 80017ee:	4619      	mov	r1, r3
 80017f0:	f7ff fa02 	bl	8000bf8 <__aeabi_d2f>
 80017f4:	4603      	mov	r3, r0
 80017f6:	4aaa      	ldr	r2, [pc, #680]	@ (8001aa0 <battery_persentage+0x300>)
 80017f8:	6013      	str	r3, [r2, #0]
	    dcvin = dcvout / (R2 / (R1 + R2));
 80017fa:	4ba9      	ldr	r3, [pc, #676]	@ (8001aa0 <battery_persentage+0x300>)
 80017fc:	edd3 6a00 	vldr	s13, [r3]
 8001800:	4ba8      	ldr	r3, [pc, #672]	@ (8001aa4 <battery_persentage+0x304>)
 8001802:	ed93 6a00 	vldr	s12, [r3]
 8001806:	4ba8      	ldr	r3, [pc, #672]	@ (8001aa8 <battery_persentage+0x308>)
 8001808:	ed93 7a00 	vldr	s14, [r3]
 800180c:	4ba5      	ldr	r3, [pc, #660]	@ (8001aa4 <battery_persentage+0x304>)
 800180e:	edd3 7a00 	vldr	s15, [r3]
 8001812:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001816:	ee86 7a27 	vdiv.f32	s14, s12, s15
 800181a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800181e:	4ba3      	ldr	r3, [pc, #652]	@ (8001aac <battery_persentage+0x30c>)
 8001820:	edc3 7a00 	vstr	s15, [r3]
	    sprintf(msg, "Batt % =  %3.2f\r\n", dcvin);
 8001824:	4ba1      	ldr	r3, [pc, #644]	@ (8001aac <battery_persentage+0x30c>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4618      	mov	r0, r3
 800182a:	f7fe feb5 	bl	8000598 <__aeabi_f2d>
 800182e:	4602      	mov	r2, r0
 8001830:	460b      	mov	r3, r1
 8001832:	499f      	ldr	r1, [pc, #636]	@ (8001ab0 <battery_persentage+0x310>)
 8001834:	489f      	ldr	r0, [pc, #636]	@ (8001ab4 <battery_persentage+0x314>)
 8001836:	f005 feeb 	bl	8007610 <siprintf>
	    HAL_UART_Transmit(&huart1, (uint16_t *)msg, strlen(msg), HAL_MAX_DELAY);
 800183a:	489e      	ldr	r0, [pc, #632]	@ (8001ab4 <battery_persentage+0x314>)
 800183c:	f7fe fd40 	bl	80002c0 <strlen>
 8001840:	4603      	mov	r3, r0
 8001842:	b29a      	uxth	r2, r3
 8001844:	f04f 33ff 	mov.w	r3, #4294967295
 8001848:	499a      	ldr	r1, [pc, #616]	@ (8001ab4 <battery_persentage+0x314>)
 800184a:	489b      	ldr	r0, [pc, #620]	@ (8001ab8 <battery_persentage+0x318>)
 800184c:	f004 fb4a 	bl	8005ee4 <HAL_UART_Transmit>
	    if ( dcvin > 12.50)
 8001850:	4b96      	ldr	r3, [pc, #600]	@ (8001aac <battery_persentage+0x30c>)
 8001852:	edd3 7a00 	vldr	s15, [r3]
 8001856:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 800185a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800185e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001862:	dd0e      	ble.n	8001882 <battery_persentage+0xe2>
	    {
	    	lcd_puts(2, 9, (int8_t *)" ");
 8001864:	4a95      	ldr	r2, [pc, #596]	@ (8001abc <battery_persentage+0x31c>)
 8001866:	2109      	movs	r1, #9
 8001868:	2002      	movs	r0, #2
 800186a:	f7ff fcaf 	bl	80011cc <lcd_puts>
	    	lcd_puts(2, 6, (int8_t *)"100%");
 800186e:	4a94      	ldr	r2, [pc, #592]	@ (8001ac0 <battery_persentage+0x320>)
 8001870:	2106      	movs	r1, #6
 8001872:	2002      	movs	r0, #2
 8001874:	f7ff fcaa 	bl	80011cc <lcd_puts>
	    	sprintf(msg, "100% \r\n");
 8001878:	4992      	ldr	r1, [pc, #584]	@ (8001ac4 <battery_persentage+0x324>)
 800187a:	488e      	ldr	r0, [pc, #568]	@ (8001ab4 <battery_persentage+0x314>)
 800187c:	f005 fec8 	bl	8007610 <siprintf>
 8001880:	e1c9      	b.n	8001c16 <battery_persentage+0x476>
//	        Serial.println("batt = 00%");
	      //   digitalWrite(a, HIGH);
	      //   Serial.println("100%");
	      }else if(dcvin <= 12.5 && dcvin > 12.42)
 8001882:	4b8a      	ldr	r3, [pc, #552]	@ (8001aac <battery_persentage+0x30c>)
 8001884:	edd3 7a00 	vldr	s15, [r3]
 8001888:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 800188c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001894:	d81b      	bhi.n	80018ce <battery_persentage+0x12e>
 8001896:	4b85      	ldr	r3, [pc, #532]	@ (8001aac <battery_persentage+0x30c>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4618      	mov	r0, r3
 800189c:	f7fe fe7c 	bl	8000598 <__aeabi_f2d>
 80018a0:	a371      	add	r3, pc, #452	@ (adr r3, 8001a68 <battery_persentage+0x2c8>)
 80018a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a6:	f7ff f95f 	bl	8000b68 <__aeabi_dcmpgt>
 80018aa:	4603      	mov	r3, r0
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d00e      	beq.n	80018ce <battery_persentage+0x12e>
	      {
	    	  lcd_puts(2, 9, (int8_t *)" ");
 80018b0:	4a82      	ldr	r2, [pc, #520]	@ (8001abc <battery_persentage+0x31c>)
 80018b2:	2109      	movs	r1, #9
 80018b4:	2002      	movs	r0, #2
 80018b6:	f7ff fc89 	bl	80011cc <lcd_puts>
	    	  lcd_puts(2, 6, (int8_t *)"90%");
 80018ba:	4a83      	ldr	r2, [pc, #524]	@ (8001ac8 <battery_persentage+0x328>)
 80018bc:	2106      	movs	r1, #6
 80018be:	2002      	movs	r0, #2
 80018c0:	f7ff fc84 	bl	80011cc <lcd_puts>
	    	  sprintf(msg, "90% \r\n");
 80018c4:	4981      	ldr	r1, [pc, #516]	@ (8001acc <battery_persentage+0x32c>)
 80018c6:	487b      	ldr	r0, [pc, #492]	@ (8001ab4 <battery_persentage+0x314>)
 80018c8:	f005 fea2 	bl	8007610 <siprintf>
	      {
 80018cc:	e1a3      	b.n	8001c16 <battery_persentage+0x476>
//	         Serial.println("batt = 10%");
	      //   digitalWrite(a, LOW);
	      }else if(dcvin <= 12.42 && dcvin > 12.32)
 80018ce:	4b77      	ldr	r3, [pc, #476]	@ (8001aac <battery_persentage+0x30c>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7fe fe60 	bl	8000598 <__aeabi_f2d>
 80018d8:	a363      	add	r3, pc, #396	@ (adr r3, 8001a68 <battery_persentage+0x2c8>)
 80018da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018de:	f7ff f92f 	bl	8000b40 <__aeabi_dcmple>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d01b      	beq.n	8001920 <battery_persentage+0x180>
 80018e8:	4b70      	ldr	r3, [pc, #448]	@ (8001aac <battery_persentage+0x30c>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7fe fe53 	bl	8000598 <__aeabi_f2d>
 80018f2:	a35f      	add	r3, pc, #380	@ (adr r3, 8001a70 <battery_persentage+0x2d0>)
 80018f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f8:	f7ff f936 	bl	8000b68 <__aeabi_dcmpgt>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d00e      	beq.n	8001920 <battery_persentage+0x180>
	      {
	    	  lcd_puts(2, 9, (int8_t *)" ");
 8001902:	4a6e      	ldr	r2, [pc, #440]	@ (8001abc <battery_persentage+0x31c>)
 8001904:	2109      	movs	r1, #9
 8001906:	2002      	movs	r0, #2
 8001908:	f7ff fc60 	bl	80011cc <lcd_puts>
	    	  lcd_puts(2, 6, (int8_t *)"80%");
 800190c:	4a70      	ldr	r2, [pc, #448]	@ (8001ad0 <battery_persentage+0x330>)
 800190e:	2106      	movs	r1, #6
 8001910:	2002      	movs	r0, #2
 8001912:	f7ff fc5b 	bl	80011cc <lcd_puts>
	    	  sprintf(msg, "80% \r\n");
 8001916:	496f      	ldr	r1, [pc, #444]	@ (8001ad4 <battery_persentage+0x334>)
 8001918:	4866      	ldr	r0, [pc, #408]	@ (8001ab4 <battery_persentage+0x314>)
 800191a:	f005 fe79 	bl	8007610 <siprintf>
	      {
 800191e:	e17a      	b.n	8001c16 <battery_persentage+0x476>
//	         Serial.println("batt = 20%");
	      //   digitalWrite(a, LOW);
	      }else if(dcvin <= 12.32 && dcvin > 12.20)
 8001920:	4b62      	ldr	r3, [pc, #392]	@ (8001aac <battery_persentage+0x30c>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	f7fe fe37 	bl	8000598 <__aeabi_f2d>
 800192a:	a351      	add	r3, pc, #324	@ (adr r3, 8001a70 <battery_persentage+0x2d0>)
 800192c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001930:	f7ff f906 	bl	8000b40 <__aeabi_dcmple>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d01b      	beq.n	8001972 <battery_persentage+0x1d2>
 800193a:	4b5c      	ldr	r3, [pc, #368]	@ (8001aac <battery_persentage+0x30c>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4618      	mov	r0, r3
 8001940:	f7fe fe2a 	bl	8000598 <__aeabi_f2d>
 8001944:	a34c      	add	r3, pc, #304	@ (adr r3, 8001a78 <battery_persentage+0x2d8>)
 8001946:	e9d3 2300 	ldrd	r2, r3, [r3]
 800194a:	f7ff f90d 	bl	8000b68 <__aeabi_dcmpgt>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d00e      	beq.n	8001972 <battery_persentage+0x1d2>
	      {
	    	  lcd_puts(2, 9, (int8_t *)" ");
 8001954:	4a59      	ldr	r2, [pc, #356]	@ (8001abc <battery_persentage+0x31c>)
 8001956:	2109      	movs	r1, #9
 8001958:	2002      	movs	r0, #2
 800195a:	f7ff fc37 	bl	80011cc <lcd_puts>
	    	  lcd_puts(2, 6, (int8_t *)"70%");
 800195e:	4a5e      	ldr	r2, [pc, #376]	@ (8001ad8 <battery_persentage+0x338>)
 8001960:	2106      	movs	r1, #6
 8001962:	2002      	movs	r0, #2
 8001964:	f7ff fc32 	bl	80011cc <lcd_puts>
	    	  sprintf(msg, "70% \r\n");
 8001968:	495c      	ldr	r1, [pc, #368]	@ (8001adc <battery_persentage+0x33c>)
 800196a:	4852      	ldr	r0, [pc, #328]	@ (8001ab4 <battery_persentage+0x314>)
 800196c:	f005 fe50 	bl	8007610 <siprintf>
	      {
 8001970:	e151      	b.n	8001c16 <battery_persentage+0x476>
//	         Serial.println("batt = 30%");
	      //   digitalWrite(a, LOW);
	      }else if(dcvin <= 12.20 && dcvin > 12.06)
 8001972:	4b4e      	ldr	r3, [pc, #312]	@ (8001aac <battery_persentage+0x30c>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4618      	mov	r0, r3
 8001978:	f7fe fe0e 	bl	8000598 <__aeabi_f2d>
 800197c:	a33e      	add	r3, pc, #248	@ (adr r3, 8001a78 <battery_persentage+0x2d8>)
 800197e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001982:	f7ff f8dd 	bl	8000b40 <__aeabi_dcmple>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d01b      	beq.n	80019c4 <battery_persentage+0x224>
 800198c:	4b47      	ldr	r3, [pc, #284]	@ (8001aac <battery_persentage+0x30c>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4618      	mov	r0, r3
 8001992:	f7fe fe01 	bl	8000598 <__aeabi_f2d>
 8001996:	a33a      	add	r3, pc, #232	@ (adr r3, 8001a80 <battery_persentage+0x2e0>)
 8001998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800199c:	f7ff f8e4 	bl	8000b68 <__aeabi_dcmpgt>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d00e      	beq.n	80019c4 <battery_persentage+0x224>
	      {
	    	  lcd_puts(2, 9, (int8_t *)" ");
 80019a6:	4a45      	ldr	r2, [pc, #276]	@ (8001abc <battery_persentage+0x31c>)
 80019a8:	2109      	movs	r1, #9
 80019aa:	2002      	movs	r0, #2
 80019ac:	f7ff fc0e 	bl	80011cc <lcd_puts>
	    	  lcd_puts(2, 6, (int8_t *)"60%");
 80019b0:	4a4b      	ldr	r2, [pc, #300]	@ (8001ae0 <battery_persentage+0x340>)
 80019b2:	2106      	movs	r1, #6
 80019b4:	2002      	movs	r0, #2
 80019b6:	f7ff fc09 	bl	80011cc <lcd_puts>
	    	  sprintf(msg, "60% \r\n");
 80019ba:	494a      	ldr	r1, [pc, #296]	@ (8001ae4 <battery_persentage+0x344>)
 80019bc:	483d      	ldr	r0, [pc, #244]	@ (8001ab4 <battery_persentage+0x314>)
 80019be:	f005 fe27 	bl	8007610 <siprintf>
	      {
 80019c2:	e128      	b.n	8001c16 <battery_persentage+0x476>
//	         Serial.println("batt = 40%");
	      //   digitalWrite(a, LOW);
	      }else if(dcvin <= 12.06 && dcvin > 11.9)
 80019c4:	4b39      	ldr	r3, [pc, #228]	@ (8001aac <battery_persentage+0x30c>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7fe fde5 	bl	8000598 <__aeabi_f2d>
 80019ce:	a32c      	add	r3, pc, #176	@ (adr r3, 8001a80 <battery_persentage+0x2e0>)
 80019d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d4:	f7ff f8b4 	bl	8000b40 <__aeabi_dcmple>
 80019d8:	4603      	mov	r3, r0
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d01b      	beq.n	8001a16 <battery_persentage+0x276>
 80019de:	4b33      	ldr	r3, [pc, #204]	@ (8001aac <battery_persentage+0x30c>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7fe fdd8 	bl	8000598 <__aeabi_f2d>
 80019e8:	a327      	add	r3, pc, #156	@ (adr r3, 8001a88 <battery_persentage+0x2e8>)
 80019ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ee:	f7ff f8bb 	bl	8000b68 <__aeabi_dcmpgt>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d00e      	beq.n	8001a16 <battery_persentage+0x276>
	      {
	    	  lcd_puts(2, 9, (int8_t *)" ");
 80019f8:	4a30      	ldr	r2, [pc, #192]	@ (8001abc <battery_persentage+0x31c>)
 80019fa:	2109      	movs	r1, #9
 80019fc:	2002      	movs	r0, #2
 80019fe:	f7ff fbe5 	bl	80011cc <lcd_puts>
	    	  lcd_puts(2, 6, (int8_t *)"50%");
 8001a02:	4a39      	ldr	r2, [pc, #228]	@ (8001ae8 <battery_persentage+0x348>)
 8001a04:	2106      	movs	r1, #6
 8001a06:	2002      	movs	r0, #2
 8001a08:	f7ff fbe0 	bl	80011cc <lcd_puts>
	    	  sprintf(msg, "50% \r\n");
 8001a0c:	4937      	ldr	r1, [pc, #220]	@ (8001aec <battery_persentage+0x34c>)
 8001a0e:	4829      	ldr	r0, [pc, #164]	@ (8001ab4 <battery_persentage+0x314>)
 8001a10:	f005 fdfe 	bl	8007610 <siprintf>
	      {
 8001a14:	e0ff      	b.n	8001c16 <battery_persentage+0x476>
//	         Serial.println("batt = 50%");
	      //   digitalWrite(a, LOW);
	      }else if(dcvin <= 11.9 && dcvin > 11.75)
 8001a16:	4b25      	ldr	r3, [pc, #148]	@ (8001aac <battery_persentage+0x30c>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7fe fdbc 	bl	8000598 <__aeabi_f2d>
 8001a20:	a319      	add	r3, pc, #100	@ (adr r3, 8001a88 <battery_persentage+0x2e8>)
 8001a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a26:	f7ff f88b 	bl	8000b40 <__aeabi_dcmple>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d065      	beq.n	8001afc <battery_persentage+0x35c>
 8001a30:	4b1e      	ldr	r3, [pc, #120]	@ (8001aac <battery_persentage+0x30c>)
 8001a32:	edd3 7a00 	vldr	s15, [r3]
 8001a36:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8001af0 <battery_persentage+0x350>
 8001a3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a42:	dd5b      	ble.n	8001afc <battery_persentage+0x35c>
	      {
	    	  lcd_puts(2, 9, (int8_t *)" ");
 8001a44:	4a1d      	ldr	r2, [pc, #116]	@ (8001abc <battery_persentage+0x31c>)
 8001a46:	2109      	movs	r1, #9
 8001a48:	2002      	movs	r0, #2
 8001a4a:	f7ff fbbf 	bl	80011cc <lcd_puts>
	    	  lcd_puts(2, 6, (int8_t *)"40%");
 8001a4e:	4a29      	ldr	r2, [pc, #164]	@ (8001af4 <battery_persentage+0x354>)
 8001a50:	2106      	movs	r1, #6
 8001a52:	2002      	movs	r0, #2
 8001a54:	f7ff fbba 	bl	80011cc <lcd_puts>
	    	  sprintf(msg, "40% \r\n");
 8001a58:	4927      	ldr	r1, [pc, #156]	@ (8001af8 <battery_persentage+0x358>)
 8001a5a:	4816      	ldr	r0, [pc, #88]	@ (8001ab4 <battery_persentage+0x314>)
 8001a5c:	f005 fdd8 	bl	8007610 <siprintf>
	      {
 8001a60:	e0d9      	b.n	8001c16 <battery_persentage+0x476>
 8001a62:	bf00      	nop
 8001a64:	f3af 8000 	nop.w
 8001a68:	3d70a3d7 	.word	0x3d70a3d7
 8001a6c:	4028d70a 	.word	0x4028d70a
 8001a70:	0a3d70a4 	.word	0x0a3d70a4
 8001a74:	4028a3d7 	.word	0x4028a3d7
 8001a78:	66666666 	.word	0x66666666
 8001a7c:	40286666 	.word	0x40286666
 8001a80:	51eb851f 	.word	0x51eb851f
 8001a84:	40281eb8 	.word	0x40281eb8
 8001a88:	cccccccd 	.word	0xcccccccd
 8001a8c:	4027cccc 	.word	0x4027cccc
 8001a90:	20000244 	.word	0x20000244
 8001a94:	20000240 	.word	0x20000240
 8001a98:	40140000 	.word	0x40140000
 8001a9c:	40b00000 	.word	0x40b00000
 8001aa0:	20000238 	.word	0x20000238
 8001aa4:	20000008 	.word	0x20000008
 8001aa8:	20000004 	.word	0x20000004
 8001aac:	2000023c 	.word	0x2000023c
 8001ab0:	0800991c 	.word	0x0800991c
 8001ab4:	20000224 	.word	0x20000224
 8001ab8:	2000032c 	.word	0x2000032c
 8001abc:	08009930 	.word	0x08009930
 8001ac0:	08009934 	.word	0x08009934
 8001ac4:	0800993c 	.word	0x0800993c
 8001ac8:	08009944 	.word	0x08009944
 8001acc:	08009948 	.word	0x08009948
 8001ad0:	08009950 	.word	0x08009950
 8001ad4:	08009954 	.word	0x08009954
 8001ad8:	0800995c 	.word	0x0800995c
 8001adc:	08009960 	.word	0x08009960
 8001ae0:	08009968 	.word	0x08009968
 8001ae4:	0800996c 	.word	0x0800996c
 8001ae8:	08009974 	.word	0x08009974
 8001aec:	08009978 	.word	0x08009978
 8001af0:	413c0000 	.word	0x413c0000
 8001af4:	08009980 	.word	0x08009980
 8001af8:	08009984 	.word	0x08009984
//	         Serial.println("batt = 60%");
	      //   digitalWrite(a, LOW);
	      }else if(dcvin <= 11.75 && dcvin > 11.58)
 8001afc:	4b52      	ldr	r3, [pc, #328]	@ (8001c48 <battery_persentage+0x4a8>)
 8001afe:	edd3 7a00 	vldr	s15, [r3]
 8001b02:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001c4c <battery_persentage+0x4ac>
 8001b06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b0e:	d81b      	bhi.n	8001b48 <battery_persentage+0x3a8>
 8001b10:	4b4d      	ldr	r3, [pc, #308]	@ (8001c48 <battery_persentage+0x4a8>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7fe fd3f 	bl	8000598 <__aeabi_f2d>
 8001b1a:	a347      	add	r3, pc, #284	@ (adr r3, 8001c38 <battery_persentage+0x498>)
 8001b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b20:	f7ff f822 	bl	8000b68 <__aeabi_dcmpgt>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d00e      	beq.n	8001b48 <battery_persentage+0x3a8>
	      {
	    	  lcd_puts(2, 9, (int8_t *)" ");
 8001b2a:	4a49      	ldr	r2, [pc, #292]	@ (8001c50 <battery_persentage+0x4b0>)
 8001b2c:	2109      	movs	r1, #9
 8001b2e:	2002      	movs	r0, #2
 8001b30:	f7ff fb4c 	bl	80011cc <lcd_puts>
	    	  lcd_puts(2, 6, (int8_t *)"30%");
 8001b34:	4a47      	ldr	r2, [pc, #284]	@ (8001c54 <battery_persentage+0x4b4>)
 8001b36:	2106      	movs	r1, #6
 8001b38:	2002      	movs	r0, #2
 8001b3a:	f7ff fb47 	bl	80011cc <lcd_puts>
	    	  sprintf(msg, "30% \r\n");
 8001b3e:	4946      	ldr	r1, [pc, #280]	@ (8001c58 <battery_persentage+0x4b8>)
 8001b40:	4846      	ldr	r0, [pc, #280]	@ (8001c5c <battery_persentage+0x4bc>)
 8001b42:	f005 fd65 	bl	8007610 <siprintf>
	      {
 8001b46:	e066      	b.n	8001c16 <battery_persentage+0x476>
//	         Serial.println("batt = 70%");
	      //   digitalWrite(a, LOW);
	      }else if(dcvin <= 11.58 && dcvin > 11.31)
 8001b48:	4b3f      	ldr	r3, [pc, #252]	@ (8001c48 <battery_persentage+0x4a8>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7fe fd23 	bl	8000598 <__aeabi_f2d>
 8001b52:	a339      	add	r3, pc, #228	@ (adr r3, 8001c38 <battery_persentage+0x498>)
 8001b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b58:	f7fe fff2 	bl	8000b40 <__aeabi_dcmple>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d01b      	beq.n	8001b9a <battery_persentage+0x3fa>
 8001b62:	4b39      	ldr	r3, [pc, #228]	@ (8001c48 <battery_persentage+0x4a8>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7fe fd16 	bl	8000598 <__aeabi_f2d>
 8001b6c:	a334      	add	r3, pc, #208	@ (adr r3, 8001c40 <battery_persentage+0x4a0>)
 8001b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b72:	f7fe fff9 	bl	8000b68 <__aeabi_dcmpgt>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d00e      	beq.n	8001b9a <battery_persentage+0x3fa>
	      {
	    	  lcd_puts(2, 9, (int8_t *)" ");
 8001b7c:	4a34      	ldr	r2, [pc, #208]	@ (8001c50 <battery_persentage+0x4b0>)
 8001b7e:	2109      	movs	r1, #9
 8001b80:	2002      	movs	r0, #2
 8001b82:	f7ff fb23 	bl	80011cc <lcd_puts>
	    	  lcd_puts(2, 6, (int8_t *)"20%");
 8001b86:	4a36      	ldr	r2, [pc, #216]	@ (8001c60 <battery_persentage+0x4c0>)
 8001b88:	2106      	movs	r1, #6
 8001b8a:	2002      	movs	r0, #2
 8001b8c:	f7ff fb1e 	bl	80011cc <lcd_puts>
	    	  sprintf(msg, "20% \r\n");
 8001b90:	4934      	ldr	r1, [pc, #208]	@ (8001c64 <battery_persentage+0x4c4>)
 8001b92:	4832      	ldr	r0, [pc, #200]	@ (8001c5c <battery_persentage+0x4bc>)
 8001b94:	f005 fd3c 	bl	8007610 <siprintf>
	      {
 8001b98:	e03d      	b.n	8001c16 <battery_persentage+0x476>
//	         Serial.println("batt = 80%");
	      //   digitalWri,te(a, LOW);
	      }else if(dcvin <= 11.31 && dcvin > 10.75)
 8001b9a:	4b2b      	ldr	r3, [pc, #172]	@ (8001c48 <battery_persentage+0x4a8>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f7fe fcfa 	bl	8000598 <__aeabi_f2d>
 8001ba4:	a326      	add	r3, pc, #152	@ (adr r3, 8001c40 <battery_persentage+0x4a0>)
 8001ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001baa:	f7fe ffc9 	bl	8000b40 <__aeabi_dcmple>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d018      	beq.n	8001be6 <battery_persentage+0x446>
 8001bb4:	4b24      	ldr	r3, [pc, #144]	@ (8001c48 <battery_persentage+0x4a8>)
 8001bb6:	edd3 7a00 	vldr	s15, [r3]
 8001bba:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001c68 <battery_persentage+0x4c8>
 8001bbe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc6:	dd0e      	ble.n	8001be6 <battery_persentage+0x446>
	      {
	    	  lcd_puts(2, 9, (int8_t *)" ");
 8001bc8:	4a21      	ldr	r2, [pc, #132]	@ (8001c50 <battery_persentage+0x4b0>)
 8001bca:	2109      	movs	r1, #9
 8001bcc:	2002      	movs	r0, #2
 8001bce:	f7ff fafd 	bl	80011cc <lcd_puts>
	    	  lcd_puts(2, 6, (int8_t *)"10%");
 8001bd2:	4a26      	ldr	r2, [pc, #152]	@ (8001c6c <battery_persentage+0x4cc>)
 8001bd4:	2106      	movs	r1, #6
 8001bd6:	2002      	movs	r0, #2
 8001bd8:	f7ff faf8 	bl	80011cc <lcd_puts>
	    	  sprintf(msg, "10% \r\n");
 8001bdc:	4924      	ldr	r1, [pc, #144]	@ (8001c70 <battery_persentage+0x4d0>)
 8001bde:	481f      	ldr	r0, [pc, #124]	@ (8001c5c <battery_persentage+0x4bc>)
 8001be0:	f005 fd16 	bl	8007610 <siprintf>
	      {
 8001be4:	e017      	b.n	8001c16 <battery_persentage+0x476>
//	         Serial.println("batt = 90%");
	      //   digitalWrite(a, LOW);
	      }else if(dcvin <= 10.75 )
 8001be6:	4b18      	ldr	r3, [pc, #96]	@ (8001c48 <battery_persentage+0x4a8>)
 8001be8:	edd3 7a00 	vldr	s15, [r3]
 8001bec:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001c68 <battery_persentage+0x4c8>
 8001bf0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bf8:	d80d      	bhi.n	8001c16 <battery_persentage+0x476>
	      {
	    	  lcd_puts(2, 9, (int8_t *)" ");
 8001bfa:	4a15      	ldr	r2, [pc, #84]	@ (8001c50 <battery_persentage+0x4b0>)
 8001bfc:	2109      	movs	r1, #9
 8001bfe:	2002      	movs	r0, #2
 8001c00:	f7ff fae4 	bl	80011cc <lcd_puts>
	    	  lcd_puts(2, 6, (int8_t *)"00%");
 8001c04:	4a1b      	ldr	r2, [pc, #108]	@ (8001c74 <battery_persentage+0x4d4>)
 8001c06:	2106      	movs	r1, #6
 8001c08:	2002      	movs	r0, #2
 8001c0a:	f7ff fadf 	bl	80011cc <lcd_puts>
	    	  sprintf(msg, "00% \r\n");
 8001c0e:	491a      	ldr	r1, [pc, #104]	@ (8001c78 <battery_persentage+0x4d8>)
 8001c10:	4812      	ldr	r0, [pc, #72]	@ (8001c5c <battery_persentage+0x4bc>)
 8001c12:	f005 fcfd 	bl	8007610 <siprintf>
//	         Serial.println("batt = 100%");
	      //   digitalWrite(a, LOW);
	      }
	    HAL_UART_Transmit(&huart1, (uint16_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8001c16:	4811      	ldr	r0, [pc, #68]	@ (8001c5c <battery_persentage+0x4bc>)
 8001c18:	f7fe fb52 	bl	80002c0 <strlen>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	b29a      	uxth	r2, r3
 8001c20:	f04f 33ff 	mov.w	r3, #4294967295
 8001c24:	490d      	ldr	r1, [pc, #52]	@ (8001c5c <battery_persentage+0x4bc>)
 8001c26:	4815      	ldr	r0, [pc, #84]	@ (8001c7c <battery_persentage+0x4dc>)
 8001c28:	f004 f95c 	bl	8005ee4 <HAL_UART_Transmit>
  //		batt_persen =hh *5.001;
  //		  		  sprintf(msg, " DC volt =  %.2f\r\n", hh );
  //		  		HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), 300);
  //		  sprintf(buffer, "%02d", data_reg.intensity);
  //	     			  lcd_puts(0, 0, (int8_t *)msg);
   HAL_Delay(1000);
 8001c2c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c30:	f000 ff66 	bl	8002b00 <HAL_Delay>

}
 8001c34:	bf00      	nop
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	c28f5c29 	.word	0xc28f5c29
 8001c3c:	402728f5 	.word	0x402728f5
 8001c40:	51eb851f 	.word	0x51eb851f
 8001c44:	40269eb8 	.word	0x40269eb8
 8001c48:	2000023c 	.word	0x2000023c
 8001c4c:	413c0000 	.word	0x413c0000
 8001c50:	08009930 	.word	0x08009930
 8001c54:	0800998c 	.word	0x0800998c
 8001c58:	08009990 	.word	0x08009990
 8001c5c:	20000224 	.word	0x20000224
 8001c60:	08009998 	.word	0x08009998
 8001c64:	0800999c 	.word	0x0800999c
 8001c68:	412c0000 	.word	0x412c0000
 8001c6c:	080099a4 	.word	0x080099a4
 8001c70:	080099a8 	.word	0x080099a8
 8001c74:	080099b0 	.word	0x080099b0
 8001c78:	080099b4 	.word	0x080099b4
 8001c7c:	2000032c 	.word	0x2000032c

08001c80 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c84:	f000 fecb 	bl	8002a1e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c88:	f000 f9c8 	bl	800201c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c8c:	f000 fb44 	bl	8002318 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001c90:	f000 fa12 	bl	80020b8 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001c94:	f000 faf4 	bl	8002280 <MX_USART1_UART_Init>
  MX_RTC_Init();
 8001c98:	f000 fac6 	bl	8002228 <MX_RTC_Init>
  MX_I2C1_Init();
 8001c9c:	f000 fa84 	bl	80021a8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8001ca0:	f7ff f972 	bl	8000f88 <lcd_init>
  /***************---RTC START CODE---****************/
  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x2345)
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	48b4      	ldr	r0, [pc, #720]	@ (8001f78 <main+0x2f8>)
 8001ca8:	f004 f8b6 	bl	8005e18 <HAL_RTCEx_BKUPRead>
 8001cac:	4603      	mov	r3, r0
 8001cae:	f242 3245 	movw	r2, #9029	@ 0x2345
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d00a      	beq.n	8001ccc <main+0x4c>
  {
    set_time(17, 30, 2);
 8001cb6:	2202      	movs	r2, #2
 8001cb8:	211e      	movs	r1, #30
 8001cba:	2011      	movs	r0, #17
 8001cbc:	f7ff fcda 	bl	8001674 <set_time>
    set_date(24, 11, 21, 7);
 8001cc0:	2307      	movs	r3, #7
 8001cc2:	2215      	movs	r2, #21
 8001cc4:	210b      	movs	r1, #11
 8001cc6:	2018      	movs	r0, #24
 8001cc8:	f7ff fd02 	bl	80016d0 <set_date>

    /* USER CODE BEGIN 3 */

    /***************---RTC START CODE---****************/

    get_time_date(timeData, dateData);
 8001ccc:	49ab      	ldr	r1, [pc, #684]	@ (8001f7c <main+0x2fc>)
 8001cce:	48ac      	ldr	r0, [pc, #688]	@ (8001f80 <main+0x300>)
 8001cd0:	f7ff fd30 	bl	8001734 <get_time_date>
    //    HAL_UART_Transmit(&huart1, (const uint8_t *)dateData, strlen(dateData), HAL_MAX_DELAY);
    //    HAL_UART_Transmit(&huart1, (const uint8_t *)"\r\n", 2, HAL_MAX_DELAY);
    //    HAL_Delay(1000);
    /***************---RTC END CODE---****************/

    uart1_test_serial_data();
 8001cd4:	f7ff fcc6 	bl	8001664 <uart1_test_serial_data>
    initail_condition_off();
 8001cd8:	f7ff fcb2 	bl	8001640 <initail_condition_off>
    /***********************************Prg start*************************************/
    if (HAL_GPIO_ReadPin(sw1_on_off_GPIO_Port, sw1_on_off_Pin) == 1) // This is pin connected to pc7
 8001cdc:	2180      	movs	r1, #128	@ 0x80
 8001cde:	48a9      	ldr	r0, [pc, #676]	@ (8001f84 <main+0x304>)
 8001ce0:	f002 fc28 	bl	8004534 <HAL_GPIO_ReadPin>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d115      	bne.n	8001d16 <main+0x96>
    {
      lcd_clear();
 8001cea:	f7ff fabd 	bl	8001268 <lcd_clear>
      sw1_count++;
 8001cee:	4ba6      	ldr	r3, [pc, #664]	@ (8001f88 <main+0x308>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	b2da      	uxtb	r2, r3
 8001cf6:	4ba4      	ldr	r3, [pc, #656]	@ (8001f88 <main+0x308>)
 8001cf8:	701a      	strb	r2, [r3, #0]
      if (sw1_count == 2)
 8001cfa:	4ba3      	ldr	r3, [pc, #652]	@ (8001f88 <main+0x308>)
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d105      	bne.n	8001d0e <main+0x8e>
      {
        sw1_count = 0;
 8001d02:	4ba1      	ldr	r3, [pc, #644]	@ (8001f88 <main+0x308>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	701a      	strb	r2, [r3, #0]
        power = 0;
 8001d08:	4ba0      	ldr	r3, [pc, #640]	@ (8001f8c <main+0x30c>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	801a      	strh	r2, [r3, #0]
      }
      power = 0;
 8001d0e:	4b9f      	ldr	r3, [pc, #636]	@ (8001f8c <main+0x30c>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	801a      	strh	r2, [r3, #0]
 8001d14:	e097      	b.n	8001e46 <main+0x1c6>
      // HAL_Delay(300);
    }
    else if (HAL_GPIO_ReadPin(sw2_screen_status_GPIO_Port, sw2_screen_status_Pin) == 1) // This is pin connected to pc8
 8001d16:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d1a:	489a      	ldr	r0, [pc, #616]	@ (8001f84 <main+0x304>)
 8001d1c:	f002 fc0a 	bl	8004534 <HAL_GPIO_ReadPin>
 8001d20:	4603      	mov	r3, r0
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d115      	bne.n	8001d52 <main+0xd2>
    {
      lcd_clear();
 8001d26:	f7ff fa9f 	bl	8001268 <lcd_clear>

      sw2_count++;
 8001d2a:	4b99      	ldr	r3, [pc, #612]	@ (8001f90 <main+0x310>)
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	3301      	adds	r3, #1
 8001d30:	b2da      	uxtb	r2, r3
 8001d32:	4b97      	ldr	r3, [pc, #604]	@ (8001f90 <main+0x310>)
 8001d34:	701a      	strb	r2, [r3, #0]
      if (sw2_count == 2)
 8001d36:	4b96      	ldr	r3, [pc, #600]	@ (8001f90 <main+0x310>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d105      	bne.n	8001d4a <main+0xca>
      {
        sw2_count = 0;
 8001d3e:	4b94      	ldr	r3, [pc, #592]	@ (8001f90 <main+0x310>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	701a      	strb	r2, [r3, #0]
        power = 1;
 8001d44:	4b91      	ldr	r3, [pc, #580]	@ (8001f8c <main+0x30c>)
 8001d46:	2201      	movs	r2, #1
 8001d48:	801a      	strh	r2, [r3, #0]
      }
      power = 1;
 8001d4a:	4b90      	ldr	r3, [pc, #576]	@ (8001f8c <main+0x30c>)
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	801a      	strh	r2, [r3, #0]
 8001d50:	e079      	b.n	8001e46 <main+0x1c6>
      // HAL_Delay(300);
    }
    else if (HAL_GPIO_ReadPin(sw3_qc_GPIO_Port, sw3_qc_Pin) == 1) // This is pin connected to pc9
 8001d52:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d56:	488b      	ldr	r0, [pc, #556]	@ (8001f84 <main+0x304>)
 8001d58:	f002 fbec 	bl	8004534 <HAL_GPIO_ReadPin>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d115      	bne.n	8001d8e <main+0x10e>
    {
      lcd_clear();
 8001d62:	f7ff fa81 	bl	8001268 <lcd_clear>
      sw3_count++;
 8001d66:	4b8b      	ldr	r3, [pc, #556]	@ (8001f94 <main+0x314>)
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	4b89      	ldr	r3, [pc, #548]	@ (8001f94 <main+0x314>)
 8001d70:	701a      	strb	r2, [r3, #0]
      if (sw3_count == 2)
 8001d72:	4b88      	ldr	r3, [pc, #544]	@ (8001f94 <main+0x314>)
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	2b02      	cmp	r3, #2
 8001d78:	d105      	bne.n	8001d86 <main+0x106>
      {
        sw3_count = 0;
 8001d7a:	4b86      	ldr	r3, [pc, #536]	@ (8001f94 <main+0x314>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	701a      	strb	r2, [r3, #0]
        power = 2;
 8001d80:	4b82      	ldr	r3, [pc, #520]	@ (8001f8c <main+0x30c>)
 8001d82:	2202      	movs	r2, #2
 8001d84:	801a      	strh	r2, [r3, #0]
      }
      power = 2;
 8001d86:	4b81      	ldr	r3, [pc, #516]	@ (8001f8c <main+0x30c>)
 8001d88:	2202      	movs	r2, #2
 8001d8a:	801a      	strh	r2, [r3, #0]
 8001d8c:	e05b      	b.n	8001e46 <main+0x1c6>
      // HAL_Delay(300);
    }
    else if (HAL_GPIO_ReadPin(sw4_pd_GPIO_Port, sw4_pd_Pin) == 1) // This is pin connected to PA8
 8001d8e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d96:	f002 fbcd 	bl	8004534 <HAL_GPIO_ReadPin>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d115      	bne.n	8001dcc <main+0x14c>
    {
      lcd_clear();
 8001da0:	f7ff fa62 	bl	8001268 <lcd_clear>
      sw4_count++;
 8001da4:	4b7c      	ldr	r3, [pc, #496]	@ (8001f98 <main+0x318>)
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	3301      	adds	r3, #1
 8001daa:	b2da      	uxtb	r2, r3
 8001dac:	4b7a      	ldr	r3, [pc, #488]	@ (8001f98 <main+0x318>)
 8001dae:	701a      	strb	r2, [r3, #0]
      if (sw4_count == 2)
 8001db0:	4b79      	ldr	r3, [pc, #484]	@ (8001f98 <main+0x318>)
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	2b02      	cmp	r3, #2
 8001db6:	d105      	bne.n	8001dc4 <main+0x144>
      {
        sw4_count = 0;
 8001db8:	4b77      	ldr	r3, [pc, #476]	@ (8001f98 <main+0x318>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	701a      	strb	r2, [r3, #0]
        power = 3;
 8001dbe:	4b73      	ldr	r3, [pc, #460]	@ (8001f8c <main+0x30c>)
 8001dc0:	2203      	movs	r2, #3
 8001dc2:	801a      	strh	r2, [r3, #0]
      }
      power = 3;
 8001dc4:	4b71      	ldr	r3, [pc, #452]	@ (8001f8c <main+0x30c>)
 8001dc6:	2203      	movs	r2, #3
 8001dc8:	801a      	strh	r2, [r3, #0]
 8001dca:	e03c      	b.n	8001e46 <main+0x1c6>
      // HAL_Delay(300);
    }
    else if (HAL_GPIO_ReadPin(sw5_9v_GPIO_Port, sw5_9v_Pin) == 1) // This is pin connected to PA9
 8001dcc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001dd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dd4:	f002 fbae 	bl	8004534 <HAL_GPIO_ReadPin>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b01      	cmp	r3, #1
 8001ddc:	d115      	bne.n	8001e0a <main+0x18a>
    {
      lcd_clear();
 8001dde:	f7ff fa43 	bl	8001268 <lcd_clear>
      sw5_count++;
 8001de2:	4b6e      	ldr	r3, [pc, #440]	@ (8001f9c <main+0x31c>)
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	3301      	adds	r3, #1
 8001de8:	b2da      	uxtb	r2, r3
 8001dea:	4b6c      	ldr	r3, [pc, #432]	@ (8001f9c <main+0x31c>)
 8001dec:	701a      	strb	r2, [r3, #0]
      if (sw5_count == 2)
 8001dee:	4b6b      	ldr	r3, [pc, #428]	@ (8001f9c <main+0x31c>)
 8001df0:	781b      	ldrb	r3, [r3, #0]
 8001df2:	2b02      	cmp	r3, #2
 8001df4:	d105      	bne.n	8001e02 <main+0x182>
      {
        sw5_count = 0;
 8001df6:	4b69      	ldr	r3, [pc, #420]	@ (8001f9c <main+0x31c>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	701a      	strb	r2, [r3, #0]
        power = 4;
 8001dfc:	4b63      	ldr	r3, [pc, #396]	@ (8001f8c <main+0x30c>)
 8001dfe:	2204      	movs	r2, #4
 8001e00:	801a      	strh	r2, [r3, #0]
      }
      power = 4;
 8001e02:	4b62      	ldr	r3, [pc, #392]	@ (8001f8c <main+0x30c>)
 8001e04:	2204      	movs	r2, #4
 8001e06:	801a      	strh	r2, [r3, #0]
 8001e08:	e01d      	b.n	8001e46 <main+0x1c6>
      // HAL_Delay(300);
    }
    else if (HAL_GPIO_ReadPin(sw6_12v_GPIO_Port, sw6_12v_Pin) == 1) // This is pin connected to PA10
 8001e0a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001e0e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e12:	f002 fb8f 	bl	8004534 <HAL_GPIO_ReadPin>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d114      	bne.n	8001e46 <main+0x1c6>
    {
      lcd_clear();
 8001e1c:	f7ff fa24 	bl	8001268 <lcd_clear>
      sw6_count++;
 8001e20:	4b5f      	ldr	r3, [pc, #380]	@ (8001fa0 <main+0x320>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	3301      	adds	r3, #1
 8001e26:	b2da      	uxtb	r2, r3
 8001e28:	4b5d      	ldr	r3, [pc, #372]	@ (8001fa0 <main+0x320>)
 8001e2a:	701a      	strb	r2, [r3, #0]
      if (sw6_count == 2)
 8001e2c:	4b5c      	ldr	r3, [pc, #368]	@ (8001fa0 <main+0x320>)
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	2b02      	cmp	r3, #2
 8001e32:	d105      	bne.n	8001e40 <main+0x1c0>
      {
        sw6_count = 0;
 8001e34:	4b5a      	ldr	r3, [pc, #360]	@ (8001fa0 <main+0x320>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	701a      	strb	r2, [r3, #0]
        power = 5;
 8001e3a:	4b54      	ldr	r3, [pc, #336]	@ (8001f8c <main+0x30c>)
 8001e3c:	2205      	movs	r2, #5
 8001e3e:	801a      	strh	r2, [r3, #0]
      }
      power = 5;
 8001e40:	4b52      	ldr	r3, [pc, #328]	@ (8001f8c <main+0x30c>)
 8001e42:	2205      	movs	r2, #5
 8001e44:	801a      	strh	r2, [r3, #0]
    //      }
    //      power = 6;
    // HAL_Delay(300);
    //    }

    switch (pos)
 8001e46:	4b51      	ldr	r3, [pc, #324]	@ (8001f8c <main+0x30c>)
 8001e48:	881b      	ldrh	r3, [r3, #0]
 8001e4a:	2b06      	cmp	r3, #6
 8001e4c:	f200 80e0 	bhi.w	8002010 <main+0x390>
 8001e50:	a201      	add	r2, pc, #4	@ (adr r2, 8001e58 <main+0x1d8>)
 8001e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e56:	bf00      	nop
 8001e58:	08001e75 	.word	0x08001e75
 8001e5c:	08001e99 	.word	0x08001e99
 8001e60:	08001eb1 	.word	0x08001eb1
 8001e64:	08001edf 	.word	0x08001edf
 8001e68:	08001f2b 	.word	0x08001f2b
 8001e6c:	08001fad 	.word	0x08001fad
 8001e70:	08001ff7 	.word	0x08001ff7
    {
    case standby:
      /* code */
    	 battery_persentage();
 8001e74:	f7ff fc94 	bl	80017a0 <battery_persentage>
      standby_data();
 8001e78:	f7ff fa70 	bl	800135c <standby_data>
      get_time_date(timeData, dateData);
 8001e7c:	493f      	ldr	r1, [pc, #252]	@ (8001f7c <main+0x2fc>)
 8001e7e:	4840      	ldr	r0, [pc, #256]	@ (8001f80 <main+0x300>)
 8001e80:	f7ff fc58 	bl	8001734 <get_time_date>
      HAL_GPIO_WritePin(on_off_led1_GPIO_Port, on_off_led1_Pin, GPIO_PIN_SET);
 8001e84:	2201      	movs	r2, #1
 8001e86:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001e8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e8e:	f002 fb69 	bl	8004564 <HAL_GPIO_WritePin>
      // lcd_clear();
      default_lcd_print_page1();
 8001e92:	f7ff fa07 	bl	80012a4 <default_lcd_print_page1>
      // HAL_Delay(100);

      break;
 8001e96:	e0bc      	b.n	8002012 <main+0x392>
    case scrn_status:
      /* code */

      HAL_GPIO_WritePin(sreen_status_led2_GPIO_Port, sreen_status_led2_Pin, GPIO_PIN_SET);
 8001e98:	2201      	movs	r2, #1
 8001e9a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001e9e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ea2:	f002 fb5f 	bl	8004564 <HAL_GPIO_WritePin>

      default_lcd_print_page2();
 8001ea6:	f7ff fa09 	bl	80012bc <default_lcd_print_page2>
      screen_status_data();
 8001eaa:	f7ff fa9f 	bl	80013ec <screen_status_data>
      break;
 8001eae:	e0b0      	b.n	8002012 <main+0x392>
    case qc:
      /* code */
      lcd_puts(0, 11, (int8_t *)">");
 8001eb0:	4a3c      	ldr	r2, [pc, #240]	@ (8001fa4 <main+0x324>)
 8001eb2:	210b      	movs	r1, #11
 8001eb4:	2000      	movs	r0, #0
 8001eb6:	f7ff f989 	bl	80011cc <lcd_puts>
      lcd_puts(1, 11, (int8_t *)" ");
 8001eba:	4a3b      	ldr	r2, [pc, #236]	@ (8001fa8 <main+0x328>)
 8001ebc:	210b      	movs	r1, #11
 8001ebe:	2001      	movs	r0, #1
 8001ec0:	f7ff f984 	bl	80011cc <lcd_puts>
      default_lcd_print_page3();
 8001ec4:	f7ff fa22 	bl	800130c <default_lcd_print_page3>
      Qc_data();
 8001ec8:	f7ff fac6 	bl	8001458 <Qc_data>
      pd_data();
 8001ecc:	f7ff faf8 	bl	80014c0 <pd_data>
      dc9v_data();
 8001ed0:	f7ff fb2a 	bl	8001528 <dc9v_data>
      dc12v_data();
 8001ed4:	f7ff fb5c 	bl	8001590 <dc12v_data>
      AC_data();
 8001ed8:	f7ff fb8c 	bl	80015f4 <AC_data>
      //    lcd_puts(1, 9, (int8_t *)"OFF");

      break;
 8001edc:	e099      	b.n	8002012 <main+0x392>
    case pd:
      /* code */
      lcd_puts(0, 0, (int8_t *)" ");
 8001ede:	4a32      	ldr	r2, [pc, #200]	@ (8001fa8 <main+0x328>)
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	2000      	movs	r0, #0
 8001ee4:	f7ff f972 	bl	80011cc <lcd_puts>
      lcd_puts(1, 0, (int8_t *)" ");
 8001ee8:	4a2f      	ldr	r2, [pc, #188]	@ (8001fa8 <main+0x328>)
 8001eea:	2100      	movs	r1, #0
 8001eec:	2001      	movs	r0, #1
 8001eee:	f7ff f96d 	bl	80011cc <lcd_puts>
      lcd_puts(2, 0, (int8_t *)" ");
 8001ef2:	4a2d      	ldr	r2, [pc, #180]	@ (8001fa8 <main+0x328>)
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	2002      	movs	r0, #2
 8001ef8:	f7ff f968 	bl	80011cc <lcd_puts>
      lcd_puts(0, 11, (int8_t *)" ");
 8001efc:	4a2a      	ldr	r2, [pc, #168]	@ (8001fa8 <main+0x328>)
 8001efe:	210b      	movs	r1, #11
 8001f00:	2000      	movs	r0, #0
 8001f02:	f7ff f963 	bl	80011cc <lcd_puts>
      lcd_puts(1, 11, (int8_t *)">");
 8001f06:	4a27      	ldr	r2, [pc, #156]	@ (8001fa4 <main+0x324>)
 8001f08:	210b      	movs	r1, #11
 8001f0a:	2001      	movs	r0, #1
 8001f0c:	f7ff f95e 	bl	80011cc <lcd_puts>
      default_lcd_print_page3();
 8001f10:	f7ff f9fc 	bl	800130c <default_lcd_print_page3>
      pd_data();
 8001f14:	f7ff fad4 	bl	80014c0 <pd_data>
      Qc_data();
 8001f18:	f7ff fa9e 	bl	8001458 <Qc_data>
      dc9v_data();
 8001f1c:	f7ff fb04 	bl	8001528 <dc9v_data>
      dc12v_data();
 8001f20:	f7ff fb36 	bl	8001590 <dc12v_data>
      AC_data();
 8001f24:	f7ff fb66 	bl	80015f4 <AC_data>

      break;
 8001f28:	e073      	b.n	8002012 <main+0x392>
    case dc_9v:
      /* code */
      lcd_puts(0, 0, (int8_t *)">");
 8001f2a:	4a1e      	ldr	r2, [pc, #120]	@ (8001fa4 <main+0x324>)
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	2000      	movs	r0, #0
 8001f30:	f7ff f94c 	bl	80011cc <lcd_puts>
      lcd_puts(1, 0, (int8_t *)" ");
 8001f34:	4a1c      	ldr	r2, [pc, #112]	@ (8001fa8 <main+0x328>)
 8001f36:	2100      	movs	r1, #0
 8001f38:	2001      	movs	r0, #1
 8001f3a:	f7ff f947 	bl	80011cc <lcd_puts>
      lcd_puts(2, 0, (int8_t *)" ");
 8001f3e:	4a1a      	ldr	r2, [pc, #104]	@ (8001fa8 <main+0x328>)
 8001f40:	2100      	movs	r1, #0
 8001f42:	2002      	movs	r0, #2
 8001f44:	f7ff f942 	bl	80011cc <lcd_puts>
      lcd_puts(0, 11, (int8_t *)" ");
 8001f48:	4a17      	ldr	r2, [pc, #92]	@ (8001fa8 <main+0x328>)
 8001f4a:	210b      	movs	r1, #11
 8001f4c:	2000      	movs	r0, #0
 8001f4e:	f7ff f93d 	bl	80011cc <lcd_puts>
      lcd_puts(1, 11, (int8_t *)" ");
 8001f52:	4a15      	ldr	r2, [pc, #84]	@ (8001fa8 <main+0x328>)
 8001f54:	210b      	movs	r1, #11
 8001f56:	2001      	movs	r0, #1
 8001f58:	f7ff f938 	bl	80011cc <lcd_puts>
      default_lcd_print_page3();
 8001f5c:	f7ff f9d6 	bl	800130c <default_lcd_print_page3>
      dc9v_data();
 8001f60:	f7ff fae2 	bl	8001528 <dc9v_data>
      dc12v_data();
 8001f64:	f7ff fb14 	bl	8001590 <dc12v_data>
      pd_data();
 8001f68:	f7ff faaa 	bl	80014c0 <pd_data>
      Qc_data();
 8001f6c:	f7ff fa74 	bl	8001458 <Qc_data>
      AC_data();
 8001f70:	f7ff fb40 	bl	80015f4 <AC_data>
      break;
 8001f74:	e04d      	b.n	8002012 <main+0x392>
 8001f76:	bf00      	nop
 8001f78:	20000304 	.word	0x20000304
 8001f7c:	2000020c 	.word	0x2000020c
 8001f80:	200001fc 	.word	0x200001fc
 8001f84:	48000800 	.word	0x48000800
 8001f88:	20000000 	.word	0x20000000
 8001f8c:	2000021c 	.word	0x2000021c
 8001f90:	2000021e 	.word	0x2000021e
 8001f94:	2000021f 	.word	0x2000021f
 8001f98:	20000220 	.word	0x20000220
 8001f9c:	20000221 	.word	0x20000221
 8001fa0:	20000222 	.word	0x20000222
 8001fa4:	080099bc 	.word	0x080099bc
 8001fa8:	08009930 	.word	0x08009930
    case dc_12v:
      lcd_puts(0, 0, (int8_t *)" ");
 8001fac:	4a19      	ldr	r2, [pc, #100]	@ (8002014 <main+0x394>)
 8001fae:	2100      	movs	r1, #0
 8001fb0:	2000      	movs	r0, #0
 8001fb2:	f7ff f90b 	bl	80011cc <lcd_puts>
      lcd_puts(1, 0, (int8_t *)">");
 8001fb6:	4a18      	ldr	r2, [pc, #96]	@ (8002018 <main+0x398>)
 8001fb8:	2100      	movs	r1, #0
 8001fba:	2001      	movs	r0, #1
 8001fbc:	f7ff f906 	bl	80011cc <lcd_puts>
      lcd_puts(2, 0, (int8_t *)" ");
 8001fc0:	4a14      	ldr	r2, [pc, #80]	@ (8002014 <main+0x394>)
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	2002      	movs	r0, #2
 8001fc6:	f7ff f901 	bl	80011cc <lcd_puts>
      lcd_puts(0, 11, (int8_t *)" ");
 8001fca:	4a12      	ldr	r2, [pc, #72]	@ (8002014 <main+0x394>)
 8001fcc:	210b      	movs	r1, #11
 8001fce:	2000      	movs	r0, #0
 8001fd0:	f7ff f8fc 	bl	80011cc <lcd_puts>
      lcd_puts(1, 11, (int8_t *)" ");
 8001fd4:	4a0f      	ldr	r2, [pc, #60]	@ (8002014 <main+0x394>)
 8001fd6:	210b      	movs	r1, #11
 8001fd8:	2001      	movs	r0, #1
 8001fda:	f7ff f8f7 	bl	80011cc <lcd_puts>
      default_lcd_print_page3();
 8001fde:	f7ff f995 	bl	800130c <default_lcd_print_page3>
      dc9v_data();
 8001fe2:	f7ff faa1 	bl	8001528 <dc9v_data>
      dc12v_data();
 8001fe6:	f7ff fad3 	bl	8001590 <dc12v_data>
      pd_data();
 8001fea:	f7ff fa69 	bl	80014c0 <pd_data>
      Qc_data();
 8001fee:	f7ff fa33 	bl	8001458 <Qc_data>
      AC_data();
 8001ff2:	f7ff faff 	bl	80015f4 <AC_data>
      //    	lcd_puts(0, 0, (int8_t *)" ");
      //    	    	lcd_puts(1, 0, (int8_t *)" ");
      //    	    	lcd_puts(2, 0, (int8_t *)">");
      //    	    	lcd_puts(0, 11, (int8_t *)" ");
      //    	    	lcd_puts(1, 11, (int8_t *)" ");
      default_lcd_print_page3();
 8001ff6:	f7ff f989 	bl	800130c <default_lcd_print_page3>
      dc9v_data();
 8001ffa:	f7ff fa95 	bl	8001528 <dc9v_data>
      dc12v_data();
 8001ffe:	f7ff fac7 	bl	8001590 <dc12v_data>
      pd_data();
 8002002:	f7ff fa5d 	bl	80014c0 <pd_data>
      Qc_data();
 8002006:	f7ff fa27 	bl	8001458 <Qc_data>
      AC_data();
 800200a:	f7ff faf3 	bl	80015f4 <AC_data>
      /* code */
      break;
 800200e:	e000      	b.n	8002012 <main+0x392>

    default:
      break;
 8002010:	bf00      	nop
    get_time_date(timeData, dateData);
 8002012:	e65b      	b.n	8001ccc <main+0x4c>
 8002014:	08009930 	.word	0x08009930
 8002018:	080099bc 	.word	0x080099bc

0800201c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b094      	sub	sp, #80	@ 0x50
 8002020:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002022:	f107 0318 	add.w	r3, r7, #24
 8002026:	2238      	movs	r2, #56	@ 0x38
 8002028:	2100      	movs	r1, #0
 800202a:	4618      	mov	r0, r3
 800202c:	f005 fb53 	bl	80076d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002030:	1d3b      	adds	r3, r7, #4
 8002032:	2200      	movs	r2, #0
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	605a      	str	r2, [r3, #4]
 8002038:	609a      	str	r2, [r3, #8]
 800203a:	60da      	str	r2, [r3, #12]
 800203c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800203e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8002042:	f002 fbd9 	bl	80047f8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSI;
 8002046:	230a      	movs	r3, #10
 8002048:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800204a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800204e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002050:	2340      	movs	r3, #64	@ 0x40
 8002052:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002054:	2301      	movs	r3, #1
 8002056:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002058:	2302      	movs	r3, #2
 800205a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800205c:	2302      	movs	r3, #2
 800205e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002060:	2301      	movs	r3, #1
 8002062:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 8;
 8002064:	2308      	movs	r3, #8
 8002066:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002068:	2302      	movs	r3, #2
 800206a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800206c:	2302      	movs	r3, #2
 800206e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002070:	2302      	movs	r3, #2
 8002072:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002074:	f107 0318 	add.w	r3, r7, #24
 8002078:	4618      	mov	r0, r3
 800207a:	f002 fc71 	bl	8004960 <HAL_RCC_OscConfig>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8002084:	f000 fa10 	bl	80024a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002088:	230f      	movs	r3, #15
 800208a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800208c:	2303      	movs	r3, #3
 800208e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002090:	2300      	movs	r3, #0
 8002092:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002094:	2300      	movs	r3, #0
 8002096:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002098:	2300      	movs	r3, #0
 800209a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800209c:	1d3b      	adds	r3, r7, #4
 800209e:	2102      	movs	r1, #2
 80020a0:	4618      	mov	r0, r3
 80020a2:	f002 ff6f 	bl	8004f84 <HAL_RCC_ClockConfig>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d001      	beq.n	80020b0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80020ac:	f000 f9fc 	bl	80024a8 <Error_Handler>
  }
}
 80020b0:	bf00      	nop
 80020b2:	3750      	adds	r7, #80	@ 0x50
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b08c      	sub	sp, #48	@ 0x30
 80020bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80020be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020c2:	2200      	movs	r2, #0
 80020c4:	601a      	str	r2, [r3, #0]
 80020c6:	605a      	str	r2, [r3, #4]
 80020c8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80020ca:	1d3b      	adds	r3, r7, #4
 80020cc:	2220      	movs	r2, #32
 80020ce:	2100      	movs	r1, #0
 80020d0:	4618      	mov	r0, r3
 80020d2:	f005 fb00 	bl	80076d6 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
   */
  hadc1.Instance = ADC1;
 80020d6:	4b32      	ldr	r3, [pc, #200]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 80020d8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80020dc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80020de:	4b30      	ldr	r3, [pc, #192]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 80020e0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80020e4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80020e6:	4b2e      	ldr	r3, [pc, #184]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80020ec:	4b2c      	ldr	r3, [pc, #176]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80020f2:	4b2b      	ldr	r3, [pc, #172]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80020f8:	4b29      	ldr	r3, [pc, #164]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 80020fa:	2200      	movs	r2, #0
 80020fc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80020fe:	4b28      	ldr	r3, [pc, #160]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 8002100:	2204      	movs	r2, #4
 8002102:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002104:	4b26      	ldr	r3, [pc, #152]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 8002106:	2200      	movs	r2, #0
 8002108:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800210a:	4b25      	ldr	r3, [pc, #148]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 800210c:	2200      	movs	r2, #0
 800210e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8002110:	4b23      	ldr	r3, [pc, #140]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 8002112:	2201      	movs	r2, #1
 8002114:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002116:	4b22      	ldr	r3, [pc, #136]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 8002118:	2200      	movs	r2, #0
 800211a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800211e:	4b20      	ldr	r3, [pc, #128]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 8002120:	2200      	movs	r2, #0
 8002122:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002124:	4b1e      	ldr	r3, [pc, #120]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 8002126:	2200      	movs	r2, #0
 8002128:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800212a:	4b1d      	ldr	r3, [pc, #116]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 800212c:	2200      	movs	r2, #0
 800212e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002132:	4b1b      	ldr	r3, [pc, #108]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 8002134:	2200      	movs	r2, #0
 8002136:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002138:	4b19      	ldr	r3, [pc, #100]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 800213a:	2200      	movs	r2, #0
 800213c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002140:	4817      	ldr	r0, [pc, #92]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 8002142:	f000 ff2b 	bl	8002f9c <HAL_ADC_Init>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800214c:	f000 f9ac 	bl	80024a8 <Error_Handler>
  }

  /** Configure the ADC multi-mode
   */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002150:	2300      	movs	r3, #0
 8002152:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002154:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002158:	4619      	mov	r1, r3
 800215a:	4811      	ldr	r0, [pc, #68]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 800215c:	f001 fee0 	bl	8003f20 <HAL_ADCEx_MultiModeConfigChannel>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002166:	f000 f99f 	bl	80024a8 <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_1;
 800216a:	4b0e      	ldr	r3, [pc, #56]	@ (80021a4 <MX_ADC1_Init+0xec>)
 800216c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800216e:	2306      	movs	r3, #6
 8002170:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002172:	2300      	movs	r3, #0
 8002174:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002176:	237f      	movs	r3, #127	@ 0x7f
 8002178:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800217a:	2304      	movs	r3, #4
 800217c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800217e:	2300      	movs	r3, #0
 8002180:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002182:	1d3b      	adds	r3, r7, #4
 8002184:	4619      	mov	r1, r3
 8002186:	4806      	ldr	r0, [pc, #24]	@ (80021a0 <MX_ADC1_Init+0xe8>)
 8002188:	f001 fa2e 	bl	80035e8 <HAL_ADC_ConfigChannel>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8002192:	f000 f989 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8002196:	bf00      	nop
 8002198:	3730      	adds	r7, #48	@ 0x30
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	20000244 	.word	0x20000244
 80021a4:	04300002 	.word	0x04300002

080021a8 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80021ac:	4b1b      	ldr	r3, [pc, #108]	@ (800221c <MX_I2C1_Init+0x74>)
 80021ae:	4a1c      	ldr	r2, [pc, #112]	@ (8002220 <MX_I2C1_Init+0x78>)
 80021b0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 80021b2:	4b1a      	ldr	r3, [pc, #104]	@ (800221c <MX_I2C1_Init+0x74>)
 80021b4:	4a1b      	ldr	r2, [pc, #108]	@ (8002224 <MX_I2C1_Init+0x7c>)
 80021b6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80021b8:	4b18      	ldr	r3, [pc, #96]	@ (800221c <MX_I2C1_Init+0x74>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021be:	4b17      	ldr	r3, [pc, #92]	@ (800221c <MX_I2C1_Init+0x74>)
 80021c0:	2201      	movs	r2, #1
 80021c2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80021c4:	4b15      	ldr	r3, [pc, #84]	@ (800221c <MX_I2C1_Init+0x74>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80021ca:	4b14      	ldr	r3, [pc, #80]	@ (800221c <MX_I2C1_Init+0x74>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80021d0:	4b12      	ldr	r3, [pc, #72]	@ (800221c <MX_I2C1_Init+0x74>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021d6:	4b11      	ldr	r3, [pc, #68]	@ (800221c <MX_I2C1_Init+0x74>)
 80021d8:	2200      	movs	r2, #0
 80021da:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021dc:	4b0f      	ldr	r3, [pc, #60]	@ (800221c <MX_I2C1_Init+0x74>)
 80021de:	2200      	movs	r2, #0
 80021e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021e2:	480e      	ldr	r0, [pc, #56]	@ (800221c <MX_I2C1_Init+0x74>)
 80021e4:	f002 f9d6 	bl	8004594 <HAL_I2C_Init>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80021ee:	f000 f95b 	bl	80024a8 <Error_Handler>
  }

  /** Configure Analogue filter
   */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80021f2:	2100      	movs	r1, #0
 80021f4:	4809      	ldr	r0, [pc, #36]	@ (800221c <MX_I2C1_Init+0x74>)
 80021f6:	f002 fa68 	bl	80046ca <HAL_I2CEx_ConfigAnalogFilter>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d001      	beq.n	8002204 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002200:	f000 f952 	bl	80024a8 <Error_Handler>
  }

  /** Configure Digital filter
   */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002204:	2100      	movs	r1, #0
 8002206:	4805      	ldr	r0, [pc, #20]	@ (800221c <MX_I2C1_Init+0x74>)
 8002208:	f002 faaa 	bl	8004760 <HAL_I2CEx_ConfigDigitalFilter>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002212:	f000 f949 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */
}
 8002216:	bf00      	nop
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	200002b0 	.word	0x200002b0
 8002220:	40005400 	.word	0x40005400
 8002224:	10b17db5 	.word	0x10b17db5

08002228 <MX_RTC_Init>:
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
   */
  hrtc.Instance = RTC;
 800222c:	4b12      	ldr	r3, [pc, #72]	@ (8002278 <MX_RTC_Init+0x50>)
 800222e:	4a13      	ldr	r2, [pc, #76]	@ (800227c <MX_RTC_Init+0x54>)
 8002230:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002232:	4b11      	ldr	r3, [pc, #68]	@ (8002278 <MX_RTC_Init+0x50>)
 8002234:	2200      	movs	r2, #0
 8002236:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002238:	4b0f      	ldr	r3, [pc, #60]	@ (8002278 <MX_RTC_Init+0x50>)
 800223a:	227f      	movs	r2, #127	@ 0x7f
 800223c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800223e:	4b0e      	ldr	r3, [pc, #56]	@ (8002278 <MX_RTC_Init+0x50>)
 8002240:	22ff      	movs	r2, #255	@ 0xff
 8002242:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002244:	4b0c      	ldr	r3, [pc, #48]	@ (8002278 <MX_RTC_Init+0x50>)
 8002246:	2200      	movs	r2, #0
 8002248:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800224a:	4b0b      	ldr	r3, [pc, #44]	@ (8002278 <MX_RTC_Init+0x50>)
 800224c:	2200      	movs	r2, #0
 800224e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002250:	4b09      	ldr	r3, [pc, #36]	@ (8002278 <MX_RTC_Init+0x50>)
 8002252:	2200      	movs	r2, #0
 8002254:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002256:	4b08      	ldr	r3, [pc, #32]	@ (8002278 <MX_RTC_Init+0x50>)
 8002258:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800225c:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800225e:	4b06      	ldr	r3, [pc, #24]	@ (8002278 <MX_RTC_Init+0x50>)
 8002260:	2200      	movs	r2, #0
 8002262:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002264:	4804      	ldr	r0, [pc, #16]	@ (8002278 <MX_RTC_Init+0x50>)
 8002266:	f003 fa99 	bl	800579c <HAL_RTC_Init>
 800226a:	4603      	mov	r3, r0
 800226c:	2b00      	cmp	r3, #0
 800226e:	d001      	beq.n	8002274 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 8002270:	f000 f91a 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */
}
 8002274:	bf00      	nop
 8002276:	bd80      	pop	{r7, pc}
 8002278:	20000304 	.word	0x20000304
 800227c:	40002800 	.word	0x40002800

08002280 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002284:	4b22      	ldr	r3, [pc, #136]	@ (8002310 <MX_USART1_UART_Init+0x90>)
 8002286:	4a23      	ldr	r2, [pc, #140]	@ (8002314 <MX_USART1_UART_Init+0x94>)
 8002288:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800228a:	4b21      	ldr	r3, [pc, #132]	@ (8002310 <MX_USART1_UART_Init+0x90>)
 800228c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002290:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002292:	4b1f      	ldr	r3, [pc, #124]	@ (8002310 <MX_USART1_UART_Init+0x90>)
 8002294:	2200      	movs	r2, #0
 8002296:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002298:	4b1d      	ldr	r3, [pc, #116]	@ (8002310 <MX_USART1_UART_Init+0x90>)
 800229a:	2200      	movs	r2, #0
 800229c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800229e:	4b1c      	ldr	r3, [pc, #112]	@ (8002310 <MX_USART1_UART_Init+0x90>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80022a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002310 <MX_USART1_UART_Init+0x90>)
 80022a6:	220c      	movs	r2, #12
 80022a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022aa:	4b19      	ldr	r3, [pc, #100]	@ (8002310 <MX_USART1_UART_Init+0x90>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80022b0:	4b17      	ldr	r3, [pc, #92]	@ (8002310 <MX_USART1_UART_Init+0x90>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80022b6:	4b16      	ldr	r3, [pc, #88]	@ (8002310 <MX_USART1_UART_Init+0x90>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80022bc:	4b14      	ldr	r3, [pc, #80]	@ (8002310 <MX_USART1_UART_Init+0x90>)
 80022be:	2200      	movs	r2, #0
 80022c0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80022c2:	4b13      	ldr	r3, [pc, #76]	@ (8002310 <MX_USART1_UART_Init+0x90>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80022c8:	4811      	ldr	r0, [pc, #68]	@ (8002310 <MX_USART1_UART_Init+0x90>)
 80022ca:	f003 fdbb 	bl	8005e44 <HAL_UART_Init>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80022d4:	f000 f8e8 	bl	80024a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022d8:	2100      	movs	r1, #0
 80022da:	480d      	ldr	r0, [pc, #52]	@ (8002310 <MX_USART1_UART_Init+0x90>)
 80022dc:	f004 fbb4 	bl	8006a48 <HAL_UARTEx_SetTxFifoThreshold>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80022e6:	f000 f8df 	bl	80024a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80022ea:	2100      	movs	r1, #0
 80022ec:	4808      	ldr	r0, [pc, #32]	@ (8002310 <MX_USART1_UART_Init+0x90>)
 80022ee:	f004 fbe9 	bl	8006ac4 <HAL_UARTEx_SetRxFifoThreshold>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d001      	beq.n	80022fc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80022f8:	f000 f8d6 	bl	80024a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80022fc:	4804      	ldr	r0, [pc, #16]	@ (8002310 <MX_USART1_UART_Init+0x90>)
 80022fe:	f004 fb6a 	bl	80069d6 <HAL_UARTEx_DisableFifoMode>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002308:	f000 f8ce 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */
}
 800230c:	bf00      	nop
 800230e:	bd80      	pop	{r7, pc}
 8002310:	2000032c 	.word	0x2000032c
 8002314:	40013800 	.word	0x40013800

08002318 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b08a      	sub	sp, #40	@ 0x28
 800231c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800231e:	f107 0314 	add.w	r3, r7, #20
 8002322:	2200      	movs	r2, #0
 8002324:	601a      	str	r2, [r3, #0]
 8002326:	605a      	str	r2, [r3, #4]
 8002328:	609a      	str	r2, [r3, #8]
 800232a:	60da      	str	r2, [r3, #12]
 800232c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800232e:	4b5a      	ldr	r3, [pc, #360]	@ (8002498 <MX_GPIO_Init+0x180>)
 8002330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002332:	4a59      	ldr	r2, [pc, #356]	@ (8002498 <MX_GPIO_Init+0x180>)
 8002334:	f043 0304 	orr.w	r3, r3, #4
 8002338:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800233a:	4b57      	ldr	r3, [pc, #348]	@ (8002498 <MX_GPIO_Init+0x180>)
 800233c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800233e:	f003 0304 	and.w	r3, r3, #4
 8002342:	613b      	str	r3, [r7, #16]
 8002344:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002346:	4b54      	ldr	r3, [pc, #336]	@ (8002498 <MX_GPIO_Init+0x180>)
 8002348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800234a:	4a53      	ldr	r2, [pc, #332]	@ (8002498 <MX_GPIO_Init+0x180>)
 800234c:	f043 0320 	orr.w	r3, r3, #32
 8002350:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002352:	4b51      	ldr	r3, [pc, #324]	@ (8002498 <MX_GPIO_Init+0x180>)
 8002354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002356:	f003 0320 	and.w	r3, r3, #32
 800235a:	60fb      	str	r3, [r7, #12]
 800235c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800235e:	4b4e      	ldr	r3, [pc, #312]	@ (8002498 <MX_GPIO_Init+0x180>)
 8002360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002362:	4a4d      	ldr	r2, [pc, #308]	@ (8002498 <MX_GPIO_Init+0x180>)
 8002364:	f043 0301 	orr.w	r3, r3, #1
 8002368:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800236a:	4b4b      	ldr	r3, [pc, #300]	@ (8002498 <MX_GPIO_Init+0x180>)
 800236c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800236e:	f003 0301 	and.w	r3, r3, #1
 8002372:	60bb      	str	r3, [r7, #8]
 8002374:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002376:	4b48      	ldr	r3, [pc, #288]	@ (8002498 <MX_GPIO_Init+0x180>)
 8002378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800237a:	4a47      	ldr	r2, [pc, #284]	@ (8002498 <MX_GPIO_Init+0x180>)
 800237c:	f043 0302 	orr.w	r3, r3, #2
 8002380:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002382:	4b45      	ldr	r3, [pc, #276]	@ (8002498 <MX_GPIO_Init+0x180>)
 8002384:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002386:	f003 0302 	and.w	r3, r3, #2
 800238a:	607b      	str	r3, [r7, #4]
 800238c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800238e:	4b42      	ldr	r3, [pc, #264]	@ (8002498 <MX_GPIO_Init+0x180>)
 8002390:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002392:	4a41      	ldr	r2, [pc, #260]	@ (8002498 <MX_GPIO_Init+0x180>)
 8002394:	f043 0308 	orr.w	r3, r3, #8
 8002398:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800239a:	4b3f      	ldr	r3, [pc, #252]	@ (8002498 <MX_GPIO_Init+0x180>)
 800239c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800239e:	f003 0308 	and.w	r3, r3, #8
 80023a2:	603b      	str	r3, [r7, #0]
 80023a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, charging_cut_off_Pin | ac_led8_Pin | sw8_ac_Pin | lcd_rs_Pin | sw1_on_off_Pin | sw2_screen_status_Pin | sw3_qc_Pin | qc_led3_Pin | pd_led4_Pin | nine_led5_Pin, GPIO_PIN_RESET);
 80023a6:	2200      	movs	r2, #0
 80023a8:	f641 71ce 	movw	r1, #8142	@ 0x1fce
 80023ac:	483b      	ldr	r0, [pc, #236]	@ (800249c <MX_GPIO_Init+0x184>)
 80023ae:	f002 f8d9 	bl	8004564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, torch_led7_Pin | sw7_torch_Pin | buzzer_Pin | lcd_d7_Pin | lcd_d6_Pin | lcd_d5_Pin | lcd_d4_Pin | lcd_Enable_Pin, GPIO_PIN_RESET);
 80023b2:	2200      	movs	r2, #0
 80023b4:	f64f 0107 	movw	r1, #63495	@ 0xf807
 80023b8:	4839      	ldr	r0, [pc, #228]	@ (80024a0 <MX_GPIO_Init+0x188>)
 80023ba:	f002 f8d3 	bl	8004564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, sw4_pd_Pin | sw5_9v_Pin | sw6_12v_Pin | on_off_led1_Pin | sreen_status_led2_Pin, GPIO_PIN_RESET);
 80023be:	2200      	movs	r2, #0
 80023c0:	f44f 51f8 	mov.w	r1, #7936	@ 0x1f00
 80023c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80023c8:	f002 f8cc 	bl	8004564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led6_GPIO_Port, led6_Pin, GPIO_PIN_RESET);
 80023cc:	2200      	movs	r2, #0
 80023ce:	2104      	movs	r1, #4
 80023d0:	4834      	ldr	r0, [pc, #208]	@ (80024a4 <MX_GPIO_Init+0x18c>)
 80023d2:	f002 f8c7 	bl	8004564 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : charging_cut_off_Pin ac_led8_Pin sw8_ac_Pin lcd_rs_Pin
                           sw1_on_off_Pin sw2_screen_status_Pin sw3_qc_Pin qc_led3_Pin
                           pd_led4_Pin nine_led5_Pin */
  GPIO_InitStruct.Pin = charging_cut_off_Pin | ac_led8_Pin | sw8_ac_Pin | lcd_rs_Pin | sw1_on_off_Pin | sw2_screen_status_Pin | sw3_qc_Pin | qc_led3_Pin | pd_led4_Pin | nine_led5_Pin;
 80023d6:	f641 73ce 	movw	r3, #8142	@ 0x1fce
 80023da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023dc:	2301      	movs	r3, #1
 80023de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e0:	2300      	movs	r3, #0
 80023e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e4:	2300      	movs	r3, #0
 80023e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023e8:	f107 0314 	add.w	r3, r7, #20
 80023ec:	4619      	mov	r1, r3
 80023ee:	482b      	ldr	r0, [pc, #172]	@ (800249c <MX_GPIO_Init+0x184>)
 80023f0:	f001 ff1e 	bl	8004230 <HAL_GPIO_Init>

  /*Configure GPIO pins : torch_led7_Pin sw7_torch_Pin buzzer_Pin lcd_d7_Pin
                           lcd_d6_Pin lcd_d5_Pin lcd_d4_Pin lcd_Enable_Pin */
  GPIO_InitStruct.Pin = torch_led7_Pin | sw7_torch_Pin | buzzer_Pin | lcd_d7_Pin | lcd_d6_Pin | lcd_d5_Pin | lcd_d4_Pin | lcd_Enable_Pin;
 80023f4:	f64f 0307 	movw	r3, #63495	@ 0xf807
 80023f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023fa:	2301      	movs	r3, #1
 80023fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fe:	2300      	movs	r3, #0
 8002400:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002402:	2300      	movs	r3, #0
 8002404:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002406:	f107 0314 	add.w	r3, r7, #20
 800240a:	4619      	mov	r1, r3
 800240c:	4824      	ldr	r0, [pc, #144]	@ (80024a0 <MX_GPIO_Init+0x188>)
 800240e:	f001 ff0f 	bl	8004230 <HAL_GPIO_Init>

  /*Configure GPIO pins : sw4_pd_Pin sw5_9v_Pin sw6_12v_Pin on_off_led1_Pin
                           sreen_status_led2_Pin */
  GPIO_InitStruct.Pin = sw4_pd_Pin | sw5_9v_Pin | sw6_12v_Pin | on_off_led1_Pin | sreen_status_led2_Pin;
 8002412:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8002416:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002418:	2301      	movs	r3, #1
 800241a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241c:	2300      	movs	r3, #0
 800241e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002420:	2300      	movs	r3, #0
 8002422:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002424:	f107 0314 	add.w	r3, r7, #20
 8002428:	4619      	mov	r1, r3
 800242a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800242e:	f001 feff 	bl	8004230 <HAL_GPIO_Init>

  /*Configure GPIO pin : led6_Pin */
  GPIO_InitStruct.Pin = led6_Pin;
 8002432:	2304      	movs	r3, #4
 8002434:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002436:	2301      	movs	r3, #1
 8002438:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243a:	2300      	movs	r3, #0
 800243c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800243e:	2300      	movs	r3, #0
 8002440:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(led6_GPIO_Port, &GPIO_InitStruct);
 8002442:	f107 0314 	add.w	r3, r7, #20
 8002446:	4619      	mov	r1, r3
 8002448:	4816      	ldr	r0, [pc, #88]	@ (80024a4 <MX_GPIO_Init+0x18c>)
 800244a:	f001 fef1 	bl	8004230 <HAL_GPIO_Init>

  /*Configure GPIO pins : pwm_L2_Pin pmm_H2_Pin */
  GPIO_InitStruct.Pin = pwm_L2_Pin | pmm_H2_Pin;
 800244e:	2330      	movs	r3, #48	@ 0x30
 8002450:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002452:	2302      	movs	r3, #2
 8002454:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002456:	2300      	movs	r3, #0
 8002458:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800245a:	2300      	movs	r3, #0
 800245c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800245e:	2302      	movs	r3, #2
 8002460:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002462:	f107 0314 	add.w	r3, r7, #20
 8002466:	4619      	mov	r1, r3
 8002468:	480d      	ldr	r0, [pc, #52]	@ (80024a0 <MX_GPIO_Init+0x188>)
 800246a:	f001 fee1 	bl	8004230 <HAL_GPIO_Init>

  /*Configure GPIO pins : pwm_L1_Pin pwm_H1_Pin */
  GPIO_InitStruct.Pin = pwm_L1_Pin | pwm_H1_Pin;
 800246e:	23c0      	movs	r3, #192	@ 0xc0
 8002470:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002472:	2302      	movs	r3, #2
 8002474:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002476:	2300      	movs	r3, #0
 8002478:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800247a:	2300      	movs	r3, #0
 800247c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800247e:	2302      	movs	r3, #2
 8002480:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002482:	f107 0314 	add.w	r3, r7, #20
 8002486:	4619      	mov	r1, r3
 8002488:	4805      	ldr	r0, [pc, #20]	@ (80024a0 <MX_GPIO_Init+0x188>)
 800248a:	f001 fed1 	bl	8004230 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 800248e:	bf00      	nop
 8002490:	3728      	adds	r7, #40	@ 0x28
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40021000 	.word	0x40021000
 800249c:	48000800 	.word	0x48000800
 80024a0:	48000400 	.word	0x48000400
 80024a4:	48000c00 	.word	0x48000c00

080024a8 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80024ac:	b672      	cpsid	i
}
 80024ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024b0:	bf00      	nop
 80024b2:	e7fd      	b.n	80024b0 <Error_Handler+0x8>

080024b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024ba:	4b0f      	ldr	r3, [pc, #60]	@ (80024f8 <HAL_MspInit+0x44>)
 80024bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024be:	4a0e      	ldr	r2, [pc, #56]	@ (80024f8 <HAL_MspInit+0x44>)
 80024c0:	f043 0301 	orr.w	r3, r3, #1
 80024c4:	6613      	str	r3, [r2, #96]	@ 0x60
 80024c6:	4b0c      	ldr	r3, [pc, #48]	@ (80024f8 <HAL_MspInit+0x44>)
 80024c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024ca:	f003 0301 	and.w	r3, r3, #1
 80024ce:	607b      	str	r3, [r7, #4]
 80024d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024d2:	4b09      	ldr	r3, [pc, #36]	@ (80024f8 <HAL_MspInit+0x44>)
 80024d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024d6:	4a08      	ldr	r2, [pc, #32]	@ (80024f8 <HAL_MspInit+0x44>)
 80024d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80024de:	4b06      	ldr	r3, [pc, #24]	@ (80024f8 <HAL_MspInit+0x44>)
 80024e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024e6:	603b      	str	r3, [r7, #0]
 80024e8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80024ea:	f002 fa29 	bl	8004940 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024ee:	bf00      	nop
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40021000 	.word	0x40021000

080024fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b09a      	sub	sp, #104	@ 0x68
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002504:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002508:	2200      	movs	r2, #0
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	605a      	str	r2, [r3, #4]
 800250e:	609a      	str	r2, [r3, #8]
 8002510:	60da      	str	r2, [r3, #12]
 8002512:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002514:	f107 0310 	add.w	r3, r7, #16
 8002518:	2244      	movs	r2, #68	@ 0x44
 800251a:	2100      	movs	r1, #0
 800251c:	4618      	mov	r0, r3
 800251e:	f005 f8da 	bl	80076d6 <memset>
  if(hadc->Instance==ADC1)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800252a:	d134      	bne.n	8002596 <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800252c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002530:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8002532:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002536:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002538:	f107 0310 	add.w	r3, r7, #16
 800253c:	4618      	mov	r0, r3
 800253e:	f002 ff3d 	bl	80053bc <HAL_RCCEx_PeriphCLKConfig>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d001      	beq.n	800254c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002548:	f7ff ffae 	bl	80024a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800254c:	4b14      	ldr	r3, [pc, #80]	@ (80025a0 <HAL_ADC_MspInit+0xa4>)
 800254e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002550:	4a13      	ldr	r2, [pc, #76]	@ (80025a0 <HAL_ADC_MspInit+0xa4>)
 8002552:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002556:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002558:	4b11      	ldr	r3, [pc, #68]	@ (80025a0 <HAL_ADC_MspInit+0xa4>)
 800255a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800255c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002560:	60fb      	str	r3, [r7, #12]
 8002562:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002564:	4b0e      	ldr	r3, [pc, #56]	@ (80025a0 <HAL_ADC_MspInit+0xa4>)
 8002566:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002568:	4a0d      	ldr	r2, [pc, #52]	@ (80025a0 <HAL_ADC_MspInit+0xa4>)
 800256a:	f043 0301 	orr.w	r3, r3, #1
 800256e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002570:	4b0b      	ldr	r3, [pc, #44]	@ (80025a0 <HAL_ADC_MspInit+0xa4>)
 8002572:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002574:	f003 0301 	and.w	r3, r3, #1
 8002578:	60bb      	str	r3, [r7, #8]
 800257a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = dc_volt_sense_Pin|ac_volt_sense_Pin|ac_current_sense_Pin;
 800257c:	2307      	movs	r3, #7
 800257e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002580:	2303      	movs	r3, #3
 8002582:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002584:	2300      	movs	r3, #0
 8002586:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002588:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800258c:	4619      	mov	r1, r3
 800258e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002592:	f001 fe4d 	bl	8004230 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002596:	bf00      	nop
 8002598:	3768      	adds	r7, #104	@ 0x68
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	40021000 	.word	0x40021000

080025a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b09c      	sub	sp, #112	@ 0x70
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ac:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80025b0:	2200      	movs	r2, #0
 80025b2:	601a      	str	r2, [r3, #0]
 80025b4:	605a      	str	r2, [r3, #4]
 80025b6:	609a      	str	r2, [r3, #8]
 80025b8:	60da      	str	r2, [r3, #12]
 80025ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80025bc:	f107 0318 	add.w	r3, r7, #24
 80025c0:	2244      	movs	r2, #68	@ 0x44
 80025c2:	2100      	movs	r1, #0
 80025c4:	4618      	mov	r0, r3
 80025c6:	f005 f886 	bl	80076d6 <memset>
  if(hi2c->Instance==I2C1)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a2e      	ldr	r2, [pc, #184]	@ (8002688 <HAL_I2C_MspInit+0xe4>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d154      	bne.n	800267e <HAL_I2C_MspInit+0xda>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80025d4:	2340      	movs	r3, #64	@ 0x40
 80025d6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80025d8:	2300      	movs	r3, #0
 80025da:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80025dc:	f107 0318 	add.w	r3, r7, #24
 80025e0:	4618      	mov	r0, r3
 80025e2:	f002 feeb 	bl	80053bc <HAL_RCCEx_PeriphCLKConfig>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d001      	beq.n	80025f0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80025ec:	f7ff ff5c 	bl	80024a8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f0:	4b26      	ldr	r3, [pc, #152]	@ (800268c <HAL_I2C_MspInit+0xe8>)
 80025f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025f4:	4a25      	ldr	r2, [pc, #148]	@ (800268c <HAL_I2C_MspInit+0xe8>)
 80025f6:	f043 0301 	orr.w	r3, r3, #1
 80025fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80025fc:	4b23      	ldr	r3, [pc, #140]	@ (800268c <HAL_I2C_MspInit+0xe8>)
 80025fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002600:	f003 0301 	and.w	r3, r3, #1
 8002604:	617b      	str	r3, [r7, #20]
 8002606:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002608:	4b20      	ldr	r3, [pc, #128]	@ (800268c <HAL_I2C_MspInit+0xe8>)
 800260a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800260c:	4a1f      	ldr	r2, [pc, #124]	@ (800268c <HAL_I2C_MspInit+0xe8>)
 800260e:	f043 0302 	orr.w	r3, r3, #2
 8002612:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002614:	4b1d      	ldr	r3, [pc, #116]	@ (800268c <HAL_I2C_MspInit+0xe8>)
 8002616:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002618:	f003 0302 	and.w	r3, r3, #2
 800261c:	613b      	str	r3, [r7, #16]
 800261e:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002620:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002624:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002626:	2312      	movs	r3, #18
 8002628:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262a:	2300      	movs	r3, #0
 800262c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800262e:	2300      	movs	r3, #0
 8002630:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002632:	2304      	movs	r3, #4
 8002634:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002636:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800263a:	4619      	mov	r1, r3
 800263c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002640:	f001 fdf6 	bl	8004230 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002644:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002648:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800264a:	2312      	movs	r3, #18
 800264c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264e:	2300      	movs	r3, #0
 8002650:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002652:	2300      	movs	r3, #0
 8002654:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002656:	2304      	movs	r3, #4
 8002658:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800265a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800265e:	4619      	mov	r1, r3
 8002660:	480b      	ldr	r0, [pc, #44]	@ (8002690 <HAL_I2C_MspInit+0xec>)
 8002662:	f001 fde5 	bl	8004230 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002666:	4b09      	ldr	r3, [pc, #36]	@ (800268c <HAL_I2C_MspInit+0xe8>)
 8002668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800266a:	4a08      	ldr	r2, [pc, #32]	@ (800268c <HAL_I2C_MspInit+0xe8>)
 800266c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002670:	6593      	str	r3, [r2, #88]	@ 0x58
 8002672:	4b06      	ldr	r3, [pc, #24]	@ (800268c <HAL_I2C_MspInit+0xe8>)
 8002674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002676:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800267a:	60fb      	str	r3, [r7, #12]
 800267c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800267e:	bf00      	nop
 8002680:	3770      	adds	r7, #112	@ 0x70
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	40005400 	.word	0x40005400
 800268c:	40021000 	.word	0x40021000
 8002690:	48000400 	.word	0x48000400

08002694 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b094      	sub	sp, #80	@ 0x50
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800269c:	f107 030c 	add.w	r3, r7, #12
 80026a0:	2244      	movs	r2, #68	@ 0x44
 80026a2:	2100      	movs	r1, #0
 80026a4:	4618      	mov	r0, r3
 80026a6:	f005 f816 	bl	80076d6 <memset>
  if(hrtc->Instance==RTC)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a15      	ldr	r2, [pc, #84]	@ (8002704 <HAL_RTC_MspInit+0x70>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d123      	bne.n	80026fc <HAL_RTC_MspInit+0x68>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80026b4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80026b8:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80026ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80026be:	64fb      	str	r3, [r7, #76]	@ 0x4c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80026c0:	f107 030c 	add.w	r3, r7, #12
 80026c4:	4618      	mov	r0, r3
 80026c6:	f002 fe79 	bl	80053bc <HAL_RCCEx_PeriphCLKConfig>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80026d0:	f7ff feea 	bl	80024a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80026d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002708 <HAL_RTC_MspInit+0x74>)
 80026d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026da:	4a0b      	ldr	r2, [pc, #44]	@ (8002708 <HAL_RTC_MspInit+0x74>)
 80026dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80026e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80026e4:	4b08      	ldr	r3, [pc, #32]	@ (8002708 <HAL_RTC_MspInit+0x74>)
 80026e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026e8:	4a07      	ldr	r2, [pc, #28]	@ (8002708 <HAL_RTC_MspInit+0x74>)
 80026ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80026ee:	6593      	str	r3, [r2, #88]	@ 0x58
 80026f0:	4b05      	ldr	r3, [pc, #20]	@ (8002708 <HAL_RTC_MspInit+0x74>)
 80026f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026f8:	60bb      	str	r3, [r7, #8]
 80026fa:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 80026fc:	bf00      	nop
 80026fe:	3750      	adds	r7, #80	@ 0x50
 8002700:	46bd      	mov	sp, r7
 8002702:	bd80      	pop	{r7, pc}
 8002704:	40002800 	.word	0x40002800
 8002708:	40021000 	.word	0x40021000

0800270c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b09a      	sub	sp, #104	@ 0x68
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002714:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]
 800271c:	605a      	str	r2, [r3, #4]
 800271e:	609a      	str	r2, [r3, #8]
 8002720:	60da      	str	r2, [r3, #12]
 8002722:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002724:	f107 0310 	add.w	r3, r7, #16
 8002728:	2244      	movs	r2, #68	@ 0x44
 800272a:	2100      	movs	r1, #0
 800272c:	4618      	mov	r0, r3
 800272e:	f004 ffd2 	bl	80076d6 <memset>
  if(huart->Instance==USART1)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a1e      	ldr	r2, [pc, #120]	@ (80027b0 <HAL_UART_MspInit+0xa4>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d135      	bne.n	80027a8 <HAL_UART_MspInit+0x9c>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800273c:	2301      	movs	r3, #1
 800273e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002740:	2300      	movs	r3, #0
 8002742:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002744:	f107 0310 	add.w	r3, r7, #16
 8002748:	4618      	mov	r0, r3
 800274a:	f002 fe37 	bl	80053bc <HAL_RCCEx_PeriphCLKConfig>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d001      	beq.n	8002758 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002754:	f7ff fea8 	bl	80024a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002758:	4b16      	ldr	r3, [pc, #88]	@ (80027b4 <HAL_UART_MspInit+0xa8>)
 800275a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800275c:	4a15      	ldr	r2, [pc, #84]	@ (80027b4 <HAL_UART_MspInit+0xa8>)
 800275e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002762:	6613      	str	r3, [r2, #96]	@ 0x60
 8002764:	4b13      	ldr	r3, [pc, #76]	@ (80027b4 <HAL_UART_MspInit+0xa8>)
 8002766:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002768:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002770:	4b10      	ldr	r3, [pc, #64]	@ (80027b4 <HAL_UART_MspInit+0xa8>)
 8002772:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002774:	4a0f      	ldr	r2, [pc, #60]	@ (80027b4 <HAL_UART_MspInit+0xa8>)
 8002776:	f043 0304 	orr.w	r3, r3, #4
 800277a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800277c:	4b0d      	ldr	r3, [pc, #52]	@ (80027b4 <HAL_UART_MspInit+0xa8>)
 800277e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002780:	f003 0304 	and.w	r3, r3, #4
 8002784:	60bb      	str	r3, [r7, #8]
 8002786:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002788:	2330      	movs	r3, #48	@ 0x30
 800278a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800278c:	2302      	movs	r3, #2
 800278e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002790:	2300      	movs	r3, #0
 8002792:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002794:	2300      	movs	r3, #0
 8002796:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002798:	2307      	movs	r3, #7
 800279a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800279c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80027a0:	4619      	mov	r1, r3
 80027a2:	4805      	ldr	r0, [pc, #20]	@ (80027b8 <HAL_UART_MspInit+0xac>)
 80027a4:	f001 fd44 	bl	8004230 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80027a8:	bf00      	nop
 80027aa:	3768      	adds	r7, #104	@ 0x68
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	40013800 	.word	0x40013800
 80027b4:	40021000 	.word	0x40021000
 80027b8:	48000800 	.word	0x48000800

080027bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80027c0:	bf00      	nop
 80027c2:	e7fd      	b.n	80027c0 <NMI_Handler+0x4>

080027c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027c8:	bf00      	nop
 80027ca:	e7fd      	b.n	80027c8 <HardFault_Handler+0x4>

080027cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027d0:	bf00      	nop
 80027d2:	e7fd      	b.n	80027d0 <MemManage_Handler+0x4>

080027d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027d8:	bf00      	nop
 80027da:	e7fd      	b.n	80027d8 <BusFault_Handler+0x4>

080027dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027e0:	bf00      	nop
 80027e2:	e7fd      	b.n	80027e0 <UsageFault_Handler+0x4>

080027e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027e8:	bf00      	nop
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr

080027f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027f2:	b480      	push	{r7}
 80027f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027f6:	bf00      	nop
 80027f8:	46bd      	mov	sp, r7
 80027fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fe:	4770      	bx	lr

08002800 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002804:	bf00      	nop
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr

0800280e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002812:	f000 f957 	bl	8002ac4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002816:	bf00      	nop
 8002818:	bd80      	pop	{r7, pc}

0800281a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800281a:	b480      	push	{r7}
 800281c:	af00      	add	r7, sp, #0
  return 1;
 800281e:	2301      	movs	r3, #1
}
 8002820:	4618      	mov	r0, r3
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr

0800282a <_kill>:

int _kill(int pid, int sig)
{
 800282a:	b580      	push	{r7, lr}
 800282c:	b082      	sub	sp, #8
 800282e:	af00      	add	r7, sp, #0
 8002830:	6078      	str	r0, [r7, #4]
 8002832:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002834:	f004 ffa2 	bl	800777c <__errno>
 8002838:	4603      	mov	r3, r0
 800283a:	2216      	movs	r2, #22
 800283c:	601a      	str	r2, [r3, #0]
  return -1;
 800283e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002842:	4618      	mov	r0, r3
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <_exit>:

void _exit (int status)
{
 800284a:	b580      	push	{r7, lr}
 800284c:	b082      	sub	sp, #8
 800284e:	af00      	add	r7, sp, #0
 8002850:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002852:	f04f 31ff 	mov.w	r1, #4294967295
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f7ff ffe7 	bl	800282a <_kill>
  while (1) {}    /* Make sure we hang here */
 800285c:	bf00      	nop
 800285e:	e7fd      	b.n	800285c <_exit+0x12>

08002860 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b086      	sub	sp, #24
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800286c:	2300      	movs	r3, #0
 800286e:	617b      	str	r3, [r7, #20]
 8002870:	e00a      	b.n	8002888 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002872:	f3af 8000 	nop.w
 8002876:	4601      	mov	r1, r0
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	1c5a      	adds	r2, r3, #1
 800287c:	60ba      	str	r2, [r7, #8]
 800287e:	b2ca      	uxtb	r2, r1
 8002880:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	3301      	adds	r3, #1
 8002886:	617b      	str	r3, [r7, #20]
 8002888:	697a      	ldr	r2, [r7, #20]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	429a      	cmp	r2, r3
 800288e:	dbf0      	blt.n	8002872 <_read+0x12>
  }

  return len;
 8002890:	687b      	ldr	r3, [r7, #4]
}
 8002892:	4618      	mov	r0, r3
 8002894:	3718      	adds	r7, #24
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}

0800289a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800289a:	b580      	push	{r7, lr}
 800289c:	b086      	sub	sp, #24
 800289e:	af00      	add	r7, sp, #0
 80028a0:	60f8      	str	r0, [r7, #12]
 80028a2:	60b9      	str	r1, [r7, #8]
 80028a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028a6:	2300      	movs	r3, #0
 80028a8:	617b      	str	r3, [r7, #20]
 80028aa:	e009      	b.n	80028c0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	1c5a      	adds	r2, r3, #1
 80028b0:	60ba      	str	r2, [r7, #8]
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	4618      	mov	r0, r3
 80028b6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	3301      	adds	r3, #1
 80028be:	617b      	str	r3, [r7, #20]
 80028c0:	697a      	ldr	r2, [r7, #20]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	dbf1      	blt.n	80028ac <_write+0x12>
  }
  return len;
 80028c8:	687b      	ldr	r3, [r7, #4]
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3718      	adds	r7, #24
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}

080028d2 <_close>:

int _close(int file)
{
 80028d2:	b480      	push	{r7}
 80028d4:	b083      	sub	sp, #12
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80028da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028de:	4618      	mov	r0, r3
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr

080028ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80028ea:	b480      	push	{r7}
 80028ec:	b083      	sub	sp, #12
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
 80028f2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80028fa:	605a      	str	r2, [r3, #4]
  return 0;
 80028fc:	2300      	movs	r3, #0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	370c      	adds	r7, #12
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr

0800290a <_isatty>:

int _isatty(int file)
{
 800290a:	b480      	push	{r7}
 800290c:	b083      	sub	sp, #12
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002912:	2301      	movs	r3, #1
}
 8002914:	4618      	mov	r0, r3
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002920:	b480      	push	{r7}
 8002922:	b085      	sub	sp, #20
 8002924:	af00      	add	r7, sp, #0
 8002926:	60f8      	str	r0, [r7, #12]
 8002928:	60b9      	str	r1, [r7, #8]
 800292a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3714      	adds	r7, #20
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
	...

0800293c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b086      	sub	sp, #24
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002944:	4a14      	ldr	r2, [pc, #80]	@ (8002998 <_sbrk+0x5c>)
 8002946:	4b15      	ldr	r3, [pc, #84]	@ (800299c <_sbrk+0x60>)
 8002948:	1ad3      	subs	r3, r2, r3
 800294a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002950:	4b13      	ldr	r3, [pc, #76]	@ (80029a0 <_sbrk+0x64>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d102      	bne.n	800295e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002958:	4b11      	ldr	r3, [pc, #68]	@ (80029a0 <_sbrk+0x64>)
 800295a:	4a12      	ldr	r2, [pc, #72]	@ (80029a4 <_sbrk+0x68>)
 800295c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800295e:	4b10      	ldr	r3, [pc, #64]	@ (80029a0 <_sbrk+0x64>)
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4413      	add	r3, r2
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	429a      	cmp	r2, r3
 800296a:	d207      	bcs.n	800297c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800296c:	f004 ff06 	bl	800777c <__errno>
 8002970:	4603      	mov	r3, r0
 8002972:	220c      	movs	r2, #12
 8002974:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002976:	f04f 33ff 	mov.w	r3, #4294967295
 800297a:	e009      	b.n	8002990 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800297c:	4b08      	ldr	r3, [pc, #32]	@ (80029a0 <_sbrk+0x64>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002982:	4b07      	ldr	r3, [pc, #28]	@ (80029a0 <_sbrk+0x64>)
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4413      	add	r3, r2
 800298a:	4a05      	ldr	r2, [pc, #20]	@ (80029a0 <_sbrk+0x64>)
 800298c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800298e:	68fb      	ldr	r3, [r7, #12]
}
 8002990:	4618      	mov	r0, r3
 8002992:	3718      	adds	r7, #24
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	20008000 	.word	0x20008000
 800299c:	00000400 	.word	0x00000400
 80029a0:	200003c0 	.word	0x200003c0
 80029a4:	20000518 	.word	0x20000518

080029a8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80029ac:	4b06      	ldr	r3, [pc, #24]	@ (80029c8 <SystemInit+0x20>)
 80029ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029b2:	4a05      	ldr	r2, [pc, #20]	@ (80029c8 <SystemInit+0x20>)
 80029b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80029b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029bc:	bf00      	nop
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
 80029c6:	bf00      	nop
 80029c8:	e000ed00 	.word	0xe000ed00

080029cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80029cc:	480d      	ldr	r0, [pc, #52]	@ (8002a04 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80029ce:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80029d0:	f7ff ffea 	bl	80029a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029d4:	480c      	ldr	r0, [pc, #48]	@ (8002a08 <LoopForever+0x6>)
  ldr r1, =_edata
 80029d6:	490d      	ldr	r1, [pc, #52]	@ (8002a0c <LoopForever+0xa>)
  ldr r2, =_sidata
 80029d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002a10 <LoopForever+0xe>)
  movs r3, #0
 80029da:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80029dc:	e002      	b.n	80029e4 <LoopCopyDataInit>

080029de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029e2:	3304      	adds	r3, #4

080029e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029e8:	d3f9      	bcc.n	80029de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002a14 <LoopForever+0x12>)
  ldr r4, =_ebss
 80029ec:	4c0a      	ldr	r4, [pc, #40]	@ (8002a18 <LoopForever+0x16>)
  movs r3, #0
 80029ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029f0:	e001      	b.n	80029f6 <LoopFillZerobss>

080029f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029f4:	3204      	adds	r2, #4

080029f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029f8:	d3fb      	bcc.n	80029f2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80029fa:	f004 fec5 	bl	8007788 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80029fe:	f7ff f93f 	bl	8001c80 <main>

08002a02 <LoopForever>:

LoopForever:
    b LoopForever
 8002a02:	e7fe      	b.n	8002a02 <LoopForever>
  ldr   r0, =_estack
 8002a04:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002a08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a0c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002a10:	08009d80 	.word	0x08009d80
  ldr r2, =_sbss
 8002a14:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002a18:	20000514 	.word	0x20000514

08002a1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002a1c:	e7fe      	b.n	8002a1c <ADC1_2_IRQHandler>

08002a1e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a1e:	b580      	push	{r7, lr}
 8002a20:	b082      	sub	sp, #8
 8002a22:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002a24:	2300      	movs	r3, #0
 8002a26:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a28:	2003      	movs	r0, #3
 8002a2a:	f001 fbcf 	bl	80041cc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002a2e:	200f      	movs	r0, #15
 8002a30:	f000 f80e 	bl	8002a50 <HAL_InitTick>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d002      	beq.n	8002a40 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	71fb      	strb	r3, [r7, #7]
 8002a3e:	e001      	b.n	8002a44 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002a40:	f7ff fd38 	bl	80024b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002a44:	79fb      	ldrb	r3, [r7, #7]

}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
	...

08002a50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b084      	sub	sp, #16
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002a5c:	4b16      	ldr	r3, [pc, #88]	@ (8002ab8 <HAL_InitTick+0x68>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d022      	beq.n	8002aaa <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002a64:	4b15      	ldr	r3, [pc, #84]	@ (8002abc <HAL_InitTick+0x6c>)
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	4b13      	ldr	r3, [pc, #76]	@ (8002ab8 <HAL_InitTick+0x68>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002a70:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f001 fbcc 	bl	8004216 <HAL_SYSTICK_Config>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d10f      	bne.n	8002aa4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2b0f      	cmp	r3, #15
 8002a88:	d809      	bhi.n	8002a9e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	6879      	ldr	r1, [r7, #4]
 8002a8e:	f04f 30ff 	mov.w	r0, #4294967295
 8002a92:	f001 fba6 	bl	80041e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002a96:	4a0a      	ldr	r2, [pc, #40]	@ (8002ac0 <HAL_InitTick+0x70>)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6013      	str	r3, [r2, #0]
 8002a9c:	e007      	b.n	8002aae <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	73fb      	strb	r3, [r7, #15]
 8002aa2:	e004      	b.n	8002aae <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	73fb      	strb	r3, [r7, #15]
 8002aa8:	e001      	b.n	8002aae <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002aae:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3710      	adds	r7, #16
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	20000014 	.word	0x20000014
 8002abc:	2000000c 	.word	0x2000000c
 8002ac0:	20000010 	.word	0x20000010

08002ac4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ac8:	4b05      	ldr	r3, [pc, #20]	@ (8002ae0 <HAL_IncTick+0x1c>)
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	4b05      	ldr	r3, [pc, #20]	@ (8002ae4 <HAL_IncTick+0x20>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4413      	add	r3, r2
 8002ad2:	4a03      	ldr	r2, [pc, #12]	@ (8002ae0 <HAL_IncTick+0x1c>)
 8002ad4:	6013      	str	r3, [r2, #0]
}
 8002ad6:	bf00      	nop
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	200003c4 	.word	0x200003c4
 8002ae4:	20000014 	.word	0x20000014

08002ae8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  return uwTick;
 8002aec:	4b03      	ldr	r3, [pc, #12]	@ (8002afc <HAL_GetTick+0x14>)
 8002aee:	681b      	ldr	r3, [r3, #0]
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	200003c4 	.word	0x200003c4

08002b00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b08:	f7ff ffee 	bl	8002ae8 <HAL_GetTick>
 8002b0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b18:	d004      	beq.n	8002b24 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b1a:	4b09      	ldr	r3, [pc, #36]	@ (8002b40 <HAL_Delay+0x40>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	68fa      	ldr	r2, [r7, #12]
 8002b20:	4413      	add	r3, r2
 8002b22:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b24:	bf00      	nop
 8002b26:	f7ff ffdf 	bl	8002ae8 <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	68fa      	ldr	r2, [r7, #12]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d8f7      	bhi.n	8002b26 <HAL_Delay+0x26>
  {
  }
}
 8002b36:	bf00      	nop
 8002b38:	bf00      	nop
 8002b3a:	3710      	adds	r7, #16
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	20000014 	.word	0x20000014

08002b44 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	431a      	orrs	r2, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	609a      	str	r2, [r3, #8]
}
 8002b5e:	bf00      	nop
 8002b60:	370c      	adds	r7, #12
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr

08002b6a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002b6a:	b480      	push	{r7}
 8002b6c:	b083      	sub	sp, #12
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
 8002b72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	431a      	orrs	r2, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	609a      	str	r2, [r3, #8]
}
 8002b84:	bf00      	nop
 8002b86:	370c      	adds	r7, #12
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr

08002b90 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b083      	sub	sp, #12
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	370c      	adds	r7, #12
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b087      	sub	sp, #28
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	607a      	str	r2, [r7, #4]
 8002bb8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	3360      	adds	r3, #96	@ 0x60
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	009b      	lsls	r3, r3, #2
 8002bc4:	4413      	add	r3, r2
 8002bc6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	4b08      	ldr	r3, [pc, #32]	@ (8002bf0 <LL_ADC_SetOffset+0x44>)
 8002bce:	4013      	ands	r3, r2
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002bd6:	683a      	ldr	r2, [r7, #0]
 8002bd8:	430a      	orrs	r2, r1
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002be4:	bf00      	nop
 8002be6:	371c      	adds	r7, #28
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	03fff000 	.word	0x03fff000

08002bf4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
 8002bfc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	3360      	adds	r3, #96	@ 0x60
 8002c02:	461a      	mov	r2, r3
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	4413      	add	r3, r2
 8002c0a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3714      	adds	r7, #20
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1e:	4770      	bx	lr

08002c20 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b087      	sub	sp, #28
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	3360      	adds	r3, #96	@ 0x60
 8002c30:	461a      	mov	r2, r3
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	009b      	lsls	r3, r3, #2
 8002c36:	4413      	add	r3, r2
 8002c38:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	431a      	orrs	r2, r3
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002c4a:	bf00      	nop
 8002c4c:	371c      	adds	r7, #28
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr

08002c56 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002c56:	b480      	push	{r7}
 8002c58:	b087      	sub	sp, #28
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	60f8      	str	r0, [r7, #12]
 8002c5e:	60b9      	str	r1, [r7, #8]
 8002c60:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	3360      	adds	r3, #96	@ 0x60
 8002c66:	461a      	mov	r2, r3
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	4413      	add	r3, r2
 8002c6e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	431a      	orrs	r2, r3
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002c80:	bf00      	nop
 8002c82:	371c      	adds	r7, #28
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr

08002c8c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	b087      	sub	sp, #28
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	60f8      	str	r0, [r7, #12]
 8002c94:	60b9      	str	r1, [r7, #8]
 8002c96:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	3360      	adds	r3, #96	@ 0x60
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	009b      	lsls	r3, r3, #2
 8002ca2:	4413      	add	r3, r2
 8002ca4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ca6:	697b      	ldr	r3, [r7, #20]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	431a      	orrs	r2, r3
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002cb6:	bf00      	nop
 8002cb8:	371c      	adds	r7, #28
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr

08002cc2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b083      	sub	sp, #12
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
 8002cca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	695b      	ldr	r3, [r3, #20]
 8002cd0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	431a      	orrs	r2, r3
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	615a      	str	r2, [r3, #20]
}
 8002cdc:	bf00      	nop
 8002cde:	370c      	adds	r7, #12
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr

08002ce8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e000      	b.n	8002d02 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002d00:	2300      	movs	r3, #0
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	370c      	adds	r7, #12
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr

08002d0e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002d0e:	b480      	push	{r7}
 8002d10:	b087      	sub	sp, #28
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	60f8      	str	r0, [r7, #12]
 8002d16:	60b9      	str	r1, [r7, #8]
 8002d18:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	3330      	adds	r3, #48	@ 0x30
 8002d1e:	461a      	mov	r2, r3
 8002d20:	68bb      	ldr	r3, [r7, #8]
 8002d22:	0a1b      	lsrs	r3, r3, #8
 8002d24:	009b      	lsls	r3, r3, #2
 8002d26:	f003 030c 	and.w	r3, r3, #12
 8002d2a:	4413      	add	r3, r2
 8002d2c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	f003 031f 	and.w	r3, r3, #31
 8002d38:	211f      	movs	r1, #31
 8002d3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d3e:	43db      	mvns	r3, r3
 8002d40:	401a      	ands	r2, r3
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	0e9b      	lsrs	r3, r3, #26
 8002d46:	f003 011f 	and.w	r1, r3, #31
 8002d4a:	68bb      	ldr	r3, [r7, #8]
 8002d4c:	f003 031f 	and.w	r3, r3, #31
 8002d50:	fa01 f303 	lsl.w	r3, r1, r3
 8002d54:	431a      	orrs	r2, r3
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002d5a:	bf00      	nop
 8002d5c:	371c      	adds	r7, #28
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr

08002d66 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002d66:	b480      	push	{r7}
 8002d68:	b087      	sub	sp, #28
 8002d6a:	af00      	add	r7, sp, #0
 8002d6c:	60f8      	str	r0, [r7, #12]
 8002d6e:	60b9      	str	r1, [r7, #8]
 8002d70:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	3314      	adds	r3, #20
 8002d76:	461a      	mov	r2, r3
 8002d78:	68bb      	ldr	r3, [r7, #8]
 8002d7a:	0e5b      	lsrs	r3, r3, #25
 8002d7c:	009b      	lsls	r3, r3, #2
 8002d7e:	f003 0304 	and.w	r3, r3, #4
 8002d82:	4413      	add	r3, r2
 8002d84:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	0d1b      	lsrs	r3, r3, #20
 8002d8e:	f003 031f 	and.w	r3, r3, #31
 8002d92:	2107      	movs	r1, #7
 8002d94:	fa01 f303 	lsl.w	r3, r1, r3
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	401a      	ands	r2, r3
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	0d1b      	lsrs	r3, r3, #20
 8002da0:	f003 031f 	and.w	r3, r3, #31
 8002da4:	6879      	ldr	r1, [r7, #4]
 8002da6:	fa01 f303 	lsl.w	r3, r1, r3
 8002daa:	431a      	orrs	r2, r3
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002db0:	bf00      	nop
 8002db2:	371c      	adds	r7, #28
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr

08002dbc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b085      	sub	sp, #20
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	60f8      	str	r0, [r7, #12]
 8002dc4:	60b9      	str	r1, [r7, #8]
 8002dc6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dd4:	43db      	mvns	r3, r3
 8002dd6:	401a      	ands	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f003 0318 	and.w	r3, r3, #24
 8002dde:	4908      	ldr	r1, [pc, #32]	@ (8002e00 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002de0:	40d9      	lsrs	r1, r3
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	400b      	ands	r3, r1
 8002de6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dea:	431a      	orrs	r2, r3
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002df2:	bf00      	nop
 8002df4:	3714      	adds	r7, #20
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	0007ffff 	.word	0x0007ffff

08002e04 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f003 031f 	and.w	r3, r3, #31
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	370c      	adds	r7, #12
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr

08002e20 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002e4c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	6093      	str	r3, [r2, #8]
}
 8002e54:	bf00      	nop
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b083      	sub	sp, #12
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002e70:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002e74:	d101      	bne.n	8002e7a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002e76:	2301      	movs	r3, #1
 8002e78:	e000      	b.n	8002e7c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002e7a:	2300      	movs	r3, #0
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	370c      	adds	r7, #12
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002e98:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e9c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ec0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002ec4:	d101      	bne.n	8002eca <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e000      	b.n	8002ecc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002eca:	2300      	movs	r3, #0
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	370c      	adds	r7, #12
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ee8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002eec:	f043 0201 	orr.w	r2, r3, #1
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002ef4:	bf00      	nop
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f003 0301 	and.w	r3, r3, #1
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d101      	bne.n	8002f18 <LL_ADC_IsEnabled+0x18>
 8002f14:	2301      	movs	r3, #1
 8002f16:	e000      	b.n	8002f1a <LL_ADC_IsEnabled+0x1a>
 8002f18:	2300      	movs	r3, #0
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	370c      	adds	r7, #12
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr

08002f26 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002f26:	b480      	push	{r7}
 8002f28:	b083      	sub	sp, #12
 8002f2a:	af00      	add	r7, sp, #0
 8002f2c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	689b      	ldr	r3, [r3, #8]
 8002f32:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002f36:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002f3a:	f043 0204 	orr.w	r2, r3, #4
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002f42:	bf00      	nop
 8002f44:	370c      	adds	r7, #12
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr

08002f4e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002f4e:	b480      	push	{r7}
 8002f50:	b083      	sub	sp, #12
 8002f52:	af00      	add	r7, sp, #0
 8002f54:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	689b      	ldr	r3, [r3, #8]
 8002f5a:	f003 0304 	and.w	r3, r3, #4
 8002f5e:	2b04      	cmp	r3, #4
 8002f60:	d101      	bne.n	8002f66 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002f62:	2301      	movs	r3, #1
 8002f64:	e000      	b.n	8002f68 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002f66:	2300      	movs	r3, #0
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	370c      	adds	r7, #12
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f72:	4770      	bx	lr

08002f74 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002f74:	b480      	push	{r7}
 8002f76:	b083      	sub	sp, #12
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	f003 0308 	and.w	r3, r3, #8
 8002f84:	2b08      	cmp	r3, #8
 8002f86:	d101      	bne.n	8002f8c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e000      	b.n	8002f8e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002f8c:	2300      	movs	r3, #0
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	370c      	adds	r7, #12
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr
	...

08002f9c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002f9c:	b590      	push	{r4, r7, lr}
 8002f9e:	b089      	sub	sp, #36	@ 0x24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d101      	bne.n	8002fb6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e167      	b.n	8003286 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	695b      	ldr	r3, [r3, #20]
 8002fba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d109      	bne.n	8002fd8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f7ff fa99 	bl	80024fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f7ff ff3f 	bl	8002e60 <LL_ADC_IsDeepPowerDownEnabled>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d004      	beq.n	8002ff2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7ff ff25 	bl	8002e3c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f7ff ff5a 	bl	8002eb0 <LL_ADC_IsInternalRegulatorEnabled>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d115      	bne.n	800302e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	4618      	mov	r0, r3
 8003008:	f7ff ff3e 	bl	8002e88 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800300c:	4ba0      	ldr	r3, [pc, #640]	@ (8003290 <HAL_ADC_Init+0x2f4>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	099b      	lsrs	r3, r3, #6
 8003012:	4aa0      	ldr	r2, [pc, #640]	@ (8003294 <HAL_ADC_Init+0x2f8>)
 8003014:	fba2 2303 	umull	r2, r3, r2, r3
 8003018:	099b      	lsrs	r3, r3, #6
 800301a:	3301      	adds	r3, #1
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003020:	e002      	b.n	8003028 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	3b01      	subs	r3, #1
 8003026:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d1f9      	bne.n	8003022 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4618      	mov	r0, r3
 8003034:	f7ff ff3c 	bl	8002eb0 <LL_ADC_IsInternalRegulatorEnabled>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d10d      	bne.n	800305a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003042:	f043 0210 	orr.w	r2, r3, #16
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800304e:	f043 0201 	orr.w	r2, r3, #1
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4618      	mov	r0, r3
 8003060:	f7ff ff75 	bl	8002f4e <LL_ADC_REG_IsConversionOngoing>
 8003064:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800306a:	f003 0310 	and.w	r3, r3, #16
 800306e:	2b00      	cmp	r3, #0
 8003070:	f040 8100 	bne.w	8003274 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	2b00      	cmp	r3, #0
 8003078:	f040 80fc 	bne.w	8003274 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003080:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003084:	f043 0202 	orr.w	r2, r3, #2
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4618      	mov	r0, r3
 8003092:	f7ff ff35 	bl	8002f00 <LL_ADC_IsEnabled>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d111      	bne.n	80030c0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800309c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80030a0:	f7ff ff2e 	bl	8002f00 <LL_ADC_IsEnabled>
 80030a4:	4604      	mov	r4, r0
 80030a6:	487c      	ldr	r0, [pc, #496]	@ (8003298 <HAL_ADC_Init+0x2fc>)
 80030a8:	f7ff ff2a 	bl	8002f00 <LL_ADC_IsEnabled>
 80030ac:	4603      	mov	r3, r0
 80030ae:	4323      	orrs	r3, r4
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d105      	bne.n	80030c0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	4619      	mov	r1, r3
 80030ba:	4878      	ldr	r0, [pc, #480]	@ (800329c <HAL_ADC_Init+0x300>)
 80030bc:	f7ff fd42 	bl	8002b44 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	7f5b      	ldrb	r3, [r3, #29]
 80030c4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80030ca:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80030d0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80030d6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80030de:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80030e0:	4313      	orrs	r3, r2
 80030e2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d106      	bne.n	80030fc <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030f2:	3b01      	subs	r3, #1
 80030f4:	045b      	lsls	r3, r3, #17
 80030f6:	69ba      	ldr	r2, [r7, #24]
 80030f8:	4313      	orrs	r3, r2
 80030fa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003100:	2b00      	cmp	r3, #0
 8003102:	d009      	beq.n	8003118 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003108:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003110:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003112:	69ba      	ldr	r2, [r7, #24]
 8003114:	4313      	orrs	r3, r2
 8003116:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	68da      	ldr	r2, [r3, #12]
 800311e:	4b60      	ldr	r3, [pc, #384]	@ (80032a0 <HAL_ADC_Init+0x304>)
 8003120:	4013      	ands	r3, r2
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	6812      	ldr	r2, [r2, #0]
 8003126:	69b9      	ldr	r1, [r7, #24]
 8003128:	430b      	orrs	r3, r1
 800312a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	691b      	ldr	r3, [r3, #16]
 8003132:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	430a      	orrs	r2, r1
 8003140:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4618      	mov	r0, r3
 8003148:	f7ff ff14 	bl	8002f74 <LL_ADC_INJ_IsConversionOngoing>
 800314c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d16d      	bne.n	8003230 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d16a      	bne.n	8003230 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800315e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003166:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003168:	4313      	orrs	r3, r2
 800316a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003176:	f023 0302 	bic.w	r3, r3, #2
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	6812      	ldr	r2, [r2, #0]
 800317e:	69b9      	ldr	r1, [r7, #24]
 8003180:	430b      	orrs	r3, r1
 8003182:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	691b      	ldr	r3, [r3, #16]
 8003188:	2b00      	cmp	r3, #0
 800318a:	d017      	beq.n	80031bc <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	691a      	ldr	r2, [r3, #16]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800319a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80031a4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80031a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	6911      	ldr	r1, [r2, #16]
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	6812      	ldr	r2, [r2, #0]
 80031b4:	430b      	orrs	r3, r1
 80031b6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80031ba:	e013      	b.n	80031e4 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	691a      	ldr	r2, [r3, #16]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80031ca:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	6812      	ldr	r2, [r2, #0]
 80031d8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80031dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031e0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d118      	bne.n	8003220 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	691b      	ldr	r3, [r3, #16]
 80031f4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80031f8:	f023 0304 	bic.w	r3, r3, #4
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003204:	4311      	orrs	r1, r2
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800320a:	4311      	orrs	r1, r2
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003210:	430a      	orrs	r2, r1
 8003212:	431a      	orrs	r2, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f042 0201 	orr.w	r2, r2, #1
 800321c:	611a      	str	r2, [r3, #16]
 800321e:	e007      	b.n	8003230 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	691a      	ldr	r2, [r3, #16]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f022 0201 	bic.w	r2, r2, #1
 800322e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	695b      	ldr	r3, [r3, #20]
 8003234:	2b01      	cmp	r3, #1
 8003236:	d10c      	bne.n	8003252 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800323e:	f023 010f 	bic.w	r1, r3, #15
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6a1b      	ldr	r3, [r3, #32]
 8003246:	1e5a      	subs	r2, r3, #1
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	430a      	orrs	r2, r1
 800324e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003250:	e007      	b.n	8003262 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f022 020f 	bic.w	r2, r2, #15
 8003260:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003266:	f023 0303 	bic.w	r3, r3, #3
 800326a:	f043 0201 	orr.w	r2, r3, #1
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003272:	e007      	b.n	8003284 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003278:	f043 0210 	orr.w	r2, r3, #16
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003284:	7ffb      	ldrb	r3, [r7, #31]
}
 8003286:	4618      	mov	r0, r3
 8003288:	3724      	adds	r7, #36	@ 0x24
 800328a:	46bd      	mov	sp, r7
 800328c:	bd90      	pop	{r4, r7, pc}
 800328e:	bf00      	nop
 8003290:	2000000c 	.word	0x2000000c
 8003294:	053e2d63 	.word	0x053e2d63
 8003298:	50000100 	.word	0x50000100
 800329c:	50000300 	.word	0x50000300
 80032a0:	fff04007 	.word	0xfff04007

080032a4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b086      	sub	sp, #24
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80032ac:	4859      	ldr	r0, [pc, #356]	@ (8003414 <HAL_ADC_Start+0x170>)
 80032ae:	f7ff fda9 	bl	8002e04 <LL_ADC_GetMultimode>
 80032b2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7ff fe48 	bl	8002f4e <LL_ADC_REG_IsConversionOngoing>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	f040 809f 	bne.w	8003404 <HAL_ADC_Start+0x160>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d101      	bne.n	80032d4 <HAL_ADC_Start+0x30>
 80032d0:	2302      	movs	r3, #2
 80032d2:	e09a      	b.n	800340a <HAL_ADC_Start+0x166>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f000 fd73 	bl	8003dc8 <ADC_Enable>
 80032e2:	4603      	mov	r3, r0
 80032e4:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80032e6:	7dfb      	ldrb	r3, [r7, #23]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	f040 8086 	bne.w	80033fa <HAL_ADC_Start+0x156>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032f2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80032f6:	f023 0301 	bic.w	r3, r3, #1
 80032fa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4a44      	ldr	r2, [pc, #272]	@ (8003418 <HAL_ADC_Start+0x174>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d002      	beq.n	8003312 <HAL_ADC_Start+0x6e>
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	e001      	b.n	8003316 <HAL_ADC_Start+0x72>
 8003312:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	6812      	ldr	r2, [r2, #0]
 800331a:	4293      	cmp	r3, r2
 800331c:	d002      	beq.n	8003324 <HAL_ADC_Start+0x80>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d105      	bne.n	8003330 <HAL_ADC_Start+0x8c>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003328:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003334:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003338:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800333c:	d106      	bne.n	800334c <HAL_ADC_Start+0xa8>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003342:	f023 0206 	bic.w	r2, r3, #6
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	661a      	str	r2, [r3, #96]	@ 0x60
 800334a:	e002      	b.n	8003352 <HAL_ADC_Start+0xae>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	221c      	movs	r2, #28
 8003358:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a2c      	ldr	r2, [pc, #176]	@ (8003418 <HAL_ADC_Start+0x174>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d002      	beq.n	8003372 <HAL_ADC_Start+0xce>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	e001      	b.n	8003376 <HAL_ADC_Start+0xd2>
 8003372:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	6812      	ldr	r2, [r2, #0]
 800337a:	4293      	cmp	r3, r2
 800337c:	d008      	beq.n	8003390 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d005      	beq.n	8003390 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	2b05      	cmp	r3, #5
 8003388:	d002      	beq.n	8003390 <HAL_ADC_Start+0xec>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	2b09      	cmp	r3, #9
 800338e:	d114      	bne.n	80033ba <HAL_ADC_Start+0x116>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d007      	beq.n	80033ae <HAL_ADC_Start+0x10a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033a2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80033a6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4618      	mov	r0, r3
 80033b4:	f7ff fdb7 	bl	8002f26 <LL_ADC_REG_StartConversion>
 80033b8:	e026      	b.n	8003408 <HAL_ADC_Start+0x164>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033be:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a13      	ldr	r2, [pc, #76]	@ (8003418 <HAL_ADC_Start+0x174>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d002      	beq.n	80033d6 <HAL_ADC_Start+0x132>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	e001      	b.n	80033da <HAL_ADC_Start+0x136>
 80033d6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80033da:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d00f      	beq.n	8003408 <HAL_ADC_Start+0x164>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033ec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80033f0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80033f8:	e006      	b.n	8003408 <HAL_ADC_Start+0x164>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8003402:	e001      	b.n	8003408 <HAL_ADC_Start+0x164>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003404:	2302      	movs	r3, #2
 8003406:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003408:	7dfb      	ldrb	r3, [r7, #23]
}
 800340a:	4618      	mov	r0, r3
 800340c:	3718      	adds	r7, #24
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	50000300 	.word	0x50000300
 8003418:	50000100 	.word	0x50000100

0800341c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b088      	sub	sp, #32
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003426:	4867      	ldr	r0, [pc, #412]	@ (80035c4 <HAL_ADC_PollForConversion+0x1a8>)
 8003428:	f7ff fcec 	bl	8002e04 <LL_ADC_GetMultimode>
 800342c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	699b      	ldr	r3, [r3, #24]
 8003432:	2b08      	cmp	r3, #8
 8003434:	d102      	bne.n	800343c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003436:	2308      	movs	r3, #8
 8003438:	61fb      	str	r3, [r7, #28]
 800343a:	e02a      	b.n	8003492 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d005      	beq.n	800344e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	2b05      	cmp	r3, #5
 8003446:	d002      	beq.n	800344e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	2b09      	cmp	r3, #9
 800344c:	d111      	bne.n	8003472 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	f003 0301 	and.w	r3, r3, #1
 8003458:	2b00      	cmp	r3, #0
 800345a:	d007      	beq.n	800346c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003460:	f043 0220 	orr.w	r2, r3, #32
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e0a6      	b.n	80035ba <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800346c:	2304      	movs	r3, #4
 800346e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003470:	e00f      	b.n	8003492 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003472:	4854      	ldr	r0, [pc, #336]	@ (80035c4 <HAL_ADC_PollForConversion+0x1a8>)
 8003474:	f7ff fcd4 	bl	8002e20 <LL_ADC_GetMultiDMATransfer>
 8003478:	4603      	mov	r3, r0
 800347a:	2b00      	cmp	r3, #0
 800347c:	d007      	beq.n	800348e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003482:	f043 0220 	orr.w	r2, r3, #32
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800348a:	2301      	movs	r3, #1
 800348c:	e095      	b.n	80035ba <HAL_ADC_PollForConversion+0x19e>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800348e:	2304      	movs	r3, #4
 8003490:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003492:	f7ff fb29 	bl	8002ae8 <HAL_GetTick>
 8003496:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003498:	e021      	b.n	80034de <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034a0:	d01d      	beq.n	80034de <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80034a2:	f7ff fb21 	bl	8002ae8 <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	693b      	ldr	r3, [r7, #16]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	683a      	ldr	r2, [r7, #0]
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d302      	bcc.n	80034b8 <HAL_ADC_PollForConversion+0x9c>
 80034b2:	683b      	ldr	r3, [r7, #0]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d112      	bne.n	80034de <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	4013      	ands	r3, r2
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d10b      	bne.n	80034de <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034ca:	f043 0204 	orr.w	r2, r3, #4
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e06d      	b.n	80035ba <HAL_ADC_PollForConversion+0x19e>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	69fb      	ldr	r3, [r7, #28]
 80034e6:	4013      	ands	r3, r2
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d0d6      	beq.n	800349a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034f0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4618      	mov	r0, r3
 80034fe:	f7ff fbf3 	bl	8002ce8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d01c      	beq.n	8003542 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	7f5b      	ldrb	r3, [r3, #29]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d118      	bne.n	8003542 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0308 	and.w	r3, r3, #8
 800351a:	2b08      	cmp	r3, #8
 800351c:	d111      	bne.n	8003542 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003522:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800352e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003532:	2b00      	cmp	r3, #0
 8003534:	d105      	bne.n	8003542 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800353a:	f043 0201 	orr.w	r2, r3, #1
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a20      	ldr	r2, [pc, #128]	@ (80035c8 <HAL_ADC_PollForConversion+0x1ac>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d002      	beq.n	8003552 <HAL_ADC_PollForConversion+0x136>
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	e001      	b.n	8003556 <HAL_ADC_PollForConversion+0x13a>
 8003552:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	6812      	ldr	r2, [r2, #0]
 800355a:	4293      	cmp	r3, r2
 800355c:	d008      	beq.n	8003570 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d005      	beq.n	8003570 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	2b05      	cmp	r3, #5
 8003568:	d002      	beq.n	8003570 <HAL_ADC_PollForConversion+0x154>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800356a:	697b      	ldr	r3, [r7, #20]
 800356c:	2b09      	cmp	r3, #9
 800356e:	d104      	bne.n	800357a <HAL_ADC_PollForConversion+0x15e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	61bb      	str	r3, [r7, #24]
 8003578:	e00d      	b.n	8003596 <HAL_ADC_PollForConversion+0x17a>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a12      	ldr	r2, [pc, #72]	@ (80035c8 <HAL_ADC_PollForConversion+0x1ac>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d002      	beq.n	800358a <HAL_ADC_PollForConversion+0x16e>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	e001      	b.n	800358e <HAL_ADC_PollForConversion+0x172>
 800358a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800358e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003596:	69fb      	ldr	r3, [r7, #28]
 8003598:	2b08      	cmp	r3, #8
 800359a:	d104      	bne.n	80035a6 <HAL_ADC_PollForConversion+0x18a>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2208      	movs	r2, #8
 80035a2:	601a      	str	r2, [r3, #0]
 80035a4:	e008      	b.n	80035b8 <HAL_ADC_PollForConversion+0x19c>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d103      	bne.n	80035b8 <HAL_ADC_PollForConversion+0x19c>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	220c      	movs	r2, #12
 80035b6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3720      	adds	r7, #32
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}
 80035c2:	bf00      	nop
 80035c4:	50000300 	.word	0x50000300
 80035c8:	50000100 	.word	0x50000100

080035cc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80035da:	4618      	mov	r0, r3
 80035dc:	370c      	adds	r7, #12
 80035de:	46bd      	mov	sp, r7
 80035e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e4:	4770      	bx	lr
	...

080035e8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b0b6      	sub	sp, #216	@ 0xd8
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
 80035f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035f2:	2300      	movs	r3, #0
 80035f4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80035f8:	2300      	movs	r3, #0
 80035fa:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003602:	2b01      	cmp	r3, #1
 8003604:	d101      	bne.n	800360a <HAL_ADC_ConfigChannel+0x22>
 8003606:	2302      	movs	r3, #2
 8003608:	e3c8      	b.n	8003d9c <HAL_ADC_ConfigChannel+0x7b4>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2201      	movs	r2, #1
 800360e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4618      	mov	r0, r3
 8003618:	f7ff fc99 	bl	8002f4e <LL_ADC_REG_IsConversionOngoing>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	f040 83ad 	bne.w	8003d7e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6818      	ldr	r0, [r3, #0]
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	6859      	ldr	r1, [r3, #4]
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	461a      	mov	r2, r3
 8003632:	f7ff fb6c 	bl	8002d0e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	4618      	mov	r0, r3
 800363c:	f7ff fc87 	bl	8002f4e <LL_ADC_REG_IsConversionOngoing>
 8003640:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4618      	mov	r0, r3
 800364a:	f7ff fc93 	bl	8002f74 <LL_ADC_INJ_IsConversionOngoing>
 800364e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003652:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003656:	2b00      	cmp	r3, #0
 8003658:	f040 81d9 	bne.w	8003a0e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800365c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003660:	2b00      	cmp	r3, #0
 8003662:	f040 81d4 	bne.w	8003a0e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800366e:	d10f      	bne.n	8003690 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6818      	ldr	r0, [r3, #0]
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2200      	movs	r2, #0
 800367a:	4619      	mov	r1, r3
 800367c:	f7ff fb73 	bl	8002d66 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003688:	4618      	mov	r0, r3
 800368a:	f7ff fb1a 	bl	8002cc2 <LL_ADC_SetSamplingTimeCommonConfig>
 800368e:	e00e      	b.n	80036ae <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6818      	ldr	r0, [r3, #0]
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	6819      	ldr	r1, [r3, #0]
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	461a      	mov	r2, r3
 800369e:	f7ff fb62 	bl	8002d66 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	2100      	movs	r1, #0
 80036a8:	4618      	mov	r0, r3
 80036aa:	f7ff fb0a 	bl	8002cc2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	695a      	ldr	r2, [r3, #20]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	08db      	lsrs	r3, r3, #3
 80036ba:	f003 0303 	and.w	r3, r3, #3
 80036be:	005b      	lsls	r3, r3, #1
 80036c0:	fa02 f303 	lsl.w	r3, r2, r3
 80036c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	691b      	ldr	r3, [r3, #16]
 80036cc:	2b04      	cmp	r3, #4
 80036ce:	d022      	beq.n	8003716 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6818      	ldr	r0, [r3, #0]
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	6919      	ldr	r1, [r3, #16]
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80036e0:	f7ff fa64 	bl	8002bac <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6818      	ldr	r0, [r3, #0]
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	6919      	ldr	r1, [r3, #16]
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	699b      	ldr	r3, [r3, #24]
 80036f0:	461a      	mov	r2, r3
 80036f2:	f7ff fab0 	bl	8002c56 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6818      	ldr	r0, [r3, #0]
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003702:	2b01      	cmp	r3, #1
 8003704:	d102      	bne.n	800370c <HAL_ADC_ConfigChannel+0x124>
 8003706:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800370a:	e000      	b.n	800370e <HAL_ADC_ConfigChannel+0x126>
 800370c:	2300      	movs	r3, #0
 800370e:	461a      	mov	r2, r3
 8003710:	f7ff fabc 	bl	8002c8c <LL_ADC_SetOffsetSaturation>
 8003714:	e17b      	b.n	8003a0e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	2100      	movs	r1, #0
 800371c:	4618      	mov	r0, r3
 800371e:	f7ff fa69 	bl	8002bf4 <LL_ADC_GetOffsetChannel>
 8003722:	4603      	mov	r3, r0
 8003724:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003728:	2b00      	cmp	r3, #0
 800372a:	d10a      	bne.n	8003742 <HAL_ADC_ConfigChannel+0x15a>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2100      	movs	r1, #0
 8003732:	4618      	mov	r0, r3
 8003734:	f7ff fa5e 	bl	8002bf4 <LL_ADC_GetOffsetChannel>
 8003738:	4603      	mov	r3, r0
 800373a:	0e9b      	lsrs	r3, r3, #26
 800373c:	f003 021f 	and.w	r2, r3, #31
 8003740:	e01e      	b.n	8003780 <HAL_ADC_ConfigChannel+0x198>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2100      	movs	r1, #0
 8003748:	4618      	mov	r0, r3
 800374a:	f7ff fa53 	bl	8002bf4 <LL_ADC_GetOffsetChannel>
 800374e:	4603      	mov	r3, r0
 8003750:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003754:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003758:	fa93 f3a3 	rbit	r3, r3
 800375c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003760:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003764:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003768:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d101      	bne.n	8003774 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8003770:	2320      	movs	r3, #32
 8003772:	e004      	b.n	800377e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8003774:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003778:	fab3 f383 	clz	r3, r3
 800377c:	b2db      	uxtb	r3, r3
 800377e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003788:	2b00      	cmp	r3, #0
 800378a:	d105      	bne.n	8003798 <HAL_ADC_ConfigChannel+0x1b0>
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	0e9b      	lsrs	r3, r3, #26
 8003792:	f003 031f 	and.w	r3, r3, #31
 8003796:	e018      	b.n	80037ca <HAL_ADC_ConfigChannel+0x1e2>
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037a0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80037a4:	fa93 f3a3 	rbit	r3, r3
 80037a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 80037ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80037b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 80037b4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d101      	bne.n	80037c0 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 80037bc:	2320      	movs	r3, #32
 80037be:	e004      	b.n	80037ca <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 80037c0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80037c4:	fab3 f383 	clz	r3, r3
 80037c8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d106      	bne.n	80037dc <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2200      	movs	r2, #0
 80037d4:	2100      	movs	r1, #0
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7ff fa22 	bl	8002c20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2101      	movs	r1, #1
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7ff fa06 	bl	8002bf4 <LL_ADC_GetOffsetChannel>
 80037e8:	4603      	mov	r3, r0
 80037ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d10a      	bne.n	8003808 <HAL_ADC_ConfigChannel+0x220>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	2101      	movs	r1, #1
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7ff f9fb 	bl	8002bf4 <LL_ADC_GetOffsetChannel>
 80037fe:	4603      	mov	r3, r0
 8003800:	0e9b      	lsrs	r3, r3, #26
 8003802:	f003 021f 	and.w	r2, r3, #31
 8003806:	e01e      	b.n	8003846 <HAL_ADC_ConfigChannel+0x25e>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	2101      	movs	r1, #1
 800380e:	4618      	mov	r0, r3
 8003810:	f7ff f9f0 	bl	8002bf4 <LL_ADC_GetOffsetChannel>
 8003814:	4603      	mov	r3, r0
 8003816:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800381a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800381e:	fa93 f3a3 	rbit	r3, r3
 8003822:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003826:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800382a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800382e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8003836:	2320      	movs	r3, #32
 8003838:	e004      	b.n	8003844 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 800383a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800383e:	fab3 f383 	clz	r3, r3
 8003842:	b2db      	uxtb	r3, r3
 8003844:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800384e:	2b00      	cmp	r3, #0
 8003850:	d105      	bne.n	800385e <HAL_ADC_ConfigChannel+0x276>
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	0e9b      	lsrs	r3, r3, #26
 8003858:	f003 031f 	and.w	r3, r3, #31
 800385c:	e018      	b.n	8003890 <HAL_ADC_ConfigChannel+0x2a8>
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003866:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800386a:	fa93 f3a3 	rbit	r3, r3
 800386e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003872:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003876:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800387a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800387e:	2b00      	cmp	r3, #0
 8003880:	d101      	bne.n	8003886 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003882:	2320      	movs	r3, #32
 8003884:	e004      	b.n	8003890 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8003886:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800388a:	fab3 f383 	clz	r3, r3
 800388e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003890:	429a      	cmp	r2, r3
 8003892:	d106      	bne.n	80038a2 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	2200      	movs	r2, #0
 800389a:	2101      	movs	r1, #1
 800389c:	4618      	mov	r0, r3
 800389e:	f7ff f9bf 	bl	8002c20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	2102      	movs	r1, #2
 80038a8:	4618      	mov	r0, r3
 80038aa:	f7ff f9a3 	bl	8002bf4 <LL_ADC_GetOffsetChannel>
 80038ae:	4603      	mov	r3, r0
 80038b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d10a      	bne.n	80038ce <HAL_ADC_ConfigChannel+0x2e6>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2102      	movs	r1, #2
 80038be:	4618      	mov	r0, r3
 80038c0:	f7ff f998 	bl	8002bf4 <LL_ADC_GetOffsetChannel>
 80038c4:	4603      	mov	r3, r0
 80038c6:	0e9b      	lsrs	r3, r3, #26
 80038c8:	f003 021f 	and.w	r2, r3, #31
 80038cc:	e01e      	b.n	800390c <HAL_ADC_ConfigChannel+0x324>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	2102      	movs	r1, #2
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7ff f98d 	bl	8002bf4 <LL_ADC_GetOffsetChannel>
 80038da:	4603      	mov	r3, r0
 80038dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80038e4:	fa93 f3a3 	rbit	r3, r3
 80038e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80038ec:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80038f0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80038f4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d101      	bne.n	8003900 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 80038fc:	2320      	movs	r3, #32
 80038fe:	e004      	b.n	800390a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8003900:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003904:	fab3 f383 	clz	r3, r3
 8003908:	b2db      	uxtb	r3, r3
 800390a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003914:	2b00      	cmp	r3, #0
 8003916:	d105      	bne.n	8003924 <HAL_ADC_ConfigChannel+0x33c>
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	0e9b      	lsrs	r3, r3, #26
 800391e:	f003 031f 	and.w	r3, r3, #31
 8003922:	e016      	b.n	8003952 <HAL_ADC_ConfigChannel+0x36a>
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800392c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003930:	fa93 f3a3 	rbit	r3, r3
 8003934:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8003936:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003938:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800393c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003940:	2b00      	cmp	r3, #0
 8003942:	d101      	bne.n	8003948 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8003944:	2320      	movs	r3, #32
 8003946:	e004      	b.n	8003952 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8003948:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800394c:	fab3 f383 	clz	r3, r3
 8003950:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003952:	429a      	cmp	r2, r3
 8003954:	d106      	bne.n	8003964 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	2200      	movs	r2, #0
 800395c:	2102      	movs	r1, #2
 800395e:	4618      	mov	r0, r3
 8003960:	f7ff f95e 	bl	8002c20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2103      	movs	r1, #3
 800396a:	4618      	mov	r0, r3
 800396c:	f7ff f942 	bl	8002bf4 <LL_ADC_GetOffsetChannel>
 8003970:	4603      	mov	r3, r0
 8003972:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003976:	2b00      	cmp	r3, #0
 8003978:	d10a      	bne.n	8003990 <HAL_ADC_ConfigChannel+0x3a8>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2103      	movs	r1, #3
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff f937 	bl	8002bf4 <LL_ADC_GetOffsetChannel>
 8003986:	4603      	mov	r3, r0
 8003988:	0e9b      	lsrs	r3, r3, #26
 800398a:	f003 021f 	and.w	r2, r3, #31
 800398e:	e017      	b.n	80039c0 <HAL_ADC_ConfigChannel+0x3d8>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	2103      	movs	r1, #3
 8003996:	4618      	mov	r0, r3
 8003998:	f7ff f92c 	bl	8002bf4 <LL_ADC_GetOffsetChannel>
 800399c:	4603      	mov	r3, r0
 800399e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80039a2:	fa93 f3a3 	rbit	r3, r3
 80039a6:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80039a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80039aa:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80039ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d101      	bne.n	80039b6 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80039b2:	2320      	movs	r3, #32
 80039b4:	e003      	b.n	80039be <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80039b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80039b8:	fab3 f383 	clz	r3, r3
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d105      	bne.n	80039d8 <HAL_ADC_ConfigChannel+0x3f0>
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	0e9b      	lsrs	r3, r3, #26
 80039d2:	f003 031f 	and.w	r3, r3, #31
 80039d6:	e011      	b.n	80039fc <HAL_ADC_ConfigChannel+0x414>
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039de:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80039e0:	fa93 f3a3 	rbit	r3, r3
 80039e4:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80039e6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80039e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80039ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d101      	bne.n	80039f4 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80039f0:	2320      	movs	r3, #32
 80039f2:	e003      	b.n	80039fc <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80039f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80039f6:	fab3 f383 	clz	r3, r3
 80039fa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80039fc:	429a      	cmp	r2, r3
 80039fe:	d106      	bne.n	8003a0e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2200      	movs	r2, #0
 8003a06:	2103      	movs	r1, #3
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f7ff f909 	bl	8002c20 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7ff fa74 	bl	8002f00 <LL_ADC_IsEnabled>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	f040 8140 	bne.w	8003ca0 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6818      	ldr	r0, [r3, #0]
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	6819      	ldr	r1, [r3, #0]
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	f7ff f9c5 	bl	8002dbc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	4a8f      	ldr	r2, [pc, #572]	@ (8003c74 <HAL_ADC_ConfigChannel+0x68c>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	f040 8131 	bne.w	8003ca0 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d10b      	bne.n	8003a66 <HAL_ADC_ConfigChannel+0x47e>
 8003a4e:	683b      	ldr	r3, [r7, #0]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	0e9b      	lsrs	r3, r3, #26
 8003a54:	3301      	adds	r3, #1
 8003a56:	f003 031f 	and.w	r3, r3, #31
 8003a5a:	2b09      	cmp	r3, #9
 8003a5c:	bf94      	ite	ls
 8003a5e:	2301      	movls	r3, #1
 8003a60:	2300      	movhi	r3, #0
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	e019      	b.n	8003a9a <HAL_ADC_ConfigChannel+0x4b2>
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a6c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a6e:	fa93 f3a3 	rbit	r3, r3
 8003a72:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003a74:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a76:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003a78:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d101      	bne.n	8003a82 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003a7e:	2320      	movs	r3, #32
 8003a80:	e003      	b.n	8003a8a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003a82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a84:	fab3 f383 	clz	r3, r3
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	f003 031f 	and.w	r3, r3, #31
 8003a90:	2b09      	cmp	r3, #9
 8003a92:	bf94      	ite	ls
 8003a94:	2301      	movls	r3, #1
 8003a96:	2300      	movhi	r3, #0
 8003a98:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d079      	beq.n	8003b92 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d107      	bne.n	8003aba <HAL_ADC_ConfigChannel+0x4d2>
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	0e9b      	lsrs	r3, r3, #26
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	069b      	lsls	r3, r3, #26
 8003ab4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ab8:	e015      	b.n	8003ae6 <HAL_ADC_ConfigChannel+0x4fe>
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ac2:	fa93 f3a3 	rbit	r3, r3
 8003ac6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003ac8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003aca:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8003acc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003ad2:	2320      	movs	r3, #32
 8003ad4:	e003      	b.n	8003ade <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003ad6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ad8:	fab3 f383 	clz	r3, r3
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	3301      	adds	r3, #1
 8003ae0:	069b      	lsls	r3, r3, #26
 8003ae2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d109      	bne.n	8003b06 <HAL_ADC_ConfigChannel+0x51e>
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	0e9b      	lsrs	r3, r3, #26
 8003af8:	3301      	adds	r3, #1
 8003afa:	f003 031f 	and.w	r3, r3, #31
 8003afe:	2101      	movs	r1, #1
 8003b00:	fa01 f303 	lsl.w	r3, r1, r3
 8003b04:	e017      	b.n	8003b36 <HAL_ADC_ConfigChannel+0x54e>
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b0e:	fa93 f3a3 	rbit	r3, r3
 8003b12:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003b14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b16:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8003b18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d101      	bne.n	8003b22 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8003b1e:	2320      	movs	r3, #32
 8003b20:	e003      	b.n	8003b2a <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8003b22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b24:	fab3 f383 	clz	r3, r3
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	3301      	adds	r3, #1
 8003b2c:	f003 031f 	and.w	r3, r3, #31
 8003b30:	2101      	movs	r1, #1
 8003b32:	fa01 f303 	lsl.w	r3, r1, r3
 8003b36:	ea42 0103 	orr.w	r1, r2, r3
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d10a      	bne.n	8003b5c <HAL_ADC_ConfigChannel+0x574>
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	0e9b      	lsrs	r3, r3, #26
 8003b4c:	3301      	adds	r3, #1
 8003b4e:	f003 021f 	and.w	r2, r3, #31
 8003b52:	4613      	mov	r3, r2
 8003b54:	005b      	lsls	r3, r3, #1
 8003b56:	4413      	add	r3, r2
 8003b58:	051b      	lsls	r3, r3, #20
 8003b5a:	e018      	b.n	8003b8e <HAL_ADC_ConfigChannel+0x5a6>
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b64:	fa93 f3a3 	rbit	r3, r3
 8003b68:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003b6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8003b6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d101      	bne.n	8003b78 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003b74:	2320      	movs	r3, #32
 8003b76:	e003      	b.n	8003b80 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003b78:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b7a:	fab3 f383 	clz	r3, r3
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	3301      	adds	r3, #1
 8003b82:	f003 021f 	and.w	r2, r3, #31
 8003b86:	4613      	mov	r3, r2
 8003b88:	005b      	lsls	r3, r3, #1
 8003b8a:	4413      	add	r3, r2
 8003b8c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b8e:	430b      	orrs	r3, r1
 8003b90:	e081      	b.n	8003c96 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d107      	bne.n	8003bae <HAL_ADC_ConfigChannel+0x5c6>
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	0e9b      	lsrs	r3, r3, #26
 8003ba4:	3301      	adds	r3, #1
 8003ba6:	069b      	lsls	r3, r3, #26
 8003ba8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003bac:	e015      	b.n	8003bda <HAL_ADC_ConfigChannel+0x5f2>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bb6:	fa93 f3a3 	rbit	r3, r3
 8003bba:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bbe:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d101      	bne.n	8003bca <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003bc6:	2320      	movs	r3, #32
 8003bc8:	e003      	b.n	8003bd2 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8003bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bcc:	fab3 f383 	clz	r3, r3
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	3301      	adds	r3, #1
 8003bd4:	069b      	lsls	r3, r3, #26
 8003bd6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d109      	bne.n	8003bfa <HAL_ADC_ConfigChannel+0x612>
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	0e9b      	lsrs	r3, r3, #26
 8003bec:	3301      	adds	r3, #1
 8003bee:	f003 031f 	and.w	r3, r3, #31
 8003bf2:	2101      	movs	r1, #1
 8003bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8003bf8:	e017      	b.n	8003c2a <HAL_ADC_ConfigChannel+0x642>
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c00:	6a3b      	ldr	r3, [r7, #32]
 8003c02:	fa93 f3a3 	rbit	r3, r3
 8003c06:	61fb      	str	r3, [r7, #28]
  return result;
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d101      	bne.n	8003c16 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8003c12:	2320      	movs	r3, #32
 8003c14:	e003      	b.n	8003c1e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8003c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c18:	fab3 f383 	clz	r3, r3
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	3301      	adds	r3, #1
 8003c20:	f003 031f 	and.w	r3, r3, #31
 8003c24:	2101      	movs	r1, #1
 8003c26:	fa01 f303 	lsl.w	r3, r1, r3
 8003c2a:	ea42 0103 	orr.w	r1, r2, r3
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10d      	bne.n	8003c56 <HAL_ADC_ConfigChannel+0x66e>
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	0e9b      	lsrs	r3, r3, #26
 8003c40:	3301      	adds	r3, #1
 8003c42:	f003 021f 	and.w	r2, r3, #31
 8003c46:	4613      	mov	r3, r2
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	4413      	add	r3, r2
 8003c4c:	3b1e      	subs	r3, #30
 8003c4e:	051b      	lsls	r3, r3, #20
 8003c50:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003c54:	e01e      	b.n	8003c94 <HAL_ADC_ConfigChannel+0x6ac>
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	fa93 f3a3 	rbit	r3, r3
 8003c62:	613b      	str	r3, [r7, #16]
  return result;
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003c68:	69bb      	ldr	r3, [r7, #24]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d104      	bne.n	8003c78 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003c6e:	2320      	movs	r3, #32
 8003c70:	e006      	b.n	8003c80 <HAL_ADC_ConfigChannel+0x698>
 8003c72:	bf00      	nop
 8003c74:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	fab3 f383 	clz	r3, r3
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	3301      	adds	r3, #1
 8003c82:	f003 021f 	and.w	r2, r3, #31
 8003c86:	4613      	mov	r3, r2
 8003c88:	005b      	lsls	r3, r3, #1
 8003c8a:	4413      	add	r3, r2
 8003c8c:	3b1e      	subs	r3, #30
 8003c8e:	051b      	lsls	r3, r3, #20
 8003c90:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c94:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003c96:	683a      	ldr	r2, [r7, #0]
 8003c98:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c9a:	4619      	mov	r1, r3
 8003c9c:	f7ff f863 	bl	8002d66 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	4b3f      	ldr	r3, [pc, #252]	@ (8003da4 <HAL_ADC_ConfigChannel+0x7bc>)
 8003ca6:	4013      	ands	r3, r2
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d071      	beq.n	8003d90 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003cac:	483e      	ldr	r0, [pc, #248]	@ (8003da8 <HAL_ADC_ConfigChannel+0x7c0>)
 8003cae:	f7fe ff6f 	bl	8002b90 <LL_ADC_GetCommonPathInternalCh>
 8003cb2:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a3c      	ldr	r2, [pc, #240]	@ (8003dac <HAL_ADC_ConfigChannel+0x7c4>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d004      	beq.n	8003cca <HAL_ADC_ConfigChannel+0x6e2>
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a3a      	ldr	r2, [pc, #232]	@ (8003db0 <HAL_ADC_ConfigChannel+0x7c8>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d127      	bne.n	8003d1a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003cca:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003cce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d121      	bne.n	8003d1a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003cde:	d157      	bne.n	8003d90 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ce0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003ce4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003ce8:	4619      	mov	r1, r3
 8003cea:	482f      	ldr	r0, [pc, #188]	@ (8003da8 <HAL_ADC_ConfigChannel+0x7c0>)
 8003cec:	f7fe ff3d 	bl	8002b6a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003cf0:	4b30      	ldr	r3, [pc, #192]	@ (8003db4 <HAL_ADC_ConfigChannel+0x7cc>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	099b      	lsrs	r3, r3, #6
 8003cf6:	4a30      	ldr	r2, [pc, #192]	@ (8003db8 <HAL_ADC_ConfigChannel+0x7d0>)
 8003cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8003cfc:	099b      	lsrs	r3, r3, #6
 8003cfe:	1c5a      	adds	r2, r3, #1
 8003d00:	4613      	mov	r3, r2
 8003d02:	005b      	lsls	r3, r3, #1
 8003d04:	4413      	add	r3, r2
 8003d06:	009b      	lsls	r3, r3, #2
 8003d08:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003d0a:	e002      	b.n	8003d12 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	3b01      	subs	r3, #1
 8003d10:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d1f9      	bne.n	8003d0c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003d18:	e03a      	b.n	8003d90 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a27      	ldr	r2, [pc, #156]	@ (8003dbc <HAL_ADC_ConfigChannel+0x7d4>)
 8003d20:	4293      	cmp	r3, r2
 8003d22:	d113      	bne.n	8003d4c <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003d24:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d28:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d10d      	bne.n	8003d4c <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a22      	ldr	r2, [pc, #136]	@ (8003dc0 <HAL_ADC_ConfigChannel+0x7d8>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d02a      	beq.n	8003d90 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d3a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d42:	4619      	mov	r1, r3
 8003d44:	4818      	ldr	r0, [pc, #96]	@ (8003da8 <HAL_ADC_ConfigChannel+0x7c0>)
 8003d46:	f7fe ff10 	bl	8002b6a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003d4a:	e021      	b.n	8003d90 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a1c      	ldr	r2, [pc, #112]	@ (8003dc4 <HAL_ADC_ConfigChannel+0x7dc>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d11c      	bne.n	8003d90 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003d56:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d116      	bne.n	8003d90 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a16      	ldr	r2, [pc, #88]	@ (8003dc0 <HAL_ADC_ConfigChannel+0x7d8>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d011      	beq.n	8003d90 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d6c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003d70:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003d74:	4619      	mov	r1, r3
 8003d76:	480c      	ldr	r0, [pc, #48]	@ (8003da8 <HAL_ADC_ConfigChannel+0x7c0>)
 8003d78:	f7fe fef7 	bl	8002b6a <LL_ADC_SetCommonPathInternalCh>
 8003d7c:	e008      	b.n	8003d90 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d82:	f043 0220 	orr.w	r2, r3, #32
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003d98:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	37d8      	adds	r7, #216	@ 0xd8
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	80080000 	.word	0x80080000
 8003da8:	50000300 	.word	0x50000300
 8003dac:	c3210000 	.word	0xc3210000
 8003db0:	90c00010 	.word	0x90c00010
 8003db4:	2000000c 	.word	0x2000000c
 8003db8:	053e2d63 	.word	0x053e2d63
 8003dbc:	c7520000 	.word	0xc7520000
 8003dc0:	50000100 	.word	0x50000100
 8003dc4:	cb840000 	.word	0xcb840000

08003dc8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b084      	sub	sp, #16
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f7ff f891 	bl	8002f00 <LL_ADC_IsEnabled>
 8003dde:	4603      	mov	r3, r0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d169      	bne.n	8003eb8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	689a      	ldr	r2, [r3, #8]
 8003dea:	4b36      	ldr	r3, [pc, #216]	@ (8003ec4 <ADC_Enable+0xfc>)
 8003dec:	4013      	ands	r3, r2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d00d      	beq.n	8003e0e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003df6:	f043 0210 	orr.w	r2, r3, #16
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e02:	f043 0201 	orr.w	r2, r3, #1
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e055      	b.n	8003eba <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7ff f860 	bl	8002ed8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003e18:	482b      	ldr	r0, [pc, #172]	@ (8003ec8 <ADC_Enable+0x100>)
 8003e1a:	f7fe feb9 	bl	8002b90 <LL_ADC_GetCommonPathInternalCh>
 8003e1e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003e20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d013      	beq.n	8003e50 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e28:	4b28      	ldr	r3, [pc, #160]	@ (8003ecc <ADC_Enable+0x104>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	099b      	lsrs	r3, r3, #6
 8003e2e:	4a28      	ldr	r2, [pc, #160]	@ (8003ed0 <ADC_Enable+0x108>)
 8003e30:	fba2 2303 	umull	r2, r3, r2, r3
 8003e34:	099b      	lsrs	r3, r3, #6
 8003e36:	1c5a      	adds	r2, r3, #1
 8003e38:	4613      	mov	r3, r2
 8003e3a:	005b      	lsls	r3, r3, #1
 8003e3c:	4413      	add	r3, r2
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003e42:	e002      	b.n	8003e4a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	3b01      	subs	r3, #1
 8003e48:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d1f9      	bne.n	8003e44 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003e50:	f7fe fe4a 	bl	8002ae8 <HAL_GetTick>
 8003e54:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e56:	e028      	b.n	8003eaa <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7ff f84f 	bl	8002f00 <LL_ADC_IsEnabled>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d104      	bne.n	8003e72 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7ff f833 	bl	8002ed8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003e72:	f7fe fe39 	bl	8002ae8 <HAL_GetTick>
 8003e76:	4602      	mov	r2, r0
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	1ad3      	subs	r3, r2, r3
 8003e7c:	2b02      	cmp	r3, #2
 8003e7e:	d914      	bls.n	8003eaa <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0301 	and.w	r3, r3, #1
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d00d      	beq.n	8003eaa <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e92:	f043 0210 	orr.w	r2, r3, #16
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e9e:	f043 0201 	orr.w	r2, r3, #1
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e007      	b.n	8003eba <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0301 	and.w	r3, r3, #1
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d1cf      	bne.n	8003e58 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003eb8:	2300      	movs	r3, #0
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	3710      	adds	r7, #16
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bd80      	pop	{r7, pc}
 8003ec2:	bf00      	nop
 8003ec4:	8000003f 	.word	0x8000003f
 8003ec8:	50000300 	.word	0x50000300
 8003ecc:	2000000c 	.word	0x2000000c
 8003ed0:	053e2d63 	.word	0x053e2d63

08003ed4 <LL_ADC_IsEnabled>:
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b083      	sub	sp, #12
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f003 0301 	and.w	r3, r3, #1
 8003ee4:	2b01      	cmp	r3, #1
 8003ee6:	d101      	bne.n	8003eec <LL_ADC_IsEnabled+0x18>
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e000      	b.n	8003eee <LL_ADC_IsEnabled+0x1a>
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	370c      	adds	r7, #12
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr

08003efa <LL_ADC_REG_IsConversionOngoing>:
{
 8003efa:	b480      	push	{r7}
 8003efc:	b083      	sub	sp, #12
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f003 0304 	and.w	r3, r3, #4
 8003f0a:	2b04      	cmp	r3, #4
 8003f0c:	d101      	bne.n	8003f12 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e000      	b.n	8003f14 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003f12:	2300      	movs	r3, #0
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003f20:	b590      	push	{r4, r7, lr}
 8003f22:	b0a1      	sub	sp, #132	@ 0x84
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003f36:	2b01      	cmp	r3, #1
 8003f38:	d101      	bne.n	8003f3e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003f3a:	2302      	movs	r3, #2
 8003f3c:	e08b      	b.n	8004056 <HAL_ADCEx_MultiModeConfigChannel+0x136>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2201      	movs	r2, #1
 8003f42:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003f46:	2300      	movs	r3, #0
 8003f48:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f56:	d102      	bne.n	8003f5e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003f58:	4b41      	ldr	r3, [pc, #260]	@ (8004060 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003f5a:	60bb      	str	r3, [r7, #8]
 8003f5c:	e001      	b.n	8003f62 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003f5e:	2300      	movs	r3, #0
 8003f60:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003f62:	68bb      	ldr	r3, [r7, #8]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d10b      	bne.n	8003f80 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f6c:	f043 0220 	orr.w	r2, r3, #32
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e06a      	b.n	8004056 <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7ff ffb9 	bl	8003efa <LL_ADC_REG_IsConversionOngoing>
 8003f88:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4618      	mov	r0, r3
 8003f90:	f7ff ffb3 	bl	8003efa <LL_ADC_REG_IsConversionOngoing>
 8003f94:	4603      	mov	r3, r0
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d14c      	bne.n	8004034 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003f9a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d149      	bne.n	8004034 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003fa0:	4b30      	ldr	r3, [pc, #192]	@ (8004064 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003fa2:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d028      	beq.n	8003ffe <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003fac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003fae:	689b      	ldr	r3, [r3, #8]
 8003fb0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	6859      	ldr	r1, [r3, #4]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003fbe:	035b      	lsls	r3, r3, #13
 8003fc0:	430b      	orrs	r3, r1
 8003fc2:	431a      	orrs	r2, r3
 8003fc4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003fc6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003fc8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003fcc:	f7ff ff82 	bl	8003ed4 <LL_ADC_IsEnabled>
 8003fd0:	4604      	mov	r4, r0
 8003fd2:	4823      	ldr	r0, [pc, #140]	@ (8004060 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003fd4:	f7ff ff7e 	bl	8003ed4 <LL_ADC_IsEnabled>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	4323      	orrs	r3, r4
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d133      	bne.n	8004048 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003fe0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003fe8:	f023 030f 	bic.w	r3, r3, #15
 8003fec:	683a      	ldr	r2, [r7, #0]
 8003fee:	6811      	ldr	r1, [r2, #0]
 8003ff0:	683a      	ldr	r2, [r7, #0]
 8003ff2:	6892      	ldr	r2, [r2, #8]
 8003ff4:	430a      	orrs	r2, r1
 8003ff6:	431a      	orrs	r2, r3
 8003ff8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ffa:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003ffc:	e024      	b.n	8004048 <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003ffe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004006:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004008:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800400a:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800400e:	f7ff ff61 	bl	8003ed4 <LL_ADC_IsEnabled>
 8004012:	4604      	mov	r4, r0
 8004014:	4812      	ldr	r0, [pc, #72]	@ (8004060 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8004016:	f7ff ff5d 	bl	8003ed4 <LL_ADC_IsEnabled>
 800401a:	4603      	mov	r3, r0
 800401c:	4323      	orrs	r3, r4
 800401e:	2b00      	cmp	r3, #0
 8004020:	d112      	bne.n	8004048 <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004022:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800402a:	f023 030f 	bic.w	r3, r3, #15
 800402e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8004030:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004032:	e009      	b.n	8004048 <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004038:	f043 0220 	orr.w	r2, r3, #32
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8004046:	e000      	b.n	800404a <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8004048:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8004052:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8004056:	4618      	mov	r0, r3
 8004058:	3784      	adds	r7, #132	@ 0x84
 800405a:	46bd      	mov	sp, r7
 800405c:	bd90      	pop	{r4, r7, pc}
 800405e:	bf00      	nop
 8004060:	50000100 	.word	0x50000100
 8004064:	50000300 	.word	0x50000300

08004068 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004068:	b480      	push	{r7}
 800406a:	b085      	sub	sp, #20
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f003 0307 	and.w	r3, r3, #7
 8004076:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004078:	4b0c      	ldr	r3, [pc, #48]	@ (80040ac <__NVIC_SetPriorityGrouping+0x44>)
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800407e:	68ba      	ldr	r2, [r7, #8]
 8004080:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004084:	4013      	ands	r3, r2
 8004086:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004090:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004094:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004098:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800409a:	4a04      	ldr	r2, [pc, #16]	@ (80040ac <__NVIC_SetPriorityGrouping+0x44>)
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	60d3      	str	r3, [r2, #12]
}
 80040a0:	bf00      	nop
 80040a2:	3714      	adds	r7, #20
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr
 80040ac:	e000ed00 	.word	0xe000ed00

080040b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80040b0:	b480      	push	{r7}
 80040b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040b4:	4b04      	ldr	r3, [pc, #16]	@ (80040c8 <__NVIC_GetPriorityGrouping+0x18>)
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	0a1b      	lsrs	r3, r3, #8
 80040ba:	f003 0307 	and.w	r3, r3, #7
}
 80040be:	4618      	mov	r0, r3
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr
 80040c8:	e000ed00 	.word	0xe000ed00

080040cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	4603      	mov	r3, r0
 80040d4:	6039      	str	r1, [r7, #0]
 80040d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	db0a      	blt.n	80040f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	b2da      	uxtb	r2, r3
 80040e4:	490c      	ldr	r1, [pc, #48]	@ (8004118 <__NVIC_SetPriority+0x4c>)
 80040e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040ea:	0112      	lsls	r2, r2, #4
 80040ec:	b2d2      	uxtb	r2, r2
 80040ee:	440b      	add	r3, r1
 80040f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040f4:	e00a      	b.n	800410c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	b2da      	uxtb	r2, r3
 80040fa:	4908      	ldr	r1, [pc, #32]	@ (800411c <__NVIC_SetPriority+0x50>)
 80040fc:	79fb      	ldrb	r3, [r7, #7]
 80040fe:	f003 030f 	and.w	r3, r3, #15
 8004102:	3b04      	subs	r3, #4
 8004104:	0112      	lsls	r2, r2, #4
 8004106:	b2d2      	uxtb	r2, r2
 8004108:	440b      	add	r3, r1
 800410a:	761a      	strb	r2, [r3, #24]
}
 800410c:	bf00      	nop
 800410e:	370c      	adds	r7, #12
 8004110:	46bd      	mov	sp, r7
 8004112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004116:	4770      	bx	lr
 8004118:	e000e100 	.word	0xe000e100
 800411c:	e000ed00 	.word	0xe000ed00

08004120 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004120:	b480      	push	{r7}
 8004122:	b089      	sub	sp, #36	@ 0x24
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f003 0307 	and.w	r3, r3, #7
 8004132:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004134:	69fb      	ldr	r3, [r7, #28]
 8004136:	f1c3 0307 	rsb	r3, r3, #7
 800413a:	2b04      	cmp	r3, #4
 800413c:	bf28      	it	cs
 800413e:	2304      	movcs	r3, #4
 8004140:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004142:	69fb      	ldr	r3, [r7, #28]
 8004144:	3304      	adds	r3, #4
 8004146:	2b06      	cmp	r3, #6
 8004148:	d902      	bls.n	8004150 <NVIC_EncodePriority+0x30>
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	3b03      	subs	r3, #3
 800414e:	e000      	b.n	8004152 <NVIC_EncodePriority+0x32>
 8004150:	2300      	movs	r3, #0
 8004152:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004154:	f04f 32ff 	mov.w	r2, #4294967295
 8004158:	69bb      	ldr	r3, [r7, #24]
 800415a:	fa02 f303 	lsl.w	r3, r2, r3
 800415e:	43da      	mvns	r2, r3
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	401a      	ands	r2, r3
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004168:	f04f 31ff 	mov.w	r1, #4294967295
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	fa01 f303 	lsl.w	r3, r1, r3
 8004172:	43d9      	mvns	r1, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004178:	4313      	orrs	r3, r2
         );
}
 800417a:	4618      	mov	r0, r3
 800417c:	3724      	adds	r7, #36	@ 0x24
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
	...

08004188 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	3b01      	subs	r3, #1
 8004194:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004198:	d301      	bcc.n	800419e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800419a:	2301      	movs	r3, #1
 800419c:	e00f      	b.n	80041be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800419e:	4a0a      	ldr	r2, [pc, #40]	@ (80041c8 <SysTick_Config+0x40>)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	3b01      	subs	r3, #1
 80041a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80041a6:	210f      	movs	r1, #15
 80041a8:	f04f 30ff 	mov.w	r0, #4294967295
 80041ac:	f7ff ff8e 	bl	80040cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80041b0:	4b05      	ldr	r3, [pc, #20]	@ (80041c8 <SysTick_Config+0x40>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041b6:	4b04      	ldr	r3, [pc, #16]	@ (80041c8 <SysTick_Config+0x40>)
 80041b8:	2207      	movs	r2, #7
 80041ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80041bc:	2300      	movs	r3, #0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3708      	adds	r7, #8
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	bf00      	nop
 80041c8:	e000e010 	.word	0xe000e010

080041cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f7ff ff47 	bl	8004068 <__NVIC_SetPriorityGrouping>
}
 80041da:	bf00      	nop
 80041dc:	3708      	adds	r7, #8
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}

080041e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041e2:	b580      	push	{r7, lr}
 80041e4:	b086      	sub	sp, #24
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	4603      	mov	r3, r0
 80041ea:	60b9      	str	r1, [r7, #8]
 80041ec:	607a      	str	r2, [r7, #4]
 80041ee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80041f0:	f7ff ff5e 	bl	80040b0 <__NVIC_GetPriorityGrouping>
 80041f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	68b9      	ldr	r1, [r7, #8]
 80041fa:	6978      	ldr	r0, [r7, #20]
 80041fc:	f7ff ff90 	bl	8004120 <NVIC_EncodePriority>
 8004200:	4602      	mov	r2, r0
 8004202:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004206:	4611      	mov	r1, r2
 8004208:	4618      	mov	r0, r3
 800420a:	f7ff ff5f 	bl	80040cc <__NVIC_SetPriority>
}
 800420e:	bf00      	nop
 8004210:	3718      	adds	r7, #24
 8004212:	46bd      	mov	sp, r7
 8004214:	bd80      	pop	{r7, pc}

08004216 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004216:	b580      	push	{r7, lr}
 8004218:	b082      	sub	sp, #8
 800421a:	af00      	add	r7, sp, #0
 800421c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f7ff ffb2 	bl	8004188 <SysTick_Config>
 8004224:	4603      	mov	r3, r0
}
 8004226:	4618      	mov	r0, r3
 8004228:	3708      	adds	r7, #8
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}
	...

08004230 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004230:	b480      	push	{r7}
 8004232:	b087      	sub	sp, #28
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800423a:	2300      	movs	r3, #0
 800423c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800423e:	e15a      	b.n	80044f6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	2101      	movs	r1, #1
 8004246:	697b      	ldr	r3, [r7, #20]
 8004248:	fa01 f303 	lsl.w	r3, r1, r3
 800424c:	4013      	ands	r3, r2
 800424e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2b00      	cmp	r3, #0
 8004254:	f000 814c 	beq.w	80044f0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	f003 0303 	and.w	r3, r3, #3
 8004260:	2b01      	cmp	r3, #1
 8004262:	d005      	beq.n	8004270 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	685b      	ldr	r3, [r3, #4]
 8004268:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800426c:	2b02      	cmp	r3, #2
 800426e:	d130      	bne.n	80042d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	005b      	lsls	r3, r3, #1
 800427a:	2203      	movs	r2, #3
 800427c:	fa02 f303 	lsl.w	r3, r2, r3
 8004280:	43db      	mvns	r3, r3
 8004282:	693a      	ldr	r2, [r7, #16]
 8004284:	4013      	ands	r3, r2
 8004286:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	68da      	ldr	r2, [r3, #12]
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	005b      	lsls	r3, r3, #1
 8004290:	fa02 f303 	lsl.w	r3, r2, r3
 8004294:	693a      	ldr	r2, [r7, #16]
 8004296:	4313      	orrs	r3, r2
 8004298:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	693a      	ldr	r2, [r7, #16]
 800429e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80042a6:	2201      	movs	r2, #1
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	fa02 f303 	lsl.w	r3, r2, r3
 80042ae:	43db      	mvns	r3, r3
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	4013      	ands	r3, r2
 80042b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	091b      	lsrs	r3, r3, #4
 80042bc:	f003 0201 	and.w	r2, r3, #1
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	fa02 f303 	lsl.w	r3, r2, r3
 80042c6:	693a      	ldr	r2, [r7, #16]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f003 0303 	and.w	r3, r3, #3
 80042da:	2b03      	cmp	r3, #3
 80042dc:	d017      	beq.n	800430e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	68db      	ldr	r3, [r3, #12]
 80042e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	005b      	lsls	r3, r3, #1
 80042e8:	2203      	movs	r2, #3
 80042ea:	fa02 f303 	lsl.w	r3, r2, r3
 80042ee:	43db      	mvns	r3, r3
 80042f0:	693a      	ldr	r2, [r7, #16]
 80042f2:	4013      	ands	r3, r2
 80042f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	689a      	ldr	r2, [r3, #8]
 80042fa:	697b      	ldr	r3, [r7, #20]
 80042fc:	005b      	lsls	r3, r3, #1
 80042fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004302:	693a      	ldr	r2, [r7, #16]
 8004304:	4313      	orrs	r3, r2
 8004306:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	693a      	ldr	r2, [r7, #16]
 800430c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f003 0303 	and.w	r3, r3, #3
 8004316:	2b02      	cmp	r3, #2
 8004318:	d123      	bne.n	8004362 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	08da      	lsrs	r2, r3, #3
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	3208      	adds	r2, #8
 8004322:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004326:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	f003 0307 	and.w	r3, r3, #7
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	220f      	movs	r2, #15
 8004332:	fa02 f303 	lsl.w	r3, r2, r3
 8004336:	43db      	mvns	r3, r3
 8004338:	693a      	ldr	r2, [r7, #16]
 800433a:	4013      	ands	r3, r2
 800433c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	691a      	ldr	r2, [r3, #16]
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	f003 0307 	and.w	r3, r3, #7
 8004348:	009b      	lsls	r3, r3, #2
 800434a:	fa02 f303 	lsl.w	r3, r2, r3
 800434e:	693a      	ldr	r2, [r7, #16]
 8004350:	4313      	orrs	r3, r2
 8004352:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	08da      	lsrs	r2, r3, #3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	3208      	adds	r2, #8
 800435c:	6939      	ldr	r1, [r7, #16]
 800435e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	005b      	lsls	r3, r3, #1
 800436c:	2203      	movs	r2, #3
 800436e:	fa02 f303 	lsl.w	r3, r2, r3
 8004372:	43db      	mvns	r3, r3
 8004374:	693a      	ldr	r2, [r7, #16]
 8004376:	4013      	ands	r3, r2
 8004378:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f003 0203 	and.w	r2, r3, #3
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	005b      	lsls	r3, r3, #1
 8004386:	fa02 f303 	lsl.w	r3, r2, r3
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	4313      	orrs	r3, r2
 800438e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	f000 80a6 	beq.w	80044f0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043a4:	4b5b      	ldr	r3, [pc, #364]	@ (8004514 <HAL_GPIO_Init+0x2e4>)
 80043a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043a8:	4a5a      	ldr	r2, [pc, #360]	@ (8004514 <HAL_GPIO_Init+0x2e4>)
 80043aa:	f043 0301 	orr.w	r3, r3, #1
 80043ae:	6613      	str	r3, [r2, #96]	@ 0x60
 80043b0:	4b58      	ldr	r3, [pc, #352]	@ (8004514 <HAL_GPIO_Init+0x2e4>)
 80043b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80043b4:	f003 0301 	and.w	r3, r3, #1
 80043b8:	60bb      	str	r3, [r7, #8]
 80043ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80043bc:	4a56      	ldr	r2, [pc, #344]	@ (8004518 <HAL_GPIO_Init+0x2e8>)
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	089b      	lsrs	r3, r3, #2
 80043c2:	3302      	adds	r3, #2
 80043c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80043ca:	697b      	ldr	r3, [r7, #20]
 80043cc:	f003 0303 	and.w	r3, r3, #3
 80043d0:	009b      	lsls	r3, r3, #2
 80043d2:	220f      	movs	r2, #15
 80043d4:	fa02 f303 	lsl.w	r3, r2, r3
 80043d8:	43db      	mvns	r3, r3
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	4013      	ands	r3, r2
 80043de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80043e6:	d01f      	beq.n	8004428 <HAL_GPIO_Init+0x1f8>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a4c      	ldr	r2, [pc, #304]	@ (800451c <HAL_GPIO_Init+0x2ec>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d019      	beq.n	8004424 <HAL_GPIO_Init+0x1f4>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4a4b      	ldr	r2, [pc, #300]	@ (8004520 <HAL_GPIO_Init+0x2f0>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d013      	beq.n	8004420 <HAL_GPIO_Init+0x1f0>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a4a      	ldr	r2, [pc, #296]	@ (8004524 <HAL_GPIO_Init+0x2f4>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d00d      	beq.n	800441c <HAL_GPIO_Init+0x1ec>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	4a49      	ldr	r2, [pc, #292]	@ (8004528 <HAL_GPIO_Init+0x2f8>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d007      	beq.n	8004418 <HAL_GPIO_Init+0x1e8>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	4a48      	ldr	r2, [pc, #288]	@ (800452c <HAL_GPIO_Init+0x2fc>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d101      	bne.n	8004414 <HAL_GPIO_Init+0x1e4>
 8004410:	2305      	movs	r3, #5
 8004412:	e00a      	b.n	800442a <HAL_GPIO_Init+0x1fa>
 8004414:	2306      	movs	r3, #6
 8004416:	e008      	b.n	800442a <HAL_GPIO_Init+0x1fa>
 8004418:	2304      	movs	r3, #4
 800441a:	e006      	b.n	800442a <HAL_GPIO_Init+0x1fa>
 800441c:	2303      	movs	r3, #3
 800441e:	e004      	b.n	800442a <HAL_GPIO_Init+0x1fa>
 8004420:	2302      	movs	r3, #2
 8004422:	e002      	b.n	800442a <HAL_GPIO_Init+0x1fa>
 8004424:	2301      	movs	r3, #1
 8004426:	e000      	b.n	800442a <HAL_GPIO_Init+0x1fa>
 8004428:	2300      	movs	r3, #0
 800442a:	697a      	ldr	r2, [r7, #20]
 800442c:	f002 0203 	and.w	r2, r2, #3
 8004430:	0092      	lsls	r2, r2, #2
 8004432:	4093      	lsls	r3, r2
 8004434:	693a      	ldr	r2, [r7, #16]
 8004436:	4313      	orrs	r3, r2
 8004438:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800443a:	4937      	ldr	r1, [pc, #220]	@ (8004518 <HAL_GPIO_Init+0x2e8>)
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	089b      	lsrs	r3, r3, #2
 8004440:	3302      	adds	r3, #2
 8004442:	693a      	ldr	r2, [r7, #16]
 8004444:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004448:	4b39      	ldr	r3, [pc, #228]	@ (8004530 <HAL_GPIO_Init+0x300>)
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	43db      	mvns	r3, r3
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	4013      	ands	r3, r2
 8004456:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d003      	beq.n	800446c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	4313      	orrs	r3, r2
 800446a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800446c:	4a30      	ldr	r2, [pc, #192]	@ (8004530 <HAL_GPIO_Init+0x300>)
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004472:	4b2f      	ldr	r3, [pc, #188]	@ (8004530 <HAL_GPIO_Init+0x300>)
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	43db      	mvns	r3, r3
 800447c:	693a      	ldr	r2, [r7, #16]
 800447e:	4013      	ands	r3, r2
 8004480:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004482:	683b      	ldr	r3, [r7, #0]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800448a:	2b00      	cmp	r3, #0
 800448c:	d003      	beq.n	8004496 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800448e:	693a      	ldr	r2, [r7, #16]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	4313      	orrs	r3, r2
 8004494:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004496:	4a26      	ldr	r2, [pc, #152]	@ (8004530 <HAL_GPIO_Init+0x300>)
 8004498:	693b      	ldr	r3, [r7, #16]
 800449a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800449c:	4b24      	ldr	r3, [pc, #144]	@ (8004530 <HAL_GPIO_Init+0x300>)
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	43db      	mvns	r3, r3
 80044a6:	693a      	ldr	r2, [r7, #16]
 80044a8:	4013      	ands	r3, r2
 80044aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d003      	beq.n	80044c0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	4313      	orrs	r3, r2
 80044be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80044c0:	4a1b      	ldr	r2, [pc, #108]	@ (8004530 <HAL_GPIO_Init+0x300>)
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80044c6:	4b1a      	ldr	r3, [pc, #104]	@ (8004530 <HAL_GPIO_Init+0x300>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	43db      	mvns	r3, r3
 80044d0:	693a      	ldr	r2, [r7, #16]
 80044d2:	4013      	ands	r3, r2
 80044d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d003      	beq.n	80044ea <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80044e2:	693a      	ldr	r2, [r7, #16]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	4313      	orrs	r3, r2
 80044e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80044ea:	4a11      	ldr	r2, [pc, #68]	@ (8004530 <HAL_GPIO_Init+0x300>)
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	3301      	adds	r3, #1
 80044f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004500:	2b00      	cmp	r3, #0
 8004502:	f47f ae9d 	bne.w	8004240 <HAL_GPIO_Init+0x10>
  }
}
 8004506:	bf00      	nop
 8004508:	bf00      	nop
 800450a:	371c      	adds	r7, #28
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr
 8004514:	40021000 	.word	0x40021000
 8004518:	40010000 	.word	0x40010000
 800451c:	48000400 	.word	0x48000400
 8004520:	48000800 	.word	0x48000800
 8004524:	48000c00 	.word	0x48000c00
 8004528:	48001000 	.word	0x48001000
 800452c:	48001400 	.word	0x48001400
 8004530:	40010400 	.word	0x40010400

08004534 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004534:	b480      	push	{r7}
 8004536:	b085      	sub	sp, #20
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	460b      	mov	r3, r1
 800453e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	691a      	ldr	r2, [r3, #16]
 8004544:	887b      	ldrh	r3, [r7, #2]
 8004546:	4013      	ands	r3, r2
 8004548:	2b00      	cmp	r3, #0
 800454a:	d002      	beq.n	8004552 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800454c:	2301      	movs	r3, #1
 800454e:	73fb      	strb	r3, [r7, #15]
 8004550:	e001      	b.n	8004556 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004552:	2300      	movs	r3, #0
 8004554:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004556:	7bfb      	ldrb	r3, [r7, #15]
}
 8004558:	4618      	mov	r0, r3
 800455a:	3714      	adds	r7, #20
 800455c:	46bd      	mov	sp, r7
 800455e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004562:	4770      	bx	lr

08004564 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
 800456c:	460b      	mov	r3, r1
 800456e:	807b      	strh	r3, [r7, #2]
 8004570:	4613      	mov	r3, r2
 8004572:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004574:	787b      	ldrb	r3, [r7, #1]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d003      	beq.n	8004582 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800457a:	887a      	ldrh	r2, [r7, #2]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004580:	e002      	b.n	8004588 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004582:	887a      	ldrh	r2, [r7, #2]
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004588:	bf00      	nop
 800458a:	370c      	adds	r7, #12
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr

08004594 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b082      	sub	sp, #8
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d101      	bne.n	80045a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e08d      	b.n	80046c2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045ac:	b2db      	uxtb	r3, r3
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d106      	bne.n	80045c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f7fd fff2 	bl	80025a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2224      	movs	r2, #36	@ 0x24
 80045c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f022 0201 	bic.w	r2, r2, #1
 80045d6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	685a      	ldr	r2, [r3, #4]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80045e4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	689a      	ldr	r2, [r3, #8]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80045f4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	68db      	ldr	r3, [r3, #12]
 80045fa:	2b01      	cmp	r3, #1
 80045fc:	d107      	bne.n	800460e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	689a      	ldr	r2, [r3, #8]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800460a:	609a      	str	r2, [r3, #8]
 800460c:	e006      	b.n	800461c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	689a      	ldr	r2, [r3, #8]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800461a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	2b02      	cmp	r3, #2
 8004622:	d108      	bne.n	8004636 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	685a      	ldr	r2, [r3, #4]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004632:	605a      	str	r2, [r3, #4]
 8004634:	e007      	b.n	8004646 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	685a      	ldr	r2, [r3, #4]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004644:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	6812      	ldr	r2, [r2, #0]
 8004650:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004654:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004658:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68da      	ldr	r2, [r3, #12]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004668:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	691a      	ldr	r2, [r3, #16]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	699b      	ldr	r3, [r3, #24]
 800467a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	430a      	orrs	r2, r1
 8004682:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	69d9      	ldr	r1, [r3, #28]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	6a1a      	ldr	r2, [r3, #32]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	430a      	orrs	r2, r1
 8004692:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f042 0201 	orr.w	r2, r2, #1
 80046a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2220      	movs	r2, #32
 80046ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3708      	adds	r7, #8
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}

080046ca <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80046ca:	b480      	push	{r7}
 80046cc:	b083      	sub	sp, #12
 80046ce:	af00      	add	r7, sp, #0
 80046d0:	6078      	str	r0, [r7, #4]
 80046d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	2b20      	cmp	r3, #32
 80046de:	d138      	bne.n	8004752 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d101      	bne.n	80046ee <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80046ea:	2302      	movs	r3, #2
 80046ec:	e032      	b.n	8004754 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2201      	movs	r2, #1
 80046f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2224      	movs	r2, #36	@ 0x24
 80046fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f022 0201 	bic.w	r2, r2, #1
 800470c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800471c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	6819      	ldr	r1, [r3, #0]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	683a      	ldr	r2, [r7, #0]
 800472a:	430a      	orrs	r2, r1
 800472c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f042 0201 	orr.w	r2, r2, #1
 800473c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2220      	movs	r2, #32
 8004742:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800474e:	2300      	movs	r3, #0
 8004750:	e000      	b.n	8004754 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004752:	2302      	movs	r3, #2
  }
}
 8004754:	4618      	mov	r0, r3
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004760:	b480      	push	{r7}
 8004762:	b085      	sub	sp, #20
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004770:	b2db      	uxtb	r3, r3
 8004772:	2b20      	cmp	r3, #32
 8004774:	d139      	bne.n	80047ea <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800477c:	2b01      	cmp	r3, #1
 800477e:	d101      	bne.n	8004784 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004780:	2302      	movs	r3, #2
 8004782:	e033      	b.n	80047ec <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2224      	movs	r2, #36	@ 0x24
 8004790:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f022 0201 	bic.w	r2, r2, #1
 80047a2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80047b2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	021b      	lsls	r3, r3, #8
 80047b8:	68fa      	ldr	r2, [r7, #12]
 80047ba:	4313      	orrs	r3, r2
 80047bc:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	68fa      	ldr	r2, [r7, #12]
 80047c4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f042 0201 	orr.w	r2, r2, #1
 80047d4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2220      	movs	r2, #32
 80047da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80047e6:	2300      	movs	r3, #0
 80047e8:	e000      	b.n	80047ec <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80047ea:	2302      	movs	r3, #2
  }
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3714      	adds	r7, #20
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr

080047f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80047f8:	b480      	push	{r7}
 80047fa:	b085      	sub	sp, #20
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d141      	bne.n	800488a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004806:	4b4b      	ldr	r3, [pc, #300]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800480e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004812:	d131      	bne.n	8004878 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004814:	4b47      	ldr	r3, [pc, #284]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004816:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800481a:	4a46      	ldr	r2, [pc, #280]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800481c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004820:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004824:	4b43      	ldr	r3, [pc, #268]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800482c:	4a41      	ldr	r2, [pc, #260]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800482e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004832:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004834:	4b40      	ldr	r3, [pc, #256]	@ (8004938 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	2232      	movs	r2, #50	@ 0x32
 800483a:	fb02 f303 	mul.w	r3, r2, r3
 800483e:	4a3f      	ldr	r2, [pc, #252]	@ (800493c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004840:	fba2 2303 	umull	r2, r3, r2, r3
 8004844:	0c9b      	lsrs	r3, r3, #18
 8004846:	3301      	adds	r3, #1
 8004848:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800484a:	e002      	b.n	8004852 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	3b01      	subs	r3, #1
 8004850:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004852:	4b38      	ldr	r3, [pc, #224]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004854:	695b      	ldr	r3, [r3, #20]
 8004856:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800485a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800485e:	d102      	bne.n	8004866 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d1f2      	bne.n	800484c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004866:	4b33      	ldr	r3, [pc, #204]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004868:	695b      	ldr	r3, [r3, #20]
 800486a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800486e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004872:	d158      	bne.n	8004926 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004874:	2303      	movs	r3, #3
 8004876:	e057      	b.n	8004928 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004878:	4b2e      	ldr	r3, [pc, #184]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800487a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800487e:	4a2d      	ldr	r2, [pc, #180]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004880:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004884:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004888:	e04d      	b.n	8004926 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004890:	d141      	bne.n	8004916 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004892:	4b28      	ldr	r3, [pc, #160]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800489a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800489e:	d131      	bne.n	8004904 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80048a0:	4b24      	ldr	r3, [pc, #144]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80048a6:	4a23      	ldr	r2, [pc, #140]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80048b0:	4b20      	ldr	r3, [pc, #128]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80048b8:	4a1e      	ldr	r2, [pc, #120]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80048be:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80048c0:	4b1d      	ldr	r3, [pc, #116]	@ (8004938 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2232      	movs	r2, #50	@ 0x32
 80048c6:	fb02 f303 	mul.w	r3, r2, r3
 80048ca:	4a1c      	ldr	r2, [pc, #112]	@ (800493c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80048cc:	fba2 2303 	umull	r2, r3, r2, r3
 80048d0:	0c9b      	lsrs	r3, r3, #18
 80048d2:	3301      	adds	r3, #1
 80048d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048d6:	e002      	b.n	80048de <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	3b01      	subs	r3, #1
 80048dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048de:	4b15      	ldr	r3, [pc, #84]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048ea:	d102      	bne.n	80048f2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d1f2      	bne.n	80048d8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80048f2:	4b10      	ldr	r3, [pc, #64]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80048f4:	695b      	ldr	r3, [r3, #20]
 80048f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048fe:	d112      	bne.n	8004926 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004900:	2303      	movs	r3, #3
 8004902:	e011      	b.n	8004928 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004904:	4b0b      	ldr	r3, [pc, #44]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004906:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800490a:	4a0a      	ldr	r2, [pc, #40]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800490c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004910:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004914:	e007      	b.n	8004926 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004916:	4b07      	ldr	r3, [pc, #28]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800491e:	4a05      	ldr	r2, [pc, #20]	@ (8004934 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004920:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004924:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8004926:	2300      	movs	r3, #0
}
 8004928:	4618      	mov	r0, r3
 800492a:	3714      	adds	r7, #20
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr
 8004934:	40007000 	.word	0x40007000
 8004938:	2000000c 	.word	0x2000000c
 800493c:	431bde83 	.word	0x431bde83

08004940 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004940:	b480      	push	{r7}
 8004942:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004944:	4b05      	ldr	r3, [pc, #20]	@ (800495c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	4a04      	ldr	r2, [pc, #16]	@ (800495c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800494a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800494e:	6093      	str	r3, [r2, #8]
}
 8004950:	bf00      	nop
 8004952:	46bd      	mov	sp, r7
 8004954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004958:	4770      	bx	lr
 800495a:	bf00      	nop
 800495c:	40007000 	.word	0x40007000

08004960 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b088      	sub	sp, #32
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d101      	bne.n	8004972 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	e2fe      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 0301 	and.w	r3, r3, #1
 800497a:	2b00      	cmp	r3, #0
 800497c:	d075      	beq.n	8004a6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800497e:	4b97      	ldr	r3, [pc, #604]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	f003 030c 	and.w	r3, r3, #12
 8004986:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004988:	4b94      	ldr	r3, [pc, #592]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 800498a:	68db      	ldr	r3, [r3, #12]
 800498c:	f003 0303 	and.w	r3, r3, #3
 8004990:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004992:	69bb      	ldr	r3, [r7, #24]
 8004994:	2b0c      	cmp	r3, #12
 8004996:	d102      	bne.n	800499e <HAL_RCC_OscConfig+0x3e>
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	2b03      	cmp	r3, #3
 800499c:	d002      	beq.n	80049a4 <HAL_RCC_OscConfig+0x44>
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	2b08      	cmp	r3, #8
 80049a2:	d10b      	bne.n	80049bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049a4:	4b8d      	ldr	r3, [pc, #564]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d05b      	beq.n	8004a68 <HAL_RCC_OscConfig+0x108>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d157      	bne.n	8004a68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	e2d9      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049c4:	d106      	bne.n	80049d4 <HAL_RCC_OscConfig+0x74>
 80049c6:	4b85      	ldr	r3, [pc, #532]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	4a84      	ldr	r2, [pc, #528]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 80049cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049d0:	6013      	str	r3, [r2, #0]
 80049d2:	e01d      	b.n	8004a10 <HAL_RCC_OscConfig+0xb0>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80049dc:	d10c      	bne.n	80049f8 <HAL_RCC_OscConfig+0x98>
 80049de:	4b7f      	ldr	r3, [pc, #508]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a7e      	ldr	r2, [pc, #504]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 80049e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049e8:	6013      	str	r3, [r2, #0]
 80049ea:	4b7c      	ldr	r3, [pc, #496]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	4a7b      	ldr	r2, [pc, #492]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 80049f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049f4:	6013      	str	r3, [r2, #0]
 80049f6:	e00b      	b.n	8004a10 <HAL_RCC_OscConfig+0xb0>
 80049f8:	4b78      	ldr	r3, [pc, #480]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a77      	ldr	r2, [pc, #476]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 80049fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a02:	6013      	str	r3, [r2, #0]
 8004a04:	4b75      	ldr	r3, [pc, #468]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4a74      	ldr	r2, [pc, #464]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004a0a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	685b      	ldr	r3, [r3, #4]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d013      	beq.n	8004a40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a18:	f7fe f866 	bl	8002ae8 <HAL_GetTick>
 8004a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a1e:	e008      	b.n	8004a32 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a20:	f7fe f862 	bl	8002ae8 <HAL_GetTick>
 8004a24:	4602      	mov	r2, r0
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	1ad3      	subs	r3, r2, r3
 8004a2a:	2b64      	cmp	r3, #100	@ 0x64
 8004a2c:	d901      	bls.n	8004a32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e29e      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a32:	4b6a      	ldr	r3, [pc, #424]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d0f0      	beq.n	8004a20 <HAL_RCC_OscConfig+0xc0>
 8004a3e:	e014      	b.n	8004a6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a40:	f7fe f852 	bl	8002ae8 <HAL_GetTick>
 8004a44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a46:	e008      	b.n	8004a5a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a48:	f7fe f84e 	bl	8002ae8 <HAL_GetTick>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	2b64      	cmp	r3, #100	@ 0x64
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e28a      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004a5a:	4b60      	ldr	r3, [pc, #384]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d1f0      	bne.n	8004a48 <HAL_RCC_OscConfig+0xe8>
 8004a66:	e000      	b.n	8004a6a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 0302 	and.w	r3, r3, #2
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d075      	beq.n	8004b62 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a76:	4b59      	ldr	r3, [pc, #356]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004a78:	689b      	ldr	r3, [r3, #8]
 8004a7a:	f003 030c 	and.w	r3, r3, #12
 8004a7e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a80:	4b56      	ldr	r3, [pc, #344]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	f003 0303 	and.w	r3, r3, #3
 8004a88:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	2b0c      	cmp	r3, #12
 8004a8e:	d102      	bne.n	8004a96 <HAL_RCC_OscConfig+0x136>
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d002      	beq.n	8004a9c <HAL_RCC_OscConfig+0x13c>
 8004a96:	69bb      	ldr	r3, [r7, #24]
 8004a98:	2b04      	cmp	r3, #4
 8004a9a:	d11f      	bne.n	8004adc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a9c:	4b4f      	ldr	r3, [pc, #316]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d005      	beq.n	8004ab4 <HAL_RCC_OscConfig+0x154>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	68db      	ldr	r3, [r3, #12]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d101      	bne.n	8004ab4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	e25d      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ab4:	4b49      	ldr	r3, [pc, #292]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	691b      	ldr	r3, [r3, #16]
 8004ac0:	061b      	lsls	r3, r3, #24
 8004ac2:	4946      	ldr	r1, [pc, #280]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004ac8:	4b45      	ldr	r3, [pc, #276]	@ (8004be0 <HAL_RCC_OscConfig+0x280>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4618      	mov	r0, r3
 8004ace:	f7fd ffbf 	bl	8002a50 <HAL_InitTick>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d043      	beq.n	8004b60 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e249      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d023      	beq.n	8004b2c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ae4:	4b3d      	ldr	r3, [pc, #244]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a3c      	ldr	r2, [pc, #240]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004aea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004aee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af0:	f7fd fffa 	bl	8002ae8 <HAL_GetTick>
 8004af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004af6:	e008      	b.n	8004b0a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004af8:	f7fd fff6 	bl	8002ae8 <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	2b02      	cmp	r3, #2
 8004b04:	d901      	bls.n	8004b0a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004b06:	2303      	movs	r3, #3
 8004b08:	e232      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b0a:	4b34      	ldr	r3, [pc, #208]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d0f0      	beq.n	8004af8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b16:	4b31      	ldr	r3, [pc, #196]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	061b      	lsls	r3, r3, #24
 8004b24:	492d      	ldr	r1, [pc, #180]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004b26:	4313      	orrs	r3, r2
 8004b28:	604b      	str	r3, [r1, #4]
 8004b2a:	e01a      	b.n	8004b62 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b2c:	4b2b      	ldr	r3, [pc, #172]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a2a      	ldr	r2, [pc, #168]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004b32:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b38:	f7fd ffd6 	bl	8002ae8 <HAL_GetTick>
 8004b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b3e:	e008      	b.n	8004b52 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b40:	f7fd ffd2 	bl	8002ae8 <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d901      	bls.n	8004b52 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	e20e      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b52:	4b22      	ldr	r3, [pc, #136]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d1f0      	bne.n	8004b40 <HAL_RCC_OscConfig+0x1e0>
 8004b5e:	e000      	b.n	8004b62 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b60:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 0308 	and.w	r3, r3, #8
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d041      	beq.n	8004bf2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	695b      	ldr	r3, [r3, #20]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d01c      	beq.n	8004bb0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004b76:	4b19      	ldr	r3, [pc, #100]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004b78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004b7c:	4a17      	ldr	r2, [pc, #92]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004b7e:	f043 0301 	orr.w	r3, r3, #1
 8004b82:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b86:	f7fd ffaf 	bl	8002ae8 <HAL_GetTick>
 8004b8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004b8c:	e008      	b.n	8004ba0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b8e:	f7fd ffab 	bl	8002ae8 <HAL_GetTick>
 8004b92:	4602      	mov	r2, r0
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	1ad3      	subs	r3, r2, r3
 8004b98:	2b02      	cmp	r3, #2
 8004b9a:	d901      	bls.n	8004ba0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004b9c:	2303      	movs	r3, #3
 8004b9e:	e1e7      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ba0:	4b0e      	ldr	r3, [pc, #56]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004ba2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ba6:	f003 0302 	and.w	r3, r3, #2
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d0ef      	beq.n	8004b8e <HAL_RCC_OscConfig+0x22e>
 8004bae:	e020      	b.n	8004bf2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004bb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bb6:	4a09      	ldr	r2, [pc, #36]	@ (8004bdc <HAL_RCC_OscConfig+0x27c>)
 8004bb8:	f023 0301 	bic.w	r3, r3, #1
 8004bbc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bc0:	f7fd ff92 	bl	8002ae8 <HAL_GetTick>
 8004bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004bc6:	e00d      	b.n	8004be4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bc8:	f7fd ff8e 	bl	8002ae8 <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	2b02      	cmp	r3, #2
 8004bd4:	d906      	bls.n	8004be4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004bd6:	2303      	movs	r3, #3
 8004bd8:	e1ca      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
 8004bda:	bf00      	nop
 8004bdc:	40021000 	.word	0x40021000
 8004be0:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004be4:	4b8c      	ldr	r3, [pc, #560]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004be6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bea:	f003 0302 	and.w	r3, r3, #2
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1ea      	bne.n	8004bc8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 0304 	and.w	r3, r3, #4
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	f000 80a6 	beq.w	8004d4c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c00:	2300      	movs	r3, #0
 8004c02:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004c04:	4b84      	ldr	r3, [pc, #528]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004c06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d101      	bne.n	8004c14 <HAL_RCC_OscConfig+0x2b4>
 8004c10:	2301      	movs	r3, #1
 8004c12:	e000      	b.n	8004c16 <HAL_RCC_OscConfig+0x2b6>
 8004c14:	2300      	movs	r3, #0
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00d      	beq.n	8004c36 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c1a:	4b7f      	ldr	r3, [pc, #508]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004c1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c1e:	4a7e      	ldr	r2, [pc, #504]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004c20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c24:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c26:	4b7c      	ldr	r3, [pc, #496]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c2e:	60fb      	str	r3, [r7, #12]
 8004c30:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004c32:	2301      	movs	r3, #1
 8004c34:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c36:	4b79      	ldr	r3, [pc, #484]	@ (8004e1c <HAL_RCC_OscConfig+0x4bc>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d118      	bne.n	8004c74 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c42:	4b76      	ldr	r3, [pc, #472]	@ (8004e1c <HAL_RCC_OscConfig+0x4bc>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a75      	ldr	r2, [pc, #468]	@ (8004e1c <HAL_RCC_OscConfig+0x4bc>)
 8004c48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c4e:	f7fd ff4b 	bl	8002ae8 <HAL_GetTick>
 8004c52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c54:	e008      	b.n	8004c68 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c56:	f7fd ff47 	bl	8002ae8 <HAL_GetTick>
 8004c5a:	4602      	mov	r2, r0
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	1ad3      	subs	r3, r2, r3
 8004c60:	2b02      	cmp	r3, #2
 8004c62:	d901      	bls.n	8004c68 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004c64:	2303      	movs	r3, #3
 8004c66:	e183      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c68:	4b6c      	ldr	r3, [pc, #432]	@ (8004e1c <HAL_RCC_OscConfig+0x4bc>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d0f0      	beq.n	8004c56 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d108      	bne.n	8004c8e <HAL_RCC_OscConfig+0x32e>
 8004c7c:	4b66      	ldr	r3, [pc, #408]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c82:	4a65      	ldr	r2, [pc, #404]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004c84:	f043 0301 	orr.w	r3, r3, #1
 8004c88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004c8c:	e024      	b.n	8004cd8 <HAL_RCC_OscConfig+0x378>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	2b05      	cmp	r3, #5
 8004c94:	d110      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x358>
 8004c96:	4b60      	ldr	r3, [pc, #384]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004c98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c9c:	4a5e      	ldr	r2, [pc, #376]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004c9e:	f043 0304 	orr.w	r3, r3, #4
 8004ca2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004ca6:	4b5c      	ldr	r3, [pc, #368]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004ca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cac:	4a5a      	ldr	r2, [pc, #360]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004cae:	f043 0301 	orr.w	r3, r3, #1
 8004cb2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004cb6:	e00f      	b.n	8004cd8 <HAL_RCC_OscConfig+0x378>
 8004cb8:	4b57      	ldr	r3, [pc, #348]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cbe:	4a56      	ldr	r2, [pc, #344]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004cc0:	f023 0301 	bic.w	r3, r3, #1
 8004cc4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004cc8:	4b53      	ldr	r3, [pc, #332]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cce:	4a52      	ldr	r2, [pc, #328]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004cd0:	f023 0304 	bic.w	r3, r3, #4
 8004cd4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d016      	beq.n	8004d0e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ce0:	f7fd ff02 	bl	8002ae8 <HAL_GetTick>
 8004ce4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ce6:	e00a      	b.n	8004cfe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ce8:	f7fd fefe 	bl	8002ae8 <HAL_GetTick>
 8004cec:	4602      	mov	r2, r0
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d901      	bls.n	8004cfe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004cfa:	2303      	movs	r3, #3
 8004cfc:	e138      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cfe:	4b46      	ldr	r3, [pc, #280]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d04:	f003 0302 	and.w	r3, r3, #2
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d0ed      	beq.n	8004ce8 <HAL_RCC_OscConfig+0x388>
 8004d0c:	e015      	b.n	8004d3a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d0e:	f7fd feeb 	bl	8002ae8 <HAL_GetTick>
 8004d12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d14:	e00a      	b.n	8004d2c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d16:	f7fd fee7 	bl	8002ae8 <HAL_GetTick>
 8004d1a:	4602      	mov	r2, r0
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	1ad3      	subs	r3, r2, r3
 8004d20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d24:	4293      	cmp	r3, r2
 8004d26:	d901      	bls.n	8004d2c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e121      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d2c:	4b3a      	ldr	r3, [pc, #232]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d32:	f003 0302 	and.w	r3, r3, #2
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d1ed      	bne.n	8004d16 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004d3a:	7ffb      	ldrb	r3, [r7, #31]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d105      	bne.n	8004d4c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d40:	4b35      	ldr	r3, [pc, #212]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d44:	4a34      	ldr	r2, [pc, #208]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004d46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d4a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f003 0320 	and.w	r3, r3, #32
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d03c      	beq.n	8004dd2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	699b      	ldr	r3, [r3, #24]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d01c      	beq.n	8004d9a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004d60:	4b2d      	ldr	r3, [pc, #180]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004d62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d66:	4a2c      	ldr	r2, [pc, #176]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004d68:	f043 0301 	orr.w	r3, r3, #1
 8004d6c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d70:	f7fd feba 	bl	8002ae8 <HAL_GetTick>
 8004d74:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004d76:	e008      	b.n	8004d8a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004d78:	f7fd feb6 	bl	8002ae8 <HAL_GetTick>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	1ad3      	subs	r3, r2, r3
 8004d82:	2b02      	cmp	r3, #2
 8004d84:	d901      	bls.n	8004d8a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004d86:	2303      	movs	r3, #3
 8004d88:	e0f2      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004d8a:	4b23      	ldr	r3, [pc, #140]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004d8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d90:	f003 0302 	and.w	r3, r3, #2
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d0ef      	beq.n	8004d78 <HAL_RCC_OscConfig+0x418>
 8004d98:	e01b      	b.n	8004dd2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004d9a:	4b1f      	ldr	r3, [pc, #124]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004d9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004da0:	4a1d      	ldr	r2, [pc, #116]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004da2:	f023 0301 	bic.w	r3, r3, #1
 8004da6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004daa:	f7fd fe9d 	bl	8002ae8 <HAL_GetTick>
 8004dae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004db0:	e008      	b.n	8004dc4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004db2:	f7fd fe99 	bl	8002ae8 <HAL_GetTick>
 8004db6:	4602      	mov	r2, r0
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	1ad3      	subs	r3, r2, r3
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d901      	bls.n	8004dc4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e0d5      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004dc4:	4b14      	ldr	r3, [pc, #80]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004dc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004dca:	f003 0302 	and.w	r3, r3, #2
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d1ef      	bne.n	8004db2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	69db      	ldr	r3, [r3, #28]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	f000 80c9 	beq.w	8004f6e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ddc:	4b0e      	ldr	r3, [pc, #56]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	f003 030c 	and.w	r3, r3, #12
 8004de4:	2b0c      	cmp	r3, #12
 8004de6:	f000 8083 	beq.w	8004ef0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	69db      	ldr	r3, [r3, #28]
 8004dee:	2b02      	cmp	r3, #2
 8004df0:	d15e      	bne.n	8004eb0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004df2:	4b09      	ldr	r3, [pc, #36]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	4a08      	ldr	r2, [pc, #32]	@ (8004e18 <HAL_RCC_OscConfig+0x4b8>)
 8004df8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004dfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dfe:	f7fd fe73 	bl	8002ae8 <HAL_GetTick>
 8004e02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e04:	e00c      	b.n	8004e20 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e06:	f7fd fe6f 	bl	8002ae8 <HAL_GetTick>
 8004e0a:	4602      	mov	r2, r0
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	1ad3      	subs	r3, r2, r3
 8004e10:	2b02      	cmp	r3, #2
 8004e12:	d905      	bls.n	8004e20 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e0ab      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
 8004e18:	40021000 	.word	0x40021000
 8004e1c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e20:	4b55      	ldr	r3, [pc, #340]	@ (8004f78 <HAL_RCC_OscConfig+0x618>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d1ec      	bne.n	8004e06 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e2c:	4b52      	ldr	r3, [pc, #328]	@ (8004f78 <HAL_RCC_OscConfig+0x618>)
 8004e2e:	68da      	ldr	r2, [r3, #12]
 8004e30:	4b52      	ldr	r3, [pc, #328]	@ (8004f7c <HAL_RCC_OscConfig+0x61c>)
 8004e32:	4013      	ands	r3, r2
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	6a11      	ldr	r1, [r2, #32]
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004e3c:	3a01      	subs	r2, #1
 8004e3e:	0112      	lsls	r2, r2, #4
 8004e40:	4311      	orrs	r1, r2
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8004e46:	0212      	lsls	r2, r2, #8
 8004e48:	4311      	orrs	r1, r2
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004e4e:	0852      	lsrs	r2, r2, #1
 8004e50:	3a01      	subs	r2, #1
 8004e52:	0552      	lsls	r2, r2, #21
 8004e54:	4311      	orrs	r1, r2
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004e5a:	0852      	lsrs	r2, r2, #1
 8004e5c:	3a01      	subs	r2, #1
 8004e5e:	0652      	lsls	r2, r2, #25
 8004e60:	4311      	orrs	r1, r2
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004e66:	06d2      	lsls	r2, r2, #27
 8004e68:	430a      	orrs	r2, r1
 8004e6a:	4943      	ldr	r1, [pc, #268]	@ (8004f78 <HAL_RCC_OscConfig+0x618>)
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e70:	4b41      	ldr	r3, [pc, #260]	@ (8004f78 <HAL_RCC_OscConfig+0x618>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a40      	ldr	r2, [pc, #256]	@ (8004f78 <HAL_RCC_OscConfig+0x618>)
 8004e76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e7a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004e7c:	4b3e      	ldr	r3, [pc, #248]	@ (8004f78 <HAL_RCC_OscConfig+0x618>)
 8004e7e:	68db      	ldr	r3, [r3, #12]
 8004e80:	4a3d      	ldr	r2, [pc, #244]	@ (8004f78 <HAL_RCC_OscConfig+0x618>)
 8004e82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004e86:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e88:	f7fd fe2e 	bl	8002ae8 <HAL_GetTick>
 8004e8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004e8e:	e008      	b.n	8004ea2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e90:	f7fd fe2a 	bl	8002ae8 <HAL_GetTick>
 8004e94:	4602      	mov	r2, r0
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	1ad3      	subs	r3, r2, r3
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d901      	bls.n	8004ea2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e066      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ea2:	4b35      	ldr	r3, [pc, #212]	@ (8004f78 <HAL_RCC_OscConfig+0x618>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d0f0      	beq.n	8004e90 <HAL_RCC_OscConfig+0x530>
 8004eae:	e05e      	b.n	8004f6e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004eb0:	4b31      	ldr	r3, [pc, #196]	@ (8004f78 <HAL_RCC_OscConfig+0x618>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a30      	ldr	r2, [pc, #192]	@ (8004f78 <HAL_RCC_OscConfig+0x618>)
 8004eb6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004eba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ebc:	f7fd fe14 	bl	8002ae8 <HAL_GetTick>
 8004ec0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ec2:	e008      	b.n	8004ed6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ec4:	f7fd fe10 	bl	8002ae8 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	2b02      	cmp	r3, #2
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e04c      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ed6:	4b28      	ldr	r3, [pc, #160]	@ (8004f78 <HAL_RCC_OscConfig+0x618>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1f0      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004ee2:	4b25      	ldr	r3, [pc, #148]	@ (8004f78 <HAL_RCC_OscConfig+0x618>)
 8004ee4:	68da      	ldr	r2, [r3, #12]
 8004ee6:	4924      	ldr	r1, [pc, #144]	@ (8004f78 <HAL_RCC_OscConfig+0x618>)
 8004ee8:	4b25      	ldr	r3, [pc, #148]	@ (8004f80 <HAL_RCC_OscConfig+0x620>)
 8004eea:	4013      	ands	r3, r2
 8004eec:	60cb      	str	r3, [r1, #12]
 8004eee:	e03e      	b.n	8004f6e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	69db      	ldr	r3, [r3, #28]
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d101      	bne.n	8004efc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e039      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004efc:	4b1e      	ldr	r3, [pc, #120]	@ (8004f78 <HAL_RCC_OscConfig+0x618>)
 8004efe:	68db      	ldr	r3, [r3, #12]
 8004f00:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f003 0203 	and.w	r2, r3, #3
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6a1b      	ldr	r3, [r3, #32]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d12c      	bne.n	8004f6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f1a:	3b01      	subs	r3, #1
 8004f1c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d123      	bne.n	8004f6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f2c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d11b      	bne.n	8004f6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f3c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d113      	bne.n	8004f6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f4c:	085b      	lsrs	r3, r3, #1
 8004f4e:	3b01      	subs	r3, #1
 8004f50:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d109      	bne.n	8004f6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f60:	085b      	lsrs	r3, r3, #1
 8004f62:	3b01      	subs	r3, #1
 8004f64:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d001      	beq.n	8004f6e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e000      	b.n	8004f70 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004f6e:	2300      	movs	r3, #0
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3720      	adds	r7, #32
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}
 8004f78:	40021000 	.word	0x40021000
 8004f7c:	019f800c 	.word	0x019f800c
 8004f80:	feeefffc 	.word	0xfeeefffc

08004f84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b086      	sub	sp, #24
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
 8004f8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004f8e:	2300      	movs	r3, #0
 8004f90:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d101      	bne.n	8004f9c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e11e      	b.n	80051da <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004f9c:	4b91      	ldr	r3, [pc, #580]	@ (80051e4 <HAL_RCC_ClockConfig+0x260>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 030f 	and.w	r3, r3, #15
 8004fa4:	683a      	ldr	r2, [r7, #0]
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d910      	bls.n	8004fcc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004faa:	4b8e      	ldr	r3, [pc, #568]	@ (80051e4 <HAL_RCC_ClockConfig+0x260>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f023 020f 	bic.w	r2, r3, #15
 8004fb2:	498c      	ldr	r1, [pc, #560]	@ (80051e4 <HAL_RCC_ClockConfig+0x260>)
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004fba:	4b8a      	ldr	r3, [pc, #552]	@ (80051e4 <HAL_RCC_ClockConfig+0x260>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f003 030f 	and.w	r3, r3, #15
 8004fc2:	683a      	ldr	r2, [r7, #0]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d001      	beq.n	8004fcc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e106      	b.n	80051da <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f003 0301 	and.w	r3, r3, #1
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d073      	beq.n	80050c0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	2b03      	cmp	r3, #3
 8004fde:	d129      	bne.n	8005034 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fe0:	4b81      	ldr	r3, [pc, #516]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e0f4      	b.n	80051da <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004ff0:	f000 f99e 	bl	8005330 <RCC_GetSysClockFreqFromPLLSource>
 8004ff4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	4a7c      	ldr	r2, [pc, #496]	@ (80051ec <HAL_RCC_ClockConfig+0x268>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d93f      	bls.n	800507e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004ffe:	4b7a      	ldr	r3, [pc, #488]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d009      	beq.n	800501e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005012:	2b00      	cmp	r3, #0
 8005014:	d033      	beq.n	800507e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800501a:	2b00      	cmp	r3, #0
 800501c:	d12f      	bne.n	800507e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800501e:	4b72      	ldr	r3, [pc, #456]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005026:	4a70      	ldr	r2, [pc, #448]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 8005028:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800502c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800502e:	2380      	movs	r3, #128	@ 0x80
 8005030:	617b      	str	r3, [r7, #20]
 8005032:	e024      	b.n	800507e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	2b02      	cmp	r3, #2
 800503a:	d107      	bne.n	800504c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800503c:	4b6a      	ldr	r3, [pc, #424]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005044:	2b00      	cmp	r3, #0
 8005046:	d109      	bne.n	800505c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005048:	2301      	movs	r3, #1
 800504a:	e0c6      	b.n	80051da <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800504c:	4b66      	ldr	r3, [pc, #408]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005054:	2b00      	cmp	r3, #0
 8005056:	d101      	bne.n	800505c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e0be      	b.n	80051da <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800505c:	f000 f8ce 	bl	80051fc <HAL_RCC_GetSysClockFreq>
 8005060:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	4a61      	ldr	r2, [pc, #388]	@ (80051ec <HAL_RCC_ClockConfig+0x268>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d909      	bls.n	800507e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800506a:	4b5f      	ldr	r3, [pc, #380]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005072:	4a5d      	ldr	r2, [pc, #372]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 8005074:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005078:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800507a:	2380      	movs	r3, #128	@ 0x80
 800507c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800507e:	4b5a      	ldr	r3, [pc, #360]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 8005080:	689b      	ldr	r3, [r3, #8]
 8005082:	f023 0203 	bic.w	r2, r3, #3
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	4957      	ldr	r1, [pc, #348]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 800508c:	4313      	orrs	r3, r2
 800508e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005090:	f7fd fd2a 	bl	8002ae8 <HAL_GetTick>
 8005094:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005096:	e00a      	b.n	80050ae <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005098:	f7fd fd26 	bl	8002ae8 <HAL_GetTick>
 800509c:	4602      	mov	r2, r0
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	1ad3      	subs	r3, r2, r3
 80050a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d901      	bls.n	80050ae <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80050aa:	2303      	movs	r3, #3
 80050ac:	e095      	b.n	80051da <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80050ae:	4b4e      	ldr	r3, [pc, #312]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	f003 020c 	and.w	r2, r3, #12
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	429a      	cmp	r2, r3
 80050be:	d1eb      	bne.n	8005098 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 0302 	and.w	r3, r3, #2
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d023      	beq.n	8005114 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0304 	and.w	r3, r3, #4
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d005      	beq.n	80050e4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050d8:	4b43      	ldr	r3, [pc, #268]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	4a42      	ldr	r2, [pc, #264]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 80050de:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80050e2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f003 0308 	and.w	r3, r3, #8
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d007      	beq.n	8005100 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80050f0:	4b3d      	ldr	r3, [pc, #244]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80050f8:	4a3b      	ldr	r2, [pc, #236]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 80050fa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80050fe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005100:	4b39      	ldr	r3, [pc, #228]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	4936      	ldr	r1, [pc, #216]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 800510e:	4313      	orrs	r3, r2
 8005110:	608b      	str	r3, [r1, #8]
 8005112:	e008      	b.n	8005126 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	2b80      	cmp	r3, #128	@ 0x80
 8005118:	d105      	bne.n	8005126 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800511a:	4b33      	ldr	r3, [pc, #204]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	4a32      	ldr	r2, [pc, #200]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 8005120:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005124:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005126:	4b2f      	ldr	r3, [pc, #188]	@ (80051e4 <HAL_RCC_ClockConfig+0x260>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 030f 	and.w	r3, r3, #15
 800512e:	683a      	ldr	r2, [r7, #0]
 8005130:	429a      	cmp	r2, r3
 8005132:	d21d      	bcs.n	8005170 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005134:	4b2b      	ldr	r3, [pc, #172]	@ (80051e4 <HAL_RCC_ClockConfig+0x260>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f023 020f 	bic.w	r2, r3, #15
 800513c:	4929      	ldr	r1, [pc, #164]	@ (80051e4 <HAL_RCC_ClockConfig+0x260>)
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	4313      	orrs	r3, r2
 8005142:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005144:	f7fd fcd0 	bl	8002ae8 <HAL_GetTick>
 8005148:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800514a:	e00a      	b.n	8005162 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800514c:	f7fd fccc 	bl	8002ae8 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	f241 3288 	movw	r2, #5000	@ 0x1388
 800515a:	4293      	cmp	r3, r2
 800515c:	d901      	bls.n	8005162 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e03b      	b.n	80051da <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005162:	4b20      	ldr	r3, [pc, #128]	@ (80051e4 <HAL_RCC_ClockConfig+0x260>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f003 030f 	and.w	r3, r3, #15
 800516a:	683a      	ldr	r2, [r7, #0]
 800516c:	429a      	cmp	r2, r3
 800516e:	d1ed      	bne.n	800514c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f003 0304 	and.w	r3, r3, #4
 8005178:	2b00      	cmp	r3, #0
 800517a:	d008      	beq.n	800518e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800517c:	4b1a      	ldr	r3, [pc, #104]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	4917      	ldr	r1, [pc, #92]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 800518a:	4313      	orrs	r3, r2
 800518c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f003 0308 	and.w	r3, r3, #8
 8005196:	2b00      	cmp	r3, #0
 8005198:	d009      	beq.n	80051ae <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800519a:	4b13      	ldr	r3, [pc, #76]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	691b      	ldr	r3, [r3, #16]
 80051a6:	00db      	lsls	r3, r3, #3
 80051a8:	490f      	ldr	r1, [pc, #60]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 80051aa:	4313      	orrs	r3, r2
 80051ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80051ae:	f000 f825 	bl	80051fc <HAL_RCC_GetSysClockFreq>
 80051b2:	4602      	mov	r2, r0
 80051b4:	4b0c      	ldr	r3, [pc, #48]	@ (80051e8 <HAL_RCC_ClockConfig+0x264>)
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	091b      	lsrs	r3, r3, #4
 80051ba:	f003 030f 	and.w	r3, r3, #15
 80051be:	490c      	ldr	r1, [pc, #48]	@ (80051f0 <HAL_RCC_ClockConfig+0x26c>)
 80051c0:	5ccb      	ldrb	r3, [r1, r3]
 80051c2:	f003 031f 	and.w	r3, r3, #31
 80051c6:	fa22 f303 	lsr.w	r3, r2, r3
 80051ca:	4a0a      	ldr	r2, [pc, #40]	@ (80051f4 <HAL_RCC_ClockConfig+0x270>)
 80051cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80051ce:	4b0a      	ldr	r3, [pc, #40]	@ (80051f8 <HAL_RCC_ClockConfig+0x274>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4618      	mov	r0, r3
 80051d4:	f7fd fc3c 	bl	8002a50 <HAL_InitTick>
 80051d8:	4603      	mov	r3, r0
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3718      	adds	r7, #24
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	bf00      	nop
 80051e4:	40022000 	.word	0x40022000
 80051e8:	40021000 	.word	0x40021000
 80051ec:	04c4b400 	.word	0x04c4b400
 80051f0:	080099c0 	.word	0x080099c0
 80051f4:	2000000c 	.word	0x2000000c
 80051f8:	20000010 	.word	0x20000010

080051fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b087      	sub	sp, #28
 8005200:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005202:	4b2c      	ldr	r3, [pc, #176]	@ (80052b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005204:	689b      	ldr	r3, [r3, #8]
 8005206:	f003 030c 	and.w	r3, r3, #12
 800520a:	2b04      	cmp	r3, #4
 800520c:	d102      	bne.n	8005214 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800520e:	4b2a      	ldr	r3, [pc, #168]	@ (80052b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005210:	613b      	str	r3, [r7, #16]
 8005212:	e047      	b.n	80052a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005214:	4b27      	ldr	r3, [pc, #156]	@ (80052b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005216:	689b      	ldr	r3, [r3, #8]
 8005218:	f003 030c 	and.w	r3, r3, #12
 800521c:	2b08      	cmp	r3, #8
 800521e:	d102      	bne.n	8005226 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005220:	4b26      	ldr	r3, [pc, #152]	@ (80052bc <HAL_RCC_GetSysClockFreq+0xc0>)
 8005222:	613b      	str	r3, [r7, #16]
 8005224:	e03e      	b.n	80052a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005226:	4b23      	ldr	r3, [pc, #140]	@ (80052b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005228:	689b      	ldr	r3, [r3, #8]
 800522a:	f003 030c 	and.w	r3, r3, #12
 800522e:	2b0c      	cmp	r3, #12
 8005230:	d136      	bne.n	80052a0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005232:	4b20      	ldr	r3, [pc, #128]	@ (80052b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	f003 0303 	and.w	r3, r3, #3
 800523a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800523c:	4b1d      	ldr	r3, [pc, #116]	@ (80052b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	091b      	lsrs	r3, r3, #4
 8005242:	f003 030f 	and.w	r3, r3, #15
 8005246:	3301      	adds	r3, #1
 8005248:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	2b03      	cmp	r3, #3
 800524e:	d10c      	bne.n	800526a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005250:	4a1a      	ldr	r2, [pc, #104]	@ (80052bc <HAL_RCC_GetSysClockFreq+0xc0>)
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	fbb2 f3f3 	udiv	r3, r2, r3
 8005258:	4a16      	ldr	r2, [pc, #88]	@ (80052b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800525a:	68d2      	ldr	r2, [r2, #12]
 800525c:	0a12      	lsrs	r2, r2, #8
 800525e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005262:	fb02 f303 	mul.w	r3, r2, r3
 8005266:	617b      	str	r3, [r7, #20]
      break;
 8005268:	e00c      	b.n	8005284 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800526a:	4a13      	ldr	r2, [pc, #76]	@ (80052b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005272:	4a10      	ldr	r2, [pc, #64]	@ (80052b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005274:	68d2      	ldr	r2, [r2, #12]
 8005276:	0a12      	lsrs	r2, r2, #8
 8005278:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800527c:	fb02 f303 	mul.w	r3, r2, r3
 8005280:	617b      	str	r3, [r7, #20]
      break;
 8005282:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005284:	4b0b      	ldr	r3, [pc, #44]	@ (80052b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005286:	68db      	ldr	r3, [r3, #12]
 8005288:	0e5b      	lsrs	r3, r3, #25
 800528a:	f003 0303 	and.w	r3, r3, #3
 800528e:	3301      	adds	r3, #1
 8005290:	005b      	lsls	r3, r3, #1
 8005292:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005294:	697a      	ldr	r2, [r7, #20]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	fbb2 f3f3 	udiv	r3, r2, r3
 800529c:	613b      	str	r3, [r7, #16]
 800529e:	e001      	b.n	80052a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80052a0:	2300      	movs	r3, #0
 80052a2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80052a4:	693b      	ldr	r3, [r7, #16]
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	371c      	adds	r7, #28
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop
 80052b4:	40021000 	.word	0x40021000
 80052b8:	00f42400 	.word	0x00f42400
 80052bc:	007a1200 	.word	0x007a1200

080052c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052c0:	b480      	push	{r7}
 80052c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052c4:	4b03      	ldr	r3, [pc, #12]	@ (80052d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80052c6:	681b      	ldr	r3, [r3, #0]
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop
 80052d4:	2000000c 	.word	0x2000000c

080052d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80052dc:	f7ff fff0 	bl	80052c0 <HAL_RCC_GetHCLKFreq>
 80052e0:	4602      	mov	r2, r0
 80052e2:	4b06      	ldr	r3, [pc, #24]	@ (80052fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	0a1b      	lsrs	r3, r3, #8
 80052e8:	f003 0307 	and.w	r3, r3, #7
 80052ec:	4904      	ldr	r1, [pc, #16]	@ (8005300 <HAL_RCC_GetPCLK1Freq+0x28>)
 80052ee:	5ccb      	ldrb	r3, [r1, r3]
 80052f0:	f003 031f 	and.w	r3, r3, #31
 80052f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	40021000 	.word	0x40021000
 8005300:	080099d0 	.word	0x080099d0

08005304 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005308:	f7ff ffda 	bl	80052c0 <HAL_RCC_GetHCLKFreq>
 800530c:	4602      	mov	r2, r0
 800530e:	4b06      	ldr	r3, [pc, #24]	@ (8005328 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	0adb      	lsrs	r3, r3, #11
 8005314:	f003 0307 	and.w	r3, r3, #7
 8005318:	4904      	ldr	r1, [pc, #16]	@ (800532c <HAL_RCC_GetPCLK2Freq+0x28>)
 800531a:	5ccb      	ldrb	r3, [r1, r3]
 800531c:	f003 031f 	and.w	r3, r3, #31
 8005320:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005324:	4618      	mov	r0, r3
 8005326:	bd80      	pop	{r7, pc}
 8005328:	40021000 	.word	0x40021000
 800532c:	080099d0 	.word	0x080099d0

08005330 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005330:	b480      	push	{r7}
 8005332:	b087      	sub	sp, #28
 8005334:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005336:	4b1e      	ldr	r3, [pc, #120]	@ (80053b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	f003 0303 	and.w	r3, r3, #3
 800533e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005340:	4b1b      	ldr	r3, [pc, #108]	@ (80053b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	091b      	lsrs	r3, r3, #4
 8005346:	f003 030f 	and.w	r3, r3, #15
 800534a:	3301      	adds	r3, #1
 800534c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800534e:	693b      	ldr	r3, [r7, #16]
 8005350:	2b03      	cmp	r3, #3
 8005352:	d10c      	bne.n	800536e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005354:	4a17      	ldr	r2, [pc, #92]	@ (80053b4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	fbb2 f3f3 	udiv	r3, r2, r3
 800535c:	4a14      	ldr	r2, [pc, #80]	@ (80053b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800535e:	68d2      	ldr	r2, [r2, #12]
 8005360:	0a12      	lsrs	r2, r2, #8
 8005362:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005366:	fb02 f303 	mul.w	r3, r2, r3
 800536a:	617b      	str	r3, [r7, #20]
    break;
 800536c:	e00c      	b.n	8005388 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800536e:	4a12      	ldr	r2, [pc, #72]	@ (80053b8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	fbb2 f3f3 	udiv	r3, r2, r3
 8005376:	4a0e      	ldr	r2, [pc, #56]	@ (80053b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005378:	68d2      	ldr	r2, [r2, #12]
 800537a:	0a12      	lsrs	r2, r2, #8
 800537c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005380:	fb02 f303 	mul.w	r3, r2, r3
 8005384:	617b      	str	r3, [r7, #20]
    break;
 8005386:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005388:	4b09      	ldr	r3, [pc, #36]	@ (80053b0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800538a:	68db      	ldr	r3, [r3, #12]
 800538c:	0e5b      	lsrs	r3, r3, #25
 800538e:	f003 0303 	and.w	r3, r3, #3
 8005392:	3301      	adds	r3, #1
 8005394:	005b      	lsls	r3, r3, #1
 8005396:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005398:	697a      	ldr	r2, [r7, #20]
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	fbb2 f3f3 	udiv	r3, r2, r3
 80053a0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80053a2:	687b      	ldr	r3, [r7, #4]
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	371c      	adds	r7, #28
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr
 80053b0:	40021000 	.word	0x40021000
 80053b4:	007a1200 	.word	0x007a1200
 80053b8:	00f42400 	.word	0x00f42400

080053bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b086      	sub	sp, #24
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80053c4:	2300      	movs	r3, #0
 80053c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80053c8:	2300      	movs	r3, #0
 80053ca:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	f000 8098 	beq.w	800550a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053da:	2300      	movs	r3, #0
 80053dc:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053de:	4b43      	ldr	r3, [pc, #268]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d10d      	bne.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053ea:	4b40      	ldr	r3, [pc, #256]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053ee:	4a3f      	ldr	r2, [pc, #252]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80053f6:	4b3d      	ldr	r3, [pc, #244]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053fe:	60bb      	str	r3, [r7, #8]
 8005400:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005402:	2301      	movs	r3, #1
 8005404:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005406:	4b3a      	ldr	r3, [pc, #232]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a39      	ldr	r2, [pc, #228]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800540c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005410:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005412:	f7fd fb69 	bl	8002ae8 <HAL_GetTick>
 8005416:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005418:	e009      	b.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800541a:	f7fd fb65 	bl	8002ae8 <HAL_GetTick>
 800541e:	4602      	mov	r2, r0
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	1ad3      	subs	r3, r2, r3
 8005424:	2b02      	cmp	r3, #2
 8005426:	d902      	bls.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005428:	2303      	movs	r3, #3
 800542a:	74fb      	strb	r3, [r7, #19]
        break;
 800542c:	e005      	b.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800542e:	4b30      	ldr	r3, [pc, #192]	@ (80054f0 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005436:	2b00      	cmp	r3, #0
 8005438:	d0ef      	beq.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800543a:	7cfb      	ldrb	r3, [r7, #19]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d159      	bne.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005440:	4b2a      	ldr	r3, [pc, #168]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005442:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005446:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800544a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	2b00      	cmp	r3, #0
 8005450:	d01e      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005456:	697a      	ldr	r2, [r7, #20]
 8005458:	429a      	cmp	r2, r3
 800545a:	d019      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800545c:	4b23      	ldr	r3, [pc, #140]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800545e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005462:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005466:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005468:	4b20      	ldr	r3, [pc, #128]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800546a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800546e:	4a1f      	ldr	r2, [pc, #124]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005470:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005474:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005478:	4b1c      	ldr	r3, [pc, #112]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800547a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800547e:	4a1b      	ldr	r2, [pc, #108]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005480:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005484:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005488:	4a18      	ldr	r2, [pc, #96]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	f003 0301 	and.w	r3, r3, #1
 8005496:	2b00      	cmp	r3, #0
 8005498:	d016      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800549a:	f7fd fb25 	bl	8002ae8 <HAL_GetTick>
 800549e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054a0:	e00b      	b.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054a2:	f7fd fb21 	bl	8002ae8 <HAL_GetTick>
 80054a6:	4602      	mov	r2, r0
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d902      	bls.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	74fb      	strb	r3, [r7, #19]
            break;
 80054b8:	e006      	b.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80054ba:	4b0c      	ldr	r3, [pc, #48]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054c0:	f003 0302 	and.w	r3, r3, #2
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d0ec      	beq.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80054c8:	7cfb      	ldrb	r3, [r7, #19]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d10b      	bne.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80054ce:	4b07      	ldr	r3, [pc, #28]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054dc:	4903      	ldr	r1, [pc, #12]	@ (80054ec <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80054de:	4313      	orrs	r3, r2
 80054e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80054e4:	e008      	b.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80054e6:	7cfb      	ldrb	r3, [r7, #19]
 80054e8:	74bb      	strb	r3, [r7, #18]
 80054ea:	e005      	b.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80054ec:	40021000 	.word	0x40021000
 80054f0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054f4:	7cfb      	ldrb	r3, [r7, #19]
 80054f6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054f8:	7c7b      	ldrb	r3, [r7, #17]
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d105      	bne.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054fe:	4ba6      	ldr	r3, [pc, #664]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005502:	4aa5      	ldr	r2, [pc, #660]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005504:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005508:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 0301 	and.w	r3, r3, #1
 8005512:	2b00      	cmp	r3, #0
 8005514:	d00a      	beq.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005516:	4ba0      	ldr	r3, [pc, #640]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005518:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800551c:	f023 0203 	bic.w	r2, r3, #3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	499c      	ldr	r1, [pc, #624]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005526:	4313      	orrs	r3, r2
 8005528:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0302 	and.w	r3, r3, #2
 8005534:	2b00      	cmp	r3, #0
 8005536:	d00a      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005538:	4b97      	ldr	r3, [pc, #604]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800553a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800553e:	f023 020c 	bic.w	r2, r3, #12
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	4994      	ldr	r1, [pc, #592]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005548:	4313      	orrs	r3, r2
 800554a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 0304 	and.w	r3, r3, #4
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00a      	beq.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800555a:	4b8f      	ldr	r3, [pc, #572]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800555c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005560:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	498b      	ldr	r1, [pc, #556]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800556a:	4313      	orrs	r3, r2
 800556c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 0308 	and.w	r3, r3, #8
 8005578:	2b00      	cmp	r3, #0
 800557a:	d00a      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800557c:	4b86      	ldr	r3, [pc, #536]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800557e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005582:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	4983      	ldr	r1, [pc, #524]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800558c:	4313      	orrs	r3, r2
 800558e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 0320 	and.w	r3, r3, #32
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00a      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800559e:	4b7e      	ldr	r3, [pc, #504]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055a4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	695b      	ldr	r3, [r3, #20]
 80055ac:	497a      	ldr	r1, [pc, #488]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055ae:	4313      	orrs	r3, r2
 80055b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00a      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80055c0:	4b75      	ldr	r3, [pc, #468]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055c6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	699b      	ldr	r3, [r3, #24]
 80055ce:	4972      	ldr	r1, [pc, #456]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055d0:	4313      	orrs	r3, r2
 80055d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d00a      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80055e2:	4b6d      	ldr	r3, [pc, #436]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055e8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	69db      	ldr	r3, [r3, #28]
 80055f0:	4969      	ldr	r1, [pc, #420]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00a      	beq.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005604:	4b64      	ldr	r3, [pc, #400]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005606:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800560a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6a1b      	ldr	r3, [r3, #32]
 8005612:	4961      	ldr	r1, [pc, #388]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005614:	4313      	orrs	r3, r2
 8005616:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00a      	beq.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005626:	4b5c      	ldr	r3, [pc, #368]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800562c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005634:	4958      	ldr	r1, [pc, #352]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005636:	4313      	orrs	r3, r2
 8005638:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005644:	2b00      	cmp	r3, #0
 8005646:	d015      	beq.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005648:	4b53      	ldr	r3, [pc, #332]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800564a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800564e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005656:	4950      	ldr	r1, [pc, #320]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005658:	4313      	orrs	r3, r2
 800565a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005662:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005666:	d105      	bne.n	8005674 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005668:	4b4b      	ldr	r3, [pc, #300]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800566a:	68db      	ldr	r3, [r3, #12]
 800566c:	4a4a      	ldr	r2, [pc, #296]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800566e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005672:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800567c:	2b00      	cmp	r3, #0
 800567e:	d015      	beq.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005680:	4b45      	ldr	r3, [pc, #276]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005686:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800568e:	4942      	ldr	r1, [pc, #264]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005690:	4313      	orrs	r3, r2
 8005692:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800569a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800569e:	d105      	bne.n	80056ac <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056a0:	4b3d      	ldr	r3, [pc, #244]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	4a3c      	ldr	r2, [pc, #240]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056aa:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d015      	beq.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80056b8:	4b37      	ldr	r3, [pc, #220]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056be:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056c6:	4934      	ldr	r1, [pc, #208]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056c8:	4313      	orrs	r3, r2
 80056ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80056d6:	d105      	bne.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80056d8:	4b2f      	ldr	r3, [pc, #188]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	4a2e      	ldr	r2, [pc, #184]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80056e2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d015      	beq.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80056f0:	4b29      	ldr	r3, [pc, #164]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80056f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056fe:	4926      	ldr	r1, [pc, #152]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005700:	4313      	orrs	r3, r2
 8005702:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800570a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800570e:	d105      	bne.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005710:	4b21      	ldr	r3, [pc, #132]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005712:	68db      	ldr	r3, [r3, #12]
 8005714:	4a20      	ldr	r2, [pc, #128]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005716:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800571a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005724:	2b00      	cmp	r3, #0
 8005726:	d015      	beq.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005728:	4b1b      	ldr	r3, [pc, #108]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800572a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800572e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005736:	4918      	ldr	r1, [pc, #96]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005738:	4313      	orrs	r3, r2
 800573a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005742:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005746:	d105      	bne.n	8005754 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005748:	4b13      	ldr	r3, [pc, #76]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	4a12      	ldr	r2, [pc, #72]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800574e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005752:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800575c:	2b00      	cmp	r3, #0
 800575e:	d015      	beq.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005760:	4b0d      	ldr	r3, [pc, #52]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005766:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800576e:	490a      	ldr	r1, [pc, #40]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005770:	4313      	orrs	r3, r2
 8005772:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800577a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800577e:	d105      	bne.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005780:	4b05      	ldr	r3, [pc, #20]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005782:	68db      	ldr	r3, [r3, #12]
 8005784:	4a04      	ldr	r2, [pc, #16]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005786:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800578a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800578c:	7cbb      	ldrb	r3, [r7, #18]
}
 800578e:	4618      	mov	r0, r3
 8005790:	3718      	adds	r7, #24
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}
 8005796:	bf00      	nop
 8005798:	40021000 	.word	0x40021000

0800579c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d070      	beq.n	8005890 <HAL_RTC_Init+0xf4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d106      	bne.n	80057c8 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2200      	movs	r2, #0
 80057be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f7fc ff66 	bl	8002694 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2202      	movs	r2, #2
 80057cc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	f003 0310 	and.w	r3, r3, #16
 80057da:	2b10      	cmp	r3, #16
 80057dc:	d04f      	beq.n	800587e <HAL_RTC_Init+0xe2>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	22ca      	movs	r2, #202	@ 0xca
 80057e4:	625a      	str	r2, [r3, #36]	@ 0x24
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2253      	movs	r2, #83	@ 0x53
 80057ec:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f000 fa44 	bl	8005c7c <RTC_EnterInitMode>
 80057f4:	4603      	mov	r3, r0
 80057f6:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80057f8:	7bfb      	ldrb	r3, [r7, #15]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d126      	bne.n	800584c <HAL_RTC_Init+0xb0>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(hrtc->Instance->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	699b      	ldr	r3, [r3, #24]
 8005804:	687a      	ldr	r2, [r7, #4]
 8005806:	6812      	ldr	r2, [r2, #0]
 8005808:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 800580c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005810:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(hrtc->Instance->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	6999      	ldr	r1, [r3, #24]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	685a      	ldr	r2, [r3, #4]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	691b      	ldr	r3, [r3, #16]
 8005820:	431a      	orrs	r2, r3
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	699b      	ldr	r3, [r3, #24]
 8005826:	431a      	orrs	r2, r3
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	430a      	orrs	r2, r1
 800582e:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        WRITE_REG(hrtc->Instance->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	68d9      	ldr	r1, [r3, #12]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	041a      	lsls	r2, r3, #16
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	430a      	orrs	r2, r1
 8005840:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 fa50 	bl	8005ce8 <RTC_ExitInitMode>
 8005848:	4603      	mov	r3, r0
 800584a:	73fb      	strb	r3, [r7, #15]
      }

      if (status == HAL_OK)
 800584c:	7bfb      	ldrb	r3, [r7, #15]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d110      	bne.n	8005874 <HAL_RTC_Init+0xd8>
      {
        MODIFY_REG(hrtc->Instance->CR, \
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	699b      	ldr	r3, [r3, #24]
 8005858:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6a1a      	ldr	r2, [r3, #32]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	69db      	ldr	r3, [r3, #28]
 8005864:	431a      	orrs	r2, r3
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	695b      	ldr	r3, [r3, #20]
 800586a:	431a      	orrs	r2, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	430a      	orrs	r2, r1
 8005872:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	22ff      	movs	r2, #255	@ 0xff
 800587a:	625a      	str	r2, [r3, #36]	@ 0x24
 800587c:	e001      	b.n	8005882 <HAL_RTC_Init+0xe6>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800587e:	2300      	movs	r3, #0
 8005880:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005882:	7bfb      	ldrb	r3, [r7, #15]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d103      	bne.n	8005890 <HAL_RTC_Init+0xf4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
  }

  return status;
 8005890:	7bfb      	ldrb	r3, [r7, #15]
}
 8005892:	4618      	mov	r0, r3
 8005894:	3710      	adds	r7, #16
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}

0800589a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800589a:	b590      	push	{r4, r7, lr}
 800589c:	b087      	sub	sp, #28
 800589e:	af00      	add	r7, sp, #0
 80058a0:	60f8      	str	r0, [r7, #12]
 80058a2:	60b9      	str	r1, [r7, #8]
 80058a4:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d101      	bne.n	80058b4 <HAL_RTC_SetTime+0x1a>
 80058b0:	2302      	movs	r3, #2
 80058b2:	e08b      	b.n	80059cc <HAL_RTC_SetTime+0x132>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_BUSY;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2202      	movs	r2, #2
 80058c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	22ca      	movs	r2, #202	@ 0xca
 80058ca:	625a      	str	r2, [r3, #36]	@ 0x24
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	2253      	movs	r2, #83	@ 0x53
 80058d2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80058d4:	68f8      	ldr	r0, [r7, #12]
 80058d6:	f000 f9d1 	bl	8005c7c <RTC_EnterInitMode>
 80058da:	4603      	mov	r3, r0
 80058dc:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80058de:	7cfb      	ldrb	r3, [r7, #19]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d163      	bne.n	80059ac <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d126      	bne.n	8005938 <HAL_RTC_SetTime+0x9e>
    {
      if (READ_BIT(hrtc->Instance->CR, RTC_CR_FMT) != 0U)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	699b      	ldr	r3, [r3, #24]
 80058f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d102      	bne.n	80058fe <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	2200      	movs	r2, #0
 80058fc:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	781b      	ldrb	r3, [r3, #0]
 8005902:	4618      	mov	r0, r3
 8005904:	f000 fa33 	bl	8005d6e <RTC_ByteToBcd2>
 8005908:	4603      	mov	r3, r0
 800590a:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	785b      	ldrb	r3, [r3, #1]
 8005910:	4618      	mov	r0, r3
 8005912:	f000 fa2c 	bl	8005d6e <RTC_ByteToBcd2>
 8005916:	4603      	mov	r3, r0
 8005918:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800591a:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	789b      	ldrb	r3, [r3, #2]
 8005920:	4618      	mov	r0, r3
 8005922:	f000 fa24 	bl	8005d6e <RTC_ByteToBcd2>
 8005926:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005928:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	78db      	ldrb	r3, [r3, #3]
 8005930:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005932:	4313      	orrs	r3, r2
 8005934:	617b      	str	r3, [r7, #20]
 8005936:	e018      	b.n	800596a <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if (READ_BIT(hrtc->Instance->CR, RTC_CR_FMT) != 0U)
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	699b      	ldr	r3, [r3, #24]
 800593e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005942:	2b00      	cmp	r3, #0
 8005944:	d102      	bne.n	800594c <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	2200      	movs	r2, #0
 800594a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	781b      	ldrb	r3, [r3, #0]
 8005950:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005952:	68bb      	ldr	r3, [r7, #8]
 8005954:	785b      	ldrb	r3, [r3, #1]
 8005956:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005958:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800595a:	68ba      	ldr	r2, [r7, #8]
 800595c:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800595e:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	78db      	ldrb	r3, [r3, #3]
 8005964:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8005966:	4313      	orrs	r3, r2
 8005968:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    WRITE_REG(hrtc->Instance->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005974:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005978:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    CLEAR_BIT(hrtc->Instance->CR, RTC_CR_BKP);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	699a      	ldr	r2, [r3, #24]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005988:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    SET_BIT(hrtc->Instance->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	6999      	ldr	r1, [r3, #24]
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	68da      	ldr	r2, [r3, #12]
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	691b      	ldr	r3, [r3, #16]
 8005998:	431a      	orrs	r2, r3
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	430a      	orrs	r2, r1
 80059a0:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80059a2:	68f8      	ldr	r0, [r7, #12]
 80059a4:	f000 f9a0 	bl	8005ce8 <RTC_ExitInitMode>
 80059a8:	4603      	mov	r3, r0
 80059aa:	74fb      	strb	r3, [r7, #19]
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	22ff      	movs	r2, #255	@ 0xff
 80059b2:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80059b4:	7cfb      	ldrb	r3, [r7, #19]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d103      	bne.n	80059c2 <HAL_RTC_SetTime+0x128>
  {
     hrtc->State = HAL_RTC_STATE_READY;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2201      	movs	r2, #1
 80059be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  }
    __HAL_UNLOCK(hrtc);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2200      	movs	r2, #0
 80059c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80059ca:	7cfb      	ldrb	r3, [r7, #19]
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	371c      	adds	r7, #28
 80059d0:	46bd      	mov	sp, r7
 80059d2:	bd90      	pop	{r4, r7, pc}

080059d4 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b086      	sub	sp, #24
 80059d8:	af00      	add	r7, sp, #0
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	60b9      	str	r1, [r7, #8]
 80059de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = READ_REG(hrtc->Instance->SSR);
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	689a      	ldr	r2, [r3, #8]
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(READ_REG(hrtc->Instance->PRER) & RTC_PRER_PREDIV_S);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(READ_REG(hrtc->Instance->TR) & RTC_TR_RESERVED_MASK);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8005a02:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8005a06:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	0c1b      	lsrs	r3, r3, #16
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a12:	b2da      	uxtb	r2, r3
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	0a1b      	lsrs	r3, r3, #8
 8005a1c:	b2db      	uxtb	r3, r3
 8005a1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a22:	b2da      	uxtb	r2, r3
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	b2db      	uxtb	r3, r3
 8005a2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a30:	b2da      	uxtb	r2, r3
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	0d9b      	lsrs	r3, r3, #22
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	f003 0301 	and.w	r3, r3, #1
 8005a40:	b2da      	uxtb	r2, r3
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d11a      	bne.n	8005a82 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	781b      	ldrb	r3, [r3, #0]
 8005a50:	4618      	mov	r0, r3
 8005a52:	f000 f9ac 	bl	8005dae <RTC_Bcd2ToByte>
 8005a56:	4603      	mov	r3, r0
 8005a58:	461a      	mov	r2, r3
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005a5e:	68bb      	ldr	r3, [r7, #8]
 8005a60:	785b      	ldrb	r3, [r3, #1]
 8005a62:	4618      	mov	r0, r3
 8005a64:	f000 f9a3 	bl	8005dae <RTC_Bcd2ToByte>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	68bb      	ldr	r3, [r7, #8]
 8005a6e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	789b      	ldrb	r3, [r3, #2]
 8005a74:	4618      	mov	r0, r3
 8005a76:	f000 f99a 	bl	8005dae <RTC_Bcd2ToByte>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005a82:	2300      	movs	r3, #0
}
 8005a84:	4618      	mov	r0, r3
 8005a86:	3718      	adds	r7, #24
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	bd80      	pop	{r7, pc}

08005a8c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005a8c:	b590      	push	{r4, r7, lr}
 8005a8e:	b087      	sub	sp, #28
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005a9e:	2b01      	cmp	r3, #1
 8005aa0:	d101      	bne.n	8005aa6 <HAL_RTC_SetDate+0x1a>
 8005aa2:	2302      	movs	r3, #2
 8005aa4:	e075      	b.n	8005b92 <HAL_RTC_SetDate+0x106>
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2202      	movs	r2, #2
 8005ab2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d10e      	bne.n	8005ada <HAL_RTC_SetDate+0x4e>
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	785b      	ldrb	r3, [r3, #1]
 8005ac0:	f003 0310 	and.w	r3, r3, #16
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d008      	beq.n	8005ada <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	785b      	ldrb	r3, [r3, #1]
 8005acc:	f023 0310 	bic.w	r3, r3, #16
 8005ad0:	b2db      	uxtb	r3, r3
 8005ad2:	330a      	adds	r3, #10
 8005ad4:	b2da      	uxtb	r2, r3
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d11c      	bne.n	8005b1a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	78db      	ldrb	r3, [r3, #3]
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f000 f942 	bl	8005d6e <RTC_ByteToBcd2>
 8005aea:	4603      	mov	r3, r0
 8005aec:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	785b      	ldrb	r3, [r3, #1]
 8005af2:	4618      	mov	r0, r3
 8005af4:	f000 f93b 	bl	8005d6e <RTC_ByteToBcd2>
 8005af8:	4603      	mov	r3, r0
 8005afa:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005afc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	789b      	ldrb	r3, [r3, #2]
 8005b02:	4618      	mov	r0, r3
 8005b04:	f000 f933 	bl	8005d6e <RTC_ByteToBcd2>
 8005b08:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005b0a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	781b      	ldrb	r3, [r3, #0]
 8005b12:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8005b14:	4313      	orrs	r3, r2
 8005b16:	617b      	str	r3, [r7, #20]
 8005b18:	e00e      	b.n	8005b38 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	78db      	ldrb	r3, [r3, #3]
 8005b1e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	785b      	ldrb	r3, [r3, #1]
 8005b24:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005b26:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8005b28:	68ba      	ldr	r2, [r7, #8]
 8005b2a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8005b2c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005b2e:	68bb      	ldr	r3, [r7, #8]
 8005b30:	781b      	ldrb	r3, [r3, #0]
 8005b32:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8005b34:	4313      	orrs	r3, r2
 8005b36:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	22ca      	movs	r2, #202	@ 0xca
 8005b3e:	625a      	str	r2, [r3, #36]	@ 0x24
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	2253      	movs	r2, #83	@ 0x53
 8005b46:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005b48:	68f8      	ldr	r0, [r7, #12]
 8005b4a:	f000 f897 	bl	8005c7c <RTC_EnterInitMode>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8005b52:	7cfb      	ldrb	r3, [r7, #19]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d10c      	bne.n	8005b72 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    WRITE_REG(hrtc->Instance->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005b62:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005b66:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8005b68:	68f8      	ldr	r0, [r7, #12]
 8005b6a:	f000 f8bd 	bl	8005ce8 <RTC_ExitInitMode>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	74fb      	strb	r3, [r7, #19]
  }
	
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	22ff      	movs	r2, #255	@ 0xff
 8005b78:	625a      	str	r2, [r3, #36]	@ 0x24
 
  if (status == HAL_OK)
 8005b7a:	7cfb      	ldrb	r3, [r7, #19]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d103      	bne.n	8005b88 <HAL_RTC_SetDate+0xfc>
  {

    hrtc->State = HAL_RTC_STATE_READY ;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
  }
  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8005b90:	7cfb      	ldrb	r3, [r7, #19]
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	371c      	adds	r7, #28
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd90      	pop	{r4, r7, pc}

08005b9a <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005b9a:	b580      	push	{r7, lr}
 8005b9c:	b086      	sub	sp, #24
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	60f8      	str	r0, [r7, #12]
 8005ba2:	60b9      	str	r1, [r7, #8]
 8005ba4:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(hrtc->Instance->DR) & RTC_DR_RESERVED_MASK);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8005bb0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005bb4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	0c1b      	lsrs	r3, r3, #16
 8005bba:	b2da      	uxtb	r2, r3
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	0a1b      	lsrs	r3, r3, #8
 8005bc4:	b2db      	uxtb	r3, r3
 8005bc6:	f003 031f 	and.w	r3, r3, #31
 8005bca:	b2da      	uxtb	r2, r3
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005bd8:	b2da      	uxtb	r2, r3
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	0b5b      	lsrs	r3, r3, #13
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	f003 0307 	and.w	r3, r3, #7
 8005be8:	b2da      	uxtb	r2, r3
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d11a      	bne.n	8005c2a <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	78db      	ldrb	r3, [r3, #3]
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f000 f8d8 	bl	8005dae <RTC_Bcd2ToByte>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	461a      	mov	r2, r3
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	785b      	ldrb	r3, [r3, #1]
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	f000 f8cf 	bl	8005dae <RTC_Bcd2ToByte>
 8005c10:	4603      	mov	r3, r0
 8005c12:	461a      	mov	r2, r3
 8005c14:	68bb      	ldr	r3, [r7, #8]
 8005c16:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8005c18:	68bb      	ldr	r3, [r7, #8]
 8005c1a:	789b      	ldrb	r3, [r3, #2]
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	f000 f8c6 	bl	8005dae <RTC_Bcd2ToByte>
 8005c22:	4603      	mov	r3, r0
 8005c24:	461a      	mov	r2, r3
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8005c2a:	2300      	movs	r3, #0
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3718      	adds	r7, #24
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd80      	pop	{r7, pc}

08005c34 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b084      	sub	sp, #16
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a0d      	ldr	r2, [pc, #52]	@ (8005c78 <HAL_RTC_WaitForSynchro+0x44>)
 8005c42:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8005c44:	f7fc ff50 	bl	8002ae8 <HAL_GetTick>
 8005c48:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 8005c4a:	e009      	b.n	8005c60 <HAL_RTC_WaitForSynchro+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005c4c:	f7fc ff4c 	bl	8002ae8 <HAL_GetTick>
 8005c50:	4602      	mov	r2, r0
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	1ad3      	subs	r3, r2, r3
 8005c56:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005c5a:	d901      	bls.n	8005c60 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8005c5c:	2303      	movs	r3, #3
 8005c5e:	e007      	b.n	8005c70 <HAL_RTC_WaitForSynchro+0x3c>
  while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_RSF) == 0U)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	f003 0320 	and.w	r3, r3, #32
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d0ee      	beq.n	8005c4c <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8005c6e:	2300      	movs	r3, #0
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3710      	adds	r7, #16
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}
 8005c78:	0001005f 	.word	0x0001005f

08005c7c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b084      	sub	sp, #16
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005c84:	2300      	movs	r3, #0
 8005c86:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d123      	bne.n	8005cde <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	68da      	ldr	r2, [r3, #12]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005ca4:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8005ca6:	f7fc ff1f 	bl	8002ae8 <HAL_GetTick>
 8005caa:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005cac:	e00d      	b.n	8005cca <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8005cae:	f7fc ff1b 	bl	8002ae8 <HAL_GetTick>
 8005cb2:	4602      	mov	r2, r0
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	1ad3      	subs	r3, r2, r3
 8005cb8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005cbc:	d905      	bls.n	8005cca <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 8005cbe:	2303      	movs	r3, #3
 8005cc0:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2203      	movs	r2, #3
 8005cc6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68db      	ldr	r3, [r3, #12]
 8005cd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d102      	bne.n	8005cde <RTC_EnterInitMode+0x62>
 8005cd8:	7bfb      	ldrb	r3, [r7, #15]
 8005cda:	2b03      	cmp	r3, #3
 8005cdc:	d1e7      	bne.n	8005cae <RTC_EnterInitMode+0x32>
      }
    }
  }

  return status;
 8005cde:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3710      	adds	r7, #16
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b084      	sub	sp, #16
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68da      	ldr	r2, [r3, #12]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005d02:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	699b      	ldr	r3, [r3, #24]
 8005d0a:	f003 0320 	and.w	r3, r3, #32
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d10c      	bne.n	8005d2c <RTC_ExitInitMode+0x44>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f7ff ff8e 	bl	8005c34 <HAL_RTC_WaitForSynchro>
 8005d18:	4603      	mov	r3, r0
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d022      	beq.n	8005d64 <RTC_ExitInitMode+0x7c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2203      	movs	r2, #3
 8005d22:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 8005d26:	2303      	movs	r3, #3
 8005d28:	73fb      	strb	r3, [r7, #15]
 8005d2a:	e01b      	b.n	8005d64 <RTC_ExitInitMode+0x7c>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	699a      	ldr	r2, [r3, #24]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f022 0220 	bic.w	r2, r2, #32
 8005d3a:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f7ff ff79 	bl	8005c34 <HAL_RTC_WaitForSynchro>
 8005d42:	4603      	mov	r3, r0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d005      	beq.n	8005d54 <RTC_ExitInitMode+0x6c>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2203      	movs	r2, #3
 8005d4c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      status = HAL_TIMEOUT;
 8005d50:	2303      	movs	r3, #3
 8005d52:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	699a      	ldr	r2, [r3, #24]
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	f042 0220 	orr.w	r2, r2, #32
 8005d62:	619a      	str	r2, [r3, #24]
  }

  return status;
 8005d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3710      	adds	r7, #16
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	bd80      	pop	{r7, pc}

08005d6e <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8005d6e:	b480      	push	{r7}
 8005d70:	b085      	sub	sp, #20
 8005d72:	af00      	add	r7, sp, #0
 8005d74:	4603      	mov	r3, r0
 8005d76:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 8005d7c:	79fb      	ldrb	r3, [r7, #7]
 8005d7e:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8005d80:	e005      	b.n	8005d8e <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	3301      	adds	r3, #1
 8005d86:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 8005d88:	7afb      	ldrb	r3, [r7, #11]
 8005d8a:	3b0a      	subs	r3, #10
 8005d8c:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8005d8e:	7afb      	ldrb	r3, [r7, #11]
 8005d90:	2b09      	cmp	r3, #9
 8005d92:	d8f6      	bhi.n	8005d82 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	011b      	lsls	r3, r3, #4
 8005d9a:	b2da      	uxtb	r2, r3
 8005d9c:	7afb      	ldrb	r3, [r7, #11]
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	b2db      	uxtb	r3, r3
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	3714      	adds	r7, #20
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr

08005dae <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8005dae:	b480      	push	{r7}
 8005db0:	b085      	sub	sp, #20
 8005db2:	af00      	add	r7, sp, #0
 8005db4:	4603      	mov	r3, r0
 8005db6:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 8005db8:	79fb      	ldrb	r3, [r7, #7]
 8005dba:	091b      	lsrs	r3, r3, #4
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	4613      	mov	r3, r2
 8005dc2:	009b      	lsls	r3, r3, #2
 8005dc4:	4413      	add	r3, r2
 8005dc6:	005b      	lsls	r3, r3, #1
 8005dc8:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	b2da      	uxtb	r2, r3
 8005dce:	79fb      	ldrb	r3, [r7, #7]
 8005dd0:	f003 030f 	and.w	r3, r3, #15
 8005dd4:	b2db      	uxtb	r3, r3
 8005dd6:	4413      	add	r3, r2
 8005dd8:	b2db      	uxtb	r3, r3
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3714      	adds	r7, #20
 8005dde:	46bd      	mov	sp, r7
 8005de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de4:	4770      	bx	lr
	...

08005de8 <HAL_RTCEx_BKUPWrite>:
  *          specify the register.
  * @param  Data Data to be written in the specified TAMP Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b087      	sub	sp, #28
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	60f8      	str	r0, [r7, #12]
 8005df0:	60b9      	str	r1, [r7, #8]
 8005df2:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 8005df4:	4b07      	ldr	r3, [pc, #28]	@ (8005e14 <HAL_RTCEx_BKUPWrite+0x2c>)
 8005df6:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	009b      	lsls	r3, r3, #2
 8005dfc:	697a      	ldr	r2, [r7, #20]
 8005dfe:	4413      	add	r3, r2
 8005e00:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	601a      	str	r2, [r3, #0]
}
 8005e08:	bf00      	nop
 8005e0a:	371c      	adds	r7, #28
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr
 8005e14:	40002500 	.word	0x40002500

08005e18 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB to
  *          specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b085      	sub	sp, #20
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 8005e22:	4b07      	ldr	r3, [pc, #28]	@ (8005e40 <HAL_RTCEx_BKUPRead+0x28>)
 8005e24:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	009b      	lsls	r3, r3, #2
 8005e2a:	68fa      	ldr	r2, [r7, #12]
 8005e2c:	4413      	add	r3, r2
 8005e2e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	3714      	adds	r7, #20
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr
 8005e40:	40002500 	.word	0x40002500

08005e44 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b082      	sub	sp, #8
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d101      	bne.n	8005e56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e042      	b.n	8005edc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d106      	bne.n	8005e6e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2200      	movs	r2, #0
 8005e64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f7fc fc4f 	bl	800270c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2224      	movs	r2, #36	@ 0x24
 8005e72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f022 0201 	bic.w	r2, r2, #1
 8005e84:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d002      	beq.n	8005e94 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 fb82 	bl	8006598 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f000 f8b3 	bl	8006000 <UART_SetConfig>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d101      	bne.n	8005ea4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	e01b      	b.n	8005edc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	685a      	ldr	r2, [r3, #4]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005eb2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	689a      	ldr	r2, [r3, #8]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005ec2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f042 0201 	orr.w	r2, r2, #1
 8005ed2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	f000 fc01 	bl	80066dc <UART_CheckIdleState>
 8005eda:	4603      	mov	r3, r0
}
 8005edc:	4618      	mov	r0, r3
 8005ede:	3708      	adds	r7, #8
 8005ee0:	46bd      	mov	sp, r7
 8005ee2:	bd80      	pop	{r7, pc}

08005ee4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b08a      	sub	sp, #40	@ 0x28
 8005ee8:	af02      	add	r7, sp, #8
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	603b      	str	r3, [r7, #0]
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005efa:	2b20      	cmp	r3, #32
 8005efc:	d17b      	bne.n	8005ff6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d002      	beq.n	8005f0a <HAL_UART_Transmit+0x26>
 8005f04:	88fb      	ldrh	r3, [r7, #6]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d101      	bne.n	8005f0e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e074      	b.n	8005ff8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	2200      	movs	r2, #0
 8005f12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2221      	movs	r2, #33	@ 0x21
 8005f1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f1e:	f7fc fde3 	bl	8002ae8 <HAL_GetTick>
 8005f22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	88fa      	ldrh	r2, [r7, #6]
 8005f28:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	88fa      	ldrh	r2, [r7, #6]
 8005f30:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f3c:	d108      	bne.n	8005f50 <HAL_UART_Transmit+0x6c>
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	691b      	ldr	r3, [r3, #16]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d104      	bne.n	8005f50 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005f46:	2300      	movs	r3, #0
 8005f48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	61bb      	str	r3, [r7, #24]
 8005f4e:	e003      	b.n	8005f58 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005f54:	2300      	movs	r3, #0
 8005f56:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005f58:	e030      	b.n	8005fbc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	9300      	str	r3, [sp, #0]
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	2200      	movs	r2, #0
 8005f62:	2180      	movs	r1, #128	@ 0x80
 8005f64:	68f8      	ldr	r0, [r7, #12]
 8005f66:	f000 fc63 	bl	8006830 <UART_WaitOnFlagUntilTimeout>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d005      	beq.n	8005f7c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2220      	movs	r2, #32
 8005f74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005f78:	2303      	movs	r3, #3
 8005f7a:	e03d      	b.n	8005ff8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005f7c:	69fb      	ldr	r3, [r7, #28]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d10b      	bne.n	8005f9a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f82:	69bb      	ldr	r3, [r7, #24]
 8005f84:	881b      	ldrh	r3, [r3, #0]
 8005f86:	461a      	mov	r2, r3
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f90:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	3302      	adds	r3, #2
 8005f96:	61bb      	str	r3, [r7, #24]
 8005f98:	e007      	b.n	8005faa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	781a      	ldrb	r2, [r3, #0]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005fa4:	69fb      	ldr	r3, [r7, #28]
 8005fa6:	3301      	adds	r3, #1
 8005fa8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	3b01      	subs	r3, #1
 8005fb4:	b29a      	uxth	r2, r3
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005fc2:	b29b      	uxth	r3, r3
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d1c8      	bne.n	8005f5a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	9300      	str	r3, [sp, #0]
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	2140      	movs	r1, #64	@ 0x40
 8005fd2:	68f8      	ldr	r0, [r7, #12]
 8005fd4:	f000 fc2c 	bl	8006830 <UART_WaitOnFlagUntilTimeout>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d005      	beq.n	8005fea <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2220      	movs	r2, #32
 8005fe2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	e006      	b.n	8005ff8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2220      	movs	r2, #32
 8005fee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	e000      	b.n	8005ff8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005ff6:	2302      	movs	r3, #2
  }
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3720      	adds	r7, #32
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}

08006000 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006000:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006004:	b08c      	sub	sp, #48	@ 0x30
 8006006:	af00      	add	r7, sp, #0
 8006008:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800600a:	2300      	movs	r3, #0
 800600c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006010:	697b      	ldr	r3, [r7, #20]
 8006012:	689a      	ldr	r2, [r3, #8]
 8006014:	697b      	ldr	r3, [r7, #20]
 8006016:	691b      	ldr	r3, [r3, #16]
 8006018:	431a      	orrs	r2, r3
 800601a:	697b      	ldr	r3, [r7, #20]
 800601c:	695b      	ldr	r3, [r3, #20]
 800601e:	431a      	orrs	r2, r3
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	69db      	ldr	r3, [r3, #28]
 8006024:	4313      	orrs	r3, r2
 8006026:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	4bab      	ldr	r3, [pc, #684]	@ (80062dc <UART_SetConfig+0x2dc>)
 8006030:	4013      	ands	r3, r2
 8006032:	697a      	ldr	r2, [r7, #20]
 8006034:	6812      	ldr	r2, [r2, #0]
 8006036:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006038:	430b      	orrs	r3, r1
 800603a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	68da      	ldr	r2, [r3, #12]
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	430a      	orrs	r2, r1
 8006050:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	699b      	ldr	r3, [r3, #24]
 8006056:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4aa0      	ldr	r2, [pc, #640]	@ (80062e0 <UART_SetConfig+0x2e0>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d004      	beq.n	800606c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	6a1b      	ldr	r3, [r3, #32]
 8006066:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006068:	4313      	orrs	r3, r2
 800606a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006076:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800607a:	697a      	ldr	r2, [r7, #20]
 800607c:	6812      	ldr	r2, [r2, #0]
 800607e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006080:	430b      	orrs	r3, r1
 8006082:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800608a:	f023 010f 	bic.w	r1, r3, #15
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	430a      	orrs	r2, r1
 8006098:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	4a91      	ldr	r2, [pc, #580]	@ (80062e4 <UART_SetConfig+0x2e4>)
 80060a0:	4293      	cmp	r3, r2
 80060a2:	d125      	bne.n	80060f0 <UART_SetConfig+0xf0>
 80060a4:	4b90      	ldr	r3, [pc, #576]	@ (80062e8 <UART_SetConfig+0x2e8>)
 80060a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060aa:	f003 0303 	and.w	r3, r3, #3
 80060ae:	2b03      	cmp	r3, #3
 80060b0:	d81a      	bhi.n	80060e8 <UART_SetConfig+0xe8>
 80060b2:	a201      	add	r2, pc, #4	@ (adr r2, 80060b8 <UART_SetConfig+0xb8>)
 80060b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060b8:	080060c9 	.word	0x080060c9
 80060bc:	080060d9 	.word	0x080060d9
 80060c0:	080060d1 	.word	0x080060d1
 80060c4:	080060e1 	.word	0x080060e1
 80060c8:	2301      	movs	r3, #1
 80060ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060ce:	e0d6      	b.n	800627e <UART_SetConfig+0x27e>
 80060d0:	2302      	movs	r3, #2
 80060d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060d6:	e0d2      	b.n	800627e <UART_SetConfig+0x27e>
 80060d8:	2304      	movs	r3, #4
 80060da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060de:	e0ce      	b.n	800627e <UART_SetConfig+0x27e>
 80060e0:	2308      	movs	r3, #8
 80060e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060e6:	e0ca      	b.n	800627e <UART_SetConfig+0x27e>
 80060e8:	2310      	movs	r3, #16
 80060ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80060ee:	e0c6      	b.n	800627e <UART_SetConfig+0x27e>
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a7d      	ldr	r2, [pc, #500]	@ (80062ec <UART_SetConfig+0x2ec>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d138      	bne.n	800616c <UART_SetConfig+0x16c>
 80060fa:	4b7b      	ldr	r3, [pc, #492]	@ (80062e8 <UART_SetConfig+0x2e8>)
 80060fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006100:	f003 030c 	and.w	r3, r3, #12
 8006104:	2b0c      	cmp	r3, #12
 8006106:	d82d      	bhi.n	8006164 <UART_SetConfig+0x164>
 8006108:	a201      	add	r2, pc, #4	@ (adr r2, 8006110 <UART_SetConfig+0x110>)
 800610a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800610e:	bf00      	nop
 8006110:	08006145 	.word	0x08006145
 8006114:	08006165 	.word	0x08006165
 8006118:	08006165 	.word	0x08006165
 800611c:	08006165 	.word	0x08006165
 8006120:	08006155 	.word	0x08006155
 8006124:	08006165 	.word	0x08006165
 8006128:	08006165 	.word	0x08006165
 800612c:	08006165 	.word	0x08006165
 8006130:	0800614d 	.word	0x0800614d
 8006134:	08006165 	.word	0x08006165
 8006138:	08006165 	.word	0x08006165
 800613c:	08006165 	.word	0x08006165
 8006140:	0800615d 	.word	0x0800615d
 8006144:	2300      	movs	r3, #0
 8006146:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800614a:	e098      	b.n	800627e <UART_SetConfig+0x27e>
 800614c:	2302      	movs	r3, #2
 800614e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006152:	e094      	b.n	800627e <UART_SetConfig+0x27e>
 8006154:	2304      	movs	r3, #4
 8006156:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800615a:	e090      	b.n	800627e <UART_SetConfig+0x27e>
 800615c:	2308      	movs	r3, #8
 800615e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006162:	e08c      	b.n	800627e <UART_SetConfig+0x27e>
 8006164:	2310      	movs	r3, #16
 8006166:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800616a:	e088      	b.n	800627e <UART_SetConfig+0x27e>
 800616c:	697b      	ldr	r3, [r7, #20]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	4a5f      	ldr	r2, [pc, #380]	@ (80062f0 <UART_SetConfig+0x2f0>)
 8006172:	4293      	cmp	r3, r2
 8006174:	d125      	bne.n	80061c2 <UART_SetConfig+0x1c2>
 8006176:	4b5c      	ldr	r3, [pc, #368]	@ (80062e8 <UART_SetConfig+0x2e8>)
 8006178:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800617c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006180:	2b30      	cmp	r3, #48	@ 0x30
 8006182:	d016      	beq.n	80061b2 <UART_SetConfig+0x1b2>
 8006184:	2b30      	cmp	r3, #48	@ 0x30
 8006186:	d818      	bhi.n	80061ba <UART_SetConfig+0x1ba>
 8006188:	2b20      	cmp	r3, #32
 800618a:	d00a      	beq.n	80061a2 <UART_SetConfig+0x1a2>
 800618c:	2b20      	cmp	r3, #32
 800618e:	d814      	bhi.n	80061ba <UART_SetConfig+0x1ba>
 8006190:	2b00      	cmp	r3, #0
 8006192:	d002      	beq.n	800619a <UART_SetConfig+0x19a>
 8006194:	2b10      	cmp	r3, #16
 8006196:	d008      	beq.n	80061aa <UART_SetConfig+0x1aa>
 8006198:	e00f      	b.n	80061ba <UART_SetConfig+0x1ba>
 800619a:	2300      	movs	r3, #0
 800619c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061a0:	e06d      	b.n	800627e <UART_SetConfig+0x27e>
 80061a2:	2302      	movs	r3, #2
 80061a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061a8:	e069      	b.n	800627e <UART_SetConfig+0x27e>
 80061aa:	2304      	movs	r3, #4
 80061ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061b0:	e065      	b.n	800627e <UART_SetConfig+0x27e>
 80061b2:	2308      	movs	r3, #8
 80061b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061b8:	e061      	b.n	800627e <UART_SetConfig+0x27e>
 80061ba:	2310      	movs	r3, #16
 80061bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061c0:	e05d      	b.n	800627e <UART_SetConfig+0x27e>
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	4a4b      	ldr	r2, [pc, #300]	@ (80062f4 <UART_SetConfig+0x2f4>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	d125      	bne.n	8006218 <UART_SetConfig+0x218>
 80061cc:	4b46      	ldr	r3, [pc, #280]	@ (80062e8 <UART_SetConfig+0x2e8>)
 80061ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061d2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80061d6:	2bc0      	cmp	r3, #192	@ 0xc0
 80061d8:	d016      	beq.n	8006208 <UART_SetConfig+0x208>
 80061da:	2bc0      	cmp	r3, #192	@ 0xc0
 80061dc:	d818      	bhi.n	8006210 <UART_SetConfig+0x210>
 80061de:	2b80      	cmp	r3, #128	@ 0x80
 80061e0:	d00a      	beq.n	80061f8 <UART_SetConfig+0x1f8>
 80061e2:	2b80      	cmp	r3, #128	@ 0x80
 80061e4:	d814      	bhi.n	8006210 <UART_SetConfig+0x210>
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d002      	beq.n	80061f0 <UART_SetConfig+0x1f0>
 80061ea:	2b40      	cmp	r3, #64	@ 0x40
 80061ec:	d008      	beq.n	8006200 <UART_SetConfig+0x200>
 80061ee:	e00f      	b.n	8006210 <UART_SetConfig+0x210>
 80061f0:	2300      	movs	r3, #0
 80061f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061f6:	e042      	b.n	800627e <UART_SetConfig+0x27e>
 80061f8:	2302      	movs	r3, #2
 80061fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80061fe:	e03e      	b.n	800627e <UART_SetConfig+0x27e>
 8006200:	2304      	movs	r3, #4
 8006202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006206:	e03a      	b.n	800627e <UART_SetConfig+0x27e>
 8006208:	2308      	movs	r3, #8
 800620a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800620e:	e036      	b.n	800627e <UART_SetConfig+0x27e>
 8006210:	2310      	movs	r3, #16
 8006212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006216:	e032      	b.n	800627e <UART_SetConfig+0x27e>
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a30      	ldr	r2, [pc, #192]	@ (80062e0 <UART_SetConfig+0x2e0>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d12a      	bne.n	8006278 <UART_SetConfig+0x278>
 8006222:	4b31      	ldr	r3, [pc, #196]	@ (80062e8 <UART_SetConfig+0x2e8>)
 8006224:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006228:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800622c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006230:	d01a      	beq.n	8006268 <UART_SetConfig+0x268>
 8006232:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006236:	d81b      	bhi.n	8006270 <UART_SetConfig+0x270>
 8006238:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800623c:	d00c      	beq.n	8006258 <UART_SetConfig+0x258>
 800623e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006242:	d815      	bhi.n	8006270 <UART_SetConfig+0x270>
 8006244:	2b00      	cmp	r3, #0
 8006246:	d003      	beq.n	8006250 <UART_SetConfig+0x250>
 8006248:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800624c:	d008      	beq.n	8006260 <UART_SetConfig+0x260>
 800624e:	e00f      	b.n	8006270 <UART_SetConfig+0x270>
 8006250:	2300      	movs	r3, #0
 8006252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006256:	e012      	b.n	800627e <UART_SetConfig+0x27e>
 8006258:	2302      	movs	r3, #2
 800625a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800625e:	e00e      	b.n	800627e <UART_SetConfig+0x27e>
 8006260:	2304      	movs	r3, #4
 8006262:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006266:	e00a      	b.n	800627e <UART_SetConfig+0x27e>
 8006268:	2308      	movs	r3, #8
 800626a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800626e:	e006      	b.n	800627e <UART_SetConfig+0x27e>
 8006270:	2310      	movs	r3, #16
 8006272:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006276:	e002      	b.n	800627e <UART_SetConfig+0x27e>
 8006278:	2310      	movs	r3, #16
 800627a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a17      	ldr	r2, [pc, #92]	@ (80062e0 <UART_SetConfig+0x2e0>)
 8006284:	4293      	cmp	r3, r2
 8006286:	f040 80a8 	bne.w	80063da <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800628a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800628e:	2b08      	cmp	r3, #8
 8006290:	d834      	bhi.n	80062fc <UART_SetConfig+0x2fc>
 8006292:	a201      	add	r2, pc, #4	@ (adr r2, 8006298 <UART_SetConfig+0x298>)
 8006294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006298:	080062bd 	.word	0x080062bd
 800629c:	080062fd 	.word	0x080062fd
 80062a0:	080062c5 	.word	0x080062c5
 80062a4:	080062fd 	.word	0x080062fd
 80062a8:	080062cb 	.word	0x080062cb
 80062ac:	080062fd 	.word	0x080062fd
 80062b0:	080062fd 	.word	0x080062fd
 80062b4:	080062fd 	.word	0x080062fd
 80062b8:	080062d3 	.word	0x080062d3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062bc:	f7ff f80c 	bl	80052d8 <HAL_RCC_GetPCLK1Freq>
 80062c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062c2:	e021      	b.n	8006308 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062c4:	4b0c      	ldr	r3, [pc, #48]	@ (80062f8 <UART_SetConfig+0x2f8>)
 80062c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062c8:	e01e      	b.n	8006308 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062ca:	f7fe ff97 	bl	80051fc <HAL_RCC_GetSysClockFreq>
 80062ce:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062d0:	e01a      	b.n	8006308 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062d2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062d8:	e016      	b.n	8006308 <UART_SetConfig+0x308>
 80062da:	bf00      	nop
 80062dc:	cfff69f3 	.word	0xcfff69f3
 80062e0:	40008000 	.word	0x40008000
 80062e4:	40013800 	.word	0x40013800
 80062e8:	40021000 	.word	0x40021000
 80062ec:	40004400 	.word	0x40004400
 80062f0:	40004800 	.word	0x40004800
 80062f4:	40004c00 	.word	0x40004c00
 80062f8:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80062fc:	2300      	movs	r3, #0
 80062fe:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006300:	2301      	movs	r3, #1
 8006302:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006306:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800630a:	2b00      	cmp	r3, #0
 800630c:	f000 812a 	beq.w	8006564 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006314:	4a9e      	ldr	r2, [pc, #632]	@ (8006590 <UART_SetConfig+0x590>)
 8006316:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800631a:	461a      	mov	r2, r3
 800631c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800631e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006322:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	685a      	ldr	r2, [r3, #4]
 8006328:	4613      	mov	r3, r2
 800632a:	005b      	lsls	r3, r3, #1
 800632c:	4413      	add	r3, r2
 800632e:	69ba      	ldr	r2, [r7, #24]
 8006330:	429a      	cmp	r2, r3
 8006332:	d305      	bcc.n	8006340 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800633a:	69ba      	ldr	r2, [r7, #24]
 800633c:	429a      	cmp	r2, r3
 800633e:	d903      	bls.n	8006348 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8006340:	2301      	movs	r3, #1
 8006342:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006346:	e10d      	b.n	8006564 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800634a:	2200      	movs	r2, #0
 800634c:	60bb      	str	r3, [r7, #8]
 800634e:	60fa      	str	r2, [r7, #12]
 8006350:	697b      	ldr	r3, [r7, #20]
 8006352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006354:	4a8e      	ldr	r2, [pc, #568]	@ (8006590 <UART_SetConfig+0x590>)
 8006356:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800635a:	b29b      	uxth	r3, r3
 800635c:	2200      	movs	r2, #0
 800635e:	603b      	str	r3, [r7, #0]
 8006360:	607a      	str	r2, [r7, #4]
 8006362:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006366:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800636a:	f7fa fc95 	bl	8000c98 <__aeabi_uldivmod>
 800636e:	4602      	mov	r2, r0
 8006370:	460b      	mov	r3, r1
 8006372:	4610      	mov	r0, r2
 8006374:	4619      	mov	r1, r3
 8006376:	f04f 0200 	mov.w	r2, #0
 800637a:	f04f 0300 	mov.w	r3, #0
 800637e:	020b      	lsls	r3, r1, #8
 8006380:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006384:	0202      	lsls	r2, r0, #8
 8006386:	6979      	ldr	r1, [r7, #20]
 8006388:	6849      	ldr	r1, [r1, #4]
 800638a:	0849      	lsrs	r1, r1, #1
 800638c:	2000      	movs	r0, #0
 800638e:	460c      	mov	r4, r1
 8006390:	4605      	mov	r5, r0
 8006392:	eb12 0804 	adds.w	r8, r2, r4
 8006396:	eb43 0905 	adc.w	r9, r3, r5
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	469a      	mov	sl, r3
 80063a2:	4693      	mov	fp, r2
 80063a4:	4652      	mov	r2, sl
 80063a6:	465b      	mov	r3, fp
 80063a8:	4640      	mov	r0, r8
 80063aa:	4649      	mov	r1, r9
 80063ac:	f7fa fc74 	bl	8000c98 <__aeabi_uldivmod>
 80063b0:	4602      	mov	r2, r0
 80063b2:	460b      	mov	r3, r1
 80063b4:	4613      	mov	r3, r2
 80063b6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80063b8:	6a3b      	ldr	r3, [r7, #32]
 80063ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063be:	d308      	bcc.n	80063d2 <UART_SetConfig+0x3d2>
 80063c0:	6a3b      	ldr	r3, [r7, #32]
 80063c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80063c6:	d204      	bcs.n	80063d2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	6a3a      	ldr	r2, [r7, #32]
 80063ce:	60da      	str	r2, [r3, #12]
 80063d0:	e0c8      	b.n	8006564 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80063d2:	2301      	movs	r3, #1
 80063d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80063d8:	e0c4      	b.n	8006564 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	69db      	ldr	r3, [r3, #28]
 80063de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80063e2:	d167      	bne.n	80064b4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80063e4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80063e8:	2b08      	cmp	r3, #8
 80063ea:	d828      	bhi.n	800643e <UART_SetConfig+0x43e>
 80063ec:	a201      	add	r2, pc, #4	@ (adr r2, 80063f4 <UART_SetConfig+0x3f4>)
 80063ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063f2:	bf00      	nop
 80063f4:	08006419 	.word	0x08006419
 80063f8:	08006421 	.word	0x08006421
 80063fc:	08006429 	.word	0x08006429
 8006400:	0800643f 	.word	0x0800643f
 8006404:	0800642f 	.word	0x0800642f
 8006408:	0800643f 	.word	0x0800643f
 800640c:	0800643f 	.word	0x0800643f
 8006410:	0800643f 	.word	0x0800643f
 8006414:	08006437 	.word	0x08006437
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006418:	f7fe ff5e 	bl	80052d8 <HAL_RCC_GetPCLK1Freq>
 800641c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800641e:	e014      	b.n	800644a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006420:	f7fe ff70 	bl	8005304 <HAL_RCC_GetPCLK2Freq>
 8006424:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006426:	e010      	b.n	800644a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006428:	4b5a      	ldr	r3, [pc, #360]	@ (8006594 <UART_SetConfig+0x594>)
 800642a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800642c:	e00d      	b.n	800644a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800642e:	f7fe fee5 	bl	80051fc <HAL_RCC_GetSysClockFreq>
 8006432:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006434:	e009      	b.n	800644a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006436:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800643a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800643c:	e005      	b.n	800644a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800643e:	2300      	movs	r3, #0
 8006440:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006448:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800644a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800644c:	2b00      	cmp	r3, #0
 800644e:	f000 8089 	beq.w	8006564 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006456:	4a4e      	ldr	r2, [pc, #312]	@ (8006590 <UART_SetConfig+0x590>)
 8006458:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800645c:	461a      	mov	r2, r3
 800645e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006460:	fbb3 f3f2 	udiv	r3, r3, r2
 8006464:	005a      	lsls	r2, r3, #1
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	085b      	lsrs	r3, r3, #1
 800646c:	441a      	add	r2, r3
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	fbb2 f3f3 	udiv	r3, r2, r3
 8006476:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006478:	6a3b      	ldr	r3, [r7, #32]
 800647a:	2b0f      	cmp	r3, #15
 800647c:	d916      	bls.n	80064ac <UART_SetConfig+0x4ac>
 800647e:	6a3b      	ldr	r3, [r7, #32]
 8006480:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006484:	d212      	bcs.n	80064ac <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006486:	6a3b      	ldr	r3, [r7, #32]
 8006488:	b29b      	uxth	r3, r3
 800648a:	f023 030f 	bic.w	r3, r3, #15
 800648e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006490:	6a3b      	ldr	r3, [r7, #32]
 8006492:	085b      	lsrs	r3, r3, #1
 8006494:	b29b      	uxth	r3, r3
 8006496:	f003 0307 	and.w	r3, r3, #7
 800649a:	b29a      	uxth	r2, r3
 800649c:	8bfb      	ldrh	r3, [r7, #30]
 800649e:	4313      	orrs	r3, r2
 80064a0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80064a2:	697b      	ldr	r3, [r7, #20]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	8bfa      	ldrh	r2, [r7, #30]
 80064a8:	60da      	str	r2, [r3, #12]
 80064aa:	e05b      	b.n	8006564 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80064ac:	2301      	movs	r3, #1
 80064ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80064b2:	e057      	b.n	8006564 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80064b4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80064b8:	2b08      	cmp	r3, #8
 80064ba:	d828      	bhi.n	800650e <UART_SetConfig+0x50e>
 80064bc:	a201      	add	r2, pc, #4	@ (adr r2, 80064c4 <UART_SetConfig+0x4c4>)
 80064be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064c2:	bf00      	nop
 80064c4:	080064e9 	.word	0x080064e9
 80064c8:	080064f1 	.word	0x080064f1
 80064cc:	080064f9 	.word	0x080064f9
 80064d0:	0800650f 	.word	0x0800650f
 80064d4:	080064ff 	.word	0x080064ff
 80064d8:	0800650f 	.word	0x0800650f
 80064dc:	0800650f 	.word	0x0800650f
 80064e0:	0800650f 	.word	0x0800650f
 80064e4:	08006507 	.word	0x08006507
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064e8:	f7fe fef6 	bl	80052d8 <HAL_RCC_GetPCLK1Freq>
 80064ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064ee:	e014      	b.n	800651a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064f0:	f7fe ff08 	bl	8005304 <HAL_RCC_GetPCLK2Freq>
 80064f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064f6:	e010      	b.n	800651a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064f8:	4b26      	ldr	r3, [pc, #152]	@ (8006594 <UART_SetConfig+0x594>)
 80064fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80064fc:	e00d      	b.n	800651a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064fe:	f7fe fe7d 	bl	80051fc <HAL_RCC_GetSysClockFreq>
 8006502:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006504:	e009      	b.n	800651a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006506:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800650a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800650c:	e005      	b.n	800651a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800650e:	2300      	movs	r3, #0
 8006510:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006518:	bf00      	nop
    }

    if (pclk != 0U)
 800651a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800651c:	2b00      	cmp	r3, #0
 800651e:	d021      	beq.n	8006564 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006524:	4a1a      	ldr	r2, [pc, #104]	@ (8006590 <UART_SetConfig+0x590>)
 8006526:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800652a:	461a      	mov	r2, r3
 800652c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800652e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	085b      	lsrs	r3, r3, #1
 8006538:	441a      	add	r2, r3
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006542:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006544:	6a3b      	ldr	r3, [r7, #32]
 8006546:	2b0f      	cmp	r3, #15
 8006548:	d909      	bls.n	800655e <UART_SetConfig+0x55e>
 800654a:	6a3b      	ldr	r3, [r7, #32]
 800654c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006550:	d205      	bcs.n	800655e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006552:	6a3b      	ldr	r3, [r7, #32]
 8006554:	b29a      	uxth	r2, r3
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	60da      	str	r2, [r3, #12]
 800655c:	e002      	b.n	8006564 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800655e:	2301      	movs	r3, #1
 8006560:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	2201      	movs	r2, #1
 8006568:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	2201      	movs	r2, #1
 8006570:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006574:	697b      	ldr	r3, [r7, #20]
 8006576:	2200      	movs	r2, #0
 8006578:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	2200      	movs	r2, #0
 800657e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006580:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006584:	4618      	mov	r0, r3
 8006586:	3730      	adds	r7, #48	@ 0x30
 8006588:	46bd      	mov	sp, r7
 800658a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800658e:	bf00      	nop
 8006590:	080099d8 	.word	0x080099d8
 8006594:	00f42400 	.word	0x00f42400

08006598 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006598:	b480      	push	{r7}
 800659a:	b083      	sub	sp, #12
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065a4:	f003 0308 	and.w	r3, r3, #8
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d00a      	beq.n	80065c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	430a      	orrs	r2, r1
 80065c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065c6:	f003 0301 	and.w	r3, r3, #1
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d00a      	beq.n	80065e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	430a      	orrs	r2, r1
 80065e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80065e8:	f003 0302 	and.w	r3, r3, #2
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d00a      	beq.n	8006606 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	430a      	orrs	r2, r1
 8006604:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800660a:	f003 0304 	and.w	r3, r3, #4
 800660e:	2b00      	cmp	r3, #0
 8006610:	d00a      	beq.n	8006628 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	430a      	orrs	r2, r1
 8006626:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800662c:	f003 0310 	and.w	r3, r3, #16
 8006630:	2b00      	cmp	r3, #0
 8006632:	d00a      	beq.n	800664a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	430a      	orrs	r2, r1
 8006648:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800664e:	f003 0320 	and.w	r3, r3, #32
 8006652:	2b00      	cmp	r3, #0
 8006654:	d00a      	beq.n	800666c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	689b      	ldr	r3, [r3, #8]
 800665c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	430a      	orrs	r2, r1
 800666a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006674:	2b00      	cmp	r3, #0
 8006676:	d01a      	beq.n	80066ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	430a      	orrs	r2, r1
 800668c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006692:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006696:	d10a      	bne.n	80066ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	685b      	ldr	r3, [r3, #4]
 800669e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	430a      	orrs	r2, r1
 80066ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d00a      	beq.n	80066d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	430a      	orrs	r2, r1
 80066ce:	605a      	str	r2, [r3, #4]
  }
}
 80066d0:	bf00      	nop
 80066d2:	370c      	adds	r7, #12
 80066d4:	46bd      	mov	sp, r7
 80066d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066da:	4770      	bx	lr

080066dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b098      	sub	sp, #96	@ 0x60
 80066e0:	af02      	add	r7, sp, #8
 80066e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2200      	movs	r2, #0
 80066e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80066ec:	f7fc f9fc 	bl	8002ae8 <HAL_GetTick>
 80066f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f003 0308 	and.w	r3, r3, #8
 80066fc:	2b08      	cmp	r3, #8
 80066fe:	d12f      	bne.n	8006760 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006700:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006704:	9300      	str	r3, [sp, #0]
 8006706:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006708:	2200      	movs	r2, #0
 800670a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f000 f88e 	bl	8006830 <UART_WaitOnFlagUntilTimeout>
 8006714:	4603      	mov	r3, r0
 8006716:	2b00      	cmp	r3, #0
 8006718:	d022      	beq.n	8006760 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006720:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006722:	e853 3f00 	ldrex	r3, [r3]
 8006726:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006728:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800672a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800672e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	461a      	mov	r2, r3
 8006736:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006738:	647b      	str	r3, [r7, #68]	@ 0x44
 800673a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800673c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800673e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006740:	e841 2300 	strex	r3, r2, [r1]
 8006744:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006746:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006748:	2b00      	cmp	r3, #0
 800674a:	d1e6      	bne.n	800671a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2220      	movs	r2, #32
 8006750:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2200      	movs	r2, #0
 8006758:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800675c:	2303      	movs	r3, #3
 800675e:	e063      	b.n	8006828 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f003 0304 	and.w	r3, r3, #4
 800676a:	2b04      	cmp	r3, #4
 800676c:	d149      	bne.n	8006802 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800676e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006772:	9300      	str	r3, [sp, #0]
 8006774:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006776:	2200      	movs	r2, #0
 8006778:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800677c:	6878      	ldr	r0, [r7, #4]
 800677e:	f000 f857 	bl	8006830 <UART_WaitOnFlagUntilTimeout>
 8006782:	4603      	mov	r3, r0
 8006784:	2b00      	cmp	r3, #0
 8006786:	d03c      	beq.n	8006802 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800678e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006790:	e853 3f00 	ldrex	r3, [r3]
 8006794:	623b      	str	r3, [r7, #32]
   return(result);
 8006796:	6a3b      	ldr	r3, [r7, #32]
 8006798:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800679c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	461a      	mov	r2, r3
 80067a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80067a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80067a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067ae:	e841 2300 	strex	r3, r2, [r1]
 80067b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80067b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d1e6      	bne.n	8006788 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	3308      	adds	r3, #8
 80067c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	e853 3f00 	ldrex	r3, [r3]
 80067c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	f023 0301 	bic.w	r3, r3, #1
 80067d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	3308      	adds	r3, #8
 80067d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067da:	61fa      	str	r2, [r7, #28]
 80067dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067de:	69b9      	ldr	r1, [r7, #24]
 80067e0:	69fa      	ldr	r2, [r7, #28]
 80067e2:	e841 2300 	strex	r3, r2, [r1]
 80067e6:	617b      	str	r3, [r7, #20]
   return(result);
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1e5      	bne.n	80067ba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2220      	movs	r2, #32
 80067f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2200      	movs	r2, #0
 80067fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067fe:	2303      	movs	r3, #3
 8006800:	e012      	b.n	8006828 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2220      	movs	r2, #32
 8006806:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2220      	movs	r2, #32
 800680e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2200      	movs	r2, #0
 8006816:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2200      	movs	r2, #0
 800681c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2200      	movs	r2, #0
 8006822:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006826:	2300      	movs	r3, #0
}
 8006828:	4618      	mov	r0, r3
 800682a:	3758      	adds	r7, #88	@ 0x58
 800682c:	46bd      	mov	sp, r7
 800682e:	bd80      	pop	{r7, pc}

08006830 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b084      	sub	sp, #16
 8006834:	af00      	add	r7, sp, #0
 8006836:	60f8      	str	r0, [r7, #12]
 8006838:	60b9      	str	r1, [r7, #8]
 800683a:	603b      	str	r3, [r7, #0]
 800683c:	4613      	mov	r3, r2
 800683e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006840:	e04f      	b.n	80068e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006842:	69bb      	ldr	r3, [r7, #24]
 8006844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006848:	d04b      	beq.n	80068e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800684a:	f7fc f94d 	bl	8002ae8 <HAL_GetTick>
 800684e:	4602      	mov	r2, r0
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	1ad3      	subs	r3, r2, r3
 8006854:	69ba      	ldr	r2, [r7, #24]
 8006856:	429a      	cmp	r2, r3
 8006858:	d302      	bcc.n	8006860 <UART_WaitOnFlagUntilTimeout+0x30>
 800685a:	69bb      	ldr	r3, [r7, #24]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d101      	bne.n	8006864 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006860:	2303      	movs	r3, #3
 8006862:	e04e      	b.n	8006902 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f003 0304 	and.w	r3, r3, #4
 800686e:	2b00      	cmp	r3, #0
 8006870:	d037      	beq.n	80068e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	2b80      	cmp	r3, #128	@ 0x80
 8006876:	d034      	beq.n	80068e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	2b40      	cmp	r3, #64	@ 0x40
 800687c:	d031      	beq.n	80068e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	69db      	ldr	r3, [r3, #28]
 8006884:	f003 0308 	and.w	r3, r3, #8
 8006888:	2b08      	cmp	r3, #8
 800688a:	d110      	bne.n	80068ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	2208      	movs	r2, #8
 8006892:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006894:	68f8      	ldr	r0, [r7, #12]
 8006896:	f000 f838 	bl	800690a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2208      	movs	r2, #8
 800689e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e029      	b.n	8006902 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	69db      	ldr	r3, [r3, #28]
 80068b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068bc:	d111      	bne.n	80068e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80068c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068c8:	68f8      	ldr	r0, [r7, #12]
 80068ca:	f000 f81e 	bl	800690a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	2220      	movs	r2, #32
 80068d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	2200      	movs	r2, #0
 80068da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80068de:	2303      	movs	r3, #3
 80068e0:	e00f      	b.n	8006902 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	69da      	ldr	r2, [r3, #28]
 80068e8:	68bb      	ldr	r3, [r7, #8]
 80068ea:	4013      	ands	r3, r2
 80068ec:	68ba      	ldr	r2, [r7, #8]
 80068ee:	429a      	cmp	r2, r3
 80068f0:	bf0c      	ite	eq
 80068f2:	2301      	moveq	r3, #1
 80068f4:	2300      	movne	r3, #0
 80068f6:	b2db      	uxtb	r3, r3
 80068f8:	461a      	mov	r2, r3
 80068fa:	79fb      	ldrb	r3, [r7, #7]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d0a0      	beq.n	8006842 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006900:	2300      	movs	r3, #0
}
 8006902:	4618      	mov	r0, r3
 8006904:	3710      	adds	r7, #16
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}

0800690a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800690a:	b480      	push	{r7}
 800690c:	b095      	sub	sp, #84	@ 0x54
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800691a:	e853 3f00 	ldrex	r3, [r3]
 800691e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006922:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006926:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	461a      	mov	r2, r3
 800692e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006930:	643b      	str	r3, [r7, #64]	@ 0x40
 8006932:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006934:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006936:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006938:	e841 2300 	strex	r3, r2, [r1]
 800693c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800693e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006940:	2b00      	cmp	r3, #0
 8006942:	d1e6      	bne.n	8006912 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	3308      	adds	r3, #8
 800694a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800694c:	6a3b      	ldr	r3, [r7, #32]
 800694e:	e853 3f00 	ldrex	r3, [r3]
 8006952:	61fb      	str	r3, [r7, #28]
   return(result);
 8006954:	69fb      	ldr	r3, [r7, #28]
 8006956:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800695a:	f023 0301 	bic.w	r3, r3, #1
 800695e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	3308      	adds	r3, #8
 8006966:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006968:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800696a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800696c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800696e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006970:	e841 2300 	strex	r3, r2, [r1]
 8006974:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006978:	2b00      	cmp	r3, #0
 800697a:	d1e3      	bne.n	8006944 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006980:	2b01      	cmp	r3, #1
 8006982:	d118      	bne.n	80069b6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	e853 3f00 	ldrex	r3, [r3]
 8006990:	60bb      	str	r3, [r7, #8]
   return(result);
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	f023 0310 	bic.w	r3, r3, #16
 8006998:	647b      	str	r3, [r7, #68]	@ 0x44
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	461a      	mov	r2, r3
 80069a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069a2:	61bb      	str	r3, [r7, #24]
 80069a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a6:	6979      	ldr	r1, [r7, #20]
 80069a8:	69ba      	ldr	r2, [r7, #24]
 80069aa:	e841 2300 	strex	r3, r2, [r1]
 80069ae:	613b      	str	r3, [r7, #16]
   return(result);
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d1e6      	bne.n	8006984 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2220      	movs	r2, #32
 80069ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2200      	movs	r2, #0
 80069c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80069ca:	bf00      	nop
 80069cc:	3754      	adds	r7, #84	@ 0x54
 80069ce:	46bd      	mov	sp, r7
 80069d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d4:	4770      	bx	lr

080069d6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80069d6:	b480      	push	{r7}
 80069d8:	b085      	sub	sp, #20
 80069da:	af00      	add	r7, sp, #0
 80069dc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d101      	bne.n	80069ec <HAL_UARTEx_DisableFifoMode+0x16>
 80069e8:	2302      	movs	r3, #2
 80069ea:	e027      	b.n	8006a3c <HAL_UARTEx_DisableFifoMode+0x66>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2201      	movs	r2, #1
 80069f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2224      	movs	r2, #36	@ 0x24
 80069f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	681a      	ldr	r2, [r3, #0]
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f022 0201 	bic.w	r2, r2, #1
 8006a12:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006a1a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	68fa      	ldr	r2, [r7, #12]
 8006a28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2220      	movs	r2, #32
 8006a2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2200      	movs	r2, #0
 8006a36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a3a:	2300      	movs	r3, #0
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3714      	adds	r7, #20
 8006a40:	46bd      	mov	sp, r7
 8006a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a46:	4770      	bx	lr

08006a48 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d101      	bne.n	8006a60 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006a5c:	2302      	movs	r3, #2
 8006a5e:	e02d      	b.n	8006abc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2224      	movs	r2, #36	@ 0x24
 8006a6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f022 0201 	bic.w	r2, r2, #1
 8006a86:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	689b      	ldr	r3, [r3, #8]
 8006a8e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	683a      	ldr	r2, [r7, #0]
 8006a98:	430a      	orrs	r2, r1
 8006a9a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006a9c:	6878      	ldr	r0, [r7, #4]
 8006a9e:	f000 f84f 	bl	8006b40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	68fa      	ldr	r2, [r7, #12]
 8006aa8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2220      	movs	r2, #32
 8006aae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006aba:	2300      	movs	r3, #0
}
 8006abc:	4618      	mov	r0, r3
 8006abe:	3710      	adds	r7, #16
 8006ac0:	46bd      	mov	sp, r7
 8006ac2:	bd80      	pop	{r7, pc}

08006ac4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b084      	sub	sp, #16
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
 8006acc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006ad4:	2b01      	cmp	r3, #1
 8006ad6:	d101      	bne.n	8006adc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006ad8:	2302      	movs	r3, #2
 8006ada:	e02d      	b.n	8006b38 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2201      	movs	r2, #1
 8006ae0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2224      	movs	r2, #36	@ 0x24
 8006ae8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f022 0201 	bic.w	r2, r2, #1
 8006b02:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	689b      	ldr	r3, [r3, #8]
 8006b0a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	683a      	ldr	r2, [r7, #0]
 8006b14:	430a      	orrs	r2, r1
 8006b16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 f811 	bl	8006b40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	68fa      	ldr	r2, [r7, #12]
 8006b24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2220      	movs	r2, #32
 8006b2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2200      	movs	r2, #0
 8006b32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006b36:	2300      	movs	r3, #0
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	3710      	adds	r7, #16
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	bd80      	pop	{r7, pc}

08006b40 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b085      	sub	sp, #20
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d108      	bne.n	8006b62 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2201      	movs	r2, #1
 8006b54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2201      	movs	r2, #1
 8006b5c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006b60:	e031      	b.n	8006bc6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006b62:	2308      	movs	r3, #8
 8006b64:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006b66:	2308      	movs	r3, #8
 8006b68:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	0e5b      	lsrs	r3, r3, #25
 8006b72:	b2db      	uxtb	r3, r3
 8006b74:	f003 0307 	and.w	r3, r3, #7
 8006b78:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	689b      	ldr	r3, [r3, #8]
 8006b80:	0f5b      	lsrs	r3, r3, #29
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	f003 0307 	and.w	r3, r3, #7
 8006b88:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b8a:	7bbb      	ldrb	r3, [r7, #14]
 8006b8c:	7b3a      	ldrb	r2, [r7, #12]
 8006b8e:	4911      	ldr	r1, [pc, #68]	@ (8006bd4 <UARTEx_SetNbDataToProcess+0x94>)
 8006b90:	5c8a      	ldrb	r2, [r1, r2]
 8006b92:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006b96:	7b3a      	ldrb	r2, [r7, #12]
 8006b98:	490f      	ldr	r1, [pc, #60]	@ (8006bd8 <UARTEx_SetNbDataToProcess+0x98>)
 8006b9a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006b9c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006ba0:	b29a      	uxth	r2, r3
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006ba8:	7bfb      	ldrb	r3, [r7, #15]
 8006baa:	7b7a      	ldrb	r2, [r7, #13]
 8006bac:	4909      	ldr	r1, [pc, #36]	@ (8006bd4 <UARTEx_SetNbDataToProcess+0x94>)
 8006bae:	5c8a      	ldrb	r2, [r1, r2]
 8006bb0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006bb4:	7b7a      	ldrb	r2, [r7, #13]
 8006bb6:	4908      	ldr	r1, [pc, #32]	@ (8006bd8 <UARTEx_SetNbDataToProcess+0x98>)
 8006bb8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006bba:	fb93 f3f2 	sdiv	r3, r3, r2
 8006bbe:	b29a      	uxth	r2, r3
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006bc6:	bf00      	nop
 8006bc8:	3714      	adds	r7, #20
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd0:	4770      	bx	lr
 8006bd2:	bf00      	nop
 8006bd4:	080099f0 	.word	0x080099f0
 8006bd8:	080099f8 	.word	0x080099f8

08006bdc <__cvt>:
 8006bdc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006be0:	ec57 6b10 	vmov	r6, r7, d0
 8006be4:	2f00      	cmp	r7, #0
 8006be6:	460c      	mov	r4, r1
 8006be8:	4619      	mov	r1, r3
 8006bea:	463b      	mov	r3, r7
 8006bec:	bfbb      	ittet	lt
 8006bee:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006bf2:	461f      	movlt	r7, r3
 8006bf4:	2300      	movge	r3, #0
 8006bf6:	232d      	movlt	r3, #45	@ 0x2d
 8006bf8:	700b      	strb	r3, [r1, #0]
 8006bfa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006bfc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006c00:	4691      	mov	r9, r2
 8006c02:	f023 0820 	bic.w	r8, r3, #32
 8006c06:	bfbc      	itt	lt
 8006c08:	4632      	movlt	r2, r6
 8006c0a:	4616      	movlt	r6, r2
 8006c0c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006c10:	d005      	beq.n	8006c1e <__cvt+0x42>
 8006c12:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006c16:	d100      	bne.n	8006c1a <__cvt+0x3e>
 8006c18:	3401      	adds	r4, #1
 8006c1a:	2102      	movs	r1, #2
 8006c1c:	e000      	b.n	8006c20 <__cvt+0x44>
 8006c1e:	2103      	movs	r1, #3
 8006c20:	ab03      	add	r3, sp, #12
 8006c22:	9301      	str	r3, [sp, #4]
 8006c24:	ab02      	add	r3, sp, #8
 8006c26:	9300      	str	r3, [sp, #0]
 8006c28:	ec47 6b10 	vmov	d0, r6, r7
 8006c2c:	4653      	mov	r3, sl
 8006c2e:	4622      	mov	r2, r4
 8006c30:	f000 fe5a 	bl	80078e8 <_dtoa_r>
 8006c34:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006c38:	4605      	mov	r5, r0
 8006c3a:	d119      	bne.n	8006c70 <__cvt+0x94>
 8006c3c:	f019 0f01 	tst.w	r9, #1
 8006c40:	d00e      	beq.n	8006c60 <__cvt+0x84>
 8006c42:	eb00 0904 	add.w	r9, r0, r4
 8006c46:	2200      	movs	r2, #0
 8006c48:	2300      	movs	r3, #0
 8006c4a:	4630      	mov	r0, r6
 8006c4c:	4639      	mov	r1, r7
 8006c4e:	f7f9 ff63 	bl	8000b18 <__aeabi_dcmpeq>
 8006c52:	b108      	cbz	r0, 8006c58 <__cvt+0x7c>
 8006c54:	f8cd 900c 	str.w	r9, [sp, #12]
 8006c58:	2230      	movs	r2, #48	@ 0x30
 8006c5a:	9b03      	ldr	r3, [sp, #12]
 8006c5c:	454b      	cmp	r3, r9
 8006c5e:	d31e      	bcc.n	8006c9e <__cvt+0xc2>
 8006c60:	9b03      	ldr	r3, [sp, #12]
 8006c62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c64:	1b5b      	subs	r3, r3, r5
 8006c66:	4628      	mov	r0, r5
 8006c68:	6013      	str	r3, [r2, #0]
 8006c6a:	b004      	add	sp, #16
 8006c6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c70:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006c74:	eb00 0904 	add.w	r9, r0, r4
 8006c78:	d1e5      	bne.n	8006c46 <__cvt+0x6a>
 8006c7a:	7803      	ldrb	r3, [r0, #0]
 8006c7c:	2b30      	cmp	r3, #48	@ 0x30
 8006c7e:	d10a      	bne.n	8006c96 <__cvt+0xba>
 8006c80:	2200      	movs	r2, #0
 8006c82:	2300      	movs	r3, #0
 8006c84:	4630      	mov	r0, r6
 8006c86:	4639      	mov	r1, r7
 8006c88:	f7f9 ff46 	bl	8000b18 <__aeabi_dcmpeq>
 8006c8c:	b918      	cbnz	r0, 8006c96 <__cvt+0xba>
 8006c8e:	f1c4 0401 	rsb	r4, r4, #1
 8006c92:	f8ca 4000 	str.w	r4, [sl]
 8006c96:	f8da 3000 	ldr.w	r3, [sl]
 8006c9a:	4499      	add	r9, r3
 8006c9c:	e7d3      	b.n	8006c46 <__cvt+0x6a>
 8006c9e:	1c59      	adds	r1, r3, #1
 8006ca0:	9103      	str	r1, [sp, #12]
 8006ca2:	701a      	strb	r2, [r3, #0]
 8006ca4:	e7d9      	b.n	8006c5a <__cvt+0x7e>

08006ca6 <__exponent>:
 8006ca6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ca8:	2900      	cmp	r1, #0
 8006caa:	bfba      	itte	lt
 8006cac:	4249      	neglt	r1, r1
 8006cae:	232d      	movlt	r3, #45	@ 0x2d
 8006cb0:	232b      	movge	r3, #43	@ 0x2b
 8006cb2:	2909      	cmp	r1, #9
 8006cb4:	7002      	strb	r2, [r0, #0]
 8006cb6:	7043      	strb	r3, [r0, #1]
 8006cb8:	dd29      	ble.n	8006d0e <__exponent+0x68>
 8006cba:	f10d 0307 	add.w	r3, sp, #7
 8006cbe:	461d      	mov	r5, r3
 8006cc0:	270a      	movs	r7, #10
 8006cc2:	461a      	mov	r2, r3
 8006cc4:	fbb1 f6f7 	udiv	r6, r1, r7
 8006cc8:	fb07 1416 	mls	r4, r7, r6, r1
 8006ccc:	3430      	adds	r4, #48	@ 0x30
 8006cce:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006cd2:	460c      	mov	r4, r1
 8006cd4:	2c63      	cmp	r4, #99	@ 0x63
 8006cd6:	f103 33ff 	add.w	r3, r3, #4294967295
 8006cda:	4631      	mov	r1, r6
 8006cdc:	dcf1      	bgt.n	8006cc2 <__exponent+0x1c>
 8006cde:	3130      	adds	r1, #48	@ 0x30
 8006ce0:	1e94      	subs	r4, r2, #2
 8006ce2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006ce6:	1c41      	adds	r1, r0, #1
 8006ce8:	4623      	mov	r3, r4
 8006cea:	42ab      	cmp	r3, r5
 8006cec:	d30a      	bcc.n	8006d04 <__exponent+0x5e>
 8006cee:	f10d 0309 	add.w	r3, sp, #9
 8006cf2:	1a9b      	subs	r3, r3, r2
 8006cf4:	42ac      	cmp	r4, r5
 8006cf6:	bf88      	it	hi
 8006cf8:	2300      	movhi	r3, #0
 8006cfa:	3302      	adds	r3, #2
 8006cfc:	4403      	add	r3, r0
 8006cfe:	1a18      	subs	r0, r3, r0
 8006d00:	b003      	add	sp, #12
 8006d02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d04:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006d08:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006d0c:	e7ed      	b.n	8006cea <__exponent+0x44>
 8006d0e:	2330      	movs	r3, #48	@ 0x30
 8006d10:	3130      	adds	r1, #48	@ 0x30
 8006d12:	7083      	strb	r3, [r0, #2]
 8006d14:	70c1      	strb	r1, [r0, #3]
 8006d16:	1d03      	adds	r3, r0, #4
 8006d18:	e7f1      	b.n	8006cfe <__exponent+0x58>
	...

08006d1c <_printf_float>:
 8006d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d20:	b08d      	sub	sp, #52	@ 0x34
 8006d22:	460c      	mov	r4, r1
 8006d24:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006d28:	4616      	mov	r6, r2
 8006d2a:	461f      	mov	r7, r3
 8006d2c:	4605      	mov	r5, r0
 8006d2e:	f000 fcdb 	bl	80076e8 <_localeconv_r>
 8006d32:	6803      	ldr	r3, [r0, #0]
 8006d34:	9304      	str	r3, [sp, #16]
 8006d36:	4618      	mov	r0, r3
 8006d38:	f7f9 fac2 	bl	80002c0 <strlen>
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d40:	f8d8 3000 	ldr.w	r3, [r8]
 8006d44:	9005      	str	r0, [sp, #20]
 8006d46:	3307      	adds	r3, #7
 8006d48:	f023 0307 	bic.w	r3, r3, #7
 8006d4c:	f103 0208 	add.w	r2, r3, #8
 8006d50:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006d54:	f8d4 b000 	ldr.w	fp, [r4]
 8006d58:	f8c8 2000 	str.w	r2, [r8]
 8006d5c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d60:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006d64:	9307      	str	r3, [sp, #28]
 8006d66:	f8cd 8018 	str.w	r8, [sp, #24]
 8006d6a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006d6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d72:	4b9c      	ldr	r3, [pc, #624]	@ (8006fe4 <_printf_float+0x2c8>)
 8006d74:	f04f 32ff 	mov.w	r2, #4294967295
 8006d78:	f7f9 ff00 	bl	8000b7c <__aeabi_dcmpun>
 8006d7c:	bb70      	cbnz	r0, 8006ddc <_printf_float+0xc0>
 8006d7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d82:	4b98      	ldr	r3, [pc, #608]	@ (8006fe4 <_printf_float+0x2c8>)
 8006d84:	f04f 32ff 	mov.w	r2, #4294967295
 8006d88:	f7f9 feda 	bl	8000b40 <__aeabi_dcmple>
 8006d8c:	bb30      	cbnz	r0, 8006ddc <_printf_float+0xc0>
 8006d8e:	2200      	movs	r2, #0
 8006d90:	2300      	movs	r3, #0
 8006d92:	4640      	mov	r0, r8
 8006d94:	4649      	mov	r1, r9
 8006d96:	f7f9 fec9 	bl	8000b2c <__aeabi_dcmplt>
 8006d9a:	b110      	cbz	r0, 8006da2 <_printf_float+0x86>
 8006d9c:	232d      	movs	r3, #45	@ 0x2d
 8006d9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006da2:	4a91      	ldr	r2, [pc, #580]	@ (8006fe8 <_printf_float+0x2cc>)
 8006da4:	4b91      	ldr	r3, [pc, #580]	@ (8006fec <_printf_float+0x2d0>)
 8006da6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006daa:	bf94      	ite	ls
 8006dac:	4690      	movls	r8, r2
 8006dae:	4698      	movhi	r8, r3
 8006db0:	2303      	movs	r3, #3
 8006db2:	6123      	str	r3, [r4, #16]
 8006db4:	f02b 0304 	bic.w	r3, fp, #4
 8006db8:	6023      	str	r3, [r4, #0]
 8006dba:	f04f 0900 	mov.w	r9, #0
 8006dbe:	9700      	str	r7, [sp, #0]
 8006dc0:	4633      	mov	r3, r6
 8006dc2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006dc4:	4621      	mov	r1, r4
 8006dc6:	4628      	mov	r0, r5
 8006dc8:	f000 f9d2 	bl	8007170 <_printf_common>
 8006dcc:	3001      	adds	r0, #1
 8006dce:	f040 808d 	bne.w	8006eec <_printf_float+0x1d0>
 8006dd2:	f04f 30ff 	mov.w	r0, #4294967295
 8006dd6:	b00d      	add	sp, #52	@ 0x34
 8006dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ddc:	4642      	mov	r2, r8
 8006dde:	464b      	mov	r3, r9
 8006de0:	4640      	mov	r0, r8
 8006de2:	4649      	mov	r1, r9
 8006de4:	f7f9 feca 	bl	8000b7c <__aeabi_dcmpun>
 8006de8:	b140      	cbz	r0, 8006dfc <_printf_float+0xe0>
 8006dea:	464b      	mov	r3, r9
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	bfbc      	itt	lt
 8006df0:	232d      	movlt	r3, #45	@ 0x2d
 8006df2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006df6:	4a7e      	ldr	r2, [pc, #504]	@ (8006ff0 <_printf_float+0x2d4>)
 8006df8:	4b7e      	ldr	r3, [pc, #504]	@ (8006ff4 <_printf_float+0x2d8>)
 8006dfa:	e7d4      	b.n	8006da6 <_printf_float+0x8a>
 8006dfc:	6863      	ldr	r3, [r4, #4]
 8006dfe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006e02:	9206      	str	r2, [sp, #24]
 8006e04:	1c5a      	adds	r2, r3, #1
 8006e06:	d13b      	bne.n	8006e80 <_printf_float+0x164>
 8006e08:	2306      	movs	r3, #6
 8006e0a:	6063      	str	r3, [r4, #4]
 8006e0c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006e10:	2300      	movs	r3, #0
 8006e12:	6022      	str	r2, [r4, #0]
 8006e14:	9303      	str	r3, [sp, #12]
 8006e16:	ab0a      	add	r3, sp, #40	@ 0x28
 8006e18:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006e1c:	ab09      	add	r3, sp, #36	@ 0x24
 8006e1e:	9300      	str	r3, [sp, #0]
 8006e20:	6861      	ldr	r1, [r4, #4]
 8006e22:	ec49 8b10 	vmov	d0, r8, r9
 8006e26:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006e2a:	4628      	mov	r0, r5
 8006e2c:	f7ff fed6 	bl	8006bdc <__cvt>
 8006e30:	9b06      	ldr	r3, [sp, #24]
 8006e32:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006e34:	2b47      	cmp	r3, #71	@ 0x47
 8006e36:	4680      	mov	r8, r0
 8006e38:	d129      	bne.n	8006e8e <_printf_float+0x172>
 8006e3a:	1cc8      	adds	r0, r1, #3
 8006e3c:	db02      	blt.n	8006e44 <_printf_float+0x128>
 8006e3e:	6863      	ldr	r3, [r4, #4]
 8006e40:	4299      	cmp	r1, r3
 8006e42:	dd41      	ble.n	8006ec8 <_printf_float+0x1ac>
 8006e44:	f1aa 0a02 	sub.w	sl, sl, #2
 8006e48:	fa5f fa8a 	uxtb.w	sl, sl
 8006e4c:	3901      	subs	r1, #1
 8006e4e:	4652      	mov	r2, sl
 8006e50:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006e54:	9109      	str	r1, [sp, #36]	@ 0x24
 8006e56:	f7ff ff26 	bl	8006ca6 <__exponent>
 8006e5a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006e5c:	1813      	adds	r3, r2, r0
 8006e5e:	2a01      	cmp	r2, #1
 8006e60:	4681      	mov	r9, r0
 8006e62:	6123      	str	r3, [r4, #16]
 8006e64:	dc02      	bgt.n	8006e6c <_printf_float+0x150>
 8006e66:	6822      	ldr	r2, [r4, #0]
 8006e68:	07d2      	lsls	r2, r2, #31
 8006e6a:	d501      	bpl.n	8006e70 <_printf_float+0x154>
 8006e6c:	3301      	adds	r3, #1
 8006e6e:	6123      	str	r3, [r4, #16]
 8006e70:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d0a2      	beq.n	8006dbe <_printf_float+0xa2>
 8006e78:	232d      	movs	r3, #45	@ 0x2d
 8006e7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e7e:	e79e      	b.n	8006dbe <_printf_float+0xa2>
 8006e80:	9a06      	ldr	r2, [sp, #24]
 8006e82:	2a47      	cmp	r2, #71	@ 0x47
 8006e84:	d1c2      	bne.n	8006e0c <_printf_float+0xf0>
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d1c0      	bne.n	8006e0c <_printf_float+0xf0>
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e7bd      	b.n	8006e0a <_printf_float+0xee>
 8006e8e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006e92:	d9db      	bls.n	8006e4c <_printf_float+0x130>
 8006e94:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006e98:	d118      	bne.n	8006ecc <_printf_float+0x1b0>
 8006e9a:	2900      	cmp	r1, #0
 8006e9c:	6863      	ldr	r3, [r4, #4]
 8006e9e:	dd0b      	ble.n	8006eb8 <_printf_float+0x19c>
 8006ea0:	6121      	str	r1, [r4, #16]
 8006ea2:	b913      	cbnz	r3, 8006eaa <_printf_float+0x18e>
 8006ea4:	6822      	ldr	r2, [r4, #0]
 8006ea6:	07d0      	lsls	r0, r2, #31
 8006ea8:	d502      	bpl.n	8006eb0 <_printf_float+0x194>
 8006eaa:	3301      	adds	r3, #1
 8006eac:	440b      	add	r3, r1
 8006eae:	6123      	str	r3, [r4, #16]
 8006eb0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006eb2:	f04f 0900 	mov.w	r9, #0
 8006eb6:	e7db      	b.n	8006e70 <_printf_float+0x154>
 8006eb8:	b913      	cbnz	r3, 8006ec0 <_printf_float+0x1a4>
 8006eba:	6822      	ldr	r2, [r4, #0]
 8006ebc:	07d2      	lsls	r2, r2, #31
 8006ebe:	d501      	bpl.n	8006ec4 <_printf_float+0x1a8>
 8006ec0:	3302      	adds	r3, #2
 8006ec2:	e7f4      	b.n	8006eae <_printf_float+0x192>
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	e7f2      	b.n	8006eae <_printf_float+0x192>
 8006ec8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006ecc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ece:	4299      	cmp	r1, r3
 8006ed0:	db05      	blt.n	8006ede <_printf_float+0x1c2>
 8006ed2:	6823      	ldr	r3, [r4, #0]
 8006ed4:	6121      	str	r1, [r4, #16]
 8006ed6:	07d8      	lsls	r0, r3, #31
 8006ed8:	d5ea      	bpl.n	8006eb0 <_printf_float+0x194>
 8006eda:	1c4b      	adds	r3, r1, #1
 8006edc:	e7e7      	b.n	8006eae <_printf_float+0x192>
 8006ede:	2900      	cmp	r1, #0
 8006ee0:	bfd4      	ite	le
 8006ee2:	f1c1 0202 	rsble	r2, r1, #2
 8006ee6:	2201      	movgt	r2, #1
 8006ee8:	4413      	add	r3, r2
 8006eea:	e7e0      	b.n	8006eae <_printf_float+0x192>
 8006eec:	6823      	ldr	r3, [r4, #0]
 8006eee:	055a      	lsls	r2, r3, #21
 8006ef0:	d407      	bmi.n	8006f02 <_printf_float+0x1e6>
 8006ef2:	6923      	ldr	r3, [r4, #16]
 8006ef4:	4642      	mov	r2, r8
 8006ef6:	4631      	mov	r1, r6
 8006ef8:	4628      	mov	r0, r5
 8006efa:	47b8      	blx	r7
 8006efc:	3001      	adds	r0, #1
 8006efe:	d12b      	bne.n	8006f58 <_printf_float+0x23c>
 8006f00:	e767      	b.n	8006dd2 <_printf_float+0xb6>
 8006f02:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006f06:	f240 80dd 	bls.w	80070c4 <_printf_float+0x3a8>
 8006f0a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006f0e:	2200      	movs	r2, #0
 8006f10:	2300      	movs	r3, #0
 8006f12:	f7f9 fe01 	bl	8000b18 <__aeabi_dcmpeq>
 8006f16:	2800      	cmp	r0, #0
 8006f18:	d033      	beq.n	8006f82 <_printf_float+0x266>
 8006f1a:	4a37      	ldr	r2, [pc, #220]	@ (8006ff8 <_printf_float+0x2dc>)
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	4631      	mov	r1, r6
 8006f20:	4628      	mov	r0, r5
 8006f22:	47b8      	blx	r7
 8006f24:	3001      	adds	r0, #1
 8006f26:	f43f af54 	beq.w	8006dd2 <_printf_float+0xb6>
 8006f2a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006f2e:	4543      	cmp	r3, r8
 8006f30:	db02      	blt.n	8006f38 <_printf_float+0x21c>
 8006f32:	6823      	ldr	r3, [r4, #0]
 8006f34:	07d8      	lsls	r0, r3, #31
 8006f36:	d50f      	bpl.n	8006f58 <_printf_float+0x23c>
 8006f38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f3c:	4631      	mov	r1, r6
 8006f3e:	4628      	mov	r0, r5
 8006f40:	47b8      	blx	r7
 8006f42:	3001      	adds	r0, #1
 8006f44:	f43f af45 	beq.w	8006dd2 <_printf_float+0xb6>
 8006f48:	f04f 0900 	mov.w	r9, #0
 8006f4c:	f108 38ff 	add.w	r8, r8, #4294967295
 8006f50:	f104 0a1a 	add.w	sl, r4, #26
 8006f54:	45c8      	cmp	r8, r9
 8006f56:	dc09      	bgt.n	8006f6c <_printf_float+0x250>
 8006f58:	6823      	ldr	r3, [r4, #0]
 8006f5a:	079b      	lsls	r3, r3, #30
 8006f5c:	f100 8103 	bmi.w	8007166 <_printf_float+0x44a>
 8006f60:	68e0      	ldr	r0, [r4, #12]
 8006f62:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f64:	4298      	cmp	r0, r3
 8006f66:	bfb8      	it	lt
 8006f68:	4618      	movlt	r0, r3
 8006f6a:	e734      	b.n	8006dd6 <_printf_float+0xba>
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	4652      	mov	r2, sl
 8006f70:	4631      	mov	r1, r6
 8006f72:	4628      	mov	r0, r5
 8006f74:	47b8      	blx	r7
 8006f76:	3001      	adds	r0, #1
 8006f78:	f43f af2b 	beq.w	8006dd2 <_printf_float+0xb6>
 8006f7c:	f109 0901 	add.w	r9, r9, #1
 8006f80:	e7e8      	b.n	8006f54 <_printf_float+0x238>
 8006f82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	dc39      	bgt.n	8006ffc <_printf_float+0x2e0>
 8006f88:	4a1b      	ldr	r2, [pc, #108]	@ (8006ff8 <_printf_float+0x2dc>)
 8006f8a:	2301      	movs	r3, #1
 8006f8c:	4631      	mov	r1, r6
 8006f8e:	4628      	mov	r0, r5
 8006f90:	47b8      	blx	r7
 8006f92:	3001      	adds	r0, #1
 8006f94:	f43f af1d 	beq.w	8006dd2 <_printf_float+0xb6>
 8006f98:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006f9c:	ea59 0303 	orrs.w	r3, r9, r3
 8006fa0:	d102      	bne.n	8006fa8 <_printf_float+0x28c>
 8006fa2:	6823      	ldr	r3, [r4, #0]
 8006fa4:	07d9      	lsls	r1, r3, #31
 8006fa6:	d5d7      	bpl.n	8006f58 <_printf_float+0x23c>
 8006fa8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fac:	4631      	mov	r1, r6
 8006fae:	4628      	mov	r0, r5
 8006fb0:	47b8      	blx	r7
 8006fb2:	3001      	adds	r0, #1
 8006fb4:	f43f af0d 	beq.w	8006dd2 <_printf_float+0xb6>
 8006fb8:	f04f 0a00 	mov.w	sl, #0
 8006fbc:	f104 0b1a 	add.w	fp, r4, #26
 8006fc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fc2:	425b      	negs	r3, r3
 8006fc4:	4553      	cmp	r3, sl
 8006fc6:	dc01      	bgt.n	8006fcc <_printf_float+0x2b0>
 8006fc8:	464b      	mov	r3, r9
 8006fca:	e793      	b.n	8006ef4 <_printf_float+0x1d8>
 8006fcc:	2301      	movs	r3, #1
 8006fce:	465a      	mov	r2, fp
 8006fd0:	4631      	mov	r1, r6
 8006fd2:	4628      	mov	r0, r5
 8006fd4:	47b8      	blx	r7
 8006fd6:	3001      	adds	r0, #1
 8006fd8:	f43f aefb 	beq.w	8006dd2 <_printf_float+0xb6>
 8006fdc:	f10a 0a01 	add.w	sl, sl, #1
 8006fe0:	e7ee      	b.n	8006fc0 <_printf_float+0x2a4>
 8006fe2:	bf00      	nop
 8006fe4:	7fefffff 	.word	0x7fefffff
 8006fe8:	08009a00 	.word	0x08009a00
 8006fec:	08009a04 	.word	0x08009a04
 8006ff0:	08009a08 	.word	0x08009a08
 8006ff4:	08009a0c 	.word	0x08009a0c
 8006ff8:	08009a10 	.word	0x08009a10
 8006ffc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006ffe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007002:	4553      	cmp	r3, sl
 8007004:	bfa8      	it	ge
 8007006:	4653      	movge	r3, sl
 8007008:	2b00      	cmp	r3, #0
 800700a:	4699      	mov	r9, r3
 800700c:	dc36      	bgt.n	800707c <_printf_float+0x360>
 800700e:	f04f 0b00 	mov.w	fp, #0
 8007012:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007016:	f104 021a 	add.w	r2, r4, #26
 800701a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800701c:	9306      	str	r3, [sp, #24]
 800701e:	eba3 0309 	sub.w	r3, r3, r9
 8007022:	455b      	cmp	r3, fp
 8007024:	dc31      	bgt.n	800708a <_printf_float+0x36e>
 8007026:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007028:	459a      	cmp	sl, r3
 800702a:	dc3a      	bgt.n	80070a2 <_printf_float+0x386>
 800702c:	6823      	ldr	r3, [r4, #0]
 800702e:	07da      	lsls	r2, r3, #31
 8007030:	d437      	bmi.n	80070a2 <_printf_float+0x386>
 8007032:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007034:	ebaa 0903 	sub.w	r9, sl, r3
 8007038:	9b06      	ldr	r3, [sp, #24]
 800703a:	ebaa 0303 	sub.w	r3, sl, r3
 800703e:	4599      	cmp	r9, r3
 8007040:	bfa8      	it	ge
 8007042:	4699      	movge	r9, r3
 8007044:	f1b9 0f00 	cmp.w	r9, #0
 8007048:	dc33      	bgt.n	80070b2 <_printf_float+0x396>
 800704a:	f04f 0800 	mov.w	r8, #0
 800704e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007052:	f104 0b1a 	add.w	fp, r4, #26
 8007056:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007058:	ebaa 0303 	sub.w	r3, sl, r3
 800705c:	eba3 0309 	sub.w	r3, r3, r9
 8007060:	4543      	cmp	r3, r8
 8007062:	f77f af79 	ble.w	8006f58 <_printf_float+0x23c>
 8007066:	2301      	movs	r3, #1
 8007068:	465a      	mov	r2, fp
 800706a:	4631      	mov	r1, r6
 800706c:	4628      	mov	r0, r5
 800706e:	47b8      	blx	r7
 8007070:	3001      	adds	r0, #1
 8007072:	f43f aeae 	beq.w	8006dd2 <_printf_float+0xb6>
 8007076:	f108 0801 	add.w	r8, r8, #1
 800707a:	e7ec      	b.n	8007056 <_printf_float+0x33a>
 800707c:	4642      	mov	r2, r8
 800707e:	4631      	mov	r1, r6
 8007080:	4628      	mov	r0, r5
 8007082:	47b8      	blx	r7
 8007084:	3001      	adds	r0, #1
 8007086:	d1c2      	bne.n	800700e <_printf_float+0x2f2>
 8007088:	e6a3      	b.n	8006dd2 <_printf_float+0xb6>
 800708a:	2301      	movs	r3, #1
 800708c:	4631      	mov	r1, r6
 800708e:	4628      	mov	r0, r5
 8007090:	9206      	str	r2, [sp, #24]
 8007092:	47b8      	blx	r7
 8007094:	3001      	adds	r0, #1
 8007096:	f43f ae9c 	beq.w	8006dd2 <_printf_float+0xb6>
 800709a:	9a06      	ldr	r2, [sp, #24]
 800709c:	f10b 0b01 	add.w	fp, fp, #1
 80070a0:	e7bb      	b.n	800701a <_printf_float+0x2fe>
 80070a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070a6:	4631      	mov	r1, r6
 80070a8:	4628      	mov	r0, r5
 80070aa:	47b8      	blx	r7
 80070ac:	3001      	adds	r0, #1
 80070ae:	d1c0      	bne.n	8007032 <_printf_float+0x316>
 80070b0:	e68f      	b.n	8006dd2 <_printf_float+0xb6>
 80070b2:	9a06      	ldr	r2, [sp, #24]
 80070b4:	464b      	mov	r3, r9
 80070b6:	4442      	add	r2, r8
 80070b8:	4631      	mov	r1, r6
 80070ba:	4628      	mov	r0, r5
 80070bc:	47b8      	blx	r7
 80070be:	3001      	adds	r0, #1
 80070c0:	d1c3      	bne.n	800704a <_printf_float+0x32e>
 80070c2:	e686      	b.n	8006dd2 <_printf_float+0xb6>
 80070c4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80070c8:	f1ba 0f01 	cmp.w	sl, #1
 80070cc:	dc01      	bgt.n	80070d2 <_printf_float+0x3b6>
 80070ce:	07db      	lsls	r3, r3, #31
 80070d0:	d536      	bpl.n	8007140 <_printf_float+0x424>
 80070d2:	2301      	movs	r3, #1
 80070d4:	4642      	mov	r2, r8
 80070d6:	4631      	mov	r1, r6
 80070d8:	4628      	mov	r0, r5
 80070da:	47b8      	blx	r7
 80070dc:	3001      	adds	r0, #1
 80070de:	f43f ae78 	beq.w	8006dd2 <_printf_float+0xb6>
 80070e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070e6:	4631      	mov	r1, r6
 80070e8:	4628      	mov	r0, r5
 80070ea:	47b8      	blx	r7
 80070ec:	3001      	adds	r0, #1
 80070ee:	f43f ae70 	beq.w	8006dd2 <_printf_float+0xb6>
 80070f2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80070f6:	2200      	movs	r2, #0
 80070f8:	2300      	movs	r3, #0
 80070fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070fe:	f7f9 fd0b 	bl	8000b18 <__aeabi_dcmpeq>
 8007102:	b9c0      	cbnz	r0, 8007136 <_printf_float+0x41a>
 8007104:	4653      	mov	r3, sl
 8007106:	f108 0201 	add.w	r2, r8, #1
 800710a:	4631      	mov	r1, r6
 800710c:	4628      	mov	r0, r5
 800710e:	47b8      	blx	r7
 8007110:	3001      	adds	r0, #1
 8007112:	d10c      	bne.n	800712e <_printf_float+0x412>
 8007114:	e65d      	b.n	8006dd2 <_printf_float+0xb6>
 8007116:	2301      	movs	r3, #1
 8007118:	465a      	mov	r2, fp
 800711a:	4631      	mov	r1, r6
 800711c:	4628      	mov	r0, r5
 800711e:	47b8      	blx	r7
 8007120:	3001      	adds	r0, #1
 8007122:	f43f ae56 	beq.w	8006dd2 <_printf_float+0xb6>
 8007126:	f108 0801 	add.w	r8, r8, #1
 800712a:	45d0      	cmp	r8, sl
 800712c:	dbf3      	blt.n	8007116 <_printf_float+0x3fa>
 800712e:	464b      	mov	r3, r9
 8007130:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007134:	e6df      	b.n	8006ef6 <_printf_float+0x1da>
 8007136:	f04f 0800 	mov.w	r8, #0
 800713a:	f104 0b1a 	add.w	fp, r4, #26
 800713e:	e7f4      	b.n	800712a <_printf_float+0x40e>
 8007140:	2301      	movs	r3, #1
 8007142:	4642      	mov	r2, r8
 8007144:	e7e1      	b.n	800710a <_printf_float+0x3ee>
 8007146:	2301      	movs	r3, #1
 8007148:	464a      	mov	r2, r9
 800714a:	4631      	mov	r1, r6
 800714c:	4628      	mov	r0, r5
 800714e:	47b8      	blx	r7
 8007150:	3001      	adds	r0, #1
 8007152:	f43f ae3e 	beq.w	8006dd2 <_printf_float+0xb6>
 8007156:	f108 0801 	add.w	r8, r8, #1
 800715a:	68e3      	ldr	r3, [r4, #12]
 800715c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800715e:	1a5b      	subs	r3, r3, r1
 8007160:	4543      	cmp	r3, r8
 8007162:	dcf0      	bgt.n	8007146 <_printf_float+0x42a>
 8007164:	e6fc      	b.n	8006f60 <_printf_float+0x244>
 8007166:	f04f 0800 	mov.w	r8, #0
 800716a:	f104 0919 	add.w	r9, r4, #25
 800716e:	e7f4      	b.n	800715a <_printf_float+0x43e>

08007170 <_printf_common>:
 8007170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007174:	4616      	mov	r6, r2
 8007176:	4698      	mov	r8, r3
 8007178:	688a      	ldr	r2, [r1, #8]
 800717a:	690b      	ldr	r3, [r1, #16]
 800717c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007180:	4293      	cmp	r3, r2
 8007182:	bfb8      	it	lt
 8007184:	4613      	movlt	r3, r2
 8007186:	6033      	str	r3, [r6, #0]
 8007188:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800718c:	4607      	mov	r7, r0
 800718e:	460c      	mov	r4, r1
 8007190:	b10a      	cbz	r2, 8007196 <_printf_common+0x26>
 8007192:	3301      	adds	r3, #1
 8007194:	6033      	str	r3, [r6, #0]
 8007196:	6823      	ldr	r3, [r4, #0]
 8007198:	0699      	lsls	r1, r3, #26
 800719a:	bf42      	ittt	mi
 800719c:	6833      	ldrmi	r3, [r6, #0]
 800719e:	3302      	addmi	r3, #2
 80071a0:	6033      	strmi	r3, [r6, #0]
 80071a2:	6825      	ldr	r5, [r4, #0]
 80071a4:	f015 0506 	ands.w	r5, r5, #6
 80071a8:	d106      	bne.n	80071b8 <_printf_common+0x48>
 80071aa:	f104 0a19 	add.w	sl, r4, #25
 80071ae:	68e3      	ldr	r3, [r4, #12]
 80071b0:	6832      	ldr	r2, [r6, #0]
 80071b2:	1a9b      	subs	r3, r3, r2
 80071b4:	42ab      	cmp	r3, r5
 80071b6:	dc26      	bgt.n	8007206 <_printf_common+0x96>
 80071b8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80071bc:	6822      	ldr	r2, [r4, #0]
 80071be:	3b00      	subs	r3, #0
 80071c0:	bf18      	it	ne
 80071c2:	2301      	movne	r3, #1
 80071c4:	0692      	lsls	r2, r2, #26
 80071c6:	d42b      	bmi.n	8007220 <_printf_common+0xb0>
 80071c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80071cc:	4641      	mov	r1, r8
 80071ce:	4638      	mov	r0, r7
 80071d0:	47c8      	blx	r9
 80071d2:	3001      	adds	r0, #1
 80071d4:	d01e      	beq.n	8007214 <_printf_common+0xa4>
 80071d6:	6823      	ldr	r3, [r4, #0]
 80071d8:	6922      	ldr	r2, [r4, #16]
 80071da:	f003 0306 	and.w	r3, r3, #6
 80071de:	2b04      	cmp	r3, #4
 80071e0:	bf02      	ittt	eq
 80071e2:	68e5      	ldreq	r5, [r4, #12]
 80071e4:	6833      	ldreq	r3, [r6, #0]
 80071e6:	1aed      	subeq	r5, r5, r3
 80071e8:	68a3      	ldr	r3, [r4, #8]
 80071ea:	bf0c      	ite	eq
 80071ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071f0:	2500      	movne	r5, #0
 80071f2:	4293      	cmp	r3, r2
 80071f4:	bfc4      	itt	gt
 80071f6:	1a9b      	subgt	r3, r3, r2
 80071f8:	18ed      	addgt	r5, r5, r3
 80071fa:	2600      	movs	r6, #0
 80071fc:	341a      	adds	r4, #26
 80071fe:	42b5      	cmp	r5, r6
 8007200:	d11a      	bne.n	8007238 <_printf_common+0xc8>
 8007202:	2000      	movs	r0, #0
 8007204:	e008      	b.n	8007218 <_printf_common+0xa8>
 8007206:	2301      	movs	r3, #1
 8007208:	4652      	mov	r2, sl
 800720a:	4641      	mov	r1, r8
 800720c:	4638      	mov	r0, r7
 800720e:	47c8      	blx	r9
 8007210:	3001      	adds	r0, #1
 8007212:	d103      	bne.n	800721c <_printf_common+0xac>
 8007214:	f04f 30ff 	mov.w	r0, #4294967295
 8007218:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800721c:	3501      	adds	r5, #1
 800721e:	e7c6      	b.n	80071ae <_printf_common+0x3e>
 8007220:	18e1      	adds	r1, r4, r3
 8007222:	1c5a      	adds	r2, r3, #1
 8007224:	2030      	movs	r0, #48	@ 0x30
 8007226:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800722a:	4422      	add	r2, r4
 800722c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007230:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007234:	3302      	adds	r3, #2
 8007236:	e7c7      	b.n	80071c8 <_printf_common+0x58>
 8007238:	2301      	movs	r3, #1
 800723a:	4622      	mov	r2, r4
 800723c:	4641      	mov	r1, r8
 800723e:	4638      	mov	r0, r7
 8007240:	47c8      	blx	r9
 8007242:	3001      	adds	r0, #1
 8007244:	d0e6      	beq.n	8007214 <_printf_common+0xa4>
 8007246:	3601      	adds	r6, #1
 8007248:	e7d9      	b.n	80071fe <_printf_common+0x8e>
	...

0800724c <_printf_i>:
 800724c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007250:	7e0f      	ldrb	r7, [r1, #24]
 8007252:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007254:	2f78      	cmp	r7, #120	@ 0x78
 8007256:	4691      	mov	r9, r2
 8007258:	4680      	mov	r8, r0
 800725a:	460c      	mov	r4, r1
 800725c:	469a      	mov	sl, r3
 800725e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007262:	d807      	bhi.n	8007274 <_printf_i+0x28>
 8007264:	2f62      	cmp	r7, #98	@ 0x62
 8007266:	d80a      	bhi.n	800727e <_printf_i+0x32>
 8007268:	2f00      	cmp	r7, #0
 800726a:	f000 80d2 	beq.w	8007412 <_printf_i+0x1c6>
 800726e:	2f58      	cmp	r7, #88	@ 0x58
 8007270:	f000 80b9 	beq.w	80073e6 <_printf_i+0x19a>
 8007274:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007278:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800727c:	e03a      	b.n	80072f4 <_printf_i+0xa8>
 800727e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007282:	2b15      	cmp	r3, #21
 8007284:	d8f6      	bhi.n	8007274 <_printf_i+0x28>
 8007286:	a101      	add	r1, pc, #4	@ (adr r1, 800728c <_printf_i+0x40>)
 8007288:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800728c:	080072e5 	.word	0x080072e5
 8007290:	080072f9 	.word	0x080072f9
 8007294:	08007275 	.word	0x08007275
 8007298:	08007275 	.word	0x08007275
 800729c:	08007275 	.word	0x08007275
 80072a0:	08007275 	.word	0x08007275
 80072a4:	080072f9 	.word	0x080072f9
 80072a8:	08007275 	.word	0x08007275
 80072ac:	08007275 	.word	0x08007275
 80072b0:	08007275 	.word	0x08007275
 80072b4:	08007275 	.word	0x08007275
 80072b8:	080073f9 	.word	0x080073f9
 80072bc:	08007323 	.word	0x08007323
 80072c0:	080073b3 	.word	0x080073b3
 80072c4:	08007275 	.word	0x08007275
 80072c8:	08007275 	.word	0x08007275
 80072cc:	0800741b 	.word	0x0800741b
 80072d0:	08007275 	.word	0x08007275
 80072d4:	08007323 	.word	0x08007323
 80072d8:	08007275 	.word	0x08007275
 80072dc:	08007275 	.word	0x08007275
 80072e0:	080073bb 	.word	0x080073bb
 80072e4:	6833      	ldr	r3, [r6, #0]
 80072e6:	1d1a      	adds	r2, r3, #4
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	6032      	str	r2, [r6, #0]
 80072ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80072f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80072f4:	2301      	movs	r3, #1
 80072f6:	e09d      	b.n	8007434 <_printf_i+0x1e8>
 80072f8:	6833      	ldr	r3, [r6, #0]
 80072fa:	6820      	ldr	r0, [r4, #0]
 80072fc:	1d19      	adds	r1, r3, #4
 80072fe:	6031      	str	r1, [r6, #0]
 8007300:	0606      	lsls	r6, r0, #24
 8007302:	d501      	bpl.n	8007308 <_printf_i+0xbc>
 8007304:	681d      	ldr	r5, [r3, #0]
 8007306:	e003      	b.n	8007310 <_printf_i+0xc4>
 8007308:	0645      	lsls	r5, r0, #25
 800730a:	d5fb      	bpl.n	8007304 <_printf_i+0xb8>
 800730c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007310:	2d00      	cmp	r5, #0
 8007312:	da03      	bge.n	800731c <_printf_i+0xd0>
 8007314:	232d      	movs	r3, #45	@ 0x2d
 8007316:	426d      	negs	r5, r5
 8007318:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800731c:	4859      	ldr	r0, [pc, #356]	@ (8007484 <_printf_i+0x238>)
 800731e:	230a      	movs	r3, #10
 8007320:	e011      	b.n	8007346 <_printf_i+0xfa>
 8007322:	6821      	ldr	r1, [r4, #0]
 8007324:	6833      	ldr	r3, [r6, #0]
 8007326:	0608      	lsls	r0, r1, #24
 8007328:	f853 5b04 	ldr.w	r5, [r3], #4
 800732c:	d402      	bmi.n	8007334 <_printf_i+0xe8>
 800732e:	0649      	lsls	r1, r1, #25
 8007330:	bf48      	it	mi
 8007332:	b2ad      	uxthmi	r5, r5
 8007334:	2f6f      	cmp	r7, #111	@ 0x6f
 8007336:	4853      	ldr	r0, [pc, #332]	@ (8007484 <_printf_i+0x238>)
 8007338:	6033      	str	r3, [r6, #0]
 800733a:	bf14      	ite	ne
 800733c:	230a      	movne	r3, #10
 800733e:	2308      	moveq	r3, #8
 8007340:	2100      	movs	r1, #0
 8007342:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007346:	6866      	ldr	r6, [r4, #4]
 8007348:	60a6      	str	r6, [r4, #8]
 800734a:	2e00      	cmp	r6, #0
 800734c:	bfa2      	ittt	ge
 800734e:	6821      	ldrge	r1, [r4, #0]
 8007350:	f021 0104 	bicge.w	r1, r1, #4
 8007354:	6021      	strge	r1, [r4, #0]
 8007356:	b90d      	cbnz	r5, 800735c <_printf_i+0x110>
 8007358:	2e00      	cmp	r6, #0
 800735a:	d04b      	beq.n	80073f4 <_printf_i+0x1a8>
 800735c:	4616      	mov	r6, r2
 800735e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007362:	fb03 5711 	mls	r7, r3, r1, r5
 8007366:	5dc7      	ldrb	r7, [r0, r7]
 8007368:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800736c:	462f      	mov	r7, r5
 800736e:	42bb      	cmp	r3, r7
 8007370:	460d      	mov	r5, r1
 8007372:	d9f4      	bls.n	800735e <_printf_i+0x112>
 8007374:	2b08      	cmp	r3, #8
 8007376:	d10b      	bne.n	8007390 <_printf_i+0x144>
 8007378:	6823      	ldr	r3, [r4, #0]
 800737a:	07df      	lsls	r7, r3, #31
 800737c:	d508      	bpl.n	8007390 <_printf_i+0x144>
 800737e:	6923      	ldr	r3, [r4, #16]
 8007380:	6861      	ldr	r1, [r4, #4]
 8007382:	4299      	cmp	r1, r3
 8007384:	bfde      	ittt	le
 8007386:	2330      	movle	r3, #48	@ 0x30
 8007388:	f806 3c01 	strble.w	r3, [r6, #-1]
 800738c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007390:	1b92      	subs	r2, r2, r6
 8007392:	6122      	str	r2, [r4, #16]
 8007394:	f8cd a000 	str.w	sl, [sp]
 8007398:	464b      	mov	r3, r9
 800739a:	aa03      	add	r2, sp, #12
 800739c:	4621      	mov	r1, r4
 800739e:	4640      	mov	r0, r8
 80073a0:	f7ff fee6 	bl	8007170 <_printf_common>
 80073a4:	3001      	adds	r0, #1
 80073a6:	d14a      	bne.n	800743e <_printf_i+0x1f2>
 80073a8:	f04f 30ff 	mov.w	r0, #4294967295
 80073ac:	b004      	add	sp, #16
 80073ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073b2:	6823      	ldr	r3, [r4, #0]
 80073b4:	f043 0320 	orr.w	r3, r3, #32
 80073b8:	6023      	str	r3, [r4, #0]
 80073ba:	4833      	ldr	r0, [pc, #204]	@ (8007488 <_printf_i+0x23c>)
 80073bc:	2778      	movs	r7, #120	@ 0x78
 80073be:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80073c2:	6823      	ldr	r3, [r4, #0]
 80073c4:	6831      	ldr	r1, [r6, #0]
 80073c6:	061f      	lsls	r7, r3, #24
 80073c8:	f851 5b04 	ldr.w	r5, [r1], #4
 80073cc:	d402      	bmi.n	80073d4 <_printf_i+0x188>
 80073ce:	065f      	lsls	r7, r3, #25
 80073d0:	bf48      	it	mi
 80073d2:	b2ad      	uxthmi	r5, r5
 80073d4:	6031      	str	r1, [r6, #0]
 80073d6:	07d9      	lsls	r1, r3, #31
 80073d8:	bf44      	itt	mi
 80073da:	f043 0320 	orrmi.w	r3, r3, #32
 80073de:	6023      	strmi	r3, [r4, #0]
 80073e0:	b11d      	cbz	r5, 80073ea <_printf_i+0x19e>
 80073e2:	2310      	movs	r3, #16
 80073e4:	e7ac      	b.n	8007340 <_printf_i+0xf4>
 80073e6:	4827      	ldr	r0, [pc, #156]	@ (8007484 <_printf_i+0x238>)
 80073e8:	e7e9      	b.n	80073be <_printf_i+0x172>
 80073ea:	6823      	ldr	r3, [r4, #0]
 80073ec:	f023 0320 	bic.w	r3, r3, #32
 80073f0:	6023      	str	r3, [r4, #0]
 80073f2:	e7f6      	b.n	80073e2 <_printf_i+0x196>
 80073f4:	4616      	mov	r6, r2
 80073f6:	e7bd      	b.n	8007374 <_printf_i+0x128>
 80073f8:	6833      	ldr	r3, [r6, #0]
 80073fa:	6825      	ldr	r5, [r4, #0]
 80073fc:	6961      	ldr	r1, [r4, #20]
 80073fe:	1d18      	adds	r0, r3, #4
 8007400:	6030      	str	r0, [r6, #0]
 8007402:	062e      	lsls	r6, r5, #24
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	d501      	bpl.n	800740c <_printf_i+0x1c0>
 8007408:	6019      	str	r1, [r3, #0]
 800740a:	e002      	b.n	8007412 <_printf_i+0x1c6>
 800740c:	0668      	lsls	r0, r5, #25
 800740e:	d5fb      	bpl.n	8007408 <_printf_i+0x1bc>
 8007410:	8019      	strh	r1, [r3, #0]
 8007412:	2300      	movs	r3, #0
 8007414:	6123      	str	r3, [r4, #16]
 8007416:	4616      	mov	r6, r2
 8007418:	e7bc      	b.n	8007394 <_printf_i+0x148>
 800741a:	6833      	ldr	r3, [r6, #0]
 800741c:	1d1a      	adds	r2, r3, #4
 800741e:	6032      	str	r2, [r6, #0]
 8007420:	681e      	ldr	r6, [r3, #0]
 8007422:	6862      	ldr	r2, [r4, #4]
 8007424:	2100      	movs	r1, #0
 8007426:	4630      	mov	r0, r6
 8007428:	f7f8 fefa 	bl	8000220 <memchr>
 800742c:	b108      	cbz	r0, 8007432 <_printf_i+0x1e6>
 800742e:	1b80      	subs	r0, r0, r6
 8007430:	6060      	str	r0, [r4, #4]
 8007432:	6863      	ldr	r3, [r4, #4]
 8007434:	6123      	str	r3, [r4, #16]
 8007436:	2300      	movs	r3, #0
 8007438:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800743c:	e7aa      	b.n	8007394 <_printf_i+0x148>
 800743e:	6923      	ldr	r3, [r4, #16]
 8007440:	4632      	mov	r2, r6
 8007442:	4649      	mov	r1, r9
 8007444:	4640      	mov	r0, r8
 8007446:	47d0      	blx	sl
 8007448:	3001      	adds	r0, #1
 800744a:	d0ad      	beq.n	80073a8 <_printf_i+0x15c>
 800744c:	6823      	ldr	r3, [r4, #0]
 800744e:	079b      	lsls	r3, r3, #30
 8007450:	d413      	bmi.n	800747a <_printf_i+0x22e>
 8007452:	68e0      	ldr	r0, [r4, #12]
 8007454:	9b03      	ldr	r3, [sp, #12]
 8007456:	4298      	cmp	r0, r3
 8007458:	bfb8      	it	lt
 800745a:	4618      	movlt	r0, r3
 800745c:	e7a6      	b.n	80073ac <_printf_i+0x160>
 800745e:	2301      	movs	r3, #1
 8007460:	4632      	mov	r2, r6
 8007462:	4649      	mov	r1, r9
 8007464:	4640      	mov	r0, r8
 8007466:	47d0      	blx	sl
 8007468:	3001      	adds	r0, #1
 800746a:	d09d      	beq.n	80073a8 <_printf_i+0x15c>
 800746c:	3501      	adds	r5, #1
 800746e:	68e3      	ldr	r3, [r4, #12]
 8007470:	9903      	ldr	r1, [sp, #12]
 8007472:	1a5b      	subs	r3, r3, r1
 8007474:	42ab      	cmp	r3, r5
 8007476:	dcf2      	bgt.n	800745e <_printf_i+0x212>
 8007478:	e7eb      	b.n	8007452 <_printf_i+0x206>
 800747a:	2500      	movs	r5, #0
 800747c:	f104 0619 	add.w	r6, r4, #25
 8007480:	e7f5      	b.n	800746e <_printf_i+0x222>
 8007482:	bf00      	nop
 8007484:	08009a12 	.word	0x08009a12
 8007488:	08009a23 	.word	0x08009a23

0800748c <std>:
 800748c:	2300      	movs	r3, #0
 800748e:	b510      	push	{r4, lr}
 8007490:	4604      	mov	r4, r0
 8007492:	e9c0 3300 	strd	r3, r3, [r0]
 8007496:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800749a:	6083      	str	r3, [r0, #8]
 800749c:	8181      	strh	r1, [r0, #12]
 800749e:	6643      	str	r3, [r0, #100]	@ 0x64
 80074a0:	81c2      	strh	r2, [r0, #14]
 80074a2:	6183      	str	r3, [r0, #24]
 80074a4:	4619      	mov	r1, r3
 80074a6:	2208      	movs	r2, #8
 80074a8:	305c      	adds	r0, #92	@ 0x5c
 80074aa:	f000 f914 	bl	80076d6 <memset>
 80074ae:	4b0d      	ldr	r3, [pc, #52]	@ (80074e4 <std+0x58>)
 80074b0:	6263      	str	r3, [r4, #36]	@ 0x24
 80074b2:	4b0d      	ldr	r3, [pc, #52]	@ (80074e8 <std+0x5c>)
 80074b4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80074b6:	4b0d      	ldr	r3, [pc, #52]	@ (80074ec <std+0x60>)
 80074b8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80074ba:	4b0d      	ldr	r3, [pc, #52]	@ (80074f0 <std+0x64>)
 80074bc:	6323      	str	r3, [r4, #48]	@ 0x30
 80074be:	4b0d      	ldr	r3, [pc, #52]	@ (80074f4 <std+0x68>)
 80074c0:	6224      	str	r4, [r4, #32]
 80074c2:	429c      	cmp	r4, r3
 80074c4:	d006      	beq.n	80074d4 <std+0x48>
 80074c6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80074ca:	4294      	cmp	r4, r2
 80074cc:	d002      	beq.n	80074d4 <std+0x48>
 80074ce:	33d0      	adds	r3, #208	@ 0xd0
 80074d0:	429c      	cmp	r4, r3
 80074d2:	d105      	bne.n	80074e0 <std+0x54>
 80074d4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80074d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074dc:	f000 b978 	b.w	80077d0 <__retarget_lock_init_recursive>
 80074e0:	bd10      	pop	{r4, pc}
 80074e2:	bf00      	nop
 80074e4:	08007651 	.word	0x08007651
 80074e8:	08007673 	.word	0x08007673
 80074ec:	080076ab 	.word	0x080076ab
 80074f0:	080076cf 	.word	0x080076cf
 80074f4:	200003c8 	.word	0x200003c8

080074f8 <stdio_exit_handler>:
 80074f8:	4a02      	ldr	r2, [pc, #8]	@ (8007504 <stdio_exit_handler+0xc>)
 80074fa:	4903      	ldr	r1, [pc, #12]	@ (8007508 <stdio_exit_handler+0x10>)
 80074fc:	4803      	ldr	r0, [pc, #12]	@ (800750c <stdio_exit_handler+0x14>)
 80074fe:	f000 b869 	b.w	80075d4 <_fwalk_sglue>
 8007502:	bf00      	nop
 8007504:	20000018 	.word	0x20000018
 8007508:	0800912d 	.word	0x0800912d
 800750c:	20000028 	.word	0x20000028

08007510 <cleanup_stdio>:
 8007510:	6841      	ldr	r1, [r0, #4]
 8007512:	4b0c      	ldr	r3, [pc, #48]	@ (8007544 <cleanup_stdio+0x34>)
 8007514:	4299      	cmp	r1, r3
 8007516:	b510      	push	{r4, lr}
 8007518:	4604      	mov	r4, r0
 800751a:	d001      	beq.n	8007520 <cleanup_stdio+0x10>
 800751c:	f001 fe06 	bl	800912c <_fflush_r>
 8007520:	68a1      	ldr	r1, [r4, #8]
 8007522:	4b09      	ldr	r3, [pc, #36]	@ (8007548 <cleanup_stdio+0x38>)
 8007524:	4299      	cmp	r1, r3
 8007526:	d002      	beq.n	800752e <cleanup_stdio+0x1e>
 8007528:	4620      	mov	r0, r4
 800752a:	f001 fdff 	bl	800912c <_fflush_r>
 800752e:	68e1      	ldr	r1, [r4, #12]
 8007530:	4b06      	ldr	r3, [pc, #24]	@ (800754c <cleanup_stdio+0x3c>)
 8007532:	4299      	cmp	r1, r3
 8007534:	d004      	beq.n	8007540 <cleanup_stdio+0x30>
 8007536:	4620      	mov	r0, r4
 8007538:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800753c:	f001 bdf6 	b.w	800912c <_fflush_r>
 8007540:	bd10      	pop	{r4, pc}
 8007542:	bf00      	nop
 8007544:	200003c8 	.word	0x200003c8
 8007548:	20000430 	.word	0x20000430
 800754c:	20000498 	.word	0x20000498

08007550 <global_stdio_init.part.0>:
 8007550:	b510      	push	{r4, lr}
 8007552:	4b0b      	ldr	r3, [pc, #44]	@ (8007580 <global_stdio_init.part.0+0x30>)
 8007554:	4c0b      	ldr	r4, [pc, #44]	@ (8007584 <global_stdio_init.part.0+0x34>)
 8007556:	4a0c      	ldr	r2, [pc, #48]	@ (8007588 <global_stdio_init.part.0+0x38>)
 8007558:	601a      	str	r2, [r3, #0]
 800755a:	4620      	mov	r0, r4
 800755c:	2200      	movs	r2, #0
 800755e:	2104      	movs	r1, #4
 8007560:	f7ff ff94 	bl	800748c <std>
 8007564:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007568:	2201      	movs	r2, #1
 800756a:	2109      	movs	r1, #9
 800756c:	f7ff ff8e 	bl	800748c <std>
 8007570:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007574:	2202      	movs	r2, #2
 8007576:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800757a:	2112      	movs	r1, #18
 800757c:	f7ff bf86 	b.w	800748c <std>
 8007580:	20000500 	.word	0x20000500
 8007584:	200003c8 	.word	0x200003c8
 8007588:	080074f9 	.word	0x080074f9

0800758c <__sfp_lock_acquire>:
 800758c:	4801      	ldr	r0, [pc, #4]	@ (8007594 <__sfp_lock_acquire+0x8>)
 800758e:	f000 b920 	b.w	80077d2 <__retarget_lock_acquire_recursive>
 8007592:	bf00      	nop
 8007594:	20000509 	.word	0x20000509

08007598 <__sfp_lock_release>:
 8007598:	4801      	ldr	r0, [pc, #4]	@ (80075a0 <__sfp_lock_release+0x8>)
 800759a:	f000 b91b 	b.w	80077d4 <__retarget_lock_release_recursive>
 800759e:	bf00      	nop
 80075a0:	20000509 	.word	0x20000509

080075a4 <__sinit>:
 80075a4:	b510      	push	{r4, lr}
 80075a6:	4604      	mov	r4, r0
 80075a8:	f7ff fff0 	bl	800758c <__sfp_lock_acquire>
 80075ac:	6a23      	ldr	r3, [r4, #32]
 80075ae:	b11b      	cbz	r3, 80075b8 <__sinit+0x14>
 80075b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80075b4:	f7ff bff0 	b.w	8007598 <__sfp_lock_release>
 80075b8:	4b04      	ldr	r3, [pc, #16]	@ (80075cc <__sinit+0x28>)
 80075ba:	6223      	str	r3, [r4, #32]
 80075bc:	4b04      	ldr	r3, [pc, #16]	@ (80075d0 <__sinit+0x2c>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d1f5      	bne.n	80075b0 <__sinit+0xc>
 80075c4:	f7ff ffc4 	bl	8007550 <global_stdio_init.part.0>
 80075c8:	e7f2      	b.n	80075b0 <__sinit+0xc>
 80075ca:	bf00      	nop
 80075cc:	08007511 	.word	0x08007511
 80075d0:	20000500 	.word	0x20000500

080075d4 <_fwalk_sglue>:
 80075d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075d8:	4607      	mov	r7, r0
 80075da:	4688      	mov	r8, r1
 80075dc:	4614      	mov	r4, r2
 80075de:	2600      	movs	r6, #0
 80075e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80075e4:	f1b9 0901 	subs.w	r9, r9, #1
 80075e8:	d505      	bpl.n	80075f6 <_fwalk_sglue+0x22>
 80075ea:	6824      	ldr	r4, [r4, #0]
 80075ec:	2c00      	cmp	r4, #0
 80075ee:	d1f7      	bne.n	80075e0 <_fwalk_sglue+0xc>
 80075f0:	4630      	mov	r0, r6
 80075f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075f6:	89ab      	ldrh	r3, [r5, #12]
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	d907      	bls.n	800760c <_fwalk_sglue+0x38>
 80075fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007600:	3301      	adds	r3, #1
 8007602:	d003      	beq.n	800760c <_fwalk_sglue+0x38>
 8007604:	4629      	mov	r1, r5
 8007606:	4638      	mov	r0, r7
 8007608:	47c0      	blx	r8
 800760a:	4306      	orrs	r6, r0
 800760c:	3568      	adds	r5, #104	@ 0x68
 800760e:	e7e9      	b.n	80075e4 <_fwalk_sglue+0x10>

08007610 <siprintf>:
 8007610:	b40e      	push	{r1, r2, r3}
 8007612:	b500      	push	{lr}
 8007614:	b09c      	sub	sp, #112	@ 0x70
 8007616:	ab1d      	add	r3, sp, #116	@ 0x74
 8007618:	9002      	str	r0, [sp, #8]
 800761a:	9006      	str	r0, [sp, #24]
 800761c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007620:	4809      	ldr	r0, [pc, #36]	@ (8007648 <siprintf+0x38>)
 8007622:	9107      	str	r1, [sp, #28]
 8007624:	9104      	str	r1, [sp, #16]
 8007626:	4909      	ldr	r1, [pc, #36]	@ (800764c <siprintf+0x3c>)
 8007628:	f853 2b04 	ldr.w	r2, [r3], #4
 800762c:	9105      	str	r1, [sp, #20]
 800762e:	6800      	ldr	r0, [r0, #0]
 8007630:	9301      	str	r3, [sp, #4]
 8007632:	a902      	add	r1, sp, #8
 8007634:	f001 fbfa 	bl	8008e2c <_svfiprintf_r>
 8007638:	9b02      	ldr	r3, [sp, #8]
 800763a:	2200      	movs	r2, #0
 800763c:	701a      	strb	r2, [r3, #0]
 800763e:	b01c      	add	sp, #112	@ 0x70
 8007640:	f85d eb04 	ldr.w	lr, [sp], #4
 8007644:	b003      	add	sp, #12
 8007646:	4770      	bx	lr
 8007648:	20000024 	.word	0x20000024
 800764c:	ffff0208 	.word	0xffff0208

08007650 <__sread>:
 8007650:	b510      	push	{r4, lr}
 8007652:	460c      	mov	r4, r1
 8007654:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007658:	f000 f86c 	bl	8007734 <_read_r>
 800765c:	2800      	cmp	r0, #0
 800765e:	bfab      	itete	ge
 8007660:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007662:	89a3      	ldrhlt	r3, [r4, #12]
 8007664:	181b      	addge	r3, r3, r0
 8007666:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800766a:	bfac      	ite	ge
 800766c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800766e:	81a3      	strhlt	r3, [r4, #12]
 8007670:	bd10      	pop	{r4, pc}

08007672 <__swrite>:
 8007672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007676:	461f      	mov	r7, r3
 8007678:	898b      	ldrh	r3, [r1, #12]
 800767a:	05db      	lsls	r3, r3, #23
 800767c:	4605      	mov	r5, r0
 800767e:	460c      	mov	r4, r1
 8007680:	4616      	mov	r6, r2
 8007682:	d505      	bpl.n	8007690 <__swrite+0x1e>
 8007684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007688:	2302      	movs	r3, #2
 800768a:	2200      	movs	r2, #0
 800768c:	f000 f840 	bl	8007710 <_lseek_r>
 8007690:	89a3      	ldrh	r3, [r4, #12]
 8007692:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007696:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800769a:	81a3      	strh	r3, [r4, #12]
 800769c:	4632      	mov	r2, r6
 800769e:	463b      	mov	r3, r7
 80076a0:	4628      	mov	r0, r5
 80076a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80076a6:	f000 b857 	b.w	8007758 <_write_r>

080076aa <__sseek>:
 80076aa:	b510      	push	{r4, lr}
 80076ac:	460c      	mov	r4, r1
 80076ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076b2:	f000 f82d 	bl	8007710 <_lseek_r>
 80076b6:	1c43      	adds	r3, r0, #1
 80076b8:	89a3      	ldrh	r3, [r4, #12]
 80076ba:	bf15      	itete	ne
 80076bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80076be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80076c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80076c6:	81a3      	strheq	r3, [r4, #12]
 80076c8:	bf18      	it	ne
 80076ca:	81a3      	strhne	r3, [r4, #12]
 80076cc:	bd10      	pop	{r4, pc}

080076ce <__sclose>:
 80076ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076d2:	f000 b80d 	b.w	80076f0 <_close_r>

080076d6 <memset>:
 80076d6:	4402      	add	r2, r0
 80076d8:	4603      	mov	r3, r0
 80076da:	4293      	cmp	r3, r2
 80076dc:	d100      	bne.n	80076e0 <memset+0xa>
 80076de:	4770      	bx	lr
 80076e0:	f803 1b01 	strb.w	r1, [r3], #1
 80076e4:	e7f9      	b.n	80076da <memset+0x4>
	...

080076e8 <_localeconv_r>:
 80076e8:	4800      	ldr	r0, [pc, #0]	@ (80076ec <_localeconv_r+0x4>)
 80076ea:	4770      	bx	lr
 80076ec:	20000164 	.word	0x20000164

080076f0 <_close_r>:
 80076f0:	b538      	push	{r3, r4, r5, lr}
 80076f2:	4d06      	ldr	r5, [pc, #24]	@ (800770c <_close_r+0x1c>)
 80076f4:	2300      	movs	r3, #0
 80076f6:	4604      	mov	r4, r0
 80076f8:	4608      	mov	r0, r1
 80076fa:	602b      	str	r3, [r5, #0]
 80076fc:	f7fb f8e9 	bl	80028d2 <_close>
 8007700:	1c43      	adds	r3, r0, #1
 8007702:	d102      	bne.n	800770a <_close_r+0x1a>
 8007704:	682b      	ldr	r3, [r5, #0]
 8007706:	b103      	cbz	r3, 800770a <_close_r+0x1a>
 8007708:	6023      	str	r3, [r4, #0]
 800770a:	bd38      	pop	{r3, r4, r5, pc}
 800770c:	20000504 	.word	0x20000504

08007710 <_lseek_r>:
 8007710:	b538      	push	{r3, r4, r5, lr}
 8007712:	4d07      	ldr	r5, [pc, #28]	@ (8007730 <_lseek_r+0x20>)
 8007714:	4604      	mov	r4, r0
 8007716:	4608      	mov	r0, r1
 8007718:	4611      	mov	r1, r2
 800771a:	2200      	movs	r2, #0
 800771c:	602a      	str	r2, [r5, #0]
 800771e:	461a      	mov	r2, r3
 8007720:	f7fb f8fe 	bl	8002920 <_lseek>
 8007724:	1c43      	adds	r3, r0, #1
 8007726:	d102      	bne.n	800772e <_lseek_r+0x1e>
 8007728:	682b      	ldr	r3, [r5, #0]
 800772a:	b103      	cbz	r3, 800772e <_lseek_r+0x1e>
 800772c:	6023      	str	r3, [r4, #0]
 800772e:	bd38      	pop	{r3, r4, r5, pc}
 8007730:	20000504 	.word	0x20000504

08007734 <_read_r>:
 8007734:	b538      	push	{r3, r4, r5, lr}
 8007736:	4d07      	ldr	r5, [pc, #28]	@ (8007754 <_read_r+0x20>)
 8007738:	4604      	mov	r4, r0
 800773a:	4608      	mov	r0, r1
 800773c:	4611      	mov	r1, r2
 800773e:	2200      	movs	r2, #0
 8007740:	602a      	str	r2, [r5, #0]
 8007742:	461a      	mov	r2, r3
 8007744:	f7fb f88c 	bl	8002860 <_read>
 8007748:	1c43      	adds	r3, r0, #1
 800774a:	d102      	bne.n	8007752 <_read_r+0x1e>
 800774c:	682b      	ldr	r3, [r5, #0]
 800774e:	b103      	cbz	r3, 8007752 <_read_r+0x1e>
 8007750:	6023      	str	r3, [r4, #0]
 8007752:	bd38      	pop	{r3, r4, r5, pc}
 8007754:	20000504 	.word	0x20000504

08007758 <_write_r>:
 8007758:	b538      	push	{r3, r4, r5, lr}
 800775a:	4d07      	ldr	r5, [pc, #28]	@ (8007778 <_write_r+0x20>)
 800775c:	4604      	mov	r4, r0
 800775e:	4608      	mov	r0, r1
 8007760:	4611      	mov	r1, r2
 8007762:	2200      	movs	r2, #0
 8007764:	602a      	str	r2, [r5, #0]
 8007766:	461a      	mov	r2, r3
 8007768:	f7fb f897 	bl	800289a <_write>
 800776c:	1c43      	adds	r3, r0, #1
 800776e:	d102      	bne.n	8007776 <_write_r+0x1e>
 8007770:	682b      	ldr	r3, [r5, #0]
 8007772:	b103      	cbz	r3, 8007776 <_write_r+0x1e>
 8007774:	6023      	str	r3, [r4, #0]
 8007776:	bd38      	pop	{r3, r4, r5, pc}
 8007778:	20000504 	.word	0x20000504

0800777c <__errno>:
 800777c:	4b01      	ldr	r3, [pc, #4]	@ (8007784 <__errno+0x8>)
 800777e:	6818      	ldr	r0, [r3, #0]
 8007780:	4770      	bx	lr
 8007782:	bf00      	nop
 8007784:	20000024 	.word	0x20000024

08007788 <__libc_init_array>:
 8007788:	b570      	push	{r4, r5, r6, lr}
 800778a:	4d0d      	ldr	r5, [pc, #52]	@ (80077c0 <__libc_init_array+0x38>)
 800778c:	4c0d      	ldr	r4, [pc, #52]	@ (80077c4 <__libc_init_array+0x3c>)
 800778e:	1b64      	subs	r4, r4, r5
 8007790:	10a4      	asrs	r4, r4, #2
 8007792:	2600      	movs	r6, #0
 8007794:	42a6      	cmp	r6, r4
 8007796:	d109      	bne.n	80077ac <__libc_init_array+0x24>
 8007798:	4d0b      	ldr	r5, [pc, #44]	@ (80077c8 <__libc_init_array+0x40>)
 800779a:	4c0c      	ldr	r4, [pc, #48]	@ (80077cc <__libc_init_array+0x44>)
 800779c:	f002 f864 	bl	8009868 <_init>
 80077a0:	1b64      	subs	r4, r4, r5
 80077a2:	10a4      	asrs	r4, r4, #2
 80077a4:	2600      	movs	r6, #0
 80077a6:	42a6      	cmp	r6, r4
 80077a8:	d105      	bne.n	80077b6 <__libc_init_array+0x2e>
 80077aa:	bd70      	pop	{r4, r5, r6, pc}
 80077ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80077b0:	4798      	blx	r3
 80077b2:	3601      	adds	r6, #1
 80077b4:	e7ee      	b.n	8007794 <__libc_init_array+0xc>
 80077b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80077ba:	4798      	blx	r3
 80077bc:	3601      	adds	r6, #1
 80077be:	e7f2      	b.n	80077a6 <__libc_init_array+0x1e>
 80077c0:	08009d78 	.word	0x08009d78
 80077c4:	08009d78 	.word	0x08009d78
 80077c8:	08009d78 	.word	0x08009d78
 80077cc:	08009d7c 	.word	0x08009d7c

080077d0 <__retarget_lock_init_recursive>:
 80077d0:	4770      	bx	lr

080077d2 <__retarget_lock_acquire_recursive>:
 80077d2:	4770      	bx	lr

080077d4 <__retarget_lock_release_recursive>:
 80077d4:	4770      	bx	lr

080077d6 <quorem>:
 80077d6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077da:	6903      	ldr	r3, [r0, #16]
 80077dc:	690c      	ldr	r4, [r1, #16]
 80077de:	42a3      	cmp	r3, r4
 80077e0:	4607      	mov	r7, r0
 80077e2:	db7e      	blt.n	80078e2 <quorem+0x10c>
 80077e4:	3c01      	subs	r4, #1
 80077e6:	f101 0814 	add.w	r8, r1, #20
 80077ea:	00a3      	lsls	r3, r4, #2
 80077ec:	f100 0514 	add.w	r5, r0, #20
 80077f0:	9300      	str	r3, [sp, #0]
 80077f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077f6:	9301      	str	r3, [sp, #4]
 80077f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80077fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007800:	3301      	adds	r3, #1
 8007802:	429a      	cmp	r2, r3
 8007804:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007808:	fbb2 f6f3 	udiv	r6, r2, r3
 800780c:	d32e      	bcc.n	800786c <quorem+0x96>
 800780e:	f04f 0a00 	mov.w	sl, #0
 8007812:	46c4      	mov	ip, r8
 8007814:	46ae      	mov	lr, r5
 8007816:	46d3      	mov	fp, sl
 8007818:	f85c 3b04 	ldr.w	r3, [ip], #4
 800781c:	b298      	uxth	r0, r3
 800781e:	fb06 a000 	mla	r0, r6, r0, sl
 8007822:	0c02      	lsrs	r2, r0, #16
 8007824:	0c1b      	lsrs	r3, r3, #16
 8007826:	fb06 2303 	mla	r3, r6, r3, r2
 800782a:	f8de 2000 	ldr.w	r2, [lr]
 800782e:	b280      	uxth	r0, r0
 8007830:	b292      	uxth	r2, r2
 8007832:	1a12      	subs	r2, r2, r0
 8007834:	445a      	add	r2, fp
 8007836:	f8de 0000 	ldr.w	r0, [lr]
 800783a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800783e:	b29b      	uxth	r3, r3
 8007840:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007844:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007848:	b292      	uxth	r2, r2
 800784a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800784e:	45e1      	cmp	r9, ip
 8007850:	f84e 2b04 	str.w	r2, [lr], #4
 8007854:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007858:	d2de      	bcs.n	8007818 <quorem+0x42>
 800785a:	9b00      	ldr	r3, [sp, #0]
 800785c:	58eb      	ldr	r3, [r5, r3]
 800785e:	b92b      	cbnz	r3, 800786c <quorem+0x96>
 8007860:	9b01      	ldr	r3, [sp, #4]
 8007862:	3b04      	subs	r3, #4
 8007864:	429d      	cmp	r5, r3
 8007866:	461a      	mov	r2, r3
 8007868:	d32f      	bcc.n	80078ca <quorem+0xf4>
 800786a:	613c      	str	r4, [r7, #16]
 800786c:	4638      	mov	r0, r7
 800786e:	f001 f979 	bl	8008b64 <__mcmp>
 8007872:	2800      	cmp	r0, #0
 8007874:	db25      	blt.n	80078c2 <quorem+0xec>
 8007876:	4629      	mov	r1, r5
 8007878:	2000      	movs	r0, #0
 800787a:	f858 2b04 	ldr.w	r2, [r8], #4
 800787e:	f8d1 c000 	ldr.w	ip, [r1]
 8007882:	fa1f fe82 	uxth.w	lr, r2
 8007886:	fa1f f38c 	uxth.w	r3, ip
 800788a:	eba3 030e 	sub.w	r3, r3, lr
 800788e:	4403      	add	r3, r0
 8007890:	0c12      	lsrs	r2, r2, #16
 8007892:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007896:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800789a:	b29b      	uxth	r3, r3
 800789c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078a0:	45c1      	cmp	r9, r8
 80078a2:	f841 3b04 	str.w	r3, [r1], #4
 80078a6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80078aa:	d2e6      	bcs.n	800787a <quorem+0xa4>
 80078ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80078b0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80078b4:	b922      	cbnz	r2, 80078c0 <quorem+0xea>
 80078b6:	3b04      	subs	r3, #4
 80078b8:	429d      	cmp	r5, r3
 80078ba:	461a      	mov	r2, r3
 80078bc:	d30b      	bcc.n	80078d6 <quorem+0x100>
 80078be:	613c      	str	r4, [r7, #16]
 80078c0:	3601      	adds	r6, #1
 80078c2:	4630      	mov	r0, r6
 80078c4:	b003      	add	sp, #12
 80078c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078ca:	6812      	ldr	r2, [r2, #0]
 80078cc:	3b04      	subs	r3, #4
 80078ce:	2a00      	cmp	r2, #0
 80078d0:	d1cb      	bne.n	800786a <quorem+0x94>
 80078d2:	3c01      	subs	r4, #1
 80078d4:	e7c6      	b.n	8007864 <quorem+0x8e>
 80078d6:	6812      	ldr	r2, [r2, #0]
 80078d8:	3b04      	subs	r3, #4
 80078da:	2a00      	cmp	r2, #0
 80078dc:	d1ef      	bne.n	80078be <quorem+0xe8>
 80078de:	3c01      	subs	r4, #1
 80078e0:	e7ea      	b.n	80078b8 <quorem+0xe2>
 80078e2:	2000      	movs	r0, #0
 80078e4:	e7ee      	b.n	80078c4 <quorem+0xee>
	...

080078e8 <_dtoa_r>:
 80078e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078ec:	69c7      	ldr	r7, [r0, #28]
 80078ee:	b099      	sub	sp, #100	@ 0x64
 80078f0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80078f4:	ec55 4b10 	vmov	r4, r5, d0
 80078f8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80078fa:	9109      	str	r1, [sp, #36]	@ 0x24
 80078fc:	4683      	mov	fp, r0
 80078fe:	920e      	str	r2, [sp, #56]	@ 0x38
 8007900:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007902:	b97f      	cbnz	r7, 8007924 <_dtoa_r+0x3c>
 8007904:	2010      	movs	r0, #16
 8007906:	f000 fdfd 	bl	8008504 <malloc>
 800790a:	4602      	mov	r2, r0
 800790c:	f8cb 001c 	str.w	r0, [fp, #28]
 8007910:	b920      	cbnz	r0, 800791c <_dtoa_r+0x34>
 8007912:	4ba7      	ldr	r3, [pc, #668]	@ (8007bb0 <_dtoa_r+0x2c8>)
 8007914:	21ef      	movs	r1, #239	@ 0xef
 8007916:	48a7      	ldr	r0, [pc, #668]	@ (8007bb4 <_dtoa_r+0x2cc>)
 8007918:	f001 fc68 	bl	80091ec <__assert_func>
 800791c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007920:	6007      	str	r7, [r0, #0]
 8007922:	60c7      	str	r7, [r0, #12]
 8007924:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007928:	6819      	ldr	r1, [r3, #0]
 800792a:	b159      	cbz	r1, 8007944 <_dtoa_r+0x5c>
 800792c:	685a      	ldr	r2, [r3, #4]
 800792e:	604a      	str	r2, [r1, #4]
 8007930:	2301      	movs	r3, #1
 8007932:	4093      	lsls	r3, r2
 8007934:	608b      	str	r3, [r1, #8]
 8007936:	4658      	mov	r0, fp
 8007938:	f000 feda 	bl	80086f0 <_Bfree>
 800793c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007940:	2200      	movs	r2, #0
 8007942:	601a      	str	r2, [r3, #0]
 8007944:	1e2b      	subs	r3, r5, #0
 8007946:	bfb9      	ittee	lt
 8007948:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800794c:	9303      	strlt	r3, [sp, #12]
 800794e:	2300      	movge	r3, #0
 8007950:	6033      	strge	r3, [r6, #0]
 8007952:	9f03      	ldr	r7, [sp, #12]
 8007954:	4b98      	ldr	r3, [pc, #608]	@ (8007bb8 <_dtoa_r+0x2d0>)
 8007956:	bfbc      	itt	lt
 8007958:	2201      	movlt	r2, #1
 800795a:	6032      	strlt	r2, [r6, #0]
 800795c:	43bb      	bics	r3, r7
 800795e:	d112      	bne.n	8007986 <_dtoa_r+0x9e>
 8007960:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007962:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007966:	6013      	str	r3, [r2, #0]
 8007968:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800796c:	4323      	orrs	r3, r4
 800796e:	f000 854d 	beq.w	800840c <_dtoa_r+0xb24>
 8007972:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007974:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007bcc <_dtoa_r+0x2e4>
 8007978:	2b00      	cmp	r3, #0
 800797a:	f000 854f 	beq.w	800841c <_dtoa_r+0xb34>
 800797e:	f10a 0303 	add.w	r3, sl, #3
 8007982:	f000 bd49 	b.w	8008418 <_dtoa_r+0xb30>
 8007986:	ed9d 7b02 	vldr	d7, [sp, #8]
 800798a:	2200      	movs	r2, #0
 800798c:	ec51 0b17 	vmov	r0, r1, d7
 8007990:	2300      	movs	r3, #0
 8007992:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007996:	f7f9 f8bf 	bl	8000b18 <__aeabi_dcmpeq>
 800799a:	4680      	mov	r8, r0
 800799c:	b158      	cbz	r0, 80079b6 <_dtoa_r+0xce>
 800799e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80079a0:	2301      	movs	r3, #1
 80079a2:	6013      	str	r3, [r2, #0]
 80079a4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80079a6:	b113      	cbz	r3, 80079ae <_dtoa_r+0xc6>
 80079a8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80079aa:	4b84      	ldr	r3, [pc, #528]	@ (8007bbc <_dtoa_r+0x2d4>)
 80079ac:	6013      	str	r3, [r2, #0]
 80079ae:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007bd0 <_dtoa_r+0x2e8>
 80079b2:	f000 bd33 	b.w	800841c <_dtoa_r+0xb34>
 80079b6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80079ba:	aa16      	add	r2, sp, #88	@ 0x58
 80079bc:	a917      	add	r1, sp, #92	@ 0x5c
 80079be:	4658      	mov	r0, fp
 80079c0:	f001 f980 	bl	8008cc4 <__d2b>
 80079c4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80079c8:	4681      	mov	r9, r0
 80079ca:	2e00      	cmp	r6, #0
 80079cc:	d077      	beq.n	8007abe <_dtoa_r+0x1d6>
 80079ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80079d0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80079d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80079dc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80079e0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80079e4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80079e8:	4619      	mov	r1, r3
 80079ea:	2200      	movs	r2, #0
 80079ec:	4b74      	ldr	r3, [pc, #464]	@ (8007bc0 <_dtoa_r+0x2d8>)
 80079ee:	f7f8 fc73 	bl	80002d8 <__aeabi_dsub>
 80079f2:	a369      	add	r3, pc, #420	@ (adr r3, 8007b98 <_dtoa_r+0x2b0>)
 80079f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079f8:	f7f8 fe26 	bl	8000648 <__aeabi_dmul>
 80079fc:	a368      	add	r3, pc, #416	@ (adr r3, 8007ba0 <_dtoa_r+0x2b8>)
 80079fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a02:	f7f8 fc6b 	bl	80002dc <__adddf3>
 8007a06:	4604      	mov	r4, r0
 8007a08:	4630      	mov	r0, r6
 8007a0a:	460d      	mov	r5, r1
 8007a0c:	f7f8 fdb2 	bl	8000574 <__aeabi_i2d>
 8007a10:	a365      	add	r3, pc, #404	@ (adr r3, 8007ba8 <_dtoa_r+0x2c0>)
 8007a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a16:	f7f8 fe17 	bl	8000648 <__aeabi_dmul>
 8007a1a:	4602      	mov	r2, r0
 8007a1c:	460b      	mov	r3, r1
 8007a1e:	4620      	mov	r0, r4
 8007a20:	4629      	mov	r1, r5
 8007a22:	f7f8 fc5b 	bl	80002dc <__adddf3>
 8007a26:	4604      	mov	r4, r0
 8007a28:	460d      	mov	r5, r1
 8007a2a:	f7f9 f8bd 	bl	8000ba8 <__aeabi_d2iz>
 8007a2e:	2200      	movs	r2, #0
 8007a30:	4607      	mov	r7, r0
 8007a32:	2300      	movs	r3, #0
 8007a34:	4620      	mov	r0, r4
 8007a36:	4629      	mov	r1, r5
 8007a38:	f7f9 f878 	bl	8000b2c <__aeabi_dcmplt>
 8007a3c:	b140      	cbz	r0, 8007a50 <_dtoa_r+0x168>
 8007a3e:	4638      	mov	r0, r7
 8007a40:	f7f8 fd98 	bl	8000574 <__aeabi_i2d>
 8007a44:	4622      	mov	r2, r4
 8007a46:	462b      	mov	r3, r5
 8007a48:	f7f9 f866 	bl	8000b18 <__aeabi_dcmpeq>
 8007a4c:	b900      	cbnz	r0, 8007a50 <_dtoa_r+0x168>
 8007a4e:	3f01      	subs	r7, #1
 8007a50:	2f16      	cmp	r7, #22
 8007a52:	d851      	bhi.n	8007af8 <_dtoa_r+0x210>
 8007a54:	4b5b      	ldr	r3, [pc, #364]	@ (8007bc4 <_dtoa_r+0x2dc>)
 8007a56:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a5e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a62:	f7f9 f863 	bl	8000b2c <__aeabi_dcmplt>
 8007a66:	2800      	cmp	r0, #0
 8007a68:	d048      	beq.n	8007afc <_dtoa_r+0x214>
 8007a6a:	3f01      	subs	r7, #1
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	9312      	str	r3, [sp, #72]	@ 0x48
 8007a70:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007a72:	1b9b      	subs	r3, r3, r6
 8007a74:	1e5a      	subs	r2, r3, #1
 8007a76:	bf44      	itt	mi
 8007a78:	f1c3 0801 	rsbmi	r8, r3, #1
 8007a7c:	2300      	movmi	r3, #0
 8007a7e:	9208      	str	r2, [sp, #32]
 8007a80:	bf54      	ite	pl
 8007a82:	f04f 0800 	movpl.w	r8, #0
 8007a86:	9308      	strmi	r3, [sp, #32]
 8007a88:	2f00      	cmp	r7, #0
 8007a8a:	db39      	blt.n	8007b00 <_dtoa_r+0x218>
 8007a8c:	9b08      	ldr	r3, [sp, #32]
 8007a8e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007a90:	443b      	add	r3, r7
 8007a92:	9308      	str	r3, [sp, #32]
 8007a94:	2300      	movs	r3, #0
 8007a96:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a9a:	2b09      	cmp	r3, #9
 8007a9c:	d864      	bhi.n	8007b68 <_dtoa_r+0x280>
 8007a9e:	2b05      	cmp	r3, #5
 8007aa0:	bfc4      	itt	gt
 8007aa2:	3b04      	subgt	r3, #4
 8007aa4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007aa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007aa8:	f1a3 0302 	sub.w	r3, r3, #2
 8007aac:	bfcc      	ite	gt
 8007aae:	2400      	movgt	r4, #0
 8007ab0:	2401      	movle	r4, #1
 8007ab2:	2b03      	cmp	r3, #3
 8007ab4:	d863      	bhi.n	8007b7e <_dtoa_r+0x296>
 8007ab6:	e8df f003 	tbb	[pc, r3]
 8007aba:	372a      	.short	0x372a
 8007abc:	5535      	.short	0x5535
 8007abe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007ac2:	441e      	add	r6, r3
 8007ac4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007ac8:	2b20      	cmp	r3, #32
 8007aca:	bfc1      	itttt	gt
 8007acc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007ad0:	409f      	lslgt	r7, r3
 8007ad2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007ad6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007ada:	bfd6      	itet	le
 8007adc:	f1c3 0320 	rsble	r3, r3, #32
 8007ae0:	ea47 0003 	orrgt.w	r0, r7, r3
 8007ae4:	fa04 f003 	lslle.w	r0, r4, r3
 8007ae8:	f7f8 fd34 	bl	8000554 <__aeabi_ui2d>
 8007aec:	2201      	movs	r2, #1
 8007aee:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007af2:	3e01      	subs	r6, #1
 8007af4:	9214      	str	r2, [sp, #80]	@ 0x50
 8007af6:	e777      	b.n	80079e8 <_dtoa_r+0x100>
 8007af8:	2301      	movs	r3, #1
 8007afa:	e7b8      	b.n	8007a6e <_dtoa_r+0x186>
 8007afc:	9012      	str	r0, [sp, #72]	@ 0x48
 8007afe:	e7b7      	b.n	8007a70 <_dtoa_r+0x188>
 8007b00:	427b      	negs	r3, r7
 8007b02:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b04:	2300      	movs	r3, #0
 8007b06:	eba8 0807 	sub.w	r8, r8, r7
 8007b0a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007b0c:	e7c4      	b.n	8007a98 <_dtoa_r+0x1b0>
 8007b0e:	2300      	movs	r3, #0
 8007b10:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	dc35      	bgt.n	8007b84 <_dtoa_r+0x29c>
 8007b18:	2301      	movs	r3, #1
 8007b1a:	9300      	str	r3, [sp, #0]
 8007b1c:	9307      	str	r3, [sp, #28]
 8007b1e:	461a      	mov	r2, r3
 8007b20:	920e      	str	r2, [sp, #56]	@ 0x38
 8007b22:	e00b      	b.n	8007b3c <_dtoa_r+0x254>
 8007b24:	2301      	movs	r3, #1
 8007b26:	e7f3      	b.n	8007b10 <_dtoa_r+0x228>
 8007b28:	2300      	movs	r3, #0
 8007b2a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b2e:	18fb      	adds	r3, r7, r3
 8007b30:	9300      	str	r3, [sp, #0]
 8007b32:	3301      	adds	r3, #1
 8007b34:	2b01      	cmp	r3, #1
 8007b36:	9307      	str	r3, [sp, #28]
 8007b38:	bfb8      	it	lt
 8007b3a:	2301      	movlt	r3, #1
 8007b3c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007b40:	2100      	movs	r1, #0
 8007b42:	2204      	movs	r2, #4
 8007b44:	f102 0514 	add.w	r5, r2, #20
 8007b48:	429d      	cmp	r5, r3
 8007b4a:	d91f      	bls.n	8007b8c <_dtoa_r+0x2a4>
 8007b4c:	6041      	str	r1, [r0, #4]
 8007b4e:	4658      	mov	r0, fp
 8007b50:	f000 fd8e 	bl	8008670 <_Balloc>
 8007b54:	4682      	mov	sl, r0
 8007b56:	2800      	cmp	r0, #0
 8007b58:	d13c      	bne.n	8007bd4 <_dtoa_r+0x2ec>
 8007b5a:	4b1b      	ldr	r3, [pc, #108]	@ (8007bc8 <_dtoa_r+0x2e0>)
 8007b5c:	4602      	mov	r2, r0
 8007b5e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007b62:	e6d8      	b.n	8007916 <_dtoa_r+0x2e>
 8007b64:	2301      	movs	r3, #1
 8007b66:	e7e0      	b.n	8007b2a <_dtoa_r+0x242>
 8007b68:	2401      	movs	r4, #1
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b6e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007b70:	f04f 33ff 	mov.w	r3, #4294967295
 8007b74:	9300      	str	r3, [sp, #0]
 8007b76:	9307      	str	r3, [sp, #28]
 8007b78:	2200      	movs	r2, #0
 8007b7a:	2312      	movs	r3, #18
 8007b7c:	e7d0      	b.n	8007b20 <_dtoa_r+0x238>
 8007b7e:	2301      	movs	r3, #1
 8007b80:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b82:	e7f5      	b.n	8007b70 <_dtoa_r+0x288>
 8007b84:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b86:	9300      	str	r3, [sp, #0]
 8007b88:	9307      	str	r3, [sp, #28]
 8007b8a:	e7d7      	b.n	8007b3c <_dtoa_r+0x254>
 8007b8c:	3101      	adds	r1, #1
 8007b8e:	0052      	lsls	r2, r2, #1
 8007b90:	e7d8      	b.n	8007b44 <_dtoa_r+0x25c>
 8007b92:	bf00      	nop
 8007b94:	f3af 8000 	nop.w
 8007b98:	636f4361 	.word	0x636f4361
 8007b9c:	3fd287a7 	.word	0x3fd287a7
 8007ba0:	8b60c8b3 	.word	0x8b60c8b3
 8007ba4:	3fc68a28 	.word	0x3fc68a28
 8007ba8:	509f79fb 	.word	0x509f79fb
 8007bac:	3fd34413 	.word	0x3fd34413
 8007bb0:	08009a41 	.word	0x08009a41
 8007bb4:	08009a58 	.word	0x08009a58
 8007bb8:	7ff00000 	.word	0x7ff00000
 8007bbc:	08009a11 	.word	0x08009a11
 8007bc0:	3ff80000 	.word	0x3ff80000
 8007bc4:	08009b50 	.word	0x08009b50
 8007bc8:	08009ab0 	.word	0x08009ab0
 8007bcc:	08009a3d 	.word	0x08009a3d
 8007bd0:	08009a10 	.word	0x08009a10
 8007bd4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007bd8:	6018      	str	r0, [r3, #0]
 8007bda:	9b07      	ldr	r3, [sp, #28]
 8007bdc:	2b0e      	cmp	r3, #14
 8007bde:	f200 80a4 	bhi.w	8007d2a <_dtoa_r+0x442>
 8007be2:	2c00      	cmp	r4, #0
 8007be4:	f000 80a1 	beq.w	8007d2a <_dtoa_r+0x442>
 8007be8:	2f00      	cmp	r7, #0
 8007bea:	dd33      	ble.n	8007c54 <_dtoa_r+0x36c>
 8007bec:	4bad      	ldr	r3, [pc, #692]	@ (8007ea4 <_dtoa_r+0x5bc>)
 8007bee:	f007 020f 	and.w	r2, r7, #15
 8007bf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007bf6:	ed93 7b00 	vldr	d7, [r3]
 8007bfa:	05f8      	lsls	r0, r7, #23
 8007bfc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007c00:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007c04:	d516      	bpl.n	8007c34 <_dtoa_r+0x34c>
 8007c06:	4ba8      	ldr	r3, [pc, #672]	@ (8007ea8 <_dtoa_r+0x5c0>)
 8007c08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c0c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007c10:	f7f8 fe44 	bl	800089c <__aeabi_ddiv>
 8007c14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c18:	f004 040f 	and.w	r4, r4, #15
 8007c1c:	2603      	movs	r6, #3
 8007c1e:	4da2      	ldr	r5, [pc, #648]	@ (8007ea8 <_dtoa_r+0x5c0>)
 8007c20:	b954      	cbnz	r4, 8007c38 <_dtoa_r+0x350>
 8007c22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c2a:	f7f8 fe37 	bl	800089c <__aeabi_ddiv>
 8007c2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c32:	e028      	b.n	8007c86 <_dtoa_r+0x39e>
 8007c34:	2602      	movs	r6, #2
 8007c36:	e7f2      	b.n	8007c1e <_dtoa_r+0x336>
 8007c38:	07e1      	lsls	r1, r4, #31
 8007c3a:	d508      	bpl.n	8007c4e <_dtoa_r+0x366>
 8007c3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c40:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007c44:	f7f8 fd00 	bl	8000648 <__aeabi_dmul>
 8007c48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c4c:	3601      	adds	r6, #1
 8007c4e:	1064      	asrs	r4, r4, #1
 8007c50:	3508      	adds	r5, #8
 8007c52:	e7e5      	b.n	8007c20 <_dtoa_r+0x338>
 8007c54:	f000 80d2 	beq.w	8007dfc <_dtoa_r+0x514>
 8007c58:	427c      	negs	r4, r7
 8007c5a:	4b92      	ldr	r3, [pc, #584]	@ (8007ea4 <_dtoa_r+0x5bc>)
 8007c5c:	4d92      	ldr	r5, [pc, #584]	@ (8007ea8 <_dtoa_r+0x5c0>)
 8007c5e:	f004 020f 	and.w	r2, r4, #15
 8007c62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c6a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c6e:	f7f8 fceb 	bl	8000648 <__aeabi_dmul>
 8007c72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c76:	1124      	asrs	r4, r4, #4
 8007c78:	2300      	movs	r3, #0
 8007c7a:	2602      	movs	r6, #2
 8007c7c:	2c00      	cmp	r4, #0
 8007c7e:	f040 80b2 	bne.w	8007de6 <_dtoa_r+0x4fe>
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d1d3      	bne.n	8007c2e <_dtoa_r+0x346>
 8007c86:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007c88:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	f000 80b7 	beq.w	8007e00 <_dtoa_r+0x518>
 8007c92:	4b86      	ldr	r3, [pc, #536]	@ (8007eac <_dtoa_r+0x5c4>)
 8007c94:	2200      	movs	r2, #0
 8007c96:	4620      	mov	r0, r4
 8007c98:	4629      	mov	r1, r5
 8007c9a:	f7f8 ff47 	bl	8000b2c <__aeabi_dcmplt>
 8007c9e:	2800      	cmp	r0, #0
 8007ca0:	f000 80ae 	beq.w	8007e00 <_dtoa_r+0x518>
 8007ca4:	9b07      	ldr	r3, [sp, #28]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	f000 80aa 	beq.w	8007e00 <_dtoa_r+0x518>
 8007cac:	9b00      	ldr	r3, [sp, #0]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	dd37      	ble.n	8007d22 <_dtoa_r+0x43a>
 8007cb2:	1e7b      	subs	r3, r7, #1
 8007cb4:	9304      	str	r3, [sp, #16]
 8007cb6:	4620      	mov	r0, r4
 8007cb8:	4b7d      	ldr	r3, [pc, #500]	@ (8007eb0 <_dtoa_r+0x5c8>)
 8007cba:	2200      	movs	r2, #0
 8007cbc:	4629      	mov	r1, r5
 8007cbe:	f7f8 fcc3 	bl	8000648 <__aeabi_dmul>
 8007cc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007cc6:	9c00      	ldr	r4, [sp, #0]
 8007cc8:	3601      	adds	r6, #1
 8007cca:	4630      	mov	r0, r6
 8007ccc:	f7f8 fc52 	bl	8000574 <__aeabi_i2d>
 8007cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007cd4:	f7f8 fcb8 	bl	8000648 <__aeabi_dmul>
 8007cd8:	4b76      	ldr	r3, [pc, #472]	@ (8007eb4 <_dtoa_r+0x5cc>)
 8007cda:	2200      	movs	r2, #0
 8007cdc:	f7f8 fafe 	bl	80002dc <__adddf3>
 8007ce0:	4605      	mov	r5, r0
 8007ce2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007ce6:	2c00      	cmp	r4, #0
 8007ce8:	f040 808d 	bne.w	8007e06 <_dtoa_r+0x51e>
 8007cec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007cf0:	4b71      	ldr	r3, [pc, #452]	@ (8007eb8 <_dtoa_r+0x5d0>)
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	f7f8 faf0 	bl	80002d8 <__aeabi_dsub>
 8007cf8:	4602      	mov	r2, r0
 8007cfa:	460b      	mov	r3, r1
 8007cfc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007d00:	462a      	mov	r2, r5
 8007d02:	4633      	mov	r3, r6
 8007d04:	f7f8 ff30 	bl	8000b68 <__aeabi_dcmpgt>
 8007d08:	2800      	cmp	r0, #0
 8007d0a:	f040 828b 	bne.w	8008224 <_dtoa_r+0x93c>
 8007d0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d12:	462a      	mov	r2, r5
 8007d14:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007d18:	f7f8 ff08 	bl	8000b2c <__aeabi_dcmplt>
 8007d1c:	2800      	cmp	r0, #0
 8007d1e:	f040 8128 	bne.w	8007f72 <_dtoa_r+0x68a>
 8007d22:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007d26:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007d2a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	f2c0 815a 	blt.w	8007fe6 <_dtoa_r+0x6fe>
 8007d32:	2f0e      	cmp	r7, #14
 8007d34:	f300 8157 	bgt.w	8007fe6 <_dtoa_r+0x6fe>
 8007d38:	4b5a      	ldr	r3, [pc, #360]	@ (8007ea4 <_dtoa_r+0x5bc>)
 8007d3a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007d3e:	ed93 7b00 	vldr	d7, [r3]
 8007d42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	ed8d 7b00 	vstr	d7, [sp]
 8007d4a:	da03      	bge.n	8007d54 <_dtoa_r+0x46c>
 8007d4c:	9b07      	ldr	r3, [sp, #28]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	f340 8101 	ble.w	8007f56 <_dtoa_r+0x66e>
 8007d54:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007d58:	4656      	mov	r6, sl
 8007d5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d5e:	4620      	mov	r0, r4
 8007d60:	4629      	mov	r1, r5
 8007d62:	f7f8 fd9b 	bl	800089c <__aeabi_ddiv>
 8007d66:	f7f8 ff1f 	bl	8000ba8 <__aeabi_d2iz>
 8007d6a:	4680      	mov	r8, r0
 8007d6c:	f7f8 fc02 	bl	8000574 <__aeabi_i2d>
 8007d70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d74:	f7f8 fc68 	bl	8000648 <__aeabi_dmul>
 8007d78:	4602      	mov	r2, r0
 8007d7a:	460b      	mov	r3, r1
 8007d7c:	4620      	mov	r0, r4
 8007d7e:	4629      	mov	r1, r5
 8007d80:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007d84:	f7f8 faa8 	bl	80002d8 <__aeabi_dsub>
 8007d88:	f806 4b01 	strb.w	r4, [r6], #1
 8007d8c:	9d07      	ldr	r5, [sp, #28]
 8007d8e:	eba6 040a 	sub.w	r4, r6, sl
 8007d92:	42a5      	cmp	r5, r4
 8007d94:	4602      	mov	r2, r0
 8007d96:	460b      	mov	r3, r1
 8007d98:	f040 8117 	bne.w	8007fca <_dtoa_r+0x6e2>
 8007d9c:	f7f8 fa9e 	bl	80002dc <__adddf3>
 8007da0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007da4:	4604      	mov	r4, r0
 8007da6:	460d      	mov	r5, r1
 8007da8:	f7f8 fede 	bl	8000b68 <__aeabi_dcmpgt>
 8007dac:	2800      	cmp	r0, #0
 8007dae:	f040 80f9 	bne.w	8007fa4 <_dtoa_r+0x6bc>
 8007db2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007db6:	4620      	mov	r0, r4
 8007db8:	4629      	mov	r1, r5
 8007dba:	f7f8 fead 	bl	8000b18 <__aeabi_dcmpeq>
 8007dbe:	b118      	cbz	r0, 8007dc8 <_dtoa_r+0x4e0>
 8007dc0:	f018 0f01 	tst.w	r8, #1
 8007dc4:	f040 80ee 	bne.w	8007fa4 <_dtoa_r+0x6bc>
 8007dc8:	4649      	mov	r1, r9
 8007dca:	4658      	mov	r0, fp
 8007dcc:	f000 fc90 	bl	80086f0 <_Bfree>
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	7033      	strb	r3, [r6, #0]
 8007dd4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007dd6:	3701      	adds	r7, #1
 8007dd8:	601f      	str	r7, [r3, #0]
 8007dda:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	f000 831d 	beq.w	800841c <_dtoa_r+0xb34>
 8007de2:	601e      	str	r6, [r3, #0]
 8007de4:	e31a      	b.n	800841c <_dtoa_r+0xb34>
 8007de6:	07e2      	lsls	r2, r4, #31
 8007de8:	d505      	bpl.n	8007df6 <_dtoa_r+0x50e>
 8007dea:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007dee:	f7f8 fc2b 	bl	8000648 <__aeabi_dmul>
 8007df2:	3601      	adds	r6, #1
 8007df4:	2301      	movs	r3, #1
 8007df6:	1064      	asrs	r4, r4, #1
 8007df8:	3508      	adds	r5, #8
 8007dfa:	e73f      	b.n	8007c7c <_dtoa_r+0x394>
 8007dfc:	2602      	movs	r6, #2
 8007dfe:	e742      	b.n	8007c86 <_dtoa_r+0x39e>
 8007e00:	9c07      	ldr	r4, [sp, #28]
 8007e02:	9704      	str	r7, [sp, #16]
 8007e04:	e761      	b.n	8007cca <_dtoa_r+0x3e2>
 8007e06:	4b27      	ldr	r3, [pc, #156]	@ (8007ea4 <_dtoa_r+0x5bc>)
 8007e08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007e0a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007e0e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007e12:	4454      	add	r4, sl
 8007e14:	2900      	cmp	r1, #0
 8007e16:	d053      	beq.n	8007ec0 <_dtoa_r+0x5d8>
 8007e18:	4928      	ldr	r1, [pc, #160]	@ (8007ebc <_dtoa_r+0x5d4>)
 8007e1a:	2000      	movs	r0, #0
 8007e1c:	f7f8 fd3e 	bl	800089c <__aeabi_ddiv>
 8007e20:	4633      	mov	r3, r6
 8007e22:	462a      	mov	r2, r5
 8007e24:	f7f8 fa58 	bl	80002d8 <__aeabi_dsub>
 8007e28:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007e2c:	4656      	mov	r6, sl
 8007e2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e32:	f7f8 feb9 	bl	8000ba8 <__aeabi_d2iz>
 8007e36:	4605      	mov	r5, r0
 8007e38:	f7f8 fb9c 	bl	8000574 <__aeabi_i2d>
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	460b      	mov	r3, r1
 8007e40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e44:	f7f8 fa48 	bl	80002d8 <__aeabi_dsub>
 8007e48:	3530      	adds	r5, #48	@ 0x30
 8007e4a:	4602      	mov	r2, r0
 8007e4c:	460b      	mov	r3, r1
 8007e4e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007e52:	f806 5b01 	strb.w	r5, [r6], #1
 8007e56:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007e5a:	f7f8 fe67 	bl	8000b2c <__aeabi_dcmplt>
 8007e5e:	2800      	cmp	r0, #0
 8007e60:	d171      	bne.n	8007f46 <_dtoa_r+0x65e>
 8007e62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e66:	4911      	ldr	r1, [pc, #68]	@ (8007eac <_dtoa_r+0x5c4>)
 8007e68:	2000      	movs	r0, #0
 8007e6a:	f7f8 fa35 	bl	80002d8 <__aeabi_dsub>
 8007e6e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007e72:	f7f8 fe5b 	bl	8000b2c <__aeabi_dcmplt>
 8007e76:	2800      	cmp	r0, #0
 8007e78:	f040 8095 	bne.w	8007fa6 <_dtoa_r+0x6be>
 8007e7c:	42a6      	cmp	r6, r4
 8007e7e:	f43f af50 	beq.w	8007d22 <_dtoa_r+0x43a>
 8007e82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007e86:	4b0a      	ldr	r3, [pc, #40]	@ (8007eb0 <_dtoa_r+0x5c8>)
 8007e88:	2200      	movs	r2, #0
 8007e8a:	f7f8 fbdd 	bl	8000648 <__aeabi_dmul>
 8007e8e:	4b08      	ldr	r3, [pc, #32]	@ (8007eb0 <_dtoa_r+0x5c8>)
 8007e90:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007e94:	2200      	movs	r2, #0
 8007e96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e9a:	f7f8 fbd5 	bl	8000648 <__aeabi_dmul>
 8007e9e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ea2:	e7c4      	b.n	8007e2e <_dtoa_r+0x546>
 8007ea4:	08009b50 	.word	0x08009b50
 8007ea8:	08009b28 	.word	0x08009b28
 8007eac:	3ff00000 	.word	0x3ff00000
 8007eb0:	40240000 	.word	0x40240000
 8007eb4:	401c0000 	.word	0x401c0000
 8007eb8:	40140000 	.word	0x40140000
 8007ebc:	3fe00000 	.word	0x3fe00000
 8007ec0:	4631      	mov	r1, r6
 8007ec2:	4628      	mov	r0, r5
 8007ec4:	f7f8 fbc0 	bl	8000648 <__aeabi_dmul>
 8007ec8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007ecc:	9415      	str	r4, [sp, #84]	@ 0x54
 8007ece:	4656      	mov	r6, sl
 8007ed0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ed4:	f7f8 fe68 	bl	8000ba8 <__aeabi_d2iz>
 8007ed8:	4605      	mov	r5, r0
 8007eda:	f7f8 fb4b 	bl	8000574 <__aeabi_i2d>
 8007ede:	4602      	mov	r2, r0
 8007ee0:	460b      	mov	r3, r1
 8007ee2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ee6:	f7f8 f9f7 	bl	80002d8 <__aeabi_dsub>
 8007eea:	3530      	adds	r5, #48	@ 0x30
 8007eec:	f806 5b01 	strb.w	r5, [r6], #1
 8007ef0:	4602      	mov	r2, r0
 8007ef2:	460b      	mov	r3, r1
 8007ef4:	42a6      	cmp	r6, r4
 8007ef6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007efa:	f04f 0200 	mov.w	r2, #0
 8007efe:	d124      	bne.n	8007f4a <_dtoa_r+0x662>
 8007f00:	4bac      	ldr	r3, [pc, #688]	@ (80081b4 <_dtoa_r+0x8cc>)
 8007f02:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007f06:	f7f8 f9e9 	bl	80002dc <__adddf3>
 8007f0a:	4602      	mov	r2, r0
 8007f0c:	460b      	mov	r3, r1
 8007f0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f12:	f7f8 fe29 	bl	8000b68 <__aeabi_dcmpgt>
 8007f16:	2800      	cmp	r0, #0
 8007f18:	d145      	bne.n	8007fa6 <_dtoa_r+0x6be>
 8007f1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007f1e:	49a5      	ldr	r1, [pc, #660]	@ (80081b4 <_dtoa_r+0x8cc>)
 8007f20:	2000      	movs	r0, #0
 8007f22:	f7f8 f9d9 	bl	80002d8 <__aeabi_dsub>
 8007f26:	4602      	mov	r2, r0
 8007f28:	460b      	mov	r3, r1
 8007f2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f2e:	f7f8 fdfd 	bl	8000b2c <__aeabi_dcmplt>
 8007f32:	2800      	cmp	r0, #0
 8007f34:	f43f aef5 	beq.w	8007d22 <_dtoa_r+0x43a>
 8007f38:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007f3a:	1e73      	subs	r3, r6, #1
 8007f3c:	9315      	str	r3, [sp, #84]	@ 0x54
 8007f3e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007f42:	2b30      	cmp	r3, #48	@ 0x30
 8007f44:	d0f8      	beq.n	8007f38 <_dtoa_r+0x650>
 8007f46:	9f04      	ldr	r7, [sp, #16]
 8007f48:	e73e      	b.n	8007dc8 <_dtoa_r+0x4e0>
 8007f4a:	4b9b      	ldr	r3, [pc, #620]	@ (80081b8 <_dtoa_r+0x8d0>)
 8007f4c:	f7f8 fb7c 	bl	8000648 <__aeabi_dmul>
 8007f50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f54:	e7bc      	b.n	8007ed0 <_dtoa_r+0x5e8>
 8007f56:	d10c      	bne.n	8007f72 <_dtoa_r+0x68a>
 8007f58:	4b98      	ldr	r3, [pc, #608]	@ (80081bc <_dtoa_r+0x8d4>)
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f60:	f7f8 fb72 	bl	8000648 <__aeabi_dmul>
 8007f64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007f68:	f7f8 fdf4 	bl	8000b54 <__aeabi_dcmpge>
 8007f6c:	2800      	cmp	r0, #0
 8007f6e:	f000 8157 	beq.w	8008220 <_dtoa_r+0x938>
 8007f72:	2400      	movs	r4, #0
 8007f74:	4625      	mov	r5, r4
 8007f76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f78:	43db      	mvns	r3, r3
 8007f7a:	9304      	str	r3, [sp, #16]
 8007f7c:	4656      	mov	r6, sl
 8007f7e:	2700      	movs	r7, #0
 8007f80:	4621      	mov	r1, r4
 8007f82:	4658      	mov	r0, fp
 8007f84:	f000 fbb4 	bl	80086f0 <_Bfree>
 8007f88:	2d00      	cmp	r5, #0
 8007f8a:	d0dc      	beq.n	8007f46 <_dtoa_r+0x65e>
 8007f8c:	b12f      	cbz	r7, 8007f9a <_dtoa_r+0x6b2>
 8007f8e:	42af      	cmp	r7, r5
 8007f90:	d003      	beq.n	8007f9a <_dtoa_r+0x6b2>
 8007f92:	4639      	mov	r1, r7
 8007f94:	4658      	mov	r0, fp
 8007f96:	f000 fbab 	bl	80086f0 <_Bfree>
 8007f9a:	4629      	mov	r1, r5
 8007f9c:	4658      	mov	r0, fp
 8007f9e:	f000 fba7 	bl	80086f0 <_Bfree>
 8007fa2:	e7d0      	b.n	8007f46 <_dtoa_r+0x65e>
 8007fa4:	9704      	str	r7, [sp, #16]
 8007fa6:	4633      	mov	r3, r6
 8007fa8:	461e      	mov	r6, r3
 8007faa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fae:	2a39      	cmp	r2, #57	@ 0x39
 8007fb0:	d107      	bne.n	8007fc2 <_dtoa_r+0x6da>
 8007fb2:	459a      	cmp	sl, r3
 8007fb4:	d1f8      	bne.n	8007fa8 <_dtoa_r+0x6c0>
 8007fb6:	9a04      	ldr	r2, [sp, #16]
 8007fb8:	3201      	adds	r2, #1
 8007fba:	9204      	str	r2, [sp, #16]
 8007fbc:	2230      	movs	r2, #48	@ 0x30
 8007fbe:	f88a 2000 	strb.w	r2, [sl]
 8007fc2:	781a      	ldrb	r2, [r3, #0]
 8007fc4:	3201      	adds	r2, #1
 8007fc6:	701a      	strb	r2, [r3, #0]
 8007fc8:	e7bd      	b.n	8007f46 <_dtoa_r+0x65e>
 8007fca:	4b7b      	ldr	r3, [pc, #492]	@ (80081b8 <_dtoa_r+0x8d0>)
 8007fcc:	2200      	movs	r2, #0
 8007fce:	f7f8 fb3b 	bl	8000648 <__aeabi_dmul>
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	4604      	mov	r4, r0
 8007fd8:	460d      	mov	r5, r1
 8007fda:	f7f8 fd9d 	bl	8000b18 <__aeabi_dcmpeq>
 8007fde:	2800      	cmp	r0, #0
 8007fe0:	f43f aebb 	beq.w	8007d5a <_dtoa_r+0x472>
 8007fe4:	e6f0      	b.n	8007dc8 <_dtoa_r+0x4e0>
 8007fe6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007fe8:	2a00      	cmp	r2, #0
 8007fea:	f000 80db 	beq.w	80081a4 <_dtoa_r+0x8bc>
 8007fee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ff0:	2a01      	cmp	r2, #1
 8007ff2:	f300 80bf 	bgt.w	8008174 <_dtoa_r+0x88c>
 8007ff6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007ff8:	2a00      	cmp	r2, #0
 8007ffa:	f000 80b7 	beq.w	800816c <_dtoa_r+0x884>
 8007ffe:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008002:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008004:	4646      	mov	r6, r8
 8008006:	9a08      	ldr	r2, [sp, #32]
 8008008:	2101      	movs	r1, #1
 800800a:	441a      	add	r2, r3
 800800c:	4658      	mov	r0, fp
 800800e:	4498      	add	r8, r3
 8008010:	9208      	str	r2, [sp, #32]
 8008012:	f000 fc21 	bl	8008858 <__i2b>
 8008016:	4605      	mov	r5, r0
 8008018:	b15e      	cbz	r6, 8008032 <_dtoa_r+0x74a>
 800801a:	9b08      	ldr	r3, [sp, #32]
 800801c:	2b00      	cmp	r3, #0
 800801e:	dd08      	ble.n	8008032 <_dtoa_r+0x74a>
 8008020:	42b3      	cmp	r3, r6
 8008022:	9a08      	ldr	r2, [sp, #32]
 8008024:	bfa8      	it	ge
 8008026:	4633      	movge	r3, r6
 8008028:	eba8 0803 	sub.w	r8, r8, r3
 800802c:	1af6      	subs	r6, r6, r3
 800802e:	1ad3      	subs	r3, r2, r3
 8008030:	9308      	str	r3, [sp, #32]
 8008032:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008034:	b1f3      	cbz	r3, 8008074 <_dtoa_r+0x78c>
 8008036:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008038:	2b00      	cmp	r3, #0
 800803a:	f000 80b7 	beq.w	80081ac <_dtoa_r+0x8c4>
 800803e:	b18c      	cbz	r4, 8008064 <_dtoa_r+0x77c>
 8008040:	4629      	mov	r1, r5
 8008042:	4622      	mov	r2, r4
 8008044:	4658      	mov	r0, fp
 8008046:	f000 fcc7 	bl	80089d8 <__pow5mult>
 800804a:	464a      	mov	r2, r9
 800804c:	4601      	mov	r1, r0
 800804e:	4605      	mov	r5, r0
 8008050:	4658      	mov	r0, fp
 8008052:	f000 fc17 	bl	8008884 <__multiply>
 8008056:	4649      	mov	r1, r9
 8008058:	9004      	str	r0, [sp, #16]
 800805a:	4658      	mov	r0, fp
 800805c:	f000 fb48 	bl	80086f0 <_Bfree>
 8008060:	9b04      	ldr	r3, [sp, #16]
 8008062:	4699      	mov	r9, r3
 8008064:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008066:	1b1a      	subs	r2, r3, r4
 8008068:	d004      	beq.n	8008074 <_dtoa_r+0x78c>
 800806a:	4649      	mov	r1, r9
 800806c:	4658      	mov	r0, fp
 800806e:	f000 fcb3 	bl	80089d8 <__pow5mult>
 8008072:	4681      	mov	r9, r0
 8008074:	2101      	movs	r1, #1
 8008076:	4658      	mov	r0, fp
 8008078:	f000 fbee 	bl	8008858 <__i2b>
 800807c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800807e:	4604      	mov	r4, r0
 8008080:	2b00      	cmp	r3, #0
 8008082:	f000 81cf 	beq.w	8008424 <_dtoa_r+0xb3c>
 8008086:	461a      	mov	r2, r3
 8008088:	4601      	mov	r1, r0
 800808a:	4658      	mov	r0, fp
 800808c:	f000 fca4 	bl	80089d8 <__pow5mult>
 8008090:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008092:	2b01      	cmp	r3, #1
 8008094:	4604      	mov	r4, r0
 8008096:	f300 8095 	bgt.w	80081c4 <_dtoa_r+0x8dc>
 800809a:	9b02      	ldr	r3, [sp, #8]
 800809c:	2b00      	cmp	r3, #0
 800809e:	f040 8087 	bne.w	80081b0 <_dtoa_r+0x8c8>
 80080a2:	9b03      	ldr	r3, [sp, #12]
 80080a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	f040 8089 	bne.w	80081c0 <_dtoa_r+0x8d8>
 80080ae:	9b03      	ldr	r3, [sp, #12]
 80080b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80080b4:	0d1b      	lsrs	r3, r3, #20
 80080b6:	051b      	lsls	r3, r3, #20
 80080b8:	b12b      	cbz	r3, 80080c6 <_dtoa_r+0x7de>
 80080ba:	9b08      	ldr	r3, [sp, #32]
 80080bc:	3301      	adds	r3, #1
 80080be:	9308      	str	r3, [sp, #32]
 80080c0:	f108 0801 	add.w	r8, r8, #1
 80080c4:	2301      	movs	r3, #1
 80080c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80080c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	f000 81b0 	beq.w	8008430 <_dtoa_r+0xb48>
 80080d0:	6923      	ldr	r3, [r4, #16]
 80080d2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80080d6:	6918      	ldr	r0, [r3, #16]
 80080d8:	f000 fb72 	bl	80087c0 <__hi0bits>
 80080dc:	f1c0 0020 	rsb	r0, r0, #32
 80080e0:	9b08      	ldr	r3, [sp, #32]
 80080e2:	4418      	add	r0, r3
 80080e4:	f010 001f 	ands.w	r0, r0, #31
 80080e8:	d077      	beq.n	80081da <_dtoa_r+0x8f2>
 80080ea:	f1c0 0320 	rsb	r3, r0, #32
 80080ee:	2b04      	cmp	r3, #4
 80080f0:	dd6b      	ble.n	80081ca <_dtoa_r+0x8e2>
 80080f2:	9b08      	ldr	r3, [sp, #32]
 80080f4:	f1c0 001c 	rsb	r0, r0, #28
 80080f8:	4403      	add	r3, r0
 80080fa:	4480      	add	r8, r0
 80080fc:	4406      	add	r6, r0
 80080fe:	9308      	str	r3, [sp, #32]
 8008100:	f1b8 0f00 	cmp.w	r8, #0
 8008104:	dd05      	ble.n	8008112 <_dtoa_r+0x82a>
 8008106:	4649      	mov	r1, r9
 8008108:	4642      	mov	r2, r8
 800810a:	4658      	mov	r0, fp
 800810c:	f000 fcbe 	bl	8008a8c <__lshift>
 8008110:	4681      	mov	r9, r0
 8008112:	9b08      	ldr	r3, [sp, #32]
 8008114:	2b00      	cmp	r3, #0
 8008116:	dd05      	ble.n	8008124 <_dtoa_r+0x83c>
 8008118:	4621      	mov	r1, r4
 800811a:	461a      	mov	r2, r3
 800811c:	4658      	mov	r0, fp
 800811e:	f000 fcb5 	bl	8008a8c <__lshift>
 8008122:	4604      	mov	r4, r0
 8008124:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008126:	2b00      	cmp	r3, #0
 8008128:	d059      	beq.n	80081de <_dtoa_r+0x8f6>
 800812a:	4621      	mov	r1, r4
 800812c:	4648      	mov	r0, r9
 800812e:	f000 fd19 	bl	8008b64 <__mcmp>
 8008132:	2800      	cmp	r0, #0
 8008134:	da53      	bge.n	80081de <_dtoa_r+0x8f6>
 8008136:	1e7b      	subs	r3, r7, #1
 8008138:	9304      	str	r3, [sp, #16]
 800813a:	4649      	mov	r1, r9
 800813c:	2300      	movs	r3, #0
 800813e:	220a      	movs	r2, #10
 8008140:	4658      	mov	r0, fp
 8008142:	f000 faf7 	bl	8008734 <__multadd>
 8008146:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008148:	4681      	mov	r9, r0
 800814a:	2b00      	cmp	r3, #0
 800814c:	f000 8172 	beq.w	8008434 <_dtoa_r+0xb4c>
 8008150:	2300      	movs	r3, #0
 8008152:	4629      	mov	r1, r5
 8008154:	220a      	movs	r2, #10
 8008156:	4658      	mov	r0, fp
 8008158:	f000 faec 	bl	8008734 <__multadd>
 800815c:	9b00      	ldr	r3, [sp, #0]
 800815e:	2b00      	cmp	r3, #0
 8008160:	4605      	mov	r5, r0
 8008162:	dc67      	bgt.n	8008234 <_dtoa_r+0x94c>
 8008164:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008166:	2b02      	cmp	r3, #2
 8008168:	dc41      	bgt.n	80081ee <_dtoa_r+0x906>
 800816a:	e063      	b.n	8008234 <_dtoa_r+0x94c>
 800816c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800816e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008172:	e746      	b.n	8008002 <_dtoa_r+0x71a>
 8008174:	9b07      	ldr	r3, [sp, #28]
 8008176:	1e5c      	subs	r4, r3, #1
 8008178:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800817a:	42a3      	cmp	r3, r4
 800817c:	bfbf      	itttt	lt
 800817e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008180:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8008182:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008184:	1ae3      	sublt	r3, r4, r3
 8008186:	bfb4      	ite	lt
 8008188:	18d2      	addlt	r2, r2, r3
 800818a:	1b1c      	subge	r4, r3, r4
 800818c:	9b07      	ldr	r3, [sp, #28]
 800818e:	bfbc      	itt	lt
 8008190:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8008192:	2400      	movlt	r4, #0
 8008194:	2b00      	cmp	r3, #0
 8008196:	bfb5      	itete	lt
 8008198:	eba8 0603 	sublt.w	r6, r8, r3
 800819c:	9b07      	ldrge	r3, [sp, #28]
 800819e:	2300      	movlt	r3, #0
 80081a0:	4646      	movge	r6, r8
 80081a2:	e730      	b.n	8008006 <_dtoa_r+0x71e>
 80081a4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80081a6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80081a8:	4646      	mov	r6, r8
 80081aa:	e735      	b.n	8008018 <_dtoa_r+0x730>
 80081ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80081ae:	e75c      	b.n	800806a <_dtoa_r+0x782>
 80081b0:	2300      	movs	r3, #0
 80081b2:	e788      	b.n	80080c6 <_dtoa_r+0x7de>
 80081b4:	3fe00000 	.word	0x3fe00000
 80081b8:	40240000 	.word	0x40240000
 80081bc:	40140000 	.word	0x40140000
 80081c0:	9b02      	ldr	r3, [sp, #8]
 80081c2:	e780      	b.n	80080c6 <_dtoa_r+0x7de>
 80081c4:	2300      	movs	r3, #0
 80081c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80081c8:	e782      	b.n	80080d0 <_dtoa_r+0x7e8>
 80081ca:	d099      	beq.n	8008100 <_dtoa_r+0x818>
 80081cc:	9a08      	ldr	r2, [sp, #32]
 80081ce:	331c      	adds	r3, #28
 80081d0:	441a      	add	r2, r3
 80081d2:	4498      	add	r8, r3
 80081d4:	441e      	add	r6, r3
 80081d6:	9208      	str	r2, [sp, #32]
 80081d8:	e792      	b.n	8008100 <_dtoa_r+0x818>
 80081da:	4603      	mov	r3, r0
 80081dc:	e7f6      	b.n	80081cc <_dtoa_r+0x8e4>
 80081de:	9b07      	ldr	r3, [sp, #28]
 80081e0:	9704      	str	r7, [sp, #16]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	dc20      	bgt.n	8008228 <_dtoa_r+0x940>
 80081e6:	9300      	str	r3, [sp, #0]
 80081e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081ea:	2b02      	cmp	r3, #2
 80081ec:	dd1e      	ble.n	800822c <_dtoa_r+0x944>
 80081ee:	9b00      	ldr	r3, [sp, #0]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	f47f aec0 	bne.w	8007f76 <_dtoa_r+0x68e>
 80081f6:	4621      	mov	r1, r4
 80081f8:	2205      	movs	r2, #5
 80081fa:	4658      	mov	r0, fp
 80081fc:	f000 fa9a 	bl	8008734 <__multadd>
 8008200:	4601      	mov	r1, r0
 8008202:	4604      	mov	r4, r0
 8008204:	4648      	mov	r0, r9
 8008206:	f000 fcad 	bl	8008b64 <__mcmp>
 800820a:	2800      	cmp	r0, #0
 800820c:	f77f aeb3 	ble.w	8007f76 <_dtoa_r+0x68e>
 8008210:	4656      	mov	r6, sl
 8008212:	2331      	movs	r3, #49	@ 0x31
 8008214:	f806 3b01 	strb.w	r3, [r6], #1
 8008218:	9b04      	ldr	r3, [sp, #16]
 800821a:	3301      	adds	r3, #1
 800821c:	9304      	str	r3, [sp, #16]
 800821e:	e6ae      	b.n	8007f7e <_dtoa_r+0x696>
 8008220:	9c07      	ldr	r4, [sp, #28]
 8008222:	9704      	str	r7, [sp, #16]
 8008224:	4625      	mov	r5, r4
 8008226:	e7f3      	b.n	8008210 <_dtoa_r+0x928>
 8008228:	9b07      	ldr	r3, [sp, #28]
 800822a:	9300      	str	r3, [sp, #0]
 800822c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800822e:	2b00      	cmp	r3, #0
 8008230:	f000 8104 	beq.w	800843c <_dtoa_r+0xb54>
 8008234:	2e00      	cmp	r6, #0
 8008236:	dd05      	ble.n	8008244 <_dtoa_r+0x95c>
 8008238:	4629      	mov	r1, r5
 800823a:	4632      	mov	r2, r6
 800823c:	4658      	mov	r0, fp
 800823e:	f000 fc25 	bl	8008a8c <__lshift>
 8008242:	4605      	mov	r5, r0
 8008244:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008246:	2b00      	cmp	r3, #0
 8008248:	d05a      	beq.n	8008300 <_dtoa_r+0xa18>
 800824a:	6869      	ldr	r1, [r5, #4]
 800824c:	4658      	mov	r0, fp
 800824e:	f000 fa0f 	bl	8008670 <_Balloc>
 8008252:	4606      	mov	r6, r0
 8008254:	b928      	cbnz	r0, 8008262 <_dtoa_r+0x97a>
 8008256:	4b84      	ldr	r3, [pc, #528]	@ (8008468 <_dtoa_r+0xb80>)
 8008258:	4602      	mov	r2, r0
 800825a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800825e:	f7ff bb5a 	b.w	8007916 <_dtoa_r+0x2e>
 8008262:	692a      	ldr	r2, [r5, #16]
 8008264:	3202      	adds	r2, #2
 8008266:	0092      	lsls	r2, r2, #2
 8008268:	f105 010c 	add.w	r1, r5, #12
 800826c:	300c      	adds	r0, #12
 800826e:	f000 ffaf 	bl	80091d0 <memcpy>
 8008272:	2201      	movs	r2, #1
 8008274:	4631      	mov	r1, r6
 8008276:	4658      	mov	r0, fp
 8008278:	f000 fc08 	bl	8008a8c <__lshift>
 800827c:	f10a 0301 	add.w	r3, sl, #1
 8008280:	9307      	str	r3, [sp, #28]
 8008282:	9b00      	ldr	r3, [sp, #0]
 8008284:	4453      	add	r3, sl
 8008286:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008288:	9b02      	ldr	r3, [sp, #8]
 800828a:	f003 0301 	and.w	r3, r3, #1
 800828e:	462f      	mov	r7, r5
 8008290:	930a      	str	r3, [sp, #40]	@ 0x28
 8008292:	4605      	mov	r5, r0
 8008294:	9b07      	ldr	r3, [sp, #28]
 8008296:	4621      	mov	r1, r4
 8008298:	3b01      	subs	r3, #1
 800829a:	4648      	mov	r0, r9
 800829c:	9300      	str	r3, [sp, #0]
 800829e:	f7ff fa9a 	bl	80077d6 <quorem>
 80082a2:	4639      	mov	r1, r7
 80082a4:	9002      	str	r0, [sp, #8]
 80082a6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80082aa:	4648      	mov	r0, r9
 80082ac:	f000 fc5a 	bl	8008b64 <__mcmp>
 80082b0:	462a      	mov	r2, r5
 80082b2:	9008      	str	r0, [sp, #32]
 80082b4:	4621      	mov	r1, r4
 80082b6:	4658      	mov	r0, fp
 80082b8:	f000 fc70 	bl	8008b9c <__mdiff>
 80082bc:	68c2      	ldr	r2, [r0, #12]
 80082be:	4606      	mov	r6, r0
 80082c0:	bb02      	cbnz	r2, 8008304 <_dtoa_r+0xa1c>
 80082c2:	4601      	mov	r1, r0
 80082c4:	4648      	mov	r0, r9
 80082c6:	f000 fc4d 	bl	8008b64 <__mcmp>
 80082ca:	4602      	mov	r2, r0
 80082cc:	4631      	mov	r1, r6
 80082ce:	4658      	mov	r0, fp
 80082d0:	920e      	str	r2, [sp, #56]	@ 0x38
 80082d2:	f000 fa0d 	bl	80086f0 <_Bfree>
 80082d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082d8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80082da:	9e07      	ldr	r6, [sp, #28]
 80082dc:	ea43 0102 	orr.w	r1, r3, r2
 80082e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80082e2:	4319      	orrs	r1, r3
 80082e4:	d110      	bne.n	8008308 <_dtoa_r+0xa20>
 80082e6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80082ea:	d029      	beq.n	8008340 <_dtoa_r+0xa58>
 80082ec:	9b08      	ldr	r3, [sp, #32]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	dd02      	ble.n	80082f8 <_dtoa_r+0xa10>
 80082f2:	9b02      	ldr	r3, [sp, #8]
 80082f4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80082f8:	9b00      	ldr	r3, [sp, #0]
 80082fa:	f883 8000 	strb.w	r8, [r3]
 80082fe:	e63f      	b.n	8007f80 <_dtoa_r+0x698>
 8008300:	4628      	mov	r0, r5
 8008302:	e7bb      	b.n	800827c <_dtoa_r+0x994>
 8008304:	2201      	movs	r2, #1
 8008306:	e7e1      	b.n	80082cc <_dtoa_r+0x9e4>
 8008308:	9b08      	ldr	r3, [sp, #32]
 800830a:	2b00      	cmp	r3, #0
 800830c:	db04      	blt.n	8008318 <_dtoa_r+0xa30>
 800830e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008310:	430b      	orrs	r3, r1
 8008312:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008314:	430b      	orrs	r3, r1
 8008316:	d120      	bne.n	800835a <_dtoa_r+0xa72>
 8008318:	2a00      	cmp	r2, #0
 800831a:	dded      	ble.n	80082f8 <_dtoa_r+0xa10>
 800831c:	4649      	mov	r1, r9
 800831e:	2201      	movs	r2, #1
 8008320:	4658      	mov	r0, fp
 8008322:	f000 fbb3 	bl	8008a8c <__lshift>
 8008326:	4621      	mov	r1, r4
 8008328:	4681      	mov	r9, r0
 800832a:	f000 fc1b 	bl	8008b64 <__mcmp>
 800832e:	2800      	cmp	r0, #0
 8008330:	dc03      	bgt.n	800833a <_dtoa_r+0xa52>
 8008332:	d1e1      	bne.n	80082f8 <_dtoa_r+0xa10>
 8008334:	f018 0f01 	tst.w	r8, #1
 8008338:	d0de      	beq.n	80082f8 <_dtoa_r+0xa10>
 800833a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800833e:	d1d8      	bne.n	80082f2 <_dtoa_r+0xa0a>
 8008340:	9a00      	ldr	r2, [sp, #0]
 8008342:	2339      	movs	r3, #57	@ 0x39
 8008344:	7013      	strb	r3, [r2, #0]
 8008346:	4633      	mov	r3, r6
 8008348:	461e      	mov	r6, r3
 800834a:	3b01      	subs	r3, #1
 800834c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008350:	2a39      	cmp	r2, #57	@ 0x39
 8008352:	d052      	beq.n	80083fa <_dtoa_r+0xb12>
 8008354:	3201      	adds	r2, #1
 8008356:	701a      	strb	r2, [r3, #0]
 8008358:	e612      	b.n	8007f80 <_dtoa_r+0x698>
 800835a:	2a00      	cmp	r2, #0
 800835c:	dd07      	ble.n	800836e <_dtoa_r+0xa86>
 800835e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008362:	d0ed      	beq.n	8008340 <_dtoa_r+0xa58>
 8008364:	9a00      	ldr	r2, [sp, #0]
 8008366:	f108 0301 	add.w	r3, r8, #1
 800836a:	7013      	strb	r3, [r2, #0]
 800836c:	e608      	b.n	8007f80 <_dtoa_r+0x698>
 800836e:	9b07      	ldr	r3, [sp, #28]
 8008370:	9a07      	ldr	r2, [sp, #28]
 8008372:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008376:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008378:	4293      	cmp	r3, r2
 800837a:	d028      	beq.n	80083ce <_dtoa_r+0xae6>
 800837c:	4649      	mov	r1, r9
 800837e:	2300      	movs	r3, #0
 8008380:	220a      	movs	r2, #10
 8008382:	4658      	mov	r0, fp
 8008384:	f000 f9d6 	bl	8008734 <__multadd>
 8008388:	42af      	cmp	r7, r5
 800838a:	4681      	mov	r9, r0
 800838c:	f04f 0300 	mov.w	r3, #0
 8008390:	f04f 020a 	mov.w	r2, #10
 8008394:	4639      	mov	r1, r7
 8008396:	4658      	mov	r0, fp
 8008398:	d107      	bne.n	80083aa <_dtoa_r+0xac2>
 800839a:	f000 f9cb 	bl	8008734 <__multadd>
 800839e:	4607      	mov	r7, r0
 80083a0:	4605      	mov	r5, r0
 80083a2:	9b07      	ldr	r3, [sp, #28]
 80083a4:	3301      	adds	r3, #1
 80083a6:	9307      	str	r3, [sp, #28]
 80083a8:	e774      	b.n	8008294 <_dtoa_r+0x9ac>
 80083aa:	f000 f9c3 	bl	8008734 <__multadd>
 80083ae:	4629      	mov	r1, r5
 80083b0:	4607      	mov	r7, r0
 80083b2:	2300      	movs	r3, #0
 80083b4:	220a      	movs	r2, #10
 80083b6:	4658      	mov	r0, fp
 80083b8:	f000 f9bc 	bl	8008734 <__multadd>
 80083bc:	4605      	mov	r5, r0
 80083be:	e7f0      	b.n	80083a2 <_dtoa_r+0xaba>
 80083c0:	9b00      	ldr	r3, [sp, #0]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	bfcc      	ite	gt
 80083c6:	461e      	movgt	r6, r3
 80083c8:	2601      	movle	r6, #1
 80083ca:	4456      	add	r6, sl
 80083cc:	2700      	movs	r7, #0
 80083ce:	4649      	mov	r1, r9
 80083d0:	2201      	movs	r2, #1
 80083d2:	4658      	mov	r0, fp
 80083d4:	f000 fb5a 	bl	8008a8c <__lshift>
 80083d8:	4621      	mov	r1, r4
 80083da:	4681      	mov	r9, r0
 80083dc:	f000 fbc2 	bl	8008b64 <__mcmp>
 80083e0:	2800      	cmp	r0, #0
 80083e2:	dcb0      	bgt.n	8008346 <_dtoa_r+0xa5e>
 80083e4:	d102      	bne.n	80083ec <_dtoa_r+0xb04>
 80083e6:	f018 0f01 	tst.w	r8, #1
 80083ea:	d1ac      	bne.n	8008346 <_dtoa_r+0xa5e>
 80083ec:	4633      	mov	r3, r6
 80083ee:	461e      	mov	r6, r3
 80083f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083f4:	2a30      	cmp	r2, #48	@ 0x30
 80083f6:	d0fa      	beq.n	80083ee <_dtoa_r+0xb06>
 80083f8:	e5c2      	b.n	8007f80 <_dtoa_r+0x698>
 80083fa:	459a      	cmp	sl, r3
 80083fc:	d1a4      	bne.n	8008348 <_dtoa_r+0xa60>
 80083fe:	9b04      	ldr	r3, [sp, #16]
 8008400:	3301      	adds	r3, #1
 8008402:	9304      	str	r3, [sp, #16]
 8008404:	2331      	movs	r3, #49	@ 0x31
 8008406:	f88a 3000 	strb.w	r3, [sl]
 800840a:	e5b9      	b.n	8007f80 <_dtoa_r+0x698>
 800840c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800840e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800846c <_dtoa_r+0xb84>
 8008412:	b11b      	cbz	r3, 800841c <_dtoa_r+0xb34>
 8008414:	f10a 0308 	add.w	r3, sl, #8
 8008418:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800841a:	6013      	str	r3, [r2, #0]
 800841c:	4650      	mov	r0, sl
 800841e:	b019      	add	sp, #100	@ 0x64
 8008420:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008424:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008426:	2b01      	cmp	r3, #1
 8008428:	f77f ae37 	ble.w	800809a <_dtoa_r+0x7b2>
 800842c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800842e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008430:	2001      	movs	r0, #1
 8008432:	e655      	b.n	80080e0 <_dtoa_r+0x7f8>
 8008434:	9b00      	ldr	r3, [sp, #0]
 8008436:	2b00      	cmp	r3, #0
 8008438:	f77f aed6 	ble.w	80081e8 <_dtoa_r+0x900>
 800843c:	4656      	mov	r6, sl
 800843e:	4621      	mov	r1, r4
 8008440:	4648      	mov	r0, r9
 8008442:	f7ff f9c8 	bl	80077d6 <quorem>
 8008446:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800844a:	f806 8b01 	strb.w	r8, [r6], #1
 800844e:	9b00      	ldr	r3, [sp, #0]
 8008450:	eba6 020a 	sub.w	r2, r6, sl
 8008454:	4293      	cmp	r3, r2
 8008456:	ddb3      	ble.n	80083c0 <_dtoa_r+0xad8>
 8008458:	4649      	mov	r1, r9
 800845a:	2300      	movs	r3, #0
 800845c:	220a      	movs	r2, #10
 800845e:	4658      	mov	r0, fp
 8008460:	f000 f968 	bl	8008734 <__multadd>
 8008464:	4681      	mov	r9, r0
 8008466:	e7ea      	b.n	800843e <_dtoa_r+0xb56>
 8008468:	08009ab0 	.word	0x08009ab0
 800846c:	08009a34 	.word	0x08009a34

08008470 <_free_r>:
 8008470:	b538      	push	{r3, r4, r5, lr}
 8008472:	4605      	mov	r5, r0
 8008474:	2900      	cmp	r1, #0
 8008476:	d041      	beq.n	80084fc <_free_r+0x8c>
 8008478:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800847c:	1f0c      	subs	r4, r1, #4
 800847e:	2b00      	cmp	r3, #0
 8008480:	bfb8      	it	lt
 8008482:	18e4      	addlt	r4, r4, r3
 8008484:	f000 f8e8 	bl	8008658 <__malloc_lock>
 8008488:	4a1d      	ldr	r2, [pc, #116]	@ (8008500 <_free_r+0x90>)
 800848a:	6813      	ldr	r3, [r2, #0]
 800848c:	b933      	cbnz	r3, 800849c <_free_r+0x2c>
 800848e:	6063      	str	r3, [r4, #4]
 8008490:	6014      	str	r4, [r2, #0]
 8008492:	4628      	mov	r0, r5
 8008494:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008498:	f000 b8e4 	b.w	8008664 <__malloc_unlock>
 800849c:	42a3      	cmp	r3, r4
 800849e:	d908      	bls.n	80084b2 <_free_r+0x42>
 80084a0:	6820      	ldr	r0, [r4, #0]
 80084a2:	1821      	adds	r1, r4, r0
 80084a4:	428b      	cmp	r3, r1
 80084a6:	bf01      	itttt	eq
 80084a8:	6819      	ldreq	r1, [r3, #0]
 80084aa:	685b      	ldreq	r3, [r3, #4]
 80084ac:	1809      	addeq	r1, r1, r0
 80084ae:	6021      	streq	r1, [r4, #0]
 80084b0:	e7ed      	b.n	800848e <_free_r+0x1e>
 80084b2:	461a      	mov	r2, r3
 80084b4:	685b      	ldr	r3, [r3, #4]
 80084b6:	b10b      	cbz	r3, 80084bc <_free_r+0x4c>
 80084b8:	42a3      	cmp	r3, r4
 80084ba:	d9fa      	bls.n	80084b2 <_free_r+0x42>
 80084bc:	6811      	ldr	r1, [r2, #0]
 80084be:	1850      	adds	r0, r2, r1
 80084c0:	42a0      	cmp	r0, r4
 80084c2:	d10b      	bne.n	80084dc <_free_r+0x6c>
 80084c4:	6820      	ldr	r0, [r4, #0]
 80084c6:	4401      	add	r1, r0
 80084c8:	1850      	adds	r0, r2, r1
 80084ca:	4283      	cmp	r3, r0
 80084cc:	6011      	str	r1, [r2, #0]
 80084ce:	d1e0      	bne.n	8008492 <_free_r+0x22>
 80084d0:	6818      	ldr	r0, [r3, #0]
 80084d2:	685b      	ldr	r3, [r3, #4]
 80084d4:	6053      	str	r3, [r2, #4]
 80084d6:	4408      	add	r0, r1
 80084d8:	6010      	str	r0, [r2, #0]
 80084da:	e7da      	b.n	8008492 <_free_r+0x22>
 80084dc:	d902      	bls.n	80084e4 <_free_r+0x74>
 80084de:	230c      	movs	r3, #12
 80084e0:	602b      	str	r3, [r5, #0]
 80084e2:	e7d6      	b.n	8008492 <_free_r+0x22>
 80084e4:	6820      	ldr	r0, [r4, #0]
 80084e6:	1821      	adds	r1, r4, r0
 80084e8:	428b      	cmp	r3, r1
 80084ea:	bf04      	itt	eq
 80084ec:	6819      	ldreq	r1, [r3, #0]
 80084ee:	685b      	ldreq	r3, [r3, #4]
 80084f0:	6063      	str	r3, [r4, #4]
 80084f2:	bf04      	itt	eq
 80084f4:	1809      	addeq	r1, r1, r0
 80084f6:	6021      	streq	r1, [r4, #0]
 80084f8:	6054      	str	r4, [r2, #4]
 80084fa:	e7ca      	b.n	8008492 <_free_r+0x22>
 80084fc:	bd38      	pop	{r3, r4, r5, pc}
 80084fe:	bf00      	nop
 8008500:	20000510 	.word	0x20000510

08008504 <malloc>:
 8008504:	4b02      	ldr	r3, [pc, #8]	@ (8008510 <malloc+0xc>)
 8008506:	4601      	mov	r1, r0
 8008508:	6818      	ldr	r0, [r3, #0]
 800850a:	f000 b825 	b.w	8008558 <_malloc_r>
 800850e:	bf00      	nop
 8008510:	20000024 	.word	0x20000024

08008514 <sbrk_aligned>:
 8008514:	b570      	push	{r4, r5, r6, lr}
 8008516:	4e0f      	ldr	r6, [pc, #60]	@ (8008554 <sbrk_aligned+0x40>)
 8008518:	460c      	mov	r4, r1
 800851a:	6831      	ldr	r1, [r6, #0]
 800851c:	4605      	mov	r5, r0
 800851e:	b911      	cbnz	r1, 8008526 <sbrk_aligned+0x12>
 8008520:	f000 fe46 	bl	80091b0 <_sbrk_r>
 8008524:	6030      	str	r0, [r6, #0]
 8008526:	4621      	mov	r1, r4
 8008528:	4628      	mov	r0, r5
 800852a:	f000 fe41 	bl	80091b0 <_sbrk_r>
 800852e:	1c43      	adds	r3, r0, #1
 8008530:	d103      	bne.n	800853a <sbrk_aligned+0x26>
 8008532:	f04f 34ff 	mov.w	r4, #4294967295
 8008536:	4620      	mov	r0, r4
 8008538:	bd70      	pop	{r4, r5, r6, pc}
 800853a:	1cc4      	adds	r4, r0, #3
 800853c:	f024 0403 	bic.w	r4, r4, #3
 8008540:	42a0      	cmp	r0, r4
 8008542:	d0f8      	beq.n	8008536 <sbrk_aligned+0x22>
 8008544:	1a21      	subs	r1, r4, r0
 8008546:	4628      	mov	r0, r5
 8008548:	f000 fe32 	bl	80091b0 <_sbrk_r>
 800854c:	3001      	adds	r0, #1
 800854e:	d1f2      	bne.n	8008536 <sbrk_aligned+0x22>
 8008550:	e7ef      	b.n	8008532 <sbrk_aligned+0x1e>
 8008552:	bf00      	nop
 8008554:	2000050c 	.word	0x2000050c

08008558 <_malloc_r>:
 8008558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800855c:	1ccd      	adds	r5, r1, #3
 800855e:	f025 0503 	bic.w	r5, r5, #3
 8008562:	3508      	adds	r5, #8
 8008564:	2d0c      	cmp	r5, #12
 8008566:	bf38      	it	cc
 8008568:	250c      	movcc	r5, #12
 800856a:	2d00      	cmp	r5, #0
 800856c:	4606      	mov	r6, r0
 800856e:	db01      	blt.n	8008574 <_malloc_r+0x1c>
 8008570:	42a9      	cmp	r1, r5
 8008572:	d904      	bls.n	800857e <_malloc_r+0x26>
 8008574:	230c      	movs	r3, #12
 8008576:	6033      	str	r3, [r6, #0]
 8008578:	2000      	movs	r0, #0
 800857a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800857e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008654 <_malloc_r+0xfc>
 8008582:	f000 f869 	bl	8008658 <__malloc_lock>
 8008586:	f8d8 3000 	ldr.w	r3, [r8]
 800858a:	461c      	mov	r4, r3
 800858c:	bb44      	cbnz	r4, 80085e0 <_malloc_r+0x88>
 800858e:	4629      	mov	r1, r5
 8008590:	4630      	mov	r0, r6
 8008592:	f7ff ffbf 	bl	8008514 <sbrk_aligned>
 8008596:	1c43      	adds	r3, r0, #1
 8008598:	4604      	mov	r4, r0
 800859a:	d158      	bne.n	800864e <_malloc_r+0xf6>
 800859c:	f8d8 4000 	ldr.w	r4, [r8]
 80085a0:	4627      	mov	r7, r4
 80085a2:	2f00      	cmp	r7, #0
 80085a4:	d143      	bne.n	800862e <_malloc_r+0xd6>
 80085a6:	2c00      	cmp	r4, #0
 80085a8:	d04b      	beq.n	8008642 <_malloc_r+0xea>
 80085aa:	6823      	ldr	r3, [r4, #0]
 80085ac:	4639      	mov	r1, r7
 80085ae:	4630      	mov	r0, r6
 80085b0:	eb04 0903 	add.w	r9, r4, r3
 80085b4:	f000 fdfc 	bl	80091b0 <_sbrk_r>
 80085b8:	4581      	cmp	r9, r0
 80085ba:	d142      	bne.n	8008642 <_malloc_r+0xea>
 80085bc:	6821      	ldr	r1, [r4, #0]
 80085be:	1a6d      	subs	r5, r5, r1
 80085c0:	4629      	mov	r1, r5
 80085c2:	4630      	mov	r0, r6
 80085c4:	f7ff ffa6 	bl	8008514 <sbrk_aligned>
 80085c8:	3001      	adds	r0, #1
 80085ca:	d03a      	beq.n	8008642 <_malloc_r+0xea>
 80085cc:	6823      	ldr	r3, [r4, #0]
 80085ce:	442b      	add	r3, r5
 80085d0:	6023      	str	r3, [r4, #0]
 80085d2:	f8d8 3000 	ldr.w	r3, [r8]
 80085d6:	685a      	ldr	r2, [r3, #4]
 80085d8:	bb62      	cbnz	r2, 8008634 <_malloc_r+0xdc>
 80085da:	f8c8 7000 	str.w	r7, [r8]
 80085de:	e00f      	b.n	8008600 <_malloc_r+0xa8>
 80085e0:	6822      	ldr	r2, [r4, #0]
 80085e2:	1b52      	subs	r2, r2, r5
 80085e4:	d420      	bmi.n	8008628 <_malloc_r+0xd0>
 80085e6:	2a0b      	cmp	r2, #11
 80085e8:	d917      	bls.n	800861a <_malloc_r+0xc2>
 80085ea:	1961      	adds	r1, r4, r5
 80085ec:	42a3      	cmp	r3, r4
 80085ee:	6025      	str	r5, [r4, #0]
 80085f0:	bf18      	it	ne
 80085f2:	6059      	strne	r1, [r3, #4]
 80085f4:	6863      	ldr	r3, [r4, #4]
 80085f6:	bf08      	it	eq
 80085f8:	f8c8 1000 	streq.w	r1, [r8]
 80085fc:	5162      	str	r2, [r4, r5]
 80085fe:	604b      	str	r3, [r1, #4]
 8008600:	4630      	mov	r0, r6
 8008602:	f000 f82f 	bl	8008664 <__malloc_unlock>
 8008606:	f104 000b 	add.w	r0, r4, #11
 800860a:	1d23      	adds	r3, r4, #4
 800860c:	f020 0007 	bic.w	r0, r0, #7
 8008610:	1ac2      	subs	r2, r0, r3
 8008612:	bf1c      	itt	ne
 8008614:	1a1b      	subne	r3, r3, r0
 8008616:	50a3      	strne	r3, [r4, r2]
 8008618:	e7af      	b.n	800857a <_malloc_r+0x22>
 800861a:	6862      	ldr	r2, [r4, #4]
 800861c:	42a3      	cmp	r3, r4
 800861e:	bf0c      	ite	eq
 8008620:	f8c8 2000 	streq.w	r2, [r8]
 8008624:	605a      	strne	r2, [r3, #4]
 8008626:	e7eb      	b.n	8008600 <_malloc_r+0xa8>
 8008628:	4623      	mov	r3, r4
 800862a:	6864      	ldr	r4, [r4, #4]
 800862c:	e7ae      	b.n	800858c <_malloc_r+0x34>
 800862e:	463c      	mov	r4, r7
 8008630:	687f      	ldr	r7, [r7, #4]
 8008632:	e7b6      	b.n	80085a2 <_malloc_r+0x4a>
 8008634:	461a      	mov	r2, r3
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	42a3      	cmp	r3, r4
 800863a:	d1fb      	bne.n	8008634 <_malloc_r+0xdc>
 800863c:	2300      	movs	r3, #0
 800863e:	6053      	str	r3, [r2, #4]
 8008640:	e7de      	b.n	8008600 <_malloc_r+0xa8>
 8008642:	230c      	movs	r3, #12
 8008644:	6033      	str	r3, [r6, #0]
 8008646:	4630      	mov	r0, r6
 8008648:	f000 f80c 	bl	8008664 <__malloc_unlock>
 800864c:	e794      	b.n	8008578 <_malloc_r+0x20>
 800864e:	6005      	str	r5, [r0, #0]
 8008650:	e7d6      	b.n	8008600 <_malloc_r+0xa8>
 8008652:	bf00      	nop
 8008654:	20000510 	.word	0x20000510

08008658 <__malloc_lock>:
 8008658:	4801      	ldr	r0, [pc, #4]	@ (8008660 <__malloc_lock+0x8>)
 800865a:	f7ff b8ba 	b.w	80077d2 <__retarget_lock_acquire_recursive>
 800865e:	bf00      	nop
 8008660:	20000508 	.word	0x20000508

08008664 <__malloc_unlock>:
 8008664:	4801      	ldr	r0, [pc, #4]	@ (800866c <__malloc_unlock+0x8>)
 8008666:	f7ff b8b5 	b.w	80077d4 <__retarget_lock_release_recursive>
 800866a:	bf00      	nop
 800866c:	20000508 	.word	0x20000508

08008670 <_Balloc>:
 8008670:	b570      	push	{r4, r5, r6, lr}
 8008672:	69c6      	ldr	r6, [r0, #28]
 8008674:	4604      	mov	r4, r0
 8008676:	460d      	mov	r5, r1
 8008678:	b976      	cbnz	r6, 8008698 <_Balloc+0x28>
 800867a:	2010      	movs	r0, #16
 800867c:	f7ff ff42 	bl	8008504 <malloc>
 8008680:	4602      	mov	r2, r0
 8008682:	61e0      	str	r0, [r4, #28]
 8008684:	b920      	cbnz	r0, 8008690 <_Balloc+0x20>
 8008686:	4b18      	ldr	r3, [pc, #96]	@ (80086e8 <_Balloc+0x78>)
 8008688:	4818      	ldr	r0, [pc, #96]	@ (80086ec <_Balloc+0x7c>)
 800868a:	216b      	movs	r1, #107	@ 0x6b
 800868c:	f000 fdae 	bl	80091ec <__assert_func>
 8008690:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008694:	6006      	str	r6, [r0, #0]
 8008696:	60c6      	str	r6, [r0, #12]
 8008698:	69e6      	ldr	r6, [r4, #28]
 800869a:	68f3      	ldr	r3, [r6, #12]
 800869c:	b183      	cbz	r3, 80086c0 <_Balloc+0x50>
 800869e:	69e3      	ldr	r3, [r4, #28]
 80086a0:	68db      	ldr	r3, [r3, #12]
 80086a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80086a6:	b9b8      	cbnz	r0, 80086d8 <_Balloc+0x68>
 80086a8:	2101      	movs	r1, #1
 80086aa:	fa01 f605 	lsl.w	r6, r1, r5
 80086ae:	1d72      	adds	r2, r6, #5
 80086b0:	0092      	lsls	r2, r2, #2
 80086b2:	4620      	mov	r0, r4
 80086b4:	f000 fdb8 	bl	8009228 <_calloc_r>
 80086b8:	b160      	cbz	r0, 80086d4 <_Balloc+0x64>
 80086ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80086be:	e00e      	b.n	80086de <_Balloc+0x6e>
 80086c0:	2221      	movs	r2, #33	@ 0x21
 80086c2:	2104      	movs	r1, #4
 80086c4:	4620      	mov	r0, r4
 80086c6:	f000 fdaf 	bl	8009228 <_calloc_r>
 80086ca:	69e3      	ldr	r3, [r4, #28]
 80086cc:	60f0      	str	r0, [r6, #12]
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d1e4      	bne.n	800869e <_Balloc+0x2e>
 80086d4:	2000      	movs	r0, #0
 80086d6:	bd70      	pop	{r4, r5, r6, pc}
 80086d8:	6802      	ldr	r2, [r0, #0]
 80086da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80086de:	2300      	movs	r3, #0
 80086e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80086e4:	e7f7      	b.n	80086d6 <_Balloc+0x66>
 80086e6:	bf00      	nop
 80086e8:	08009a41 	.word	0x08009a41
 80086ec:	08009ac1 	.word	0x08009ac1

080086f0 <_Bfree>:
 80086f0:	b570      	push	{r4, r5, r6, lr}
 80086f2:	69c6      	ldr	r6, [r0, #28]
 80086f4:	4605      	mov	r5, r0
 80086f6:	460c      	mov	r4, r1
 80086f8:	b976      	cbnz	r6, 8008718 <_Bfree+0x28>
 80086fa:	2010      	movs	r0, #16
 80086fc:	f7ff ff02 	bl	8008504 <malloc>
 8008700:	4602      	mov	r2, r0
 8008702:	61e8      	str	r0, [r5, #28]
 8008704:	b920      	cbnz	r0, 8008710 <_Bfree+0x20>
 8008706:	4b09      	ldr	r3, [pc, #36]	@ (800872c <_Bfree+0x3c>)
 8008708:	4809      	ldr	r0, [pc, #36]	@ (8008730 <_Bfree+0x40>)
 800870a:	218f      	movs	r1, #143	@ 0x8f
 800870c:	f000 fd6e 	bl	80091ec <__assert_func>
 8008710:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008714:	6006      	str	r6, [r0, #0]
 8008716:	60c6      	str	r6, [r0, #12]
 8008718:	b13c      	cbz	r4, 800872a <_Bfree+0x3a>
 800871a:	69eb      	ldr	r3, [r5, #28]
 800871c:	6862      	ldr	r2, [r4, #4]
 800871e:	68db      	ldr	r3, [r3, #12]
 8008720:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008724:	6021      	str	r1, [r4, #0]
 8008726:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800872a:	bd70      	pop	{r4, r5, r6, pc}
 800872c:	08009a41 	.word	0x08009a41
 8008730:	08009ac1 	.word	0x08009ac1

08008734 <__multadd>:
 8008734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008738:	690d      	ldr	r5, [r1, #16]
 800873a:	4607      	mov	r7, r0
 800873c:	460c      	mov	r4, r1
 800873e:	461e      	mov	r6, r3
 8008740:	f101 0c14 	add.w	ip, r1, #20
 8008744:	2000      	movs	r0, #0
 8008746:	f8dc 3000 	ldr.w	r3, [ip]
 800874a:	b299      	uxth	r1, r3
 800874c:	fb02 6101 	mla	r1, r2, r1, r6
 8008750:	0c1e      	lsrs	r6, r3, #16
 8008752:	0c0b      	lsrs	r3, r1, #16
 8008754:	fb02 3306 	mla	r3, r2, r6, r3
 8008758:	b289      	uxth	r1, r1
 800875a:	3001      	adds	r0, #1
 800875c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008760:	4285      	cmp	r5, r0
 8008762:	f84c 1b04 	str.w	r1, [ip], #4
 8008766:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800876a:	dcec      	bgt.n	8008746 <__multadd+0x12>
 800876c:	b30e      	cbz	r6, 80087b2 <__multadd+0x7e>
 800876e:	68a3      	ldr	r3, [r4, #8]
 8008770:	42ab      	cmp	r3, r5
 8008772:	dc19      	bgt.n	80087a8 <__multadd+0x74>
 8008774:	6861      	ldr	r1, [r4, #4]
 8008776:	4638      	mov	r0, r7
 8008778:	3101      	adds	r1, #1
 800877a:	f7ff ff79 	bl	8008670 <_Balloc>
 800877e:	4680      	mov	r8, r0
 8008780:	b928      	cbnz	r0, 800878e <__multadd+0x5a>
 8008782:	4602      	mov	r2, r0
 8008784:	4b0c      	ldr	r3, [pc, #48]	@ (80087b8 <__multadd+0x84>)
 8008786:	480d      	ldr	r0, [pc, #52]	@ (80087bc <__multadd+0x88>)
 8008788:	21ba      	movs	r1, #186	@ 0xba
 800878a:	f000 fd2f 	bl	80091ec <__assert_func>
 800878e:	6922      	ldr	r2, [r4, #16]
 8008790:	3202      	adds	r2, #2
 8008792:	f104 010c 	add.w	r1, r4, #12
 8008796:	0092      	lsls	r2, r2, #2
 8008798:	300c      	adds	r0, #12
 800879a:	f000 fd19 	bl	80091d0 <memcpy>
 800879e:	4621      	mov	r1, r4
 80087a0:	4638      	mov	r0, r7
 80087a2:	f7ff ffa5 	bl	80086f0 <_Bfree>
 80087a6:	4644      	mov	r4, r8
 80087a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80087ac:	3501      	adds	r5, #1
 80087ae:	615e      	str	r6, [r3, #20]
 80087b0:	6125      	str	r5, [r4, #16]
 80087b2:	4620      	mov	r0, r4
 80087b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087b8:	08009ab0 	.word	0x08009ab0
 80087bc:	08009ac1 	.word	0x08009ac1

080087c0 <__hi0bits>:
 80087c0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80087c4:	4603      	mov	r3, r0
 80087c6:	bf36      	itet	cc
 80087c8:	0403      	lslcc	r3, r0, #16
 80087ca:	2000      	movcs	r0, #0
 80087cc:	2010      	movcc	r0, #16
 80087ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80087d2:	bf3c      	itt	cc
 80087d4:	021b      	lslcc	r3, r3, #8
 80087d6:	3008      	addcc	r0, #8
 80087d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80087dc:	bf3c      	itt	cc
 80087de:	011b      	lslcc	r3, r3, #4
 80087e0:	3004      	addcc	r0, #4
 80087e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087e6:	bf3c      	itt	cc
 80087e8:	009b      	lslcc	r3, r3, #2
 80087ea:	3002      	addcc	r0, #2
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	db05      	blt.n	80087fc <__hi0bits+0x3c>
 80087f0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80087f4:	f100 0001 	add.w	r0, r0, #1
 80087f8:	bf08      	it	eq
 80087fa:	2020      	moveq	r0, #32
 80087fc:	4770      	bx	lr

080087fe <__lo0bits>:
 80087fe:	6803      	ldr	r3, [r0, #0]
 8008800:	4602      	mov	r2, r0
 8008802:	f013 0007 	ands.w	r0, r3, #7
 8008806:	d00b      	beq.n	8008820 <__lo0bits+0x22>
 8008808:	07d9      	lsls	r1, r3, #31
 800880a:	d421      	bmi.n	8008850 <__lo0bits+0x52>
 800880c:	0798      	lsls	r0, r3, #30
 800880e:	bf49      	itett	mi
 8008810:	085b      	lsrmi	r3, r3, #1
 8008812:	089b      	lsrpl	r3, r3, #2
 8008814:	2001      	movmi	r0, #1
 8008816:	6013      	strmi	r3, [r2, #0]
 8008818:	bf5c      	itt	pl
 800881a:	6013      	strpl	r3, [r2, #0]
 800881c:	2002      	movpl	r0, #2
 800881e:	4770      	bx	lr
 8008820:	b299      	uxth	r1, r3
 8008822:	b909      	cbnz	r1, 8008828 <__lo0bits+0x2a>
 8008824:	0c1b      	lsrs	r3, r3, #16
 8008826:	2010      	movs	r0, #16
 8008828:	b2d9      	uxtb	r1, r3
 800882a:	b909      	cbnz	r1, 8008830 <__lo0bits+0x32>
 800882c:	3008      	adds	r0, #8
 800882e:	0a1b      	lsrs	r3, r3, #8
 8008830:	0719      	lsls	r1, r3, #28
 8008832:	bf04      	itt	eq
 8008834:	091b      	lsreq	r3, r3, #4
 8008836:	3004      	addeq	r0, #4
 8008838:	0799      	lsls	r1, r3, #30
 800883a:	bf04      	itt	eq
 800883c:	089b      	lsreq	r3, r3, #2
 800883e:	3002      	addeq	r0, #2
 8008840:	07d9      	lsls	r1, r3, #31
 8008842:	d403      	bmi.n	800884c <__lo0bits+0x4e>
 8008844:	085b      	lsrs	r3, r3, #1
 8008846:	f100 0001 	add.w	r0, r0, #1
 800884a:	d003      	beq.n	8008854 <__lo0bits+0x56>
 800884c:	6013      	str	r3, [r2, #0]
 800884e:	4770      	bx	lr
 8008850:	2000      	movs	r0, #0
 8008852:	4770      	bx	lr
 8008854:	2020      	movs	r0, #32
 8008856:	4770      	bx	lr

08008858 <__i2b>:
 8008858:	b510      	push	{r4, lr}
 800885a:	460c      	mov	r4, r1
 800885c:	2101      	movs	r1, #1
 800885e:	f7ff ff07 	bl	8008670 <_Balloc>
 8008862:	4602      	mov	r2, r0
 8008864:	b928      	cbnz	r0, 8008872 <__i2b+0x1a>
 8008866:	4b05      	ldr	r3, [pc, #20]	@ (800887c <__i2b+0x24>)
 8008868:	4805      	ldr	r0, [pc, #20]	@ (8008880 <__i2b+0x28>)
 800886a:	f240 1145 	movw	r1, #325	@ 0x145
 800886e:	f000 fcbd 	bl	80091ec <__assert_func>
 8008872:	2301      	movs	r3, #1
 8008874:	6144      	str	r4, [r0, #20]
 8008876:	6103      	str	r3, [r0, #16]
 8008878:	bd10      	pop	{r4, pc}
 800887a:	bf00      	nop
 800887c:	08009ab0 	.word	0x08009ab0
 8008880:	08009ac1 	.word	0x08009ac1

08008884 <__multiply>:
 8008884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008888:	4614      	mov	r4, r2
 800888a:	690a      	ldr	r2, [r1, #16]
 800888c:	6923      	ldr	r3, [r4, #16]
 800888e:	429a      	cmp	r2, r3
 8008890:	bfa8      	it	ge
 8008892:	4623      	movge	r3, r4
 8008894:	460f      	mov	r7, r1
 8008896:	bfa4      	itt	ge
 8008898:	460c      	movge	r4, r1
 800889a:	461f      	movge	r7, r3
 800889c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80088a0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80088a4:	68a3      	ldr	r3, [r4, #8]
 80088a6:	6861      	ldr	r1, [r4, #4]
 80088a8:	eb0a 0609 	add.w	r6, sl, r9
 80088ac:	42b3      	cmp	r3, r6
 80088ae:	b085      	sub	sp, #20
 80088b0:	bfb8      	it	lt
 80088b2:	3101      	addlt	r1, #1
 80088b4:	f7ff fedc 	bl	8008670 <_Balloc>
 80088b8:	b930      	cbnz	r0, 80088c8 <__multiply+0x44>
 80088ba:	4602      	mov	r2, r0
 80088bc:	4b44      	ldr	r3, [pc, #272]	@ (80089d0 <__multiply+0x14c>)
 80088be:	4845      	ldr	r0, [pc, #276]	@ (80089d4 <__multiply+0x150>)
 80088c0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80088c4:	f000 fc92 	bl	80091ec <__assert_func>
 80088c8:	f100 0514 	add.w	r5, r0, #20
 80088cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80088d0:	462b      	mov	r3, r5
 80088d2:	2200      	movs	r2, #0
 80088d4:	4543      	cmp	r3, r8
 80088d6:	d321      	bcc.n	800891c <__multiply+0x98>
 80088d8:	f107 0114 	add.w	r1, r7, #20
 80088dc:	f104 0214 	add.w	r2, r4, #20
 80088e0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80088e4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80088e8:	9302      	str	r3, [sp, #8]
 80088ea:	1b13      	subs	r3, r2, r4
 80088ec:	3b15      	subs	r3, #21
 80088ee:	f023 0303 	bic.w	r3, r3, #3
 80088f2:	3304      	adds	r3, #4
 80088f4:	f104 0715 	add.w	r7, r4, #21
 80088f8:	42ba      	cmp	r2, r7
 80088fa:	bf38      	it	cc
 80088fc:	2304      	movcc	r3, #4
 80088fe:	9301      	str	r3, [sp, #4]
 8008900:	9b02      	ldr	r3, [sp, #8]
 8008902:	9103      	str	r1, [sp, #12]
 8008904:	428b      	cmp	r3, r1
 8008906:	d80c      	bhi.n	8008922 <__multiply+0x9e>
 8008908:	2e00      	cmp	r6, #0
 800890a:	dd03      	ble.n	8008914 <__multiply+0x90>
 800890c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008910:	2b00      	cmp	r3, #0
 8008912:	d05b      	beq.n	80089cc <__multiply+0x148>
 8008914:	6106      	str	r6, [r0, #16]
 8008916:	b005      	add	sp, #20
 8008918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800891c:	f843 2b04 	str.w	r2, [r3], #4
 8008920:	e7d8      	b.n	80088d4 <__multiply+0x50>
 8008922:	f8b1 a000 	ldrh.w	sl, [r1]
 8008926:	f1ba 0f00 	cmp.w	sl, #0
 800892a:	d024      	beq.n	8008976 <__multiply+0xf2>
 800892c:	f104 0e14 	add.w	lr, r4, #20
 8008930:	46a9      	mov	r9, r5
 8008932:	f04f 0c00 	mov.w	ip, #0
 8008936:	f85e 7b04 	ldr.w	r7, [lr], #4
 800893a:	f8d9 3000 	ldr.w	r3, [r9]
 800893e:	fa1f fb87 	uxth.w	fp, r7
 8008942:	b29b      	uxth	r3, r3
 8008944:	fb0a 330b 	mla	r3, sl, fp, r3
 8008948:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800894c:	f8d9 7000 	ldr.w	r7, [r9]
 8008950:	4463      	add	r3, ip
 8008952:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008956:	fb0a c70b 	mla	r7, sl, fp, ip
 800895a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800895e:	b29b      	uxth	r3, r3
 8008960:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008964:	4572      	cmp	r2, lr
 8008966:	f849 3b04 	str.w	r3, [r9], #4
 800896a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800896e:	d8e2      	bhi.n	8008936 <__multiply+0xb2>
 8008970:	9b01      	ldr	r3, [sp, #4]
 8008972:	f845 c003 	str.w	ip, [r5, r3]
 8008976:	9b03      	ldr	r3, [sp, #12]
 8008978:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800897c:	3104      	adds	r1, #4
 800897e:	f1b9 0f00 	cmp.w	r9, #0
 8008982:	d021      	beq.n	80089c8 <__multiply+0x144>
 8008984:	682b      	ldr	r3, [r5, #0]
 8008986:	f104 0c14 	add.w	ip, r4, #20
 800898a:	46ae      	mov	lr, r5
 800898c:	f04f 0a00 	mov.w	sl, #0
 8008990:	f8bc b000 	ldrh.w	fp, [ip]
 8008994:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008998:	fb09 770b 	mla	r7, r9, fp, r7
 800899c:	4457      	add	r7, sl
 800899e:	b29b      	uxth	r3, r3
 80089a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80089a4:	f84e 3b04 	str.w	r3, [lr], #4
 80089a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80089ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80089b0:	f8be 3000 	ldrh.w	r3, [lr]
 80089b4:	fb09 330a 	mla	r3, r9, sl, r3
 80089b8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80089bc:	4562      	cmp	r2, ip
 80089be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80089c2:	d8e5      	bhi.n	8008990 <__multiply+0x10c>
 80089c4:	9f01      	ldr	r7, [sp, #4]
 80089c6:	51eb      	str	r3, [r5, r7]
 80089c8:	3504      	adds	r5, #4
 80089ca:	e799      	b.n	8008900 <__multiply+0x7c>
 80089cc:	3e01      	subs	r6, #1
 80089ce:	e79b      	b.n	8008908 <__multiply+0x84>
 80089d0:	08009ab0 	.word	0x08009ab0
 80089d4:	08009ac1 	.word	0x08009ac1

080089d8 <__pow5mult>:
 80089d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80089dc:	4615      	mov	r5, r2
 80089de:	f012 0203 	ands.w	r2, r2, #3
 80089e2:	4607      	mov	r7, r0
 80089e4:	460e      	mov	r6, r1
 80089e6:	d007      	beq.n	80089f8 <__pow5mult+0x20>
 80089e8:	4c25      	ldr	r4, [pc, #148]	@ (8008a80 <__pow5mult+0xa8>)
 80089ea:	3a01      	subs	r2, #1
 80089ec:	2300      	movs	r3, #0
 80089ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80089f2:	f7ff fe9f 	bl	8008734 <__multadd>
 80089f6:	4606      	mov	r6, r0
 80089f8:	10ad      	asrs	r5, r5, #2
 80089fa:	d03d      	beq.n	8008a78 <__pow5mult+0xa0>
 80089fc:	69fc      	ldr	r4, [r7, #28]
 80089fe:	b97c      	cbnz	r4, 8008a20 <__pow5mult+0x48>
 8008a00:	2010      	movs	r0, #16
 8008a02:	f7ff fd7f 	bl	8008504 <malloc>
 8008a06:	4602      	mov	r2, r0
 8008a08:	61f8      	str	r0, [r7, #28]
 8008a0a:	b928      	cbnz	r0, 8008a18 <__pow5mult+0x40>
 8008a0c:	4b1d      	ldr	r3, [pc, #116]	@ (8008a84 <__pow5mult+0xac>)
 8008a0e:	481e      	ldr	r0, [pc, #120]	@ (8008a88 <__pow5mult+0xb0>)
 8008a10:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008a14:	f000 fbea 	bl	80091ec <__assert_func>
 8008a18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008a1c:	6004      	str	r4, [r0, #0]
 8008a1e:	60c4      	str	r4, [r0, #12]
 8008a20:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008a24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008a28:	b94c      	cbnz	r4, 8008a3e <__pow5mult+0x66>
 8008a2a:	f240 2171 	movw	r1, #625	@ 0x271
 8008a2e:	4638      	mov	r0, r7
 8008a30:	f7ff ff12 	bl	8008858 <__i2b>
 8008a34:	2300      	movs	r3, #0
 8008a36:	f8c8 0008 	str.w	r0, [r8, #8]
 8008a3a:	4604      	mov	r4, r0
 8008a3c:	6003      	str	r3, [r0, #0]
 8008a3e:	f04f 0900 	mov.w	r9, #0
 8008a42:	07eb      	lsls	r3, r5, #31
 8008a44:	d50a      	bpl.n	8008a5c <__pow5mult+0x84>
 8008a46:	4631      	mov	r1, r6
 8008a48:	4622      	mov	r2, r4
 8008a4a:	4638      	mov	r0, r7
 8008a4c:	f7ff ff1a 	bl	8008884 <__multiply>
 8008a50:	4631      	mov	r1, r6
 8008a52:	4680      	mov	r8, r0
 8008a54:	4638      	mov	r0, r7
 8008a56:	f7ff fe4b 	bl	80086f0 <_Bfree>
 8008a5a:	4646      	mov	r6, r8
 8008a5c:	106d      	asrs	r5, r5, #1
 8008a5e:	d00b      	beq.n	8008a78 <__pow5mult+0xa0>
 8008a60:	6820      	ldr	r0, [r4, #0]
 8008a62:	b938      	cbnz	r0, 8008a74 <__pow5mult+0x9c>
 8008a64:	4622      	mov	r2, r4
 8008a66:	4621      	mov	r1, r4
 8008a68:	4638      	mov	r0, r7
 8008a6a:	f7ff ff0b 	bl	8008884 <__multiply>
 8008a6e:	6020      	str	r0, [r4, #0]
 8008a70:	f8c0 9000 	str.w	r9, [r0]
 8008a74:	4604      	mov	r4, r0
 8008a76:	e7e4      	b.n	8008a42 <__pow5mult+0x6a>
 8008a78:	4630      	mov	r0, r6
 8008a7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a7e:	bf00      	nop
 8008a80:	08009b1c 	.word	0x08009b1c
 8008a84:	08009a41 	.word	0x08009a41
 8008a88:	08009ac1 	.word	0x08009ac1

08008a8c <__lshift>:
 8008a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a90:	460c      	mov	r4, r1
 8008a92:	6849      	ldr	r1, [r1, #4]
 8008a94:	6923      	ldr	r3, [r4, #16]
 8008a96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008a9a:	68a3      	ldr	r3, [r4, #8]
 8008a9c:	4607      	mov	r7, r0
 8008a9e:	4691      	mov	r9, r2
 8008aa0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008aa4:	f108 0601 	add.w	r6, r8, #1
 8008aa8:	42b3      	cmp	r3, r6
 8008aaa:	db0b      	blt.n	8008ac4 <__lshift+0x38>
 8008aac:	4638      	mov	r0, r7
 8008aae:	f7ff fddf 	bl	8008670 <_Balloc>
 8008ab2:	4605      	mov	r5, r0
 8008ab4:	b948      	cbnz	r0, 8008aca <__lshift+0x3e>
 8008ab6:	4602      	mov	r2, r0
 8008ab8:	4b28      	ldr	r3, [pc, #160]	@ (8008b5c <__lshift+0xd0>)
 8008aba:	4829      	ldr	r0, [pc, #164]	@ (8008b60 <__lshift+0xd4>)
 8008abc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008ac0:	f000 fb94 	bl	80091ec <__assert_func>
 8008ac4:	3101      	adds	r1, #1
 8008ac6:	005b      	lsls	r3, r3, #1
 8008ac8:	e7ee      	b.n	8008aa8 <__lshift+0x1c>
 8008aca:	2300      	movs	r3, #0
 8008acc:	f100 0114 	add.w	r1, r0, #20
 8008ad0:	f100 0210 	add.w	r2, r0, #16
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	4553      	cmp	r3, sl
 8008ad8:	db33      	blt.n	8008b42 <__lshift+0xb6>
 8008ada:	6920      	ldr	r0, [r4, #16]
 8008adc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ae0:	f104 0314 	add.w	r3, r4, #20
 8008ae4:	f019 091f 	ands.w	r9, r9, #31
 8008ae8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008aec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008af0:	d02b      	beq.n	8008b4a <__lshift+0xbe>
 8008af2:	f1c9 0e20 	rsb	lr, r9, #32
 8008af6:	468a      	mov	sl, r1
 8008af8:	2200      	movs	r2, #0
 8008afa:	6818      	ldr	r0, [r3, #0]
 8008afc:	fa00 f009 	lsl.w	r0, r0, r9
 8008b00:	4310      	orrs	r0, r2
 8008b02:	f84a 0b04 	str.w	r0, [sl], #4
 8008b06:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b0a:	459c      	cmp	ip, r3
 8008b0c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008b10:	d8f3      	bhi.n	8008afa <__lshift+0x6e>
 8008b12:	ebac 0304 	sub.w	r3, ip, r4
 8008b16:	3b15      	subs	r3, #21
 8008b18:	f023 0303 	bic.w	r3, r3, #3
 8008b1c:	3304      	adds	r3, #4
 8008b1e:	f104 0015 	add.w	r0, r4, #21
 8008b22:	4584      	cmp	ip, r0
 8008b24:	bf38      	it	cc
 8008b26:	2304      	movcc	r3, #4
 8008b28:	50ca      	str	r2, [r1, r3]
 8008b2a:	b10a      	cbz	r2, 8008b30 <__lshift+0xa4>
 8008b2c:	f108 0602 	add.w	r6, r8, #2
 8008b30:	3e01      	subs	r6, #1
 8008b32:	4638      	mov	r0, r7
 8008b34:	612e      	str	r6, [r5, #16]
 8008b36:	4621      	mov	r1, r4
 8008b38:	f7ff fdda 	bl	80086f0 <_Bfree>
 8008b3c:	4628      	mov	r0, r5
 8008b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b42:	f842 0f04 	str.w	r0, [r2, #4]!
 8008b46:	3301      	adds	r3, #1
 8008b48:	e7c5      	b.n	8008ad6 <__lshift+0x4a>
 8008b4a:	3904      	subs	r1, #4
 8008b4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b50:	f841 2f04 	str.w	r2, [r1, #4]!
 8008b54:	459c      	cmp	ip, r3
 8008b56:	d8f9      	bhi.n	8008b4c <__lshift+0xc0>
 8008b58:	e7ea      	b.n	8008b30 <__lshift+0xa4>
 8008b5a:	bf00      	nop
 8008b5c:	08009ab0 	.word	0x08009ab0
 8008b60:	08009ac1 	.word	0x08009ac1

08008b64 <__mcmp>:
 8008b64:	690a      	ldr	r2, [r1, #16]
 8008b66:	4603      	mov	r3, r0
 8008b68:	6900      	ldr	r0, [r0, #16]
 8008b6a:	1a80      	subs	r0, r0, r2
 8008b6c:	b530      	push	{r4, r5, lr}
 8008b6e:	d10e      	bne.n	8008b8e <__mcmp+0x2a>
 8008b70:	3314      	adds	r3, #20
 8008b72:	3114      	adds	r1, #20
 8008b74:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008b78:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008b7c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008b80:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008b84:	4295      	cmp	r5, r2
 8008b86:	d003      	beq.n	8008b90 <__mcmp+0x2c>
 8008b88:	d205      	bcs.n	8008b96 <__mcmp+0x32>
 8008b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8008b8e:	bd30      	pop	{r4, r5, pc}
 8008b90:	42a3      	cmp	r3, r4
 8008b92:	d3f3      	bcc.n	8008b7c <__mcmp+0x18>
 8008b94:	e7fb      	b.n	8008b8e <__mcmp+0x2a>
 8008b96:	2001      	movs	r0, #1
 8008b98:	e7f9      	b.n	8008b8e <__mcmp+0x2a>
	...

08008b9c <__mdiff>:
 8008b9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ba0:	4689      	mov	r9, r1
 8008ba2:	4606      	mov	r6, r0
 8008ba4:	4611      	mov	r1, r2
 8008ba6:	4648      	mov	r0, r9
 8008ba8:	4614      	mov	r4, r2
 8008baa:	f7ff ffdb 	bl	8008b64 <__mcmp>
 8008bae:	1e05      	subs	r5, r0, #0
 8008bb0:	d112      	bne.n	8008bd8 <__mdiff+0x3c>
 8008bb2:	4629      	mov	r1, r5
 8008bb4:	4630      	mov	r0, r6
 8008bb6:	f7ff fd5b 	bl	8008670 <_Balloc>
 8008bba:	4602      	mov	r2, r0
 8008bbc:	b928      	cbnz	r0, 8008bca <__mdiff+0x2e>
 8008bbe:	4b3f      	ldr	r3, [pc, #252]	@ (8008cbc <__mdiff+0x120>)
 8008bc0:	f240 2137 	movw	r1, #567	@ 0x237
 8008bc4:	483e      	ldr	r0, [pc, #248]	@ (8008cc0 <__mdiff+0x124>)
 8008bc6:	f000 fb11 	bl	80091ec <__assert_func>
 8008bca:	2301      	movs	r3, #1
 8008bcc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008bd0:	4610      	mov	r0, r2
 8008bd2:	b003      	add	sp, #12
 8008bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bd8:	bfbc      	itt	lt
 8008bda:	464b      	movlt	r3, r9
 8008bdc:	46a1      	movlt	r9, r4
 8008bde:	4630      	mov	r0, r6
 8008be0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008be4:	bfba      	itte	lt
 8008be6:	461c      	movlt	r4, r3
 8008be8:	2501      	movlt	r5, #1
 8008bea:	2500      	movge	r5, #0
 8008bec:	f7ff fd40 	bl	8008670 <_Balloc>
 8008bf0:	4602      	mov	r2, r0
 8008bf2:	b918      	cbnz	r0, 8008bfc <__mdiff+0x60>
 8008bf4:	4b31      	ldr	r3, [pc, #196]	@ (8008cbc <__mdiff+0x120>)
 8008bf6:	f240 2145 	movw	r1, #581	@ 0x245
 8008bfa:	e7e3      	b.n	8008bc4 <__mdiff+0x28>
 8008bfc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008c00:	6926      	ldr	r6, [r4, #16]
 8008c02:	60c5      	str	r5, [r0, #12]
 8008c04:	f109 0310 	add.w	r3, r9, #16
 8008c08:	f109 0514 	add.w	r5, r9, #20
 8008c0c:	f104 0e14 	add.w	lr, r4, #20
 8008c10:	f100 0b14 	add.w	fp, r0, #20
 8008c14:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008c18:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008c1c:	9301      	str	r3, [sp, #4]
 8008c1e:	46d9      	mov	r9, fp
 8008c20:	f04f 0c00 	mov.w	ip, #0
 8008c24:	9b01      	ldr	r3, [sp, #4]
 8008c26:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008c2a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008c2e:	9301      	str	r3, [sp, #4]
 8008c30:	fa1f f38a 	uxth.w	r3, sl
 8008c34:	4619      	mov	r1, r3
 8008c36:	b283      	uxth	r3, r0
 8008c38:	1acb      	subs	r3, r1, r3
 8008c3a:	0c00      	lsrs	r0, r0, #16
 8008c3c:	4463      	add	r3, ip
 8008c3e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008c42:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008c46:	b29b      	uxth	r3, r3
 8008c48:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008c4c:	4576      	cmp	r6, lr
 8008c4e:	f849 3b04 	str.w	r3, [r9], #4
 8008c52:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008c56:	d8e5      	bhi.n	8008c24 <__mdiff+0x88>
 8008c58:	1b33      	subs	r3, r6, r4
 8008c5a:	3b15      	subs	r3, #21
 8008c5c:	f023 0303 	bic.w	r3, r3, #3
 8008c60:	3415      	adds	r4, #21
 8008c62:	3304      	adds	r3, #4
 8008c64:	42a6      	cmp	r6, r4
 8008c66:	bf38      	it	cc
 8008c68:	2304      	movcc	r3, #4
 8008c6a:	441d      	add	r5, r3
 8008c6c:	445b      	add	r3, fp
 8008c6e:	461e      	mov	r6, r3
 8008c70:	462c      	mov	r4, r5
 8008c72:	4544      	cmp	r4, r8
 8008c74:	d30e      	bcc.n	8008c94 <__mdiff+0xf8>
 8008c76:	f108 0103 	add.w	r1, r8, #3
 8008c7a:	1b49      	subs	r1, r1, r5
 8008c7c:	f021 0103 	bic.w	r1, r1, #3
 8008c80:	3d03      	subs	r5, #3
 8008c82:	45a8      	cmp	r8, r5
 8008c84:	bf38      	it	cc
 8008c86:	2100      	movcc	r1, #0
 8008c88:	440b      	add	r3, r1
 8008c8a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008c8e:	b191      	cbz	r1, 8008cb6 <__mdiff+0x11a>
 8008c90:	6117      	str	r7, [r2, #16]
 8008c92:	e79d      	b.n	8008bd0 <__mdiff+0x34>
 8008c94:	f854 1b04 	ldr.w	r1, [r4], #4
 8008c98:	46e6      	mov	lr, ip
 8008c9a:	0c08      	lsrs	r0, r1, #16
 8008c9c:	fa1c fc81 	uxtah	ip, ip, r1
 8008ca0:	4471      	add	r1, lr
 8008ca2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008ca6:	b289      	uxth	r1, r1
 8008ca8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008cac:	f846 1b04 	str.w	r1, [r6], #4
 8008cb0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008cb4:	e7dd      	b.n	8008c72 <__mdiff+0xd6>
 8008cb6:	3f01      	subs	r7, #1
 8008cb8:	e7e7      	b.n	8008c8a <__mdiff+0xee>
 8008cba:	bf00      	nop
 8008cbc:	08009ab0 	.word	0x08009ab0
 8008cc0:	08009ac1 	.word	0x08009ac1

08008cc4 <__d2b>:
 8008cc4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008cc8:	460f      	mov	r7, r1
 8008cca:	2101      	movs	r1, #1
 8008ccc:	ec59 8b10 	vmov	r8, r9, d0
 8008cd0:	4616      	mov	r6, r2
 8008cd2:	f7ff fccd 	bl	8008670 <_Balloc>
 8008cd6:	4604      	mov	r4, r0
 8008cd8:	b930      	cbnz	r0, 8008ce8 <__d2b+0x24>
 8008cda:	4602      	mov	r2, r0
 8008cdc:	4b23      	ldr	r3, [pc, #140]	@ (8008d6c <__d2b+0xa8>)
 8008cde:	4824      	ldr	r0, [pc, #144]	@ (8008d70 <__d2b+0xac>)
 8008ce0:	f240 310f 	movw	r1, #783	@ 0x30f
 8008ce4:	f000 fa82 	bl	80091ec <__assert_func>
 8008ce8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008cec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008cf0:	b10d      	cbz	r5, 8008cf6 <__d2b+0x32>
 8008cf2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008cf6:	9301      	str	r3, [sp, #4]
 8008cf8:	f1b8 0300 	subs.w	r3, r8, #0
 8008cfc:	d023      	beq.n	8008d46 <__d2b+0x82>
 8008cfe:	4668      	mov	r0, sp
 8008d00:	9300      	str	r3, [sp, #0]
 8008d02:	f7ff fd7c 	bl	80087fe <__lo0bits>
 8008d06:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008d0a:	b1d0      	cbz	r0, 8008d42 <__d2b+0x7e>
 8008d0c:	f1c0 0320 	rsb	r3, r0, #32
 8008d10:	fa02 f303 	lsl.w	r3, r2, r3
 8008d14:	430b      	orrs	r3, r1
 8008d16:	40c2      	lsrs	r2, r0
 8008d18:	6163      	str	r3, [r4, #20]
 8008d1a:	9201      	str	r2, [sp, #4]
 8008d1c:	9b01      	ldr	r3, [sp, #4]
 8008d1e:	61a3      	str	r3, [r4, #24]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	bf0c      	ite	eq
 8008d24:	2201      	moveq	r2, #1
 8008d26:	2202      	movne	r2, #2
 8008d28:	6122      	str	r2, [r4, #16]
 8008d2a:	b1a5      	cbz	r5, 8008d56 <__d2b+0x92>
 8008d2c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008d30:	4405      	add	r5, r0
 8008d32:	603d      	str	r5, [r7, #0]
 8008d34:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008d38:	6030      	str	r0, [r6, #0]
 8008d3a:	4620      	mov	r0, r4
 8008d3c:	b003      	add	sp, #12
 8008d3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d42:	6161      	str	r1, [r4, #20]
 8008d44:	e7ea      	b.n	8008d1c <__d2b+0x58>
 8008d46:	a801      	add	r0, sp, #4
 8008d48:	f7ff fd59 	bl	80087fe <__lo0bits>
 8008d4c:	9b01      	ldr	r3, [sp, #4]
 8008d4e:	6163      	str	r3, [r4, #20]
 8008d50:	3020      	adds	r0, #32
 8008d52:	2201      	movs	r2, #1
 8008d54:	e7e8      	b.n	8008d28 <__d2b+0x64>
 8008d56:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008d5a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008d5e:	6038      	str	r0, [r7, #0]
 8008d60:	6918      	ldr	r0, [r3, #16]
 8008d62:	f7ff fd2d 	bl	80087c0 <__hi0bits>
 8008d66:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008d6a:	e7e5      	b.n	8008d38 <__d2b+0x74>
 8008d6c:	08009ab0 	.word	0x08009ab0
 8008d70:	08009ac1 	.word	0x08009ac1

08008d74 <__ssputs_r>:
 8008d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d78:	688e      	ldr	r6, [r1, #8]
 8008d7a:	461f      	mov	r7, r3
 8008d7c:	42be      	cmp	r6, r7
 8008d7e:	680b      	ldr	r3, [r1, #0]
 8008d80:	4682      	mov	sl, r0
 8008d82:	460c      	mov	r4, r1
 8008d84:	4690      	mov	r8, r2
 8008d86:	d82d      	bhi.n	8008de4 <__ssputs_r+0x70>
 8008d88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008d8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008d90:	d026      	beq.n	8008de0 <__ssputs_r+0x6c>
 8008d92:	6965      	ldr	r5, [r4, #20]
 8008d94:	6909      	ldr	r1, [r1, #16]
 8008d96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008d9a:	eba3 0901 	sub.w	r9, r3, r1
 8008d9e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008da2:	1c7b      	adds	r3, r7, #1
 8008da4:	444b      	add	r3, r9
 8008da6:	106d      	asrs	r5, r5, #1
 8008da8:	429d      	cmp	r5, r3
 8008daa:	bf38      	it	cc
 8008dac:	461d      	movcc	r5, r3
 8008dae:	0553      	lsls	r3, r2, #21
 8008db0:	d527      	bpl.n	8008e02 <__ssputs_r+0x8e>
 8008db2:	4629      	mov	r1, r5
 8008db4:	f7ff fbd0 	bl	8008558 <_malloc_r>
 8008db8:	4606      	mov	r6, r0
 8008dba:	b360      	cbz	r0, 8008e16 <__ssputs_r+0xa2>
 8008dbc:	6921      	ldr	r1, [r4, #16]
 8008dbe:	464a      	mov	r2, r9
 8008dc0:	f000 fa06 	bl	80091d0 <memcpy>
 8008dc4:	89a3      	ldrh	r3, [r4, #12]
 8008dc6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008dca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008dce:	81a3      	strh	r3, [r4, #12]
 8008dd0:	6126      	str	r6, [r4, #16]
 8008dd2:	6165      	str	r5, [r4, #20]
 8008dd4:	444e      	add	r6, r9
 8008dd6:	eba5 0509 	sub.w	r5, r5, r9
 8008dda:	6026      	str	r6, [r4, #0]
 8008ddc:	60a5      	str	r5, [r4, #8]
 8008dde:	463e      	mov	r6, r7
 8008de0:	42be      	cmp	r6, r7
 8008de2:	d900      	bls.n	8008de6 <__ssputs_r+0x72>
 8008de4:	463e      	mov	r6, r7
 8008de6:	6820      	ldr	r0, [r4, #0]
 8008de8:	4632      	mov	r2, r6
 8008dea:	4641      	mov	r1, r8
 8008dec:	f000 f9c6 	bl	800917c <memmove>
 8008df0:	68a3      	ldr	r3, [r4, #8]
 8008df2:	1b9b      	subs	r3, r3, r6
 8008df4:	60a3      	str	r3, [r4, #8]
 8008df6:	6823      	ldr	r3, [r4, #0]
 8008df8:	4433      	add	r3, r6
 8008dfa:	6023      	str	r3, [r4, #0]
 8008dfc:	2000      	movs	r0, #0
 8008dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e02:	462a      	mov	r2, r5
 8008e04:	f000 fa36 	bl	8009274 <_realloc_r>
 8008e08:	4606      	mov	r6, r0
 8008e0a:	2800      	cmp	r0, #0
 8008e0c:	d1e0      	bne.n	8008dd0 <__ssputs_r+0x5c>
 8008e0e:	6921      	ldr	r1, [r4, #16]
 8008e10:	4650      	mov	r0, sl
 8008e12:	f7ff fb2d 	bl	8008470 <_free_r>
 8008e16:	230c      	movs	r3, #12
 8008e18:	f8ca 3000 	str.w	r3, [sl]
 8008e1c:	89a3      	ldrh	r3, [r4, #12]
 8008e1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e22:	81a3      	strh	r3, [r4, #12]
 8008e24:	f04f 30ff 	mov.w	r0, #4294967295
 8008e28:	e7e9      	b.n	8008dfe <__ssputs_r+0x8a>
	...

08008e2c <_svfiprintf_r>:
 8008e2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e30:	4698      	mov	r8, r3
 8008e32:	898b      	ldrh	r3, [r1, #12]
 8008e34:	061b      	lsls	r3, r3, #24
 8008e36:	b09d      	sub	sp, #116	@ 0x74
 8008e38:	4607      	mov	r7, r0
 8008e3a:	460d      	mov	r5, r1
 8008e3c:	4614      	mov	r4, r2
 8008e3e:	d510      	bpl.n	8008e62 <_svfiprintf_r+0x36>
 8008e40:	690b      	ldr	r3, [r1, #16]
 8008e42:	b973      	cbnz	r3, 8008e62 <_svfiprintf_r+0x36>
 8008e44:	2140      	movs	r1, #64	@ 0x40
 8008e46:	f7ff fb87 	bl	8008558 <_malloc_r>
 8008e4a:	6028      	str	r0, [r5, #0]
 8008e4c:	6128      	str	r0, [r5, #16]
 8008e4e:	b930      	cbnz	r0, 8008e5e <_svfiprintf_r+0x32>
 8008e50:	230c      	movs	r3, #12
 8008e52:	603b      	str	r3, [r7, #0]
 8008e54:	f04f 30ff 	mov.w	r0, #4294967295
 8008e58:	b01d      	add	sp, #116	@ 0x74
 8008e5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e5e:	2340      	movs	r3, #64	@ 0x40
 8008e60:	616b      	str	r3, [r5, #20]
 8008e62:	2300      	movs	r3, #0
 8008e64:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e66:	2320      	movs	r3, #32
 8008e68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008e6c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e70:	2330      	movs	r3, #48	@ 0x30
 8008e72:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009010 <_svfiprintf_r+0x1e4>
 8008e76:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008e7a:	f04f 0901 	mov.w	r9, #1
 8008e7e:	4623      	mov	r3, r4
 8008e80:	469a      	mov	sl, r3
 8008e82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e86:	b10a      	cbz	r2, 8008e8c <_svfiprintf_r+0x60>
 8008e88:	2a25      	cmp	r2, #37	@ 0x25
 8008e8a:	d1f9      	bne.n	8008e80 <_svfiprintf_r+0x54>
 8008e8c:	ebba 0b04 	subs.w	fp, sl, r4
 8008e90:	d00b      	beq.n	8008eaa <_svfiprintf_r+0x7e>
 8008e92:	465b      	mov	r3, fp
 8008e94:	4622      	mov	r2, r4
 8008e96:	4629      	mov	r1, r5
 8008e98:	4638      	mov	r0, r7
 8008e9a:	f7ff ff6b 	bl	8008d74 <__ssputs_r>
 8008e9e:	3001      	adds	r0, #1
 8008ea0:	f000 80a7 	beq.w	8008ff2 <_svfiprintf_r+0x1c6>
 8008ea4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008ea6:	445a      	add	r2, fp
 8008ea8:	9209      	str	r2, [sp, #36]	@ 0x24
 8008eaa:	f89a 3000 	ldrb.w	r3, [sl]
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	f000 809f 	beq.w	8008ff2 <_svfiprintf_r+0x1c6>
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	f04f 32ff 	mov.w	r2, #4294967295
 8008eba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008ebe:	f10a 0a01 	add.w	sl, sl, #1
 8008ec2:	9304      	str	r3, [sp, #16]
 8008ec4:	9307      	str	r3, [sp, #28]
 8008ec6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008eca:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ecc:	4654      	mov	r4, sl
 8008ece:	2205      	movs	r2, #5
 8008ed0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ed4:	484e      	ldr	r0, [pc, #312]	@ (8009010 <_svfiprintf_r+0x1e4>)
 8008ed6:	f7f7 f9a3 	bl	8000220 <memchr>
 8008eda:	9a04      	ldr	r2, [sp, #16]
 8008edc:	b9d8      	cbnz	r0, 8008f16 <_svfiprintf_r+0xea>
 8008ede:	06d0      	lsls	r0, r2, #27
 8008ee0:	bf44      	itt	mi
 8008ee2:	2320      	movmi	r3, #32
 8008ee4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ee8:	0711      	lsls	r1, r2, #28
 8008eea:	bf44      	itt	mi
 8008eec:	232b      	movmi	r3, #43	@ 0x2b
 8008eee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ef2:	f89a 3000 	ldrb.w	r3, [sl]
 8008ef6:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ef8:	d015      	beq.n	8008f26 <_svfiprintf_r+0xfa>
 8008efa:	9a07      	ldr	r2, [sp, #28]
 8008efc:	4654      	mov	r4, sl
 8008efe:	2000      	movs	r0, #0
 8008f00:	f04f 0c0a 	mov.w	ip, #10
 8008f04:	4621      	mov	r1, r4
 8008f06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f0a:	3b30      	subs	r3, #48	@ 0x30
 8008f0c:	2b09      	cmp	r3, #9
 8008f0e:	d94b      	bls.n	8008fa8 <_svfiprintf_r+0x17c>
 8008f10:	b1b0      	cbz	r0, 8008f40 <_svfiprintf_r+0x114>
 8008f12:	9207      	str	r2, [sp, #28]
 8008f14:	e014      	b.n	8008f40 <_svfiprintf_r+0x114>
 8008f16:	eba0 0308 	sub.w	r3, r0, r8
 8008f1a:	fa09 f303 	lsl.w	r3, r9, r3
 8008f1e:	4313      	orrs	r3, r2
 8008f20:	9304      	str	r3, [sp, #16]
 8008f22:	46a2      	mov	sl, r4
 8008f24:	e7d2      	b.n	8008ecc <_svfiprintf_r+0xa0>
 8008f26:	9b03      	ldr	r3, [sp, #12]
 8008f28:	1d19      	adds	r1, r3, #4
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	9103      	str	r1, [sp, #12]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	bfbb      	ittet	lt
 8008f32:	425b      	neglt	r3, r3
 8008f34:	f042 0202 	orrlt.w	r2, r2, #2
 8008f38:	9307      	strge	r3, [sp, #28]
 8008f3a:	9307      	strlt	r3, [sp, #28]
 8008f3c:	bfb8      	it	lt
 8008f3e:	9204      	strlt	r2, [sp, #16]
 8008f40:	7823      	ldrb	r3, [r4, #0]
 8008f42:	2b2e      	cmp	r3, #46	@ 0x2e
 8008f44:	d10a      	bne.n	8008f5c <_svfiprintf_r+0x130>
 8008f46:	7863      	ldrb	r3, [r4, #1]
 8008f48:	2b2a      	cmp	r3, #42	@ 0x2a
 8008f4a:	d132      	bne.n	8008fb2 <_svfiprintf_r+0x186>
 8008f4c:	9b03      	ldr	r3, [sp, #12]
 8008f4e:	1d1a      	adds	r2, r3, #4
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	9203      	str	r2, [sp, #12]
 8008f54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008f58:	3402      	adds	r4, #2
 8008f5a:	9305      	str	r3, [sp, #20]
 8008f5c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009020 <_svfiprintf_r+0x1f4>
 8008f60:	7821      	ldrb	r1, [r4, #0]
 8008f62:	2203      	movs	r2, #3
 8008f64:	4650      	mov	r0, sl
 8008f66:	f7f7 f95b 	bl	8000220 <memchr>
 8008f6a:	b138      	cbz	r0, 8008f7c <_svfiprintf_r+0x150>
 8008f6c:	9b04      	ldr	r3, [sp, #16]
 8008f6e:	eba0 000a 	sub.w	r0, r0, sl
 8008f72:	2240      	movs	r2, #64	@ 0x40
 8008f74:	4082      	lsls	r2, r0
 8008f76:	4313      	orrs	r3, r2
 8008f78:	3401      	adds	r4, #1
 8008f7a:	9304      	str	r3, [sp, #16]
 8008f7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f80:	4824      	ldr	r0, [pc, #144]	@ (8009014 <_svfiprintf_r+0x1e8>)
 8008f82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008f86:	2206      	movs	r2, #6
 8008f88:	f7f7 f94a 	bl	8000220 <memchr>
 8008f8c:	2800      	cmp	r0, #0
 8008f8e:	d036      	beq.n	8008ffe <_svfiprintf_r+0x1d2>
 8008f90:	4b21      	ldr	r3, [pc, #132]	@ (8009018 <_svfiprintf_r+0x1ec>)
 8008f92:	bb1b      	cbnz	r3, 8008fdc <_svfiprintf_r+0x1b0>
 8008f94:	9b03      	ldr	r3, [sp, #12]
 8008f96:	3307      	adds	r3, #7
 8008f98:	f023 0307 	bic.w	r3, r3, #7
 8008f9c:	3308      	adds	r3, #8
 8008f9e:	9303      	str	r3, [sp, #12]
 8008fa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008fa2:	4433      	add	r3, r6
 8008fa4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008fa6:	e76a      	b.n	8008e7e <_svfiprintf_r+0x52>
 8008fa8:	fb0c 3202 	mla	r2, ip, r2, r3
 8008fac:	460c      	mov	r4, r1
 8008fae:	2001      	movs	r0, #1
 8008fb0:	e7a8      	b.n	8008f04 <_svfiprintf_r+0xd8>
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	3401      	adds	r4, #1
 8008fb6:	9305      	str	r3, [sp, #20]
 8008fb8:	4619      	mov	r1, r3
 8008fba:	f04f 0c0a 	mov.w	ip, #10
 8008fbe:	4620      	mov	r0, r4
 8008fc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008fc4:	3a30      	subs	r2, #48	@ 0x30
 8008fc6:	2a09      	cmp	r2, #9
 8008fc8:	d903      	bls.n	8008fd2 <_svfiprintf_r+0x1a6>
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d0c6      	beq.n	8008f5c <_svfiprintf_r+0x130>
 8008fce:	9105      	str	r1, [sp, #20]
 8008fd0:	e7c4      	b.n	8008f5c <_svfiprintf_r+0x130>
 8008fd2:	fb0c 2101 	mla	r1, ip, r1, r2
 8008fd6:	4604      	mov	r4, r0
 8008fd8:	2301      	movs	r3, #1
 8008fda:	e7f0      	b.n	8008fbe <_svfiprintf_r+0x192>
 8008fdc:	ab03      	add	r3, sp, #12
 8008fde:	9300      	str	r3, [sp, #0]
 8008fe0:	462a      	mov	r2, r5
 8008fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800901c <_svfiprintf_r+0x1f0>)
 8008fe4:	a904      	add	r1, sp, #16
 8008fe6:	4638      	mov	r0, r7
 8008fe8:	f7fd fe98 	bl	8006d1c <_printf_float>
 8008fec:	1c42      	adds	r2, r0, #1
 8008fee:	4606      	mov	r6, r0
 8008ff0:	d1d6      	bne.n	8008fa0 <_svfiprintf_r+0x174>
 8008ff2:	89ab      	ldrh	r3, [r5, #12]
 8008ff4:	065b      	lsls	r3, r3, #25
 8008ff6:	f53f af2d 	bmi.w	8008e54 <_svfiprintf_r+0x28>
 8008ffa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ffc:	e72c      	b.n	8008e58 <_svfiprintf_r+0x2c>
 8008ffe:	ab03      	add	r3, sp, #12
 8009000:	9300      	str	r3, [sp, #0]
 8009002:	462a      	mov	r2, r5
 8009004:	4b05      	ldr	r3, [pc, #20]	@ (800901c <_svfiprintf_r+0x1f0>)
 8009006:	a904      	add	r1, sp, #16
 8009008:	4638      	mov	r0, r7
 800900a:	f7fe f91f 	bl	800724c <_printf_i>
 800900e:	e7ed      	b.n	8008fec <_svfiprintf_r+0x1c0>
 8009010:	08009c18 	.word	0x08009c18
 8009014:	08009c22 	.word	0x08009c22
 8009018:	08006d1d 	.word	0x08006d1d
 800901c:	08008d75 	.word	0x08008d75
 8009020:	08009c1e 	.word	0x08009c1e

08009024 <__sflush_r>:
 8009024:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800902c:	0716      	lsls	r6, r2, #28
 800902e:	4605      	mov	r5, r0
 8009030:	460c      	mov	r4, r1
 8009032:	d454      	bmi.n	80090de <__sflush_r+0xba>
 8009034:	684b      	ldr	r3, [r1, #4]
 8009036:	2b00      	cmp	r3, #0
 8009038:	dc02      	bgt.n	8009040 <__sflush_r+0x1c>
 800903a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800903c:	2b00      	cmp	r3, #0
 800903e:	dd48      	ble.n	80090d2 <__sflush_r+0xae>
 8009040:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009042:	2e00      	cmp	r6, #0
 8009044:	d045      	beq.n	80090d2 <__sflush_r+0xae>
 8009046:	2300      	movs	r3, #0
 8009048:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800904c:	682f      	ldr	r7, [r5, #0]
 800904e:	6a21      	ldr	r1, [r4, #32]
 8009050:	602b      	str	r3, [r5, #0]
 8009052:	d030      	beq.n	80090b6 <__sflush_r+0x92>
 8009054:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009056:	89a3      	ldrh	r3, [r4, #12]
 8009058:	0759      	lsls	r1, r3, #29
 800905a:	d505      	bpl.n	8009068 <__sflush_r+0x44>
 800905c:	6863      	ldr	r3, [r4, #4]
 800905e:	1ad2      	subs	r2, r2, r3
 8009060:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009062:	b10b      	cbz	r3, 8009068 <__sflush_r+0x44>
 8009064:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009066:	1ad2      	subs	r2, r2, r3
 8009068:	2300      	movs	r3, #0
 800906a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800906c:	6a21      	ldr	r1, [r4, #32]
 800906e:	4628      	mov	r0, r5
 8009070:	47b0      	blx	r6
 8009072:	1c43      	adds	r3, r0, #1
 8009074:	89a3      	ldrh	r3, [r4, #12]
 8009076:	d106      	bne.n	8009086 <__sflush_r+0x62>
 8009078:	6829      	ldr	r1, [r5, #0]
 800907a:	291d      	cmp	r1, #29
 800907c:	d82b      	bhi.n	80090d6 <__sflush_r+0xb2>
 800907e:	4a2a      	ldr	r2, [pc, #168]	@ (8009128 <__sflush_r+0x104>)
 8009080:	410a      	asrs	r2, r1
 8009082:	07d6      	lsls	r6, r2, #31
 8009084:	d427      	bmi.n	80090d6 <__sflush_r+0xb2>
 8009086:	2200      	movs	r2, #0
 8009088:	6062      	str	r2, [r4, #4]
 800908a:	04d9      	lsls	r1, r3, #19
 800908c:	6922      	ldr	r2, [r4, #16]
 800908e:	6022      	str	r2, [r4, #0]
 8009090:	d504      	bpl.n	800909c <__sflush_r+0x78>
 8009092:	1c42      	adds	r2, r0, #1
 8009094:	d101      	bne.n	800909a <__sflush_r+0x76>
 8009096:	682b      	ldr	r3, [r5, #0]
 8009098:	b903      	cbnz	r3, 800909c <__sflush_r+0x78>
 800909a:	6560      	str	r0, [r4, #84]	@ 0x54
 800909c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800909e:	602f      	str	r7, [r5, #0]
 80090a0:	b1b9      	cbz	r1, 80090d2 <__sflush_r+0xae>
 80090a2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80090a6:	4299      	cmp	r1, r3
 80090a8:	d002      	beq.n	80090b0 <__sflush_r+0x8c>
 80090aa:	4628      	mov	r0, r5
 80090ac:	f7ff f9e0 	bl	8008470 <_free_r>
 80090b0:	2300      	movs	r3, #0
 80090b2:	6363      	str	r3, [r4, #52]	@ 0x34
 80090b4:	e00d      	b.n	80090d2 <__sflush_r+0xae>
 80090b6:	2301      	movs	r3, #1
 80090b8:	4628      	mov	r0, r5
 80090ba:	47b0      	blx	r6
 80090bc:	4602      	mov	r2, r0
 80090be:	1c50      	adds	r0, r2, #1
 80090c0:	d1c9      	bne.n	8009056 <__sflush_r+0x32>
 80090c2:	682b      	ldr	r3, [r5, #0]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d0c6      	beq.n	8009056 <__sflush_r+0x32>
 80090c8:	2b1d      	cmp	r3, #29
 80090ca:	d001      	beq.n	80090d0 <__sflush_r+0xac>
 80090cc:	2b16      	cmp	r3, #22
 80090ce:	d11e      	bne.n	800910e <__sflush_r+0xea>
 80090d0:	602f      	str	r7, [r5, #0]
 80090d2:	2000      	movs	r0, #0
 80090d4:	e022      	b.n	800911c <__sflush_r+0xf8>
 80090d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80090da:	b21b      	sxth	r3, r3
 80090dc:	e01b      	b.n	8009116 <__sflush_r+0xf2>
 80090de:	690f      	ldr	r7, [r1, #16]
 80090e0:	2f00      	cmp	r7, #0
 80090e2:	d0f6      	beq.n	80090d2 <__sflush_r+0xae>
 80090e4:	0793      	lsls	r3, r2, #30
 80090e6:	680e      	ldr	r6, [r1, #0]
 80090e8:	bf08      	it	eq
 80090ea:	694b      	ldreq	r3, [r1, #20]
 80090ec:	600f      	str	r7, [r1, #0]
 80090ee:	bf18      	it	ne
 80090f0:	2300      	movne	r3, #0
 80090f2:	eba6 0807 	sub.w	r8, r6, r7
 80090f6:	608b      	str	r3, [r1, #8]
 80090f8:	f1b8 0f00 	cmp.w	r8, #0
 80090fc:	dde9      	ble.n	80090d2 <__sflush_r+0xae>
 80090fe:	6a21      	ldr	r1, [r4, #32]
 8009100:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009102:	4643      	mov	r3, r8
 8009104:	463a      	mov	r2, r7
 8009106:	4628      	mov	r0, r5
 8009108:	47b0      	blx	r6
 800910a:	2800      	cmp	r0, #0
 800910c:	dc08      	bgt.n	8009120 <__sflush_r+0xfc>
 800910e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009112:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009116:	81a3      	strh	r3, [r4, #12]
 8009118:	f04f 30ff 	mov.w	r0, #4294967295
 800911c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009120:	4407      	add	r7, r0
 8009122:	eba8 0800 	sub.w	r8, r8, r0
 8009126:	e7e7      	b.n	80090f8 <__sflush_r+0xd4>
 8009128:	dfbffffe 	.word	0xdfbffffe

0800912c <_fflush_r>:
 800912c:	b538      	push	{r3, r4, r5, lr}
 800912e:	690b      	ldr	r3, [r1, #16]
 8009130:	4605      	mov	r5, r0
 8009132:	460c      	mov	r4, r1
 8009134:	b913      	cbnz	r3, 800913c <_fflush_r+0x10>
 8009136:	2500      	movs	r5, #0
 8009138:	4628      	mov	r0, r5
 800913a:	bd38      	pop	{r3, r4, r5, pc}
 800913c:	b118      	cbz	r0, 8009146 <_fflush_r+0x1a>
 800913e:	6a03      	ldr	r3, [r0, #32]
 8009140:	b90b      	cbnz	r3, 8009146 <_fflush_r+0x1a>
 8009142:	f7fe fa2f 	bl	80075a4 <__sinit>
 8009146:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d0f3      	beq.n	8009136 <_fflush_r+0xa>
 800914e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009150:	07d0      	lsls	r0, r2, #31
 8009152:	d404      	bmi.n	800915e <_fflush_r+0x32>
 8009154:	0599      	lsls	r1, r3, #22
 8009156:	d402      	bmi.n	800915e <_fflush_r+0x32>
 8009158:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800915a:	f7fe fb3a 	bl	80077d2 <__retarget_lock_acquire_recursive>
 800915e:	4628      	mov	r0, r5
 8009160:	4621      	mov	r1, r4
 8009162:	f7ff ff5f 	bl	8009024 <__sflush_r>
 8009166:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009168:	07da      	lsls	r2, r3, #31
 800916a:	4605      	mov	r5, r0
 800916c:	d4e4      	bmi.n	8009138 <_fflush_r+0xc>
 800916e:	89a3      	ldrh	r3, [r4, #12]
 8009170:	059b      	lsls	r3, r3, #22
 8009172:	d4e1      	bmi.n	8009138 <_fflush_r+0xc>
 8009174:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009176:	f7fe fb2d 	bl	80077d4 <__retarget_lock_release_recursive>
 800917a:	e7dd      	b.n	8009138 <_fflush_r+0xc>

0800917c <memmove>:
 800917c:	4288      	cmp	r0, r1
 800917e:	b510      	push	{r4, lr}
 8009180:	eb01 0402 	add.w	r4, r1, r2
 8009184:	d902      	bls.n	800918c <memmove+0x10>
 8009186:	4284      	cmp	r4, r0
 8009188:	4623      	mov	r3, r4
 800918a:	d807      	bhi.n	800919c <memmove+0x20>
 800918c:	1e43      	subs	r3, r0, #1
 800918e:	42a1      	cmp	r1, r4
 8009190:	d008      	beq.n	80091a4 <memmove+0x28>
 8009192:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009196:	f803 2f01 	strb.w	r2, [r3, #1]!
 800919a:	e7f8      	b.n	800918e <memmove+0x12>
 800919c:	4402      	add	r2, r0
 800919e:	4601      	mov	r1, r0
 80091a0:	428a      	cmp	r2, r1
 80091a2:	d100      	bne.n	80091a6 <memmove+0x2a>
 80091a4:	bd10      	pop	{r4, pc}
 80091a6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80091aa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80091ae:	e7f7      	b.n	80091a0 <memmove+0x24>

080091b0 <_sbrk_r>:
 80091b0:	b538      	push	{r3, r4, r5, lr}
 80091b2:	4d06      	ldr	r5, [pc, #24]	@ (80091cc <_sbrk_r+0x1c>)
 80091b4:	2300      	movs	r3, #0
 80091b6:	4604      	mov	r4, r0
 80091b8:	4608      	mov	r0, r1
 80091ba:	602b      	str	r3, [r5, #0]
 80091bc:	f7f9 fbbe 	bl	800293c <_sbrk>
 80091c0:	1c43      	adds	r3, r0, #1
 80091c2:	d102      	bne.n	80091ca <_sbrk_r+0x1a>
 80091c4:	682b      	ldr	r3, [r5, #0]
 80091c6:	b103      	cbz	r3, 80091ca <_sbrk_r+0x1a>
 80091c8:	6023      	str	r3, [r4, #0]
 80091ca:	bd38      	pop	{r3, r4, r5, pc}
 80091cc:	20000504 	.word	0x20000504

080091d0 <memcpy>:
 80091d0:	440a      	add	r2, r1
 80091d2:	4291      	cmp	r1, r2
 80091d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80091d8:	d100      	bne.n	80091dc <memcpy+0xc>
 80091da:	4770      	bx	lr
 80091dc:	b510      	push	{r4, lr}
 80091de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80091e6:	4291      	cmp	r1, r2
 80091e8:	d1f9      	bne.n	80091de <memcpy+0xe>
 80091ea:	bd10      	pop	{r4, pc}

080091ec <__assert_func>:
 80091ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80091ee:	4614      	mov	r4, r2
 80091f0:	461a      	mov	r2, r3
 80091f2:	4b09      	ldr	r3, [pc, #36]	@ (8009218 <__assert_func+0x2c>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	4605      	mov	r5, r0
 80091f8:	68d8      	ldr	r0, [r3, #12]
 80091fa:	b954      	cbnz	r4, 8009212 <__assert_func+0x26>
 80091fc:	4b07      	ldr	r3, [pc, #28]	@ (800921c <__assert_func+0x30>)
 80091fe:	461c      	mov	r4, r3
 8009200:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009204:	9100      	str	r1, [sp, #0]
 8009206:	462b      	mov	r3, r5
 8009208:	4905      	ldr	r1, [pc, #20]	@ (8009220 <__assert_func+0x34>)
 800920a:	f000 f86f 	bl	80092ec <fiprintf>
 800920e:	f000 f87f 	bl	8009310 <abort>
 8009212:	4b04      	ldr	r3, [pc, #16]	@ (8009224 <__assert_func+0x38>)
 8009214:	e7f4      	b.n	8009200 <__assert_func+0x14>
 8009216:	bf00      	nop
 8009218:	20000024 	.word	0x20000024
 800921c:	08009c6e 	.word	0x08009c6e
 8009220:	08009c40 	.word	0x08009c40
 8009224:	08009c33 	.word	0x08009c33

08009228 <_calloc_r>:
 8009228:	b570      	push	{r4, r5, r6, lr}
 800922a:	fba1 5402 	umull	r5, r4, r1, r2
 800922e:	b93c      	cbnz	r4, 8009240 <_calloc_r+0x18>
 8009230:	4629      	mov	r1, r5
 8009232:	f7ff f991 	bl	8008558 <_malloc_r>
 8009236:	4606      	mov	r6, r0
 8009238:	b928      	cbnz	r0, 8009246 <_calloc_r+0x1e>
 800923a:	2600      	movs	r6, #0
 800923c:	4630      	mov	r0, r6
 800923e:	bd70      	pop	{r4, r5, r6, pc}
 8009240:	220c      	movs	r2, #12
 8009242:	6002      	str	r2, [r0, #0]
 8009244:	e7f9      	b.n	800923a <_calloc_r+0x12>
 8009246:	462a      	mov	r2, r5
 8009248:	4621      	mov	r1, r4
 800924a:	f7fe fa44 	bl	80076d6 <memset>
 800924e:	e7f5      	b.n	800923c <_calloc_r+0x14>

08009250 <__ascii_mbtowc>:
 8009250:	b082      	sub	sp, #8
 8009252:	b901      	cbnz	r1, 8009256 <__ascii_mbtowc+0x6>
 8009254:	a901      	add	r1, sp, #4
 8009256:	b142      	cbz	r2, 800926a <__ascii_mbtowc+0x1a>
 8009258:	b14b      	cbz	r3, 800926e <__ascii_mbtowc+0x1e>
 800925a:	7813      	ldrb	r3, [r2, #0]
 800925c:	600b      	str	r3, [r1, #0]
 800925e:	7812      	ldrb	r2, [r2, #0]
 8009260:	1e10      	subs	r0, r2, #0
 8009262:	bf18      	it	ne
 8009264:	2001      	movne	r0, #1
 8009266:	b002      	add	sp, #8
 8009268:	4770      	bx	lr
 800926a:	4610      	mov	r0, r2
 800926c:	e7fb      	b.n	8009266 <__ascii_mbtowc+0x16>
 800926e:	f06f 0001 	mvn.w	r0, #1
 8009272:	e7f8      	b.n	8009266 <__ascii_mbtowc+0x16>

08009274 <_realloc_r>:
 8009274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009278:	4680      	mov	r8, r0
 800927a:	4615      	mov	r5, r2
 800927c:	460c      	mov	r4, r1
 800927e:	b921      	cbnz	r1, 800928a <_realloc_r+0x16>
 8009280:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009284:	4611      	mov	r1, r2
 8009286:	f7ff b967 	b.w	8008558 <_malloc_r>
 800928a:	b92a      	cbnz	r2, 8009298 <_realloc_r+0x24>
 800928c:	f7ff f8f0 	bl	8008470 <_free_r>
 8009290:	2400      	movs	r4, #0
 8009292:	4620      	mov	r0, r4
 8009294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009298:	f000 f841 	bl	800931e <_malloc_usable_size_r>
 800929c:	4285      	cmp	r5, r0
 800929e:	4606      	mov	r6, r0
 80092a0:	d802      	bhi.n	80092a8 <_realloc_r+0x34>
 80092a2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80092a6:	d8f4      	bhi.n	8009292 <_realloc_r+0x1e>
 80092a8:	4629      	mov	r1, r5
 80092aa:	4640      	mov	r0, r8
 80092ac:	f7ff f954 	bl	8008558 <_malloc_r>
 80092b0:	4607      	mov	r7, r0
 80092b2:	2800      	cmp	r0, #0
 80092b4:	d0ec      	beq.n	8009290 <_realloc_r+0x1c>
 80092b6:	42b5      	cmp	r5, r6
 80092b8:	462a      	mov	r2, r5
 80092ba:	4621      	mov	r1, r4
 80092bc:	bf28      	it	cs
 80092be:	4632      	movcs	r2, r6
 80092c0:	f7ff ff86 	bl	80091d0 <memcpy>
 80092c4:	4621      	mov	r1, r4
 80092c6:	4640      	mov	r0, r8
 80092c8:	f7ff f8d2 	bl	8008470 <_free_r>
 80092cc:	463c      	mov	r4, r7
 80092ce:	e7e0      	b.n	8009292 <_realloc_r+0x1e>

080092d0 <__ascii_wctomb>:
 80092d0:	4603      	mov	r3, r0
 80092d2:	4608      	mov	r0, r1
 80092d4:	b141      	cbz	r1, 80092e8 <__ascii_wctomb+0x18>
 80092d6:	2aff      	cmp	r2, #255	@ 0xff
 80092d8:	d904      	bls.n	80092e4 <__ascii_wctomb+0x14>
 80092da:	228a      	movs	r2, #138	@ 0x8a
 80092dc:	601a      	str	r2, [r3, #0]
 80092de:	f04f 30ff 	mov.w	r0, #4294967295
 80092e2:	4770      	bx	lr
 80092e4:	700a      	strb	r2, [r1, #0]
 80092e6:	2001      	movs	r0, #1
 80092e8:	4770      	bx	lr
	...

080092ec <fiprintf>:
 80092ec:	b40e      	push	{r1, r2, r3}
 80092ee:	b503      	push	{r0, r1, lr}
 80092f0:	4601      	mov	r1, r0
 80092f2:	ab03      	add	r3, sp, #12
 80092f4:	4805      	ldr	r0, [pc, #20]	@ (800930c <fiprintf+0x20>)
 80092f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80092fa:	6800      	ldr	r0, [r0, #0]
 80092fc:	9301      	str	r3, [sp, #4]
 80092fe:	f000 f83f 	bl	8009380 <_vfiprintf_r>
 8009302:	b002      	add	sp, #8
 8009304:	f85d eb04 	ldr.w	lr, [sp], #4
 8009308:	b003      	add	sp, #12
 800930a:	4770      	bx	lr
 800930c:	20000024 	.word	0x20000024

08009310 <abort>:
 8009310:	b508      	push	{r3, lr}
 8009312:	2006      	movs	r0, #6
 8009314:	f000 fa08 	bl	8009728 <raise>
 8009318:	2001      	movs	r0, #1
 800931a:	f7f9 fa96 	bl	800284a <_exit>

0800931e <_malloc_usable_size_r>:
 800931e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009322:	1f18      	subs	r0, r3, #4
 8009324:	2b00      	cmp	r3, #0
 8009326:	bfbc      	itt	lt
 8009328:	580b      	ldrlt	r3, [r1, r0]
 800932a:	18c0      	addlt	r0, r0, r3
 800932c:	4770      	bx	lr

0800932e <__sfputc_r>:
 800932e:	6893      	ldr	r3, [r2, #8]
 8009330:	3b01      	subs	r3, #1
 8009332:	2b00      	cmp	r3, #0
 8009334:	b410      	push	{r4}
 8009336:	6093      	str	r3, [r2, #8]
 8009338:	da08      	bge.n	800934c <__sfputc_r+0x1e>
 800933a:	6994      	ldr	r4, [r2, #24]
 800933c:	42a3      	cmp	r3, r4
 800933e:	db01      	blt.n	8009344 <__sfputc_r+0x16>
 8009340:	290a      	cmp	r1, #10
 8009342:	d103      	bne.n	800934c <__sfputc_r+0x1e>
 8009344:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009348:	f000 b932 	b.w	80095b0 <__swbuf_r>
 800934c:	6813      	ldr	r3, [r2, #0]
 800934e:	1c58      	adds	r0, r3, #1
 8009350:	6010      	str	r0, [r2, #0]
 8009352:	7019      	strb	r1, [r3, #0]
 8009354:	4608      	mov	r0, r1
 8009356:	f85d 4b04 	ldr.w	r4, [sp], #4
 800935a:	4770      	bx	lr

0800935c <__sfputs_r>:
 800935c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800935e:	4606      	mov	r6, r0
 8009360:	460f      	mov	r7, r1
 8009362:	4614      	mov	r4, r2
 8009364:	18d5      	adds	r5, r2, r3
 8009366:	42ac      	cmp	r4, r5
 8009368:	d101      	bne.n	800936e <__sfputs_r+0x12>
 800936a:	2000      	movs	r0, #0
 800936c:	e007      	b.n	800937e <__sfputs_r+0x22>
 800936e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009372:	463a      	mov	r2, r7
 8009374:	4630      	mov	r0, r6
 8009376:	f7ff ffda 	bl	800932e <__sfputc_r>
 800937a:	1c43      	adds	r3, r0, #1
 800937c:	d1f3      	bne.n	8009366 <__sfputs_r+0xa>
 800937e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009380 <_vfiprintf_r>:
 8009380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009384:	460d      	mov	r5, r1
 8009386:	b09d      	sub	sp, #116	@ 0x74
 8009388:	4614      	mov	r4, r2
 800938a:	4698      	mov	r8, r3
 800938c:	4606      	mov	r6, r0
 800938e:	b118      	cbz	r0, 8009398 <_vfiprintf_r+0x18>
 8009390:	6a03      	ldr	r3, [r0, #32]
 8009392:	b90b      	cbnz	r3, 8009398 <_vfiprintf_r+0x18>
 8009394:	f7fe f906 	bl	80075a4 <__sinit>
 8009398:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800939a:	07d9      	lsls	r1, r3, #31
 800939c:	d405      	bmi.n	80093aa <_vfiprintf_r+0x2a>
 800939e:	89ab      	ldrh	r3, [r5, #12]
 80093a0:	059a      	lsls	r2, r3, #22
 80093a2:	d402      	bmi.n	80093aa <_vfiprintf_r+0x2a>
 80093a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093a6:	f7fe fa14 	bl	80077d2 <__retarget_lock_acquire_recursive>
 80093aa:	89ab      	ldrh	r3, [r5, #12]
 80093ac:	071b      	lsls	r3, r3, #28
 80093ae:	d501      	bpl.n	80093b4 <_vfiprintf_r+0x34>
 80093b0:	692b      	ldr	r3, [r5, #16]
 80093b2:	b99b      	cbnz	r3, 80093dc <_vfiprintf_r+0x5c>
 80093b4:	4629      	mov	r1, r5
 80093b6:	4630      	mov	r0, r6
 80093b8:	f000 f938 	bl	800962c <__swsetup_r>
 80093bc:	b170      	cbz	r0, 80093dc <_vfiprintf_r+0x5c>
 80093be:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80093c0:	07dc      	lsls	r4, r3, #31
 80093c2:	d504      	bpl.n	80093ce <_vfiprintf_r+0x4e>
 80093c4:	f04f 30ff 	mov.w	r0, #4294967295
 80093c8:	b01d      	add	sp, #116	@ 0x74
 80093ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093ce:	89ab      	ldrh	r3, [r5, #12]
 80093d0:	0598      	lsls	r0, r3, #22
 80093d2:	d4f7      	bmi.n	80093c4 <_vfiprintf_r+0x44>
 80093d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093d6:	f7fe f9fd 	bl	80077d4 <__retarget_lock_release_recursive>
 80093da:	e7f3      	b.n	80093c4 <_vfiprintf_r+0x44>
 80093dc:	2300      	movs	r3, #0
 80093de:	9309      	str	r3, [sp, #36]	@ 0x24
 80093e0:	2320      	movs	r3, #32
 80093e2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80093e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80093ea:	2330      	movs	r3, #48	@ 0x30
 80093ec:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800959c <_vfiprintf_r+0x21c>
 80093f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80093f4:	f04f 0901 	mov.w	r9, #1
 80093f8:	4623      	mov	r3, r4
 80093fa:	469a      	mov	sl, r3
 80093fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009400:	b10a      	cbz	r2, 8009406 <_vfiprintf_r+0x86>
 8009402:	2a25      	cmp	r2, #37	@ 0x25
 8009404:	d1f9      	bne.n	80093fa <_vfiprintf_r+0x7a>
 8009406:	ebba 0b04 	subs.w	fp, sl, r4
 800940a:	d00b      	beq.n	8009424 <_vfiprintf_r+0xa4>
 800940c:	465b      	mov	r3, fp
 800940e:	4622      	mov	r2, r4
 8009410:	4629      	mov	r1, r5
 8009412:	4630      	mov	r0, r6
 8009414:	f7ff ffa2 	bl	800935c <__sfputs_r>
 8009418:	3001      	adds	r0, #1
 800941a:	f000 80a7 	beq.w	800956c <_vfiprintf_r+0x1ec>
 800941e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009420:	445a      	add	r2, fp
 8009422:	9209      	str	r2, [sp, #36]	@ 0x24
 8009424:	f89a 3000 	ldrb.w	r3, [sl]
 8009428:	2b00      	cmp	r3, #0
 800942a:	f000 809f 	beq.w	800956c <_vfiprintf_r+0x1ec>
 800942e:	2300      	movs	r3, #0
 8009430:	f04f 32ff 	mov.w	r2, #4294967295
 8009434:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009438:	f10a 0a01 	add.w	sl, sl, #1
 800943c:	9304      	str	r3, [sp, #16]
 800943e:	9307      	str	r3, [sp, #28]
 8009440:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009444:	931a      	str	r3, [sp, #104]	@ 0x68
 8009446:	4654      	mov	r4, sl
 8009448:	2205      	movs	r2, #5
 800944a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800944e:	4853      	ldr	r0, [pc, #332]	@ (800959c <_vfiprintf_r+0x21c>)
 8009450:	f7f6 fee6 	bl	8000220 <memchr>
 8009454:	9a04      	ldr	r2, [sp, #16]
 8009456:	b9d8      	cbnz	r0, 8009490 <_vfiprintf_r+0x110>
 8009458:	06d1      	lsls	r1, r2, #27
 800945a:	bf44      	itt	mi
 800945c:	2320      	movmi	r3, #32
 800945e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009462:	0713      	lsls	r3, r2, #28
 8009464:	bf44      	itt	mi
 8009466:	232b      	movmi	r3, #43	@ 0x2b
 8009468:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800946c:	f89a 3000 	ldrb.w	r3, [sl]
 8009470:	2b2a      	cmp	r3, #42	@ 0x2a
 8009472:	d015      	beq.n	80094a0 <_vfiprintf_r+0x120>
 8009474:	9a07      	ldr	r2, [sp, #28]
 8009476:	4654      	mov	r4, sl
 8009478:	2000      	movs	r0, #0
 800947a:	f04f 0c0a 	mov.w	ip, #10
 800947e:	4621      	mov	r1, r4
 8009480:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009484:	3b30      	subs	r3, #48	@ 0x30
 8009486:	2b09      	cmp	r3, #9
 8009488:	d94b      	bls.n	8009522 <_vfiprintf_r+0x1a2>
 800948a:	b1b0      	cbz	r0, 80094ba <_vfiprintf_r+0x13a>
 800948c:	9207      	str	r2, [sp, #28]
 800948e:	e014      	b.n	80094ba <_vfiprintf_r+0x13a>
 8009490:	eba0 0308 	sub.w	r3, r0, r8
 8009494:	fa09 f303 	lsl.w	r3, r9, r3
 8009498:	4313      	orrs	r3, r2
 800949a:	9304      	str	r3, [sp, #16]
 800949c:	46a2      	mov	sl, r4
 800949e:	e7d2      	b.n	8009446 <_vfiprintf_r+0xc6>
 80094a0:	9b03      	ldr	r3, [sp, #12]
 80094a2:	1d19      	adds	r1, r3, #4
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	9103      	str	r1, [sp, #12]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	bfbb      	ittet	lt
 80094ac:	425b      	neglt	r3, r3
 80094ae:	f042 0202 	orrlt.w	r2, r2, #2
 80094b2:	9307      	strge	r3, [sp, #28]
 80094b4:	9307      	strlt	r3, [sp, #28]
 80094b6:	bfb8      	it	lt
 80094b8:	9204      	strlt	r2, [sp, #16]
 80094ba:	7823      	ldrb	r3, [r4, #0]
 80094bc:	2b2e      	cmp	r3, #46	@ 0x2e
 80094be:	d10a      	bne.n	80094d6 <_vfiprintf_r+0x156>
 80094c0:	7863      	ldrb	r3, [r4, #1]
 80094c2:	2b2a      	cmp	r3, #42	@ 0x2a
 80094c4:	d132      	bne.n	800952c <_vfiprintf_r+0x1ac>
 80094c6:	9b03      	ldr	r3, [sp, #12]
 80094c8:	1d1a      	adds	r2, r3, #4
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	9203      	str	r2, [sp, #12]
 80094ce:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80094d2:	3402      	adds	r4, #2
 80094d4:	9305      	str	r3, [sp, #20]
 80094d6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80095ac <_vfiprintf_r+0x22c>
 80094da:	7821      	ldrb	r1, [r4, #0]
 80094dc:	2203      	movs	r2, #3
 80094de:	4650      	mov	r0, sl
 80094e0:	f7f6 fe9e 	bl	8000220 <memchr>
 80094e4:	b138      	cbz	r0, 80094f6 <_vfiprintf_r+0x176>
 80094e6:	9b04      	ldr	r3, [sp, #16]
 80094e8:	eba0 000a 	sub.w	r0, r0, sl
 80094ec:	2240      	movs	r2, #64	@ 0x40
 80094ee:	4082      	lsls	r2, r0
 80094f0:	4313      	orrs	r3, r2
 80094f2:	3401      	adds	r4, #1
 80094f4:	9304      	str	r3, [sp, #16]
 80094f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094fa:	4829      	ldr	r0, [pc, #164]	@ (80095a0 <_vfiprintf_r+0x220>)
 80094fc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009500:	2206      	movs	r2, #6
 8009502:	f7f6 fe8d 	bl	8000220 <memchr>
 8009506:	2800      	cmp	r0, #0
 8009508:	d03f      	beq.n	800958a <_vfiprintf_r+0x20a>
 800950a:	4b26      	ldr	r3, [pc, #152]	@ (80095a4 <_vfiprintf_r+0x224>)
 800950c:	bb1b      	cbnz	r3, 8009556 <_vfiprintf_r+0x1d6>
 800950e:	9b03      	ldr	r3, [sp, #12]
 8009510:	3307      	adds	r3, #7
 8009512:	f023 0307 	bic.w	r3, r3, #7
 8009516:	3308      	adds	r3, #8
 8009518:	9303      	str	r3, [sp, #12]
 800951a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800951c:	443b      	add	r3, r7
 800951e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009520:	e76a      	b.n	80093f8 <_vfiprintf_r+0x78>
 8009522:	fb0c 3202 	mla	r2, ip, r2, r3
 8009526:	460c      	mov	r4, r1
 8009528:	2001      	movs	r0, #1
 800952a:	e7a8      	b.n	800947e <_vfiprintf_r+0xfe>
 800952c:	2300      	movs	r3, #0
 800952e:	3401      	adds	r4, #1
 8009530:	9305      	str	r3, [sp, #20]
 8009532:	4619      	mov	r1, r3
 8009534:	f04f 0c0a 	mov.w	ip, #10
 8009538:	4620      	mov	r0, r4
 800953a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800953e:	3a30      	subs	r2, #48	@ 0x30
 8009540:	2a09      	cmp	r2, #9
 8009542:	d903      	bls.n	800954c <_vfiprintf_r+0x1cc>
 8009544:	2b00      	cmp	r3, #0
 8009546:	d0c6      	beq.n	80094d6 <_vfiprintf_r+0x156>
 8009548:	9105      	str	r1, [sp, #20]
 800954a:	e7c4      	b.n	80094d6 <_vfiprintf_r+0x156>
 800954c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009550:	4604      	mov	r4, r0
 8009552:	2301      	movs	r3, #1
 8009554:	e7f0      	b.n	8009538 <_vfiprintf_r+0x1b8>
 8009556:	ab03      	add	r3, sp, #12
 8009558:	9300      	str	r3, [sp, #0]
 800955a:	462a      	mov	r2, r5
 800955c:	4b12      	ldr	r3, [pc, #72]	@ (80095a8 <_vfiprintf_r+0x228>)
 800955e:	a904      	add	r1, sp, #16
 8009560:	4630      	mov	r0, r6
 8009562:	f7fd fbdb 	bl	8006d1c <_printf_float>
 8009566:	4607      	mov	r7, r0
 8009568:	1c78      	adds	r0, r7, #1
 800956a:	d1d6      	bne.n	800951a <_vfiprintf_r+0x19a>
 800956c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800956e:	07d9      	lsls	r1, r3, #31
 8009570:	d405      	bmi.n	800957e <_vfiprintf_r+0x1fe>
 8009572:	89ab      	ldrh	r3, [r5, #12]
 8009574:	059a      	lsls	r2, r3, #22
 8009576:	d402      	bmi.n	800957e <_vfiprintf_r+0x1fe>
 8009578:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800957a:	f7fe f92b 	bl	80077d4 <__retarget_lock_release_recursive>
 800957e:	89ab      	ldrh	r3, [r5, #12]
 8009580:	065b      	lsls	r3, r3, #25
 8009582:	f53f af1f 	bmi.w	80093c4 <_vfiprintf_r+0x44>
 8009586:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009588:	e71e      	b.n	80093c8 <_vfiprintf_r+0x48>
 800958a:	ab03      	add	r3, sp, #12
 800958c:	9300      	str	r3, [sp, #0]
 800958e:	462a      	mov	r2, r5
 8009590:	4b05      	ldr	r3, [pc, #20]	@ (80095a8 <_vfiprintf_r+0x228>)
 8009592:	a904      	add	r1, sp, #16
 8009594:	4630      	mov	r0, r6
 8009596:	f7fd fe59 	bl	800724c <_printf_i>
 800959a:	e7e4      	b.n	8009566 <_vfiprintf_r+0x1e6>
 800959c:	08009c18 	.word	0x08009c18
 80095a0:	08009c22 	.word	0x08009c22
 80095a4:	08006d1d 	.word	0x08006d1d
 80095a8:	0800935d 	.word	0x0800935d
 80095ac:	08009c1e 	.word	0x08009c1e

080095b0 <__swbuf_r>:
 80095b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095b2:	460e      	mov	r6, r1
 80095b4:	4614      	mov	r4, r2
 80095b6:	4605      	mov	r5, r0
 80095b8:	b118      	cbz	r0, 80095c2 <__swbuf_r+0x12>
 80095ba:	6a03      	ldr	r3, [r0, #32]
 80095bc:	b90b      	cbnz	r3, 80095c2 <__swbuf_r+0x12>
 80095be:	f7fd fff1 	bl	80075a4 <__sinit>
 80095c2:	69a3      	ldr	r3, [r4, #24]
 80095c4:	60a3      	str	r3, [r4, #8]
 80095c6:	89a3      	ldrh	r3, [r4, #12]
 80095c8:	071a      	lsls	r2, r3, #28
 80095ca:	d501      	bpl.n	80095d0 <__swbuf_r+0x20>
 80095cc:	6923      	ldr	r3, [r4, #16]
 80095ce:	b943      	cbnz	r3, 80095e2 <__swbuf_r+0x32>
 80095d0:	4621      	mov	r1, r4
 80095d2:	4628      	mov	r0, r5
 80095d4:	f000 f82a 	bl	800962c <__swsetup_r>
 80095d8:	b118      	cbz	r0, 80095e2 <__swbuf_r+0x32>
 80095da:	f04f 37ff 	mov.w	r7, #4294967295
 80095de:	4638      	mov	r0, r7
 80095e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80095e2:	6823      	ldr	r3, [r4, #0]
 80095e4:	6922      	ldr	r2, [r4, #16]
 80095e6:	1a98      	subs	r0, r3, r2
 80095e8:	6963      	ldr	r3, [r4, #20]
 80095ea:	b2f6      	uxtb	r6, r6
 80095ec:	4283      	cmp	r3, r0
 80095ee:	4637      	mov	r7, r6
 80095f0:	dc05      	bgt.n	80095fe <__swbuf_r+0x4e>
 80095f2:	4621      	mov	r1, r4
 80095f4:	4628      	mov	r0, r5
 80095f6:	f7ff fd99 	bl	800912c <_fflush_r>
 80095fa:	2800      	cmp	r0, #0
 80095fc:	d1ed      	bne.n	80095da <__swbuf_r+0x2a>
 80095fe:	68a3      	ldr	r3, [r4, #8]
 8009600:	3b01      	subs	r3, #1
 8009602:	60a3      	str	r3, [r4, #8]
 8009604:	6823      	ldr	r3, [r4, #0]
 8009606:	1c5a      	adds	r2, r3, #1
 8009608:	6022      	str	r2, [r4, #0]
 800960a:	701e      	strb	r6, [r3, #0]
 800960c:	6962      	ldr	r2, [r4, #20]
 800960e:	1c43      	adds	r3, r0, #1
 8009610:	429a      	cmp	r2, r3
 8009612:	d004      	beq.n	800961e <__swbuf_r+0x6e>
 8009614:	89a3      	ldrh	r3, [r4, #12]
 8009616:	07db      	lsls	r3, r3, #31
 8009618:	d5e1      	bpl.n	80095de <__swbuf_r+0x2e>
 800961a:	2e0a      	cmp	r6, #10
 800961c:	d1df      	bne.n	80095de <__swbuf_r+0x2e>
 800961e:	4621      	mov	r1, r4
 8009620:	4628      	mov	r0, r5
 8009622:	f7ff fd83 	bl	800912c <_fflush_r>
 8009626:	2800      	cmp	r0, #0
 8009628:	d0d9      	beq.n	80095de <__swbuf_r+0x2e>
 800962a:	e7d6      	b.n	80095da <__swbuf_r+0x2a>

0800962c <__swsetup_r>:
 800962c:	b538      	push	{r3, r4, r5, lr}
 800962e:	4b29      	ldr	r3, [pc, #164]	@ (80096d4 <__swsetup_r+0xa8>)
 8009630:	4605      	mov	r5, r0
 8009632:	6818      	ldr	r0, [r3, #0]
 8009634:	460c      	mov	r4, r1
 8009636:	b118      	cbz	r0, 8009640 <__swsetup_r+0x14>
 8009638:	6a03      	ldr	r3, [r0, #32]
 800963a:	b90b      	cbnz	r3, 8009640 <__swsetup_r+0x14>
 800963c:	f7fd ffb2 	bl	80075a4 <__sinit>
 8009640:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009644:	0719      	lsls	r1, r3, #28
 8009646:	d422      	bmi.n	800968e <__swsetup_r+0x62>
 8009648:	06da      	lsls	r2, r3, #27
 800964a:	d407      	bmi.n	800965c <__swsetup_r+0x30>
 800964c:	2209      	movs	r2, #9
 800964e:	602a      	str	r2, [r5, #0]
 8009650:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009654:	81a3      	strh	r3, [r4, #12]
 8009656:	f04f 30ff 	mov.w	r0, #4294967295
 800965a:	e033      	b.n	80096c4 <__swsetup_r+0x98>
 800965c:	0758      	lsls	r0, r3, #29
 800965e:	d512      	bpl.n	8009686 <__swsetup_r+0x5a>
 8009660:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009662:	b141      	cbz	r1, 8009676 <__swsetup_r+0x4a>
 8009664:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009668:	4299      	cmp	r1, r3
 800966a:	d002      	beq.n	8009672 <__swsetup_r+0x46>
 800966c:	4628      	mov	r0, r5
 800966e:	f7fe feff 	bl	8008470 <_free_r>
 8009672:	2300      	movs	r3, #0
 8009674:	6363      	str	r3, [r4, #52]	@ 0x34
 8009676:	89a3      	ldrh	r3, [r4, #12]
 8009678:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800967c:	81a3      	strh	r3, [r4, #12]
 800967e:	2300      	movs	r3, #0
 8009680:	6063      	str	r3, [r4, #4]
 8009682:	6923      	ldr	r3, [r4, #16]
 8009684:	6023      	str	r3, [r4, #0]
 8009686:	89a3      	ldrh	r3, [r4, #12]
 8009688:	f043 0308 	orr.w	r3, r3, #8
 800968c:	81a3      	strh	r3, [r4, #12]
 800968e:	6923      	ldr	r3, [r4, #16]
 8009690:	b94b      	cbnz	r3, 80096a6 <__swsetup_r+0x7a>
 8009692:	89a3      	ldrh	r3, [r4, #12]
 8009694:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009698:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800969c:	d003      	beq.n	80096a6 <__swsetup_r+0x7a>
 800969e:	4621      	mov	r1, r4
 80096a0:	4628      	mov	r0, r5
 80096a2:	f000 f883 	bl	80097ac <__smakebuf_r>
 80096a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096aa:	f013 0201 	ands.w	r2, r3, #1
 80096ae:	d00a      	beq.n	80096c6 <__swsetup_r+0x9a>
 80096b0:	2200      	movs	r2, #0
 80096b2:	60a2      	str	r2, [r4, #8]
 80096b4:	6962      	ldr	r2, [r4, #20]
 80096b6:	4252      	negs	r2, r2
 80096b8:	61a2      	str	r2, [r4, #24]
 80096ba:	6922      	ldr	r2, [r4, #16]
 80096bc:	b942      	cbnz	r2, 80096d0 <__swsetup_r+0xa4>
 80096be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80096c2:	d1c5      	bne.n	8009650 <__swsetup_r+0x24>
 80096c4:	bd38      	pop	{r3, r4, r5, pc}
 80096c6:	0799      	lsls	r1, r3, #30
 80096c8:	bf58      	it	pl
 80096ca:	6962      	ldrpl	r2, [r4, #20]
 80096cc:	60a2      	str	r2, [r4, #8]
 80096ce:	e7f4      	b.n	80096ba <__swsetup_r+0x8e>
 80096d0:	2000      	movs	r0, #0
 80096d2:	e7f7      	b.n	80096c4 <__swsetup_r+0x98>
 80096d4:	20000024 	.word	0x20000024

080096d8 <_raise_r>:
 80096d8:	291f      	cmp	r1, #31
 80096da:	b538      	push	{r3, r4, r5, lr}
 80096dc:	4605      	mov	r5, r0
 80096de:	460c      	mov	r4, r1
 80096e0:	d904      	bls.n	80096ec <_raise_r+0x14>
 80096e2:	2316      	movs	r3, #22
 80096e4:	6003      	str	r3, [r0, #0]
 80096e6:	f04f 30ff 	mov.w	r0, #4294967295
 80096ea:	bd38      	pop	{r3, r4, r5, pc}
 80096ec:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80096ee:	b112      	cbz	r2, 80096f6 <_raise_r+0x1e>
 80096f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80096f4:	b94b      	cbnz	r3, 800970a <_raise_r+0x32>
 80096f6:	4628      	mov	r0, r5
 80096f8:	f000 f830 	bl	800975c <_getpid_r>
 80096fc:	4622      	mov	r2, r4
 80096fe:	4601      	mov	r1, r0
 8009700:	4628      	mov	r0, r5
 8009702:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009706:	f000 b817 	b.w	8009738 <_kill_r>
 800970a:	2b01      	cmp	r3, #1
 800970c:	d00a      	beq.n	8009724 <_raise_r+0x4c>
 800970e:	1c59      	adds	r1, r3, #1
 8009710:	d103      	bne.n	800971a <_raise_r+0x42>
 8009712:	2316      	movs	r3, #22
 8009714:	6003      	str	r3, [r0, #0]
 8009716:	2001      	movs	r0, #1
 8009718:	e7e7      	b.n	80096ea <_raise_r+0x12>
 800971a:	2100      	movs	r1, #0
 800971c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009720:	4620      	mov	r0, r4
 8009722:	4798      	blx	r3
 8009724:	2000      	movs	r0, #0
 8009726:	e7e0      	b.n	80096ea <_raise_r+0x12>

08009728 <raise>:
 8009728:	4b02      	ldr	r3, [pc, #8]	@ (8009734 <raise+0xc>)
 800972a:	4601      	mov	r1, r0
 800972c:	6818      	ldr	r0, [r3, #0]
 800972e:	f7ff bfd3 	b.w	80096d8 <_raise_r>
 8009732:	bf00      	nop
 8009734:	20000024 	.word	0x20000024

08009738 <_kill_r>:
 8009738:	b538      	push	{r3, r4, r5, lr}
 800973a:	4d07      	ldr	r5, [pc, #28]	@ (8009758 <_kill_r+0x20>)
 800973c:	2300      	movs	r3, #0
 800973e:	4604      	mov	r4, r0
 8009740:	4608      	mov	r0, r1
 8009742:	4611      	mov	r1, r2
 8009744:	602b      	str	r3, [r5, #0]
 8009746:	f7f9 f870 	bl	800282a <_kill>
 800974a:	1c43      	adds	r3, r0, #1
 800974c:	d102      	bne.n	8009754 <_kill_r+0x1c>
 800974e:	682b      	ldr	r3, [r5, #0]
 8009750:	b103      	cbz	r3, 8009754 <_kill_r+0x1c>
 8009752:	6023      	str	r3, [r4, #0]
 8009754:	bd38      	pop	{r3, r4, r5, pc}
 8009756:	bf00      	nop
 8009758:	20000504 	.word	0x20000504

0800975c <_getpid_r>:
 800975c:	f7f9 b85d 	b.w	800281a <_getpid>

08009760 <__swhatbuf_r>:
 8009760:	b570      	push	{r4, r5, r6, lr}
 8009762:	460c      	mov	r4, r1
 8009764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009768:	2900      	cmp	r1, #0
 800976a:	b096      	sub	sp, #88	@ 0x58
 800976c:	4615      	mov	r5, r2
 800976e:	461e      	mov	r6, r3
 8009770:	da0d      	bge.n	800978e <__swhatbuf_r+0x2e>
 8009772:	89a3      	ldrh	r3, [r4, #12]
 8009774:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009778:	f04f 0100 	mov.w	r1, #0
 800977c:	bf14      	ite	ne
 800977e:	2340      	movne	r3, #64	@ 0x40
 8009780:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009784:	2000      	movs	r0, #0
 8009786:	6031      	str	r1, [r6, #0]
 8009788:	602b      	str	r3, [r5, #0]
 800978a:	b016      	add	sp, #88	@ 0x58
 800978c:	bd70      	pop	{r4, r5, r6, pc}
 800978e:	466a      	mov	r2, sp
 8009790:	f000 f848 	bl	8009824 <_fstat_r>
 8009794:	2800      	cmp	r0, #0
 8009796:	dbec      	blt.n	8009772 <__swhatbuf_r+0x12>
 8009798:	9901      	ldr	r1, [sp, #4]
 800979a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800979e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80097a2:	4259      	negs	r1, r3
 80097a4:	4159      	adcs	r1, r3
 80097a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80097aa:	e7eb      	b.n	8009784 <__swhatbuf_r+0x24>

080097ac <__smakebuf_r>:
 80097ac:	898b      	ldrh	r3, [r1, #12]
 80097ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80097b0:	079d      	lsls	r5, r3, #30
 80097b2:	4606      	mov	r6, r0
 80097b4:	460c      	mov	r4, r1
 80097b6:	d507      	bpl.n	80097c8 <__smakebuf_r+0x1c>
 80097b8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80097bc:	6023      	str	r3, [r4, #0]
 80097be:	6123      	str	r3, [r4, #16]
 80097c0:	2301      	movs	r3, #1
 80097c2:	6163      	str	r3, [r4, #20]
 80097c4:	b003      	add	sp, #12
 80097c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097c8:	ab01      	add	r3, sp, #4
 80097ca:	466a      	mov	r2, sp
 80097cc:	f7ff ffc8 	bl	8009760 <__swhatbuf_r>
 80097d0:	9f00      	ldr	r7, [sp, #0]
 80097d2:	4605      	mov	r5, r0
 80097d4:	4639      	mov	r1, r7
 80097d6:	4630      	mov	r0, r6
 80097d8:	f7fe febe 	bl	8008558 <_malloc_r>
 80097dc:	b948      	cbnz	r0, 80097f2 <__smakebuf_r+0x46>
 80097de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097e2:	059a      	lsls	r2, r3, #22
 80097e4:	d4ee      	bmi.n	80097c4 <__smakebuf_r+0x18>
 80097e6:	f023 0303 	bic.w	r3, r3, #3
 80097ea:	f043 0302 	orr.w	r3, r3, #2
 80097ee:	81a3      	strh	r3, [r4, #12]
 80097f0:	e7e2      	b.n	80097b8 <__smakebuf_r+0xc>
 80097f2:	89a3      	ldrh	r3, [r4, #12]
 80097f4:	6020      	str	r0, [r4, #0]
 80097f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80097fa:	81a3      	strh	r3, [r4, #12]
 80097fc:	9b01      	ldr	r3, [sp, #4]
 80097fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009802:	b15b      	cbz	r3, 800981c <__smakebuf_r+0x70>
 8009804:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009808:	4630      	mov	r0, r6
 800980a:	f000 f81d 	bl	8009848 <_isatty_r>
 800980e:	b128      	cbz	r0, 800981c <__smakebuf_r+0x70>
 8009810:	89a3      	ldrh	r3, [r4, #12]
 8009812:	f023 0303 	bic.w	r3, r3, #3
 8009816:	f043 0301 	orr.w	r3, r3, #1
 800981a:	81a3      	strh	r3, [r4, #12]
 800981c:	89a3      	ldrh	r3, [r4, #12]
 800981e:	431d      	orrs	r5, r3
 8009820:	81a5      	strh	r5, [r4, #12]
 8009822:	e7cf      	b.n	80097c4 <__smakebuf_r+0x18>

08009824 <_fstat_r>:
 8009824:	b538      	push	{r3, r4, r5, lr}
 8009826:	4d07      	ldr	r5, [pc, #28]	@ (8009844 <_fstat_r+0x20>)
 8009828:	2300      	movs	r3, #0
 800982a:	4604      	mov	r4, r0
 800982c:	4608      	mov	r0, r1
 800982e:	4611      	mov	r1, r2
 8009830:	602b      	str	r3, [r5, #0]
 8009832:	f7f9 f85a 	bl	80028ea <_fstat>
 8009836:	1c43      	adds	r3, r0, #1
 8009838:	d102      	bne.n	8009840 <_fstat_r+0x1c>
 800983a:	682b      	ldr	r3, [r5, #0]
 800983c:	b103      	cbz	r3, 8009840 <_fstat_r+0x1c>
 800983e:	6023      	str	r3, [r4, #0]
 8009840:	bd38      	pop	{r3, r4, r5, pc}
 8009842:	bf00      	nop
 8009844:	20000504 	.word	0x20000504

08009848 <_isatty_r>:
 8009848:	b538      	push	{r3, r4, r5, lr}
 800984a:	4d06      	ldr	r5, [pc, #24]	@ (8009864 <_isatty_r+0x1c>)
 800984c:	2300      	movs	r3, #0
 800984e:	4604      	mov	r4, r0
 8009850:	4608      	mov	r0, r1
 8009852:	602b      	str	r3, [r5, #0]
 8009854:	f7f9 f859 	bl	800290a <_isatty>
 8009858:	1c43      	adds	r3, r0, #1
 800985a:	d102      	bne.n	8009862 <_isatty_r+0x1a>
 800985c:	682b      	ldr	r3, [r5, #0]
 800985e:	b103      	cbz	r3, 8009862 <_isatty_r+0x1a>
 8009860:	6023      	str	r3, [r4, #0]
 8009862:	bd38      	pop	{r3, r4, r5, pc}
 8009864:	20000504 	.word	0x20000504

08009868 <_init>:
 8009868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800986a:	bf00      	nop
 800986c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800986e:	bc08      	pop	{r3}
 8009870:	469e      	mov	lr, r3
 8009872:	4770      	bx	lr

08009874 <_fini>:
 8009874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009876:	bf00      	nop
 8009878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800987a:	bc08      	pop	{r3}
 800987c:	469e      	mov	lr, r3
 800987e:	4770      	bx	lr
