<!DOCTYPE html>

<html lang="en" data-content_root="../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Audio Stream in SoundWire &#8212; The Linux Kernel  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../../_static/alabaster.css?v=a152c8ac" />
    <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="SoundWire Error Handling" href="error_handling.html" />
    <link rel="prev" title="SoundWire Subsystem Summary" href="summary.html" />
   
  <link rel="stylesheet" href="../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../index.html">
              <img class="logo" src="../../_static/logo.svg" alt="Logo"/>
            </a></p>
<h1 class="logo"><a href="../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.9.0</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/development-process.html">Development process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/submitting-patches.html">Submitting patches</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../maintainer/index.html">Maintainer handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../process/index.html">All development-process docs</a></li>
</ul>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../core-api/index.html">Core API</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Driver APIs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../index.html#general-information-for-driver-authors">General information for driver authors</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#useful-support-libraries">Useful support libraries</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#bus-level-documentation">Bus-level documentation</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../index.html#subsystem-specific-apis">Subsystem-specific APIs</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../80211/index.html">Linux 802.11 Driver Developer’s Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../acpi/index.html">ACPI Support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../backlight/lp855x-driver.html">Kernel driver lp855x</a></li>
<li class="toctree-l3"><a class="reference internal" href="../clk.html">The Common Clk Framework</a></li>
<li class="toctree-l3"><a class="reference internal" href="../console.html">Console Drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../crypto/index.html">Crypto Drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../dmaengine/index.html">DMAEngine documentation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../dpll.html">The Linux kernel dpll subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../edac.html">Error Detection And Correction (EDAC) Devices</a></li>
<li class="toctree-l3"><a class="reference internal" href="../firmware/index.html">Linux Firmware API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../fpga/index.html">FPGA Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../frame-buffer.html">Frame Buffer Library</a></li>
<li class="toctree-l3"><a class="reference internal" href="../aperture.html">Managing Ownership of the Framebuffer Aperture</a></li>
<li class="toctree-l3"><a class="reference internal" href="../generic-counter.html">Generic Counter Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../gpio/index.html">General Purpose Input/Output (GPIO)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../hsi.html">High Speed Synchronous Serial Interface (HSI)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../hte/index.html">The Linux Hardware Timestamping Engine (HTE)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../i2c.html">I<sup>2</sup>C and SMBus Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../iio/index.html">Industrial I/O</a></li>
<li class="toctree-l3"><a class="reference internal" href="../infiniband.html">InfiniBand and Remote DMA (RDMA) Interfaces</a></li>
<li class="toctree-l3"><a class="reference internal" href="../input.html">Input Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../interconnect.html">Generic System Interconnect Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ipmb.html">IPMB Driver for a Satellite MC</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ipmi.html">The Linux IPMI Driver</a></li>
<li class="toctree-l3"><a class="reference internal" href="../libata.html">libATA Developer’s Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mailbox.html">The Common Mailbox Framework</a></li>
<li class="toctree-l3"><a class="reference internal" href="../md/index.html">RAID</a></li>
<li class="toctree-l3"><a class="reference internal" href="../media/index.html">Media subsystem kernel internal API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mei/index.html">Intel(R) Management Engine Interface (Intel(R) MEI)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../memory-devices/index.html">Memory Controller drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../message-based.html">Message-based devices</a></li>
<li class="toctree-l3"><a class="reference internal" href="../misc_devices.html">Miscellaneous Devices</a></li>
<li class="toctree-l3"><a class="reference internal" href="../miscellaneous.html">Parallel Port Devices</a></li>
<li class="toctree-l3"><a class="reference internal" href="../miscellaneous.html#x50-uart-driver">16x50 UART Driver</a></li>
<li class="toctree-l3"><a class="reference internal" href="../miscellaneous.html#pulse-width-modulation-pwm">Pulse-Width Modulation (PWM)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mmc/index.html">MMC/SD/SDIO card support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mtd/index.html">Memory Technology Device (MTD)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../mtdnand.html">MTD NAND Driver Programming Interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../nfc/index.html">Near Field Communication</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ntb.html">NTB Drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../nvdimm/index.html">Non-Volatile Memory Device (NVDIMM)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../nvmem.html">NVMEM Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../parport-lowlevel.html">PARPORT interface documentation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../phy/index.html">Generic PHY Framework</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pin-control.html">PINCTRL (PIN CONTROL) subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pldmfw/index.html">PLDM Firmware Flash Update Library</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pldmfw/index.html#overview-of-the-pldmfw-library">Overview of the <code class="docutils literal notranslate"><span class="pre">pldmfw</span></code> library</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pps.html">PPS - Pulse Per Second</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ptp.html">PTP hardware clock infrastructure for Linux</a></li>
<li class="toctree-l3"><a class="reference internal" href="../pwm.html">Pulse Width Modulation (PWM) interface</a></li>
<li class="toctree-l3"><a class="reference internal" href="../regulator.html">Voltage and current regulator API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../reset.html">Reset controller API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../rfkill.html">rfkill - RF kill switch support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../s390-drivers.html">Writing s390 channel device drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../scsi.html">SCSI Interfaces Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../serial/index.html">Support for Serial devices</a></li>
<li class="toctree-l3"><a class="reference internal" href="../sm501.html">SM501 Driver</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="index.html">SoundWire Documentation</a></li>
<li class="toctree-l3"><a class="reference internal" href="../spi.html">Serial Peripheral Interface (SPI)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../surface_aggregator/index.html">Surface System Aggregator Module (SSAM)</a></li>
<li class="toctree-l3"><a class="reference internal" href="../switchtec.html">Linux Switchtec Support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../sync_file.html">Sync File API Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../target.html">target and iSCSI Interfaces Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tee.html">TEE (Trusted Execution Environment) driver API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../thermal/index.html">Thermal</a></li>
<li class="toctree-l3"><a class="reference internal" href="../tty/index.html">TTY</a></li>
<li class="toctree-l3"><a class="reference internal" href="../wbrf.html">WBRF - Wifi Band RFI Mitigations</a></li>
<li class="toctree-l3"><a class="reference internal" href="../wmi.html">WMI Driver API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../xilinx/index.html">Xilinx FPGA</a></li>
<li class="toctree-l3"><a class="reference internal" href="../zorro.html">Writing Device Drivers for Zorro Devices</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../subsystem-apis.html">Subsystems</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../locking/index.html">Locking</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../process/license-rules.html">Licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../doc-guide/index.html">Writing documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/index.html">Development tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../dev-tools/testing-overview.html">Testing guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kernel-hacking/index.html">Hacking guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../trace/index.html">Tracing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../fault-injection/index.html">Fault injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../livepatch/index.html">Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../rust/index.html">Rust</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/index.html">Administration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../kbuild/index.html">Build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../admin-guide/reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools/index.html">Userspace tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../userspace-api/index.html">Userspace API</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../firmware-guide/index.html">Firmware</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../devicetree/index.html">Firmware and Devicetree</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../arch/index.html">CPU architectures</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../staging/index.html">Unsorted documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  if (currents.length) {
    sbar.scrollTop = currents[currents.length - 1].offsetTop;
  }
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../_sources/driver-api/soundwire/stream.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <!-- SPDX-License-Identifier: GPL-2.0 -->
<!-- Copyright © 2023, Oracle and/or its affiliates. -->


<section id="audio-stream-in-soundwire">
<h1>Audio Stream in SoundWire<a class="headerlink" href="#audio-stream-in-soundwire" title="Link to this heading">¶</a></h1>
<p>An audio stream is a logical or virtual connection created between</p>
<blockquote>
<div><ol class="arabic simple">
<li><p>System memory buffer(s) and Codec(s)</p></li>
<li><p>DSP memory buffer(s) and Codec(s)</p></li>
<li><p>FIFO(s) and Codec(s)</p></li>
<li><p>Codec(s) and Codec(s)</p></li>
</ol>
</div></blockquote>
<p>which is typically driven by a DMA(s) channel through the data link. An
audio stream contains one or more channels of data. All channels within
stream must have same sample rate and same sample size.</p>
<p>Assume a stream with two channels (Left &amp; Right) is opened using SoundWire
interface. Below are some ways a stream can be represented in SoundWire.</p>
<p>Stream Sample in memory (System memory, DSP memory or FIFOs)</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>-------------------------
| L | R | L | R | L | R |
-------------------------
</pre></div>
</div>
<p>Example 1: Stereo Stream with L and R channels is rendered from Master to
Slave. Both Master and Slave is using single port.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>+---------------+                    Clock Signal  +---------------+
|    Master     +----------------------------------+     Slave     |
|   Interface   |                                  |   Interface   |
|               |                                  |       1       |
|               |                     Data Signal  |               |
|    L  +  R    +----------------------------------+    L  +  R    |
|     (Data)    |     Data Direction               |     (Data)    |
+---------------+  +-----------------------&gt;       +---------------+
</pre></div>
</div>
<p>Example 2: Stereo Stream with L and R channels is captured from Slave to
Master. Both Master and Slave is using single port.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>+---------------+                    Clock Signal  +---------------+
|    Master     +----------------------------------+     Slave     |
|   Interface   |                                  |   Interface   |
|               |                                  |       1       |
|               |                     Data Signal  |               |
|    L  +  R    +----------------------------------+    L  +  R    |
|     (Data)    |     Data Direction               |     (Data)    |
+---------------+  &lt;-----------------------+       +---------------+
</pre></div>
</div>
<p>Example 3: Stereo Stream with L and R channels is rendered by Master. Each
of the L and R channel is received by two different Slaves. Master and both
Slaves are using single port.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>+---------------+                    Clock Signal  +---------------+
|    Master     +---------+------------------------+     Slave     |
|   Interface   |         |                        |   Interface   |
|               |         |                        |       1       |
|               |         |           Data Signal  |               |
|    L  +  R    +---+------------------------------+       L       |
|     (Data)    |   |     |    Data Direction      |     (Data)    |
+---------------+   |     |   +-------------&gt;      +---------------+
                    |     |
                    |     |
                    |     |                        +---------------+
                    |     +----------------------&gt; |     Slave     |
                    |                              |   Interface   |
                    |                              |       2       |
                    |                              |               |
                    +----------------------------&gt; |       R       |
                                                   |     (Data)    |
                                                   +---------------+
</pre></div>
</div>
<p>Example 4: Stereo Stream with L and R channels is rendered by
Master. Both of the L and R channels are received by two different
Slaves. Master and both Slaves are using single port handling
L+R. Each Slave device processes the L + R data locally, typically
based on static configuration or dynamic orientation, and may drive
one or more speakers.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>+---------------+                    Clock Signal  +---------------+
|    Master     +---------+------------------------+     Slave     |
|   Interface   |         |                        |   Interface   |
|               |         |                        |       1       |
|               |         |           Data Signal  |               |
|    L  +  R    +---+------------------------------+     L + R     |
|     (Data)    |   |     |    Data Direction      |     (Data)    |
+---------------+   |     |   +-------------&gt;      +---------------+
                    |     |
                    |     |
                    |     |                        +---------------+
                    |     +----------------------&gt; |     Slave     |
                    |                              |   Interface   |
                    |                              |       2       |
                    |                              |               |
                    +----------------------------&gt; |     L + R     |
                                                   |     (Data)    |
                                                   +---------------+
</pre></div>
</div>
<p>Example 5: Stereo Stream with L and R channel is rendered by two different
Ports of the Master and is received by only single Port of the Slave
interface.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>+--------------------+
|                    |
|     +--------------+                             +----------------+
|     |             ||                             |                |
|     |  Data Port  ||  L Channel                  |                |
|     |      1      |------------+                 |                |
|     |  L Channel  ||           |                 +-----+----+     |
|     |   (Data)    ||           |   L + R Channel ||    Data |     |
| Master  +----------+           | +---+---------&gt; ||    Port |     |
| Interface          |           |                 ||     1   |     |
|     +--------------+           |                 ||         |     |
|     |             ||           |                 +----------+     |
|     |  Data Port  |------------+                 |                |
|     |      2      ||  R Channel                  |     Slave      |
|     |  R Channel  ||                             |   Interface    |
|     |   (Data)    ||                             |       1        |
|     +--------------+         Clock Signal        |     L  +  R    |
|                    +---------------------------&gt; |      (Data)    |
+--------------------+                             |                |
                                                   +----------------+
</pre></div>
</div>
<p>Example 6: Stereo Stream with L and R channel is rendered by 2 Masters, each
rendering one channel, and is received by two different Slaves, each
receiving one channel. Both Masters and both Slaves are using single port.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>+---------------+                    Clock Signal  +---------------+
|    Master     +----------------------------------+     Slave     |
|   Interface   |                                  |   Interface   |
|       1       |                                  |       1       |
|               |                     Data Signal  |               |
|       L       +----------------------------------+       L       |
|     (Data)    |     Data Direction               |     (Data)    |
+---------------+  +-----------------------&gt;       +---------------+

+---------------+                    Clock Signal  +---------------+
|    Master     +----------------------------------+     Slave     |
|   Interface   |                                  |   Interface   |
|       2       |                                  |       2       |
|               |                     Data Signal  |               |
|       R       +----------------------------------+       R       |
|     (Data)    |     Data Direction               |     (Data)    |
+---------------+  +-----------------------&gt;       +---------------+
</pre></div>
</div>
<p>Example 7: Stereo Stream with L and R channel is rendered by 2
Masters, each rendering both channels. Each Slave receives L + R. This
is the same application as Example 4 but with Slaves placed on
separate links.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>+---------------+                    Clock Signal  +---------------+
|    Master     +----------------------------------+     Slave     |
|   Interface   |                                  |   Interface   |
|       1       |                                  |       1       |
|               |                     Data Signal  |               |
|     L + R     +----------------------------------+     L + R     |
|     (Data)    |     Data Direction               |     (Data)    |
+---------------+  +-----------------------&gt;       +---------------+

+---------------+                    Clock Signal  +---------------+
|    Master     +----------------------------------+     Slave     |
|   Interface   |                                  |   Interface   |
|       2       |                                  |       2       |
|               |                     Data Signal  |               |
|     L + R     +----------------------------------+     L + R     |
|     (Data)    |     Data Direction               |     (Data)    |
+---------------+  +-----------------------&gt;       +---------------+
</pre></div>
</div>
<p>Example 8: 4-channel Stream is rendered by 2 Masters, each rendering a
2 channels. Each Slave receives 2 channels.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>+---------------+                    Clock Signal  +---------------+
|    Master     +----------------------------------+     Slave     |
|   Interface   |                                  |   Interface   |
|       1       |                                  |       1       |
|               |                     Data Signal  |               |
|    L1 + R1    +----------------------------------+    L1 + R1    |
|     (Data)    |     Data Direction               |     (Data)    |
+---------------+  +-----------------------&gt;       +---------------+

+---------------+                    Clock Signal  +---------------+
|    Master     +----------------------------------+     Slave     |
|   Interface   |                                  |   Interface   |
|       2       |                                  |       2       |
|               |                     Data Signal  |               |
|     L2 + R2   +----------------------------------+    L2 + R2    |
|     (Data)    |     Data Direction               |     (Data)    |
+---------------+  +-----------------------&gt;       +---------------+
</pre></div>
</div>
<p>Note1: In multi-link cases like above, to lock, one would acquire a global
lock and then go on locking bus instances. But, in this case the caller
framework(ASoC DPCM) guarantees that stream operations on a card are
always serialized. So, there is no race condition and hence no need for
global lock.</p>
<p>Note2: A Slave device may be configured to receive all channels
transmitted on a link for a given Stream (Example 4) or just a subset
of the data (Example 3). The configuration of the Slave device is not
handled by a SoundWire subsystem API, but instead by the
snd_soc_dai_set_tdm_slot() API. The platform or machine driver will
typically configure which of the slots are used. For Example 4, the
same slots would be used by all Devices, while for Example 3 the Slave
Device1 would use e.g. Slot 0 and Slave device2 slot 1.</p>
<p>Note3: Multiple Sink ports can extract the same information for the
same bitSlots in the SoundWire frame, however multiple Source ports
shall be configured with different bitSlot configurations. This is the
same limitation as with I2S/PCM TDM usages.</p>
<section id="soundwire-stream-management-flow">
<h2>SoundWire Stream Management flow<a class="headerlink" href="#soundwire-stream-management-flow" title="Link to this heading">¶</a></h2>
<section id="stream-definitions">
<h3>Stream definitions<a class="headerlink" href="#stream-definitions" title="Link to this heading">¶</a></h3>
<blockquote>
<div><ol class="arabic simple">
<li><p>Current stream: This is classified as the stream on which operation has
to be performed like prepare, enable, disable, de-prepare etc.</p></li>
<li><p>Active stream: This is classified as the stream which is already active
on Bus other than current stream. There can be multiple active streams
on the Bus.</p></li>
</ol>
</div></blockquote>
<p>SoundWire Bus manages stream operations for each stream getting
rendered/captured on the SoundWire Bus. This section explains Bus operations
done for each of the stream allocated/released on Bus. Following are the
stream states maintained by the Bus for each of the audio stream.</p>
</section>
<section id="soundwire-stream-states">
<h3>SoundWire stream states<a class="headerlink" href="#soundwire-stream-states" title="Link to this heading">¶</a></h3>
<p>Below shows the SoundWire stream states and state transition diagram.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>+-----------+     +------------+     +----------+     +----------+
| ALLOCATED +----&gt;| CONFIGURED +----&gt;| PREPARED +----&gt;| ENABLED  |
|   STATE   |     |    STATE   |     |  STATE   |     |  STATE   |
+-----------+     +------------+     +---+--+---+     +----+-----+
                                         ^  ^              ^
                                         |  |              |
                                       __|  |___________   |
                                      |                 |  |
                                      v                 |  v
         +----------+           +-----+------+        +-+--+-----+
         | RELEASED |&lt;----------+ DEPREPARED |&lt;-------+ DISABLED |
         |  STATE   |           |   STATE    |        |  STATE   |
         +----------+           +------------+        +----------+
</pre></div>
</div>
<p>NOTE: State transitions between <code class="docutils literal notranslate"><span class="pre">SDW_STREAM_ENABLED</span></code> and
<code class="docutils literal notranslate"><span class="pre">SDW_STREAM_DISABLED</span></code> are only relevant when then INFO_PAUSE flag is
supported at the ALSA/ASoC level. Likewise the transition between
<code class="docutils literal notranslate"><span class="pre">SDW_DISABLED_STATE</span></code> and <code class="docutils literal notranslate"><span class="pre">SDW_PREPARED_STATE</span></code> depends on the
INFO_RESUME flag.</p>
<p>NOTE2: The framework implements basic state transition checks, but
does not e.g. check if a transition from DISABLED to ENABLED is valid
on a specific platform. Such tests need to be added at the ALSA/ASoC
level.</p>
</section>
<section id="stream-state-operations">
<h3>Stream State Operations<a class="headerlink" href="#stream-state-operations" title="Link to this heading">¶</a></h3>
<p>Below section explains the operations done by the Bus on Master(s) and
Slave(s) as part of stream state transitions.</p>
<section id="sdw-stream-allocated">
<h4>SDW_STREAM_ALLOCATED<a class="headerlink" href="#sdw-stream-allocated" title="Link to this heading">¶</a></h4>
<p>Allocation state for stream. This is the entry state
of the stream. Operations performed before entering in this state:</p>
<blockquote>
<div><ol class="arabic simple">
<li><p>A stream runtime is allocated for the stream. This stream
runtime is used as a reference for all the operations performed
on the stream.</p></li>
<li><p>The resources required for holding stream runtime information are
allocated and initialized. This holds all stream related information
such as stream type (PCM/PDM) and parameters, Master and Slave
interface associated with the stream, stream state etc.</p></li>
</ol>
</div></blockquote>
<p>After all above operations are successful, stream state is set to
<code class="docutils literal notranslate"><span class="pre">SDW_STREAM_ALLOCATED</span></code>.</p>
<p>Bus implements below API for allocate a stream which needs to be called once
per stream. From ASoC DPCM framework, this stream state maybe linked to
.startup() operation.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="kt">int</span><span class="w"> </span><span class="nf">sdw_alloc_stream</span><span class="p">(</span><span class="kt">char</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">stream_name</span><span class="p">);</span>
</pre></div>
</div>
<p>The SoundWire core provides a sdw_startup_stream() helper function,
typically called during a dailink .startup() callback, which performs
stream allocation and sets the stream pointer for all DAIs
connected to a stream.</p>
</section>
<section id="sdw-stream-configured">
<h4>SDW_STREAM_CONFIGURED<a class="headerlink" href="#sdw-stream-configured" title="Link to this heading">¶</a></h4>
<p>Configuration state of stream. Operations performed before entering in
this state:</p>
<blockquote>
<div><ol class="arabic simple">
<li><p>The resources allocated for stream information in SDW_STREAM_ALLOCATED
state are updated here. This includes stream parameters, Master(s)
and Slave(s) runtime information associated with current stream.</p></li>
<li><p>All the Master(s) and Slave(s) associated with current stream provide
the port information to Bus which includes port numbers allocated by
Master(s) and Slave(s) for current stream and their channel mask.</p></li>
</ol>
</div></blockquote>
<p>After all above operations are successful, stream state is set to
<code class="docutils literal notranslate"><span class="pre">SDW_STREAM_CONFIGURED</span></code>.</p>
<p>Bus implements below APIs for CONFIG state which needs to be called by
the respective Master(s) and Slave(s) associated with stream. These APIs can
only be invoked once by respective Master(s) and Slave(s). From ASoC DPCM
framework, this stream state is linked to .hw_params() operation.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="kt">int</span><span class="w"> </span><span class="nf">sdw_stream_add_master</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">sdw_bus</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">bus</span><span class="p">,</span>
<span class="w">              </span><span class="k">struct</span><span class="w"> </span><span class="nc">sdw_stream_config</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">stream_config</span><span class="p">,</span>
<span class="w">              </span><span class="k">const</span><span class="w"> </span><span class="k">struct</span><span class="w"> </span><span class="nc">sdw_ports_config</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">ports_config</span><span class="p">,</span>
<span class="w">              </span><span class="k">struct</span><span class="w"> </span><span class="nc">sdw_stream_runtime</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">stream</span><span class="p">);</span>

<span class="kt">int</span><span class="w"> </span><span class="nf">sdw_stream_add_slave</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">sdw_slave</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">slave</span><span class="p">,</span>
<span class="w">              </span><span class="k">struct</span><span class="w"> </span><span class="nc">sdw_stream_config</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">stream_config</span><span class="p">,</span>
<span class="w">              </span><span class="k">const</span><span class="w"> </span><span class="k">struct</span><span class="w"> </span><span class="nc">sdw_ports_config</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">ports_config</span><span class="p">,</span>
<span class="w">              </span><span class="k">struct</span><span class="w"> </span><span class="nc">sdw_stream_runtime</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">stream</span><span class="p">);</span>
</pre></div>
</div>
</section>
<section id="sdw-stream-prepared">
<h4>SDW_STREAM_PREPARED<a class="headerlink" href="#sdw-stream-prepared" title="Link to this heading">¶</a></h4>
<p>Prepare state of stream. Operations performed before entering in this state:</p>
<blockquote>
<div><ol class="arabic simple" start="0">
<li><p>Steps 1 and 2 are omitted in the case of a resume operation,
where the bus bandwidth is known.</p></li>
<li><p>Bus parameters such as bandwidth, frame shape, clock frequency,
are computed based on current stream as well as already active
stream(s) on Bus. Re-computation is required to accommodate current
stream on the Bus.</p></li>
<li><p>Transport and port parameters of all Master(s) and Slave(s) port(s) are
computed for the current as well as already active stream based on frame
shape and clock frequency computed in step 1.</p></li>
<li><p>Computed Bus and transport parameters are programmed in Master(s) and
Slave(s) registers. The banked registers programming is done on the
alternate bank (bank currently unused). Port(s) are enabled for the
already active stream(s) on the alternate bank (bank currently unused).
This is done in order to not disrupt already active stream(s).</p></li>
<li><p>Once all the values are programmed, Bus initiates switch to alternate
bank where all new values programmed gets into effect.</p></li>
<li><p>Ports of Master(s) and Slave(s) for current stream are prepared by
programming PrepareCtrl register.</p></li>
</ol>
</div></blockquote>
<p>After all above operations are successful, stream state is set to
<code class="docutils literal notranslate"><span class="pre">SDW_STREAM_PREPARED</span></code>.</p>
<p>Bus implements below API for PREPARE state which needs to be called
once per stream. From ASoC DPCM framework, this stream state is linked
to .prepare() operation. Since the .trigger() operations may not
follow the .prepare(), a direct transition from
<code class="docutils literal notranslate"><span class="pre">SDW_STREAM_PREPARED</span></code> to <code class="docutils literal notranslate"><span class="pre">SDW_STREAM_DEPREPARED</span></code> is allowed.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="kt">int</span><span class="w"> </span><span class="nf">sdw_prepare_stream</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">sdw_stream_runtime</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">stream</span><span class="p">);</span>
</pre></div>
</div>
</section>
<section id="sdw-stream-enabled">
<h4>SDW_STREAM_ENABLED<a class="headerlink" href="#sdw-stream-enabled" title="Link to this heading">¶</a></h4>
<p>Enable state of stream. The data port(s) are enabled upon entering this state.
Operations performed before entering in this state:</p>
<blockquote>
<div><ol class="arabic simple">
<li><p>All the values computed in SDW_STREAM_PREPARED state are programmed
in alternate bank (bank currently unused). It includes programming of
already active stream(s) as well.</p></li>
<li><p>All the Master(s) and Slave(s) port(s) for the current stream are
enabled on alternate bank (bank currently unused) by programming
ChannelEn register.</p></li>
<li><p>Once all the values are programmed, Bus initiates switch to alternate
bank where all new values programmed gets into effect and port(s)
associated with current stream are enabled.</p></li>
</ol>
</div></blockquote>
<p>After all above operations are successful, stream state is set to
<code class="docutils literal notranslate"><span class="pre">SDW_STREAM_ENABLED</span></code>.</p>
<p>Bus implements below API for ENABLE state which needs to be called once per
stream. From ASoC DPCM framework, this stream state is linked to
.trigger() start operation.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="kt">int</span><span class="w"> </span><span class="nf">sdw_enable_stream</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">sdw_stream_runtime</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">stream</span><span class="p">);</span>
</pre></div>
</div>
</section>
<section id="sdw-stream-disabled">
<h4>SDW_STREAM_DISABLED<a class="headerlink" href="#sdw-stream-disabled" title="Link to this heading">¶</a></h4>
<p>Disable state of stream. The data port(s) are disabled upon exiting this state.
Operations performed before entering in this state:</p>
<blockquote>
<div><ol class="arabic simple">
<li><p>All the Master(s) and Slave(s) port(s) for the current stream are
disabled on alternate bank (bank currently unused) by programming
ChannelEn register.</p></li>
<li><p>All the current configuration of Bus and active stream(s) are programmed
into alternate bank (bank currently unused).</p></li>
<li><p>Once all the values are programmed, Bus initiates switch to alternate
bank where all new values programmed gets into effect and port(s) associated
with current stream are disabled.</p></li>
</ol>
</div></blockquote>
<p>After all above operations are successful, stream state is set to
<code class="docutils literal notranslate"><span class="pre">SDW_STREAM_DISABLED</span></code>.</p>
<p>Bus implements below API for DISABLED state which needs to be called once
per stream. From ASoC DPCM framework, this stream state is linked to
.trigger() stop operation.</p>
<p>When the INFO_PAUSE flag is supported, a direct transition to
<code class="docutils literal notranslate"><span class="pre">SDW_STREAM_ENABLED</span></code> is allowed.</p>
<p>For resume operations where ASoC will use the .prepare() callback, the
stream can transition from <code class="docutils literal notranslate"><span class="pre">SDW_STREAM_DISABLED</span></code> to
<code class="docutils literal notranslate"><span class="pre">SDW_STREAM_PREPARED</span></code>, with all required settings restored but
without updating the bandwidth and bit allocation.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="kt">int</span><span class="w"> </span><span class="nf">sdw_disable_stream</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">sdw_stream_runtime</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">stream</span><span class="p">);</span>
</pre></div>
</div>
</section>
<section id="sdw-stream-deprepared">
<h4>SDW_STREAM_DEPREPARED<a class="headerlink" href="#sdw-stream-deprepared" title="Link to this heading">¶</a></h4>
<p>De-prepare state of stream. Operations performed before entering in this
state:</p>
<blockquote>
<div><ol class="arabic simple">
<li><p>All the port(s) of Master(s) and Slave(s) for current stream are
de-prepared by programming PrepareCtrl register.</p></li>
<li><p>The payload bandwidth of current stream is reduced from the total
bandwidth requirement of bus and new parameters calculated and
applied by performing bank switch etc.</p></li>
</ol>
</div></blockquote>
<p>After all above operations are successful, stream state is set to
<code class="docutils literal notranslate"><span class="pre">SDW_STREAM_DEPREPARED</span></code>.</p>
<p>Bus implements below API for DEPREPARED state which needs to be called
once per stream. ALSA/ASoC do not have a concept of ‘deprepare’, and
the mapping from this stream state to ALSA/ASoC operation may be
implementation specific.</p>
<p>When the INFO_PAUSE flag is supported, the stream state is linked to
the .hw_free() operation - the stream is not deprepared on a
TRIGGER_STOP.</p>
<p>Other implementations may transition to the <code class="docutils literal notranslate"><span class="pre">SDW_STREAM_DEPREPARED</span></code>
state on TRIGGER_STOP, should they require a transition through the
<code class="docutils literal notranslate"><span class="pre">SDW_STREAM_PREPARED</span></code> state.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="kt">int</span><span class="w"> </span><span class="nf">sdw_deprepare_stream</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">sdw_stream_runtime</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">stream</span><span class="p">);</span>
</pre></div>
</div>
</section>
<section id="sdw-stream-released">
<h4>SDW_STREAM_RELEASED<a class="headerlink" href="#sdw-stream-released" title="Link to this heading">¶</a></h4>
<p>Release state of stream. Operations performed before entering in this state:</p>
<blockquote>
<div><ol class="arabic simple">
<li><p>Release port resources for all Master(s) and Slave(s) port(s)
associated with current stream.</p></li>
<li><p>Release Master(s) and Slave(s) runtime resources associated with
current stream.</p></li>
<li><p>Release stream runtime resources associated with current stream.</p></li>
</ol>
</div></blockquote>
<p>After all above operations are successful, stream state is set to
<code class="docutils literal notranslate"><span class="pre">SDW_STREAM_RELEASED</span></code>.</p>
<p>Bus implements below APIs for RELEASE state which needs to be called by
all the Master(s) and Slave(s) associated with stream. From ASoC DPCM
framework, this stream state is linked to .hw_free() operation.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="kt">int</span><span class="w"> </span><span class="nf">sdw_stream_remove_master</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">sdw_bus</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">bus</span><span class="p">,</span>
<span class="w">              </span><span class="k">struct</span><span class="w"> </span><span class="nc">sdw_stream_runtime</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">stream</span><span class="p">);</span>
<span class="kt">int</span><span class="w"> </span><span class="nf">sdw_stream_remove_slave</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">sdw_slave</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">slave</span><span class="p">,</span>
<span class="w">              </span><span class="k">struct</span><span class="w"> </span><span class="nc">sdw_stream_runtime</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">stream</span><span class="p">);</span>
</pre></div>
</div>
<p>The .shutdown() ASoC DPCM operation calls below Bus API to release
stream assigned as part of ALLOCATED state.</p>
<p>In .shutdown() the data structure maintaining stream state are freed up.</p>
<div class="highlight-c notranslate"><div class="highlight"><pre><span></span><span class="kt">void</span><span class="w"> </span><span class="nf">sdw_release_stream</span><span class="p">(</span><span class="k">struct</span><span class="w"> </span><span class="nc">sdw_stream_runtime</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">stream</span><span class="p">);</span>
</pre></div>
</div>
<p>The SoundWire core provides a sdw_shutdown_stream() helper function,
typically called during a dailink .shutdown() callback, which clears
the stream pointer for all DAIS connected to a stream and releases the
memory allocated for the stream.</p>
</section>
</section>
</section>
<section id="not-supported">
<h2>Not Supported<a class="headerlink" href="#not-supported" title="Link to this heading">¶</a></h2>
<ol class="arabic simple">
<li><p>A single port with multiple channels supported cannot be used between two
streams or across stream. For example a port with 4 channels cannot be used
to handle 2 independent stereo streams even though it’s possible in theory
in SoundWire.</p></li>
</ol>
</section>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../_sources/driver-api/soundwire/stream.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>