{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631897039497 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631897039498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 17 08:43:59 2021 " "Processing started: Fri Sep 17 08:43:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631897039498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631897039498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631897039498 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1631897039933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C1 c1 part4.v(11) " "Verilog HDL Declaration information at part4.v(11): object \"C1\" differs only in case from object \"c1\" in the same scope" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631897039992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c2 C2 part4.v(15) " "Verilog HDL Declaration information at part4.v(15): object \"c2\" differs only in case from object \"C2\" in the same scope" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1631897039992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 8 8 " "Found 8 design units, including 8 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631897039994 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Found entity 2: fulladder" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631897039994 ""} { "Info" "ISGN_ENTITY_NAME" "3 b2d_7seg " "Found entity 3: b2d_7seg" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631897039994 ""} { "Info" "ISGN_ENTITY_NAME" "4 comparator " "Found entity 4: comparator" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631897039994 ""} { "Info" "ISGN_ENTITY_NAME" "5 comparator9 " "Found entity 5: comparator9" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631897039994 ""} { "Info" "ISGN_ENTITY_NAME" "6 circuitA " "Found entity 6: circuitA" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631897039994 ""} { "Info" "ISGN_ENTITY_NAME" "7 circuitB " "Found entity 7: circuitB" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631897039994 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux_4bit_2to1 " "Found entity 8: mux_4bit_2to1" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631897039994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631897039994 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1631897040035 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..5\] part4.v(3) " "Output port \"LEDG\[7..5\]\" at part4.v(3) has no driver" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1631897040037 "|part4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:C0 " "Elaborating entity \"comparator\" for hierarchy \"comparator:C0\"" {  } { { "part4.v" "C0" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631897040050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder:A0 " "Elaborating entity \"fulladder\" for hierarchy \"fulladder:A0\"" {  } { { "part4.v" "A0" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631897040061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator9 comparator9:C2 " "Elaborating entity \"comparator9\" for hierarchy \"comparator9:C2\"" {  } { { "part4.v" "C2" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631897040075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitA circuitA:AA " "Elaborating entity \"circuitA\" for hierarchy \"circuitA:AA\"" {  } { { "part4.v" "AA" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631897040082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4bit_2to1 mux_4bit_2to1:M0 " "Elaborating entity \"mux_4bit_2to1\" for hierarchy \"mux_4bit_2to1:M0\"" {  } { { "part4.v" "M0" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631897040089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitB circuitB:BB " "Elaborating entity \"circuitB\" for hierarchy \"circuitB:BB\"" {  } { { "part4.v" "BB" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631897040096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2d_7seg b2d_7seg:S0 " "Elaborating entity \"b2d_7seg\" for hierarchy \"b2d_7seg:S0\"" {  } { { "part4.v" "S0" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1631897040103 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631897040598 "|part4|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631897040598 "|part4|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631897040598 "|part4|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631897040598 "|part4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631897040598 "|part4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1631897040598 "|part4|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1631897040598 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/collage/5th second/FPGA/lab/lab2/part4/output_files/part4.map.smsg " "Generated suppressed messages file D:/collage/5th second/FPGA/lab/lab2/part4/output_files/part4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1631897040730 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1631897040868 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631897040868 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631897040907 "|part4|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631897040907 "|part4|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631897040907 "|part4|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631897040907 "|part4|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631897040907 "|part4|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631897040907 "|part4|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631897040907 "|part4|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631897040907 "|part4|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "part4.v" "" { Text "D:/collage/5th second/FPGA/lab/lab2/part4/part4.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631897040907 "|part4|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1631897040907 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "73 " "Implemented 73 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1631897040909 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1631897040909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1631897040909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1631897040909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631897040939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 17 08:44:00 2021 " "Processing ended: Fri Sep 17 08:44:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631897040939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631897040939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631897040939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631897040939 ""}
