<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRAMSimII: DRAMsimII::TimingSpecification Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><b>DRAMsimII</b>::<a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html">TimingSpecification</a>
  </div>
</div>
<div class="contents">
<h1>DRAMsimII::TimingSpecification Class Reference</h1><!-- doxytag: class="DRAMsimII::TimingSpecification" -->
<p>contains all the specs for this channel's DIMMs  
<a href="#_details">More...</a></p>

<p><code>#include &lt;TimingSpecification.hh&gt;</code></p>

<p><a href="class_d_r_a_msim_i_i_1_1_timing_specification-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af24fead42f8f704de507e20015049343"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_al" ref="af24fead42f8f704de507e20015049343" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#af24fead42f8f704de507e20015049343">t_al</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">additive latency, used with posted cas <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca29997bd86855187f0335282f9f030d"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_burst" ref="aca29997bd86855187f0335282f9f030d" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#aca29997bd86855187f0335282f9f030d">t_burst</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">number of cycles utilized per cacheline burst <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86c477983b5afa89eef0b51b7ff4dec5"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_cas" ref="a86c477983b5afa89eef0b51b7ff4dec5" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a86c477983b5afa89eef0b51b7ff4dec5">t_cas</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">delay between start of CAS and start of burst <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a518f0be3ee5548d981d22a6c70f27c7d"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_ccd" ref="a518f0be3ee5548d981d22a6c70f27c7d" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a518f0be3ee5548d981d22a6c70f27c7d">t_ccd</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">column-to-column delay, the minimum column command timing, determined by internal burst (prefetch) length. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b9b487fe4b01b0eaab793b650beed5a"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_cmd" ref="a4b9b487fe4b01b0eaab793b650beed5a" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a4b9b487fe4b01b0eaab793b650beed5a">t_cmd</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">command bus duration... <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68acd8ce7e2b5077eaebf184290e5a67"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_cwd" ref="a68acd8ce7e2b5077eaebf184290e5a67" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a68acd8ce7e2b5077eaebf184290e5a67">t_cwd</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">delay between end of CASW and start of burst <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ee5adc74cf0f2301dc7869108eda169"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_faw" ref="a8ee5adc74cf0f2301dc7869108eda169" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a8ee5adc74cf0f2301dc7869108eda169">t_faw</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">four bank activation <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4f3f7f96d9be3b81092c999ababfb15"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_ras" ref="af4f3f7f96d9be3b81092c999ababfb15" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#af4f3f7f96d9be3b81092c999ababfb15">t_ras</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">interval between ACT and PRECHARGE to same bank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45ae656450362b03c7e5fe2357eb74f6"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_rc" ref="a45ae656450362b03c7e5fe2357eb74f6" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a45ae656450362b03c7e5fe2357eb74f6">t_rc</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">t_rc is simply t_ras + t_rp <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9cc88f875b6b3f6debf4d31eed6b2b9b"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_rcd" ref="a9cc88f875b6b3f6debf4d31eed6b2b9b" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a9cc88f875b6b3f6debf4d31eed6b2b9b">t_rcd</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RAS to CAS delay of same bank. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9e93a1deeadfa60147a93c8553e991d"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_rfc" ref="ad9e93a1deeadfa60147a93c8553e991d" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#ad9e93a1deeadfa60147a93c8553e991d">t_rfc</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">refresh cycle time <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b4991ee22075889f88512d5b3c3e07e"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_rp" ref="a7b4991ee22075889f88512d5b3c3e07e" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a7b4991ee22075889f88512d5b3c3e07e">t_rp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">interval between PRECHARGE and ACT to same bank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae686c75e601392cb7bd0d7b38f680861"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_rrd" ref="ae686c75e601392cb7bd0d7b38f680861" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#ae686c75e601392cb7bd0d7b38f680861">t_rrd</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">row to row activation delay <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7e7bf9631df259ab4353a9df4acba39"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_rtp" ref="af7e7bf9631df259ab4353a9df4acba39" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#af7e7bf9631df259ab4353a9df4acba39">t_rtp</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">read to precharge delay <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1987bd7569873f4ae6d7e848badab43"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_rtrs" ref="af1987bd7569873f4ae6d7e848badab43" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#af1987bd7569873f4ae6d7e848badab43">t_rtrs</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">rank hand off penalty, also t_dqs <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a145ae8d7a81753949886d4015a7a44de"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_wr" ref="a145ae8d7a81753949886d4015a7a44de" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a145ae8d7a81753949886d4015a7a44de">t_wr</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">write recovery time , time to restore data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a394dae9ddb5e304ff07d709c09c00e6a"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_wtr" ref="a394dae9ddb5e304ff07d709c09c00e6a" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a394dae9ddb5e304ff07d709c09c00e6a">t_wtr</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">write to read turnaround time <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae54f6727a9f82dc02dd193ecddf5c8cd"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_ost" ref="ae54f6727a9f82dc02dd193ecddf5c8cd" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#ae54f6727a9f82dc02dd193ecddf5c8cd">t_ost</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">on-die termination switching time <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d72dcc4ce25b88cb647e7f9b63fad35"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_int_burst" ref="a6d72dcc4ce25b88cb647e7f9b63fad35" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a6d72dcc4ce25b88cb647e7f9b63fad35">t_int_burst</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">internal prefetch length of DRAM devices, 4 for DDR2, 8 for DDR3 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31d7e2bb92cbfbac8e4d726b47b94a40"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_buffer_delay" ref="a31d7e2bb92cbfbac8e4d726b47b94a40" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a31d7e2bb92cbfbac8e4d726b47b94a40">t_buffer_delay</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the delay a transaction experiences before it can be converted to a series of commands <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c3fcb83affbf18fa739921d277178de"></a><!-- doxytag: member="DRAMsimII::TimingSpecification::t_refi" ref="a7c3fcb83affbf18fa739921d277178de" args="" -->
int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_timing_specification.html#a7c3fcb83affbf18fa739921d277178de">t_refi</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">refresh interval, should send one refresh every n ticks to a rank <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>contains all the specs for this channel's DIMMs </p>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>src/TimingSpecification.hh</li>
<li>src/TimingSpecification.cc</li>
</ul>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Mar 11 22:29:58 2010 for DRAMSimII by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
