

================================================================
== Synthesis Summary Report of 'cp_removal'
================================================================
+ General Information: 
    * Date:           Sat Feb 28 13:09:39 2026
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        cp_removal
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |              Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |          |           |     |
    |              & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ cp_removal                       |     -|  0.78|     1178|  3.923e+03|         -|     1179|     -|        no|     -|   -|  70 (~0%)|  244 (~0%)|    -|
    | + cp_removal_Pipeline_cp_discard  |     -|  0.81|      146|    486.180|         -|      146|     -|        no|     -|   -|  10 (~0%)|   68 (~0%)|    -|
    |  o cp_discard                     |     -|  2.43|      144|    479.520|         1|        1|   144|       yes|     -|   -|         -|          -|    -|
    | + cp_removal_Pipeline_cp_forward  |     -|  0.78|     1026|  3.417e+03|         -|     1026|     -|        no|     -|   -|  51 (~0%)|  117 (~0%)|    -|
    |  o cp_forward                     |     -|  2.43|     1024|  3.410e+03|         2|        1|  1024|       yes|     -|   -|         -|          -|    -|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+------------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface  | Direction | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+------------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| in_stream  | in        | both          | 32    | 4     | 1     | 1      | 4     | 1      |
| out_stream | out       | both          | 32    | 4     | 1     | 1      | 4     | 1      |
+------------+-----------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+---------------------------------------------------------+
| Argument   | Direction | Datatype                                                |
+------------+-----------+---------------------------------------------------------+
| in_stream  | in        | stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>& |
| out_stream | out       | stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>& |
+------------+-----------+---------------------------------------------------------+

* SW-to-HW Mapping
+------------+--------------+-----------+
| Argument   | HW Interface | HW Type   |
+------------+--------------+-----------+
| in_stream  | in_stream    | interface |
| out_stream | out_stream   | interface |
+------------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+-----------+-------+--------+---------+
| Name                              | DSP | Pragma | Variable  | Op    | Impl   | Latency |
+-----------------------------------+-----+--------+-----------+-------+--------+---------+
| + cp_removal                      | 0   |        |           |       |        |         |
|  + cp_removal_Pipeline_cp_discard | 0   |        |           |       |        |         |
|    icmp_ln50_fu_70_p2             |     |        | icmp_ln50 | seteq | auto   | 0       |
|    i_4_fu_76_p2                   |     |        | i_4       | add   | fabric | 0       |
|  + cp_removal_Pipeline_cp_forward | 0   |        |           |       |        |         |
|    icmp_ln64_fu_103_p2            |     |        | icmp_ln64 | seteq | auto   | 0       |
|    i_2_fu_109_p2                  |     |        | i_2       | add   | fabric | 0       |
|    icmp_ln68_fu_123_p2            |     |        | icmp_ln68 | seteq | auto   | 0       |
+-----------------------------------+-----+--------+-----------+-------+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------+---------------------------------------------+
| Type      | Options                | Location                                    |
+-----------+------------------------+---------------------------------------------+
| interface | axis port=in_stream    | cp_removal.cpp:41 in cp_removal, in_stream  |
| interface | axis port=out_stream   | cp_removal.cpp:42 in cp_removal, out_stream |
| interface | ap_ctrl_hs port=return | cp_removal.cpp:43 in cp_removal, return     |
| pipeline  | II=1                   | cp_removal.cpp:52 in cp_removal             |
| pipeline  | II=1                   | cp_removal.cpp:66 in cp_removal             |
+-----------+------------------------+---------------------------------------------+


