-- Copyright (C) 2016  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

-- DATE "11/18/2020 02:56:03"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mejia_arr_mult2_Nov17 IS
    PORT (
	clk : IN std_logic;
	ld : IN std_logic;
	clr : IN std_logic;
	Ain : IN std_logic_vector(31 DOWNTO 0);
	Bin : IN std_logic_vector(31 DOWNTO 0);
	RTout : OUT std_logic_vector(63 DOWNTO 0)
	);
END mejia_arr_mult2_Nov17;

-- Design Ports Information
-- RTout[0]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[1]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[2]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[3]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[4]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[6]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[7]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[8]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[9]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[10]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[11]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[12]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[13]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[14]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[15]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[16]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[17]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[18]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[19]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[20]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[21]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[22]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[23]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[24]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[25]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[26]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[27]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[28]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[29]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[30]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[31]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[32]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[33]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[34]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[35]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[36]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[37]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[38]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[39]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[40]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[41]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[42]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[43]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[44]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[45]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[46]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[47]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[48]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[49]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[50]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[51]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[52]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[53]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[54]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[55]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[56]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[57]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[58]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[59]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[60]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[61]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[62]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RTout[63]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clr	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ld	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[0]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[0]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[1]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[1]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[4]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[5]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[6]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[7]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[7]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[8]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[9]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[10]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[11]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[12]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[13]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[3]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[5]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[8]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[9]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[11]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[13]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[14]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[14]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[15]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[15]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[16]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[17]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[17]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[18]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[19]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[19]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[20]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[21]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[22]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[23]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[24]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[25]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[25]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[26]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[27]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[28]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[29]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[30]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[4]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[10]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[12]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[16]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[18]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[20]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[21]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[23]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[26]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[27]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[29]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[31]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Ain[31]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[22]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[24]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[28]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Bin[30]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF mejia_arr_mult2_Nov17 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_ld : std_logic;
SIGNAL ww_clr : std_logic;
SIGNAL ww_Ain : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_Bin : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_RTout : std_logic_vector(63 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \Bin[0]~input_o\ : std_logic;
SIGNAL \clr~input_o\ : std_logic;
SIGNAL \clr~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ld~input_o\ : std_logic;
SIGNAL \Ain[0]~input_o\ : std_logic;
SIGNAL \REG_A|q[0]~feeder_combout\ : std_logic;
SIGNAL \AND_1|AND1|Z~combout\ : std_logic;
SIGNAL \Bin[1]~input_o\ : std_logic;
SIGNAL \Ain[1]~input_o\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \Bin[2]~input_o\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \Ain[2]~input_o\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~2\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~3\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \Ain[3]~input_o\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~2\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \Bin[3]~input_o\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~7\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \Ain[4]~input_o\ : std_logic;
SIGNAL \Bin[4]~input_o\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~7\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~11\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \Ain[5]~input_o\ : std_logic;
SIGNAL \REG_A|q[5]~feeder_combout\ : std_logic;
SIGNAL \Bin[5]~input_o\ : std_logic;
SIGNAL \AND_6|AND1|Z~combout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~2\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~11\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~15\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \Bin[6]~input_o\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~15\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \Ain[6]~input_o\ : std_logic;
SIGNAL \REG_A|q[6]~feeder_combout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~19\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \Ain[7]~input_o\ : std_logic;
SIGNAL \REG_A|q[7]~feeder_combout\ : std_logic;
SIGNAL \AND_1|AND8|Z~combout\ : std_logic;
SIGNAL \Bin[7]~input_o\ : std_logic;
SIGNAL \AND_8|AND1|Z~combout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~2\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~19\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~23\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~23\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \Ain[8]~input_o\ : std_logic;
SIGNAL \REG_A|q[8]~feeder_combout\ : std_logic;
SIGNAL \AND_1|AND9|Z~combout\ : std_logic;
SIGNAL \Bin[8]~input_o\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~27\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \Ain[9]~input_o\ : std_logic;
SIGNAL \AND_1|AND10|Z~combout\ : std_logic;
SIGNAL \Bin[9]~input_o\ : std_logic;
SIGNAL \REG_B|q[9]~feeder_combout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~2\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~27\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~31\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~31\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \Bin[10]~input_o\ : std_logic;
SIGNAL \REG_B|q[10]~feeder_combout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~7\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \Ain[10]~input_o\ : std_logic;
SIGNAL \AND_1|AND11|Z~combout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~35\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \Ain[11]~input_o\ : std_logic;
SIGNAL \AND_1|AND12|Z~combout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~35\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \Bin[11]~input_o\ : std_logic;
SIGNAL \AND_12|AND1|Z~combout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~2\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~11\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~39\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \Ain[12]~input_o\ : std_logic;
SIGNAL \REG_A|q[12]~feeder_combout\ : std_logic;
SIGNAL \AND_1|AND13|Z~combout\ : std_logic;
SIGNAL \Bin[12]~input_o\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~15\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~39\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~43\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \Bin[13]~input_o\ : std_logic;
SIGNAL \REG_B|q[13]~feeder_combout\ : std_logic;
SIGNAL \AND_14|AND1|Z~combout\ : std_logic;
SIGNAL \Ain[13]~input_o\ : std_logic;
SIGNAL \REG_A|q[13]~feeder_combout\ : std_logic;
SIGNAL \AND_1|AND14|Z~combout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~43\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~2\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~19\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~47\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~190\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~87\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~166\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~39\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \Ain[14]~input_o\ : std_logic;
SIGNAL \AND_1|AND15|Z~combout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~51\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \Bin[14]~input_o\ : std_logic;
SIGNAL \REG_B|q[14]~feeder_combout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~2\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \Ain[15]~input_o\ : std_logic;
SIGNAL \AND_1|AND16|Z~combout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~194\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~91\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~170\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~43\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~55\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \Bin[15]~input_o\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~206\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~401_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \Bin[16]~input_o\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~402\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~405_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~210\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~211\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~198\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~95\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~174\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~47\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \Ain[16]~input_o\ : std_logic;
SIGNAL \AND_1|AND17|Z~combout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~59\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \Bin[17]~input_o\ : std_logic;
SIGNAL \AND_18|AND1|Z~combout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~2\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~406\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~409_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~214\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~215\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ : std_logic;
SIGNAL \Ain[17]~input_o\ : std_logic;
SIGNAL \REG_A|q[17]~feeder_combout\ : std_logic;
SIGNAL \AND_1|AND18|Z~combout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~178\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~51\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~202\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~99\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~63\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~206\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~103\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \Ain[18]~input_o\ : std_logic;
SIGNAL \AND_1|AND19|Z~combout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~182\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~55\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~67\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~410\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~413_sumout\ : std_logic;
SIGNAL \Bin[18]~input_o\ : std_logic;
SIGNAL \REG_B|q[18]~feeder_combout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~218\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~219\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \Bin[19]~input_o\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~2\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~414\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~545_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~222\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~223\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~417_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ : std_logic;
SIGNAL \Ain[19]~input_o\ : std_logic;
SIGNAL \REG_A|q[19]~feeder_combout\ : std_logic;
SIGNAL \AND_1|AND20|Z~combout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~186\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~59\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~210\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~107\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~71\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~546\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~549_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~418\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~419\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~421_sumout\ : std_logic;
SIGNAL \Bin[20]~input_o\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~226\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~227\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~214\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~111\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \Ain[20]~input_o\ : std_logic;
SIGNAL \REG_A|q[20]~feeder_combout\ : std_logic;
SIGNAL \AND_1|AND21|Z~combout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~190\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~63\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~75\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \Ain[21]~input_o\ : std_logic;
SIGNAL \AND_1|AND22|Z~combout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~194\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~67\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~218\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~115\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~79\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~2\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ : std_logic;
SIGNAL \Bin[21]~input_o\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~550\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~553_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~422\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~423\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~425_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~230\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~231\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~554\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~557_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~426\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~427\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~429_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~150\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ : std_logic;
SIGNAL \Bin[22]~input_o\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~7\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~234\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~235\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ : std_logic;
SIGNAL \Ain[22]~input_o\ : std_logic;
SIGNAL \REG_A|q[22]~feeder_combout\ : std_logic;
SIGNAL \AND_1|AND23|Z~combout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~222\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~118\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~119\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~198\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~71\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~83\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~558\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~561_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~430\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~431\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~433_sumout\ : std_logic;
SIGNAL \Bin[23]~input_o\ : std_logic;
SIGNAL \AND_24|AND1|Z~combout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~2\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~154\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~11\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~238\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~239\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ : std_logic;
SIGNAL \Ain[23]~input_o\ : std_logic;
SIGNAL \AND_1|AND24|Z~combout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~226\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~122\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~123\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~202\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~75\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~87\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \Bin[24]~input_o\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~158\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~15\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~562\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~565_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~434\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~435\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~437_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~242\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~243\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ : std_logic;
SIGNAL \Ain[24]~input_o\ : std_logic;
SIGNAL \REG_A|q[24]~feeder_combout\ : std_logic;
SIGNAL \AND_1|AND25|Z~combout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~206\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~79\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~230\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~126\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~127\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~91\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~210\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~83\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \Ain[25]~input_o\ : std_logic;
SIGNAL \AND_1|AND26|Z~combout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~234\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~130\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~131\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~95\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \Bin[25]~input_o\ : std_logic;
SIGNAL \REG_B|q[25]~feeder_combout\ : std_logic;
SIGNAL \AND_26|AND1|Z~combout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~162\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~2\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~19\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~566\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~569_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~438\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~439\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~441_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~246\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~247\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~166\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~23\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \Bin[26]~input_o\ : std_logic;
SIGNAL \REG_B|q[26]~feeder_combout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~570\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~573_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~442\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~443\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~445_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~250\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~251\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ : std_logic;
SIGNAL \Ain[26]~input_o\ : std_logic;
SIGNAL \AND_1|AND27|Z~combout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~214\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~87\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~238\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~134\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~135\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~99\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \Ain[27]~input_o\ : std_logic;
SIGNAL \AND_1|AND28|Z~combout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~218\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~91\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~242\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~138\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~139\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~103\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \Bin[27]~input_o\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~2\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~170\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~27\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~574\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~577_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~446\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~447\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~449_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~254\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~255\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~174\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~31\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~578\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~581_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~450\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~451\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~453_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~150\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ : std_logic;
SIGNAL \Bin[28]~input_o\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~7\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~258\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~259\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~222\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~95\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \Ain[28]~input_o\ : std_logic;
SIGNAL \AND_1|AND29|Z~combout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~246\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~142\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~143\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~107\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~250\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~146\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~147\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ : std_logic;
SIGNAL \Ain[29]~input_o\ : std_logic;
SIGNAL \AND_1|AND30|Z~combout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~226\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~99\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~111\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~178\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~35\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~582\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~585_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~454\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~455\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~457_sumout\ : std_logic;
SIGNAL \Bin[29]~input_o\ : std_logic;
SIGNAL \AND_30|AND1|Z~combout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~2\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~154\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~11\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~262\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~263\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~182\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~39\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~586\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~589_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~458\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~459\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~461_sumout\ : std_logic;
SIGNAL \Bin[30]~input_o\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~158\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~15\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~266\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~267\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ : std_logic;
SIGNAL \Ain[30]~input_o\ : std_logic;
SIGNAL \AND_1|AND31|Z~combout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~230\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~103\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~254\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~150\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~151\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~115\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~590\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~593_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~462\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~463\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~465_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~186\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~43\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~2\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~162\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~19\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~270\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~271\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ : std_logic;
SIGNAL \Bin[31]~input_o\ : std_logic;
SIGNAL \Ain[31]~input_o\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~258\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~154\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~155\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~234\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~107\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~118\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~119\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~254\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~262\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~158\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~159\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~238\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~111\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~122\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~123\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~190\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~47\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~6\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~166\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~23\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~594\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~597_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~466\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~467\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~469_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~274\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~275\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~277_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~258\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~242\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~115\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~266\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~162\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~163\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~126\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~127\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~598\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~601_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~470\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~471\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~473_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~10\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~170\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~27\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~194\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~51\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~278\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~279\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~281_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~198\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~55\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~14\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~174\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~31\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~602\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~605_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~474\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~475\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~477_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~282\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~283\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~285_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~262\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~246\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~118\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~119\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~270\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~118\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~166\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~167\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~130\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~131\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~266\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~122\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~170\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~171\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~250\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~122\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~123\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~134\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~135\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~202\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~59\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~178\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~18\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~35\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~606\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~609_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~478\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~479\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~481_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~286\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~287\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~289_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~206\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~63\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~610\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~613_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~482\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~483\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~485_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~182\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~22\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~39\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~290\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~291\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~293_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~254\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~126\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~127\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~270\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~126\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~118\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~174\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~175\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~138\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~139\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~210\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~67\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~614\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~617_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~486\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~487\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~489_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~26\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~186\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~43\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~294\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~295\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~297_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~274\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~277_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~258\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~130\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~131\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~122\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~178\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~179\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~142\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~143\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~214\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~71\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~618\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~621_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~490\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~491\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~493_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~30\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~190\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~47\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~298\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~299\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~301_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~278\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~281_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~126\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~182\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~183\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~262\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~134\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~135\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~146\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~147\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~266\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~138\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~139\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~282\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~285_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~150\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~151\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~218\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~75\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~34\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~194\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~51\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~622\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~625_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~494\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~495\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~497_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~302\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~303\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~305_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~222\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~79\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~626\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~629_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~498\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~499\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~501_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~38\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~198\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~55\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~306\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~307\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~309_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~286\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~289_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~118\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~270\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~142\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~143\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~154\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~155\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~290\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~293_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~122\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~146\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~147\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~158\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~159\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~630\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~633_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~502\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~503\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~505_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~226\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~83\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~202\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~42\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~59\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~310\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~311\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~313_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~294\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~297_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~118\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~126\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~150\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~151\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~162\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~163\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~230\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~87\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~46\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~206\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~63\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~634\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~637_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~506\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~507\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~509_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~314\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~315\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~317_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~638\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~641_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~510\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~511\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~513_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~234\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~91\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~50\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~210\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~67\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~318\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~319\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~321_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~298\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~301_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~122\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~154\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~155\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~166\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~167\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~118\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~302\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~305_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~126\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~158\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~159\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~170\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~171\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~238\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~95\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~54\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~214\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~71\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~642\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~645_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~514\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~515\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~517_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~322\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~323\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~325_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~122\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~242\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~99\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~646\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~649_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~518\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~519\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~521_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~58\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~218\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~75\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~326\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~327\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~329_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~306\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~309_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~174\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~175\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~126\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~310\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~313_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~178\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~179\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~222\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~62\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~79\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~118\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~650\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~653_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~522\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~523\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~525_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~246\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~103\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~330\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~331\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~333_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~130\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~250\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~107\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~122\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~526\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~527\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~529_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~66\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~226\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~83\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~334\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~335\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~337_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~314\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~317_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~182\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~183\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~134\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~118\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~126\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~530\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~531\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~533_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~254\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~111\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~70\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~230\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~87\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~338\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~339\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~341_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~318\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~321_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~186\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~187\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~138\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~122\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~534\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~535\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~537_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~258\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~115\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~234\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~74\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~91\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~342\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~343\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~345_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~322\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~325_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~190\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~191\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~142\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~126\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~538\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~539\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~541_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~238\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~78\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~95\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~262\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~118\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~119\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~346\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~347\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~349_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~326\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~329_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~194\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~195\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~146\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~82\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~242\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~99\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~266\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~122\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~123\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~350\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~351\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~353_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~330\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~333_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~198\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~199\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~150\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~86\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~246\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~103\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~118\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~270\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~126\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~127\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~354\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~355\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~357_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~334\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~337_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~202\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~203\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~154\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~250\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~90\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~107\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~122\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~130\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~131\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~358\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~359\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~361_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~338\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~341_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~206\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~207\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~158\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~254\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~94\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~111\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~118\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~126\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~134\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~135\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~362\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~363\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~365_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~342\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~345_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~210\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~211\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~162\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~346\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~349_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~214\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~215\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~122\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~138\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~139\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~98\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~258\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~115\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~366\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~367\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~369_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~166\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~126\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~142\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~143\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~102\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~262\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~118\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~119\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~370\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~371\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~373_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~350\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~353_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~218\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~219\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~170\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~354\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~357_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~222\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~223\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~266\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~106\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~122\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~123\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~374\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~375\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~377_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~174\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~110\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~118\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~270\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~126\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~127\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~378\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~379\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~381_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~358\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~361_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~226\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~227\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~178\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~362\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~365_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~230\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~231\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~114\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~122\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~130\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~131\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~382\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~383\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~385_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~182\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~126\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~118\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~134\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~135\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~386\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~387\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~389_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~366\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~369_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~234\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~235\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~186\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~370\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~373_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~238\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~239\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~122\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~138\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~139\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~390\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~391\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~393_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~190\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~374\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~377_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~242\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~243\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~126\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~142\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~143\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~394\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~395\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~397_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~194\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~378\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~381_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~246\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~247\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~198\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\ : std_logic;
SIGNAL \REG_Z|q\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \REG_B|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \REG_A|q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~397_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~393_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~389_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~385_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~381_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~377_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~373_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~369_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~365_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~361_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~357_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~201_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~353_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~197_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~349_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~193_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~345_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~189_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~341_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~185_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~337_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~181_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~333_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~177_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~329_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~173_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~325_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~169_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~321_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~165_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~317_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~161_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~313_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~157_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~309_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~153_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~305_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~149_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~301_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~145_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~297_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~141_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~293_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~137_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~289_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~133_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~285_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~281_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~277_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~133_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~441_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~437_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~433_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~429_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~425_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~421_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~417_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~413_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~409_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~405_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~401_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~293_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~149_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~505_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~289_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~145_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~501_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~285_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~141_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~497_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~281_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~185_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~137_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~493_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~277_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~181_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~133_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~489_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~177_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~485_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~173_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~481_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~169_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~477_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~165_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~473_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~161_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~469_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~157_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~465_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~153_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~461_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~149_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~457_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~145_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~453_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~141_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~449_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~137_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~445_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~341_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~133_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~337_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~333_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~329_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~541_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~325_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~537_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~321_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~533_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~317_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~529_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~313_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~525_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~309_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~521_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~305_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~161_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~517_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~301_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~157_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~513_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~297_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~153_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~509_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~545_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~185_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~181_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~201_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~177_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~197_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~173_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~193_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~169_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~189_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~165_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~381_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~377_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~145_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~373_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~141_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~369_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~137_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~365_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~133_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~361_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~357_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~353_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~145_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~349_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~141_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~345_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~137_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~165_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~565_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~161_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~561_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~157_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~201_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~557_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~153_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~197_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~553_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~149_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~193_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~549_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~189_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~161_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~585_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~181_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~157_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~581_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~177_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~153_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~577_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~173_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~149_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~573_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~169_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~569_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~201_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~177_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~601_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~197_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~173_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~597_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~193_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~169_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~593_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~189_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~165_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~589_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~185_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~197_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~621_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~193_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~617_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~189_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~613_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~185_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~609_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~181_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ : std_logic;
SIGNAL \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\ : std_logic;
SIGNAL \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~605_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~645_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~641_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~637_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~633_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~629_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~201_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ : std_logic;
SIGNAL \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\ : std_logic;
SIGNAL \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~625_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~653_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ : std_logic;
SIGNAL \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~649_sumout\ : std_logic;
SIGNAL \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\ : std_logic;
SIGNAL \AND_1|AND11|ALT_INV_Z~combout\ : std_logic;
SIGNAL \REG_A|ALT_INV_q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \AND_1|AND10|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND9|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND8|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_8|AND1|ALT_INV_Z~combout\ : std_logic;
SIGNAL \REG_B|ALT_INV_q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ : std_logic;
SIGNAL \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\ : std_logic;
SIGNAL \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ : std_logic;
SIGNAL \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ : std_logic;
SIGNAL \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ : std_logic;
SIGNAL \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ : std_logic;
SIGNAL \ALT_INV_Bin[25]~input_o\ : std_logic;
SIGNAL \ALT_INV_Ain[24]~input_o\ : std_logic;
SIGNAL \ALT_INV_Ain[22]~input_o\ : std_logic;
SIGNAL \ALT_INV_Ain[20]~input_o\ : std_logic;
SIGNAL \ALT_INV_Ain[19]~input_o\ : std_logic;
SIGNAL \ALT_INV_Ain[17]~input_o\ : std_logic;
SIGNAL \ALT_INV_Bin[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_Ain[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_Bin[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_Bin[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_Ain[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_Ain[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_Ain[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_Ain[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_Ain[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_Ain[0]~input_o\ : std_logic;
SIGNAL \AND_30|AND1|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_24|AND1|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND31|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND30|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND29|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND28|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND27|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND26|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_26|AND1|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND25|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND24|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND23|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND22|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND21|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND20|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND19|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND18|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_18|AND1|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND17|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND16|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND15|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND14|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_12|AND1|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_6|AND1|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_14|AND1|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND13|ALT_INV_Z~combout\ : std_logic;
SIGNAL \AND_1|AND12|ALT_INV_Z~combout\ : std_logic;
SIGNAL \ALT_INV_clr~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_Bin[26]~input_o\ : std_logic;
SIGNAL \ALT_INV_Bin[18]~input_o\ : std_logic;
SIGNAL \ALT_INV_Bin[10]~input_o\ : std_logic;

BEGIN

ww_clk <= clk;
ww_ld <= ld;
ww_clr <= clr;
ww_Ain <= Ain;
ww_Bin <= Bin;
RTout <= ww_RTout;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~397_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~397_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~393_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~393_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~389_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~389_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~385_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~385_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~381_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~381_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~377_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~377_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~373_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~373_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~369_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~369_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~365_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~365_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~361_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~361_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~357_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~357_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~201_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~353_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~353_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~197_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~349_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~349_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~193_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~345_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~345_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~189_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~341_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~341_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~185_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~337_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~337_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~181_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~333_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~333_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~177_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~329_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~329_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~173_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~325_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~325_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~169_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~321_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~321_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~165_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~317_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~317_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~161_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~313_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~313_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~157_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~309_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~309_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~153_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~305_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~305_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~149_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~301_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~301_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~145_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~297_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~297_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~141_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~293_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~293_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~137_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~289_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~289_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~133_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~285_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~285_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~281_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~281_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~277_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~277_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~133_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~441_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~441_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~437_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~437_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~433_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~433_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~429_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~429_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~425_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~425_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~421_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~421_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~417_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~417_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~413_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~413_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~409_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~409_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~405_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~405_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~401_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~401_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~293_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~293_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~149_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~505_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~505_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~289_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~289_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~145_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~501_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~501_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~285_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~285_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~141_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~497_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~497_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~281_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~281_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~185_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~137_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~493_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~493_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~277_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~277_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~181_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~133_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~489_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~489_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~177_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~485_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~485_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~173_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~481_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~481_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~169_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~477_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~477_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~165_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~473_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~473_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~161_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~469_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~469_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~157_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~465_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~465_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~153_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~461_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~461_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~149_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~457_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~457_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~145_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~453_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~453_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~141_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~449_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~449_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~137_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~445_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~445_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~341_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~341_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~133_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~337_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~337_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~333_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~333_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~329_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~329_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~541_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~541_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~325_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~325_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~537_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~537_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~321_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~321_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~533_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~533_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~317_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~317_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~529_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~529_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~313_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~313_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~525_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~525_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~309_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~309_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~521_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~521_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~305_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~305_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~161_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~517_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~517_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~301_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~301_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~157_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~513_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~513_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~297_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~297_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~153_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~509_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~509_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~545_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~545_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~185_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~181_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~201_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~177_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~197_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~173_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~193_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~169_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~189_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~165_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~381_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~381_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~377_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~377_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~145_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~373_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~373_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~141_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~369_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~369_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~137_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~365_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~365_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~133_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~361_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~361_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~357_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~357_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~353_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~353_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~145_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~349_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~349_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~141_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\;
\ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~345_sumout\ <= NOT \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~345_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~137_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~165_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~565_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~565_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~161_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~561_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~561_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~157_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~201_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~557_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~557_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~153_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~197_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~553_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~553_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~149_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~193_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~549_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~549_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~189_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~161_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~585_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~585_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~181_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~157_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~581_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~581_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~177_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~153_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~577_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~577_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~173_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~149_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~573_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~573_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~169_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~569_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~569_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~201_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~177_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~601_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~601_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~197_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~173_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~597_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~597_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~193_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~169_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~593_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~593_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~189_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~165_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~589_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~589_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~185_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~197_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~621_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~621_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~193_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~617_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~617_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~189_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~613_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~613_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~185_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~609_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~609_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~181_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\;
\ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\ <= NOT \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\;
\ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ <= NOT \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\;
\ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ <= NOT \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~605_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~605_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~645_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~645_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~641_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~641_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~637_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~637_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~633_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~633_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~629_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~629_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~201_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\;
\ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\ <= NOT \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\;
\ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ <= NOT \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\;
\ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ <= NOT \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~625_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~625_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~653_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~653_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\;
\ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~649_sumout\ <= NOT \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~649_sumout\;
\ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ <= NOT \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\;
\ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ <= NOT \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\;
\ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\ <= NOT \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\;
\AND_1|AND11|ALT_INV_Z~combout\ <= NOT \AND_1|AND11|Z~combout\;
\REG_A|ALT_INV_q\(10) <= NOT \REG_A|q\(10);
\AND_1|AND10|ALT_INV_Z~combout\ <= NOT \AND_1|AND10|Z~combout\;
\REG_A|ALT_INV_q\(9) <= NOT \REG_A|q\(9);
\AND_1|AND9|ALT_INV_Z~combout\ <= NOT \AND_1|AND9|Z~combout\;
\REG_A|ALT_INV_q\(8) <= NOT \REG_A|q\(8);
\AND_1|AND8|ALT_INV_Z~combout\ <= NOT \AND_1|AND8|Z~combout\;
\REG_A|ALT_INV_q\(7) <= NOT \REG_A|q\(7);
\AND_8|AND1|ALT_INV_Z~combout\ <= NOT \AND_8|AND1|Z~combout\;
\REG_B|ALT_INV_q\(7) <= NOT \REG_B|q\(7);
\REG_A|ALT_INV_q\(6) <= NOT \REG_A|q\(6);
\REG_A|ALT_INV_q\(5) <= NOT \REG_A|q\(5);
\REG_A|ALT_INV_q\(4) <= NOT \REG_A|q\(4);
\REG_A|ALT_INV_q\(3) <= NOT \REG_A|q\(3);
\REG_A|ALT_INV_q\(2) <= NOT \REG_A|q\(2);
\REG_A|ALT_INV_q\(1) <= NOT \REG_A|q\(1);
\REG_B|ALT_INV_q\(1) <= NOT \REG_B|q\(1);
\REG_B|ALT_INV_q\(0) <= NOT \REG_B|q\(0);
\REG_A|ALT_INV_q\(0) <= NOT \REG_A|q\(0);
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\;
\ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\ <= NOT \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\;
\ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\ <= NOT \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\;
\ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\ <= NOT \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\;
\ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\ <= NOT \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\;
\ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\ <= NOT \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\;
\ALT_INV_Bin[25]~input_o\ <= NOT \Bin[25]~input_o\;
\ALT_INV_Ain[24]~input_o\ <= NOT \Ain[24]~input_o\;
\ALT_INV_Ain[22]~input_o\ <= NOT \Ain[22]~input_o\;
\ALT_INV_Ain[20]~input_o\ <= NOT \Ain[20]~input_o\;
\ALT_INV_Ain[19]~input_o\ <= NOT \Ain[19]~input_o\;
\ALT_INV_Ain[17]~input_o\ <= NOT \Ain[17]~input_o\;
\ALT_INV_Bin[14]~input_o\ <= NOT \Bin[14]~input_o\;
\ALT_INV_Ain[13]~input_o\ <= NOT \Ain[13]~input_o\;
\ALT_INV_Bin[9]~input_o\ <= NOT \Bin[9]~input_o\;
\ALT_INV_Bin[13]~input_o\ <= NOT \Bin[13]~input_o\;
\ALT_INV_Ain[12]~input_o\ <= NOT \Ain[12]~input_o\;
\ALT_INV_Ain[8]~input_o\ <= NOT \Ain[8]~input_o\;
\ALT_INV_Ain[7]~input_o\ <= NOT \Ain[7]~input_o\;
\ALT_INV_Ain[6]~input_o\ <= NOT \Ain[6]~input_o\;
\ALT_INV_Ain[5]~input_o\ <= NOT \Ain[5]~input_o\;
\ALT_INV_Ain[0]~input_o\ <= NOT \Ain[0]~input_o\;
\REG_B|ALT_INV_q\(30) <= NOT \REG_B|q\(30);
\REG_B|ALT_INV_q\(28) <= NOT \REG_B|q\(28);
\REG_B|ALT_INV_q\(24) <= NOT \REG_B|q\(24);
\REG_B|ALT_INV_q\(22) <= NOT \REG_B|q\(22);
\REG_A|ALT_INV_q\(31) <= NOT \REG_A|q\(31);
\REG_B|ALT_INV_q\(31) <= NOT \REG_B|q\(31);
\AND_30|AND1|ALT_INV_Z~combout\ <= NOT \AND_30|AND1|Z~combout\;
\REG_B|ALT_INV_q\(29) <= NOT \REG_B|q\(29);
\REG_B|ALT_INV_q\(27) <= NOT \REG_B|q\(27);
\REG_B|ALT_INV_q\(26) <= NOT \REG_B|q\(26);
\AND_24|AND1|ALT_INV_Z~combout\ <= NOT \AND_24|AND1|Z~combout\;
\REG_B|ALT_INV_q\(23) <= NOT \REG_B|q\(23);
\REG_B|ALT_INV_q\(21) <= NOT \REG_B|q\(21);
\REG_B|ALT_INV_q\(20) <= NOT \REG_B|q\(20);
\REG_B|ALT_INV_q\(18) <= NOT \REG_B|q\(18);
\REG_B|ALT_INV_q\(16) <= NOT \REG_B|q\(16);
\REG_B|ALT_INV_q\(12) <= NOT \REG_B|q\(12);
\REG_B|ALT_INV_q\(10) <= NOT \REG_B|q\(10);
\REG_B|ALT_INV_q\(6) <= NOT \REG_B|q\(6);
\REG_B|ALT_INV_q\(4) <= NOT \REG_B|q\(4);
\AND_1|AND31|ALT_INV_Z~combout\ <= NOT \AND_1|AND31|Z~combout\;
\REG_A|ALT_INV_q\(30) <= NOT \REG_A|q\(30);
\AND_1|AND30|ALT_INV_Z~combout\ <= NOT \AND_1|AND30|Z~combout\;
\REG_A|ALT_INV_q\(29) <= NOT \REG_A|q\(29);
\AND_1|AND29|ALT_INV_Z~combout\ <= NOT \AND_1|AND29|Z~combout\;
\REG_A|ALT_INV_q\(28) <= NOT \REG_A|q\(28);
\AND_1|AND28|ALT_INV_Z~combout\ <= NOT \AND_1|AND28|Z~combout\;
\REG_A|ALT_INV_q\(27) <= NOT \REG_A|q\(27);
\AND_1|AND27|ALT_INV_Z~combout\ <= NOT \AND_1|AND27|Z~combout\;
\REG_A|ALT_INV_q\(26) <= NOT \REG_A|q\(26);
\AND_1|AND26|ALT_INV_Z~combout\ <= NOT \AND_1|AND26|Z~combout\;
\REG_A|ALT_INV_q\(25) <= NOT \REG_A|q\(25);
\AND_26|AND1|ALT_INV_Z~combout\ <= NOT \AND_26|AND1|Z~combout\;
\REG_B|ALT_INV_q\(25) <= NOT \REG_B|q\(25);
\AND_1|AND25|ALT_INV_Z~combout\ <= NOT \AND_1|AND25|Z~combout\;
\REG_A|ALT_INV_q\(24) <= NOT \REG_A|q\(24);
\AND_1|AND24|ALT_INV_Z~combout\ <= NOT \AND_1|AND24|Z~combout\;
\REG_A|ALT_INV_q\(23) <= NOT \REG_A|q\(23);
\AND_1|AND23|ALT_INV_Z~combout\ <= NOT \AND_1|AND23|Z~combout\;
\REG_A|ALT_INV_q\(22) <= NOT \REG_A|q\(22);
\AND_1|AND22|ALT_INV_Z~combout\ <= NOT \AND_1|AND22|Z~combout\;
\REG_A|ALT_INV_q\(21) <= NOT \REG_A|q\(21);
\AND_1|AND21|ALT_INV_Z~combout\ <= NOT \AND_1|AND21|Z~combout\;
\REG_A|ALT_INV_q\(20) <= NOT \REG_A|q\(20);
\AND_1|AND20|ALT_INV_Z~combout\ <= NOT \AND_1|AND20|Z~combout\;
\REG_A|ALT_INV_q\(19) <= NOT \REG_A|q\(19);
\REG_B|ALT_INV_q\(19) <= NOT \REG_B|q\(19);
\AND_1|AND19|ALT_INV_Z~combout\ <= NOT \AND_1|AND19|Z~combout\;
\REG_A|ALT_INV_q\(18) <= NOT \REG_A|q\(18);
\AND_1|AND18|ALT_INV_Z~combout\ <= NOT \AND_1|AND18|Z~combout\;
\REG_A|ALT_INV_q\(17) <= NOT \REG_A|q\(17);
\AND_18|AND1|ALT_INV_Z~combout\ <= NOT \AND_18|AND1|Z~combout\;
\REG_B|ALT_INV_q\(17) <= NOT \REG_B|q\(17);
\AND_1|AND17|ALT_INV_Z~combout\ <= NOT \AND_1|AND17|Z~combout\;
\REG_A|ALT_INV_q\(16) <= NOT \REG_A|q\(16);
\AND_1|AND16|ALT_INV_Z~combout\ <= NOT \AND_1|AND16|Z~combout\;
\REG_A|ALT_INV_q\(15) <= NOT \REG_A|q\(15);
\REG_B|ALT_INV_q\(15) <= NOT \REG_B|q\(15);
\AND_1|AND15|ALT_INV_Z~combout\ <= NOT \AND_1|AND15|Z~combout\;
\REG_A|ALT_INV_q\(14) <= NOT \REG_A|q\(14);
\REG_B|ALT_INV_q\(14) <= NOT \REG_B|q\(14);
\AND_1|AND14|ALT_INV_Z~combout\ <= NOT \AND_1|AND14|Z~combout\;
\REG_A|ALT_INV_q\(13) <= NOT \REG_A|q\(13);
\AND_12|AND1|ALT_INV_Z~combout\ <= NOT \AND_12|AND1|Z~combout\;
\REG_B|ALT_INV_q\(11) <= NOT \REG_B|q\(11);
\REG_B|ALT_INV_q\(9) <= NOT \REG_B|q\(9);
\REG_B|ALT_INV_q\(8) <= NOT \REG_B|q\(8);
\AND_6|AND1|ALT_INV_Z~combout\ <= NOT \AND_6|AND1|Z~combout\;
\REG_B|ALT_INV_q\(5) <= NOT \REG_B|q\(5);
\REG_B|ALT_INV_q\(3) <= NOT \REG_B|q\(3);
\REG_B|ALT_INV_q\(2) <= NOT \REG_B|q\(2);
\AND_14|AND1|ALT_INV_Z~combout\ <= NOT \AND_14|AND1|Z~combout\;
\REG_B|ALT_INV_q\(13) <= NOT \REG_B|q\(13);
\AND_1|AND13|ALT_INV_Z~combout\ <= NOT \AND_1|AND13|Z~combout\;
\REG_A|ALT_INV_q\(12) <= NOT \REG_A|q\(12);
\AND_1|AND12|ALT_INV_Z~combout\ <= NOT \AND_1|AND12|Z~combout\;
\REG_A|ALT_INV_q\(11) <= NOT \REG_A|q\(11);
\ALT_INV_clr~inputCLKENA0_outclk\ <= NOT \clr~inputCLKENA0_outclk\;
\ALT_INV_Bin[26]~input_o\ <= NOT \Bin[26]~input_o\;
\ALT_INV_Bin[18]~input_o\ <= NOT \Bin[18]~input_o\;
\ALT_INV_Bin[10]~input_o\ <= NOT \Bin[10]~input_o\;

-- Location: IOOBUF_X38_Y81_N19
\RTout[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(0),
	devoe => ww_devoe,
	o => ww_RTout(0));

-- Location: IOOBUF_X12_Y81_N2
\RTout[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(1),
	devoe => ww_devoe,
	o => ww_RTout(1));

-- Location: IOOBUF_X28_Y81_N19
\RTout[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(2),
	devoe => ww_devoe,
	o => ww_RTout(2));

-- Location: IOOBUF_X34_Y81_N59
\RTout[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(3),
	devoe => ww_devoe,
	o => ww_RTout(3));

-- Location: IOOBUF_X18_Y81_N76
\RTout[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(4),
	devoe => ww_devoe,
	o => ww_RTout(4));

-- Location: IOOBUF_X26_Y81_N76
\RTout[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(5),
	devoe => ww_devoe,
	o => ww_RTout(5));

-- Location: IOOBUF_X24_Y81_N53
\RTout[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(6),
	devoe => ww_devoe,
	o => ww_RTout(6));

-- Location: IOOBUF_X30_Y81_N19
\RTout[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(7),
	devoe => ww_devoe,
	o => ww_RTout(7));

-- Location: IOOBUF_X22_Y81_N2
\RTout[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(8),
	devoe => ww_devoe,
	o => ww_RTout(8));

-- Location: IOOBUF_X32_Y81_N36
\RTout[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(9),
	devoe => ww_devoe,
	o => ww_RTout(9));

-- Location: IOOBUF_X28_Y81_N2
\RTout[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(10),
	devoe => ww_devoe,
	o => ww_RTout(10));

-- Location: IOOBUF_X16_Y0_N36
\RTout[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(11),
	devoe => ww_devoe,
	o => ww_RTout(11));

-- Location: IOOBUF_X50_Y0_N93
\RTout[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(12),
	devoe => ww_devoe,
	o => ww_RTout(12));

-- Location: IOOBUF_X22_Y81_N53
\RTout[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(13),
	devoe => ww_devoe,
	o => ww_RTout(13));

-- Location: IOOBUF_X20_Y0_N19
\RTout[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(14),
	devoe => ww_devoe,
	o => ww_RTout(14));

-- Location: IOOBUF_X10_Y81_N59
\RTout[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(15),
	devoe => ww_devoe,
	o => ww_RTout(15));

-- Location: IOOBUF_X60_Y0_N36
\RTout[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(16),
	devoe => ww_devoe,
	o => ww_RTout(16));

-- Location: IOOBUF_X89_Y25_N56
\RTout[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(17),
	devoe => ww_devoe,
	o => ww_RTout(17));

-- Location: IOOBUF_X16_Y81_N53
\RTout[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(18),
	devoe => ww_devoe,
	o => ww_RTout(18));

-- Location: IOOBUF_X22_Y81_N36
\RTout[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(19),
	devoe => ww_devoe,
	o => ww_RTout(19));

-- Location: IOOBUF_X20_Y81_N2
\RTout[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(20),
	devoe => ww_devoe,
	o => ww_RTout(20));

-- Location: IOOBUF_X89_Y23_N22
\RTout[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(21),
	devoe => ww_devoe,
	o => ww_RTout(21));

-- Location: IOOBUF_X38_Y0_N53
\RTout[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(22),
	devoe => ww_devoe,
	o => ww_RTout(22));

-- Location: IOOBUF_X18_Y81_N93
\RTout[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(23),
	devoe => ww_devoe,
	o => ww_RTout(23));

-- Location: IOOBUF_X30_Y81_N2
\RTout[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(24),
	devoe => ww_devoe,
	o => ww_RTout(24));

-- Location: IOOBUF_X18_Y81_N42
\RTout[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(25),
	devoe => ww_devoe,
	o => ww_RTout(25));

-- Location: IOOBUF_X16_Y81_N2
\RTout[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(26),
	devoe => ww_devoe,
	o => ww_RTout(26));

-- Location: IOOBUF_X89_Y25_N5
\RTout[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(27),
	devoe => ww_devoe,
	o => ww_RTout(27));

-- Location: IOOBUF_X26_Y81_N42
\RTout[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(28),
	devoe => ww_devoe,
	o => ww_RTout(28));

-- Location: IOOBUF_X89_Y16_N56
\RTout[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(29),
	devoe => ww_devoe,
	o => ww_RTout(29));

-- Location: IOOBUF_X28_Y81_N36
\RTout[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(30),
	devoe => ww_devoe,
	o => ww_RTout(30));

-- Location: IOOBUF_X14_Y81_N19
\RTout[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(31),
	devoe => ww_devoe,
	o => ww_RTout(31));

-- Location: IOOBUF_X40_Y0_N2
\RTout[32]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(32),
	devoe => ww_devoe,
	o => ww_RTout(32));

-- Location: IOOBUF_X40_Y0_N53
\RTout[33]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(33),
	devoe => ww_devoe,
	o => ww_RTout(33));

-- Location: IOOBUF_X26_Y0_N42
\RTout[34]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(34),
	devoe => ww_devoe,
	o => ww_RTout(34));

-- Location: IOOBUF_X26_Y0_N76
\RTout[35]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(35),
	devoe => ww_devoe,
	o => ww_RTout(35));

-- Location: IOOBUF_X8_Y0_N53
\RTout[36]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(36),
	devoe => ww_devoe,
	o => ww_RTout(36));

-- Location: IOOBUF_X22_Y0_N19
\RTout[37]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(37),
	devoe => ww_devoe,
	o => ww_RTout(37));

-- Location: IOOBUF_X89_Y23_N39
\RTout[38]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(38),
	devoe => ww_devoe,
	o => ww_RTout(38));

-- Location: IOOBUF_X89_Y23_N56
\RTout[39]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(39),
	devoe => ww_devoe,
	o => ww_RTout(39));

-- Location: IOOBUF_X89_Y11_N79
\RTout[40]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(40),
	devoe => ww_devoe,
	o => ww_RTout(40));

-- Location: IOOBUF_X12_Y81_N36
\RTout[41]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(41),
	devoe => ww_devoe,
	o => ww_RTout(41));

-- Location: IOOBUF_X30_Y0_N2
\RTout[42]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(42),
	devoe => ww_devoe,
	o => ww_RTout(42));

-- Location: IOOBUF_X28_Y0_N53
\RTout[43]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(43),
	devoe => ww_devoe,
	o => ww_RTout(43));

-- Location: IOOBUF_X89_Y15_N22
\RTout[44]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(44),
	devoe => ww_devoe,
	o => ww_RTout(44));

-- Location: IOOBUF_X22_Y0_N53
\RTout[45]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(45),
	devoe => ww_devoe,
	o => ww_RTout(45));

-- Location: IOOBUF_X14_Y81_N36
\RTout[46]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(46),
	devoe => ww_devoe,
	o => ww_RTout(46));

-- Location: IOOBUF_X18_Y81_N59
\RTout[47]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(47),
	devoe => ww_devoe,
	o => ww_RTout(47));

-- Location: IOOBUF_X38_Y0_N2
\RTout[48]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(48),
	devoe => ww_devoe,
	o => ww_RTout(48));

-- Location: IOOBUF_X30_Y0_N36
\RTout[49]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(49),
	devoe => ww_devoe,
	o => ww_RTout(49));

-- Location: IOOBUF_X38_Y0_N19
\RTout[50]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(50),
	devoe => ww_devoe,
	o => ww_RTout(50));

-- Location: IOOBUF_X89_Y15_N5
\RTout[51]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(51),
	devoe => ww_devoe,
	o => ww_RTout(51));

-- Location: IOOBUF_X89_Y16_N22
\RTout[52]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(52),
	devoe => ww_devoe,
	o => ww_RTout(52));

-- Location: IOOBUF_X30_Y0_N53
\RTout[53]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(53),
	devoe => ww_devoe,
	o => ww_RTout(53));

-- Location: IOOBUF_X28_Y0_N19
\RTout[54]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(54),
	devoe => ww_devoe,
	o => ww_RTout(54));

-- Location: IOOBUF_X32_Y0_N53
\RTout[55]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(55),
	devoe => ww_devoe,
	o => ww_RTout(55));

-- Location: IOOBUF_X22_Y0_N36
\RTout[56]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(56),
	devoe => ww_devoe,
	o => ww_RTout(56));

-- Location: IOOBUF_X14_Y81_N53
\RTout[57]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(57),
	devoe => ww_devoe,
	o => ww_RTout(57));

-- Location: IOOBUF_X32_Y0_N36
\RTout[58]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(58),
	devoe => ww_devoe,
	o => ww_RTout(58));

-- Location: IOOBUF_X89_Y11_N96
\RTout[59]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(59),
	devoe => ww_devoe,
	o => ww_RTout(59));

-- Location: IOOBUF_X32_Y0_N2
\RTout[60]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(60),
	devoe => ww_devoe,
	o => ww_RTout(60));

-- Location: IOOBUF_X32_Y0_N19
\RTout[61]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(61),
	devoe => ww_devoe,
	o => ww_RTout(61));

-- Location: IOOBUF_X8_Y81_N2
\RTout[62]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(62),
	devoe => ww_devoe,
	o => ww_RTout(62));

-- Location: IOOBUF_X40_Y0_N36
\RTout[63]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \REG_Z|q\(63),
	devoe => ww_devoe,
	o => ww_RTout(63));

-- Location: IOIBUF_X89_Y25_N21
\clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G10
\clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clk~input_o\,
	outclk => \clk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X34_Y0_N75
\Bin[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(0),
	o => \Bin[0]~input_o\);

-- Location: IOIBUF_X89_Y23_N4
\clr~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clr,
	o => \clr~input_o\);

-- Location: CLKCTRL_G8
\clr~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \clr~input_o\,
	outclk => \clr~inputCLKENA0_outclk\);

-- Location: IOIBUF_X26_Y81_N92
\ld~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ld,
	o => \ld~input_o\);

-- Location: FF_X34_Y76_N53
\REG_B|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[0]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(0));

-- Location: IOIBUF_X56_Y0_N52
\Ain[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(0),
	o => \Ain[0]~input_o\);

-- Location: LABCELL_X35_Y76_N9
\REG_A|q[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_A|q[0]~feeder_combout\ = ( \Ain[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Ain[0]~input_o\,
	combout => \REG_A|q[0]~feeder_combout\);

-- Location: FF_X35_Y76_N11
\REG_A|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_A|q[0]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(0));

-- Location: LABCELL_X37_Y77_N39
\AND_1|AND1|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND1|Z~combout\ = ( \REG_A|q\(0) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	dataf => \REG_A|ALT_INV_q\(0),
	combout => \AND_1|AND1|Z~combout\);

-- Location: FF_X37_Y77_N40
\REG_Z|q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \AND_1|AND1|Z~combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(0));

-- Location: IOIBUF_X89_Y20_N44
\Bin[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(1),
	o => \Bin[1]~input_o\);

-- Location: FF_X36_Y76_N35
\REG_B|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[1]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(1));

-- Location: IOIBUF_X20_Y81_N18
\Ain[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(1),
	o => \Ain[1]~input_o\);

-- Location: FF_X33_Y76_N56
\REG_A|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[1]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(1));

-- Location: MLABCELL_X34_Y76_N0
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( (!\REG_B|q\(0) & (\REG_A|q\(0) & (\REG_B|q\(1)))) # (\REG_B|q\(0) & (!\REG_A|q\(1) $ (((!\REG_A|q\(0)) # (!\REG_B|q\(1)))))) ) + ( !VCC ) + ( !VCC ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~2\ = CARRY(( (!\REG_B|q\(0) & (\REG_A|q\(0) & (\REG_B|q\(1)))) # (\REG_B|q\(0) & (!\REG_A|q\(1) $ (((!\REG_A|q\(0)) # (!\REG_B|q\(1)))))) ) + ( !VCC ) + ( !VCC ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~3\ = SHARE((\REG_B|q\(0) & (\REG_A|q\(0) & (\REG_B|q\(1) & \REG_A|q\(1)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000001101010110",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_A|ALT_INV_q\(0),
	datac => \REG_B|ALT_INV_q\(1),
	datad => \REG_A|ALT_INV_q\(1),
	cin => GND,
	sharein => GND,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~2\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~3\);

-- Location: FF_X34_Y76_N2
\REG_Z|q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(1));

-- Location: IOIBUF_X38_Y81_N35
\Bin[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(2),
	o => \Bin[2]~input_o\);

-- Location: FF_X37_Y75_N29
\REG_B|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[2]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(2));

-- Location: LABCELL_X36_Y76_N0
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( (\REG_A|q\(0) & \REG_B|q\(2)) ) + ( (\REG_A|q\(1) & \REG_B|q\(1)) ) + ( !VCC ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~2\ = CARRY(( (\REG_A|q\(0) & \REG_B|q\(2)) ) + ( (\REG_A|q\(1) & \REG_B|q\(1)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(1),
	datad => \REG_B|ALT_INV_q\(2),
	dataf => \REG_B|ALT_INV_q\(1),
	cin => GND,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~2\);

-- Location: IOIBUF_X40_Y81_N35
\Ain[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(2),
	o => \Ain[2]~input_o\);

-- Location: FF_X36_Y76_N41
\REG_A|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[2]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(2));

-- Location: MLABCELL_X34_Y76_N3
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ $ (((!\REG_B|q\(0)) # (!\REG_A|q\(2)))) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~3\ ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ $ (((!\REG_B|q\(0)) # (!\REG_A|q\(2)))) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~3\ ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~7\ = SHARE((\REG_B|q\(0) & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ & \REG_A|q\(2))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000000000111101011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \REG_A|ALT_INV_q\(2),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~2\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~3\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~7\);

-- Location: FF_X34_Y76_N4
\REG_Z|q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(2));

-- Location: IOIBUF_X36_Y81_N52
\Ain[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(3),
	o => \Ain[3]~input_o\);

-- Location: FF_X34_Y76_N41
\REG_A|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[3]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(3));

-- Location: LABCELL_X36_Y76_N3
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( (\REG_B|q\(2) & \REG_A|q\(1)) ) + ( (\REG_A|q\(2) & \REG_B|q\(1)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( (\REG_B|q\(2) & \REG_A|q\(1)) ) + ( (\REG_A|q\(2) & \REG_B|q\(1)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_A|ALT_INV_q\(2),
	datac => \REG_B|ALT_INV_q\(2),
	datad => \REG_A|ALT_INV_q\(1),
	dataf => \REG_B|ALT_INV_q\(1),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~2\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~46\);

-- Location: IOIBUF_X40_Y81_N18
\Bin[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(3),
	o => \Bin[3]~input_o\);

-- Location: FF_X36_Y73_N56
\REG_B|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[3]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(3));

-- Location: LABCELL_X35_Y76_N30
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ $ (((!\REG_A|q\(0)) # (!\REG_B|q\(3)))) ) + ( !VCC ) + ( !VCC ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ $ (((!\REG_A|q\(0)) # (!\REG_B|q\(3)))) ) + ( !VCC ) + ( !VCC ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~7\ = SHARE((\REG_A|q\(0) & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ & \REG_B|q\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001100000000000000000000111100111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \REG_A|ALT_INV_q\(0),
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\,
	datad => \REG_B|ALT_INV_q\(3),
	cin => GND,
	sharein => GND,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~7\);

-- Location: MLABCELL_X34_Y76_N6
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (((!\REG_B|q\(0)) # (!\REG_A|q\(3)))) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~7\ ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (((!\REG_B|q\(0)) # (!\REG_A|q\(3)))) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~7\ ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~11\ = SHARE((\REG_B|q\(0) & (\REG_A|q\(3) & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000000000000000001111000011110",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datab => \REG_A|ALT_INV_q\(3),
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~7\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~11\);

-- Location: FF_X34_Y76_N8
\REG_Z|q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(3));

-- Location: IOIBUF_X89_Y11_N61
\Ain[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(4),
	o => \Ain[4]~input_o\);

-- Location: FF_X34_Y76_N59
\REG_A|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[4]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(4));

-- Location: IOIBUF_X38_Y81_N1
\Bin[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(4),
	o => \Bin[4]~input_o\);

-- Location: FF_X36_Y74_N59
\REG_B|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[4]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(4));

-- Location: LABCELL_X36_Y74_N0
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( (\REG_A|q\(0) & \REG_B|q\(4)) ) + ( (\REG_A|q\(1) & \REG_B|q\(3)) ) + ( !VCC ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~2\ = CARRY(( (\REG_A|q\(0) & \REG_B|q\(4)) ) + ( (\REG_A|q\(1) & \REG_B|q\(3)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_A|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(1),
	datad => \REG_B|ALT_INV_q\(4),
	dataf => \REG_B|ALT_INV_q\(3),
	cin => GND,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~2\);

-- Location: LABCELL_X36_Y76_N6
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( (\REG_A|q\(3) & \REG_B|q\(1)) ) + ( (\REG_B|q\(2) & \REG_A|q\(2)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( (\REG_A|q\(3) & \REG_B|q\(1)) ) + ( (\REG_B|q\(2) & \REG_A|q\(2)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_A|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(3),
	datad => \REG_B|ALT_INV_q\(1),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~50\);

-- Location: LABCELL_X35_Y76_N33
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( !\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~7\ ) + ( 
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( !\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~7\ ) + ( 
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~11\ = SHARE((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~7\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~11\);

-- Location: MLABCELL_X34_Y76_N9
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ (((!\REG_B|q\(0)) # (!\REG_A|q\(4)))) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~11\ ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ (((!\REG_B|q\(0)) # (!\REG_A|q\(4)))) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~11\ ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~15\ = SHARE((\REG_B|q\(0) & (\REG_A|q\(4) & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000000000010111111010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(4),
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~11\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~15\);

-- Location: FF_X34_Y76_N10
\REG_Z|q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(4));

-- Location: IOIBUF_X32_Y81_N18
\Ain[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(5),
	o => \Ain[5]~input_o\);

-- Location: LABCELL_X35_Y76_N24
\REG_A|q[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_A|q[5]~feeder_combout\ = ( \Ain[5]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Ain[5]~input_o\,
	combout => \REG_A|q[5]~feeder_combout\);

-- Location: FF_X35_Y76_N26
\REG_A|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_A|q[5]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(5));

-- Location: IOIBUF_X50_Y0_N41
\Bin[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(5),
	o => \Bin[5]~input_o\);

-- Location: FF_X37_Y75_N41
\REG_B|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[5]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(5));

-- Location: LABCELL_X35_Y76_N0
\AND_6|AND1|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_6|AND1|Z~combout\ = ( \REG_B|q\(5) & ( \REG_A|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_A|ALT_INV_q\(0),
	dataf => \REG_B|ALT_INV_q\(5),
	combout => \AND_6|AND1|Z~combout\);

-- Location: LABCELL_X36_Y76_N9
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( (\REG_B|q\(1) & \REG_A|q\(4)) ) + ( (\REG_B|q\(2) & \REG_A|q\(3)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( (\REG_B|q\(1) & \REG_A|q\(4)) ) + ( (\REG_B|q\(2) & \REG_A|q\(3)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datac => \REG_B|ALT_INV_q\(1),
	datad => \REG_A|ALT_INV_q\(4),
	dataf => \REG_A|ALT_INV_q\(3),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~54\);

-- Location: LABCELL_X36_Y74_N3
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( (\REG_B|q\(4) & \REG_A|q\(1)) ) + ( (\REG_A|q\(2) & \REG_B|q\(3)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( (\REG_B|q\(4) & \REG_A|q\(1)) ) + ( (\REG_A|q\(2) & \REG_B|q\(3)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(2),
	datac => \REG_B|ALT_INV_q\(4),
	datad => \REG_A|ALT_INV_q\(1),
	dataf => \REG_B|ALT_INV_q\(3),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~2\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~6\);

-- Location: LABCELL_X35_Y76_N36
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( !\AND_6|AND1|Z~combout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\)) ) + ( 
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~11\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( !\AND_6|AND1|Z~combout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\)) ) + ( 
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~11\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~15\ = SHARE((!\AND_6|AND1|Z~combout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ & \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\)) # (\AND_6|AND1|Z~combout\ & 
-- ((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \AND_6|AND1|ALT_INV_Z~combout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\,
	datad => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~11\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~15\);

-- Location: MLABCELL_X34_Y76_N12
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ $ (((!\REG_A|q\(5)) # (!\REG_B|q\(0)))) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~15\ ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ $ (((!\REG_A|q\(5)) # (!\REG_B|q\(0)))) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~15\ ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~19\ = SHARE((\REG_A|q\(5) & (\REG_B|q\(0) & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001100000000000000000000001111111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \REG_A|ALT_INV_q\(5),
	datac => \REG_B|ALT_INV_q\(0),
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~15\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~19\);

-- Location: FF_X34_Y76_N14
\REG_Z|q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(5));

-- Location: LABCELL_X36_Y76_N12
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( (\REG_B|q\(2) & \REG_A|q\(4)) ) + ( (\REG_B|q\(1) & \REG_A|q\(5)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( (\REG_B|q\(2) & \REG_A|q\(4)) ) + ( (\REG_B|q\(1) & \REG_A|q\(5)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(5),
	datad => \REG_A|ALT_INV_q\(4),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~58\);

-- Location: LABCELL_X36_Y74_N6
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( (\REG_B|q\(4) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(3)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( (\REG_B|q\(4) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(3)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(2),
	dataf => \REG_B|ALT_INV_q\(3),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~10\);

-- Location: IOIBUF_X40_Y81_N52
\Bin[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(6),
	o => \Bin[6]~input_o\);

-- Location: FF_X37_Y74_N44
\REG_B|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[6]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(6));

-- Location: LABCELL_X37_Y75_N0
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( (\REG_A|q\(0) & \REG_B|q\(6)) ) + ( (\REG_A|q\(1) & \REG_B|q\(5)) ) + ( !VCC ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~2\ = CARRY(( (\REG_A|q\(0) & \REG_B|q\(6)) ) + ( (\REG_A|q\(1) & \REG_B|q\(5)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(0),
	datad => \REG_B|ALT_INV_q\(6),
	dataf => \REG_B|ALT_INV_q\(5),
	cin => GND,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~2\);

-- Location: LABCELL_X35_Y76_N39
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\)) 
-- ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~15\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\)) ) + 
-- ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~15\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~19\ = SHARE((!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ & (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ & \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\)) # 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ & ((\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\) # (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\,
	datac => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\,
	datad => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~15\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~19\);

-- Location: IOIBUF_X89_Y16_N38
\Ain[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(6),
	o => \Ain[6]~input_o\);

-- Location: MLABCELL_X34_Y76_N33
\REG_A|q[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_A|q[6]~feeder_combout\ = ( \Ain[6]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Ain[6]~input_o\,
	combout => \REG_A|q[6]~feeder_combout\);

-- Location: FF_X34_Y76_N35
\REG_A|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_A|q[6]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(6));

-- Location: MLABCELL_X34_Y76_N15
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ $ (((!\REG_A|q\(6)) # (!\REG_B|q\(0)))) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~19\ ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ $ (((!\REG_A|q\(6)) # (!\REG_B|q\(0)))) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~19\ ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~23\ = SHARE((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ & (\REG_A|q\(6) & \REG_B|q\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000000101010101011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\,
	datac => \REG_A|ALT_INV_q\(6),
	datad => \REG_B|ALT_INV_q\(0),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~19\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~23\);

-- Location: FF_X34_Y76_N16
\REG_Z|q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(6));

-- Location: IOIBUF_X58_Y0_N41
\Ain[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(7),
	o => \Ain[7]~input_o\);

-- Location: LABCELL_X37_Y76_N0
\REG_A|q[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_A|q[7]~feeder_combout\ = ( \Ain[7]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Ain[7]~input_o\,
	combout => \REG_A|q[7]~feeder_combout\);

-- Location: FF_X37_Y76_N2
\REG_A|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_A|q[7]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(7));

-- Location: MLABCELL_X34_Y76_N36
\AND_1|AND8|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND8|Z~combout\ = ( \REG_B|q\(0) & ( \REG_A|q\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_A|ALT_INV_q\(7),
	dataf => \REG_B|ALT_INV_q\(0),
	combout => \AND_1|AND8|Z~combout\);

-- Location: IOIBUF_X30_Y81_N52
\Bin[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(7),
	o => \Bin[7]~input_o\);

-- Location: FF_X33_Y78_N20
\REG_B|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[7]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(7));

-- Location: MLABCELL_X34_Y76_N48
\AND_8|AND1|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_8|AND1|Z~combout\ = ( \REG_B|q\(7) & ( \REG_A|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \REG_B|ALT_INV_q\(7),
	dataf => \REG_A|ALT_INV_q\(0),
	combout => \AND_8|AND1|Z~combout\);

-- Location: LABCELL_X36_Y76_N15
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( (\REG_B|q\(2) & \REG_A|q\(5)) ) + ( (\REG_B|q\(1) & \REG_A|q\(6)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( (\REG_B|q\(2) & \REG_A|q\(5)) ) + ( (\REG_B|q\(1) & \REG_A|q\(6)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(2),
	datad => \REG_A|ALT_INV_q\(5),
	dataf => \REG_A|ALT_INV_q\(6),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~62\);

-- Location: LABCELL_X37_Y75_N3
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( (\REG_A|q\(1) & \REG_B|q\(6)) ) + ( (\REG_A|q\(2) & \REG_B|q\(5)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( (\REG_A|q\(1) & \REG_B|q\(6)) ) + ( (\REG_A|q\(2) & \REG_B|q\(5)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(2),
	dataf => \REG_B|ALT_INV_q\(5),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~2\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~6\);

-- Location: LABCELL_X36_Y74_N9
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( (\REG_B|q\(3) & \REG_A|q\(4)) ) + ( (\REG_A|q\(3) & \REG_B|q\(4)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( (\REG_B|q\(3) & \REG_A|q\(4)) ) + ( (\REG_A|q\(3) & \REG_B|q\(4)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_B|ALT_INV_q\(3),
	datad => \REG_A|ALT_INV_q\(4),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~14\);

-- Location: LABCELL_X35_Y76_N42
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ (!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~19\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ (!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\)) ) + 
-- ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~19\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~23\ = SHARE((!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ & \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\)) # 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & ((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\) # (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\,
	datac => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\,
	datad => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~19\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~23\);

-- Location: MLABCELL_X34_Y76_N18
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( !\AND_1|AND8|Z~combout\ $ (!\AND_8|AND1|Z~combout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~23\ ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( !\AND_1|AND8|Z~combout\ $ (!\AND_8|AND1|Z~combout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~23\ ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~27\ = SHARE((!\AND_1|AND8|Z~combout\ & (\AND_8|AND1|Z~combout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\)) # (\AND_1|AND8|Z~combout\ & 
-- ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\) # (\AND_8|AND1|Z~combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \AND_1|AND8|ALT_INV_Z~combout\,
	datac => \AND_8|AND1|ALT_INV_Z~combout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~23\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~27\);

-- Location: FF_X34_Y76_N19
\REG_Z|q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(7));

-- Location: LABCELL_X36_Y76_N18
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( (\REG_B|q\(1) & \REG_A|q\(7)) ) + ( (\REG_B|q\(2) & \REG_A|q\(6)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( (\REG_B|q\(1) & \REG_A|q\(7)) ) + ( (\REG_B|q\(2) & \REG_A|q\(6)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(6),
	datad => \REG_A|ALT_INV_q\(7),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~66\);

-- Location: LABCELL_X37_Y75_N6
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( (\REG_B|q\(6) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(5)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( (\REG_B|q\(6) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(5)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_A|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(3),
	dataf => \REG_B|ALT_INV_q\(5),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~10\);

-- Location: LABCELL_X36_Y74_N12
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( (\REG_B|q\(4) & \REG_A|q\(4)) ) + ( (\REG_B|q\(3) & \REG_A|q\(5)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( (\REG_B|q\(4) & \REG_A|q\(4)) ) + ( (\REG_B|q\(3) & \REG_A|q\(5)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datad => \REG_A|ALT_INV_q\(4),
	dataf => \REG_A|ALT_INV_q\(5),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~18\);

-- Location: LABCELL_X35_Y76_N45
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ (!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~23\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ (!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) ) + 
-- ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~23\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~27\ = SHARE((!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ & (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ & \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) # 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ & ((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\) # (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\,
	datac => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\,
	datad => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~23\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~27\);

-- Location: IOIBUF_X40_Y81_N1
\Ain[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(8),
	o => \Ain[8]~input_o\);

-- Location: LABCELL_X37_Y76_N24
\REG_A|q[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_A|q[8]~feeder_combout\ = ( \Ain[8]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Ain[8]~input_o\,
	combout => \REG_A|q[8]~feeder_combout\);

-- Location: FF_X37_Y76_N26
\REG_A|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_A|q[8]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(8));

-- Location: MLABCELL_X34_Y76_N42
\AND_1|AND9|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND9|Z~combout\ = (\REG_B|q\(0) & \REG_A|q\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	datad => \REG_A|ALT_INV_q\(8),
	combout => \AND_1|AND9|Z~combout\);

-- Location: IOIBUF_X28_Y81_N52
\Bin[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(8),
	o => \Bin[8]~input_o\);

-- Location: FF_X33_Y78_N53
\REG_B|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[8]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(8));

-- Location: LABCELL_X33_Y78_N0
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(0)) ) + ( (\REG_A|q\(1) & \REG_B|q\(7)) ) + ( !VCC ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~2\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(0)) ) + ( (\REG_A|q\(1) & \REG_B|q\(7)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_A|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(1),
	dataf => \REG_B|ALT_INV_q\(7),
	cin => GND,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~2\);

-- Location: MLABCELL_X34_Y76_N21
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ (!\AND_1|AND9|Z~combout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~27\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ (!\AND_1|AND9|Z~combout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~27\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~31\ = SHARE((!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ & (\AND_1|AND9|Z~combout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\)) # 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\) # (\AND_1|AND9|Z~combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\,
	datac => \AND_1|AND9|ALT_INV_Z~combout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~27\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~31\);

-- Location: FF_X34_Y76_N22
\REG_Z|q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(8));

-- Location: IOIBUF_X58_Y0_N75
\Ain[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(9),
	o => \Ain[9]~input_o\);

-- Location: FF_X37_Y76_N47
\REG_A|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[9]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(9));

-- Location: MLABCELL_X34_Y76_N45
\AND_1|AND10|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND10|Z~combout\ = ( \REG_A|q\(9) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	dataf => \REG_A|ALT_INV_q\(9),
	combout => \AND_1|AND10|Z~combout\);

-- Location: IOIBUF_X22_Y81_N18
\Bin[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(9),
	o => \Bin[9]~input_o\);

-- Location: LABCELL_X33_Y75_N48
\REG_B|q[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_B|q[9]~feeder_combout\ = ( \Bin[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Bin[9]~input_o\,
	combout => \REG_B|q[9]~feeder_combout\);

-- Location: FF_X33_Y75_N50
\REG_B|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_B|q[9]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(9));

-- Location: LABCELL_X33_Y78_N3
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(1)) ) + ( (\REG_A|q\(2) & \REG_B|q\(7)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(1)) ) + ( (\REG_A|q\(2) & \REG_B|q\(7)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \REG_A|ALT_INV_q\(2),
	datad => \REG_A|ALT_INV_q\(1),
	dataf => \REG_B|ALT_INV_q\(7),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~2\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~22\);

-- Location: MLABCELL_X34_Y79_N0
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ (((!\REG_B|q\(9)) # (!\REG_A|q\(0)))) ) + ( !VCC ) + ( !VCC ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ (((!\REG_B|q\(9)) # (!\REG_A|q\(0)))) ) + ( !VCC ) + ( !VCC ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~7\ = SHARE((\REG_B|q\(9) & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ & \REG_A|q\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000000000111101011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\,
	datad => \REG_A|ALT_INV_q\(0),
	cin => GND,
	sharein => GND,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~7\);

-- Location: LABCELL_X36_Y76_N21
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( (\REG_B|q\(2) & \REG_A|q\(7)) ) + ( (\REG_B|q\(1) & \REG_A|q\(8)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( (\REG_B|q\(2) & \REG_A|q\(7)) ) + ( (\REG_B|q\(1) & \REG_A|q\(8)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(8),
	datad => \REG_A|ALT_INV_q\(7),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~70\);

-- Location: LABCELL_X37_Y75_N9
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( (\REG_B|q\(6) & \REG_A|q\(3)) ) + ( (\REG_A|q\(4) & \REG_B|q\(5)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( (\REG_B|q\(6) & \REG_A|q\(3)) ) + ( (\REG_A|q\(4) & \REG_B|q\(5)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(4),
	datad => \REG_A|ALT_INV_q\(3),
	dataf => \REG_B|ALT_INV_q\(5),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~14\);

-- Location: LABCELL_X36_Y74_N15
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( (\REG_B|q\(3) & \REG_A|q\(6)) ) + ( (\REG_B|q\(4) & \REG_A|q\(5)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( (\REG_B|q\(3) & \REG_A|q\(6)) ) + ( (\REG_B|q\(4) & \REG_A|q\(5)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(5),
	datad => \REG_A|ALT_INV_q\(6),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~22\);

-- Location: LABCELL_X35_Y76_N48
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ (!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~27\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ (!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ $ (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\)) ) 
-- + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~27\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~31\ = SHARE((!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ & (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ & \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\)) # 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ & ((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\) # (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\,
	datac => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\,
	datad => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~27\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~31\);

-- Location: MLABCELL_X34_Y76_N24
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( !\AND_1|AND10|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~31\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( !\AND_1|AND10|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~31\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~35\ = SHARE((!\AND_1|AND10|Z~combout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\)) # (\AND_1|AND10|Z~combout\ & 
-- ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \AND_1|AND10|ALT_INV_Z~combout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~31\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~35\);

-- Location: FF_X34_Y76_N25
\REG_Z|q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(9));

-- Location: LABCELL_X36_Y76_N24
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( (\REG_B|q\(1) & \REG_A|q\(9)) ) + ( (\REG_B|q\(2) & \REG_A|q\(8)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( (\REG_B|q\(1) & \REG_A|q\(9)) ) + ( (\REG_B|q\(2) & \REG_A|q\(8)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(9),
	dataf => \REG_A|ALT_INV_q\(8),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~74\);

-- Location: LABCELL_X36_Y74_N18
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( (\REG_B|q\(4) & \REG_A|q\(6)) ) + ( (\REG_B|q\(3) & \REG_A|q\(7)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( (\REG_B|q\(4) & \REG_A|q\(6)) ) + ( (\REG_B|q\(3) & \REG_A|q\(7)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(7),
	datad => \REG_A|ALT_INV_q\(6),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~26\);

-- Location: LABCELL_X37_Y75_N12
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( (\REG_B|q\(6) & \REG_A|q\(4)) ) + ( (\REG_A|q\(5) & \REG_B|q\(5)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( (\REG_B|q\(6) & \REG_A|q\(4)) ) + ( (\REG_A|q\(5) & \REG_B|q\(5)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_A|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(5),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~18\);

-- Location: LABCELL_X35_Y76_N51
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~31\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) ) 
-- + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~31\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~35\ = SHARE((!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ & \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) # 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & ((\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\) # (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\,
	datac => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\,
	datad => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~31\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~35\);

-- Location: IOIBUF_X16_Y81_N35
\Bin[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(10),
	o => \Bin[10]~input_o\);

-- Location: LABCELL_X33_Y75_N42
\REG_B|q[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_B|q[10]~feeder_combout\ = ( \Bin[10]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Bin[10]~input_o\,
	combout => \REG_B|q[10]~feeder_combout\);

-- Location: FF_X33_Y75_N44
\REG_B|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_B|q[10]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(10));

-- Location: LABCELL_X33_Y76_N0
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( (\REG_A|q\(0) & \REG_B|q\(10)) ) + ( (\REG_A|q\(1) & \REG_B|q\(9)) ) + ( !VCC ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~2\ = CARRY(( (\REG_A|q\(0) & \REG_B|q\(10)) ) + ( (\REG_A|q\(1) & \REG_B|q\(9)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_A|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(1),
	datad => \REG_B|ALT_INV_q\(10),
	dataf => \REG_B|ALT_INV_q\(9),
	cin => GND,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~2\);

-- Location: LABCELL_X33_Y78_N6
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(7)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(7)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_A|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(3),
	dataf => \REG_B|ALT_INV_q\(7),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~26\);

-- Location: MLABCELL_X34_Y79_N3
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( !\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~7\ ) + 
-- ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( !\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~7\ ) + ( 
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~11\ = SHARE((\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~7\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~11\);

-- Location: IOIBUF_X34_Y0_N58
\Ain[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(10),
	o => \Ain[10]~input_o\);

-- Location: FF_X34_Y75_N41
\REG_A|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[10]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(10));

-- Location: MLABCELL_X34_Y76_N54
\AND_1|AND11|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND11|Z~combout\ = ( \REG_A|q\(10) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(0),
	datae => \REG_A|ALT_INV_q\(10),
	combout => \AND_1|AND11|Z~combout\);

-- Location: MLABCELL_X34_Y76_N27
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ (\AND_1|AND11|Z~combout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~35\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ (\AND_1|AND11|Z~combout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~35\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~39\ = SHARE((!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ & \AND_1|AND11|Z~combout\)) # 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ & ((\AND_1|AND11|Z~combout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\,
	datad => \AND_1|AND11|ALT_INV_Z~combout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~35\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~39\);

-- Location: FF_X34_Y76_N29
\REG_Z|q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(10));

-- Location: IOIBUF_X36_Y81_N35
\Ain[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(11),
	o => \Ain[11]~input_o\);

-- Location: FF_X36_Y76_N47
\REG_A|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[11]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(11));

-- Location: MLABCELL_X34_Y75_N30
\AND_1|AND12|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND12|Z~combout\ = ( \REG_A|q\(11) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	dataf => \REG_A|ALT_INV_q\(11),
	combout => \AND_1|AND12|Z~combout\);

-- Location: LABCELL_X36_Y76_N27
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( (\REG_B|q\(1) & \REG_A|q\(10)) ) + ( (\REG_B|q\(2) & \REG_A|q\(9)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( (\REG_B|q\(1) & \REG_A|q\(10)) ) + ( (\REG_B|q\(2) & \REG_A|q\(9)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datac => \REG_B|ALT_INV_q\(2),
	datad => \REG_A|ALT_INV_q\(10),
	dataf => \REG_A|ALT_INV_q\(9),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~78\);

-- Location: LABCELL_X37_Y75_N15
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( (\REG_B|q\(6) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(5)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( (\REG_B|q\(6) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(5)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(6),
	datad => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(5),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~22\);

-- Location: LABCELL_X36_Y74_N21
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( (\REG_B|q\(4) & \REG_A|q\(7)) ) + ( (\REG_B|q\(3) & \REG_A|q\(8)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( (\REG_B|q\(4) & \REG_A|q\(7)) ) + ( (\REG_B|q\(3) & \REG_A|q\(8)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(8),
	datad => \REG_A|ALT_INV_q\(7),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~30\);

-- Location: LABCELL_X35_Y76_N54
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ $ (!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~35\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ $ (!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\)) ) 
-- + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~35\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~39\ = SHARE((!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ & (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ & \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\)) # 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ & ((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\) # (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\,
	datac => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\,
	datad => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~35\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~39\);

-- Location: IOIBUF_X32_Y81_N1
\Bin[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(11),
	o => \Bin[11]~input_o\);

-- Location: FF_X35_Y77_N47
\REG_B|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[11]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(11));

-- Location: LABCELL_X35_Y77_N48
\AND_12|AND1|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_12|AND1|Z~combout\ = ( \REG_B|q\(11) & ( \REG_A|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \REG_B|ALT_INV_q\(11),
	dataf => \REG_A|ALT_INV_q\(0),
	combout => \AND_12|AND1|Z~combout\);

-- Location: LABCELL_X33_Y78_N9
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(3)) ) + ( (\REG_A|q\(4) & \REG_B|q\(7)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(3)) ) + ( (\REG_A|q\(4) & \REG_B|q\(7)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \REG_A|ALT_INV_q\(4),
	datad => \REG_A|ALT_INV_q\(3),
	dataf => \REG_B|ALT_INV_q\(7),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~30\);

-- Location: LABCELL_X33_Y76_N3
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(1)) ) + ( (\REG_A|q\(2) & \REG_B|q\(9)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(1)) ) + ( (\REG_A|q\(2) & \REG_B|q\(9)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datac => \REG_A|ALT_INV_q\(2),
	datad => \REG_A|ALT_INV_q\(1),
	dataf => \REG_B|ALT_INV_q\(9),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~2\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~6\);

-- Location: MLABCELL_X34_Y79_N6
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( !\AND_12|AND1|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\)) ) + ( 
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~11\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( !\AND_12|AND1|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\)) ) + ( 
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~11\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~15\ = SHARE((!\AND_12|AND1|Z~combout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ & \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\)) # (\AND_12|AND1|Z~combout\ & 
-- ((\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \AND_12|AND1|ALT_INV_Z~combout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\,
	datad => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~11\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~15\);

-- Location: MLABCELL_X34_Y75_N0
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( !\AND_1|AND12|Z~combout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~39\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( !\AND_1|AND12|Z~combout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~39\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~43\ = SHARE((!\AND_1|AND12|Z~combout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\)) # (\AND_1|AND12|Z~combout\ & 
-- ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \AND_1|AND12|ALT_INV_Z~combout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~39\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~43\);

-- Location: FF_X34_Y75_N1
\REG_Z|q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(11));

-- Location: IOIBUF_X34_Y81_N41
\Ain[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(12),
	o => \Ain[12]~input_o\);

-- Location: LABCELL_X36_Y77_N48
\REG_A|q[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_A|q[12]~feeder_combout\ = ( \Ain[12]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Ain[12]~input_o\,
	combout => \REG_A|q[12]~feeder_combout\);

-- Location: FF_X36_Y77_N50
\REG_A|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_A|q[12]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(12));

-- Location: MLABCELL_X34_Y75_N54
\AND_1|AND13|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND13|Z~combout\ = ( \REG_A|q\(12) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	dataf => \REG_A|ALT_INV_q\(12),
	combout => \AND_1|AND13|Z~combout\);

-- Location: IOIBUF_X32_Y81_N52
\Bin[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(12),
	o => \Bin[12]~input_o\);

-- Location: FF_X35_Y77_N56
\REG_B|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[12]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(12));

-- Location: LABCELL_X35_Y78_N0
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( (\REG_A|q\(1) & \REG_B|q\(11)) ) + ( (\REG_B|q\(12) & \REG_A|q\(0)) ) + ( !VCC ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~2\ = CARRY(( (\REG_A|q\(1) & \REG_B|q\(11)) ) + ( (\REG_B|q\(12) & \REG_A|q\(0)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_A|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(0),
	datad => \REG_B|ALT_INV_q\(11),
	cin => GND,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~2\);

-- Location: LABCELL_X33_Y76_N6
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(9)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(9)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_A|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(3),
	dataf => \REG_B|ALT_INV_q\(9),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~10\);

-- Location: LABCELL_X33_Y78_N12
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(4)) ) + ( (\REG_A|q\(5) & \REG_B|q\(7)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(4)) ) + ( (\REG_A|q\(5) & \REG_B|q\(7)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_A|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(7),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~34\);

-- Location: MLABCELL_X34_Y79_N9
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~15\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\)) ) 
-- + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~15\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~19\ = SHARE((!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ & (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\)) # 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\) # (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~15\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~19\);

-- Location: LABCELL_X36_Y76_N30
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( (\REG_B|q\(1) & \REG_A|q\(11)) ) + ( (\REG_B|q\(2) & \REG_A|q\(10)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( (\REG_B|q\(1) & \REG_A|q\(11)) ) + ( (\REG_B|q\(2) & \REG_A|q\(10)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(10),
	datad => \REG_A|ALT_INV_q\(11),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~82\);

-- Location: LABCELL_X37_Y75_N18
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( (\REG_B|q\(5) & \REG_A|q\(7)) ) + ( (\REG_B|q\(6) & \REG_A|q\(6)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( (\REG_B|q\(5) & \REG_A|q\(7)) ) + ( (\REG_B|q\(6) & \REG_A|q\(6)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \REG_A|ALT_INV_q\(6),
	datad => \REG_A|ALT_INV_q\(7),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~26\);

-- Location: LABCELL_X36_Y74_N24
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( (\REG_B|q\(3) & \REG_A|q\(9)) ) + ( (\REG_B|q\(4) & \REG_A|q\(8)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( (\REG_B|q\(3) & \REG_A|q\(9)) ) + ( (\REG_B|q\(4) & \REG_A|q\(8)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(9),
	dataf => \REG_A|ALT_INV_q\(8),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~34\);

-- Location: LABCELL_X35_Y76_N57
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ (!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~39\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ (!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\)) ) 
-- + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~39\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~43\ = SHARE((!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ & \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\)) # 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & ((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\) # (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\,
	datac => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\,
	datad => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~39\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~43\);

-- Location: MLABCELL_X34_Y75_N3
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( !\AND_1|AND13|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~43\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( !\AND_1|AND13|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~43\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~47\ = SHARE((!\AND_1|AND13|Z~combout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\)) # (\AND_1|AND13|Z~combout\ & 
-- ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \AND_1|AND13|ALT_INV_Z~combout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~43\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~47\);

-- Location: FF_X34_Y75_N5
\REG_Z|q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(12));

-- Location: IOIBUF_X24_Y81_N35
\Bin[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(13),
	o => \Bin[13]~input_o\);

-- Location: LABCELL_X29_Y76_N45
\REG_B|q[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_B|q[13]~feeder_combout\ = ( \Bin[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Bin[13]~input_o\,
	combout => \REG_B|q[13]~feeder_combout\);

-- Location: FF_X29_Y76_N47
\REG_B|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_B|q[13]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(13));

-- Location: LABCELL_X30_Y78_N48
\AND_14|AND1|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_14|AND1|Z~combout\ = ( \REG_A|q\(0) & ( \REG_B|q\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \REG_A|ALT_INV_q\(0),
	dataf => \REG_B|ALT_INV_q\(13),
	combout => \AND_14|AND1|Z~combout\);

-- Location: IOIBUF_X16_Y81_N18
\Ain[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(13),
	o => \Ain[13]~input_o\);

-- Location: LABCELL_X35_Y76_N21
\REG_A|q[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_A|q[13]~feeder_combout\ = ( \Ain[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Ain[13]~input_o\,
	combout => \REG_A|q[13]~feeder_combout\);

-- Location: FF_X35_Y76_N23
\REG_A|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_A|q[13]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(13));

-- Location: MLABCELL_X34_Y75_N36
\AND_1|AND14|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND14|Z~combout\ = ( \REG_A|q\(13) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \REG_A|ALT_INV_q\(13),
	dataf => \REG_B|ALT_INV_q\(0),
	combout => \AND_1|AND14|Z~combout\);

-- Location: LABCELL_X37_Y75_N21
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( (\REG_B|q\(5) & \REG_A|q\(8)) ) + ( (\REG_B|q\(6) & \REG_A|q\(7)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( (\REG_B|q\(5) & \REG_A|q\(8)) ) + ( (\REG_B|q\(6) & \REG_A|q\(7)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \REG_A|ALT_INV_q\(7),
	datad => \REG_A|ALT_INV_q\(8),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~30\);

-- Location: LABCELL_X36_Y76_N33
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ = SUM(( (\REG_B|q\(1) & \REG_A|q\(12)) ) + ( (\REG_B|q\(2) & \REG_A|q\(11)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~190\ = CARRY(( (\REG_B|q\(1) & \REG_A|q\(12)) ) + ( (\REG_B|q\(2) & \REG_A|q\(11)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(11),
	datad => \REG_A|ALT_INV_q\(12),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~190\);

-- Location: LABCELL_X36_Y74_N27
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( (\REG_B|q\(4) & \REG_A|q\(9)) ) + ( (\REG_B|q\(3) & \REG_A|q\(10)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( (\REG_B|q\(4) & \REG_A|q\(9)) ) + ( (\REG_B|q\(3) & \REG_A|q\(10)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_B|ALT_INV_q\(3),
	datad => \REG_A|ALT_INV_q\(9),
	dataf => \REG_A|ALT_INV_q\(10),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~38\);

-- Location: LABCELL_X35_Y75_N30
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~43\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ $ (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\)) ) 
-- + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~43\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~87\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ & \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ & ((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~189_sumout\,
	datad => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~43\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~87\);

-- Location: LABCELL_X33_Y76_N9
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( (\REG_A|q\(4) & \REG_B|q\(9)) ) + ( (\REG_B|q\(10) & \REG_A|q\(3)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( (\REG_A|q\(4) & \REG_B|q\(9)) ) + ( (\REG_B|q\(10) & \REG_A|q\(3)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datac => \REG_A|ALT_INV_q\(4),
	datad => \REG_B|ALT_INV_q\(9),
	dataf => \REG_A|ALT_INV_q\(3),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~14\);

-- Location: LABCELL_X35_Y78_N3
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( (\REG_A|q\(2) & \REG_B|q\(11)) ) + ( (\REG_B|q\(12) & \REG_A|q\(1)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( (\REG_A|q\(2) & \REG_B|q\(11)) ) + ( (\REG_B|q\(12) & \REG_A|q\(1)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_A|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(2),
	datad => \REG_B|ALT_INV_q\(11),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~2\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~6\);

-- Location: LABCELL_X33_Y78_N15
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(7)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~166\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(7)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \REG_A|ALT_INV_q\(6),
	datad => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(7),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~166\);

-- Location: MLABCELL_X34_Y79_N12
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( !\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ $ (!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~19\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( !\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ $ (!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\)) 
-- ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~19\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~39\ = SHARE((!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ & (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\)) # 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\) # (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\,
	datac => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~165_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~19\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~39\);

-- Location: MLABCELL_X34_Y75_N6
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( !\AND_1|AND14|Z~combout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~47\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( !\AND_1|AND14|Z~combout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~47\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~51\ = SHARE((!\AND_1|AND14|Z~combout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\)) # (\AND_1|AND14|Z~combout\ & 
-- ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \AND_1|AND14|ALT_INV_Z~combout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~47\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~51\);

-- Location: LABCELL_X33_Y74_N0
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( \AND_14|AND1|Z~combout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ ) + ( !VCC ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~2\ = CARRY(( \AND_14|AND1|Z~combout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \AND_14|AND1|ALT_INV_Z~combout\,
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\,
	cin => GND,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~2\);

-- Location: FF_X33_Y74_N1
\REG_Z|q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(13));

-- Location: LABCELL_X37_Y75_N24
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( (\REG_B|q\(6) & \REG_A|q\(8)) ) + ( (\REG_B|q\(5) & \REG_A|q\(9)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( (\REG_B|q\(6) & \REG_A|q\(8)) ) + ( (\REG_B|q\(5) & \REG_A|q\(9)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \REG_A|ALT_INV_q\(9),
	datad => \REG_A|ALT_INV_q\(8),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~34\);

-- Location: LABCELL_X36_Y76_N36
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ = SUM(( (\REG_B|q\(1) & \REG_A|q\(13)) ) + ( (\REG_B|q\(2) & \REG_A|q\(12)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~190\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~194\ = CARRY(( (\REG_B|q\(1) & \REG_A|q\(13)) ) + ( (\REG_B|q\(2) & \REG_A|q\(12)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~190\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(12),
	datad => \REG_A|ALT_INV_q\(13),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~190\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~194\);

-- Location: LABCELL_X36_Y74_N30
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( (\REG_B|q\(3) & \REG_A|q\(11)) ) + ( (\REG_B|q\(4) & \REG_A|q\(10)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( (\REG_B|q\(3) & \REG_A|q\(11)) ) + ( (\REG_B|q\(4) & \REG_A|q\(10)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(10),
	datad => \REG_A|ALT_INV_q\(11),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~42\);

-- Location: LABCELL_X35_Y75_N33
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~87\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ $ (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\)) ) 
-- + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~87\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~91\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ & \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ & ((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~193_sumout\,
	datad => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~87\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~91\);

-- Location: LABCELL_X33_Y76_N12
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(4)) ) + ( (\REG_A|q\(5) & \REG_B|q\(9)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(4)) ) + ( (\REG_A|q\(5) & \REG_B|q\(9)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_A|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(9),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~18\);

-- Location: LABCELL_X35_Y78_N6
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( (\REG_A|q\(3) & \REG_B|q\(11)) ) + ( (\REG_B|q\(12) & \REG_A|q\(2)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( (\REG_A|q\(3) & \REG_B|q\(11)) ) + ( (\REG_B|q\(12) & \REG_A|q\(2)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_A|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(3),
	datad => \REG_B|ALT_INV_q\(11),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~10\);

-- Location: LABCELL_X33_Y78_N18
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(6)) ) + ( (\REG_A|q\(7) & \REG_B|q\(7)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~166\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~170\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(6)) ) + ( (\REG_A|q\(7) & \REG_B|q\(7)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~166\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_A|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(7),
	dataf => \REG_B|ALT_INV_q\(7),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~166\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~170\);

-- Location: MLABCELL_X34_Y79_N15
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( !\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ $ (!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~39\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( !\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ $ (!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\)) 
-- ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~39\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~43\ = SHARE((!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ & (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\)) # 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\) # (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\,
	datac => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~169_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~39\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~43\);

-- Location: IOIBUF_X34_Y81_N75
\Ain[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(14),
	o => \Ain[14]~input_o\);

-- Location: FF_X36_Y76_N50
\REG_A|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[14]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(14));

-- Location: LABCELL_X31_Y75_N54
\AND_1|AND15|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND15|Z~combout\ = ( \REG_A|q\(14) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \REG_A|ALT_INV_q\(14),
	dataf => \REG_B|ALT_INV_q\(0),
	combout => \AND_1|AND15|Z~combout\);

-- Location: MLABCELL_X34_Y75_N9
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ (\AND_1|AND15|Z~combout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~51\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ (\AND_1|AND15|Z~combout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~51\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~55\ = SHARE((!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ & \AND_1|AND15|Z~combout\)) # 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & ((\AND_1|AND15|Z~combout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\,
	datad => \AND_1|AND15|ALT_INV_Z~combout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~51\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~55\);

-- Location: IOIBUF_X20_Y81_N35
\Bin[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(14),
	o => \Bin[14]~input_o\);

-- Location: LABCELL_X29_Y76_N54
\REG_B|q[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_B|q[14]~feeder_combout\ = ( \Bin[14]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Bin[14]~input_o\,
	combout => \REG_B|q[14]~feeder_combout\);

-- Location: FF_X29_Y76_N56
\REG_B|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_B|q[14]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(14));

-- Location: LABCELL_X29_Y77_N0
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ = SUM(( (\REG_A|q\(1) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(0)) ) + ( !VCC ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~206\ = CARRY(( (\REG_A|q\(1) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(0)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_A|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(0),
	datad => \REG_B|ALT_INV_q\(13),
	cin => GND,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~206\);

-- Location: LABCELL_X33_Y74_N3
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~2\ 
-- ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\,
	dataf => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~2\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~6\);

-- Location: FF_X33_Y74_N4
\REG_Z|q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(14));

-- Location: IOIBUF_X36_Y81_N18
\Ain[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(15),
	o => \Ain[15]~input_o\);

-- Location: FF_X36_Y76_N17
\REG_A|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[15]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(15));

-- Location: MLABCELL_X34_Y75_N51
\AND_1|AND16|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND16|Z~combout\ = ( \REG_A|q\(15) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	dataf => \REG_A|ALT_INV_q\(15),
	combout => \AND_1|AND16|Z~combout\);

-- Location: LABCELL_X37_Y75_N27
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( (\REG_B|q\(6) & \REG_A|q\(9)) ) + ( (\REG_B|q\(5) & \REG_A|q\(10)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( (\REG_B|q\(6) & \REG_A|q\(9)) ) + ( (\REG_B|q\(5) & \REG_A|q\(10)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \REG_A|ALT_INV_q\(9),
	dataf => \REG_A|ALT_INV_q\(10),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~38\);

-- Location: LABCELL_X36_Y74_N33
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( (\REG_B|q\(3) & \REG_A|q\(12)) ) + ( (\REG_B|q\(4) & \REG_A|q\(11)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( (\REG_B|q\(3) & \REG_A|q\(12)) ) + ( (\REG_B|q\(4) & \REG_A|q\(11)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(11),
	datad => \REG_A|ALT_INV_q\(12),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~46\);

-- Location: LABCELL_X36_Y76_N39
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ = SUM(( (\REG_B|q\(2) & \REG_A|q\(13)) ) + ( (\REG_B|q\(1) & \REG_A|q\(14)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~194\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~198\ = CARRY(( (\REG_B|q\(2) & \REG_A|q\(13)) ) + ( (\REG_B|q\(1) & \REG_A|q\(14)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~194\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datac => \REG_B|ALT_INV_q\(2),
	datad => \REG_A|ALT_INV_q\(13),
	dataf => \REG_A|ALT_INV_q\(14),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~194\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~198\);

-- Location: LABCELL_X35_Y75_N36
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~91\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\)) ) 
-- + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~91\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~95\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\) # (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\,
	datac => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~197_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~91\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~95\);

-- Location: LABCELL_X35_Y78_N9
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( (\REG_B|q\(12) & \REG_A|q\(3)) ) + ( (\REG_A|q\(4) & \REG_B|q\(11)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( (\REG_B|q\(12) & \REG_A|q\(3)) ) + ( (\REG_A|q\(4) & \REG_B|q\(11)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datac => \REG_A|ALT_INV_q\(4),
	datad => \REG_A|ALT_INV_q\(3),
	dataf => \REG_B|ALT_INV_q\(11),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~14\);

-- Location: LABCELL_X33_Y76_N15
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(9)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(9)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datac => \REG_A|ALT_INV_q\(6),
	datad => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(9),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~22\);

-- Location: LABCELL_X33_Y78_N21
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(7)) ) + ( (\REG_B|q\(7) & \REG_A|q\(8)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~170\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~174\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(7)) ) + ( (\REG_B|q\(7) & \REG_A|q\(8)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~170\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \REG_B|ALT_INV_q\(7),
	datad => \REG_A|ALT_INV_q\(7),
	dataf => \REG_A|ALT_INV_q\(8),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~170\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~174\);

-- Location: MLABCELL_X34_Y79_N18
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~43\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\)) 
-- ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~43\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~47\ = SHARE((!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ & (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\)) # 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\) # (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\,
	datac => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~173_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~43\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~47\);

-- Location: MLABCELL_X34_Y75_N12
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( !\AND_1|AND16|Z~combout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~55\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( !\AND_1|AND16|Z~combout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~55\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~59\ = SHARE((!\AND_1|AND16|Z~combout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) # (\AND_1|AND16|Z~combout\ & 
-- ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \AND_1|AND16|ALT_INV_Z~combout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~55\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~59\);

-- Location: IOIBUF_X4_Y81_N1
\Bin[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(15),
	o => \Bin[15]~input_o\);

-- Location: FF_X27_Y75_N44
\REG_B|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[15]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(15));

-- Location: LABCELL_X29_Y77_N3
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~401\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~401_sumout\ = SUM(( (\REG_A|q\(2) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(1)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~206\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~402\ = CARRY(( (\REG_A|q\(2) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(1)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~206\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_A|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(2),
	datad => \REG_B|ALT_INV_q\(13),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~206\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~401_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~402\);

-- Location: MLABCELL_X28_Y75_N30
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ = SUM(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~401_sumout\ $ (((!\REG_A|q\(0)) # (!\REG_B|q\(15)))) ) + ( !VCC ) + ( !VCC ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~210\ = CARRY(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~401_sumout\ $ (((!\REG_A|q\(0)) # (!\REG_B|q\(15)))) ) + ( !VCC ) + ( !VCC ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~211\ = SHARE((\REG_A|q\(0) & (\REG_B|q\(15) & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~401_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001100000000000000000000001111111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \REG_A|ALT_INV_q\(0),
	datac => \REG_B|ALT_INV_q\(15),
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~401_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~210\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~211\);

-- Location: LABCELL_X33_Y74_N6
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~6\ 
-- ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\,
	dataf => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~10\);

-- Location: FF_X33_Y74_N7
\REG_Z|q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(15));

-- Location: IOIBUF_X28_Y0_N1
\Bin[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(16),
	o => \Bin[16]~input_o\);

-- Location: FF_X27_Y76_N14
\REG_B|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[16]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(16));

-- Location: LABCELL_X27_Y76_N0
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( (\REG_B|q\(16) & \REG_A|q\(0)) ) + ( (\REG_A|q\(1) & \REG_B|q\(15)) ) + ( !VCC ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~2\ = CARRY(( (\REG_B|q\(16) & \REG_A|q\(0)) ) + ( (\REG_A|q\(1) & \REG_B|q\(15)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(0),
	dataf => \REG_B|ALT_INV_q\(15),
	cin => GND,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~2\);

-- Location: LABCELL_X29_Y77_N6
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~405\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~405_sumout\ = SUM(( (\REG_A|q\(3) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(2)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~402\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~406\ = CARRY(( (\REG_A|q\(3) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(2)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~402\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_A|ALT_INV_q\(2),
	datad => \REG_B|ALT_INV_q\(13),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~402\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~405_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~406\);

-- Location: MLABCELL_X28_Y75_N33
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~405_sumout\) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~211\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~210\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~214\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~405_sumout\) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~211\ ) 
-- + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~210\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~215\ = SHARE((\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~405_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~405_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~210\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~211\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~214\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~215\);

-- Location: LABCELL_X37_Y75_N30
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( (\REG_B|q\(6) & \REG_A|q\(10)) ) + ( (\REG_B|q\(5) & \REG_A|q\(11)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( (\REG_B|q\(6) & \REG_A|q\(10)) ) + ( (\REG_B|q\(5) & \REG_A|q\(11)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \REG_A|ALT_INV_q\(10),
	dataf => \REG_A|ALT_INV_q\(11),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~42\);

-- Location: LABCELL_X36_Y74_N36
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( (\REG_B|q\(3) & \REG_A|q\(13)) ) + ( (\REG_B|q\(4) & \REG_A|q\(12)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( (\REG_B|q\(3) & \REG_A|q\(13)) ) + ( (\REG_B|q\(4) & \REG_A|q\(12)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(12),
	datad => \REG_A|ALT_INV_q\(13),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~50\);

-- Location: LABCELL_X36_Y76_N42
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\ = SUM(( (\REG_B|q\(2) & \REG_A|q\(14)) ) + ( (\REG_B|q\(1) & \REG_A|q\(15)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~198\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~202\ = CARRY(( (\REG_B|q\(2) & \REG_A|q\(14)) ) + ( (\REG_B|q\(1) & \REG_A|q\(15)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~198\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(14),
	dataf => \REG_A|ALT_INV_q\(15),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~198\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~202\);

-- Location: LABCELL_X35_Y75_N39
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~95\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\)) ) 
-- + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~95\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~99\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ & (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ & ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\) # (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\,
	datac => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~201_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~95\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~99\);

-- Location: LABCELL_X35_Y78_N12
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( (\REG_A|q\(5) & \REG_B|q\(11)) ) + ( (\REG_B|q\(12) & \REG_A|q\(4)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( (\REG_A|q\(5) & \REG_B|q\(11)) ) + ( (\REG_B|q\(12) & \REG_A|q\(4)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_A|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(5),
	datad => \REG_B|ALT_INV_q\(11),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~18\);

-- Location: LABCELL_X33_Y76_N18
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(6)) ) + ( (\REG_A|q\(7) & \REG_B|q\(9)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(6)) ) + ( (\REG_A|q\(7) & \REG_B|q\(9)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_A|ALT_INV_q\(7),
	datac => \REG_A|ALT_INV_q\(6),
	dataf => \REG_B|ALT_INV_q\(9),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~26\);

-- Location: LABCELL_X33_Y78_N24
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ = SUM(( (\REG_B|q\(7) & \REG_A|q\(9)) ) + ( (\REG_B|q\(8) & \REG_A|q\(8)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~174\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~178\ = CARRY(( (\REG_B|q\(7) & \REG_A|q\(9)) ) + ( (\REG_B|q\(8) & \REG_A|q\(8)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~174\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \REG_A|ALT_INV_q\(9),
	dataf => \REG_A|ALT_INV_q\(8),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~174\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~178\);

-- Location: MLABCELL_X34_Y79_N21
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~47\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\)) 
-- ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~47\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~51\ = SHARE((!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ & (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\)) # 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\) # (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\,
	datac => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~177_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~47\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~51\);

-- Location: IOIBUF_X34_Y81_N92
\Ain[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(16),
	o => \Ain[16]~input_o\);

-- Location: FF_X35_Y75_N2
\REG_A|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[16]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(16));

-- Location: MLABCELL_X34_Y75_N48
\AND_1|AND17|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND17|Z~combout\ = ( \REG_A|q\(16) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	dataf => \REG_A|ALT_INV_q\(16),
	combout => \AND_1|AND17|Z~combout\);

-- Location: MLABCELL_X34_Y75_N15
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ (\AND_1|AND17|Z~combout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~59\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ (\AND_1|AND17|Z~combout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~59\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~63\ = SHARE((!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ & \AND_1|AND17|Z~combout\)) # 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & ((\AND_1|AND17|Z~combout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\,
	datad => \AND_1|AND17|ALT_INV_Z~combout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~59\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~63\);

-- Location: LABCELL_X33_Y74_N9
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~14\);

-- Location: FF_X33_Y74_N10
\REG_Z|q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(16));

-- Location: IOIBUF_X24_Y81_N1
\Bin[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(17),
	o => \Bin[17]~input_o\);

-- Location: FF_X28_Y77_N32
\REG_B|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[17]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(17));

-- Location: MLABCELL_X28_Y75_N27
\AND_18|AND1|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_18|AND1|Z~combout\ = ( \REG_A|q\(0) & ( \REG_B|q\(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \REG_A|ALT_INV_q\(0),
	dataf => \REG_B|ALT_INV_q\(17),
	combout => \AND_18|AND1|Z~combout\);

-- Location: LABCELL_X27_Y76_N3
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( (\REG_A|q\(1) & \REG_B|q\(16)) ) + ( (\REG_A|q\(2) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( (\REG_A|q\(1) & \REG_B|q\(16)) ) + ( (\REG_A|q\(2) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(2),
	dataf => \REG_B|ALT_INV_q\(15),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~2\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~6\);

-- Location: LABCELL_X29_Y77_N9
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~409\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~409_sumout\ = SUM(( (\REG_A|q\(4) & \REG_B|q\(13)) ) + ( (\REG_A|q\(3) & \REG_B|q\(14)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~406\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~410\ = CARRY(( (\REG_A|q\(4) & \REG_B|q\(13)) ) + ( (\REG_A|q\(3) & \REG_B|q\(14)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~406\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_A|ALT_INV_q\(4),
	datad => \REG_B|ALT_INV_q\(13),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~406\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~409_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~410\);

-- Location: MLABCELL_X28_Y75_N36
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ = SUM(( !\AND_18|AND1|Z~combout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~409_sumout\)) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~215\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~214\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~218\ = CARRY(( !\AND_18|AND1|Z~combout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~409_sumout\)) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~215\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~214\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~219\ = SHARE((!\AND_18|AND1|Z~combout\ & (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~409_sumout\)) # (\AND_18|AND1|Z~combout\ & 
-- ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~409_sumout\) # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \AND_18|AND1|ALT_INV_Z~combout\,
	datac => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~409_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~214\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~215\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~218\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~219\);

-- Location: IOIBUF_X36_Y81_N1
\Ain[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(17),
	o => \Ain[17]~input_o\);

-- Location: LABCELL_X36_Y78_N51
\REG_A|q[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_A|q[17]~feeder_combout\ = ( \Ain[17]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Ain[17]~input_o\,
	combout => \REG_A|q[17]~feeder_combout\);

-- Location: FF_X36_Y78_N53
\REG_A|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_A|q[17]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(17));

-- Location: MLABCELL_X34_Y75_N33
\AND_1|AND18|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND18|Z~combout\ = ( \REG_B|q\(0) & ( \REG_A|q\(17) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \REG_A|ALT_INV_q\(17),
	dataf => \REG_B|ALT_INV_q\(0),
	combout => \AND_1|AND18|Z~combout\);

-- Location: LABCELL_X35_Y78_N15
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( (\REG_B|q\(12) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(11)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( (\REG_B|q\(12) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(11)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datac => \REG_A|ALT_INV_q\(6),
	datad => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(11),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~22\);

-- Location: LABCELL_X33_Y76_N21
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(9)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(9)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_A|ALT_INV_q\(7),
	datac => \REG_A|ALT_INV_q\(8),
	dataf => \REG_B|ALT_INV_q\(9),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~30\);

-- Location: LABCELL_X33_Y78_N27
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(9)) ) + ( (\REG_B|q\(7) & \REG_A|q\(10)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~178\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~182\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(9)) ) + ( (\REG_B|q\(7) & \REG_A|q\(10)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~178\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \REG_B|ALT_INV_q\(7),
	datad => \REG_A|ALT_INV_q\(9),
	dataf => \REG_A|ALT_INV_q\(10),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~178\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~182\);

-- Location: MLABCELL_X34_Y79_N24
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~51\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\)) 
-- ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~51\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~55\ = SHARE((!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ & (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\)) # 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\) # (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\,
	datac => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~181_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~51\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~55\);

-- Location: LABCELL_X36_Y76_N45
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ = SUM(( (\REG_B|q\(2) & \REG_A|q\(15)) ) + ( (\REG_B|q\(1) & \REG_A|q\(16)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~202\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~206\ = CARRY(( (\REG_B|q\(2) & \REG_A|q\(15)) ) + ( (\REG_B|q\(1) & \REG_A|q\(16)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~202\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(15),
	dataf => \REG_A|ALT_INV_q\(16),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~202\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~206\);

-- Location: LABCELL_X37_Y75_N33
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( (\REG_B|q\(5) & \REG_A|q\(12)) ) + ( (\REG_B|q\(6) & \REG_A|q\(11)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( (\REG_B|q\(5) & \REG_A|q\(12)) ) + ( (\REG_B|q\(6) & \REG_A|q\(11)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \REG_A|ALT_INV_q\(11),
	datad => \REG_A|ALT_INV_q\(12),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~46\);

-- Location: LABCELL_X36_Y74_N39
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( (\REG_B|q\(4) & \REG_A|q\(13)) ) + ( (\REG_B|q\(3) & \REG_A|q\(14)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( (\REG_B|q\(4) & \REG_A|q\(13)) ) + ( (\REG_B|q\(3) & \REG_A|q\(14)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(14),
	datad => \REG_A|ALT_INV_q\(13),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~54\);

-- Location: LABCELL_X35_Y75_N42
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ $ (!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~99\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ $ (!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ $ (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\)) 
-- ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~99\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~103\ = SHARE((!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ & (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ & \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\)) # 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ & ((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\) # (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\,
	datac => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\,
	datad => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~99\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~103\);

-- Location: MLABCELL_X34_Y75_N18
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( !\AND_1|AND18|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~63\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( !\AND_1|AND18|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~63\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~67\ = SHARE((!\AND_1|AND18|Z~combout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\)) # (\AND_1|AND18|Z~combout\ & 
-- ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \AND_1|AND18|ALT_INV_Z~combout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~63\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~67\);

-- Location: LABCELL_X33_Y74_N12
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~18\);

-- Location: FF_X33_Y74_N13
\REG_Z|q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(17));

-- Location: LABCELL_X37_Y75_N36
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( (\REG_B|q\(5) & \REG_A|q\(13)) ) + ( (\REG_B|q\(6) & \REG_A|q\(12)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( (\REG_B|q\(5) & \REG_A|q\(13)) ) + ( (\REG_B|q\(6) & \REG_A|q\(12)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \REG_A|ALT_INV_q\(12),
	datad => \REG_A|ALT_INV_q\(13),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~50\);

-- Location: LABCELL_X36_Y76_N48
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ = SUM(( (\REG_B|q\(1) & \REG_A|q\(17)) ) + ( (\REG_B|q\(2) & \REG_A|q\(16)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~206\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~210\ = CARRY(( (\REG_B|q\(1) & \REG_A|q\(17)) ) + ( (\REG_B|q\(2) & \REG_A|q\(16)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~206\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(16),
	datad => \REG_A|ALT_INV_q\(17),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~206\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~210\);

-- Location: LABCELL_X36_Y74_N42
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( (\REG_B|q\(4) & \REG_A|q\(14)) ) + ( (\REG_B|q\(3) & \REG_A|q\(15)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( (\REG_B|q\(4) & \REG_A|q\(14)) ) + ( (\REG_B|q\(3) & \REG_A|q\(15)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datad => \REG_A|ALT_INV_q\(14),
	dataf => \REG_A|ALT_INV_q\(15),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~58\);

-- Location: LABCELL_X35_Y75_N45
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~103\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ $ (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\)) 
-- ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~103\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~107\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ & \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ & ((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\,
	datad => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~103\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~107\);

-- Location: IOIBUF_X36_Y0_N1
\Ain[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(18),
	o => \Ain[18]~input_o\);

-- Location: FF_X36_Y76_N11
\REG_A|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[18]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(18));

-- Location: MLABCELL_X34_Y75_N45
\AND_1|AND19|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND19|Z~combout\ = ( \REG_A|q\(18) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	dataf => \REG_A|ALT_INV_q\(18),
	combout => \AND_1|AND19|Z~combout\);

-- Location: LABCELL_X35_Y78_N18
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( (\REG_A|q\(7) & \REG_B|q\(11)) ) + ( (\REG_B|q\(12) & \REG_A|q\(6)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( (\REG_A|q\(7) & \REG_B|q\(11)) ) + ( (\REG_B|q\(12) & \REG_A|q\(6)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_A|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(7),
	datad => \REG_B|ALT_INV_q\(11),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~26\);

-- Location: LABCELL_X33_Y76_N24
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(8)) ) + ( (\REG_A|q\(9) & \REG_B|q\(9)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(8)) ) + ( (\REG_A|q\(9) & \REG_B|q\(9)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_A|ALT_INV_q\(8),
	datac => \REG_A|ALT_INV_q\(9),
	dataf => \REG_B|ALT_INV_q\(9),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~34\);

-- Location: LABCELL_X33_Y78_N30
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ = SUM(( (\REG_B|q\(7) & \REG_A|q\(11)) ) + ( (\REG_B|q\(8) & \REG_A|q\(10)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~182\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~186\ = CARRY(( (\REG_B|q\(7) & \REG_A|q\(11)) ) + ( (\REG_B|q\(8) & \REG_A|q\(10)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~182\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \REG_A|ALT_INV_q\(10),
	datad => \REG_A|ALT_INV_q\(11),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~182\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~186\);

-- Location: MLABCELL_X34_Y79_N27
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~55\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\)) 
-- ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~55\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~59\ = SHARE((!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ & (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\)) # 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\) # (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\,
	datac => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~185_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~55\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~59\);

-- Location: MLABCELL_X34_Y75_N21
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ (!\AND_1|AND19|Z~combout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~67\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ (!\AND_1|AND19|Z~combout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~67\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~71\ = SHARE((!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ & (\AND_1|AND19|Z~combout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\)) # 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\) # (\AND_1|AND19|Z~combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\,
	datac => \AND_1|AND19|ALT_INV_Z~combout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~67\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~71\);

-- Location: LABCELL_X27_Y76_N6
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( (\REG_B|q\(16) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( (\REG_B|q\(16) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(2),
	dataf => \REG_B|ALT_INV_q\(15),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~10\);

-- Location: LABCELL_X29_Y77_N12
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~413\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~413_sumout\ = SUM(( (\REG_A|q\(5) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(4)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~410\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~414\ = CARRY(( (\REG_A|q\(5) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(4)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~410\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_A|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(5),
	datad => \REG_B|ALT_INV_q\(13),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~410\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~413_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~414\);

-- Location: IOIBUF_X22_Y0_N1
\Bin[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(18),
	o => \Bin[18]~input_o\);

-- Location: MLABCELL_X28_Y76_N54
\REG_B|q[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_B|q[18]~feeder_combout\ = ( \Bin[18]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Bin[18]~input_o\,
	combout => \REG_B|q[18]~feeder_combout\);

-- Location: FF_X28_Y76_N56
\REG_B|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_B|q[18]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(18));

-- Location: MLABCELL_X28_Y77_N0
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( (\REG_A|q\(0) & \REG_B|q\(18)) ) + ( (\REG_A|q\(1) & \REG_B|q\(17)) ) + ( !VCC ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~2\ = CARRY(( (\REG_A|q\(0) & \REG_B|q\(18)) ) + ( (\REG_A|q\(1) & \REG_B|q\(17)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_A|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(1),
	datad => \REG_B|ALT_INV_q\(18),
	dataf => \REG_B|ALT_INV_q\(17),
	cin => GND,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~2\);

-- Location: MLABCELL_X28_Y75_N39
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~413_sumout\ $ 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~219\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~218\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~222\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~413_sumout\ $ 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~219\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~218\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~223\ = SHARE((!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~413_sumout\ & \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\)) # 
-- (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ & ((\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~413_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~413_sumout\,
	datad => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~218\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~219\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~222\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~223\);

-- Location: LABCELL_X33_Y74_N15
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~22\);

-- Location: FF_X33_Y74_N16
\REG_Z|q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(18));

-- Location: IOIBUF_X14_Y81_N1
\Bin[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(19),
	o => \Bin[19]~input_o\);

-- Location: FF_X31_Y74_N23
\REG_B|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[19]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(19));

-- Location: MLABCELL_X28_Y77_N3
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(1)) ) + ( (\REG_A|q\(2) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(1)) ) + ( (\REG_A|q\(2) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(2),
	datac => \REG_B|ALT_INV_q\(18),
	datad => \REG_A|ALT_INV_q\(1),
	dataf => \REG_B|ALT_INV_q\(17),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~2\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~6\);

-- Location: LABCELL_X29_Y77_N15
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~545\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~545_sumout\ = SUM(( (\REG_A|q\(6) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(5)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~414\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~546\ = CARRY(( (\REG_A|q\(6) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(5)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~414\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datac => \REG_A|ALT_INV_q\(6),
	datad => \REG_B|ALT_INV_q\(13),
	dataf => \REG_A|ALT_INV_q\(5),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~414\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~545_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~546\);

-- Location: LABCELL_X27_Y76_N9
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( (\REG_A|q\(3) & \REG_B|q\(16)) ) + ( (\REG_A|q\(4) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( (\REG_A|q\(3) & \REG_B|q\(16)) ) + ( (\REG_A|q\(4) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(4),
	dataf => \REG_B|ALT_INV_q\(15),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~14\);

-- Location: MLABCELL_X28_Y75_N42
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~417\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~417_sumout\ = SUM(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~545_sumout\ $ 
-- (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~223\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~222\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~418\ = CARRY(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~545_sumout\ $ 
-- (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~223\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~222\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~419\ = SHARE((!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~545_sumout\ & \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\)) 
-- # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ & ((\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~545_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~545_sumout\,
	datad => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~222\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~223\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~417_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~418\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~419\);

-- Location: LABCELL_X29_Y75_N30
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ = SUM(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~417_sumout\ $ (((!\REG_A|q\(0)) # (!\REG_B|q\(19)))) ) + ( !VCC ) + ( !VCC ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~226\ = CARRY(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~417_sumout\ $ (((!\REG_A|q\(0)) # (!\REG_B|q\(19)))) ) + ( !VCC ) + ( !VCC ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~227\ = SHARE((\REG_A|q\(0) & (\REG_B|q\(19) & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~417_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001100000000000000000000001111111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \REG_A|ALT_INV_q\(0),
	datac => \REG_B|ALT_INV_q\(19),
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~417_sumout\,
	cin => GND,
	sharein => GND,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~226\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~227\);

-- Location: IOIBUF_X30_Y81_N35
\Ain[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(19),
	o => \Ain[19]~input_o\);

-- Location: LABCELL_X35_Y76_N15
\REG_A|q[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_A|q[19]~feeder_combout\ = ( \Ain[19]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Ain[19]~input_o\,
	combout => \REG_A|q[19]~feeder_combout\);

-- Location: FF_X35_Y76_N17
\REG_A|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_A|q[19]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(19));

-- Location: MLABCELL_X34_Y75_N42
\AND_1|AND20|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND20|Z~combout\ = ( \REG_A|q\(19) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(0),
	dataf => \REG_A|ALT_INV_q\(19),
	combout => \AND_1|AND20|Z~combout\);

-- Location: LABCELL_X33_Y78_N33
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(11)) ) + ( (\REG_B|q\(7) & \REG_A|q\(12)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~186\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~190\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(11)) ) + ( (\REG_B|q\(7) & \REG_A|q\(12)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~186\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \REG_B|ALT_INV_q\(7),
	datad => \REG_A|ALT_INV_q\(11),
	dataf => \REG_A|ALT_INV_q\(12),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~186\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~190\);

-- Location: LABCELL_X33_Y76_N27
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(9)) ) + ( (\REG_B|q\(9) & \REG_A|q\(10)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(9)) ) + ( (\REG_B|q\(9) & \REG_A|q\(10)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datac => \REG_B|ALT_INV_q\(9),
	datad => \REG_A|ALT_INV_q\(9),
	dataf => \REG_A|ALT_INV_q\(10),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~38\);

-- Location: LABCELL_X35_Y78_N21
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( (\REG_B|q\(12) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(11)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( (\REG_B|q\(12) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(11)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datac => \REG_A|ALT_INV_q\(8),
	datad => \REG_A|ALT_INV_q\(7),
	dataf => \REG_B|ALT_INV_q\(11),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~30\);

-- Location: MLABCELL_X34_Y78_N0
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~59\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\)) 
-- ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~59\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~63\ = SHARE((!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ & (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\)) # 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ & ((\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\) # (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~189_sumout\,
	datac => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\,
	datad => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~59\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~63\);

-- Location: LABCELL_X37_Y75_N39
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( (\REG_B|q\(5) & \REG_A|q\(14)) ) + ( (\REG_B|q\(6) & \REG_A|q\(13)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( (\REG_B|q\(5) & \REG_A|q\(14)) ) + ( (\REG_B|q\(6) & \REG_A|q\(13)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \REG_A|ALT_INV_q\(13),
	datad => \REG_A|ALT_INV_q\(14),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~54\);

-- Location: LABCELL_X36_Y74_N45
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( (\REG_B|q\(3) & \REG_A|q\(16)) ) + ( (\REG_B|q\(4) & \REG_A|q\(15)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( (\REG_B|q\(3) & \REG_A|q\(16)) ) + ( (\REG_B|q\(4) & \REG_A|q\(15)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(15),
	datad => \REG_A|ALT_INV_q\(16),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~62\);

-- Location: LABCELL_X36_Y76_N51
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ = SUM(( (\REG_B|q\(2) & \REG_A|q\(17)) ) + ( (\REG_B|q\(1) & \REG_A|q\(18)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~210\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~214\ = CARRY(( (\REG_B|q\(2) & \REG_A|q\(17)) ) + ( (\REG_B|q\(1) & \REG_A|q\(18)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~210\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(18),
	datad => \REG_A|ALT_INV_q\(17),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~210\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~214\);

-- Location: LABCELL_X35_Y75_N48
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~107\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\)) 
-- ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~107\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~111\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ & (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ & ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\) # (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\,
	datac => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~107\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~111\);

-- Location: MLABCELL_X34_Y75_N24
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( !\AND_1|AND20|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~71\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( !\AND_1|AND20|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~71\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~75\ = SHARE((!\AND_1|AND20|Z~combout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\)) # (\AND_1|AND20|Z~combout\ & 
-- ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \AND_1|AND20|ALT_INV_Z~combout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~71\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~75\);

-- Location: LABCELL_X33_Y74_N18
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~26\);

-- Location: FF_X33_Y74_N19
\REG_Z|q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(19));

-- Location: LABCELL_X29_Y77_N18
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~549\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~549_sumout\ = SUM(( (\REG_A|q\(7) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(6)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~546\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~550\ = CARRY(( (\REG_A|q\(7) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(6)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~546\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_A|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(7),
	datad => \REG_B|ALT_INV_q\(13),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~546\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~549_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~550\);

-- Location: LABCELL_X27_Y76_N12
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( (\REG_A|q\(4) & \REG_B|q\(16)) ) + ( (\REG_A|q\(5) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( (\REG_A|q\(4) & \REG_B|q\(16)) ) + ( (\REG_A|q\(5) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(15),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~18\);

-- Location: MLABCELL_X28_Y77_N6
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_A|ALT_INV_q\(3),
	datac => \REG_A|ALT_INV_q\(2),
	dataf => \REG_B|ALT_INV_q\(17),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~10\);

-- Location: MLABCELL_X28_Y75_N45
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~421\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~421_sumout\ = SUM(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~549_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ $ 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~419\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~418\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~422\ = CARRY(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~549_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ $ 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~419\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~418\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~423\ = SHARE((!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~549_sumout\ & (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ & \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\)) 
-- # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~549_sumout\ & ((\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\) # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~549_sumout\,
	datac => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\,
	datad => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~418\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~419\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~421_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~422\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~423\);

-- Location: IOIBUF_X89_Y25_N38
\Bin[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(20),
	o => \Bin[20]~input_o\);

-- Location: FF_X31_Y74_N35
\REG_B|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[20]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(20));

-- Location: LABCELL_X31_Y74_N0
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( (\REG_A|q\(1) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(0)) ) + ( !VCC ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~2\ = CARRY(( (\REG_A|q\(1) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(0)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_A|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(0),
	datad => \REG_B|ALT_INV_q\(19),
	cin => GND,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~2\);

-- Location: LABCELL_X29_Y75_N33
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ = SUM(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~421_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~227\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~226\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~230\ = CARRY(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~421_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~227\ ) 
-- + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~226\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~231\ = SHARE((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~421_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~421_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~226\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~227\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~230\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~231\);

-- Location: LABCELL_X36_Y76_N54
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ = SUM(( (\REG_B|q\(1) & \REG_A|q\(19)) ) + ( (\REG_B|q\(2) & \REG_A|q\(18)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~214\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~218\ = CARRY(( (\REG_B|q\(1) & \REG_A|q\(19)) ) + ( (\REG_B|q\(2) & \REG_A|q\(18)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~214\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(2),
	datad => \REG_A|ALT_INV_q\(19),
	dataf => \REG_A|ALT_INV_q\(18),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~214\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~218\);

-- Location: LABCELL_X36_Y74_N48
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( (\REG_B|q\(4) & \REG_A|q\(16)) ) + ( (\REG_B|q\(3) & \REG_A|q\(17)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( (\REG_B|q\(4) & \REG_A|q\(16)) ) + ( (\REG_B|q\(3) & \REG_A|q\(17)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \REG_A|ALT_INV_q\(17),
	datad => \REG_A|ALT_INV_q\(16),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~66\);

-- Location: LABCELL_X37_Y75_N42
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( (\REG_B|q\(5) & \REG_A|q\(15)) ) + ( (\REG_B|q\(6) & \REG_A|q\(14)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( (\REG_B|q\(5) & \REG_A|q\(15)) ) + ( (\REG_B|q\(6) & \REG_A|q\(14)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \REG_A|ALT_INV_q\(14),
	datad => \REG_A|ALT_INV_q\(15),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~58\);

-- Location: LABCELL_X35_Y75_N51
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~111\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\)) 
-- ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~111\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~115\ = SHARE((!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ & (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ & \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\)) # 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ & ((\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\) # (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\,
	datac => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\,
	datad => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~111\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~115\);

-- Location: IOIBUF_X36_Y0_N35
\Ain[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(20),
	o => \Ain[20]~input_o\);

-- Location: LABCELL_X36_Y75_N45
\REG_A|q[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_A|q[20]~feeder_combout\ = ( \Ain[20]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Ain[20]~input_o\,
	combout => \REG_A|q[20]~feeder_combout\);

-- Location: FF_X36_Y75_N47
\REG_A|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_A|q[20]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(20));

-- Location: MLABCELL_X34_Y75_N57
\AND_1|AND21|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND21|Z~combout\ = ( \REG_B|q\(0) & ( \REG_A|q\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_A|ALT_INV_q\(20),
	dataf => \REG_B|ALT_INV_q\(0),
	combout => \AND_1|AND21|Z~combout\);

-- Location: LABCELL_X33_Y78_N36
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ = SUM(( (\REG_B|q\(7) & \REG_A|q\(13)) ) + ( (\REG_B|q\(8) & \REG_A|q\(12)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~190\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~194\ = CARRY(( (\REG_B|q\(7) & \REG_A|q\(13)) ) + ( (\REG_B|q\(8) & \REG_A|q\(12)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~190\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \REG_A|ALT_INV_q\(12),
	datad => \REG_A|ALT_INV_q\(13),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~190\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~194\);

-- Location: LABCELL_X35_Y78_N24
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( (\REG_A|q\(9) & \REG_B|q\(11)) ) + ( (\REG_B|q\(12) & \REG_A|q\(8)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( (\REG_A|q\(9) & \REG_B|q\(11)) ) + ( (\REG_B|q\(12) & \REG_A|q\(8)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_A|ALT_INV_q\(8),
	datac => \REG_A|ALT_INV_q\(9),
	datad => \REG_B|ALT_INV_q\(11),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~34\);

-- Location: LABCELL_X33_Y76_N30
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( (\REG_B|q\(9) & \REG_A|q\(11)) ) + ( (\REG_B|q\(10) & \REG_A|q\(10)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( (\REG_B|q\(9) & \REG_A|q\(11)) ) + ( (\REG_B|q\(10) & \REG_A|q\(10)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \REG_A|ALT_INV_q\(10),
	datad => \REG_A|ALT_INV_q\(11),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~42\);

-- Location: MLABCELL_X34_Y78_N3
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ $ (!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~63\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ $ (!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\)) 
-- ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~63\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~67\ = SHARE((!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ & (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ & \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\)) # 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ & ((\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\) # (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~193_sumout\,
	datac => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\,
	datad => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~63\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~67\);

-- Location: MLABCELL_X34_Y75_N27
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ (!\AND_1|AND21|Z~combout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~75\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ (!\AND_1|AND21|Z~combout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~75\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~79\ = SHARE((!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ & (\AND_1|AND21|Z~combout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\)) # 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\) # (\AND_1|AND21|Z~combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\,
	datac => \AND_1|AND21|ALT_INV_Z~combout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~75\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~79\);

-- Location: LABCELL_X33_Y74_N21
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~30\);

-- Location: FF_X33_Y74_N22
\REG_Z|q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(20));

-- Location: IOIBUF_X89_Y21_N4
\Ain[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(21),
	o => \Ain[21]~input_o\);

-- Location: FF_X36_Y75_N50
\REG_A|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[21]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(21));

-- Location: MLABCELL_X34_Y74_N33
\AND_1|AND22|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND22|Z~combout\ = ( \REG_A|q\(21) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(0),
	dataf => \REG_A|ALT_INV_q\(21),
	combout => \AND_1|AND22|Z~combout\);

-- Location: LABCELL_X33_Y76_N33
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(11)) ) + ( (\REG_B|q\(9) & \REG_A|q\(12)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(11)) ) + ( (\REG_B|q\(9) & \REG_A|q\(12)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \REG_A|ALT_INV_q\(12),
	datad => \REG_A|ALT_INV_q\(11),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~46\);

-- Location: LABCELL_X33_Y78_N39
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(13)) ) + ( (\REG_B|q\(7) & \REG_A|q\(14)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~194\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~198\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(13)) ) + ( (\REG_B|q\(7) & \REG_A|q\(14)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~194\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \REG_A|ALT_INV_q\(14),
	datad => \REG_A|ALT_INV_q\(13),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~194\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~198\);

-- Location: LABCELL_X35_Y78_N27
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( (\REG_B|q\(11) & \REG_A|q\(10)) ) + ( (\REG_B|q\(12) & \REG_A|q\(9)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( (\REG_B|q\(11) & \REG_A|q\(10)) ) + ( (\REG_B|q\(12) & \REG_A|q\(9)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datac => \REG_B|ALT_INV_q\(11),
	datad => \REG_A|ALT_INV_q\(10),
	dataf => \REG_A|ALT_INV_q\(9),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~38\);

-- Location: MLABCELL_X34_Y78_N6
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( !\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ $ 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~67\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( !\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ $ (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\)) 
-- ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~67\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~71\ = SHARE((!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ & \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\)) # 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ & ((\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~197_sumout\,
	datad => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~67\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~71\);

-- Location: LABCELL_X37_Y75_N45
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( (\REG_B|q\(6) & \REG_A|q\(15)) ) + ( (\REG_B|q\(5) & \REG_A|q\(16)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( (\REG_B|q\(6) & \REG_A|q\(15)) ) + ( (\REG_B|q\(5) & \REG_A|q\(16)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \REG_A|ALT_INV_q\(16),
	datad => \REG_A|ALT_INV_q\(15),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~62\);

-- Location: LABCELL_X36_Y76_N57
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ = SUM(( (\REG_B|q\(2) & \REG_A|q\(19)) ) + ( (\REG_B|q\(1) & \REG_A|q\(20)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~218\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~222\ = CARRY(( (\REG_B|q\(2) & \REG_A|q\(19)) ) + ( (\REG_B|q\(1) & \REG_A|q\(20)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~218\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(20),
	datad => \REG_A|ALT_INV_q\(19),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~218\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~222\);

-- Location: LABCELL_X36_Y74_N51
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( (\REG_B|q\(3) & \REG_A|q\(18)) ) + ( (\REG_B|q\(4) & \REG_A|q\(17)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( (\REG_B|q\(3) & \REG_A|q\(18)) ) + ( (\REG_B|q\(4) & \REG_A|q\(17)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \REG_A|ALT_INV_q\(18),
	dataf => \REG_A|ALT_INV_q\(17),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~70\);

-- Location: LABCELL_X35_Y75_N54
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~115\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~118\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ $ (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\)) 
-- ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~115\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~119\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ & \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & ((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\,
	datad => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~115\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~119\);

-- Location: MLABCELL_X34_Y74_N0
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( !\AND_1|AND22|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~79\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( !\AND_1|AND22|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~79\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~83\ = SHARE((!\AND_1|AND22|Z~combout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\)) # (\AND_1|AND22|Z~combout\ & 
-- ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \AND_1|AND22|ALT_INV_Z~combout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~79\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~83\);

-- Location: LABCELL_X31_Y74_N3
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ = SUM(( (\REG_A|q\(2) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(1)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~150\ = CARRY(( (\REG_A|q\(2) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(1)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_A|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(2),
	datad => \REG_B|ALT_INV_q\(19),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~2\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~150\);

-- Location: IOIBUF_X8_Y81_N52
\Bin[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(21),
	o => \Bin[21]~input_o\);

-- Location: FF_X31_Y75_N44
\REG_B|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[21]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(21));

-- Location: LABCELL_X30_Y75_N30
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ $ (((!\REG_A|q\(0)) # (!\REG_B|q\(21)))) ) + ( !VCC ) + ( !VCC ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ $ (((!\REG_A|q\(0)) # (!\REG_B|q\(21)))) ) + ( !VCC ) + ( !VCC ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~7\ = SHARE((\REG_A|q\(0) & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ & \REG_B|q\(21))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001100000000000000000000111100111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \REG_A|ALT_INV_q\(0),
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~149_sumout\,
	datad => \REG_B|ALT_INV_q\(21),
	cin => GND,
	sharein => GND,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~7\);

-- Location: MLABCELL_X28_Y77_N9
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(3)) ) + ( (\REG_A|q\(4) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(3)) ) + ( (\REG_A|q\(4) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_A|ALT_INV_q\(3),
	datac => \REG_A|ALT_INV_q\(4),
	dataf => \REG_B|ALT_INV_q\(17),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~14\);

-- Location: LABCELL_X27_Y76_N15
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( (\REG_B|q\(16) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( (\REG_B|q\(16) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(6),
	datad => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(15),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~22\);

-- Location: LABCELL_X29_Y77_N21
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~553\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~553_sumout\ = SUM(( (\REG_A|q\(8) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(7)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~550\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~554\ = CARRY(( (\REG_A|q\(8) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(7)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~550\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datac => \REG_A|ALT_INV_q\(8),
	datad => \REG_B|ALT_INV_q\(13),
	dataf => \REG_A|ALT_INV_q\(7),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~550\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~553_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~554\);

-- Location: MLABCELL_X28_Y75_N48
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~425\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~425_sumout\ = SUM(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~553_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~423\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~422\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~426\ = CARRY(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~553_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~423\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~422\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~427\ = SHARE((!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ & (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~553_sumout\)) 
-- # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~553_sumout\) # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\,
	datac => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~553_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~422\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~423\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~425_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~426\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~427\);

-- Location: LABCELL_X29_Y75_N36
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~425_sumout\) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~231\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~230\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~234\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~425_sumout\) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~231\ ) 
-- + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~230\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~235\ = SHARE((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~425_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~425_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~230\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~231\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~234\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~235\);

-- Location: LABCELL_X33_Y74_N24
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~34\);

-- Location: FF_X33_Y74_N25
\REG_Z|q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(21));

-- Location: LABCELL_X27_Y76_N18
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( (\REG_A|q\(6) & \REG_B|q\(16)) ) + ( (\REG_A|q\(7) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( (\REG_A|q\(6) & \REG_B|q\(16)) ) + ( (\REG_A|q\(7) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(7),
	dataf => \REG_B|ALT_INV_q\(15),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~26\);

-- Location: LABCELL_X29_Y77_N24
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~557\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~557_sumout\ = SUM(( (\REG_A|q\(9) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(8)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~554\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~558\ = CARRY(( (\REG_A|q\(9) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(8)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~554\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_A|ALT_INV_q\(9),
	datac => \REG_A|ALT_INV_q\(8),
	datad => \REG_B|ALT_INV_q\(13),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~554\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~557_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~558\);

-- Location: MLABCELL_X28_Y77_N12
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( (\REG_A|q\(4) & \REG_B|q\(18)) ) + ( (\REG_A|q\(5) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( (\REG_A|q\(4) & \REG_B|q\(18)) ) + ( (\REG_A|q\(5) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(17),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~18\);

-- Location: MLABCELL_X28_Y75_N51
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~429\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~429_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~557_sumout\ $ 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~427\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~426\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~430\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~557_sumout\ $ 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~427\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~426\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~431\ = SHARE((!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~557_sumout\ & \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) 
-- # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ & ((\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~557_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~557_sumout\,
	datad => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~426\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~427\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~429_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~430\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~431\);

-- Location: LABCELL_X31_Y74_N6
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ = SUM(( (\REG_A|q\(3) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(2)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~150\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~154\ = CARRY(( (\REG_A|q\(3) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(2)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~150\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_A|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(3),
	datad => \REG_B|ALT_INV_q\(19),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~150\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~154\);

-- Location: IOIBUF_X26_Y81_N58
\Bin[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(22),
	o => \Bin[22]~input_o\);

-- Location: FF_X31_Y75_N53
\REG_B|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[22]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(22));

-- Location: LABCELL_X31_Y76_N0
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( (\REG_A|q\(0) & \REG_B|q\(22)) ) + ( (\REG_A|q\(1) & \REG_B|q\(21)) ) + ( !VCC ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~2\ = CARRY(( (\REG_A|q\(0) & \REG_B|q\(22)) ) + ( (\REG_A|q\(1) & \REG_B|q\(21)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_A|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(1),
	datad => \REG_B|ALT_INV_q\(22),
	dataf => \REG_B|ALT_INV_q\(21),
	cin => GND,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~2\);

-- Location: LABCELL_X30_Y75_N33
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ $ (!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~7\ 
-- ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ $ (!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~7\ ) + 
-- ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~11\ = SHARE((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ & \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~153_sumout\,
	datad => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~7\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~11\);

-- Location: LABCELL_X29_Y75_N39
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ = SUM(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~429_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~235\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~234\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~238\ = CARRY(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~429_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~235\ ) 
-- + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~234\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~239\ = SHARE((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~429_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~429_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~234\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~235\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~238\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~239\);

-- Location: IOIBUF_X89_Y21_N38
\Ain[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(22),
	o => \Ain[22]~input_o\);

-- Location: LABCELL_X36_Y75_N54
\REG_A|q[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_A|q[22]~feeder_combout\ = ( \Ain[22]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Ain[22]~input_o\,
	combout => \REG_A|q[22]~feeder_combout\);

-- Location: FF_X36_Y75_N56
\REG_A|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_A|q[22]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(22));

-- Location: MLABCELL_X28_Y74_N42
\AND_1|AND23|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND23|Z~combout\ = ( \REG_B|q\(0) & ( \REG_A|q\(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_A|ALT_INV_q\(22),
	dataf => \REG_B|ALT_INV_q\(0),
	combout => \AND_1|AND23|Z~combout\);

-- Location: LABCELL_X37_Y75_N48
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( (\REG_B|q\(6) & \REG_A|q\(16)) ) + ( (\REG_B|q\(5) & \REG_A|q\(17)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( (\REG_B|q\(6) & \REG_A|q\(16)) ) + ( (\REG_B|q\(5) & \REG_A|q\(17)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \REG_A|ALT_INV_q\(17),
	datad => \REG_A|ALT_INV_q\(16),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~66\);

-- Location: LABCELL_X36_Y74_N54
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( (\REG_B|q\(3) & \REG_A|q\(19)) ) + ( (\REG_B|q\(4) & \REG_A|q\(18)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( (\REG_B|q\(3) & \REG_A|q\(19)) ) + ( (\REG_B|q\(4) & \REG_A|q\(18)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \REG_A|ALT_INV_q\(18),
	datad => \REG_A|ALT_INV_q\(19),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~74\);

-- Location: LABCELL_X36_Y75_N0
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ = SUM(( (\REG_B|q\(2) & \REG_A|q\(20)) ) + ( (\REG_B|q\(1) & \REG_A|q\(21)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~222\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~226\ = CARRY(( (\REG_B|q\(2) & \REG_A|q\(20)) ) + ( (\REG_B|q\(1) & \REG_A|q\(21)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~222\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(21),
	datad => \REG_A|ALT_INV_q\(20),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~222\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~226\);

-- Location: LABCELL_X35_Y75_N57
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~119\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~122\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\)) 
-- ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~119\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~123\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ & (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ & ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\) # (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\,
	datac => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~119\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~123\);

-- Location: LABCELL_X35_Y78_N30
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( (\REG_B|q\(12) & \REG_A|q\(10)) ) + ( (\REG_B|q\(11) & \REG_A|q\(11)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( (\REG_B|q\(12) & \REG_A|q\(10)) ) + ( (\REG_B|q\(11) & \REG_A|q\(11)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_A|ALT_INV_q\(11),
	datad => \REG_A|ALT_INV_q\(10),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~42\);

-- Location: LABCELL_X33_Y78_N42
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(14)) ) + ( (\REG_B|q\(7) & \REG_A|q\(15)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~198\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~202\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(14)) ) + ( (\REG_B|q\(7) & \REG_A|q\(15)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~198\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \REG_A|ALT_INV_q\(15),
	datad => \REG_A|ALT_INV_q\(14),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~198\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~202\);

-- Location: LABCELL_X33_Y76_N36
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(12)) ) + ( (\REG_B|q\(9) & \REG_A|q\(13)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(12)) ) + ( (\REG_B|q\(9) & \REG_A|q\(13)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \REG_A|ALT_INV_q\(13),
	datad => \REG_A|ALT_INV_q\(12),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~50\);

-- Location: MLABCELL_X34_Y78_N9
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\ $ 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~71\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\ $ (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\)) 
-- ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~71\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~75\ = SHARE((!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\ & \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\)) # 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ & ((\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~201_sumout\,
	datad => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~71\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~75\);

-- Location: MLABCELL_X34_Y74_N3
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( !\AND_1|AND23|Z~combout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~83\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( !\AND_1|AND23|Z~combout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~83\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~87\ = SHARE((!\AND_1|AND23|Z~combout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\)) # (\AND_1|AND23|Z~combout\ & 
-- ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \AND_1|AND23|ALT_INV_Z~combout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~83\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~87\);

-- Location: LABCELL_X33_Y74_N27
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~38\);

-- Location: FF_X33_Y74_N28
\REG_Z|q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(22));

-- Location: MLABCELL_X28_Y77_N15
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(18),
	datac => \REG_A|ALT_INV_q\(6),
	datad => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(17),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~22\);

-- Location: LABCELL_X29_Y77_N27
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~561\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~561_sumout\ = SUM(( (\REG_A|q\(10) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(9)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~558\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~562\ = CARRY(( (\REG_A|q\(10) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(9)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~558\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_A|ALT_INV_q\(9),
	datac => \REG_A|ALT_INV_q\(10),
	datad => \REG_B|ALT_INV_q\(13),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~558\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~561_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~562\);

-- Location: LABCELL_X27_Y76_N21
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( (\REG_B|q\(16) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( (\REG_B|q\(16) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(8),
	datad => \REG_A|ALT_INV_q\(7),
	dataf => \REG_B|ALT_INV_q\(15),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~30\);

-- Location: MLABCELL_X28_Y75_N54
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~433\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~433_sumout\ = SUM(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~561_sumout\ $ 
-- (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~431\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~430\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~434\ = CARRY(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~561_sumout\ $ 
-- (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~431\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~430\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~435\ = SHARE((!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~561_sumout\ & \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\)) 
-- # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ & ((\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~561_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~561_sumout\,
	datad => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~430\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~431\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~433_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~434\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~435\);

-- Location: IOIBUF_X28_Y0_N35
\Bin[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(23),
	o => \Bin[23]~input_o\);

-- Location: FF_X27_Y74_N14
\REG_B|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[23]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(23));

-- Location: LABCELL_X30_Y75_N24
\AND_24|AND1|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_24|AND1|Z~combout\ = ( \REG_B|q\(23) & ( \REG_A|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \REG_B|ALT_INV_q\(23),
	dataf => \REG_A|ALT_INV_q\(0),
	combout => \AND_24|AND1|Z~combout\);

-- Location: LABCELL_X31_Y76_N3
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( (\REG_A|q\(2) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(1)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( (\REG_A|q\(2) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(1)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \REG_A|ALT_INV_q\(2),
	datad => \REG_B|ALT_INV_q\(21),
	dataf => \REG_A|ALT_INV_q\(1),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~2\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~6\);

-- Location: LABCELL_X31_Y74_N9
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\ = SUM(( (\REG_A|q\(4) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(3)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~154\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~158\ = CARRY(( (\REG_A|q\(4) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(3)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~154\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(4),
	datad => \REG_B|ALT_INV_q\(19),
	dataf => \REG_A|ALT_INV_q\(3),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~154\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~158\);

-- Location: LABCELL_X30_Y75_N36
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( !\AND_24|AND1|Z~combout\ $ (!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\)) ) + ( 
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~11\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( !\AND_24|AND1|Z~combout\ $ (!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\)) ) + ( 
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~11\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~15\ = SHARE((!\AND_24|AND1|Z~combout\ & (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\)) # (\AND_24|AND1|Z~combout\ & 
-- ((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\) # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \AND_24|AND1|ALT_INV_Z~combout\,
	datac => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~157_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~11\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~15\);

-- Location: LABCELL_X29_Y75_N42
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ = SUM(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~433_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~239\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~238\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~242\ = CARRY(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~433_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~239\ 
-- ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~238\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~243\ = SHARE((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~433_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~433_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~238\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~239\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~242\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~243\);

-- Location: IOIBUF_X52_Y0_N52
\Ain[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(23),
	o => \Ain[23]~input_o\);

-- Location: FF_X36_Y75_N44
\REG_A|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[23]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(23));

-- Location: MLABCELL_X34_Y74_N48
\AND_1|AND24|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND24|Z~combout\ = (\REG_B|q\(0) & \REG_A|q\(23))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(0),
	datad => \REG_A|ALT_INV_q\(23),
	combout => \AND_1|AND24|Z~combout\);

-- Location: LABCELL_X37_Y75_N51
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( (\REG_B|q\(5) & \REG_A|q\(18)) ) + ( (\REG_B|q\(6) & \REG_A|q\(17)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( (\REG_B|q\(5) & \REG_A|q\(18)) ) + ( (\REG_B|q\(6) & \REG_A|q\(17)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \REG_A|ALT_INV_q\(17),
	datad => \REG_A|ALT_INV_q\(18),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~70\);

-- Location: LABCELL_X36_Y75_N3
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ = SUM(( (\REG_B|q\(1) & \REG_A|q\(22)) ) + ( (\REG_B|q\(2) & \REG_A|q\(21)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~226\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~230\ = CARRY(( (\REG_B|q\(1) & \REG_A|q\(22)) ) + ( (\REG_B|q\(2) & \REG_A|q\(21)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~226\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datac => \REG_B|ALT_INV_q\(1),
	datad => \REG_A|ALT_INV_q\(22),
	dataf => \REG_A|ALT_INV_q\(21),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~226\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~230\);

-- Location: LABCELL_X36_Y74_N57
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( (\REG_B|q\(4) & \REG_A|q\(19)) ) + ( (\REG_B|q\(3) & \REG_A|q\(20)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( (\REG_B|q\(4) & \REG_A|q\(19)) ) + ( (\REG_B|q\(3) & \REG_A|q\(20)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(3),
	datac => \REG_A|ALT_INV_q\(20),
	datad => \REG_A|ALT_INV_q\(19),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~78\);

-- Location: LABCELL_X35_Y74_N0
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~123\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~126\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ $ (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) 
-- ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~123\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~127\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ & \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ & ((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\,
	datad => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~123\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~127\);

-- Location: LABCELL_X35_Y78_N33
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( (\REG_B|q\(11) & \REG_A|q\(12)) ) + ( (\REG_B|q\(12) & \REG_A|q\(11)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( (\REG_B|q\(11) & \REG_A|q\(12)) ) + ( (\REG_B|q\(12) & \REG_A|q\(11)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datad => \REG_A|ALT_INV_q\(12),
	dataf => \REG_A|ALT_INV_q\(11),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~46\);

-- Location: LABCELL_X33_Y78_N45
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(15)) ) + ( (\REG_B|q\(7) & \REG_A|q\(16)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~202\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~206\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(15)) ) + ( (\REG_B|q\(7) & \REG_A|q\(16)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~202\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \REG_A|ALT_INV_q\(16),
	datad => \REG_A|ALT_INV_q\(15),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~202\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~206\);

-- Location: LABCELL_X33_Y76_N39
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(13)) ) + ( (\REG_B|q\(9) & \REG_A|q\(14)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(13)) ) + ( (\REG_B|q\(9) & \REG_A|q\(14)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \REG_A|ALT_INV_q\(14),
	datad => \REG_A|ALT_INV_q\(13),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~54\);

-- Location: MLABCELL_X34_Y78_N12
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ $ 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~75\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ $ (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\)) 
-- ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~75\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~79\ = SHARE((!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ & \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\)) # 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ & ((\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\,
	datad => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~75\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~79\);

-- Location: MLABCELL_X34_Y74_N6
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( !\AND_1|AND24|Z~combout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~87\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( !\AND_1|AND24|Z~combout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~87\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~91\ = SHARE((!\AND_1|AND24|Z~combout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) # (\AND_1|AND24|Z~combout\ & 
-- ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \AND_1|AND24|ALT_INV_Z~combout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~87\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~91\);

-- Location: LABCELL_X33_Y74_N30
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~42\);

-- Location: FF_X33_Y74_N31
\REG_Z|q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(23));

-- Location: LABCELL_X31_Y76_N6
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( (\REG_A|q\(3) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(2)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( (\REG_A|q\(3) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(2)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_A|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(3),
	datad => \REG_B|ALT_INV_q\(21),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~10\);

-- Location: IOIBUF_X24_Y0_N18
\Bin[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(24),
	o => \Bin[24]~input_o\);

-- Location: FF_X27_Y74_N32
\REG_B|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[24]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(24));

-- Location: LABCELL_X27_Y74_N0
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( (\REG_B|q\(24) & \REG_A|q\(0)) ) + ( (\REG_A|q\(1) & \REG_B|q\(23)) ) + ( !VCC ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~2\ = CARRY(( (\REG_B|q\(24) & \REG_A|q\(0)) ) + ( (\REG_A|q\(1) & \REG_B|q\(23)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(1),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(0),
	dataf => \REG_B|ALT_INV_q\(23),
	cin => GND,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~2\);

-- Location: LABCELL_X31_Y74_N12
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ = SUM(( (\REG_A|q\(5) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(4)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~158\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~162\ = CARRY(( (\REG_A|q\(5) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(4)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~158\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_A|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(5),
	datad => \REG_B|ALT_INV_q\(19),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~158\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~162\);

-- Location: LABCELL_X30_Y75_N39
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~15\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ $ (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\)) 
-- ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~15\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~19\ = SHARE((!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ & (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\)) # 
-- (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ & ((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\) # (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\,
	datac => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~161_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~15\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~19\);

-- Location: MLABCELL_X28_Y77_N18
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(6)) ) + ( (\REG_A|q\(7) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(6)) ) + ( (\REG_A|q\(7) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_A|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(7),
	dataf => \REG_B|ALT_INV_q\(17),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~26\);

-- Location: LABCELL_X27_Y76_N24
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( (\REG_A|q\(8) & \REG_B|q\(16)) ) + ( (\REG_A|q\(9) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( (\REG_A|q\(8) & \REG_B|q\(16)) ) + ( (\REG_A|q\(9) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(9),
	dataf => \REG_B|ALT_INV_q\(15),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~34\);

-- Location: LABCELL_X29_Y77_N30
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~565\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~565_sumout\ = SUM(( (\REG_A|q\(11) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(10)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~562\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~566\ = CARRY(( (\REG_A|q\(11) & \REG_B|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(10)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~562\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_A|ALT_INV_q\(10),
	datac => \REG_A|ALT_INV_q\(11),
	datad => \REG_B|ALT_INV_q\(13),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~562\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~565_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~566\);

-- Location: MLABCELL_X28_Y75_N57
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~437\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~437_sumout\ = SUM(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~565_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~435\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~434\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~438\ = CARRY(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~565_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~435\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~434\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~439\ = SHARE((!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ & (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~565_sumout\)) 
-- # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~565_sumout\) # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\,
	datac => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~565_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~434\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~435\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~437_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~438\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~439\);

-- Location: LABCELL_X29_Y75_N45
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~437_sumout\) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~243\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~242\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~246\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~437_sumout\) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~243\ 
-- ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~242\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~247\ = SHARE((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~437_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~437_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~242\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~243\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~246\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~247\);

-- Location: IOIBUF_X89_Y21_N21
\Ain[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(24),
	o => \Ain[24]~input_o\);

-- Location: LABCELL_X36_Y75_N57
\REG_A|q[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_A|q[24]~feeder_combout\ = ( \Ain[24]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Ain[24]~input_o\,
	combout => \REG_A|q[24]~feeder_combout\);

-- Location: FF_X36_Y75_N59
\REG_A|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_A|q[24]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(24));

-- Location: MLABCELL_X34_Y74_N57
\AND_1|AND25|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND25|Z~combout\ = ( \REG_A|q\(24) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(0),
	dataf => \REG_A|ALT_INV_q\(24),
	combout => \AND_1|AND25|Z~combout\);

-- Location: LABCELL_X35_Y78_N36
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( (\REG_B|q\(11) & \REG_A|q\(13)) ) + ( (\REG_B|q\(12) & \REG_A|q\(12)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( (\REG_B|q\(11) & \REG_A|q\(13)) ) + ( (\REG_B|q\(12) & \REG_A|q\(12)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_A|ALT_INV_q\(12),
	datad => \REG_A|ALT_INV_q\(13),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~50\);

-- Location: LABCELL_X33_Y76_N42
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( (\REG_B|q\(9) & \REG_A|q\(15)) ) + ( (\REG_B|q\(10) & \REG_A|q\(14)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( (\REG_B|q\(9) & \REG_A|q\(15)) ) + ( (\REG_B|q\(10) & \REG_A|q\(14)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(9),
	datac => \REG_B|ALT_INV_q\(10),
	datad => \REG_A|ALT_INV_q\(15),
	dataf => \REG_A|ALT_INV_q\(14),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~58\);

-- Location: LABCELL_X33_Y78_N48
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(16)) ) + ( (\REG_B|q\(7) & \REG_A|q\(17)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~206\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~210\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(16)) ) + ( (\REG_B|q\(7) & \REG_A|q\(17)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~206\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \REG_A|ALT_INV_q\(17),
	datad => \REG_A|ALT_INV_q\(16),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~206\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~210\);

-- Location: MLABCELL_X34_Y78_N15
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~79\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\)) 
-- ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~79\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~83\ = SHARE((!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ & (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\)) # 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\) # (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\,
	datac => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~79\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~83\);

-- Location: LABCELL_X37_Y75_N54
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( (\REG_B|q\(6) & \REG_A|q\(18)) ) + ( (\REG_B|q\(5) & \REG_A|q\(19)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( (\REG_B|q\(6) & \REG_A|q\(18)) ) + ( (\REG_B|q\(5) & \REG_A|q\(19)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datad => \REG_A|ALT_INV_q\(18),
	dataf => \REG_A|ALT_INV_q\(19),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~74\);

-- Location: LABCELL_X36_Y73_N0
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( (\REG_B|q\(3) & \REG_A|q\(21)) ) + ( (\REG_B|q\(4) & \REG_A|q\(20)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( (\REG_B|q\(3) & \REG_A|q\(21)) ) + ( (\REG_B|q\(4) & \REG_A|q\(20)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(20),
	datad => \REG_A|ALT_INV_q\(21),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~82\);

-- Location: LABCELL_X36_Y75_N6
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\ = SUM(( (\REG_B|q\(2) & \REG_A|q\(22)) ) + ( (\REG_B|q\(1) & \REG_A|q\(23)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~230\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~234\ = CARRY(( (\REG_B|q\(2) & \REG_A|q\(22)) ) + ( (\REG_B|q\(1) & \REG_A|q\(23)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~230\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(22),
	dataf => \REG_A|ALT_INV_q\(23),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~230\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~234\);

-- Location: LABCELL_X35_Y74_N3
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~127\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~130\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\)) 
-- ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~127\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~131\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\) # (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\,
	datac => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~127\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~130\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~131\);

-- Location: MLABCELL_X34_Y74_N9
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( !\AND_1|AND25|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~91\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( !\AND_1|AND25|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~91\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~95\ = SHARE((!\AND_1|AND25|Z~combout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\)) # (\AND_1|AND25|Z~combout\ & 
-- ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \AND_1|AND25|ALT_INV_Z~combout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~91\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~95\);

-- Location: LABCELL_X33_Y74_N33
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~46\);

-- Location: FF_X33_Y74_N35
\REG_Z|q[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(24));

-- Location: LABCELL_X35_Y78_N39
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( (\REG_B|q\(12) & \REG_A|q\(13)) ) + ( (\REG_B|q\(11) & \REG_A|q\(14)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( (\REG_B|q\(12) & \REG_A|q\(13)) ) + ( (\REG_B|q\(11) & \REG_A|q\(14)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datad => \REG_A|ALT_INV_q\(13),
	dataf => \REG_A|ALT_INV_q\(14),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~54\);

-- Location: LABCELL_X33_Y78_N51
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ = SUM(( (\REG_B|q\(7) & \REG_A|q\(18)) ) + ( (\REG_B|q\(8) & \REG_A|q\(17)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~210\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~214\ = CARRY(( (\REG_B|q\(7) & \REG_A|q\(18)) ) + ( (\REG_B|q\(8) & \REG_A|q\(17)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~210\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \REG_A|ALT_INV_q\(18),
	dataf => \REG_A|ALT_INV_q\(17),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~210\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~214\);

-- Location: LABCELL_X33_Y76_N45
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( (\REG_B|q\(9) & \REG_A|q\(16)) ) + ( (\REG_B|q\(10) & \REG_A|q\(15)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( (\REG_B|q\(9) & \REG_A|q\(16)) ) + ( (\REG_B|q\(10) & \REG_A|q\(15)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \REG_A|ALT_INV_q\(15),
	datad => \REG_A|ALT_INV_q\(16),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~62\);

-- Location: MLABCELL_X34_Y78_N18
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ $ 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~83\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ $ (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\)) 
-- ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~83\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~87\ = SHARE((!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ & \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\)) # 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ & ((\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\,
	datad => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~83\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~87\);

-- Location: IOIBUF_X52_Y0_N18
\Ain[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(25),
	o => \Ain[25]~input_o\);

-- Location: FF_X36_Y75_N53
\REG_A|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[25]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(25));

-- Location: MLABCELL_X34_Y74_N39
\AND_1|AND26|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND26|Z~combout\ = ( \REG_A|q\(25) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(0),
	dataf => \REG_A|ALT_INV_q\(25),
	combout => \AND_1|AND26|Z~combout\);

-- Location: LABCELL_X37_Y75_N57
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( (\REG_B|q\(5) & \REG_A|q\(20)) ) + ( (\REG_B|q\(6) & \REG_A|q\(19)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( (\REG_B|q\(5) & \REG_A|q\(20)) ) + ( (\REG_B|q\(6) & \REG_A|q\(19)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(5),
	datac => \REG_A|ALT_INV_q\(19),
	datad => \REG_A|ALT_INV_q\(20),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~78\);

-- Location: LABCELL_X36_Y75_N9
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ = SUM(( (\REG_B|q\(1) & \REG_A|q\(24)) ) + ( (\REG_B|q\(2) & \REG_A|q\(23)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~234\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~238\ = CARRY(( (\REG_B|q\(1) & \REG_A|q\(24)) ) + ( (\REG_B|q\(2) & \REG_A|q\(23)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~234\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(24),
	dataf => \REG_A|ALT_INV_q\(23),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~234\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~238\);

-- Location: LABCELL_X36_Y73_N3
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( (\REG_B|q\(3) & \REG_A|q\(22)) ) + ( (\REG_B|q\(4) & \REG_A|q\(21)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( (\REG_B|q\(3) & \REG_A|q\(22)) ) + ( (\REG_B|q\(4) & \REG_A|q\(21)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(21),
	datad => \REG_A|ALT_INV_q\(22),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~86\);

-- Location: LABCELL_X35_Y74_N6
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~131\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~130\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~134\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ $ (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) 
-- ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~131\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~130\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~135\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ & \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ & ((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\,
	datad => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~130\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~131\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~134\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~135\);

-- Location: MLABCELL_X34_Y74_N12
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ $ (!\AND_1|AND26|Z~combout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~95\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ $ (!\AND_1|AND26|Z~combout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~95\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~99\ = SHARE((!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ & (\AND_1|AND26|Z~combout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\)) # 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ & ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\) # (\AND_1|AND26|Z~combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\,
	datac => \AND_1|AND26|ALT_INV_Z~combout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~133_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~95\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~99\);

-- Location: IOIBUF_X34_Y0_N92
\Bin[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(25),
	o => \Bin[25]~input_o\);

-- Location: LABCELL_X36_Y71_N57
\REG_B|q[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_B|q[25]~feeder_combout\ = ( \Bin[25]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Bin[25]~input_o\,
	combout => \REG_B|q[25]~feeder_combout\);

-- Location: FF_X36_Y71_N59
\REG_B|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_B|q[25]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(25));

-- Location: LABCELL_X29_Y75_N27
\AND_26|AND1|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_26|AND1|Z~combout\ = ( \REG_B|q\(25) & ( \REG_A|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_A|ALT_INV_q\(0),
	dataf => \REG_B|ALT_INV_q\(25),
	combout => \AND_26|AND1|Z~combout\);

-- Location: LABCELL_X31_Y76_N9
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( (\REG_A|q\(4) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(3)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( (\REG_A|q\(4) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(3)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \REG_A|ALT_INV_q\(4),
	datad => \REG_B|ALT_INV_q\(21),
	dataf => \REG_A|ALT_INV_q\(3),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~14\);

-- Location: LABCELL_X31_Y74_N15
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\ = SUM(( (\REG_A|q\(6) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(5)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~162\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~166\ = CARRY(( (\REG_A|q\(6) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(5)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~162\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(6),
	datad => \REG_B|ALT_INV_q\(19),
	dataf => \REG_A|ALT_INV_q\(5),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~162\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~166\);

-- Location: LABCELL_X27_Y74_N3
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( (\REG_B|q\(24) & \REG_A|q\(1)) ) + ( (\REG_A|q\(2) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( (\REG_B|q\(24) & \REG_A|q\(1)) ) + ( (\REG_A|q\(2) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(2),
	datad => \REG_A|ALT_INV_q\(1),
	dataf => \REG_B|ALT_INV_q\(23),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~2\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~6\);

-- Location: LABCELL_X30_Y75_N42
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~19\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~19\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~23\ = SHARE((!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\ & \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\)) # 
-- (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ & ((\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\,
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~165_sumout\,
	datad => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~19\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~23\);

-- Location: LABCELL_X27_Y76_N27
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( (\REG_B|q\(16) & \REG_A|q\(9)) ) + ( (\REG_A|q\(10) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( (\REG_B|q\(16) & \REG_A|q\(9)) ) + ( (\REG_A|q\(10) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(10),
	datad => \REG_A|ALT_INV_q\(9),
	dataf => \REG_B|ALT_INV_q\(15),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~38\);

-- Location: MLABCELL_X28_Y77_N21
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \REG_A|ALT_INV_q\(8),
	datad => \REG_A|ALT_INV_q\(7),
	dataf => \REG_B|ALT_INV_q\(17),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~30\);

-- Location: LABCELL_X29_Y77_N33
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~569\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~569_sumout\ = SUM(( (\REG_B|q\(14) & \REG_A|q\(11)) ) + ( (\REG_B|q\(13) & \REG_A|q\(12)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~566\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~570\ = CARRY(( (\REG_B|q\(14) & \REG_A|q\(11)) ) + ( (\REG_B|q\(13) & \REG_A|q\(12)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~566\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datac => \REG_B|ALT_INV_q\(13),
	datad => \REG_A|ALT_INV_q\(11),
	dataf => \REG_A|ALT_INV_q\(12),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~566\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~569_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~570\);

-- Location: MLABCELL_X28_Y74_N0
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~441\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~441_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~569_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~439\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~438\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~442\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~569_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~439\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~438\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~443\ = SHARE((!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~569_sumout\)) 
-- # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~569_sumout\) # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\,
	datac => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~569_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~438\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~439\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~441_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~442\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~443\);

-- Location: LABCELL_X29_Y75_N48
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ = SUM(( !\AND_26|AND1|Z~combout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~441_sumout\)) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~247\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~246\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~250\ = CARRY(( !\AND_26|AND1|Z~combout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~441_sumout\)) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~247\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~246\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~251\ = SHARE((!\AND_26|AND1|Z~combout\ & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~441_sumout\)) # (\AND_26|AND1|Z~combout\ & 
-- ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~441_sumout\) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \AND_26|AND1|ALT_INV_Z~combout\,
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~441_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~246\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~247\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~250\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~251\);

-- Location: LABCELL_X33_Y74_N36
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~50\);

-- Location: FF_X33_Y74_N37
\REG_Z|q[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(25));

-- Location: LABCELL_X31_Y74_N18
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ = SUM(( (\REG_A|q\(7) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(6)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~166\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~170\ = CARRY(( (\REG_A|q\(7) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(6)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~166\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_A|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(7),
	datad => \REG_B|ALT_INV_q\(19),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~166\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~170\);

-- Location: LABCELL_X27_Y74_N6
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( (\REG_B|q\(24) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( (\REG_B|q\(24) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(2),
	dataf => \REG_B|ALT_INV_q\(23),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~10\);

-- Location: LABCELL_X31_Y76_N12
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( (\REG_A|q\(5) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(4)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( (\REG_A|q\(5) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(4)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_A|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(5),
	datad => \REG_B|ALT_INV_q\(21),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~18\);

-- Location: LABCELL_X30_Y75_N45
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ 
-- (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~23\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ 
-- (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~23\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~27\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ & (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ & \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) # 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ & ((\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\) # (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~169_sumout\,
	datac => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\,
	datad => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~23\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~27\);

-- Location: IOIBUF_X34_Y0_N41
\Bin[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(26),
	o => \Bin[26]~input_o\);

-- Location: LABCELL_X36_Y71_N48
\REG_B|q[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \REG_B|q[26]~feeder_combout\ = ( \Bin[26]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Bin[26]~input_o\,
	combout => \REG_B|q[26]~feeder_combout\);

-- Location: FF_X36_Y71_N50
\REG_B|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \REG_B|q[26]~feeder_combout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(26));

-- Location: LABCELL_X36_Y72_N0
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( (\REG_A|q\(0) & \REG_B|q\(26)) ) + ( (\REG_A|q\(1) & \REG_B|q\(25)) ) + ( !VCC ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~2\ = CARRY(( (\REG_A|q\(0) & \REG_B|q\(26)) ) + ( (\REG_A|q\(1) & \REG_B|q\(25)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_A|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(1),
	datad => \REG_B|ALT_INV_q\(26),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => GND,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~2\);

-- Location: LABCELL_X27_Y76_N30
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( (\REG_B|q\(16) & \REG_A|q\(10)) ) + ( (\REG_A|q\(11) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( (\REG_B|q\(16) & \REG_A|q\(10)) ) + ( (\REG_A|q\(11) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(10),
	dataf => \REG_B|ALT_INV_q\(15),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~42\);

-- Location: MLABCELL_X28_Y77_N24
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(8)) ) + ( (\REG_A|q\(9) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(8)) ) + ( (\REG_A|q\(9) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_A|ALT_INV_q\(8),
	datac => \REG_A|ALT_INV_q\(9),
	dataf => \REG_B|ALT_INV_q\(17),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~34\);

-- Location: LABCELL_X29_Y77_N36
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~573\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~573_sumout\ = SUM(( (\REG_B|q\(13) & \REG_A|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(12)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~570\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~574\ = CARRY(( (\REG_B|q\(13) & \REG_A|q\(13)) ) + ( (\REG_B|q\(14) & \REG_A|q\(12)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~570\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_A|ALT_INV_q\(13),
	dataf => \REG_A|ALT_INV_q\(12),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~570\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~573_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~574\);

-- Location: MLABCELL_X28_Y74_N3
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~445\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~445_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~573_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~443\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~442\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~446\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~573_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~443\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~442\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~447\ = SHARE((!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ & (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~573_sumout\)) 
-- # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~573_sumout\) # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\,
	datac => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~573_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~442\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~443\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~445_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~446\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~447\);

-- Location: LABCELL_X29_Y75_N51
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~445_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~251\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~250\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~254\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~445_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~251\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~250\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~255\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~445_sumout\)) 
-- # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~445_sumout\) # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~445_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~250\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~251\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~254\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~255\);

-- Location: IOIBUF_X38_Y0_N35
\Ain[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(26),
	o => \Ain[26]~input_o\);

-- Location: FF_X36_Y75_N11
\REG_A|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[26]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(26));

-- Location: MLABCELL_X34_Y74_N36
\AND_1|AND27|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND27|Z~combout\ = ( \REG_A|q\(26) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(0),
	dataf => \REG_A|ALT_INV_q\(26),
	combout => \AND_1|AND27|Z~combout\);

-- Location: LABCELL_X35_Y78_N42
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( (\REG_B|q\(11) & \REG_A|q\(15)) ) + ( (\REG_B|q\(12) & \REG_A|q\(14)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( (\REG_B|q\(11) & \REG_A|q\(15)) ) + ( (\REG_B|q\(12) & \REG_A|q\(14)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_A|ALT_INV_q\(14),
	datad => \REG_A|ALT_INV_q\(15),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~58\);

-- Location: LABCELL_X33_Y78_N54
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ = SUM(( (\REG_B|q\(7) & \REG_A|q\(19)) ) + ( (\REG_B|q\(8) & \REG_A|q\(18)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~214\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~218\ = CARRY(( (\REG_B|q\(7) & \REG_A|q\(19)) ) + ( (\REG_B|q\(8) & \REG_A|q\(18)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~214\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_A|ALT_INV_q\(18),
	datac => \REG_B|ALT_INV_q\(7),
	datad => \REG_A|ALT_INV_q\(19),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~214\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~218\);

-- Location: LABCELL_X33_Y76_N48
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(16)) ) + ( (\REG_B|q\(9) & \REG_A|q\(17)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(16)) ) + ( (\REG_B|q\(9) & \REG_A|q\(17)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \REG_A|ALT_INV_q\(16),
	dataf => \REG_A|ALT_INV_q\(17),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~66\);

-- Location: MLABCELL_X34_Y78_N21
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ $ 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~87\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ $ (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\)) 
-- ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~87\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~91\ = SHARE((!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ & \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\)) # 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ & ((\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\,
	datad => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~87\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~91\);

-- Location: LABCELL_X37_Y74_N0
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( (\REG_B|q\(5) & \REG_A|q\(21)) ) + ( (\REG_B|q\(6) & \REG_A|q\(20)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( (\REG_B|q\(5) & \REG_A|q\(21)) ) + ( (\REG_B|q\(6) & \REG_A|q\(20)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(20),
	datad => \REG_A|ALT_INV_q\(21),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~82\);

-- Location: LABCELL_X36_Y73_N6
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( (\REG_B|q\(4) & \REG_A|q\(22)) ) + ( (\REG_B|q\(3) & \REG_A|q\(23)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( (\REG_B|q\(4) & \REG_A|q\(22)) ) + ( (\REG_B|q\(3) & \REG_A|q\(23)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(23),
	datad => \REG_A|ALT_INV_q\(22),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~90\);

-- Location: LABCELL_X36_Y75_N12
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ = SUM(( (\REG_B|q\(2) & \REG_A|q\(24)) ) + ( (\REG_B|q\(1) & \REG_A|q\(25)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~238\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~242\ = CARRY(( (\REG_B|q\(2) & \REG_A|q\(24)) ) + ( (\REG_B|q\(1) & \REG_A|q\(25)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~238\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(24),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~238\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~242\);

-- Location: LABCELL_X35_Y74_N9
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~135\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~134\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~138\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\)) 
-- ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~135\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~134\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~139\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\) # (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\,
	datac => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~134\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~135\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~138\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~139\);

-- Location: MLABCELL_X34_Y74_N15
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( !\AND_1|AND27|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~99\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( !\AND_1|AND27|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~99\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~103\ = SHARE((!\AND_1|AND27|Z~combout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\)) # (\AND_1|AND27|Z~combout\ & 
-- ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \AND_1|AND27|ALT_INV_Z~combout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~137_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~99\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~103\);

-- Location: LABCELL_X33_Y74_N39
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~54\);

-- Location: FF_X33_Y74_N40
\REG_Z|q[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(26));

-- Location: IOIBUF_X52_Y0_N35
\Ain[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(27),
	o => \Ain[27]~input_o\);

-- Location: FF_X36_Y75_N5
\REG_A|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[27]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(27));

-- Location: LABCELL_X31_Y75_N48
\AND_1|AND28|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND28|Z~combout\ = ( \REG_A|q\(27) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \REG_A|ALT_INV_q\(27),
	dataf => \REG_B|ALT_INV_q\(0),
	combout => \AND_1|AND28|Z~combout\);

-- Location: LABCELL_X35_Y78_N45
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( (\REG_B|q\(12) & \REG_A|q\(15)) ) + ( (\REG_B|q\(11) & \REG_A|q\(16)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( (\REG_B|q\(12) & \REG_A|q\(15)) ) + ( (\REG_B|q\(11) & \REG_A|q\(16)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_A|ALT_INV_q\(16),
	datad => \REG_A|ALT_INV_q\(15),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~62\);

-- Location: LABCELL_X33_Y76_N51
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( (\REG_B|q\(9) & \REG_A|q\(18)) ) + ( (\REG_B|q\(10) & \REG_A|q\(17)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( (\REG_B|q\(9) & \REG_A|q\(18)) ) + ( (\REG_B|q\(10) & \REG_A|q\(17)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \REG_A|ALT_INV_q\(18),
	dataf => \REG_A|ALT_INV_q\(17),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~70\);

-- Location: LABCELL_X33_Y78_N57
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(19)) ) + ( (\REG_B|q\(7) & \REG_A|q\(20)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~218\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~222\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(19)) ) + ( (\REG_B|q\(7) & \REG_A|q\(20)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~218\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \REG_B|ALT_INV_q\(7),
	datad => \REG_A|ALT_INV_q\(19),
	dataf => \REG_A|ALT_INV_q\(20),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~218\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~222\);

-- Location: MLABCELL_X34_Y78_N24
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~91\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\)) 
-- ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~91\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~95\ = SHARE((!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\)) # 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\) # (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\,
	datac => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~91\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~95\);

-- Location: LABCELL_X37_Y74_N3
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( (\REG_B|q\(5) & \REG_A|q\(22)) ) + ( (\REG_B|q\(6) & \REG_A|q\(21)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( (\REG_B|q\(5) & \REG_A|q\(22)) ) + ( (\REG_B|q\(6) & \REG_A|q\(21)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(21),
	datad => \REG_A|ALT_INV_q\(22),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~86\);

-- Location: LABCELL_X36_Y75_N15
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ = SUM(( (\REG_B|q\(1) & \REG_A|q\(26)) ) + ( (\REG_B|q\(2) & \REG_A|q\(25)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~242\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~246\ = CARRY(( (\REG_B|q\(1) & \REG_A|q\(26)) ) + ( (\REG_B|q\(2) & \REG_A|q\(25)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~242\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(26),
	dataf => \REG_A|ALT_INV_q\(25),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~242\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~246\);

-- Location: LABCELL_X36_Y73_N9
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( (\REG_B|q\(3) & \REG_A|q\(24)) ) + ( (\REG_B|q\(4) & \REG_A|q\(23)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( (\REG_B|q\(3) & \REG_A|q\(24)) ) + ( (\REG_B|q\(4) & \REG_A|q\(23)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \REG_B|ALT_INV_q\(4),
	datad => \REG_A|ALT_INV_q\(24),
	dataf => \REG_A|ALT_INV_q\(23),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~94\);

-- Location: LABCELL_X35_Y74_N12
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~139\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~138\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~142\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ $ (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\)) 
-- ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~139\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~138\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~143\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ & \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ & ((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\,
	datad => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~138\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~139\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~142\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~143\);

-- Location: MLABCELL_X34_Y74_N18
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( !\AND_1|AND28|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~103\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( !\AND_1|AND28|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~103\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~107\ = SHARE((!\AND_1|AND28|Z~combout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\)) # (\AND_1|AND28|Z~combout\ & 
-- ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \AND_1|AND28|ALT_INV_Z~combout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~141_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~103\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~107\);

-- Location: IOIBUF_X30_Y0_N18
\Bin[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(27),
	o => \Bin[27]~input_o\);

-- Location: FF_X29_Y71_N14
\REG_B|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[27]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(27));

-- Location: LABCELL_X36_Y72_N3
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ = SUM(( (\REG_B|q\(26) & \REG_A|q\(1)) ) + ( (\REG_A|q\(2) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~150\ = CARRY(( (\REG_B|q\(26) & \REG_A|q\(1)) ) + ( (\REG_A|q\(2) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(2),
	datac => \REG_B|ALT_INV_q\(26),
	datad => \REG_A|ALT_INV_q\(1),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~2\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~150\);

-- Location: LABCELL_X30_Y72_N30
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ $ (((!\REG_B|q\(27)) # (!\REG_A|q\(0)))) ) + ( !VCC ) + ( !VCC ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ $ (((!\REG_B|q\(27)) # (!\REG_A|q\(0)))) ) + ( !VCC ) + ( !VCC ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~7\ = SHARE((\REG_B|q\(27) & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ & \REG_A|q\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001100000000000000000000111100111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(27),
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~149_sumout\,
	datad => \REG_A|ALT_INV_q\(0),
	cin => GND,
	sharein => GND,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~7\);

-- Location: LABCELL_X31_Y76_N15
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( (\REG_B|q\(22) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(21)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( (\REG_B|q\(22) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(21)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \REG_A|ALT_INV_q\(6),
	datad => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(21),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~22\);

-- Location: LABCELL_X31_Y74_N21
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ = SUM(( (\REG_B|q\(20) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(19)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~170\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~174\ = CARRY(( (\REG_B|q\(20) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(19)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~170\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(8),
	datad => \REG_A|ALT_INV_q\(7),
	dataf => \REG_B|ALT_INV_q\(19),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~170\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~174\);

-- Location: LABCELL_X27_Y74_N9
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( (\REG_A|q\(3) & \REG_B|q\(24)) ) + ( (\REG_A|q\(4) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( (\REG_A|q\(3) & \REG_B|q\(24)) ) + ( (\REG_A|q\(4) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(4),
	dataf => \REG_B|ALT_INV_q\(23),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~14\);

-- Location: LABCELL_X30_Y75_N48
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~27\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~27\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~31\ = SHARE((!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ & \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\)) 
-- # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ & ((\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\,
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~173_sumout\,
	datad => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~27\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~31\);

-- Location: MLABCELL_X28_Y77_N27
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(9)) ) + ( (\REG_A|q\(10) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(9)) ) + ( (\REG_A|q\(10) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \REG_A|ALT_INV_q\(10),
	datad => \REG_A|ALT_INV_q\(9),
	dataf => \REG_B|ALT_INV_q\(17),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~38\);

-- Location: LABCELL_X29_Y77_N39
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~577\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~577_sumout\ = SUM(( (\REG_B|q\(13) & \REG_A|q\(14)) ) + ( (\REG_B|q\(14) & \REG_A|q\(13)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~574\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~578\ = CARRY(( (\REG_B|q\(13) & \REG_A|q\(14)) ) + ( (\REG_B|q\(14) & \REG_A|q\(13)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~574\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_A|ALT_INV_q\(14),
	dataf => \REG_A|ALT_INV_q\(13),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~574\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~577_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~578\);

-- Location: LABCELL_X27_Y76_N33
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( (\REG_A|q\(11) & \REG_B|q\(16)) ) + ( (\REG_A|q\(12) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( (\REG_A|q\(11) & \REG_B|q\(16)) ) + ( (\REG_A|q\(12) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(12),
	dataf => \REG_B|ALT_INV_q\(15),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~46\);

-- Location: MLABCELL_X28_Y74_N6
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~449\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~449_sumout\ = SUM(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~577_sumout\ $ 
-- (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~447\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~446\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~450\ = CARRY(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~577_sumout\ $ 
-- (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~447\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~446\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~451\ = SHARE((!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~577_sumout\ & \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) 
-- # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & ((\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~577_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~577_sumout\,
	datad => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~446\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~447\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~449_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~450\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~451\);

-- Location: LABCELL_X29_Y75_N54
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ = SUM(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~449_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~255\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~254\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~258\ = CARRY(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~449_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~255\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~254\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~259\ = SHARE((!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~449_sumout\)) 
-- # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~449_sumout\) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\,
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~449_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~254\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~255\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~258\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~259\);

-- Location: LABCELL_X33_Y74_N42
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~58\);

-- Location: FF_X33_Y74_N43
\REG_Z|q[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(27));

-- Location: LABCELL_X31_Y74_N24
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ = SUM(( (\REG_A|q\(9) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(8)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~174\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~178\ = CARRY(( (\REG_A|q\(9) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(8)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~174\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_A|ALT_INV_q\(8),
	datac => \REG_A|ALT_INV_q\(9),
	datad => \REG_B|ALT_INV_q\(19),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~174\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~178\);

-- Location: LABCELL_X31_Y76_N18
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( (\REG_A|q\(7) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(6)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( (\REG_A|q\(7) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(6)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_A|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(7),
	datad => \REG_B|ALT_INV_q\(21),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~26\);

-- Location: LABCELL_X27_Y74_N12
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( (\REG_B|q\(24) & \REG_A|q\(4)) ) + ( (\REG_A|q\(5) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( (\REG_B|q\(24) & \REG_A|q\(4)) ) + ( (\REG_A|q\(5) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(4),
	dataf => \REG_B|ALT_INV_q\(23),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~18\);

-- Location: LABCELL_X30_Y75_N51
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ $ (!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~31\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ $ (!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~31\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~35\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ & (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ & \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) 
-- # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ & ((\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\) # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~177_sumout\,
	datac => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\,
	datad => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~31\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~35\);

-- Location: LABCELL_X27_Y76_N36
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( (\REG_A|q\(12) & \REG_B|q\(16)) ) + ( (\REG_A|q\(13) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( (\REG_A|q\(12) & \REG_B|q\(16)) ) + ( (\REG_A|q\(13) & \REG_B|q\(15)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(13),
	dataf => \REG_B|ALT_INV_q\(15),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~50\);

-- Location: LABCELL_X29_Y77_N42
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~581\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~581_sumout\ = SUM(( (\REG_B|q\(13) & \REG_A|q\(15)) ) + ( (\REG_B|q\(14) & \REG_A|q\(14)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~578\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~582\ = CARRY(( (\REG_B|q\(13) & \REG_A|q\(15)) ) + ( (\REG_B|q\(14) & \REG_A|q\(14)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~578\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datac => \REG_B|ALT_INV_q\(14),
	datad => \REG_A|ALT_INV_q\(15),
	dataf => \REG_A|ALT_INV_q\(14),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~578\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~581_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~582\);

-- Location: MLABCELL_X28_Y77_N30
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(10)) ) + ( (\REG_A|q\(11) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(10)) ) + ( (\REG_A|q\(11) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_A|ALT_INV_q\(10),
	datac => \REG_A|ALT_INV_q\(11),
	dataf => \REG_B|ALT_INV_q\(17),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~42\);

-- Location: MLABCELL_X28_Y74_N9
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~453\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~453_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~581_sumout\ $ 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~451\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~450\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~454\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~581_sumout\ $ 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~451\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~450\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~455\ = SHARE((!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~581_sumout\ & \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\)) 
-- # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ & ((\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~581_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~581_sumout\,
	datad => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~450\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~451\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~453_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~454\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~455\);

-- Location: LABCELL_X36_Y72_N6
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ = SUM(( (\REG_B|q\(26) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~150\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~154\ = CARRY(( (\REG_B|q\(26) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~150\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(2),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~150\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~154\);

-- Location: IOIBUF_X20_Y81_N52
\Bin[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(28),
	o => \Bin[28]~input_o\);

-- Location: FF_X29_Y71_N41
\REG_B|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[28]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(28));

-- Location: LABCELL_X29_Y71_N0
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( (\REG_A|q\(1) & \REG_B|q\(27)) ) + ( (\REG_A|q\(0) & \REG_B|q\(28)) ) + ( !VCC ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~2\ = CARRY(( (\REG_A|q\(1) & \REG_B|q\(27)) ) + ( (\REG_A|q\(0) & \REG_B|q\(28)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_A|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(1),
	datad => \REG_B|ALT_INV_q\(27),
	dataf => \REG_B|ALT_INV_q\(28),
	cin => GND,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~2\);

-- Location: LABCELL_X30_Y72_N33
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~7\ 
-- ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~7\ ) + 
-- ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~11\ = SHARE((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ & \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~153_sumout\,
	datad => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~7\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~11\);

-- Location: LABCELL_X29_Y75_N57
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~453_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~259\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~258\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~262\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~453_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~259\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~258\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~263\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~453_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\)) 
-- # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~453_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~453_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~258\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~259\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~262\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~263\);

-- Location: LABCELL_X35_Y78_N48
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( (\REG_B|q\(11) & \REG_A|q\(17)) ) + ( (\REG_B|q\(12) & \REG_A|q\(16)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( (\REG_B|q\(11) & \REG_A|q\(17)) ) + ( (\REG_B|q\(12) & \REG_A|q\(16)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_A|ALT_INV_q\(17),
	dataf => \REG_A|ALT_INV_q\(16),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~66\);

-- Location: LABCELL_X33_Y77_N0
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ = SUM(( (\REG_B|q\(7) & \REG_A|q\(21)) ) + ( (\REG_B|q\(8) & \REG_A|q\(20)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~222\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~226\ = CARRY(( (\REG_B|q\(7) & \REG_A|q\(21)) ) + ( (\REG_B|q\(8) & \REG_A|q\(20)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~222\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \REG_A|ALT_INV_q\(20),
	datad => \REG_A|ALT_INV_q\(21),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~222\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~226\);

-- Location: LABCELL_X33_Y76_N54
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( (\REG_B|q\(9) & \REG_A|q\(19)) ) + ( (\REG_B|q\(10) & \REG_A|q\(18)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( (\REG_B|q\(9) & \REG_A|q\(19)) ) + ( (\REG_B|q\(10) & \REG_A|q\(18)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(9),
	datac => \REG_A|ALT_INV_q\(19),
	dataf => \REG_A|ALT_INV_q\(18),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~74\);

-- Location: MLABCELL_X34_Y78_N27
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ $ 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~95\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ $ (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\)) 
-- ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~95\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~99\ = SHARE((!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ & \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\)) # 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ & ((\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\,
	datad => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~95\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~99\);

-- Location: IOIBUF_X36_Y0_N52
\Ain[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(28),
	o => \Ain[28]~input_o\);

-- Location: FF_X36_Y75_N23
\REG_A|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[28]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(28));

-- Location: MLABCELL_X34_Y74_N54
\AND_1|AND29|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND29|Z~combout\ = ( \REG_A|q\(28) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(0),
	dataf => \REG_A|ALT_INV_q\(28),
	combout => \AND_1|AND29|Z~combout\);

-- Location: LABCELL_X37_Y74_N6
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( (\REG_B|q\(6) & \REG_A|q\(22)) ) + ( (\REG_B|q\(5) & \REG_A|q\(23)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( (\REG_B|q\(6) & \REG_A|q\(22)) ) + ( (\REG_B|q\(5) & \REG_A|q\(23)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(23),
	datad => \REG_A|ALT_INV_q\(22),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~90\);

-- Location: LABCELL_X36_Y73_N12
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( (\REG_B|q\(4) & \REG_A|q\(24)) ) + ( (\REG_B|q\(3) & \REG_A|q\(25)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( (\REG_B|q\(4) & \REG_A|q\(24)) ) + ( (\REG_B|q\(3) & \REG_A|q\(25)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(24),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~98\);

-- Location: LABCELL_X36_Y75_N18
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ = SUM(( (\REG_B|q\(1) & \REG_A|q\(27)) ) + ( (\REG_B|q\(2) & \REG_A|q\(26)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~246\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~250\ = CARRY(( (\REG_B|q\(1) & \REG_A|q\(27)) ) + ( (\REG_B|q\(2) & \REG_A|q\(26)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~246\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(26),
	datad => \REG_A|ALT_INV_q\(27),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~246\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~250\);

-- Location: LABCELL_X35_Y74_N15
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~143\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~142\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~146\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\)) 
-- ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~143\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~142\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~147\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\) # (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\,
	datac => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~142\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~143\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~146\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~147\);

-- Location: MLABCELL_X34_Y74_N21
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ (!\AND_1|AND29|Z~combout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~107\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ (!\AND_1|AND29|Z~combout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~107\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~111\ = SHARE((!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & (\AND_1|AND29|Z~combout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\)) # 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\) # (\AND_1|AND29|Z~combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\,
	datac => \AND_1|AND29|ALT_INV_Z~combout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~145_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~107\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~111\);

-- Location: LABCELL_X33_Y74_N45
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~62\);

-- Location: FF_X33_Y74_N46
\REG_Z|q[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(28));

-- Location: LABCELL_X37_Y74_N9
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( (\REG_B|q\(5) & \REG_A|q\(24)) ) + ( (\REG_B|q\(6) & \REG_A|q\(23)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( (\REG_B|q\(5) & \REG_A|q\(24)) ) + ( (\REG_B|q\(6) & \REG_A|q\(23)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datac => \REG_B|ALT_INV_q\(6),
	datad => \REG_A|ALT_INV_q\(24),
	dataf => \REG_A|ALT_INV_q\(23),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~94\);

-- Location: LABCELL_X36_Y73_N15
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( (\REG_B|q\(4) & \REG_A|q\(25)) ) + ( (\REG_B|q\(3) & \REG_A|q\(26)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( (\REG_B|q\(4) & \REG_A|q\(25)) ) + ( (\REG_B|q\(3) & \REG_A|q\(26)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(26),
	datad => \REG_A|ALT_INV_q\(25),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~102\);

-- Location: LABCELL_X36_Y75_N21
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ = SUM(( (\REG_B|q\(1) & \REG_A|q\(28)) ) + ( (\REG_B|q\(2) & \REG_A|q\(27)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~250\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~254\ = CARRY(( (\REG_B|q\(1) & \REG_A|q\(28)) ) + ( (\REG_B|q\(2) & \REG_A|q\(27)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~250\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(27),
	datad => \REG_A|ALT_INV_q\(28),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~250\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~254\);

-- Location: LABCELL_X35_Y74_N18
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~147\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~146\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~150\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\)) 
-- ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~147\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~146\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~151\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ & (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ & ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\) # (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\,
	datac => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~146\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~147\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~150\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~151\);

-- Location: IOIBUF_X36_Y0_N18
\Ain[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(29),
	o => \Ain[29]~input_o\);

-- Location: FF_X36_Y75_N17
\REG_A|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[29]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(29));

-- Location: MLABCELL_X34_Y74_N51
\AND_1|AND30|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND30|Z~combout\ = ( \REG_A|q\(29) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(0),
	dataf => \REG_A|ALT_INV_q\(29),
	combout => \AND_1|AND30|Z~combout\);

-- Location: LABCELL_X33_Y77_N3
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(21)) ) + ( (\REG_B|q\(7) & \REG_A|q\(22)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~226\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~230\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(21)) ) + ( (\REG_B|q\(7) & \REG_A|q\(22)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~226\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \REG_A|ALT_INV_q\(22),
	datad => \REG_A|ALT_INV_q\(21),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~226\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~230\);

-- Location: LABCELL_X33_Y76_N57
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(19)) ) + ( (\REG_B|q\(9) & \REG_A|q\(20)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(19)) ) + ( (\REG_B|q\(9) & \REG_A|q\(20)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(9),
	datad => \REG_A|ALT_INV_q\(19),
	dataf => \REG_A|ALT_INV_q\(20),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~78\);

-- Location: LABCELL_X35_Y78_N51
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( (\REG_B|q\(11) & \REG_A|q\(18)) ) + ( (\REG_B|q\(12) & \REG_A|q\(17)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( (\REG_B|q\(11) & \REG_A|q\(18)) ) + ( (\REG_B|q\(12) & \REG_A|q\(17)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datad => \REG_A|ALT_INV_q\(18),
	dataf => \REG_A|ALT_INV_q\(17),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~70\);

-- Location: MLABCELL_X34_Y77_N0
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ $ 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~99\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ $ 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~99\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~103\ = SHARE((!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ & (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ & \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\)) # 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ & ((\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\) # (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\,
	datac => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\,
	datad => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~99\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~103\);

-- Location: MLABCELL_X34_Y74_N24
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ $ (!\AND_1|AND30|Z~combout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~111\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( !\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ $ (!\AND_1|AND30|Z~combout\ $ (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~111\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~115\ = SHARE((!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ & (\AND_1|AND30|Z~combout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\)) # 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\) # (\AND_1|AND30|Z~combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~149_sumout\,
	datac => \AND_1|AND30|ALT_INV_Z~combout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~111\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~115\);

-- Location: LABCELL_X31_Y76_N21
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( (\REG_B|q\(22) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(21)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( (\REG_B|q\(22) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(21)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \REG_A|ALT_INV_q\(8),
	datad => \REG_A|ALT_INV_q\(7),
	dataf => \REG_B|ALT_INV_q\(21),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~30\);

-- Location: LABCELL_X31_Y74_N27
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ = SUM(( (\REG_A|q\(10) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(9)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~178\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~182\ = CARRY(( (\REG_A|q\(10) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(9)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~178\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(10),
	datad => \REG_B|ALT_INV_q\(19),
	dataf => \REG_A|ALT_INV_q\(9),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~178\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~182\);

-- Location: LABCELL_X27_Y74_N15
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( (\REG_A|q\(5) & \REG_B|q\(24)) ) + ( (\REG_A|q\(6) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( (\REG_A|q\(5) & \REG_B|q\(24)) ) + ( (\REG_A|q\(6) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(6),
	dataf => \REG_B|ALT_INV_q\(23),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~22\);

-- Location: LABCELL_X30_Y75_N54
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~35\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~35\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~39\ = SHARE((!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ & \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\)) 
-- # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ & ((\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\,
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~181_sumout\,
	datad => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~35\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~39\);

-- Location: LABCELL_X27_Y76_N39
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( (\REG_B|q\(16) & \REG_A|q\(13)) ) + ( (\REG_B|q\(15) & \REG_A|q\(14)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( (\REG_B|q\(16) & \REG_A|q\(13)) ) + ( (\REG_B|q\(15) & \REG_A|q\(14)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_B|ALT_INV_q\(15),
	datad => \REG_A|ALT_INV_q\(13),
	dataf => \REG_A|ALT_INV_q\(14),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~54\);

-- Location: MLABCELL_X28_Y77_N33
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(11)) ) + ( (\REG_A|q\(12) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(11)) ) + ( (\REG_A|q\(12) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \REG_A|ALT_INV_q\(12),
	datad => \REG_A|ALT_INV_q\(11),
	dataf => \REG_B|ALT_INV_q\(17),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~46\);

-- Location: LABCELL_X29_Y77_N45
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~585\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~585_sumout\ = SUM(( (\REG_B|q\(14) & \REG_A|q\(15)) ) + ( (\REG_B|q\(13) & \REG_A|q\(16)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~582\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~586\ = CARRY(( (\REG_B|q\(14) & \REG_A|q\(15)) ) + ( (\REG_B|q\(13) & \REG_A|q\(16)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~582\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_A|ALT_INV_q\(16),
	datad => \REG_A|ALT_INV_q\(15),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~582\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~585_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~586\);

-- Location: MLABCELL_X28_Y74_N12
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~457\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~457_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~585_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~455\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~454\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~458\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~585_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~455\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~454\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~459\ = SHARE((!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ & (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~585_sumout\)) 
-- # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~585_sumout\) # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\,
	datac => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~585_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~454\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~455\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~457_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~458\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~459\);

-- Location: IOIBUF_X12_Y81_N52
\Bin[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(29),
	o => \Bin[29]~input_o\);

-- Location: FF_X31_Y72_N41
\REG_B|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[29]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(29));

-- Location: LABCELL_X30_Y72_N12
\AND_30|AND1|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_30|AND1|Z~combout\ = ( \REG_A|q\(0) & ( \REG_B|q\(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(29),
	datae => \REG_A|ALT_INV_q\(0),
	combout => \AND_30|AND1|Z~combout\);

-- Location: LABCELL_X29_Y71_N3
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( (\REG_A|q\(2) & \REG_B|q\(27)) ) + ( (\REG_B|q\(28) & \REG_A|q\(1)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( (\REG_A|q\(2) & \REG_B|q\(27)) ) + ( (\REG_B|q\(28) & \REG_A|q\(1)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(2),
	datac => \REG_B|ALT_INV_q\(28),
	datad => \REG_B|ALT_INV_q\(27),
	dataf => \REG_A|ALT_INV_q\(1),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~2\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~6\);

-- Location: LABCELL_X36_Y72_N9
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\ = SUM(( (\REG_A|q\(3) & \REG_B|q\(26)) ) + ( (\REG_A|q\(4) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~154\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~158\ = CARRY(( (\REG_A|q\(3) & \REG_B|q\(26)) ) + ( (\REG_A|q\(4) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~154\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(4),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~154\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~158\);

-- Location: LABCELL_X30_Y72_N36
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( !\AND_30|AND1|Z~combout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\)) ) + ( 
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~11\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( !\AND_30|AND1|Z~combout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\)) ) + ( 
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~11\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~15\ = SHARE((!\AND_30|AND1|Z~combout\ & (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\)) # (\AND_30|AND1|Z~combout\ & 
-- ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\) # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \AND_30|AND1|ALT_INV_Z~combout\,
	datac => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~157_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~11\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~15\);

-- Location: LABCELL_X29_Y74_N30
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~457_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~263\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~262\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~266\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~457_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~263\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~262\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~267\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~457_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\)) 
-- # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~457_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~457_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~262\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~263\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~266\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~267\);

-- Location: LABCELL_X33_Y74_N48
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~66\);

-- Location: FF_X33_Y74_N49
\REG_Z|q[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(29));

-- Location: LABCELL_X31_Y76_N24
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( (\REG_A|q\(9) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(8)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( (\REG_A|q\(9) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(8)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_A|ALT_INV_q\(8),
	datac => \REG_A|ALT_INV_q\(9),
	datad => \REG_B|ALT_INV_q\(21),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~34\);

-- Location: LABCELL_X31_Y74_N30
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ = SUM(( (\REG_A|q\(11) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(10)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~182\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~186\ = CARRY(( (\REG_A|q\(11) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(10)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~182\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_A|ALT_INV_q\(10),
	datac => \REG_A|ALT_INV_q\(11),
	datad => \REG_B|ALT_INV_q\(19),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~182\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~186\);

-- Location: LABCELL_X27_Y74_N18
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( (\REG_A|q\(6) & \REG_B|q\(24)) ) + ( (\REG_A|q\(7) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( (\REG_A|q\(6) & \REG_B|q\(24)) ) + ( (\REG_A|q\(7) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(7),
	dataf => \REG_B|ALT_INV_q\(23),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~26\);

-- Location: LABCELL_X30_Y75_N57
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~39\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~39\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~43\ = SHARE((!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ & \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\)) 
-- # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ & ((\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\,
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~185_sumout\,
	datad => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~39\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~43\);

-- Location: LABCELL_X27_Y76_N42
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( (\REG_B|q\(15) & \REG_A|q\(15)) ) + ( (\REG_B|q\(16) & \REG_A|q\(14)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( (\REG_B|q\(15) & \REG_A|q\(15)) ) + ( (\REG_B|q\(16) & \REG_A|q\(14)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(15),
	dataf => \REG_A|ALT_INV_q\(14),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~58\);

-- Location: MLABCELL_X28_Y77_N36
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(12)) ) + ( (\REG_A|q\(13) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(12)) ) + ( (\REG_A|q\(13) & \REG_B|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \REG_A|ALT_INV_q\(12),
	dataf => \REG_B|ALT_INV_q\(17),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~50\);

-- Location: LABCELL_X29_Y77_N48
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~589\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~589_sumout\ = SUM(( (\REG_B|q\(13) & \REG_A|q\(17)) ) + ( (\REG_B|q\(14) & \REG_A|q\(16)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~586\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~590\ = CARRY(( (\REG_B|q\(13) & \REG_A|q\(17)) ) + ( (\REG_B|q\(14) & \REG_A|q\(16)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~586\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datac => \REG_B|ALT_INV_q\(14),
	datad => \REG_A|ALT_INV_q\(17),
	dataf => \REG_A|ALT_INV_q\(16),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~586\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~589_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~590\);

-- Location: MLABCELL_X28_Y74_N15
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~461\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~461_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~589_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~459\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~458\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~462\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~589_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~459\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~458\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~463\ = SHARE((!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ & (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~589_sumout\)) 
-- # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~589_sumout\) # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\,
	datac => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~589_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~458\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~459\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~461_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~462\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~463\);

-- Location: IOIBUF_X24_Y0_N1
\Bin[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(30),
	o => \Bin[30]~input_o\);

-- Location: FF_X31_Y72_N26
\REG_B|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[30]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(30));

-- Location: LABCELL_X31_Y72_N0
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(0)) ) + ( (\REG_A|q\(1) & \REG_B|q\(29)) ) + ( !VCC ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~2\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(0)) ) + ( (\REG_A|q\(1) & \REG_B|q\(29)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_A|ALT_INV_q\(0),
	datac => \REG_A|ALT_INV_q\(1),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => GND,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~2\);

-- Location: LABCELL_X36_Y72_N12
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ = SUM(( (\REG_A|q\(4) & \REG_B|q\(26)) ) + ( (\REG_A|q\(5) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~158\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~162\ = CARRY(( (\REG_A|q\(4) & \REG_B|q\(26)) ) + ( (\REG_A|q\(5) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~158\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~158\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~162\);

-- Location: LABCELL_X29_Y71_N6
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( (\REG_B|q\(28) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( (\REG_B|q\(28) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(2),
	dataf => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~10\);

-- Location: LABCELL_X30_Y72_N39
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ $ 
-- (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~15\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ $ (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\)) 
-- ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~15\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~19\ = SHARE((!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ & \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\)) # 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~1_sumout\ & ((\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\) # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~1_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~161_sumout\,
	datad => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~15\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~19\);

-- Location: LABCELL_X29_Y74_N33
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~461_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~267\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~266\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~270\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~461_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~267\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~266\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~271\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~461_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\)) 
-- # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~461_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~461_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~266\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~267\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~270\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~271\);

-- Location: IOIBUF_X38_Y81_N52
\Ain[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(30),
	o => \Ain[30]~input_o\);

-- Location: FF_X36_Y75_N29
\REG_A|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[30]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(30));

-- Location: MLABCELL_X34_Y74_N30
\AND_1|AND31|Z\ : cyclonev_lcell_comb
-- Equation(s):
-- \AND_1|AND31|Z~combout\ = ( \REG_A|q\(30) & ( \REG_B|q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(0),
	dataf => \REG_A|ALT_INV_q\(30),
	combout => \AND_1|AND31|Z~combout\);

-- Location: LABCELL_X35_Y78_N54
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( (\REG_B|q\(11) & \REG_A|q\(19)) ) + ( (\REG_B|q\(12) & \REG_A|q\(18)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( (\REG_B|q\(11) & \REG_A|q\(19)) ) + ( (\REG_B|q\(12) & \REG_A|q\(18)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_A|ALT_INV_q\(18),
	datad => \REG_A|ALT_INV_q\(19),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~74\);

-- Location: LABCELL_X33_Y75_N0
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( (\REG_B|q\(9) & \REG_A|q\(21)) ) + ( (\REG_B|q\(10) & \REG_A|q\(20)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( (\REG_B|q\(9) & \REG_A|q\(21)) ) + ( (\REG_B|q\(10) & \REG_A|q\(20)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \REG_A|ALT_INV_q\(20),
	datad => \REG_A|ALT_INV_q\(21),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~82\);

-- Location: LABCELL_X33_Y77_N6
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\ = SUM(( (\REG_B|q\(7) & \REG_A|q\(23)) ) + ( (\REG_B|q\(8) & \REG_A|q\(22)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~230\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~234\ = CARRY(( (\REG_B|q\(7) & \REG_A|q\(23)) ) + ( (\REG_B|q\(8) & \REG_A|q\(22)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~230\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \REG_A|ALT_INV_q\(23),
	dataf => \REG_A|ALT_INV_q\(22),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~230\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~234\);

-- Location: MLABCELL_X34_Y77_N3
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~103\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~103\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~107\ = SHARE((!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\)) # 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\) # (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\,
	datac => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~103\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~107\);

-- Location: LABCELL_X37_Y74_N12
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( (\REG_B|q\(6) & \REG_A|q\(24)) ) + ( (\REG_B|q\(5) & \REG_A|q\(25)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( (\REG_B|q\(6) & \REG_A|q\(24)) ) + ( (\REG_B|q\(5) & \REG_A|q\(25)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(24),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~98\);

-- Location: LABCELL_X36_Y75_N24
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ = SUM(( (\REG_B|q\(2) & \REG_A|q\(28)) ) + ( (\REG_B|q\(1) & \REG_A|q\(29)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~254\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~258\ = CARRY(( (\REG_B|q\(2) & \REG_A|q\(28)) ) + ( (\REG_B|q\(1) & \REG_A|q\(29)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~254\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(29),
	datad => \REG_A|ALT_INV_q\(28),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~254\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~258\);

-- Location: LABCELL_X36_Y73_N18
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( (\REG_B|q\(4) & \REG_A|q\(26)) ) + ( (\REG_B|q\(3) & \REG_A|q\(27)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( (\REG_B|q\(4) & \REG_A|q\(26)) ) + ( (\REG_B|q\(3) & \REG_A|q\(27)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_B|ALT_INV_q\(3),
	datad => \REG_A|ALT_INV_q\(26),
	dataf => \REG_A|ALT_INV_q\(27),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~106\);

-- Location: LABCELL_X35_Y74_N21
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~151\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~150\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~154\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ $ (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\)) 
-- ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~151\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~150\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~155\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ & \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & ((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\,
	datad => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~150\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~151\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~154\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~155\);

-- Location: MLABCELL_X34_Y74_N27
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ = SUM(( !\AND_1|AND31|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~115\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~118\ = CARRY(( !\AND_1|AND31|Z~combout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\)) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~115\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~119\ = SHARE((!\AND_1|AND31|Z~combout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\)) # (\AND_1|AND31|Z~combout\ & 
-- ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \AND_1|AND31|ALT_INV_Z~combout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~153_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~115\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~119\);

-- Location: LABCELL_X33_Y74_N51
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~70\);

-- Location: FF_X33_Y74_N52
\REG_Z|q[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(30));

-- Location: LABCELL_X27_Y76_N45
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( (\REG_B|q\(16) & \REG_A|q\(15)) ) + ( (\REG_B|q\(15) & \REG_A|q\(16)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( (\REG_B|q\(16) & \REG_A|q\(15)) ) + ( (\REG_B|q\(15) & \REG_A|q\(16)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(16),
	datad => \REG_A|ALT_INV_q\(15),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~62\);

-- Location: MLABCELL_X28_Y77_N39
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( (\REG_B|q\(17) & \REG_A|q\(14)) ) + ( (\REG_A|q\(13) & \REG_B|q\(18)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( (\REG_B|q\(17) & \REG_A|q\(14)) ) + ( (\REG_A|q\(13) & \REG_B|q\(18)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \REG_B|ALT_INV_q\(17),
	datad => \REG_A|ALT_INV_q\(14),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~54\);

-- Location: LABCELL_X29_Y77_N51
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~593\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~593_sumout\ = SUM(( (\REG_B|q\(14) & \REG_A|q\(17)) ) + ( (\REG_B|q\(13) & \REG_A|q\(18)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~590\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~594\ = CARRY(( (\REG_B|q\(14) & \REG_A|q\(17)) ) + ( (\REG_B|q\(13) & \REG_A|q\(18)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~590\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_A|ALT_INV_q\(18),
	datad => \REG_A|ALT_INV_q\(17),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~590\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~593_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~594\);

-- Location: MLABCELL_X28_Y74_N18
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~465\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~465_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~593_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~463\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~462\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~466\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~593_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~463\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~462\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~467\ = SHARE((!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~593_sumout\)) 
-- # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~593_sumout\) # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\,
	datac => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~593_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~462\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~463\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~465_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~466\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~467\);

-- Location: LABCELL_X31_Y76_N27
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( (\REG_B|q\(22) & \REG_A|q\(9)) ) + ( (\REG_A|q\(10) & \REG_B|q\(21)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( (\REG_B|q\(22) & \REG_A|q\(9)) ) + ( (\REG_A|q\(10) & \REG_B|q\(21)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \REG_A|ALT_INV_q\(10),
	datad => \REG_A|ALT_INV_q\(9),
	dataf => \REG_B|ALT_INV_q\(21),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~38\);

-- Location: LABCELL_X31_Y74_N33
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ = SUM(( (\REG_A|q\(12) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(11)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~186\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~190\ = CARRY(( (\REG_A|q\(12) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(11)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~186\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(12),
	datad => \REG_B|ALT_INV_q\(19),
	dataf => \REG_A|ALT_INV_q\(11),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~186\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~190\);

-- Location: LABCELL_X27_Y74_N21
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( (\REG_B|q\(24) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( (\REG_B|q\(24) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(8),
	datad => \REG_A|ALT_INV_q\(7),
	dataf => \REG_B|ALT_INV_q\(23),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~30\);

-- Location: LABCELL_X30_Y74_N30
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~43\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~43\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~47\ = SHARE((!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ & \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\)) 
-- # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & ((\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\,
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~189_sumout\,
	datad => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~43\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~47\);

-- Location: LABCELL_X29_Y71_N9
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( (\REG_A|q\(3) & \REG_B|q\(28)) ) + ( (\REG_A|q\(4) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( (\REG_A|q\(3) & \REG_B|q\(28)) ) + ( (\REG_A|q\(4) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(4),
	dataf => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~14\);

-- Location: LABCELL_X31_Y72_N3
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(1)) ) + ( (\REG_A|q\(2) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~6\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(1)) ) + ( (\REG_A|q\(2) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datac => \REG_A|ALT_INV_q\(2),
	datad => \REG_A|ALT_INV_q\(1),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~2\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~6\);

-- Location: LABCELL_X36_Y72_N15
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\ = SUM(( (\REG_B|q\(26) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~162\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~166\ = CARRY(( (\REG_B|q\(26) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~162\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(6),
	datad => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~162\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~166\);

-- Location: LABCELL_X30_Y72_N42
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~19\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~19\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~23\ = SHARE((!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ & (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\)) # 
-- (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\) # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~5_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\,
	datac => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~5_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~165_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~19\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~23\);

-- Location: LABCELL_X29_Y74_N36
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ = SUM(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~465_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~271\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~270\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~274\ = CARRY(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~465_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~271\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~270\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~275\ = SHARE((!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~465_sumout\ & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\)) 
-- # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~465_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~465_sumout\,
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~270\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~271\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~274\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~275\);

-- Location: IOIBUF_X24_Y81_N18
\Bin[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Bin(31),
	o => \Bin[31]~input_o\);

-- Location: FF_X30_Y77_N2
\REG_B|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Bin[31]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_B|q\(31));

-- Location: IOIBUF_X40_Y0_N18
\Ain[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Ain(31),
	o => \Ain[31]~input_o\);

-- Location: FF_X36_Y75_N32
\REG_A|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	asdata => \Ain[31]~input_o\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	sload => VCC,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_A|q\(31));

-- Location: LABCELL_X30_Y77_N0
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(0)) ) + ( (\REG_B|q\(0) & \REG_A|q\(31)) ) + ( !VCC ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~254\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(0)) ) + ( (\REG_B|q\(0) & \REG_A|q\(31)) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datac => \REG_B|ALT_INV_q\(0),
	datad => \REG_A|ALT_INV_q\(0),
	dataf => \REG_A|ALT_INV_q\(31),
	cin => GND,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~254\);

-- Location: LABCELL_X37_Y74_N15
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( (\REG_B|q\(5) & \REG_A|q\(26)) ) + ( (\REG_B|q\(6) & \REG_A|q\(25)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( (\REG_B|q\(5) & \REG_A|q\(26)) ) + ( (\REG_B|q\(6) & \REG_A|q\(25)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(26),
	dataf => \REG_A|ALT_INV_q\(25),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~102\);

-- Location: LABCELL_X36_Y73_N21
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( (\REG_B|q\(3) & \REG_A|q\(28)) ) + ( (\REG_B|q\(4) & \REG_A|q\(27)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( (\REG_B|q\(3) & \REG_A|q\(28)) ) + ( (\REG_B|q\(4) & \REG_A|q\(27)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \REG_B|ALT_INV_q\(4),
	datad => \REG_A|ALT_INV_q\(28),
	dataf => \REG_A|ALT_INV_q\(27),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~110\);

-- Location: LABCELL_X36_Y75_N27
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ = SUM(( (\REG_B|q\(1) & \REG_A|q\(30)) ) + ( (\REG_B|q\(2) & \REG_A|q\(29)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~258\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~262\ = CARRY(( (\REG_B|q\(1) & \REG_A|q\(30)) ) + ( (\REG_B|q\(2) & \REG_A|q\(29)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~258\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(29),
	datad => \REG_A|ALT_INV_q\(30),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~258\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~262\);

-- Location: LABCELL_X35_Y74_N24
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~155\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~154\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~158\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~155\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~154\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~159\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ & (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ & ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\) # (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\,
	datac => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~154\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~155\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~158\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~159\);

-- Location: LABCELL_X35_Y78_N57
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( (\REG_B|q\(11) & \REG_A|q\(20)) ) + ( (\REG_B|q\(12) & \REG_A|q\(19)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( (\REG_B|q\(11) & \REG_A|q\(20)) ) + ( (\REG_B|q\(12) & \REG_A|q\(19)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_A|ALT_INV_q\(19),
	datad => \REG_A|ALT_INV_q\(20),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~78\);

-- Location: LABCELL_X33_Y77_N9
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(23)) ) + ( (\REG_B|q\(7) & \REG_A|q\(24)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~234\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~238\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(23)) ) + ( (\REG_B|q\(7) & \REG_A|q\(24)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~234\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \REG_A|ALT_INV_q\(24),
	datad => \REG_A|ALT_INV_q\(23),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~234\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~238\);

-- Location: LABCELL_X33_Y75_N3
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(21)) ) + ( (\REG_B|q\(9) & \REG_A|q\(22)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(21)) ) + ( (\REG_B|q\(9) & \REG_A|q\(22)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \REG_A|ALT_INV_q\(22),
	datad => \REG_A|ALT_INV_q\(21),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~86\);

-- Location: MLABCELL_X34_Y77_N6
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ $ 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~107\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ $ 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~107\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~111\ = SHARE((!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ & \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) # 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ & ((\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\,
	datad => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~107\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~111\);

-- Location: MLABCELL_X34_Y73_N0
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ = SUM(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~119\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~122\ = CARRY(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~119\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~123\ = SHARE((!\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\)) # 
-- (\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~157_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~119\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~123\);

-- Location: LABCELL_X33_Y74_N54
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~74\);

-- Location: FF_X33_Y74_N56
\REG_Z|q[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(31));

-- Location: LABCELL_X30_Y77_N3
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(1)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~254\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~258\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(1)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~254\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datad => \REG_A|ALT_INV_q\(1),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~254\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~258\);

-- Location: LABCELL_X37_Y74_N18
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( (\REG_B|q\(5) & \REG_A|q\(27)) ) + ( (\REG_B|q\(6) & \REG_A|q\(26)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( (\REG_B|q\(5) & \REG_A|q\(27)) ) + ( (\REG_B|q\(6) & \REG_A|q\(26)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(6),
	datac => \REG_B|ALT_INV_q\(5),
	datad => \REG_A|ALT_INV_q\(27),
	dataf => \REG_A|ALT_INV_q\(26),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~106\);

-- Location: LABCELL_X36_Y73_N24
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( (\REG_B|q\(4) & \REG_A|q\(28)) ) + ( (\REG_B|q\(3) & \REG_A|q\(29)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( (\REG_B|q\(4) & \REG_A|q\(28)) ) + ( (\REG_B|q\(3) & \REG_A|q\(29)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(29),
	datad => \REG_A|ALT_INV_q\(28),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~114\);

-- Location: LABCELL_X36_Y75_N30
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ = SUM(( (\REG_B|q\(2) & \REG_A|q\(30)) ) + ( (\REG_B|q\(1) & \REG_A|q\(31)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~262\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~266\ = CARRY(( (\REG_B|q\(2) & \REG_A|q\(30)) ) + ( (\REG_B|q\(1) & \REG_A|q\(31)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~262\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datab => \REG_B|ALT_INV_q\(1),
	datac => \REG_A|ALT_INV_q\(30),
	dataf => \REG_A|ALT_INV_q\(31),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~262\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~266\);

-- Location: LABCELL_X35_Y74_N27
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~159\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~158\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~162\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ (!\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~159\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~158\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~163\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ & (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ & ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\) # (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\,
	datac => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~158\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~159\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~162\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~163\);

-- Location: LABCELL_X33_Y75_N6
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( (\REG_B|q\(9) & \REG_A|q\(23)) ) + ( (\REG_B|q\(10) & \REG_A|q\(22)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( (\REG_B|q\(9) & \REG_A|q\(23)) ) + ( (\REG_B|q\(10) & \REG_A|q\(22)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(10),
	datac => \REG_B|ALT_INV_q\(9),
	datad => \REG_A|ALT_INV_q\(23),
	dataf => \REG_A|ALT_INV_q\(22),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~90\);

-- Location: LABCELL_X35_Y77_N0
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( (\REG_B|q\(12) & \REG_A|q\(20)) ) + ( (\REG_B|q\(11) & \REG_A|q\(21)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( (\REG_B|q\(12) & \REG_A|q\(20)) ) + ( (\REG_B|q\(11) & \REG_A|q\(21)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_A|ALT_INV_q\(21),
	datad => \REG_A|ALT_INV_q\(20),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~82\);

-- Location: LABCELL_X33_Y77_N12
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(24)) ) + ( (\REG_B|q\(7) & \REG_A|q\(25)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~238\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~242\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(24)) ) + ( (\REG_B|q\(7) & \REG_A|q\(25)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~238\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(7),
	datac => \REG_B|ALT_INV_q\(8),
	datad => \REG_A|ALT_INV_q\(24),
	dataf => \REG_A|ALT_INV_q\(25),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~238\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~242\);

-- Location: MLABCELL_X34_Y77_N9
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( !\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~111\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( !\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~111\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~115\ = SHARE((!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\)) # 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\) # (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\,
	datac => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~111\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~115\);

-- Location: MLABCELL_X34_Y73_N3
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ = SUM(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~123\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~126\ = CARRY(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~123\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~127\ = SHARE((!\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\)) # 
-- (\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~161_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~123\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~127\);

-- Location: LABCELL_X31_Y76_N30
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( (\REG_A|q\(11) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(10)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( (\REG_A|q\(11) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(10)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_A|ALT_INV_q\(10),
	datac => \REG_A|ALT_INV_q\(11),
	datad => \REG_B|ALT_INV_q\(21),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~42\);

-- Location: LABCELL_X31_Y74_N36
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ = SUM(( (\REG_A|q\(13) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(12)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~190\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~194\ = CARRY(( (\REG_A|q\(13) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(12)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~190\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_A|ALT_INV_q\(12),
	datac => \REG_A|ALT_INV_q\(13),
	datad => \REG_B|ALT_INV_q\(19),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~190\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~194\);

-- Location: LABCELL_X27_Y74_N24
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( (\REG_B|q\(24) & \REG_A|q\(8)) ) + ( (\REG_A|q\(9) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( (\REG_B|q\(24) & \REG_A|q\(8)) ) + ( (\REG_A|q\(9) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(8),
	dataf => \REG_B|ALT_INV_q\(23),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~34\);

-- Location: LABCELL_X30_Y74_N33
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~47\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~47\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~51\ = SHARE((!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ & \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\)) 
-- # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ & ((\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\,
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~193_sumout\,
	datad => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~47\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~51\);

-- Location: LABCELL_X31_Y72_N6
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~10\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(2)) ) + ( (\REG_A|q\(3) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_A|ALT_INV_q\(3),
	datac => \REG_A|ALT_INV_q\(2),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~6\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~10\);

-- Location: LABCELL_X29_Y71_N12
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( (\REG_A|q\(4) & \REG_B|q\(28)) ) + ( (\REG_A|q\(5) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( (\REG_A|q\(4) & \REG_B|q\(28)) ) + ( (\REG_A|q\(5) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(4),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~18\);

-- Location: LABCELL_X36_Y72_N18
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ = SUM(( (\REG_A|q\(6) & \REG_B|q\(26)) ) + ( (\REG_A|q\(7) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~166\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~170\ = CARRY(( (\REG_A|q\(6) & \REG_B|q\(26)) ) + ( (\REG_A|q\(7) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~166\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(7),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~166\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~170\);

-- Location: LABCELL_X30_Y72_N45
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~23\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~23\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~27\ = SHARE((!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ & (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\)) # 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~9_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\) # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~9_sumout\,
	datac => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~169_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~23\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~27\);

-- Location: MLABCELL_X28_Y77_N42
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(14)) ) + ( (\REG_B|q\(17) & \REG_A|q\(15)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(14)) ) + ( (\REG_B|q\(17) & \REG_A|q\(15)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \REG_A|ALT_INV_q\(15),
	datad => \REG_A|ALT_INV_q\(14),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~58\);

-- Location: LABCELL_X27_Y76_N48
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( (\REG_B|q\(15) & \REG_A|q\(17)) ) + ( (\REG_B|q\(16) & \REG_A|q\(16)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( (\REG_B|q\(15) & \REG_A|q\(17)) ) + ( (\REG_B|q\(16) & \REG_A|q\(16)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(17),
	dataf => \REG_A|ALT_INV_q\(16),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~66\);

-- Location: LABCELL_X29_Y77_N54
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~597\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~597_sumout\ = SUM(( (\REG_B|q\(14) & \REG_A|q\(18)) ) + ( (\REG_B|q\(13) & \REG_A|q\(19)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~594\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~598\ = CARRY(( (\REG_B|q\(14) & \REG_A|q\(18)) ) + ( (\REG_B|q\(13) & \REG_A|q\(19)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~594\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(14),
	datac => \REG_A|ALT_INV_q\(19),
	datad => \REG_A|ALT_INV_q\(18),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~594\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~597_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~598\);

-- Location: MLABCELL_X28_Y74_N21
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~469\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~469_sumout\ = SUM(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~597_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~467\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~466\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~470\ = CARRY(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~597_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~467\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~466\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~471\ = SHARE((!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ & (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~597_sumout\)) 
-- # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~597_sumout\) # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\,
	datac => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~597_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~466\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~467\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~469_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~470\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~471\);

-- Location: LABCELL_X29_Y74_N39
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~277_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~469_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~275\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~274\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~278\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~469_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~275\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~274\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~279\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~469_sumout\)) 
-- # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~469_sumout\) # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~469_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~274\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~275\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~277_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~278\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~279\);

-- Location: LABCELL_X33_Y74_N57
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~277_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~277_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~277_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~78\);

-- Location: FF_X33_Y74_N59
\REG_Z|q[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(32));

-- Location: LABCELL_X30_Y77_N6
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(2)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~258\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~262\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(2)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~258\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(2),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~258\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~262\);

-- Location: LABCELL_X33_Y77_N15
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ = SUM(( (\REG_B|q\(7) & \REG_A|q\(26)) ) + ( (\REG_B|q\(8) & \REG_A|q\(25)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~242\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~246\ = CARRY(( (\REG_B|q\(7) & \REG_A|q\(26)) ) + ( (\REG_B|q\(8) & \REG_A|q\(25)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~242\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(7),
	datac => \REG_A|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(26),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~242\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~246\);

-- Location: LABCELL_X33_Y75_N9
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(23)) ) + ( (\REG_B|q\(9) & \REG_A|q\(24)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(23)) ) + ( (\REG_B|q\(9) & \REG_A|q\(24)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \REG_A|ALT_INV_q\(23),
	dataf => \REG_A|ALT_INV_q\(24),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~94\);

-- Location: LABCELL_X35_Y77_N3
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( (\REG_B|q\(11) & \REG_A|q\(22)) ) + ( (\REG_B|q\(12) & \REG_A|q\(21)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( (\REG_B|q\(11) & \REG_A|q\(22)) ) + ( (\REG_B|q\(12) & \REG_A|q\(21)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datad => \REG_A|ALT_INV_q\(22),
	dataf => \REG_A|ALT_INV_q\(21),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~86\);

-- Location: MLABCELL_X34_Y77_N12
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ = SUM(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~115\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~118\ = CARRY(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~115\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~119\ = SHARE((!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ & (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ & \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) # 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ & ((\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\) # (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\,
	datac => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\,
	datad => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~115\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~119\);

-- Location: LABCELL_X37_Y74_N21
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( (\REG_B|q\(6) & \REG_A|q\(27)) ) + ( (\REG_B|q\(5) & \REG_A|q\(28)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( (\REG_B|q\(6) & \REG_A|q\(27)) ) + ( (\REG_B|q\(5) & \REG_A|q\(28)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(28),
	datad => \REG_A|ALT_INV_q\(27),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~110\);

-- Location: LABCELL_X36_Y75_N33
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ = SUM(( (\REG_B|q\(2) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~266\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~270\ = CARRY(( (\REG_B|q\(2) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~266\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(2),
	datac => \REG_A|ALT_INV_q\(31),
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~266\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~270\);

-- Location: LABCELL_X36_Y73_N27
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ = SUM(( (\REG_B|q\(3) & \REG_A|q\(30)) ) + ( (\REG_B|q\(4) & \REG_A|q\(29)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~118\ = CARRY(( (\REG_B|q\(3) & \REG_A|q\(30)) ) + ( (\REG_B|q\(4) & \REG_A|q\(29)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datac => \REG_B|ALT_INV_q\(4),
	datad => \REG_A|ALT_INV_q\(30),
	dataf => \REG_A|ALT_INV_q\(29),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~118\);

-- Location: LABCELL_X35_Y74_N30
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~163\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~162\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~166\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~163\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~162\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~167\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ & \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ & ((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\,
	datad => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~162\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~163\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~166\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~167\);

-- Location: MLABCELL_X34_Y73_N6
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ = SUM(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~127\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~130\ = CARRY(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~127\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~131\ = SHARE((!\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\)) # 
-- (\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ & ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~165_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~127\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~130\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~131\);

-- Location: MLABCELL_X28_Y77_N45
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( (\REG_B|q\(17) & \REG_A|q\(16)) ) + ( (\REG_B|q\(18) & \REG_A|q\(15)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( (\REG_B|q\(17) & \REG_A|q\(16)) ) + ( (\REG_B|q\(18) & \REG_A|q\(15)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \REG_A|ALT_INV_q\(16),
	dataf => \REG_A|ALT_INV_q\(15),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~62\);

-- Location: LABCELL_X27_Y76_N51
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( (\REG_B|q\(16) & \REG_A|q\(17)) ) + ( (\REG_B|q\(15) & \REG_A|q\(18)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( (\REG_B|q\(16) & \REG_A|q\(17)) ) + ( (\REG_B|q\(15) & \REG_A|q\(18)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(18),
	datad => \REG_A|ALT_INV_q\(17),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~70\);

-- Location: LABCELL_X29_Y77_N57
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~601\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~601_sumout\ = SUM(( (\REG_B|q\(13) & \REG_A|q\(20)) ) + ( (\REG_B|q\(14) & \REG_A|q\(19)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~598\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~602\ = CARRY(( (\REG_B|q\(13) & \REG_A|q\(20)) ) + ( (\REG_B|q\(14) & \REG_A|q\(19)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~598\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(13),
	datac => \REG_B|ALT_INV_q\(14),
	datad => \REG_A|ALT_INV_q\(20),
	dataf => \REG_A|ALT_INV_q\(19),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~598\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~601_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~602\);

-- Location: MLABCELL_X28_Y74_N24
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~473\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~473_sumout\ = SUM(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~601_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~471\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~470\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~474\ = CARRY(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~601_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~471\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~470\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~475\ = SHARE((!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~601_sumout\)) 
-- # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~601_sumout\) # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\,
	datac => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~601_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~470\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~471\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~473_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~474\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~475\);

-- Location: LABCELL_X31_Y72_N9
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(3)) ) + ( (\REG_A|q\(4) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~14\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(3)) ) + ( (\REG_A|q\(4) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datac => \REG_A|ALT_INV_q\(4),
	datad => \REG_A|ALT_INV_q\(3),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~10\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~14\);

-- Location: LABCELL_X29_Y71_N15
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( (\REG_B|q\(28) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( (\REG_B|q\(28) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(6),
	datad => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~22\);

-- Location: LABCELL_X36_Y72_N21
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ = SUM(( (\REG_B|q\(26) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~170\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~174\ = CARRY(( (\REG_B|q\(26) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~170\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(8),
	datad => \REG_A|ALT_INV_q\(7),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~170\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~174\);

-- Location: LABCELL_X30_Y72_N48
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~27\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~27\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~31\ = SHARE((!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ & (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\)) 
-- # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~13_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\) # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~13_sumout\,
	datac => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~173_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~27\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~31\);

-- Location: LABCELL_X27_Y74_N27
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( (\REG_A|q\(9) & \REG_B|q\(24)) ) + ( (\REG_A|q\(10) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( (\REG_A|q\(9) & \REG_B|q\(24)) ) + ( (\REG_A|q\(10) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(10),
	dataf => \REG_B|ALT_INV_q\(23),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~38\);

-- Location: LABCELL_X31_Y74_N39
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ = SUM(( (\REG_B|q\(20) & \REG_A|q\(13)) ) + ( (\REG_A|q\(14) & \REG_B|q\(19)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~194\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~198\ = CARRY(( (\REG_B|q\(20) & \REG_A|q\(13)) ) + ( (\REG_A|q\(14) & \REG_B|q\(19)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~194\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(14),
	datad => \REG_A|ALT_INV_q\(13),
	dataf => \REG_B|ALT_INV_q\(19),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~194\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~198\);

-- Location: LABCELL_X31_Y76_N33
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( (\REG_A|q\(12) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(11)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( (\REG_A|q\(12) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(11)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \REG_A|ALT_INV_q\(12),
	datad => \REG_B|ALT_INV_q\(21),
	dataf => \REG_A|ALT_INV_q\(11),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~46\);

-- Location: LABCELL_X30_Y74_N36
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( !\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ $ 
-- (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~51\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( !\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ $ 
-- (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~51\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~55\ = SHARE((!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ & \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) 
-- # (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & ((\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\,
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~197_sumout\,
	datad => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~51\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~55\);

-- Location: LABCELL_X29_Y74_N42
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~281_sumout\ = SUM(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~473_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~279\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~278\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~282\ = CARRY(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~473_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~279\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~278\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~283\ = SHARE((!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~473_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\)) 
-- # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~473_sumout\ & ((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\) # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~473_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~278\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~279\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~281_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~282\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~283\);

-- Location: LABCELL_X33_Y73_N0
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~281_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~281_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~281_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~82\);

-- Location: FF_X33_Y73_N1
\REG_Z|q[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(33));

-- Location: LABCELL_X27_Y74_N30
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( (\REG_A|q\(10) & \REG_B|q\(24)) ) + ( (\REG_A|q\(11) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( (\REG_A|q\(10) & \REG_B|q\(24)) ) + ( (\REG_A|q\(11) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(11),
	dataf => \REG_B|ALT_INV_q\(23),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~42\);

-- Location: LABCELL_X31_Y76_N36
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( (\REG_A|q\(13) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(12)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( (\REG_A|q\(13) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(12)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_A|ALT_INV_q\(12),
	datac => \REG_A|ALT_INV_q\(13),
	datad => \REG_B|ALT_INV_q\(21),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~50\);

-- Location: LABCELL_X31_Y74_N42
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\ = SUM(( (\REG_A|q\(15) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(14)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~198\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~202\ = CARRY(( (\REG_A|q\(15) & \REG_B|q\(19)) ) + ( (\REG_B|q\(20) & \REG_A|q\(14)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~198\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_A|ALT_INV_q\(15),
	datac => \REG_A|ALT_INV_q\(14),
	datad => \REG_B|ALT_INV_q\(19),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~198\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~202\);

-- Location: LABCELL_X30_Y74_N39
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( !\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ (!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~55\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( !\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ (!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~55\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~59\ = SHARE((!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ & (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\)) 
-- # (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ & ((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\) # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\,
	datac => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~201_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~55\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~59\);

-- Location: LABCELL_X31_Y72_N12
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(4)) ) + ( (\REG_A|q\(5) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~18\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(4)) ) + ( (\REG_A|q\(5) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_A|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~14\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~18\);

-- Location: LABCELL_X29_Y71_N18
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( (\REG_A|q\(6) & \REG_B|q\(28)) ) + ( (\REG_A|q\(7) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( (\REG_A|q\(6) & \REG_B|q\(28)) ) + ( (\REG_A|q\(7) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(6),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(7),
	dataf => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~26\);

-- Location: LABCELL_X36_Y72_N24
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ = SUM(( (\REG_A|q\(8) & \REG_B|q\(26)) ) + ( (\REG_A|q\(9) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~174\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~178\ = CARRY(( (\REG_A|q\(8) & \REG_B|q\(26)) ) + ( (\REG_A|q\(9) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~174\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(8),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(9),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~174\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~178\);

-- Location: LABCELL_X30_Y72_N51
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~31\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~31\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~35\ = SHARE((!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ & (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\)) 
-- # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~17_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\) # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~17_sumout\,
	datac => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~177_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~31\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~35\);

-- Location: MLABCELL_X28_Y77_N48
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( (\REG_B|q\(17) & \REG_A|q\(17)) ) + ( (\REG_B|q\(18) & \REG_A|q\(16)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( (\REG_B|q\(17) & \REG_A|q\(17)) ) + ( (\REG_B|q\(18) & \REG_A|q\(16)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \REG_A|ALT_INV_q\(17),
	dataf => \REG_A|ALT_INV_q\(16),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~66\);

-- Location: LABCELL_X27_Y76_N54
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( (\REG_B|q\(15) & \REG_A|q\(19)) ) + ( (\REG_B|q\(16) & \REG_A|q\(18)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( (\REG_B|q\(15) & \REG_A|q\(19)) ) + ( (\REG_B|q\(16) & \REG_A|q\(18)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(16),
	datac => \REG_B|ALT_INV_q\(15),
	datad => \REG_A|ALT_INV_q\(19),
	dataf => \REG_A|ALT_INV_q\(18),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~74\);

-- Location: LABCELL_X29_Y76_N0
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~605\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~605_sumout\ = SUM(( (\REG_B|q\(14) & \REG_A|q\(20)) ) + ( (\REG_B|q\(13) & \REG_A|q\(21)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~602\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~606\ = CARRY(( (\REG_B|q\(14) & \REG_A|q\(20)) ) + ( (\REG_B|q\(13) & \REG_A|q\(21)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~602\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \REG_A|ALT_INV_q\(21),
	datad => \REG_A|ALT_INV_q\(20),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~602\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~605_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~606\);

-- Location: MLABCELL_X28_Y74_N27
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~477\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~477_sumout\ = SUM(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~605_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~475\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~474\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~478\ = CARRY(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~605_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~475\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~474\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~479\ = SHARE((!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ & (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~605_sumout\)) 
-- # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~605_sumout\) # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\,
	datac => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~605_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~474\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~475\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~477_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~478\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~479\);

-- Location: LABCELL_X29_Y74_N45
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~285_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~477_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~283\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~282\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~286\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~477_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~283\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~282\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~287\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~477_sumout\)) 
-- # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~477_sumout\) # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~477_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~282\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~283\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~285_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~286\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~287\);

-- Location: LABCELL_X30_Y77_N9
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(3)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~262\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~266\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(3)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~262\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(3),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~262\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~266\);

-- Location: LABCELL_X35_Y77_N6
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( (\REG_B|q\(11) & \REG_A|q\(23)) ) + ( (\REG_B|q\(12) & \REG_A|q\(22)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( (\REG_B|q\(11) & \REG_A|q\(23)) ) + ( (\REG_B|q\(12) & \REG_A|q\(22)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_A|ALT_INV_q\(22),
	datad => \REG_A|ALT_INV_q\(23),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~90\);

-- Location: LABCELL_X33_Y77_N18
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ = SUM(( (\REG_B|q\(7) & \REG_A|q\(27)) ) + ( (\REG_B|q\(8) & \REG_A|q\(26)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~246\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~250\ = CARRY(( (\REG_B|q\(7) & \REG_A|q\(27)) ) + ( (\REG_B|q\(8) & \REG_A|q\(26)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~246\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \REG_A|ALT_INV_q\(26),
	datad => \REG_A|ALT_INV_q\(27),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~246\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~250\);

-- Location: LABCELL_X33_Y75_N12
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(24)) ) + ( (\REG_B|q\(9) & \REG_A|q\(25)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(24)) ) + ( (\REG_B|q\(9) & \REG_A|q\(25)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \REG_A|ALT_INV_q\(24),
	dataf => \REG_A|ALT_INV_q\(25),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~98\);

-- Location: MLABCELL_X34_Y77_N15
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ $ 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~119\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~122\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ $ 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~119\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~123\ = SHARE((!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ & \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\)) # 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & ((\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\,
	datad => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~119\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~123\);

-- Location: LABCELL_X37_Y74_N24
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( (\REG_B|q\(5) & \REG_A|q\(29)) ) + ( (\REG_B|q\(6) & \REG_A|q\(28)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( (\REG_B|q\(5) & \REG_A|q\(29)) ) + ( (\REG_B|q\(6) & \REG_A|q\(28)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(6),
	datac => \REG_B|ALT_INV_q\(5),
	datad => \REG_A|ALT_INV_q\(29),
	dataf => \REG_A|ALT_INV_q\(28),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~114\);

-- Location: LABCELL_X36_Y75_N36
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ = SUM(( GND ) + ( GND ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~270\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~270\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\);

-- Location: LABCELL_X36_Y73_N30
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ = SUM(( (\REG_B|q\(3) & \REG_A|q\(31)) ) + ( (\REG_B|q\(4) & \REG_A|q\(30)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~122\ = CARRY(( (\REG_B|q\(3) & \REG_A|q\(31)) ) + ( (\REG_B|q\(4) & \REG_A|q\(30)) ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(3),
	datab => \REG_B|ALT_INV_q\(4),
	datac => \REG_A|ALT_INV_q\(30),
	datad => \REG_A|ALT_INV_q\(31),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~122\);

-- Location: LABCELL_X35_Y74_N33
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ = SUM(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~167\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~166\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~170\ = CARRY(( !\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ $ 
-- (\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\)) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~167\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~166\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~171\ = SHARE((!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ & \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\)) # 
-- (\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ & ((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\,
	datad => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~166\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~167\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~170\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~171\);

-- Location: MLABCELL_X34_Y73_N9
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ = SUM(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~131\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~130\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~134\ = CARRY(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~131\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~130\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~135\ = SHARE((!\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\)) # 
-- (\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ & ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~169_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~130\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~131\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~134\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~135\);

-- Location: LABCELL_X33_Y73_N3
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~285_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~285_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~285_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~133_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~86\);

-- Location: FF_X33_Y73_N4
\REG_Z|q[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(34));

-- Location: LABCELL_X30_Y77_N12
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(4)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~266\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~270\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(4)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~266\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(4),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~266\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~270\);

-- Location: LABCELL_X36_Y73_N33
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ = SUM(( (\REG_B|q\(4) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~126\ = CARRY(( (\REG_B|q\(4) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \REG_B|ALT_INV_q\(4),
	datad => \REG_A|ALT_INV_q\(31),
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\,
	cout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~126\);

-- Location: LABCELL_X37_Y74_N27
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ = SUM(( (\REG_B|q\(6) & \REG_A|q\(29)) ) + ( (\REG_B|q\(5) & \REG_A|q\(30)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~118\ = CARRY(( (\REG_B|q\(6) & \REG_A|q\(29)) ) + ( (\REG_B|q\(5) & \REG_A|q\(30)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(5),
	datab => \REG_B|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(30),
	datad => \REG_A|ALT_INV_q\(29),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~118\);

-- Location: LABCELL_X35_Y74_N36
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ = SUM(( !\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ $ (!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\) ) + ( 
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~171\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~170\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~174\ = CARRY(( !\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ $ (!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~171\ ) + 
-- ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~170\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~175\ = SHARE((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ & \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\,
	datad => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~170\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~171\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~174\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~175\);

-- Location: LABCELL_X35_Y77_N9
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( (\REG_B|q\(12) & \REG_A|q\(23)) ) + ( (\REG_B|q\(11) & \REG_A|q\(24)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( (\REG_B|q\(12) & \REG_A|q\(23)) ) + ( (\REG_B|q\(11) & \REG_A|q\(24)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_A|ALT_INV_q\(24),
	datad => \REG_A|ALT_INV_q\(23),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~94\);

-- Location: LABCELL_X33_Y75_N15
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( (\REG_B|q\(9) & \REG_A|q\(26)) ) + ( (\REG_B|q\(10) & \REG_A|q\(25)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( (\REG_B|q\(9) & \REG_A|q\(26)) ) + ( (\REG_B|q\(10) & \REG_A|q\(25)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(10),
	datad => \REG_A|ALT_INV_q\(26),
	dataf => \REG_A|ALT_INV_q\(25),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~102\);

-- Location: LABCELL_X33_Y77_N21
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(27)) ) + ( (\REG_B|q\(7) & \REG_A|q\(28)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~250\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~254\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(27)) ) + ( (\REG_B|q\(7) & \REG_A|q\(28)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~250\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \REG_A|ALT_INV_q\(28),
	datad => \REG_A|ALT_INV_q\(27),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~250\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~254\);

-- Location: MLABCELL_X34_Y77_N18
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~123\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~126\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~123\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~127\ = SHARE((!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ & (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\)) 
-- # (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\) # (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\,
	datac => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~123\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~127\);

-- Location: MLABCELL_X34_Y73_N12
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\ = SUM(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~135\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~134\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~138\ = CARRY(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~135\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~134\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~139\ = SHARE((!\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\)) # 
-- (\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~173_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~134\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~135\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~138\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~139\);

-- Location: LABCELL_X31_Y74_N45
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ = SUM(( (\REG_B|q\(19) & \REG_A|q\(16)) ) + ( (\REG_B|q\(20) & \REG_A|q\(15)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~202\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~206\ = CARRY(( (\REG_B|q\(19) & \REG_A|q\(16)) ) + ( (\REG_B|q\(20) & \REG_A|q\(15)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~202\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_A|ALT_INV_q\(15),
	datac => \REG_B|ALT_INV_q\(19),
	datad => \REG_A|ALT_INV_q\(16),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~202\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~206\);

-- Location: LABCELL_X27_Y74_N33
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( (\REG_B|q\(24) & \REG_A|q\(11)) ) + ( (\REG_A|q\(12) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( (\REG_B|q\(24) & \REG_A|q\(11)) ) + ( (\REG_A|q\(12) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(12),
	datad => \REG_A|ALT_INV_q\(11),
	dataf => \REG_B|ALT_INV_q\(23),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~46\);

-- Location: LABCELL_X31_Y76_N39
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( (\REG_B|q\(22) & \REG_A|q\(13)) ) + ( (\REG_A|q\(14) & \REG_B|q\(21)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( (\REG_B|q\(22) & \REG_A|q\(13)) ) + ( (\REG_A|q\(14) & \REG_B|q\(21)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \REG_A|ALT_INV_q\(14),
	datad => \REG_A|ALT_INV_q\(13),
	dataf => \REG_B|ALT_INV_q\(21),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~54\);

-- Location: LABCELL_X30_Y74_N42
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ $ 
-- (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~59\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ $ 
-- (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~59\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~63\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ & (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ & \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\)) 
-- # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ & ((\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\) # (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\,
	datac => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\,
	datad => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~59\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~63\);

-- Location: LABCELL_X36_Y72_N27
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ = SUM(( (\REG_B|q\(26) & \REG_A|q\(9)) ) + ( (\REG_A|q\(10) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~178\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~182\ = CARRY(( (\REG_B|q\(26) & \REG_A|q\(9)) ) + ( (\REG_A|q\(10) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~178\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(10),
	datad => \REG_A|ALT_INV_q\(9),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~178\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~182\);

-- Location: LABCELL_X29_Y71_N21
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( (\REG_A|q\(8) & \REG_B|q\(27)) ) + ( (\REG_B|q\(28) & \REG_A|q\(7)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( (\REG_A|q\(8) & \REG_B|q\(27)) ) + ( (\REG_B|q\(28) & \REG_A|q\(7)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(8),
	datad => \REG_B|ALT_INV_q\(27),
	dataf => \REG_A|ALT_INV_q\(7),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~30\);

-- Location: LABCELL_X31_Y72_N15
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~22\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(5)) ) + ( (\REG_A|q\(6) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datac => \REG_A|ALT_INV_q\(6),
	datad => \REG_A|ALT_INV_q\(5),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~18\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~22\);

-- Location: LABCELL_X30_Y72_N54
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~35\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~35\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~39\ = SHARE((!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ & (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ & \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\)) 
-- # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ & ((\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~21_sumout\) # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~181_sumout\,
	datac => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\,
	datad => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~21_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~35\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~39\);

-- Location: MLABCELL_X28_Y77_N51
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( (\REG_B|q\(17) & \REG_A|q\(18)) ) + ( (\REG_B|q\(18) & \REG_A|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( (\REG_B|q\(17) & \REG_A|q\(18)) ) + ( (\REG_B|q\(18) & \REG_A|q\(17)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datad => \REG_A|ALT_INV_q\(18),
	dataf => \REG_A|ALT_INV_q\(17),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~70\);

-- Location: LABCELL_X29_Y76_N3
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~609\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~609_sumout\ = SUM(( (\REG_B|q\(13) & \REG_A|q\(22)) ) + ( (\REG_B|q\(14) & \REG_A|q\(21)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~606\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~610\ = CARRY(( (\REG_B|q\(13) & \REG_A|q\(22)) ) + ( (\REG_B|q\(14) & \REG_A|q\(21)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~606\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \REG_A|ALT_INV_q\(22),
	dataf => \REG_A|ALT_INV_q\(21),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~606\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~609_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~610\);

-- Location: LABCELL_X27_Y76_N57
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( (\REG_B|q\(16) & \REG_A|q\(19)) ) + ( (\REG_B|q\(15) & \REG_A|q\(20)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( (\REG_B|q\(16) & \REG_A|q\(19)) ) + ( (\REG_B|q\(15) & \REG_A|q\(20)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(15),
	datab => \REG_B|ALT_INV_q\(16),
	datad => \REG_A|ALT_INV_q\(19),
	dataf => \REG_A|ALT_INV_q\(20),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~78\);

-- Location: MLABCELL_X28_Y73_N0
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~481\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~481_sumout\ = SUM(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~609_sumout\ $ 
-- (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~479\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~478\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~482\ = CARRY(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~609_sumout\ $ 
-- (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~479\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~478\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~483\ = SHARE((!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~609_sumout\ & \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) 
-- # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ & ((\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~609_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~609_sumout\,
	datad => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~478\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~479\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~481_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~482\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~483\);

-- Location: LABCELL_X29_Y74_N48
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~289_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~481_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~287\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~286\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~290\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~481_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~287\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~286\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~291\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~481_sumout\)) 
-- # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~481_sumout\) # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~481_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~286\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~287\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~289_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~290\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~291\);

-- Location: LABCELL_X33_Y73_N6
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~289_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~289_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~137_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~289_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~90\);

-- Location: FF_X33_Y73_N8
\REG_Z|q[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(35));

-- Location: LABCELL_X27_Y74_N36
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( (\REG_A|q\(12) & \REG_B|q\(24)) ) + ( (\REG_A|q\(13) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( (\REG_A|q\(12) & \REG_B|q\(24)) ) + ( (\REG_A|q\(13) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(13),
	dataf => \REG_B|ALT_INV_q\(23),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~50\);

-- Location: LABCELL_X31_Y76_N42
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( (\REG_A|q\(15) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(14)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( (\REG_A|q\(15) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(14)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_A|ALT_INV_q\(14),
	datac => \REG_A|ALT_INV_q\(15),
	datad => \REG_B|ALT_INV_q\(21),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~58\);

-- Location: LABCELL_X31_Y74_N48
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ = SUM(( (\REG_B|q\(20) & \REG_A|q\(16)) ) + ( (\REG_B|q\(19) & \REG_A|q\(17)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~206\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~210\ = CARRY(( (\REG_B|q\(20) & \REG_A|q\(16)) ) + ( (\REG_B|q\(19) & \REG_A|q\(17)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~206\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \REG_A|ALT_INV_q\(17),
	datad => \REG_A|ALT_INV_q\(16),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~206\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~210\);

-- Location: LABCELL_X30_Y74_N45
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( !\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ (!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~63\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( !\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ (!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~63\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~67\ = SHARE((!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ & (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\)) 
-- # (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ & ((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\) # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\,
	datac => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~63\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~67\);

-- Location: MLABCELL_X28_Y77_N54
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(18)) ) + ( (\REG_B|q\(17) & \REG_A|q\(19)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(18)) ) + ( (\REG_B|q\(17) & \REG_A|q\(19)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(17),
	datac => \REG_A|ALT_INV_q\(19),
	datad => \REG_A|ALT_INV_q\(18),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~74\);

-- Location: LABCELL_X27_Y75_N0
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( (\REG_B|q\(16) & \REG_A|q\(20)) ) + ( (\REG_B|q\(15) & \REG_A|q\(21)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( (\REG_B|q\(16) & \REG_A|q\(20)) ) + ( (\REG_B|q\(15) & \REG_A|q\(21)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \REG_A|ALT_INV_q\(21),
	datad => \REG_A|ALT_INV_q\(20),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~82\);

-- Location: LABCELL_X29_Y76_N6
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~613\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~613_sumout\ = SUM(( (\REG_B|q\(13) & \REG_A|q\(23)) ) + ( (\REG_B|q\(14) & \REG_A|q\(22)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~610\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~614\ = CARRY(( (\REG_B|q\(13) & \REG_A|q\(23)) ) + ( (\REG_B|q\(14) & \REG_A|q\(22)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~610\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \REG_A|ALT_INV_q\(23),
	dataf => \REG_A|ALT_INV_q\(22),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~610\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~613_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~614\);

-- Location: MLABCELL_X28_Y73_N3
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~485\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~485_sumout\ = SUM(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~613_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~483\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~482\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~486\ = CARRY(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~613_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~483\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~482\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~487\ = SHARE((!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~613_sumout\)) 
-- # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~613_sumout\) # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\,
	datac => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~613_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~482\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~483\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~485_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~486\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~487\);

-- Location: LABCELL_X36_Y72_N30
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ = SUM(( (\REG_B|q\(26) & \REG_A|q\(10)) ) + ( (\REG_A|q\(11) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~182\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~186\ = CARRY(( (\REG_B|q\(26) & \REG_A|q\(10)) ) + ( (\REG_A|q\(11) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~182\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(10),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~182\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~186\);

-- Location: LABCELL_X31_Y72_N18
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(6)) ) + ( (\REG_A|q\(7) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~26\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(6)) ) + ( (\REG_A|q\(7) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_A|ALT_INV_q\(6),
	datac => \REG_A|ALT_INV_q\(7),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~22\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~26\);

-- Location: LABCELL_X29_Y71_N24
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( (\REG_B|q\(28) & \REG_A|q\(8)) ) + ( (\REG_A|q\(9) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( (\REG_B|q\(28) & \REG_A|q\(8)) ) + ( (\REG_A|q\(9) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(8),
	dataf => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~34\);

-- Location: LABCELL_X30_Y72_N57
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ 
-- (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~39\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ $ 
-- (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~39\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~43\ = SHARE((!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ & (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\ & \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\)) 
-- # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ & ((\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\) # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~25_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~185_sumout\,
	datac => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~25_sumout\,
	datad => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~39\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~43\);

-- Location: LABCELL_X29_Y74_N51
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~293\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~293_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~485_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~291\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~290\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~294\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~485_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~291\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~290\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~295\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~485_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\)) 
-- # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~485_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~485_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~290\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~291\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~293_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~294\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~295\);

-- Location: LABCELL_X35_Y77_N12
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( (\REG_B|q\(12) & \REG_A|q\(24)) ) + ( (\REG_B|q\(11) & \REG_A|q\(25)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( (\REG_B|q\(12) & \REG_A|q\(24)) ) + ( (\REG_B|q\(11) & \REG_A|q\(25)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_A|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(24),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~98\);

-- Location: LABCELL_X33_Y77_N24
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(28)) ) + ( (\REG_B|q\(7) & \REG_A|q\(29)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~254\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~258\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(28)) ) + ( (\REG_B|q\(7) & \REG_A|q\(29)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~254\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \REG_A|ALT_INV_q\(29),
	datad => \REG_A|ALT_INV_q\(28),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~254\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~258\);

-- Location: LABCELL_X33_Y75_N18
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(26)) ) + ( (\REG_B|q\(9) & \REG_A|q\(27)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(26)) ) + ( (\REG_B|q\(9) & \REG_A|q\(27)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(10),
	datac => \REG_B|ALT_INV_q\(9),
	datad => \REG_A|ALT_INV_q\(26),
	dataf => \REG_A|ALT_INV_q\(27),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~106\);

-- Location: MLABCELL_X34_Y77_N21
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ $ 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~127\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~130\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ $ 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~127\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~131\ = SHARE((!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ & \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\)) 
-- # (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & ((\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\,
	datad => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~127\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~130\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~131\);

-- Location: LABCELL_X30_Y77_N15
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ = SUM(( GND ) + ( (\REG_B|q\(31) & \REG_A|q\(5)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~270\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~274\ = CARRY(( GND ) + ( (\REG_B|q\(31) & \REG_A|q\(5)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~270\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	dataf => \REG_A|ALT_INV_q\(5),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~270\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~274\);

-- Location: LABCELL_X36_Y73_N36
\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ = SUM(( GND ) + ( GND ) + ( \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	sumout => \ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\);

-- Location: LABCELL_X37_Y74_N30
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ = SUM(( (\REG_B|q\(5) & \REG_A|q\(31)) ) + ( (\REG_B|q\(6) & \REG_A|q\(30)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~122\ = CARRY(( (\REG_B|q\(5) & \REG_A|q\(31)) ) + ( (\REG_B|q\(6) & \REG_A|q\(30)) ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(6),
	datac => \REG_B|ALT_INV_q\(5),
	datad => \REG_A|ALT_INV_q\(31),
	dataf => \REG_A|ALT_INV_q\(30),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~122\);

-- Location: LABCELL_X35_Y74_N39
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ = SUM(( !\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ $ (!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\) ) + ( 
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~175\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~174\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~178\ = CARRY(( !\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ $ (!\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\) ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~175\ ) + 
-- ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~174\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~179\ = SHARE((\ADD_4|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ & \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_4|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\,
	datad => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~174\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~175\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~178\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~179\);

-- Location: MLABCELL_X34_Y73_N15
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ = SUM(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ $ (!\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~139\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~138\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~142\ = CARRY(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ $ (!\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~139\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~138\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~143\ = SHARE((!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ & (\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\)) # 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ & ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\) # (\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\,
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~177_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~138\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~139\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~142\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~143\);

-- Location: LABCELL_X33_Y73_N9
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~293_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~293_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~293_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~141_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~94\);

-- Location: FF_X33_Y73_N11
\REG_Z|q[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(36));

-- Location: LABCELL_X31_Y74_N51
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ = SUM(( (\REG_B|q\(19) & \REG_A|q\(18)) ) + ( (\REG_B|q\(20) & \REG_A|q\(17)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~210\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~214\ = CARRY(( (\REG_B|q\(19) & \REG_A|q\(18)) ) + ( (\REG_B|q\(20) & \REG_A|q\(17)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~210\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(19),
	datac => \REG_A|ALT_INV_q\(17),
	datad => \REG_A|ALT_INV_q\(18),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~210\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~214\);

-- Location: LABCELL_X27_Y74_N39
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( (\REG_B|q\(24) & \REG_A|q\(13)) ) + ( (\REG_A|q\(14) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( (\REG_B|q\(24) & \REG_A|q\(13)) ) + ( (\REG_A|q\(14) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(14),
	datad => \REG_A|ALT_INV_q\(13),
	dataf => \REG_B|ALT_INV_q\(23),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~54\);

-- Location: LABCELL_X31_Y76_N45
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( (\REG_B|q\(22) & \REG_A|q\(15)) ) + ( (\REG_A|q\(16) & \REG_B|q\(21)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( (\REG_B|q\(22) & \REG_A|q\(15)) ) + ( (\REG_A|q\(16) & \REG_B|q\(21)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datac => \REG_A|ALT_INV_q\(16),
	datad => \REG_A|ALT_INV_q\(15),
	dataf => \REG_B|ALT_INV_q\(21),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~62\);

-- Location: LABCELL_X30_Y74_N48
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ 
-- (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~67\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ 
-- (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~67\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~71\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ & (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ & \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\)) 
-- # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ & ((\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\) # (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\,
	datac => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\,
	datad => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~67\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~71\);

-- Location: MLABCELL_X28_Y77_N57
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( (\REG_B|q\(17) & \REG_A|q\(20)) ) + ( (\REG_B|q\(18) & \REG_A|q\(19)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( (\REG_B|q\(17) & \REG_A|q\(20)) ) + ( (\REG_B|q\(18) & \REG_A|q\(19)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(17),
	datac => \REG_B|ALT_INV_q\(18),
	datad => \REG_A|ALT_INV_q\(20),
	dataf => \REG_A|ALT_INV_q\(19),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~78\);

-- Location: LABCELL_X29_Y76_N9
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~617\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~617_sumout\ = SUM(( (\REG_B|q\(14) & \REG_A|q\(23)) ) + ( (\REG_B|q\(13) & \REG_A|q\(24)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~614\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~618\ = CARRY(( (\REG_B|q\(14) & \REG_A|q\(23)) ) + ( (\REG_B|q\(13) & \REG_A|q\(24)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~614\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \REG_A|ALT_INV_q\(24),
	datad => \REG_A|ALT_INV_q\(23),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~614\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~617_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~618\);

-- Location: LABCELL_X27_Y75_N3
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( (\REG_B|q\(15) & \REG_A|q\(22)) ) + ( (\REG_B|q\(16) & \REG_A|q\(21)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( (\REG_B|q\(15) & \REG_A|q\(22)) ) + ( (\REG_B|q\(16) & \REG_A|q\(21)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \REG_A|ALT_INV_q\(22),
	dataf => \REG_A|ALT_INV_q\(21),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~86\);

-- Location: MLABCELL_X28_Y73_N6
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~489\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~489_sumout\ = SUM(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~617_sumout\ $ 
-- (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~487\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~486\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~490\ = CARRY(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~617_sumout\ $ 
-- (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~487\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~486\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~491\ = SHARE((!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~617_sumout\ & \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) 
-- # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ & ((\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~617_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~617_sumout\,
	datad => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~486\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~487\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~489_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~490\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~491\);

-- Location: LABCELL_X29_Y71_N27
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( (\REG_B|q\(28) & \REG_A|q\(9)) ) + ( (\REG_A|q\(10) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( (\REG_B|q\(28) & \REG_A|q\(9)) ) + ( (\REG_A|q\(10) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(10),
	datad => \REG_A|ALT_INV_q\(9),
	dataf => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~38\);

-- Location: LABCELL_X31_Y72_N21
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~30\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(7)) ) + ( (\REG_A|q\(8) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datac => \REG_A|ALT_INV_q\(8),
	datad => \REG_A|ALT_INV_q\(7),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~26\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~30\);

-- Location: LABCELL_X36_Y72_N33
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ = SUM(( (\REG_A|q\(11) & \REG_B|q\(26)) ) + ( (\REG_A|q\(12) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~186\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~190\ = CARRY(( (\REG_A|q\(11) & \REG_B|q\(26)) ) + ( (\REG_A|q\(12) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~186\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(11),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(12),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~186\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~190\);

-- Location: LABCELL_X30_Y71_N30
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~43\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~43\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~47\ = SHARE((!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\)) 
-- # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\) # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~29_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\,
	datac => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~29_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~189_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~43\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~47\);

-- Location: LABCELL_X29_Y74_N54
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~297\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~297_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~489_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~295\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~294\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~298\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~489_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~295\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~294\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~299\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~489_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) 
-- # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~489_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~489_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~294\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~295\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~297_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~298\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~299\);

-- Location: LABCELL_X30_Y77_N18
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~277\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~277_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(6)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~274\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~278\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(6)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~274\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(6),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~274\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~277_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~278\);

-- Location: LABCELL_X33_Y75_N21
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(27)) ) + ( (\REG_B|q\(9) & \REG_A|q\(28)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(27)) ) + ( (\REG_B|q\(9) & \REG_A|q\(28)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \REG_A|ALT_INV_q\(27),
	dataf => \REG_A|ALT_INV_q\(28),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~110\);

-- Location: LABCELL_X35_Y77_N15
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( (\REG_B|q\(12) & \REG_A|q\(25)) ) + ( (\REG_B|q\(11) & \REG_A|q\(26)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( (\REG_B|q\(12) & \REG_A|q\(25)) ) + ( (\REG_B|q\(11) & \REG_A|q\(26)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_A|ALT_INV_q\(26),
	datad => \REG_A|ALT_INV_q\(25),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~102\);

-- Location: LABCELL_X33_Y77_N27
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(29)) ) + ( (\REG_B|q\(7) & \REG_A|q\(30)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~258\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~262\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(29)) ) + ( (\REG_B|q\(7) & \REG_A|q\(30)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~258\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(7),
	datab => \REG_B|ALT_INV_q\(8),
	datac => \REG_A|ALT_INV_q\(30),
	datad => \REG_A|ALT_INV_q\(29),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~258\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~262\);

-- Location: MLABCELL_X34_Y77_N24
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ = SUM(( !\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ (!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~131\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~130\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~134\ = CARRY(( !\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ (!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~131\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~130\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~135\ = SHARE((!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ & (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\)) 
-- # (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\) # (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\,
	datac => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~130\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~131\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~134\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~135\);

-- Location: LABCELL_X37_Y74_N33
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ = SUM(( (\REG_B|q\(6) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~126\ = CARRY(( (\REG_B|q\(6) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(6),
	datad => \REG_A|ALT_INV_q\(31),
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\,
	cout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~126\);

-- Location: LABCELL_X35_Y74_N42
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ = SUM(( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~179\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~178\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~182\ = CARRY(( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~179\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~178\ ))
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~183\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~178\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~179\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\,
	cout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~182\,
	shareout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~183\);

-- Location: MLABCELL_X34_Y73_N18
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ = SUM(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~277_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~143\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~142\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~146\ = CARRY(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~277_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ $ 
-- (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~143\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~142\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~147\ = SHARE((!\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~277_sumout\ & (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ & \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\)) # 
-- (\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~277_sumout\ & ((\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\) # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~277_sumout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~133_sumout\,
	datad => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~181_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~142\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~143\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~146\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~147\);

-- Location: LABCELL_X33_Y73_N12
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~297_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~297_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~297_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~145_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~98\);

-- Location: FF_X33_Y73_N14
\REG_Z|q[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(37));

-- Location: LABCELL_X31_Y76_N48
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( (\REG_A|q\(17) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(16)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( (\REG_A|q\(17) & \REG_B|q\(21)) ) + ( (\REG_B|q\(22) & \REG_A|q\(16)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_A|ALT_INV_q\(17),
	datac => \REG_A|ALT_INV_q\(16),
	datad => \REG_B|ALT_INV_q\(21),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~66\);

-- Location: LABCELL_X31_Y74_N54
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ = SUM(( (\REG_B|q\(20) & \REG_A|q\(18)) ) + ( (\REG_B|q\(19) & \REG_A|q\(19)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~214\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~218\ = CARRY(( (\REG_B|q\(20) & \REG_A|q\(18)) ) + ( (\REG_B|q\(19) & \REG_A|q\(19)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~214\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(19),
	datad => \REG_A|ALT_INV_q\(18),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~214\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~218\);

-- Location: LABCELL_X27_Y74_N42
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( (\REG_A|q\(14) & \REG_B|q\(24)) ) + ( (\REG_A|q\(15) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( (\REG_A|q\(14) & \REG_B|q\(24)) ) + ( (\REG_A|q\(15) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(15),
	dataf => \REG_B|ALT_INV_q\(23),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~58\);

-- Location: LABCELL_X30_Y74_N51
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~71\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~71\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~75\ = SHARE((!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ & \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\)) 
-- # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ & ((\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\,
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\,
	datad => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~71\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~75\);

-- Location: LABCELL_X27_Y75_N6
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( (\REG_B|q\(16) & \REG_A|q\(22)) ) + ( (\REG_B|q\(15) & \REG_A|q\(23)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( (\REG_B|q\(16) & \REG_A|q\(22)) ) + ( (\REG_B|q\(15) & \REG_A|q\(23)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \REG_A|ALT_INV_q\(23),
	datad => \REG_A|ALT_INV_q\(22),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~90\);

-- Location: MLABCELL_X28_Y76_N0
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( (\REG_B|q\(17) & \REG_A|q\(21)) ) + ( (\REG_B|q\(18) & \REG_A|q\(20)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( (\REG_B|q\(17) & \REG_A|q\(21)) ) + ( (\REG_B|q\(18) & \REG_A|q\(20)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(18),
	datac => \REG_B|ALT_INV_q\(17),
	datad => \REG_A|ALT_INV_q\(21),
	dataf => \REG_A|ALT_INV_q\(20),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~82\);

-- Location: LABCELL_X29_Y76_N12
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~621\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~621_sumout\ = SUM(( (\REG_B|q\(14) & \REG_A|q\(24)) ) + ( (\REG_B|q\(13) & \REG_A|q\(25)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~618\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~622\ = CARRY(( (\REG_B|q\(14) & \REG_A|q\(24)) ) + ( (\REG_B|q\(13) & \REG_A|q\(25)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~618\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \REG_A|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(24),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~618\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~621_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~622\);

-- Location: MLABCELL_X28_Y73_N9
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~493\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~493_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~621_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~491\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~490\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~494\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~621_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~491\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~490\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~495\ = SHARE((!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~621_sumout\)) 
-- # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~621_sumout\) # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\,
	datac => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~621_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~490\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~491\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~493_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~494\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~495\);

-- Location: LABCELL_X29_Y71_N30
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( (\REG_A|q\(10) & \REG_B|q\(28)) ) + ( (\REG_A|q\(11) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( (\REG_A|q\(10) & \REG_B|q\(28)) ) + ( (\REG_A|q\(11) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(10),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(11),
	dataf => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~42\);

-- Location: LABCELL_X31_Y72_N24
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(8)) ) + ( (\REG_A|q\(9) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~34\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(8)) ) + ( (\REG_A|q\(9) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_A|ALT_INV_q\(8),
	datac => \REG_A|ALT_INV_q\(9),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~30\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~34\);

-- Location: LABCELL_X36_Y72_N36
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ = SUM(( (\REG_B|q\(26) & \REG_A|q\(12)) ) + ( (\REG_A|q\(13) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~190\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~194\ = CARRY(( (\REG_B|q\(26) & \REG_A|q\(12)) ) + ( (\REG_A|q\(13) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~190\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(13),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(12),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~190\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~194\);

-- Location: LABCELL_X30_Y71_N33
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~47\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~47\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~51\ = SHARE((!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ & (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\)) 
-- # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\) # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~33_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\,
	datac => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~33_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~193_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~47\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~51\);

-- Location: LABCELL_X29_Y74_N57
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~301\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~301_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~493_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~299\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~298\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~302\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~493_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~299\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~298\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~303\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~493_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\)) 
-- # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~493_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~493_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~298\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~299\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~301_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~302\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~303\);

-- Location: LABCELL_X30_Y77_N21
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~281\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~281_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(7)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~278\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~282\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(7)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~278\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(7),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~278\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~281_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~282\);

-- Location: LABCELL_X37_Y74_N36
\ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ = SUM(( GND ) + ( GND ) + ( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	sumout => \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\);

-- Location: LABCELL_X35_Y74_N45
\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ = SUM(( \ADD_6|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~183\ ) + ( \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~182\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_6|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\,
	cin => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~182\,
	sharein => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~183\,
	sumout => \ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\);

-- Location: LABCELL_X33_Y77_N30
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ = SUM(( (\REG_A|q\(31) & \REG_B|q\(7)) ) + ( (\REG_B|q\(8) & \REG_A|q\(30)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~262\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~266\ = CARRY(( (\REG_A|q\(31) & \REG_B|q\(7)) ) + ( (\REG_B|q\(8) & \REG_A|q\(30)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~262\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datab => \REG_A|ALT_INV_q\(31),
	datac => \REG_B|ALT_INV_q\(7),
	dataf => \REG_A|ALT_INV_q\(30),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~262\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~266\);

-- Location: LABCELL_X35_Y77_N18
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( (\REG_B|q\(12) & \REG_A|q\(26)) ) + ( (\REG_B|q\(11) & \REG_A|q\(27)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( (\REG_B|q\(12) & \REG_A|q\(26)) ) + ( (\REG_B|q\(11) & \REG_A|q\(27)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_B|ALT_INV_q\(12),
	datad => \REG_A|ALT_INV_q\(26),
	dataf => \REG_A|ALT_INV_q\(27),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~106\);

-- Location: LABCELL_X33_Y75_N24
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(28)) ) + ( (\REG_B|q\(9) & \REG_A|q\(29)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(28)) ) + ( (\REG_B|q\(9) & \REG_A|q\(29)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \REG_A|ALT_INV_q\(28),
	dataf => \REG_A|ALT_INV_q\(29),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~114\);

-- Location: MLABCELL_X34_Y77_N27
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\ = SUM(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ $ (!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~135\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~134\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~138\ = CARRY(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ $ (!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ 
-- (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~135\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~134\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~139\ = SHARE((!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ & (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ & \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\)) 
-- # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ & ((\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\) # (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\,
	datac => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\,
	datad => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~134\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~135\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~138\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~139\);

-- Location: MLABCELL_X34_Y73_N21
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ = SUM(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~281_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~147\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~146\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~150\ = CARRY(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~281_sumout\ $ (!\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~147\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~146\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~151\ = SHARE((!\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~281_sumout\ & (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\)) # 
-- (\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~281_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\) # (\ADD_2|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~281_sumout\,
	datac => \ADD_2|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~185_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~137_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~146\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~147\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~150\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~151\);

-- Location: LABCELL_X33_Y73_N15
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~301_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~301_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~98\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~301_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~149_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~102\);

-- Location: FF_X33_Y73_N16
\REG_Z|q[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(38));

-- Location: LABCELL_X33_Y77_N33
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ = SUM(( (\REG_B|q\(8) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~266\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~270\ = CARRY(( (\REG_B|q\(8) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~266\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(8),
	datac => \REG_A|ALT_INV_q\(31),
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~266\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~270\);

-- Location: LABCELL_X33_Y75_N27
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ = SUM(( (\REG_B|q\(9) & \REG_A|q\(30)) ) + ( (\REG_B|q\(10) & \REG_A|q\(29)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~118\ = CARRY(( (\REG_B|q\(9) & \REG_A|q\(30)) ) + ( (\REG_B|q\(10) & \REG_A|q\(29)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \REG_A|ALT_INV_q\(29),
	datad => \REG_A|ALT_INV_q\(30),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~118\);

-- Location: LABCELL_X35_Y77_N21
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( (\REG_B|q\(11) & \REG_A|q\(28)) ) + ( (\REG_B|q\(12) & \REG_A|q\(27)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( (\REG_B|q\(11) & \REG_A|q\(28)) ) + ( (\REG_B|q\(12) & \REG_A|q\(27)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_A|ALT_INV_q\(27),
	datad => \REG_A|ALT_INV_q\(28),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~110\);

-- Location: MLABCELL_X34_Y77_N30
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ = SUM(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ $ 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~139\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~138\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~142\ = CARRY(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ $ 
-- (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~139\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~138\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~143\ = SHARE((!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ & (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ & \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\)) 
-- # (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ & ((\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\) # (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\,
	datac => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\,
	datad => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~138\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~139\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~142\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~143\);

-- Location: LABCELL_X30_Y77_N24
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~285\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~285_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(8)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~282\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~286\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(8)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~282\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(8),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~282\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~285_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~286\);

-- Location: MLABCELL_X34_Y73_N24
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ = SUM(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ $ (!\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~285_sumout\) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~151\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~150\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~154\ = CARRY(( !\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ $ (!\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~285_sumout\) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~151\ ) + 
-- ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~150\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~155\ = SHARE((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ & \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~285_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~141_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~285_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~150\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~151\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~154\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~155\);

-- Location: LABCELL_X31_Y76_N51
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( (\REG_B|q\(21) & \REG_A|q\(18)) ) + ( (\REG_B|q\(22) & \REG_A|q\(17)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( (\REG_B|q\(21) & \REG_A|q\(18)) ) + ( (\REG_B|q\(22) & \REG_A|q\(17)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_A|ALT_INV_q\(17),
	datac => \REG_B|ALT_INV_q\(21),
	datad => \REG_A|ALT_INV_q\(18),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~70\);

-- Location: LABCELL_X27_Y74_N45
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( (\REG_B|q\(24) & \REG_A|q\(15)) ) + ( (\REG_A|q\(16) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( (\REG_B|q\(24) & \REG_A|q\(15)) ) + ( (\REG_A|q\(16) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(16),
	datad => \REG_A|ALT_INV_q\(15),
	dataf => \REG_B|ALT_INV_q\(23),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~62\);

-- Location: LABCELL_X31_Y74_N57
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ = SUM(( (\REG_B|q\(20) & \REG_A|q\(19)) ) + ( (\REG_B|q\(19) & \REG_A|q\(20)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~218\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~222\ = CARRY(( (\REG_B|q\(20) & \REG_A|q\(19)) ) + ( (\REG_B|q\(19) & \REG_A|q\(20)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~218\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(20),
	datad => \REG_A|ALT_INV_q\(19),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~218\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~222\);

-- Location: LABCELL_X30_Y74_N54
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~75\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~75\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~79\ = SHARE((!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ & (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\)) 
-- # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ & ((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\) # (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\,
	datac => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~75\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~79\);

-- Location: LABCELL_X31_Y72_N27
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ = SUM(( (\REG_A|q\(10) & \REG_B|q\(29)) ) + ( (\REG_B|q\(30) & \REG_A|q\(9)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~38\ = CARRY(( (\REG_A|q\(10) & \REG_B|q\(29)) ) + ( (\REG_B|q\(30) & \REG_A|q\(9)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datac => \REG_A|ALT_INV_q\(10),
	datad => \REG_B|ALT_INV_q\(29),
	dataf => \REG_A|ALT_INV_q\(9),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~34\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~38\);

-- Location: LABCELL_X36_Y72_N39
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ = SUM(( (\REG_B|q\(26) & \REG_A|q\(13)) ) + ( (\REG_A|q\(14) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~194\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~198\ = CARRY(( (\REG_B|q\(26) & \REG_A|q\(13)) ) + ( (\REG_A|q\(14) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~194\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(14),
	datad => \REG_A|ALT_INV_q\(13),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~194\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~198\);

-- Location: LABCELL_X29_Y71_N33
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( (\REG_B|q\(28) & \REG_A|q\(11)) ) + ( (\REG_A|q\(12) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( (\REG_B|q\(28) & \REG_A|q\(11)) ) + ( (\REG_A|q\(12) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(12),
	datad => \REG_A|ALT_INV_q\(11),
	dataf => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~46\);

-- Location: LABCELL_X30_Y71_N36
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ $ 
-- (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~51\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ $ 
-- (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~51\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~55\ = SHARE((!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ & \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) 
-- # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~37_sumout\ & ((\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\) # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~37_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~197_sumout\,
	datad => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~51\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~55\);

-- Location: LABCELL_X27_Y75_N9
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( (\REG_B|q\(15) & \REG_A|q\(24)) ) + ( (\REG_B|q\(16) & \REG_A|q\(23)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( (\REG_B|q\(15) & \REG_A|q\(24)) ) + ( (\REG_B|q\(16) & \REG_A|q\(23)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datac => \REG_B|ALT_INV_q\(15),
	datad => \REG_A|ALT_INV_q\(24),
	dataf => \REG_A|ALT_INV_q\(23),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~94\);

-- Location: LABCELL_X29_Y76_N15
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~625\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~625_sumout\ = SUM(( (\REG_B|q\(13) & \REG_A|q\(26)) ) + ( (\REG_B|q\(14) & \REG_A|q\(25)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~622\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~626\ = CARRY(( (\REG_B|q\(13) & \REG_A|q\(26)) ) + ( (\REG_B|q\(14) & \REG_A|q\(25)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~622\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \REG_A|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(26),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~622\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~625_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~626\);

-- Location: MLABCELL_X28_Y76_N3
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( (\REG_B|q\(17) & \REG_A|q\(22)) ) + ( (\REG_B|q\(18) & \REG_A|q\(21)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( (\REG_B|q\(17) & \REG_A|q\(22)) ) + ( (\REG_B|q\(18) & \REG_A|q\(21)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \REG_A|ALT_INV_q\(21),
	datad => \REG_A|ALT_INV_q\(22),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~86\);

-- Location: MLABCELL_X28_Y73_N12
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~497\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~497_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~625_sumout\ $ 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~495\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~494\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~498\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~625_sumout\ $ 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~495\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~494\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~499\ = SHARE((!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~625_sumout\ & \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) 
-- # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ & ((\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~625_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~625_sumout\,
	datad => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~494\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~495\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~497_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~498\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~499\);

-- Location: LABCELL_X29_Y73_N30
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~305\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~305_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~497_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~303\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~302\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~306\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~497_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~303\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~302\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~307\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~497_sumout\)) 
-- # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~497_sumout\) # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~497_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~302\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~303\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~305_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~306\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~307\);

-- Location: LABCELL_X33_Y73_N18
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~305_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~305_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~102\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~153_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~305_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~106\);

-- Location: FF_X33_Y73_N19
\REG_Z|q[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(39));

-- Location: LABCELL_X31_Y76_N54
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( (\REG_B|q\(22) & \REG_A|q\(18)) ) + ( (\REG_B|q\(21) & \REG_A|q\(19)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( (\REG_B|q\(22) & \REG_A|q\(18)) ) + ( (\REG_B|q\(21) & \REG_A|q\(19)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \REG_A|ALT_INV_q\(19),
	datad => \REG_A|ALT_INV_q\(18),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~74\);

-- Location: LABCELL_X27_Y74_N48
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( (\REG_B|q\(24) & \REG_A|q\(16)) ) + ( (\REG_A|q\(17) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( (\REG_B|q\(24) & \REG_A|q\(16)) ) + ( (\REG_A|q\(17) & \REG_B|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(16),
	dataf => \REG_B|ALT_INV_q\(23),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~66\);

-- Location: LABCELL_X31_Y73_N0
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ = SUM(( (\REG_B|q\(20) & \REG_A|q\(20)) ) + ( (\REG_B|q\(19) & \REG_A|q\(21)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~222\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~226\ = CARRY(( (\REG_B|q\(20) & \REG_A|q\(20)) ) + ( (\REG_B|q\(19) & \REG_A|q\(21)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~222\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(21),
	datad => \REG_A|ALT_INV_q\(20),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~222\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~226\);

-- Location: LABCELL_X30_Y74_N57
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~79\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~79\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~83\ = SHARE((!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\)) 
-- # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & ((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\) # (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\,
	datac => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~79\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~83\);

-- Location: LABCELL_X27_Y75_N12
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( (\REG_B|q\(16) & \REG_A|q\(24)) ) + ( (\REG_B|q\(15) & \REG_A|q\(25)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( (\REG_B|q\(16) & \REG_A|q\(24)) ) + ( (\REG_B|q\(15) & \REG_A|q\(25)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \REG_A|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(24),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~98\);

-- Location: LABCELL_X29_Y76_N18
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~629\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~629_sumout\ = SUM(( (\REG_B|q\(14) & \REG_A|q\(26)) ) + ( (\REG_B|q\(13) & \REG_A|q\(27)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~626\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~630\ = CARRY(( (\REG_B|q\(14) & \REG_A|q\(26)) ) + ( (\REG_B|q\(13) & \REG_A|q\(27)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~626\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \REG_A|ALT_INV_q\(27),
	datad => \REG_A|ALT_INV_q\(26),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~626\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~629_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~630\);

-- Location: MLABCELL_X28_Y76_N6
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(22)) ) + ( (\REG_B|q\(17) & \REG_A|q\(23)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(22)) ) + ( (\REG_B|q\(17) & \REG_A|q\(23)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(18),
	datac => \REG_B|ALT_INV_q\(17),
	datad => \REG_A|ALT_INV_q\(22),
	dataf => \REG_A|ALT_INV_q\(23),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~90\);

-- Location: MLABCELL_X28_Y73_N15
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~501\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~501_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~629_sumout\ $ 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~499\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~498\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~502\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~629_sumout\ $ 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~499\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~498\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~503\ = SHARE((!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~629_sumout\ & \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\)) 
-- # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & ((\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~629_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~629_sumout\,
	datad => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~498\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~499\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~501_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~502\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~503\);

-- Location: LABCELL_X29_Y71_N36
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( (\REG_A|q\(13) & \REG_B|q\(27)) ) + ( (\REG_A|q\(12) & \REG_B|q\(28)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( (\REG_A|q\(13) & \REG_B|q\(27)) ) + ( (\REG_A|q\(12) & \REG_B|q\(28)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(13),
	datad => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~50\);

-- Location: LABCELL_X31_Y72_N30
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(10)) ) + ( (\REG_A|q\(11) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~42\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(10)) ) + ( (\REG_A|q\(11) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_A|ALT_INV_q\(11),
	datac => \REG_A|ALT_INV_q\(10),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~38\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~42\);

-- Location: LABCELL_X36_Y72_N42
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\ = SUM(( (\REG_A|q\(14) & \REG_B|q\(26)) ) + ( (\REG_A|q\(15) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~198\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~202\ = CARRY(( (\REG_A|q\(14) & \REG_B|q\(26)) ) + ( (\REG_A|q\(15) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~198\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(15),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~198\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~202\);

-- Location: LABCELL_X30_Y71_N39
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~55\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~55\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~59\ = SHARE((!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ & (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\)) 
-- # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\) # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~41_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\,
	datac => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~41_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~201_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~55\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~59\);

-- Location: LABCELL_X29_Y73_N33
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~309\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~309_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~501_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~307\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~306\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~310\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~501_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~307\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~306\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~311\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~501_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\)) 
-- # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~501_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~501_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~306\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~307\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~309_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~310\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~311\);

-- Location: LABCELL_X30_Y77_N27
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~289\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~289_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(9)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~286\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~290\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(9)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~286\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(9),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~286\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~289_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~290\);

-- Location: LABCELL_X33_Y75_N30
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(30)) ) + ( (\REG_B|q\(9) & \REG_A|q\(31)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~122\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(30)) ) + ( (\REG_B|q\(9) & \REG_A|q\(31)) ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(9),
	datab => \REG_B|ALT_INV_q\(10),
	datac => \REG_A|ALT_INV_q\(31),
	datad => \REG_A|ALT_INV_q\(30),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~122\);

-- Location: LABCELL_X35_Y77_N24
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( (\REG_B|q\(11) & \REG_A|q\(29)) ) + ( (\REG_B|q\(12) & \REG_A|q\(28)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( (\REG_B|q\(11) & \REG_A|q\(29)) ) + ( (\REG_B|q\(12) & \REG_A|q\(28)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_A|ALT_INV_q\(28),
	datad => \REG_A|ALT_INV_q\(29),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~114\);

-- Location: LABCELL_X33_Y77_N36
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ = SUM(( GND ) + ( GND ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~270\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~270\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\);

-- Location: MLABCELL_X34_Y77_N33
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ = SUM(( !\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ (!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~143\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~142\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~146\ = CARRY(( !\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ (!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ 
-- (\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\)) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~143\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~142\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~147\ = SHARE((!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ & (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\)) 
-- # (\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ & ((\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\) # (\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\,
	datac => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~142\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~143\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~146\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~147\);

-- Location: MLABCELL_X34_Y73_N27
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\ = SUM(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~289_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~155\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~154\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~158\ = CARRY(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~289_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~155\ ) + 
-- ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~154\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~159\ = SHARE((\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~289_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~289_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~145_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~154\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~155\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~158\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~159\);

-- Location: LABCELL_X33_Y73_N21
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~309_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~309_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~106\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~309_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~157_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~110\);

-- Location: FF_X33_Y73_N22
\REG_Z|q[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(40));

-- Location: LABCELL_X30_Y77_N30
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~293\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~293_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(10)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~290\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~294\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(10)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~290\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datab => \REG_A|ALT_INV_q\(10),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~290\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~293_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~294\);

-- Location: LABCELL_X33_Y75_N33
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ = SUM(( (\REG_B|q\(10) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~126\ = CARRY(( (\REG_B|q\(10) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(10),
	datad => \REG_A|ALT_INV_q\(31),
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\,
	cout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~126\);

-- Location: LABCELL_X35_Y77_N27
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ = SUM(( (\REG_B|q\(12) & \REG_A|q\(29)) ) + ( (\REG_B|q\(11) & \REG_A|q\(30)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~118\ = CARRY(( (\REG_B|q\(12) & \REG_A|q\(29)) ) + ( (\REG_B|q\(11) & \REG_A|q\(30)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_A|ALT_INV_q\(30),
	datad => \REG_A|ALT_INV_q\(29),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~118\);

-- Location: MLABCELL_X34_Y77_N36
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ = SUM(( !\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ $ (!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\) ) + ( 
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~147\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~146\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~150\ = CARRY(( !\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ $ (!\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~147\ ) 
-- + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~146\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~151\ = SHARE((\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ & \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\,
	datad => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~146\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~147\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~150\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~151\);

-- Location: MLABCELL_X34_Y73_N30
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ = SUM(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~293_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~159\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~158\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~162\ = CARRY(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~293_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~159\ ) + 
-- ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~158\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~163\ = SHARE((\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~293_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~293_sumout\,
	datac => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~149_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~158\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~159\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~162\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~163\);

-- Location: LABCELL_X27_Y75_N15
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( (\REG_B|q\(16) & \REG_A|q\(25)) ) + ( (\REG_B|q\(15) & \REG_A|q\(26)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( (\REG_B|q\(16) & \REG_A|q\(25)) ) + ( (\REG_B|q\(15) & \REG_A|q\(26)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \REG_A|ALT_INV_q\(26),
	datad => \REG_A|ALT_INV_q\(25),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~102\);

-- Location: MLABCELL_X28_Y76_N9
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( (\REG_B|q\(17) & \REG_A|q\(24)) ) + ( (\REG_B|q\(18) & \REG_A|q\(23)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( (\REG_B|q\(17) & \REG_A|q\(24)) ) + ( (\REG_B|q\(18) & \REG_A|q\(23)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \REG_A|ALT_INV_q\(23),
	datad => \REG_A|ALT_INV_q\(24),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~94\);

-- Location: LABCELL_X29_Y76_N21
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~633\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~633_sumout\ = SUM(( (\REG_B|q\(13) & \REG_A|q\(28)) ) + ( (\REG_B|q\(14) & \REG_A|q\(27)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~630\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~634\ = CARRY(( (\REG_B|q\(13) & \REG_A|q\(28)) ) + ( (\REG_B|q\(14) & \REG_A|q\(27)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~630\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \REG_A|ALT_INV_q\(28),
	dataf => \REG_A|ALT_INV_q\(27),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~630\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~633_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~634\);

-- Location: MLABCELL_X28_Y73_N18
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~505\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~505_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~633_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~503\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~502\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~506\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~633_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~503\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~502\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~507\ = SHARE((!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ & (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ & 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~633_sumout\)) # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~633_sumout\) # 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\,
	datac => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~633_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~502\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~503\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~505_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~506\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~507\);

-- Location: LABCELL_X31_Y76_N57
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( (\REG_B|q\(22) & \REG_A|q\(19)) ) + ( (\REG_B|q\(21) & \REG_A|q\(20)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( (\REG_B|q\(22) & \REG_A|q\(19)) ) + ( (\REG_B|q\(21) & \REG_A|q\(20)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \REG_A|ALT_INV_q\(20),
	datad => \REG_A|ALT_INV_q\(19),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~78\);

-- Location: LABCELL_X27_Y74_N51
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( (\REG_B|q\(24) & \REG_A|q\(17)) ) + ( (\REG_B|q\(23) & \REG_A|q\(18)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( (\REG_B|q\(24) & \REG_A|q\(17)) ) + ( (\REG_B|q\(23) & \REG_A|q\(18)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_B|ALT_INV_q\(23),
	datad => \REG_A|ALT_INV_q\(17),
	dataf => \REG_A|ALT_INV_q\(18),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~70\);

-- Location: LABCELL_X31_Y73_N3
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ = SUM(( (\REG_B|q\(19) & \REG_A|q\(22)) ) + ( (\REG_B|q\(20) & \REG_A|q\(21)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~226\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~230\ = CARRY(( (\REG_B|q\(19) & \REG_A|q\(22)) ) + ( (\REG_B|q\(20) & \REG_A|q\(21)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~226\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(22),
	dataf => \REG_A|ALT_INV_q\(21),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~226\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~230\);

-- Location: LABCELL_X30_Y73_N0
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~83\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~83\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~87\ = SHARE((!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ & (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\)) 
-- # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ & ((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\) # (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\,
	datac => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~83\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~87\);

-- Location: LABCELL_X29_Y71_N39
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( (\REG_B|q\(28) & \REG_A|q\(13)) ) + ( (\REG_A|q\(14) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( (\REG_B|q\(28) & \REG_A|q\(13)) ) + ( (\REG_A|q\(14) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(14),
	datad => \REG_A|ALT_INV_q\(13),
	dataf => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~54\);

-- Location: LABCELL_X36_Y72_N45
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ = SUM(( (\REG_B|q\(26) & \REG_A|q\(15)) ) + ( (\REG_A|q\(16) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~202\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~206\ = CARRY(( (\REG_B|q\(26) & \REG_A|q\(15)) ) + ( (\REG_A|q\(16) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~202\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(16),
	datad => \REG_A|ALT_INV_q\(15),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~202\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~206\);

-- Location: LABCELL_X31_Y72_N33
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(11)) ) + ( (\REG_A|q\(12) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~46\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(11)) ) + ( (\REG_A|q\(12) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datac => \REG_A|ALT_INV_q\(12),
	datad => \REG_A|ALT_INV_q\(11),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~42\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~46\);

-- Location: LABCELL_X30_Y71_N42
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ $ 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~59\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ $ 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~59\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~63\ = SHARE((!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ & \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\)) 
-- # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ & ((\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~45_sumout\) # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\,
	datad => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~45_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~59\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~63\);

-- Location: LABCELL_X29_Y73_N36
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~313\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~313_sumout\ = SUM(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~505_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~311\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~310\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~314\ = CARRY(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~505_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~311\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~310\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~315\ = SHARE((!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~505_sumout\ & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\)) 
-- # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~505_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~505_sumout\,
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~310\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~311\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~313_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~314\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~315\);

-- Location: LABCELL_X33_Y73_N24
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~313_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~313_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~110\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~161_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~313_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~114\);

-- Location: FF_X33_Y73_N25
\REG_Z|q[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(41));

-- Location: LABCELL_X30_Y77_N33
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~297\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~297_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(11)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~294\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~298\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(11)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~294\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(11),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~294\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~297_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~298\);

-- Location: LABCELL_X35_Y77_N30
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ = SUM(( (\REG_B|q\(11) & \REG_A|q\(31)) ) + ( (\REG_B|q\(12) & \REG_A|q\(30)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~122\ = CARRY(( (\REG_B|q\(11) & \REG_A|q\(31)) ) + ( (\REG_B|q\(12) & \REG_A|q\(30)) ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(11),
	datac => \REG_B|ALT_INV_q\(12),
	datad => \REG_A|ALT_INV_q\(31),
	dataf => \REG_A|ALT_INV_q\(30),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~122\);

-- Location: LABCELL_X33_Y75_N36
\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ = SUM(( GND ) + ( GND ) + ( \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	sumout => \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\);

-- Location: MLABCELL_X34_Y77_N39
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ = SUM(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\) ) + ( 
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~151\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~150\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~154\ = CARRY(( !\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ (!\ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\) ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~151\ ) 
-- + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~150\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~155\ = SHARE((\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ & \ADD_10|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\,
	datad => \ADD_10|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~150\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~151\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~154\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~155\);

-- Location: MLABCELL_X34_Y73_N33
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\ = SUM(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~297_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~163\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~162\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~166\ = CARRY(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~297_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~163\ ) + 
-- ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~162\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~167\ = SHARE((\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~297_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~297_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~153_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~162\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~163\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~166\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~167\);

-- Location: LABCELL_X31_Y75_N0
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( (\REG_B|q\(22) & \REG_A|q\(20)) ) + ( (\REG_B|q\(21) & \REG_A|q\(21)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( (\REG_B|q\(22) & \REG_A|q\(20)) ) + ( (\REG_B|q\(21) & \REG_A|q\(21)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \REG_A|ALT_INV_q\(21),
	datad => \REG_A|ALT_INV_q\(20),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~82\);

-- Location: LABCELL_X27_Y74_N54
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( (\REG_B|q\(23) & \REG_A|q\(19)) ) + ( (\REG_B|q\(24) & \REG_A|q\(18)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( (\REG_B|q\(23) & \REG_A|q\(19)) ) + ( (\REG_B|q\(24) & \REG_A|q\(18)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(19),
	dataf => \REG_A|ALT_INV_q\(18),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~74\);

-- Location: LABCELL_X31_Y73_N6
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\ = SUM(( (\REG_B|q\(19) & \REG_A|q\(23)) ) + ( (\REG_B|q\(20) & \REG_A|q\(22)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~230\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~234\ = CARRY(( (\REG_B|q\(19) & \REG_A|q\(23)) ) + ( (\REG_B|q\(20) & \REG_A|q\(22)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~230\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(23),
	dataf => \REG_A|ALT_INV_q\(22),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~230\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~234\);

-- Location: LABCELL_X30_Y73_N3
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~87\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~87\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~91\ = SHARE((!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\)) 
-- # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & ((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\) # (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\,
	datac => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~87\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~91\);

-- Location: LABCELL_X29_Y71_N42
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( (\REG_A|q\(14) & \REG_B|q\(28)) ) + ( (\REG_A|q\(15) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( (\REG_A|q\(14) & \REG_B|q\(28)) ) + ( (\REG_A|q\(15) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(15),
	dataf => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~58\);

-- Location: LABCELL_X31_Y72_N36
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ = SUM(( (\REG_A|q\(13) & \REG_B|q\(29)) ) + ( (\REG_B|q\(30) & \REG_A|q\(12)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~50\ = CARRY(( (\REG_A|q\(13) & \REG_B|q\(29)) ) + ( (\REG_B|q\(30) & \REG_A|q\(12)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_A|ALT_INV_q\(12),
	datac => \REG_A|ALT_INV_q\(13),
	datad => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~46\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~50\);

-- Location: LABCELL_X36_Y72_N48
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ = SUM(( (\REG_A|q\(16) & \REG_B|q\(26)) ) + ( (\REG_A|q\(17) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~206\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~210\ = CARRY(( (\REG_A|q\(16) & \REG_B|q\(26)) ) + ( (\REG_A|q\(17) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~206\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(17),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~206\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~210\);

-- Location: LABCELL_X30_Y71_N45
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~63\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~63\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~67\ = SHARE((!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ & (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\)) 
-- # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\) # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~49_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\,
	datac => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~49_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~63\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~67\);

-- Location: LABCELL_X27_Y75_N18
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( (\REG_B|q\(15) & \REG_A|q\(27)) ) + ( (\REG_B|q\(16) & \REG_A|q\(26)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( (\REG_B|q\(15) & \REG_A|q\(27)) ) + ( (\REG_B|q\(16) & \REG_A|q\(26)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \REG_A|ALT_INV_q\(27),
	dataf => \REG_A|ALT_INV_q\(26),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~106\);

-- Location: MLABCELL_X28_Y76_N12
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(24)) ) + ( (\REG_B|q\(17) & \REG_A|q\(25)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(24)) ) + ( (\REG_B|q\(17) & \REG_A|q\(25)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \REG_A|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(24),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~98\);

-- Location: LABCELL_X29_Y76_N24
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~637\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~637_sumout\ = SUM(( (\REG_B|q\(13) & \REG_A|q\(29)) ) + ( (\REG_B|q\(14) & \REG_A|q\(28)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~634\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~638\ = CARRY(( (\REG_B|q\(13) & \REG_A|q\(29)) ) + ( (\REG_B|q\(14) & \REG_A|q\(28)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~634\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \REG_A|ALT_INV_q\(28),
	datad => \REG_A|ALT_INV_q\(29),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~634\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~637_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~638\);

-- Location: MLABCELL_X28_Y73_N21
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~509\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~509_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~637_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~507\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~506\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~510\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~637_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~507\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~506\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~511\ = SHARE((!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ & (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~637_sumout\)) # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~637_sumout\) # 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\,
	datac => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~637_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~506\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~507\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~509_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~510\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~511\);

-- Location: LABCELL_X29_Y73_N39
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~317\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~317_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~509_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~315\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~314\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~318\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~509_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~315\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~314\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~319\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~509_sumout\)) 
-- # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~509_sumout\) # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~509_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~314\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~315\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~317_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~318\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~319\);

-- Location: LABCELL_X33_Y73_N27
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~317_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~118\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~317_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~114\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~165_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~317_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~118\);

-- Location: FF_X33_Y73_N28
\REG_Z|q[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(42));

-- Location: LABCELL_X27_Y75_N21
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( (\REG_B|q\(16) & \REG_A|q\(27)) ) + ( (\REG_B|q\(15) & \REG_A|q\(28)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( (\REG_B|q\(16) & \REG_A|q\(27)) ) + ( (\REG_B|q\(15) & \REG_A|q\(28)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datad => \REG_A|ALT_INV_q\(27),
	dataf => \REG_A|ALT_INV_q\(28),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~110\);

-- Location: LABCELL_X29_Y76_N27
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~641\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~641_sumout\ = SUM(( (\REG_B|q\(14) & \REG_A|q\(29)) ) + ( (\REG_B|q\(13) & \REG_A|q\(30)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~638\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~642\ = CARRY(( (\REG_B|q\(14) & \REG_A|q\(29)) ) + ( (\REG_B|q\(13) & \REG_A|q\(30)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~638\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \REG_A|ALT_INV_q\(30),
	datad => \REG_A|ALT_INV_q\(29),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~638\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~641_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~642\);

-- Location: MLABCELL_X28_Y76_N15
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( (\REG_B|q\(17) & \REG_A|q\(26)) ) + ( (\REG_B|q\(18) & \REG_A|q\(25)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( (\REG_B|q\(17) & \REG_A|q\(26)) ) + ( (\REG_B|q\(18) & \REG_A|q\(25)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datad => \REG_A|ALT_INV_q\(26),
	dataf => \REG_A|ALT_INV_q\(25),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~102\);

-- Location: MLABCELL_X28_Y73_N24
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~513\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~513_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~641_sumout\ $ 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~511\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~510\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~514\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~641_sumout\ $ 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~511\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~510\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~515\ = SHARE((!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~641_sumout\ & 
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\)) # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ & ((\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\) # 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~641_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~641_sumout\,
	datad => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~510\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~511\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~513_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~514\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~515\);

-- Location: LABCELL_X31_Y75_N3
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( (\REG_B|q\(21) & \REG_A|q\(22)) ) + ( (\REG_B|q\(22) & \REG_A|q\(21)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( (\REG_B|q\(21) & \REG_A|q\(22)) ) + ( (\REG_B|q\(22) & \REG_A|q\(21)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(21),
	datad => \REG_A|ALT_INV_q\(22),
	dataf => \REG_A|ALT_INV_q\(21),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~86\);

-- Location: LABCELL_X27_Y74_N57
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( (\REG_B|q\(24) & \REG_A|q\(19)) ) + ( (\REG_B|q\(23) & \REG_A|q\(20)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( (\REG_B|q\(24) & \REG_A|q\(19)) ) + ( (\REG_B|q\(23) & \REG_A|q\(20)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(23),
	datab => \REG_B|ALT_INV_q\(24),
	datac => \REG_A|ALT_INV_q\(20),
	datad => \REG_A|ALT_INV_q\(19),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~78\);

-- Location: LABCELL_X31_Y73_N9
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ = SUM(( (\REG_B|q\(19) & \REG_A|q\(24)) ) + ( (\REG_B|q\(20) & \REG_A|q\(23)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~234\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~238\ = CARRY(( (\REG_B|q\(19) & \REG_A|q\(24)) ) + ( (\REG_B|q\(20) & \REG_A|q\(23)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~234\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datac => \REG_B|ALT_INV_q\(20),
	datad => \REG_A|ALT_INV_q\(24),
	dataf => \REG_A|ALT_INV_q\(23),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~234\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~238\);

-- Location: LABCELL_X30_Y73_N6
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~91\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~91\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~95\ = SHARE((!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ & (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\)) 
-- # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ & ((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\) # (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\,
	datac => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~91\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~95\);

-- Location: LABCELL_X31_Y72_N39
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(13)) ) + ( (\REG_A|q\(14) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~54\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(13)) ) + ( (\REG_A|q\(14) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datac => \REG_A|ALT_INV_q\(14),
	datad => \REG_A|ALT_INV_q\(13),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~50\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~54\);

-- Location: LABCELL_X29_Y71_N45
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( (\REG_B|q\(28) & \REG_A|q\(15)) ) + ( (\REG_A|q\(16) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( (\REG_B|q\(28) & \REG_A|q\(15)) ) + ( (\REG_A|q\(16) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(16),
	datad => \REG_A|ALT_INV_q\(15),
	dataf => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~62\);

-- Location: LABCELL_X36_Y72_N51
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ = SUM(( (\REG_A|q\(18) & \REG_B|q\(25)) ) + ( (\REG_B|q\(26) & \REG_A|q\(17)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~210\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~214\ = CARRY(( (\REG_A|q\(18) & \REG_B|q\(25)) ) + ( (\REG_B|q\(26) & \REG_A|q\(17)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~210\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(18),
	datad => \REG_B|ALT_INV_q\(25),
	dataf => \REG_A|ALT_INV_q\(17),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~210\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~214\);

-- Location: LABCELL_X30_Y71_N48
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~67\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~67\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~71\ = SHARE((!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ & (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\)) 
-- # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~53_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\) # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~53_sumout\,
	datac => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~67\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~71\);

-- Location: LABCELL_X29_Y73_N42
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~321\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~321_sumout\ = SUM(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~513_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~319\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~318\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~322\ = CARRY(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~513_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~319\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~318\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~323\ = SHARE((!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~513_sumout\ & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\)) 
-- # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~513_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~513_sumout\,
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~318\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~319\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~321_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~322\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~323\);

-- Location: LABCELL_X30_Y77_N36
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~301\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~301_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(12)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~298\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~302\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(12)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~298\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(12),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~298\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~301_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~302\);

-- Location: LABCELL_X35_Y77_N33
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ = SUM(( (\REG_B|q\(12) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~126\ = CARRY(( (\REG_B|q\(12) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(12),
	datac => \REG_A|ALT_INV_q\(31),
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\,
	cout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~126\);

-- Location: MLABCELL_X34_Y77_N42
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\ = SUM(( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~155\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~154\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~158\ = CARRY(( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~155\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~154\ ))
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~159\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~154\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~155\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\,
	cout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~158\,
	shareout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~159\);

-- Location: MLABCELL_X34_Y73_N36
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ = SUM(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~301_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~167\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~166\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~170\ = CARRY(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~301_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~167\ ) + 
-- ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~166\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~171\ = SHARE((\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~301_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~301_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~157_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~166\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~167\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~170\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~171\);

-- Location: LABCELL_X33_Y73_N30
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~321_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~122\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~321_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~118\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~321_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~169_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~122\);

-- Location: FF_X33_Y73_N32
\REG_Z|q[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(43));

-- Location: LABCELL_X30_Y77_N39
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~305\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~305_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(13)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~302\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~306\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(13)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~302\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(13),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~302\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~305_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~306\);

-- Location: LABCELL_X35_Y77_N36
\ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ = SUM(( GND ) + ( GND ) + ( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	sumout => \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\);

-- Location: MLABCELL_X34_Y77_N45
\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ = SUM(( \ADD_12|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~159\ ) + ( \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~158\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ADD_12|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\,
	cin => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~158\,
	sharein => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~159\,
	sumout => \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\);

-- Location: MLABCELL_X34_Y73_N39
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ = SUM(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~305_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\) ) + ( 
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~171\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~170\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~174\ = CARRY(( !\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~305_sumout\ $ (!\ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~171\ ) + 
-- ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~170\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~175\ = SHARE((\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~305_sumout\ & \ADD_8|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~305_sumout\,
	datad => \ADD_8|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~161_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~170\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~171\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~174\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~175\);

-- Location: LABCELL_X31_Y75_N6
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( (\REG_B|q\(22) & \REG_A|q\(22)) ) + ( (\REG_B|q\(21) & \REG_A|q\(23)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( (\REG_B|q\(22) & \REG_A|q\(22)) ) + ( (\REG_B|q\(21) & \REG_A|q\(23)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \REG_A|ALT_INV_q\(23),
	datad => \REG_A|ALT_INV_q\(22),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~90\);

-- Location: LABCELL_X31_Y73_N12
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ = SUM(( (\REG_B|q\(20) & \REG_A|q\(24)) ) + ( (\REG_B|q\(19) & \REG_A|q\(25)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~238\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~242\ = CARRY(( (\REG_B|q\(20) & \REG_A|q\(24)) ) + ( (\REG_B|q\(19) & \REG_A|q\(25)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~238\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(24),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~238\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~242\);

-- Location: LABCELL_X27_Y73_N0
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( (\REG_B|q\(24) & \REG_A|q\(20)) ) + ( (\REG_B|q\(23) & \REG_A|q\(21)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( (\REG_B|q\(24) & \REG_A|q\(20)) ) + ( (\REG_B|q\(23) & \REG_A|q\(21)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_A|ALT_INV_q\(21),
	datad => \REG_A|ALT_INV_q\(20),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~82\);

-- Location: LABCELL_X30_Y73_N9
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~95\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~95\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~99\ = SHARE((!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ & \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\)) 
-- # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & ((\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\,
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\,
	datad => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~95\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~99\);

-- Location: LABCELL_X31_Y72_N42
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(14)) ) + ( (\REG_A|q\(15) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~58\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(14)) ) + ( (\REG_A|q\(15) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_A|ALT_INV_q\(14),
	datac => \REG_A|ALT_INV_q\(15),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~54\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~58\);

-- Location: LABCELL_X36_Y72_N54
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ = SUM(( (\REG_B|q\(26) & \REG_A|q\(18)) ) + ( (\REG_A|q\(19) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~214\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~218\ = CARRY(( (\REG_B|q\(26) & \REG_A|q\(18)) ) + ( (\REG_A|q\(19) & \REG_B|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~214\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(18),
	dataf => \REG_B|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~214\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~218\);

-- Location: LABCELL_X29_Y71_N48
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( (\REG_A|q\(16) & \REG_B|q\(28)) ) + ( (\REG_A|q\(17) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( (\REG_A|q\(16) & \REG_B|q\(28)) ) + ( (\REG_A|q\(17) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(17),
	dataf => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~66\);

-- Location: LABCELL_X30_Y71_N51
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ $ 
-- (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~71\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ $ 
-- (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~71\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~75\ = SHARE((!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ & \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\)) 
-- # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~57_sumout\ & ((\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\) # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~57_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\,
	datad => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~71\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~75\);

-- Location: LABCELL_X27_Y75_N24
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( (\REG_B|q\(15) & \REG_A|q\(29)) ) + ( (\REG_B|q\(16) & \REG_A|q\(28)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( (\REG_B|q\(15) & \REG_A|q\(29)) ) + ( (\REG_B|q\(16) & \REG_A|q\(28)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \REG_A|ALT_INV_q\(28),
	datad => \REG_A|ALT_INV_q\(29),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~114\);

-- Location: LABCELL_X29_Y76_N30
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~645\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~645_sumout\ = SUM(( (\REG_B|q\(14) & \REG_A|q\(30)) ) + ( (\REG_B|q\(13) & \REG_A|q\(31)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~642\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~646\ = CARRY(( (\REG_B|q\(14) & \REG_A|q\(30)) ) + ( (\REG_B|q\(13) & \REG_A|q\(31)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~642\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datab => \REG_B|ALT_INV_q\(13),
	datac => \REG_A|ALT_INV_q\(31),
	datad => \REG_A|ALT_INV_q\(30),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~642\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~645_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~646\);

-- Location: MLABCELL_X28_Y76_N18
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(26)) ) + ( (\REG_B|q\(17) & \REG_A|q\(27)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(26)) ) + ( (\REG_B|q\(17) & \REG_A|q\(27)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(18),
	datac => \REG_B|ALT_INV_q\(17),
	datad => \REG_A|ALT_INV_q\(26),
	dataf => \REG_A|ALT_INV_q\(27),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~106\);

-- Location: MLABCELL_X28_Y73_N27
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~517\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~517_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~645_sumout\ $ 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~515\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~514\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~518\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~645_sumout\ $ 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~515\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~514\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~519\ = SHARE((!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~645_sumout\ & 
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\)) # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ & ((\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\) # 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~645_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~645_sumout\,
	datad => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~514\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~515\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~517_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~518\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~519\);

-- Location: LABCELL_X29_Y73_N45
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~325\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~325_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~517_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~323\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~322\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~326\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~517_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~323\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~322\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~327\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~517_sumout\)) 
-- # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~517_sumout\) # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~517_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~322\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~323\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~325_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~326\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~327\);

-- Location: LABCELL_X33_Y73_N33
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~325_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~126\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~325_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~122\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~173_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~325_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~126\);

-- Location: FF_X33_Y73_N34
\REG_Z|q[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(44));

-- Location: LABCELL_X27_Y73_N3
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( (\REG_B|q\(23) & \REG_A|q\(22)) ) + ( (\REG_B|q\(24) & \REG_A|q\(21)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( (\REG_B|q\(23) & \REG_A|q\(22)) ) + ( (\REG_B|q\(24) & \REG_A|q\(21)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_A|ALT_INV_q\(21),
	datad => \REG_A|ALT_INV_q\(22),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~86\);

-- Location: LABCELL_X31_Y75_N9
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( (\REG_B|q\(21) & \REG_A|q\(24)) ) + ( (\REG_B|q\(22) & \REG_A|q\(23)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( (\REG_B|q\(21) & \REG_A|q\(24)) ) + ( (\REG_B|q\(22) & \REG_A|q\(23)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \REG_A|ALT_INV_q\(24),
	dataf => \REG_A|ALT_INV_q\(23),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~94\);

-- Location: LABCELL_X31_Y73_N15
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ = SUM(( (\REG_B|q\(19) & \REG_A|q\(26)) ) + ( (\REG_B|q\(20) & \REG_A|q\(25)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~242\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~246\ = CARRY(( (\REG_B|q\(19) & \REG_A|q\(26)) ) + ( (\REG_B|q\(20) & \REG_A|q\(25)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~242\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(20),
	datad => \REG_A|ALT_INV_q\(26),
	dataf => \REG_A|ALT_INV_q\(25),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~242\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~246\);

-- Location: LABCELL_X30_Y73_N12
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( !\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ $ (!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~99\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( !\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ $ (!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~99\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~103\ = SHARE((!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ & (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\)) 
-- # (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ & ((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\) # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\,
	datac => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~99\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~103\);

-- Location: LABCELL_X27_Y75_N27
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ = SUM(( (\REG_B|q\(16) & \REG_A|q\(29)) ) + ( (\REG_B|q\(15) & \REG_A|q\(30)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~118\ = CARRY(( (\REG_B|q\(16) & \REG_A|q\(29)) ) + ( (\REG_B|q\(15) & \REG_A|q\(30)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \REG_A|ALT_INV_q\(30),
	datad => \REG_A|ALT_INV_q\(29),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~118\);

-- Location: MLABCELL_X28_Y76_N21
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( (\REG_B|q\(17) & \REG_A|q\(28)) ) + ( (\REG_B|q\(18) & \REG_A|q\(27)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( (\REG_B|q\(17) & \REG_A|q\(28)) ) + ( (\REG_B|q\(18) & \REG_A|q\(27)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datad => \REG_A|ALT_INV_q\(28),
	dataf => \REG_A|ALT_INV_q\(27),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~110\);

-- Location: LABCELL_X29_Y76_N33
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~649\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~649_sumout\ = SUM(( (\REG_B|q\(14) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~646\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~650\ = CARRY(( (\REG_B|q\(14) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~646\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(14),
	datad => \REG_A|ALT_INV_q\(31),
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~646\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~649_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~650\);

-- Location: MLABCELL_X28_Y73_N30
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~521\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~521_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~649_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~519\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~518\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~522\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~649_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~519\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~518\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~523\ = SHARE((!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ & (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ & 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~649_sumout\)) # (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~649_sumout\) # 
-- (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\,
	datac => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~649_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~518\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~519\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~521_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~522\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~523\);

-- Location: LABCELL_X31_Y72_N45
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(15)) ) + ( (\REG_A|q\(16) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~62\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(15)) ) + ( (\REG_A|q\(16) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datac => \REG_A|ALT_INV_q\(16),
	datad => \REG_A|ALT_INV_q\(15),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~58\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~62\);

-- Location: LABCELL_X29_Y71_N51
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( (\REG_B|q\(28) & \REG_A|q\(17)) ) + ( (\REG_A|q\(18) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( (\REG_B|q\(28) & \REG_A|q\(17)) ) + ( (\REG_A|q\(18) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(18),
	datad => \REG_A|ALT_INV_q\(17),
	dataf => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~70\);

-- Location: LABCELL_X36_Y72_N57
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ = SUM(( (\REG_B|q\(25) & \REG_A|q\(20)) ) + ( (\REG_A|q\(19) & \REG_B|q\(26)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~218\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~222\ = CARRY(( (\REG_B|q\(25) & \REG_A|q\(20)) ) + ( (\REG_A|q\(19) & \REG_B|q\(26)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~218\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(26),
	datac => \REG_B|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(20),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~218\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~222\);

-- Location: LABCELL_X30_Y71_N54
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~75\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~75\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~79\ = SHARE((!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\)) 
-- # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~61_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\) # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~61_sumout\,
	datac => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~75\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~79\);

-- Location: LABCELL_X29_Y73_N48
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~329\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~329_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~521_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~327\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~326\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~330\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~521_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~327\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~326\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~331\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~521_sumout\ & 
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\) # 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~521_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~521_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~326\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~327\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~329_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~330\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~331\);

-- Location: LABCELL_X30_Y77_N42
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~309\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~309_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(14)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~306\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~310\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(14)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~306\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(14),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~306\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~309_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~310\);

-- Location: MLABCELL_X34_Y73_N42
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~309_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~175\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~174\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~178\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~309_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~175\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~174\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~179\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~309_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~174\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~175\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~178\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~179\);

-- Location: LABCELL_X33_Y73_N36
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~329_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~130\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~329_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~126\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~329_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~177_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~130\);

-- Location: FF_X33_Y73_N38
\REG_Z|q[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(45));

-- Location: LABCELL_X30_Y77_N45
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~313\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~313_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(15)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~310\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~314\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(15)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~310\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datad => \REG_A|ALT_INV_q\(15),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~310\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~313_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~314\);

-- Location: MLABCELL_X34_Y73_N45
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~313_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~179\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~178\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~182\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~313_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~179\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~178\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~183\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~313_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~178\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~179\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~182\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~183\);

-- Location: LABCELL_X29_Y71_N54
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( (\REG_A|q\(18) & \REG_B|q\(28)) ) + ( (\REG_A|q\(19) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( (\REG_A|q\(18) & \REG_B|q\(28)) ) + ( (\REG_A|q\(19) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(18),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(19),
	dataf => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~74\);

-- Location: LABCELL_X36_Y71_N0
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ = SUM(( (\REG_B|q\(26) & \REG_A|q\(20)) ) + ( (\REG_B|q\(25) & \REG_A|q\(21)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~222\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~226\ = CARRY(( (\REG_B|q\(26) & \REG_A|q\(20)) ) + ( (\REG_B|q\(25) & \REG_A|q\(21)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~222\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \REG_A|ALT_INV_q\(21),
	datad => \REG_A|ALT_INV_q\(20),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~222\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~226\);

-- Location: LABCELL_X31_Y72_N48
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(16)) ) + ( (\REG_A|q\(17) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~66\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(16)) ) + ( (\REG_A|q\(17) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_A|ALT_INV_q\(16),
	datac => \REG_A|ALT_INV_q\(17),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~62\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~66\);

-- Location: LABCELL_X30_Y71_N57
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ $ 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~79\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ $ 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~79\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~83\ = SHARE((!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ & \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\)) 
-- # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & ((\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~65_sumout\) # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\,
	datad => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~65_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~79\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~83\);

-- Location: MLABCELL_X28_Y76_N24
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( (\REG_B|q\(17) & \REG_A|q\(29)) ) + ( (\REG_B|q\(18) & \REG_A|q\(28)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( (\REG_B|q\(17) & \REG_A|q\(29)) ) + ( (\REG_B|q\(18) & \REG_A|q\(28)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \REG_A|ALT_INV_q\(28),
	datad => \REG_A|ALT_INV_q\(29),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~114\);

-- Location: LABCELL_X27_Y75_N30
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ = SUM(( (\REG_B|q\(16) & \REG_A|q\(30)) ) + ( (\REG_B|q\(15) & \REG_A|q\(31)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~122\ = CARRY(( (\REG_B|q\(16) & \REG_A|q\(30)) ) + ( (\REG_B|q\(15) & \REG_A|q\(31)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	datab => \REG_B|ALT_INV_q\(15),
	datac => \REG_A|ALT_INV_q\(31),
	datad => \REG_A|ALT_INV_q\(30),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~122\);

-- Location: LABCELL_X29_Y76_N36
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~653\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~653_sumout\ = SUM(( GND ) + ( GND ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~650\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~650\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~653_sumout\);

-- Location: MLABCELL_X28_Y73_N33
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~525\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~525_sumout\ = SUM(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~653_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~523\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~522\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~526\ = CARRY(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~653_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~523\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~522\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~527\ = SHARE((!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ & (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ & 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~653_sumout\)) # (\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ & ((\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~653_sumout\) # 
-- (\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\,
	datac => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~653_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~522\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~523\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~525_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~526\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~527\);

-- Location: LABCELL_X31_Y75_N12
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( (\REG_B|q\(22) & \REG_A|q\(24)) ) + ( (\REG_B|q\(21) & \REG_A|q\(25)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( (\REG_B|q\(22) & \REG_A|q\(24)) ) + ( (\REG_B|q\(21) & \REG_A|q\(25)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \REG_A|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(24),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~98\);

-- Location: LABCELL_X27_Y73_N6
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( (\REG_B|q\(24) & \REG_A|q\(22)) ) + ( (\REG_B|q\(23) & \REG_A|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( (\REG_B|q\(24) & \REG_A|q\(22)) ) + ( (\REG_B|q\(23) & \REG_A|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_A|ALT_INV_q\(23),
	datad => \REG_A|ALT_INV_q\(22),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~90\);

-- Location: LABCELL_X31_Y73_N18
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ = SUM(( (\REG_B|q\(20) & \REG_A|q\(26)) ) + ( (\REG_B|q\(19) & \REG_A|q\(27)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~246\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~250\ = CARRY(( (\REG_B|q\(20) & \REG_A|q\(26)) ) + ( (\REG_B|q\(19) & \REG_A|q\(27)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~246\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(26),
	dataf => \REG_A|ALT_INV_q\(27),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~246\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~250\);

-- Location: LABCELL_X30_Y73_N15
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~103\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~103\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~107\ = SHARE((!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\)) 
-- # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & ((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\) # (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\,
	datac => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~103\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~107\);

-- Location: LABCELL_X29_Y73_N51
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~333\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~333_sumout\ = SUM(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~525_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~331\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~330\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~334\ = CARRY(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~525_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~331\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~330\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~335\ = SHARE((!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~525_sumout\ & 
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\)) # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & ((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\) # 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~525_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~525_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~330\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~331\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~333_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~334\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~335\);

-- Location: LABCELL_X33_Y73_N39
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~333_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~130\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~134\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~333_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~130\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~181_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~333_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~130\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~134\);

-- Location: FF_X33_Y73_N40
\REG_Z|q[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(46));

-- Location: LABCELL_X27_Y73_N9
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( (\REG_B|q\(23) & \REG_A|q\(24)) ) + ( (\REG_B|q\(24) & \REG_A|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( (\REG_B|q\(23) & \REG_A|q\(24)) ) + ( (\REG_B|q\(24) & \REG_A|q\(23)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datad => \REG_A|ALT_INV_q\(24),
	dataf => \REG_A|ALT_INV_q\(23),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~94\);

-- Location: LABCELL_X31_Y73_N21
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ = SUM(( (\REG_B|q\(19) & \REG_A|q\(28)) ) + ( (\REG_B|q\(20) & \REG_A|q\(27)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~250\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~254\ = CARRY(( (\REG_B|q\(19) & \REG_A|q\(28)) ) + ( (\REG_B|q\(20) & \REG_A|q\(27)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~250\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(27),
	datad => \REG_A|ALT_INV_q\(28),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~250\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~254\);

-- Location: LABCELL_X31_Y75_N15
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( (\REG_B|q\(21) & \REG_A|q\(26)) ) + ( (\REG_B|q\(22) & \REG_A|q\(25)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( (\REG_B|q\(21) & \REG_A|q\(26)) ) + ( (\REG_B|q\(22) & \REG_A|q\(25)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \REG_A|ALT_INV_q\(26),
	dataf => \REG_A|ALT_INV_q\(25),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~102\);

-- Location: LABCELL_X30_Y73_N18
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( !\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ $ 
-- (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~107\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( !\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ $ 
-- (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~107\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~111\ = SHARE((!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ & 
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\)) # (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ & ((\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\) # 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\,
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\,
	datad => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~107\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~111\);

-- Location: LABCELL_X27_Y75_N33
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ = SUM(( GND ) + ( (\REG_B|q\(16) & \REG_A|q\(31)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~126\ = CARRY(( GND ) + ( (\REG_B|q\(16) & \REG_A|q\(31)) ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(16),
	dataf => \REG_A|ALT_INV_q\(31),
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\,
	cout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~126\);

-- Location: MLABCELL_X28_Y76_N27
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(29)) ) + ( (\REG_B|q\(17) & \REG_A|q\(30)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~118\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(29)) ) + ( (\REG_B|q\(17) & \REG_A|q\(30)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(17),
	datab => \REG_B|ALT_INV_q\(18),
	datac => \REG_A|ALT_INV_q\(30),
	datad => \REG_A|ALT_INV_q\(29),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~118\);

-- Location: MLABCELL_X28_Y73_N36
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~529\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~529_sumout\ = SUM(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~527\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~526\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~530\ = CARRY(( !\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ $ (!\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~527\ 
-- ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~526\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~531\ = SHARE((\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ & \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\,
	datad => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~526\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~527\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~529_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~530\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~531\);

-- Location: LABCELL_X31_Y72_N51
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(17)) ) + ( (\REG_A|q\(18) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~70\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(17)) ) + ( (\REG_A|q\(18) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datac => \REG_A|ALT_INV_q\(18),
	datad => \REG_A|ALT_INV_q\(17),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~66\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~70\);

-- Location: LABCELL_X36_Y71_N3
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ = SUM(( (\REG_B|q\(25) & \REG_A|q\(22)) ) + ( (\REG_B|q\(26) & \REG_A|q\(21)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~226\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~230\ = CARRY(( (\REG_B|q\(25) & \REG_A|q\(22)) ) + ( (\REG_B|q\(26) & \REG_A|q\(21)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~226\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(22),
	dataf => \REG_A|ALT_INV_q\(21),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~226\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~230\);

-- Location: LABCELL_X29_Y71_N57
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( (\REG_B|q\(28) & \REG_A|q\(19)) ) + ( (\REG_A|q\(20) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( (\REG_B|q\(28) & \REG_A|q\(19)) ) + ( (\REG_A|q\(20) & \REG_B|q\(27)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(20),
	datad => \REG_A|ALT_INV_q\(19),
	dataf => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~78\);

-- Location: LABCELL_X30_Y70_N0
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ $ 
-- (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~83\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ $ 
-- (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~83\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~87\ = SHARE((!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ & \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) 
-- # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~69_sumout\ & ((\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\) # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~69_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\,
	datad => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~83\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~87\);

-- Location: LABCELL_X29_Y73_N54
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~337\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~337_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~529_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~335\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~334\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~338\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ (!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~529_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~335\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~334\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~339\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ & (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~529_sumout\ & 
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\)) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\) # 
-- (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~529_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~529_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~334\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~335\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~337_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~338\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~339\);

-- Location: LABCELL_X30_Y77_N48
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~317\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~317_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(16)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~314\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~318\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(16)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~314\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(16),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~314\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~317_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~318\);

-- Location: MLABCELL_X34_Y73_N48
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~317_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~183\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~182\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~186\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~317_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~183\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~182\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~187\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~317_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~182\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~183\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~186\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~187\);

-- Location: LABCELL_X33_Y73_N42
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~337_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~134\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~138\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~337_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~134\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~337_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~185_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~134\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~138\);

-- Location: FF_X33_Y73_N43
\REG_Z|q[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(47));

-- Location: MLABCELL_X28_Y76_N30
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(30)) ) + ( (\REG_B|q\(17) & \REG_A|q\(31)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~122\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(30)) ) + ( (\REG_B|q\(17) & \REG_A|q\(31)) ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \REG_B|ALT_INV_q\(17),
	datad => \REG_A|ALT_INV_q\(30),
	dataf => \REG_A|ALT_INV_q\(31),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~122\);

-- Location: LABCELL_X27_Y75_N36
\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ = SUM(( GND ) + ( GND ) + ( \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	sumout => \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\);

-- Location: MLABCELL_X28_Y73_N39
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~533\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~533_sumout\ = SUM(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~531\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~530\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~534\ = CARRY(( !\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ (!\ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~531\ 
-- ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~530\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~535\ = SHARE((\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ & \ADD_16|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\,
	datad => \ADD_16|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~530\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~531\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~533_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~534\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~535\);

-- Location: LABCELL_X31_Y75_N18
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( (\REG_B|q\(21) & \REG_A|q\(27)) ) + ( (\REG_B|q\(22) & \REG_A|q\(26)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( (\REG_B|q\(21) & \REG_A|q\(27)) ) + ( (\REG_B|q\(22) & \REG_A|q\(26)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(21),
	datac => \REG_B|ALT_INV_q\(22),
	datad => \REG_A|ALT_INV_q\(27),
	dataf => \REG_A|ALT_INV_q\(26),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~106\);

-- Location: LABCELL_X27_Y73_N12
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( (\REG_B|q\(24) & \REG_A|q\(24)) ) + ( (\REG_B|q\(23) & \REG_A|q\(25)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( (\REG_B|q\(24) & \REG_A|q\(24)) ) + ( (\REG_B|q\(23) & \REG_A|q\(25)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datad => \REG_A|ALT_INV_q\(24),
	dataf => \REG_A|ALT_INV_q\(25),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~98\);

-- Location: LABCELL_X31_Y73_N24
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ = SUM(( (\REG_B|q\(20) & \REG_A|q\(28)) ) + ( (\REG_B|q\(19) & \REG_A|q\(29)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~254\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~258\ = CARRY(( (\REG_B|q\(20) & \REG_A|q\(28)) ) + ( (\REG_B|q\(19) & \REG_A|q\(29)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~254\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(29),
	datad => \REG_A|ALT_INV_q\(28),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~254\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~258\);

-- Location: LABCELL_X30_Y73_N21
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~111\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~111\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~115\ = SHARE((!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ & (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & 
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\)) # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ & ((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\) # 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\,
	datac => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~111\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~115\);

-- Location: LABCELL_X31_Y72_N54
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(18)) ) + ( (\REG_A|q\(19) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~74\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(18)) ) + ( (\REG_A|q\(19) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_A|ALT_INV_q\(18),
	datac => \REG_A|ALT_INV_q\(19),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~70\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~74\);

-- Location: LABCELL_X29_Y70_N0
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( (\REG_A|q\(21) & \REG_B|q\(27)) ) + ( (\REG_A|q\(20) & \REG_B|q\(28)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( (\REG_A|q\(21) & \REG_B|q\(27)) ) + ( (\REG_A|q\(20) & \REG_B|q\(28)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(20),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(21),
	datad => \REG_B|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~82\);

-- Location: LABCELL_X36_Y71_N6
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\ = SUM(( (\REG_B|q\(26) & \REG_A|q\(22)) ) + ( (\REG_B|q\(25) & \REG_A|q\(23)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~230\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~234\ = CARRY(( (\REG_B|q\(26) & \REG_A|q\(22)) ) + ( (\REG_B|q\(25) & \REG_A|q\(23)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~230\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \REG_A|ALT_INV_q\(23),
	datad => \REG_A|ALT_INV_q\(22),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~230\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~234\);

-- Location: LABCELL_X30_Y70_N3
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~87\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~87\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~91\ = SHARE((!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\)) 
-- # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~73_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\) # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~73_sumout\,
	datac => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~87\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~91\);

-- Location: LABCELL_X29_Y73_N57
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~341\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~341_sumout\ = SUM(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~533_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~339\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~338\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~342\ = CARRY(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~533_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~339\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~338\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~343\ = SHARE((!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~533_sumout\ & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ & 
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\)) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~533_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\) # 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~533_sumout\,
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~338\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~339\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~341_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~342\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~343\);

-- Location: LABCELL_X30_Y77_N51
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~321\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~321_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(17)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~318\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~322\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(17)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~318\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datad => \REG_A|ALT_INV_q\(17),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~318\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~321_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~322\);

-- Location: MLABCELL_X34_Y73_N51
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~321_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~187\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~186\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~190\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~321_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~187\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~186\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~191\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~321_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~186\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~187\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~190\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~191\);

-- Location: LABCELL_X33_Y73_N45
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~341_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~138\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~142\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~341_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~138\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~341_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~189_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~138\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~142\);

-- Location: FF_X33_Y73_N46
\REG_Z|q[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(48));

-- Location: MLABCELL_X28_Y76_N33
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ = SUM(( (\REG_B|q\(18) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~126\ = CARRY(( (\REG_B|q\(18) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(18),
	datac => \REG_A|ALT_INV_q\(31),
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\,
	cout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~126\);

-- Location: MLABCELL_X28_Y73_N42
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~537\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~537_sumout\ = SUM(( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~535\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~534\ 
-- ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~538\ = CARRY(( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~535\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~534\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~539\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~534\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~535\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~537_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~538\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~539\);

-- Location: LABCELL_X31_Y73_N27
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ = SUM(( (\REG_B|q\(19) & \REG_A|q\(30)) ) + ( (\REG_B|q\(20) & \REG_A|q\(29)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~258\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~262\ = CARRY(( (\REG_B|q\(19) & \REG_A|q\(30)) ) + ( (\REG_B|q\(20) & \REG_A|q\(29)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~258\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(19),
	datab => \REG_B|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(30),
	dataf => \REG_A|ALT_INV_q\(29),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~258\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~262\);

-- Location: LABCELL_X31_Y75_N21
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( (\REG_B|q\(22) & \REG_A|q\(27)) ) + ( (\REG_B|q\(21) & \REG_A|q\(28)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( (\REG_B|q\(22) & \REG_A|q\(27)) ) + ( (\REG_B|q\(21) & \REG_A|q\(28)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \REG_A|ALT_INV_q\(28),
	datad => \REG_A|ALT_INV_q\(27),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~110\);

-- Location: LABCELL_X27_Y73_N15
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( (\REG_B|q\(23) & \REG_A|q\(26)) ) + ( (\REG_B|q\(24) & \REG_A|q\(25)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( (\REG_B|q\(23) & \REG_A|q\(26)) ) + ( (\REG_B|q\(24) & \REG_A|q\(25)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datac => \REG_B|ALT_INV_q\(23),
	datad => \REG_A|ALT_INV_q\(26),
	dataf => \REG_A|ALT_INV_q\(25),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~102\);

-- Location: LABCELL_X30_Y73_N24
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ $ (!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~115\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~118\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ $ (!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~115\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~119\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ & (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ & 
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\)) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ & ((\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\) # 
-- (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\,
	datac => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\,
	datad => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~115\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~119\);

-- Location: LABCELL_X29_Y70_N3
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( (\REG_B|q\(28) & \REG_A|q\(21)) ) + ( (\REG_B|q\(27) & \REG_A|q\(22)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( (\REG_B|q\(28) & \REG_A|q\(21)) ) + ( (\REG_B|q\(27) & \REG_A|q\(22)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_B|ALT_INV_q\(27),
	datad => \REG_A|ALT_INV_q\(21),
	dataf => \REG_A|ALT_INV_q\(22),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~86\);

-- Location: LABCELL_X36_Y71_N9
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ = SUM(( (\REG_B|q\(25) & \REG_A|q\(24)) ) + ( (\REG_B|q\(26) & \REG_A|q\(23)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~234\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~238\ = CARRY(( (\REG_B|q\(25) & \REG_A|q\(24)) ) + ( (\REG_B|q\(26) & \REG_A|q\(23)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~234\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(24),
	dataf => \REG_A|ALT_INV_q\(23),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~234\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~238\);

-- Location: LABCELL_X31_Y72_N57
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(19)) ) + ( (\REG_A|q\(20) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~78\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(19)) ) + ( (\REG_A|q\(20) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datac => \REG_A|ALT_INV_q\(20),
	datad => \REG_A|ALT_INV_q\(19),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~74\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~78\);

-- Location: LABCELL_X30_Y70_N6
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ $ 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~91\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ $ 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~91\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~95\ = SHARE((!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ & \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\)) 
-- # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ & ((\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~77_sumout\) # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\,
	datad => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~77_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~91\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~95\);

-- Location: LABCELL_X29_Y72_N0
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~345\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~345_sumout\ = SUM(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~537_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~343\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~342\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~346\ = CARRY(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~537_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~343\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~342\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~347\ = SHARE((!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~537_sumout\ & (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ & 
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\)) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~537_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\) # 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~537_sumout\,
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~342\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~343\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~345_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~346\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~347\);

-- Location: LABCELL_X30_Y77_N54
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~325\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~325_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(18)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~322\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~326\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(18)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~322\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datad => \REG_A|ALT_INV_q\(18),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~322\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~325_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~326\);

-- Location: MLABCELL_X34_Y73_N54
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~325_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~191\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~190\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~194\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~325_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~191\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~190\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~195\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~325_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~190\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~191\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~194\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~195\);

-- Location: LABCELL_X33_Y73_N48
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~345_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~142\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~146\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~345_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~142\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~345_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~193_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~142\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~146\);

-- Location: FF_X33_Y73_N49
\REG_Z|q[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(49));

-- Location: MLABCELL_X28_Y76_N36
\ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ = SUM(( GND ) + ( GND ) + ( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	sumout => \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\);

-- Location: MLABCELL_X28_Y73_N45
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~541\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~541_sumout\ = SUM(( \ADD_18|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~539\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~538\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ADD_18|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~538\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~539\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~541_sumout\);

-- Location: LABCELL_X36_Y71_N12
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ = SUM(( (\REG_B|q\(26) & \REG_A|q\(24)) ) + ( (\REG_B|q\(25) & \REG_A|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~238\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~242\ = CARRY(( (\REG_B|q\(26) & \REG_A|q\(24)) ) + ( (\REG_B|q\(25) & \REG_A|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~238\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(25),
	datac => \REG_B|ALT_INV_q\(26),
	datad => \REG_A|ALT_INV_q\(24),
	dataf => \REG_A|ALT_INV_q\(25),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~238\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~242\);

-- Location: LABCELL_X31_Y71_N0
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(20)) ) + ( (\REG_A|q\(21) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~82\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(20)) ) + ( (\REG_A|q\(21) & \REG_B|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \REG_A|ALT_INV_q\(20),
	dataf => \REG_B|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~78\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~82\);

-- Location: LABCELL_X29_Y70_N6
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( (\REG_B|q\(28) & \REG_A|q\(22)) ) + ( (\REG_B|q\(27) & \REG_A|q\(23)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( (\REG_B|q\(28) & \REG_A|q\(22)) ) + ( (\REG_B|q\(27) & \REG_A|q\(23)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(23),
	datad => \REG_A|ALT_INV_q\(22),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~90\);

-- Location: LABCELL_X30_Y70_N9
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ 
-- (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~95\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ $ 
-- (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~95\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~99\ = SHARE((!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ & (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\ & \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\)) 
-- # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ & ((\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\) # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~81_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\,
	datac => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~81_sumout\,
	datad => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~95\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~99\);

-- Location: LABCELL_X31_Y73_N30
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ = SUM(( (\REG_B|q\(19) & \REG_A|q\(31)) ) + ( (\REG_B|q\(20) & \REG_A|q\(30)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~262\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~266\ = CARRY(( (\REG_B|q\(19) & \REG_A|q\(31)) ) + ( (\REG_B|q\(20) & \REG_A|q\(30)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~262\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(20),
	datac => \REG_B|ALT_INV_q\(19),
	datad => \REG_A|ALT_INV_q\(31),
	dataf => \REG_A|ALT_INV_q\(30),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~262\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~266\);

-- Location: LABCELL_X27_Y73_N18
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( (\REG_B|q\(23) & \REG_A|q\(27)) ) + ( (\REG_B|q\(24) & \REG_A|q\(26)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( (\REG_B|q\(23) & \REG_A|q\(27)) ) + ( (\REG_B|q\(24) & \REG_A|q\(26)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_A|ALT_INV_q\(26),
	datad => \REG_A|ALT_INV_q\(27),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~106\);

-- Location: LABCELL_X31_Y75_N24
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( (\REG_B|q\(21) & \REG_A|q\(29)) ) + ( (\REG_B|q\(22) & \REG_A|q\(28)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( (\REG_B|q\(21) & \REG_A|q\(29)) ) + ( (\REG_B|q\(22) & \REG_A|q\(28)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \REG_A|ALT_INV_q\(28),
	datad => \REG_A|ALT_INV_q\(29),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~114\);

-- Location: LABCELL_X30_Y73_N27
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ 
-- (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~119\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~122\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ 
-- (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~119\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~123\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ & (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ & 
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\)) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ & ((\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\) # 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\,
	datac => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\,
	datad => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~119\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~123\);

-- Location: LABCELL_X29_Y72_N3
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~349\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~349_sumout\ = SUM(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~541_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~347\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~346\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~350\ = CARRY(( !\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~541_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\)) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~347\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~346\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~351\ = SHARE((!\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~541_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & 
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\)) # (\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~541_sumout\ & ((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\) # 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~541_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~346\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~347\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~349_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~350\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~351\);

-- Location: LABCELL_X30_Y77_N57
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~329\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~329_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(19)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~326\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~330\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(19)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~326\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(19),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~326\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~329_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~330\);

-- Location: MLABCELL_X34_Y73_N57
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~329_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~195\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~194\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~198\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~329_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~195\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~194\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~199\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~329_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~194\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~195\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~198\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~199\);

-- Location: LABCELL_X33_Y73_N51
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~349_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~146\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~150\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~349_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~146\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~349_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~197_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~146\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~150\);

-- Location: FF_X33_Y73_N52
\REG_Z|q[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~149_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(50));

-- Location: LABCELL_X31_Y71_N3
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ = SUM(( (\REG_B|q\(29) & \REG_A|q\(22)) ) + ( (\REG_A|q\(21) & \REG_B|q\(30)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~86\ = CARRY(( (\REG_B|q\(29) & \REG_A|q\(22)) ) + ( (\REG_A|q\(21) & \REG_B|q\(30)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101110111000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_A|ALT_INV_q\(21),
	datab => \REG_B|ALT_INV_q\(30),
	datac => \REG_B|ALT_INV_q\(29),
	datad => \REG_A|ALT_INV_q\(22),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~82\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~86\);

-- Location: LABCELL_X36_Y71_N15
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ = SUM(( (\REG_B|q\(25) & \REG_A|q\(26)) ) + ( (\REG_B|q\(26) & \REG_A|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~242\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~246\ = CARRY(( (\REG_B|q\(25) & \REG_A|q\(26)) ) + ( (\REG_B|q\(26) & \REG_A|q\(25)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~242\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \REG_A|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(26),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~242\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~246\);

-- Location: LABCELL_X29_Y70_N9
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( (\REG_B|q\(27) & \REG_A|q\(24)) ) + ( (\REG_B|q\(28) & \REG_A|q\(23)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( (\REG_B|q\(27) & \REG_A|q\(24)) ) + ( (\REG_B|q\(28) & \REG_A|q\(23)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_B|ALT_INV_q\(27),
	datad => \REG_A|ALT_INV_q\(24),
	dataf => \REG_A|ALT_INV_q\(23),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~94\);

-- Location: LABCELL_X30_Y70_N12
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ $ 
-- (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~99\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ $ 
-- (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~99\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~103\ = SHARE((!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ & \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\)) 
-- # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~85_sumout\ & ((\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\) # (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~85_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\,
	datad => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~99\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~103\);

-- Location: LABCELL_X31_Y73_N33
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ = SUM(( (\REG_B|q\(20) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~266\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~270\ = CARRY(( (\REG_B|q\(20) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~266\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(20),
	datac => \REG_A|ALT_INV_q\(31),
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~266\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~270\);

-- Location: LABCELL_X27_Y73_N21
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( (\REG_B|q\(24) & \REG_A|q\(27)) ) + ( (\REG_B|q\(23) & \REG_A|q\(28)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( (\REG_B|q\(24) & \REG_A|q\(27)) ) + ( (\REG_B|q\(23) & \REG_A|q\(28)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_A|ALT_INV_q\(28),
	datad => \REG_A|ALT_INV_q\(27),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~110\);

-- Location: LABCELL_X31_Y75_N27
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ = SUM(( (\REG_B|q\(22) & \REG_A|q\(29)) ) + ( (\REG_B|q\(21) & \REG_A|q\(30)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~118\ = CARRY(( (\REG_B|q\(22) & \REG_A|q\(29)) ) + ( (\REG_B|q\(21) & \REG_A|q\(30)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \REG_A|ALT_INV_q\(30),
	datad => \REG_A|ALT_INV_q\(29),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~118\);

-- Location: LABCELL_X30_Y73_N30
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ 
-- (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~123\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~126\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ 
-- (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~123\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~127\ = SHARE((!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ & (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ & 
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\)) # (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ & ((\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\) # 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\,
	datac => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\,
	datad => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~123\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~127\);

-- Location: LABCELL_X29_Y72_N6
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~353\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~353_sumout\ = SUM(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~351\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~350\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~354\ = CARRY(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~351\ 
-- ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~350\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~355\ = SHARE((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~350\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~351\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~353_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~354\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~355\);

-- Location: LABCELL_X30_Y76_N0
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~333\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~333_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(20)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~330\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~334\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(20)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~330\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(20),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~330\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~333_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~334\);

-- Location: MLABCELL_X34_Y72_N0
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~333_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~199\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~198\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~202\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~333_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~199\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~198\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~203\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~333_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~198\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~199\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~202\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~203\);

-- Location: LABCELL_X33_Y73_N54
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~353_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~150\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~154\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~353_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~150\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~353_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~201_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~150\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~154\);

-- Location: FF_X33_Y73_N55
\REG_Z|q[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~153_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(51));

-- Location: LABCELL_X31_Y71_N6
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(22)) ) + ( (\REG_B|q\(29) & \REG_A|q\(23)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~90\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(22)) ) + ( (\REG_B|q\(29) & \REG_A|q\(23)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \REG_A|ALT_INV_q\(23),
	datad => \REG_A|ALT_INV_q\(22),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~86\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~90\);

-- Location: LABCELL_X29_Y70_N12
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( (\REG_B|q\(28) & \REG_A|q\(24)) ) + ( (\REG_B|q\(27) & \REG_A|q\(25)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( (\REG_B|q\(28) & \REG_A|q\(24)) ) + ( (\REG_B|q\(27) & \REG_A|q\(25)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(24),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~98\);

-- Location: LABCELL_X36_Y71_N18
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ = SUM(( (\REG_B|q\(26) & \REG_A|q\(26)) ) + ( (\REG_B|q\(25) & \REG_A|q\(27)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~246\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~250\ = CARRY(( (\REG_B|q\(26) & \REG_A|q\(26)) ) + ( (\REG_B|q\(25) & \REG_A|q\(27)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~246\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(25),
	datac => \REG_B|ALT_INV_q\(26),
	datad => \REG_A|ALT_INV_q\(26),
	dataf => \REG_A|ALT_INV_q\(27),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~246\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~250\);

-- Location: LABCELL_X30_Y70_N15
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~103\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~103\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~107\ = SHARE((!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\)) 
-- # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~89_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\) # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~89_sumout\,
	datac => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~103\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~107\);

-- Location: LABCELL_X31_Y75_N30
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ = SUM(( (\REG_B|q\(22) & \REG_A|q\(30)) ) + ( (\REG_B|q\(21) & \REG_A|q\(31)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~122\ = CARRY(( (\REG_B|q\(22) & \REG_A|q\(30)) ) + ( (\REG_B|q\(21) & \REG_A|q\(31)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	datab => \REG_B|ALT_INV_q\(21),
	datac => \REG_A|ALT_INV_q\(31),
	datad => \REG_A|ALT_INV_q\(30),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~122\);

-- Location: LABCELL_X27_Y73_N24
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( (\REG_B|q\(24) & \REG_A|q\(28)) ) + ( (\REG_B|q\(23) & \REG_A|q\(29)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( (\REG_B|q\(24) & \REG_A|q\(28)) ) + ( (\REG_B|q\(23) & \REG_A|q\(29)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_A|ALT_INV_q\(29),
	datad => \REG_A|ALT_INV_q\(28),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~114\);

-- Location: LABCELL_X31_Y73_N36
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ = SUM(( GND ) + ( GND ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~270\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~270\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\);

-- Location: LABCELL_X30_Y73_N33
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~127\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~130\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ 
-- (\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\)) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~127\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~131\ = SHARE((!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ & (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ & 
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\)) # (\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ & ((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\) # 
-- (\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\,
	datac => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~127\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~130\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~131\);

-- Location: LABCELL_X29_Y72_N9
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~357\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~357_sumout\ = SUM(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~355\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~354\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~358\ = CARRY(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~355\ 
-- ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~354\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~359\ = SHARE((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~354\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~355\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~357_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~358\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~359\);

-- Location: LABCELL_X30_Y76_N3
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~337\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~337_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(21)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~334\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~338\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(21)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~334\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(21),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~334\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~337_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~338\);

-- Location: MLABCELL_X34_Y72_N3
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~337_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~203\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~202\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~206\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~337_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~203\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~202\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~207\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~337_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~202\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~203\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~206\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~207\);

-- Location: LABCELL_X33_Y73_N57
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~357_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~154\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~158\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~205_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~357_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~154\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~357_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~205_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~154\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~158\);

-- Location: FF_X33_Y73_N58
\REG_Z|q[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~157_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(52));

-- Location: LABCELL_X29_Y70_N15
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( (\REG_B|q\(27) & \REG_A|q\(26)) ) + ( (\REG_B|q\(28) & \REG_A|q\(25)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( (\REG_B|q\(27) & \REG_A|q\(26)) ) + ( (\REG_B|q\(28) & \REG_A|q\(25)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(26),
	dataf => \REG_A|ALT_INV_q\(25),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~102\);

-- Location: LABCELL_X36_Y71_N21
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~253\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ = SUM(( (\REG_B|q\(25) & \REG_A|q\(28)) ) + ( (\REG_B|q\(26) & \REG_A|q\(27)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~250\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~254\ = CARRY(( (\REG_B|q\(25) & \REG_A|q\(28)) ) + ( (\REG_B|q\(26) & \REG_A|q\(27)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~250\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \REG_A|ALT_INV_q\(28),
	dataf => \REG_A|ALT_INV_q\(27),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~250\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~254\);

-- Location: LABCELL_X31_Y71_N9
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\ = SUM(( (\REG_B|q\(29) & \REG_A|q\(24)) ) + ( (\REG_B|q\(30) & \REG_A|q\(23)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~94\ = CARRY(( (\REG_B|q\(29) & \REG_A|q\(24)) ) + ( (\REG_B|q\(30) & \REG_A|q\(23)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(29),
	datad => \REG_A|ALT_INV_q\(24),
	dataf => \REG_A|ALT_INV_q\(23),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~90\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~94\);

-- Location: LABCELL_X30_Y70_N18
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ $ 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~107\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ $ 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~107\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~111\ = SHARE((!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\ & 
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\)) # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ & ((\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~93_sumout\) # 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~253_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~253_sumout\,
	datad => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~93_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~107\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~111\);

-- Location: LABCELL_X31_Y75_N33
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ = SUM(( GND ) + ( (\REG_B|q\(22) & \REG_A|q\(31)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~126\ = CARRY(( GND ) + ( (\REG_B|q\(22) & \REG_A|q\(31)) ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(22),
	dataf => \REG_A|ALT_INV_q\(31),
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\,
	cout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~126\);

-- Location: LABCELL_X27_Y73_N27
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ = SUM(( (\REG_B|q\(23) & \REG_A|q\(30)) ) + ( (\REG_B|q\(24) & \REG_A|q\(29)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~118\ = CARRY(( (\REG_B|q\(23) & \REG_A|q\(30)) ) + ( (\REG_B|q\(24) & \REG_A|q\(29)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_A|ALT_INV_q\(30),
	dataf => \REG_A|ALT_INV_q\(29),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~118\);

-- Location: LABCELL_X30_Y73_N36
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ = SUM(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\) ) + ( 
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~131\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~130\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~134\ = CARRY(( !\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ $ (!\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~131\ 
-- ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~130\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~135\ = SHARE((\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ & \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\,
	datac => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~130\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~131\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~134\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~135\);

-- Location: LABCELL_X29_Y72_N12
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~361\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~361_sumout\ = SUM(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~359\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~358\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~362\ = CARRY(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~359\ 
-- ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~358\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~363\ = SHARE((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~133_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~358\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~359\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~361_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~362\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~363\);

-- Location: LABCELL_X30_Y76_N6
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~341\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~341_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(22)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~338\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~342\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(22)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~338\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(22),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~338\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~341_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~342\);

-- Location: MLABCELL_X34_Y72_N6
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~341_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~207\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~206\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~210\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~341_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~207\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~206\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~211\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~341_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~206\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~207\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~210\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~211\);

-- Location: LABCELL_X33_Y72_N0
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~361_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~158\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~162\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~209_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~361_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~158\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~361_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~209_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~158\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~162\);

-- Location: FF_X33_Y72_N1
\REG_Z|q[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~161_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(53));

-- Location: LABCELL_X29_Y70_N18
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( (\REG_B|q\(27) & \REG_A|q\(27)) ) + ( (\REG_B|q\(28) & \REG_A|q\(26)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( (\REG_B|q\(27) & \REG_A|q\(27)) ) + ( (\REG_B|q\(28) & \REG_A|q\(26)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(26),
	datad => \REG_A|ALT_INV_q\(27),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~106\);

-- Location: LABCELL_X36_Y71_N24
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~257\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ = SUM(( (\REG_B|q\(26) & \REG_A|q\(28)) ) + ( (\REG_B|q\(25) & \REG_A|q\(29)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~254\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~258\ = CARRY(( (\REG_B|q\(26) & \REG_A|q\(28)) ) + ( (\REG_B|q\(25) & \REG_A|q\(29)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~254\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \REG_A|ALT_INV_q\(29),
	datad => \REG_A|ALT_INV_q\(28),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~254\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~258\);

-- Location: LABCELL_X31_Y71_N12
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(24)) ) + ( (\REG_B|q\(29) & \REG_A|q\(25)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~98\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(24)) ) + ( (\REG_B|q\(29) & \REG_A|q\(25)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \REG_A|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(24),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~94\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~98\);

-- Location: LABCELL_X30_Y70_N21
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ $ 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~111\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ $ 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~111\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~115\ = SHARE((!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\ & 
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\)) # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ & ((\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~97_sumout\) # 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~257_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~257_sumout\,
	datad => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~97_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~111\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~115\);

-- Location: LABCELL_X27_Y73_N30
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ = SUM(( (\REG_B|q\(23) & \REG_A|q\(31)) ) + ( (\REG_B|q\(24) & \REG_A|q\(30)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~122\ = CARRY(( (\REG_B|q\(23) & \REG_A|q\(31)) ) + ( (\REG_B|q\(24) & \REG_A|q\(30)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	datab => \REG_B|ALT_INV_q\(23),
	datac => \REG_A|ALT_INV_q\(31),
	dataf => \REG_A|ALT_INV_q\(30),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~122\);

-- Location: LABCELL_X31_Y75_N36
\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ = SUM(( GND ) + ( GND ) + ( \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	sumout => \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\);

-- Location: LABCELL_X30_Y73_N39
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\ = SUM(( !\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ (!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\) ) + ( 
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~135\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~134\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~138\ = CARRY(( !\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ (!\ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\) ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~135\ 
-- ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~134\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~139\ = SHARE((\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ & \ADD_22|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\,
	datad => \ADD_22|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~134\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~135\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~138\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~139\);

-- Location: LABCELL_X29_Y72_N15
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~365\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~365_sumout\ = SUM(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~363\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~362\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~366\ = CARRY(( !\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ (!\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~363\ 
-- ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~362\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~367\ = SHARE((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ & \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\,
	datad => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~137_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~362\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~363\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~365_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~366\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~367\);

-- Location: LABCELL_X30_Y76_N9
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~345\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~345_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(23)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~342\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~346\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(23)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~342\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(31),
	datad => \REG_A|ALT_INV_q\(23),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~342\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~345_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~346\);

-- Location: MLABCELL_X34_Y72_N9
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~345_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~211\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~210\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~214\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~345_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~211\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~210\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~215\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~345_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~210\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~211\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~214\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~215\);

-- Location: LABCELL_X33_Y72_N3
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~365_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~162\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~166\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~213_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~365_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~162\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~365_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~213_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~162\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~166\);

-- Location: FF_X33_Y72_N5
\REG_Z|q[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~165_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(54));

-- Location: LABCELL_X30_Y76_N12
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~349\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~349_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(24)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~346\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~350\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(24)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~346\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(24),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~346\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~349_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~350\);

-- Location: MLABCELL_X34_Y72_N12
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~349_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~215\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~214\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~218\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~349_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~215\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~214\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~219\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~349_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~214\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~215\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~218\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~219\);

-- Location: LABCELL_X27_Y73_N33
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ = SUM(( GND ) + ( (\REG_B|q\(24) & \REG_A|q\(31)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~126\ = CARRY(( GND ) + ( (\REG_B|q\(24) & \REG_A|q\(31)) ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(24),
	dataf => \REG_A|ALT_INV_q\(31),
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\,
	cout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~126\);

-- Location: LABCELL_X30_Y73_N42
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ = SUM(( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~139\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~138\ 
-- ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~142\ = CARRY(( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~139\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~138\ ))
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~143\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~138\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~139\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\,
	cout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~142\,
	shareout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~143\);

-- Location: LABCELL_X29_Y70_N21
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( (\REG_B|q\(28) & \REG_A|q\(27)) ) + ( (\REG_B|q\(27) & \REG_A|q\(28)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( (\REG_B|q\(28) & \REG_A|q\(27)) ) + ( (\REG_B|q\(27) & \REG_A|q\(28)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111000000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_B|ALT_INV_q\(27),
	datad => \REG_A|ALT_INV_q\(27),
	dataf => \REG_A|ALT_INV_q\(28),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~110\);

-- Location: LABCELL_X31_Y71_N15
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ = SUM(( (\REG_B|q\(29) & \REG_A|q\(26)) ) + ( (\REG_B|q\(30) & \REG_A|q\(25)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~102\ = CARRY(( (\REG_B|q\(29) & \REG_A|q\(26)) ) + ( (\REG_B|q\(30) & \REG_A|q\(25)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datac => \REG_B|ALT_INV_q\(29),
	datad => \REG_A|ALT_INV_q\(26),
	dataf => \REG_A|ALT_INV_q\(25),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~98\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~102\);

-- Location: LABCELL_X36_Y71_N27
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~261\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\ = SUM(( (\REG_B|q\(25) & \REG_A|q\(30)) ) + ( (\REG_B|q\(26) & \REG_A|q\(29)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~258\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~262\ = CARRY(( (\REG_B|q\(25) & \REG_A|q\(30)) ) + ( (\REG_B|q\(26) & \REG_A|q\(29)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~258\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datac => \REG_A|ALT_INV_q\(30),
	dataf => \REG_A|ALT_INV_q\(29),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~258\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~262\);

-- Location: LABCELL_X30_Y70_N24
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ = SUM(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~115\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~118\ = CARRY(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~115\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~119\ = SHARE((!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ & (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\ & 
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\)) # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~261_sumout\) # 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~101_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\,
	datac => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~101_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~261_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~115\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~119\);

-- Location: LABCELL_X29_Y72_N18
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~369\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~369_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~367\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~366\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~370\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~367\ 
-- ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~366\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~371\ = SHARE((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~141_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~366\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~367\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~369_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~370\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~371\);

-- Location: LABCELL_X33_Y72_N6
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~369_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~166\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~170\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~369_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~217_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~166\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~217_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~369_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~166\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~170\);

-- Location: FF_X33_Y72_N8
\REG_Z|q[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~169_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(55));

-- Location: LABCELL_X27_Y73_N36
\ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ = SUM(( GND ) + ( GND ) + ( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	sumout => \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\);

-- Location: LABCELL_X30_Y73_N45
\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ = SUM(( \ADD_24|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~143\ ) + ( \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~142\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_24|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\,
	cin => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~142\,
	sharein => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~143\,
	sumout => \ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\);

-- Location: LABCELL_X29_Y70_N24
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( (\REG_B|q\(27) & \REG_A|q\(29)) ) + ( (\REG_B|q\(28) & \REG_A|q\(28)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( (\REG_B|q\(27) & \REG_A|q\(29)) ) + ( (\REG_B|q\(28) & \REG_A|q\(28)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datad => \REG_A|ALT_INV_q\(29),
	dataf => \REG_A|ALT_INV_q\(28),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~114\);

-- Location: LABCELL_X31_Y71_N18
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(26)) ) + ( (\REG_B|q\(29) & \REG_A|q\(27)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~106\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(26)) ) + ( (\REG_B|q\(29) & \REG_A|q\(27)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \REG_A|ALT_INV_q\(27),
	datad => \REG_A|ALT_INV_q\(26),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~102\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~106\);

-- Location: LABCELL_X36_Y71_N30
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~265\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\ = SUM(( (\REG_B|q\(25) & \REG_A|q\(31)) ) + ( (\REG_B|q\(26) & \REG_A|q\(30)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~262\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~266\ = CARRY(( (\REG_B|q\(25) & \REG_A|q\(31)) ) + ( (\REG_B|q\(26) & \REG_A|q\(30)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~262\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datab => \REG_B|ALT_INV_q\(25),
	datad => \REG_A|ALT_INV_q\(31),
	dataf => \REG_A|ALT_INV_q\(30),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~262\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~266\);

-- Location: LABCELL_X30_Y70_N27
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ = SUM(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~119\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~122\ = CARRY(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~119\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~123\ = SHARE((!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ & (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\ & 
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\)) # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~265_sumout\) # 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~105_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\,
	datac => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~105_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~265_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~119\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~123\);

-- Location: LABCELL_X29_Y72_N21
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~373\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~373_sumout\ = SUM(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\) ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~371\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~370\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~374\ = CARRY(( !\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\) ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~371\ 
-- ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~370\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~375\ = SHARE((\ADD_20|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ & \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_20|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~145_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~370\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~371\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~373_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~374\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~375\);

-- Location: LABCELL_X30_Y76_N15
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~353\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~353_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(25)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~350\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~354\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(25)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~350\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(25),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~350\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~353_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~354\);

-- Location: MLABCELL_X34_Y72_N15
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~353_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~219\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~218\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~222\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~353_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~219\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~218\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~223\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~353_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~218\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~219\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~222\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~223\);

-- Location: LABCELL_X33_Y72_N9
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~373_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~170\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~174\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~221_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~373_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~170\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~373_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~221_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~170\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~174\);

-- Location: FF_X33_Y72_N11
\REG_Z|q[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~173_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(56));

-- Location: LABCELL_X30_Y76_N18
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~357\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~357_sumout\ = SUM(( GND ) + ( (\REG_B|q\(31) & \REG_A|q\(26)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~354\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~358\ = CARRY(( GND ) + ( (\REG_B|q\(31) & \REG_A|q\(26)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~354\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(31),
	dataf => \REG_A|ALT_INV_q\(26),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~354\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~357_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~358\);

-- Location: MLABCELL_X34_Y72_N18
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~357_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~223\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~222\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~226\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~357_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~223\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~222\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~227\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~357_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~222\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~223\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~226\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~227\);

-- Location: LABCELL_X29_Y70_N27
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ = SUM(( (\REG_B|q\(27) & \REG_A|q\(30)) ) + ( (\REG_B|q\(28) & \REG_A|q\(29)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~118\ = CARRY(( (\REG_B|q\(27) & \REG_A|q\(30)) ) + ( (\REG_B|q\(28) & \REG_A|q\(29)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(29),
	datad => \REG_A|ALT_INV_q\(30),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~118\);

-- Location: LABCELL_X36_Y71_N33
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~269\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ = SUM(( (\REG_B|q\(26) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~266\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~270\ = CARRY(( (\REG_B|q\(26) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~266\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(26),
	datac => \REG_A|ALT_INV_q\(31),
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~266\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~270\);

-- Location: LABCELL_X31_Y71_N21
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(27)) ) + ( (\REG_B|q\(29) & \REG_A|q\(28)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~110\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(27)) ) + ( (\REG_B|q\(29) & \REG_A|q\(28)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \REG_A|ALT_INV_q\(28),
	datad => \REG_A|ALT_INV_q\(27),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~106\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~110\);

-- Location: LABCELL_X30_Y70_N30
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ = SUM(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ $ 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~123\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~126\ = CARRY(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ $ (!\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ $ 
-- (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~123\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~127\ = SHARE((!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ & (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\ & 
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\)) # (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ & ((\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~109_sumout\) # 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~269_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010101111100000000000000000101101010100101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\,
	datac => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~269_sumout\,
	datad => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~109_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~123\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~127\);

-- Location: LABCELL_X29_Y72_N24
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~377\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~377_sumout\ = SUM(( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~375\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~374\ 
-- ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~378\ = CARRY(( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~375\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~374\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~379\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~374\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~375\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~377_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~378\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~379\);

-- Location: LABCELL_X33_Y72_N12
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~377_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~174\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~178\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~377_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~225_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~174\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~225_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~377_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~174\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~178\);

-- Location: FF_X33_Y72_N13
\REG_Z|q[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~177_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(57));

-- Location: LABCELL_X31_Y71_N24
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(28)) ) + ( (\REG_B|q\(29) & \REG_A|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~114\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(28)) ) + ( (\REG_B|q\(29) & \REG_A|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \REG_A|ALT_INV_q\(29),
	datad => \REG_A|ALT_INV_q\(28),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~110\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~114\);

-- Location: LABCELL_X29_Y70_N30
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ = SUM(( (\REG_B|q\(27) & \REG_A|q\(31)) ) + ( (\REG_B|q\(28) & \REG_A|q\(30)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~122\ = CARRY(( (\REG_B|q\(27) & \REG_A|q\(31)) ) + ( (\REG_B|q\(28) & \REG_A|q\(30)) ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(27),
	datab => \REG_B|ALT_INV_q\(28),
	datac => \REG_A|ALT_INV_q\(30),
	datad => \REG_A|ALT_INV_q\(31),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~122\);

-- Location: LABCELL_X36_Y71_N36
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~273\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\ = SUM(( GND ) + ( GND ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~270\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~270\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\);

-- Location: LABCELL_X30_Y70_N33
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ = SUM(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~127\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~130\ = CARRY(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ $ 
-- (\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\)) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~127\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~131\ = SHARE((!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ & (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ & 
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\)) # (\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~113_sumout\ & ((\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~273_sumout\) # 
-- (\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~113_sumout\,
	datac => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\,
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~273_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~127\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~130\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~131\);

-- Location: LABCELL_X29_Y72_N27
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~381\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~381_sumout\ = SUM(( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~379\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~378\ 
-- ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~382\ = CARRY(( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~379\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~378\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~383\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~378\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~379\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~381_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~382\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~383\);

-- Location: LABCELL_X30_Y76_N21
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~361\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~361_sumout\ = SUM(( GND ) + ( (\REG_B|q\(31) & \REG_A|q\(27)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~358\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~362\ = CARRY(( GND ) + ( (\REG_B|q\(31) & \REG_A|q\(27)) ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~358\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(31),
	dataf => \REG_A|ALT_INV_q\(27),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~358\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~361_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~362\);

-- Location: MLABCELL_X34_Y72_N21
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~361_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~227\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~226\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~230\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~361_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~227\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~226\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~231\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~361_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~226\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~227\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~230\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~231\);

-- Location: LABCELL_X33_Y72_N15
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~381_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~178\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~182\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~229_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~381_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~178\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~381_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~229_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~178\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~182\);

-- Location: FF_X33_Y72_N16
\REG_Z|q[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~181_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(58));

-- Location: LABCELL_X30_Y76_N24
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~365\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~365_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(28)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~362\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~366\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(28)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~362\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(28),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~362\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~365_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~366\);

-- Location: MLABCELL_X34_Y72_N24
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~365_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~231\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~230\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~234\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~365_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~231\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~230\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~235\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~365_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~230\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~231\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~234\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~235\);

-- Location: LABCELL_X31_Y71_N27
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ = SUM(( (\REG_B|q\(29) & \REG_A|q\(30)) ) + ( (\REG_B|q\(30) & \REG_A|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~118\ = CARRY(( (\REG_B|q\(29) & \REG_A|q\(30)) ) + ( (\REG_B|q\(30) & \REG_A|q\(29)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(29),
	datad => \REG_A|ALT_INV_q\(30),
	dataf => \REG_A|ALT_INV_q\(29),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~114\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~118\);

-- Location: LABCELL_X29_Y70_N33
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ = SUM(( (\REG_B|q\(28) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~126\ = CARRY(( (\REG_B|q\(28) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(28),
	datad => \REG_A|ALT_INV_q\(31),
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\,
	cout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~126\);

-- Location: LABCELL_X30_Y70_N36
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ = SUM(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\) ) + ( 
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~131\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~130\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~134\ = CARRY(( !\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ $ (!\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~131\ 
-- ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~130\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~135\ = SHARE((\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~117_sumout\ & \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~117_sumout\,
	datad => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~130\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~131\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~134\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~135\);

-- Location: LABCELL_X29_Y72_N30
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~385\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~385_sumout\ = SUM(( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~383\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~382\ 
-- ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~386\ = CARRY(( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~133_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~383\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~382\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~387\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~133_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~382\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~383\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~385_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~386\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~387\);

-- Location: LABCELL_X33_Y72_N18
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~385_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~182\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~186\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~385_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~233_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~182\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~233_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~385_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~182\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~186\);

-- Location: FF_X33_Y72_N19
\REG_Z|q[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~185_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(59));

-- Location: LABCELL_X29_Y70_N36
\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ = SUM(( GND ) + ( GND ) + ( \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	sumout => \ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\);

-- Location: LABCELL_X31_Y71_N30
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\ = SUM(( (\REG_B|q\(30) & \REG_A|q\(30)) ) + ( (\REG_B|q\(29) & \REG_A|q\(31)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~122\ = CARRY(( (\REG_B|q\(30) & \REG_A|q\(30)) ) + ( (\REG_B|q\(29) & \REG_A|q\(31)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111001111110000000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	datab => \REG_B|ALT_INV_q\(29),
	datac => \REG_A|ALT_INV_q\(31),
	datad => \REG_A|ALT_INV_q\(30),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~118\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~122\);

-- Location: LABCELL_X30_Y70_N39
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\ = SUM(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\) ) + ( 
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~135\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~134\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~138\ = CARRY(( !\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ $ (!\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\) ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~135\ 
-- ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~134\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~139\ = SHARE((\ADD_28|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ & \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~121_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000111111110000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_28|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\,
	datad => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~121_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~134\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~135\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~138\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~139\);

-- Location: LABCELL_X29_Y72_N33
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~389\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~389_sumout\ = SUM(( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~387\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~386\ 
-- ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~390\ = CARRY(( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~137_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~387\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~386\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~391\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~137_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~386\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~387\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~389_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~390\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~391\);

-- Location: LABCELL_X30_Y76_N27
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~369\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~369_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(29)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~366\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~370\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(29)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~366\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(31),
	datad => \REG_A|ALT_INV_q\(29),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~366\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~369_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~370\);

-- Location: MLABCELL_X34_Y72_N27
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~369_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~235\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~234\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~238\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~369_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~235\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~234\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~239\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~369_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~234\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~235\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~238\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~239\);

-- Location: LABCELL_X33_Y72_N21
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~389_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~186\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~190\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~237_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~389_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~186\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~389_sumout\,
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~237_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~186\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~190\);

-- Location: FF_X33_Y72_N22
\REG_Z|q[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~189_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(60));

-- Location: LABCELL_X30_Y76_N30
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~373\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~373_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(30)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~370\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~374\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(30)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~370\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(30),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~370\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~373_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~374\);

-- Location: MLABCELL_X34_Y72_N30
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~373_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~239\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~238\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~242\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~373_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~239\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~238\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~243\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~373_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~238\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~239\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~242\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~243\);

-- Location: LABCELL_X31_Y71_N33
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ = SUM(( GND ) + ( (\REG_B|q\(30) & \REG_A|q\(31)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~126\ = CARRY(( GND ) + ( (\REG_B|q\(30) & \REG_A|q\(31)) ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \REG_B|ALT_INV_q\(30),
	dataf => \REG_A|ALT_INV_q\(31),
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~122\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\,
	cout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~126\);

-- Location: LABCELL_X30_Y70_N42
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ = SUM(( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~139\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~138\ 
-- ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~142\ = CARRY(( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~125_sumout\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~139\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~138\ ))
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~143\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~125_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~138\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~139\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\,
	cout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~142\,
	shareout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~143\);

-- Location: LABCELL_X29_Y72_N36
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~393\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~393_sumout\ = SUM(( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~391\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~390\ 
-- ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~394\ = CARRY(( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~141_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~391\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~390\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~395\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~141_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~390\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~391\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~393_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~394\,
	shareout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~395\);

-- Location: LABCELL_X33_Y72_N24
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~393_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~190\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~194\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~393_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~241_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~190\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~241_sumout\,
	datad => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~393_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~190\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~194\);

-- Location: FF_X33_Y72_N25
\REG_Z|q[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~193_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(61));

-- Location: LABCELL_X30_Y76_N33
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~377\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~377_sumout\ = SUM(( (\REG_B|q\(31) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~374\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~378\ = CARRY(( (\REG_B|q\(31) & \REG_A|q\(31)) ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~374\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \REG_B|ALT_INV_q\(31),
	datac => \REG_A|ALT_INV_q\(31),
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~374\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~377_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~378\);

-- Location: MLABCELL_X34_Y72_N33
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~377_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~243\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~242\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~246\ = CARRY(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~377_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~243\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~242\ ))
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~247\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~377_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~242\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~243\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\,
	cout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~246\,
	shareout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~247\);

-- Location: LABCELL_X31_Y71_N36
\ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ = SUM(( GND ) + ( GND ) + ( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~126\,
	sumout => \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\);

-- Location: LABCELL_X30_Y70_N45
\ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ = SUM(( \ADD_30|LPM_ADD_SUB_component|auto_generated|op_1~129_sumout\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~143\ ) + ( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~142\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ADD_30|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~129_sumout\,
	cin => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~142\,
	sharein => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~143\,
	sumout => \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\);

-- Location: LABCELL_X29_Y72_N39
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~397\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~397_sumout\ = SUM(( \ADD_26|LPM_ADD_SUB_component|auto_generated|op_1~145_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~395\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~394\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datad => \ADD_26|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~145_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~394\,
	sharein => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~395\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~397_sumout\);

-- Location: LABCELL_X33_Y72_N27
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\ = SUM(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~397_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ ) + ( 
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~194\ ))
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~198\ = CARRY(( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~397_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~245_sumout\ ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~194\ 
-- ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~245_sumout\,
	datac => \ADD_14|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~397_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~194\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\,
	cout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~198\);

-- Location: FF_X33_Y72_N28
\REG_Z|q[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~197_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(62));

-- Location: LABCELL_X30_Y76_N36
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~381\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~381_sumout\ = SUM(( GND ) + ( GND ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~378\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~378\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~381_sumout\);

-- Location: MLABCELL_X34_Y72_N36
\ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~381_sumout\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~247\ ) + ( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~246\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datac => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~381_sumout\,
	cin => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~246\,
	sharein => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~247\,
	sumout => \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\);

-- Location: LABCELL_X33_Y72_N30
\ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\ = SUM(( \ADD_1|LPM_ADD_SUB_component|auto_generated|op_1~249_sumout\ ) + ( GND ) + ( \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~198\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ADD_1|LPM_ADD_SUB_component|auto_generated|ALT_INV_op_1~249_sumout\,
	cin => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~198\,
	sumout => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\);

-- Location: FF_X33_Y72_N31
\REG_Z|q[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputCLKENA0_outclk\,
	d => \ADD_14|LPM_ADD_SUB_component|auto_generated|op_1~201_sumout\,
	clrn => \ALT_INV_clr~inputCLKENA0_outclk\,
	ena => \ld~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \REG_Z|q\(63));

-- Location: LABCELL_X17_Y55_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


