{"vcs1":{"timestamp_begin":1768661182.152356939, "rt":24.28, "ut":9.76, "st":0.95}}
{"vcselab":{"timestamp_begin":1768661206.492444242, "rt":1.44, "ut":0.48, "st":0.03}}
{"link":{"timestamp_begin":1768661208.008002688, "rt":3.38, "ut":0.23, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768661181.510145603}
{"VCS_COMP_START_TIME": 1768661181.510145603}
{"VCS_COMP_END_TIME": 1768661245.712398095}
{"VCS_USER_OPTIONS": "-gui -full64 -R -debug_access+pp -debug_region+cell+encrypt +vcs +dumparrays +vcd +vcdpluson -P /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/novas.tab /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/pli.a +define +DUMPFSDB -kdb -lca -l comp.log +v2k +lint=TFIPC-L +verilog2001 -sverilog /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lphvt_200a/tcbn65lphvt.v /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lp_200a/tcbn65lp.v /home/hdeng/ic/iEEG_Transformer_Project2/Scripts/Syn/newMAC_v3/newMAC_v3.v /home/hdeng/ic/iEEG_Transformer_Project2/Scripts/Syn/traditionalMac/traditionalMac.v /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/newMAC_tb.sv -o simv"}
{"vcs1": {"peak_mem": 28640}}
{"stitch_vcselab": {"peak_mem": 28924}}
