// Seed: 1488184005
`timescale 1ps / 1ps
module module_0 ();
  logic id_0;
  reg   id_1;
  generate
    always @(*) begin
      id_1 <= 1'b0;
      id_1 = 1;
    end
  endgenerate
  assign id_1 = id_1;
endmodule
