// Seed: 1646101450
`define pp_10 (  pp_11  )  0
`define pp_12 0
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    input id_3,
    output logic id_4,
    input id_5,
    output id_6,
    input id_7,
    input logic id_8,
    input id_9
);
  assign id_6 = id_9 == id_3;
  logic id_10 = 1;
  always @(posedge 1 or posedge 1'b0) begin
    id_1 <= 1;
    if (id_3) id_6 <= id_5;
    id_2 = 1;
  end
  logic id_11;
  assign id_10 = 1;
  assign id_1  = 1;
  logic id_12;
endmodule
