Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Dec  3 16:32:19 2022
| Host         : DESKTOP-IR34L4A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cronometro_con_display_control_sets_placed.rpt
| Design       : cronometro_con_display
| Device       : xc7a50ti
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           13 |
| Yes          | No                    | No                     |               6 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal            |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                     |                                                     |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | Cron/div/en                         |                                                     |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | Cron/div/en                         | Cron/cont_secondi/contatore/conteggio[5]_i_1__0_n_0 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | Cron/cont_secondi/contatore/E[0]    |                                                     |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | Cron/cont_secondi/contatore/E[0]    | Cron/cont_minuti/contatore/conteggio[5]_i_1_n_0     |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | Cron/cont_secondi/contatore/en0_out | Cron/cont_ore/contatore/counter_1/div_reg           |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                     | reset_IBUF                                          |               13 |             43 |         3.31 |
+----------------+-------------------------------------+-----------------------------------------------------+------------------+----------------+--------------+


