#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Mar  8 10:39:35 2022
# Process ID: 11701
# Current directory: /home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.runs/synth_1
# Command line: vivado -log aoR3000.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source aoR3000.tcl
# Log file: /home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.runs/synth_1/aoR3000.vds
# Journal file: /home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source aoR3000.tcl -notrace
Command: synth_design -top aoR3000 -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12175 
WARNING: [Synth 8-992] exe_result_index is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:173]
WARNING: [Synth 8-992] exe_result is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:174]
WARNING: [Synth 8-992] branch_start is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:179]
WARNING: [Synth 8-992] branch_address is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:180]
WARNING: [Synth 8-992] mem_stall is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:235]
WARNING: [Synth 8-992] config_kernel_mode is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:237]
WARNING: [Synth 8-992] mem_result_index is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:240]
WARNING: [Synth 8-992] mem_result is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:241]
WARNING: [Synth 8-992] micro_flush_do is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:253]
WARNING: [Synth 8-992] entryhi_asid is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:254]
WARNING: [Synth 8-992] exception_start is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:256]
WARNING: [Synth 8-992] exception_start_pc is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:257]
WARNING: [Synth 8-992] muldiv_result_index is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:267]
WARNING: [Synth 8-992] muldiv_result is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:268]
WARNING: [Synth 8-992] fetch_cache_q is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:364]
WARNING: [Synth 8-992] data_cache_q is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:366]
WARNING: [Synth 8-992] ram_fifo_full is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:369]
WARNING: [Synth 8-992] write_buffer_counter is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:372]
WARNING: [Synth 8-992] tlb_ram_read_result_ready is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:411]
WARNING: [Synth 8-992] tlb_ram_read_result is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:412]
WARNING: [Synth 8-992] tlb_ram_data_hit is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:414]
WARNING: [Synth 8-992] tlb_ram_data_index is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:415]
WARNING: [Synth 8-992] tlb_ram_data_result is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:416]
WARNING: [Synth 8-992] tlb_ram_data_missed is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:417]
WARNING: [Synth 8-992] tlb_ram_fetch_hit is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:419]
WARNING: [Synth 8-992] tlb_ram_fetch_result is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:420]
WARNING: [Synth 8-992] tlb_ram_fetch_missed is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:421]
WARNING: [Synth 8-992] ram_fifo_rdreq is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:459]
WARNING: [Synth 8-992] ram_result_address is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:461]
WARNING: [Synth 8-992] ram_result_valid is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:462]
WARNING: [Synth 8-992] ram_result_is_read_instr is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:463]
WARNING: [Synth 8-992] ram_result_burstcount is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:464]
WARNING: [Synth 8-992] ram_result is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:465]
WARNING: [Synth 8-992] ram_instr_ack is already implicitly declared earlier [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:467]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1462.918 ; gain = 101.375 ; free physical = 32914 ; free virtual = 277110
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'aoR3000' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipeline_if' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/pipeline_if.v:10]
	Parameter FETCH_IDLE bound to: 2'b00 
	Parameter FETCH_TLB bound to: 2'b01 
	Parameter FETCH_RESULT bound to: 2'b10 
	Parameter FETCH_STOPPED bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'memory_instr_tlb_micro' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/memory_instr_tlb_micro.v:10]
	Parameter MICRO_03_MASK bound to: 3'b101 
	Parameter MICRO_03_VALUE bound to: 3'b000 
	Parameter MICRO_02_MASK bound to: 3'b101 
	Parameter MICRO_02_VALUE bound to: 3'b100 
	Parameter MICRO_01_MASK bound to: 3'b011 
	Parameter MICRO_01_VALUE bound to: 3'b001 
	Parameter MICRO_00_MASK bound to: 3'b011 
	Parameter MICRO_00_VALUE bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'memory_instr_tlb_micro' (1#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/memory_instr_tlb_micro.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_if' (2#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/pipeline_if.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipeline_rf' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/pipeline_rf.v:10]
INFO: [Synth 8-6157] synthesizing module 'model_simple_dual_ram' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_simple_dual_ram.v:8]
	Parameter width bound to: 32 - type: integer 
	Parameter widthad bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'model_simple_dual_ram' (3#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_simple_dual_ram.v:8]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_rf' (4#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/pipeline_rf.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipeline_exe' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/pipeline_exe.v:10]
INFO: [Synth 8-6157] synthesizing module 'block_shift' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/block_shift.v:10]
INFO: [Synth 8-6155] done synthesizing module 'block_shift' (5#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/block_shift.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_exe' (6#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/pipeline_exe.v:10]
INFO: [Synth 8-6157] synthesizing module 'pipeline_mem' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/pipeline_mem.v:10]
	Parameter LOAD_IDLE bound to: 2'b00 
	Parameter LOAD_TLB bound to: 2'b01 
	Parameter LOAD_FIFO bound to: 2'b10 
	Parameter LOAD_RESULT bound to: 2'b11 
	Parameter STORE_IDLE bound to: 2'b00 
	Parameter STORE_FIFO bound to: 2'b01 
	Parameter STORE_TLB bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'memory_data_tlb_micro' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/memory_data_tlb_micro.v:10]
	Parameter MICRO_07_MASK bound to: 7'b1000101 
	Parameter MICRO_07_VALUE bound to: 7'b0000000 
	Parameter MICRO_06_MASK bound to: 7'b1000101 
	Parameter MICRO_06_VALUE bound to: 7'b1000000 
	Parameter MICRO_05_MASK bound to: 7'b0100101 
	Parameter MICRO_05_VALUE bound to: 7'b0000100 
	Parameter MICRO_04_MASK bound to: 7'b0100101 
	Parameter MICRO_04_VALUE bound to: 7'b0100100 
	Parameter MICRO_03_MASK bound to: 7'b0010011 
	Parameter MICRO_03_VALUE bound to: 7'b0000001 
	Parameter MICRO_02_MASK bound to: 7'b0010011 
	Parameter MICRO_02_VALUE bound to: 7'b0010001 
	Parameter MICRO_01_MASK bound to: 7'b0001011 
	Parameter MICRO_01_VALUE bound to: 7'b0000011 
	Parameter MICRO_00_MASK bound to: 7'b0001011 
	Parameter MICRO_00_VALUE bound to: 7'b0001011 
INFO: [Synth 8-6155] done synthesizing module 'memory_data_tlb_micro' (7#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/memory_data_tlb_micro.v:10]
INFO: [Synth 8-6157] synthesizing module 'block_muldiv' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/block_muldiv.v:10]
INFO: [Synth 8-6157] synthesizing module 'model_mult' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_mult.v:8]
	Parameter widtha bound to: 33 - type: integer 
	Parameter widthb bound to: 33 - type: integer 
	Parameter widthp bound to: 66 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'model_mult' (8#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_mult.v:8]
INFO: [Synth 8-6157] synthesizing module 'block_long_div' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/block_long_div.v:8]
INFO: [Synth 8-6155] done synthesizing module 'block_long_div' (9#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/block_long_div.v:8]
INFO: [Synth 8-6155] done synthesizing module 'block_muldiv' (10#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/block_muldiv.v:10]
INFO: [Synth 8-6157] synthesizing module 'block_cp0' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/block_cp0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'block_cp0' (11#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/block_cp0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_mem' (12#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/pipeline_mem.v:10]
INFO: [Synth 8-6157] synthesizing module 'memory_ram' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/memory_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'model_simple_dual_ram__parameterized0' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_simple_dual_ram.v:8]
	Parameter width bound to: 54 - type: integer 
	Parameter widthad bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'model_simple_dual_ram__parameterized0' (12#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_simple_dual_ram.v:8]
INFO: [Synth 8-6157] synthesizing module 'model_fifo' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_fifo.v:8]
	Parameter width bound to: 67 - type: integer 
	Parameter widthu bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'model_fifo' (13#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_fifo.v:8]
INFO: [Synth 8-6155] done synthesizing module 'memory_ram' (14#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/memory_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'memory_tlb_ram' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/memory_tlb_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'model_true_dual_ram' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_true_dual_ram.v:8]
	Parameter width bound to: 50 - type: integer 
	Parameter widthad bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'model_true_dual_ram' (15#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_true_dual_ram.v:8]
INFO: [Synth 8-6155] done synthesizing module 'memory_tlb_ram' (16#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/memory_tlb_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'memory_avalon' [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/memory_avalon.v:10]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_WRITE bound to: 2'b01 
	Parameter STATE_READ bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'memory_avalon' (17#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/memory_avalon.v:10]
INFO: [Synth 8-6155] done synthesizing module 'aoR3000' (18#1) [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/aoR3000.v:10]
WARNING: [Synth 8-3331] design memory_avalon has unconnected port ram_instr_address[1]
WARNING: [Synth 8-3331] design memory_avalon has unconnected port ram_instr_address[0]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[31]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[30]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[29]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[28]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[27]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[26]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[25]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[24]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[23]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[22]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[21]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[20]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[19]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[18]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[17]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[16]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[10]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[9]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[8]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[7]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[6]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[5]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[4]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[3]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[2]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[1]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_instr[0]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port exe_cmd_tlbr
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[31]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[30]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[29]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[28]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[25]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[24]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[23]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[22]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[21]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[20]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[19]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[18]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[17]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[16]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[15]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[14]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[13]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[12]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[11]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[10]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[9]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[8]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[7]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[6]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[5]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[4]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[3]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[2]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[1]
WARNING: [Synth 8-3331] design block_cp0 has unconnected port mem_instr[0]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[31]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[30]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[29]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[28]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[27]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[26]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[25]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[24]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[23]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[22]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[21]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[20]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[19]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[18]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[17]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[16]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[15]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[14]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[13]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[12]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[11]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[1]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port data_address_next[0]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port ram_result_address[1]
WARNING: [Synth 8-3331] design pipeline_mem has unconnected port ram_result_address[0]
WARNING: [Synth 8-3331] design block_shift has unconnected port rf_instr[31]
WARNING: [Synth 8-3331] design block_shift has unconnected port rf_instr[30]
WARNING: [Synth 8-3331] design block_shift has unconnected port rf_instr[29]
WARNING: [Synth 8-3331] design block_shift has unconnected port rf_instr[28]
WARNING: [Synth 8-3331] design block_shift has unconnected port rf_instr[27]
WARNING: [Synth 8-3331] design block_shift has unconnected port rf_instr[26]
WARNING: [Synth 8-3331] design block_shift has unconnected port rf_instr[25]
WARNING: [Synth 8-3331] design block_shift has unconnected port rf_instr[24]
WARNING: [Synth 8-3331] design block_shift has unconnected port rf_instr[23]
WARNING: [Synth 8-3331] design block_shift has unconnected port rf_instr[22]
WARNING: [Synth 8-3331] design block_shift has unconnected port rf_instr[21]
WARNING: [Synth 8-3331] design block_shift has unconnected port rf_instr[20]
WARNING: [Synth 8-3331] design block_shift has unconnected port rf_instr[19]
WARNING: [Synth 8-3331] design block_shift has unconnected port rf_instr[18]
WARNING: [Synth 8-3331] design block_shift has unconnected port rf_instr[17]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1519.051 ; gain = 157.508 ; free physical = 32895 ; free virtual = 277087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1519.051 ; gain = 157.508 ; free physical = 32900 ; free virtual = 277088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1527.051 ; gain = 165.508 ; free physical = 32897 ; free virtual = 277086
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "exc_waiting" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exc_waiting" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_cmd73" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exe_branched" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "coproc0_output10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "halfword_byteenable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "halfword_byteenable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/memory_ram.v:144]
INFO: [Synth 8-5544] ROM "read_burstcount" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3971] The signal mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1543.066 ; gain = 181.523 ; free physical = 32868 ; free virtual = 277052
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 10    
	   2 Input     30 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               66 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               54 Bit    Registers := 6     
	               51 Bit    Registers := 12    
	               50 Bit    Registers := 10    
	               34 Bit    Registers := 3     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 35    
	               20 Bit    Registers := 5     
	               19 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 56    
+---Multipliers : 
	                33x33  Multipliers := 1     
+---RAMs : 
	              27K Bit         RAMs := 2     
	             1024 Bit         RAMs := 2     
	               1K Bit         RAMs := 1     
	              800 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     54 Bit        Muxes := 12    
	   2 Input     50 Bit        Muxes := 4     
	   2 Input     34 Bit        Muxes := 7     
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 66    
	   4 Input     32 Bit        Muxes := 7     
	   2 Input     20 Bit        Muxes := 11    
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 68    
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 12    
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 107   
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memory_instr_tlb_micro 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 4     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     50 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
Module pipeline_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   9 Input      1 Bit        Muxes := 1     
Module model_simple_dual_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module pipeline_rf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 67    
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module block_shift 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module pipeline_exe 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   4 Input     32 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module memory_data_tlb_micro 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 8     
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
	   9 Input      1 Bit        Muxes := 1     
Module model_mult 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
	               33 Bit    Registers := 2     
+---Multipliers : 
	                33x33  Multipliers := 1     
Module block_long_div 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module block_muldiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module block_cp0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
Module pipeline_mem 
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               20 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     54 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 29    
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     20 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module model_simple_dual_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               54 Bit    Registers := 1     
+---RAMs : 
	              27K Bit         RAMs := 1     
Module model_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
Module memory_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               54 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     54 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module model_true_dual_ram 
Detailed RTL Component Info : 
+---Registers : 
	               50 Bit    Registers := 2     
+---RAMs : 
	              800 Bit         RAMs := 1     
Module memory_tlb_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               50 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module memory_avalon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               34 Bit    Registers := 3     
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 7     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'model_mult_inst/out_1_reg' and it is trimmed from '66' to '64' bits. [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_mult.v:27]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_mult.v:30]
WARNING: [Synth 8-6014] Unused sequential element model_mult_inst/out_1_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_mult.v:27]
WARNING: [Synth 8-6014] Unused sequential element model_mult_inst/b_reg_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_mult.v:30]
WARNING: [Synth 8-6014] Unused sequential element model_mult_inst/a_reg_reg was removed.  [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_mult.v:30]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_mult.v:30]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_mult.v:30]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_mult.v:30]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.srcs/sources_1/imports/rtl/model_mult.v:27]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
DSP Report: Generating DSP model_mult_inst/mult_out, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP model_mult_inst/mult_out.
DSP Report: register A is absorbed into DSP model_mult_inst/mult_out.
DSP Report: operator model_mult_inst/mult_out is absorbed into DSP model_mult_inst/mult_out.
DSP Report: operator model_mult_inst/mult_out is absorbed into DSP model_mult_inst/mult_out.
DSP Report: Generating DSP model_mult_inst/out_1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP model_mult_inst/out_1_reg.
DSP Report: register A is absorbed into DSP model_mult_inst/out_1_reg.
DSP Report: register model_mult_inst/out_1_reg is absorbed into DSP model_mult_inst/out_1_reg.
DSP Report: operator model_mult_inst/mult_out is absorbed into DSP model_mult_inst/out_1_reg.
DSP Report: operator model_mult_inst/mult_out is absorbed into DSP model_mult_inst/out_1_reg.
DSP Report: Generating DSP model_mult_inst/mult_out, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP model_mult_inst/mult_out.
DSP Report: register A is absorbed into DSP model_mult_inst/mult_out.
DSP Report: operator model_mult_inst/mult_out is absorbed into DSP model_mult_inst/mult_out.
DSP Report: operator model_mult_inst/mult_out is absorbed into DSP model_mult_inst/mult_out.
DSP Report: Generating DSP model_mult_inst/out_1_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP model_mult_inst/out_1_reg.
DSP Report: register A is absorbed into DSP model_mult_inst/out_1_reg.
DSP Report: register model_mult_inst/out_1_reg is absorbed into DSP model_mult_inst/out_1_reg.
DSP Report: operator model_mult_inst/mult_out is absorbed into DSP model_mult_inst/out_1_reg.
DSP Report: operator model_mult_inst/mult_out is absorbed into DSP model_mult_inst/out_1_reg.
INFO: [Synth 8-5546] ROM "coproc0_output10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal tlb0_inst/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal tlb1_inst/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal tlb2_inst/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal tlb3_inst/mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'pipeline_rf_inst/rf_badvpn_reg[0]' (FDCE) to 'pipeline_rf_inst/rf_pc_plus4_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_mem_inst/block_muldiv_inst/\block_long_div_inst/div_divisor_reg[63] )
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[30]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[18]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[28]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[16]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[29]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[17]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[24]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[12]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[25]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[13]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[26]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[14]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[27]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[15]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[18]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[6]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[19]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[7]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[16]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[4]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[17]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[5]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[22]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[10]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[23]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[11]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[20]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[8]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[21]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[9]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[2]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[14]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[3]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[15]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[0]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[12]'
INFO: [Synth 8-3886] merging instance 'pipeline_mem_inst/block_cp0_inst/tlb_badvpn_reg[1]' (FDCE) to 'pipeline_mem_inst/block_cp0_inst/badvaddr_reg[13]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[11]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[12]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[13]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[14]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[15]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[16]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[17]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[18]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[19]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[20]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[21]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[22]' (FDPE) to 'pipeline_if_inst/exc_start_pc_reg[29]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[23]' (FDPE) to 'pipeline_if_inst/exc_start_pc_reg[29]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[24]' (FDPE) to 'pipeline_if_inst/exc_start_pc_reg[29]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[25]' (FDPE) to 'pipeline_if_inst/exc_start_pc_reg[29]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[26]' (FDPE) to 'pipeline_if_inst/exc_start_pc_reg[29]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[27]' (FDPE) to 'pipeline_if_inst/exc_start_pc_reg[29]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[28]' (FDPE) to 'pipeline_if_inst/exc_start_pc_reg[29]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[2]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[3]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[4]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[5]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[6]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[9]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[10]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[30]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline_if_inst/exc_start_pc_reg[1]' (FDCE) to 'pipeline_if_inst/exc_start_pc_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pipeline_if_inst/\exc_start_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pipeline_if_inst/\exc_start_pc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory_avalon_inst/\readp_2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory_avalon_inst/\avm_burstcount_reg[1] )
INFO: [Synth 8-3886] merging instance 'memory_avalon_inst/avm_address_reg[0]' (FDCE) to 'memory_avalon_inst/avm_address_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (memory_avalon_inst/\avm_address_reg[1] )
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_pc_plus4_reg[0]' (FDC) to 'pipeline_exe_inst/exe_badvpn_reg[0]'
WARNING: [Synth 8-3332] Sequential element (memory_instr_tlb_micro_inst/micro00_reg[47]) is unused and will be removed from module pipeline_if.
WARNING: [Synth 8-3332] Sequential element (memory_instr_tlb_micro_inst/micro03_reg[47]) is unused and will be removed from module pipeline_if.
WARNING: [Synth 8-3332] Sequential element (memory_instr_tlb_micro_inst/micro02_reg[47]) is unused and will be removed from module pipeline_if.
WARNING: [Synth 8-3332] Sequential element (exc_start_pc_reg[31]) is unused and will be removed from module pipeline_if.
WARNING: [Synth 8-3332] Sequential element (exc_start_pc_reg[0]) is unused and will be removed from module pipeline_if.
WARNING: [Synth 8-3332] Sequential element (memory_instr_tlb_micro_inst/micro01_reg[47]) is unused and will be removed from module pipeline_if.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[31]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[30]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[29]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[25]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[24]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[23]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[22]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[21]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[10]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[9]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[8]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[7]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[6]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[5]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[4]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[3]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[2]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[1]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (exe_instr_reg[0]) is unused and will be removed from module pipeline_exe.
WARNING: [Synth 8-3332] Sequential element (block_long_div_inst/div_divisor_reg[63]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[47]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[46]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[45]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[44]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[43]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[42]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[41]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[40]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[39]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[38]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[37]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[36]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[35]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[34]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[33]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[32]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[31]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[30]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[29]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[28]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[27]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[26]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[25]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[24]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[23]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[22]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[21]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[20]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[19]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[18]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[17]) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[47]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[46]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[45]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[44]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[43]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[42]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[41]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[40]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[39]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[38]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[37]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[36]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[35]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[34]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[33]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[32]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[31]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[30]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[29]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[28]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[27]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[26]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[25]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[24]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[23]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[22]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[21]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[20]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[19]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[18]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (model_mult_inst/out_1_reg[17]__0) is unused and will be removed from module block_muldiv.
WARNING: [Synth 8-3332] Sequential element (mem_instr_reg[31]) is unused and will be removed from module pipeline_mem.
WARNING: [Synth 8-3332] Sequential element (mem_instr_reg[30]) is unused and will be removed from module pipeline_mem.
WARNING: [Synth 8-3332] Sequential element (mem_instr_reg[29]) is unused and will be removed from module pipeline_mem.
WARNING: [Synth 8-3332] Sequential element (mem_instr_reg[28]) is unused and will be removed from module pipeline_mem.
WARNING: [Synth 8-3332] Sequential element (mem_instr_reg[25]) is unused and will be removed from module pipeline_mem.
WARNING: [Synth 8-3332] Sequential element (mem_instr_reg[24]) is unused and will be removed from module pipeline_mem.
WARNING: [Synth 8-3332] Sequential element (mem_instr_reg[23]) is unused and will be removed from module pipeline_mem.
WARNING: [Synth 8-3332] Sequential element (mem_instr_reg[22]) is unused and will be removed from module pipeline_mem.
WARNING: [Synth 8-3332] Sequential element (mem_instr_reg[21]) is unused and will be removed from module pipeline_mem.
WARNING: [Synth 8-3332] Sequential element (mem_instr_reg[20]) is unused and will be removed from module pipeline_mem.
WARNING: [Synth 8-3332] Sequential element (mem_instr_reg[19]) is unused and will be removed from module pipeline_mem.
WARNING: [Synth 8-3332] Sequential element (mem_instr_reg[18]) is unused and will be removed from module pipeline_mem.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:29 ; elapsed = 00:05:15 . Memory (MB): peak = 1960.680 ; gain = 599.137 ; free physical = 31565 ; free virtual = 275794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|model_simple_dual_ram:                 | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|model_simple_dual_ram:                 | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|model_simple_dual_ram__parameterized0: | mem_reg    | 512 x 54(READ_FIRST)   | W |   | 512 x 54(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|model_simple_dual_ram__parameterized0: | mem_reg    | 512 x 54(READ_FIRST)   | W |   | 512 x 54(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|model_true_dual_ram:                   | mem_reg    | 16 x 50(READ_FIRST)    | W | R | 16 x 50(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|model_true_dual_ram:                   | mem_reg    | 16 x 50(READ_FIRST)    | W | R | 16 x 50(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|model_true_dual_ram:                   | mem_reg    | 16 x 50(READ_FIRST)    | W | R | 16 x 50(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|model_true_dual_ram:                   | mem_reg    | 16 x 50(READ_FIRST)    | W | R | 16 x 50(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+-----------------------+-----------+----------------------+---------------+
|Module Name     | RTL Object            | Inference | Size (Depth x Width) | Primitives    | 
+----------------+-----------------------+-----------+----------------------+---------------+
|memory_ram_inst | ram_fifo_inst/mem_reg | Implied   | 16 x 67              | RAM32M x 12   | 
+----------------+-----------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|block_muldiv | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|block_muldiv | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|block_muldiv | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|block_muldiv | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance pipeline_rf_inst/i_0/regs_a_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pipeline_rf_inst/i_1/regs_b_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_ram_inst/i_0/cache_1_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_ram_inst/i_1/cache_2_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/i_0/tlb0_inst/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/i_0/tlb0_inst/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/i_0/tlb0_inst/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/i_0/tlb0_inst/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/i_1/tlb1_inst/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/i_1/tlb1_inst/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/i_1/tlb1_inst/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/i_1/tlb1_inst/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/i_2/tlb2_inst/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/i_2/tlb2_inst/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/i_2/tlb2_inst/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/i_2/tlb2_inst/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/i_3/tlb3_inst/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/i_3/tlb3_inst/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/i_3/tlb3_inst/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/i_3/tlb3_inst/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:05:19 . Memory (MB): peak = 1960.684 ; gain = 599.141 ; free physical = 31759 ; free virtual = 275982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                            | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|model_simple_dual_ram:                 | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|model_simple_dual_ram:                 | mem_reg    | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|model_simple_dual_ram__parameterized0: | mem_reg    | 512 x 54(READ_FIRST)   | W |   | 512 x 54(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|model_simple_dual_ram__parameterized0: | mem_reg    | 512 x 54(READ_FIRST)   | W |   | 512 x 54(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|model_true_dual_ram:                   | mem_reg    | 16 x 50(READ_FIRST)    | W | R | 16 x 50(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|model_true_dual_ram:                   | mem_reg    | 16 x 50(READ_FIRST)    | W | R | 16 x 50(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|model_true_dual_ram:                   | mem_reg    | 16 x 50(READ_FIRST)    | W | R | 16 x 50(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
|model_true_dual_ram:                   | mem_reg    | 16 x 50(READ_FIRST)    | W | R | 16 x 50(READ_FIRST)    | W | R | Port A and B     | 1      | 1      | 
+---------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+----------------+-----------------------+-----------+----------------------+---------------+
|Module Name     | RTL Object            | Inference | Size (Depth x Width) | Primitives    | 
+----------------+-----------------------+-----------+----------------------+---------------+
|memory_ram_inst | ram_fifo_inst/mem_reg | Implied   | 16 x 67              | RAM32M x 12   | 
+----------------+-----------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[2]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[2]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[1]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[1]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[3]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[3]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[0]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[0]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[5]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[5]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[4]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[4]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[7]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[7]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[6]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[6]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[10]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[10]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[9]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[9]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[11]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[11]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[8]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[8]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[13]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[13]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[12]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[12]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[15]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[15]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[14]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[14]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[26]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[26]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[25]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[25]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[27]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[27]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[24]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[24]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[28]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[28]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[30]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[30]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[29]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[29]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[20]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[20]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[23]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[23]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[21]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[21]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[22]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[22]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[19]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[19]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[18]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[18]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[17]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[17]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[16]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[16]'
INFO: [Synth 8-3886] merging instance 'pipeline_exe_inst/exe_branch_address_reg[31]' (FDCE) to 'pipeline_if_inst/branch_pc_reg[31]'
INFO: [Synth 8-3886] merging instance 'memory_ram_inst/ram_fifo_inst/rd_index_reg_rep[2]' (FDCE) to 'memory_ram_inst/ram_fifo_inst/rd_index_reg[2]'
INFO: [Synth 8-3886] merging instance 'memory_ram_inst/ram_fifo_inst/rd_index_reg_rep[1]' (FDCE) to 'memory_ram_inst/ram_fifo_inst/rd_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'memory_ram_inst/ram_fifo_inst/rd_index_reg_rep[0]' (FDCE) to 'memory_ram_inst/ram_fifo_inst/rd_index_reg[0]'
INFO: [Synth 8-3886] merging instance 'memory_ram_inst/ram_fifo_inst/rd_index_reg_rep[3]' (FDCE) to 'memory_ram_inst/ram_fifo_inst/rd_index_reg[3]'
INFO: [Synth 8-4480] The timing for the instance pipeline_rf_inst/regs_a_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance pipeline_rf_inst/regs_b_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_ram_inst/cache_1_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_ram_inst/cache_2_inst/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/tlb0_inst/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/tlb0_inst/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/tlb0_inst/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/tlb0_inst/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/tlb1_inst/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/tlb1_inst/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/tlb1_inst/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/tlb1_inst/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/tlb2_inst/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/tlb2_inst/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/tlb2_inst/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/tlb2_inst/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/tlb3_inst/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/tlb3_inst/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/tlb3_inst/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance memory_tlb_ram_inst/tlb3_inst/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:38 ; elapsed = 00:05:24 . Memory (MB): peak = 1960.684 ; gain = 599.141 ; free physical = 31856 ; free virtual = 276076
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:39 ; elapsed = 00:05:25 . Memory (MB): peak = 1960.684 ; gain = 599.141 ; free physical = 31865 ; free virtual = 276086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:39 ; elapsed = 00:05:25 . Memory (MB): peak = 1960.684 ; gain = 599.141 ; free physical = 31863 ; free virtual = 276084
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:39 ; elapsed = 00:05:26 . Memory (MB): peak = 1960.684 ; gain = 599.141 ; free physical = 31875 ; free virtual = 276096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:39 ; elapsed = 00:05:26 . Memory (MB): peak = 1960.684 ; gain = 599.141 ; free physical = 31877 ; free virtual = 276096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:40 ; elapsed = 00:05:26 . Memory (MB): peak = 1960.684 ; gain = 599.141 ; free physical = 31877 ; free virtual = 276096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:40 ; elapsed = 00:05:26 . Memory (MB): peak = 1960.684 ; gain = 599.141 ; free physical = 31877 ; free virtual = 276096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   239|
|3     |DSP48E1  |     4|
|4     |LUT1     |   221|
|5     |LUT2     |   432|
|6     |LUT3     |   542|
|7     |LUT4     |   547|
|8     |LUT5     |  1016|
|9     |LUT6     |  2261|
|10    |MUXF7    |    61|
|11    |RAM32M   |    12|
|12    |RAMB18E1 |     6|
|13    |RAMB36E1 |     6|
|14    |FDCE     |  2405|
|15    |FDPE     |    17|
|16    |FDRE     |    34|
|17    |IBUF     |    42|
|18    |OBUF     |    73|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------+----------------------------------------+------+
|      |Instance                        |Module                                  |Cells |
+------+--------------------------------+----------------------------------------+------+
|1     |top                             |                                        |  7919|
|2     |  memory_avalon_inst            |memory_avalon                           |   422|
|3     |  memory_ram_inst               |memory_ram                              |   577|
|4     |    cache_1_inst                |model_simple_dual_ram__parameterized0   |   127|
|5     |    cache_2_inst                |model_simple_dual_ram__parameterized0_4 |   163|
|6     |    ram_fifo_inst               |model_fifo                              |   123|
|7     |  memory_tlb_ram_inst           |memory_tlb_ram                          |   817|
|8     |    tlb0_inst                   |model_true_dual_ram                     |    51|
|9     |    tlb1_inst                   |model_true_dual_ram_1                   |   300|
|10    |    tlb2_inst                   |model_true_dual_ram_2                   |     2|
|11    |    tlb3_inst                   |model_true_dual_ram_3                   |   152|
|12    |  pipeline_exe_inst             |pipeline_exe                            |  1224|
|13    |  pipeline_if_inst              |pipeline_if                             |   874|
|14    |    memory_instr_tlb_micro_inst |memory_instr_tlb_micro                  |   504|
|15    |  pipeline_mem_inst             |pipeline_mem                            |  2805|
|16    |    block_cp0_inst              |block_cp0                               |   659|
|17    |    block_muldiv_inst           |block_muldiv                            |   837|
|18    |      block_long_div_inst       |block_long_div                          |   381|
|19    |      model_mult_inst           |model_mult                              |    99|
|20    |    memory_data_tlb_micro_inst  |memory_data_tlb_micro                   |   643|
|21    |  pipeline_rf_inst              |pipeline_rf                             |  1084|
|22    |    regs_a_inst                 |model_simple_dual_ram                   |   569|
|23    |    regs_b_inst                 |model_simple_dual_ram_0                 |    51|
+------+--------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:40 ; elapsed = 00:05:26 . Memory (MB): peak = 1960.684 ; gain = 599.141 ; free physical = 31877 ; free virtual = 276096
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 453 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:40 ; elapsed = 00:05:26 . Memory (MB): peak = 1960.684 ; gain = 599.141 ; free physical = 31877 ; free virtual = 276096
Synthesis Optimization Complete : Time (s): cpu = 00:02:40 ; elapsed = 00:05:26 . Memory (MB): peak = 1960.688 ; gain = 599.141 ; free physical = 31877 ; free virtual = 276096
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 370 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
196 Infos, 246 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:46 ; elapsed = 00:05:39 . Memory (MB): peak = 2016.711 ; gain = 696.582 ; free physical = 31703 ; free virtual = 275929
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/users/ayyaz.ahmed/Downloads/aor3000/project_1/project_1.runs/synth_1/aoR3000.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file aoR3000_utilization_synth.rpt -pb aoR3000_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2040.727 ; gain = 0.000 ; free physical = 32258 ; free virtual = 276478
INFO: [Common 17-206] Exiting Vivado at Tue Mar  8 10:45:29 2022...
