INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/CMPE125_labs/Lab3/Lab3/Lab3.srcs/sources_1/new/Encoder_case.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_case
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/CMPE125_labs/Lab3/Lab3/Lab3.srcs/sources_1/new/Encoder_for.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_for
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/CMPE125_labs/Lab3/Lab3/Lab3.srcs/sources_1/new/Encoder_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module enc_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/CMPE125_labs/Lab3/Lab3/Lab3.srcs/sim_1/new/tb_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jerry/CMPE125_labs/Lab3/Lab3/Lab3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
