{"Source Block": ["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@230:246@HdlStmProcess", "    end\n  end\n\n  // data hold\n\n  always @(posedge l_clk) begin\n    if (rx_valid == 1'd1) begin\n      rx_data_1_2d <= rx_data_1_s;\n      rx_data_0_2d <= rx_data_0_s;\n      rx_data_1_d <= rx_data_1;\n    end\n  end\n\n  // delineation\n\n  always @(posedge l_clk) begin\n    if (rx_valid == 1'b1) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[236, "    if (rx_valid == 1'd1) begin\n"], [237, "      rx_data_1_2d <= rx_data_1_s;\n"], [238, "      rx_data_0_2d <= rx_data_0_s;\n"], [239, "      rx_data_1_d <= rx_data_1;\n"], [240, "    end\n"]], "Add": [[240, "    rx_error_r1 <= ~((rx_frame_s == 4'b1100) || (rx_frame_s == 4'b0011));\n"], [240, "    rx_error_r2 <= ~((rx_frame_s == 4'b1111) || (rx_frame_s == 4'b1100) ||\n"], [240, "                     (rx_frame_s == 4'b0000) || (rx_frame_s == 4'b0011));\n"]]}}