Source Block: hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@73:83@HdlStmAssign
wire ilas_config_start;
reg ilas_config_valid_i;
reg [1:0] ilas_config_addr_i;
reg [DATA_PATH_WIDTH*8-1:0] ilas_config_data_i;

assign data_ready_n = next_state;

always @(*) begin
  next_state = state;
  if (reset == 1'b0 && prev_was_last == 1'b1) begin
    if (charisk28[0] != 1'b1 || data[7:5] != 3'h0) begin

Diff Content:
- 78 assign data_ready_n = next_state;

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@71:81
reg next_state;
reg prev_was_last = 1'b0;
wire ilas_config_start;
reg ilas_config_valid_i;
reg [1:0] ilas_config_addr_i;
reg [DATA_PATH_WIDTH*8-1:0] ilas_config_data_i;

assign data_ready_n = next_state;

always @(*) begin
  next_state = state;

Clone Blocks 2:
hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@70:80
reg state = STATE_ILAS;
reg next_state;
reg prev_was_last = 1'b0;
wire ilas_config_start;
reg ilas_config_valid_i;
reg [1:0] ilas_config_addr_i;
reg [DATA_PATH_WIDTH*8-1:0] ilas_config_data_i;

assign data_ready_n = next_state;

always @(*) begin

Clone Blocks 3:
hdl/library/jesd204/jesd204_rx/jesd204_ilas_monitor.v@75:92
reg [1:0] ilas_config_addr_i;
reg [DATA_PATH_WIDTH*8-1:0] ilas_config_data_i;

assign data_ready_n = next_state;

always @(*) begin
  next_state = state;
  if (reset == 1'b0 && prev_was_last == 1'b1) begin
    if (charisk28[0] != 1'b1 || data[7:5] != 3'h0) begin
      next_state = STATE_DATA;
    end
  end
end

always @(posedge clk) begin
  if (reset == 1'b1) begin
    state <= STATE_ILAS;
  end else begin

