# verilog_EHD
Verilog codes

Command format

iverilog -o <output> <testbench> <code>
  
iverilog -o out testb.v dut.v

vvp <output>

gtkwave xxx.vcd &


