Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Nov  2 17:08:43 2016
| Host         : Error404 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+---------------+----------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       | Enable Signal |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+---------------+----------------------------------------------------------+------------------+----------------+
|  design_1_i/rotary_encoder_0/U0/nxt_state_inferred__0_n_0 |               |                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1           |               |                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1           |               | design_1_i/rotary_encoder_0/U0/counter1__15_carry__2_n_0 |               11 |             40 |
+-----------------------------------------------------------+---------------+----------------------------------------------------------+------------------+----------------+


