Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr 29 12:46:23 2020
| Host         : Stas running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file Inverter_3lvl_wrapper_bus_skew_routed.rpt -pb Inverter_3lvl_wrapper_bus_skew_routed.pb -rpx Inverter_3lvl_wrapper_bus_skew_routed.rpx
| Design       : Inverter_3lvl_wrapper
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

No bus skew constraints

