{
  "design": {
    "design_info": {
      "boundary_crc": "0x86DA5248F2F20CDF",
      "device": "xcvu37p-fsvh2892-2L-e",
      "gen_directory": "../../../../MyRocketchipXSDB.gen/sources_1/bd/bd0",
      "name": "bd0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "MyRocketchip_0": "",
      "axi_ethernet_0": "",
      "axi_ethernet_0_dma": "",
      "axi_iic_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_us": ""
        },
        "s01_couplers": {
          "auto_us": ""
        },
        "m00_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m01_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m04_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m05_couplers": {
          "auto_cc": ""
        },
        "m06_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "s01_mmu": ""
      },
      "axi_quad_spi_0": "",
      "axi_uart16550_0": "",
      "bscan_jtag_0": "",
      "ddr4_0": "",
      "debug_bridge_0": "",
      "proc_sys_reset_clkout1": "",
      "rst_ddr4_0_333M": "",
      "smartconnect_0": "",
      "xlconcat_0": ""
    },
    "interface_ports": {
      "ddr4_sdram": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "18",
            "value_src": "default_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "14",
            "value_src": "default_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NO_DM_NO_DBI",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "default_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A512M16HA-075E",
            "value_src": "default_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "default_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "750",
            "value_src": "default_prop"
          }
        }
      },
      "default_100mhz_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "iic_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:iic:1.0",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "mdio_mdc": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
        "vlnv": "xilinx.com:interface:mdio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "rs232_uart_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "sgmii_lvds": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:sgmii:1.0",
        "vlnv": "xilinx.com:interface:sgmii_rtl:1.0"
      },
      "sgmii_phyclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "625000000"
          }
        }
      }
    },
    "ports": {
      "dummy_port_in": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "MyRocketchip_0": {
        "vlnv": "xilinx.com:module_ref:MyRocketchip:1.0",
        "xci_name": "bd0_MyRocketchip_0_0",
        "xci_path": "ip/bd0_MyRocketchip_0_0/bd0_MyRocketchip_0_0.xci",
        "inst_hier_path": "MyRocketchip_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MyRocketchip",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_AXI_FRONTBUS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "8",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "bd0_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWID": {
                "physical_name": "M_AXI_FRONTBUS_AWID",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "M_AXI_FRONTBUS_AWADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M_AXI_FRONTBUS_AWLEN",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "M_AXI_FRONTBUS_AWSIZE",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M_AXI_FRONTBUS_AWBURST",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "M_AXI_FRONTBUS_AWLOCK",
                "direction": "I"
              },
              "AWCACHE": {
                "physical_name": "M_AXI_FRONTBUS_AWCACHE",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_FRONTBUS_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "M_AXI_FRONTBUS_AWQOS",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_FRONTBUS_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "M_AXI_FRONTBUS_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "M_AXI_FRONTBUS_WDATA",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_FRONTBUS_WSTRB",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M_AXI_FRONTBUS_WLAST",
                "direction": "I"
              },
              "WVALID": {
                "physical_name": "M_AXI_FRONTBUS_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "M_AXI_FRONTBUS_WREADY",
                "direction": "O"
              },
              "BID": {
                "physical_name": "M_AXI_FRONTBUS_BID",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "M_AXI_FRONTBUS_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_FRONTBUS_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "M_AXI_FRONTBUS_BREADY",
                "direction": "I"
              },
              "ARID": {
                "physical_name": "M_AXI_FRONTBUS_ARID",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "M_AXI_FRONTBUS_ARADDR",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M_AXI_FRONTBUS_ARLEN",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "M_AXI_FRONTBUS_ARSIZE",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M_AXI_FRONTBUS_ARBURST",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "M_AXI_FRONTBUS_ARLOCK",
                "direction": "I"
              },
              "ARCACHE": {
                "physical_name": "M_AXI_FRONTBUS_ARCACHE",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_FRONTBUS_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "M_AXI_FRONTBUS_ARQOS",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_FRONTBUS_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "M_AXI_FRONTBUS_ARREADY",
                "direction": "O"
              },
              "RID": {
                "physical_name": "M_AXI_FRONTBUS_RID",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "M_AXI_FRONTBUS_RDATA",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_FRONTBUS_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M_AXI_FRONTBUS_RLAST",
                "direction": "O"
              },
              "RVALID": {
                "physical_name": "M_AXI_FRONTBUS_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "M_AXI_FRONTBUS_RREADY",
                "direction": "I"
              }
            }
          },
          "M_AXI_MEM": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "4",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "bd0_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            },
            "address_space_ref": "M_AXI_MEM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "port_maps": {
              "AWID": {
                "physical_name": "M_AXI_MEM_AWID",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "M_AXI_MEM_AWADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M_AXI_MEM_AWLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "M_AXI_MEM_AWSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M_AXI_MEM_AWBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "M_AXI_MEM_AWLOCK",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "M_AXI_MEM_AWCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_MEM_AWPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "M_AXI_MEM_AWQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_MEM_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_MEM_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_MEM_WDATA",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_MEM_WSTRB",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M_AXI_MEM_WLAST",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "M_AXI_MEM_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_MEM_WREADY",
                "direction": "I"
              },
              "BID": {
                "physical_name": "M_AXI_MEM_BID",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "M_AXI_MEM_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_MEM_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_MEM_BREADY",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "M_AXI_MEM_ARID",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "M_AXI_MEM_ARADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M_AXI_MEM_ARLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "M_AXI_MEM_ARSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M_AXI_MEM_ARBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "M_AXI_MEM_ARLOCK",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "M_AXI_MEM_ARCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_MEM_ARPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "M_AXI_MEM_ARQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_MEM_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M_AXI_MEM_ARREADY",
                "direction": "I"
              },
              "RID": {
                "physical_name": "M_AXI_MEM_RID",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "M_AXI_MEM_RDATA",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_MEM_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M_AXI_MEM_RLAST",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "M_AXI_MEM_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_MEM_RREADY",
                "direction": "O"
              }
            }
          },
          "M_AXI_MMIO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "64",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "4",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "31",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "bd0_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            },
            "address_space_ref": "M_AXI_MMIO",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x7FFFFFFF",
              "width": "31"
            },
            "port_maps": {
              "AWID": {
                "physical_name": "M_AXI_MMIO_AWID",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "M_AXI_MMIO_AWADDR",
                "direction": "O",
                "left": "30",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M_AXI_MMIO_AWLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "M_AXI_MMIO_AWSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M_AXI_MMIO_AWBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "M_AXI_MMIO_AWLOCK",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "M_AXI_MMIO_AWCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_MMIO_AWPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "M_AXI_MMIO_AWQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_MMIO_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_MMIO_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_MMIO_WDATA",
                "direction": "O",
                "left": "63",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_MMIO_WSTRB",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M_AXI_MMIO_WLAST",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "M_AXI_MMIO_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_MMIO_WREADY",
                "direction": "I"
              },
              "BID": {
                "physical_name": "M_AXI_MMIO_BID",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "BRESP": {
                "physical_name": "M_AXI_MMIO_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_MMIO_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_MMIO_BREADY",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "M_AXI_MMIO_ARID",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "M_AXI_MMIO_ARADDR",
                "direction": "O",
                "left": "30",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M_AXI_MMIO_ARLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "M_AXI_MMIO_ARSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M_AXI_MMIO_ARBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "M_AXI_MMIO_ARLOCK",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "M_AXI_MMIO_ARCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_MMIO_ARPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "M_AXI_MMIO_ARQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_MMIO_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M_AXI_MMIO_ARREADY",
                "direction": "I"
              },
              "RID": {
                "physical_name": "M_AXI_MMIO_RID",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "RDATA": {
                "physical_name": "M_AXI_MMIO_RDATA",
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_MMIO_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M_AXI_MMIO_RLAST",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "M_AXI_MMIO_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_MMIO_RREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI_FRONTBUS:M_AXI_MEM:M_AXI_MMIO",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "bd0_ddr4_0_0_c0_ddr4_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "io_interrupts": {
            "direction": "I",
            "left": "6",
            "right": "0",
            "parameters": {
              "PortWidth": {
                "value": "7",
                "value_src": "ip_prop"
              },
              "SENSITIVITY": {
                "value": "LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:LEVEL_HIGH:EDGE_RISING:EDGE_RISING:LEVEL_HIGH",
                "value_src": "ip_prop"
              },
              "PortType": {
                "value": "intr",
                "value_src": "ip_prop"
              }
            }
          },
          "io_jtag_TCK": {
            "direction": "I"
          },
          "io_jtag_TMS": {
            "direction": "I"
          },
          "io_jtag_TDI": {
            "direction": "I"
          },
          "io_jtag_TDO_data": {
            "direction": "O"
          },
          "io_jtag_TDO_driven": {
            "direction": "O"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI_MEM": {
              "range": "4G",
              "width": "32"
            },
            "M_AXI_MMIO": {
              "range": "2G",
              "width": "31"
            }
          }
        }
      },
      "axi_ethernet_0": {
        "vlnv": "xilinx.com:ip:axi_ethernet:7.2",
        "xci_name": "bd0_axi_ethernet_0_0",
        "xci_path": "ip/bd0_axi_ethernet_0_0/bd0_axi_ethernet_0_0.xci",
        "inst_hier_path": "axi_ethernet_0",
        "parameters": {
          "DIFFCLK_BOARD_INTERFACE": {
            "value": "sgmii_phyclk"
          },
          "ETHERNET_BOARD_INTERFACE": {
            "value": "sgmii_lvds"
          },
          "MDIO_BOARD_INTERFACE": {
            "value": "mdio_mdc"
          },
          "PHYADDR": {
            "value": "1"
          },
          "PHYRST_BOARD_INTERFACE_DUMMY_PORT": {
            "value": "dummy_port_in"
          }
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "18"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              }
            },
            "memory_map_ref": "s_axi"
          },
          "s_axis_txd": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "s_axis_txc": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxd": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "m_axis_rxs": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "mdio": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:mdio:1.0",
            "vlnv": "xilinx.com:interface:mdio_rtl:1.0"
          },
          "sgmii": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:sgmii:1.0",
            "vlnv": "xilinx.com:interface:sgmii_rtl:1.0"
          },
          "lvds_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
            "parameters": {
              "TYPE": {
                "value": "ETH_LVDS_CLK"
              }
            }
          }
        },
        "addressing": {
          "memory_maps": {
            "s_axi": {
              "address_blocks": {
                "Reg0": {
                  "base_address": "0",
                  "range": "256K",
                  "width": "18",
                  "usage": "register",
                  "bank_blocks": {
                    "SEG_eth_buf_REG;/eth_buf/S_AXI/Reg;xilinx.com:ip:axi_ethernet_buffer:2.0;/eth_buf;S_AXI;NONE;NONE": {
                      "base_address": "0",
                      "range": "256K",
                      "width": "18",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "axi_ethernet_0_dma": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "bd0_axi_ethernet_0_dma_0",
        "xci_path": "ip/bd0_axi_ethernet_0_dma_0/bd0_axi_ethernet_0_dma_0.xci",
        "inst_hier_path": "axi_ethernet_0_dma",
        "parameters": {
          "c_include_mm2s_dre": {
            "value": "1"
          },
          "c_include_s2mm_dre": {
            "value": "1"
          },
          "c_sg_length_width": {
            "value": "16"
          },
          "c_sg_use_stsapp_length": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_SG": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_SG",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          },
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "2"
              }
            }
          },
          "M_AXI_S2MM": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "3"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_SG": {
              "range": "4G",
              "width": "32"
            },
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            },
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.1",
        "xci_name": "bd0_axi_iic_0_0",
        "xci_path": "ip/bd0_axi_iic_0_0/bd0_axi_iic_0_0.xci",
        "inst_hier_path": "axi_iic_0",
        "parameters": {
          "IIC_BOARD_INTERFACE": {
            "value": "iic_0"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/bd0_axi_interconnect_0_0/bd0_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "bd0_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "7"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "bd0_xbar_0",
            "xci_path": "ip/bd0_xbar_0/bd0_xbar_0.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M06_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bd0_auto_us_0",
                "xci_path": "ip/bd0_auto_us_0/bd0_auto_us_0.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "512"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s00_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bd0_auto_us_1",
                "xci_path": "ip/bd0_auto_us_1/bd0_auto_us_1.xci",
                "inst_hier_path": "axi_interconnect_0/s01_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "512"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "64"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "s01_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd0_auto_cc_0",
                "xci_path": "ip/bd0_auto_cc_0/bd0_auto_cc_0.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bd0_auto_ds_0",
                "xci_path": "ip/bd0_auto_ds_0/bd0_auto_ds_0.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd0_auto_pc_0",
                "xci_path": "ip/bd0_auto_pc_0/bd0_auto_pc_0.xci",
                "inst_hier_path": "axi_interconnect_0/m00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bd0_auto_ds_1",
                "xci_path": "ip/bd0_auto_ds_1/bd0_auto_ds_1.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd0_auto_pc_1",
                "xci_path": "ip/bd0_auto_pc_1/bd0_auto_pc_1.xci",
                "inst_hier_path": "axi_interconnect_0/m01_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m01_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bd0_auto_ds_2",
                "xci_path": "ip/bd0_auto_ds_2/bd0_auto_ds_2.xci",
                "inst_hier_path": "axi_interconnect_0/m02_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd0_auto_pc_2",
                "xci_path": "ip/bd0_auto_pc_2/bd0_auto_pc_2.xci",
                "inst_hier_path": "axi_interconnect_0/m02_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bd0_auto_ds_3",
                "xci_path": "ip/bd0_auto_ds_3/bd0_auto_ds_3.xci",
                "inst_hier_path": "axi_interconnect_0/m03_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd0_auto_pc_3",
                "xci_path": "ip/bd0_auto_pc_3/bd0_auto_pc_3.xci",
                "inst_hier_path": "axi_interconnect_0/m03_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bd0_auto_ds_4",
                "xci_path": "ip/bd0_auto_ds_4/bd0_auto_ds_4.xci",
                "inst_hier_path": "axi_interconnect_0/m04_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd0_auto_pc_4",
                "xci_path": "ip/bd0_auto_pc_4/bd0_auto_pc_4.xci",
                "inst_hier_path": "axi_interconnect_0/m04_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "bd0_auto_cc_1",
                "xci_path": "ip/bd0_auto_cc_1/bd0_auto_cc_1.xci",
                "inst_hier_path": "axi_interconnect_0/m05_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m05_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "bd0_auto_ds_5",
                "xci_path": "ip/bd0_auto_ds_5/bd0_auto_ds_5.xci",
                "inst_hier_path": "axi_interconnect_0/m06_couplers/auto_ds",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "bd0_auto_pc_5",
                "xci_path": "ip/bd0_auto_pc_5/bd0_auto_pc_5.xci",
                "inst_hier_path": "axi_interconnect_0/m06_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "s01_mmu": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "xci_name": "bd0_s01_mmu_0",
            "xci_path": "ip/bd0_s01_mmu_0/bd0_s01_mmu_0.xci",
            "inst_hier_path": "axi_interconnect_0/s01_mmu",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S01_AXI_1": {
            "interface_ports": [
              "S01_AXI",
              "s01_mmu/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m04_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s01_mmu_M_AXI": {
            "interface_ports": [
              "s01_mmu/M_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK",
              "s01_mmu/aclk"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN",
              "s01_mmu/aresetn"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_quad_spi_0": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "bd0_axi_quad_spi_0_0",
        "xci_path": "ip/bd0_axi_quad_spi_0_0/bd0_axi_quad_spi_0_0.xci",
        "inst_hier_path": "axi_quad_spi_0",
        "parameters": {
          "C_FIFO_DEPTH": {
            "value": "256"
          },
          "C_SPI_MEMORY": {
            "value": "2"
          },
          "C_SPI_MODE": {
            "value": "2"
          },
          "C_TYPE_OF_AXI4_INTERFACE": {
            "value": "0"
          },
          "C_USE_STARTUP": {
            "value": "1"
          },
          "C_USE_STARTUP_INT": {
            "value": "1"
          },
          "C_XIP_MODE": {
            "value": "0"
          },
          "C_XIP_PERF_MODE": {
            "value": "1"
          }
        }
      },
      "axi_uart16550_0": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "bd0_axi_uart16550_0_0",
        "xci_path": "ip/bd0_axi_uart16550_0_0/bd0_axi_uart16550_0_0.xci",
        "inst_hier_path": "axi_uart16550_0",
        "parameters": {
          "UART_BOARD_INTERFACE": {
            "value": "rs232_uart_1"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "bscan_jtag_0": {
        "vlnv": "xilinx.com:ip:bscan_jtag:1.0",
        "xci_name": "bd0_bscan_jtag_0_0",
        "xci_path": "ip/bd0_bscan_jtag_0_0/bd0_bscan_jtag_0_0.xci",
        "inst_hier_path": "bscan_jtag_0"
      },
      "ddr4_0": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "bd0_ddr4_0_0",
        "xci_path": "ip/bd0_ddr4_0_0/bd0_ddr4_0_0.xci",
        "inst_hier_path": "ddr4_0",
        "parameters": {
          "ADDN_UI_CLKOUT1_FREQ_HZ": {
            "value": "100"
          },
          "C0_CLOCK_BOARD_INTERFACE": {
            "value": "default_100mhz_clk"
          },
          "C0_DDR4_BOARD_INTERFACE": {
            "value": "ddr4_sdram"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          }
        },
        "interface_ports": {
          "C0_DDR4_S_AXI_CTRL": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP_CTRL"
          },
          "C0_DDR4_S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP"
          }
        },
        "addressing": {
          "memory_maps": {
            "C0_DDR4_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR4_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory"
                }
              }
            },
            "C0_DDR4_MEMORY_MAP_CTRL": {
              "address_blocks": {
                "C0_REG": {
                  "base_address": "0",
                  "range": "4K",
                  "width": "12",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "debug_bridge_0": {
        "vlnv": "xilinx.com:ip:debug_bridge:3.0",
        "xci_name": "bd0_debug_bridge_0_0",
        "xci_path": "ip/bd0_debug_bridge_0_0/bd0_debug_bridge_0_0.xci",
        "inst_hier_path": "debug_bridge_0",
        "parameters": {
          "C_DEBUG_MODE": {
            "value": "7"
          },
          "C_NUM_BS_MASTER": {
            "value": "1"
          }
        },
        "interface_ports": {
          "m0_bscan": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
            "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
          }
        }
      },
      "proc_sys_reset_clkout1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd0_proc_sys_reset_clkout1_0",
        "xci_path": "ip/bd0_proc_sys_reset_clkout1_0/bd0_proc_sys_reset_clkout1_0.xci",
        "inst_hier_path": "proc_sys_reset_clkout1"
      },
      "rst_ddr4_0_333M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd0_rst_ddr4_0_333M_0",
        "xci_path": "ip/bd0_rst_ddr4_0_333M_0/bd0_rst_ddr4_0_333M_0.xci",
        "inst_hier_path": "rst_ddr4_0_333M"
      },
      "smartconnect_0": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "bd0_smartconnect_0_0",
        "xci_path": "ip/bd0_smartconnect_0_0/bd0_smartconnect_0_0.xci",
        "inst_hier_path": "smartconnect_0",
        "parameters": {
          "NUM_CLKS": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "2"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "8"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "bd0_xlconcat_0_0",
        "xci_path": "ip/bd0_xlconcat_0_0/bd0_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "7"
          }
        }
      }
    },
    "interface_nets": {
      "MyRocketchip_0_M_AXI_MEM": {
        "interface_ports": [
          "MyRocketchip_0/M_AXI_MEM",
          "axi_interconnect_0/S01_AXI"
        ]
      },
      "MyRocketchip_0_M_AXI_MMIO": {
        "interface_ports": [
          "MyRocketchip_0/M_AXI_MMIO",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "axi_ethernet_0_dma_M_AXIS_CNTRL": {
        "interface_ports": [
          "axi_ethernet_0/s_axis_txc",
          "axi_ethernet_0_dma/M_AXIS_CNTRL"
        ]
      },
      "axi_ethernet_0_dma_M_AXIS_MM2S": {
        "interface_ports": [
          "axi_ethernet_0/s_axis_txd",
          "axi_ethernet_0_dma/M_AXIS_MM2S"
        ]
      },
      "axi_ethernet_0_dma_M_AXI_MM2S": {
        "interface_ports": [
          "axi_ethernet_0_dma/M_AXI_MM2S",
          "smartconnect_0/S01_AXI"
        ]
      },
      "axi_ethernet_0_dma_M_AXI_S2MM": {
        "interface_ports": [
          "axi_ethernet_0_dma/M_AXI_S2MM",
          "smartconnect_0/S02_AXI"
        ]
      },
      "axi_ethernet_0_dma_M_AXI_SG": {
        "interface_ports": [
          "axi_ethernet_0_dma/M_AXI_SG",
          "smartconnect_0/S00_AXI"
        ]
      },
      "axi_ethernet_0_m_axis_rxd": {
        "interface_ports": [
          "axi_ethernet_0/m_axis_rxd",
          "axi_ethernet_0_dma/S_AXIS_S2MM"
        ]
      },
      "axi_ethernet_0_m_axis_rxs": {
        "interface_ports": [
          "axi_ethernet_0/m_axis_rxs",
          "axi_ethernet_0_dma/S_AXIS_STS"
        ]
      },
      "axi_ethernet_0_mdio": {
        "interface_ports": [
          "mdio_mdc",
          "axi_ethernet_0/mdio"
        ]
      },
      "axi_ethernet_0_sgmii": {
        "interface_ports": [
          "sgmii_lvds",
          "axi_ethernet_0/sgmii"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "iic_0",
          "axi_iic_0/IIC"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "ddr4_0/C0_DDR4_S_AXI_CTRL"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "axi_uart16550_0/S_AXI"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "axi_ethernet_0_dma/S_AXI_LITE",
          "axi_interconnect_0/M02_AXI"
        ]
      },
      "axi_interconnect_0_M03_AXI": {
        "interface_ports": [
          "axi_ethernet_0/s_axi",
          "axi_interconnect_0/M03_AXI"
        ]
      },
      "axi_interconnect_0_M04_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M04_AXI",
          "axi_quad_spi_0/AXI_LITE"
        ]
      },
      "axi_interconnect_0_M05_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M05_AXI",
          "ddr4_0/C0_DDR4_S_AXI"
        ]
      },
      "axi_interconnect_0_M06_AXI": {
        "interface_ports": [
          "axi_iic_0/S_AXI",
          "axi_interconnect_0/M06_AXI"
        ]
      },
      "axi_uart16550_0_UART": {
        "interface_ports": [
          "rs232_uart_1",
          "axi_uart16550_0/UART"
        ]
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "ddr4_sdram",
          "ddr4_0/C0_DDR4"
        ]
      },
      "debug_bridge_0_m0_bscan": {
        "interface_ports": [
          "bscan_jtag_0/S_BSCAN",
          "debug_bridge_0/m0_bscan"
        ]
      },
      "default_100mhz_clk_1": {
        "interface_ports": [
          "default_100mhz_clk",
          "ddr4_0/C0_SYS_CLK"
        ]
      },
      "sgmii_phyclk_1": {
        "interface_ports": [
          "sgmii_phyclk",
          "axi_ethernet_0/lvds_clk"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "MyRocketchip_0/M_AXI_FRONTBUS",
          "smartconnect_0/M00_AXI"
        ]
      }
    },
    "nets": {
      "M00_ARESETN_1": {
        "ports": [
          "rst_ddr4_0_333M/peripheral_aresetn",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M05_ARESETN",
          "ddr4_0/c0_ddr4_aresetn"
        ]
      },
      "MyRocketchip_0_io_jtag_TDO_data": {
        "ports": [
          "MyRocketchip_0/io_jtag_TDO_data",
          "bscan_jtag_0/JTAG_TDO"
        ]
      },
      "axi_ethernet_0_dma_mm2s_cntrl_reset_out_n": {
        "ports": [
          "axi_ethernet_0_dma/mm2s_cntrl_reset_out_n",
          "axi_ethernet_0/axi_txc_arstn"
        ]
      },
      "axi_ethernet_0_dma_mm2s_introut": {
        "ports": [
          "axi_ethernet_0_dma/mm2s_introut",
          "xlconcat_0/In4"
        ]
      },
      "axi_ethernet_0_dma_mm2s_prmry_reset_out_n": {
        "ports": [
          "axi_ethernet_0_dma/mm2s_prmry_reset_out_n",
          "axi_ethernet_0/axi_txd_arstn"
        ]
      },
      "axi_ethernet_0_dma_s2mm_introut": {
        "ports": [
          "axi_ethernet_0_dma/s2mm_introut",
          "xlconcat_0/In5"
        ]
      },
      "axi_ethernet_0_dma_s2mm_prmry_reset_out_n": {
        "ports": [
          "axi_ethernet_0_dma/s2mm_prmry_reset_out_n",
          "axi_ethernet_0/axi_rxd_arstn"
        ]
      },
      "axi_ethernet_0_dma_s2mm_sts_reset_out_n": {
        "ports": [
          "axi_ethernet_0_dma/s2mm_sts_reset_out_n",
          "axi_ethernet_0/axi_rxs_arstn"
        ]
      },
      "axi_ethernet_0_interrupt": {
        "ports": [
          "axi_ethernet_0/interrupt",
          "xlconcat_0/In3"
        ]
      },
      "axi_ethernet_0_mac_irq": {
        "ports": [
          "axi_ethernet_0/mac_irq",
          "xlconcat_0/In2"
        ]
      },
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "axi_iic_0/iic2intc_irpt",
          "xlconcat_0/In6"
        ]
      },
      "axi_quad_spi_0_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi_0/ip2intc_irpt",
          "xlconcat_0/In1"
        ]
      },
      "axi_uart16550_0_ip2intc_irpt": {
        "ports": [
          "axi_uart16550_0/ip2intc_irpt",
          "xlconcat_0/In0"
        ]
      },
      "bscan_jtag_0_JTAG_TCK": {
        "ports": [
          "bscan_jtag_0/JTAG_TCK",
          "MyRocketchip_0/io_jtag_TCK"
        ]
      },
      "bscan_jtag_0_JTAG_TDI": {
        "ports": [
          "bscan_jtag_0/JTAG_TDI",
          "MyRocketchip_0/io_jtag_TDI"
        ]
      },
      "bscan_jtag_0_JTAG_TMS": {
        "ports": [
          "bscan_jtag_0/JTAG_TMS",
          "MyRocketchip_0/io_jtag_TMS"
        ]
      },
      "ddr4_0_addn_ui_clkout1": {
        "ports": [
          "ddr4_0/addn_ui_clkout1",
          "MyRocketchip_0/clock",
          "axi_ethernet_0/axis_clk",
          "axi_ethernet_0/s_axi_lite_clk",
          "axi_ethernet_0_dma/m_axi_mm2s_aclk",
          "axi_ethernet_0_dma/m_axi_s2mm_aclk",
          "axi_ethernet_0_dma/m_axi_sg_aclk",
          "axi_ethernet_0_dma/s_axi_lite_aclk",
          "axi_iic_0/s_axi_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/M03_ACLK",
          "axi_interconnect_0/M04_ACLK",
          "axi_interconnect_0/M06_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/S01_ACLK",
          "axi_quad_spi_0/ext_spi_clk",
          "axi_quad_spi_0/s_axi_aclk",
          "axi_uart16550_0/s_axi_aclk",
          "proc_sys_reset_clkout1/slowest_sync_clk",
          "smartconnect_0/aclk"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M05_ACLK",
          "rst_ddr4_0_333M/slowest_sync_clk"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk_sync_rst",
          "proc_sys_reset_clkout1/ext_reset_in",
          "rst_ddr4_0_333M/ext_reset_in"
        ]
      },
      "dummy_port_in_1": {
        "ports": [
          "dummy_port_in",
          "axi_ethernet_0/dummy_port_in"
        ]
      },
      "proc_sys_reset_clkout1_mb_reset": {
        "ports": [
          "proc_sys_reset_clkout1/mb_reset",
          "MyRocketchip_0/reset"
        ]
      },
      "proc_sys_reset_clkout1_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_clkout1/peripheral_aresetn",
          "axi_ethernet_0/s_axi_lite_resetn",
          "axi_ethernet_0_dma/axi_resetn",
          "axi_iic_0/s_axi_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/M03_ARESETN",
          "axi_interconnect_0/M04_ARESETN",
          "axi_interconnect_0/M06_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/S01_ARESETN",
          "axi_quad_spi_0/s_axi_aresetn",
          "axi_uart16550_0/s_axi_aresetn",
          "smartconnect_0/aresetn"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "ddr4_0/sys_rst"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "MyRocketchip_0/io_interrupts"
        ]
      }
    },
    "addressing": {
      "/MyRocketchip_0": {
        "address_spaces": {
          "M_AXI_MEM": {
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          },
          "M_AXI_MMIO": {
            "segments": {
              "SEG_axi_ethernet_0_Reg0": {
                "address_block": "/axi_ethernet_0/s_axi/Reg0",
                "offset": "0x60040000",
                "range": "256K"
              },
              "SEG_axi_ethernet_0_dma_Reg": {
                "address_block": "/axi_ethernet_0_dma/S_AXI_LITE/Reg",
                "offset": "0x60020000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x60080000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x60030000",
                "range": "64K"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/axi_uart16550_0/S_AXI/Reg",
                "offset": "0x60000000",
                "range": "64K"
              },
              "SEG_ddr4_0_C0_REG": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x60010000",
                "range": "4K"
              }
            }
          }
        }
      },
      "/axi_ethernet_0_dma": {
        "address_spaces": {
          "Data_SG": {
            "segments": {
              "SEG_MyRocketchip_0_reg0": {
                "address_block": "/MyRocketchip_0/M_AXI_FRONTBUS/reg0",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          },
          "Data_MM2S": {
            "segments": {
              "SEG_MyRocketchip_0_reg0": {
                "address_block": "/MyRocketchip_0/M_AXI_FRONTBUS/reg0",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_MyRocketchip_0_reg0": {
                "address_block": "/MyRocketchip_0/M_AXI_FRONTBUS/reg0",
                "offset": "0x80000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}