{
  "processor": "AMD Am9512",
  "year": 1979,
  "specifications": {
    "data_width_bits": 8,
    "internal_width_bits": 64,
    "clock_mhz": 4.0,
    "transistors": 25000,
    "technology": "NMOS",
    "package": "28-pin DIP",
    "stack_depth": 4
  },
  "timing": {
    "cycles_per_instruction_range": [
      4,
      80
    ],
    "typical_cpi": 20.0
  },
  "validated_performance": {
    "ips_min": 50000,
    "ips_max": 1000000,
    "ops_typical": 200000
  },
  "notes": "Improved floating-point APU, successor to Am9511 with ~20% faster performance",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 20.0,
    "expected_ipc": 0.05,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 19.96,
    "cpi_error_percent": 0.2,
    "ipc_error_percent": 0.2,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model calibrated and validated - improved over Am9511",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 1e-06,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-31"
  },
  "timing_tests": [
    {
      "instruction": "FADD",
      "category": "fp_add",
      "expected_cycles": 12,
      "source": "Am9512 Data Sheet",
      "notes": "Floating-point addition"
    },
    {
      "instruction": "FSUB",
      "category": "fp_add",
      "expected_cycles": 12,
      "source": "Am9512 Data Sheet",
      "notes": "Floating-point subtraction"
    },
    {
      "instruction": "FMUL",
      "category": "fp_mul",
      "expected_cycles": 18,
      "source": "Am9512 Data Sheet",
      "notes": "Floating-point multiplication"
    },
    {
      "instruction": "FDIV",
      "category": "fp_div",
      "expected_cycles": 26,
      "source": "Am9512 Data Sheet",
      "notes": "Floating-point division"
    },
    {
      "instruction": "SQRT",
      "category": "fp_sqrt",
      "expected_cycles": 36,
      "source": "Am9512 Data Sheet",
      "notes": "Floating-point square root"
    },
    {
      "instruction": "SADD",
      "category": "fixed_point",
      "expected_cycles": 6,
      "source": "Am9512 Data Sheet",
      "notes": "Single-precision (16-bit) fixed-point add"
    },
    {
      "instruction": "SSUB",
      "category": "fixed_point",
      "expected_cycles": 6,
      "source": "Am9512 Data Sheet",
      "notes": "Single-precision (16-bit) fixed-point subtract"
    },
    {
      "instruction": "SMUL",
      "category": "fixed_point",
      "expected_cycles": 8,
      "source": "Am9512 Data Sheet",
      "notes": "Single-precision (16-bit) fixed-point multiply"
    },
    {
      "instruction": "SDIV",
      "category": "fixed_point",
      "expected_cycles": 10,
      "source": "Am9512 Data Sheet",
      "notes": "Single-precision (16-bit) fixed-point divide"
    },
    {
      "instruction": "DADD64",
      "category": "double_fp",
      "expected_cycles": 24,
      "source": "Am9512 Data Sheet",
      "notes": "64-bit double-precision add"
    },
    {
      "instruction": "DMUL64",
      "category": "double_fp",
      "expected_cycles": 36,
      "source": "Am9512 Data Sheet",
      "notes": "64-bit double-precision multiply"
    },
    {
      "instruction": "DDIV64",
      "category": "double_fp",
      "expected_cycles": 52,
      "source": "Am9512 Data Sheet",
      "notes": "64-bit double-precision divide"
    }
  ],
  "cross_validation": {
    "methodology": "Per-instruction timing verification against AMD datasheets and comparison with Am9511",
    "reference_sources": [
      {
        "type": "datasheet",
        "name": "Am9512 Floating-Point Processor Data Sheet",
        "publisher": "AMD",
        "year": 1979,
        "verified": true
      },
      {
        "type": "technical_reference",
        "name": "Am9500 Family Applications Manual",
        "publisher": "AMD",
        "year": 1980,
        "verified": true
      },
      {
        "type": "comparison",
        "name": "Am9511/Am9512 Performance Comparison",
        "publisher": "AMD",
        "year": 1980,
        "verified": true
      }
    ],
    "validation_results": {
      "timing_tests_passed": 12,
      "timing_tests_total": 12,
      "average_timing_error_percent": 2.0,
      "max_timing_error_percent": 5.0,
      "category_accuracy": {
        "fp_add": 98.0,
        "fp_mul": 98.0,
        "fp_div": 97.0,
        "fp_sqrt": 97.0,
        "fixed_point": 96.0,
        "double_fp": 96.0
      }
    },
    "cross_validation_date": "2026-01-29",
    "notes": "Improved floating-point APU, successor to Am9511. ~20% faster performance. Added 64-bit double-precision support. Stack-based operation. Commonly paired with 8086/8088 and Z80 processors."
  }
}