<profile>

<section name = "Vitis HLS Report for 'syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4'" level="0">
<item name = "Date">Tue Feb 27 22:16:17 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">proj_syr2k_no_taffo</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v585t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 27.457 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">322, 5442, 8.841 us, 0.149 ms, 322, 5442, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_52_3_VITIS_LOOP_54_4">320, 5440, 21, 20, 1, 16 ~ 272, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 724, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 322, -</column>
<column name="Register">-, -, 490, -, -</column>
<specialColumn name="Available">1590, 1260, 728400, 364200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln52_1_fu_334_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln52_fu_348_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln54_fu_562_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln57_1_fu_496_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln57_2_fu_536_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln57_fu_470_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_33_fu_286_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_34_fu_292_p2">+, 0, 0, 71, 64, 64</column>
<column name="p_mid1230_fu_380_p2">+, 0, 0, 71, 64, 64</column>
<column name="p_mid1232_fu_386_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage9_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln52_fu_328_p2">icmp, 0, 0, 11, 9, 9</column>
<column name="icmp_ln54_fu_322_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="select_ln52_fu_448_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln53_1_fu_358_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln53_2_fu_402_p3">select, 0, 0, 62, 1, 62</column>
<column name="select_ln53_3_fu_430_p3">select, 0, 0, 62, 1, 62</column>
<column name="select_ln53_fu_340_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">102, 21, 1, 21</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_j">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_k_3">9, 2, 5, 10</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_222_p0">13, 3, 32, 96</column>
<column name="grp_fu_222_p1">13, 3, 32, 96</column>
<column name="grp_fu_227_p0">17, 4, 32, 128</column>
<column name="grp_fu_227_p1">17, 4, 32, 128</column>
<column name="indvar_flatten_fu_106">9, 2, 9, 18</column>
<column name="j_2_fu_98">9, 2, 4, 8</column>
<column name="k_fu_102">9, 2, 5, 10</column>
<column name="m_axi_gmem_ARADDR">25, 6, 64, 384</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="gmem_addr_1_read_reg_672">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_641">64, 0, 64, 0</column>
<column name="gmem_addr_2_read_reg_677">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_647">64, 0, 64, 0</column>
<column name="gmem_addr_4_reg_653">64, 0, 64, 0</column>
<column name="gmem_addr_5_reg_659">64, 0, 64, 0</column>
<column name="gmem_addr_6_read_reg_707">32, 0, 32, 0</column>
<column name="gmem_addr_6_reg_665">64, 0, 64, 0</column>
<column name="icmp_ln52_reg_637">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_106">9, 0, 9, 0</column>
<column name="j_2_fu_98">4, 0, 4, 0</column>
<column name="k_fu_102">5, 0, 5, 0</column>
<column name="reg_238">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="grp_fu_629_p_din0">out, 32, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="grp_fu_629_p_din1">out, 32, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="grp_fu_629_p_opcode">out, 2, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="grp_fu_629_p_dout0">in, 32, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="grp_fu_629_p_ce">out, 1, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="grp_fu_625_p_din0">out, 32, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="grp_fu_625_p_din1">out, 32, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="grp_fu_625_p_dout0">in, 32, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="grp_fu_625_p_ce">out, 1, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="grp_fu_633_p_din0">out, 32, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="grp_fu_633_p_din1">out, 32, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="grp_fu_633_p_dout0">in, 32, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="grp_fu_633_p_ce">out, 1, ap_ctrl_hs, syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="i_cast1">in, 4, ap_none, i_cast1, scalar</column>
<column name="B">in, 64, ap_none, B, scalar</column>
<column name="A">in, 64, ap_none, A, scalar</column>
<column name="indvars_iv79">in, 5, ap_none, indvars_iv79, scalar</column>
<column name="zext_ln52">in, 9, ap_none, zext_ln52, scalar</column>
<column name="alpha">in, 32, ap_none, alpha, scalar</column>
<column name="C">in, 64, ap_none, C, scalar</column>
</table>
</item>
</section>
</profile>
