`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: CPE 233
// Engineer: Advika and Owen
// Create Date: 03/03/2024 01:34:56 AM
// Design Name: Project7TestBench
// Module Name: Project7TestBench
// Project Name: Lab 7
// Target Devices: Basys 3
// Tool Versions: 
// Description: Making a testbench to test my hardware with interrupts
//////////////////////////////////////////////////////////////////////////////////


module Project7TestBench();
    reg clk, rst, wr;
    reg [31:0] in, out, addr;
    
    
endmodule
