// Seed: 2940824538
module module_0 ();
  always @(negedge id_1) begin
    id_1 <= id_1;
  end
  wire id_2;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input uwire id_2,
    input tri id_3,
    input wand id_4,
    output wire id_5,
    input wor id_6,
    output uwire id_7,
    output wor id_8,
    output uwire id_9,
    output uwire id_10,
    output supply0 id_11,
    output tri id_12,
    output tri id_13,
    input supply1 id_14,
    input wire id_15,
    input wire id_16,
    input supply0 id_17,
    input supply1 id_18,
    output wand id_19,
    input supply1 id_20,
    output supply0 id_21,
    output supply1 id_22,
    output tri id_23,
    input wor id_24
);
  assign id_11 = 1 - id_17;
  module_0();
  tri1 id_26;
  assign id_22 = !(id_3) == id_6;
  string id_27 = "";
  assign id_26 = 1;
endmodule
