#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 20 12:40:39 2019
# Process ID: 19591
# Current directory: /home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/magnus/Documents/xilinx/newProjectDir/sort/ip_repo/sort_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 786 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'sort_ip_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.606060 which will be rounded to 0.606 to ensure it is an integer multiple of 1 picosecond [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:21]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.151500 which will be rounded to 0.152 to ensure it is an integer multiple of 1 picosecond [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:24]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.196950 which will be rounded to 0.197 to ensure it is an integer multiple of 1 picosecond [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:27]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.303030 which will be rounded to 0.303 to ensure it is an integer multiple of 1 picosecond [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc:30]
Finished Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_49M_0/design_1_rst_ps7_0_49M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_49M/U0'
Finished Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_49M_0/design_1_rst_ps7_0_49M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_49M/U0'
Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_49M_0/design_1_rst_ps7_0_49M_0.xdc] for cell 'design_1_i/rst_ps7_0_49M/U0'
Finished Parsing XDC File [/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_49M_0/design_1_rst_ps7_0_49M_0.xdc] for cell 'design_1_i/rst_ps7_0_49M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1808.012 ; gain = 0.000 ; free physical = 3299 ; free virtual = 8447
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1808.012 ; gain = 429.469 ; free physical = 3299 ; free virtual = 8446
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1808.012 ; gain = 0.000 ; free physical = 3285 ; free virtual = 8433

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 168777a3b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2206.539 ; gain = 398.527 ; free physical = 2829 ; free virtual = 7991

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18b7cbc31

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2283.539 ; gain = 0.000 ; free physical = 2759 ; free virtual = 7922
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 47 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c7f2f3f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2283.539 ; gain = 0.000 ; free physical = 2760 ; free virtual = 7923
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 104 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 26168eade

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2283.539 ; gain = 0.000 ; free physical = 2757 ; free virtual = 7920
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 319 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 26168eade

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2283.539 ; gain = 0.000 ; free physical = 2757 ; free virtual = 7920
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14a74e899

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2283.539 ; gain = 0.000 ; free physical = 2758 ; free virtual = 7921
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14a74e899

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2283.539 ; gain = 0.000 ; free physical = 2758 ; free virtual = 7921
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              47  |                                              0  |
|  Constant propagation         |               0  |             104  |                                              0  |
|  Sweep                        |               0  |             319  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2283.539 ; gain = 0.000 ; free physical = 2758 ; free virtual = 7921
Ending Logic Optimization Task | Checksum: 14a74e899

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2283.539 ; gain = 0.000 ; free physical = 2758 ; free virtual = 7921

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14a74e899

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2283.539 ; gain = 0.000 ; free physical = 2759 ; free virtual = 7922

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14a74e899

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2283.539 ; gain = 0.000 ; free physical = 2759 ; free virtual = 7922

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2283.539 ; gain = 0.000 ; free physical = 2759 ; free virtual = 7922
Ending Netlist Obfuscation Task | Checksum: 14a74e899

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2283.539 ; gain = 0.000 ; free physical = 2759 ; free virtual = 7922
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2283.539 ; gain = 475.527 ; free physical = 2759 ; free virtual = 7922
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2283.539 ; gain = 0.000 ; free physical = 2759 ; free virtual = 7922
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2315.555 ; gain = 0.000 ; free physical = 2750 ; free virtual = 7915
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2315.555 ; gain = 0.000 ; free physical = 2748 ; free virtual = 7915
INFO: [Common 17-1381] The checkpoint '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Coretcl 2-168] The results of DRC are in file /home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2738 ; free virtual = 7904
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d8367e70

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2738 ; free virtual = 7904
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2738 ; free virtual = 7904

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: feaaab8f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2712 ; free virtual = 7879

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ef674e4a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2695 ; free virtual = 7864

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ef674e4a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2695 ; free virtual = 7864
Phase 1 Placer Initialization | Checksum: ef674e4a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2695 ; free virtual = 7864

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14f72612a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2681 ; free virtual = 7850

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2448 ; free virtual = 7626

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 182c4231a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2446 ; free virtual = 7625
Phase 2 Global Placement | Checksum: e9c5589d

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2491 ; free virtual = 7670

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e9c5589d

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2491 ; free virtual = 7670

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fd3a6219

Time (s): cpu = 00:01:18 ; elapsed = 00:00:38 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2488 ; free virtual = 7668

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bf044876

Time (s): cpu = 00:01:18 ; elapsed = 00:00:39 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2488 ; free virtual = 7667

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a62dd08d

Time (s): cpu = 00:01:18 ; elapsed = 00:00:39 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2488 ; free virtual = 7667

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1c8094eb4

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2491 ; free virtual = 7670

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a7e76f90

Time (s): cpu = 00:01:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2475 ; free virtual = 7655

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20c3794df

Time (s): cpu = 00:01:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2474 ; free virtual = 7654

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1fde2607a

Time (s): cpu = 00:01:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2474 ; free virtual = 7654

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17c39a9fc

Time (s): cpu = 00:01:39 ; elapsed = 00:00:54 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2462 ; free virtual = 7643
Phase 3 Detail Placement | Checksum: 17c39a9fc

Time (s): cpu = 00:01:39 ; elapsed = 00:00:54 . Memory (MB): peak = 2371.582 ; gain = 0.000 ; free physical = 2462 ; free virtual = 7643

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27b948206

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 27b948206

Time (s): cpu = 00:01:44 ; elapsed = 00:00:56 . Memory (MB): peak = 2383.547 ; gain = 11.965 ; free physical = 2465 ; free virtual = 7645
INFO: [Place 30-746] Post Placement Timing Summary WNS=-24.372. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b76a36de

Time (s): cpu = 00:02:38 ; elapsed = 00:01:31 . Memory (MB): peak = 2383.547 ; gain = 11.965 ; free physical = 2463 ; free virtual = 7644
Phase 4.1 Post Commit Optimization | Checksum: 1b76a36de

Time (s): cpu = 00:02:38 ; elapsed = 00:01:31 . Memory (MB): peak = 2383.547 ; gain = 11.965 ; free physical = 2463 ; free virtual = 7644

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b76a36de

Time (s): cpu = 00:02:38 ; elapsed = 00:01:32 . Memory (MB): peak = 2383.547 ; gain = 11.965 ; free physical = 2464 ; free virtual = 7644

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b76a36de

Time (s): cpu = 00:02:38 ; elapsed = 00:01:32 . Memory (MB): peak = 2383.547 ; gain = 11.965 ; free physical = 2463 ; free virtual = 7643

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.547 ; gain = 0.000 ; free physical = 2463 ; free virtual = 7644
Phase 4.4 Final Placement Cleanup | Checksum: 1378a5040

Time (s): cpu = 00:02:39 ; elapsed = 00:01:32 . Memory (MB): peak = 2383.547 ; gain = 11.965 ; free physical = 2450 ; free virtual = 7631
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1378a5040

Time (s): cpu = 00:02:39 ; elapsed = 00:01:32 . Memory (MB): peak = 2383.547 ; gain = 11.965 ; free physical = 2449 ; free virtual = 7629
Ending Placer Task | Checksum: 87034c62

Time (s): cpu = 00:02:39 ; elapsed = 00:01:32 . Memory (MB): peak = 2383.547 ; gain = 11.965 ; free physical = 2462 ; free virtual = 7643
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:42 ; elapsed = 00:01:34 . Memory (MB): peak = 2383.547 ; gain = 11.965 ; free physical = 2462 ; free virtual = 7643
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.547 ; gain = 0.000 ; free physical = 2462 ; free virtual = 7643
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2383.547 ; gain = 0.000 ; free physical = 2454 ; free virtual = 7640
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2383.547 ; gain = 0.000 ; free physical = 2437 ; free virtual = 7637
INFO: [Common 17-1381] The checkpoint '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2383.547 ; gain = 0.000 ; free physical = 2466 ; free virtual = 7651
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2383.547 ; gain = 0.000 ; free physical = 2474 ; free virtual = 7659
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
WARNING: [Designutils 20-3303] unexpected site type 'IOPAD' in HDPYFinalizeIO
INFO: [Common 17-14] Message 'Designutils 20-3303' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 1977117e ConstDB: 0 ShapeSum: 6d8c3ae4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12224f244

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2491.691 ; gain = 106.145 ; free physical = 2345 ; free virtual = 7531
Post Restoration Checksum: NetGraph: e3205231 NumContArr: 3f04a013 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12224f244

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2515.688 ; gain = 130.141 ; free physical = 2313 ; free virtual = 7499

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12224f244

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2531.688 ; gain = 146.141 ; free physical = 2297 ; free virtual = 7483

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12224f244

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2531.688 ; gain = 146.141 ; free physical = 2297 ; free virtual = 7483
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 19cc06beb

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2558.742 ; gain = 173.195 ; free physical = 2279 ; free virtual = 7465
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-22.573| TNS=-180.349| WHS=-0.203 | THS=-26.366|

Phase 2 Router Initialization | Checksum: 17043d2b6

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2558.742 ; gain = 173.195 ; free physical = 2275 ; free virtual = 7461

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d542525f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2560.094 ; gain = 174.547 ; free physical = 2274 ; free virtual = 7460

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 21018
 Number of Nodes with overlaps = 9742
 Number of Nodes with overlaps = 5080
 Number of Nodes with overlaps = 2878
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-36.092| TNS=-287.198| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 17b1b2b51

Time (s): cpu = 00:06:21 ; elapsed = 00:02:09 . Memory (MB): peak = 2572.094 ; gain = 186.547 ; free physical = 2381 ; free virtual = 7568

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9712
 Number of Nodes with overlaps = 4975
 Number of Nodes with overlaps = 2378
 Number of Nodes with overlaps = 761
 Number of Nodes with overlaps = 293
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-38.541| TNS=-307.606| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1924c7eea

Time (s): cpu = 00:10:22 ; elapsed = 00:03:25 . Memory (MB): peak = 2575.094 ; gain = 189.547 ; free physical = 2372 ; free virtual = 7558

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1964
 Number of Nodes with overlaps = 5179
 Number of Nodes with overlaps = 2436
 Number of Nodes with overlaps = 1055
 Number of Nodes with overlaps = 504
 Number of Nodes with overlaps = 281
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-39.491| TNS=-315.111| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 144a408c3

Time (s): cpu = 00:15:07 ; elapsed = 00:05:00 . Memory (MB): peak = 2582.094 ; gain = 196.547 ; free physical = 2369 ; free virtual = 7556
Phase 4 Rip-up And Reroute | Checksum: 144a408c3

Time (s): cpu = 00:15:07 ; elapsed = 00:05:01 . Memory (MB): peak = 2582.094 ; gain = 196.547 ; free physical = 2369 ; free virtual = 7556

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: d368abae

Time (s): cpu = 00:15:09 ; elapsed = 00:05:01 . Memory (MB): peak = 2582.094 ; gain = 196.547 ; free physical = 2369 ; free virtual = 7556
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-38.530| TNS=-307.518| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1349d596d

Time (s): cpu = 00:15:09 ; elapsed = 00:05:01 . Memory (MB): peak = 2582.094 ; gain = 196.547 ; free physical = 2365 ; free virtual = 7552

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1349d596d

Time (s): cpu = 00:15:10 ; elapsed = 00:05:02 . Memory (MB): peak = 2582.094 ; gain = 196.547 ; free physical = 2365 ; free virtual = 7552
Phase 5 Delay and Skew Optimization | Checksum: 1349d596d

Time (s): cpu = 00:15:10 ; elapsed = 00:05:02 . Memory (MB): peak = 2582.094 ; gain = 196.547 ; free physical = 2365 ; free virtual = 7552

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 86e6d31f

Time (s): cpu = 00:15:11 ; elapsed = 00:05:02 . Memory (MB): peak = 2582.094 ; gain = 196.547 ; free physical = 2365 ; free virtual = 7552
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-38.136| TNS=-304.302| WHS=0.083  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 86e6d31f

Time (s): cpu = 00:15:11 ; elapsed = 00:05:02 . Memory (MB): peak = 2582.094 ; gain = 196.547 ; free physical = 2365 ; free virtual = 7552
Phase 6 Post Hold Fix | Checksum: 86e6d31f

Time (s): cpu = 00:15:11 ; elapsed = 00:05:02 . Memory (MB): peak = 2582.094 ; gain = 196.547 ; free physical = 2365 ; free virtual = 7552

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.17179 %
  Global Horizontal Routing Utilization  = 6.55671 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X30Y113 -> INT_L_X30Y113
South Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X39Y113 -> INT_R_X39Y113
   INT_L_X42Y112 -> INT_L_X42Y112
   INT_R_X41Y110 -> INT_R_X41Y110
   INT_R_X41Y109 -> INT_R_X41Y109
   INT_L_X38Y108 -> INT_L_X38Y108

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: e4f25cf7

Time (s): cpu = 00:15:11 ; elapsed = 00:05:02 . Memory (MB): peak = 2582.094 ; gain = 196.547 ; free physical = 2365 ; free virtual = 7552

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e4f25cf7

Time (s): cpu = 00:15:11 ; elapsed = 00:05:02 . Memory (MB): peak = 2582.094 ; gain = 196.547 ; free physical = 2365 ; free virtual = 7552

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: a5b7f845

Time (s): cpu = 00:15:12 ; elapsed = 00:05:04 . Memory (MB): peak = 2582.094 ; gain = 196.547 ; free physical = 2365 ; free virtual = 7552

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-38.136| TNS=-304.302| WHS=0.083  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: a5b7f845

Time (s): cpu = 00:15:12 ; elapsed = 00:05:04 . Memory (MB): peak = 2582.094 ; gain = 196.547 ; free physical = 2365 ; free virtual = 7552
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:15:12 ; elapsed = 00:05:04 . Memory (MB): peak = 2582.094 ; gain = 196.547 ; free physical = 2391 ; free virtual = 7578

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:15:16 ; elapsed = 00:05:05 . Memory (MB): peak = 2582.094 ; gain = 198.547 ; free physical = 2391 ; free virtual = 7578
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.094 ; gain = 0.000 ; free physical = 2391 ; free virtual = 7578
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.094 ; gain = 0.000 ; free physical = 2382 ; free virtual = 7575
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2582.094 ; gain = 0.000 ; free physical = 2359 ; free virtual = 7571
INFO: [Common 17-1381] The checkpoint '/home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/magnus/Documents/xilinx/newProjectDir/sort/baseProject/baseProject.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2647.152 ; gain = 9.031 ; free physical = 2342 ; free virtual = 7541
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb 20 12:48:20 2019...
