{"version":"1.1.0","info":[["/home/yonggi/Project_verilog/risc-v-ver.2/src/0.Pipeline_Register/EX_to_MEM.sv",[[[[[["EX_to_MEM",[[4,0],[34,4]],[[4,7],[4,16]],[],["module"]],[67,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["EX_to_MEM"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["EX_to_MEM"],["port","logic"]],["EX_alu_zeroFlag_i",[[9,2],[9,31]],[[9,14],[9,31]],["EX_to_MEM"],["port","logic"]],["EX_WBSel_i",[[10,2],[10,27]],[[10,17],[10,27]],["EX_to_MEM"],["port","wb_sel_e"]],["EX_MemRead_i",[[11,2],[11,26]],[[11,14],[11,26]],["EX_to_MEM"],["port","logic"]],["EX_MemWrite_i",[[12,2],[12,27]],[[12,14],[12,27]],["EX_to_MEM"],["port","logic"]],["EX_Jump_i",[[13,2],[13,23]],[[13,14],[13,23]],["EX_to_MEM"],["port","logic"]],["EX_Branch_i",[[14,2],[14,25]],[[14,14],[14,25]],["EX_to_MEM"],["port","logic"]],["EX_RegWrite_i",[[15,2],[15,27]],[[15,14],[15,27]],["EX_to_MEM"],["port","logic"]],["EX_alu_result_i",[[17,2],[17,46]],[[17,31],[17,46]],["EX_to_MEM"],["port","logic"]],["EX_instruction_i",[[18,2],[18,47]],[[18,31],[18,47]],["EX_to_MEM"],["port","logic"]],["EX_wr_data_i",[[19,2],[19,43]],[[19,31],[19,43]],["EX_to_MEM"],["port","logic"]],["EX_pc_plus4_i",[[20,2],[20,44]],[[20,31],[20,44]],["EX_to_MEM"],["port","logic"]],["MEM_alu_zeroFlag_o",[[22,2],[22,33]],[[22,15],[22,33]],["EX_to_MEM"],["port","logic"]],["MEM_WBSel_o",[[23,2],[23,29]],[[23,18],[23,29]],["EX_to_MEM"],["port","wb_sel_e"]],["MEM_MemRead_o",[[24,2],[24,28]],[[24,15],[24,28]],["EX_to_MEM"],["port","logic"]],["MEM_MemWrite_o",[[25,2],[25,29]],[[25,15],[25,29]],["EX_to_MEM"],["port","logic"]],["MEM_Jump_o",[[26,2],[26,25]],[[26,15],[26,25]],["EX_to_MEM"],["port","logic"]],["MEM_Branch_o",[[27,2],[27,27]],[[27,15],[27,27]],["EX_to_MEM"],["port","logic"]],["MEM_RegWrite_o",[[28,2],[28,29]],[[28,15],[28,29]],["EX_to_MEM"],["port","logic"]],["MEM_alu_result_o",[[30,2],[30,48]],[[30,32],[30,48]],["EX_to_MEM"],["port","logic"]],["MEM_instruction_o",[[31,2],[31,49]],[[31,32],[31,49]],["EX_to_MEM"],["port","logic"]],["MEM_wr_data_o",[[32,2],[32,45]],[[32,32],[32,45]],["EX_to_MEM"],["port","logic"]],["MEM_pc_plus4_o",[[33,2],[33,46]],[[33,32],[33,46]],["EX_to_MEM"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/0.Pipeline_Register/ID_to_EX.sv",[[[[[["ID_to_EX",[[4,0],[41,4]],[[4,7],[4,15]],[],["module"]],[77,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["ID_to_EX"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["ID_to_EX"],["port","logic"]],["ID_WBSel_i",[[8,2],[8,27]],[[8,17],[8,27]],["ID_to_EX"],["port","wb_sel_e"]],["ID_MemRead_i",[[9,2],[9,26]],[[9,14],[9,26]],["ID_to_EX"],["port","logic"]],["ID_MemWrite_i",[[10,2],[10,27]],[[10,14],[10,27]],["ID_to_EX"],["port","logic"]],["ID_Jump_i",[[11,2],[11,23]],[[11,14],[11,23]],["ID_to_EX"],["port","logic"]],["ID_Branch_i",[[12,2],[12,25]],[[12,14],[12,25]],["ID_to_EX"],["port","logic"]],["ID_RegWrite_i",[[13,2],[13,27]],[[13,14],[13,27]],["ID_to_EX"],["port","logic"]],["ID_ALUOp_i",[[14,2],[14,27]],[[14,17],[14,27]],["ID_to_EX"],["port","alu_op_e"]],["ID_ALUOpSrc1_i",[[15,2],[15,28]],[[15,14],[15,28]],["ID_to_EX"],["port","logic"]],["ID_ALUOpSrc2_i",[[16,2],[16,28]],[[16,14],[16,28]],["ID_to_EX"],["port","logic"]],["ID_instruction_i",[[18,2],[18,47]],[[18,31],[18,47]],["ID_to_EX"],["port","logic"]],["ID_rd_data1_i",[[19,2],[19,44]],[[19,31],[19,44]],["ID_to_EX"],["port","logic"]],["ID_rd_data2_i",[[20,2],[20,44]],[[20,31],[20,44]],["ID_to_EX"],["port","logic"]],["ID_imm_i",[[21,2],[21,39]],[[21,31],[21,39]],["ID_to_EX"],["port","logic"]],["ID_pc_i",[[22,2],[22,38]],[[22,31],[22,38]],["ID_to_EX"],["port","logic"]],["ID_pc_plus4_i",[[23,2],[23,44]],[[23,31],[23,44]],["ID_to_EX"],["port","logic"]],["EX_WBSel_o",[[25,2],[25,28]],[[25,18],[25,28]],["ID_to_EX"],["port","wb_sel_e"]],["EX_MemRead_o",[[26,2],[26,27]],[[26,15],[26,27]],["ID_to_EX"],["port","logic"]],["EX_MemWrite_o",[[27,2],[27,28]],[[27,15],[27,28]],["ID_to_EX"],["port","logic"]],["EX_Jump_o",[[28,2],[28,24]],[[28,15],[28,24]],["ID_to_EX"],["port","logic"]],["EX_Branch_o",[[29,2],[29,26]],[[29,15],[29,26]],["ID_to_EX"],["port","logic"]],["EX_RegWrite_o",[[30,2],[30,28]],[[30,15],[30,28]],["ID_to_EX"],["port","logic"]],["EX_ALUOp_o",[[31,2],[31,28]],[[31,18],[31,28]],["ID_to_EX"],["port","alu_op_e"]],["EX_ALUOpSrc1_o",[[32,2],[32,29]],[[32,15],[32,29]],["ID_to_EX"],["port","logic"]],["EX_ALUOpSrc2_o",[[33,2],[33,29]],[[33,15],[33,29]],["ID_to_EX"],["port","logic"]],["EX_instruction_o",[[35,2],[35,48]],[[35,32],[35,48]],["ID_to_EX"],["port","logic"]],["EX_rd_data1_o",[[36,2],[36,45]],[[36,32],[36,45]],["ID_to_EX"],["port","logic"]],["EX_rd_data2_o",[[37,2],[37,45]],[[37,32],[37,45]],["ID_to_EX"],["port","logic"]],["EX_imm_o",[[38,2],[38,40]],[[38,32],[38,40]],["ID_to_EX"],["port","logic"]],["EX_pc_o",[[39,2],[39,39]],[[39,32],[39,39]],["ID_to_EX"],["port","logic"]],["EX_pc_plus4_o",[[40,2],[40,45]],[[40,32],[40,45]],["ID_to_EX"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/2.Decode_Stage/decode_stage.sv",[[[[[["decode_stage",[[4,0],[28,4]],[[4,7],[4,19]],[],["module"]],[94,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["decode_stage"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["decode_stage"],["port","logic"]],["ID_instruction_i",[[7,2],[7,47]],[[7,31],[7,47]],["decode_stage"],["port","logic"]],["WB_we_i",[[10,2],[10,21]],[[10,14],[10,21]],["decode_stage"],["port","logic"]],["WB_wr_addr_i",[[11,2],[11,43]],[[11,31],[11,43]],["decode_stage"],["port","logic"]],["WB_wr_data_i",[[12,2],[12,43]],[[12,31],[12,43]],["decode_stage"],["port","logic"]],["ID_WBSel_o",[[14,2],[14,28]],[[14,18],[14,28]],["decode_stage"],["port","wb_sel_e"]],["ID_MemRead_o",[[15,2],[15,27]],[[15,15],[15,27]],["decode_stage"],["port","logic"]],["ID_MemWrite_o",[[16,2],[16,28]],[[16,15],[16,28]],["decode_stage"],["port","logic"]],["ID_Jump_o",[[17,2],[17,24]],[[17,15],[17,24]],["decode_stage"],["port","logic"]],["ID_Branch_o",[[18,2],[18,26]],[[18,15],[18,26]],["decode_stage"],["port","logic"]],["ID_RegWrite_o",[[19,2],[19,28]],[[19,15],[19,28]],["decode_stage"],["port","logic"]],["ID_ALUOp_o",[[20,2],[20,28]],[[20,18],[20,28]],["decode_stage"],["port","alu_op_e"]],["ID_ALUOpSrc1_o",[[21,2],[21,29]],[[21,15],[21,29]],["decode_stage"],["port","logic"]],["ID_ALUOpSrc2_o",[[22,2],[22,29]],[[22,15],[22,29]],["decode_stage"],["port","logic"]],["ID_instruction_o",[[24,2],[24,48]],[[24,32],[24,48]],["decode_stage"],["port","logic"]],["ID_rd_data1_o",[[25,2],[25,45]],[[25,32],[25,45]],["decode_stage"],["port","logic"]],["ID_rd_data2_o",[[26,2],[26,45]],[[26,32],[26,45]],["decode_stage"],["port","logic"]],["ID_imm_o",[[27,2],[27,40]],[[27,32],[27,40]],["decode_stage"],["port","logic"]],["ID_ImmSel_w",[[30,2],[30,23]],[[30,12],[30,23]],["decode_stage"],["variable","imm_sel_e"]],["ID_imm_i_w",[[32,2],[32,35]],[[32,25],[32,35]],["decode_stage"],["variable","logic"]],["ID_imm_s_w",[[33,2],[33,35]],[[33,25],[33,35]],["decode_stage"],["variable","logic"]],["ID_imm_b_w",[[34,2],[34,35]],[[34,25],[34,35]],["decode_stage"],["variable","logic"]],["ID_imm_u_w",[[35,2],[35,35]],[[35,25],[35,35]],["decode_stage"],["variable","logic"]],["ID_imm_j_w",[[36,2],[36,35]],[[36,25],[36,35]],["decode_stage"],["variable","logic"]],["ID_opcode_w",[[38,2],[38,25]],[[38,14],[38,25]],["decode_stage"],["variable","logic"]],["ID_rd_addr1_w",[[39,2],[39,27]],[[39,14],[39,27]],["decode_stage"],["variable","logic"]],["ID_rd_addr2_w",[[40,2],[40,27]],[[40,14],[40,27]],["decode_stage"],["variable","logic"]],["main_ctrl_inst",[[49,2],[61,5]],[[49,20],[49,34]],["decode_stage"],["instance","main_control_unit"]],["reg_file_inst",[[63,2],[73,5]],[[63,16],[63,29]],["decode_stage"],["instance","register_file"]],["imm_gen_inst",[[75,2],[82,5]],[[75,22],[75,34]],["decode_stage"],["instance","immediate_generator"]],["imm_sel_inst",[[84,2],[92,5]],[[84,16],[84,28]],["decode_stage"],["instance","immediate_sel"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/2.Decode_Stage/module/immediate_generator.sv",[[[[[["immediate_generator",[[4,0],[12,2]],[[4,7],[4,26]],[],["module"]],[20,9]],[[["instruction_i",[[5,4],[5,47]],[[5,34],[5,47]],["immediate_generator"],["port","logic"]],["imm_i_o",[[7,4],[7,41]],[[7,34],[7,41]],["immediate_generator"],["port","logic"]],["imm_s_o",[[8,4],[8,41]],[[8,34],[8,41]],["immediate_generator"],["port","logic"]],["imm_b_o",[[9,4],[9,41]],[[9,34],[9,41]],["immediate_generator"],["port","logic"]],["imm_u_o",[[10,4],[10,41]],[[10,34],[10,41]],["immediate_generator"],["port","logic"]],["imm_j_o",[[11,4],[11,41]],[[11,34],[11,41]],["immediate_generator"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/2.Decode_Stage/module/immediate_sel.sv",[[[[[["immediate_sel",[[4,0],[12,2]],[[4,7],[4,20]],[],["module"]],[24,9]],[[["ImmSel_i",[[5,4],[5,28]],[[5,20],[5,28]],["immediate_sel"],["port","imm_sel_e"]],["imm_i_i",[[6,4],[6,40]],[[6,33],[6,40]],["immediate_sel"],["port","logic"]],["imm_s_i",[[7,4],[7,40]],[[7,33],[7,40]],["immediate_sel"],["port","logic"]],["imm_b_i",[[8,4],[8,40]],[[8,33],[8,40]],["immediate_sel"],["port","logic"]],["imm_u_i",[[9,4],[9,40]],[[9,33],[9,40]],["immediate_sel"],["port","logic"]],["imm_j_i",[[10,4],[10,40]],[[10,33],[10,40]],["immediate_sel"],["port","logic"]],["ImmSel_o",[[11,4],[11,42]],[[11,34],[11,42]],["immediate_sel"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/2.Decode_Stage/module/main_control_unit.sv",[[[[[["main_control_unit",[[4,0],[22,2]],[[4,7],[4,24]],[],["module"]],[114,0]],[[["opcode_i",[[5,4],[5,34]],[[5,26],[5,34]],["main_control_unit"],["port","logic"]],["RegWrite_o",[[8,4],[8,36]],[[8,26],[8,36]],["main_control_unit"],["port","logic"]],["WBSel_o",[[9,4],[9,33]],[[9,26],[9,33]],["main_control_unit"],["port","wb_sel_e"]],["MemRead_o",[[10,4],[10,35]],[[10,26],[10,35]],["main_control_unit"],["port","logic"]],["MemWrite_o",[[11,4],[11,36]],[[11,26],[11,36]],["main_control_unit"],["port","logic"]],["Branch_o",[[12,4],[12,34]],[[12,26],[12,34]],["main_control_unit"],["port","logic"]],["Jump_o",[[13,4],[13,32]],[[13,26],[13,32]],["main_control_unit"],["port","logic"]],["ALUSrc1_o",[[16,4],[16,35]],[[16,26],[16,35]],["main_control_unit"],["port","logic"]],["ALUSrc2_o",[[17,4],[17,35]],[[17,26],[17,35]],["main_control_unit"],["port","logic"]],["ALUOp_o",[[20,4],[20,33]],[[20,26],[20,33]],["main_control_unit"],["port","alu_op_e"]],["ImmSel_o",[[21,4],[21,34]],[[21,26],[21,34]],["main_control_unit"],["port","imm_sel_e"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/2.Decode_Stage/module/register_file.sv",[[[[[["register_file",[[4,0],[15,4]],[[4,7],[4,20]],[],["module"]],[37,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["register_file"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["register_file"],["port","logic"]],["we_i",[[7,2],[7,18]],[[7,14],[7,18]],["register_file"],["port","logic"]],["wr_addr_i",[[8,2],[8,40]],[[8,31],[8,40]],["register_file"],["port","logic"]],["wr_data_i",[[9,2],[9,40]],[[9,31],[9,40]],["register_file"],["port","logic"]],["rd_addr1_i",[[10,2],[10,41]],[[10,31],[10,41]],["register_file"],["port","logic"]],["rd_addr2_i",[[11,2],[11,41]],[[11,31],[11,41]],["register_file"],["port","logic"]],["rd_data1_o",[[13,2],[13,42]],[[13,32],[13,42]],["register_file"],["port","logic"]],["rd_data2_o",[[14,2],[14,42]],[[14,32],[14,42]],["register_file"],["port","logic"]],["registers",[[17,2],[17,50]],[[17,25],[17,34]],["register_file"],["variable","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/3.Execute_Stage/execute_stage.sv",[[[[[["execute_stage",[[4,0],[23,4]],[[4,7],[4,20]],[],["module"]],[65,9]],[[["EX_rd_data1_i",[[5,2],[5,44]],[[5,31],[5,44]],["execute_stage"],["port","logic"]],["EX_rd_data2_i",[[6,2],[6,44]],[[6,31],[6,44]],["execute_stage"],["port","logic"]],["MEM_alu_result_i",[[7,2],[7,47]],[[7,31],[7,47]],["execute_stage"],["port","logic"]],["WB_alu_result_i",[[8,2],[8,46]],[[8,31],[8,46]],["execute_stage"],["port","logic"]],["EX_imm_i",[[9,2],[9,39]],[[9,31],[9,39]],["execute_stage"],["port","logic"]],["EX_pc_i",[[10,2],[10,38]],[[10,31],[10,38]],["execute_stage"],["port","logic"]],["EX_alu_ctrl_funct3_i",[[12,2],[12,40]],[[12,20],[12,40]],["execute_stage"],["port","logic"]],["EX_alu_ctrl_funct7_i",[[13,2],[13,34]],[[13,14],[13,34]],["execute_stage"],["port","logic"]],["EX_ALUOpSrc1_i",[[15,2],[15,28]],[[15,14],[15,28]],["execute_stage"],["port","logic"]],["EX_ALUOpSrc2_i",[[16,2],[16,28]],[[16,14],[16,28]],["execute_stage"],["port","logic"]],["EX_ALUOp_i",[[17,2],[17,27]],[[17,17],[17,27]],["execute_stage"],["port","alu_op_e"]],["EX_forwardA_i",[[18,2],[18,30]],[[18,17],[18,30]],["execute_stage"],["port","fw_sel_e"]],["EX_forwardB_i",[[19,2],[19,30]],[[19,17],[19,30]],["execute_stage"],["port","fw_sel_e"]],["EX_alu_result_o",[[21,2],[21,47]],[[21,32],[21,47]],["execute_stage"],["port","logic"]],["EX_alu_zeroFlag_o",[[22,2],[22,32]],[[22,15],[22,32]],["execute_stage"],["port","logic"]],["EX_ALUSel_w",[[25,2],[25,23]],[[25,12],[25,23]],["execute_stage"],["variable","alu_sel_e"]],["forwardA_result",[[27,2],[27,40]],[[27,25],[27,40]],["execute_stage"],["variable","logic"]],["forwardB_result",[[27,2],[27,57]],[[27,42],[27,57]],["execute_stage"],["variable","forwardA_result"]],["EX_alu_operand1_w",[[28,2],[28,42]],[[28,25],[28,42]],["execute_stage"],["variable","logic"]],["EX_alu_operand2_w",[[28,2],[28,61]],[[28,44],[28,61]],["execute_stage"],["variable","EX_alu_operand1_w"]],["forwardA_inst",[[30,2],[36,3]],[[30,11],[30,24]],["execute_stage"],["instance","MUX_3to1"]],["forwardB_inst",[[38,2],[44,3]],[[38,11],[38,24]],["execute_stage"],["instance","MUX_3to1"]],["alu_ctrl_inst",[[51,2],[56,3]],[[51,19],[51,32]],["execute_stage"],["instance","alu_control_unit"]],["alu_inst",[[58,2],[64,3]],[[58,6],[58,14]],["execute_stage"],["instance","alu"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/3.Execute_Stage/module/alu_control_unit.sv",[[[[[["alu_control_unit",[[4,0],[9,4]],[[4,7],[4,23]],[],["module"]],[62,9]],[[["ALUOp_i",[[5,2],[5,24]],[[5,17],[5,24]],["alu_control_unit"],["port","alu_op_e"]],["alu_ctrl_funct3_i",[[6,2],[6,37]],[[6,20],[6,37]],["alu_control_unit"],["port","logic"]],["alu_ctrl_funct7_i",[[7,2],[7,31]],[[7,14],[7,31]],["alu_control_unit"],["port","logic"]],["ALUSel_o",[[8,2],[8,27]],[[8,19],[8,27]],["alu_control_unit"],["port","alu_sel_e"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/3.Execute_Stage/module/alu.sv",[[[[[["alu",[[4,0],[11,2]],[[4,7],[4,10]],[],["module"]],[34,9]],[[["ALUSel_i",[[5,2],[5,26]],[[5,18],[5,26]],["alu"],["port","alu_sel_e"]],["alu_operand1_i",[[6,2],[6,45]],[[6,31],[6,45]],["alu"],["port","logic"]],["alu_operand2_i",[[7,2],[7,45]],[[7,31],[7,45]],["alu"],["port","logic"]],["alu_result_o",[[9,2],[9,44]],[[9,32],[9,44]],["alu"],["port","logic"]],["alu_zeroFlag_o",[[10,2],[10,29]],[[10,15],[10,29]],["alu"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/3.Execute_Stage/module/MUX_3to1.sv",[[[[[["MUX_3to1",[[4,0],[10,4]],[[4,7],[4,15]],[],["module"]],[21,9]],[[["rd_data_i",[[5,2],[5,40]],[[5,31],[5,40]],["MUX_3to1"],["port","logic"]],["MEM_ALU_i",[[6,2],[6,40]],[[6,31],[6,40]],["MUX_3to1"],["port","logic"]],["WB_DATA_i",[[7,2],[7,40]],[[7,31],[7,40]],["MUX_3to1"],["port","logic"]],["sel",[[8,2],[8,20]],[[8,17],[8,20]],["MUX_3to1"],["port","fw_sel_e"]],["out",[[9,2],[9,35]],[[9,32],[9,35]],["MUX_3to1"],["port","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/4.Memory_Stage/module/data_memory.sv",[[[[[["data_memory",[[4,0],[13,4]],[[4,7],[4,18]],[],["module"]],[64,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["data_memory"],["port","logic"]],["MemWrite_en",[[6,2],[6,25]],[[6,14],[6,25]],["data_memory"],["port","logic"]],["MemRead_en",[[7,2],[7,24]],[[7,14],[7,24]],["data_memory"],["port","logic"]],["MEM_funct3_i",[[8,2],[8,32]],[[8,20],[8,32]],["data_memory"],["port","logic"]],["rd_addr_i",[[9,2],[9,40]],[[9,31],[9,40]],["data_memory"],["port","logic"]],["wr_data_i",[[10,2],[10,40]],[[10,31],[10,40]],["data_memory"],["port","logic"]],["rd_data_o",[[12,2],[12,41]],[[12,32],[12,41]],["data_memory"],["port","logic"]],["memory",[[15,28],[15,78]],[[15,51],[15,57]],["data_memory"],["variable","logic"]],["word_addr_w",[[17,2],[17,45]],[[17,34],[17,45]],["data_memory"],["variable","logic"]],["byte_en",[[18,2],[18,21]],[[18,14],[18,21]],["data_memory"],["variable","logic"]],["byte_sel_w",[[19,2],[19,24]],[[19,14],[19,24]],["data_memory"],["variable","logic"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/header/defines.sv",[[[[[["defines",[[1,0],[1,16]],[[1,8],[1,15]],[],["package"]],[109,10]],[[["DATA_WIDTH",[[3,2],[3,29]],[[3,13],[3,23]],["defines"],["localparam"]],["REG_COUNT",[[5,2],[5,29]],[[5,13],[5,22]],["defines"],["localparam"]],["ADDR_WIDTH",[[6,2],[6,44]],[[6,13],[6,23]],["defines"],["localparam"]],["DATA_MEM_DEPTH",[[8,2],[8,35]],[[8,13],[8,27]],["defines"],["localparam"]],["DATA_MEM_ADDR_WIDTH",[[9,2],[9,58]],[[9,13],[9,32]],["defines"],["localparam"]],["OPCODE_LOAD",[[12,2],[12,41]],[[12,13],[12,24]],["defines"],["localparam"]],["OPCODE_ITYPE",[[13,2],[13,41]],[[13,13],[13,25]],["defines"],["localparam"]],["OPCODE_AUIPC",[[14,2],[14,41]],[[14,13],[14,25]],["defines"],["localparam"]],["OPCODE_STORE",[[15,2],[15,41]],[[15,13],[15,25]],["defines"],["localparam"]],["OPCODE_RTYPE",[[16,2],[16,41]],[[16,13],[16,25]],["defines"],["localparam"]],["OPCODE_LUI",[[17,2],[17,41]],[[17,13],[17,23]],["defines"],["localparam"]],["OPCODE_BRANCH",[[18,2],[18,41]],[[18,13],[18,26]],["defines"],["localparam"]],["OPCODE_JALR",[[19,2],[19,41]],[[19,13],[19,24]],["defines"],["localparam"]],["OPCODE_JAL",[[20,2],[20,41]],[[20,13],[20,23]],["defines"],["localparam"]],["FUNCT7_ADD",[[23,2],[23,35]],[[23,13],[23,23]],["defines"],["localparam"]],["FUNCT7_SUB",[[24,2],[24,35]],[[24,13],[24,23]],["defines"],["localparam"]],["FUNCT7_SRL",[[25,2],[25,35]],[[25,13],[25,23]],["defines"],["localparam"]],["FUNCT7_SRA",[[26,2],[26,35]],[[26,13],[26,23]],["defines"],["localparam"]],["FUNCT7_SRLI",[[27,2],[27,35]],[[27,13],[27,24]],["defines"],["localparam"]],["FUNCT7_SRAI",[[28,2],[28,35]],[[28,13],[28,24]],["defines"],["localparam"]],["FUNCT3_ADD_SUB",[[31,2],[31,37]],[[31,13],[31,27]],["defines"],["localparam"]],["FUNCT3_SLL",[[32,2],[32,37]],[[32,13],[32,23]],["defines"],["localparam"]],["FUNCT3_SLT",[[33,2],[33,37]],[[33,13],[33,23]],["defines"],["localparam"]],["FUNCT3_SLTU",[[34,2],[34,37]],[[34,13],[34,24]],["defines"],["localparam"]],["FUNCT3_XOR",[[35,2],[35,37]],[[35,13],[35,23]],["defines"],["localparam"]],["FUNCT3_SRL_SRA",[[36,2],[36,37]],[[36,13],[36,27]],["defines"],["localparam"]],["FUNCT3_OR",[[39,2],[39,37]],[[39,13],[39,22]],["defines"],["localparam"]],["FUNCT3_AND",[[40,2],[40,37]],[[40,13],[40,23]],["defines"],["localparam"]],["FUNCT3_SB",[[41,2],[41,37]],[[41,13],[41,22]],["defines"],["localparam"]],["FUNCT3_SH",[[42,2],[42,37]],[[42,13],[42,22]],["defines"],["localparam"]],["FUNCT3_SW",[[43,2],[43,37]],[[43,13],[43,22]],["defines"],["localparam"]],["FUNCT3_LB",[[44,2],[44,37]],[[44,13],[44,22]],["defines"],["localparam"]],["FUNCT3_LH",[[45,2],[45,37]],[[45,13],[45,22]],["defines"],["localparam"]],["FUNCT3_LW",[[46,2],[46,37]],[[46,13],[46,22]],["defines"],["localparam"]],["FUNCT3_LBU",[[47,2],[47,37]],[[47,13],[47,23]],["defines"],["localparam"]],["FUNCT3_LHU",[[48,2],[48,37]],[[48,13],[48,23]],["defines"],["localparam"]],["FUNCT3_LWU",[[49,2],[49,37]],[[49,13],[49,23]],["defines"],["localparam"]],["FUNCT3_BEQ",[[52,2],[52,37]],[[52,13],[52,23]],["defines"],["localparam"]],["FUNCT3_BNE",[[53,2],[53,37]],[[53,13],[53,23]],["defines"],["localparam"]],["FUNCT3_BLT",[[54,2],[54,37]],[[54,13],[54,23]],["defines"],["localparam"]],["FUNCT3_BGE",[[55,2],[55,37]],[[55,13],[55,23]],["defines"],["localparam"]],["FUNCT3_BLTU",[[56,2],[56,37]],[[56,13],[56,24]],["defines"],["localparam"]],["FW_NONE",[[59,4],[59,11]],[[59,4],[59,11]],["defines"],["enum_member","#AnonymousEnum0"]],["FW_MEM_ALU",[[60,4],[60,14]],[[60,4],[60,14]],["defines"],["enum_member","#AnonymousEnum0"]],["FW_WB_DATA",[[61,4],[61,14]],[[61,4],[61,14]],["defines"],["enum_member","#AnonymousEnum0"]],["fw_sel_e",[[58,2],[62,13]],[[62,4],[62,12]],["defines"],["typedef","#AnonymousEnum0"]],["WB_ALU",[[66,4],[66,10]],[[66,4],[66,10]],["defines"],["enum_member","#AnonymousEnum1"]],["WB_MEM",[[67,4],[67,10]],[[67,4],[67,10]],["defines"],["enum_member","#AnonymousEnum1"]],["WB_PC4",[[68,4],[68,10]],[[68,4],[68,10]],["defines"],["enum_member","#AnonymousEnum1"]],["WB_NONE",[[69,4],[69,11]],[[69,4],[69,11]],["defines"],["enum_member","#AnonymousEnum1"]],["wb_sel_e",[[65,2],[70,13]],[[70,4],[70,12]],["defines"],["typedef","#AnonymousEnum1"]],["ALU_ADD",[[74,4],[74,11]],[[74,4],[74,11]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_SUB",[[75,4],[75,11]],[[75,4],[75,11]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_AND",[[76,4],[76,11]],[[76,4],[76,11]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_XOR",[[77,4],[77,11]],[[77,4],[77,11]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_OR",[[78,4],[78,10]],[[78,4],[78,10]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_SLL",[[79,4],[79,11]],[[79,4],[79,11]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_SRL",[[80,4],[80,11]],[[80,4],[80,11]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_SRA",[[81,4],[81,11]],[[81,4],[81,11]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_SLT",[[82,4],[82,11]],[[82,4],[82,11]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_SLTU",[[83,4],[83,12]],[[83,4],[83,12]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_PASS_B",[[84,4],[84,14]],[[84,4],[84,14]],["defines"],["enum_member","#AnonymousEnum2"]],["ALU_X",[[85,4],[85,9]],[[85,4],[85,9]],["defines"],["enum_member","#AnonymousEnum2"]],["alu_sel_e",[[73,2],[86,14]],[[86,4],[86,13]],["defines"],["typedef","#AnonymousEnum2"]],["IMM_TYPE_I",[[90,4],[90,14]],[[90,4],[90,14]],["defines"],["enum_member","#AnonymousEnum3"]],["IMM_TYPE_S",[[91,4],[91,14]],[[91,4],[91,14]],["defines"],["enum_member","#AnonymousEnum3"]],["IMM_TYPE_B",[[92,4],[92,14]],[[92,4],[92,14]],["defines"],["enum_member","#AnonymousEnum3"]],["IMM_TYPE_U",[[93,4],[93,14]],[[93,4],[93,14]],["defines"],["enum_member","#AnonymousEnum3"]],["IMM_TYPE_J",[[94,4],[94,14]],[[94,4],[94,14]],["defines"],["enum_member","#AnonymousEnum3"]],["IMM_TYPE_R",[[95,4],[95,14]],[[95,4],[95,14]],["defines"],["enum_member","#AnonymousEnum3"]],["imm_sel_e",[[89,2],[96,14]],[[96,4],[96,13]],["defines"],["typedef","#AnonymousEnum3"]],["ALUOP_RTYPE",[[100,6],[100,17]],[[100,6],[100,17]],["defines"],["enum_member","#AnonymousEnum4"]],["ALUOP_ITYPE_ARITH",[[101,6],[101,23]],[[101,6],[101,23]],["defines"],["enum_member","#AnonymousEnum4"]],["ALUOP_MEM_ADDR",[[102,6],[102,20]],[[102,6],[102,20]],["defines"],["enum_member","#AnonymousEnum4"]],["ALUOP_BRANCH",[[103,6],[103,18]],[[103,6],[103,18]],["defines"],["enum_member","#AnonymousEnum4"]],["ALUOP_LUI",[[104,6],[104,15]],[[104,6],[104,15]],["defines"],["enum_member","#AnonymousEnum4"]],["ALUOP_JUMP",[[105,6],[105,16]],[[105,6],[105,16]],["defines"],["enum_member","#AnonymousEnum4"]],["ALUOP_NONE",[[106,6],[106,16]],[[106,6],[106,16]],["defines"],["enum_member","#AnonymousEnum4"]],["alu_op_e",[[99,2],[107,13]],[[107,4],[107,12]],["defines"],["typedef","#AnonymousEnum4"]]]]]]],[],0]],["/home/yonggi/Project_verilog/risc-v-ver.2/src/riscv_core.sv",[[[[[["riscv_core",[[4,0],[15,4]],[[4,7],[4,17]],[],["module"]],[166,9]],[[["clk",[[5,2],[5,17]],[[5,14],[5,17]],["riscv_core"],["port","logic"]],["rst_n",[[6,2],[6,19]],[[6,14],[6,19]],["riscv_core"],["port","logic"]],["instruction_i",[[7,2],[7,44]],[[7,31],[7,44]],["riscv_core"],["port","logic"]],["pc_i",[[8,2],[8,35]],[[8,31],[8,35]],["riscv_core"],["port","logic"]],["WB_we",[[9,2],[9,19]],[[9,14],[9,19]],["riscv_core"],["port","logic"]],["WB_wr_addr",[[10,2],[10,41]],[[10,31],[10,41]],["riscv_core"],["port","logic"]],["WB_wr_data",[[11,2],[11,41]],[[11,31],[11,41]],["riscv_core"],["port","logic"]],["alu_result_o",[[13,2],[13,44]],[[13,32],[13,44]],["riscv_core"],["port","logic"]],["alu_zeroFlag_o",[[14,2],[14,29]],[[14,15],[14,29]],["riscv_core"],["port","logic"]],["ID_WBSel_w",[[18,2],[18,21]],[[18,11],[18,21]],["riscv_core"],["variable","wb_sel_e"]],["EX_WBSel_w",[[18,2],[18,33]],[[18,23],[18,33]],["riscv_core"],["variable","ID_WBSel_w"]],["MEM_WBSEl_w",[[18,2],[18,46]],[[18,35],[18,46]],["riscv_core"],["variable","EX_WBSel_w"]],["ID_ALUOp_w",[[19,2],[19,21]],[[19,11],[19,21]],["riscv_core"],["variable","alu_op_e"]],["EX_ALUOp_w",[[19,2],[19,33]],[[19,23],[19,33]],["riscv_core"],["variable","ID_ALUOp_w"]],["ID_MemRead_w",[[20,2],[20,20]],[[20,8],[20,20]],["riscv_core"],["variable","logic"]],["EX_MemRead_w",[[20,2],[20,34]],[[20,22],[20,34]],["riscv_core"],["variable","ID_MemRead_w"]],["MEM_MemRead_w",[[20,2],[20,49]],[[20,36],[20,49]],["riscv_core"],["variable","EX_MemRead_w"]],["ID_MemWrite_w",[[21,2],[21,21]],[[21,8],[21,21]],["riscv_core"],["variable","logic"]],["EX_MemWrite_w",[[21,2],[21,36]],[[21,23],[21,36]],["riscv_core"],["variable","ID_MemWrite_w"]],["MEM_MemWrite_w",[[21,2],[21,52]],[[21,38],[21,52]],["riscv_core"],["variable","EX_MemWrite_w"]],["ID_Jump_w",[[22,2],[22,17]],[[22,8],[22,17]],["riscv_core"],["variable","logic"]],["EX_Jump_w",[[22,2],[22,28]],[[22,19],[22,28]],["riscv_core"],["variable","ID_Jump_w"]],["MEM_Jump_w",[[22,2],[22,40]],[[22,30],[22,40]],["riscv_core"],["variable","EX_Jump_w"]],["ID_Branch_w",[[23,2],[23,19]],[[23,8],[23,19]],["riscv_core"],["variable","logic"]],["EX_Branch_w",[[23,2],[23,32]],[[23,21],[23,32]],["riscv_core"],["variable","ID_Branch_w"]],["MEM_Branch_w",[[23,2],[23,46]],[[23,34],[23,46]],["riscv_core"],["variable","EX_Branch_w"]],["ID_RegWrite_w",[[24,2],[24,21]],[[24,8],[24,21]],["riscv_core"],["variable","logic"]],["EX_RegWrite_w",[[24,2],[24,36]],[[24,23],[24,36]],["riscv_core"],["variable","ID_RegWrite_w"]],["MEM_RegWrite_w",[[24,2],[24,52]],[[24,38],[24,52]],["riscv_core"],["variable","EX_RegWrite_w"]],["ID_ALUOpSrc1_w",[[25,2],[25,22]],[[25,8],[25,22]],["riscv_core"],["variable","logic"]],["EX_ALUOpSrc1_w",[[25,2],[25,38]],[[25,24],[25,38]],["riscv_core"],["variable","ID_ALUOpSrc1_w"]],["ID_ALUOpSrc2_w",[[26,2],[26,22]],[[26,8],[26,22]],["riscv_core"],["variable","logic"]],["EX_ALUOpSrc2_w",[[26,2],[26,38]],[[26,24],[26,38]],["riscv_core"],["variable","ID_ALUOpSrc2_w"]],["ID_instruction_w",[[28,2],[28,41]],[[28,25],[28,41]],["riscv_core"],["variable","logic"]],["EX_instruction_w",[[28,2],[28,59]],[[28,43],[28,59]],["riscv_core"],["variable","ID_instruction_w"]],["MEM_instruction_w",[[28,2],[28,78]],[[28,61],[28,78]],["riscv_core"],["variable","EX_instruction_w"]],["ID_rd_data1_w",[[29,2],[29,38]],[[29,25],[29,38]],["riscv_core"],["variable","logic"]],["EX_rd_data1_w",[[29,2],[29,53]],[[29,40],[29,53]],["riscv_core"],["variable","ID_rd_data1_w"]],["ID_rd_data2_w",[[30,2],[30,38]],[[30,25],[30,38]],["riscv_core"],["variable","logic"]],["EX_rd_data2_w",[[30,2],[30,53]],[[30,40],[30,53]],["riscv_core"],["variable","ID_rd_data2_w"]],["ID_imm_w",[[31,2],[31,33]],[[31,25],[31,33]],["riscv_core"],["variable","logic"]],["EX_imm_w",[[31,2],[31,43]],[[31,35],[31,43]],["riscv_core"],["variable","ID_imm_w"]],["ID_pc_w",[[32,2],[32,32]],[[32,25],[32,32]],["riscv_core"],["variable","logic"]],["EX_pc_w",[[32,2],[32,41]],[[32,34],[32,41]],["riscv_core"],["variable","ID_pc_w"]],["ID_pc_plus4_w",[[33,2],[33,38]],[[33,25],[33,38]],["riscv_core"],["variable","logic"]],["EX_pc_plus4_w",[[33,2],[33,53]],[[33,40],[33,53]],["riscv_core"],["variable","ID_pc_plus4_w"]],["MEM_pc_plus4_w",[[33,2],[33,69]],[[33,55],[33,69]],["riscv_core"],["variable","EX_pc_plus4_w"]],["decode_stage_inst",[[38,2],[66,3]],[[38,15],[38,32]],["riscv_core"],["instance","decode_stage"]],["id_to_ex_inst",[[69,2],[107,3]],[[69,11],[69,24]],["riscv_core"],["instance","ID_to_EX"]],["EX_alu_ctrl_funct3_w",[[109,2],[109,34]],[[109,14],[109,34]],["riscv_core"],["variable","logic"]],["EX_alu_ctrl_funct7_w",[[110,2],[110,34]],[[110,14],[110,34]],["riscv_core"],["variable","logic"]],["execute_stage_inst",[[115,2],[132,5]],[[115,16],[115,34]],["riscv_core"],["instance","execute_stage"]],["ex_to_mem_inst",[[136,2],[165,5]],[[136,12],[136,26]],["riscv_core"],["instance","EX_to_MEM"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/2.Decode_Stage/module/tb_register_file.sv",[[[[[["tb_register_file",[[5,0],[5,24]],[[5,7],[5,23]],[],["module"]],[166,9]],[[["DATA_WIDTH",[[8,2],[8,33]],[[8,17],[8,27]],["tb_register_file"],["localparam","int"]],["REG_COUNT",[[9,2],[9,33]],[[9,17],[9,26]],["tb_register_file"],["localparam","int"]],["ADDR_WIDTH",[[10,2],[10,48]],[[10,17],[10,27]],["tb_register_file"],["localparam","int"]],["CLK_PERIOD",[[11,2],[11,33]],[[11,17],[11,27]],["tb_register_file"],["localparam","int"]],["clk",[[14,2],[14,11]],[[14,8],[14,11]],["tb_register_file"],["variable","logic"]],["rst_n",[[15,2],[15,13]],[[15,8],[15,13]],["tb_register_file"],["variable","logic"]],["we_i",[[16,2],[16,12]],[[16,8],[16,12]],["tb_register_file"],["variable","logic"]],["wr_addr_i",[[17,2],[17,34]],[[17,25],[17,34]],["tb_register_file"],["variable","logic"]],["wr_data_i",[[18,2],[18,34]],[[18,25],[18,34]],["tb_register_file"],["variable","logic"]],["rd_addr1_i",[[19,2],[19,35]],[[19,25],[19,35]],["tb_register_file"],["variable","logic"]],["rd_addr2_i",[[20,2],[20,35]],[[20,25],[20,35]],["tb_register_file"],["variable","logic"]],["rd_data1_o",[[21,2],[21,35]],[[21,25],[21,35]],["tb_register_file"],["variable","logic"]],["rd_data2_o",[[22,2],[22,35]],[[22,25],[22,35]],["tb_register_file"],["variable","logic"]],["test_passed",[[25,2],[25,19]],[[25,8],[25,19]],["tb_register_file"],["variable","logic"]],["dut",[[29,2],[39,3]],[[29,16],[29,19]],["tb_register_file"],["instance","register_file"]]]]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/2.Decode_Stage/tb_decode_stage.sv",[[[[[["tb_decode_stage",[[4,0],[4,23]],[[4,7],[4,22]],[],["module"]],[145,9]],[[["DATA_WIDTH",[[7,2],[7,33]],[[7,17],[7,27]],["tb_decode_stage"],["localparam","int"]],["ADDR_WIDTH",[[8,2],[8,32]],[[8,17],[8,27]],["tb_decode_stage"],["localparam","int"]],["CLK_PERIOD",[[9,2],[9,33]],[[9,17],[9,27]],["tb_decode_stage"],["localparam","int"]],["clk",[[11,2],[11,11]],[[11,8],[11,11]],["tb_decode_stage"],["variable","logic"]],["rst_n",[[12,2],[12,13]],[[12,8],[12,13]],["tb_decode_stage"],["variable","logic"]],["ID_instruction_i",[[13,2],[13,41]],[[13,25],[13,41]],["tb_decode_stage"],["variable","logic"]],["WB_we_i",[[16,2],[16,15]],[[16,8],[16,15]],["tb_decode_stage"],["variable","logic"]],["WB_wr_addr_i",[[17,2],[17,37]],[[17,25],[17,37]],["tb_decode_stage"],["variable","logic"]],["WB_wr_data_i",[[18,2],[18,37]],[[18,25],[18,37]],["tb_decode_stage"],["variable","logic"]],["ID_WBSel_o",[[21,2],[21,21]],[[21,11],[21,21]],["tb_decode_stage"],["variable","wb_sel_e"]],["ID_MemRead_o",[[22,2],[22,20]],[[22,8],[22,20]],["tb_decode_stage"],["variable","logic"]],["ID_MemWrite_o",[[23,2],[23,21]],[[23,8],[23,21]],["tb_decode_stage"],["variable","logic"]],["ID_Jump_o",[[24,2],[24,17]],[[24,8],[24,17]],["tb_decode_stage"],["variable","logic"]],["ID_Branch_o",[[25,2],[25,19]],[[25,8],[25,19]],["tb_decode_stage"],["variable","logic"]],["ID_RegWrite_o",[[26,2],[26,21]],[[26,8],[26,21]],["tb_decode_stage"],["variable","logic"]],["ID_ALUOp_o",[[27,2],[27,21]],[[27,11],[27,21]],["tb_decode_stage"],["variable","alu_op_e"]],["ID_ALUOpSrc1_o",[[28,2],[28,22]],[[28,8],[28,22]],["tb_decode_stage"],["variable","logic"]],["ID_ALUOpSrc2_o",[[29,2],[29,22]],[[29,8],[29,22]],["tb_decode_stage"],["variable","logic"]],["ID_instruction_o",[[30,2],[30,41]],[[30,25],[30,41]],["tb_decode_stage"],["variable","logic"]],["ID_rd_data1_o",[[31,2],[31,38]],[[31,25],[31,38]],["tb_decode_stage"],["variable","logic"]],["ID_rd_data2_o",[[32,2],[32,38]],[[32,25],[32,38]],["tb_decode_stage"],["variable","logic"]],["ID_imm_o",[[33,2],[33,33]],[[33,25],[33,33]],["tb_decode_stage"],["variable","logic"]],["dut",[[36,2],[36,23]],[[36,15],[36,18]],["tb_decode_stage"],["instance","decode_stage"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/3.Execute_Stage/module/tb_alu_control_unit.sv",[[[[[["tb_alu_control_unit",[[4,0],[4,27]],[[4,7],[4,26]],[],["module"]],[91,9]],[[["CLK_PERIOD",[[5,2],[5,29]],[[5,13],[5,23]],["tb_alu_control_unit"],["localparam"]],["clk",[[7,2],[7,11]],[[7,8],[7,11]],["tb_alu_control_unit"],["variable","logic"]],["ALUOp_i",[[9,2],[9,18]],[[9,11],[9,18]],["tb_alu_control_unit"],["variable","alu_op_e"]],["ALUSel_o",[[10,2],[10,20]],[[10,12],[10,20]],["tb_alu_control_unit"],["variable","alu_sel_e"]],["alu_ctrl_funct3_i",[[11,2],[11,31]],[[11,14],[11,31]],["tb_alu_control_unit"],["variable","logic"]],["alu_ctrl_funct7_i",[[12,2],[12,25]],[[12,8],[12,25]],["tb_alu_control_unit"],["variable","logic"]],["dut",[[14,2],[19,3]],[[14,19],[14,22]],["tb_alu_control_unit"],["instance","alu_control_unit"]]],[],[[[["test",[[26,2],[32,5]],[[26,17],[26,21]],["tb_alu_control_unit"],["task"]],[48,8]],[[["ALUOp_t",[[27,4],[27,26]],[[27,19],[27,26]],["tb_alu_control_unit","test"],["port","alu_op_e"]],["alu_ctrl_funct3_t",[[28,4],[28,39]],[[28,22],[28,39]],["tb_alu_control_unit","test"],["port","logic"]],["alu_ctrl_funct7_t",[[29,4],[29,33]],[[29,16],[29,33]],["tb_alu_control_unit","test"],["port","logic"]],["expected_ALUSel",[[30,4],[30,35]],[[30,20],[30,35]],["tb_alu_control_unit","test"],["port","alu_sel_e"]],["OperateName",[[31,4],[31,28]],[[31,17],[31,28]],["tb_alu_control_unit","test"],["port","string"]]]]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/3.Execute_Stage/module/tb_alu.sv",[[[[[["tb_alu",[[4,0],[4,14]],[[4,7],[4,13]],[],["module"]],[94,9]],[[["CLK_PERIOD",[[6,2],[6,29]],[[6,13],[6,23]],["tb_alu"],["localparam"]],["clk",[[8,2],[8,11]],[[8,8],[8,11]],["tb_alu"],["variable","logic"]],["ALUSel_i",[[10,2],[10,20]],[[10,12],[10,20]],["tb_alu"],["variable","alu_sel_e"]],["alu_operand1_i",[[11,2],[11,39]],[[11,25],[11,39]],["tb_alu"],["variable","logic"]],["alu_operand2_i",[[12,2],[12,39]],[[12,25],[12,39]],["tb_alu"],["variable","logic"]],["alu_result_o",[[13,2],[13,37]],[[13,25],[13,37]],["tb_alu"],["variable","logic"]],["alu_zeroFlag_o",[[14,2],[14,22]],[[14,8],[14,22]],["tb_alu"],["variable","logic"]],["dut",[[16,2],[22,3]],[[16,6],[16,9]],["tb_alu"],["instance","alu"]]],[],[[[["test",[[29,2],[36,5]],[[29,17],[29,21]],["tb_alu"],["task"]],[56,8]],[[["ALUSel_t",[[30,4],[30,28]],[[30,20],[30,28]],["tb_alu","test"],["port","alu_sel_e"]],["operand1_t",[[31,4],[31,43]],[[31,33],[31,43]],["tb_alu","test"],["port","logic"]],["operand2_t",[[32,4],[32,43]],[[32,33],[32,43]],["tb_alu","test"],["port","logic"]],["expected_result",[[33,4],[33,48]],[[33,33],[33,48]],["tb_alu","test"],["port","logic"]],["expected_zeroFlag",[[34,4],[34,33]],[[34,16],[34,33]],["tb_alu","test"],["port","logic"]],["operation_name",[[35,4],[35,31]],[[35,17],[35,31]],["tb_alu","test"],["port","string"]]]]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/3.Execute_Stage/tb_execute_stage.sv",[[[[[["tb_execute_stage",[[4,0],[4,24]],[[4,7],[4,23]],[],["module"]],[140,9]],[[["CLK_PERIOD",[[5,2],[5,29]],[[5,13],[5,23]],["tb_execute_stage"],["localparam"]],["clk",[[7,2],[7,11]],[[7,8],[7,11]],["tb_execute_stage"],["variable","logic"]],["EX_alu_operand1_i",[[10,2],[10,42]],[[10,25],[10,42]],["tb_execute_stage"],["variable","logic"]],["EX_alu_operand2_i",[[11,2],[11,42]],[[11,25],[11,42]],["tb_execute_stage"],["variable","logic"]],["EX_alu_ctrl_funct3_i",[[12,2],[12,34]],[[12,14],[12,34]],["tb_execute_stage"],["variable","logic"]],["EX_alu_ctrl_funct7_i",[[13,2],[13,28]],[[13,8],[13,28]],["tb_execute_stage"],["variable","logic"]],["EX_ALUOp_i",[[14,2],[14,21]],[[14,11],[14,21]],["tb_execute_stage"],["variable","alu_op_e"]],["EX_alu_result_o",[[17,2],[17,40]],[[17,25],[17,40]],["tb_execute_stage"],["variable","logic"]],["EX_alu_zeroFlag_o",[[18,2],[18,25]],[[18,8],[18,25]],["tb_execute_stage"],["variable","logic"]],["dut",[[21,2],[29,3]],[[21,16],[21,19]],["tb_execute_stage"],["instance","execute_stage"]]],[],[[[["test",[[38,2],[47,5]],[[38,17],[38,21]],["tb_execute_stage"],["task"]],[73,8]],[[["ALUOp_t",[[39,4],[39,31]],[[39,24],[39,31]],["tb_execute_stage","test"],["port","alu_op_e"]],["alu_ctrl_funct3_t",[[40,4],[40,41]],[[40,24],[40,41]],["tb_execute_stage","test"],["port","logic"]],["alu_ctrl_funct7_t",[[41,4],[41,41]],[[41,24],[41,41]],["tb_execute_stage","test"],["port","logic"]],["operand1_t",[[42,4],[42,43]],[[42,33],[42,43]],["tb_execute_stage","test"],["port","logic"]],["operand2_t",[[43,4],[43,43]],[[43,33],[43,43]],["tb_execute_stage","test"],["port","logic"]],["expected_result",[[44,4],[44,48]],[[44,33],[44,48]],["tb_execute_stage","test"],["port","logic"]],["expected_zeroFlag",[[45,4],[45,41]],[[45,24],[45,41]],["tb_execute_stage","test"],["port","logic"]],["OperateName",[[46,4],[46,35]],[[46,24],[46,35]],["tb_execute_stage","test"],["port","string"]]]]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/4.Memory_Stage/module/tb_data_memory.sv",[[[[[["tb_data_memory",[[5,0],[5,22]],[[5,7],[5,21]],[],["module"]],[153,9]],[[["clk",[[8,2],[8,11]],[[8,8],[8,11]],["tb_data_memory"],["variable","logic"]],["MemWrite_en",[[9,2],[9,19]],[[9,8],[9,19]],["tb_data_memory"],["variable","logic"]],["MemRead_en",[[10,2],[10,18]],[[10,8],[10,18]],["tb_data_memory"],["variable","logic"]],["MEM_funct3_i",[[11,2],[11,26]],[[11,14],[11,26]],["tb_data_memory"],["variable","logic"]],["rd_addr_i",[[12,2],[12,34]],[[12,25],[12,34]],["tb_data_memory"],["variable","logic"]],["wr_data_i",[[13,2],[13,34]],[[13,25],[13,34]],["tb_data_memory"],["variable","logic"]],["rd_data_o",[[14,2],[14,34]],[[14,25],[14,34]],["tb_data_memory"],["variable","logic"]],["dut",[[17,2],[25,3]],[[17,14],[17,17]],["tb_data_memory"],["instance","data_memory"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/testbench/tb_riscv_core.sv",[[[[[["tb_riscv_core",[[4,0],[4,21]],[[4,7],[4,20]],[],["module"]],[142,9]],[[["DATA_WIDTH",[[7,2],[7,33]],[[7,17],[7,27]],["tb_riscv_core"],["localparam","int"]],["ADDR_WIDTH",[[8,2],[8,32]],[[8,17],[8,27]],["tb_riscv_core"],["localparam","int"]],["CLK_PERIOD",[[9,2],[9,33]],[[9,17],[9,27]],["tb_riscv_core"],["localparam","int"]],["clk",[[12,2],[12,11]],[[12,8],[12,11]],["tb_riscv_core"],["variable","logic"]],["rst_n",[[13,2],[13,13]],[[13,8],[13,13]],["tb_riscv_core"],["variable","logic"]],["instruction_i",[[14,2],[14,38]],[[14,25],[14,38]],["tb_riscv_core"],["variable","logic"]],["pc_i",[[15,2],[15,29]],[[15,25],[15,29]],["tb_riscv_core"],["variable","logic"]],["WB_we",[[18,2],[18,13]],[[18,8],[18,13]],["tb_riscv_core"],["variable","logic"]],["WB_wr_addr",[[19,2],[19,35]],[[19,25],[19,35]],["tb_riscv_core"],["variable","logic"]],["WB_wr_data",[[20,2],[20,35]],[[20,25],[20,35]],["tb_riscv_core"],["variable","logic"]],["alu_result_o",[[23,2],[23,37]],[[23,25],[23,37]],["tb_riscv_core"],["variable","logic"]],["alu_zeroFlag_o",[[24,2],[24,22]],[[24,8],[24,22]],["tb_riscv_core"],["variable","logic"]],["dut",[[27,2],[27,21]],[[27,13],[27,16]],["tb_riscv_core"],["instance","riscv_core"]]]]]],null,[["defines",["*"]]]],null,0]],["/home/yonggi/Project_verilog/risc-v-ver.2/vivado_sim_project/riscv_simulation.sim/sim_1/behav/xsim/glbl.v",[[[[[["glbl",[[5,0],[5,15]],[[5,7],[5,11]],[],["module"]],[83,6]],[[["ROC_WIDTH",[[7,4],[7,33]],[[7,14],[7,23]],["glbl"],["parameter"]],["TOC_WIDTH",[[8,4],[8,28]],[[8,14],[8,23]],["glbl"],["parameter"]],["GRES_WIDTH",[[9,4],[9,33]],[[9,14],[9,24]],["glbl"],["parameter"]],["GRES_START",[[10,4],[10,33]],[[10,14],[10,24]],["glbl"],["parameter"]],["GSR",[[13,4],[13,12]],[[13,9],[13,12]],["glbl"],["variable","wire"]],["GTS",[[14,4],[14,12]],[[14,9],[14,12]],["glbl"],["variable","wire"]],["GWE",[[15,4],[15,12]],[[15,9],[15,12]],["glbl"],["variable","wire"]],["PRLD",[[16,4],[16,13]],[[16,9],[16,13]],["glbl"],["variable","wire"]],["GRESTORE",[[17,4],[17,17]],[[17,9],[17,17]],["glbl"],["variable","wire"]],["p_up_tmp",[[18,4],[18,17]],[[18,9],[18,17]],["glbl"],["variable","tri1"]],["PLL_LOCKG",[[19,4],[19,45]],[[19,25],[19,34]],["glbl"],["variable","tri"]],["PROGB_GLBL",[[21,4],[21,19]],[[21,9],[21,19]],["glbl"],["variable","wire"]],["CCLKO_GLBL",[[22,4],[22,19]],[[22,9],[22,19]],["glbl"],["variable","wire"]],["FCSBO_GLBL",[[23,4],[23,19]],[[23,9],[23,19]],["glbl"],["variable","wire"]],["DO_GLBL",[[24,4],[24,22]],[[24,15],[24,22]],["glbl"],["variable","wire"]],["DI_GLBL",[[25,4],[25,22]],[[25,15],[25,22]],["glbl"],["variable","wire"]],["GSR_int",[[27,4],[27,15]],[[27,8],[27,15]],["glbl"],["variable","reg"]],["GTS_int",[[28,4],[28,15]],[[28,8],[28,15]],["glbl"],["variable","reg"]],["PRLD_int",[[29,4],[29,16]],[[29,8],[29,16]],["glbl"],["variable","reg"]],["GRESTORE_int",[[30,4],[30,20]],[[30,8],[30,20]],["glbl"],["variable","reg"]],["JTAG_TDO_GLBL",[[33,4],[33,22]],[[33,9],[33,22]],["glbl"],["variable","wire"]],["JTAG_TCK_GLBL",[[34,4],[34,22]],[[34,9],[34,22]],["glbl"],["variable","wire"]],["JTAG_TDI_GLBL",[[35,4],[35,22]],[[35,9],[35,22]],["glbl"],["variable","wire"]],["JTAG_TMS_GLBL",[[36,4],[36,22]],[[36,9],[36,22]],["glbl"],["variable","wire"]],["JTAG_TRST_GLBL",[[37,4],[37,23]],[[37,9],[37,23]],["glbl"],["variable","wire"]],["JTAG_CAPTURE_GLBL",[[39,4],[39,25]],[[39,8],[39,25]],["glbl"],["variable","reg"]],["JTAG_RESET_GLBL",[[40,4],[40,23]],[[40,8],[40,23]],["glbl"],["variable","reg"]],["JTAG_SHIFT_GLBL",[[41,4],[41,23]],[[41,8],[41,23]],["glbl"],["variable","reg"]],["JTAG_UPDATE_GLBL",[[42,4],[42,24]],[[42,8],[42,24]],["glbl"],["variable","reg"]],["JTAG_RUNTEST_GLBL",[[43,4],[43,25]],[[43,8],[43,25]],["glbl"],["variable","reg"]],["JTAG_SEL1_GLBL",[[45,4],[45,26]],[[45,8],[45,22]],["glbl"],["variable","reg"]],["JTAG_SEL2_GLBL",[[46,4],[46,26]],[[46,8],[46,22]],["glbl"],["variable","reg"]],["JTAG_SEL3_GLBL",[[47,4],[47,26]],[[47,8],[47,22]],["glbl"],["variable","reg"]],["JTAG_SEL4_GLBL",[[48,4],[48,26]],[[48,8],[48,22]],["glbl"],["variable","reg"]],["JTAG_USER_TDO1_GLBL",[[50,4],[50,34]],[[50,8],[50,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO2_GLBL",[[51,4],[51,34]],[[51,8],[51,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO3_GLBL",[[52,4],[52,34]],[[52,8],[52,27]],["glbl"],["variable","reg"]],["JTAG_USER_TDO4_GLBL",[[53,4],[53,34]],[[53,8],[53,27]],["glbl"],["variable","reg"]]]]]],null,null,null,[["GLBL",[[2,0],[3,0]],[[2,8],[2,12]],["source.systemverilog"],["macro"]]]],null,0]]]}