// Seed: 3541365896
module module_0 (
    output wand id_0
);
  wire id_3, id_4;
  wire id_5, id_6, id_7;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    input tri id_2,
    output supply1 id_3
);
  integer id_5;
  for (id_6 = -1; 1; id_3 = id_6 == -1) begin : LABEL_0
    initial id_5 = -1;
  end
  wire id_7;
  module_0 modCall_1 (id_3);
  wire id_8;
endmodule
module module_2 (
    output wire id_0,
    input  wor  id_1,
    input  wire id_2,
    output tri1 id_3
);
  wire id_5;
  xor primCall (id_3, id_5, id_2, id_1);
  module_0 modCall_1 (id_3);
endmodule
