Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Oct 10 02:03:08 2018
| Host         : cy-Lenovo-ideapad-Y700-15ISK running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.615     -249.928                    128                 4813        0.073        0.000                      0                 4813        3.000        0.000                       0                  3512  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 5.500}      11.000          90.909          
  w_clkfbout_clk_wiz_gen  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen        -2.615     -249.928                    128                 4813        0.073        0.000                      0                 4813        4.520        0.000                       0                  3508  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :          128  Failing Endpoints,  Worst Slack       -2.615ns,  Total Violation     -249.928ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.615ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        13.373ns  (logic 6.813ns (50.946%)  route 6.560ns (49.054%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[0]_i_53/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[0]_i_53_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[7]_i_59/O
                         net (fo=1, unplaced)         1.111     8.136    gcm_aes_instance/stage8/r_sblock[7]_i_59_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.260 r  gcm_aes_instance/stage8/r_sblock[7]_i_47/O
                         net (fo=1, unplaced)         1.111     9.371    gcm_aes_instance/stage8/r_sblock[7]_i_47_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.495 r  gcm_aes_instance/stage8/r_sblock[7]_i_40/O
                         net (fo=1, unplaced)         0.449     9.944    gcm_aes_instance/stage8/r_sblock[7]_i_40_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.068 r  gcm_aes_instance/stage8/r_sblock[7]_i_31/O
                         net (fo=1, unplaced)         0.449    10.517    gcm_aes_instance/stage8/r_sblock[7]_i_31_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.641 r  gcm_aes_instance/stage8/r_sblock[7]_i_23/O
                         net (fo=1, unplaced)         0.449    11.090    gcm_aes_instance/stage8/r_sblock[7]_i_23_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.214 r  gcm_aes_instance/stage8/r_sblock[7]_i_7/O
                         net (fo=1, unplaced)         0.449    11.663    gcm_aes_instance/stage8/r_sblock[7]_i_7_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.787 r  gcm_aes_instance/stage8/r_sblock[7]_i_1/O
                         net (fo=1, unplaced)         0.000    11.787    gcm_aes_instance/stage8/fn_product_return[7]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[7]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[7]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.787    
  -------------------------------------------------------------------
                         slack                                 -2.615    

Slack (VIOLATED) :        -1.960ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.718ns  (logic 6.813ns (53.570%)  route 5.905ns (46.430%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[0]_i_53/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[0]_i_53_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[46]_i_58/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[46]_i_58_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[46]_i_44/O
                         net (fo=1, unplaced)         0.902     8.500    gcm_aes_instance/stage8/r_sblock[46]_i_44_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.624 r  gcm_aes_instance/stage8/r_sblock[46]_i_34/O
                         net (fo=1, unplaced)         0.665     9.289    gcm_aes_instance/stage8/r_sblock[46]_i_34_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.413 r  gcm_aes_instance/stage8/r_sblock[46]_i_23/O
                         net (fo=1, unplaced)         0.449     9.862    gcm_aes_instance/stage8/r_sblock[46]_i_23_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.986 r  gcm_aes_instance/stage8/r_sblock[46]_i_11/O
                         net (fo=1, unplaced)         0.449    10.435    gcm_aes_instance/stage8/r_sblock[46]_i_11_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.559 r  gcm_aes_instance/stage8/r_sblock[46]_i_3/O
                         net (fo=1, unplaced)         0.449    11.008    gcm_aes_instance/stage8/r_sblock[46]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.132 r  gcm_aes_instance/stage8/r_sblock[46]_i_1/O
                         net (fo=1, unplaced)         0.000    11.132    gcm_aes_instance/stage8/fn_product_return[46]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[46]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[46]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                 -1.960    

Slack (VIOLATED) :        -1.960ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.718ns  (logic 6.813ns (53.570%)  route 5.905ns (46.430%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[25]_i_34/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[25]_i_34_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[71]_i_59/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[71]_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[71]_i_45/O
                         net (fo=1, unplaced)         0.902     8.500    gcm_aes_instance/stage8/r_sblock[71]_i_45_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     8.624 r  gcm_aes_instance/stage8/r_sblock[71]_i_37/O
                         net (fo=1, unplaced)         0.665     9.289    gcm_aes_instance/stage8/r_sblock[71]_i_37_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.413 r  gcm_aes_instance/stage8/r_sblock[71]_i_28/O
                         net (fo=1, unplaced)         0.449     9.862    gcm_aes_instance/stage8/r_sblock[71]_i_28_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.986 r  gcm_aes_instance/stage8/r_sblock[71]_i_16/O
                         net (fo=1, unplaced)         0.449    10.435    gcm_aes_instance/stage8/r_sblock[71]_i_16_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.559 r  gcm_aes_instance/stage8/r_sblock[71]_i_5/O
                         net (fo=1, unplaced)         0.449    11.008    gcm_aes_instance/stage8/r_sblock[71]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    11.132 r  gcm_aes_instance/stage8/r_sblock[71]_i_1/O
                         net (fo=1, unplaced)         0.000    11.132    gcm_aes_instance/stage8/fn_product_return[71]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[71]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[71]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                 -1.960    

Slack (VIOLATED) :        -1.960ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.718ns  (logic 6.813ns (53.570%)  route 5.905ns (46.430%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[27]_i_39/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[27]_i_39_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[77]_i_59/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[77]_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[77]_i_43/O
                         net (fo=1, unplaced)         0.902     8.500    gcm_aes_instance/stage8/r_sblock[77]_i_43_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     8.624 r  gcm_aes_instance/stage8/r_sblock[77]_i_35/O
                         net (fo=1, unplaced)         0.665     9.289    gcm_aes_instance/stage8/r_sblock[77]_i_35_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.413 r  gcm_aes_instance/stage8/r_sblock[77]_i_24/O
                         net (fo=1, unplaced)         0.449     9.862    gcm_aes_instance/stage8/r_sblock[77]_i_24_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.986 r  gcm_aes_instance/stage8/r_sblock[77]_i_15/O
                         net (fo=1, unplaced)         0.449    10.435    gcm_aes_instance/stage8/r_sblock[77]_i_15_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.559 r  gcm_aes_instance/stage8/r_sblock[77]_i_5/O
                         net (fo=1, unplaced)         0.449    11.008    gcm_aes_instance/stage8/Z292_in[50]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.132 r  gcm_aes_instance/stage8/r_sblock[77]_i_1/O
                         net (fo=1, unplaced)         0.000    11.132    gcm_aes_instance/stage8/fn_product_return[77]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[77]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[77]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                 -1.960    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[61]_i_40/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[61]_i_40_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[100]_i_55/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[100]_i_55_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[100]_i_41/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[100]_i_41_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[100]_i_31/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[100]_i_31_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[100]_i_23/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[100]_i_23_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[100]_i_12/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[100]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[100]_i_5/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[100]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[100]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[100]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[100]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[100]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[3]_i_53/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[3]_i_53_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[101]_i_56/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[101]_i_56_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[101]_i_42/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[101]_i_42_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[101]_i_33/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[101]_i_33_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[101]_i_26/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[101]_i_26_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[101]_i_14/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[101]_i_14_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[101]_i_5/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[101]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[101]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[101]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[101]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[101]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[58]_i_24/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[58]_i_24_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[102]_i_56/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[102]_i_56_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[102]_i_42/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[102]_i_42_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[102]_i_33/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[102]_i_33_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[102]_i_23/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[102]_i_23_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[102]_i_12/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[102]_i_12_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[102]_i_4/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[102]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[102]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[102]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[102]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[102]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[74]_i_44/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[74]_i_44_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[103]_i_55/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[103]_i_55_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[103]_i_41/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[103]_i_41_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[103]_i_31/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[103]_i_31_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[103]_i_23/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[103]_i_23_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[103]_i_14/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[103]_i_14_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[103]_i_5/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[103]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[103]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[103]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[103]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[103]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[45]_i_35/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[45]_i_35_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[104]_i_57/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[104]_i_57_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[104]_i_43/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[104]_i_43_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[104]_i_32/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[104]_i_32_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[104]_i_25/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[104]_i_25_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[104]_i_12/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[104]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[104]_i_4/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[104]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[104]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[104]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[104]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[104]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[30]_i_35/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[30]_i_35_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[105]_i_54/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[105]_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[105]_i_40/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[105]_i_40_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[105]_i_32/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[105]_i_32_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[105]_i_21/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[105]_i_21_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[105]_i_12/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[105]_i_12_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[105]_i_4/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/Z292_in[22]
                         LUT6 (Prop_lut6_I2_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[105]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[105]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[105]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[105]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[23]_i_28/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[23]_i_28_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[106]_i_56/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[106]_i_56_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[106]_i_42/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[106]_i_42_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[106]_i_34/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[106]_i_34_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[106]_i_29/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[106]_i_29_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[106]_i_16/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[106]_i_16_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[106]_i_5/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[106]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[106]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[106]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[106]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[106]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[43]_i_25/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[43]_i_25_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[107]_i_56/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[107]_i_56_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[107]_i_42/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[107]_i_42_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[107]_i_33/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[107]_i_33_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[107]_i_26/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[107]_i_26_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[107]_i_15/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[107]_i_15_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[107]_i_7/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[107]_i_7_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[107]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[107]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[107]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[107]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[38]_i_40/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[38]_i_40_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[108]_i_57/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[108]_i_57_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[108]_i_43/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[108]_i_43_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[108]_i_33/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[108]_i_33_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[108]_i_25/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[108]_i_25_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[108]_i_14/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[108]_i_14_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[108]_i_5/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[108]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[108]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[108]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[108]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[108]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[68]_i_43/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[68]_i_43_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[10]_i_66/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[10]_i_66_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[10]_i_46/O
                         net (fo=1, unplaced)         1.111     8.709    gcm_aes_instance/stage8/r_sblock[10]_i_46_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.833 r  gcm_aes_instance/stage8/r_sblock[10]_i_36/O
                         net (fo=1, unplaced)         0.449     9.282    gcm_aes_instance/stage8/r_sblock[10]_i_36_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[10]_i_29/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[10]_i_29_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[10]_i_12/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[10]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[10]_i_4/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[10]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[10]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[10]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[10]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[10]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[43]_i_24/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[43]_i_24_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[110]_i_55/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[110]_i_55_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[110]_i_40/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[110]_i_40_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[110]_i_28/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[110]_i_28_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[110]_i_18/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[110]_i_18_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[110]_i_8/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[110]_i_8_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[110]_i_3/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[110]_i_3_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[110]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[110]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[110]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[110]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[65]_i_35/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[65]_i_35_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[111]_i_56/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[111]_i_56_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[111]_i_42/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[111]_i_42_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[111]_i_34/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[111]_i_34_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[111]_i_24/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[111]_i_24_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[111]_i_13/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[111]_i_13_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[111]_i_4/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[111]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[111]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[111]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[111]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[111]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[38]_i_33/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[38]_i_33_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[112]_i_56/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[112]_i_56_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[112]_i_42/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[112]_i_42_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[112]_i_34/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[112]_i_34_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[112]_i_28/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[112]_i_28_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[112]_i_14/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[112]_i_14_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[112]_i_4/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[112]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[112]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[112]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[112]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[112]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[58]_i_24/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[58]_i_24_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[113]_i_57/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[113]_i_57_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[113]_i_43/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[113]_i_43_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[113]_i_33/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[113]_i_33_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[113]_i_22/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[113]_i_22_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[113]_i_12/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[113]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[113]_i_5/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[113]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[113]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[113]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[113]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[113]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[38]_i_40/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[38]_i_40_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[114]_i_55/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[114]_i_55_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[114]_i_41/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[114]_i_41_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[114]_i_33/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[114]_i_33_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[114]_i_26/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[114]_i_26_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[114]_i_13/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[114]_i_13_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[114]_i_4/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[114]_i_4_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[114]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[114]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[114]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[114]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[45]_i_35/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[45]_i_35_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[115]_i_56/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[115]_i_56_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[115]_i_42/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[115]_i_42_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[115]_i_34/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[115]_i_34_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[115]_i_28/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[115]_i_28_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[115]_i_16/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[115]_i_16_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[115]_i_4/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[115]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[115]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[115]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[115]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[115]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[46]_i_24/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[46]_i_24_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[116]_i_55/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[116]_i_55_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[116]_i_41/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[116]_i_41_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[116]_i_33/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[116]_i_33_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[116]_i_25/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[116]_i_25_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[116]_i_11/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[116]_i_11_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[116]_i_3/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[116]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[116]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[116]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[116]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[116]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[68]_i_36/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[68]_i_36_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[118]_i_54/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[118]_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[118]_i_40/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[118]_i_40_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[118]_i_31/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[118]_i_31_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[118]_i_23/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[118]_i_23_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[118]_i_14/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[118]_i_14_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[118]_i_5/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[118]_i_5_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[118]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[118]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[118]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[118]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[21]_i_42/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[21]_i_42_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[119]_i_56/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[119]_i_56_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[119]_i_42/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[119]_i_42_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[119]_i_34/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[119]_i_34_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[119]_i_29/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[119]_i_29_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[119]_i_16/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[119]_i_16_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[119]_i_5/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[119]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[119]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[119]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[119]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[119]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[58]_i_24/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[58]_i_24_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[11]_i_63/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[11]_i_63_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[11]_i_43/O
                         net (fo=1, unplaced)         1.111     8.709    gcm_aes_instance/stage8/r_sblock[11]_i_43_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.833 r  gcm_aes_instance/stage8/r_sblock[11]_i_34/O
                         net (fo=1, unplaced)         0.449     9.282    gcm_aes_instance/stage8/r_sblock[11]_i_34_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[11]_i_24/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[11]_i_24_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[11]_i_14/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[11]_i_14_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[11]_i_7/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[11]_i_7_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[11]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[11]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[11]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[11]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[0]_i_52/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[0]_i_52_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[120]_i_55/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[120]_i_55_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[120]_i_41/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[120]_i_41_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[120]_i_33/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[120]_i_33_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[120]_i_28/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[120]_i_28_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[120]_i_19/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[120]_i_19_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[120]_i_6/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[120]_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[120]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[120]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[120]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[120]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[37]_i_33/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[37]_i_33_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[121]_i_54/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[121]_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[121]_i_40/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[121]_i_40_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[121]_i_31/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[121]_i_31_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[121]_i_22/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[121]_i_22_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[121]_i_11/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[121]_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[121]_i_3/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[121]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[121]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[121]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[121]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[121]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[46]_i_25/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[46]_i_25_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[122]_i_55/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[122]_i_55_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[122]_i_41/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[122]_i_41_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[122]_i_33/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[122]_i_33_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[122]_i_26/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[122]_i_26_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[122]_i_12/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[122]_i_12_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[122]_i_3/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[122]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[122]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[122]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[122]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[122]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[24]_i_35/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[24]_i_35_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[123]_i_54/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[123]_i_54_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[123]_i_39/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[123]_i_39_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[123]_i_29/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[123]_i_29_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[123]_i_21/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[123]_i_21_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[123]_i_10/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[123]_i_10_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[123]_i_3/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/Z292_in[4]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[123]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[123]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[123]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[123]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[21]_i_42/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[21]_i_42_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[124]_i_56/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[124]_i_56_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[124]_i_42/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[124]_i_42_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[124]_i_34/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[124]_i_34_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[124]_i_28/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[124]_i_28_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[124]_i_15/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[124]_i_15_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[124]_i_4/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[124]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[124]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[124]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[124]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[124]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[40]_i_26/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[40]_i_26_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[125]_i_56/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[125]_i_56_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[125]_i_42/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[125]_i_42_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[125]_i_34/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[125]_i_34_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[125]_i_27/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[125]_i_27_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[125]_i_14/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[125]_i_14_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[125]_i_5/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[125]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[125]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[125]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[125]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[125]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[36]_i_33/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[36]_i_33_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[127]_i_56/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[127]_i_56_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[127]_i_42/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[127]_i_42_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[127]_i_34/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[127]_i_34_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[127]_i_29/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[127]_i_29_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[127]_i_18/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[127]_i_18_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[127]_i_6/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[127]_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[127]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[127]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[127]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[127]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[104]_i_37/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[104]_i_37_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[12]_i_65/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[12]_i_65_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[12]_i_45/O
                         net (fo=1, unplaced)         1.111     8.709    gcm_aes_instance/stage8/r_sblock[12]_i_45_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.833 r  gcm_aes_instance/stage8/r_sblock[12]_i_35/O
                         net (fo=1, unplaced)         0.449     9.282    gcm_aes_instance/stage8/r_sblock[12]_i_35_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[12]_i_27/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[12]_i_27_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[12]_i_17/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[12]_i_17_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[12]_i_6/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[12]_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[12]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[12]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[12]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[12]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[81]_i_38/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[81]_i_38_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[13]_i_63/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[13]_i_63_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[13]_i_43/O
                         net (fo=1, unplaced)         1.111     8.709    gcm_aes_instance/stage8/r_sblock[13]_i_43_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.833 r  gcm_aes_instance/stage8/r_sblock[13]_i_32/O
                         net (fo=1, unplaced)         0.449     9.282    gcm_aes_instance/stage8/r_sblock[13]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[13]_i_21/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[13]_i_21_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[13]_i_12/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[13]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[13]_i_4/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[13]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[13]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[13]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[13]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[13]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[68]_i_43/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[68]_i_43_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[14]_i_67/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[14]_i_67_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[14]_i_45/O
                         net (fo=1, unplaced)         1.111     8.709    gcm_aes_instance/stage8/r_sblock[14]_i_45_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.833 r  gcm_aes_instance/stage8/r_sblock[14]_i_35/O
                         net (fo=1, unplaced)         0.449     9.282    gcm_aes_instance/stage8/r_sblock[14]_i_35_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[14]_i_25/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[14]_i_25_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[14]_i_11/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[14]_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[14]_i_4/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[14]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[14]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[14]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[14]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[14]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[58]_i_24/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[58]_i_24_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[16]_i_64/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[16]_i_64_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[16]_i_42/O
                         net (fo=1, unplaced)         1.111     8.709    gcm_aes_instance/stage8/r_sblock[16]_i_42_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.833 r  gcm_aes_instance/stage8/r_sblock[16]_i_31/O
                         net (fo=1, unplaced)         0.449     9.282    gcm_aes_instance/stage8/r_sblock[16]_i_31_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[16]_i_25/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[16]_i_25_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[16]_i_16/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[16]_i_16_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[16]_i_6/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[16]_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[16]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[16]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[16]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[16]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[21]_i_41/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[21]_i_41_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[17]_i_63/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[17]_i_63_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[17]_i_41/O
                         net (fo=1, unplaced)         1.111     8.709    gcm_aes_instance/stage8/r_sblock[17]_i_41_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.833 r  gcm_aes_instance/stage8/r_sblock[17]_i_29/O
                         net (fo=1, unplaced)         0.449     9.282    gcm_aes_instance/stage8/r_sblock[17]_i_29_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[17]_i_21/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[17]_i_21_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[17]_i_11/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[17]_i_11_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[17]_i_4/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[17]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[17]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[17]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[17]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[17]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[68]_i_43/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[68]_i_43_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[18]_i_65/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[18]_i_65_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[18]_i_44/O
                         net (fo=1, unplaced)         1.111     8.709    gcm_aes_instance/stage8/r_sblock[18]_i_44_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.833 r  gcm_aes_instance/stage8/r_sblock[18]_i_33/O
                         net (fo=1, unplaced)         0.449     9.282    gcm_aes_instance/stage8/r_sblock[18]_i_33_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[18]_i_26/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[18]_i_26_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[18]_i_17/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[18]_i_17_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[18]_i_6/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[18]_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[18]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[18]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[18]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[18]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[32]_i_34/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[32]_i_34_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[19]_i_65/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[19]_i_65_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[19]_i_43/O
                         net (fo=1, unplaced)         1.111     8.709    gcm_aes_instance/stage8/r_sblock[19]_i_43_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.833 r  gcm_aes_instance/stage8/r_sblock[19]_i_32/O
                         net (fo=1, unplaced)         0.449     9.282    gcm_aes_instance/stage8/r_sblock[19]_i_32_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[19]_i_25/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[19]_i_25_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[19]_i_16/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[19]_i_16_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[19]_i_5/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[19]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[19]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[19]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[19]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[19]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[104]_i_37/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[104]_i_37_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[20]_i_62/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[20]_i_62_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[20]_i_41/O
                         net (fo=1, unplaced)         1.111     8.709    gcm_aes_instance/stage8/r_sblock[20]_i_41_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.833 r  gcm_aes_instance/stage8/r_sblock[20]_i_29/O
                         net (fo=1, unplaced)         0.449     9.282    gcm_aes_instance/stage8/r_sblock[20]_i_29_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[20]_i_21/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[20]_i_21_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[20]_i_13/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[20]_i_13_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[20]_i_5/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[20]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[20]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[20]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[20]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[20]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[23]_i_28/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[23]_i_28_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[22]_i_62/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[22]_i_62_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[22]_i_45/O
                         net (fo=1, unplaced)         1.111     8.709    gcm_aes_instance/stage8/r_sblock[22]_i_45_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.833 r  gcm_aes_instance/stage8/r_sblock[22]_i_33/O
                         net (fo=1, unplaced)         0.449     9.282    gcm_aes_instance/stage8/r_sblock[22]_i_33_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[22]_i_24/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/Z223_in[105]
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[22]_i_18/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[22]_i_18_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[22]_i_6/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[22]_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[22]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[22]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[22]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[22]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[53]_i_40/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[53]_i_40_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[24]_i_61/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[24]_i_61_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[24]_i_47/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[24]_i_47_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[24]_i_37/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[24]_i_37_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[24]_i_25/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[24]_i_25_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[24]_i_12/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[24]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[24]_i_3/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[24]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[24]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[24]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[24]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[24]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[68]_i_36/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[68]_i_36_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[25]_i_58/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[25]_i_58_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[25]_i_44/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[25]_i_44_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[25]_i_36/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[25]_i_36_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[25]_i_26/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[25]_i_26_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[25]_i_12/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[25]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[25]_i_3/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[25]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[25]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[25]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[25]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[25]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[77]_i_26/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[77]_i_26_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[27]_i_59/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[27]_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[27]_i_45/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[27]_i_45_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[27]_i_34/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[27]_i_34_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[27]_i_22/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[27]_i_22_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[27]_i_12/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[27]_i_12_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[27]_i_5/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[27]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[27]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[27]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[27]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[27]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[0]_i_53/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[0]_i_53_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[28]_i_58/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[28]_i_58_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[28]_i_44/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[28]_i_44_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[28]_i_35/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[28]_i_35_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[28]_i_27/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[28]_i_27_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[28]_i_16/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[28]_i_16_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[28]_i_6/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[28]_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[28]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[28]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[28]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[28]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[43]_i_25/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[43]_i_25_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[2]_i_102/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[2]_i_102_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[2]_i_68/O
                         net (fo=1, unplaced)         1.111     8.709    gcm_aes_instance/stage8/r_sblock[2]_i_68_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     8.833 r  gcm_aes_instance/stage8/r_sblock[2]_i_58/O
                         net (fo=1, unplaced)         0.449     9.282    gcm_aes_instance/stage8/r_sblock[2]_i_58_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[2]_i_39/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[2]_i_39_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[2]_i_14/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[2]_i_14_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[2]_i_4/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[2]_i_4_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[2]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[2]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[2]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[2]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[24]_i_42/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[24]_i_42_n_0
                         LUT4 (Prop_lut4_I2_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[30]_i_60/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[30]_i_60_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[30]_i_46/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[30]_i_46_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[30]_i_37/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[30]_i_37_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[30]_i_28/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[30]_i_28_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[30]_i_14/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[30]_i_14_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[30]_i_5/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[30]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[30]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[30]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[30]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[30]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[81]_i_38/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[81]_i_38_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[31]_i_57/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[31]_i_57_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[31]_i_43/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[31]_i_43_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[31]_i_31/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[31]_i_31_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[31]_i_24/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[31]_i_24_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[31]_i_12/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[31]_i_12_n_0
                         LUT6 (Prop_lut6_I2_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[31]_i_3/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[31]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[31]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[31]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[31]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[31]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[35]_i_38/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[35]_i_38_n_0
                         LUT5 (Prop_lut5_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[32]_i_61/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[32]_i_61_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[32]_i_47/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[32]_i_47_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[32]_i_36/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[32]_i_36_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[32]_i_28/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[32]_i_28_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[32]_i_13/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[32]_i_13_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[32]_i_5/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/r_sblock[32]_i_5_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[32]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[32]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[32]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[32]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[35]_i_38/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[35]_i_38_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[36]_i_58/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[36]_i_58_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[36]_i_44/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[36]_i_44_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[36]_i_36/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[36]_i_36_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[36]_i_24/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[36]_i_24_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[36]_i_12/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[36]_i_12_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[36]_i_4/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/Z292_in[91]
                         LUT6 (Prop_lut6_I2_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[36]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[36]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[36]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[36]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage8/r_counter_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/r_sblock_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        12.711ns  (logic 6.813ns (53.599%)  route 5.898ns (46.401%))
  Logic Levels:           42  (CARRY4=32 LUT1=1 LUT3=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 8.739 - 11.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.584    -1.586    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_counter_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/stage8/r_counter_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/stage8/r_counter[125]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/stage8/r_counter[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/stage8/r_counter[123]_i_5_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/stage8/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/stage8/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.149 r  gcm_aes_instance/stage8/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.149    gcm_aes_instance/stage8/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.263 r  gcm_aes_instance/stage8/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.263    gcm_aes_instance/stage8/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.377 r  gcm_aes_instance/stage8/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.377    gcm_aes_instance/stage8/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.491 r  gcm_aes_instance/stage8/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.491    gcm_aes_instance/stage8/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.605 r  gcm_aes_instance/stage8/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.605    gcm_aes_instance/stage8/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.719 r  gcm_aes_instance/stage8/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.719    gcm_aes_instance/stage8/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.833 r  gcm_aes_instance/stage8/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.833    gcm_aes_instance/stage8/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.947 r  gcm_aes_instance/stage8/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     0.947    gcm_aes_instance/stage8/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.061 r  gcm_aes_instance/stage8/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.061    gcm_aes_instance/stage8/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.175 r  gcm_aes_instance/stage8/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.175    gcm_aes_instance/stage8/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.289 r  gcm_aes_instance/stage8/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.289    gcm_aes_instance/stage8/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.403 r  gcm_aes_instance/stage8/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.403    gcm_aes_instance/stage8/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.517 r  gcm_aes_instance/stage8/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.517    gcm_aes_instance/stage8/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.631 r  gcm_aes_instance/stage8/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.631    gcm_aes_instance/stage8/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.745 r  gcm_aes_instance/stage8/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.745    gcm_aes_instance/stage8/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.859 r  gcm_aes_instance/stage8/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.859    gcm_aes_instance/stage8/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.973 r  gcm_aes_instance/stage8/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     1.973    gcm_aes_instance/stage8/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.087 r  gcm_aes_instance/stage8/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.087    gcm_aes_instance/stage8/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.201 r  gcm_aes_instance/stage8/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.201    gcm_aes_instance/stage8/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.315 r  gcm_aes_instance/stage8/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.315    gcm_aes_instance/stage8/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.429 r  gcm_aes_instance/stage8/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.429    gcm_aes_instance/stage8/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.543 r  gcm_aes_instance/stage8/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.543    gcm_aes_instance/stage8/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.657 r  gcm_aes_instance/stage8/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.657    gcm_aes_instance/stage8/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.771 r  gcm_aes_instance/stage8/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.771    gcm_aes_instance/stage8/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.885 r  gcm_aes_instance/stage8/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.885    gcm_aes_instance/stage8/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.999 r  gcm_aes_instance/stage8/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     2.999    gcm_aes_instance/stage8/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.113 r  gcm_aes_instance/stage8/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    gcm_aes_instance/stage8/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.227 r  gcm_aes_instance/stage8/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.227    gcm_aes_instance/stage8/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.341 r  gcm_aes_instance/stage8/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.341    gcm_aes_instance/stage8/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.689 r  gcm_aes_instance/stage8/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.643     4.332    gcm_aes_instance/stage8/r_counter_reg[3]_i_2_n_6
                         LUT3 (Prop_lut3_I0_O)        0.332     4.664 r  gcm_aes_instance/stage8/r_sblock[5]_i_37/O
                         net (fo=1, unplaced)         0.000     4.664    gcm_aes_instance/stage8/r_sblock[5]_i_37_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.534     5.198 r  gcm_aes_instance/stage8/r_sblock_reg[5]_i_14/CO[3]
                         net (fo=128, unplaced)       1.024     6.222    gcm_aes_instance/stage8/w_auth_input1
                         LUT5 (Prop_lut5_I3_O)        0.124     6.346 r  gcm_aes_instance/stage8/r_sblock[30]_i_35/O
                         net (fo=128, unplaced)       0.555     6.901    gcm_aes_instance/stage8/r_sblock[30]_i_35_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     7.025 r  gcm_aes_instance/stage8/r_sblock[38]_i_59/O
                         net (fo=1, unplaced)         0.449     7.474    gcm_aes_instance/stage8/r_sblock[38]_i_59_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     7.598 r  gcm_aes_instance/stage8/r_sblock[38]_i_45/O
                         net (fo=1, unplaced)         0.449     8.047    gcm_aes_instance/stage8/r_sblock[38]_i_45_n_0
                         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  gcm_aes_instance/stage8/r_sblock[38]_i_35/O
                         net (fo=1, unplaced)         1.111     9.282    gcm_aes_instance/stage8/r_sblock[38]_i_35_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     9.406 r  gcm_aes_instance/stage8/r_sblock[38]_i_26/O
                         net (fo=1, unplaced)         0.449     9.855    gcm_aes_instance/stage8/r_sblock[38]_i_26_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     9.979 r  gcm_aes_instance/stage8/r_sblock[38]_i_15/O
                         net (fo=1, unplaced)         0.449    10.428    gcm_aes_instance/stage8/r_sblock[38]_i_15_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124    10.552 r  gcm_aes_instance/stage8/r_sblock[38]_i_5/O
                         net (fo=1, unplaced)         0.449    11.001    gcm_aes_instance/stage8/Z292_in[89]
                         LUT6 (Prop_lut6_I3_O)        0.124    11.125 r  gcm_aes_instance/stage8/r_sblock[38]_i_1/O
                         net (fo=1, unplaced)         0.000    11.125    gcm_aes_instance/stage8/fn_product_return[38]
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    12.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     7.449 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     8.209    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.091     8.300 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.439     8.739    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_sblock_reg[38]/C
                         clock pessimism              0.530     9.269    
                         clock uncertainty           -0.126     9.143    
                         FDRE (Setup_fdre_C_D)        0.029     9.172    gcm_aes_instance/stage8/r_sblock_reg[38]
  -------------------------------------------------------------------
                         required time                          9.172    
                         arrival time                         -11.125    
  -------------------------------------------------------------------
                         slack                                 -1.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage1/r_plain_text_reg[0]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/stage6/r_plain_text_reg[0]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage1/r_plain_text_reg[1]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/stage6/r_plain_text_reg[1]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage1/r_plain_text_reg[2]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/stage6/r_plain_text_reg[2]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage1/r_plain_text_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_plain_text_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage1/r_plain_text_reg[3]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/stage6/r_plain_text_reg[3]__0_0
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage3/r_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage7/r_new_instance_reg_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.334%)  route 0.177ns (55.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage3/r_new_instance_reg/Q
                         net (fo=57, unplaced)        0.177    -0.641    gcm_aes_instance/stage7/w_s3_new_instance
                         SRL16E                                       r  gcm_aes_instance/stage7/r_new_instance_reg_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage7/clk_out
                         SRL16E                                       r  gcm_aes_instance/stage7/r_new_instance_reg_srl4/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/stage7/r_new_instance_reg_srl4
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[11]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[11]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[8]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[8]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[8]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[11]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[15]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[15]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[12]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[12]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[12]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[15]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[3]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[3]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[0]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[0]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[0]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[3]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[7]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[7]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[4]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[4]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[4]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[7]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage3/r_cb_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage3/r_cb_reg[103]/Q
                         net (fo=2, unplaced)         0.130    -0.687    gcm_aes_instance/stage3/r_cb[103]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.642 r  gcm_aes_instance/stage3/r_cb[106]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.642    gcm_aes_instance/stage3/r_cb[106]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.579 r  gcm_aes_instance/stage3/r_cb_reg[106]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.579    gcm_aes_instance/stage3/stage2/w_cb0[24]
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[103]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/stage3/r_cb_reg[103]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage3/r_cb_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[107]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage3/r_cb_reg[107]/Q
                         net (fo=2, unplaced)         0.130    -0.687    gcm_aes_instance/stage3/r_cb[107]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.642 r  gcm_aes_instance/stage3/r_cb[110]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.642    gcm_aes_instance/stage3/r_cb[110]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.579 r  gcm_aes_instance/stage3/r_cb_reg[110]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.579    gcm_aes_instance/stage3/stage2/w_cb0[20]
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[107]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/stage3/r_cb_reg[107]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage3/r_cb_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage3/r_cb_reg[111]/Q
                         net (fo=2, unplaced)         0.130    -0.687    gcm_aes_instance/stage3/r_cb[111]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.642 r  gcm_aes_instance/stage3/r_cb[114]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.642    gcm_aes_instance/stage3/r_cb[114]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.579 r  gcm_aes_instance/stage3/r_cb_reg[114]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.579    gcm_aes_instance/stage3/stage2/w_cb0[16]
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[111]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/stage3/r_cb_reg[111]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage3/r_cb_reg[115]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[115]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage3/r_cb_reg[115]/Q
                         net (fo=2, unplaced)         0.130    -0.687    gcm_aes_instance/stage3/r_cb[115]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.642 r  gcm_aes_instance/stage3/r_cb[118]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.642    gcm_aes_instance/stage3/r_cb[118]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.579 r  gcm_aes_instance/stage3/r_cb_reg[118]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.579    gcm_aes_instance/stage3/stage2/w_cb0[12]
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[115]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/stage3/r_cb_reg[115]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage3/r_cb_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[119]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage3/r_cb_reg[119]/Q
                         net (fo=2, unplaced)         0.130    -0.687    gcm_aes_instance/stage3/r_cb[119]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.642 r  gcm_aes_instance/stage3/r_cb[122]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.642    gcm_aes_instance/stage3/r_cb[122]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.579 r  gcm_aes_instance/stage3/r_cb_reg[122]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.579    gcm_aes_instance/stage3/stage2/w_cb0[8]
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[119]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/stage3/r_cb_reg[119]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage3/r_cb_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[123]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage3/r_cb_reg[123]/Q
                         net (fo=2, unplaced)         0.130    -0.687    gcm_aes_instance/stage3/r_cb[123]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.642 r  gcm_aes_instance/stage3/r_cb[125]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.642    gcm_aes_instance/stage3/r_cb[125]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.579 r  gcm_aes_instance/stage3/r_cb_reg[125]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.579    gcm_aes_instance/stage3/stage2/w_cb0[4]
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[123]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/stage3/r_cb_reg[123]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage3/r_cb_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg[99]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.656%)  route 0.130ns (34.344%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[99]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage3/r_cb_reg[99]/Q
                         net (fo=2, unplaced)         0.130    -0.687    gcm_aes_instance/stage3/r_cb[99]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.642 r  gcm_aes_instance/stage3/r_cb[102]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.642    gcm_aes_instance/stage3/r_cb[102]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.579 r  gcm_aes_instance/stage3/r_cb_reg[102]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.579    gcm_aes_instance/stage3/stage2/w_cb0[28]
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[99]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/stage3/r_cb_reg[99]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[0]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[0]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[0]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[0]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[0]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[0]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[12]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[12]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[12]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[12]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[12]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[12]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[16]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[16]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[16]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[16]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[16]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[16]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[4]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[4]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[4]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[4]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[4]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[4]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.158%)  route 0.125ns (32.842%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[8]/Q
                         net (fo=1, unplaced)         0.125    -0.692    u/clkdiv_reg_n_0_[8]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[8]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[8]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.577 r  u/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.577    u/clkdiv_reg[8]_i_1_n_7
                         FDRE                                         r  u/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[8]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.577    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage8/r_encrypted_j0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/o_tag_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage8/r_encrypted_j0_reg[0]/Q
                         net (fo=1, unplaced)         0.131    -0.686    gcm_aes_instance/stage8/r_encrypted_j0[0]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.588 r  gcm_aes_instance/stage8/o_tag[0]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.588    gcm_aes_instance/stage8/o_tag0[127]
                         FDRE                                         r  gcm_aes_instance/stage8/o_tag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/o_tag_reg[0]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage8/o_tag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage8/r_encrypted_j0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/o_tag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage8/r_encrypted_j0_reg[1]/Q
                         net (fo=1, unplaced)         0.131    -0.686    gcm_aes_instance/stage8/r_encrypted_j0[1]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.588 r  gcm_aes_instance/stage8/o_tag[1]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.588    gcm_aes_instance/stage8/o_tag0[126]
                         FDRE                                         r  gcm_aes_instance/stage8/o_tag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/o_tag_reg[1]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage8/o_tag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage8/r_encrypted_j0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/o_tag_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage8/r_encrypted_j0_reg[2]/Q
                         net (fo=1, unplaced)         0.131    -0.686    gcm_aes_instance/stage8/r_encrypted_j0[2]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.588 r  gcm_aes_instance/stage8/o_tag[2]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.588    gcm_aes_instance/stage8/o_tag0[125]
                         FDRE                                         r  gcm_aes_instance/stage8/o_tag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/o_tag_reg[2]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage8/o_tag_reg[2]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage8/r_encrypted_j0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/o_tag_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage8/r_encrypted_j0_reg[3]/Q
                         net (fo=1, unplaced)         0.131    -0.686    gcm_aes_instance/stage8/r_encrypted_j0[3]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.588 r  gcm_aes_instance/stage8/o_tag[3]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.588    gcm_aes_instance/stage8/o_tag0[124]
                         FDRE                                         r  gcm_aes_instance/stage8/o_tag_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/o_tag_reg[3]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage8/o_tag_reg[3]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage8/r_encrypted_j0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/o_tag_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage8/r_encrypted_j0_reg[4]/Q
                         net (fo=1, unplaced)         0.131    -0.686    gcm_aes_instance/stage8/r_encrypted_j0[4]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.588 r  gcm_aes_instance/stage8/o_tag[4]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.588    gcm_aes_instance/stage8/o_tag0[123]
                         FDRE                                         r  gcm_aes_instance/stage8/o_tag_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/o_tag_reg[4]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage8/o_tag_reg[4]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage8/r_encrypted_j0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/o_tag_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage8/r_encrypted_j0_reg[5]/Q
                         net (fo=1, unplaced)         0.131    -0.686    gcm_aes_instance/stage8/r_encrypted_j0[5]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.588 r  gcm_aes_instance/stage8/o_tag[5]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.588    gcm_aes_instance/stage8/o_tag0[122]
                         FDRE                                         r  gcm_aes_instance/stage8/o_tag_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/o_tag_reg[5]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage8/o_tag_reg[5]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage8/r_encrypted_j0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/o_tag_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage8/r_encrypted_j0_reg[6]/Q
                         net (fo=1, unplaced)         0.131    -0.686    gcm_aes_instance/stage8/r_encrypted_j0[6]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.588 r  gcm_aes_instance/stage8/o_tag[6]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.588    gcm_aes_instance/stage8/o_tag0[121]
                         FDRE                                         r  gcm_aes_instance/stage8/o_tag_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/o_tag_reg[6]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage8/o_tag_reg[6]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage8/r_encrypted_j0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage8/o_tag_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.239ns (64.578%)  route 0.131ns (35.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/r_encrypted_j0_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage8/r_encrypted_j0_reg[7]/Q
                         net (fo=1, unplaced)         0.131    -0.686    gcm_aes_instance/stage8/r_encrypted_j0[7]
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.588 r  gcm_aes_instance/stage8/o_tag[7]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.588    gcm_aes_instance/stage8/o_tag0[120]
                         FDRE                                         r  gcm_aes_instance/stage8/o_tag_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage8/clk_out
                         FDRE                                         r  gcm_aes_instance/stage8/o_tag_reg[7]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage8/o_tag_reg[7]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage3/r_cb_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.351%)  route 0.130ns (33.649%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[102]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage3/r_cb_reg[102]/Q
                         net (fo=2, unplaced)         0.130    -0.688    gcm_aes_instance/stage3/r_cb[102]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.643 r  gcm_aes_instance/stage3/r_cb[102]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.643    gcm_aes_instance/stage3/r_cb[102]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.573 r  gcm_aes_instance/stage3/r_cb_reg[102]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.573    gcm_aes_instance/stage3/stage2/w_cb0[25]
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[102]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/stage3/r_cb_reg[102]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage3/r_cb_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.351%)  route 0.130ns (33.649%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[106]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage3/r_cb_reg[106]/Q
                         net (fo=2, unplaced)         0.130    -0.688    gcm_aes_instance/stage3/r_cb[106]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.643 r  gcm_aes_instance/stage3/r_cb[106]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.643    gcm_aes_instance/stage3/r_cb[106]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.573 r  gcm_aes_instance/stage3/r_cb_reg[106]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.573    gcm_aes_instance/stage3/stage2/w_cb0[21]
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[106]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/stage3/r_cb_reg[106]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage3/r_cb_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.351%)  route 0.130ns (33.649%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[110]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage3/r_cb_reg[110]/Q
                         net (fo=2, unplaced)         0.130    -0.688    gcm_aes_instance/stage3/r_cb[110]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.643 r  gcm_aes_instance/stage3/r_cb[110]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.643    gcm_aes_instance/stage3/r_cb[110]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.573 r  gcm_aes_instance/stage3/r_cb_reg[110]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.573    gcm_aes_instance/stage3/stage2/w_cb0[17]
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[110]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/stage3/r_cb_reg[110]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage3/r_cb_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.351%)  route 0.130ns (33.649%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[114]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage3/r_cb_reg[114]/Q
                         net (fo=2, unplaced)         0.130    -0.688    gcm_aes_instance/stage3/r_cb[114]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.643 r  gcm_aes_instance/stage3/r_cb[114]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.643    gcm_aes_instance/stage3/r_cb[114]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.573 r  gcm_aes_instance/stage3/r_cb_reg[114]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.573    gcm_aes_instance/stage3/stage2/w_cb0[13]
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[114]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/stage3/r_cb_reg[114]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage3/r_cb_reg[118]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.351%)  route 0.130ns (33.649%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[118]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage3/r_cb_reg[118]/Q
                         net (fo=2, unplaced)         0.130    -0.688    gcm_aes_instance/stage3/r_cb[118]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.643 r  gcm_aes_instance/stage3/r_cb[118]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.643    gcm_aes_instance/stage3/r_cb[118]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.573 r  gcm_aes_instance/stage3/r_cb_reg[118]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.573    gcm_aes_instance/stage3/stage2/w_cb0[9]
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[118]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/stage3/r_cb_reg[118]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage3/r_cb_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.351%)  route 0.130ns (33.649%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[122]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage3/r_cb_reg[122]/Q
                         net (fo=2, unplaced)         0.130    -0.688    gcm_aes_instance/stage3/r_cb[122]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.643 r  gcm_aes_instance/stage3/r_cb[122]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.643    gcm_aes_instance/stage3/r_cb[122]_i_5_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.573 r  gcm_aes_instance/stage3/r_cb_reg[122]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.573    gcm_aes_instance/stage3/stage2/w_cb0[5]
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[122]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/stage3/r_cb_reg[122]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage3/r_cb_reg[98]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.256ns (66.351%)  route 0.130ns (33.649%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[98]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/stage3/r_cb_reg[98]/Q
                         net (fo=2, unplaced)         0.130    -0.688    gcm_aes_instance/stage3/r_cb[98]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.643 r  gcm_aes_instance/stage3/r_cb[98]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.643    gcm_aes_instance/stage3/r_cb[98]_i_4_n_0
                         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.573 r  gcm_aes_instance/stage3/r_cb_reg[98]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    -0.573    gcm_aes_instance/stage3/stage2/w_cb0[29]
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[98]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    gcm_aes_instance/stage3/r_cb_reg[98]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.573    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gcm_aes_instance/stage3/r_cb_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.281%)  route 0.139ns (36.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  gcm_aes_instance/stage3/r_cb_reg[127]/Q
                         net (fo=3, unplaced)         0.139    -0.679    gcm_aes_instance/stage3/r_cb[127]
                         LUT1 (Prop_lut1_I0_O)        0.098    -0.581 r  gcm_aes_instance/stage3/r_cb[127]_i_1/O
                         net (fo=1, unplaced)         0.000    -0.581    gcm_aes_instance/stage3/stage2/w_cb0__0[0]
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage3/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3/r_cb_reg[127]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage3/r_cb_reg[127]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.249ns (63.537%)  route 0.143ns (36.463%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.143    -0.675    u/s[1]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.630 r  u/clkdiv[16]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.630    u/clkdiv[16]_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.567 r  u/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.567    u/clkdiv_reg[16]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[19]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.567    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[13]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[13]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[12]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[12]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[12]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[13]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[17]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[17]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[16]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[16]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[16]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[17]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[1]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[1]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[0]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[0]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[0]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[1]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[5]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[5]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[4]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[4]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[4]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[5]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.251ns (63.451%)  route 0.145ns (36.549%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[9]/Q
                         net (fo=1, unplaced)         0.145    -0.673    u/clkdiv_reg_n_0_[9]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.628 r  u/clkdiv[8]_i_4/O
                         net (fo=1, unplaced)         0.000    -0.628    u/clkdiv[8]_i_4_n_0
                         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.563 r  u/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[8]_i_1_n_6
                         FDRE                                         r  u/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[9]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[10]/Q
                         net (fo=1, unplaced)         0.144    -0.674    u/clkdiv_reg_n_0_[10]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.629 r  u/clkdiv[8]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.629    u/clkdiv[8]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.563 r  u/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[8]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[10]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[14]/Q
                         net (fo=1, unplaced)         0.144    -0.674    u/clkdiv_reg_n_0_[14]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.629 r  u/clkdiv[12]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.629    u/clkdiv[12]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.563 r  u/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[12]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[14]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[2]/Q
                         net (fo=1, unplaced)         0.144    -0.674    u/clkdiv_reg_n_0_[2]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.629 r  u/clkdiv[0]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.629    u/clkdiv[0]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.563 r  u/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[0]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[2]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.252ns (63.678%)  route 0.144ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[6]/Q
                         net (fo=1, unplaced)         0.144    -0.674    u/clkdiv_reg_n_0_[6]
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.629 r  u/clkdiv[4]_i_3/O
                         net (fo=1, unplaced)         0.000    -0.629    u/clkdiv[4]_i_3_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.563 r  u/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    -0.563    u/clkdiv_reg[4]_i_1_n_5
                         FDRE                                         r  u/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    u/clk_out
                         FDRE                                         r  u/clkdiv_reg[6]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[961]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1121]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.239ns (62.308%)  route 0.145ns (37.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[961]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[961]/Q
                         net (fo=6, unplaced)         0.145    -0.673    gcm_aes_instance/keyexpan4/r_key_schedule[126]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.575 r  gcm_aes_instance/keyexpan4/r_key_schedule[1121]_i_1/O
                         net (fo=17, unplaced)        0.000    -0.575    gcm_aes_instance/stage6/r_key_schedule_reg[993]_0
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1121]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1121]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1121]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[969]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1129]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.239ns (62.308%)  route 0.145ns (37.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[969]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[969]/Q
                         net (fo=6, unplaced)         0.145    -0.673    gcm_aes_instance/keyexpan4/r_key_schedule[118]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.575 r  gcm_aes_instance/keyexpan4/r_key_schedule[1129]_i_1/O
                         net (fo=17, unplaced)        0.000    -0.575    gcm_aes_instance/stage6/p_0_in[2]
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1129]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1129]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1129]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keyexpan4/r_key_schedule_reg[977]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            gcm_aes_instance/stage6/r_key_schedule_reg[1137]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.239ns (62.308%)  route 0.145ns (37.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.114    -0.959    gcm_aes_instance/keyexpan4/clk_out
                         FDRE                                         r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[977]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/keyexpan4/r_key_schedule_reg[977]/Q
                         net (fo=6, unplaced)         0.145    -0.673    gcm_aes_instance/keyexpan4/r_key_schedule[110]
                         LUT3 (Prop_lut3_I2_O)        0.098    -0.575 r  gcm_aes_instance/keyexpan4/r_key_schedule[1137]_i_1/O
                         net (fo=17, unplaced)        0.000    -0.575    gcm_aes_instance/stage6/r_key_schedule_reg[1009]_0
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1137]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=3506, unplaced)      0.259    -1.094    gcm_aes_instance/stage6/clk_out
                         FDRE                                         r  gcm_aes_instance/stage6/r_key_schedule_reg[1137]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.091    -0.723    gcm_aes_instance/stage6/r_key_schedule_reg[1137]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage6/sel__17/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage6/sel__17/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage7/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage7/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage6/sel__18/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage6/sel__18/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage7/sel__1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage7/sel__1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage5/sel__14/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage5/sel__14/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage6/sel__19/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage6/sel__19/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage7/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage7/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage4/sel__16/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage4/sel__16/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage7/sel__3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage7/sel__3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage5/sel__15/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage5/sel__15/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage7/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage7/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage6/sel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage6/sel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage7/sel__5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage7/sel__5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage7/sel__6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage7/sel__6/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage3/sel__5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage3/sel__5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage5/sel__16/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage5/sel__16/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage4/sel__18/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage4/sel__18/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage6/sel__3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage6/sel__3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage5/sel__17/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage5/sel__17/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage3/sel__7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage3/sel__7/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage6/sel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage6/sel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage3/sel__9/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage3/sel__9/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage5/sel__18/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage5/sel__18/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage4/sel__20/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage4/sel__20/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage6/sel__5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.000      8.424                gcm_aes_instance/stage6/sel__5/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.000      202.360              clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage7/r_new_instance_reg_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage7/r_new_instance_reg_srl4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/r_cipher_text_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/r_cipher_text_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/r_cipher_text_reg[100]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/r_cipher_text_reg[100]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/r_cipher_text_reg[101]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/r_cipher_text_reg[101]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/r_cipher_text_reg[102]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/r_cipher_text_reg[102]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage6/r_plain_text_reg[0]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage6/r_plain_text_reg[1]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage6/r_plain_text_reg[2]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage6/r_plain_text_reg[3]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage7/r_new_instance_reg_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.500       4.520                gcm_aes_instance/stage7/r_new_instance_reg_srl4/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_cipher_text_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/o_tag_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/r_cipher_text_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/r_cipher_text_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/r_cipher_text_reg[100]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/r_cipher_text_reg[100]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/r_cipher_text_reg[101]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/r_cipher_text_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/r_cipher_text_reg[102]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000                gcm_aes_instance/stage8/r_cipher_text_reg[102]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845               clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751               clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360              clk_gen_instance/mmcm_adv_inst/CLKFBOUT



