<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_dmac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">instance_dmac.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="instance__dmac_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3XA_DMAC_INSTANCE_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3XA_DMAC_INSTANCE_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ========== Register definition for DMAC peripheral ========== */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define REG_DMAC_GCFG            (0x400C4000U) </span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define REG_DMAC_EN              (0x400C4004U) </span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define REG_DMAC_SREQ            (0x400C4008U) </span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define REG_DMAC_CREQ            (0x400C400CU) </span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define REG_DMAC_LAST            (0x400C4010U) </span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define REG_DMAC_EBCIER          (0x400C4018U) </span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define REG_DMAC_EBCIDR          (0x400C401CU) </span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define REG_DMAC_EBCIMR          (0x400C4020U) </span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define REG_DMAC_EBCISR          (0x400C4024U) </span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define REG_DMAC_CHER            (0x400C4028U) </span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define REG_DMAC_CHDR            (0x400C402CU) </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define REG_DMAC_CHSR            (0x400C4030U) </span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define REG_DMAC_SADDR0          (0x400C403CU) </span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define REG_DMAC_DADDR0          (0x400C4040U) </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define REG_DMAC_DSCR0           (0x400C4044U) </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLA0          (0x400C4048U) </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLB0          (0x400C404CU) </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define REG_DMAC_CFG0            (0x400C4050U) </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define REG_DMAC_SADDR1          (0x400C4064U) </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define REG_DMAC_DADDR1          (0x400C4068U) </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define REG_DMAC_DSCR1           (0x400C406CU) </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLA1          (0x400C4070U) </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLB1          (0x400C4074U) </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define REG_DMAC_CFG1            (0x400C4078U) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define REG_DMAC_SADDR2          (0x400C408CU) </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define REG_DMAC_DADDR2          (0x400C4090U) </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define REG_DMAC_DSCR2           (0x400C4094U) </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLA2          (0x400C4098U) </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLB2          (0x400C409CU) </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define REG_DMAC_CFG2            (0x400C40A0U) </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define REG_DMAC_SADDR3          (0x400C40B4U) </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define REG_DMAC_DADDR3          (0x400C40B8U) </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define REG_DMAC_DSCR3           (0x400C40BCU) </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLA3          (0x400C40C0U) </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLB3          (0x400C40C4U) </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define REG_DMAC_CFG3            (0x400C40C8U) </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define REG_DMAC_SADDR4          (0x400C40DCU) </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define REG_DMAC_DADDR4          (0x400C40E0U) </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define REG_DMAC_DSCR4           (0x400C40E4U) </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLA4          (0x400C40E8U) </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLB4          (0x400C40ECU) </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define REG_DMAC_CFG4            (0x400C40F0U) </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define REG_DMAC_SADDR5          (0x400C4104U) </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define REG_DMAC_DADDR5          (0x400C4108U) </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define REG_DMAC_DSCR5           (0x400C410CU) </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLA5          (0x400C4110U) </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLB5          (0x400C4114U) </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define REG_DMAC_CFG5            (0x400C4118U) </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define REG_DMAC_WPMR            (0x400C41E4U) </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define REG_DMAC_WPSR            (0x400C41E8U) </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#aa89404ca34eeb919881fffcc64ebc5ec">   90</a></span>&#160;<span class="preprocessor">#define REG_DMAC_GCFG   (*(RwReg*)0x400C4000U) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a42425d56a6f45c70b9c98aa8620c1452">   91</a></span>&#160;<span class="preprocessor">#define REG_DMAC_EN     (*(RwReg*)0x400C4004U) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a913f6e7edf0148cc98620fbdbb52efe9">   92</a></span>&#160;<span class="preprocessor">#define REG_DMAC_SREQ   (*(RwReg*)0x400C4008U) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a01c95b0c99fd5b0b0ff1c85deaaded27">   93</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CREQ   (*(RwReg*)0x400C400CU) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#abcc16a6594e3c4ec200cad4b2e2c6bb1">   94</a></span>&#160;<span class="preprocessor">#define REG_DMAC_LAST   (*(RwReg*)0x400C4010U) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#afa30fe323d8e464e323b6682e93838a1">   95</a></span>&#160;<span class="preprocessor">#define REG_DMAC_EBCIER (*(WoReg*)0x400C4018U) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#ac469b42776adccd221e9a52382f6127f">   96</a></span>&#160;<span class="preprocessor">#define REG_DMAC_EBCIDR (*(WoReg*)0x400C401CU) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a4ab882ed4036b5738920d780ebf5af0c">   97</a></span>&#160;<span class="preprocessor">#define REG_DMAC_EBCIMR (*(RoReg*)0x400C4020U) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a492c3ed9cdd6b55a4b165fd00a16e0f4">   98</a></span>&#160;<span class="preprocessor">#define REG_DMAC_EBCISR (*(RoReg*)0x400C4024U) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#ad6e8e4f4178ab157fe211d8881bac085">   99</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CHER   (*(WoReg*)0x400C4028U) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a3f7ea5650af61b49340947a14cd18916">  100</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CHDR   (*(WoReg*)0x400C402CU) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a7c8144770f8a81586b66e7c2790325a1">  101</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CHSR   (*(RoReg*)0x400C4030U) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a11f891603b31d9aff8656ae19bc83a29">  102</a></span>&#160;<span class="preprocessor">#define REG_DMAC_SADDR0 (*(RwReg*)0x400C403CU) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#acd3bbd90b318b7a960544912b6d23a19">  103</a></span>&#160;<span class="preprocessor">#define REG_DMAC_DADDR0 (*(RwReg*)0x400C4040U) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#ad0fc30d84ae35c25b99b94847e21633d">  104</a></span>&#160;<span class="preprocessor">#define REG_DMAC_DSCR0  (*(RwReg*)0x400C4044U) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a8745795499a5191ee2392149c3c3397c">  105</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLA0 (*(RwReg*)0x400C4048U) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#ad43cd19c66537388431ebf35db7e05d5">  106</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLB0 (*(RwReg*)0x400C404CU) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a48bd20306d7986649924b9907698def0">  107</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CFG0   (*(RwReg*)0x400C4050U) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a3a807c5b4c02356e23647ce528157511">  108</a></span>&#160;<span class="preprocessor">#define REG_DMAC_SADDR1 (*(RwReg*)0x400C4064U) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a6ea402ae30a45565a1a1eb3fe791c016">  109</a></span>&#160;<span class="preprocessor">#define REG_DMAC_DADDR1 (*(RwReg*)0x400C4068U) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a5a060cb65b341efa9552df100040ae0f">  110</a></span>&#160;<span class="preprocessor">#define REG_DMAC_DSCR1  (*(RwReg*)0x400C406CU) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a0a66368dbbe5a75bdc26b7ac7622360a">  111</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLA1 (*(RwReg*)0x400C4070U) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#ac111eaa2bbe2e8b0e360c858c0859dc3">  112</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLB1 (*(RwReg*)0x400C4074U) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#ae2571bfd15943d60dd0cf8204bdb640d">  113</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CFG1   (*(RwReg*)0x400C4078U) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a400780680eae2b32d7a8e737aa902e19">  114</a></span>&#160;<span class="preprocessor">#define REG_DMAC_SADDR2 (*(RwReg*)0x400C408CU) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a6c552ef46d6611010face6420132897c">  115</a></span>&#160;<span class="preprocessor">#define REG_DMAC_DADDR2 (*(RwReg*)0x400C4090U) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a22d7c051e8832d8a6e727f794bdc939f">  116</a></span>&#160;<span class="preprocessor">#define REG_DMAC_DSCR2  (*(RwReg*)0x400C4094U) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#ac6e7b2151033411b0d650e6584a1ab13">  117</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLA2 (*(RwReg*)0x400C4098U) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#aa13781eb18a08c648d95d15224040e1c">  118</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLB2 (*(RwReg*)0x400C409CU) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#ad66a1cfde8f8f8d897fba7f5e79c4a95">  119</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CFG2   (*(RwReg*)0x400C40A0U) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a346f5f17e6da463421784c55731d3673">  120</a></span>&#160;<span class="preprocessor">#define REG_DMAC_SADDR3 (*(RwReg*)0x400C40B4U) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a2ea97cb26aa217b34d605263af7b480d">  121</a></span>&#160;<span class="preprocessor">#define REG_DMAC_DADDR3 (*(RwReg*)0x400C40B8U) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a296951b12a4770494a062ad03cdedf8e">  122</a></span>&#160;<span class="preprocessor">#define REG_DMAC_DSCR3  (*(RwReg*)0x400C40BCU) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a1aa5e6140b5fe7cddb33e2ba22f1dcec">  123</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLA3 (*(RwReg*)0x400C40C0U) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a372bb97735e8a1ac4108ab8366314d1a">  124</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLB3 (*(RwReg*)0x400C40C4U) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#ae1a1c6692dab1aab5df573fad8b8447e">  125</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CFG3   (*(RwReg*)0x400C40C8U) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a7cf0e4c5aec24a5c28c5b274be2bcb45">  126</a></span>&#160;<span class="preprocessor">#define REG_DMAC_SADDR4 (*(RwReg*)0x400C40DCU) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a4594a6bfdc9a34e29aee3509d9417d83">  127</a></span>&#160;<span class="preprocessor">#define REG_DMAC_DADDR4 (*(RwReg*)0x400C40E0U) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#acba84b6d33633e20636353c6accb9ad0">  128</a></span>&#160;<span class="preprocessor">#define REG_DMAC_DSCR4  (*(RwReg*)0x400C40E4U) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a7286f566f185cef406b1492466454d16">  129</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLA4 (*(RwReg*)0x400C40E8U) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a3b96b3e3cc61d1b8e6c2d171707cb740">  130</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLB4 (*(RwReg*)0x400C40ECU) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#ab3f95e298097372cce8085d8b8adc093">  131</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CFG4   (*(RwReg*)0x400C40F0U) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a3d8cee504d37483f78bde678a932d588">  132</a></span>&#160;<span class="preprocessor">#define REG_DMAC_SADDR5 (*(RwReg*)0x400C4104U) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#acdb6bbbc4682bc270288f1942e7fcc4f">  133</a></span>&#160;<span class="preprocessor">#define REG_DMAC_DADDR5 (*(RwReg*)0x400C4108U) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a02546d6546066c65e7e7369aadefb1db">  134</a></span>&#160;<span class="preprocessor">#define REG_DMAC_DSCR5  (*(RwReg*)0x400C410CU) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#af4916db2c1ae61500b4c40bd669d7ea7">  135</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLA5 (*(RwReg*)0x400C4110U) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#af0e66f450880a29ecb1847b4bee7cfe8">  136</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CTRLB5 (*(RwReg*)0x400C4114U) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#ae49f34a304b3a4b0b4ce70f660f18cdd">  137</a></span>&#160;<span class="preprocessor">#define REG_DMAC_CFG5   (*(RwReg*)0x400C4118U) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#acc175b4da06461fedc8aa2b254401261">  138</a></span>&#160;<span class="preprocessor">#define REG_DMAC_WPMR   (*(RwReg*)0x400C41E4U) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="instance__dmac_8h.html#a279dca32a15ede64f96086a6bdb35f3d">  139</a></span>&#160;<span class="preprocessor">#define REG_DMAC_WPSR   (*(RoReg*)0x400C41E8U) </span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;}</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_DMAC_INSTANCE_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
