// Seed: 1528183361
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
  wire id_7;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    input supply1 id_3
);
  id_5(
      .id_0(1'd0), .id_1(1'b0), .id_2(id_2), .id_3(id_0)
  );
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  wire id_7;
endmodule
