[2025-09-18 02:31:58] START suite=qualcomm_srv trace=srv595_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv595_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2639456 heartbeat IPC: 3.789 cumulative IPC: 3.789 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5053414 heartbeat IPC: 4.143 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5053414 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5053414 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14243678 heartbeat IPC: 1.088 cumulative IPC: 1.088 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 23342563 heartbeat IPC: 1.099 cumulative IPC: 1.094 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 32504914 heartbeat IPC: 1.091 cumulative IPC: 1.093 (Simulation time: 00 hr 04 min 48 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 41567520 heartbeat IPC: 1.103 cumulative IPC: 1.095 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 50712143 heartbeat IPC: 1.094 cumulative IPC: 1.095 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 59783855 heartbeat IPC: 1.102 cumulative IPC: 1.096 (Simulation time: 00 hr 08 min 15 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 68886198 heartbeat IPC: 1.099 cumulative IPC: 1.097 (Simulation time: 00 hr 09 min 20 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 78013805 heartbeat IPC: 1.096 cumulative IPC: 1.096 (Simulation time: 00 hr 10 min 30 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv595_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000020 cycles: 86931777 heartbeat IPC: 1.121 cumulative IPC: 1.099 (Simulation time: 00 hr 11 min 39 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 91017121 cumulative IPC: 1.099 (Simulation time: 00 hr 12 min 48 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 91017121 cumulative IPC: 1.099 (Simulation time: 00 hr 12 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv595_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.099 instructions: 100000000 cycles: 91017121
CPU 0 Branch Prediction Accuracy: 91% MPKI: 15.85 Average ROB Occupancy at Mispredict: 25.85
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3789
BRANCH_INDIRECT: 0.4143
BRANCH_CONDITIONAL: 12.93
BRANCH_DIRECT_CALL: 0.9135
BRANCH_INDIRECT_CALL: 0.5971
BRANCH_RETURN: 0.6119


====Backend Stall Breakdown====
ROB_STALL: 130968
LQ_STALL: 0
SQ_STALL: 521997


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 143.51785
REPLAY_LOAD: 117.27848
NON_REPLAY_LOAD: 33.39189

== Total ==
ADDR_TRANS: 8037
REPLAY_LOAD: 9265
NON_REPLAY_LOAD: 113666

== Counts ==
ADDR_TRANS: 56
REPLAY_LOAD: 79
NON_REPLAY_LOAD: 3404

cpu0->cpu0_STLB TOTAL        ACCESS:    1843845 HIT:    1839702 MISS:       4143 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1843845 HIT:    1839702 MISS:       4143 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 253.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8549626 HIT:    7261731 MISS:    1287895 MSHR_MERGE:      63356
cpu0->cpu0_L2C LOAD         ACCESS:    6707239 HIT:    5712086 MISS:     995153 MSHR_MERGE:       9496
cpu0->cpu0_L2C RFO          ACCESS:     552580 HIT:     391482 MISS:     161098 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     291538 HIT:     187966 MISS:     103572 MSHR_MERGE:      53860
cpu0->cpu0_L2C WRITE        ACCESS:     990778 HIT:     969696 MISS:      21082 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7491 HIT:        501 MISS:       6990 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     239035 ISSUED:     192692 USEFUL:       9777 USELESS:      11848
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.84 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14879068 HIT:    7968727 MISS:    6910341 MSHR_MERGE:    1640058
cpu0->cpu0_L1I LOAD         ACCESS:   14879068 HIT:    7968727 MISS:    6910341 MSHR_MERGE:    1640058
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.36 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30969850 HIT:   27289974 MISS:    3679876 MSHR_MERGE:    1571814
cpu0->cpu0_L1D LOAD         ACCESS:   17149594 HIT:   15318111 MISS:    1831483 MSHR_MERGE:     394527
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     486254 HIT:     303298 MISS:     182956 MSHR_MERGE:      71922
cpu0->cpu0_L1D WRITE        ACCESS:   13325537 HIT:   11667681 MISS:    1657856 MSHR_MERGE:    1105275
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8465 HIT:        884 MISS:       7581 MSHR_MERGE:         90
cpu0->cpu0_L1D PREFETCH REQUESTED:     714439 ISSUED:     486254 USEFUL:      22958 USELESS:      43161
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.92 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12349524 HIT:   10460286 MISS:    1889238 MSHR_MERGE:     947125
cpu0->cpu0_ITLB LOAD         ACCESS:   12349524 HIT:   10460286 MISS:    1889238 MSHR_MERGE:     947125
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.093 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28945955 HIT:   27732421 MISS:    1213534 MSHR_MERGE:     311802
cpu0->cpu0_DTLB LOAD         ACCESS:   28945955 HIT:   27732421 MISS:    1213534 MSHR_MERGE:     311802
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.071 cycles
cpu0->LLC TOTAL        ACCESS:    1446217 HIT:    1382007 MISS:      64210 MSHR_MERGE:       2884
cpu0->LLC LOAD         ACCESS:     985657 HIT:     966685 MISS:      18972 MSHR_MERGE:        580
cpu0->LLC RFO          ACCESS:     161098 HIT:     133699 MISS:      27399 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      49711 HIT:      36270 MISS:      13441 MSHR_MERGE:       2304
cpu0->LLC WRITE        ACCESS:     242761 HIT:     242471 MISS:        290 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6990 HIT:       2882 MISS:       4108 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 119.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3694
  ROW_BUFFER_MISS:      57341
  AVG DBUS CONGESTED CYCLE: 3.502
Channel 0 WQ ROW_BUFFER_HIT:       1121
  ROW_BUFFER_MISS:      23106
  FULL:          0
Channel 0 REFRESHES ISSUED:       7584

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       506066       417223        96812         2556
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          155          409          302
  STLB miss resolved @ L2C                0          134          162          206           57
  STLB miss resolved @ LLC                0           91          241         1372          609
  STLB miss resolved @ MEM                0            4          269         2137         2302

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             161557        47144      1217081       170851          501
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           72           85           35
  STLB miss resolved @ L2C                0           40           58           26            2
  STLB miss resolved @ LLC                0           54          185          449           73
  STLB miss resolved @ MEM                0            1           64          231          116
[2025-09-18 02:44:47] END   suite=qualcomm_srv trace=srv595_ap (rc=0)
