Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Jun 14 13:35:58 2024
| Host         : DESKTOP-V11BSCF running 64-bit major release  (build 9200)
| Command      : report_methodology -file adder_methodology_drc_routed.rpt -rpx adder_methodology_drc_routed.rpx
| Design       : adder
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

