#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Apr 13 00:07:55 2019
# Process ID: 24002
# Current directory: /home/exbiks/BTP/Phase2/BTP/verilog_codes
# Command line: vivado
# Log file: /home/exbiks/BTP/Phase2/BTP/verilog_codes/vivado.log
# Journal file: /home/exbiks/BTP/Phase2/BTP/verilog_codes/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/exbiks/ProjectPunisher/ProjectPunisher.xpr
update_compile_order -fileset sources_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
launch_simulation
source top_module.tcl
add_force {/top_module/clock} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps
restart
run 10 us
run 10 us
close_sim
