
RidiciJednotka.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ce  00800100  00002aae  00002b42  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002aae  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000049e  008001ce  008001ce  00002c10  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002c10  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002c6c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003c8  00000000  00000000  00002cac  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003d58  00000000  00000000  00003074  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000121b  00000000  00000000  00006dcc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001543  00000000  00000000  00007fe7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000a18  00000000  00000000  0000952c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000e06  00000000  00000000  00009f44  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000025b4  00000000  00000000  0000ad4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000340  00000000  00000000  0000d2fe  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 ca 00 	jmp	0x194	; 0x194 <__ctors_end>
       4:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
       8:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
       c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      10:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      14:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      18:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      1c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      20:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      24:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      28:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      2c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      30:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      34:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      38:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      3c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      40:	0c 94 62 0b 	jmp	0x16c4	; 0x16c4 <__vector_16>
      44:	0c 94 71 0b 	jmp	0x16e2	; 0x16e2 <__vector_17>
      48:	0c 94 80 0b 	jmp	0x1700	; 0x1700 <__vector_18>
      4c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      50:	0c 94 73 07 	jmp	0xee6	; 0xee6 <__vector_20>
      54:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      58:	0c 94 a3 07 	jmp	0xf46	; 0xf46 <__vector_22>
      5c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      60:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      64:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      68:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      6c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      70:	0c 94 68 09 	jmp	0x12d0	; 0x12d0 <__vector_28>
      74:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      78:	0c 94 98 09 	jmp	0x1330	; 0x1330 <__vector_30>
      7c:	33 0b       	sbc	r19, r19
      7e:	37 0b       	sbc	r19, r23
      80:	3b 0b       	sbc	r19, r27
      82:	3f 0b       	sbc	r19, r31
      84:	43 0b       	sbc	r20, r19
      86:	47 0b       	sbc	r20, r23
      88:	4b 0b       	sbc	r20, r27
      8a:	4f 0b       	sbc	r20, r31
      8c:	53 0b       	sbc	r21, r19
      8e:	57 0b       	sbc	r21, r23
      90:	5b 0b       	sbc	r21, r27

00000092 <__trampolines_end>:
      92:	6e 61       	ori	r22, 0x1E	; 30
      94:	6e 00       	.word	0x006e	; ????

00000096 <__c.2177>:
      96:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      a6:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      b6:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      c6:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      d6:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      e6:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      f6:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     106:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     116:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     126:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     136:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     146:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     156:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     166:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     176:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     186:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000194 <__ctors_end>:
     194:	11 24       	eor	r1, r1
     196:	1f be       	out	0x3f, r1	; 63
     198:	cf ef       	ldi	r28, 0xFF	; 255
     19a:	d0 e1       	ldi	r29, 0x10	; 16
     19c:	de bf       	out	0x3e, r29	; 62
     19e:	cd bf       	out	0x3d, r28	; 61

000001a0 <__do_copy_data>:
     1a0:	11 e0       	ldi	r17, 0x01	; 1
     1a2:	a0 e0       	ldi	r26, 0x00	; 0
     1a4:	b1 e0       	ldi	r27, 0x01	; 1
     1a6:	ee ea       	ldi	r30, 0xAE	; 174
     1a8:	fa e2       	ldi	r31, 0x2A	; 42
     1aa:	02 c0       	rjmp	.+4      	; 0x1b0 <__do_copy_data+0x10>
     1ac:	05 90       	lpm	r0, Z+
     1ae:	0d 92       	st	X+, r0
     1b0:	ae 3c       	cpi	r26, 0xCE	; 206
     1b2:	b1 07       	cpc	r27, r17
     1b4:	d9 f7       	brne	.-10     	; 0x1ac <__do_copy_data+0xc>

000001b6 <__do_clear_bss>:
     1b6:	26 e0       	ldi	r18, 0x06	; 6
     1b8:	ae ec       	ldi	r26, 0xCE	; 206
     1ba:	b1 e0       	ldi	r27, 0x01	; 1
     1bc:	01 c0       	rjmp	.+2      	; 0x1c0 <.do_clear_bss_start>

000001be <.do_clear_bss_loop>:
     1be:	1d 92       	st	X+, r1

000001c0 <.do_clear_bss_start>:
     1c0:	ac 36       	cpi	r26, 0x6C	; 108
     1c2:	b2 07       	cpc	r27, r18
     1c4:	e1 f7       	brne	.-8      	; 0x1be <.do_clear_bss_loop>
     1c6:	0e 94 cb 0b 	call	0x1796	; 0x1796 <main>
     1ca:	0c 94 55 15 	jmp	0x2aaa	; 0x2aaa <_exit>

000001ce <__bad_interrupt>:
     1ce:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001d2 <adc_init>:

word adc_data;

void adc_init(void)
{
  ADCSRA = BV(ADEN) | 7; // clk / 128
     1d2:	87 e8       	ldi	r24, 0x87	; 135
     1d4:	80 93 7a 00 	sts	0x007A, r24
  ADCSRB = 0;
     1d8:	10 92 7b 00 	sts	0x007B, r1
  DIDR0 = 0xFF; // all pin C is analog
     1dc:	8f ef       	ldi	r24, 0xFF	; 255
     1de:	80 93 7e 00 	sts	0x007E, r24
  ADMUX  = 0;
     1e2:	10 92 7c 00 	sts	0x007C, r1
  adc_data = 0;
     1e6:	10 92 f4 01 	sts	0x01F4, r1
     1ea:	10 92 f3 01 	sts	0x01F3, r1
     1ee:	08 95       	ret

000001f0 <adc_read>:
}

uint16_t adc_read (uint8_t channel)
{

  ADMUX = (channel & 7);
     1f0:	87 70       	andi	r24, 0x07	; 7
     1f2:	80 93 7c 00 	sts	0x007C, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     1f6:	86 ef       	ldi	r24, 0xF6	; 246
     1f8:	8a 95       	dec	r24
     1fa:	f1 f7       	brne	.-4      	; 0x1f8 <adc_read+0x8>
  _delay_us(50);
  ADCSRA |= BV(ADSC);
     1fc:	ea e7       	ldi	r30, 0x7A	; 122
     1fe:	f0 e0       	ldi	r31, 0x00	; 0
     200:	80 81       	ld	r24, Z
     202:	80 64       	ori	r24, 0x40	; 64
     204:	80 83       	st	Z, r24

  while ((ADCSRA & BV(ADSC)) > 0 );
     206:	80 81       	ld	r24, Z
     208:	86 fd       	sbrc	r24, 6
     20a:	fd cf       	rjmp	.-6      	; 0x206 <adc_read+0x16>

  return (ADC);
     20c:	80 91 78 00 	lds	r24, 0x0078
     210:	90 91 79 00 	lds	r25, 0x0079
}
     214:	08 95       	ret

00000216 <therm_Reset>:


byte therm_Reset()
{
	byte i;
	THERM_OUTPUT(); // set pin as output
     216:	3a 9a       	sbi	0x07, 2	; 7
	THERM_LOW(); // pull pin low for 480uS
     218:	42 98       	cbi	0x08, 2	; 8
     21a:	89 ee       	ldi	r24, 0xE9	; 233
     21c:	96 e0       	ldi	r25, 0x06	; 6
     21e:	01 97       	sbiw	r24, 0x01	; 1
     220:	f1 f7       	brne	.-4      	; 0x21e <therm_Reset+0x8>
     222:	00 00       	nop
	_delay_us(480);
	THERM_INPUT(); // set pin as input
     224:	3a 98       	cbi	0x07, 2	; 7
     226:	ed ed       	ldi	r30, 0xDD	; 221
     228:	f0 e0       	ldi	r31, 0x00	; 0
     22a:	31 97       	sbiw	r30, 0x01	; 1
     22c:	f1 f7       	brne	.-4      	; 0x22a <therm_Reset+0x14>
	_delay_us(60); // wait for 60uS
	i = THERM_READ(); // get pin value
     22e:	86 b1       	in	r24, 0x06	; 6
     230:	ec e0       	ldi	r30, 0x0C	; 12
     232:	f6 e0       	ldi	r31, 0x06	; 6
     234:	31 97       	sbiw	r30, 0x01	; 1
     236:	f1 f7       	brne	.-4      	; 0x234 <therm_Reset+0x1e>
     238:	00 00       	nop
	_delay_us(420); // wait for rest of 480uS period
	return i;
}
     23a:	84 70       	andi	r24, 0x04	; 4
     23c:	08 95       	ret

0000023e <therm_WriteBit>:

void therm_WriteBit(byte bit)
{
	THERM_OUTPUT(); // set pin as output
     23e:	3a 9a       	sbi	0x07, 2	; 7
	THERM_LOW(); // pull pin low for 1uS
     240:	42 98       	cbi	0x08, 2	; 8
     242:	95 e0       	ldi	r25, 0x05	; 5
     244:	9a 95       	dec	r25
     246:	f1 f7       	brne	.-4      	; 0x244 <therm_WriteBit+0x6>
	_delay_us(1);
	if (bit) THERM_INPUT(); // to write 1, float pin
     248:	81 11       	cpse	r24, r1
     24a:	3a 98       	cbi	0x07, 2	; 7
     24c:	8d ed       	ldi	r24, 0xDD	; 221
     24e:	90 e0       	ldi	r25, 0x00	; 0
     250:	01 97       	sbiw	r24, 0x01	; 1
     252:	f1 f7       	brne	.-4      	; 0x250 <therm_WriteBit+0x12>
	_delay_us(60);
	THERM_INPUT(); // wait 60uS & release pin
     254:	3a 98       	cbi	0x07, 2	; 7
     256:	08 95       	ret

00000258 <therm_ReadBit>:
}

byte therm_ReadBit()
{
	byte bit=0;
	THERM_OUTPUT(); // set pin as output
     258:	3a 9a       	sbi	0x07, 2	; 7
	THERM_LOW(); // pull pin low for 1uS
     25a:	42 98       	cbi	0x08, 2	; 8
     25c:	85 e0       	ldi	r24, 0x05	; 5
     25e:	8a 95       	dec	r24
     260:	f1 f7       	brne	.-4      	; 0x25e <therm_ReadBit+0x6>
	_delay_us(1);
	THERM_INPUT(); // release pin & wait 14 uS
     262:	3a 98       	cbi	0x07, 2	; 7
     264:	95 e4       	ldi	r25, 0x45	; 69
     266:	9a 95       	dec	r25
     268:	f1 f7       	brne	.-4      	; 0x266 <therm_ReadBit+0xe>
	_delay_us(14);
	if (THERM_READ()) bit=1; // read pin value
     26a:	86 b1       	in	r24, 0x06	; 6
     26c:	9d ed       	ldi	r25, 0xDD	; 221
     26e:	9a 95       	dec	r25
     270:	f1 f7       	brne	.-4      	; 0x26e <therm_ReadBit+0x16>
     272:	00 00       	nop
	_delay_us(45); // wait rest of 60uS period
	return bit;
}
     274:	82 fb       	bst	r24, 2
     276:	88 27       	eor	r24, r24
     278:	80 f9       	bld	r24, 0
     27a:	08 95       	ret

0000027c <therm_WriteByte>:

void therm_WriteByte(byte data)
{
     27c:	cf 93       	push	r28
     27e:	df 93       	push	r29
     280:	d8 2f       	mov	r29, r24
     282:	c8 e0       	ldi	r28, 0x08	; 8
	byte i=8;
	while(i--) // for 8 bits:
	{
		therm_WriteBit(data&1); // send least significant bit
     284:	8d 2f       	mov	r24, r29
     286:	81 70       	andi	r24, 0x01	; 1
     288:	0e 94 1f 01 	call	0x23e	; 0x23e <therm_WriteBit>
		data >>= 1; // shift all bits right
     28c:	d6 95       	lsr	r29
     28e:	c1 50       	subi	r28, 0x01	; 1
}

void therm_WriteByte(byte data)
{
	byte i=8;
	while(i--) // for 8 bits:
     290:	c9 f7       	brne	.-14     	; 0x284 <therm_WriteByte+0x8>
	{
		therm_WriteBit(data&1); // send least significant bit
		data >>= 1; // shift all bits right
	}
}
     292:	df 91       	pop	r29
     294:	cf 91       	pop	r28
     296:	08 95       	ret

00000298 <therm_ReadByte>:

byte therm_ReadByte()
{
     298:	cf 93       	push	r28
     29a:	df 93       	push	r29
     29c:	d8 e0       	ldi	r29, 0x08	; 8
	byte i=8, data=0;
     29e:	c0 e0       	ldi	r28, 0x00	; 0
	while(i--) // for 8 bits:
	{
		data >>= 1; // shift all bits right
		data |= (therm_ReadBit()<<7); // get next bit (LSB first)
     2a0:	0e 94 2c 01 	call	0x258	; 0x258 <therm_ReadBit>
     2a4:	20 e8       	ldi	r18, 0x80	; 128
     2a6:	82 9f       	mul	r24, r18
     2a8:	c0 01       	movw	r24, r0
     2aa:	11 24       	eor	r1, r1
byte therm_ReadByte()
{
	byte i=8, data=0;
	while(i--) // for 8 bits:
	{
		data >>= 1; // shift all bits right
     2ac:	c6 95       	lsr	r28
		data |= (therm_ReadBit()<<7); // get next bit (LSB first)
     2ae:	c8 2b       	or	r28, r24
     2b0:	d1 50       	subi	r29, 0x01	; 1
}

byte therm_ReadByte()
{
	byte i=8, data=0;
	while(i--) // for 8 bits:
     2b2:	b1 f7       	brne	.-20     	; 0x2a0 <therm_ReadByte+0x8>
	{
		data >>= 1; // shift all bits right
		data |= (therm_ReadBit()<<7); // get next bit (LSB first)
	}
	return data;
}
     2b4:	8c 2f       	mov	r24, r28
     2b6:	df 91       	pop	r29
     2b8:	cf 91       	pop	r28
     2ba:	08 95       	ret

000002bc <therm_MatchRom>:

void therm_MatchRom(byte rom[])
{
     2bc:	0f 93       	push	r16
     2be:	1f 93       	push	r17
     2c0:	cf 93       	push	r28
     2c2:	df 93       	push	r29
     2c4:	8c 01       	movw	r16, r24
	therm_WriteByte(THERM_MATCHROM);
     2c6:	85 e5       	ldi	r24, 0x55	; 85
     2c8:	0e 94 3e 01 	call	0x27c	; 0x27c <therm_WriteByte>
     2cc:	e8 01       	movw	r28, r16
     2ce:	08 5f       	subi	r16, 0xF8	; 248
     2d0:	1f 4f       	sbci	r17, 0xFF	; 255
	for (byte i=0;i<8;i++)
	therm_WriteByte(rom[i]);
     2d2:	89 91       	ld	r24, Y+
     2d4:	0e 94 3e 01 	call	0x27c	; 0x27c <therm_WriteByte>
}

void therm_MatchRom(byte rom[])
{
	therm_WriteByte(THERM_MATCHROM);
	for (byte i=0;i<8;i++)
     2d8:	c0 17       	cp	r28, r16
     2da:	d1 07       	cpc	r29, r17
     2dc:	d1 f7       	brne	.-12     	; 0x2d2 <therm_MatchRom+0x16>
	therm_WriteByte(rom[i]);
}
     2de:	df 91       	pop	r29
     2e0:	cf 91       	pop	r28
     2e2:	1f 91       	pop	r17
     2e4:	0f 91       	pop	r16
     2e6:	08 95       	ret

000002e8 <therm_ReadTempRaw>:

void therm_ReadTempRaw(byte id[], byte *t0, byte *t1)
// Returns the two temperature bytes from the scratchpad
{
     2e8:	ef 92       	push	r14
     2ea:	ff 92       	push	r15
     2ec:	0f 93       	push	r16
     2ee:	1f 93       	push	r17
     2f0:	cf 93       	push	r28
     2f2:	df 93       	push	r29
     2f4:	ec 01       	movw	r28, r24
     2f6:	7b 01       	movw	r14, r22
     2f8:	8a 01       	movw	r16, r20
	therm_Reset(); // skip ROM & start temp conversion
     2fa:	0e 94 0b 01 	call	0x216	; 0x216 <therm_Reset>
	if (id) therm_MatchRom(id);
     2fe:	20 97       	sbiw	r28, 0x00	; 0
     300:	21 f0       	breq	.+8      	; 0x30a <therm_ReadTempRaw+0x22>
     302:	ce 01       	movw	r24, r28
     304:	0e 94 5e 01 	call	0x2bc	; 0x2bc <therm_MatchRom>
     308:	03 c0       	rjmp	.+6      	; 0x310 <therm_ReadTempRaw+0x28>
	else therm_WriteByte(THERM_SKIPROM);
     30a:	8c ec       	ldi	r24, 0xCC	; 204
     30c:	0e 94 3e 01 	call	0x27c	; 0x27c <therm_WriteByte>
	therm_WriteByte(THERM_CONVERTTEMP);
     310:	84 e4       	ldi	r24, 0x44	; 68
     312:	0e 94 3e 01 	call	0x27c	; 0x27c <therm_WriteByte>
	while (!therm_ReadBit()); // wait until conversion completed
     316:	0e 94 2c 01 	call	0x258	; 0x258 <therm_ReadBit>
     31a:	88 23       	and	r24, r24
     31c:	e1 f3       	breq	.-8      	; 0x316 <therm_ReadTempRaw+0x2e>

	therm_Reset(); // read first two bytes from scratchpad
     31e:	0e 94 0b 01 	call	0x216	; 0x216 <therm_Reset>
	if (id) therm_MatchRom(id);
     322:	20 97       	sbiw	r28, 0x00	; 0
     324:	21 f0       	breq	.+8      	; 0x32e <therm_ReadTempRaw+0x46>
     326:	ce 01       	movw	r24, r28
     328:	0e 94 5e 01 	call	0x2bc	; 0x2bc <therm_MatchRom>
     32c:	03 c0       	rjmp	.+6      	; 0x334 <therm_ReadTempRaw+0x4c>
	else therm_WriteByte(THERM_SKIPROM);
     32e:	8c ec       	ldi	r24, 0xCC	; 204
     330:	0e 94 3e 01 	call	0x27c	; 0x27c <therm_WriteByte>
	therm_WriteByte(THERM_READSCRATCH);
     334:	8e eb       	ldi	r24, 0xBE	; 190
     336:	0e 94 3e 01 	call	0x27c	; 0x27c <therm_WriteByte>
	*t0 = therm_ReadByte(); // first byte
     33a:	0e 94 4c 01 	call	0x298	; 0x298 <therm_ReadByte>
     33e:	f7 01       	movw	r30, r14
     340:	80 83       	st	Z, r24
	*t1 = therm_ReadByte(); // second byte
     342:	0e 94 4c 01 	call	0x298	; 0x298 <therm_ReadByte>
     346:	f8 01       	movw	r30, r16
     348:	80 83       	st	Z, r24
}
     34a:	df 91       	pop	r29
     34c:	cf 91       	pop	r28
     34e:	1f 91       	pop	r17
     350:	0f 91       	pop	r16
     352:	ff 90       	pop	r15
     354:	ef 90       	pop	r14
     356:	08 95       	ret

00000358 <therm_ReadTempCTry>:
	*decimal *= 625; // conversion factor for 12-bit resolution
}

void therm_ReadTempCTry(byte id[], int *whole, int *decimal, int *cold)
// returns temperature in Celsius as WW.DDDD, where W=whole & D=decimal
{
     358:	cf 92       	push	r12
     35a:	df 92       	push	r13
     35c:	ef 92       	push	r14
     35e:	ff 92       	push	r15
     360:	0f 93       	push	r16
     362:	1f 93       	push	r17
     364:	cf 93       	push	r28
     366:	df 93       	push	r29
     368:	00 d0       	rcall	.+0      	; 0x36a <therm_ReadTempCTry+0x12>
     36a:	cd b7       	in	r28, 0x3d	; 61
     36c:	de b7       	in	r29, 0x3e	; 62
     36e:	6b 01       	movw	r12, r22
     370:	7a 01       	movw	r14, r20
     372:	89 01       	movw	r16, r18
	byte t0,t1;
	therm_ReadTempRaw(id,&t0,&t1); // get temperature values
     374:	ae 01       	movw	r20, r28
     376:	4e 5f       	subi	r20, 0xFE	; 254
     378:	5f 4f       	sbci	r21, 0xFF	; 255
     37a:	be 01       	movw	r22, r28
     37c:	6f 5f       	subi	r22, 0xFF	; 255
     37e:	7f 4f       	sbci	r23, 0xFF	; 255
     380:	0e 94 74 01 	call	0x2e8	; 0x2e8 <therm_ReadTempRaw>
	*whole = (t1 & 0x07) << 4; // grab lower 3 bits of t1
     384:	2a 81       	ldd	r18, Y+2	; 0x02
	*whole |= t0 >> 4; // and upper 4 bits of t0
     386:	89 81       	ldd	r24, Y+1	; 0x01
void therm_ReadTempCTry(byte id[], int *whole, int *decimal, int *cold)
// returns temperature in Celsius as WW.DDDD, where W=whole & D=decimal
{
	byte t0,t1;
	therm_ReadTempRaw(id,&t0,&t1); // get temperature values
	*whole = (t1 & 0x07) << 4; // grab lower 3 bits of t1
     388:	42 2f       	mov	r20, r18
     38a:	47 70       	andi	r20, 0x07	; 7
     38c:	90 e1       	ldi	r25, 0x10	; 16
     38e:	49 9f       	mul	r20, r25
     390:	a0 01       	movw	r20, r0
     392:	11 24       	eor	r1, r1
	*whole |= t0 >> 4; // and upper 4 bits of t0
     394:	98 2f       	mov	r25, r24
     396:	92 95       	swap	r25
     398:	9f 70       	andi	r25, 0x0F	; 15
     39a:	49 2b       	or	r20, r25
     39c:	f6 01       	movw	r30, r12
     39e:	51 83       	std	Z+1, r21	; 0x01
     3a0:	40 83       	st	Z, r20
	*decimal = ((t0 & 0x0C) >> 2) & 0x03; // decimals in lower 4 bits of t0
     3a2:	8c 70       	andi	r24, 0x0C	; 12
     3a4:	90 e0       	ldi	r25, 0x00	; 0
     3a6:	96 95       	lsr	r25
     3a8:	87 95       	ror	r24
     3aa:	96 95       	lsr	r25
     3ac:	87 95       	ror	r24
	*decimal *= 25; // conversion factor for 12-bit resolution
     3ae:	39 e1       	ldi	r19, 0x19	; 25
     3b0:	38 9f       	mul	r19, r24
     3b2:	a0 01       	movw	r20, r0
     3b4:	39 9f       	mul	r19, r25
     3b6:	50 0d       	add	r21, r0
     3b8:	11 24       	eor	r1, r1
     3ba:	f7 01       	movw	r30, r14
     3bc:	51 83       	std	Z+1, r21	; 0x01
     3be:	40 83       	st	Z, r20
	*cold = (t1 >> 7) & 0x01;
     3c0:	22 1f       	adc	r18, r18
     3c2:	22 27       	eor	r18, r18
     3c4:	22 1f       	adc	r18, r18
     3c6:	82 2f       	mov	r24, r18
     3c8:	90 e0       	ldi	r25, 0x00	; 0
     3ca:	f8 01       	movw	r30, r16
     3cc:	91 83       	std	Z+1, r25	; 0x01
     3ce:	80 83       	st	Z, r24
}
     3d0:	0f 90       	pop	r0
     3d2:	0f 90       	pop	r0
     3d4:	df 91       	pop	r29
     3d6:	cf 91       	pop	r28
     3d8:	1f 91       	pop	r17
     3da:	0f 91       	pop	r16
     3dc:	ff 90       	pop	r15
     3de:	ef 90       	pop	r14
     3e0:	df 90       	pop	r13
     3e2:	cf 90       	pop	r12
     3e4:	08 95       	ret

000003e6 <Ddebug>:

Ttripac debug_buf;

void Ddebug(void)
{
  debug_buf.n.addr = 20;
     3e6:	e5 ef       	ldi	r30, 0xF5	; 245
     3e8:	f1 e0       	ldi	r31, 0x01	; 1
     3ea:	84 e1       	ldi	r24, 0x14	; 20
     3ec:	80 83       	st	Z, r24
  debug_buf.n.cmd = 5;
     3ee:	85 e0       	ldi	r24, 0x05	; 5
     3f0:	81 83       	std	Z+1, r24	; 0x01
  debug_buf.n.val.b.b0 = uart1_buf_pac_rx.b[0];
     3f2:	ac eb       	ldi	r26, 0xBC	; 188
     3f4:	b5 e0       	ldi	r27, 0x05	; 5
     3f6:	8c 91       	ld	r24, X
     3f8:	84 83       	std	Z+4, r24	; 0x04
  debug_buf.n.val.b.b1 = uart1_buf_pac_rx.b[1];
     3fa:	11 96       	adiw	r26, 0x01	; 1
     3fc:	8c 91       	ld	r24, X
     3fe:	11 97       	sbiw	r26, 0x01	; 1
     400:	85 83       	std	Z+5, r24	; 0x05
  debug_buf.n.val.b.b2 = uart1_buf_pac_rx.b[2];
     402:	12 96       	adiw	r26, 0x02	; 2
     404:	8c 91       	ld	r24, X
     406:	86 83       	std	Z+6, r24	; 0x06
  debug_buf.n.val.b.b3 = Dcount;
     408:	80 91 ce 01 	lds	r24, 0x01CE
     40c:	87 83       	std	Z+7, r24	; 0x07
  uart0_put_data((byte*) &debug_buf);
     40e:	cf 01       	movw	r24, r30
     410:	0e 94 b9 08 	call	0x1172	; 0x1172 <uart0_put_data>
     414:	08 95       	ret

00000416 <modzm_parse>:

void modzm_parse(void)
{
    // data is in TB_BufIn

	switch (TB_Decode()) {
     416:	0e 94 32 04 	call	0x864	; 0x864 <TB_Decode>
     41a:	8f 30       	cpi	r24, 0x0F	; 15
     41c:	19 f0       	breq	.+6      	; 0x424 <modzm_parse+0xe>
     41e:	8e 3f       	cpi	r24, 0xFE	; 254
     420:	a9 f0       	breq	.+42     	; 0x44c <modzm_parse+0x36>
     422:	08 95       	ret
		case TB_CMD_GIO:
			// analog inputs
			if (TB_bufIn[TB_BUF_TYPE] < 8)
     424:	80 91 50 02 	lds	r24, 0x0250
     428:	88 30       	cpi	r24, 0x08	; 8
     42a:	48 f4       	brcc	.+18     	; 0x43e <modzm_parse+0x28>
			{
				TB_SendAck(TB_ERR_OK, adc_read(TB_bufIn[TB_BUF_TYPE]));
     42c:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
     430:	ac 01       	movw	r20, r24
     432:	60 e0       	ldi	r22, 0x00	; 0
     434:	70 e0       	ldi	r23, 0x00	; 0
     436:	84 e6       	ldi	r24, 0x64	; 100
     438:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
     43c:	08 95       	ret
			}
			else
			{
				TB_SendAck(TB_ERR_TYPE, 0);
     43e:	40 e0       	ldi	r20, 0x00	; 0
     440:	50 e0       	ldi	r21, 0x00	; 0
     442:	ba 01       	movw	r22, r20
     444:	83 e0       	ldi	r24, 0x03	; 3
     446:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
     44a:	08 95       	ret
			}
		break;
		case TB_CMD_DEBUG:
			//TB_SendAck(TB_ERR_OK, 12345);
			switch (TB_bufIn[TB_BUF_TYPE])
     44c:	80 91 50 02 	lds	r24, 0x0250
     450:	81 30       	cpi	r24, 0x01	; 1
     452:	69 f0       	breq	.+26     	; 0x46e <modzm_parse+0x58>
     454:	28 f0       	brcs	.+10     	; 0x460 <modzm_parse+0x4a>
     456:	82 30       	cpi	r24, 0x02	; 2
     458:	b1 f0       	breq	.+44     	; 0x486 <modzm_parse+0x70>
     45a:	83 30       	cpi	r24, 0x03	; 3
     45c:	d9 f0       	breq	.+54     	; 0x494 <modzm_parse+0x7e>
     45e:	08 95       	ret
			{
				case 0:
					TB_SendAck(TB_ERR_OK, ((dword) 0 << 24) | ((dword) 0 << 16) | ((dword) 0 << 8));
     460:	40 e0       	ldi	r20, 0x00	; 0
     462:	50 e0       	ldi	r21, 0x00	; 0
     464:	ba 01       	movw	r22, r20
     466:	84 e6       	ldi	r24, 0x64	; 100
     468:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
					//TB_SendAckOK();
				break;
     46c:	08 95       	ret
				case 1: // get uart status
					TB_SendAck(TB_ERR_OK, ((dword) 0 << 16) | ((dword) uart1_status << 8) | ((dword) uart0_status));
     46e:	80 91 df 01 	lds	r24, 0x01DF
     472:	40 91 d4 01 	lds	r20, 0x01D4
     476:	50 e0       	ldi	r21, 0x00	; 0
     478:	60 e0       	ldi	r22, 0x00	; 0
     47a:	70 e0       	ldi	r23, 0x00	; 0
     47c:	58 2b       	or	r21, r24
     47e:	84 e6       	ldi	r24, 0x64	; 100
     480:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
				break;
     484:	08 95       	ret
        case 2: // clear statuses
          uart1_status = 0;
     486:	10 92 df 01 	sts	0x01DF, r1
          uart0_status = 0;
     48a:	10 92 d4 01 	sts	0x01D4, r1
          TB_SendAckOK();
     48e:	0e 94 1d 07 	call	0xe3a	; 0xe3a <TB_SendAckOK>
          break;
     492:	08 95       	ret
        case 3: // test uart1
          Ddebug();
     494:	0e 94 f3 01 	call	0x3e6	; 0x3e6 <Ddebug>
     498:	08 95       	ret

0000049a <pp_processRequests>:
{
	//  byte dataindex;
	byte i;
	byte addr;

	if (pp_f_frompc)
     49a:	80 91 1a 02 	lds	r24, 0x021A
     49e:	88 23       	and	r24, r24
     4a0:	c1 f0       	breq	.+48     	; 0x4d2 <pp_processRequests+0x38>
	{ 
		// some data in main packet buffer
		addr = pp_buf_pc.n.addr;
		if (addr == 0)
     4a2:	80 91 11 02 	lds	r24, 0x0211
     4a6:	81 11       	cpse	r24, r1
     4a8:	0e c0       	rjmp	.+28     	; 0x4c6 <pp_processRequests+0x2c>
     4aa:	e1 e1       	ldi	r30, 0x11	; 17
     4ac:	f2 e0       	ldi	r31, 0x02	; 2
     4ae:	ae e4       	ldi	r26, 0x4E	; 78
     4b0:	b2 e0       	ldi	r27, 0x02	; 2
     4b2:	2a e1       	ldi	r18, 0x1A	; 26
     4b4:	32 e0       	ldi	r19, 0x02	; 2
		{
			// data for us
			for (i=0; i<9; i++)
			{
				TB_bufIn[i] = pp_buf_pc.b[i];
     4b6:	81 91       	ld	r24, Z+
     4b8:	8d 93       	st	X+, r24
		// some data in main packet buffer
		addr = pp_buf_pc.n.addr;
		if (addr == 0)
		{
			// data for us
			for (i=0; i<9; i++)
     4ba:	e2 17       	cp	r30, r18
     4bc:	f3 07       	cpc	r31, r19
     4be:	d9 f7       	brne	.-10     	; 0x4b6 <pp_processRequests+0x1c>
			{
				TB_bufIn[i] = pp_buf_pc.b[i];
			}
			modzm_parse();
     4c0:	0e 94 0b 02 	call	0x416	; 0x416 <modzm_parse>
     4c4:	04 c0       	rjmp	.+8      	; 0x4ce <pp_processRequests+0x34>
	    }
		else
		{
			// data to internal
			uart1_put_data((byte *) &pp_buf_pc);
     4c6:	81 e1       	ldi	r24, 0x11	; 17
     4c8:	92 e0       	ldi	r25, 0x02	; 2
     4ca:	0e 94 e6 0a 	call	0x15cc	; 0x15cc <uart1_put_data>
		}
		pp_f_frompc = FALSE;
     4ce:	10 92 1a 02 	sts	0x021A, r1
     4d2:	08 95       	ret

000004d4 <pp_SendResponses>:
void pp_SendResponses(void)
{
//  byte i;

  // local to PC
  if (pp_f_fromdev) {
     4d4:	80 91 07 02 	lds	r24, 0x0207
     4d8:	88 23       	and	r24, r24
     4da:	31 f0       	breq	.+12     	; 0x4e8 <pp_SendResponses+0x14>
    uart0_put_data((byte *) &pp_buf_dev);
     4dc:	8e ef       	ldi	r24, 0xFE	; 254
     4de:	91 e0       	ldi	r25, 0x01	; 1
     4e0:	0e 94 b9 08 	call	0x1172	; 0x1172 <uart0_put_data>
    pp_f_fromdev = false;
     4e4:	10 92 07 02 	sts	0x0207, r1
     4e8:	08 95       	ret

000004ea <pp_receive_PC>:
{
  byte * data_ptr;
  byte i;
  
  // receive error
  if (uart0_flags.data_receive_error) {
     4ea:	80 91 d3 01 	lds	r24, 0x01D3
     4ee:	84 ff       	sbrs	r24, 4
     4f0:	05 c0       	rjmp	.+10     	; 0x4fc <pp_receive_PC+0x12>
    uart0_flags.data_receive_error = FALSE;
     4f2:	80 91 d3 01 	lds	r24, 0x01D3
     4f6:	8f 7e       	andi	r24, 0xEF	; 239
     4f8:	80 93 d3 01 	sts	0x01D3, r24
    //pp_f_frompc = TRUE;
  }
  
  // succesful receive
  // copy to pp Rx buffer
  if (uart0_flags.data_received) {
     4fc:	80 91 d3 01 	lds	r24, 0x01D3
     500:	83 ff       	sbrs	r24, 3
     502:	11 c0       	rjmp	.+34     	; 0x526 <pp_receive_PC+0x3c>
    data_ptr = uart0_get_data_begin();
     504:	0e 94 97 08 	call	0x112e	; 0x112e <uart0_get_data_begin>
     508:	dc 01       	movw	r26, r24
     50a:	e1 e1       	ldi	r30, 0x11	; 17
     50c:	f2 e0       	ldi	r31, 0x02	; 2
     50e:	2a e1       	ldi	r18, 0x1A	; 26
     510:	32 e0       	ldi	r19, 0x02	; 2
    for(i=0; i<TRI_LEN; i++) {
      pp_buf_pc.b[i] = (*data_ptr);
     512:	8d 91       	ld	r24, X+
     514:	81 93       	st	Z+, r24
  
  // succesful receive
  // copy to pp Rx buffer
  if (uart0_flags.data_received) {
    data_ptr = uart0_get_data_begin();
    for(i=0; i<TRI_LEN; i++) {
     516:	e2 17       	cp	r30, r18
     518:	f3 07       	cpc	r31, r19
     51a:	d9 f7       	brne	.-10     	; 0x512 <pp_receive_PC+0x28>
      pp_buf_pc.b[i] = (*data_ptr);
      data_ptr++;      
    }
    uart0_get_data_end();
     51c:	0e 94 a8 08 	call	0x1150	; 0x1150 <uart0_get_data_end>
    pp_f_frompc = TRUE;
     520:	81 e0       	ldi	r24, 0x01	; 1
     522:	80 93 1a 02 	sts	0x021A, r24
     526:	08 95       	ret

00000528 <pp_receive_own>:
void pp_receive_own(void)
{
	byte * data_ptr;
	byte i;
  
	if(!pp_f_fromdev)
     528:	80 91 07 02 	lds	r24, 0x0207
     52c:	81 11       	cpse	r24, r1
     52e:	14 c0       	rjmp	.+40     	; 0x558 <pp_receive_own+0x30>
	{
		if (TB_send_flag)
     530:	80 91 d1 01 	lds	r24, 0x01D1
     534:	88 23       	and	r24, r24
     536:	81 f0       	breq	.+32     	; 0x558 <pp_receive_own+0x30>
		{
			
			TB_send_flag = FALSE;
     538:	10 92 d1 01 	sts	0x01D1, r1
     53c:	ae e3       	ldi	r26, 0x3E	; 62
     53e:	b2 e0       	ldi	r27, 0x02	; 2
     540:	ee ef       	ldi	r30, 0xFE	; 254
     542:	f1 e0       	ldi	r31, 0x01	; 1
     544:	27 e0       	ldi	r18, 0x07	; 7
     546:	32 e0       	ldi	r19, 0x02	; 2
			data_ptr = TB_bufOut;
			for(i=0; i<TRI_LEN; i++)
			{
				pp_buf_dev.b[i] = (*data_ptr);
     548:	8d 91       	ld	r24, X+
     54a:	81 93       	st	Z+, r24
		if (TB_send_flag)
		{
			
			TB_send_flag = FALSE;
			data_ptr = TB_bufOut;
			for(i=0; i<TRI_LEN; i++)
     54c:	e2 17       	cp	r30, r18
     54e:	f3 07       	cpc	r31, r19
     550:	d9 f7       	brne	.-10     	; 0x548 <pp_receive_own+0x20>
			{
				pp_buf_dev.b[i] = (*data_ptr);
				data_ptr++;      
			}	  
			pp_f_fromdev = TRUE;
     552:	81 e0       	ldi	r24, 0x01	; 1
     554:	80 93 07 02 	sts	0x0207, r24
     558:	08 95       	ret

0000055a <pp_receive_int>:
{
  byte * data_ptr;
  byte i;
  
  // receive error
  if (uart1_flags.data_receive_error) {
     55a:	80 91 de 01 	lds	r24, 0x01DE
     55e:	84 ff       	sbrs	r24, 4
     560:	0a c0       	rjmp	.+20     	; 0x576 <pp_receive_int+0x1c>
    uart1_flags.data_receive_error = FALSE;
     562:	80 91 de 01 	lds	r24, 0x01DE
     566:	8f 7e       	andi	r24, 0xEF	; 239
     568:	80 93 de 01 	sts	0x01DE, r24
    Dcount += 16;
     56c:	80 91 ce 01 	lds	r24, 0x01CE
     570:	80 5f       	subi	r24, 0xF0	; 240
     572:	80 93 ce 01 	sts	0x01CE, r24
  }
  
  // succesful receive
  // copy to pp Rx buffer
  if (!pp_f_fromdev) {
     576:	80 91 07 02 	lds	r24, 0x0207
     57a:	81 11       	cpse	r24, r1
     57c:	1a c0       	rjmp	.+52     	; 0x5b2 <pp_receive_int+0x58>
    if (uart1_flags.data_received) {
     57e:	80 91 de 01 	lds	r24, 0x01DE
     582:	83 ff       	sbrs	r24, 3
     584:	16 c0       	rjmp	.+44     	; 0x5b2 <pp_receive_int+0x58>
      Dcount++;
     586:	80 91 ce 01 	lds	r24, 0x01CE
     58a:	8f 5f       	subi	r24, 0xFF	; 255
     58c:	80 93 ce 01 	sts	0x01CE, r24
      data_ptr = uart1_get_data_begin();
     590:	0e 94 b8 0a 	call	0x1570	; 0x1570 <uart1_get_data_begin>
     594:	dc 01       	movw	r26, r24
     596:	ee ef       	ldi	r30, 0xFE	; 254
     598:	f1 e0       	ldi	r31, 0x01	; 1
     59a:	27 e0       	ldi	r18, 0x07	; 7
     59c:	32 e0       	ldi	r19, 0x02	; 2
      for(i=0; i<TRI_LEN; i++) {
        pp_buf_dev.b[i] = (*data_ptr);
     59e:	8d 91       	ld	r24, X+
     5a0:	81 93       	st	Z+, r24
  // copy to pp Rx buffer
  if (!pp_f_fromdev) {
    if (uart1_flags.data_received) {
      Dcount++;
      data_ptr = uart1_get_data_begin();
      for(i=0; i<TRI_LEN; i++) {
     5a2:	e2 17       	cp	r30, r18
     5a4:	f3 07       	cpc	r31, r19
     5a6:	d9 f7       	brne	.-10     	; 0x59e <pp_receive_int+0x44>
        pp_buf_dev.b[i] = (*data_ptr);
        data_ptr++;      
      }
      uart1_get_data_end();
     5a8:	0e 94 d5 0a 	call	0x15aa	; 0x15aa <uart1_get_data_end>
      pp_f_fromdev = TRUE;
     5ac:	81 e0       	ldi	r24, 0x01	; 1
     5ae:	80 93 07 02 	sts	0x0207, r24
     5b2:	08 95       	ret

000005b4 <pp_init>:
/**********************************************************/

//----------------------------------------------------------
void pp_init(void)
{
  pp_f_fromdev = FALSE;
     5b4:	10 92 07 02 	sts	0x0207, r1
  pp_f_frompc = FALSE;
     5b8:	10 92 1a 02 	sts	0x021A, r1
     5bc:	08 95       	ret

000005be <pp_loop>:

//----------------------------------------------------------
void pp_loop(void)
{
  // from PC to devs
  pp_receive_PC();
     5be:	0e 94 75 02 	call	0x4ea	; 0x4ea <pp_receive_PC>
  pp_processRequests();
     5c2:	0e 94 4d 02 	call	0x49a	; 0x49a <pp_processRequests>
  
  // from devs to PC
  pp_receive_own();  // ZM
     5c6:	0e 94 94 02 	call	0x528	; 0x528 <pp_receive_own>
  pp_receive_int();  // rack
     5ca:	0e 94 ad 02 	call	0x55a	; 0x55a <pp_receive_int>
  pp_SendResponses();
     5ce:	0e 94 6a 02 	call	0x4d4	; 0x4d4 <pp_SendResponses>
     5d2:	08 95       	ret

000005d4 <delay>:
//
// Delay function
//	
//-------------------------------------------------------------------------------------------------
void delay(void)
{
     5d4:	cf 93       	push	r28
     5d6:	df 93       	push	r29
     5d8:	1f 92       	push	r1
     5da:	cd b7       	in	r28, 0x3d	; 61
     5dc:	de b7       	in	r29, 0x3e	; 62
volatile unsigned char i;
for(i = 0; i < (F_CPU/1000000); i++)
     5de:	19 82       	std	Y+1, r1	; 0x01
     5e0:	89 81       	ldd	r24, Y+1	; 0x01
     5e2:	81 11       	cpse	r24, r1
     5e4:	07 c0       	rjmp	.+14     	; 0x5f4 <delay+0x20>
  {
  asm("nop");
     5e6:	00 00       	nop
//	
//-------------------------------------------------------------------------------------------------
void delay(void)
{
volatile unsigned char i;
for(i = 0; i < (F_CPU/1000000); i++)
     5e8:	89 81       	ldd	r24, Y+1	; 0x01
     5ea:	8f 5f       	subi	r24, 0xFF	; 255
     5ec:	89 83       	std	Y+1, r24	; 0x01
     5ee:	89 81       	ldd	r24, Y+1	; 0x01
     5f0:	88 23       	and	r24, r24
     5f2:	c9 f3       	breq	.-14     	; 0x5e6 <delay+0x12>
  {
  asm("nop");
  }
}
     5f4:	0f 90       	pop	r0
     5f6:	df 91       	pop	r29
     5f8:	cf 91       	pop	r28
     5fa:	08 95       	ret

000005fc <GLCD_InitalizeInterface>:
// Ports intalization
//
//-------------------------------------------------------------------------------------------------
void GLCD_InitalizeInterface(void)
{
GLCD_DATA_DDR = 0xFF;
     5fc:	8f ef       	ldi	r24, 0xFF	; 255
     5fe:	84 b9       	out	0x04, r24	; 4
GLCD_CTRL_DDR = ((1 << GLCD_WR) | (1 << GLCD_RD) | (1 << GLCD_CD) | (1 << GLCD_RESET) | (1 << GLCD_FS));
     600:	88 ef       	ldi	r24, 0xF8	; 248
     602:	87 b9       	out	0x07, r24	; 7
GLCD_CTRL_PORT |= ((1 << GLCD_WR) | (1 << GLCD_RD) | (1 << GLCD_CD) | (1 << GLCD_RESET) | (1 << GLCD_FS));
     604:	88 b1       	in	r24, 0x08	; 8
     606:	88 6f       	ori	r24, 0xF8	; 248
     608:	88 b9       	out	0x08, r24	; 8
     60a:	08 95       	ret

0000060c <GLCD_ChceckStatus>:
//
//-------------------------------------------------------------------------------------------------
unsigned char GLCD_ChceckStatus(void)
{
uint8_t tmp;
GLCD_DATA_DDR = 0x00;
     60c:	14 b8       	out	0x04, r1	; 4

GLCD_CTRL_PORT &= ~(1 << GLCD_RD);
     60e:	46 98       	cbi	0x08, 6	; 8
delay();
     610:	0e 94 ea 02 	call	0x5d4	; 0x5d4 <delay>
tmp = GLCD_DATA_PIN;
     614:	83 b1       	in	r24, 0x03	; 3
GLCD_DATA_DDR = 0xFF;
     616:	9f ef       	ldi	r25, 0xFF	; 255
     618:	94 b9       	out	0x04, r25	; 4
GLCD_CTRL_PORT |= (1 << GLCD_RD);
     61a:	46 9a       	sbi	0x08, 6	; 8
return tmp;
}
     61c:	08 95       	ret

0000061e <GLCD_WriteCommand>:
//
// Writes instruction 
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteCommand(unsigned char command)
{
     61e:	cf 93       	push	r28
     620:	c8 2f       	mov	r28, r24
while(!(GLCD_ChceckStatus()&0x03));
     622:	0e 94 06 03 	call	0x60c	; 0x60c <GLCD_ChceckStatus>
     626:	83 70       	andi	r24, 0x03	; 3
     628:	e1 f3       	breq	.-8      	; 0x622 <GLCD_WriteCommand+0x4>
GLCD_DATA_PORT = command;
     62a:	c5 b9       	out	0x05, r28	; 5

GLCD_CTRL_PORT &= ~(1 << GLCD_WR);
     62c:	47 98       	cbi	0x08, 7	; 8
delay();
     62e:	0e 94 ea 02 	call	0x5d4	; 0x5d4 <delay>
GLCD_CTRL_PORT |= (1 << GLCD_WR);
     632:	47 9a       	sbi	0x08, 7	; 8
}
     634:	cf 91       	pop	r28
     636:	08 95       	ret

00000638 <GLCD_WriteData>:
//
// Writes data
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteData(unsigned char data)
{
     638:	cf 93       	push	r28
     63a:	c8 2f       	mov	r28, r24
while(!(GLCD_ChceckStatus()&0x03));
     63c:	0e 94 06 03 	call	0x60c	; 0x60c <GLCD_ChceckStatus>
     640:	83 70       	andi	r24, 0x03	; 3
     642:	e1 f3       	breq	.-8      	; 0x63c <GLCD_WriteData+0x4>
GLCD_DATA_PORT = data;
     644:	c5 b9       	out	0x05, r28	; 5

GLCD_CTRL_PORT &= ~((1 << GLCD_WR) | (1 << GLCD_CD));
     646:	88 b1       	in	r24, 0x08	; 8
     648:	8f 75       	andi	r24, 0x5F	; 95
     64a:	88 b9       	out	0x08, r24	; 8
delay();
     64c:	0e 94 ea 02 	call	0x5d4	; 0x5d4 <delay>
GLCD_CTRL_PORT |= ((1 << GLCD_WR) | (1 << GLCD_CD));
     650:	88 b1       	in	r24, 0x08	; 8
     652:	80 6a       	ori	r24, 0xA0	; 160
     654:	88 b9       	out	0x08, r24	; 8
}
     656:	cf 91       	pop	r28
     658:	08 95       	ret

0000065a <GLCD_SetAddressPointer>:
//
// Sets address pointer for display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_SetAddressPointer(unsigned int address)
{
     65a:	cf 93       	push	r28
     65c:	c9 2f       	mov	r28, r25
GLCD_WriteData(address & 0xFF);
     65e:	0e 94 1c 03 	call	0x638	; 0x638 <GLCD_WriteData>
GLCD_WriteData(address >> 8);
     662:	8c 2f       	mov	r24, r28
     664:	0e 94 1c 03 	call	0x638	; 0x638 <GLCD_WriteData>
GLCD_WriteCommand(T6963_SET_ADDRESS_POINTER);
     668:	84 e2       	ldi	r24, 0x24	; 36
     66a:	0e 94 0f 03 	call	0x61e	; 0x61e <GLCD_WriteCommand>
}
     66e:	cf 91       	pop	r28
     670:	08 95       	ret

00000672 <GLCD_TextGoTo>:
//-------------------------------------------------------------------------------------------------
void GLCD_TextGoTo(unsigned char x, unsigned char y)
{
	unsigned int address;

	address = GLCD_TEXT_HOME +  x + (GLCD_TEXT_AREA * y);
     672:	2e e1       	ldi	r18, 0x1E	; 30
     674:	62 9f       	mul	r22, r18
     676:	b0 01       	movw	r22, r0
     678:	11 24       	eor	r1, r1

	GLCD_SetAddressPointer(address);
     67a:	9b 01       	movw	r18, r22
     67c:	28 0f       	add	r18, r24
     67e:	31 1d       	adc	r19, r1
     680:	c9 01       	movw	r24, r18
     682:	0e 94 2d 03 	call	0x65a	; 0x65a <GLCD_SetAddressPointer>
     686:	08 95       	ret

00000688 <GLCD_WriteDisplayData>:
// Writes display data and increment address pointer
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteDisplayData(unsigned char x)
{
GLCD_WriteData(x);
     688:	0e 94 1c 03 	call	0x638	; 0x638 <GLCD_WriteData>
GLCD_WriteCommand(T6963_DATA_WRITE_AND_INCREMENT);
     68c:	80 ec       	ldi	r24, 0xC0	; 192
     68e:	0e 94 0f 03 	call	0x61e	; 0x61e <GLCD_WriteCommand>
     692:	08 95       	ret

00000694 <GLCD_ClearText>:
//
// Clears text area of display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_ClearText(void)
{
     694:	cf 93       	push	r28
     696:	df 93       	push	r29
	int i;
	GLCD_SetAddressPointer(GLCD_TEXT_HOME);
     698:	80 e0       	ldi	r24, 0x00	; 0
     69a:	90 e0       	ldi	r25, 0x00	; 0
     69c:	0e 94 2d 03 	call	0x65a	; 0x65a <GLCD_SetAddressPointer>
     6a0:	c0 ee       	ldi	r28, 0xE0	; 224
     6a2:	d1 e0       	ldi	r29, 0x01	; 1

	for(i = 0; i < GLCD_TEXT_SIZE; i++)
	{
		GLCD_WriteDisplayData(0);
     6a4:	80 e0       	ldi	r24, 0x00	; 0
     6a6:	0e 94 44 03 	call	0x688	; 0x688 <GLCD_WriteDisplayData>
     6aa:	21 97       	sbiw	r28, 0x01	; 1
void GLCD_ClearText(void)
{
	int i;
	GLCD_SetAddressPointer(GLCD_TEXT_HOME);

	for(i = 0; i < GLCD_TEXT_SIZE; i++)
     6ac:	d9 f7       	brne	.-10     	; 0x6a4 <GLCD_ClearText+0x10>
	{
		GLCD_WriteDisplayData(0);
	}
}
     6ae:	df 91       	pop	r29
     6b0:	cf 91       	pop	r28
     6b2:	08 95       	ret

000006b4 <GLCD_ClearCG>:
//
// Clears characters generator area of display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_ClearCG(void)
{
     6b4:	cf 93       	push	r28
     6b6:	df 93       	push	r29
	unsigned int i;
	GLCD_SetAddressPointer(GLCD_EXTERNAL_CG_HOME);
     6b8:	80 e0       	ldi	r24, 0x00	; 0
     6ba:	90 e1       	ldi	r25, 0x10	; 16
     6bc:	0e 94 2d 03 	call	0x65a	; 0x65a <GLCD_SetAddressPointer>
     6c0:	c0 e0       	ldi	r28, 0x00	; 0
     6c2:	d8 e0       	ldi	r29, 0x08	; 8
	
	for(i = 0; i < 256 * 8; i++)
	{
		GLCD_WriteDisplayData(0);
     6c4:	80 e0       	ldi	r24, 0x00	; 0
     6c6:	0e 94 44 03 	call	0x688	; 0x688 <GLCD_WriteDisplayData>
     6ca:	21 97       	sbiw	r28, 0x01	; 1
void GLCD_ClearCG(void)
{
	unsigned int i;
	GLCD_SetAddressPointer(GLCD_EXTERNAL_CG_HOME);
	
	for(i = 0; i < 256 * 8; i++)
     6cc:	d9 f7       	brne	.-10     	; 0x6c4 <GLCD_ClearCG+0x10>
	{
		GLCD_WriteDisplayData(0);
	}
}
     6ce:	df 91       	pop	r29
     6d0:	cf 91       	pop	r28
     6d2:	08 95       	ret

000006d4 <GLCD_ClearGraphic>:
//
// Clears graphics area of display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_ClearGraphic(void)
{
     6d4:	cf 93       	push	r28
     6d6:	df 93       	push	r29
	int i;
	GLCD_SetAddressPointer(GLCD_GRAPHIC_HOME);
     6d8:	80 ee       	ldi	r24, 0xE0	; 224
     6da:	91 e0       	ldi	r25, 0x01	; 1
     6dc:	0e 94 2d 03 	call	0x65a	; 0x65a <GLCD_SetAddressPointer>
     6e0:	c0 e0       	ldi	r28, 0x00	; 0
     6e2:	df e0       	ldi	r29, 0x0F	; 15

	for(i = 0; i < GLCD_GRAPHIC_SIZE; i++)
	{
		GLCD_WriteDisplayData(0x00);
     6e4:	80 e0       	ldi	r24, 0x00	; 0
     6e6:	0e 94 44 03 	call	0x688	; 0x688 <GLCD_WriteDisplayData>
     6ea:	21 97       	sbiw	r28, 0x01	; 1
void GLCD_ClearGraphic(void)
{
	int i;
	GLCD_SetAddressPointer(GLCD_GRAPHIC_HOME);

	for(i = 0; i < GLCD_GRAPHIC_SIZE; i++)
     6ec:	d9 f7       	brne	.-10     	; 0x6e4 <GLCD_ClearGraphic+0x10>
	{
		GLCD_WriteDisplayData(0x00);
	}
}
     6ee:	df 91       	pop	r29
     6f0:	cf 91       	pop	r28
     6f2:	08 95       	ret

000006f4 <GLCD_WriteChar>:
// Writes a single character (ASCII code) to display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteChar(char charCode)
{
	GLCD_WriteDisplayData(charCode - 32);
     6f4:	80 52       	subi	r24, 0x20	; 32
     6f6:	0e 94 44 03 	call	0x688	; 0x688 <GLCD_WriteDisplayData>
     6fa:	08 95       	ret

000006fc <GLCD_WriteString>:
//
// Writes null-terminated string to display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteString(char * string)
{
     6fc:	cf 93       	push	r28
     6fe:	df 93       	push	r29
     700:	ec 01       	movw	r28, r24
	while(*string > 0)
     702:	88 81       	ld	r24, Y
     704:	88 23       	and	r24, r24
     706:	31 f0       	breq	.+12     	; 0x714 <GLCD_WriteString+0x18>
     708:	21 96       	adiw	r28, 0x01	; 1
	{
		GLCD_WriteChar(*string++);
     70a:	0e 94 7a 03 	call	0x6f4	; 0x6f4 <GLCD_WriteChar>
// Writes null-terminated string to display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteString(char * string)
{
	while(*string > 0)
     70e:	89 91       	ld	r24, Y+
     710:	81 11       	cpse	r24, r1
     712:	fb cf       	rjmp	.-10     	; 0x70a <GLCD_WriteString+0xe>
	{
		GLCD_WriteChar(*string++);
	}
}
     714:	df 91       	pop	r29
     716:	cf 91       	pop	r28
     718:	08 95       	ret

0000071a <GLCD_Initalize>:
// Display initalization
//
//-------------------------------------------------------------------------------------------------
void GLCD_Initalize(void)
{
	GLCD_InitalizeInterface();
     71a:	0e 94 fe 02 	call	0x5fc	; 0x5fc <GLCD_InitalizeInterface>

	GLCD_CTRL_PORT &= ~(1 << GLCD_RESET);
     71e:	44 98       	cbi	0x08, 4	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     720:	89 ef       	ldi	r24, 0xF9	; 249
     722:	90 e0       	ldi	r25, 0x00	; 0
     724:	01 97       	sbiw	r24, 0x01	; 1
     726:	f1 f7       	brne	.-4      	; 0x724 <GLCD_Initalize+0xa>
     728:	00 c0       	rjmp	.+0      	; 0x72a <GLCD_Initalize+0x10>
     72a:	00 00       	nop
	_delay_ms(1);
	GLCD_CTRL_PORT |= (1 << GLCD_RESET);
     72c:	44 9a       	sbi	0x08, 4	; 8

	if(GLCD_FONT_WIDTH == 8)
	{
		GLCD_CTRL_PORT &= ~(1 << GLCD_FS);
     72e:	43 98       	cbi	0x08, 3	; 8
	}

	GLCD_WriteData(GLCD_GRAPHIC_HOME & 0xFF);
     730:	80 ee       	ldi	r24, 0xE0	; 224
     732:	0e 94 1c 03 	call	0x638	; 0x638 <GLCD_WriteData>
	GLCD_WriteData(GLCD_GRAPHIC_HOME >> 8);
     736:	81 e0       	ldi	r24, 0x01	; 1
     738:	0e 94 1c 03 	call	0x638	; 0x638 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_GRAPHIC_HOME_ADDRESS);
     73c:	82 e4       	ldi	r24, 0x42	; 66
     73e:	0e 94 0f 03 	call	0x61e	; 0x61e <GLCD_WriteCommand>

	GLCD_WriteData(GLCD_GRAPHIC_AREA);
     742:	8e e1       	ldi	r24, 0x1E	; 30
     744:	0e 94 1c 03 	call	0x638	; 0x638 <GLCD_WriteData>
	GLCD_WriteData(0x00);
     748:	80 e0       	ldi	r24, 0x00	; 0
     74a:	0e 94 1c 03 	call	0x638	; 0x638 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_GRAPHIC_AREA);
     74e:	83 e4       	ldi	r24, 0x43	; 67
     750:	0e 94 0f 03 	call	0x61e	; 0x61e <GLCD_WriteCommand>

	GLCD_WriteData(GLCD_TEXT_HOME);
     754:	80 e0       	ldi	r24, 0x00	; 0
     756:	0e 94 1c 03 	call	0x638	; 0x638 <GLCD_WriteData>
	GLCD_WriteData(GLCD_TEXT_HOME >> 8);
     75a:	80 e0       	ldi	r24, 0x00	; 0
     75c:	0e 94 1c 03 	call	0x638	; 0x638 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_TEXT_HOME_ADDRESS);
     760:	80 e4       	ldi	r24, 0x40	; 64
     762:	0e 94 0f 03 	call	0x61e	; 0x61e <GLCD_WriteCommand>
	
	GLCD_WriteData(GLCD_TEXT_AREA);
     766:	8e e1       	ldi	r24, 0x1E	; 30
     768:	0e 94 1c 03 	call	0x638	; 0x638 <GLCD_WriteData>
	GLCD_WriteData(0x00);
     76c:	80 e0       	ldi	r24, 0x00	; 0
     76e:	0e 94 1c 03 	call	0x638	; 0x638 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_TEXT_AREA);
     772:	81 e4       	ldi	r24, 0x41	; 65
     774:	0e 94 0f 03 	call	0x61e	; 0x61e <GLCD_WriteCommand>

	GLCD_WriteData(GLCD_OFFSET_REGISTER);
     778:	82 e0       	ldi	r24, 0x02	; 2
     77a:	0e 94 1c 03 	call	0x638	; 0x638 <GLCD_WriteData>
	GLCD_WriteData(0x00);
     77e:	80 e0       	ldi	r24, 0x00	; 0
     780:	0e 94 1c 03 	call	0x638	; 0x638 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_OFFSET_REGISTER);
     784:	82 e2       	ldi	r24, 0x22	; 34
     786:	0e 94 0f 03 	call	0x61e	; 0x61e <GLCD_WriteCommand>
	
	GLCD_WriteCommand(T6963_DISPLAY_MODE  | T6963_GRAPHIC_DISPLAY_ON   | T6963_TEXT_DISPLAY_ON /*| T6963_CURSOR_DISPLAY_ON*/);
     78a:	8c e9       	ldi	r24, 0x9C	; 156
     78c:	0e 94 0f 03 	call	0x61e	; 0x61e <GLCD_WriteCommand>

	GLCD_WriteCommand(T6963_MODE_SET | 0);
     790:	80 e8       	ldi	r24, 0x80	; 128
     792:	0e 94 0f 03 	call	0x61e	; 0x61e <GLCD_WriteCommand>
     796:	08 95       	ret

00000798 <timer_init>:
  // Xtal = 14 745 600 Hz

  // * Timer 0 - system timer ....
  // 14745600 / 1024 / 144 = 100 Hz
  //   Xtal  /must/presca/ TOP
  OCR0A = 144; // = TOP
     798:	80 e9       	ldi	r24, 0x90	; 144
     79a:	87 bd       	out	0x27, r24	; 39
  OCR0B = 100; // dummy
     79c:	84 e6       	ldi	r24, 0x64	; 100
     79e:	88 bd       	out	0x28, r24	; 40
  TCCR0A = 2; // CTC mode, hardware outputs off
     7a0:	82 e0       	ldi	r24, 0x02	; 2
     7a2:	84 bd       	out	0x24, r24	; 36
  TCCR0B = 5; // CTC mode, presc = 1024
     7a4:	85 e0       	ldi	r24, 0x05	; 5
     7a6:	85 bd       	out	0x25, r24	; 37
  TIMSK0 |= BV(OCIE0A); // compare A int enabled
     7a8:	ee e6       	ldi	r30, 0x6E	; 110
     7aa:	f0 e0       	ldi	r31, 0x00	; 0
     7ac:	80 81       	ld	r24, Z
     7ae:	82 60       	ori	r24, 0x02	; 2
     7b0:	80 83       	st	Z, r24
     7b2:	08 95       	ret

000007b4 <TB_calcSum>:
}


/******************************************************/
void TB_calcSum(void)
{
     7b4:	ee e3       	ldi	r30, 0x3E	; 62
     7b6:	f2 e0       	ldi	r31, 0x02	; 2
     7b8:	26 e4       	ldi	r18, 0x46	; 70
     7ba:	32 e0       	ldi	r19, 0x02	; 2
  byte i, sum;
  sum = 0;
     7bc:	80 e0       	ldi	r24, 0x00	; 0
  for(i=0; i<8; i++) {
    sum += TB_bufOut[i];
     7be:	91 91       	ld	r25, Z+
     7c0:	89 0f       	add	r24, r25
/******************************************************/
void TB_calcSum(void)
{
  byte i, sum;
  sum = 0;
  for(i=0; i<8; i++) {
     7c2:	e2 17       	cp	r30, r18
     7c4:	f3 07       	cpc	r31, r19
     7c6:	d9 f7       	brne	.-10     	; 0x7be <TB_calcSum+0xa>
    sum += TB_bufOut[i];
  }
  TB_bufOut[TB_BUF_SUM] = sum;
     7c8:	80 93 46 02 	sts	0x0246, r24
     7cc:	08 95       	ret

000007ce <TB_Init>:
/******************************************************/
// public functions
/******************************************************/
// initialize
void TB_Init(void * setting_in_eeprom)
{
     7ce:	cf 93       	push	r28
     7d0:	df 93       	push	r29
     7d2:	ec 01       	movw	r28, r24
  addr_setting_in_eeprom = setting_in_eeprom;
     7d4:	90 93 58 02 	sts	0x0258, r25
     7d8:	80 93 57 02 	sts	0x0257, r24
  //                 DST,   SRC, size
  eeprom_read_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     7dc:	45 e0       	ldi	r20, 0x05	; 5
     7de:	50 e0       	ldi	r21, 0x00	; 0
     7e0:	bc 01       	movw	r22, r24
     7e2:	87 e4       	ldi	r24, 0x47	; 71
     7e4:	92 e0       	ldi	r25, 0x02	; 2
     7e6:	0e 94 1b 15 	call	0x2a36	; 0x2a36 <eeprom_read_block>
  if (TB_gbparam.eemagic != 65) {
     7ea:	80 91 47 02 	lds	r24, 0x0247
     7ee:	81 34       	cpi	r24, 0x41	; 65
     7f0:	89 f0       	breq	.+34     	; 0x814 <TB_Init+0x46>
    // not valid data in eeprom
    TB_gbparam.eemagic = 66;
     7f2:	e7 e4       	ldi	r30, 0x47	; 71
     7f4:	f2 e0       	ldi	r31, 0x02	; 2
     7f6:	82 e4       	ldi	r24, 0x42	; 66
     7f8:	80 83       	st	Z, r24
    TB_gbparam.baud = 7;
     7fa:	87 e0       	ldi	r24, 0x07	; 7
     7fc:	81 83       	std	Z+1, r24	; 0x01
    TB_gbparam.address = 1;
     7fe:	81 e0       	ldi	r24, 0x01	; 1
     800:	82 83       	std	Z+2, r24	; 0x02
    TB_gbparam.telegram_pause_time = 0;
     802:	13 82       	std	Z+3, r1	; 0x03
    TB_gbparam.host_address = 2;
     804:	82 e0       	ldi	r24, 0x02	; 2
     806:	84 83       	std	Z+4, r24	; 0x04
    // save default setting to eeprom
    eeprom_write_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     808:	45 e0       	ldi	r20, 0x05	; 5
     80a:	50 e0       	ldi	r21, 0x00	; 0
     80c:	be 01       	movw	r22, r28
     80e:	cf 01       	movw	r24, r30
     810:	0e 94 3d 15 	call	0x2a7a	; 0x2a7a <eeprom_write_block>
  }
  // ted mame funkèni konfiguraci naètenou

  // zvolíme správnou komunikaèní rychlost:
  if (TB_Callback_setBaud != NULL) TB_Callback_setBaud(TB_gbparam.baud);
     814:	e0 91 cf 01 	lds	r30, 0x01CF
     818:	f0 91 d0 01 	lds	r31, 0x01D0
     81c:	30 97       	sbiw	r30, 0x00	; 0
     81e:	19 f0       	breq	.+6      	; 0x826 <TB_Init+0x58>
     820:	80 91 48 02 	lds	r24, 0x0248
     824:	09 95       	icall

  TB_AddrReply = TB_gbparam.host_address;
     826:	80 91 4b 02 	lds	r24, 0x024B
     82a:	80 93 59 02 	sts	0x0259, r24
  //TB_AddrModule= TB_gbparam.address;
  TB_AddrModule = 0;
     82e:	10 92 4d 02 	sts	0x024D, r1
}
     832:	df 91       	pop	r29
     834:	cf 91       	pop	r28
     836:	08 95       	ret

00000838 <TB_SendAck>:

/******************************************************/
// send response from module
void TB_SendAck(byte status, long int value)
{
  TB_bufOut[0] = TB_AddrReply;
     838:	ee e3       	ldi	r30, 0x3E	; 62
     83a:	f2 e0       	ldi	r31, 0x02	; 2
     83c:	90 91 59 02 	lds	r25, 0x0259
     840:	90 83       	st	Z, r25
  TB_bufOut[1] = TB_AddrModule;
     842:	90 91 4d 02 	lds	r25, 0x024D
     846:	91 83       	std	Z+1, r25	; 0x01
  TB_bufOut[2] = status;
     848:	82 83       	std	Z+2, r24	; 0x02
  TB_bufOut[3] = TB_bufIn[TB_BUF_COMMAND]; //command;
     84a:	80 91 4f 02 	lds	r24, 0x024F
     84e:	83 83       	std	Z+3, r24	; 0x03
  TB_bufOut[4] = value >> 24;
     850:	74 83       	std	Z+4, r23	; 0x04
  TB_bufOut[5] = value >> 16;
     852:	65 83       	std	Z+5, r22	; 0x05
  TB_bufOut[6] = value >> 8;
     854:	56 83       	std	Z+6, r21	; 0x06
  TB_bufOut[7] = value >> 0;
     856:	47 83       	std	Z+7, r20	; 0x07
  TB_calcSum();
     858:	0e 94 da 03 	call	0x7b4	; 0x7b4 <TB_calcSum>
// private functions
/******************************************************/
void TB_Send(void)
{
  //if (TB_Callback_TX != NULL) TB_Callback_TX();
  TB_send_flag = true;
     85c:	81 e0       	ldi	r24, 0x01	; 1
     85e:	80 93 d1 01 	sts	0x01D1, r24
     862:	08 95       	ret

00000864 <TB_Decode>:

/******************************************************/
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
     864:	0f 93       	push	r16
     866:	1f 93       	push	r17
     868:	cf 93       	push	r28
     86a:	df 93       	push	r29
     86c:	1f 92       	push	r1
     86e:	cd b7       	in	r28, 0x3d	; 61
     870:	de b7       	in	r29, 0x3e	; 62
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     872:	ee e4       	ldi	r30, 0x4E	; 78
     874:	f2 e0       	ldi	r31, 0x02	; 2
     876:	84 81       	ldd	r24, Z+4	; 0x04
             (((int32_t) TB_bufIn[5]) << 16) |
     878:	45 81       	ldd	r20, Z+5	; 0x05
     87a:	50 e0       	ldi	r21, 0x00	; 0
     87c:	60 e0       	ldi	r22, 0x00	; 0
     87e:	70 e0       	ldi	r23, 0x00	; 0
     880:	ba 01       	movw	r22, r20
     882:	55 27       	eor	r21, r21
     884:	44 27       	eor	r20, r20
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     886:	78 2b       	or	r23, r24
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;
     888:	87 81       	ldd	r24, Z+7	; 0x07
     88a:	48 2b       	or	r20, r24
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
     88c:	86 81       	ldd	r24, Z+6	; 0x06
     88e:	58 2b       	or	r21, r24
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     890:	40 93 3a 02 	sts	0x023A, r20
     894:	50 93 3b 02 	sts	0x023B, r21
     898:	60 93 3c 02 	sts	0x023C, r22
     89c:	70 93 3d 02 	sts	0x023D, r23
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;

  switch (TB_bufIn[TB_BUF_COMMAND]) {
     8a0:	11 81       	ldd	r17, Z+1	; 0x01
     8a2:	1a 30       	cpi	r17, 0x0A	; 10
     8a4:	09 f4       	brne	.+2      	; 0x8a8 <TB_Decode+0x44>
     8a6:	47 c2       	rjmp	.+1166   	; 0xd36 <TB_Decode+0x4d2>
     8a8:	88 f4       	brcc	.+34     	; 0x8cc <TB_Decode+0x68>
     8aa:	14 30       	cpi	r17, 0x04	; 4
     8ac:	09 f4       	brne	.+2      	; 0x8b0 <TB_Decode+0x4c>
     8ae:	be c2       	rjmp	.+1404   	; 0xe2c <TB_Decode+0x5c8>
     8b0:	28 f4       	brcc	.+10     	; 0x8bc <TB_Decode+0x58>
     8b2:	11 30       	cpi	r17, 0x01	; 1
     8b4:	f9 f0       	breq	.+62     	; 0x8f4 <TB_Decode+0x90>
     8b6:	12 30       	cpi	r17, 0x02	; 2
     8b8:	21 f1       	breq	.+72     	; 0x902 <TB_Decode+0x9e>
     8ba:	b1 c2       	rjmp	.+1378   	; 0xe1e <TB_Decode+0x5ba>
     8bc:	16 30       	cpi	r17, 0x06	; 6
     8be:	09 f4       	brne	.+2      	; 0x8c2 <TB_Decode+0x5e>
     8c0:	6f c0       	rjmp	.+222    	; 0x9a0 <TB_Decode+0x13c>
     8c2:	30 f1       	brcs	.+76     	; 0x910 <TB_Decode+0xac>
     8c4:	19 30       	cpi	r17, 0x09	; 9
     8c6:	09 f4       	brne	.+2      	; 0x8ca <TB_Decode+0x66>
     8c8:	95 c1       	rjmp	.+810    	; 0xbf4 <TB_Decode+0x390>
     8ca:	a9 c2       	rjmp	.+1362   	; 0xe1e <TB_Decode+0x5ba>
     8cc:	1f 30       	cpi	r17, 0x0F	; 15
     8ce:	09 f4       	brne	.+2      	; 0x8d2 <TB_Decode+0x6e>
     8d0:	1f c1       	rjmp	.+574    	; 0xb10 <TB_Decode+0x2ac>
     8d2:	38 f4       	brcc	.+14     	; 0x8e2 <TB_Decode+0x7e>
     8d4:	1d 30       	cpi	r17, 0x0D	; 13
     8d6:	09 f4       	brne	.+2      	; 0x8da <TB_Decode+0x76>
     8d8:	a9 c2       	rjmp	.+1362   	; 0xe2c <TB_Decode+0x5c8>
     8da:	1e 30       	cpi	r17, 0x0E	; 14
     8dc:	09 f4       	brne	.+2      	; 0x8e0 <TB_Decode+0x7c>
     8de:	d9 c0       	rjmp	.+434    	; 0xa92 <TB_Decode+0x22e>
     8e0:	9e c2       	rjmp	.+1340   	; 0xe1e <TB_Decode+0x5ba>
     8e2:	1e 3f       	cpi	r17, 0xFE	; 254
     8e4:	09 f4       	brne	.+2      	; 0x8e8 <TB_Decode+0x84>
     8e6:	a2 c2       	rjmp	.+1348   	; 0xe2c <TB_Decode+0x5c8>
     8e8:	08 f0       	brcs	.+2      	; 0x8ec <TB_Decode+0x88>
     8ea:	8b c2       	rjmp	.+1302   	; 0xe02 <TB_Decode+0x59e>
     8ec:	18 38       	cpi	r17, 0x88	; 136
     8ee:	09 f4       	brne	.+2      	; 0x8f2 <TB_Decode+0x8e>
     8f0:	66 c2       	rjmp	.+1228   	; 0xdbe <TB_Decode+0x55a>
     8f2:	95 c2       	rjmp	.+1322   	; 0xe1e <TB_Decode+0x5ba>
    case TB_CMD_DEBUG:
      return TB_CMD_DEBUG;
      break;
    case TB_CMD_ROR:
      TB_SendAck(TB_ERR_OK, 0);
     8f4:	40 e0       	ldi	r20, 0x00	; 0
     8f6:	50 e0       	ldi	r21, 0x00	; 0
     8f8:	ba 01       	movw	r22, r20
     8fa:	84 e6       	ldi	r24, 0x64	; 100
     8fc:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
      return TB_CMD_ROR;
     900:	95 c2       	rjmp	.+1322   	; 0xe2c <TB_Decode+0x5c8>
      break;
    case TB_CMD_ROL:
      TB_SendAck(TB_ERR_OK, 0);
     902:	40 e0       	ldi	r20, 0x00	; 0
     904:	50 e0       	ldi	r21, 0x00	; 0
     906:	ba 01       	movw	r22, r20
     908:	84 e6       	ldi	r24, 0x64	; 100
     90a:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
      return TB_CMD_ROL;
     90e:	8e c2       	rjmp	.+1308   	; 0xe2c <TB_Decode+0x5c8>
      break;
    case TB_CMD_MVP:
      return TB_CMD_MVP;
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     910:	10 91 51 02 	lds	r17, 0x0251
     914:	11 23       	and	r17, r17
     916:	41 f0       	breq	.+16     	; 0x928 <TB_Decode+0xc4>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     918:	40 e0       	ldi	r20, 0x00	; 0
     91a:	50 e0       	ldi	r21, 0x00	; 0
     91c:	ba 01       	movw	r22, r20
     91e:	84 e0       	ldi	r24, 0x04	; 4
     920:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     924:	10 e0       	ldi	r17, 0x00	; 0
     926:	82 c2       	rjmp	.+1284   	; 0xe2c <TB_Decode+0x5c8>
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     928:	80 91 50 02 	lds	r24, 0x0250
     92c:	86 30       	cpi	r24, 0x06	; 6
     92e:	e9 f0       	breq	.+58     	; 0x96a <TB_Decode+0x106>
     930:	28 f4       	brcc	.+10     	; 0x93c <TB_Decode+0xd8>
     932:	84 30       	cpi	r24, 0x04	; 4
     934:	41 f0       	breq	.+16     	; 0x946 <TB_Decode+0xe2>
     936:	85 30       	cpi	r24, 0x05	; 5
     938:	79 f0       	breq	.+30     	; 0x958 <TB_Decode+0xf4>
     93a:	2b c0       	rjmp	.+86     	; 0x992 <TB_Decode+0x12e>
     93c:	87 30       	cpi	r24, 0x07	; 7
     93e:	f1 f0       	breq	.+60     	; 0x97c <TB_Decode+0x118>
     940:	8c 38       	cpi	r24, 0x8C	; 140
     942:	29 f1       	breq	.+74     	; 0x98e <TB_Decode+0x12a>
     944:	26 c0       	rjmp	.+76     	; 0x992 <TB_Decode+0x12e>
          case TB_PARAM_SPEED:
            TB_param.speed = TB_Value;
     946:	40 93 25 02 	sts	0x0225, r20
     94a:	50 93 26 02 	sts	0x0226, r21
     94e:	60 93 27 02 	sts	0x0227, r22
     952:	70 93 28 02 	sts	0x0228, r23
            break;
     956:	1d c0       	rjmp	.+58     	; 0x992 <TB_Decode+0x12e>
          case TB_PARAM_ACCELERATION:
            TB_param.acceleration = TB_Value;
     958:	40 93 29 02 	sts	0x0229, r20
     95c:	50 93 2a 02 	sts	0x022A, r21
     960:	60 93 2b 02 	sts	0x022B, r22
     964:	70 93 2c 02 	sts	0x022C, r23
            break;
     968:	14 c0       	rjmp	.+40     	; 0x992 <TB_Decode+0x12e>
          case TB_PARAM_CURRENT_RUN:
            TB_param.current = TB_Value;
     96a:	40 93 2d 02 	sts	0x022D, r20
     96e:	50 93 2e 02 	sts	0x022E, r21
     972:	60 93 2f 02 	sts	0x022F, r22
     976:	70 93 30 02 	sts	0x0230, r23
            break;
     97a:	0b c0       	rjmp	.+22     	; 0x992 <TB_Decode+0x12e>
          case TB_PARAM_CURRENT_HOLD:
            TB_param.current_hold = TB_Value;
     97c:	40 93 31 02 	sts	0x0231, r20
     980:	50 93 32 02 	sts	0x0232, r21
     984:	60 93 33 02 	sts	0x0233, r22
     988:	70 93 34 02 	sts	0x0234, r23
            break;
     98c:	02 c0       	rjmp	.+4      	; 0x992 <TB_Decode+0x12e>
          case TB_PARAM_RESOLUTION:
            TB_param.resolution = TB_Value;
     98e:	40 93 35 02 	sts	0x0235, r20

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     992:	40 e0       	ldi	r20, 0x00	; 0
     994:	50 e0       	ldi	r21, 0x00	; 0
     996:	ba 01       	movw	r22, r20
     998:	84 e6       	ldi	r24, 0x64	; 100
     99a:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
     99e:	46 c2       	rjmp	.+1164   	; 0xe2c <TB_Decode+0x5c8>
        }
        TB_SendAckOK();
      }
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     9a0:	10 91 51 02 	lds	r17, 0x0251
     9a4:	11 23       	and	r17, r17
     9a6:	41 f0       	breq	.+16     	; 0x9b8 <TB_Decode+0x154>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     9a8:	40 e0       	ldi	r20, 0x00	; 0
     9aa:	50 e0       	ldi	r21, 0x00	; 0
     9ac:	ba 01       	movw	r22, r20
     9ae:	84 e0       	ldi	r24, 0x04	; 4
     9b0:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     9b4:	10 e0       	ldi	r17, 0x00	; 0
     9b6:	3a c2       	rjmp	.+1140   	; 0xe2c <TB_Decode+0x5c8>
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     9b8:	80 91 50 02 	lds	r24, 0x0250
     9bc:	86 30       	cpi	r24, 0x06	; 6
     9be:	49 f1       	breq	.+82     	; 0xa12 <TB_Decode+0x1ae>
     9c0:	30 f4       	brcc	.+12     	; 0x9ce <TB_Decode+0x16a>
     9c2:	84 30       	cpi	r24, 0x04	; 4
     9c4:	f1 f1       	breq	.+124    	; 0xa42 <TB_Decode+0x1de>
     9c6:	c8 f4       	brcc	.+50     	; 0x9fa <TB_Decode+0x196>
     9c8:	81 30       	cpi	r24, 0x01	; 1
     9ca:	59 f0       	breq	.+22     	; 0x9e2 <TB_Decode+0x17e>
     9cc:	5b c0       	rjmp	.+182    	; 0xa84 <TB_Decode+0x220>
     9ce:	8c 38       	cpi	r24, 0x8C	; 140
     9d0:	09 f4       	brne	.+2      	; 0x9d4 <TB_Decode+0x170>
     9d2:	43 c0       	rjmp	.+134    	; 0xa5a <TB_Decode+0x1f6>
     9d4:	84 3c       	cpi	r24, 0xC4	; 196
     9d6:	09 f4       	brne	.+2      	; 0x9da <TB_Decode+0x176>
     9d8:	49 c0       	rjmp	.+146    	; 0xa6c <TB_Decode+0x208>
     9da:	87 30       	cpi	r24, 0x07	; 7
     9dc:	09 f0       	breq	.+2      	; 0x9e0 <TB_Decode+0x17c>
     9de:	52 c0       	rjmp	.+164    	; 0xa84 <TB_Decode+0x220>
     9e0:	24 c0       	rjmp	.+72     	; 0xa2a <TB_Decode+0x1c6>
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
     9e2:	40 91 21 02 	lds	r20, 0x0221
     9e6:	50 91 22 02 	lds	r21, 0x0222
     9ea:	60 91 23 02 	lds	r22, 0x0223
     9ee:	70 91 24 02 	lds	r23, 0x0224
     9f2:	84 e6       	ldi	r24, 0x64	; 100
     9f4:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     9f8:	19 c2       	rjmp	.+1074   	; 0xe2c <TB_Decode+0x5c8>
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
     9fa:	40 91 29 02 	lds	r20, 0x0229
     9fe:	50 91 2a 02 	lds	r21, 0x022A
     a02:	60 91 2b 02 	lds	r22, 0x022B
     a06:	70 91 2c 02 	lds	r23, 0x022C
     a0a:	84 e6       	ldi	r24, 0x64	; 100
     a0c:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     a10:	0d c2       	rjmp	.+1050   	; 0xe2c <TB_Decode+0x5c8>
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
     a12:	40 91 2d 02 	lds	r20, 0x022D
     a16:	50 91 2e 02 	lds	r21, 0x022E
     a1a:	60 91 2f 02 	lds	r22, 0x022F
     a1e:	70 91 30 02 	lds	r23, 0x0230
     a22:	84 e6       	ldi	r24, 0x64	; 100
     a24:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     a28:	01 c2       	rjmp	.+1026   	; 0xe2c <TB_Decode+0x5c8>
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
     a2a:	40 91 31 02 	lds	r20, 0x0231
     a2e:	50 91 32 02 	lds	r21, 0x0232
     a32:	60 91 33 02 	lds	r22, 0x0233
     a36:	70 91 34 02 	lds	r23, 0x0234
     a3a:	84 e6       	ldi	r24, 0x64	; 100
     a3c:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     a40:	f5 c1       	rjmp	.+1002   	; 0xe2c <TB_Decode+0x5c8>
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
     a42:	40 91 25 02 	lds	r20, 0x0225
     a46:	50 91 26 02 	lds	r21, 0x0226
     a4a:	60 91 27 02 	lds	r22, 0x0227
     a4e:	70 91 28 02 	lds	r23, 0x0228
     a52:	84 e6       	ldi	r24, 0x64	; 100
     a54:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     a58:	e9 c1       	rjmp	.+978    	; 0xe2c <TB_Decode+0x5c8>
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
     a5a:	40 91 35 02 	lds	r20, 0x0235
     a5e:	50 e0       	ldi	r21, 0x00	; 0
     a60:	60 e0       	ldi	r22, 0x00	; 0
     a62:	70 e0       	ldi	r23, 0x00	; 0
     a64:	84 e6       	ldi	r24, 0x64	; 100
     a66:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     a6a:	e0 c1       	rjmp	.+960    	; 0xe2c <TB_Decode+0x5c8>
          case TB_PARAM_RFS_DISTANCE:
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
     a6c:	40 91 36 02 	lds	r20, 0x0236
     a70:	50 91 37 02 	lds	r21, 0x0237
     a74:	60 91 38 02 	lds	r22, 0x0238
     a78:	70 91 39 02 	lds	r23, 0x0239
     a7c:	84 e6       	ldi	r24, 0x64	; 100
     a7e:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     a82:	d4 c1       	rjmp	.+936    	; 0xe2c <TB_Decode+0x5c8>
// doplnit nastavitelné parametry
          default:
            TB_SendAck(TB_ERR_VALUE, 0);
     a84:	40 e0       	ldi	r20, 0x00	; 0
     a86:	50 e0       	ldi	r21, 0x00	; 0
     a88:	ba 01       	movw	r22, r20
     a8a:	84 e0       	ldi	r24, 0x04	; 4
     a8c:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     a90:	cd c1       	rjmp	.+922    	; 0xe2c <TB_Decode+0x5c8>
        }
      }
      break;
    case TB_CMD_SIO:
      if (TB_bufIn[TB_BUF_MOTOR] != 2) {
     a92:	80 91 51 02 	lds	r24, 0x0251
     a96:	82 30       	cpi	r24, 0x02	; 2
     a98:	39 f0       	breq	.+14     	; 0xaa8 <TB_Decode+0x244>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     a9a:	40 e0       	ldi	r20, 0x00	; 0
     a9c:	50 e0       	ldi	r21, 0x00	; 0
     a9e:	ba 01       	movw	r22, r20
     aa0:	84 e0       	ldi	r24, 0x04	; 4
     aa2:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
        return TB_CMD_SIO;
     aa6:	c2 c1       	rjmp	.+900    	; 0xe2c <TB_Decode+0x5c8>
      }
      switch (TB_bufIn[TB_BUF_TYPE]) {
     aa8:	80 91 50 02 	lds	r24, 0x0250
     aac:	88 23       	and	r24, r24
     aae:	19 f0       	breq	.+6      	; 0xab6 <TB_Decode+0x252>
     ab0:	81 30       	cpi	r24, 0x01	; 1
     ab2:	a1 f0       	breq	.+40     	; 0xadc <TB_Decode+0x278>
     ab4:	26 c0       	rjmp	.+76     	; 0xb02 <TB_Decode+0x29e>
        case 0:
          TB_out.b0 = (TB_Value != 0);
     ab6:	91 e0       	ldi	r25, 0x01	; 1
     ab8:	45 2b       	or	r20, r21
     aba:	46 2b       	or	r20, r22
     abc:	47 2b       	or	r20, r23
     abe:	09 f4       	brne	.+2      	; 0xac2 <TB_Decode+0x25e>
     ac0:	90 e0       	ldi	r25, 0x00	; 0
     ac2:	80 91 1c 02 	lds	r24, 0x021C
     ac6:	90 fb       	bst	r25, 0
     ac8:	80 f9       	bld	r24, 0
     aca:	80 93 1c 02 	sts	0x021C, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     ace:	40 e0       	ldi	r20, 0x00	; 0
     ad0:	50 e0       	ldi	r21, 0x00	; 0
     ad2:	ba 01       	movw	r22, r20
     ad4:	84 e6       	ldi	r24, 0x64	; 100
     ad6:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
     ada:	a8 c1       	rjmp	.+848    	; 0xe2c <TB_Decode+0x5c8>
        case 0:
          TB_out.b0 = (TB_Value != 0);
          TB_SendAckOK();
          break;
        case 1:
          TB_out.b1 = (TB_Value != 0);
     adc:	91 e0       	ldi	r25, 0x01	; 1
     ade:	45 2b       	or	r20, r21
     ae0:	46 2b       	or	r20, r22
     ae2:	47 2b       	or	r20, r23
     ae4:	09 f4       	brne	.+2      	; 0xae8 <TB_Decode+0x284>
     ae6:	90 e0       	ldi	r25, 0x00	; 0
     ae8:	80 91 1c 02 	lds	r24, 0x021C
     aec:	90 fb       	bst	r25, 0
     aee:	81 f9       	bld	r24, 1
     af0:	80 93 1c 02 	sts	0x021C, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     af4:	40 e0       	ldi	r20, 0x00	; 0
     af6:	50 e0       	ldi	r21, 0x00	; 0
     af8:	ba 01       	movw	r22, r20
     afa:	84 e6       	ldi	r24, 0x64	; 100
     afc:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
     b00:	95 c1       	rjmp	.+810    	; 0xe2c <TB_Decode+0x5c8>
        case 1:
          TB_out.b1 = (TB_Value != 0);
          TB_SendAckOK();
          break;
        default:
          TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     b02:	40 e0       	ldi	r20, 0x00	; 0
     b04:	50 e0       	ldi	r21, 0x00	; 0
     b06:	ba 01       	movw	r22, r20
     b08:	84 e0       	ldi	r24, 0x04	; 4
     b0a:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
          break;
     b0e:	8e c1       	rjmp	.+796    	; 0xe2c <TB_Decode+0x5c8>
      }
      return TB_CMD_SIO;
      break;
    case TB_CMD_GIO:
      switch (TB_bufIn[TB_BUF_MOTOR]) {
     b10:	00 91 51 02 	lds	r16, 0x0251
     b14:	01 30       	cpi	r16, 0x01	; 1
     b16:	09 f4       	brne	.+2      	; 0xb1a <TB_Decode+0x2b6>
     b18:	89 c1       	rjmp	.+786    	; 0xe2c <TB_Decode+0x5c8>
     b1a:	28 f0       	brcs	.+10     	; 0xb26 <TB_Decode+0x2c2>
     b1c:	02 30       	cpi	r16, 0x02	; 2
     b1e:	09 f4       	brne	.+2      	; 0xb22 <TB_Decode+0x2be>
     b20:	44 c0       	rjmp	.+136    	; 0xbaa <TB_Decode+0x346>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b22:	10 e0       	ldi	r17, 0x00	; 0
     b24:	83 c1       	rjmp	.+774    	; 0xe2c <TB_Decode+0x5c8>
      return TB_CMD_SIO;
      break;
    case TB_CMD_GIO:
      switch (TB_bufIn[TB_BUF_MOTOR]) {
        case 0: // inputs (4)
          switch (TB_bufIn[TB_BUF_TYPE]) {
     b26:	10 91 50 02 	lds	r17, 0x0250
     b2a:	11 30       	cpi	r17, 0x01	; 1
     b2c:	81 f0       	breq	.+32     	; 0xb4e <TB_Decode+0x2ea>
     b2e:	28 f0       	brcs	.+10     	; 0xb3a <TB_Decode+0x2d6>
     b30:	12 30       	cpi	r17, 0x02	; 2
     b32:	c9 f0       	breq	.+50     	; 0xb66 <TB_Decode+0x302>
     b34:	13 30       	cpi	r17, 0x03	; 3
     b36:	21 f1       	breq	.+72     	; 0xb80 <TB_Decode+0x31c>
     b38:	30 c0       	rjmp	.+96     	; 0xb9a <TB_Decode+0x336>
            case 0:
              TB_SendAck(TB_ERR_OK, TB_inp.b0);
     b3a:	40 91 4c 02 	lds	r20, 0x024C
     b3e:	41 70       	andi	r20, 0x01	; 1
     b40:	50 e0       	ldi	r21, 0x00	; 0
     b42:	60 e0       	ldi	r22, 0x00	; 0
     b44:	70 e0       	ldi	r23, 0x00	; 0
     b46:	84 e6       	ldi	r24, 0x64	; 100
     b48:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
              break;
     b4c:	6f c1       	rjmp	.+734    	; 0xe2c <TB_Decode+0x5c8>
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
     b4e:	40 91 4c 02 	lds	r20, 0x024C
     b52:	46 95       	lsr	r20
     b54:	41 70       	andi	r20, 0x01	; 1
     b56:	50 e0       	ldi	r21, 0x00	; 0
     b58:	60 e0       	ldi	r22, 0x00	; 0
     b5a:	70 e0       	ldi	r23, 0x00	; 0
     b5c:	84 e6       	ldi	r24, 0x64	; 100
     b5e:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b62:	10 2f       	mov	r17, r16
            case 0:
              TB_SendAck(TB_ERR_OK, TB_inp.b0);
              break;
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
              break;
     b64:	63 c1       	rjmp	.+710    	; 0xe2c <TB_Decode+0x5c8>
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
     b66:	40 91 4c 02 	lds	r20, 0x024C
     b6a:	42 fb       	bst	r20, 2
     b6c:	44 27       	eor	r20, r20
     b6e:	40 f9       	bld	r20, 0
     b70:	50 e0       	ldi	r21, 0x00	; 0
     b72:	60 e0       	ldi	r22, 0x00	; 0
     b74:	70 e0       	ldi	r23, 0x00	; 0
     b76:	84 e6       	ldi	r24, 0x64	; 100
     b78:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b7c:	10 2f       	mov	r17, r16
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
              break;
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
              break;
     b7e:	56 c1       	rjmp	.+684    	; 0xe2c <TB_Decode+0x5c8>
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
     b80:	40 91 4c 02 	lds	r20, 0x024C
     b84:	43 fb       	bst	r20, 3
     b86:	44 27       	eor	r20, r20
     b88:	40 f9       	bld	r20, 0
     b8a:	50 e0       	ldi	r21, 0x00	; 0
     b8c:	60 e0       	ldi	r22, 0x00	; 0
     b8e:	70 e0       	ldi	r23, 0x00	; 0
     b90:	84 e6       	ldi	r24, 0x64	; 100
     b92:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b96:	10 2f       	mov	r17, r16
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
              break;
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
              break;
     b98:	49 c1       	rjmp	.+658    	; 0xe2c <TB_Decode+0x5c8>
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     b9a:	40 e0       	ldi	r20, 0x00	; 0
     b9c:	50 e0       	ldi	r21, 0x00	; 0
     b9e:	ba 01       	movw	r22, r20
     ba0:	84 e0       	ldi	r24, 0x04	; 4
     ba2:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     ba6:	10 2f       	mov	r17, r16
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
              break;
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
              break;
     ba8:	41 c1       	rjmp	.+642    	; 0xe2c <TB_Decode+0x5c8>
        case 1: // analog inputs (2)
          //TB_SendAck(TB_ERR_VALUE, 0); // invalid value
          return TB_CMD_GIO;
          break;
        case 2: // outputs (2);
          switch (TB_bufIn[TB_BUF_TYPE]) {
     baa:	10 91 50 02 	lds	r17, 0x0250
     bae:	11 23       	and	r17, r17
     bb0:	19 f0       	breq	.+6      	; 0xbb8 <TB_Decode+0x354>
     bb2:	11 30       	cpi	r17, 0x01	; 1
     bb4:	59 f0       	breq	.+22     	; 0xbcc <TB_Decode+0x368>
     bb6:	16 c0       	rjmp	.+44     	; 0xbe4 <TB_Decode+0x380>
            case 0:
              TB_SendAck(TB_ERR_OK, TB_out.b0);
     bb8:	40 91 1c 02 	lds	r20, 0x021C
     bbc:	41 70       	andi	r20, 0x01	; 1
     bbe:	50 e0       	ldi	r21, 0x00	; 0
     bc0:	60 e0       	ldi	r22, 0x00	; 0
     bc2:	70 e0       	ldi	r23, 0x00	; 0
     bc4:	84 e6       	ldi	r24, 0x64	; 100
     bc6:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
              break;
     bca:	30 c1       	rjmp	.+608    	; 0xe2c <TB_Decode+0x5c8>
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
     bcc:	40 91 1c 02 	lds	r20, 0x021C
     bd0:	46 95       	lsr	r20
     bd2:	41 70       	andi	r20, 0x01	; 1
     bd4:	50 e0       	ldi	r21, 0x00	; 0
     bd6:	60 e0       	ldi	r22, 0x00	; 0
     bd8:	70 e0       	ldi	r23, 0x00	; 0
     bda:	84 e6       	ldi	r24, 0x64	; 100
     bdc:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     be0:	10 e0       	ldi	r17, 0x00	; 0
            case 0:
              TB_SendAck(TB_ERR_OK, TB_out.b0);
              break;
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
              break;
     be2:	24 c1       	rjmp	.+584    	; 0xe2c <TB_Decode+0x5c8>
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     be4:	40 e0       	ldi	r20, 0x00	; 0
     be6:	50 e0       	ldi	r21, 0x00	; 0
     be8:	ba 01       	movw	r22, r20
     bea:	84 e0       	ldi	r24, 0x04	; 4
     bec:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     bf0:	10 e0       	ldi	r17, 0x00	; 0
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
              break;
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
              break;
     bf2:	1c c1       	rjmp	.+568    	; 0xe2c <TB_Decode+0x5c8>
      break;
    case TB_CMD_RFS:
      return TB_CMD_RFS;
      break;
    case TB_CMD_SGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     bf4:	10 91 51 02 	lds	r17, 0x0251
     bf8:	11 23       	and	r17, r17
     bfa:	41 f0       	breq	.+16     	; 0xc0c <TB_Decode+0x3a8>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     bfc:	40 e0       	ldi	r20, 0x00	; 0
     bfe:	50 e0       	ldi	r21, 0x00	; 0
     c00:	ba 01       	movw	r22, r20
     c02:	84 e0       	ldi	r24, 0x04	; 4
     c04:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c08:	10 e0       	ldi	r17, 0x00	; 0
     c0a:	10 c1       	rjmp	.+544    	; 0xe2c <TB_Decode+0x5c8>
      break;
    case TB_CMD_SGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     c0c:	80 91 50 02 	lds	r24, 0x0250
     c10:	81 34       	cpi	r24, 0x41	; 65
     c12:	51 f1       	breq	.+84     	; 0xc68 <TB_Decode+0x404>
     c14:	18 f4       	brcc	.+6      	; 0xc1c <TB_Decode+0x3b8>
     c16:	80 34       	cpi	r24, 0x40	; 64
     c18:	41 f0       	breq	.+16     	; 0xc2a <TB_Decode+0x3c6>
     c1a:	86 c0       	rjmp	.+268    	; 0xd28 <TB_Decode+0x4c4>
     c1c:	82 34       	cpi	r24, 0x42	; 66
     c1e:	09 f4       	brne	.+2      	; 0xc22 <TB_Decode+0x3be>
     c20:	43 c0       	rjmp	.+134    	; 0xca8 <TB_Decode+0x444>
     c22:	8c 34       	cpi	r24, 0x4C	; 76
     c24:	09 f4       	brne	.+2      	; 0xc28 <TB_Decode+0x3c4>
     c26:	60 c0       	rjmp	.+192    	; 0xce8 <TB_Decode+0x484>
     c28:	7f c0       	rjmp	.+254    	; 0xd28 <TB_Decode+0x4c4>
          case TB_GBPARAM_EEMAGIC:
            if (TB_Value != TB_gbparam.eemagic) {
     c2a:	80 91 47 02 	lds	r24, 0x0247
     c2e:	90 e0       	ldi	r25, 0x00	; 0
     c30:	a0 e0       	ldi	r26, 0x00	; 0
     c32:	b0 e0       	ldi	r27, 0x00	; 0
     c34:	48 17       	cp	r20, r24
     c36:	59 07       	cpc	r21, r25
     c38:	6a 07       	cpc	r22, r26
     c3a:	7b 07       	cpc	r23, r27
     c3c:	71 f0       	breq	.+28     	; 0xc5a <TB_Decode+0x3f6>
              TB_gbparam.eemagic = TB_Value;
     c3e:	e7 e4       	ldi	r30, 0x47	; 71
     c40:	f2 e0       	ldi	r31, 0x02	; 2
     c42:	40 83       	st	Z, r20
              b = (void *) &(TB_gbparam.eemagic) - (void *) &(TB_gbparam);
     c44:	19 82       	std	Y+1, r1	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.eemagic);
     c46:	60 81       	ld	r22, Z
     c48:	29 81       	ldd	r18, Y+1	; 0x01
     c4a:	80 91 57 02 	lds	r24, 0x0257
     c4e:	90 91 58 02 	lds	r25, 0x0258
     c52:	82 0f       	add	r24, r18
     c54:	91 1d       	adc	r25, r1
     c56:	0e 94 2b 15 	call	0x2a56	; 0x2a56 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     c5a:	40 e0       	ldi	r20, 0x00	; 0
     c5c:	50 e0       	ldi	r21, 0x00	; 0
     c5e:	ba 01       	movw	r22, r20
     c60:	84 e6       	ldi	r24, 0x64	; 100
     c62:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     c66:	e2 c0       	rjmp	.+452    	; 0xe2c <TB_Decode+0x5c8>
          case TB_GBPARAM_BAUD:
            if (TB_Value != TB_gbparam.baud) {
     c68:	80 91 48 02 	lds	r24, 0x0248
     c6c:	90 e0       	ldi	r25, 0x00	; 0
     c6e:	a0 e0       	ldi	r26, 0x00	; 0
     c70:	b0 e0       	ldi	r27, 0x00	; 0
     c72:	48 17       	cp	r20, r24
     c74:	59 07       	cpc	r21, r25
     c76:	6a 07       	cpc	r22, r26
     c78:	7b 07       	cpc	r23, r27
     c7a:	79 f0       	breq	.+30     	; 0xc9a <TB_Decode+0x436>
              TB_gbparam.baud = TB_Value;
     c7c:	e7 e4       	ldi	r30, 0x47	; 71
     c7e:	f2 e0       	ldi	r31, 0x02	; 2
     c80:	41 83       	std	Z+1, r20	; 0x01
              b = (void *) &(TB_gbparam.baud) - (void *) &(TB_gbparam);
     c82:	81 e0       	ldi	r24, 0x01	; 1
     c84:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.baud);
     c86:	61 81       	ldd	r22, Z+1	; 0x01
     c88:	29 81       	ldd	r18, Y+1	; 0x01
     c8a:	80 91 57 02 	lds	r24, 0x0257
     c8e:	90 91 58 02 	lds	r25, 0x0258
     c92:	82 0f       	add	r24, r18
     c94:	91 1d       	adc	r25, r1
     c96:	0e 94 2b 15 	call	0x2a56	; 0x2a56 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     c9a:	40 e0       	ldi	r20, 0x00	; 0
     c9c:	50 e0       	ldi	r21, 0x00	; 0
     c9e:	ba 01       	movw	r22, r20
     ca0:	84 e6       	ldi	r24, 0x64	; 100
     ca2:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     ca6:	c2 c0       	rjmp	.+388    	; 0xe2c <TB_Decode+0x5c8>
          case TB_GBPARAM_ADDRESS:
            if (TB_Value != TB_gbparam.address) {
     ca8:	80 91 49 02 	lds	r24, 0x0249
     cac:	90 e0       	ldi	r25, 0x00	; 0
     cae:	a0 e0       	ldi	r26, 0x00	; 0
     cb0:	b0 e0       	ldi	r27, 0x00	; 0
     cb2:	48 17       	cp	r20, r24
     cb4:	59 07       	cpc	r21, r25
     cb6:	6a 07       	cpc	r22, r26
     cb8:	7b 07       	cpc	r23, r27
     cba:	79 f0       	breq	.+30     	; 0xcda <TB_Decode+0x476>
              TB_gbparam.address = TB_Value;
     cbc:	e7 e4       	ldi	r30, 0x47	; 71
     cbe:	f2 e0       	ldi	r31, 0x02	; 2
     cc0:	42 83       	std	Z+2, r20	; 0x02
              b = (void *) &(TB_gbparam.address) - (void *) &(TB_gbparam);
     cc2:	82 e0       	ldi	r24, 0x02	; 2
     cc4:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.address);
     cc6:	62 81       	ldd	r22, Z+2	; 0x02
     cc8:	29 81       	ldd	r18, Y+1	; 0x01
     cca:	80 91 57 02 	lds	r24, 0x0257
     cce:	90 91 58 02 	lds	r25, 0x0258
     cd2:	82 0f       	add	r24, r18
     cd4:	91 1d       	adc	r25, r1
     cd6:	0e 94 2b 15 	call	0x2a56	; 0x2a56 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     cda:	40 e0       	ldi	r20, 0x00	; 0
     cdc:	50 e0       	ldi	r21, 0x00	; 0
     cde:	ba 01       	movw	r22, r20
     ce0:	84 e6       	ldi	r24, 0x64	; 100
     ce2:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     ce6:	a2 c0       	rjmp	.+324    	; 0xe2c <TB_Decode+0x5c8>
          case TB_GBPARAM_HOST_ADDR:
            if (TB_Value != TB_gbparam.host_address) {
     ce8:	80 91 4b 02 	lds	r24, 0x024B
     cec:	90 e0       	ldi	r25, 0x00	; 0
     cee:	a0 e0       	ldi	r26, 0x00	; 0
     cf0:	b0 e0       	ldi	r27, 0x00	; 0
     cf2:	48 17       	cp	r20, r24
     cf4:	59 07       	cpc	r21, r25
     cf6:	6a 07       	cpc	r22, r26
     cf8:	7b 07       	cpc	r23, r27
     cfa:	79 f0       	breq	.+30     	; 0xd1a <TB_Decode+0x4b6>
              TB_gbparam.host_address = TB_Value;
     cfc:	e7 e4       	ldi	r30, 0x47	; 71
     cfe:	f2 e0       	ldi	r31, 0x02	; 2
     d00:	44 83       	std	Z+4, r20	; 0x04
              b = (void *) &(TB_gbparam.host_address) - (void *) &(TB_gbparam);
     d02:	84 e0       	ldi	r24, 0x04	; 4
     d04:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.host_address);
     d06:	64 81       	ldd	r22, Z+4	; 0x04
     d08:	29 81       	ldd	r18, Y+1	; 0x01
     d0a:	80 91 57 02 	lds	r24, 0x0257
     d0e:	90 91 58 02 	lds	r25, 0x0258
     d12:	82 0f       	add	r24, r18
     d14:	91 1d       	adc	r25, r1
     d16:	0e 94 2b 15 	call	0x2a56	; 0x2a56 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     d1a:	40 e0       	ldi	r20, 0x00	; 0
     d1c:	50 e0       	ldi	r21, 0x00	; 0
     d1e:	ba 01       	movw	r22, r20
     d20:	84 e6       	ldi	r24, 0x64	; 100
     d22:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     d26:	82 c0       	rjmp	.+260    	; 0xe2c <TB_Decode+0x5c8>
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     d28:	40 e0       	ldi	r20, 0x00	; 0
     d2a:	50 e0       	ldi	r21, 0x00	; 0
     d2c:	ba 01       	movw	r22, r20
     d2e:	84 e0       	ldi	r24, 0x04	; 4
     d30:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     d34:	7b c0       	rjmp	.+246    	; 0xe2c <TB_Decode+0x5c8>
        }
      }
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     d36:	10 91 51 02 	lds	r17, 0x0251
     d3a:	11 23       	and	r17, r17
     d3c:	41 f0       	breq	.+16     	; 0xd4e <TB_Decode+0x4ea>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     d3e:	40 e0       	ldi	r20, 0x00	; 0
     d40:	50 e0       	ldi	r21, 0x00	; 0
     d42:	ba 01       	movw	r22, r20
     d44:	84 e0       	ldi	r24, 0x04	; 4
     d46:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     d4a:	10 e0       	ldi	r17, 0x00	; 0
     d4c:	6f c0       	rjmp	.+222    	; 0xe2c <TB_Decode+0x5c8>
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     d4e:	80 91 50 02 	lds	r24, 0x0250
     d52:	81 34       	cpi	r24, 0x41	; 65
     d54:	49 f0       	breq	.+18     	; 0xd68 <TB_Decode+0x504>
     d56:	18 f4       	brcc	.+6      	; 0xd5e <TB_Decode+0x4fa>
     d58:	80 34       	cpi	r24, 0x40	; 64
     d5a:	09 f1       	breq	.+66     	; 0xd9e <TB_Decode+0x53a>
     d5c:	29 c0       	rjmp	.+82     	; 0xdb0 <TB_Decode+0x54c>
     d5e:	82 34       	cpi	r24, 0x42	; 66
     d60:	61 f0       	breq	.+24     	; 0xd7a <TB_Decode+0x516>
     d62:	8c 34       	cpi	r24, 0x4C	; 76
     d64:	99 f0       	breq	.+38     	; 0xd8c <TB_Decode+0x528>
     d66:	24 c0       	rjmp	.+72     	; 0xdb0 <TB_Decode+0x54c>
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
     d68:	40 91 48 02 	lds	r20, 0x0248
     d6c:	50 e0       	ldi	r21, 0x00	; 0
     d6e:	60 e0       	ldi	r22, 0x00	; 0
     d70:	70 e0       	ldi	r23, 0x00	; 0
     d72:	84 e6       	ldi	r24, 0x64	; 100
     d74:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     d78:	59 c0       	rjmp	.+178    	; 0xe2c <TB_Decode+0x5c8>
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
     d7a:	40 91 49 02 	lds	r20, 0x0249
     d7e:	50 e0       	ldi	r21, 0x00	; 0
     d80:	60 e0       	ldi	r22, 0x00	; 0
     d82:	70 e0       	ldi	r23, 0x00	; 0
     d84:	84 e6       	ldi	r24, 0x64	; 100
     d86:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     d8a:	50 c0       	rjmp	.+160    	; 0xe2c <TB_Decode+0x5c8>
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
     d8c:	40 91 4b 02 	lds	r20, 0x024B
     d90:	50 e0       	ldi	r21, 0x00	; 0
     d92:	60 e0       	ldi	r22, 0x00	; 0
     d94:	70 e0       	ldi	r23, 0x00	; 0
     d96:	84 e6       	ldi	r24, 0x64	; 100
     d98:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     d9c:	47 c0       	rjmp	.+142    	; 0xe2c <TB_Decode+0x5c8>
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
     d9e:	40 91 47 02 	lds	r20, 0x0247
     da2:	50 e0       	ldi	r21, 0x00	; 0
     da4:	60 e0       	ldi	r22, 0x00	; 0
     da6:	70 e0       	ldi	r23, 0x00	; 0
     da8:	84 e6       	ldi	r24, 0x64	; 100
     daa:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     dae:	3e c0       	rjmp	.+124    	; 0xe2c <TB_Decode+0x5c8>
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     db0:	40 e0       	ldi	r20, 0x00	; 0
     db2:	50 e0       	ldi	r21, 0x00	; 0
     db4:	ba 01       	movw	r22, r20
     db6:	84 e0       	ldi	r24, 0x04	; 4
     db8:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
            break;
     dbc:	37 c0       	rjmp	.+110    	; 0xe2c <TB_Decode+0x5c8>
        }
      }
      break;
    case 136: // get module version
      if (TB_bufIn[TB_BUF_TYPE] == 0) {
     dbe:	10 91 50 02 	lds	r17, 0x0250
     dc2:	11 11       	cpse	r17, r1
     dc4:	15 c0       	rjmp	.+42     	; 0xdf0 <TB_Decode+0x58c>
        // text mode
        TB_bufOut[0] = TB_AddrReply;
     dc6:	ee e3       	ldi	r30, 0x3E	; 62
     dc8:	f2 e0       	ldi	r31, 0x02	; 2
     dca:	80 91 59 02 	lds	r24, 0x0259
     dce:	80 83       	st	Z, r24
        TB_bufOut[1] = '1';
     dd0:	81 e3       	ldi	r24, 0x31	; 49
     dd2:	81 83       	std	Z+1, r24	; 0x01
        TB_bufOut[2] = '0';
     dd4:	90 e3       	ldi	r25, 0x30	; 48
     dd6:	92 83       	std	Z+2, r25	; 0x02
        TB_bufOut[3] = '2';
     dd8:	22 e3       	ldi	r18, 0x32	; 50
     dda:	23 83       	std	Z+3, r18	; 0x03
        TB_bufOut[4] = '1';
     ddc:	84 83       	std	Z+4, r24	; 0x04
        TB_bufOut[5] = 'V';
     dde:	36 e5       	ldi	r19, 0x56	; 86
     de0:	35 83       	std	Z+5, r19	; 0x05
        TB_bufOut[6] = '1';
     de2:	86 83       	std	Z+6, r24	; 0x06
        TB_bufOut[7] = '2';
     de4:	27 83       	std	Z+7, r18	; 0x07
        TB_bufOut[8] = '0';
     de6:	90 87       	std	Z+8, r25	; 0x08
// private functions
/******************************************************/
void TB_Send(void)
{
  //if (TB_Callback_TX != NULL) TB_Callback_TX();
  TB_send_flag = true;
     de8:	81 e0       	ldi	r24, 0x01	; 1
     dea:	80 93 d1 01 	sts	0x01D1, r24
     dee:	1e c0       	rjmp	.+60     	; 0xe2c <TB_Decode+0x5c8>
        TB_bufOut[7] = '2';
        TB_bufOut[8] = '0';
        TB_Send();
       } else {
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
     df0:	40 e4       	ldi	r20, 0x40	; 64
     df2:	50 e3       	ldi	r21, 0x30	; 48
     df4:	60 e2       	ldi	r22, 0x20	; 32
     df6:	70 e1       	ldi	r23, 0x10	; 16
     df8:	84 e6       	ldi	r24, 0x64	; 100
     dfa:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     dfe:	10 e0       	ldi	r17, 0x00	; 0
     e00:	15 c0       	rjmp	.+42     	; 0xe2c <TB_Decode+0x5c8>
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
      };
      break;
	case TB_BOOTLOADER: // Command 255.
 		cbi(BOOT_PORT, BOOT_PIN);
     e02:	5d 98       	cbi	0x0b, 5	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     e04:	85 e0       	ldi	r24, 0x05	; 5
     e06:	8a 95       	dec	r24
     e08:	f1 f7       	brne	.-4      	; 0xe06 <TB_Decode+0x5a2>
		_delay_us(1);
		sbi(BOOT_PORT, BOOT_PIN);
     e0a:	5d 9a       	sbi	0x0b, 5	; 11
		TB_SendAck(100, TB_BOOTLOADER);
     e0c:	4f ef       	ldi	r20, 0xFF	; 255
     e0e:	50 e0       	ldi	r21, 0x00	; 0
     e10:	60 e0       	ldi	r22, 0x00	; 0
     e12:	70 e0       	ldi	r23, 0x00	; 0
     e14:	84 e6       	ldi	r24, 0x64	; 100
     e16:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     e1a:	10 e0       	ldi	r17, 0x00	; 0
	case TB_BOOTLOADER: // Command 255.
 		cbi(BOOT_PORT, BOOT_PIN);
		_delay_us(1);
		sbi(BOOT_PORT, BOOT_PIN);
		TB_SendAck(100, TB_BOOTLOADER);
		break;
     e1c:	07 c0       	rjmp	.+14     	; 0xe2c <TB_Decode+0x5c8>
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
     e1e:	40 e0       	ldi	r20, 0x00	; 0
     e20:	50 e0       	ldi	r21, 0x00	; 0
     e22:	ba 01       	movw	r22, r20
     e24:	82 e0       	ldi	r24, 0x02	; 2
     e26:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
      return 0;
     e2a:	10 e0       	ldi	r17, 0x00	; 0
  }
  return 0;
}
     e2c:	81 2f       	mov	r24, r17
     e2e:	0f 90       	pop	r0
     e30:	df 91       	pop	r29
     e32:	cf 91       	pop	r28
     e34:	1f 91       	pop	r17
     e36:	0f 91       	pop	r16
     e38:	08 95       	ret

00000e3a <TB_SendAckOK>:

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     e3a:	40 e0       	ldi	r20, 0x00	; 0
     e3c:	50 e0       	ldi	r21, 0x00	; 0
     e3e:	ba 01       	movw	r22, r20
     e40:	84 e6       	ldi	r24, 0x64	; 100
     e42:	0e 94 1c 04 	call	0x838	; 0x838 <TB_SendAck>
     e46:	08 95       	ret

00000e48 <uart_get_char>:
  // read     -> b++, read *b
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;

  ptr = (uart0_buf_rx_ptr_b+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     e48:	90 91 dc 01 	lds	r25, 0x01DC
     e4c:	9f 5f       	subi	r25, 0xFF	; 255
     e4e:	9f 77       	andi	r25, 0x7F	; 127
  res = uart0_buf_rx[ptr];
     e50:	e9 2f       	mov	r30, r25
     e52:	f0 e0       	ldi	r31, 0x00	; 0
     e54:	ed 57       	subi	r30, 0x7D	; 125
     e56:	fc 4f       	sbci	r31, 0xFC	; 252
     e58:	80 81       	ld	r24, Z
  uart0_buf_rx_ptr_b = ptr;
     e5a:	90 93 dc 01 	sts	0x01DC, r25
  return res;
}
     e5e:	08 95       	ret

00000e60 <uart_receive_char>:
{
  // write    -> e++, write *e
  // interrupt safe -> write *(e+1); e++
  byte ptr;

  ptr = (uart0_buf_rx_ptr_e+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     e60:	90 91 db 01 	lds	r25, 0x01DB
     e64:	9f 5f       	subi	r25, 0xFF	; 255
     e66:	9f 77       	andi	r25, 0x7F	; 127
  uart0_buf_rx[ptr] = dat;
     e68:	e9 2f       	mov	r30, r25
     e6a:	f0 e0       	ldi	r31, 0x00	; 0
     e6c:	ed 57       	subi	r30, 0x7D	; 125
     e6e:	fc 4f       	sbci	r31, 0xFC	; 252
     e70:	80 83       	st	Z, r24
  uart0_buf_rx_ptr_e = ptr;
     e72:	90 93 db 01 	sts	0x01DB, r25
     e76:	08 95       	ret

00000e78 <uart_send_char>:
char uart_send_char(void)
{
  byte ptr;
  byte res;

  ptr = uart0_buf_tx_ptr;
     e78:	90 91 da 01 	lds	r25, 0x01DA
  res = uart0_buf_tx[ptr];
     e7c:	e9 2f       	mov	r30, r25
     e7e:	f0 e0       	ldi	r31, 0x00	; 0
     e80:	e6 5a       	subi	r30, 0xA6	; 166
     e82:	fd 4f       	sbci	r31, 0xFD	; 253
     e84:	80 81       	ld	r24, Z
  uart0_buf_tx_ptr = ptr+1;
     e86:	9f 5f       	subi	r25, 0xFF	; 255
     e88:	90 93 da 01 	sts	0x01DA, r25
  return res;
}
     e8c:	08 95       	ret

00000e8e <uart_send>:
/******************************************************/
// start sending TX buffer
/******************************************************/
void uart_send(void)
{
  if (uart0_flags.txing == false) {
     e8e:	80 91 d3 01 	lds	r24, 0x01D3
     e92:	80 fd       	sbrc	r24, 0
     e94:	0b c0       	rjmp	.+22     	; 0xeac <uart_send+0x1e>
    // is some data in buffer ?
    uart0_flags.txing = true;
     e96:	80 91 d3 01 	lds	r24, 0x01D3
     e9a:	81 60       	ori	r24, 0x01	; 1
     e9c:	80 93 d3 01 	sts	0x01D3, r24
    //uart0_tx_timeout = UART0_TX_TIMEOUT;
    //UART0_TX_ENA;  // tx mode
    uart0_buf_tx_ptr = 0; // send first byte from buffer
     ea0:	10 92 da 01 	sts	0x01DA, r1
    UART0_PROC_UDR = uart_send_char();
     ea4:	0e 94 3c 07 	call	0xe78	; 0xe78 <uart_send_char>
     ea8:	80 93 c6 00 	sts	0x00C6, r24
     eac:	08 95       	ret

00000eae <uart_interrupt_rx>:
/******************************************************/
// Enable/disable interrupts
/******************************************************/
void uart_interrupt_rx(byte enable)
{
  if (enable)
     eae:	88 23       	and	r24, r24
     eb0:	31 f0       	breq	.+12     	; 0xebe <uart_interrupt_rx+0x10>
    UART0_PROC_UCSRB |= BV(UART0_PROC_RXCIE);
     eb2:	e1 ec       	ldi	r30, 0xC1	; 193
     eb4:	f0 e0       	ldi	r31, 0x00	; 0
     eb6:	80 81       	ld	r24, Z
     eb8:	80 68       	ori	r24, 0x80	; 128
     eba:	80 83       	st	Z, r24
     ebc:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_RXCIE);
     ebe:	e1 ec       	ldi	r30, 0xC1	; 193
     ec0:	f0 e0       	ldi	r31, 0x00	; 0
     ec2:	80 81       	ld	r24, Z
     ec4:	8f 77       	andi	r24, 0x7F	; 127
     ec6:	80 83       	st	Z, r24
     ec8:	08 95       	ret

00000eca <uart_interrupt_tx>:
}

void uart_interrupt_tx(byte enable)
{
  if (enable)
     eca:	88 23       	and	r24, r24
     ecc:	31 f0       	breq	.+12     	; 0xeda <uart_interrupt_tx+0x10>
    UART0_PROC_UCSRB |= BV(UART0_PROC_TXCIE);
     ece:	e1 ec       	ldi	r30, 0xC1	; 193
     ed0:	f0 e0       	ldi	r31, 0x00	; 0
     ed2:	80 81       	ld	r24, Z
     ed4:	80 64       	ori	r24, 0x40	; 64
     ed6:	80 83       	st	Z, r24
     ed8:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_TXCIE);
     eda:	e1 ec       	ldi	r30, 0xC1	; 193
     edc:	f0 e0       	ldi	r31, 0x00	; 0
     ede:	80 81       	ld	r24, Z
     ee0:	8f 7b       	andi	r24, 0xBF	; 191
     ee2:	80 83       	st	Z, r24
     ee4:	08 95       	ret

00000ee6 <__vector_20>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_RX_vect)
{
     ee6:	1f 92       	push	r1
     ee8:	0f 92       	push	r0
     eea:	0f b6       	in	r0, 0x3f	; 63
     eec:	0f 92       	push	r0
     eee:	11 24       	eor	r1, r1
     ef0:	2f 93       	push	r18
     ef2:	3f 93       	push	r19
     ef4:	4f 93       	push	r20
     ef6:	5f 93       	push	r21
     ef8:	6f 93       	push	r22
     efa:	7f 93       	push	r23
     efc:	8f 93       	push	r24
     efe:	9f 93       	push	r25
     f00:	af 93       	push	r26
     f02:	bf 93       	push	r27
     f04:	ef 93       	push	r30
     f06:	ff 93       	push	r31
  byte tmpDat;
  byte tmpStatus;

  uart0_rx_timeout = UART0_TIMEOUT;
     f08:	85 e0       	ldi	r24, 0x05	; 5
     f0a:	80 93 d5 01 	sts	0x01D5, r24
  tmpStatus = UART0_PROC_UCSRA;
     f0e:	80 91 c0 00 	lds	r24, 0x00C0
  uart0_status |= tmpStatus;
     f12:	90 91 d4 01 	lds	r25, 0x01D4
     f16:	89 2b       	or	r24, r25
     f18:	80 93 d4 01 	sts	0x01D4, r24
  tmpDat = UART0_PROC_UDR;
     f1c:	80 91 c6 00 	lds	r24, 0x00C6
  uart_receive_char(tmpDat);
     f20:	0e 94 30 07 	call	0xe60	; 0xe60 <uart_receive_char>
}
     f24:	ff 91       	pop	r31
     f26:	ef 91       	pop	r30
     f28:	bf 91       	pop	r27
     f2a:	af 91       	pop	r26
     f2c:	9f 91       	pop	r25
     f2e:	8f 91       	pop	r24
     f30:	7f 91       	pop	r23
     f32:	6f 91       	pop	r22
     f34:	5f 91       	pop	r21
     f36:	4f 91       	pop	r20
     f38:	3f 91       	pop	r19
     f3a:	2f 91       	pop	r18
     f3c:	0f 90       	pop	r0
     f3e:	0f be       	out	0x3f, r0	; 63
     f40:	0f 90       	pop	r0
     f42:	1f 90       	pop	r1
     f44:	18 95       	reti

00000f46 <__vector_22>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_TX_vect)
{
     f46:	1f 92       	push	r1
     f48:	0f 92       	push	r0
     f4a:	0f b6       	in	r0, 0x3f	; 63
     f4c:	0f 92       	push	r0
     f4e:	11 24       	eor	r1, r1
     f50:	2f 93       	push	r18
     f52:	3f 93       	push	r19
     f54:	4f 93       	push	r20
     f56:	5f 93       	push	r21
     f58:	6f 93       	push	r22
     f5a:	7f 93       	push	r23
     f5c:	8f 93       	push	r24
     f5e:	9f 93       	push	r25
     f60:	af 93       	push	r26
     f62:	bf 93       	push	r27
     f64:	ef 93       	push	r30
     f66:	ff 93       	push	r31
  byte tmpDat;

  // pokud tu jsme omylem rychle pryè
  if (uart0_flags.txing == false) return;
     f68:	80 91 d3 01 	lds	r24, 0x01D3
     f6c:	80 ff       	sbrs	r24, 0
     f6e:	0e c0       	rjmp	.+28     	; 0xf8c <__vector_22+0x46>

  // is next data in buffer?
  if (uart0_buf_tx_ptr > 8) {
     f70:	80 91 da 01 	lds	r24, 0x01DA
     f74:	89 30       	cpi	r24, 0x09	; 9
     f76:	30 f0       	brcs	.+12     	; 0xf84 <__vector_22+0x3e>
    // whole buffer was sended
    uart0_flags.txing = FALSE;
     f78:	80 91 d3 01 	lds	r24, 0x01D3
     f7c:	8e 7f       	andi	r24, 0xFE	; 254
     f7e:	80 93 d3 01 	sts	0x01D3, r24
    // if whole packed was send
    return;
     f82:	04 c0       	rjmp	.+8      	; 0xf8c <__vector_22+0x46>
  } else {
    // send next byte
    tmpDat = uart_send_char();
     f84:	0e 94 3c 07 	call	0xe78	; 0xe78 <uart_send_char>
    UART0_PROC_UDR = tmpDat;
     f88:	80 93 c6 00 	sts	0x00C6, r24
  }
}
     f8c:	ff 91       	pop	r31
     f8e:	ef 91       	pop	r30
     f90:	bf 91       	pop	r27
     f92:	af 91       	pop	r26
     f94:	9f 91       	pop	r25
     f96:	8f 91       	pop	r24
     f98:	7f 91       	pop	r23
     f9a:	6f 91       	pop	r22
     f9c:	5f 91       	pop	r21
     f9e:	4f 91       	pop	r20
     fa0:	3f 91       	pop	r19
     fa2:	2f 91       	pop	r18
     fa4:	0f 90       	pop	r0
     fa6:	0f be       	out	0x3f, r0	; 63
     fa8:	0f 90       	pop	r0
     faa:	1f 90       	pop	r1
     fac:	18 95       	reti

00000fae <uart0_init>:
// Initialization
void uart0_init(void)
{
  // UART port

  UART0_PROC_UBRRL = (F_CPU / (16UL * UART0_DEFAULT_BAUD)) - 1;
     fae:	87 e0       	ldi	r24, 0x07	; 7
     fb0:	80 93 c4 00 	sts	0x00C4, r24

  UART0_PROC_UCSRB |= BV(UART0_PROC_TXEN) | BV(UART0_PROC_RXEN); /* tx/rx enable */
     fb4:	e1 ec       	ldi	r30, 0xC1	; 193
     fb6:	f0 e0       	ldi	r31, 0x00	; 0
     fb8:	80 81       	ld	r24, Z
     fba:	88 61       	ori	r24, 0x18	; 24
     fbc:	80 83       	st	Z, r24

  uart_interrupt_rx(true);
     fbe:	81 e0       	ldi	r24, 0x01	; 1
     fc0:	0e 94 57 07 	call	0xeae	; 0xeae <uart_interrupt_rx>
  uart_interrupt_tx(true);
     fc4:	81 e0       	ldi	r24, 0x01	; 1
     fc6:	0e 94 65 07 	call	0xeca	; 0xeca <uart_interrupt_tx>
  uart0_status = 0;
     fca:	10 92 d4 01 	sts	0x01D4, r1
     fce:	08 95       	ret

00000fd0 <uart0_process>:
}

//----------------------------------------------------------
// process internal logic
void uart0_process(void)
{
     fd0:	cf 92       	push	r12
     fd2:	df 92       	push	r13
     fd4:	ff 92       	push	r15
     fd6:	0f 93       	push	r16
     fd8:	1f 93       	push	r17
     fda:	cf 93       	push	r28
     fdc:	df 93       	push	r29
  uart0_buf_rx_ptr_b = uart0_buf_rx_ptr_e;
}

inline byte uart_pac_tx_empty(void)
{
  return (uart0_buf_pac_tx_ptr_e == uart0_buf_pac_tx_ptr_b);
     fde:	80 91 d9 01 	lds	r24, 0x01D9
  byte sum;
  byte *ptr;
  byte iptr;

  // pøedává zpravy na odvysílání z paketového do lineárního bufferu
  if (!uart_pac_tx_empty()) {
     fe2:	90 91 d8 01 	lds	r25, 0x01D8
     fe6:	98 17       	cp	r25, r24
     fe8:	41 f1       	breq	.+80     	; 0x103a <uart0_process+0x6a>
    // jsou data k odesláni ?
    if ((!uart0_flags.txing)) {
     fea:	90 91 d3 01 	lds	r25, 0x01D3
     fee:	90 fd       	sbrc	r25, 0
     ff0:	24 c0       	rjmp	.+72     	; 0x103a <uart0_process+0x6a>
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     ff2:	8f 5f       	subi	r24, 0xFF	; 255
     ff4:	48 2f       	mov	r20, r24
     ff6:	4f 71       	andi	r20, 0x1F	; 31
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
     ff8:	84 2f       	mov	r24, r20
     ffa:	90 e0       	ldi	r25, 0x00	; 0
     ffc:	9c 01       	movw	r18, r24
     ffe:	22 0f       	add	r18, r18
    1000:	33 1f       	adc	r19, r19
    1002:	22 0f       	add	r18, r18
    1004:	33 1f       	adc	r19, r19
    1006:	22 0f       	add	r18, r18
    1008:	33 1f       	adc	r19, r19
    100a:	28 0f       	add	r18, r24
    100c:	39 1f       	adc	r19, r25
    100e:	2d 5f       	subi	r18, 0xFD	; 253
    1010:	3b 4f       	sbci	r19, 0xFB	; 251
    1012:	b9 01       	movw	r22, r18
    1014:	67 5f       	subi	r22, 0xF7	; 247
    1016:	7f 4f       	sbci	r23, 0xFF	; 255
    1018:	f9 01       	movw	r30, r18
    101a:	df 01       	movw	r26, r30
    101c:	a2 1b       	sub	r26, r18
    101e:	b3 0b       	sbc	r27, r19
      for (i=0; i<9; i++) {
        uart0_buf_tx[i] = *ptr;
    1020:	81 91       	ld	r24, Z+
    1022:	a6 5a       	subi	r26, 0xA6	; 166
    1024:	bd 4f       	sbci	r27, 0xFD	; 253
    1026:	8c 93       	st	X, r24
    if ((!uart0_flags.txing)) {
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
      for (i=0; i<9; i++) {
    1028:	e6 17       	cp	r30, r22
    102a:	f7 07       	cpc	r31, r23
    102c:	b1 f7       	brne	.-20     	; 0x101a <uart0_process+0x4a>
        uart0_buf_tx[i] = *ptr;
        ptr++;
      }
      uart0_buf_pac_tx_ptr_b = iptr;
    102e:	40 93 d9 01 	sts	0x01D9, r20
      uart0_buf_tx_ptr = 0;
    1032:	10 92 da 01 	sts	0x01DA, r1
      uart_send();
    1036:	0e 94 47 07 	call	0xe8e	; 0xe8e <uart_send>
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
    103a:	80 91 d3 01 	lds	r24, 0x01D3
    103e:	83 fd       	sbrc	r24, 3
    1040:	56 c0       	rjmp	.+172    	; 0x10ee <uart0_process+0x11e>
/******************************************************/
// Useful functions
/******************************************************/
inline byte uart_rx_size(void)
{
  return ((uart0_buf_rx_ptr_e - uart0_buf_rx_ptr_b) & UART0_BUFFER_LINEAR_SIZE_MAX);
    1042:	80 91 db 01 	lds	r24, 0x01DB
    1046:	90 91 dc 01 	lds	r25, 0x01DC
    104a:	89 1b       	sub	r24, r25
    104c:	8f 77       	andi	r24, 0x7F	; 127
      uart_send();
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
    104e:	89 30       	cpi	r24, 0x09	; 9
    1050:	08 f4       	brcc	.+2      	; 0x1054 <uart0_process+0x84>
    1052:	4d c0       	rjmp	.+154    	; 0x10ee <uart0_process+0x11e>
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?

    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    1054:	f0 90 d6 01 	lds	r15, 0x01D6
    1058:	81 e0       	ldi	r24, 0x01	; 1
    105a:	8f 0d       	add	r24, r15
    105c:	8f 71       	andi	r24, 0x1F	; 31
    105e:	f8 2e       	mov	r15, r24
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);
    1060:	08 2f       	mov	r16, r24
    1062:	10 e0       	ldi	r17, 0x00	; 0
    1064:	e8 01       	movw	r28, r16
    1066:	cc 0f       	add	r28, r28
    1068:	dd 1f       	adc	r29, r29
    106a:	cc 0f       	add	r28, r28
    106c:	dd 1f       	adc	r29, r29
    106e:	cc 0f       	add	r28, r28
    1070:	dd 1f       	adc	r29, r29
    1072:	c0 0f       	add	r28, r16
    1074:	d1 1f       	adc	r29, r17
    1076:	cd 59       	subi	r28, 0x9D	; 157
    1078:	dd 4f       	sbci	r29, 0xFD	; 253
    107a:	6e 01       	movw	r12, r28
    107c:	89 e0       	ldi	r24, 0x09	; 9
    107e:	c8 0e       	add	r12, r24
    1080:	d1 1c       	adc	r13, r1
    
    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
      *ptr = uart_get_char();
    1082:	0e 94 24 07 	call	0xe48	; 0xe48 <uart_get_char>
    1086:	89 93       	st	Y+, r24
    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);
    
    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
    1088:	cc 15       	cp	r28, r12
    108a:	dd 05       	cpc	r29, r13
    108c:	d1 f7       	brne	.-12     	; 0x1082 <uart0_process+0xb2>
    108e:	ef 2d       	mov	r30, r15
    1090:	f0 e0       	ldi	r31, 0x00	; 0
    1092:	cf 01       	movw	r24, r30
    1094:	88 0f       	add	r24, r24
    1096:	99 1f       	adc	r25, r25
    1098:	88 0f       	add	r24, r24
    109a:	99 1f       	adc	r25, r25
    109c:	88 0f       	add	r24, r24
    109e:	99 1f       	adc	r25, r25
    10a0:	e8 0f       	add	r30, r24
    10a2:	f9 1f       	adc	r31, r25
    10a4:	ed 59       	subi	r30, 0x9D	; 157
    10a6:	fd 4f       	sbci	r31, 0xFD	; 253
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	80 e0       	ldi	r24, 0x00	; 0
    }

    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
      sum += uart0_buf_pac_rx[iptr].b[i];
    10ac:	21 91       	ld	r18, Z+
    10ae:	92 0f       	add	r25, r18
      ptr++;
    }

    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
    10b0:	8f 5f       	subi	r24, 0xFF	; 255
    10b2:	88 30       	cpi	r24, 0x08	; 8
    10b4:	d9 f7       	brne	.-10     	; 0x10ac <uart0_process+0xdc>
      sum += uart0_buf_pac_rx[iptr].b[i];
    }
    if (sum == uart0_buf_pac_rx[iptr].b[8]) {
    10b6:	f8 01       	movw	r30, r16
    10b8:	ee 0f       	add	r30, r30
    10ba:	ff 1f       	adc	r31, r31
    10bc:	ee 0f       	add	r30, r30
    10be:	ff 1f       	adc	r31, r31
    10c0:	ee 0f       	add	r30, r30
    10c2:	ff 1f       	adc	r31, r31
    10c4:	0e 0f       	add	r16, r30
    10c6:	1f 1f       	adc	r17, r31
    10c8:	f8 01       	movw	r30, r16
    10ca:	ed 59       	subi	r30, 0x9D	; 157
    10cc:	fd 4f       	sbci	r31, 0xFD	; 253
    10ce:	80 85       	ldd	r24, Z+8	; 0x08
    10d0:	89 13       	cpse	r24, r25
    10d2:	08 c0       	rjmp	.+16     	; 0x10e4 <uart0_process+0x114>
      // souèet v poøádku
      uart0_flags.data_received = TRUE; 
    10d4:	80 91 d3 01 	lds	r24, 0x01D3
    10d8:	88 60       	ori	r24, 0x08	; 8
    10da:	80 93 d3 01 	sts	0x01D3, r24
      uart0_buf_pac_rx_ptr_e = iptr;
    10de:	f0 92 d6 01 	sts	0x01D6, r15
    10e2:	05 c0       	rjmp	.+10     	; 0x10ee <uart0_process+0x11e>
     } else {
      uart0_flags.data_receive_error = TRUE;
    10e4:	80 91 d3 01 	lds	r24, 0x01D3
    10e8:	80 61       	ori	r24, 0x10	; 16
    10ea:	80 93 d3 01 	sts	0x01D3, r24
    }
  }

}
    10ee:	df 91       	pop	r29
    10f0:	cf 91       	pop	r28
    10f2:	1f 91       	pop	r17
    10f4:	0f 91       	pop	r16
    10f6:	ff 90       	pop	r15
    10f8:	df 90       	pop	r13
    10fa:	cf 90       	pop	r12
    10fc:	08 95       	ret

000010fe <uart0_ISR_timer>:
void uart0_ISR_timer(void)
{
  static byte uart0_rx_timeout_flag = 0;
  
  // smazání náhodnì pøijatých dat (RX timeout)
  if (uart0_rx_timeout > 0) {
    10fe:	80 91 d5 01 	lds	r24, 0x01D5
    1102:	88 23       	and	r24, r24
    1104:	41 f0       	breq	.+16     	; 0x1116 <__stack+0x17>
    uart0_rx_timeout--;
    1106:	80 91 d5 01 	lds	r24, 0x01D5
    110a:	81 50       	subi	r24, 0x01	; 1
    110c:	80 93 d5 01 	sts	0x01D5, r24
    uart0_rx_timeout_flag = false;
    1110:	10 92 d2 01 	sts	0x01D2, r1
    1114:	08 95       	ret
    } else {
    if (!uart0_rx_timeout_flag) {
    1116:	80 91 d2 01 	lds	r24, 0x01D2
    111a:	81 11       	cpse	r24, r1
    111c:	07 c0       	rjmp	.+14     	; 0x112c <__stack+0x2d>
      uart0_buf_rx_ptr_b = uart0_buf_rx_ptr_e;
    111e:	80 91 db 01 	lds	r24, 0x01DB
    1122:	80 93 dc 01 	sts	0x01DC, r24
      uart0_rx_timeout_flag = true;
    1126:	81 e0       	ldi	r24, 0x01	; 1
    1128:	80 93 d2 01 	sts	0x01D2, r24
    112c:	08 95       	ret

0000112e <uart0_get_data_begin>:
// must be called uart0_get_data_end() at end of handling data
byte * uart0_get_data_begin(void)
{
  byte iptr;
  
  iptr = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    112e:	80 91 d7 01 	lds	r24, 0x01D7
    1132:	8f 5f       	subi	r24, 0xFF	; 255
    1134:	8f 71       	andi	r24, 0x1F	; 31
  return (byte *) &uart0_buf_pac_rx[iptr].b[0];
    1136:	90 e0       	ldi	r25, 0x00	; 0
    1138:	9c 01       	movw	r18, r24
    113a:	22 0f       	add	r18, r18
    113c:	33 1f       	adc	r19, r19
    113e:	22 0f       	add	r18, r18
    1140:	33 1f       	adc	r19, r19
    1142:	22 0f       	add	r18, r18
    1144:	33 1f       	adc	r19, r19
    1146:	82 0f       	add	r24, r18
    1148:	93 1f       	adc	r25, r19
}
    114a:	8d 59       	subi	r24, 0x9D	; 157
    114c:	9d 4f       	sbci	r25, 0xFD	; 253
    114e:	08 95       	ret

00001150 <uart0_get_data_end>:
// must be called after uart0_get_data_begin()
byte uart0_get_data_end(void)
{
  byte i;
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    1150:	90 91 d7 01 	lds	r25, 0x01D7
    1154:	9f 5f       	subi	r25, 0xFF	; 255
    1156:	9f 71       	andi	r25, 0x1F	; 31
  uart0_buf_pac_rx_ptr_b = i;
    1158:	90 93 d7 01 	sts	0x01D7, r25
  return (uart0_buf_pac_rx_ptr_e == uart0_buf_pac_rx_ptr_b);
}

inline byte uart_pac_rx_size(void)
{
  return ((uart0_buf_pac_rx_ptr_e - uart0_buf_pac_rx_ptr_b) & UART0_BUFFER_PACKET_SIZE_MAX);
    115c:	80 91 d6 01 	lds	r24, 0x01D6
    1160:	89 1b       	sub	r24, r25
    1162:	8f 71       	andi	r24, 0x1F	; 31
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
  uart0_buf_pac_rx_ptr_b = i;
  
  i = uart_pac_rx_size();
  if (i == 0) {
    1164:	29 f4       	brne	.+10     	; 0x1170 <uart0_get_data_end+0x20>
    uart0_flags.data_received = FALSE;
    1166:	90 91 d3 01 	lds	r25, 0x01D3
    116a:	97 7f       	andi	r25, 0xF7	; 247
    116c:	90 93 d3 01 	sts	0x01D3, r25
  }
  return i;
}
    1170:	08 95       	ret

00001172 <uart0_put_data>:
{
  byte i;
  byte j;
  byte sum;
  
  j = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    1172:	40 91 d8 01 	lds	r20, 0x01D8
    1176:	4f 5f       	subi	r20, 0xFF	; 255
    1178:	4f 71       	andi	r20, 0x1F	; 31
    117a:	dc 01       	movw	r26, r24
    117c:	24 2f       	mov	r18, r20
    117e:	30 e0       	ldi	r19, 0x00	; 0
    1180:	f9 01       	movw	r30, r18
    1182:	ee 0f       	add	r30, r30
    1184:	ff 1f       	adc	r31, r31
    1186:	ee 0f       	add	r30, r30
    1188:	ff 1f       	adc	r31, r31
    118a:	ee 0f       	add	r30, r30
    118c:	ff 1f       	adc	r31, r31
    118e:	e2 0f       	add	r30, r18
    1190:	f3 1f       	adc	r31, r19
    1192:	ed 5f       	subi	r30, 0xFD	; 253
    1194:	fb 4f       	sbci	r31, 0xFB	; 251
    1196:	2f 5f       	subi	r18, 0xFF	; 255
    1198:	3f 4f       	sbci	r19, 0xFF	; 255
    119a:	c9 01       	movw	r24, r18
    119c:	88 0f       	add	r24, r24
    119e:	99 1f       	adc	r25, r25
    11a0:	88 0f       	add	r24, r24
    11a2:	99 1f       	adc	r25, r25
    11a4:	88 0f       	add	r24, r24
    11a6:	99 1f       	adc	r25, r25
    11a8:	28 0f       	add	r18, r24
    11aa:	39 1f       	adc	r19, r25
    11ac:	2d 5f       	subi	r18, 0xFD	; 253
    11ae:	3b 4f       	sbci	r19, 0xFB	; 251

  sum = 0;
  // copy data without sum
  for(i=0; i<9; i++) {
    uart0_buf_pac_tx[j].b[i] = *dataptr;
    11b0:	8d 91       	ld	r24, X+
    11b2:	81 93       	st	Z+, r24
  
  j = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
  // copy data without sum
  for(i=0; i<9; i++) {
    11b4:	e2 17       	cp	r30, r18
    11b6:	f3 07       	cpc	r31, r19
    11b8:	d9 f7       	brne	.-10     	; 0x11b0 <uart0_put_data+0x3e>
    dataptr++;
  }
  //use original sum
  //uart0_buf_pac_tx[j].n.sum = sum; // save calculated sum

  uart0_buf_pac_tx_ptr_e = j;
    11ba:	40 93 d8 01 	sts	0x01D8, r20
    11be:	08 95       	ret

000011c0 <uart1_rx_size>:
/******************************************************/
// Useful functions
/******************************************************/
byte uart1_rx_size(void)
{
  return ((uart1_buf_rx_ptr_e - uart1_buf_rx_ptr_b) & UART1_BUFFER_LINEAR_SIZE_MAX);
    11c0:	80 91 e7 01 	lds	r24, 0x01E7
    11c4:	90 91 e8 01 	lds	r25, 0x01E8
    11c8:	89 1b       	sub	r24, r25
}
    11ca:	8f 71       	andi	r24, 0x1F	; 31
    11cc:	08 95       	ret

000011ce <uart1_get_char>:
  return (uart1_buf_tx_ptr_e == uart1_buf_tx_ptr_b);
}
*/
inline byte uart1_rx_empty(void)
{
  return (uart1_buf_rx_ptr_e == uart1_buf_rx_ptr_b);
    11ce:	90 91 e7 01 	lds	r25, 0x01E7
    11d2:	80 91 e8 01 	lds	r24, 0x01E8
{
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;
  
  if (uart1_rx_empty()) {
    11d6:	98 13       	cpse	r25, r24
    11d8:	07 c0       	rjmp	.+14     	; 0x11e8 <uart1_get_char+0x1a>
    // v bufferu nic není
    uart1_flags_buferr.buf_rx_lin_under = true;
    11da:	80 91 dd 01 	lds	r24, 0x01DD
    11de:	88 60       	ori	r24, 0x08	; 8
    11e0:	80 93 dd 01 	sts	0x01DD, r24
    return 0; 
    11e4:	80 e0       	ldi	r24, 0x00	; 0
    11e6:	08 95       	ret
   } else {
    ptr = (uart1_buf_rx_ptr_b+1) & UART1_BUFFER_LINEAR_SIZE_MAX;
    11e8:	90 91 e8 01 	lds	r25, 0x01E8
    11ec:	9f 5f       	subi	r25, 0xFF	; 255
    11ee:	9f 71       	andi	r25, 0x1F	; 31
    res = uart1_buf_rx[ptr];
    11f0:	e9 2f       	mov	r30, r25
    11f2:	f0 e0       	ldi	r31, 0x00	; 0
    11f4:	e4 5b       	subi	r30, 0xB4	; 180
    11f6:	f9 4f       	sbci	r31, 0xF9	; 249
    11f8:	80 81       	ld	r24, Z
    uart1_buf_rx_ptr_b = ptr;
    11fa:	90 93 e8 01 	sts	0x01E8, r25
    return res;
  }
}
    11fe:	08 95       	ret

00001200 <uart1_receive_char>:
  return ((uart1_buf_tx_ptr_e + 1) & UART1_BUFFER_LINEAR_SIZE_MAX) == uart1_buf_tx_ptr_b);
}
*/
inline byte uart1_rx_full(void)
{
  return (((uart1_buf_rx_ptr_e + 1) & UART1_BUFFER_LINEAR_SIZE_MAX) == uart1_buf_rx_ptr_b);
    1200:	20 91 e7 01 	lds	r18, 0x01E7
    1204:	40 91 e8 01 	lds	r20, 0x01E8
    1208:	30 e0       	ldi	r19, 0x00	; 0
    120a:	2f 5f       	subi	r18, 0xFF	; 255
    120c:	3f 4f       	sbci	r19, 0xFF	; 255
    120e:	2f 71       	andi	r18, 0x1F	; 31
    1210:	33 27       	eor	r19, r19
    1212:	50 e0       	ldi	r21, 0x00	; 0
void uart1_receive_char(char dat)
{
  // interrupt safe -> write *(e+1); e++
  byte ptr;
  
  if (uart1_rx_full()) {
    1214:	24 17       	cp	r18, r20
    1216:	35 07       	cpc	r19, r21
    1218:	31 f4       	brne	.+12     	; 0x1226 <uart1_receive_char+0x26>
    // není kam pøíjímat !
    uart1_flags_buferr.buf_rx_lin_over = true;
    121a:	80 91 dd 01 	lds	r24, 0x01DD
    121e:	84 60       	ori	r24, 0x04	; 4
    1220:	80 93 dd 01 	sts	0x01DD, r24
    1224:	08 95       	ret
   } else {
    ptr = (uart1_buf_rx_ptr_e+1) & UART1_BUFFER_LINEAR_SIZE_MAX;
    1226:	90 91 e7 01 	lds	r25, 0x01E7
    122a:	9f 5f       	subi	r25, 0xFF	; 255
    122c:	9f 71       	andi	r25, 0x1F	; 31
    uart1_buf_rx[ptr] = dat;
    122e:	e9 2f       	mov	r30, r25
    1230:	f0 e0       	ldi	r31, 0x00	; 0
    1232:	e4 5b       	subi	r30, 0xB4	; 180
    1234:	f9 4f       	sbci	r31, 0xF9	; 249
    1236:	80 83       	st	Z, r24
    uart1_buf_rx_ptr_e = ptr;
    1238:	90 93 e7 01 	sts	0x01E7, r25
    123c:	08 95       	ret

0000123e <uart1_send_char>:
char uart1_send_char(void)
{
  byte ptr;
  byte res;
  
  if (uart1_buf_tx_ptr > 8) {
    123e:	80 91 e6 01 	lds	r24, 0x01E6
    1242:	89 30       	cpi	r24, 0x09	; 9
    1244:	38 f0       	brcs	.+14     	; 0x1254 <uart1_send_char+0x16>
    // není co vysílat !
    uart1_flags_buferr.buf_tx_lin_under = true;
    1246:	80 91 dd 01 	lds	r24, 0x01DD
    124a:	82 60       	ori	r24, 0x02	; 2
    124c:	80 93 dd 01 	sts	0x01DD, r24
    return 0;
    1250:	80 e0       	ldi	r24, 0x00	; 0
    1252:	08 95       	ret
   } else {
    // vrátí byte k odeslání
    ptr = uart1_buf_tx_ptr;
    1254:	e0 91 e6 01 	lds	r30, 0x01E6
    res = uart1_buf_tx[ptr];
    1258:	f0 e0       	ldi	r31, 0x00	; 0
    125a:	ed 5d       	subi	r30, 0xDD	; 221
    125c:	fa 4f       	sbci	r31, 0xFA	; 250
    125e:	80 81       	ld	r24, Z
    uart1_buf_tx_ptr++;
    1260:	90 91 e6 01 	lds	r25, 0x01E6
    1264:	9f 5f       	subi	r25, 0xFF	; 255
    1266:	90 93 e6 01 	sts	0x01E6, r25
    return res; 
  }
}
    126a:	08 95       	ret

0000126c <uart1_send>:
/******************************************************/
// start sending TX buffer
/******************************************************/
void uart1_send(void)
{
  if (uart1_flags.txing == false) {
    126c:	80 91 de 01 	lds	r24, 0x01DE
    1270:	80 fd       	sbrc	r24, 0
    1272:	11 c0       	rjmp	.+34     	; 0x1296 <uart1_send+0x2a>
    // is some data in buffer ?
    uart1_flags.txing = true;
    1274:	80 91 de 01 	lds	r24, 0x01DE
    1278:	81 60       	ori	r24, 0x01	; 1
    127a:	80 93 de 01 	sts	0x01DE, r24
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_RXEN);
    127e:	e9 ec       	ldi	r30, 0xC9	; 201
    1280:	f0 e0       	ldi	r31, 0x00	; 0
    1282:	80 81       	ld	r24, Z
    1284:	8f 7e       	andi	r24, 0xEF	; 239
    1286:	80 83       	st	Z, r24
    UART1_TX_ENA;  // tx mode
    1288:	5c 9a       	sbi	0x0b, 4	; 11
    uart1_buf_tx_ptr = 0; // send first byte from buffer
    128a:	10 92 e6 01 	sts	0x01E6, r1
    UART1_PROC_UDR = uart1_send_char();
    128e:	0e 94 1f 09 	call	0x123e	; 0x123e <uart1_send_char>
    1292:	80 93 ce 00 	sts	0x00CE, r24
    1296:	08 95       	ret

00001298 <uart1_interrupt_rx>:
/******************************************************/
// Enable/disable interrupts
/******************************************************/
void uart1_interrupt_rx(byte enable)
{
  if (enable)
    1298:	88 23       	and	r24, r24
    129a:	31 f0       	breq	.+12     	; 0x12a8 <uart1_interrupt_rx+0x10>
    UART1_PROC_UCSRB |= BV(UART1_PROC_RXCIE);
    129c:	e9 ec       	ldi	r30, 0xC9	; 201
    129e:	f0 e0       	ldi	r31, 0x00	; 0
    12a0:	80 81       	ld	r24, Z
    12a2:	80 68       	ori	r24, 0x80	; 128
    12a4:	80 83       	st	Z, r24
    12a6:	08 95       	ret
   else
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_RXCIE);
    12a8:	e9 ec       	ldi	r30, 0xC9	; 201
    12aa:	f0 e0       	ldi	r31, 0x00	; 0
    12ac:	80 81       	ld	r24, Z
    12ae:	8f 77       	andi	r24, 0x7F	; 127
    12b0:	80 83       	st	Z, r24
    12b2:	08 95       	ret

000012b4 <uart1_interrupt_tx>:
}

void uart1_interrupt_tx(byte enable)
{
  if (enable)
    12b4:	88 23       	and	r24, r24
    12b6:	31 f0       	breq	.+12     	; 0x12c4 <uart1_interrupt_tx+0x10>
    UART1_PROC_UCSRB |= BV(UART1_PROC_TXCIE);
    12b8:	e9 ec       	ldi	r30, 0xC9	; 201
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	80 81       	ld	r24, Z
    12be:	80 64       	ori	r24, 0x40	; 64
    12c0:	80 83       	st	Z, r24
    12c2:	08 95       	ret
   else
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_TXCIE);
    12c4:	e9 ec       	ldi	r30, 0xC9	; 201
    12c6:	f0 e0       	ldi	r31, 0x00	; 0
    12c8:	80 81       	ld	r24, Z
    12ca:	8f 7b       	andi	r24, 0xBF	; 191
    12cc:	80 83       	st	Z, r24
    12ce:	08 95       	ret

000012d0 <__vector_28>:

/******************************************************/
//
/******************************************************/
ISR(UART1_PROC_RX_vect)
{
    12d0:	1f 92       	push	r1
    12d2:	0f 92       	push	r0
    12d4:	0f b6       	in	r0, 0x3f	; 63
    12d6:	0f 92       	push	r0
    12d8:	11 24       	eor	r1, r1
    12da:	2f 93       	push	r18
    12dc:	3f 93       	push	r19
    12de:	4f 93       	push	r20
    12e0:	5f 93       	push	r21
    12e2:	6f 93       	push	r22
    12e4:	7f 93       	push	r23
    12e6:	8f 93       	push	r24
    12e8:	9f 93       	push	r25
    12ea:	af 93       	push	r26
    12ec:	bf 93       	push	r27
    12ee:	ef 93       	push	r30
    12f0:	ff 93       	push	r31
  byte tmpDat;
  byte tmpStatus;

  uart1_rx_timeout = UART1_TIMEOUT;
    12f2:	85 e0       	ldi	r24, 0x05	; 5
    12f4:	80 93 e1 01 	sts	0x01E1, r24
  tmpStatus = UART1_PROC_UCSRA;
    12f8:	80 91 c8 00 	lds	r24, 0x00C8
  uart1_status |= tmpStatus;
    12fc:	90 91 df 01 	lds	r25, 0x01DF
    1300:	89 2b       	or	r24, r25
    1302:	80 93 df 01 	sts	0x01DF, r24
  tmpDat = UART1_PROC_UDR;
    1306:	80 91 ce 00 	lds	r24, 0x00CE
  uart1_receive_char(tmpDat);
    130a:	0e 94 00 09 	call	0x1200	; 0x1200 <uart1_receive_char>
}
    130e:	ff 91       	pop	r31
    1310:	ef 91       	pop	r30
    1312:	bf 91       	pop	r27
    1314:	af 91       	pop	r26
    1316:	9f 91       	pop	r25
    1318:	8f 91       	pop	r24
    131a:	7f 91       	pop	r23
    131c:	6f 91       	pop	r22
    131e:	5f 91       	pop	r21
    1320:	4f 91       	pop	r20
    1322:	3f 91       	pop	r19
    1324:	2f 91       	pop	r18
    1326:	0f 90       	pop	r0
    1328:	0f be       	out	0x3f, r0	; 63
    132a:	0f 90       	pop	r0
    132c:	1f 90       	pop	r1
    132e:	18 95       	reti

00001330 <__vector_30>:

/******************************************************/
//
/******************************************************/
ISR(UART1_PROC_TX_vect)
{
    1330:	1f 92       	push	r1
    1332:	0f 92       	push	r0
    1334:	0f b6       	in	r0, 0x3f	; 63
    1336:	0f 92       	push	r0
    1338:	11 24       	eor	r1, r1
    133a:	2f 93       	push	r18
    133c:	3f 93       	push	r19
    133e:	4f 93       	push	r20
    1340:	5f 93       	push	r21
    1342:	6f 93       	push	r22
    1344:	7f 93       	push	r23
    1346:	8f 93       	push	r24
    1348:	9f 93       	push	r25
    134a:	af 93       	push	r26
    134c:	bf 93       	push	r27
    134e:	ef 93       	push	r30
    1350:	ff 93       	push	r31
  byte tmpDat;

  // ???
  if (uart1_flags.txing == false) return;
    1352:	80 91 de 01 	lds	r24, 0x01DE
    1356:	80 ff       	sbrs	r24, 0
    1358:	1c c0       	rjmp	.+56     	; 0x1392 <__vector_30+0x62>

  // is next data in buffer?
  if (uart1_buf_tx_ptr > 8) {
    135a:	80 91 e6 01 	lds	r24, 0x01E6
    135e:	89 30       	cpi	r24, 0x09	; 9
    1360:	a0 f0       	brcs	.+40     	; 0x138a <__vector_30+0x5a>
    // whole buffer was sended
    uart1_flags.txing = FALSE;
    1362:	80 91 de 01 	lds	r24, 0x01DE
    1366:	8e 7f       	andi	r24, 0xFE	; 254
    1368:	80 93 de 01 	sts	0x01DE, r24
    // if whole packed was send, wait for response
    uart1_tx_timeout = UART1_TX_TIMEOUT;
    136c:	82 e3       	ldi	r24, 0x32	; 50
    136e:	80 93 e0 01 	sts	0x01E0, r24
    uart1_flags.wait_tx = TRUE;
    1372:	80 91 de 01 	lds	r24, 0x01DE
    1376:	84 60       	ori	r24, 0x04	; 4
    1378:	80 93 de 01 	sts	0x01DE, r24
    UART1_TX_DIS;   // rx mode
    137c:	5c 98       	cbi	0x0b, 4	; 11
    UART1_PROC_UCSRB |= BV(UART1_PROC_RXEN);
    137e:	e9 ec       	ldi	r30, 0xC9	; 201
    1380:	f0 e0       	ldi	r31, 0x00	; 0
    1382:	80 81       	ld	r24, Z
    1384:	80 61       	ori	r24, 0x10	; 16
    1386:	80 83       	st	Z, r24
    return;
    1388:	04 c0       	rjmp	.+8      	; 0x1392 <__vector_30+0x62>
  }

  // send next byte
  tmpDat = uart1_send_char();
    138a:	0e 94 1f 09 	call	0x123e	; 0x123e <uart1_send_char>
  UART1_PROC_UDR = tmpDat;
    138e:	80 93 ce 00 	sts	0x00CE, r24
}
    1392:	ff 91       	pop	r31
    1394:	ef 91       	pop	r30
    1396:	bf 91       	pop	r27
    1398:	af 91       	pop	r26
    139a:	9f 91       	pop	r25
    139c:	8f 91       	pop	r24
    139e:	7f 91       	pop	r23
    13a0:	6f 91       	pop	r22
    13a2:	5f 91       	pop	r21
    13a4:	4f 91       	pop	r20
    13a6:	3f 91       	pop	r19
    13a8:	2f 91       	pop	r18
    13aa:	0f 90       	pop	r0
    13ac:	0f be       	out	0x3f, r0	; 63
    13ae:	0f 90       	pop	r0
    13b0:	1f 90       	pop	r1
    13b2:	18 95       	reti

000013b4 <uart1_init>:
{
  // UART port
  //UART1_TX_DIR;
  //DDRD |= BV(PD3);

  UART1_PROC_UBRRL = (F_CPU / (16UL * UART1_DEFAULT_BAUD)) - 1;
    13b4:	83 e0       	ldi	r24, 0x03	; 3
    13b6:	80 93 cc 00 	sts	0x00CC, r24

  UART1_PROC_UCSRB |= BV(UART1_PROC_TXEN) | BV(UART1_PROC_RXEN); /* tx/rx enable */
    13ba:	e9 ec       	ldi	r30, 0xC9	; 201
    13bc:	f0 e0       	ldi	r31, 0x00	; 0
    13be:	80 81       	ld	r24, Z
    13c0:	88 61       	ori	r24, 0x18	; 24
    13c2:	80 83       	st	Z, r24

  uart1_interrupt_rx(true);
    13c4:	81 e0       	ldi	r24, 0x01	; 1
    13c6:	0e 94 4c 09 	call	0x1298	; 0x1298 <uart1_interrupt_rx>
  uart1_interrupt_tx(true);
    13ca:	81 e0       	ldi	r24, 0x01	; 1
    13cc:	0e 94 5a 09 	call	0x12b4	; 0x12b4 <uart1_interrupt_tx>
  uart1_status = 0;
    13d0:	10 92 df 01 	sts	0x01DF, r1
    13d4:	08 95       	ret

000013d6 <uart1_process>:

extern uint8_t Pocet;
//----------------------------------------------------------
// process internal logic
void uart1_process(void)
{
    13d6:	bf 92       	push	r11
    13d8:	cf 92       	push	r12
    13da:	df 92       	push	r13
    13dc:	ef 92       	push	r14
    13de:	ff 92       	push	r15
    13e0:	0f 93       	push	r16
    13e2:	1f 93       	push	r17
    13e4:	cf 93       	push	r28
    13e6:	df 93       	push	r29
  uart1_buf_rx_ptr_b = uart1_buf_rx_ptr_e;
}

inline byte uart1_pac_tx_empty(void)
{
  return (uart1_buf_pac_tx_ptr_e == uart1_buf_pac_tx_ptr_b);
    13e8:	80 91 e5 01 	lds	r24, 0x01E5
	byte sum;
	byte *ptr;
	byte iptr;
	
	// pøedává zpravy na odvysílání z paketového do lineárního bufferu
	if (!uart1_pac_tx_empty())
    13ec:	90 91 e4 01 	lds	r25, 0x01E4
    13f0:	98 17       	cp	r25, r24
    13f2:	59 f1       	breq	.+86     	; 0x144a <uart1_process+0x74>
	{
		// jsou data k odesláni ?
		if ((!uart1_flags.txing) && (!uart1_flags.wait_tx))
    13f4:	90 91 de 01 	lds	r25, 0x01DE
    13f8:	90 fd       	sbrc	r25, 0
    13fa:	27 c0       	rjmp	.+78     	; 0x144a <uart1_process+0x74>
    13fc:	90 91 de 01 	lds	r25, 0x01DE
    1400:	92 fd       	sbrc	r25, 2
    1402:	23 c0       	rjmp	.+70     	; 0x144a <uart1_process+0x74>
		{
			// nevysíláme ani neèekáme na odpoveï ?
			// zaèneme vysílat dalí zprávu
			i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    1404:	8f 5f       	subi	r24, 0xFF	; 255
    1406:	8f 70       	andi	r24, 0x0F	; 15
			ptr = (byte *) &(uart1_buf_pac_tx[i]);
    1408:	28 2f       	mov	r18, r24
    140a:	30 e0       	ldi	r19, 0x00	; 0
    140c:	a9 01       	movw	r20, r18
    140e:	44 0f       	add	r20, r20
    1410:	55 1f       	adc	r21, r21
    1412:	44 0f       	add	r20, r20
    1414:	55 1f       	adc	r21, r21
    1416:	44 0f       	add	r20, r20
    1418:	55 1f       	adc	r21, r21
    141a:	24 0f       	add	r18, r20
    141c:	35 1f       	adc	r19, r21
    141e:	24 5d       	subi	r18, 0xD4	; 212
    1420:	3a 4f       	sbci	r19, 0xFA	; 250
			uart1_buf_pac_tx_ptr_b = i;
    1422:	80 93 e5 01 	sts	0x01E5, r24
    1426:	a9 01       	movw	r20, r18
    1428:	47 5f       	subi	r20, 0xF7	; 247
    142a:	5f 4f       	sbci	r21, 0xFF	; 255
		if ((!uart1_flags.txing) && (!uart1_flags.wait_tx))
		{
			// nevysíláme ani neèekáme na odpoveï ?
			// zaèneme vysílat dalí zprávu
			i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
			ptr = (byte *) &(uart1_buf_pac_tx[i]);
    142c:	f9 01       	movw	r30, r18
    142e:	df 01       	movw	r26, r30
    1430:	a2 1b       	sub	r26, r18
    1432:	b3 0b       	sbc	r27, r19
			uart1_buf_pac_tx_ptr_b = i;
			for (i=0; i<9; i++)
			{
				uart1_buf_tx[i] = *ptr;
    1434:	81 91       	ld	r24, Z+
    1436:	ad 5d       	subi	r26, 0xDD	; 221
    1438:	ba 4f       	sbci	r27, 0xFA	; 250
    143a:	8c 93       	st	X, r24
			// nevysíláme ani neèekáme na odpoveï ?
			// zaèneme vysílat dalí zprávu
			i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
			ptr = (byte *) &(uart1_buf_pac_tx[i]);
			uart1_buf_pac_tx_ptr_b = i;
			for (i=0; i<9; i++)
    143c:	e4 17       	cp	r30, r20
    143e:	f5 07       	cpc	r31, r21
    1440:	b1 f7       	brne	.-20     	; 0x142e <uart1_process+0x58>
			{
				uart1_buf_tx[i] = *ptr;
				ptr++;
			}
			uart1_buf_tx_ptr = 0;
    1442:	10 92 e6 01 	sts	0x01E6, r1
			uart1_send();
    1446:	0e 94 36 09 	call	0x126c	; 0x126c <uart1_send>
		}
	}

  // kontroluje pøijatá data
  if ((!uart1_flags.data_received) && (uart1_rx_size() > 8)) {
    144a:	80 91 de 01 	lds	r24, 0x01DE
    144e:	83 fd       	sbrc	r24, 3
    1450:	64 c0       	rjmp	.+200    	; 0x151a <uart1_process+0x144>
    1452:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <uart1_rx_size>
    1456:	89 30       	cpi	r24, 0x09	; 9
    1458:	08 f4       	brcc	.+2      	; 0x145c <uart1_process+0x86>
    145a:	5f c0       	rjmp	.+190    	; 0x151a <uart1_process+0x144>
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?
    // pøedáme do paketového pøijímacího bufferu
    iptr = (uart1_buf_pac_rx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX;
    145c:	b0 90 e2 01 	lds	r11, 0x01E2
    1460:	81 e0       	ldi	r24, 0x01	; 1
    1462:	8b 0d       	add	r24, r11
    1464:	8f 70       	andi	r24, 0x0F	; 15
    1466:	b8 2e       	mov	r11, r24
    1468:	e8 2e       	mov	r14, r24
    146a:	f1 2c       	mov	r15, r1
    146c:	e7 01       	movw	r28, r14
    146e:	cc 0f       	add	r28, r28
    1470:	dd 1f       	adc	r29, r29
    1472:	cc 0f       	add	r28, r28
    1474:	dd 1f       	adc	r29, r29
    1476:	cc 0f       	add	r28, r28
    1478:	dd 1f       	adc	r29, r29
    147a:	ce 0d       	add	r28, r14
    147c:	df 1d       	adc	r29, r15
    147e:	c4 54       	subi	r28, 0x44	; 68
    1480:	da 4f       	sbci	r29, 0xFA	; 250
    1482:	2f ef       	ldi	r18, 0xFF	; 255
    1484:	e2 1a       	sub	r14, r18
    1486:	f2 0a       	sbc	r15, r18
    1488:	c7 01       	movw	r24, r14
    148a:	88 0f       	add	r24, r24
    148c:	99 1f       	adc	r25, r25
    148e:	88 0f       	add	r24, r24
    1490:	99 1f       	adc	r25, r25
    1492:	88 0f       	add	r24, r24
    1494:	99 1f       	adc	r25, r25
    1496:	8e 0d       	add	r24, r14
    1498:	9f 1d       	adc	r25, r15
    149a:	9c 01       	movw	r18, r24
    149c:	24 54       	subi	r18, 0x44	; 68
    149e:	3a 4f       	sbci	r19, 0xFA	; 250
    14a0:	79 01       	movw	r14, r18
    for(i=0; i<9; i++) {
      uart1_buf_pac_rx[iptr].b[i] = uart1_get_char();
    14a2:	cb 2c       	mov	r12, r11
    14a4:	d1 2c       	mov	r13, r1
    14a6:	86 01       	movw	r16, r12
    14a8:	0e 94 e7 08 	call	0x11ce	; 0x11ce <uart1_get_char>
    14ac:	89 93       	st	Y+, r24
  // kontroluje pøijatá data
  if ((!uart1_flags.data_received) && (uart1_rx_size() > 8)) {
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?
    // pøedáme do paketového pøijímacího bufferu
    iptr = (uart1_buf_pac_rx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX;
    for(i=0; i<9; i++) {
    14ae:	ce 15       	cp	r28, r14
    14b0:	df 05       	cpc	r29, r15
    14b2:	c9 f7       	brne	.-14     	; 0x14a6 <uart1_process+0xd0>
      uart1_buf_pac_rx[iptr].b[i] = uart1_get_char();
    }
    uart1_buf_pac_rx_ptr_e = iptr;
    14b4:	b0 92 e2 01 	sts	0x01E2, r11
    14b8:	f6 01       	movw	r30, r12
    14ba:	ee 0f       	add	r30, r30
    14bc:	ff 1f       	adc	r31, r31
    14be:	ee 0f       	add	r30, r30
    14c0:	ff 1f       	adc	r31, r31
    14c2:	ee 0f       	add	r30, r30
    14c4:	ff 1f       	adc	r31, r31
    14c6:	ec 0d       	add	r30, r12
    14c8:	fd 1d       	adc	r31, r13
    14ca:	e4 54       	subi	r30, 0x44	; 68
    14cc:	fa 4f       	sbci	r31, 0xFA	; 250

    // odpovídá kontrolní souèet?
    sum = 0;
    14ce:	90 e0       	ldi	r25, 0x00	; 0
	for(i=0; i<8; i++)
    14d0:	80 e0       	ldi	r24, 0x00	; 0
	{
		sum += uart1_buf_pac_rx[iptr].b[i];
    14d2:	21 91       	ld	r18, Z+
    14d4:	92 0f       	add	r25, r18
    }
    uart1_buf_pac_rx_ptr_e = iptr;

    // odpovídá kontrolní souèet?
    sum = 0;
	for(i=0; i<8; i++)
    14d6:	8f 5f       	subi	r24, 0xFF	; 255
    14d8:	88 30       	cpi	r24, 0x08	; 8
    14da:	d9 f7       	brne	.-10     	; 0x14d2 <uart1_process+0xfc>
	{
		sum += uart1_buf_pac_rx[iptr].b[i];
    }
    if (sum == uart1_buf_pac_rx[iptr].b[8]) {
    14dc:	f8 01       	movw	r30, r16
    14de:	ee 0f       	add	r30, r30
    14e0:	ff 1f       	adc	r31, r31
    14e2:	ee 0f       	add	r30, r30
    14e4:	ff 1f       	adc	r31, r31
    14e6:	ee 0f       	add	r30, r30
    14e8:	ff 1f       	adc	r31, r31
    14ea:	0e 0f       	add	r16, r30
    14ec:	1f 1f       	adc	r17, r31
    14ee:	f8 01       	movw	r30, r16
    14f0:	e4 54       	subi	r30, 0x44	; 68
    14f2:	fa 4f       	sbci	r31, 0xFA	; 250
    14f4:	80 85       	ldd	r24, Z+8	; 0x08
    14f6:	89 13       	cpse	r24, r25
    14f8:	0b c0       	rjmp	.+22     	; 0x1510 <uart1_process+0x13a>
      // souèet v poøádku
      uart1_flags.data_received = TRUE;
    14fa:	80 91 de 01 	lds	r24, 0x01DE
    14fe:	88 60       	ori	r24, 0x08	; 8
    1500:	80 93 de 01 	sts	0x01DE, r24
      uart1_flags.wait_tx = FALSE; // odpoveï pøila
    1504:	80 91 de 01 	lds	r24, 0x01DE
    1508:	8b 7f       	andi	r24, 0xFB	; 251
    150a:	80 93 de 01 	sts	0x01DE, r24
    150e:	05 c0       	rjmp	.+10     	; 0x151a <uart1_process+0x144>
      uart1_buf_pac_rx_ptr_e = iptr;
     } else {
      uart1_flags.data_receive_error = TRUE;
    1510:	80 91 de 01 	lds	r24, 0x01DE
    1514:	80 61       	ori	r24, 0x10	; 16
    1516:	80 93 de 01 	sts	0x01DE, r24
    uart1_flags.data_received = TRUE;
    uart1_flags.wait_tx = FALSE; // odpoveï pøila
    */
  }

}
    151a:	df 91       	pop	r29
    151c:	cf 91       	pop	r28
    151e:	1f 91       	pop	r17
    1520:	0f 91       	pop	r16
    1522:	ff 90       	pop	r15
    1524:	ef 90       	pop	r14
    1526:	df 90       	pop	r13
    1528:	cf 90       	pop	r12
    152a:	bf 90       	pop	r11
    152c:	08 95       	ret

0000152e <uart1_ISR_timer>:
//----------------------------------------------------------
// timer function
void uart1_ISR_timer(void)
{
  // pauza za odeslanými daty (nepøila odpovìï)
  if (uart1_flags.wait_tx) {
    152e:	80 91 de 01 	lds	r24, 0x01DE
    1532:	82 ff       	sbrs	r24, 2
    1534:	0e c0       	rjmp	.+28     	; 0x1552 <uart1_ISR_timer+0x24>
    uart1_tx_timeout--;
    1536:	80 91 e0 01 	lds	r24, 0x01E0
    153a:	81 50       	subi	r24, 0x01	; 1
    153c:	80 93 e0 01 	sts	0x01E0, r24
    if (uart1_tx_timeout == 0) {
    1540:	80 91 e0 01 	lds	r24, 0x01E0
    1544:	81 11       	cpse	r24, r1
    1546:	05 c0       	rjmp	.+10     	; 0x1552 <uart1_ISR_timer+0x24>
      uart1_flags.wait_tx = FALSE;
    1548:	80 91 de 01 	lds	r24, 0x01DE
    154c:	8b 7f       	andi	r24, 0xFB	; 251
    154e:	80 93 de 01 	sts	0x01DE, r24
    }
  }

  // smazání náhodnì pøijatých dat
  if (uart1_rx_timeout > 0) {
    1552:	80 91 e1 01 	lds	r24, 0x01E1
    1556:	88 23       	and	r24, r24
    1558:	31 f0       	breq	.+12     	; 0x1566 <uart1_ISR_timer+0x38>
    uart1_rx_timeout--;
    155a:	80 91 e1 01 	lds	r24, 0x01E1
    155e:	81 50       	subi	r24, 0x01	; 1
    1560:	80 93 e1 01 	sts	0x01E1, r24
    1564:	08 95       	ret
    } else {
    uart1_buf_rx_ptr_b = uart1_buf_rx_ptr_e;
    1566:	80 91 e7 01 	lds	r24, 0x01E7
    156a:	80 93 e8 01 	sts	0x01E8, r24
    156e:	08 95       	ret

00001570 <uart1_get_data_begin>:
  return (uart1_buf_pac_tx_ptr_e == uart1_buf_pac_tx_ptr_b);
}

inline byte uart1_pac_rx_empty(void)
{
  return (uart1_buf_pac_rx_ptr_e == uart1_buf_pac_rx_ptr_b);
    1570:	80 91 e3 01 	lds	r24, 0x01E3
// must be called uart0_get_data_end() at end of handling data
byte * uart1_get_data_begin(void)
{
  byte iptr;
  
  if (uart1_pac_rx_empty()) {
    1574:	90 91 e2 01 	lds	r25, 0x01E2
    1578:	98 13       	cpse	r25, r24
    157a:	08 c0       	rjmp	.+16     	; 0x158c <uart1_get_data_begin+0x1c>
    // není co pøedat !
    uart1_flags_buferr.buf_rx_pac_under = true;
    157c:	80 91 dd 01 	lds	r24, 0x01DD
    1580:	80 68       	ori	r24, 0x80	; 128
    1582:	80 93 dd 01 	sts	0x01DD, r24
    return 0;
    1586:	80 e0       	ldi	r24, 0x00	; 0
    1588:	90 e0       	ldi	r25, 0x00	; 0
    158a:	08 95       	ret
   } else {
    iptr = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    158c:	8f 5f       	subi	r24, 0xFF	; 255
    158e:	8f 70       	andi	r24, 0x0F	; 15
    return (byte *) &uart1_buf_pac_rx[iptr].b[0];
    1590:	90 e0       	ldi	r25, 0x00	; 0
    1592:	9c 01       	movw	r18, r24
    1594:	22 0f       	add	r18, r18
    1596:	33 1f       	adc	r19, r19
    1598:	22 0f       	add	r18, r18
    159a:	33 1f       	adc	r19, r19
    159c:	22 0f       	add	r18, r18
    159e:	33 1f       	adc	r19, r19
    15a0:	82 0f       	add	r24, r18
    15a2:	93 1f       	adc	r25, r19
    15a4:	84 54       	subi	r24, 0x44	; 68
    15a6:	9a 4f       	sbci	r25, 0xFA	; 250
  }
}
    15a8:	08 95       	ret

000015aa <uart1_get_data_end>:
// must be called after uart0_get_data_begin()
byte uart1_get_data_end(void)
{
  byte i;
  
  i = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    15aa:	90 91 e3 01 	lds	r25, 0x01E3
    15ae:	9f 5f       	subi	r25, 0xFF	; 255
    15b0:	9f 70       	andi	r25, 0x0F	; 15
  uart1_buf_pac_rx_ptr_b = i;
    15b2:	90 93 e3 01 	sts	0x01E3, r25
  return (uart1_buf_pac_tx_ptr_e - uart1_buf_pac_tx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
}

inline byte uart1_pac_rx_size(void)
{
  return (uart1_buf_pac_rx_ptr_e - uart1_buf_pac_rx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
    15b6:	80 91 e2 01 	lds	r24, 0x01E2
    15ba:	89 1b       	sub	r24, r25
    15bc:	8f 70       	andi	r24, 0x0F	; 15
  
  i = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
  uart1_buf_pac_rx_ptr_b = i;
  
  i = uart1_pac_rx_size();
  if (i == 0) {
    15be:	29 f4       	brne	.+10     	; 0x15ca <uart1_get_data_end+0x20>
    uart1_flags.data_received = FALSE;
    15c0:	90 91 de 01 	lds	r25, 0x01DE
    15c4:	97 7f       	andi	r25, 0xF7	; 247
    15c6:	90 93 de 01 	sts	0x01DE, r25
  }
  return i;
}
    15ca:	08 95       	ret

000015cc <uart1_put_data>:

//----------------------------------------------------------
// send packet pointed by dataptr
void uart1_put_data(byte * dataptr)
{
    15cc:	cf 93       	push	r28
    15ce:	df 93       	push	r29
    15d0:	fc 01       	movw	r30, r24
  return (uart1_buf_pac_rx_ptr_e - uart1_buf_pac_rx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
}

inline byte uart1_pac_tx_full(void)
{
  return (((uart1_buf_pac_tx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX) ==  uart1_buf_pac_tx_ptr_b);
    15d2:	40 91 e4 01 	lds	r20, 0x01E4
    15d6:	84 2f       	mov	r24, r20
    15d8:	90 e0       	ldi	r25, 0x00	; 0
    15da:	01 96       	adiw	r24, 0x01	; 1
    15dc:	8f 70       	andi	r24, 0x0F	; 15
    15de:	99 27       	eor	r25, r25
    15e0:	20 91 e5 01 	lds	r18, 0x01E5
    15e4:	30 e0       	ldi	r19, 0x00	; 0
{
  byte i;
  byte j;
  byte sum;
  
  if (uart1_pac_tx_full()) {
    15e6:	82 17       	cp	r24, r18
    15e8:	93 07       	cpc	r25, r19
    15ea:	31 f4       	brne	.+12     	; 0x15f8 <uart1_put_data+0x2c>
    // není kam zapsat !
    uart1_flags_buferr.buf_tx_pac_over = true;
    15ec:	80 91 dd 01 	lds	r24, 0x01DD
    15f0:	80 61       	ori	r24, 0x10	; 16
    15f2:	80 93 dd 01 	sts	0x01DD, r24
    return;
    15f6:	2b c0       	rjmp	.+86     	; 0x164e <uart1_put_data+0x82>
  }
  
  j = (uart1_buf_pac_tx_ptr_e+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    15f8:	4f 5f       	subi	r20, 0xFF	; 255
    15fa:	4f 70       	andi	r20, 0x0F	; 15
    15fc:	84 2f       	mov	r24, r20
    15fe:	90 e0       	ldi	r25, 0x00	; 0
    1600:	dc 01       	movw	r26, r24
    1602:	aa 0f       	add	r26, r26
    1604:	bb 1f       	adc	r27, r27
    1606:	aa 0f       	add	r26, r26
    1608:	bb 1f       	adc	r27, r27
    160a:	aa 0f       	add	r26, r26
    160c:	bb 1f       	adc	r27, r27
    160e:	a8 0f       	add	r26, r24
    1610:	b9 1f       	adc	r27, r25
    1612:	a4 5d       	subi	r26, 0xD4	; 212
    1614:	ba 4f       	sbci	r27, 0xFA	; 250
    1616:	ef 01       	movw	r28, r30
    1618:	28 96       	adiw	r28, 0x08	; 8

  sum = 0;
    161a:	80 e0       	ldi	r24, 0x00	; 0
  // copy data without sum
  for(i=0; i<8; i++) {
    uart1_buf_pac_tx[j].b[i] = *dataptr;
    161c:	64 2f       	mov	r22, r20
    161e:	70 e0       	ldi	r23, 0x00	; 0
    1620:	9b 01       	movw	r18, r22
    1622:	90 81       	ld	r25, Z
    1624:	9d 93       	st	X+, r25
    sum += *dataptr;
    1626:	91 91       	ld	r25, Z+
    1628:	89 0f       	add	r24, r25
  
  j = (uart1_buf_pac_tx_ptr_e+1) & UART1_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
  // copy data without sum
  for(i=0; i<8; i++) {
    162a:	ec 17       	cp	r30, r28
    162c:	fd 07       	cpc	r31, r29
    162e:	c1 f7       	brne	.-16     	; 0x1620 <uart1_put_data+0x54>
    uart1_buf_pac_tx[j].b[i] = *dataptr;
    sum += *dataptr;
    dataptr++;
  }
  uart1_buf_pac_tx[j].n.sum = sum; // save calculated sum
    1630:	fb 01       	movw	r30, r22
    1632:	ee 0f       	add	r30, r30
    1634:	ff 1f       	adc	r31, r31
    1636:	ee 0f       	add	r30, r30
    1638:	ff 1f       	adc	r31, r31
    163a:	ee 0f       	add	r30, r30
    163c:	ff 1f       	adc	r31, r31
    163e:	2e 0f       	add	r18, r30
    1640:	3f 1f       	adc	r19, r31
    1642:	f9 01       	movw	r30, r18
    1644:	e4 5d       	subi	r30, 0xD4	; 212
    1646:	fa 4f       	sbci	r31, 0xFA	; 250
    1648:	80 87       	std	Z+8, r24	; 0x08

  uart1_buf_pac_tx_ptr_e = j;
    164a:	40 93 e4 01 	sts	0x01E4, r20
}
    164e:	df 91       	pop	r29
    1650:	cf 91       	pop	r28
    1652:	08 95       	ret

00001654 <uart1_set_baud>:
//----------------------------------------------------------
// Set from default baud rates
void uart1_set_baud(byte baud)
{
  // UART port
  switch (baud) {
    1654:	90 e0       	ldi	r25, 0x00	; 0
    1656:	8b 30       	cpi	r24, 0x0B	; 11
    1658:	91 05       	cpc	r25, r1
    165a:	80 f5       	brcc	.+96     	; 0x16bc <uart1_set_baud+0x68>
    165c:	fc 01       	movw	r30, r24
    165e:	e2 5c       	subi	r30, 0xC2	; 194
    1660:	ff 4f       	sbci	r31, 0xFF	; 255
    1662:	0c 94 07 13 	jmp	0x260e	; 0x260e <__tablejump2__>
    case 0:  
      MACRO_BAUDRATE(9600);
    1666:	8f e5       	ldi	r24, 0x5F	; 95
    1668:	80 93 cc 00 	sts	0x00CC, r24
      break;
    166c:	08 95       	ret
    case 1:  
      MACRO_BAUDRATE(14400);
    166e:	8f e3       	ldi	r24, 0x3F	; 63
    1670:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1674:	08 95       	ret
    case 2:  
      MACRO_BAUDRATE(19200);
    1676:	8f e2       	ldi	r24, 0x2F	; 47
    1678:	80 93 cc 00 	sts	0x00CC, r24
      break;
    167c:	08 95       	ret
    case 3:  
      MACRO_BAUDRATE(28800);
    167e:	8f e1       	ldi	r24, 0x1F	; 31
    1680:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1684:	08 95       	ret
    case 4:  
      MACRO_BAUDRATE(38400);
    1686:	87 e1       	ldi	r24, 0x17	; 23
    1688:	80 93 cc 00 	sts	0x00CC, r24
      break;
    168c:	08 95       	ret
    case 5:  
      MACRO_BAUDRATE(57600);
    168e:	8f e0       	ldi	r24, 0x0F	; 15
    1690:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1694:	08 95       	ret
    case 6:  
      MACRO_BAUDRATE(76800);
    1696:	8b e0       	ldi	r24, 0x0B	; 11
    1698:	80 93 cc 00 	sts	0x00CC, r24
      break;
    169c:	08 95       	ret
    case 7:  
      MACRO_BAUDRATE(115200);
    169e:	87 e0       	ldi	r24, 0x07	; 7
    16a0:	80 93 cc 00 	sts	0x00CC, r24
      break;
    16a4:	08 95       	ret
    case 8:  
      MACRO_BAUDRATE(230400);
    16a6:	83 e0       	ldi	r24, 0x03	; 3
    16a8:	80 93 cc 00 	sts	0x00CC, r24
      break;
    16ac:	08 95       	ret
    case 9:  
      MACRO_BAUDRATE(250000);
    16ae:	82 e0       	ldi	r24, 0x02	; 2
    16b0:	80 93 cc 00 	sts	0x00CC, r24
      break;
    16b4:	08 95       	ret
    case 10:  
      MACRO_BAUDRATE(500000);
    16b6:	10 92 cc 00 	sts	0x00CC, r1
      break;
    16ba:	08 95       	ret
    default:  
      MACRO_BAUDRATE(19200);
    16bc:	8f e2       	ldi	r24, 0x2F	; 47
    16be:	80 93 cc 00 	sts	0x00CC, r24
    16c2:	08 95       	ret

000016c4 <__vector_16>:

byte rom0[9] = {};


//----------------------------------------------------------
ISR(TIMER0_COMPA_vect) {
    16c4:	1f 92       	push	r1
    16c6:	0f 92       	push	r0
    16c8:	0f b6       	in	r0, 0x3f	; 63
    16ca:	0f 92       	push	r0
    16cc:	11 24       	eor	r1, r1
    16ce:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    16d0:	81 e0       	ldi	r24, 0x01	; 1
    16d2:	80 93 f2 01 	sts	0x01F2, r24
}
    16d6:	8f 91       	pop	r24
    16d8:	0f 90       	pop	r0
    16da:	0f be       	out	0x3f, r0	; 63
    16dc:	0f 90       	pop	r0
    16de:	1f 90       	pop	r1
    16e0:	18 95       	reti

000016e2 <__vector_17>:

ISR(TIMER0_COMPB_vect) {
    16e2:	1f 92       	push	r1
    16e4:	0f 92       	push	r0
    16e6:	0f b6       	in	r0, 0x3f	; 63
    16e8:	0f 92       	push	r0
    16ea:	11 24       	eor	r1, r1
    16ec:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    16ee:	81 e0       	ldi	r24, 0x01	; 1
    16f0:	80 93 f2 01 	sts	0x01F2, r24
}
    16f4:	8f 91       	pop	r24
    16f6:	0f 90       	pop	r0
    16f8:	0f be       	out	0x3f, r0	; 63
    16fa:	0f 90       	pop	r0
    16fc:	1f 90       	pop	r1
    16fe:	18 95       	reti

00001700 <__vector_18>:

ISR(TIMER0_OVF_vect) {
    1700:	1f 92       	push	r1
    1702:	0f 92       	push	r0
    1704:	0f b6       	in	r0, 0x3f	; 63
    1706:	0f 92       	push	r0
    1708:	11 24       	eor	r1, r1
    170a:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    170c:	81 e0       	ldi	r24, 0x01	; 1
    170e:	80 93 f2 01 	sts	0x01F2, r24
}
    1712:	8f 91       	pop	r24
    1714:	0f 90       	pop	r0
    1716:	0f be       	out	0x3f, r0	; 63
    1718:	0f 90       	pop	r0
    171a:	1f 90       	pop	r1
    171c:	18 95       	reti

0000171e <process_timer_100Hz>:

//----------------------------------------------------------
void process_timer_100Hz(void)
{
  if (timer0_flag)
    171e:	80 91 f2 01 	lds	r24, 0x01F2
    1722:	88 23       	and	r24, r24
    1724:	31 f0       	breq	.+12     	; 0x1732 <process_timer_100Hz+0x14>
  { // T = 10ms
    timer0_flag = false;
    1726:	10 92 f2 01 	sts	0x01F2, r1
    uart0_ISR_timer();
    172a:	0e 94 7f 08 	call	0x10fe	; 0x10fe <uart0_ISR_timer>
    uart1_ISR_timer();
    172e:	0e 94 97 0a 	call	0x152e	; 0x152e <uart1_ISR_timer>
    1732:	08 95       	ret

00001734 <init>:
//----------------------------------------------------------
void init(void)
{

  //DDRB = BV(PB0);
  DDRD = BV(PD1) | BV(PD3) | BV(PD4);
    1734:	8a e1       	ldi	r24, 0x1A	; 26
    1736:	8a b9       	out	0x0a, r24	; 10
	//Nastavení Resetu pro Moduly (Nastavení do log.1)
	sbi(BOOT_PORT, BOOT_PIN);
    1738:	5d 9a       	sbi	0x0b, 5	; 11
	
  uart0_init(); // PC
    173a:	0e 94 d7 07 	call	0xfae	; 0xfae <uart0_init>
  uart1_init(); // internal
    173e:	0e 94 da 09 	call	0x13b4	; 0x13b4 <uart1_init>
  adc_init();
    1742:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <adc_init>
  //ADCInit();
  timer_init();
    1746:	0e 94 cc 03 	call	0x798	; 0x798 <timer_init>
  TB_Callback_setBaud = uart1_set_baud;
    174a:	8a e2       	ldi	r24, 0x2A	; 42
    174c:	9b e0       	ldi	r25, 0x0B	; 11
    174e:	90 93 d0 01 	sts	0x01D0, r25
    1752:	80 93 cf 01 	sts	0x01CF, r24
  TB_Init((void*) 0x10); // addr in eeprom with settings
    1756:	80 e1       	ldi	r24, 0x10	; 16
    1758:	90 e0       	ldi	r25, 0x00	; 0
    175a:	0e 94 e7 03 	call	0x7ce	; 0x7ce <TB_Init>
  pp_init();
    175e:	0e 94 da 02 	call	0x5b4	; 0x5b4 <pp_init>
  sei();
    1762:	78 94       	sei
    1764:	08 95       	ret

00001766 <RomReaderProgram>:
}

void RomReaderProgram()
// Read the ID of the attached Dallas 18B20 device
// Note: only ONE device should be on the bus.
{
    1766:	0f 93       	push	r16
    1768:	1f 93       	push	r17
    176a:	cf 93       	push	r28
    176c:	df 93       	push	r29
	// write 64-bit ROM code on first LCD line
	therm_Reset();
    176e:	0e 94 0b 01 	call	0x216	; 0x216 <therm_Reset>
	therm_WriteByte(THERM_READROM);
    1772:	83 e3       	ldi	r24, 0x33	; 51
    1774:	0e 94 3e 01 	call	0x27c	; 0x27c <therm_WriteByte>
    1778:	c9 ee       	ldi	r28, 0xE9	; 233
    177a:	d1 e0       	ldi	r29, 0x01	; 1
    177c:	01 ef       	ldi	r16, 0xF1	; 241
    177e:	11 e0       	ldi	r17, 0x01	; 1
	for (byte i=0; i<8; i++)
	{
		byte data = therm_ReadByte();
    1780:	0e 94 4c 01 	call	0x298	; 0x298 <therm_ReadByte>
		rom0[i] = data;
    1784:	89 93       	st	Y+, r24
// Note: only ONE device should be on the bus.
{
	// write 64-bit ROM code on first LCD line
	therm_Reset();
	therm_WriteByte(THERM_READROM);
	for (byte i=0; i<8; i++)
    1786:	c0 17       	cp	r28, r16
    1788:	d1 07       	cpc	r29, r17
    178a:	d1 f7       	brne	.-12     	; 0x1780 <RomReaderProgram+0x1a>
	{
		byte data = therm_ReadByte();
		rom0[i] = data;
	}
}
    178c:	df 91       	pop	r29
    178e:	cf 91       	pop	r28
    1790:	1f 91       	pop	r17
    1792:	0f 91       	pop	r16
    1794:	08 95       	ret

00001796 <main>:

//----------------------------------------------------------
int main(void)
{
    1796:	cf 93       	push	r28
    1798:	df 93       	push	r29
    179a:	cd b7       	in	r28, 0x3d	; 61
    179c:	de b7       	in	r29, 0x3e	; 62
    179e:	6e 97       	sbiw	r28, 0x1e	; 30
    17a0:	0f b6       	in	r0, 0x3f	; 63
    17a2:	f8 94       	cli
    17a4:	de bf       	out	0x3e, r29	; 62
    17a6:	0f be       	out	0x3f, r0	; 63
    17a8:	cd bf       	out	0x3d, r28	; 61
	init();
    17aa:	0e 94 9a 0b 	call	0x1734	; 0x1734 <init>
	
	char Vystup[24];
	uint8_t MereniADC=0;
	float Convert=0;
	uint8_t PosunX=0, PosunY=0;
	int Cele = 0, Deset = 0, Znamenko = 0;
    17ae:	1a 8e       	std	Y+26, r1	; 0x1a
    17b0:	19 8e       	std	Y+25, r1	; 0x19
    17b2:	1c 8e       	std	Y+28, r1	; 0x1c
    17b4:	1b 8e       	std	Y+27, r1	; 0x1b
    17b6:	1e 8e       	std	Y+30, r1	; 0x1e
    17b8:	1d 8e       	std	Y+29, r1	; 0x1d
	
	
	GLCD_Initalize(); // Initalize LCD
    17ba:	0e 94 8d 03 	call	0x71a	; 0x71a <GLCD_Initalize>
		CheckModules.n.addr++;
		CheckModules.n.sum = TB_calcSum_Bus((byte *) &CheckModules);
	}
	*/
	
	GLCD_ClearText(); // Clear text area
    17be:	0e 94 4a 03 	call	0x694	; 0x694 <GLCD_ClearText>
	GLCD_ClearCG(); // Clear character generator area
    17c2:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <GLCD_ClearCG>
	GLCD_ClearGraphic(); // Clear graphic area
    17c6:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <GLCD_ClearGraphic>
	
	PosunX = 5;
	PosunY = 2;

	RomReaderProgram();
    17ca:	0e 94 b3 0b 	call	0x1766	; 0x1766 <RomReaderProgram>
int main(void)
{
	init();
	
	char Vystup[24];
	uint8_t MereniADC=0;
    17ce:	d1 2c       	mov	r13, r1
				
				GLCD_TextGoTo(5,T6963_CURSOR_1_LINE);// set text coordinates
				GLCD_WriteString("AtomTrace - Sci-Trace"); // write text
				
				// Bus-A
				memset(Vystup, 0, 24);
    17d0:	0f 2e       	mov	r0, r31
    17d2:	f8 e1       	ldi	r31, 0x18	; 24
    17d4:	7f 2e       	mov	r7, r31
    17d6:	f0 2d       	mov	r31, r0
    17d8:	8e 01       	movw	r16, r28
    17da:	0f 5f       	subi	r16, 0xFF	; 255
    17dc:	1f 4f       	sbci	r17, 0xFF	; 255
				Convert = (adc_read(6) * 7.65f / 1000.0f);
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_3_LINE + PosunY);
				GLCD_WriteString("Bus-A:      ");
				sprintf(Vystup,"%+6.2fV", Convert);
    17de:	0f 2e       	mov	r0, r31
    17e0:	f4 e9       	ldi	r31, 0x94	; 148
    17e2:	ef 2e       	mov	r14, r31
    17e4:	f1 e0       	ldi	r31, 0x01	; 1
    17e6:	ff 2e       	mov	r15, r31
    17e8:	f0 2d       	mov	r31, r0
				}
				
				// +5V
				memset(Vystup, 0, 24);
				Convert = (adc_read(4) * 7.65f / 1000.0f);
				snprintf(Vystup, 8,"%+6.2fV", Convert);
    17ea:	68 94       	set
    17ec:	66 24       	eor	r6, r6
    17ee:	63 f8       	bld	r6, 3
				GLCD_WriteString(Vystup);

				// +24V - BP
				memset(Vystup, 0, 24);
				Convert = (adc_read(1) * 31.52f / 1000.0f);
				sprintf(Vystup,"+24V-BP:    %+6.2fV", Convert);
    17f0:	0f 2e       	mov	r0, r31
    17f2:	f4 e7       	ldi	r31, 0x74	; 116
    17f4:	8f 2e       	mov	r8, r31
    17f6:	f1 e0       	ldi	r31, 0x01	; 1
    17f8:	9f 2e       	mov	r9, r31
    17fa:	f0 2d       	mov	r31, r0
				GLCD_WriteString(Vystup);
				
				// +24V - RJ
				memset(Vystup, 0, 24);
				Convert = (adc_read(0) * 31.52f / 1000.0f);
				sprintf(Vystup,"+24V-RJ:    %+6.2fV", Convert);
    17fc:	0f 2e       	mov	r0, r31
    17fe:	f8 e8       	ldi	r31, 0x88	; 136
    1800:	af 2e       	mov	r10, r31
    1802:	f1 e0       	ldi	r31, 0x01	; 1
    1804:	bf 2e       	mov	r11, r31
    1806:	f0 2d       	mov	r31, r0
				{
					sprintf(Vystup, "Teplota:    -%2i.%2.2i°C", Cele, Deset);	
				}
				else
				{
					sprintf(Vystup, "Teplota:    +%2i.%2.2i°C", Cele, Deset);
    1808:	0f 2e       	mov	r0, r31
    180a:	f5 eb       	ldi	r31, 0xB5	; 181
    180c:	4f 2e       	mov	r4, r31
    180e:	f1 e0       	ldi	r31, 0x01	; 1
    1810:	5f 2e       	mov	r5, r31
    1812:	f0 2d       	mov	r31, r0
				memset(Vystup, 0, 24);
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_12_LINE + PosunY);
				therm_ReadTempCTry(rom0, &Cele, &Deset, &Znamenko);
				if(Znamenko)
				{
					sprintf(Vystup, "Teplota:    -%2i.%2.2i°C", Cele, Deset);	
    1814:	0f 2e       	mov	r0, r31
    1816:	fc e9       	ldi	r31, 0x9C	; 156
    1818:	2f 2e       	mov	r2, r31
    181a:	f1 e0       	ldi	r31, 0x01	; 1
    181c:	3f 2e       	mov	r3, r31
    181e:	f0 2d       	mov	r31, r0
	}*/
	
	
	while(1)
	{ // mail loop
		pp_loop();
    1820:	0e 94 df 02 	call	0x5be	; 0x5be <pp_loop>
		process_timer_100Hz();
    1824:	0e 94 8f 0b 	call	0x171e	; 0x171e <process_timer_100Hz>
		uart0_process();
    1828:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <uart0_process>
		uart1_process();
    182c:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <uart1_process>
		
		if(timer0_flag)
    1830:	80 91 f2 01 	lds	r24, 0x01F2
    1834:	88 23       	and	r24, r24
    1836:	a1 f3       	breq	.-24     	; 0x1820 <main+0x8a>
		{
			
			
			// Kadých 1000 ms se provede ètení a zápis do Displeje
			if (MereniADC < 101)
    1838:	24 e6       	ldi	r18, 0x64	; 100
    183a:	2d 15       	cp	r18, r13
    183c:	10 f0       	brcs	.+4      	; 0x1842 <main+0xac>
			{
				MereniADC++;
    183e:	d3 94       	inc	r13
    1840:	ef cf       	rjmp	.-34     	; 0x1820 <main+0x8a>
				// 0.795
				// Napájecí napìtí / (1024 / (Reference / Delièka napìtí))
				//= 5 / (1024 / ( 2.54 / 1.56 ))
				
				//Vymazani Duchù z Displaye
				GLCD_ClearGraphic(); // Clear graphic area
    1842:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <GLCD_ClearGraphic>
				
				GLCD_TextGoTo(5,T6963_CURSOR_1_LINE);// set text coordinates
    1846:	60 e0       	ldi	r22, 0x00	; 0
    1848:	85 e0       	ldi	r24, 0x05	; 5
    184a:	0e 94 39 03 	call	0x672	; 0x672 <GLCD_TextGoTo>
				GLCD_WriteString("AtomTrace - Sci-Trace"); // write text
    184e:	80 e0       	ldi	r24, 0x00	; 0
    1850:	91 e0       	ldi	r25, 0x01	; 1
    1852:	0e 94 7e 03 	call	0x6fc	; 0x6fc <GLCD_WriteString>
				
				// Bus-A
				memset(Vystup, 0, 24);
    1856:	f8 01       	movw	r30, r16
    1858:	27 2d       	mov	r18, r7
    185a:	11 92       	st	Z+, r1
    185c:	2a 95       	dec	r18
    185e:	e9 f7       	brne	.-6      	; 0x185a <main+0xc4>
				Convert = (adc_read(6) * 7.65f / 1000.0f);
    1860:	86 e0       	ldi	r24, 0x06	; 6
    1862:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
    1866:	6c 01       	movw	r12, r24
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_3_LINE + PosunY);
    1868:	64 e0       	ldi	r22, 0x04	; 4
    186a:	85 e0       	ldi	r24, 0x05	; 5
    186c:	0e 94 39 03 	call	0x672	; 0x672 <GLCD_TextGoTo>
				GLCD_WriteString("Bus-A:      ");
    1870:	86 e1       	ldi	r24, 0x16	; 22
    1872:	91 e0       	ldi	r25, 0x01	; 1
    1874:	0e 94 7e 03 	call	0x6fc	; 0x6fc <GLCD_WriteString>
				GLCD_TextGoTo(5,T6963_CURSOR_1_LINE);// set text coordinates
				GLCD_WriteString("AtomTrace - Sci-Trace"); // write text
				
				// Bus-A
				memset(Vystup, 0, 24);
				Convert = (adc_read(6) * 7.65f / 1000.0f);
    1878:	b6 01       	movw	r22, r12
    187a:	80 e0       	ldi	r24, 0x00	; 0
    187c:	90 e0       	ldi	r25, 0x00	; 0
    187e:	0e 94 67 0e 	call	0x1cce	; 0x1cce <__floatunsisf>
    1882:	2d ec       	ldi	r18, 0xCD	; 205
    1884:	3c ec       	ldi	r19, 0xCC	; 204
    1886:	44 ef       	ldi	r20, 0xF4	; 244
    1888:	50 e4       	ldi	r21, 0x40	; 64
    188a:	0e 94 fa 0e 	call	0x1df4	; 0x1df4 <__mulsf3>
    188e:	20 e0       	ldi	r18, 0x00	; 0
    1890:	30 e0       	ldi	r19, 0x00	; 0
    1892:	4a e7       	ldi	r20, 0x7A	; 122
    1894:	54 e4       	ldi	r21, 0x44	; 68
    1896:	0e 94 f5 0d 	call	0x1bea	; 0x1bea <__divsf3>
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_3_LINE + PosunY);
				GLCD_WriteString("Bus-A:      ");
				sprintf(Vystup,"%+6.2fV", Convert);
    189a:	9f 93       	push	r25
    189c:	8f 93       	push	r24
    189e:	7f 93       	push	r23
    18a0:	6f 93       	push	r22
    18a2:	ff 92       	push	r15
    18a4:	ef 92       	push	r14
    18a6:	1f 93       	push	r17
    18a8:	0f 93       	push	r16
    18aa:	0e 94 9a 14 	call	0x2934	; 0x2934 <sprintf>
				GLCD_WriteString(Vystup);
    18ae:	c8 01       	movw	r24, r16
    18b0:	0e 94 7e 03 	call	0x6fc	; 0x6fc <GLCD_WriteString>
				
				// Bus-B
				memset(Vystup, 0, 24);
    18b4:	f8 01       	movw	r30, r16
    18b6:	27 2d       	mov	r18, r7
    18b8:	11 92       	st	Z+, r1
    18ba:	2a 95       	dec	r18
    18bc:	e9 f7       	brne	.-6      	; 0x18b8 <main+0x122>
				Convert = (adc_read(5) * 7.65f / 1000.0f);
    18be:	85 e0       	ldi	r24, 0x05	; 5
    18c0:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
    18c4:	6c 01       	movw	r12, r24
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_4_LINE + PosunY);
    18c6:	65 e0       	ldi	r22, 0x05	; 5
    18c8:	85 e0       	ldi	r24, 0x05	; 5
    18ca:	0e 94 39 03 	call	0x672	; 0x672 <GLCD_TextGoTo>
				GLCD_WriteString("Bus-B:      ");
    18ce:	83 e2       	ldi	r24, 0x23	; 35
    18d0:	91 e0       	ldi	r25, 0x01	; 1
    18d2:	0e 94 7e 03 	call	0x6fc	; 0x6fc <GLCD_WriteString>
				sprintf(Vystup,"%+6.2fV", Convert);
				GLCD_WriteString(Vystup);
				
				// Bus-B
				memset(Vystup, 0, 24);
				Convert = (adc_read(5) * 7.65f / 1000.0f);
    18d6:	b6 01       	movw	r22, r12
    18d8:	80 e0       	ldi	r24, 0x00	; 0
    18da:	90 e0       	ldi	r25, 0x00	; 0
    18dc:	0e 94 67 0e 	call	0x1cce	; 0x1cce <__floatunsisf>
    18e0:	2d ec       	ldi	r18, 0xCD	; 205
    18e2:	3c ec       	ldi	r19, 0xCC	; 204
    18e4:	44 ef       	ldi	r20, 0xF4	; 244
    18e6:	50 e4       	ldi	r21, 0x40	; 64
    18e8:	0e 94 fa 0e 	call	0x1df4	; 0x1df4 <__mulsf3>
    18ec:	20 e0       	ldi	r18, 0x00	; 0
    18ee:	30 e0       	ldi	r19, 0x00	; 0
    18f0:	4a e7       	ldi	r20, 0x7A	; 122
    18f2:	54 e4       	ldi	r21, 0x44	; 68
    18f4:	0e 94 f5 0d 	call	0x1bea	; 0x1bea <__divsf3>
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_4_LINE + PosunY);
				GLCD_WriteString("Bus-B:      ");
				sprintf(Vystup,"%+6.2fV", Convert);
    18f8:	9f 93       	push	r25
    18fa:	8f 93       	push	r24
    18fc:	7f 93       	push	r23
    18fe:	6f 93       	push	r22
    1900:	ff 92       	push	r15
    1902:	ef 92       	push	r14
    1904:	1f 93       	push	r17
    1906:	0f 93       	push	r16
    1908:	0e 94 9a 14 	call	0x2934	; 0x2934 <sprintf>
				GLCD_WriteString(Vystup);
    190c:	c8 01       	movw	r24, r16
    190e:	0e 94 7e 03 	call	0x6fc	; 0x6fc <GLCD_WriteString>
				
				// USB
				memset(Vystup, 0, 24);
    1912:	f8 01       	movw	r30, r16
    1914:	27 2d       	mov	r18, r7
    1916:	11 92       	st	Z+, r1
    1918:	2a 95       	dec	r18
    191a:	e9 f7       	brne	.-6      	; 0x1916 <main+0x180>
				Convert = (adc_read(7) * 7.65f / 1000.0f);
    191c:	87 e0       	ldi	r24, 0x07	; 7
    191e:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
    1922:	6c 01       	movw	r12, r24
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_5_LINE + PosunY);
    1924:	66 e0       	ldi	r22, 0x06	; 6
    1926:	85 e0       	ldi	r24, 0x05	; 5
    1928:	0e 94 39 03 	call	0x672	; 0x672 <GLCD_TextGoTo>
				GLCD_WriteString("USB:        ");
    192c:	80 e3       	ldi	r24, 0x30	; 48
    192e:	91 e0       	ldi	r25, 0x01	; 1
    1930:	0e 94 7e 03 	call	0x6fc	; 0x6fc <GLCD_WriteString>
				sprintf(Vystup,"%+6.2fV", Convert);
				GLCD_WriteString(Vystup);
				
				// USB
				memset(Vystup, 0, 24);
				Convert = (adc_read(7) * 7.65f / 1000.0f);
    1934:	b6 01       	movw	r22, r12
    1936:	80 e0       	ldi	r24, 0x00	; 0
    1938:	90 e0       	ldi	r25, 0x00	; 0
    193a:	0e 94 67 0e 	call	0x1cce	; 0x1cce <__floatunsisf>
    193e:	2d ec       	ldi	r18, 0xCD	; 205
    1940:	3c ec       	ldi	r19, 0xCC	; 204
    1942:	44 ef       	ldi	r20, 0xF4	; 244
    1944:	50 e4       	ldi	r21, 0x40	; 64
    1946:	0e 94 fa 0e 	call	0x1df4	; 0x1df4 <__mulsf3>
    194a:	20 e0       	ldi	r18, 0x00	; 0
    194c:	30 e0       	ldi	r19, 0x00	; 0
    194e:	4a e7       	ldi	r20, 0x7A	; 122
    1950:	54 e4       	ldi	r21, 0x44	; 68
    1952:	0e 94 f5 0d 	call	0x1bea	; 0x1bea <__divsf3>
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_5_LINE + PosunY);
				GLCD_WriteString("USB:        ");
				if (Convert > 4.5f)
    1956:	0f b6       	in	r0, 0x3f	; 63
    1958:	f8 94       	cli
    195a:	de bf       	out	0x3e, r29	; 62
    195c:	0f be       	out	0x3f, r0	; 63
    195e:	cd bf       	out	0x3d, r28	; 61
    1960:	20 e0       	ldi	r18, 0x00	; 0
    1962:	30 e0       	ldi	r19, 0x00	; 0
    1964:	40 e9       	ldi	r20, 0x90	; 144
    1966:	50 e4       	ldi	r21, 0x40	; 64
    1968:	0e 94 f5 0e 	call	0x1dea	; 0x1dea <__gesf2>
    196c:	18 16       	cp	r1, r24
    196e:	2c f4       	brge	.+10     	; 0x197a <main+0x1e4>
				{
					GLCD_WriteString("Connect");
    1970:	8d e3       	ldi	r24, 0x3D	; 61
    1972:	91 e0       	ldi	r25, 0x01	; 1
    1974:	0e 94 7e 03 	call	0x6fc	; 0x6fc <GLCD_WriteString>
    1978:	04 c0       	rjmp	.+8      	; 0x1982 <main+0x1ec>
				} 
				else
				{
					GLCD_WriteString("  N.C. ");
    197a:	85 e4       	ldi	r24, 0x45	; 69
    197c:	91 e0       	ldi	r25, 0x01	; 1
    197e:	0e 94 7e 03 	call	0x6fc	; 0x6fc <GLCD_WriteString>
				}
				
				// +5V
				memset(Vystup, 0, 24);
    1982:	f8 01       	movw	r30, r16
    1984:	27 2d       	mov	r18, r7
    1986:	11 92       	st	Z+, r1
    1988:	2a 95       	dec	r18
    198a:	e9 f7       	brne	.-6      	; 0x1986 <main+0x1f0>
				Convert = (adc_read(4) * 7.65f / 1000.0f);
    198c:	84 e0       	ldi	r24, 0x04	; 4
    198e:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
    1992:	bc 01       	movw	r22, r24
    1994:	80 e0       	ldi	r24, 0x00	; 0
    1996:	90 e0       	ldi	r25, 0x00	; 0
    1998:	0e 94 67 0e 	call	0x1cce	; 0x1cce <__floatunsisf>
    199c:	2d ec       	ldi	r18, 0xCD	; 205
    199e:	3c ec       	ldi	r19, 0xCC	; 204
    19a0:	44 ef       	ldi	r20, 0xF4	; 244
    19a2:	50 e4       	ldi	r21, 0x40	; 64
    19a4:	0e 94 fa 0e 	call	0x1df4	; 0x1df4 <__mulsf3>
    19a8:	20 e0       	ldi	r18, 0x00	; 0
    19aa:	30 e0       	ldi	r19, 0x00	; 0
    19ac:	4a e7       	ldi	r20, 0x7A	; 122
    19ae:	54 e4       	ldi	r21, 0x44	; 68
    19b0:	0e 94 f5 0d 	call	0x1bea	; 0x1bea <__divsf3>
				snprintf(Vystup, 8,"%+6.2fV", Convert);
    19b4:	9f 93       	push	r25
    19b6:	8f 93       	push	r24
    19b8:	7f 93       	push	r23
    19ba:	6f 93       	push	r22
    19bc:	ff 92       	push	r15
    19be:	ef 92       	push	r14
    19c0:	1f 92       	push	r1
    19c2:	6f 92       	push	r6
    19c4:	1f 93       	push	r17
    19c6:	0f 93       	push	r16
    19c8:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <snprintf>
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_6_LINE + PosunY);
    19cc:	67 e0       	ldi	r22, 0x07	; 7
    19ce:	85 e0       	ldi	r24, 0x05	; 5
    19d0:	0e 94 39 03 	call	0x672	; 0x672 <GLCD_TextGoTo>
				GLCD_WriteString("+5V:        ");
    19d4:	8d e4       	ldi	r24, 0x4D	; 77
    19d6:	91 e0       	ldi	r25, 0x01	; 1
    19d8:	0e 94 7e 03 	call	0x6fc	; 0x6fc <GLCD_WriteString>
				GLCD_WriteString(Vystup);
    19dc:	c8 01       	movw	r24, r16
    19de:	0e 94 7e 03 	call	0x6fc	; 0x6fc <GLCD_WriteString>
				
				// +12V
				memset(Vystup, 0, 24);
    19e2:	f8 01       	movw	r30, r16
    19e4:	27 2d       	mov	r18, r7
    19e6:	11 92       	st	Z+, r1
    19e8:	2a 95       	dec	r18
    19ea:	e9 f7       	brne	.-6      	; 0x19e6 <main+0x250>
				Convert = (adc_read(2) * 10.80f / 1000.0f);
    19ec:	82 e0       	ldi	r24, 0x02	; 2
    19ee:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
    19f2:	bc 01       	movw	r22, r24
    19f4:	80 e0       	ldi	r24, 0x00	; 0
    19f6:	90 e0       	ldi	r25, 0x00	; 0
    19f8:	0e 94 67 0e 	call	0x1cce	; 0x1cce <__floatunsisf>
    19fc:	2d ec       	ldi	r18, 0xCD	; 205
    19fe:	3c ec       	ldi	r19, 0xCC	; 204
    1a00:	4c e2       	ldi	r20, 0x2C	; 44
    1a02:	51 e4       	ldi	r21, 0x41	; 65
    1a04:	0e 94 fa 0e 	call	0x1df4	; 0x1df4 <__mulsf3>
    1a08:	20 e0       	ldi	r18, 0x00	; 0
    1a0a:	30 e0       	ldi	r19, 0x00	; 0
    1a0c:	4a e7       	ldi	r20, 0x7A	; 122
    1a0e:	54 e4       	ldi	r21, 0x44	; 68
    1a10:	0e 94 f5 0d 	call	0x1bea	; 0x1bea <__divsf3>
				//sprintf(Vystup,"+12V:       %+6.2fV", Convert);
				snprintf(Vystup, 8,"%+6.2fV", Convert);
    1a14:	9f 93       	push	r25
    1a16:	8f 93       	push	r24
    1a18:	7f 93       	push	r23
    1a1a:	6f 93       	push	r22
    1a1c:	ff 92       	push	r15
    1a1e:	ef 92       	push	r14
    1a20:	1f 92       	push	r1
    1a22:	6f 92       	push	r6
    1a24:	1f 93       	push	r17
    1a26:	0f 93       	push	r16
    1a28:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <snprintf>
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_7_LINE + PosunY);
    1a2c:	66 2d       	mov	r22, r6
    1a2e:	85 e0       	ldi	r24, 0x05	; 5
    1a30:	0e 94 39 03 	call	0x672	; 0x672 <GLCD_TextGoTo>
				GLCD_WriteString("+12V:       ");
    1a34:	8a e5       	ldi	r24, 0x5A	; 90
    1a36:	91 e0       	ldi	r25, 0x01	; 1
    1a38:	0e 94 7e 03 	call	0x6fc	; 0x6fc <GLCD_WriteString>
				GLCD_WriteString(Vystup);
    1a3c:	c8 01       	movw	r24, r16
    1a3e:	0e 94 7e 03 	call	0x6fc	; 0x6fc <GLCD_WriteString>
				
				// -12V - 2,01V
				memset(Vystup, 0, 24);
    1a42:	f8 01       	movw	r30, r16
    1a44:	27 2d       	mov	r18, r7
    1a46:	11 92       	st	Z+, r1
    1a48:	2a 95       	dec	r18
    1a4a:	e9 f7       	brne	.-6      	; 0x1a46 <main+0x2b0>
				Convert = (adc_read(3) * -12.93f / 1000.0f);
    1a4c:	83 e0       	ldi	r24, 0x03	; 3
    1a4e:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
    1a52:	bc 01       	movw	r22, r24
    1a54:	80 e0       	ldi	r24, 0x00	; 0
    1a56:	90 e0       	ldi	r25, 0x00	; 0
    1a58:	0e 94 67 0e 	call	0x1cce	; 0x1cce <__floatunsisf>
    1a5c:	28 e4       	ldi	r18, 0x48	; 72
    1a5e:	31 ee       	ldi	r19, 0xE1	; 225
    1a60:	4e e4       	ldi	r20, 0x4E	; 78
    1a62:	51 ec       	ldi	r21, 0xC1	; 193
    1a64:	0e 94 fa 0e 	call	0x1df4	; 0x1df4 <__mulsf3>
    1a68:	20 e0       	ldi	r18, 0x00	; 0
    1a6a:	30 e0       	ldi	r19, 0x00	; 0
    1a6c:	4a e7       	ldi	r20, 0x7A	; 122
    1a6e:	54 e4       	ldi	r21, 0x44	; 68
    1a70:	0e 94 f5 0d 	call	0x1bea	; 0x1bea <__divsf3>
				//sprintf(Vystup,"-12V:       %+6.2fV", Convert);
				snprintf(Vystup, 8,"%+6.2fV", Convert);
    1a74:	9f 93       	push	r25
    1a76:	8f 93       	push	r24
    1a78:	7f 93       	push	r23
    1a7a:	6f 93       	push	r22
    1a7c:	ff 92       	push	r15
    1a7e:	ef 92       	push	r14
    1a80:	1f 92       	push	r1
    1a82:	6f 92       	push	r6
    1a84:	1f 93       	push	r17
    1a86:	0f 93       	push	r16
    1a88:	0e 94 6a 14 	call	0x28d4	; 0x28d4 <snprintf>
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_8_LINE + PosunY);
    1a8c:	69 e0       	ldi	r22, 0x09	; 9
    1a8e:	85 e0       	ldi	r24, 0x05	; 5
    1a90:	0e 94 39 03 	call	0x672	; 0x672 <GLCD_TextGoTo>
				GLCD_WriteString("-12V:       ");
    1a94:	87 e6       	ldi	r24, 0x67	; 103
    1a96:	91 e0       	ldi	r25, 0x01	; 1
    1a98:	0e 94 7e 03 	call	0x6fc	; 0x6fc <GLCD_WriteString>
				GLCD_WriteString(Vystup);
    1a9c:	c8 01       	movw	r24, r16
    1a9e:	0e 94 7e 03 	call	0x6fc	; 0x6fc <GLCD_WriteString>

				// +24V - BP
				memset(Vystup, 0, 24);
    1aa2:	f8 01       	movw	r30, r16
    1aa4:	27 2d       	mov	r18, r7
    1aa6:	11 92       	st	Z+, r1
    1aa8:	2a 95       	dec	r18
    1aaa:	e9 f7       	brne	.-6      	; 0x1aa6 <main+0x310>
				Convert = (adc_read(1) * 31.52f / 1000.0f);
    1aac:	81 e0       	ldi	r24, 0x01	; 1
    1aae:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
    1ab2:	bc 01       	movw	r22, r24
    1ab4:	80 e0       	ldi	r24, 0x00	; 0
    1ab6:	90 e0       	ldi	r25, 0x00	; 0
    1ab8:	0e 94 67 0e 	call	0x1cce	; 0x1cce <__floatunsisf>
    1abc:	26 ef       	ldi	r18, 0xF6	; 246
    1abe:	38 e2       	ldi	r19, 0x28	; 40
    1ac0:	4c ef       	ldi	r20, 0xFC	; 252
    1ac2:	51 e4       	ldi	r21, 0x41	; 65
    1ac4:	0e 94 fa 0e 	call	0x1df4	; 0x1df4 <__mulsf3>
    1ac8:	20 e0       	ldi	r18, 0x00	; 0
    1aca:	30 e0       	ldi	r19, 0x00	; 0
    1acc:	4a e7       	ldi	r20, 0x7A	; 122
    1ace:	54 e4       	ldi	r21, 0x44	; 68
    1ad0:	0e 94 f5 0d 	call	0x1bea	; 0x1bea <__divsf3>
				sprintf(Vystup,"+24V-BP:    %+6.2fV", Convert);
    1ad4:	9f 93       	push	r25
    1ad6:	8f 93       	push	r24
    1ad8:	7f 93       	push	r23
    1ada:	6f 93       	push	r22
    1adc:	9f 92       	push	r9
    1ade:	8f 92       	push	r8
    1ae0:	1f 93       	push	r17
    1ae2:	0f 93       	push	r16
    1ae4:	0e 94 9a 14 	call	0x2934	; 0x2934 <sprintf>
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_9_LINE + PosunY);
    1ae8:	0f b6       	in	r0, 0x3f	; 63
    1aea:	f8 94       	cli
    1aec:	de bf       	out	0x3e, r29	; 62
    1aee:	0f be       	out	0x3f, r0	; 63
    1af0:	cd bf       	out	0x3d, r28	; 61
    1af2:	6a e0       	ldi	r22, 0x0A	; 10
    1af4:	85 e0       	ldi	r24, 0x05	; 5
    1af6:	0e 94 39 03 	call	0x672	; 0x672 <GLCD_TextGoTo>
				GLCD_WriteString(Vystup);
    1afa:	c8 01       	movw	r24, r16
    1afc:	0e 94 7e 03 	call	0x6fc	; 0x6fc <GLCD_WriteString>
				
				// +24V - RJ
				memset(Vystup, 0, 24);
    1b00:	f8 01       	movw	r30, r16
    1b02:	27 2d       	mov	r18, r7
    1b04:	11 92       	st	Z+, r1
    1b06:	2a 95       	dec	r18
    1b08:	e9 f7       	brne	.-6      	; 0x1b04 <main+0x36e>
				Convert = (adc_read(0) * 31.52f / 1000.0f);
    1b0a:	80 e0       	ldi	r24, 0x00	; 0
    1b0c:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
    1b10:	bc 01       	movw	r22, r24
    1b12:	80 e0       	ldi	r24, 0x00	; 0
    1b14:	90 e0       	ldi	r25, 0x00	; 0
    1b16:	0e 94 67 0e 	call	0x1cce	; 0x1cce <__floatunsisf>
    1b1a:	26 ef       	ldi	r18, 0xF6	; 246
    1b1c:	38 e2       	ldi	r19, 0x28	; 40
    1b1e:	4c ef       	ldi	r20, 0xFC	; 252
    1b20:	51 e4       	ldi	r21, 0x41	; 65
    1b22:	0e 94 fa 0e 	call	0x1df4	; 0x1df4 <__mulsf3>
    1b26:	20 e0       	ldi	r18, 0x00	; 0
    1b28:	30 e0       	ldi	r19, 0x00	; 0
    1b2a:	4a e7       	ldi	r20, 0x7A	; 122
    1b2c:	54 e4       	ldi	r21, 0x44	; 68
    1b2e:	0e 94 f5 0d 	call	0x1bea	; 0x1bea <__divsf3>
				sprintf(Vystup,"+24V-RJ:    %+6.2fV", Convert);
    1b32:	9f 93       	push	r25
    1b34:	8f 93       	push	r24
    1b36:	7f 93       	push	r23
    1b38:	6f 93       	push	r22
    1b3a:	bf 92       	push	r11
    1b3c:	af 92       	push	r10
    1b3e:	1f 93       	push	r17
    1b40:	0f 93       	push	r16
    1b42:	0e 94 9a 14 	call	0x2934	; 0x2934 <sprintf>
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_10_LINE + PosunY);
    1b46:	6b e0       	ldi	r22, 0x0B	; 11
    1b48:	85 e0       	ldi	r24, 0x05	; 5
    1b4a:	0e 94 39 03 	call	0x672	; 0x672 <GLCD_TextGoTo>
				GLCD_WriteString(Vystup);
    1b4e:	c8 01       	movw	r24, r16
    1b50:	0e 94 7e 03 	call	0x6fc	; 0x6fc <GLCD_WriteString>
			
				memset(Vystup, 0, 24);
    1b54:	f8 01       	movw	r30, r16
    1b56:	27 2d       	mov	r18, r7
    1b58:	11 92       	st	Z+, r1
    1b5a:	2a 95       	dec	r18
    1b5c:	e9 f7       	brne	.-6      	; 0x1b58 <main+0x3c2>
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_12_LINE + PosunY);
    1b5e:	6d e0       	ldi	r22, 0x0D	; 13
    1b60:	85 e0       	ldi	r24, 0x05	; 5
    1b62:	0e 94 39 03 	call	0x672	; 0x672 <GLCD_TextGoTo>
				therm_ReadTempCTry(rom0, &Cele, &Deset, &Znamenko);
    1b66:	9e 01       	movw	r18, r28
    1b68:	23 5e       	subi	r18, 0xE3	; 227
    1b6a:	3f 4f       	sbci	r19, 0xFF	; 255
    1b6c:	ae 01       	movw	r20, r28
    1b6e:	45 5e       	subi	r20, 0xE5	; 229
    1b70:	5f 4f       	sbci	r21, 0xFF	; 255
    1b72:	be 01       	movw	r22, r28
    1b74:	67 5e       	subi	r22, 0xE7	; 231
    1b76:	7f 4f       	sbci	r23, 0xFF	; 255
    1b78:	89 ee       	ldi	r24, 0xE9	; 233
    1b7a:	91 e0       	ldi	r25, 0x01	; 1
    1b7c:	0e 94 ac 01 	call	0x358	; 0x358 <therm_ReadTempCTry>
				if(Znamenko)
    1b80:	0f b6       	in	r0, 0x3f	; 63
    1b82:	f8 94       	cli
    1b84:	de bf       	out	0x3e, r29	; 62
    1b86:	0f be       	out	0x3f, r0	; 63
    1b88:	cd bf       	out	0x3d, r28	; 61
    1b8a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1b8c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1b8e:	89 2b       	or	r24, r25
    1b90:	a1 f0       	breq	.+40     	; 0x1bba <main+0x424>
				{
					sprintf(Vystup, "Teplota:    -%2i.%2.2i°C", Cele, Deset);	
    1b92:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1b94:	8f 93       	push	r24
    1b96:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1b98:	8f 93       	push	r24
    1b9a:	8a 8d       	ldd	r24, Y+26	; 0x1a
    1b9c:	8f 93       	push	r24
    1b9e:	89 8d       	ldd	r24, Y+25	; 0x19
    1ba0:	8f 93       	push	r24
    1ba2:	3f 92       	push	r3
    1ba4:	2f 92       	push	r2
    1ba6:	1f 93       	push	r17
    1ba8:	0f 93       	push	r16
    1baa:	0e 94 9a 14 	call	0x2934	; 0x2934 <sprintf>
    1bae:	0f b6       	in	r0, 0x3f	; 63
    1bb0:	f8 94       	cli
    1bb2:	de bf       	out	0x3e, r29	; 62
    1bb4:	0f be       	out	0x3f, r0	; 63
    1bb6:	cd bf       	out	0x3d, r28	; 61
    1bb8:	13 c0       	rjmp	.+38     	; 0x1be0 <main+0x44a>
				}
				else
				{
					sprintf(Vystup, "Teplota:    +%2i.%2.2i°C", Cele, Deset);
    1bba:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1bbc:	8f 93       	push	r24
    1bbe:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1bc0:	8f 93       	push	r24
    1bc2:	8a 8d       	ldd	r24, Y+26	; 0x1a
    1bc4:	8f 93       	push	r24
    1bc6:	89 8d       	ldd	r24, Y+25	; 0x19
    1bc8:	8f 93       	push	r24
    1bca:	5f 92       	push	r5
    1bcc:	4f 92       	push	r4
    1bce:	1f 93       	push	r17
    1bd0:	0f 93       	push	r16
    1bd2:	0e 94 9a 14 	call	0x2934	; 0x2934 <sprintf>
    1bd6:	0f b6       	in	r0, 0x3f	; 63
    1bd8:	f8 94       	cli
    1bda:	de bf       	out	0x3e, r29	; 62
    1bdc:	0f be       	out	0x3f, r0	; 63
    1bde:	cd bf       	out	0x3d, r28	; 61
				}
				
				GLCD_WriteString(Vystup);
    1be0:	c8 01       	movw	r24, r16
    1be2:	0e 94 7e 03 	call	0x6fc	; 0x6fc <GLCD_WriteString>
				
				
				
				MereniADC = 0;
    1be6:	d1 2c       	mov	r13, r1
    1be8:	1b ce       	rjmp	.-970    	; 0x1820 <main+0x8a>

00001bea <__divsf3>:
    1bea:	0e 94 09 0e 	call	0x1c12	; 0x1c12 <__divsf3x>
    1bee:	0c 94 bb 0e 	jmp	0x1d76	; 0x1d76 <__fp_round>
    1bf2:	0e 94 b4 0e 	call	0x1d68	; 0x1d68 <__fp_pscB>
    1bf6:	58 f0       	brcs	.+22     	; 0x1c0e <__divsf3+0x24>
    1bf8:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <__fp_pscA>
    1bfc:	40 f0       	brcs	.+16     	; 0x1c0e <__divsf3+0x24>
    1bfe:	29 f4       	brne	.+10     	; 0x1c0a <__divsf3+0x20>
    1c00:	5f 3f       	cpi	r21, 0xFF	; 255
    1c02:	29 f0       	breq	.+10     	; 0x1c0e <__divsf3+0x24>
    1c04:	0c 94 a4 0e 	jmp	0x1d48	; 0x1d48 <__fp_inf>
    1c08:	51 11       	cpse	r21, r1
    1c0a:	0c 94 ef 0e 	jmp	0x1dde	; 0x1dde <__fp_szero>
    1c0e:	0c 94 aa 0e 	jmp	0x1d54	; 0x1d54 <__fp_nan>

00001c12 <__divsf3x>:
    1c12:	0e 94 cc 0e 	call	0x1d98	; 0x1d98 <__fp_split3>
    1c16:	68 f3       	brcs	.-38     	; 0x1bf2 <__divsf3+0x8>

00001c18 <__divsf3_pse>:
    1c18:	99 23       	and	r25, r25
    1c1a:	b1 f3       	breq	.-20     	; 0x1c08 <__divsf3+0x1e>
    1c1c:	55 23       	and	r21, r21
    1c1e:	91 f3       	breq	.-28     	; 0x1c04 <__divsf3+0x1a>
    1c20:	95 1b       	sub	r25, r21
    1c22:	55 0b       	sbc	r21, r21
    1c24:	bb 27       	eor	r27, r27
    1c26:	aa 27       	eor	r26, r26
    1c28:	62 17       	cp	r22, r18
    1c2a:	73 07       	cpc	r23, r19
    1c2c:	84 07       	cpc	r24, r20
    1c2e:	38 f0       	brcs	.+14     	; 0x1c3e <__divsf3_pse+0x26>
    1c30:	9f 5f       	subi	r25, 0xFF	; 255
    1c32:	5f 4f       	sbci	r21, 0xFF	; 255
    1c34:	22 0f       	add	r18, r18
    1c36:	33 1f       	adc	r19, r19
    1c38:	44 1f       	adc	r20, r20
    1c3a:	aa 1f       	adc	r26, r26
    1c3c:	a9 f3       	breq	.-22     	; 0x1c28 <__divsf3_pse+0x10>
    1c3e:	35 d0       	rcall	.+106    	; 0x1caa <__divsf3_pse+0x92>
    1c40:	0e 2e       	mov	r0, r30
    1c42:	3a f0       	brmi	.+14     	; 0x1c52 <__divsf3_pse+0x3a>
    1c44:	e0 e8       	ldi	r30, 0x80	; 128
    1c46:	32 d0       	rcall	.+100    	; 0x1cac <__divsf3_pse+0x94>
    1c48:	91 50       	subi	r25, 0x01	; 1
    1c4a:	50 40       	sbci	r21, 0x00	; 0
    1c4c:	e6 95       	lsr	r30
    1c4e:	00 1c       	adc	r0, r0
    1c50:	ca f7       	brpl	.-14     	; 0x1c44 <__divsf3_pse+0x2c>
    1c52:	2b d0       	rcall	.+86     	; 0x1caa <__divsf3_pse+0x92>
    1c54:	fe 2f       	mov	r31, r30
    1c56:	29 d0       	rcall	.+82     	; 0x1caa <__divsf3_pse+0x92>
    1c58:	66 0f       	add	r22, r22
    1c5a:	77 1f       	adc	r23, r23
    1c5c:	88 1f       	adc	r24, r24
    1c5e:	bb 1f       	adc	r27, r27
    1c60:	26 17       	cp	r18, r22
    1c62:	37 07       	cpc	r19, r23
    1c64:	48 07       	cpc	r20, r24
    1c66:	ab 07       	cpc	r26, r27
    1c68:	b0 e8       	ldi	r27, 0x80	; 128
    1c6a:	09 f0       	breq	.+2      	; 0x1c6e <__divsf3_pse+0x56>
    1c6c:	bb 0b       	sbc	r27, r27
    1c6e:	80 2d       	mov	r24, r0
    1c70:	bf 01       	movw	r22, r30
    1c72:	ff 27       	eor	r31, r31
    1c74:	93 58       	subi	r25, 0x83	; 131
    1c76:	5f 4f       	sbci	r21, 0xFF	; 255
    1c78:	3a f0       	brmi	.+14     	; 0x1c88 <__divsf3_pse+0x70>
    1c7a:	9e 3f       	cpi	r25, 0xFE	; 254
    1c7c:	51 05       	cpc	r21, r1
    1c7e:	78 f0       	brcs	.+30     	; 0x1c9e <__divsf3_pse+0x86>
    1c80:	0c 94 a4 0e 	jmp	0x1d48	; 0x1d48 <__fp_inf>
    1c84:	0c 94 ef 0e 	jmp	0x1dde	; 0x1dde <__fp_szero>
    1c88:	5f 3f       	cpi	r21, 0xFF	; 255
    1c8a:	e4 f3       	brlt	.-8      	; 0x1c84 <__divsf3_pse+0x6c>
    1c8c:	98 3e       	cpi	r25, 0xE8	; 232
    1c8e:	d4 f3       	brlt	.-12     	; 0x1c84 <__divsf3_pse+0x6c>
    1c90:	86 95       	lsr	r24
    1c92:	77 95       	ror	r23
    1c94:	67 95       	ror	r22
    1c96:	b7 95       	ror	r27
    1c98:	f7 95       	ror	r31
    1c9a:	9f 5f       	subi	r25, 0xFF	; 255
    1c9c:	c9 f7       	brne	.-14     	; 0x1c90 <__divsf3_pse+0x78>
    1c9e:	88 0f       	add	r24, r24
    1ca0:	91 1d       	adc	r25, r1
    1ca2:	96 95       	lsr	r25
    1ca4:	87 95       	ror	r24
    1ca6:	97 f9       	bld	r25, 7
    1ca8:	08 95       	ret
    1caa:	e1 e0       	ldi	r30, 0x01	; 1
    1cac:	66 0f       	add	r22, r22
    1cae:	77 1f       	adc	r23, r23
    1cb0:	88 1f       	adc	r24, r24
    1cb2:	bb 1f       	adc	r27, r27
    1cb4:	62 17       	cp	r22, r18
    1cb6:	73 07       	cpc	r23, r19
    1cb8:	84 07       	cpc	r24, r20
    1cba:	ba 07       	cpc	r27, r26
    1cbc:	20 f0       	brcs	.+8      	; 0x1cc6 <__divsf3_pse+0xae>
    1cbe:	62 1b       	sub	r22, r18
    1cc0:	73 0b       	sbc	r23, r19
    1cc2:	84 0b       	sbc	r24, r20
    1cc4:	ba 0b       	sbc	r27, r26
    1cc6:	ee 1f       	adc	r30, r30
    1cc8:	88 f7       	brcc	.-30     	; 0x1cac <__divsf3_pse+0x94>
    1cca:	e0 95       	com	r30
    1ccc:	08 95       	ret

00001cce <__floatunsisf>:
    1cce:	e8 94       	clt
    1cd0:	09 c0       	rjmp	.+18     	; 0x1ce4 <__floatsisf+0x12>

00001cd2 <__floatsisf>:
    1cd2:	97 fb       	bst	r25, 7
    1cd4:	3e f4       	brtc	.+14     	; 0x1ce4 <__floatsisf+0x12>
    1cd6:	90 95       	com	r25
    1cd8:	80 95       	com	r24
    1cda:	70 95       	com	r23
    1cdc:	61 95       	neg	r22
    1cde:	7f 4f       	sbci	r23, 0xFF	; 255
    1ce0:	8f 4f       	sbci	r24, 0xFF	; 255
    1ce2:	9f 4f       	sbci	r25, 0xFF	; 255
    1ce4:	99 23       	and	r25, r25
    1ce6:	a9 f0       	breq	.+42     	; 0x1d12 <__floatsisf+0x40>
    1ce8:	f9 2f       	mov	r31, r25
    1cea:	96 e9       	ldi	r25, 0x96	; 150
    1cec:	bb 27       	eor	r27, r27
    1cee:	93 95       	inc	r25
    1cf0:	f6 95       	lsr	r31
    1cf2:	87 95       	ror	r24
    1cf4:	77 95       	ror	r23
    1cf6:	67 95       	ror	r22
    1cf8:	b7 95       	ror	r27
    1cfa:	f1 11       	cpse	r31, r1
    1cfc:	f8 cf       	rjmp	.-16     	; 0x1cee <__floatsisf+0x1c>
    1cfe:	fa f4       	brpl	.+62     	; 0x1d3e <__floatsisf+0x6c>
    1d00:	bb 0f       	add	r27, r27
    1d02:	11 f4       	brne	.+4      	; 0x1d08 <__floatsisf+0x36>
    1d04:	60 ff       	sbrs	r22, 0
    1d06:	1b c0       	rjmp	.+54     	; 0x1d3e <__floatsisf+0x6c>
    1d08:	6f 5f       	subi	r22, 0xFF	; 255
    1d0a:	7f 4f       	sbci	r23, 0xFF	; 255
    1d0c:	8f 4f       	sbci	r24, 0xFF	; 255
    1d0e:	9f 4f       	sbci	r25, 0xFF	; 255
    1d10:	16 c0       	rjmp	.+44     	; 0x1d3e <__floatsisf+0x6c>
    1d12:	88 23       	and	r24, r24
    1d14:	11 f0       	breq	.+4      	; 0x1d1a <__floatsisf+0x48>
    1d16:	96 e9       	ldi	r25, 0x96	; 150
    1d18:	11 c0       	rjmp	.+34     	; 0x1d3c <__floatsisf+0x6a>
    1d1a:	77 23       	and	r23, r23
    1d1c:	21 f0       	breq	.+8      	; 0x1d26 <__floatsisf+0x54>
    1d1e:	9e e8       	ldi	r25, 0x8E	; 142
    1d20:	87 2f       	mov	r24, r23
    1d22:	76 2f       	mov	r23, r22
    1d24:	05 c0       	rjmp	.+10     	; 0x1d30 <__floatsisf+0x5e>
    1d26:	66 23       	and	r22, r22
    1d28:	71 f0       	breq	.+28     	; 0x1d46 <__floatsisf+0x74>
    1d2a:	96 e8       	ldi	r25, 0x86	; 134
    1d2c:	86 2f       	mov	r24, r22
    1d2e:	70 e0       	ldi	r23, 0x00	; 0
    1d30:	60 e0       	ldi	r22, 0x00	; 0
    1d32:	2a f0       	brmi	.+10     	; 0x1d3e <__floatsisf+0x6c>
    1d34:	9a 95       	dec	r25
    1d36:	66 0f       	add	r22, r22
    1d38:	77 1f       	adc	r23, r23
    1d3a:	88 1f       	adc	r24, r24
    1d3c:	da f7       	brpl	.-10     	; 0x1d34 <__floatsisf+0x62>
    1d3e:	88 0f       	add	r24, r24
    1d40:	96 95       	lsr	r25
    1d42:	87 95       	ror	r24
    1d44:	97 f9       	bld	r25, 7
    1d46:	08 95       	ret

00001d48 <__fp_inf>:
    1d48:	97 f9       	bld	r25, 7
    1d4a:	9f 67       	ori	r25, 0x7F	; 127
    1d4c:	80 e8       	ldi	r24, 0x80	; 128
    1d4e:	70 e0       	ldi	r23, 0x00	; 0
    1d50:	60 e0       	ldi	r22, 0x00	; 0
    1d52:	08 95       	ret

00001d54 <__fp_nan>:
    1d54:	9f ef       	ldi	r25, 0xFF	; 255
    1d56:	80 ec       	ldi	r24, 0xC0	; 192
    1d58:	08 95       	ret

00001d5a <__fp_pscA>:
    1d5a:	00 24       	eor	r0, r0
    1d5c:	0a 94       	dec	r0
    1d5e:	16 16       	cp	r1, r22
    1d60:	17 06       	cpc	r1, r23
    1d62:	18 06       	cpc	r1, r24
    1d64:	09 06       	cpc	r0, r25
    1d66:	08 95       	ret

00001d68 <__fp_pscB>:
    1d68:	00 24       	eor	r0, r0
    1d6a:	0a 94       	dec	r0
    1d6c:	12 16       	cp	r1, r18
    1d6e:	13 06       	cpc	r1, r19
    1d70:	14 06       	cpc	r1, r20
    1d72:	05 06       	cpc	r0, r21
    1d74:	08 95       	ret

00001d76 <__fp_round>:
    1d76:	09 2e       	mov	r0, r25
    1d78:	03 94       	inc	r0
    1d7a:	00 0c       	add	r0, r0
    1d7c:	11 f4       	brne	.+4      	; 0x1d82 <__fp_round+0xc>
    1d7e:	88 23       	and	r24, r24
    1d80:	52 f0       	brmi	.+20     	; 0x1d96 <__fp_round+0x20>
    1d82:	bb 0f       	add	r27, r27
    1d84:	40 f4       	brcc	.+16     	; 0x1d96 <__fp_round+0x20>
    1d86:	bf 2b       	or	r27, r31
    1d88:	11 f4       	brne	.+4      	; 0x1d8e <__fp_round+0x18>
    1d8a:	60 ff       	sbrs	r22, 0
    1d8c:	04 c0       	rjmp	.+8      	; 0x1d96 <__fp_round+0x20>
    1d8e:	6f 5f       	subi	r22, 0xFF	; 255
    1d90:	7f 4f       	sbci	r23, 0xFF	; 255
    1d92:	8f 4f       	sbci	r24, 0xFF	; 255
    1d94:	9f 4f       	sbci	r25, 0xFF	; 255
    1d96:	08 95       	ret

00001d98 <__fp_split3>:
    1d98:	57 fd       	sbrc	r21, 7
    1d9a:	90 58       	subi	r25, 0x80	; 128
    1d9c:	44 0f       	add	r20, r20
    1d9e:	55 1f       	adc	r21, r21
    1da0:	59 f0       	breq	.+22     	; 0x1db8 <__fp_splitA+0x10>
    1da2:	5f 3f       	cpi	r21, 0xFF	; 255
    1da4:	71 f0       	breq	.+28     	; 0x1dc2 <__fp_splitA+0x1a>
    1da6:	47 95       	ror	r20

00001da8 <__fp_splitA>:
    1da8:	88 0f       	add	r24, r24
    1daa:	97 fb       	bst	r25, 7
    1dac:	99 1f       	adc	r25, r25
    1dae:	61 f0       	breq	.+24     	; 0x1dc8 <__fp_splitA+0x20>
    1db0:	9f 3f       	cpi	r25, 0xFF	; 255
    1db2:	79 f0       	breq	.+30     	; 0x1dd2 <__fp_splitA+0x2a>
    1db4:	87 95       	ror	r24
    1db6:	08 95       	ret
    1db8:	12 16       	cp	r1, r18
    1dba:	13 06       	cpc	r1, r19
    1dbc:	14 06       	cpc	r1, r20
    1dbe:	55 1f       	adc	r21, r21
    1dc0:	f2 cf       	rjmp	.-28     	; 0x1da6 <__fp_split3+0xe>
    1dc2:	46 95       	lsr	r20
    1dc4:	f1 df       	rcall	.-30     	; 0x1da8 <__fp_splitA>
    1dc6:	08 c0       	rjmp	.+16     	; 0x1dd8 <__fp_splitA+0x30>
    1dc8:	16 16       	cp	r1, r22
    1dca:	17 06       	cpc	r1, r23
    1dcc:	18 06       	cpc	r1, r24
    1dce:	99 1f       	adc	r25, r25
    1dd0:	f1 cf       	rjmp	.-30     	; 0x1db4 <__fp_splitA+0xc>
    1dd2:	86 95       	lsr	r24
    1dd4:	71 05       	cpc	r23, r1
    1dd6:	61 05       	cpc	r22, r1
    1dd8:	08 94       	sec
    1dda:	08 95       	ret

00001ddc <__fp_zero>:
    1ddc:	e8 94       	clt

00001dde <__fp_szero>:
    1dde:	bb 27       	eor	r27, r27
    1de0:	66 27       	eor	r22, r22
    1de2:	77 27       	eor	r23, r23
    1de4:	cb 01       	movw	r24, r22
    1de6:	97 f9       	bld	r25, 7
    1de8:	08 95       	ret

00001dea <__gesf2>:
    1dea:	0e 94 67 0f 	call	0x1ece	; 0x1ece <__fp_cmp>
    1dee:	08 f4       	brcc	.+2      	; 0x1df2 <__gesf2+0x8>
    1df0:	8f ef       	ldi	r24, 0xFF	; 255
    1df2:	08 95       	ret

00001df4 <__mulsf3>:
    1df4:	0e 94 0d 0f 	call	0x1e1a	; 0x1e1a <__mulsf3x>
    1df8:	0c 94 bb 0e 	jmp	0x1d76	; 0x1d76 <__fp_round>
    1dfc:	0e 94 ad 0e 	call	0x1d5a	; 0x1d5a <__fp_pscA>
    1e00:	38 f0       	brcs	.+14     	; 0x1e10 <__mulsf3+0x1c>
    1e02:	0e 94 b4 0e 	call	0x1d68	; 0x1d68 <__fp_pscB>
    1e06:	20 f0       	brcs	.+8      	; 0x1e10 <__mulsf3+0x1c>
    1e08:	95 23       	and	r25, r21
    1e0a:	11 f0       	breq	.+4      	; 0x1e10 <__mulsf3+0x1c>
    1e0c:	0c 94 a4 0e 	jmp	0x1d48	; 0x1d48 <__fp_inf>
    1e10:	0c 94 aa 0e 	jmp	0x1d54	; 0x1d54 <__fp_nan>
    1e14:	11 24       	eor	r1, r1
    1e16:	0c 94 ef 0e 	jmp	0x1dde	; 0x1dde <__fp_szero>

00001e1a <__mulsf3x>:
    1e1a:	0e 94 cc 0e 	call	0x1d98	; 0x1d98 <__fp_split3>
    1e1e:	70 f3       	brcs	.-36     	; 0x1dfc <__mulsf3+0x8>

00001e20 <__mulsf3_pse>:
    1e20:	95 9f       	mul	r25, r21
    1e22:	c1 f3       	breq	.-16     	; 0x1e14 <__mulsf3+0x20>
    1e24:	95 0f       	add	r25, r21
    1e26:	50 e0       	ldi	r21, 0x00	; 0
    1e28:	55 1f       	adc	r21, r21
    1e2a:	62 9f       	mul	r22, r18
    1e2c:	f0 01       	movw	r30, r0
    1e2e:	72 9f       	mul	r23, r18
    1e30:	bb 27       	eor	r27, r27
    1e32:	f0 0d       	add	r31, r0
    1e34:	b1 1d       	adc	r27, r1
    1e36:	63 9f       	mul	r22, r19
    1e38:	aa 27       	eor	r26, r26
    1e3a:	f0 0d       	add	r31, r0
    1e3c:	b1 1d       	adc	r27, r1
    1e3e:	aa 1f       	adc	r26, r26
    1e40:	64 9f       	mul	r22, r20
    1e42:	66 27       	eor	r22, r22
    1e44:	b0 0d       	add	r27, r0
    1e46:	a1 1d       	adc	r26, r1
    1e48:	66 1f       	adc	r22, r22
    1e4a:	82 9f       	mul	r24, r18
    1e4c:	22 27       	eor	r18, r18
    1e4e:	b0 0d       	add	r27, r0
    1e50:	a1 1d       	adc	r26, r1
    1e52:	62 1f       	adc	r22, r18
    1e54:	73 9f       	mul	r23, r19
    1e56:	b0 0d       	add	r27, r0
    1e58:	a1 1d       	adc	r26, r1
    1e5a:	62 1f       	adc	r22, r18
    1e5c:	83 9f       	mul	r24, r19
    1e5e:	a0 0d       	add	r26, r0
    1e60:	61 1d       	adc	r22, r1
    1e62:	22 1f       	adc	r18, r18
    1e64:	74 9f       	mul	r23, r20
    1e66:	33 27       	eor	r19, r19
    1e68:	a0 0d       	add	r26, r0
    1e6a:	61 1d       	adc	r22, r1
    1e6c:	23 1f       	adc	r18, r19
    1e6e:	84 9f       	mul	r24, r20
    1e70:	60 0d       	add	r22, r0
    1e72:	21 1d       	adc	r18, r1
    1e74:	82 2f       	mov	r24, r18
    1e76:	76 2f       	mov	r23, r22
    1e78:	6a 2f       	mov	r22, r26
    1e7a:	11 24       	eor	r1, r1
    1e7c:	9f 57       	subi	r25, 0x7F	; 127
    1e7e:	50 40       	sbci	r21, 0x00	; 0
    1e80:	9a f0       	brmi	.+38     	; 0x1ea8 <__mulsf3_pse+0x88>
    1e82:	f1 f0       	breq	.+60     	; 0x1ec0 <__mulsf3_pse+0xa0>
    1e84:	88 23       	and	r24, r24
    1e86:	4a f0       	brmi	.+18     	; 0x1e9a <__mulsf3_pse+0x7a>
    1e88:	ee 0f       	add	r30, r30
    1e8a:	ff 1f       	adc	r31, r31
    1e8c:	bb 1f       	adc	r27, r27
    1e8e:	66 1f       	adc	r22, r22
    1e90:	77 1f       	adc	r23, r23
    1e92:	88 1f       	adc	r24, r24
    1e94:	91 50       	subi	r25, 0x01	; 1
    1e96:	50 40       	sbci	r21, 0x00	; 0
    1e98:	a9 f7       	brne	.-22     	; 0x1e84 <__mulsf3_pse+0x64>
    1e9a:	9e 3f       	cpi	r25, 0xFE	; 254
    1e9c:	51 05       	cpc	r21, r1
    1e9e:	80 f0       	brcs	.+32     	; 0x1ec0 <__mulsf3_pse+0xa0>
    1ea0:	0c 94 a4 0e 	jmp	0x1d48	; 0x1d48 <__fp_inf>
    1ea4:	0c 94 ef 0e 	jmp	0x1dde	; 0x1dde <__fp_szero>
    1ea8:	5f 3f       	cpi	r21, 0xFF	; 255
    1eaa:	e4 f3       	brlt	.-8      	; 0x1ea4 <__mulsf3_pse+0x84>
    1eac:	98 3e       	cpi	r25, 0xE8	; 232
    1eae:	d4 f3       	brlt	.-12     	; 0x1ea4 <__mulsf3_pse+0x84>
    1eb0:	86 95       	lsr	r24
    1eb2:	77 95       	ror	r23
    1eb4:	67 95       	ror	r22
    1eb6:	b7 95       	ror	r27
    1eb8:	f7 95       	ror	r31
    1eba:	e7 95       	ror	r30
    1ebc:	9f 5f       	subi	r25, 0xFF	; 255
    1ebe:	c1 f7       	brne	.-16     	; 0x1eb0 <__mulsf3_pse+0x90>
    1ec0:	fe 2b       	or	r31, r30
    1ec2:	88 0f       	add	r24, r24
    1ec4:	91 1d       	adc	r25, r1
    1ec6:	96 95       	lsr	r25
    1ec8:	87 95       	ror	r24
    1eca:	97 f9       	bld	r25, 7
    1ecc:	08 95       	ret

00001ece <__fp_cmp>:
    1ece:	99 0f       	add	r25, r25
    1ed0:	00 08       	sbc	r0, r0
    1ed2:	55 0f       	add	r21, r21
    1ed4:	aa 0b       	sbc	r26, r26
    1ed6:	e0 e8       	ldi	r30, 0x80	; 128
    1ed8:	fe ef       	ldi	r31, 0xFE	; 254
    1eda:	16 16       	cp	r1, r22
    1edc:	17 06       	cpc	r1, r23
    1ede:	e8 07       	cpc	r30, r24
    1ee0:	f9 07       	cpc	r31, r25
    1ee2:	c0 f0       	brcs	.+48     	; 0x1f14 <__fp_cmp+0x46>
    1ee4:	12 16       	cp	r1, r18
    1ee6:	13 06       	cpc	r1, r19
    1ee8:	e4 07       	cpc	r30, r20
    1eea:	f5 07       	cpc	r31, r21
    1eec:	98 f0       	brcs	.+38     	; 0x1f14 <__fp_cmp+0x46>
    1eee:	62 1b       	sub	r22, r18
    1ef0:	73 0b       	sbc	r23, r19
    1ef2:	84 0b       	sbc	r24, r20
    1ef4:	95 0b       	sbc	r25, r21
    1ef6:	39 f4       	brne	.+14     	; 0x1f06 <__fp_cmp+0x38>
    1ef8:	0a 26       	eor	r0, r26
    1efa:	61 f0       	breq	.+24     	; 0x1f14 <__fp_cmp+0x46>
    1efc:	23 2b       	or	r18, r19
    1efe:	24 2b       	or	r18, r20
    1f00:	25 2b       	or	r18, r21
    1f02:	21 f4       	brne	.+8      	; 0x1f0c <__fp_cmp+0x3e>
    1f04:	08 95       	ret
    1f06:	0a 26       	eor	r0, r26
    1f08:	09 f4       	brne	.+2      	; 0x1f0c <__fp_cmp+0x3e>
    1f0a:	a1 40       	sbci	r26, 0x01	; 1
    1f0c:	a6 95       	lsr	r26
    1f0e:	8f ef       	ldi	r24, 0xFF	; 255
    1f10:	81 1d       	adc	r24, r1
    1f12:	81 1d       	adc	r24, r1
    1f14:	08 95       	ret

00001f16 <vfprintf>:
    1f16:	a3 e1       	ldi	r26, 0x13	; 19
    1f18:	b0 e0       	ldi	r27, 0x00	; 0
    1f1a:	e1 e9       	ldi	r30, 0x91	; 145
    1f1c:	ff e0       	ldi	r31, 0x0F	; 15
    1f1e:	0c 94 0d 13 	jmp	0x261a	; 0x261a <__prologue_saves__>
    1f22:	6c 01       	movw	r12, r24
    1f24:	4b 01       	movw	r8, r22
    1f26:	2a 01       	movw	r4, r20
    1f28:	fc 01       	movw	r30, r24
    1f2a:	17 82       	std	Z+7, r1	; 0x07
    1f2c:	16 82       	std	Z+6, r1	; 0x06
    1f2e:	83 81       	ldd	r24, Z+3	; 0x03
    1f30:	81 ff       	sbrs	r24, 1
    1f32:	43 c3       	rjmp	.+1670   	; 0x25ba <vfprintf+0x6a4>
    1f34:	ae 01       	movw	r20, r28
    1f36:	4f 5f       	subi	r20, 0xFF	; 255
    1f38:	5f 4f       	sbci	r21, 0xFF	; 255
    1f3a:	3a 01       	movw	r6, r20
    1f3c:	f6 01       	movw	r30, r12
    1f3e:	93 81       	ldd	r25, Z+3	; 0x03
    1f40:	f4 01       	movw	r30, r8
    1f42:	93 fd       	sbrc	r25, 3
    1f44:	85 91       	lpm	r24, Z+
    1f46:	93 ff       	sbrs	r25, 3
    1f48:	81 91       	ld	r24, Z+
    1f4a:	4f 01       	movw	r8, r30
    1f4c:	88 23       	and	r24, r24
    1f4e:	09 f4       	brne	.+2      	; 0x1f52 <vfprintf+0x3c>
    1f50:	30 c3       	rjmp	.+1632   	; 0x25b2 <vfprintf+0x69c>
    1f52:	85 32       	cpi	r24, 0x25	; 37
    1f54:	39 f4       	brne	.+14     	; 0x1f64 <vfprintf+0x4e>
    1f56:	93 fd       	sbrc	r25, 3
    1f58:	85 91       	lpm	r24, Z+
    1f5a:	93 ff       	sbrs	r25, 3
    1f5c:	81 91       	ld	r24, Z+
    1f5e:	4f 01       	movw	r8, r30
    1f60:	85 32       	cpi	r24, 0x25	; 37
    1f62:	39 f4       	brne	.+14     	; 0x1f72 <vfprintf+0x5c>
    1f64:	b6 01       	movw	r22, r12
    1f66:	90 e0       	ldi	r25, 0x00	; 0
    1f68:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    1f6c:	52 01       	movw	r10, r4
    1f6e:	25 01       	movw	r4, r10
    1f70:	e5 cf       	rjmp	.-54     	; 0x1f3c <vfprintf+0x26>
    1f72:	10 e0       	ldi	r17, 0x00	; 0
    1f74:	f1 2c       	mov	r15, r1
    1f76:	20 e0       	ldi	r18, 0x00	; 0
    1f78:	20 32       	cpi	r18, 0x20	; 32
    1f7a:	a0 f4       	brcc	.+40     	; 0x1fa4 <vfprintf+0x8e>
    1f7c:	8b 32       	cpi	r24, 0x2B	; 43
    1f7e:	69 f0       	breq	.+26     	; 0x1f9a <vfprintf+0x84>
    1f80:	30 f4       	brcc	.+12     	; 0x1f8e <vfprintf+0x78>
    1f82:	80 32       	cpi	r24, 0x20	; 32
    1f84:	59 f0       	breq	.+22     	; 0x1f9c <vfprintf+0x86>
    1f86:	83 32       	cpi	r24, 0x23	; 35
    1f88:	69 f4       	brne	.+26     	; 0x1fa4 <vfprintf+0x8e>
    1f8a:	20 61       	ori	r18, 0x10	; 16
    1f8c:	2c c0       	rjmp	.+88     	; 0x1fe6 <vfprintf+0xd0>
    1f8e:	8d 32       	cpi	r24, 0x2D	; 45
    1f90:	39 f0       	breq	.+14     	; 0x1fa0 <vfprintf+0x8a>
    1f92:	80 33       	cpi	r24, 0x30	; 48
    1f94:	39 f4       	brne	.+14     	; 0x1fa4 <vfprintf+0x8e>
    1f96:	21 60       	ori	r18, 0x01	; 1
    1f98:	26 c0       	rjmp	.+76     	; 0x1fe6 <vfprintf+0xd0>
    1f9a:	22 60       	ori	r18, 0x02	; 2
    1f9c:	24 60       	ori	r18, 0x04	; 4
    1f9e:	23 c0       	rjmp	.+70     	; 0x1fe6 <vfprintf+0xd0>
    1fa0:	28 60       	ori	r18, 0x08	; 8
    1fa2:	21 c0       	rjmp	.+66     	; 0x1fe6 <vfprintf+0xd0>
    1fa4:	27 fd       	sbrc	r18, 7
    1fa6:	27 c0       	rjmp	.+78     	; 0x1ff6 <vfprintf+0xe0>
    1fa8:	30 ed       	ldi	r19, 0xD0	; 208
    1faa:	38 0f       	add	r19, r24
    1fac:	3a 30       	cpi	r19, 0x0A	; 10
    1fae:	78 f4       	brcc	.+30     	; 0x1fce <vfprintf+0xb8>
    1fb0:	26 ff       	sbrs	r18, 6
    1fb2:	06 c0       	rjmp	.+12     	; 0x1fc0 <vfprintf+0xaa>
    1fb4:	fa e0       	ldi	r31, 0x0A	; 10
    1fb6:	1f 9f       	mul	r17, r31
    1fb8:	30 0d       	add	r19, r0
    1fba:	11 24       	eor	r1, r1
    1fbc:	13 2f       	mov	r17, r19
    1fbe:	13 c0       	rjmp	.+38     	; 0x1fe6 <vfprintf+0xd0>
    1fc0:	4a e0       	ldi	r20, 0x0A	; 10
    1fc2:	f4 9e       	mul	r15, r20
    1fc4:	30 0d       	add	r19, r0
    1fc6:	11 24       	eor	r1, r1
    1fc8:	f3 2e       	mov	r15, r19
    1fca:	20 62       	ori	r18, 0x20	; 32
    1fcc:	0c c0       	rjmp	.+24     	; 0x1fe6 <vfprintf+0xd0>
    1fce:	8e 32       	cpi	r24, 0x2E	; 46
    1fd0:	21 f4       	brne	.+8      	; 0x1fda <vfprintf+0xc4>
    1fd2:	26 fd       	sbrc	r18, 6
    1fd4:	ee c2       	rjmp	.+1500   	; 0x25b2 <vfprintf+0x69c>
    1fd6:	20 64       	ori	r18, 0x40	; 64
    1fd8:	06 c0       	rjmp	.+12     	; 0x1fe6 <vfprintf+0xd0>
    1fda:	8c 36       	cpi	r24, 0x6C	; 108
    1fdc:	11 f4       	brne	.+4      	; 0x1fe2 <vfprintf+0xcc>
    1fde:	20 68       	ori	r18, 0x80	; 128
    1fe0:	02 c0       	rjmp	.+4      	; 0x1fe6 <vfprintf+0xd0>
    1fe2:	88 36       	cpi	r24, 0x68	; 104
    1fe4:	41 f4       	brne	.+16     	; 0x1ff6 <vfprintf+0xe0>
    1fe6:	f4 01       	movw	r30, r8
    1fe8:	93 fd       	sbrc	r25, 3
    1fea:	85 91       	lpm	r24, Z+
    1fec:	93 ff       	sbrs	r25, 3
    1fee:	81 91       	ld	r24, Z+
    1ff0:	4f 01       	movw	r8, r30
    1ff2:	81 11       	cpse	r24, r1
    1ff4:	c1 cf       	rjmp	.-126    	; 0x1f78 <vfprintf+0x62>
    1ff6:	9b eb       	ldi	r25, 0xBB	; 187
    1ff8:	98 0f       	add	r25, r24
    1ffa:	93 30       	cpi	r25, 0x03	; 3
    1ffc:	18 f4       	brcc	.+6      	; 0x2004 <vfprintf+0xee>
    1ffe:	20 61       	ori	r18, 0x10	; 16
    2000:	80 5e       	subi	r24, 0xE0	; 224
    2002:	06 c0       	rjmp	.+12     	; 0x2010 <vfprintf+0xfa>
    2004:	9b e9       	ldi	r25, 0x9B	; 155
    2006:	98 0f       	add	r25, r24
    2008:	93 30       	cpi	r25, 0x03	; 3
    200a:	08 f0       	brcs	.+2      	; 0x200e <vfprintf+0xf8>
    200c:	71 c1       	rjmp	.+738    	; 0x22f0 <vfprintf+0x3da>
    200e:	2f 7e       	andi	r18, 0xEF	; 239
    2010:	26 ff       	sbrs	r18, 6
    2012:	16 e0       	ldi	r17, 0x06	; 6
    2014:	2f 73       	andi	r18, 0x3F	; 63
    2016:	32 2e       	mov	r3, r18
    2018:	85 36       	cpi	r24, 0x65	; 101
    201a:	19 f4       	brne	.+6      	; 0x2022 <vfprintf+0x10c>
    201c:	20 64       	ori	r18, 0x40	; 64
    201e:	32 2e       	mov	r3, r18
    2020:	08 c0       	rjmp	.+16     	; 0x2032 <vfprintf+0x11c>
    2022:	86 36       	cpi	r24, 0x66	; 102
    2024:	21 f4       	brne	.+8      	; 0x202e <vfprintf+0x118>
    2026:	f2 2f       	mov	r31, r18
    2028:	f0 68       	ori	r31, 0x80	; 128
    202a:	3f 2e       	mov	r3, r31
    202c:	02 c0       	rjmp	.+4      	; 0x2032 <vfprintf+0x11c>
    202e:	11 11       	cpse	r17, r1
    2030:	11 50       	subi	r17, 0x01	; 1
    2032:	37 fe       	sbrs	r3, 7
    2034:	07 c0       	rjmp	.+14     	; 0x2044 <vfprintf+0x12e>
    2036:	1c 33       	cpi	r17, 0x3C	; 60
    2038:	50 f4       	brcc	.+20     	; 0x204e <vfprintf+0x138>
    203a:	ee 24       	eor	r14, r14
    203c:	e3 94       	inc	r14
    203e:	e1 0e       	add	r14, r17
    2040:	27 e0       	ldi	r18, 0x07	; 7
    2042:	0b c0       	rjmp	.+22     	; 0x205a <vfprintf+0x144>
    2044:	18 30       	cpi	r17, 0x08	; 8
    2046:	38 f0       	brcs	.+14     	; 0x2056 <vfprintf+0x140>
    2048:	27 e0       	ldi	r18, 0x07	; 7
    204a:	17 e0       	ldi	r17, 0x07	; 7
    204c:	05 c0       	rjmp	.+10     	; 0x2058 <vfprintf+0x142>
    204e:	27 e0       	ldi	r18, 0x07	; 7
    2050:	4c e3       	ldi	r20, 0x3C	; 60
    2052:	e4 2e       	mov	r14, r20
    2054:	02 c0       	rjmp	.+4      	; 0x205a <vfprintf+0x144>
    2056:	21 2f       	mov	r18, r17
    2058:	e1 2c       	mov	r14, r1
    205a:	52 01       	movw	r10, r4
    205c:	44 e0       	ldi	r20, 0x04	; 4
    205e:	a4 0e       	add	r10, r20
    2060:	b1 1c       	adc	r11, r1
    2062:	f2 01       	movw	r30, r4
    2064:	60 81       	ld	r22, Z
    2066:	71 81       	ldd	r23, Z+1	; 0x01
    2068:	82 81       	ldd	r24, Z+2	; 0x02
    206a:	93 81       	ldd	r25, Z+3	; 0x03
    206c:	0e 2d       	mov	r16, r14
    206e:	a3 01       	movw	r20, r6
    2070:	0e 94 44 13 	call	0x2688	; 0x2688 <__ftoa_engine>
    2074:	2c 01       	movw	r4, r24
    2076:	09 81       	ldd	r16, Y+1	; 0x01
    2078:	00 ff       	sbrs	r16, 0
    207a:	02 c0       	rjmp	.+4      	; 0x2080 <vfprintf+0x16a>
    207c:	03 ff       	sbrs	r16, 3
    207e:	07 c0       	rjmp	.+14     	; 0x208e <vfprintf+0x178>
    2080:	31 fc       	sbrc	r3, 1
    2082:	08 c0       	rjmp	.+16     	; 0x2094 <vfprintf+0x17e>
    2084:	32 fe       	sbrs	r3, 2
    2086:	09 c0       	rjmp	.+18     	; 0x209a <vfprintf+0x184>
    2088:	30 e2       	ldi	r19, 0x20	; 32
    208a:	23 2e       	mov	r2, r19
    208c:	07 c0       	rjmp	.+14     	; 0x209c <vfprintf+0x186>
    208e:	2d e2       	ldi	r18, 0x2D	; 45
    2090:	22 2e       	mov	r2, r18
    2092:	04 c0       	rjmp	.+8      	; 0x209c <vfprintf+0x186>
    2094:	9b e2       	ldi	r25, 0x2B	; 43
    2096:	29 2e       	mov	r2, r25
    2098:	01 c0       	rjmp	.+2      	; 0x209c <vfprintf+0x186>
    209a:	21 2c       	mov	r2, r1
    209c:	80 2f       	mov	r24, r16
    209e:	8c 70       	andi	r24, 0x0C	; 12
    20a0:	19 f0       	breq	.+6      	; 0x20a8 <vfprintf+0x192>
    20a2:	21 10       	cpse	r2, r1
    20a4:	68 c2       	rjmp	.+1232   	; 0x2576 <vfprintf+0x660>
    20a6:	a8 c2       	rjmp	.+1360   	; 0x25f8 <vfprintf+0x6e2>
    20a8:	37 fe       	sbrs	r3, 7
    20aa:	0f c0       	rjmp	.+30     	; 0x20ca <vfprintf+0x1b4>
    20ac:	e4 0c       	add	r14, r4
    20ae:	04 ff       	sbrs	r16, 4
    20b0:	04 c0       	rjmp	.+8      	; 0x20ba <vfprintf+0x1a4>
    20b2:	8a 81       	ldd	r24, Y+2	; 0x02
    20b4:	81 33       	cpi	r24, 0x31	; 49
    20b6:	09 f4       	brne	.+2      	; 0x20ba <vfprintf+0x1a4>
    20b8:	ea 94       	dec	r14
    20ba:	1e 14       	cp	r1, r14
    20bc:	74 f5       	brge	.+92     	; 0x211a <vfprintf+0x204>
    20be:	f8 e0       	ldi	r31, 0x08	; 8
    20c0:	fe 15       	cp	r31, r14
    20c2:	78 f5       	brcc	.+94     	; 0x2122 <vfprintf+0x20c>
    20c4:	88 e0       	ldi	r24, 0x08	; 8
    20c6:	e8 2e       	mov	r14, r24
    20c8:	2c c0       	rjmp	.+88     	; 0x2122 <vfprintf+0x20c>
    20ca:	36 fc       	sbrc	r3, 6
    20cc:	2a c0       	rjmp	.+84     	; 0x2122 <vfprintf+0x20c>
    20ce:	81 2f       	mov	r24, r17
    20d0:	90 e0       	ldi	r25, 0x00	; 0
    20d2:	84 15       	cp	r24, r4
    20d4:	95 05       	cpc	r25, r5
    20d6:	9c f0       	brlt	.+38     	; 0x20fe <vfprintf+0x1e8>
    20d8:	2c ef       	ldi	r18, 0xFC	; 252
    20da:	42 16       	cp	r4, r18
    20dc:	2f ef       	ldi	r18, 0xFF	; 255
    20de:	52 06       	cpc	r5, r18
    20e0:	74 f0       	brlt	.+28     	; 0x20fe <vfprintf+0x1e8>
    20e2:	43 2d       	mov	r20, r3
    20e4:	40 68       	ori	r20, 0x80	; 128
    20e6:	34 2e       	mov	r3, r20
    20e8:	0a c0       	rjmp	.+20     	; 0x20fe <vfprintf+0x1e8>
    20ea:	e2 e0       	ldi	r30, 0x02	; 2
    20ec:	f0 e0       	ldi	r31, 0x00	; 0
    20ee:	ec 0f       	add	r30, r28
    20f0:	fd 1f       	adc	r31, r29
    20f2:	e1 0f       	add	r30, r17
    20f4:	f1 1d       	adc	r31, r1
    20f6:	80 81       	ld	r24, Z
    20f8:	80 33       	cpi	r24, 0x30	; 48
    20fa:	19 f4       	brne	.+6      	; 0x2102 <vfprintf+0x1ec>
    20fc:	11 50       	subi	r17, 0x01	; 1
    20fe:	11 11       	cpse	r17, r1
    2100:	f4 cf       	rjmp	.-24     	; 0x20ea <vfprintf+0x1d4>
    2102:	37 fe       	sbrs	r3, 7
    2104:	0e c0       	rjmp	.+28     	; 0x2122 <vfprintf+0x20c>
    2106:	ee 24       	eor	r14, r14
    2108:	e3 94       	inc	r14
    210a:	e1 0e       	add	r14, r17
    210c:	81 2f       	mov	r24, r17
    210e:	90 e0       	ldi	r25, 0x00	; 0
    2110:	48 16       	cp	r4, r24
    2112:	59 06       	cpc	r5, r25
    2114:	2c f4       	brge	.+10     	; 0x2120 <vfprintf+0x20a>
    2116:	14 19       	sub	r17, r4
    2118:	04 c0       	rjmp	.+8      	; 0x2122 <vfprintf+0x20c>
    211a:	ee 24       	eor	r14, r14
    211c:	e3 94       	inc	r14
    211e:	01 c0       	rjmp	.+2      	; 0x2122 <vfprintf+0x20c>
    2120:	10 e0       	ldi	r17, 0x00	; 0
    2122:	37 fe       	sbrs	r3, 7
    2124:	06 c0       	rjmp	.+12     	; 0x2132 <vfprintf+0x21c>
    2126:	14 14       	cp	r1, r4
    2128:	15 04       	cpc	r1, r5
    212a:	34 f4       	brge	.+12     	; 0x2138 <vfprintf+0x222>
    212c:	c2 01       	movw	r24, r4
    212e:	01 96       	adiw	r24, 0x01	; 1
    2130:	05 c0       	rjmp	.+10     	; 0x213c <vfprintf+0x226>
    2132:	85 e0       	ldi	r24, 0x05	; 5
    2134:	90 e0       	ldi	r25, 0x00	; 0
    2136:	02 c0       	rjmp	.+4      	; 0x213c <vfprintf+0x226>
    2138:	81 e0       	ldi	r24, 0x01	; 1
    213a:	90 e0       	ldi	r25, 0x00	; 0
    213c:	21 10       	cpse	r2, r1
    213e:	01 96       	adiw	r24, 0x01	; 1
    2140:	11 23       	and	r17, r17
    2142:	31 f0       	breq	.+12     	; 0x2150 <vfprintf+0x23a>
    2144:	21 2f       	mov	r18, r17
    2146:	30 e0       	ldi	r19, 0x00	; 0
    2148:	2f 5f       	subi	r18, 0xFF	; 255
    214a:	3f 4f       	sbci	r19, 0xFF	; 255
    214c:	82 0f       	add	r24, r18
    214e:	93 1f       	adc	r25, r19
    2150:	2f 2d       	mov	r18, r15
    2152:	30 e0       	ldi	r19, 0x00	; 0
    2154:	82 17       	cp	r24, r18
    2156:	93 07       	cpc	r25, r19
    2158:	14 f4       	brge	.+4      	; 0x215e <vfprintf+0x248>
    215a:	f8 1a       	sub	r15, r24
    215c:	01 c0       	rjmp	.+2      	; 0x2160 <vfprintf+0x24a>
    215e:	f1 2c       	mov	r15, r1
    2160:	83 2d       	mov	r24, r3
    2162:	89 70       	andi	r24, 0x09	; 9
    2164:	49 f4       	brne	.+18     	; 0x2178 <vfprintf+0x262>
    2166:	ff 20       	and	r15, r15
    2168:	39 f0       	breq	.+14     	; 0x2178 <vfprintf+0x262>
    216a:	b6 01       	movw	r22, r12
    216c:	80 e2       	ldi	r24, 0x20	; 32
    216e:	90 e0       	ldi	r25, 0x00	; 0
    2170:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    2174:	fa 94       	dec	r15
    2176:	f7 cf       	rjmp	.-18     	; 0x2166 <vfprintf+0x250>
    2178:	22 20       	and	r2, r2
    217a:	29 f0       	breq	.+10     	; 0x2186 <vfprintf+0x270>
    217c:	b6 01       	movw	r22, r12
    217e:	82 2d       	mov	r24, r2
    2180:	90 e0       	ldi	r25, 0x00	; 0
    2182:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    2186:	33 fc       	sbrc	r3, 3
    2188:	09 c0       	rjmp	.+18     	; 0x219c <vfprintf+0x286>
    218a:	ff 20       	and	r15, r15
    218c:	39 f0       	breq	.+14     	; 0x219c <vfprintf+0x286>
    218e:	b6 01       	movw	r22, r12
    2190:	80 e3       	ldi	r24, 0x30	; 48
    2192:	90 e0       	ldi	r25, 0x00	; 0
    2194:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    2198:	fa 94       	dec	r15
    219a:	f7 cf       	rjmp	.-18     	; 0x218a <vfprintf+0x274>
    219c:	37 fe       	sbrs	r3, 7
    219e:	5a c0       	rjmp	.+180    	; 0x2254 <vfprintf+0x33e>
    21a0:	94 2d       	mov	r25, r4
    21a2:	85 2d       	mov	r24, r5
    21a4:	57 fe       	sbrs	r5, 7
    21a6:	02 c0       	rjmp	.+4      	; 0x21ac <vfprintf+0x296>
    21a8:	90 e0       	ldi	r25, 0x00	; 0
    21aa:	80 e0       	ldi	r24, 0x00	; 0
    21ac:	29 2e       	mov	r2, r25
    21ae:	38 2e       	mov	r3, r24
    21b0:	20 e0       	ldi	r18, 0x00	; 0
    21b2:	30 e0       	ldi	r19, 0x00	; 0
    21b4:	a2 01       	movw	r20, r4
    21b6:	4e 19       	sub	r20, r14
    21b8:	51 09       	sbc	r21, r1
    21ba:	5d 87       	std	Y+13, r21	; 0x0d
    21bc:	4c 87       	std	Y+12, r20	; 0x0c
    21be:	a2 01       	movw	r20, r4
    21c0:	42 19       	sub	r20, r2
    21c2:	53 09       	sbc	r21, r3
    21c4:	5f 87       	std	Y+15, r21	; 0x0f
    21c6:	4e 87       	std	Y+14, r20	; 0x0e
    21c8:	61 2f       	mov	r22, r17
    21ca:	70 e0       	ldi	r23, 0x00	; 0
    21cc:	44 27       	eor	r20, r20
    21ce:	55 27       	eor	r21, r21
    21d0:	46 1b       	sub	r20, r22
    21d2:	57 0b       	sbc	r21, r23
    21d4:	59 8b       	std	Y+17, r21	; 0x11
    21d6:	48 8b       	std	Y+16, r20	; 0x10
    21d8:	5f ef       	ldi	r21, 0xFF	; 255
    21da:	25 16       	cp	r2, r21
    21dc:	35 06       	cpc	r3, r21
    21de:	49 f4       	brne	.+18     	; 0x21f2 <vfprintf+0x2dc>
    21e0:	b6 01       	movw	r22, r12
    21e2:	8e e2       	ldi	r24, 0x2E	; 46
    21e4:	90 e0       	ldi	r25, 0x00	; 0
    21e6:	2a 8b       	std	Y+18, r18	; 0x12
    21e8:	3b 8b       	std	Y+19, r19	; 0x13
    21ea:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    21ee:	3b 89       	ldd	r19, Y+19	; 0x13
    21f0:	2a 89       	ldd	r18, Y+18	; 0x12
    21f2:	42 14       	cp	r4, r2
    21f4:	53 04       	cpc	r5, r3
    21f6:	6c f0       	brlt	.+26     	; 0x2212 <vfprintf+0x2fc>
    21f8:	4c 85       	ldd	r20, Y+12	; 0x0c
    21fa:	5d 85       	ldd	r21, Y+13	; 0x0d
    21fc:	42 15       	cp	r20, r2
    21fe:	53 05       	cpc	r21, r3
    2200:	44 f4       	brge	.+16     	; 0x2212 <vfprintf+0x2fc>
    2202:	ee 85       	ldd	r30, Y+14	; 0x0e
    2204:	ff 85       	ldd	r31, Y+15	; 0x0f
    2206:	e2 0f       	add	r30, r18
    2208:	f3 1f       	adc	r31, r19
    220a:	e6 0d       	add	r30, r6
    220c:	f7 1d       	adc	r31, r7
    220e:	81 81       	ldd	r24, Z+1	; 0x01
    2210:	01 c0       	rjmp	.+2      	; 0x2214 <vfprintf+0x2fe>
    2212:	80 e3       	ldi	r24, 0x30	; 48
    2214:	51 e0       	ldi	r21, 0x01	; 1
    2216:	25 1a       	sub	r2, r21
    2218:	31 08       	sbc	r3, r1
    221a:	2f 5f       	subi	r18, 0xFF	; 255
    221c:	3f 4f       	sbci	r19, 0xFF	; 255
    221e:	48 89       	ldd	r20, Y+16	; 0x10
    2220:	59 89       	ldd	r21, Y+17	; 0x11
    2222:	24 16       	cp	r2, r20
    2224:	35 06       	cpc	r3, r21
    2226:	4c f0       	brlt	.+18     	; 0x223a <vfprintf+0x324>
    2228:	b6 01       	movw	r22, r12
    222a:	90 e0       	ldi	r25, 0x00	; 0
    222c:	2a 8b       	std	Y+18, r18	; 0x12
    222e:	3b 8b       	std	Y+19, r19	; 0x13
    2230:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    2234:	2a 89       	ldd	r18, Y+18	; 0x12
    2236:	3b 89       	ldd	r19, Y+19	; 0x13
    2238:	cf cf       	rjmp	.-98     	; 0x21d8 <vfprintf+0x2c2>
    223a:	24 14       	cp	r2, r4
    223c:	35 04       	cpc	r3, r5
    223e:	39 f4       	brne	.+14     	; 0x224e <vfprintf+0x338>
    2240:	9a 81       	ldd	r25, Y+2	; 0x02
    2242:	96 33       	cpi	r25, 0x36	; 54
    2244:	18 f4       	brcc	.+6      	; 0x224c <vfprintf+0x336>
    2246:	95 33       	cpi	r25, 0x35	; 53
    2248:	11 f4       	brne	.+4      	; 0x224e <vfprintf+0x338>
    224a:	04 ff       	sbrs	r16, 4
    224c:	81 e3       	ldi	r24, 0x31	; 49
    224e:	b6 01       	movw	r22, r12
    2250:	90 e0       	ldi	r25, 0x00	; 0
    2252:	4b c0       	rjmp	.+150    	; 0x22ea <vfprintf+0x3d4>
    2254:	8a 81       	ldd	r24, Y+2	; 0x02
    2256:	81 33       	cpi	r24, 0x31	; 49
    2258:	09 f0       	breq	.+2      	; 0x225c <vfprintf+0x346>
    225a:	0f 7e       	andi	r16, 0xEF	; 239
    225c:	b6 01       	movw	r22, r12
    225e:	90 e0       	ldi	r25, 0x00	; 0
    2260:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    2264:	11 11       	cpse	r17, r1
    2266:	05 c0       	rjmp	.+10     	; 0x2272 <vfprintf+0x35c>
    2268:	34 fc       	sbrc	r3, 4
    226a:	18 c0       	rjmp	.+48     	; 0x229c <vfprintf+0x386>
    226c:	85 e6       	ldi	r24, 0x65	; 101
    226e:	90 e0       	ldi	r25, 0x00	; 0
    2270:	17 c0       	rjmp	.+46     	; 0x22a0 <vfprintf+0x38a>
    2272:	b6 01       	movw	r22, r12
    2274:	8e e2       	ldi	r24, 0x2E	; 46
    2276:	90 e0       	ldi	r25, 0x00	; 0
    2278:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    227c:	82 e0       	ldi	r24, 0x02	; 2
    227e:	ee 24       	eor	r14, r14
    2280:	e3 94       	inc	r14
    2282:	e8 0e       	add	r14, r24
    2284:	f3 01       	movw	r30, r6
    2286:	e8 0f       	add	r30, r24
    2288:	f1 1d       	adc	r31, r1
    228a:	80 81       	ld	r24, Z
    228c:	b6 01       	movw	r22, r12
    228e:	90 e0       	ldi	r25, 0x00	; 0
    2290:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    2294:	11 50       	subi	r17, 0x01	; 1
    2296:	8e 2d       	mov	r24, r14
    2298:	91 f7       	brne	.-28     	; 0x227e <vfprintf+0x368>
    229a:	e6 cf       	rjmp	.-52     	; 0x2268 <vfprintf+0x352>
    229c:	85 e4       	ldi	r24, 0x45	; 69
    229e:	90 e0       	ldi	r25, 0x00	; 0
    22a0:	b6 01       	movw	r22, r12
    22a2:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    22a6:	57 fc       	sbrc	r5, 7
    22a8:	05 c0       	rjmp	.+10     	; 0x22b4 <vfprintf+0x39e>
    22aa:	41 14       	cp	r4, r1
    22ac:	51 04       	cpc	r5, r1
    22ae:	39 f4       	brne	.+14     	; 0x22be <vfprintf+0x3a8>
    22b0:	04 ff       	sbrs	r16, 4
    22b2:	05 c0       	rjmp	.+10     	; 0x22be <vfprintf+0x3a8>
    22b4:	51 94       	neg	r5
    22b6:	41 94       	neg	r4
    22b8:	51 08       	sbc	r5, r1
    22ba:	8d e2       	ldi	r24, 0x2D	; 45
    22bc:	01 c0       	rjmp	.+2      	; 0x22c0 <vfprintf+0x3aa>
    22be:	8b e2       	ldi	r24, 0x2B	; 43
    22c0:	b6 01       	movw	r22, r12
    22c2:	90 e0       	ldi	r25, 0x00	; 0
    22c4:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    22c8:	80 e3       	ldi	r24, 0x30	; 48
    22ca:	9a e0       	ldi	r25, 0x0A	; 10
    22cc:	49 16       	cp	r4, r25
    22ce:	51 04       	cpc	r5, r1
    22d0:	2c f0       	brlt	.+10     	; 0x22dc <vfprintf+0x3c6>
    22d2:	8f 5f       	subi	r24, 0xFF	; 255
    22d4:	5a e0       	ldi	r21, 0x0A	; 10
    22d6:	45 1a       	sub	r4, r21
    22d8:	51 08       	sbc	r5, r1
    22da:	f7 cf       	rjmp	.-18     	; 0x22ca <vfprintf+0x3b4>
    22dc:	b6 01       	movw	r22, r12
    22de:	90 e0       	ldi	r25, 0x00	; 0
    22e0:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    22e4:	b6 01       	movw	r22, r12
    22e6:	c2 01       	movw	r24, r4
    22e8:	c0 96       	adiw	r24, 0x30	; 48
    22ea:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    22ee:	57 c1       	rjmp	.+686    	; 0x259e <vfprintf+0x688>
    22f0:	83 36       	cpi	r24, 0x63	; 99
    22f2:	31 f0       	breq	.+12     	; 0x2300 <vfprintf+0x3ea>
    22f4:	83 37       	cpi	r24, 0x73	; 115
    22f6:	79 f0       	breq	.+30     	; 0x2316 <vfprintf+0x400>
    22f8:	83 35       	cpi	r24, 0x53	; 83
    22fa:	09 f0       	breq	.+2      	; 0x22fe <vfprintf+0x3e8>
    22fc:	58 c0       	rjmp	.+176    	; 0x23ae <vfprintf+0x498>
    22fe:	21 c0       	rjmp	.+66     	; 0x2342 <vfprintf+0x42c>
    2300:	52 01       	movw	r10, r4
    2302:	e2 e0       	ldi	r30, 0x02	; 2
    2304:	ae 0e       	add	r10, r30
    2306:	b1 1c       	adc	r11, r1
    2308:	f2 01       	movw	r30, r4
    230a:	80 81       	ld	r24, Z
    230c:	89 83       	std	Y+1, r24	; 0x01
    230e:	01 e0       	ldi	r16, 0x01	; 1
    2310:	10 e0       	ldi	r17, 0x00	; 0
    2312:	23 01       	movw	r4, r6
    2314:	14 c0       	rjmp	.+40     	; 0x233e <vfprintf+0x428>
    2316:	52 01       	movw	r10, r4
    2318:	f2 e0       	ldi	r31, 0x02	; 2
    231a:	af 0e       	add	r10, r31
    231c:	b1 1c       	adc	r11, r1
    231e:	f2 01       	movw	r30, r4
    2320:	40 80       	ld	r4, Z
    2322:	51 80       	ldd	r5, Z+1	; 0x01
    2324:	26 ff       	sbrs	r18, 6
    2326:	03 c0       	rjmp	.+6      	; 0x232e <vfprintf+0x418>
    2328:	61 2f       	mov	r22, r17
    232a:	70 e0       	ldi	r23, 0x00	; 0
    232c:	02 c0       	rjmp	.+4      	; 0x2332 <vfprintf+0x41c>
    232e:	6f ef       	ldi	r22, 0xFF	; 255
    2330:	7f ef       	ldi	r23, 0xFF	; 255
    2332:	c2 01       	movw	r24, r4
    2334:	2a 8b       	std	Y+18, r18	; 0x12
    2336:	0e 94 27 14 	call	0x284e	; 0x284e <strnlen>
    233a:	8c 01       	movw	r16, r24
    233c:	2a 89       	ldd	r18, Y+18	; 0x12
    233e:	2f 77       	andi	r18, 0x7F	; 127
    2340:	15 c0       	rjmp	.+42     	; 0x236c <vfprintf+0x456>
    2342:	52 01       	movw	r10, r4
    2344:	f2 e0       	ldi	r31, 0x02	; 2
    2346:	af 0e       	add	r10, r31
    2348:	b1 1c       	adc	r11, r1
    234a:	f2 01       	movw	r30, r4
    234c:	40 80       	ld	r4, Z
    234e:	51 80       	ldd	r5, Z+1	; 0x01
    2350:	26 ff       	sbrs	r18, 6
    2352:	03 c0       	rjmp	.+6      	; 0x235a <vfprintf+0x444>
    2354:	61 2f       	mov	r22, r17
    2356:	70 e0       	ldi	r23, 0x00	; 0
    2358:	02 c0       	rjmp	.+4      	; 0x235e <vfprintf+0x448>
    235a:	6f ef       	ldi	r22, 0xFF	; 255
    235c:	7f ef       	ldi	r23, 0xFF	; 255
    235e:	c2 01       	movw	r24, r4
    2360:	2a 8b       	std	Y+18, r18	; 0x12
    2362:	0e 94 1c 14 	call	0x2838	; 0x2838 <strnlen_P>
    2366:	8c 01       	movw	r16, r24
    2368:	2a 89       	ldd	r18, Y+18	; 0x12
    236a:	20 68       	ori	r18, 0x80	; 128
    236c:	32 2e       	mov	r3, r18
    236e:	23 fd       	sbrc	r18, 3
    2370:	1a c0       	rjmp	.+52     	; 0x23a6 <vfprintf+0x490>
    2372:	8f 2d       	mov	r24, r15
    2374:	90 e0       	ldi	r25, 0x00	; 0
    2376:	08 17       	cp	r16, r24
    2378:	19 07       	cpc	r17, r25
    237a:	a8 f4       	brcc	.+42     	; 0x23a6 <vfprintf+0x490>
    237c:	b6 01       	movw	r22, r12
    237e:	80 e2       	ldi	r24, 0x20	; 32
    2380:	90 e0       	ldi	r25, 0x00	; 0
    2382:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    2386:	fa 94       	dec	r15
    2388:	f4 cf       	rjmp	.-24     	; 0x2372 <vfprintf+0x45c>
    238a:	f2 01       	movw	r30, r4
    238c:	37 fc       	sbrc	r3, 7
    238e:	85 91       	lpm	r24, Z+
    2390:	37 fe       	sbrs	r3, 7
    2392:	81 91       	ld	r24, Z+
    2394:	2f 01       	movw	r4, r30
    2396:	b6 01       	movw	r22, r12
    2398:	90 e0       	ldi	r25, 0x00	; 0
    239a:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    239e:	f1 10       	cpse	r15, r1
    23a0:	fa 94       	dec	r15
    23a2:	01 50       	subi	r16, 0x01	; 1
    23a4:	11 09       	sbc	r17, r1
    23a6:	01 15       	cp	r16, r1
    23a8:	11 05       	cpc	r17, r1
    23aa:	79 f7       	brne	.-34     	; 0x238a <vfprintf+0x474>
    23ac:	f8 c0       	rjmp	.+496    	; 0x259e <vfprintf+0x688>
    23ae:	84 36       	cpi	r24, 0x64	; 100
    23b0:	11 f0       	breq	.+4      	; 0x23b6 <vfprintf+0x4a0>
    23b2:	89 36       	cpi	r24, 0x69	; 105
    23b4:	59 f5       	brne	.+86     	; 0x240c <vfprintf+0x4f6>
    23b6:	52 01       	movw	r10, r4
    23b8:	27 ff       	sbrs	r18, 7
    23ba:	09 c0       	rjmp	.+18     	; 0x23ce <vfprintf+0x4b8>
    23bc:	f4 e0       	ldi	r31, 0x04	; 4
    23be:	af 0e       	add	r10, r31
    23c0:	b1 1c       	adc	r11, r1
    23c2:	f2 01       	movw	r30, r4
    23c4:	60 81       	ld	r22, Z
    23c6:	71 81       	ldd	r23, Z+1	; 0x01
    23c8:	82 81       	ldd	r24, Z+2	; 0x02
    23ca:	93 81       	ldd	r25, Z+3	; 0x03
    23cc:	0a c0       	rjmp	.+20     	; 0x23e2 <vfprintf+0x4cc>
    23ce:	f2 e0       	ldi	r31, 0x02	; 2
    23d0:	af 0e       	add	r10, r31
    23d2:	b1 1c       	adc	r11, r1
    23d4:	f2 01       	movw	r30, r4
    23d6:	60 81       	ld	r22, Z
    23d8:	71 81       	ldd	r23, Z+1	; 0x01
    23da:	07 2e       	mov	r0, r23
    23dc:	00 0c       	add	r0, r0
    23de:	88 0b       	sbc	r24, r24
    23e0:	99 0b       	sbc	r25, r25
    23e2:	2f 76       	andi	r18, 0x6F	; 111
    23e4:	32 2e       	mov	r3, r18
    23e6:	97 ff       	sbrs	r25, 7
    23e8:	09 c0       	rjmp	.+18     	; 0x23fc <vfprintf+0x4e6>
    23ea:	90 95       	com	r25
    23ec:	80 95       	com	r24
    23ee:	70 95       	com	r23
    23f0:	61 95       	neg	r22
    23f2:	7f 4f       	sbci	r23, 0xFF	; 255
    23f4:	8f 4f       	sbci	r24, 0xFF	; 255
    23f6:	9f 4f       	sbci	r25, 0xFF	; 255
    23f8:	20 68       	ori	r18, 0x80	; 128
    23fa:	32 2e       	mov	r3, r18
    23fc:	2a e0       	ldi	r18, 0x0A	; 10
    23fe:	30 e0       	ldi	r19, 0x00	; 0
    2400:	a3 01       	movw	r20, r6
    2402:	0e 94 bd 14 	call	0x297a	; 0x297a <__ultoa_invert>
    2406:	e8 2e       	mov	r14, r24
    2408:	e6 18       	sub	r14, r6
    240a:	3f c0       	rjmp	.+126    	; 0x248a <vfprintf+0x574>
    240c:	02 2f       	mov	r16, r18
    240e:	85 37       	cpi	r24, 0x75	; 117
    2410:	21 f4       	brne	.+8      	; 0x241a <vfprintf+0x504>
    2412:	0f 7e       	andi	r16, 0xEF	; 239
    2414:	2a e0       	ldi	r18, 0x0A	; 10
    2416:	30 e0       	ldi	r19, 0x00	; 0
    2418:	1d c0       	rjmp	.+58     	; 0x2454 <vfprintf+0x53e>
    241a:	09 7f       	andi	r16, 0xF9	; 249
    241c:	8f 36       	cpi	r24, 0x6F	; 111
    241e:	91 f0       	breq	.+36     	; 0x2444 <vfprintf+0x52e>
    2420:	18 f4       	brcc	.+6      	; 0x2428 <vfprintf+0x512>
    2422:	88 35       	cpi	r24, 0x58	; 88
    2424:	59 f0       	breq	.+22     	; 0x243c <vfprintf+0x526>
    2426:	c5 c0       	rjmp	.+394    	; 0x25b2 <vfprintf+0x69c>
    2428:	80 37       	cpi	r24, 0x70	; 112
    242a:	19 f0       	breq	.+6      	; 0x2432 <vfprintf+0x51c>
    242c:	88 37       	cpi	r24, 0x78	; 120
    242e:	11 f0       	breq	.+4      	; 0x2434 <vfprintf+0x51e>
    2430:	c0 c0       	rjmp	.+384    	; 0x25b2 <vfprintf+0x69c>
    2432:	00 61       	ori	r16, 0x10	; 16
    2434:	04 ff       	sbrs	r16, 4
    2436:	09 c0       	rjmp	.+18     	; 0x244a <vfprintf+0x534>
    2438:	04 60       	ori	r16, 0x04	; 4
    243a:	07 c0       	rjmp	.+14     	; 0x244a <vfprintf+0x534>
    243c:	24 ff       	sbrs	r18, 4
    243e:	08 c0       	rjmp	.+16     	; 0x2450 <vfprintf+0x53a>
    2440:	06 60       	ori	r16, 0x06	; 6
    2442:	06 c0       	rjmp	.+12     	; 0x2450 <vfprintf+0x53a>
    2444:	28 e0       	ldi	r18, 0x08	; 8
    2446:	30 e0       	ldi	r19, 0x00	; 0
    2448:	05 c0       	rjmp	.+10     	; 0x2454 <vfprintf+0x53e>
    244a:	20 e1       	ldi	r18, 0x10	; 16
    244c:	30 e0       	ldi	r19, 0x00	; 0
    244e:	02 c0       	rjmp	.+4      	; 0x2454 <vfprintf+0x53e>
    2450:	20 e1       	ldi	r18, 0x10	; 16
    2452:	32 e0       	ldi	r19, 0x02	; 2
    2454:	52 01       	movw	r10, r4
    2456:	07 ff       	sbrs	r16, 7
    2458:	09 c0       	rjmp	.+18     	; 0x246c <vfprintf+0x556>
    245a:	f4 e0       	ldi	r31, 0x04	; 4
    245c:	af 0e       	add	r10, r31
    245e:	b1 1c       	adc	r11, r1
    2460:	f2 01       	movw	r30, r4
    2462:	60 81       	ld	r22, Z
    2464:	71 81       	ldd	r23, Z+1	; 0x01
    2466:	82 81       	ldd	r24, Z+2	; 0x02
    2468:	93 81       	ldd	r25, Z+3	; 0x03
    246a:	08 c0       	rjmp	.+16     	; 0x247c <vfprintf+0x566>
    246c:	f2 e0       	ldi	r31, 0x02	; 2
    246e:	af 0e       	add	r10, r31
    2470:	b1 1c       	adc	r11, r1
    2472:	f2 01       	movw	r30, r4
    2474:	60 81       	ld	r22, Z
    2476:	71 81       	ldd	r23, Z+1	; 0x01
    2478:	80 e0       	ldi	r24, 0x00	; 0
    247a:	90 e0       	ldi	r25, 0x00	; 0
    247c:	a3 01       	movw	r20, r6
    247e:	0e 94 bd 14 	call	0x297a	; 0x297a <__ultoa_invert>
    2482:	e8 2e       	mov	r14, r24
    2484:	e6 18       	sub	r14, r6
    2486:	0f 77       	andi	r16, 0x7F	; 127
    2488:	30 2e       	mov	r3, r16
    248a:	36 fe       	sbrs	r3, 6
    248c:	0b c0       	rjmp	.+22     	; 0x24a4 <vfprintf+0x58e>
    248e:	33 2d       	mov	r19, r3
    2490:	3e 7f       	andi	r19, 0xFE	; 254
    2492:	e1 16       	cp	r14, r17
    2494:	50 f4       	brcc	.+20     	; 0x24aa <vfprintf+0x594>
    2496:	34 fe       	sbrs	r3, 4
    2498:	0a c0       	rjmp	.+20     	; 0x24ae <vfprintf+0x598>
    249a:	32 fc       	sbrc	r3, 2
    249c:	08 c0       	rjmp	.+16     	; 0x24ae <vfprintf+0x598>
    249e:	33 2d       	mov	r19, r3
    24a0:	3e 7e       	andi	r19, 0xEE	; 238
    24a2:	05 c0       	rjmp	.+10     	; 0x24ae <vfprintf+0x598>
    24a4:	0e 2d       	mov	r16, r14
    24a6:	33 2d       	mov	r19, r3
    24a8:	03 c0       	rjmp	.+6      	; 0x24b0 <vfprintf+0x59a>
    24aa:	0e 2d       	mov	r16, r14
    24ac:	01 c0       	rjmp	.+2      	; 0x24b0 <vfprintf+0x59a>
    24ae:	01 2f       	mov	r16, r17
    24b0:	34 ff       	sbrs	r19, 4
    24b2:	0c c0       	rjmp	.+24     	; 0x24cc <vfprintf+0x5b6>
    24b4:	fe 01       	movw	r30, r28
    24b6:	ee 0d       	add	r30, r14
    24b8:	f1 1d       	adc	r31, r1
    24ba:	80 81       	ld	r24, Z
    24bc:	80 33       	cpi	r24, 0x30	; 48
    24be:	11 f4       	brne	.+4      	; 0x24c4 <vfprintf+0x5ae>
    24c0:	39 7e       	andi	r19, 0xE9	; 233
    24c2:	08 c0       	rjmp	.+16     	; 0x24d4 <vfprintf+0x5be>
    24c4:	32 ff       	sbrs	r19, 2
    24c6:	05 c0       	rjmp	.+10     	; 0x24d2 <vfprintf+0x5bc>
    24c8:	0e 5f       	subi	r16, 0xFE	; 254
    24ca:	04 c0       	rjmp	.+8      	; 0x24d4 <vfprintf+0x5be>
    24cc:	83 2f       	mov	r24, r19
    24ce:	86 78       	andi	r24, 0x86	; 134
    24d0:	09 f0       	breq	.+2      	; 0x24d4 <vfprintf+0x5be>
    24d2:	0f 5f       	subi	r16, 0xFF	; 255
    24d4:	33 fd       	sbrc	r19, 3
    24d6:	13 c0       	rjmp	.+38     	; 0x24fe <vfprintf+0x5e8>
    24d8:	30 ff       	sbrs	r19, 0
    24da:	06 c0       	rjmp	.+12     	; 0x24e8 <vfprintf+0x5d2>
    24dc:	1e 2d       	mov	r17, r14
    24de:	0f 15       	cp	r16, r15
    24e0:	18 f4       	brcc	.+6      	; 0x24e8 <vfprintf+0x5d2>
    24e2:	1f 0d       	add	r17, r15
    24e4:	10 1b       	sub	r17, r16
    24e6:	0f 2d       	mov	r16, r15
    24e8:	0f 15       	cp	r16, r15
    24ea:	68 f4       	brcc	.+26     	; 0x2506 <vfprintf+0x5f0>
    24ec:	b6 01       	movw	r22, r12
    24ee:	80 e2       	ldi	r24, 0x20	; 32
    24f0:	90 e0       	ldi	r25, 0x00	; 0
    24f2:	3b 8b       	std	Y+19, r19	; 0x13
    24f4:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    24f8:	0f 5f       	subi	r16, 0xFF	; 255
    24fa:	3b 89       	ldd	r19, Y+19	; 0x13
    24fc:	f5 cf       	rjmp	.-22     	; 0x24e8 <vfprintf+0x5d2>
    24fe:	0f 15       	cp	r16, r15
    2500:	10 f4       	brcc	.+4      	; 0x2506 <vfprintf+0x5f0>
    2502:	f0 1a       	sub	r15, r16
    2504:	01 c0       	rjmp	.+2      	; 0x2508 <vfprintf+0x5f2>
    2506:	f1 2c       	mov	r15, r1
    2508:	34 ff       	sbrs	r19, 4
    250a:	12 c0       	rjmp	.+36     	; 0x2530 <vfprintf+0x61a>
    250c:	b6 01       	movw	r22, r12
    250e:	80 e3       	ldi	r24, 0x30	; 48
    2510:	90 e0       	ldi	r25, 0x00	; 0
    2512:	3b 8b       	std	Y+19, r19	; 0x13
    2514:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    2518:	3b 89       	ldd	r19, Y+19	; 0x13
    251a:	32 ff       	sbrs	r19, 2
    251c:	17 c0       	rjmp	.+46     	; 0x254c <vfprintf+0x636>
    251e:	31 fd       	sbrc	r19, 1
    2520:	03 c0       	rjmp	.+6      	; 0x2528 <vfprintf+0x612>
    2522:	88 e7       	ldi	r24, 0x78	; 120
    2524:	90 e0       	ldi	r25, 0x00	; 0
    2526:	02 c0       	rjmp	.+4      	; 0x252c <vfprintf+0x616>
    2528:	88 e5       	ldi	r24, 0x58	; 88
    252a:	90 e0       	ldi	r25, 0x00	; 0
    252c:	b6 01       	movw	r22, r12
    252e:	0c c0       	rjmp	.+24     	; 0x2548 <vfprintf+0x632>
    2530:	83 2f       	mov	r24, r19
    2532:	86 78       	andi	r24, 0x86	; 134
    2534:	59 f0       	breq	.+22     	; 0x254c <vfprintf+0x636>
    2536:	31 ff       	sbrs	r19, 1
    2538:	02 c0       	rjmp	.+4      	; 0x253e <vfprintf+0x628>
    253a:	8b e2       	ldi	r24, 0x2B	; 43
    253c:	01 c0       	rjmp	.+2      	; 0x2540 <vfprintf+0x62a>
    253e:	80 e2       	ldi	r24, 0x20	; 32
    2540:	37 fd       	sbrc	r19, 7
    2542:	8d e2       	ldi	r24, 0x2D	; 45
    2544:	b6 01       	movw	r22, r12
    2546:	90 e0       	ldi	r25, 0x00	; 0
    2548:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    254c:	e1 16       	cp	r14, r17
    254e:	38 f4       	brcc	.+14     	; 0x255e <vfprintf+0x648>
    2550:	b6 01       	movw	r22, r12
    2552:	80 e3       	ldi	r24, 0x30	; 48
    2554:	90 e0       	ldi	r25, 0x00	; 0
    2556:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    255a:	11 50       	subi	r17, 0x01	; 1
    255c:	f7 cf       	rjmp	.-18     	; 0x254c <vfprintf+0x636>
    255e:	ea 94       	dec	r14
    2560:	f3 01       	movw	r30, r6
    2562:	ee 0d       	add	r30, r14
    2564:	f1 1d       	adc	r31, r1
    2566:	80 81       	ld	r24, Z
    2568:	b6 01       	movw	r22, r12
    256a:	90 e0       	ldi	r25, 0x00	; 0
    256c:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    2570:	e1 10       	cpse	r14, r1
    2572:	f5 cf       	rjmp	.-22     	; 0x255e <vfprintf+0x648>
    2574:	14 c0       	rjmp	.+40     	; 0x259e <vfprintf+0x688>
    2576:	f4 e0       	ldi	r31, 0x04	; 4
    2578:	ff 15       	cp	r31, r15
    257a:	58 f5       	brcc	.+86     	; 0x25d2 <vfprintf+0x6bc>
    257c:	84 e0       	ldi	r24, 0x04	; 4
    257e:	f8 1a       	sub	r15, r24
    2580:	33 fe       	sbrs	r3, 3
    2582:	1e c0       	rjmp	.+60     	; 0x25c0 <vfprintf+0x6aa>
    2584:	21 10       	cpse	r2, r1
    2586:	26 c0       	rjmp	.+76     	; 0x25d4 <vfprintf+0x6be>
    2588:	03 ff       	sbrs	r16, 3
    258a:	2a c0       	rjmp	.+84     	; 0x25e0 <vfprintf+0x6ca>
    258c:	02 e9       	ldi	r16, 0x92	; 146
    258e:	10 e0       	ldi	r17, 0x00	; 0
    2590:	f3 2d       	mov	r31, r3
    2592:	f0 71       	andi	r31, 0x10	; 16
    2594:	3f 2e       	mov	r3, r31
    2596:	f8 01       	movw	r30, r16
    2598:	84 91       	lpm	r24, Z
    259a:	81 11       	cpse	r24, r1
    259c:	24 c0       	rjmp	.+72     	; 0x25e6 <vfprintf+0x6d0>
    259e:	ff 20       	and	r15, r15
    25a0:	09 f4       	brne	.+2      	; 0x25a4 <vfprintf+0x68e>
    25a2:	e5 cc       	rjmp	.-1590   	; 0x1f6e <vfprintf+0x58>
    25a4:	b6 01       	movw	r22, r12
    25a6:	80 e2       	ldi	r24, 0x20	; 32
    25a8:	90 e0       	ldi	r25, 0x00	; 0
    25aa:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    25ae:	fa 94       	dec	r15
    25b0:	f6 cf       	rjmp	.-20     	; 0x259e <vfprintf+0x688>
    25b2:	f6 01       	movw	r30, r12
    25b4:	86 81       	ldd	r24, Z+6	; 0x06
    25b6:	97 81       	ldd	r25, Z+7	; 0x07
    25b8:	26 c0       	rjmp	.+76     	; 0x2606 <vfprintf+0x6f0>
    25ba:	8f ef       	ldi	r24, 0xFF	; 255
    25bc:	9f ef       	ldi	r25, 0xFF	; 255
    25be:	23 c0       	rjmp	.+70     	; 0x2606 <vfprintf+0x6f0>
    25c0:	b6 01       	movw	r22, r12
    25c2:	80 e2       	ldi	r24, 0x20	; 32
    25c4:	90 e0       	ldi	r25, 0x00	; 0
    25c6:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    25ca:	fa 94       	dec	r15
    25cc:	f1 10       	cpse	r15, r1
    25ce:	f8 cf       	rjmp	.-16     	; 0x25c0 <vfprintf+0x6aa>
    25d0:	d9 cf       	rjmp	.-78     	; 0x2584 <vfprintf+0x66e>
    25d2:	f1 2c       	mov	r15, r1
    25d4:	b6 01       	movw	r22, r12
    25d6:	82 2d       	mov	r24, r2
    25d8:	90 e0       	ldi	r25, 0x00	; 0
    25da:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    25de:	d4 cf       	rjmp	.-88     	; 0x2588 <vfprintf+0x672>
    25e0:	06 e9       	ldi	r16, 0x96	; 150
    25e2:	10 e0       	ldi	r17, 0x00	; 0
    25e4:	d5 cf       	rjmp	.-86     	; 0x2590 <vfprintf+0x67a>
    25e6:	31 10       	cpse	r3, r1
    25e8:	80 52       	subi	r24, 0x20	; 32
    25ea:	b6 01       	movw	r22, r12
    25ec:	90 e0       	ldi	r25, 0x00	; 0
    25ee:	0e 94 32 14 	call	0x2864	; 0x2864 <fputc>
    25f2:	0f 5f       	subi	r16, 0xFF	; 255
    25f4:	1f 4f       	sbci	r17, 0xFF	; 255
    25f6:	cf cf       	rjmp	.-98     	; 0x2596 <vfprintf+0x680>
    25f8:	23 e0       	ldi	r18, 0x03	; 3
    25fa:	2f 15       	cp	r18, r15
    25fc:	10 f4       	brcc	.+4      	; 0x2602 <vfprintf+0x6ec>
    25fe:	83 e0       	ldi	r24, 0x03	; 3
    2600:	be cf       	rjmp	.-132    	; 0x257e <vfprintf+0x668>
    2602:	f1 2c       	mov	r15, r1
    2604:	c1 cf       	rjmp	.-126    	; 0x2588 <vfprintf+0x672>
    2606:	63 96       	adiw	r28, 0x13	; 19
    2608:	e2 e1       	ldi	r30, 0x12	; 18
    260a:	0c 94 29 13 	jmp	0x2652	; 0x2652 <__epilogue_restores__>

0000260e <__tablejump2__>:
    260e:	ee 0f       	add	r30, r30
    2610:	ff 1f       	adc	r31, r31
    2612:	05 90       	lpm	r0, Z+
    2614:	f4 91       	lpm	r31, Z
    2616:	e0 2d       	mov	r30, r0
    2618:	09 94       	ijmp

0000261a <__prologue_saves__>:
    261a:	2f 92       	push	r2
    261c:	3f 92       	push	r3
    261e:	4f 92       	push	r4
    2620:	5f 92       	push	r5
    2622:	6f 92       	push	r6
    2624:	7f 92       	push	r7
    2626:	8f 92       	push	r8
    2628:	9f 92       	push	r9
    262a:	af 92       	push	r10
    262c:	bf 92       	push	r11
    262e:	cf 92       	push	r12
    2630:	df 92       	push	r13
    2632:	ef 92       	push	r14
    2634:	ff 92       	push	r15
    2636:	0f 93       	push	r16
    2638:	1f 93       	push	r17
    263a:	cf 93       	push	r28
    263c:	df 93       	push	r29
    263e:	cd b7       	in	r28, 0x3d	; 61
    2640:	de b7       	in	r29, 0x3e	; 62
    2642:	ca 1b       	sub	r28, r26
    2644:	db 0b       	sbc	r29, r27
    2646:	0f b6       	in	r0, 0x3f	; 63
    2648:	f8 94       	cli
    264a:	de bf       	out	0x3e, r29	; 62
    264c:	0f be       	out	0x3f, r0	; 63
    264e:	cd bf       	out	0x3d, r28	; 61
    2650:	09 94       	ijmp

00002652 <__epilogue_restores__>:
    2652:	2a 88       	ldd	r2, Y+18	; 0x12
    2654:	39 88       	ldd	r3, Y+17	; 0x11
    2656:	48 88       	ldd	r4, Y+16	; 0x10
    2658:	5f 84       	ldd	r5, Y+15	; 0x0f
    265a:	6e 84       	ldd	r6, Y+14	; 0x0e
    265c:	7d 84       	ldd	r7, Y+13	; 0x0d
    265e:	8c 84       	ldd	r8, Y+12	; 0x0c
    2660:	9b 84       	ldd	r9, Y+11	; 0x0b
    2662:	aa 84       	ldd	r10, Y+10	; 0x0a
    2664:	b9 84       	ldd	r11, Y+9	; 0x09
    2666:	c8 84       	ldd	r12, Y+8	; 0x08
    2668:	df 80       	ldd	r13, Y+7	; 0x07
    266a:	ee 80       	ldd	r14, Y+6	; 0x06
    266c:	fd 80       	ldd	r15, Y+5	; 0x05
    266e:	0c 81       	ldd	r16, Y+4	; 0x04
    2670:	1b 81       	ldd	r17, Y+3	; 0x03
    2672:	aa 81       	ldd	r26, Y+2	; 0x02
    2674:	b9 81       	ldd	r27, Y+1	; 0x01
    2676:	ce 0f       	add	r28, r30
    2678:	d1 1d       	adc	r29, r1
    267a:	0f b6       	in	r0, 0x3f	; 63
    267c:	f8 94       	cli
    267e:	de bf       	out	0x3e, r29	; 62
    2680:	0f be       	out	0x3f, r0	; 63
    2682:	cd bf       	out	0x3d, r28	; 61
    2684:	ed 01       	movw	r28, r26
    2686:	08 95       	ret

00002688 <__ftoa_engine>:
    2688:	28 30       	cpi	r18, 0x08	; 8
    268a:	08 f0       	brcs	.+2      	; 0x268e <__ftoa_engine+0x6>
    268c:	27 e0       	ldi	r18, 0x07	; 7
    268e:	33 27       	eor	r19, r19
    2690:	da 01       	movw	r26, r20
    2692:	99 0f       	add	r25, r25
    2694:	31 1d       	adc	r19, r1
    2696:	87 fd       	sbrc	r24, 7
    2698:	91 60       	ori	r25, 0x01	; 1
    269a:	00 96       	adiw	r24, 0x00	; 0
    269c:	61 05       	cpc	r22, r1
    269e:	71 05       	cpc	r23, r1
    26a0:	39 f4       	brne	.+14     	; 0x26b0 <__ftoa_engine+0x28>
    26a2:	32 60       	ori	r19, 0x02	; 2
    26a4:	2e 5f       	subi	r18, 0xFE	; 254
    26a6:	3d 93       	st	X+, r19
    26a8:	30 e3       	ldi	r19, 0x30	; 48
    26aa:	2a 95       	dec	r18
    26ac:	e1 f7       	brne	.-8      	; 0x26a6 <__ftoa_engine+0x1e>
    26ae:	08 95       	ret
    26b0:	9f 3f       	cpi	r25, 0xFF	; 255
    26b2:	30 f0       	brcs	.+12     	; 0x26c0 <__ftoa_engine+0x38>
    26b4:	80 38       	cpi	r24, 0x80	; 128
    26b6:	71 05       	cpc	r23, r1
    26b8:	61 05       	cpc	r22, r1
    26ba:	09 f0       	breq	.+2      	; 0x26be <__ftoa_engine+0x36>
    26bc:	3c 5f       	subi	r19, 0xFC	; 252
    26be:	3c 5f       	subi	r19, 0xFC	; 252
    26c0:	3d 93       	st	X+, r19
    26c2:	91 30       	cpi	r25, 0x01	; 1
    26c4:	08 f0       	brcs	.+2      	; 0x26c8 <__ftoa_engine+0x40>
    26c6:	80 68       	ori	r24, 0x80	; 128
    26c8:	91 1d       	adc	r25, r1
    26ca:	df 93       	push	r29
    26cc:	cf 93       	push	r28
    26ce:	1f 93       	push	r17
    26d0:	0f 93       	push	r16
    26d2:	ff 92       	push	r15
    26d4:	ef 92       	push	r14
    26d6:	19 2f       	mov	r17, r25
    26d8:	98 7f       	andi	r25, 0xF8	; 248
    26da:	96 95       	lsr	r25
    26dc:	e9 2f       	mov	r30, r25
    26de:	96 95       	lsr	r25
    26e0:	96 95       	lsr	r25
    26e2:	e9 0f       	add	r30, r25
    26e4:	ff 27       	eor	r31, r31
    26e6:	ec 50       	subi	r30, 0x0C	; 12
    26e8:	ff 4f       	sbci	r31, 0xFF	; 255
    26ea:	99 27       	eor	r25, r25
    26ec:	33 27       	eor	r19, r19
    26ee:	ee 24       	eor	r14, r14
    26f0:	ff 24       	eor	r15, r15
    26f2:	a7 01       	movw	r20, r14
    26f4:	e7 01       	movw	r28, r14
    26f6:	05 90       	lpm	r0, Z+
    26f8:	08 94       	sec
    26fa:	07 94       	ror	r0
    26fc:	28 f4       	brcc	.+10     	; 0x2708 <__ftoa_engine+0x80>
    26fe:	36 0f       	add	r19, r22
    2700:	e7 1e       	adc	r14, r23
    2702:	f8 1e       	adc	r15, r24
    2704:	49 1f       	adc	r20, r25
    2706:	51 1d       	adc	r21, r1
    2708:	66 0f       	add	r22, r22
    270a:	77 1f       	adc	r23, r23
    270c:	88 1f       	adc	r24, r24
    270e:	99 1f       	adc	r25, r25
    2710:	06 94       	lsr	r0
    2712:	a1 f7       	brne	.-24     	; 0x26fc <__ftoa_engine+0x74>
    2714:	05 90       	lpm	r0, Z+
    2716:	07 94       	ror	r0
    2718:	28 f4       	brcc	.+10     	; 0x2724 <__ftoa_engine+0x9c>
    271a:	e7 0e       	add	r14, r23
    271c:	f8 1e       	adc	r15, r24
    271e:	49 1f       	adc	r20, r25
    2720:	56 1f       	adc	r21, r22
    2722:	c1 1d       	adc	r28, r1
    2724:	77 0f       	add	r23, r23
    2726:	88 1f       	adc	r24, r24
    2728:	99 1f       	adc	r25, r25
    272a:	66 1f       	adc	r22, r22
    272c:	06 94       	lsr	r0
    272e:	a1 f7       	brne	.-24     	; 0x2718 <__ftoa_engine+0x90>
    2730:	05 90       	lpm	r0, Z+
    2732:	07 94       	ror	r0
    2734:	28 f4       	brcc	.+10     	; 0x2740 <__ftoa_engine+0xb8>
    2736:	f8 0e       	add	r15, r24
    2738:	49 1f       	adc	r20, r25
    273a:	56 1f       	adc	r21, r22
    273c:	c7 1f       	adc	r28, r23
    273e:	d1 1d       	adc	r29, r1
    2740:	88 0f       	add	r24, r24
    2742:	99 1f       	adc	r25, r25
    2744:	66 1f       	adc	r22, r22
    2746:	77 1f       	adc	r23, r23
    2748:	06 94       	lsr	r0
    274a:	a1 f7       	brne	.-24     	; 0x2734 <__ftoa_engine+0xac>
    274c:	05 90       	lpm	r0, Z+
    274e:	07 94       	ror	r0
    2750:	20 f4       	brcc	.+8      	; 0x275a <__ftoa_engine+0xd2>
    2752:	49 0f       	add	r20, r25
    2754:	56 1f       	adc	r21, r22
    2756:	c7 1f       	adc	r28, r23
    2758:	d8 1f       	adc	r29, r24
    275a:	99 0f       	add	r25, r25
    275c:	66 1f       	adc	r22, r22
    275e:	77 1f       	adc	r23, r23
    2760:	88 1f       	adc	r24, r24
    2762:	06 94       	lsr	r0
    2764:	a9 f7       	brne	.-22     	; 0x2750 <__ftoa_engine+0xc8>
    2766:	84 91       	lpm	r24, Z
    2768:	10 95       	com	r17
    276a:	17 70       	andi	r17, 0x07	; 7
    276c:	41 f0       	breq	.+16     	; 0x277e <__ftoa_engine+0xf6>
    276e:	d6 95       	lsr	r29
    2770:	c7 95       	ror	r28
    2772:	57 95       	ror	r21
    2774:	47 95       	ror	r20
    2776:	f7 94       	ror	r15
    2778:	e7 94       	ror	r14
    277a:	1a 95       	dec	r17
    277c:	c1 f7       	brne	.-16     	; 0x276e <__ftoa_engine+0xe6>
    277e:	ea e9       	ldi	r30, 0x9A	; 154
    2780:	f0 e0       	ldi	r31, 0x00	; 0
    2782:	68 94       	set
    2784:	15 90       	lpm	r1, Z+
    2786:	15 91       	lpm	r17, Z+
    2788:	35 91       	lpm	r19, Z+
    278a:	65 91       	lpm	r22, Z+
    278c:	95 91       	lpm	r25, Z+
    278e:	05 90       	lpm	r0, Z+
    2790:	7f e2       	ldi	r23, 0x2F	; 47
    2792:	73 95       	inc	r23
    2794:	e1 18       	sub	r14, r1
    2796:	f1 0a       	sbc	r15, r17
    2798:	43 0b       	sbc	r20, r19
    279a:	56 0b       	sbc	r21, r22
    279c:	c9 0b       	sbc	r28, r25
    279e:	d0 09       	sbc	r29, r0
    27a0:	c0 f7       	brcc	.-16     	; 0x2792 <__ftoa_engine+0x10a>
    27a2:	e1 0c       	add	r14, r1
    27a4:	f1 1e       	adc	r15, r17
    27a6:	43 1f       	adc	r20, r19
    27a8:	56 1f       	adc	r21, r22
    27aa:	c9 1f       	adc	r28, r25
    27ac:	d0 1d       	adc	r29, r0
    27ae:	7e f4       	brtc	.+30     	; 0x27ce <__ftoa_engine+0x146>
    27b0:	70 33       	cpi	r23, 0x30	; 48
    27b2:	11 f4       	brne	.+4      	; 0x27b8 <__ftoa_engine+0x130>
    27b4:	8a 95       	dec	r24
    27b6:	e6 cf       	rjmp	.-52     	; 0x2784 <__ftoa_engine+0xfc>
    27b8:	e8 94       	clt
    27ba:	01 50       	subi	r16, 0x01	; 1
    27bc:	30 f0       	brcs	.+12     	; 0x27ca <__ftoa_engine+0x142>
    27be:	08 0f       	add	r16, r24
    27c0:	0a f4       	brpl	.+2      	; 0x27c4 <__ftoa_engine+0x13c>
    27c2:	00 27       	eor	r16, r16
    27c4:	02 17       	cp	r16, r18
    27c6:	08 f4       	brcc	.+2      	; 0x27ca <__ftoa_engine+0x142>
    27c8:	20 2f       	mov	r18, r16
    27ca:	23 95       	inc	r18
    27cc:	02 2f       	mov	r16, r18
    27ce:	7a 33       	cpi	r23, 0x3A	; 58
    27d0:	28 f0       	brcs	.+10     	; 0x27dc <__ftoa_engine+0x154>
    27d2:	79 e3       	ldi	r23, 0x39	; 57
    27d4:	7d 93       	st	X+, r23
    27d6:	2a 95       	dec	r18
    27d8:	e9 f7       	brne	.-6      	; 0x27d4 <__ftoa_engine+0x14c>
    27da:	10 c0       	rjmp	.+32     	; 0x27fc <__ftoa_engine+0x174>
    27dc:	7d 93       	st	X+, r23
    27de:	2a 95       	dec	r18
    27e0:	89 f6       	brne	.-94     	; 0x2784 <__ftoa_engine+0xfc>
    27e2:	06 94       	lsr	r0
    27e4:	97 95       	ror	r25
    27e6:	67 95       	ror	r22
    27e8:	37 95       	ror	r19
    27ea:	17 95       	ror	r17
    27ec:	17 94       	ror	r1
    27ee:	e1 18       	sub	r14, r1
    27f0:	f1 0a       	sbc	r15, r17
    27f2:	43 0b       	sbc	r20, r19
    27f4:	56 0b       	sbc	r21, r22
    27f6:	c9 0b       	sbc	r28, r25
    27f8:	d0 09       	sbc	r29, r0
    27fa:	98 f0       	brcs	.+38     	; 0x2822 <__ftoa_engine+0x19a>
    27fc:	23 95       	inc	r18
    27fe:	7e 91       	ld	r23, -X
    2800:	73 95       	inc	r23
    2802:	7a 33       	cpi	r23, 0x3A	; 58
    2804:	08 f0       	brcs	.+2      	; 0x2808 <__ftoa_engine+0x180>
    2806:	70 e3       	ldi	r23, 0x30	; 48
    2808:	7c 93       	st	X, r23
    280a:	20 13       	cpse	r18, r16
    280c:	b8 f7       	brcc	.-18     	; 0x27fc <__ftoa_engine+0x174>
    280e:	7e 91       	ld	r23, -X
    2810:	70 61       	ori	r23, 0x10	; 16
    2812:	7d 93       	st	X+, r23
    2814:	30 f0       	brcs	.+12     	; 0x2822 <__ftoa_engine+0x19a>
    2816:	83 95       	inc	r24
    2818:	71 e3       	ldi	r23, 0x31	; 49
    281a:	7d 93       	st	X+, r23
    281c:	70 e3       	ldi	r23, 0x30	; 48
    281e:	2a 95       	dec	r18
    2820:	e1 f7       	brne	.-8      	; 0x281a <__ftoa_engine+0x192>
    2822:	11 24       	eor	r1, r1
    2824:	ef 90       	pop	r14
    2826:	ff 90       	pop	r15
    2828:	0f 91       	pop	r16
    282a:	1f 91       	pop	r17
    282c:	cf 91       	pop	r28
    282e:	df 91       	pop	r29
    2830:	99 27       	eor	r25, r25
    2832:	87 fd       	sbrc	r24, 7
    2834:	90 95       	com	r25
    2836:	08 95       	ret

00002838 <strnlen_P>:
    2838:	fc 01       	movw	r30, r24
    283a:	05 90       	lpm	r0, Z+
    283c:	61 50       	subi	r22, 0x01	; 1
    283e:	70 40       	sbci	r23, 0x00	; 0
    2840:	01 10       	cpse	r0, r1
    2842:	d8 f7       	brcc	.-10     	; 0x283a <strnlen_P+0x2>
    2844:	80 95       	com	r24
    2846:	90 95       	com	r25
    2848:	8e 0f       	add	r24, r30
    284a:	9f 1f       	adc	r25, r31
    284c:	08 95       	ret

0000284e <strnlen>:
    284e:	fc 01       	movw	r30, r24
    2850:	61 50       	subi	r22, 0x01	; 1
    2852:	70 40       	sbci	r23, 0x00	; 0
    2854:	01 90       	ld	r0, Z+
    2856:	01 10       	cpse	r0, r1
    2858:	d8 f7       	brcc	.-10     	; 0x2850 <strnlen+0x2>
    285a:	80 95       	com	r24
    285c:	90 95       	com	r25
    285e:	8e 0f       	add	r24, r30
    2860:	9f 1f       	adc	r25, r31
    2862:	08 95       	ret

00002864 <fputc>:
    2864:	0f 93       	push	r16
    2866:	1f 93       	push	r17
    2868:	cf 93       	push	r28
    286a:	df 93       	push	r29
    286c:	fb 01       	movw	r30, r22
    286e:	23 81       	ldd	r18, Z+3	; 0x03
    2870:	21 fd       	sbrc	r18, 1
    2872:	03 c0       	rjmp	.+6      	; 0x287a <fputc+0x16>
    2874:	8f ef       	ldi	r24, 0xFF	; 255
    2876:	9f ef       	ldi	r25, 0xFF	; 255
    2878:	28 c0       	rjmp	.+80     	; 0x28ca <fputc+0x66>
    287a:	22 ff       	sbrs	r18, 2
    287c:	16 c0       	rjmp	.+44     	; 0x28aa <fputc+0x46>
    287e:	46 81       	ldd	r20, Z+6	; 0x06
    2880:	57 81       	ldd	r21, Z+7	; 0x07
    2882:	24 81       	ldd	r18, Z+4	; 0x04
    2884:	35 81       	ldd	r19, Z+5	; 0x05
    2886:	42 17       	cp	r20, r18
    2888:	53 07       	cpc	r21, r19
    288a:	44 f4       	brge	.+16     	; 0x289c <fputc+0x38>
    288c:	a0 81       	ld	r26, Z
    288e:	b1 81       	ldd	r27, Z+1	; 0x01
    2890:	9d 01       	movw	r18, r26
    2892:	2f 5f       	subi	r18, 0xFF	; 255
    2894:	3f 4f       	sbci	r19, 0xFF	; 255
    2896:	31 83       	std	Z+1, r19	; 0x01
    2898:	20 83       	st	Z, r18
    289a:	8c 93       	st	X, r24
    289c:	26 81       	ldd	r18, Z+6	; 0x06
    289e:	37 81       	ldd	r19, Z+7	; 0x07
    28a0:	2f 5f       	subi	r18, 0xFF	; 255
    28a2:	3f 4f       	sbci	r19, 0xFF	; 255
    28a4:	37 83       	std	Z+7, r19	; 0x07
    28a6:	26 83       	std	Z+6, r18	; 0x06
    28a8:	10 c0       	rjmp	.+32     	; 0x28ca <fputc+0x66>
    28aa:	eb 01       	movw	r28, r22
    28ac:	09 2f       	mov	r16, r25
    28ae:	18 2f       	mov	r17, r24
    28b0:	00 84       	ldd	r0, Z+8	; 0x08
    28b2:	f1 85       	ldd	r31, Z+9	; 0x09
    28b4:	e0 2d       	mov	r30, r0
    28b6:	09 95       	icall
    28b8:	89 2b       	or	r24, r25
    28ba:	e1 f6       	brne	.-72     	; 0x2874 <fputc+0x10>
    28bc:	8e 81       	ldd	r24, Y+6	; 0x06
    28be:	9f 81       	ldd	r25, Y+7	; 0x07
    28c0:	01 96       	adiw	r24, 0x01	; 1
    28c2:	9f 83       	std	Y+7, r25	; 0x07
    28c4:	8e 83       	std	Y+6, r24	; 0x06
    28c6:	81 2f       	mov	r24, r17
    28c8:	90 2f       	mov	r25, r16
    28ca:	df 91       	pop	r29
    28cc:	cf 91       	pop	r28
    28ce:	1f 91       	pop	r17
    28d0:	0f 91       	pop	r16
    28d2:	08 95       	ret

000028d4 <snprintf>:
    28d4:	ae e0       	ldi	r26, 0x0E	; 14
    28d6:	b0 e0       	ldi	r27, 0x00	; 0
    28d8:	e0 e7       	ldi	r30, 0x70	; 112
    28da:	f4 e1       	ldi	r31, 0x14	; 20
    28dc:	0c 94 1b 13 	jmp	0x2636	; 0x2636 <__prologue_saves__+0x1c>
    28e0:	0d 89       	ldd	r16, Y+21	; 0x15
    28e2:	1e 89       	ldd	r17, Y+22	; 0x16
    28e4:	8f 89       	ldd	r24, Y+23	; 0x17
    28e6:	98 8d       	ldd	r25, Y+24	; 0x18
    28e8:	26 e0       	ldi	r18, 0x06	; 6
    28ea:	2c 83       	std	Y+4, r18	; 0x04
    28ec:	1a 83       	std	Y+2, r17	; 0x02
    28ee:	09 83       	std	Y+1, r16	; 0x01
    28f0:	97 ff       	sbrs	r25, 7
    28f2:	02 c0       	rjmp	.+4      	; 0x28f8 <snprintf+0x24>
    28f4:	80 e0       	ldi	r24, 0x00	; 0
    28f6:	90 e8       	ldi	r25, 0x80	; 128
    28f8:	01 97       	sbiw	r24, 0x01	; 1
    28fa:	9e 83       	std	Y+6, r25	; 0x06
    28fc:	8d 83       	std	Y+5, r24	; 0x05
    28fe:	ae 01       	movw	r20, r28
    2900:	45 5e       	subi	r20, 0xE5	; 229
    2902:	5f 4f       	sbci	r21, 0xFF	; 255
    2904:	69 8d       	ldd	r22, Y+25	; 0x19
    2906:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2908:	ce 01       	movw	r24, r28
    290a:	01 96       	adiw	r24, 0x01	; 1
    290c:	0e 94 8b 0f 	call	0x1f16	; 0x1f16 <vfprintf>
    2910:	4d 81       	ldd	r20, Y+5	; 0x05
    2912:	5e 81       	ldd	r21, Y+6	; 0x06
    2914:	57 fd       	sbrc	r21, 7
    2916:	0a c0       	rjmp	.+20     	; 0x292c <snprintf+0x58>
    2918:	2f 81       	ldd	r18, Y+7	; 0x07
    291a:	38 85       	ldd	r19, Y+8	; 0x08
    291c:	42 17       	cp	r20, r18
    291e:	53 07       	cpc	r21, r19
    2920:	0c f4       	brge	.+2      	; 0x2924 <snprintf+0x50>
    2922:	9a 01       	movw	r18, r20
    2924:	f8 01       	movw	r30, r16
    2926:	e2 0f       	add	r30, r18
    2928:	f3 1f       	adc	r31, r19
    292a:	10 82       	st	Z, r1
    292c:	2e 96       	adiw	r28, 0x0e	; 14
    292e:	e4 e0       	ldi	r30, 0x04	; 4
    2930:	0c 94 37 13 	jmp	0x266e	; 0x266e <__epilogue_restores__+0x1c>

00002934 <sprintf>:
    2934:	ae e0       	ldi	r26, 0x0E	; 14
    2936:	b0 e0       	ldi	r27, 0x00	; 0
    2938:	e0 ea       	ldi	r30, 0xA0	; 160
    293a:	f4 e1       	ldi	r31, 0x14	; 20
    293c:	0c 94 1b 13 	jmp	0x2636	; 0x2636 <__prologue_saves__+0x1c>
    2940:	0d 89       	ldd	r16, Y+21	; 0x15
    2942:	1e 89       	ldd	r17, Y+22	; 0x16
    2944:	86 e0       	ldi	r24, 0x06	; 6
    2946:	8c 83       	std	Y+4, r24	; 0x04
    2948:	1a 83       	std	Y+2, r17	; 0x02
    294a:	09 83       	std	Y+1, r16	; 0x01
    294c:	8f ef       	ldi	r24, 0xFF	; 255
    294e:	9f e7       	ldi	r25, 0x7F	; 127
    2950:	9e 83       	std	Y+6, r25	; 0x06
    2952:	8d 83       	std	Y+5, r24	; 0x05
    2954:	ae 01       	movw	r20, r28
    2956:	47 5e       	subi	r20, 0xE7	; 231
    2958:	5f 4f       	sbci	r21, 0xFF	; 255
    295a:	6f 89       	ldd	r22, Y+23	; 0x17
    295c:	78 8d       	ldd	r23, Y+24	; 0x18
    295e:	ce 01       	movw	r24, r28
    2960:	01 96       	adiw	r24, 0x01	; 1
    2962:	0e 94 8b 0f 	call	0x1f16	; 0x1f16 <vfprintf>
    2966:	2f 81       	ldd	r18, Y+7	; 0x07
    2968:	38 85       	ldd	r19, Y+8	; 0x08
    296a:	f8 01       	movw	r30, r16
    296c:	e2 0f       	add	r30, r18
    296e:	f3 1f       	adc	r31, r19
    2970:	10 82       	st	Z, r1
    2972:	2e 96       	adiw	r28, 0x0e	; 14
    2974:	e4 e0       	ldi	r30, 0x04	; 4
    2976:	0c 94 37 13 	jmp	0x266e	; 0x266e <__epilogue_restores__+0x1c>

0000297a <__ultoa_invert>:
    297a:	fa 01       	movw	r30, r20
    297c:	aa 27       	eor	r26, r26
    297e:	28 30       	cpi	r18, 0x08	; 8
    2980:	51 f1       	breq	.+84     	; 0x29d6 <__ultoa_invert+0x5c>
    2982:	20 31       	cpi	r18, 0x10	; 16
    2984:	81 f1       	breq	.+96     	; 0x29e6 <__ultoa_invert+0x6c>
    2986:	e8 94       	clt
    2988:	6f 93       	push	r22
    298a:	6e 7f       	andi	r22, 0xFE	; 254
    298c:	6e 5f       	subi	r22, 0xFE	; 254
    298e:	7f 4f       	sbci	r23, 0xFF	; 255
    2990:	8f 4f       	sbci	r24, 0xFF	; 255
    2992:	9f 4f       	sbci	r25, 0xFF	; 255
    2994:	af 4f       	sbci	r26, 0xFF	; 255
    2996:	b1 e0       	ldi	r27, 0x01	; 1
    2998:	3e d0       	rcall	.+124    	; 0x2a16 <__ultoa_invert+0x9c>
    299a:	b4 e0       	ldi	r27, 0x04	; 4
    299c:	3c d0       	rcall	.+120    	; 0x2a16 <__ultoa_invert+0x9c>
    299e:	67 0f       	add	r22, r23
    29a0:	78 1f       	adc	r23, r24
    29a2:	89 1f       	adc	r24, r25
    29a4:	9a 1f       	adc	r25, r26
    29a6:	a1 1d       	adc	r26, r1
    29a8:	68 0f       	add	r22, r24
    29aa:	79 1f       	adc	r23, r25
    29ac:	8a 1f       	adc	r24, r26
    29ae:	91 1d       	adc	r25, r1
    29b0:	a1 1d       	adc	r26, r1
    29b2:	6a 0f       	add	r22, r26
    29b4:	71 1d       	adc	r23, r1
    29b6:	81 1d       	adc	r24, r1
    29b8:	91 1d       	adc	r25, r1
    29ba:	a1 1d       	adc	r26, r1
    29bc:	20 d0       	rcall	.+64     	; 0x29fe <__ultoa_invert+0x84>
    29be:	09 f4       	brne	.+2      	; 0x29c2 <__ultoa_invert+0x48>
    29c0:	68 94       	set
    29c2:	3f 91       	pop	r19
    29c4:	2a e0       	ldi	r18, 0x0A	; 10
    29c6:	26 9f       	mul	r18, r22
    29c8:	11 24       	eor	r1, r1
    29ca:	30 19       	sub	r19, r0
    29cc:	30 5d       	subi	r19, 0xD0	; 208
    29ce:	31 93       	st	Z+, r19
    29d0:	de f6       	brtc	.-74     	; 0x2988 <__ultoa_invert+0xe>
    29d2:	cf 01       	movw	r24, r30
    29d4:	08 95       	ret
    29d6:	46 2f       	mov	r20, r22
    29d8:	47 70       	andi	r20, 0x07	; 7
    29da:	40 5d       	subi	r20, 0xD0	; 208
    29dc:	41 93       	st	Z+, r20
    29de:	b3 e0       	ldi	r27, 0x03	; 3
    29e0:	0f d0       	rcall	.+30     	; 0x2a00 <__ultoa_invert+0x86>
    29e2:	c9 f7       	brne	.-14     	; 0x29d6 <__ultoa_invert+0x5c>
    29e4:	f6 cf       	rjmp	.-20     	; 0x29d2 <__ultoa_invert+0x58>
    29e6:	46 2f       	mov	r20, r22
    29e8:	4f 70       	andi	r20, 0x0F	; 15
    29ea:	40 5d       	subi	r20, 0xD0	; 208
    29ec:	4a 33       	cpi	r20, 0x3A	; 58
    29ee:	18 f0       	brcs	.+6      	; 0x29f6 <__ultoa_invert+0x7c>
    29f0:	49 5d       	subi	r20, 0xD9	; 217
    29f2:	31 fd       	sbrc	r19, 1
    29f4:	40 52       	subi	r20, 0x20	; 32
    29f6:	41 93       	st	Z+, r20
    29f8:	02 d0       	rcall	.+4      	; 0x29fe <__ultoa_invert+0x84>
    29fa:	a9 f7       	brne	.-22     	; 0x29e6 <__ultoa_invert+0x6c>
    29fc:	ea cf       	rjmp	.-44     	; 0x29d2 <__ultoa_invert+0x58>
    29fe:	b4 e0       	ldi	r27, 0x04	; 4
    2a00:	a6 95       	lsr	r26
    2a02:	97 95       	ror	r25
    2a04:	87 95       	ror	r24
    2a06:	77 95       	ror	r23
    2a08:	67 95       	ror	r22
    2a0a:	ba 95       	dec	r27
    2a0c:	c9 f7       	brne	.-14     	; 0x2a00 <__ultoa_invert+0x86>
    2a0e:	00 97       	sbiw	r24, 0x00	; 0
    2a10:	61 05       	cpc	r22, r1
    2a12:	71 05       	cpc	r23, r1
    2a14:	08 95       	ret
    2a16:	9b 01       	movw	r18, r22
    2a18:	ac 01       	movw	r20, r24
    2a1a:	0a 2e       	mov	r0, r26
    2a1c:	06 94       	lsr	r0
    2a1e:	57 95       	ror	r21
    2a20:	47 95       	ror	r20
    2a22:	37 95       	ror	r19
    2a24:	27 95       	ror	r18
    2a26:	ba 95       	dec	r27
    2a28:	c9 f7       	brne	.-14     	; 0x2a1c <__ultoa_invert+0xa2>
    2a2a:	62 0f       	add	r22, r18
    2a2c:	73 1f       	adc	r23, r19
    2a2e:	84 1f       	adc	r24, r20
    2a30:	95 1f       	adc	r25, r21
    2a32:	a0 1d       	adc	r26, r0
    2a34:	08 95       	ret

00002a36 <eeprom_read_block>:
    2a36:	dc 01       	movw	r26, r24
    2a38:	cb 01       	movw	r24, r22

00002a3a <eeprom_read_blraw>:
    2a3a:	fc 01       	movw	r30, r24
    2a3c:	f9 99       	sbic	0x1f, 1	; 31
    2a3e:	fe cf       	rjmp	.-4      	; 0x2a3c <eeprom_read_blraw+0x2>
    2a40:	06 c0       	rjmp	.+12     	; 0x2a4e <eeprom_read_blraw+0x14>
    2a42:	f2 bd       	out	0x22, r31	; 34
    2a44:	e1 bd       	out	0x21, r30	; 33
    2a46:	f8 9a       	sbi	0x1f, 0	; 31
    2a48:	31 96       	adiw	r30, 0x01	; 1
    2a4a:	00 b4       	in	r0, 0x20	; 32
    2a4c:	0d 92       	st	X+, r0
    2a4e:	41 50       	subi	r20, 0x01	; 1
    2a50:	50 40       	sbci	r21, 0x00	; 0
    2a52:	b8 f7       	brcc	.-18     	; 0x2a42 <eeprom_read_blraw+0x8>
    2a54:	08 95       	ret

00002a56 <eeprom_update_byte>:
    2a56:	26 2f       	mov	r18, r22

00002a58 <eeprom_update_r18>:
    2a58:	f9 99       	sbic	0x1f, 1	; 31
    2a5a:	fe cf       	rjmp	.-4      	; 0x2a58 <eeprom_update_r18>
    2a5c:	92 bd       	out	0x22, r25	; 34
    2a5e:	81 bd       	out	0x21, r24	; 33
    2a60:	f8 9a       	sbi	0x1f, 0	; 31
    2a62:	01 97       	sbiw	r24, 0x01	; 1
    2a64:	00 b4       	in	r0, 0x20	; 32
    2a66:	02 16       	cp	r0, r18
    2a68:	39 f0       	breq	.+14     	; 0x2a78 <eeprom_update_r18+0x20>
    2a6a:	1f ba       	out	0x1f, r1	; 31
    2a6c:	20 bd       	out	0x20, r18	; 32
    2a6e:	0f b6       	in	r0, 0x3f	; 63
    2a70:	f8 94       	cli
    2a72:	fa 9a       	sbi	0x1f, 2	; 31
    2a74:	f9 9a       	sbi	0x1f, 1	; 31
    2a76:	0f be       	out	0x3f, r0	; 63
    2a78:	08 95       	ret

00002a7a <eeprom_write_block>:
    2a7a:	dc 01       	movw	r26, r24
    2a7c:	cb 01       	movw	r24, r22
    2a7e:	03 c0       	rjmp	.+6      	; 0x2a86 <eeprom_write_block+0xc>
    2a80:	2d 91       	ld	r18, X+
    2a82:	0e 94 48 15 	call	0x2a90	; 0x2a90 <eeprom_write_r18>
    2a86:	41 50       	subi	r20, 0x01	; 1
    2a88:	50 40       	sbci	r21, 0x00	; 0
    2a8a:	d0 f7       	brcc	.-12     	; 0x2a80 <eeprom_write_block+0x6>
    2a8c:	08 95       	ret

00002a8e <eeprom_write_byte>:
    2a8e:	26 2f       	mov	r18, r22

00002a90 <eeprom_write_r18>:
    2a90:	f9 99       	sbic	0x1f, 1	; 31
    2a92:	fe cf       	rjmp	.-4      	; 0x2a90 <eeprom_write_r18>
    2a94:	1f ba       	out	0x1f, r1	; 31
    2a96:	92 bd       	out	0x22, r25	; 34
    2a98:	81 bd       	out	0x21, r24	; 33
    2a9a:	20 bd       	out	0x20, r18	; 32
    2a9c:	0f b6       	in	r0, 0x3f	; 63
    2a9e:	f8 94       	cli
    2aa0:	fa 9a       	sbi	0x1f, 2	; 31
    2aa2:	f9 9a       	sbi	0x1f, 1	; 31
    2aa4:	0f be       	out	0x3f, r0	; 63
    2aa6:	01 96       	adiw	r24, 0x01	; 1
    2aa8:	08 95       	ret

00002aaa <_exit>:
    2aaa:	f8 94       	cli

00002aac <__stop_program>:
    2aac:	ff cf       	rjmp	.-2      	; 0x2aac <__stop_program>
