<?xml version="1.0" encoding="utf-8"?>
<html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd">
    <head><title></title>
    </head>
    <body>
        <h1 id="_Content.name">Output DMA Interrupt 1 Mask</h1>
        <dl class="node-info">
            <dt>Absolute Address:</dt>
            <dd id="_AbsAddr" class="address">
            </dd>
            <dt>Base Offset:</dt>
            <dd class="address">0x34</dd>
            <dt>Size:</dt>
            <dd class="address">0x4</dd>
        </dl>
        <h2>Description</h2>
        <p>This register contains the individual interrupt mask bits.<p></p></p>
        <h2>Contents</h2>
        <table class="TableStyle-table-no-head" style="mc-table-style: url('../../../../Resources/TableStyles/table-no-head.css');" cellspacing="0">
            <tr class="TableStyle-table-no-head-Body-Body1">
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Bits</th>
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Identifier</th>
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Access</th>
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Reset</th>
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Decoded</th>
                <th class="TableStyle-table-no-head-BodyE-Column1-Body1">Name</th>
                <th class="TableStyle-table-no-head-BodyD-Column1-Body1">
                </th>
            </tr>
            <tr class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[31:6]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">-</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">-</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">-</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">-</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">
                </td>
            </tr>
            <tr id="data_par_err_msk" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[5]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#data_par_err_msk.desc">data_par_err_msk</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">rw</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x1</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">AXI Data Parity Error Mask</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#data_par_err_msk" title="Permalink to this row"></a></td>
            </tr>
            <tr id="out_dma_pause_cmpl_msk" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[4]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#out_dma_pause_cmpl_msk.desc">out_dma_pause_cmpl_msk</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">rw</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x1</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Output DMA Pause Complete Interrupt Mask</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#out_dma_pause_cmpl_msk" title="Permalink to this row"></a></td>
            </tr>
            <tr id="out_par_err_msk" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[3]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#out_par_err_msk.desc">out_par_err_msk</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">rw</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x1</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Input FIFO Parity Error Interrupt Mask</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#out_par_err_msk" title="Permalink to this row"></a></td>
            </tr>
            <tr id="out_ll_err_msk" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[2]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#out_ll_err_msk.desc">out_ll_err_msk</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">rw</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x1</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Input Link List Bus Access Error Interrupt Mask</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#out_ll_err_msk" title="Permalink to this row"></a></td>
            </tr>
            <tr id="out_dma_bus_err_msk" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[1]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#out_dma_bus_err_msk.desc">out_dma_bus_err_msk</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">rw</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x1</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">AXI Read Cycle Access Error Interrupt Mask</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#out_dma_bus_err_msk" title="Permalink to this row"></a></td>
            </tr>
            <tr id="out_dma_done_msk" class="TableStyle-table-no-head-Body-Body2">
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">[0]</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2"><a href="#out_dma_done_msk.desc">out_dma_done_msk</a>
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">rw</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">0x1</td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">
                </td>
                <td class="TableStyle-table-no-head-BodyH-Column1-Body2">Input DMA Transfer Complete Mask</td>
                <td class="TableStyle-table-no-head-BodyG-Column1-Body2">H<a class="headerlink" href="#out_dma_done_msk" title="Permalink to this row"></a></td>
            </tr>
        </table>
        <p>
            <label>Encoded Register Value:</label>
        </p>
        <h2>Field Descriptions</h2>
        <h3 id="data_par_err_msk.desc">data_par_err_msk - AXI Data Parity Error Mask<a class="headerlink" href="#data_par_err_msk.desc" title="Permalink to this headline"></a></h3>
        <p>Output DMA Link List AXI Read Data Bus parity error mask.<p></p></p>
        <h3 id="out_dma_pause_cmpl_msk.desc">out_dma_pause_cmpl_msk - Output DMA Pause Complete Interrupt Mask<a class="headerlink" href="#out_dma_pause_cmpl_msk.desc" title="Permalink to this headline"></a></h3>
        <h3 id="out_par_err_msk.desc">out_par_err_msk - Input FIFO Parity Error Interrupt Mask<a class="headerlink" href="#out_par_err_msk.desc" title="Permalink to this headline"></a></h3>
        <h3 id="out_ll_err_msk.desc">out_ll_err_msk - Input Link List Bus Access Error Interrupt Mask<a class="headerlink" href="#out_ll_err_msk.desc" title="Permalink to this headline"></a></h3>
        <h3 id="out_dma_bus_err_msk.desc">out_dma_bus_err_msk - AXI Read Cycle Access Error Interrupt Mask<a class="headerlink" href="#out_dma_bus_err_msk.desc" title="Permalink to this headline"></a></h3>
        <h3 id="out_dma_done_msk.desc">out_dma_done_msk - Input DMA Transfer Complete Mask<a class="headerlink" href="#out_dma_done_msk.desc" title="Permalink to this headline"></a></h3>
    </body>
</html>