
<RENDERBATCH>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\sine_final_0.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\sine_final_0.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\sine_final_0.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\proc_sys_reset_0.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\proc_sys_reset_0.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\proc_sys_reset_0.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\microblaze_0_ilmb.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\microblaze_0_ilmb.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\microblaze_0_ilmb.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\microblaze_0_i_bram_ctrl.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\microblaze_0_i_bram_ctrl.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\microblaze_0_i_bram_ctrl.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\microblaze_0_dlmb.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\microblaze_0_dlmb.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\microblaze_0_dlmb.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\microblaze_0_d_bram_ctrl.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\microblaze_0_d_bram_ctrl.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\microblaze_0_d_bram_ctrl.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\microblaze_0_bram_block.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\microblaze_0_bram_block.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\microblaze_0_bram_block.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\microblaze_0.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\microblaze_0.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\microblaze_0.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\debug_module.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\debug_module.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\debug_module.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\clock_generator_0.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\clock_generator_0.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\clock_generator_0.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\axi_timer_0.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\axi_timer_0.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\axi_timer_0.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\axi_gpio_0.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\axi_gpio_0.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\axi_gpio_0.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\axi_bram_ctrl_0_bram_block.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\axi_bram_ctrl_0_bram_block.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\axi_bram_ctrl_0_bram_block.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\axi_bram_ctrl_0.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\axi_bram_ctrl_0.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\axi_bram_ctrl_0.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\axi4lite_0.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\axi4lite_0.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\axi4lite_0.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\axi4_0.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\axi4_0.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\axi4_0.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\RS232_Uart_1.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\RS232_Uart_1.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\RS232_Uart_1.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\MCB_DDR3.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\MCB_DDR3.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\MCB_DDR3.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\door_lock_0.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\door_lock_0.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\door_lock_0.svg"/>

  <RENDERIMG RASNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\Sine_blkd.jpg" SVGNAME="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\SDK\SDK_Export\hw\imgs\Sine_blkd.svg" TMPSVGFN="E:\ITI_references\Digital_IC_course\FPGA_prototype\Project\Final_3\__xps\.dswkshop\Sine_blkd.svg"/>

</RENDERBATCH>