# Compile of Cache_2KB.v was successful.
vsim cpu_ptb -suppress 14408
# vsim cpu_ptb -suppress 14408 
# Start time: 10:35:35 on Dec 17,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.CacheInterface(fast)
# Loading work.Block(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
add wave -position insertpoint sim:/cpu_ptb/DUT/Fetch/*
# ** UI-Msg: (vish-4014) No objects found matching '/cpu_ptb/DUT/Fetch/*'.
add wave -position insertpoint sim:/cpu_ptb/DUT/*
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
quit -sim
# End time: 10:39:57 on Dec 17,2023, Elapsed time: 0:04:22
# Errors: 1, Warnings: 2, Suppressed Errors: 1
vsim -voptargs=+acc work.cpu_ptb
# vsim -voptargs="+acc" work.cpu_ptb 
# Start time: 10:41:49 on Dec 17,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): (vopt-14408) Intel Starter FPGA Edition recommended capacity is 5000 non-OEM instances. There are 73993 non OEM instances. Expect performance to be severely impacted. 
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 10:41:55 on Dec 17,2023, Elapsed time: 0:00:06
# Errors: 1, Warnings: 1
vsim -voptargs=+acc cpu_ptb -suppress 14408
# vsim -voptargs="+acc" cpu_ptb -suppress 14408 
# Start time: 10:42:34 on Dec 17,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
add wave -position insertpoint sim:/cpu_ptb/DUT/Fetch/InstructionCache/*
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# Compile of cpu.v was successful.
restart all
# Warning: Invalid arguments 'all' to restart ignored.
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
add wave -position insertpoint sim:/cpu_ptb/DUT/*
restart all
# Warning: Invalid arguments 'all' to restart ignored.
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
restart -all
# Warning: Invalid arguments '-all' to restart ignored.
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
add wave -position insertpoint sim:/cpu_ptb/DUT/Fetch/InstructionCache/Cache/*
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# Compile of Cache_2KB.v was successful.
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_ptb/DUT/Fetch/InstructionCache/Cache/_Miss'. 
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/cpu_ptb/DUT/Memory/MemoryCache/*
view -new wave
# .main_pane.wave1.interior.cs.body.pw.wf
add wave -position insertpoint sim:/cpu_ptb/DUT/MainMemory/*
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
add wave -position insertpoint -window .main_pane.wave1.interior.cs.body.pw.wf sim:/cpu_ptb/DUT/MainMemory/Memory4C/*
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# Compile of MemoryInterface.v was successful.
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# Compile of CacheInterface.v was successful.
# Compile of MemoryInterface.v was successful.
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# Compile of CacheController.v was successful.
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# Compile of Cache_2KB.v was successful.
# Compile of CacheInterface.v was successful.
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# Compile of Cache_2KB.v was successful.
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# Compile of Cache_2KB.v was successful.
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/CaIntro/ca_p3/Phase3Testbench/project-phase3-testbench.v(157)
#    Time: 8305 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/CaIntro/ca_p3/Phase3Testbench/project-phase3-testbench.v line 157
# Compile of CacheInterface.v was successful.
# Compile of multicycle_memory.v was successful.
# Compile of project-phase3-testbench.v was successful.
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_ptb/DUT/Fetch/InstructionCache/OldFsmWriteDataArray'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_ptb/DUT/Fetch/InstructionCache/OldFsmWriteMetaDataArray'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_ptb/DUT/Fetch/InstructionCache/OldFsmCacheAddress'. 
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/CaIntro/ca_p3/Phase3Testbench/project-phase3-testbench.v(157)
#    Time: 8605 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/CaIntro/ca_p3/Phase3Testbench/project-phase3-testbench.v line 157
# Compile of project-phase3-testbench.v was successful.
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/CaIntro/ca_p3/Phase3Testbench/project-phase3-testbench.v(157)
#    Time: 8605 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/CaIntro/ca_p3/Phase3Testbench/project-phase3-testbench.v line 157
restart -f
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
# Compile of cpu.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.MemoryInterface(fast)
# Loading work.memory4c(fast)
# Loading work.Register_16(fast)
# Loading work.dff(fast)
# Loading work.InstructionFetch(fast)
# Loading work.Adder_16bit(fast)
# Loading work.Adder_1bit(fast)
# Loading work.CacheInterface(fast)
# Loading work.Cache_2KB(fast)
# Loading work.MetaDataArray(fast)
# Loading work.DataArray(fast)
# Loading work.cache_fill_FSM(fast)
# Loading work.IFIDPipelineRegister(fast)
# Loading work.ID(fast)
# Loading work.CPU_control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.Rg(fast)
# Loading work.BitCell(fast)
# Loading work.TriStateBuffer(fast)
# Loading work.ControlHazard(fast)
# Loading work.PC_Control(fast)
# Loading work.DataHazard(fast)
# Loading work.IDEXPipelineRegister(fast)
# Loading work.Register_4(fast)
# Loading work.Register_8(fast)
# Loading work.Register_2(fast)
# Loading work.Execute(fast)
# Loading work.Alu(fast)
# Loading work.Shifter(fast)
# Loading work.Base3Converter(fast)
# Loading work.ShiftLeftLogical(fast)
# Loading work.Mux_3_1_Array(fast)
# Loading work.Mux_3_1(fast)
# Loading work.ShiftRightArithmetic(fast)
# Loading work.RotateRight(fast)
# Loading work.RED(fast)
# Loading work.CLA_4bit(fast)
# Loading work.CLA_9bit(fast)
# Loading work.PSWAdder(fast)
# Loading work.Adder_4bit(fast)
# Loading work.Register_3(fast)
# Loading work.EXMEM_PipelineRegister(fast)
# Loading work.MEM(fast)
# Loading work.MEMWB_PipelineRegister(fast)
# Loading work.MBlock(fast)
# Loading work.Block(fast)
# Loading work.MCell(fast)
# Loading work.DWord(fast)
# Loading work.DCell(fast)
# ** Error (suppressible): (vsim-16154) Design size exceeds Questa Intel Starter FPGA Edition recommended capacity limit of 5000. Expect performance to be severely impacted.
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_ptb/DUT/PC_Stall'. 
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/CaIntro/ca_p3/Phase3Testbench/project-phase3-testbench.v(157)
#    Time: 11905 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/CaIntro/ca_p3/Phase3Testbench/project-phase3-testbench.v line 157
