// Seed: 1036150084
module module_0;
  final begin : LABEL_0
    id_1 = id_1;
  end
  assign id_2 = 1;
  assign id_2 = id_2;
  wire id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri  id_0,
    input wire id_1,
    input wire id_2
);
  assign id_4 = id_1;
  supply0 id_5;
  module_0 modCall_1 ();
  id_7(
      .id_0(1), .id_1(1), .id_2(id_6), .id_3(id_5 - 1), .id_4(id_4), .id_5(1'b0)
  );
endmodule
