<stg><name>backward_lite</name>


<trans_list>

<trans id="617" from="1" to="2">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="2" to="6">
<condition id="299">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="2" to="3">
<condition id="303">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="3" to="4">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="4" to="5">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="5" to="2">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="6" to="7">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="7" to="11">
<condition id="304">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="7" to="8">
<condition id="308">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="8" to="9">
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="9" to="10">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="10" to="7">
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="11" to="12">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="12" to="16">
<condition id="309">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="12" to="13">
<condition id="313">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="13" to="14">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="14" to="15">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="15" to="12">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="16" to="17">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="17" to="71">
<condition id="314">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="17" to="18">
<condition id="368">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="18" to="19">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="19" to="20">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="20" to="21">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="21" to="22">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="22" to="23">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="23" to="24">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="24" to="25">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="25" to="26">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="26" to="27">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="27" to="28">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="28" to="29">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="29" to="30">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="30" to="31">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="31" to="32">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="32" to="33">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="33" to="34">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="34" to="35">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="35" to="36">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="36" to="37">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="37" to="38">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="38" to="39">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="39" to="40">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="40" to="41">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="41" to="42">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="42" to="43">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="43" to="44">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="44" to="45">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="45" to="46">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="46" to="47">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="47" to="48">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="48" to="49">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="49" to="50">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="50" to="51">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="51" to="52">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="52" to="53">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="53" to="54">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="54" to="55">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="55" to="56">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="56" to="57">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="57" to="58">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="58" to="59">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="59" to="60">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="60" to="61">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="61" to="62">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="62" to="63">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="63" to="64">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="64" to="65">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="65" to="66">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="66" to="67">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="67" to="68">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="68" to="69">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="69" to="70">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="70" to="17">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="71" to="72">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="72" to="73">
<condition id="268">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="72" to="74">
<condition id="267">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="73" to="72">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="74" to="75">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="75" to="76">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="76" to="77">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="77" to="78">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="78" to="79">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="79" to="80">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="80" to="81">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="81" to="82">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="82" to="83">
<condition id="283">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="82" to="88">
<condition id="282">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="83" to="84">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="84" to="85">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="85" to="86">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="86" to="87">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="87" to="82">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="88" to="89">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="89" to="90">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="90" to="91">
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="91" to="92">
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="92" to="93">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="93" to="94">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="94" to="95">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %in_stream_data), !map !105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_last), !map !111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %bias), !map !115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %w1), !map !119

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %w2), !map !123

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %w3), !map !127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %w4), !map !131

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %w5), !map !135

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @backward_lite_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:9  %smooth_grad_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="smooth_grad_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:10  %batch_x_mat_V = alloca [160 x i32], align 4

]]></Node>
<StgValue><ssdm name="batch_x_mat_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:11  %nn_out_mat_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="nn_out_mat_V"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:12  %batch_y_mat_V = alloca [32 x i32], align 4

]]></Node>
<StgValue><ssdm name="batch_y_mat_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
arrayctor.loop1.preheader:14  call void (...)* @_ssdm_op_SpecInterface(float* %in_stream_data, i1* %in_stream_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
arrayctor.loop1.preheader:15  call void (...)* @_ssdm_op_SpecInterface(float* %in_stream_data, i1* %in_stream_last, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:16  call void (...)* @_ssdm_op_SpecInterface(float* %bias, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:17  call void (...)* @_ssdm_op_SpecInterface(float* %w1, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:18  call void (...)* @_ssdm_op_SpecInterface(float* %w2, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:19  call void (...)* @_ssdm_op_SpecInterface(float* %w3, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:20  call void (...)* @_ssdm_op_SpecInterface(float* %w4, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:21  call void (...)* @_ssdm_op_SpecInterface(float* %w5, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:22  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i = phi i6 [ 0, %arrayctor.loop1.preheader ], [ %i_6, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond1 = icmp eq i6 %i, -32

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_6 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader408.preheader, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:3  %empty_15 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %in_stream_data, i1* %in_stream_last)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="125" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:3  %empty_15 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %in_stream_data, i1* %in_stream_last)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="33">
<![CDATA[
_ifconv:4  %in_stream_data_val = extractvalue { float, i1 } %empty_15, 0

]]></Node>
<StgValue><ssdm name="in_stream_data_val"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:5  %d_assign_5 = fpext float %in_stream_data_val to double

]]></Node>
<StgValue><ssdm name="d_assign_5"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:6  %ireg_V = bitcast double %d_assign_5 to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:7  %tmp_1 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:8  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:9  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:11  %tmp_23 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:16  %tmp_2 = icmp eq i63 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:10  %tmp_s = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:12  %tmp_8 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_23)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:13  %p_Result_s = zext i53 %tmp_8 to i54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="isneg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:14  %man_V_1 = sub i54 0, %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:15  %man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:17  %F2 = sub i12 1075, %tmp_s

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:18  %tmp_4 = icmp sgt i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:19  %tmp_5 = add i12 -16, %F2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:20  %tmp_7 = sub i12 16, %F2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:21  %sh_amt = select i1 %tmp_4, i12 %tmp_5, i12 %tmp_7

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:23  %tmp_9 = icmp eq i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:24  %tmp_25 = trunc i54 %man_V_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:26  %tmp_33 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:27  %icmp = icmp eq i7 %tmp_33, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %sel_tmp6_demorgan = or i1 %tmp_2, %tmp_9

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %sel_tmp7 = and i1 %tmp_4, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41  %sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_4

]]></Node>
<StgValue><ssdm name="sel_tmp21_demorgan"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %sel_tmp3 = xor i1 %sel_tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  %sel_tmp4 = and i1 %icmp, %sel_tmp3

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:2  %tmp_6 = zext i6 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:22  %sh_amt_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:25  %tmp_3 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:28  %tmp_15 = zext i32 %sh_amt_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:29  %tmp_17 = ashr i54 %man_V_2, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="sel_tmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:30  %tmp_36 = trunc i54 %tmp_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:31  %storemerge = select i1 %isneg, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="sel_tmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:32  %tmp_18 = shl i32 %tmp_25, %sh_amt_cast

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %sel_tmp1 = xor i1 %tmp_2, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %sel_tmp2 = and i1 %tmp_9, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %sel_tmp8 = xor i1 %tmp_3, true

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40  %sel_tmp = and i1 %sel_tmp7, %tmp_3

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:44  %newSel = select i1 %sel_tmp4, i32 %tmp_18, i32 %tmp_36

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:45  %or_cond = or i1 %sel_tmp4, %sel_tmp

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:46  %newSel1 = select i1 %sel_tmp9, i32 %storemerge, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47  %or_cond1 = or i1 %sel_tmp9, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:48  %newSel2 = select i1 %or_cond, i32 %newSel, i32 %newSel1

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49  %or_cond2 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:50  %newSel3 = select i1 %or_cond2, i32 %newSel2, i32 0

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:51  %nn_out_mat_V_addr = getelementptr [32 x i32]* %nn_out_mat_V, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="nn_out_mat_V_addr"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ifconv:52  store i32 %newSel3, i32* %nn_out_mat_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:53  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:54  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.preheader408.preheader:0  br label %.preheader408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader408:0  %i_1 = phi i7 [ %i_7, %_ifconv24 ], [ 32, %.preheader408.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader408:1  %exitcond2 = icmp eq i7 %i_1, -64

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader408:2  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader408:3  br i1 %exitcond2, label %.preheader407.preheader, label %_ifconv24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv24:2  %tmp_10 = add i7 -32, %i_1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv24:4  %empty_18 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %in_stream_data, i1* %in_stream_last)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv24:55  %i_7 = add i7 1, %i_1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="188" st_id="8" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv24:4  %empty_18 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %in_stream_data, i1* %in_stream_last)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="33">
<![CDATA[
_ifconv24:5  %in_stream_data_val1 = extractvalue { float, i1 } %empty_18, 0

]]></Node>
<StgValue><ssdm name="in_stream_data_val1"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="32">
<![CDATA[
_ifconv24:6  %d_assign = fpext float %in_stream_data_val1 to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64">
<![CDATA[
_ifconv24:7  %ireg_V_1 = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V_1"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="63" op_0_bw="64">
<![CDATA[
_ifconv24:8  %tmp_42 = trunc i64 %ireg_V_1 to i63

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv24:9  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_1, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:10  %exp_tmp_V_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_1, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_1"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="52" op_0_bw="64">
<![CDATA[
_ifconv24:12  %tmp_49 = trunc i64 %ireg_V_1 to i52

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv24:17  %tmp_16 = icmp eq i63 %tmp_42, 0

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="11">
<![CDATA[
_ifconv24:11  %tmp_13 = zext i11 %exp_tmp_V_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv24:13  %tmp_14 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_49)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="54" op_0_bw="53">
<![CDATA[
_ifconv24:14  %p_Result_2 = zext i53 %tmp_14 to i54

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="isneg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv24:15  %man_V_4 = sub i54 0, %p_Result_2

]]></Node>
<StgValue><ssdm name="man_V_4"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv24:16  %man_V_5 = select i1 %isneg_1, i54 %man_V_4, i54 %p_Result_2

]]></Node>
<StgValue><ssdm name="man_V_5"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:18  %F2_1 = sub i12 1075, %tmp_13

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:19  %tmp_19 = icmp sgt i12 %F2_1, 16

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:20  %tmp_20 = add i12 -16, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:21  %tmp_21 = sub i12 16, %F2_1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv24:22  %sh_amt_1 = select i1 %tmp_19, i12 %tmp_20, i12 %tmp_21

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:24  %tmp_22 = icmp eq i12 %F2_1, 16

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="54">
<![CDATA[
_ifconv24:25  %tmp_51 = trunc i54 %man_V_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:27  %tmp_53 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_1, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv24:28  %icmp7 = icmp eq i7 %tmp_53, 0

]]></Node>
<StgValue><ssdm name="icmp7"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:36  %sel_tmp31_demorgan = or i1 %tmp_16, %tmp_22

]]></Node>
<StgValue><ssdm name="sel_tmp31_demorgan"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:37  %sel_tmp11 = xor i1 %sel_tmp31_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:38  %sel_tmp12 = and i1 %tmp_19, %sel_tmp11

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:42  %sel_tmp46_demorgan = or i1 %sel_tmp31_demorgan, %tmp_19

]]></Node>
<StgValue><ssdm name="sel_tmp46_demorgan"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:43  %sel_tmp16 = xor i1 %sel_tmp46_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:44  %sel_tmp17 = and i1 %icmp7, %sel_tmp16

]]></Node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv24:0  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv24:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="7">
<![CDATA[
_ifconv24:3  %tmp_11 = zext i7 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="12">
<![CDATA[
_ifconv24:23  %sh_amt_1_cast = sext i12 %sh_amt_1 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_1_cast"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv24:26  %tmp_24 = icmp ult i12 %sh_amt_1, 54

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="54" op_0_bw="32">
<![CDATA[
_ifconv24:29  %tmp_31 = zext i32 %sh_amt_1_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv24:30  %tmp_34 = ashr i54 %man_V_5, %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="54">
<![CDATA[
_ifconv24:31  %tmp_63 = trunc i54 %tmp_34 to i32

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="225" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:32  %storemerge2 = select i1 %isneg_1, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge2"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="sel_tmp17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:33  %tmp_35 = shl i32 %tmp_51, %sh_amt_1_cast

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:34  %sel_tmp5 = xor i1 %tmp_16, true

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:35  %sel_tmp10 = and i1 %tmp_22, %sel_tmp5

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:39  %sel_tmp13 = xor i1 %tmp_24, true

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:40  %sel_tmp14 = and i1 %sel_tmp12, %sel_tmp13

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:41  %sel_tmp15 = and i1 %sel_tmp12, %tmp_24

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:45  %newSel4 = select i1 %sel_tmp17, i32 %tmp_35, i32 %tmp_63

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:46  %or_cond3 = or i1 %sel_tmp17, %sel_tmp15

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:47  %newSel5 = select i1 %sel_tmp14, i32 %storemerge2, i32 %tmp_51

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:48  %or_cond4 = or i1 %sel_tmp14, %sel_tmp10

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:49  %newSel6 = select i1 %or_cond3, i32 %newSel4, i32 %newSel5

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24:50  %or_cond5 = or i1 %or_cond3, %or_cond4

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:51  %newSel7 = select i1 %or_cond5, i32 %newSel6, i32 0

]]></Node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv24:52  %batch_y_mat_V_addr_1 = getelementptr [32 x i32]* %batch_y_mat_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="batch_y_mat_V_addr_1"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
_ifconv24:53  store i32 %newSel7, i32* %batch_y_mat_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv24:54  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
_ifconv24:56  br label %.preheader408

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
.preheader407.preheader:0  br label %.preheader407

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader407:0  %i_2 = phi i8 [ %i_9, %_ifconv49 ], [ 64, %.preheader407.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader407:1  %exitcond3 = icmp eq i8 %i_2, -32

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader407:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader407:3  br i1 %exitcond3, label %.preheader406.preheader, label %_ifconv49

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv49:2  %tmp_26 = add i8 -64, %i_2

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv49:4  %empty_21 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %in_stream_data, i1* %in_stream_last)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv49:55  %i_9 = add i8 1, %i_2

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="251" st_id="13" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv49:4  %empty_21 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %in_stream_data, i1* %in_stream_last)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="33">
<![CDATA[
_ifconv49:5  %in_stream_data_val3 = extractvalue { float, i1 } %empty_21, 0

]]></Node>
<StgValue><ssdm name="in_stream_data_val3"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="32">
<![CDATA[
_ifconv49:6  %d_assign_6 = fpext float %in_stream_data_val3 to double

]]></Node>
<StgValue><ssdm name="d_assign_6"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64">
<![CDATA[
_ifconv49:7  %ireg_V_2 = bitcast double %d_assign_6 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_2"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="63" op_0_bw="64">
<![CDATA[
_ifconv49:8  %tmp_70 = trunc i64 %ireg_V_2 to i63

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv49:9  %isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_2, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_2"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv49:10  %exp_tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_2, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_2"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="52" op_0_bw="64">
<![CDATA[
_ifconv49:12  %tmp_88 = trunc i64 %ireg_V_2 to i52

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv49:17  %tmp_32 = icmp eq i63 %tmp_70, 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="11">
<![CDATA[
_ifconv49:11  %tmp_29 = zext i11 %exp_tmp_V_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv49:13  %tmp_30 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_88)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="54" op_0_bw="53">
<![CDATA[
_ifconv49:14  %p_Result_3 = zext i53 %tmp_30 to i54

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="isneg_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv49:15  %man_V_7 = sub i54 0, %p_Result_3

]]></Node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv49:16  %man_V_8 = select i1 %isneg_2, i54 %man_V_7, i54 %p_Result_3

]]></Node>
<StgValue><ssdm name="man_V_8"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv49:18  %F2_2 = sub i12 1075, %tmp_29

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv49:19  %tmp_37 = icmp sgt i12 %F2_2, 16

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv49:20  %tmp_38 = add i12 -16, %F2_2

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv49:21  %tmp_39 = sub i12 16, %F2_2

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv49:22  %sh_amt_2 = select i1 %tmp_37, i12 %tmp_38, i12 %tmp_39

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv49:24  %tmp_40 = icmp eq i12 %F2_2, 16

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="54">
<![CDATA[
_ifconv49:25  %tmp_97 = trunc i54 %man_V_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv49:27  %tmp_104 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_2, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv49:28  %icmp1 = icmp eq i7 %tmp_104, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:36  %sel_tmp56_demorgan = or i1 %tmp_32, %tmp_40

]]></Node>
<StgValue><ssdm name="sel_tmp56_demorgan"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:37  %sel_tmp20 = xor i1 %sel_tmp56_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:38  %sel_tmp21 = and i1 %tmp_37, %sel_tmp20

]]></Node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:42  %sel_tmp71_demorgan = or i1 %sel_tmp56_demorgan, %tmp_37

]]></Node>
<StgValue><ssdm name="sel_tmp71_demorgan"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:43  %sel_tmp25 = xor i1 %sel_tmp71_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:44  %sel_tmp26 = and i1 %icmp1, %sel_tmp25

]]></Node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv49:0  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv49:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="8">
<![CDATA[
_ifconv49:3  %tmp_27 = zext i8 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="12">
<![CDATA[
_ifconv49:23  %sh_amt_2_cast = sext i12 %sh_amt_2 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_2_cast"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv49:26  %tmp_41 = icmp ult i12 %sh_amt_2, 54

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="383">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="sel_tmp26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="54" op_0_bw="32">
<![CDATA[
_ifconv49:29  %tmp_43 = zext i32 %sh_amt_2_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="sel_tmp26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv49:30  %tmp_44 = ashr i54 %man_V_8, %tmp_43

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="sel_tmp26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="54">
<![CDATA[
_ifconv49:31  %tmp_110 = trunc i54 %tmp_44 to i32

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:32  %storemerge4 = select i1 %isneg_2, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge4"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="sel_tmp26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv49:33  %tmp_45 = shl i32 %tmp_97, %sh_amt_2_cast

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:34  %sel_tmp18 = xor i1 %tmp_32, true

]]></Node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:35  %sel_tmp19 = and i1 %tmp_40, %sel_tmp18

]]></Node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:39  %sel_tmp22 = xor i1 %tmp_41, true

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:40  %sel_tmp23 = and i1 %sel_tmp21, %sel_tmp22

]]></Node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:41  %sel_tmp24 = and i1 %sel_tmp21, %tmp_41

]]></Node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:45  %newSel8 = select i1 %sel_tmp26, i32 %tmp_45, i32 %tmp_110

]]></Node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:46  %or_cond6 = or i1 %sel_tmp26, %sel_tmp24

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:47  %newSel9 = select i1 %sel_tmp23, i32 %storemerge4, i32 %tmp_97

]]></Node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:48  %or_cond7 = or i1 %sel_tmp23, %sel_tmp19

]]></Node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:49  %newSel10 = select i1 %or_cond6, i32 %newSel8, i32 %newSel9

]]></Node>
<StgValue><ssdm name="newSel10"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv49:50  %or_cond8 = or i1 %or_cond6, %or_cond7

]]></Node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv49:51  %newSel11 = select i1 %or_cond8, i32 %newSel10, i32 0

]]></Node>
<StgValue><ssdm name="newSel11"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv49:52  %batch_x_mat_V_addr = getelementptr [160 x i32]* %batch_x_mat_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="batch_x_mat_V_addr"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv49:53  store i32 %newSel11, i32* %batch_x_mat_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv49:54  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_28)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
_ifconv49:56  br label %.preheader407

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="306" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
.preheader406.preheader:0  br label %.preheader406

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader406:0  %i_3 = phi i6 [ %i_10, %2 ], [ 0, %.preheader406.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader406:1  %exitcond4 = icmp eq i6 %i_3, -32

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader406:2  %empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader406:3  %i_10 = add i6 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader406:4  br i1 %exitcond4, label %.preheader.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="6">
<![CDATA[
:2  %tmp_46 = zext i6 %i_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %nn_out_mat_V_addr_1 = getelementptr [32 x i32]* %nn_out_mat_V, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="nn_out_mat_V_addr_1"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="5">
<![CDATA[
:4  %p_Val2_10 = load i32* %nn_out_mat_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %batch_y_mat_V_addr = getelementptr [32 x i32]* %batch_y_mat_V, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="batch_y_mat_V_addr"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="5">
<![CDATA[
:6  %p_Val2_20 = load i32* %batch_y_mat_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_47)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader406

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="320" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="5">
<![CDATA[
:4  %p_Val2_10 = load i32* %nn_out_mat_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="321" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="5">
<![CDATA[
:6  %p_Val2_20 = load i32* %batch_y_mat_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %abs_dif_V_3 = sub i32 %p_Val2_10, %p_Val2_20

]]></Node>
<StgValue><ssdm name="abs_dif_V_3"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %abs_dif_V_3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="324" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %abs_dif_V = sub i32 0, %abs_dif_V_3

]]></Node>
<StgValue><ssdm name="abs_dif_V"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %abs_dif_V_1 = select i1 %tmp_111, i32 %abs_dif_V, i32 %abs_dif_V_3

]]></Node>
<StgValue><ssdm name="abs_dif_V_1"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="48" op_0_bw="32">
<![CDATA[
:11  %tmp_48 = sext i32 %abs_dif_V_1 to i48

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12  %tmp_112 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %abs_dif_V_1, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  %icmp2 = icmp slt i16 %tmp_112, 1

]]></Node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:14  br i1 %icmp2, label %ap_fixed_base.exit429, label %ap_fixed_base.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
ap_fixed_base.exit:0  %tmp_54 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %abs_dif_V_3, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="52" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit429:0  %tmp_50 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %abs_dif_V_3, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="27">
<![CDATA[
ap_fixed_base.exit429:1  %tmp_52 = sext i27 %tmp_50 to i32

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit429:2  %smooth_grad_V_addr_1 = getelementptr [32 x i32]* %smooth_grad_V, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="smooth_grad_V_addr_1"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
ap_fixed_base.exit429:3  store i32 %tmp_52, i32* %smooth_grad_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit429:4  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="338" st_id="20" stage="51" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="339" st_id="21" stage="50" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="340" st_id="22" stage="49" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="341" st_id="23" stage="48" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="342" st_id="24" stage="47" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="343" st_id="25" stage="46" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="344" st_id="26" stage="45" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="345" st_id="27" stage="44" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="346" st_id="28" stage="43" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="347" st_id="29" stage="42" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="348" st_id="30" stage="41" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="349" st_id="31" stage="40" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="350" st_id="32" stage="39" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="351" st_id="33" stage="38" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="352" st_id="34" stage="37" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="353" st_id="35" stage="36" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="354" st_id="36" stage="35" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="355" st_id="37" stage="34" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="356" st_id="38" stage="33" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="357" st_id="39" stage="32" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="358" st_id="40" stage="31" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="359" st_id="41" stage="30" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="360" st_id="42" stage="29" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="361" st_id="43" stage="28" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="362" st_id="44" stage="27" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="363" st_id="45" stage="26" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="364" st_id="46" stage="25" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="365" st_id="47" stage="24" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="366" st_id="48" stage="23" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="367" st_id="49" stage="22" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="368" st_id="50" stage="21" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="369" st_id="51" stage="20" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="370" st_id="52" stage="19" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="371" st_id="53" stage="18" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="372" st_id="54" stage="17" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="373" st_id="55" stage="16" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="374" st_id="56" stage="15" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="375" st_id="57" stage="14" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="376" st_id="58" stage="13" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="377" st_id="59" stage="12" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="378" st_id="60" stage="11" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="379" st_id="61" stage="10" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="380" st_id="62" stage="9" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="381" st_id="63" stage="8" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="382" st_id="64" stage="7" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="383" st_id="65" stage="6" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="384" st_id="66" stage="5" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="385" st_id="67" stage="4" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="386" st_id="68" stage="3" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="387" st_id="69" stage="2" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="388" st_id="70" stage="1" lat="52">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
ap_fixed_base.exit:1  %tmp_55 = sdiv i48 %tmp_54, %tmp_48

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="389" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
ap_fixed_base.exit:2  %tmp_56 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %tmp_55, i32 5, i32 36)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="390" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ap_fixed_base.exit:3  %smooth_grad_V_addr_2 = getelementptr [32 x i32]* %smooth_grad_V, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="smooth_grad_V_addr_2"/></StgValue>
</operation>

<operation id="391" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
ap_fixed_base.exit:4  store i32 %tmp_56, i32* %smooth_grad_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
ap_fixed_base.exit:5  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="393" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="394" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %p_Val2_6 = phi i32 [ %bias_temp_V, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="395" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:1  %i_4 = phi i6 [ %i_8, %3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="396" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:2  %exitcond5 = icmp eq i6 %i_4, -32

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="397" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="398" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:4  %i_8 = add i6 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="399" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond5, label %_ifconv74, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_61 = zext i6 %i_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="401" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %smooth_grad_V_addr = getelementptr [32 x i32]* %smooth_grad_V, i64 0, i64 %tmp_61

]]></Node>
<StgValue><ssdm name="smooth_grad_V_addr"/></StgValue>
</operation>

<operation id="402" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="5">
<![CDATA[
:2  %p_Val2_25 = load i32* %smooth_grad_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="403" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv74:2  %tmp_58 = sub nsw i32 0, %p_Val2_6

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="404" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="5">
<![CDATA[
:2  %p_Val2_25 = load i32* %smooth_grad_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="405" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %bias_temp_V = add i32 %p_Val2_25, %p_Val2_6

]]></Node>
<StgValue><ssdm name="bias_temp_V"/></StgValue>
</operation>

<operation id="406" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="407" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv74:0  %tmp_57 = icmp eq i32 %p_Val2_6, 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="408" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv74:1  %is_neg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_6, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg"/></StgValue>
</operation>

<operation id="409" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv74:3  %p_Val2_36 = select i1 %is_neg, i32 %tmp_58, i32 %p_Val2_6

]]></Node>
<StgValue><ssdm name="p_Val2_36"/></StgValue>
</operation>

<operation id="410" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv74:4  %p_Result_7 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_36, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="411" st_id="74" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv74:5  %num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_7, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros"/></StgValue>
</operation>

<operation id="412" st_id="74" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv74:6  %tmp32_V_1 = shl i32 %p_Val2_36, %num_zeros

]]></Node>
<StgValue><ssdm name="tmp32_V_1"/></StgValue>
</operation>

<operation id="413" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="32">
<![CDATA[
_ifconv74:11  %tmp_114 = trunc i32 %num_zeros to i8

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="414" st_id="75" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32">
<![CDATA[
_ifconv74:7  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="415" st_id="76" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="396">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32">
<![CDATA[
_ifconv74:7  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="416" st_id="77" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="397">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32">
<![CDATA[
_ifconv74:7  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="417" st_id="78" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32">
<![CDATA[
_ifconv74:7  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="418" st_id="79" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="399">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32">
<![CDATA[
_ifconv74:7  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="419" st_id="80" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="400">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32">
<![CDATA[
_ifconv74:7  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="420" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="394">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
_ifconv74:8  %tmp32_V_24 = bitcast float %f_1 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_24"/></StgValue>
</operation>

<operation id="421" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="393">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv74:9  %p_Result_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_24, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="422" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="392">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv74:10  %tmp_59 = icmp ne i8 %p_Result_5, -98

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="423" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="390">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv74:12  %tmp_60 = sub i8 -114, %tmp_114

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="424" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="1">
<![CDATA[
_ifconv74:13  %tmp_62 = zext i1 %tmp_59 to i8

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="425" st_id="81" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="389">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv74:14  %p_Repl2_1_trunc = add i8 %tmp_60, %tmp_62

]]></Node>
<StgValue><ssdm name="p_Repl2_1_trunc"/></StgValue>
</operation>

<operation id="426" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv74:15  %tmp_64 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_1_trunc)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="427" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="387">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv74:16  %p_Result_8 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_24, i9 %tmp_64, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="428" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="386">
<or_exp><and_exp><literal name="tmp_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
_ifconv74:17  %f = bitcast i32 %p_Result_8 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="429" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv74:18  %p_03_i = select i1 %tmp_57, float 0.000000e+00, float %f

]]></Node>
<StgValue><ssdm name="p_03_i"/></StgValue>
</operation>

<operation id="430" st_id="81" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv74:19  call void @_ssdm_op_Write.s_axilite.floatP(float* %bias, float %p_03_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
_ifconv74:20  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="432" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_Val2_32 = phi i32 [ 0, %_ifconv74 ], [ %w5_temp_V, %5 ]

]]></Node>
<StgValue><ssdm name="p_Val2_32"/></StgValue>
</operation>

<operation id="433" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %p_Val2_8 = phi i32 [ 0, %_ifconv74 ], [ %w4_temp_V, %5 ]

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="434" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %p_Val2_9 = phi i32 [ 0, %_ifconv74 ], [ %w3_temp_V, %5 ]

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="435" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %p_Val2_3 = phi i32 [ 0, %_ifconv74 ], [ %w2_temp_V, %5 ]

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="436" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %p_Val2_4 = phi i32 [ 0, %_ifconv74 ], [ %w1_temp_V, %5 ]

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="437" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:5  %i_5 = phi i6 [ 0, %_ifconv74 ], [ %i_11, %5 ]

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="438" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %exitcond = icmp eq i6 %i_5, -32

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="439" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="440" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8  %i_11 = add i6 %i_5, 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="441" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %exitcond, label %_ifconv76, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_80 = zext i6 %i_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="443" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %smooth_grad_V_addr_3 = getelementptr [32 x i32]* %smooth_grad_V, i64 0, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="smooth_grad_V_addr_3"/></StgValue>
</operation>

<operation id="444" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="5">
<![CDATA[
:2  %smooth_grad_V_load = load i32* %smooth_grad_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="smooth_grad_V_load"/></StgValue>
</operation>

<operation id="445" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %batch_x_mat_V_addr_1 = getelementptr [160 x i32]* %batch_x_mat_V, i64 0, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="batch_x_mat_V_addr_1"/></StgValue>
</operation>

<operation id="446" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="8">
<![CDATA[
:5  %batch_x_mat_V_load = load i32* %batch_x_mat_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="batch_x_mat_V_load"/></StgValue>
</operation>

<operation id="447" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10  %tmp_82 = xor i6 %i_5, -32

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="448" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="6">
<![CDATA[
:11  %tmp_83 = zext i6 %tmp_82 to i64

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="449" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %batch_x_mat_V_addr_2 = getelementptr [160 x i32]* %batch_x_mat_V, i64 0, i64 %tmp_83

]]></Node>
<StgValue><ssdm name="batch_x_mat_V_addr_2"/></StgValue>
</operation>

<operation id="450" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="8">
<![CDATA[
:13  %batch_x_mat_V_load_1 = load i32* %batch_x_mat_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="batch_x_mat_V_load_1"/></StgValue>
</operation>

<operation id="451" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:2  %tmp_66 = sub nsw i32 0, %p_Val2_4

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="452" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:22  %tmp_73 = sub nsw i32 0, %p_Val2_3

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="453" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:42  %tmp_79 = sub nsw i32 0, %p_Val2_9

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="454" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:62  %tmp_91 = sub nsw i32 0, %p_Val2_8

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="455" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:82  %tmp_99 = sub nsw i32 0, %p_Val2_32

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="456" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="5">
<![CDATA[
:2  %smooth_grad_V_load = load i32* %smooth_grad_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="smooth_grad_V_load"/></StgValue>
</operation>

<operation id="457" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="8">
<![CDATA[
:5  %batch_x_mat_V_load = load i32* %batch_x_mat_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="batch_x_mat_V_load"/></StgValue>
</operation>

<operation id="458" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="8">
<![CDATA[
:13  %batch_x_mat_V_load_1 = load i32* %batch_x_mat_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="batch_x_mat_V_load_1"/></StgValue>
</operation>

<operation id="459" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
:18  %tmp_105 = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 true, i6 %i_5)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="460" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="7">
<![CDATA[
:19  %tmp_86 = zext i7 %tmp_105 to i64

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="461" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %batch_x_mat_V_addr_3 = getelementptr [160 x i32]* %batch_x_mat_V, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="batch_x_mat_V_addr_3"/></StgValue>
</operation>

<operation id="462" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="8">
<![CDATA[
:21  %batch_x_mat_V_load_2 = load i32* %batch_x_mat_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="batch_x_mat_V_load_2"/></StgValue>
</operation>

<operation id="463" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="6">
<![CDATA[
:26  %tmp_88_cast = sext i6 %tmp_82 to i7

]]></Node>
<StgValue><ssdm name="tmp_88_cast"/></StgValue>
</operation>

<operation id="464" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="7">
<![CDATA[
:27  %tmp_89 = zext i7 %tmp_88_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="465" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %batch_x_mat_V_addr_4 = getelementptr [160 x i32]* %batch_x_mat_V, i64 0, i64 %tmp_89

]]></Node>
<StgValue><ssdm name="batch_x_mat_V_addr_4"/></StgValue>
</operation>

<operation id="466" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="8">
<![CDATA[
:29  %batch_x_mat_V_load_3 = load i32* %batch_x_mat_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="batch_x_mat_V_load_3"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="467" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="48" op_0_bw="32">
<![CDATA[
:3  %OP1_V_cast = sext i32 %smooth_grad_V_load to i48

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="468" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="48" op_0_bw="32">
<![CDATA[
:6  %OP2_V_cast = sext i32 %batch_x_mat_V_load to i48

]]></Node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="469" st_id="84" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:7  %p_Val2_7 = mul i48 %OP1_V_cast, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="470" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %p_Val2_11 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_7, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="471" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="48" op_0_bw="32">
<![CDATA[
:14  %OP2_V_1_cast = sext i32 %batch_x_mat_V_load_1 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_1_cast"/></StgValue>
</operation>

<operation id="472" st_id="84" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:15  %p_Val2_12 = mul i48 %OP1_V_cast, %OP2_V_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="473" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %p_Val2_13 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_12, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="474" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="8">
<![CDATA[
:21  %batch_x_mat_V_load_2 = load i32* %batch_x_mat_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="batch_x_mat_V_load_2"/></StgValue>
</operation>

<operation id="475" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="8">
<![CDATA[
:29  %batch_x_mat_V_load_3 = load i32* %batch_x_mat_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="batch_x_mat_V_load_3"/></StgValue>
</operation>

<operation id="476" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
:34  %tmp_106 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 -2, i6 %i_5)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="477" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="8">
<![CDATA[
:35  %tmp_92 = zext i8 %tmp_106 to i64

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="478" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %batch_x_mat_V_addr_5 = getelementptr [160 x i32]* %batch_x_mat_V, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="batch_x_mat_V_addr_5"/></StgValue>
</operation>

<operation id="479" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="8">
<![CDATA[
:37  %batch_x_mat_V_load_4 = load i32* %batch_x_mat_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="batch_x_mat_V_load_4"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="480" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %w1_temp_V = add i32 %p_Val2_11, %p_Val2_4

]]></Node>
<StgValue><ssdm name="w1_temp_V"/></StgValue>
</operation>

<operation id="481" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %w2_temp_V = add i32 %p_Val2_13, %p_Val2_3

]]></Node>
<StgValue><ssdm name="w2_temp_V"/></StgValue>
</operation>

<operation id="482" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="48" op_0_bw="32">
<![CDATA[
:22  %OP2_V_2_cast = sext i32 %batch_x_mat_V_load_2 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_2_cast"/></StgValue>
</operation>

<operation id="483" st_id="85" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:23  %p_Val2_14 = mul i48 %OP1_V_cast, %OP2_V_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="484" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:24  %p_Val2_15 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_14, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="485" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="48" op_0_bw="32">
<![CDATA[
:30  %OP2_V_3_cast = sext i32 %batch_x_mat_V_load_3 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_3_cast"/></StgValue>
</operation>

<operation id="486" st_id="85" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:31  %p_Val2_16 = mul i48 %OP1_V_cast, %OP2_V_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="487" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %p_Val2_17 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_16, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_17"/></StgValue>
</operation>

<operation id="488" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="8">
<![CDATA[
:37  %batch_x_mat_V_load_4 = load i32* %batch_x_mat_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="batch_x_mat_V_load_4"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="489" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %w3_temp_V = add i32 %p_Val2_15, %p_Val2_9

]]></Node>
<StgValue><ssdm name="w3_temp_V"/></StgValue>
</operation>

<operation id="490" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %w4_temp_V = add i32 %p_Val2_17, %p_Val2_8

]]></Node>
<StgValue><ssdm name="w4_temp_V"/></StgValue>
</operation>

<operation id="491" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="48" op_0_bw="32">
<![CDATA[
:38  %OP2_V_4_cast = sext i32 %batch_x_mat_V_load_4 to i48

]]></Node>
<StgValue><ssdm name="OP2_V_4_cast"/></StgValue>
</operation>

<operation id="492" st_id="86" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
:39  %p_Val2_18 = mul i48 %OP1_V_cast, %OP2_V_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_18"/></StgValue>
</operation>

<operation id="493" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40  %p_Val2_19 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_18, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="494" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %w5_temp_V = add i32 %p_Val2_19, %p_Val2_32

]]></Node>
<StgValue><ssdm name="w5_temp_V"/></StgValue>
</operation>

<operation id="495" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="496" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:0  %tmp_65 = icmp eq i32 %p_Val2_4, 0

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="497" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:1  %is_neg_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_4, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg_1"/></StgValue>
</operation>

<operation id="498" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:3  %p_Val2_37 = select i1 %is_neg_1, i32 %tmp_66, i32 %p_Val2_4

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="499" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv76:4  %p_Result_10 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_37, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="500" st_id="88" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv76:5  %num_zeros_1 = call i32 @llvm.cttz.i32(i32 %p_Result_10, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros_1"/></StgValue>
</operation>

<operation id="501" st_id="88" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:6  %tmp32_V_3 = shl i32 %p_Val2_37, %num_zeros_1

]]></Node>
<StgValue><ssdm name="tmp32_V_3"/></StgValue>
</operation>

<operation id="502" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="8" op_0_bw="32">
<![CDATA[
_ifconv76:11  %tmp_116 = trunc i32 %num_zeros_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="503" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:20  %tmp_72 = icmp eq i32 %p_Val2_3, 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="504" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:21  %is_neg_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_3, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg_2"/></StgValue>
</operation>

<operation id="505" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:23  %p_Val2_38 = select i1 %is_neg_2, i32 %tmp_73, i32 %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="506" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv76:24  %p_Result_12 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_38, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="507" st_id="88" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv76:25  %num_zeros_2 = call i32 @llvm.cttz.i32(i32 %p_Result_12, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros_2"/></StgValue>
</operation>

<operation id="508" st_id="88" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:26  %tmp32_V_7 = shl i32 %p_Val2_38, %num_zeros_2

]]></Node>
<StgValue><ssdm name="tmp32_V_7"/></StgValue>
</operation>

<operation id="509" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="32">
<![CDATA[
_ifconv76:31  %tmp_118 = trunc i32 %num_zeros_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="510" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:40  %tmp_78 = icmp eq i32 %p_Val2_9, 0

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="511" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:41  %is_neg_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_9, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg_3"/></StgValue>
</operation>

<operation id="512" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:43  %p_Val2_39 = select i1 %is_neg_3, i32 %tmp_79, i32 %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_39"/></StgValue>
</operation>

<operation id="513" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv76:44  %p_Result_14 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_39, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="514" st_id="88" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv76:45  %num_zeros_3 = call i32 @llvm.cttz.i32(i32 %p_Result_14, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros_3"/></StgValue>
</operation>

<operation id="515" st_id="88" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:46  %tmp32_V_14 = shl i32 %p_Val2_39, %num_zeros_3

]]></Node>
<StgValue><ssdm name="tmp32_V_14"/></StgValue>
</operation>

<operation id="516" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="32">
<![CDATA[
_ifconv76:51  %tmp_120 = trunc i32 %num_zeros_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="517" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:60  %tmp_90 = icmp eq i32 %p_Val2_8, 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="518" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:61  %is_neg_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_8, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg_4"/></StgValue>
</operation>

<operation id="519" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:63  %p_Val2_s = select i1 %is_neg_4, i32 %tmp_91, i32 %p_Val2_8

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="520" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv76:64  %p_Result_16 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_s, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="521" st_id="88" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv76:65  %num_zeros_4 = call i32 @llvm.cttz.i32(i32 %p_Result_16, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros_4"/></StgValue>
</operation>

<operation id="522" st_id="88" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:66  %tmp32_V_18 = shl i32 %p_Val2_s, %num_zeros_4

]]></Node>
<StgValue><ssdm name="tmp32_V_18"/></StgValue>
</operation>

<operation id="523" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="32">
<![CDATA[
_ifconv76:71  %tmp_122 = trunc i32 %num_zeros_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="524" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:80  %tmp_98 = icmp eq i32 %p_Val2_32, 0

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="525" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:81  %is_neg_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_32, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg_5"/></StgValue>
</operation>

<operation id="526" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:83  %p_Val2_40 = select i1 %is_neg_5, i32 %tmp_99, i32 %p_Val2_32

]]></Node>
<StgValue><ssdm name="p_Val2_40"/></StgValue>
</operation>

<operation id="527" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv76:84  %p_Result_18 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_40, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="528" st_id="88" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv76:85  %num_zeros_5 = call i32 @llvm.cttz.i32(i32 %p_Result_18, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros_5"/></StgValue>
</operation>

<operation id="529" st_id="88" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv76:86  %tmp32_V_23 = shl i32 %p_Val2_40, %num_zeros_5

]]></Node>
<StgValue><ssdm name="tmp32_V_23"/></StgValue>
</operation>

<operation id="530" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="8" op_0_bw="32">
<![CDATA[
_ifconv76:91  %tmp_124 = trunc i32 %num_zeros_5 to i8

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="531" st_id="89" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="411">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:7  %f_3 = uitofp i32 %tmp32_V_3 to float

]]></Node>
<StgValue><ssdm name="f_3"/></StgValue>
</operation>

<operation id="532" st_id="89" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:27  %f_5 = uitofp i32 %tmp32_V_7 to float

]]></Node>
<StgValue><ssdm name="f_5"/></StgValue>
</operation>

<operation id="533" st_id="89" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:47  %f_7 = uitofp i32 %tmp32_V_14 to float

]]></Node>
<StgValue><ssdm name="f_7"/></StgValue>
</operation>

<operation id="534" st_id="89" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:67  %f_9 = uitofp i32 %tmp32_V_18 to float

]]></Node>
<StgValue><ssdm name="f_9"/></StgValue>
</operation>

<operation id="535" st_id="89" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:87  %f_10 = uitofp i32 %tmp32_V_23 to float

]]></Node>
<StgValue><ssdm name="f_10"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="536" st_id="90" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:7  %f_3 = uitofp i32 %tmp32_V_3 to float

]]></Node>
<StgValue><ssdm name="f_3"/></StgValue>
</operation>

<operation id="537" st_id="90" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:27  %f_5 = uitofp i32 %tmp32_V_7 to float

]]></Node>
<StgValue><ssdm name="f_5"/></StgValue>
</operation>

<operation id="538" st_id="90" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:47  %f_7 = uitofp i32 %tmp32_V_14 to float

]]></Node>
<StgValue><ssdm name="f_7"/></StgValue>
</operation>

<operation id="539" st_id="90" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:67  %f_9 = uitofp i32 %tmp32_V_18 to float

]]></Node>
<StgValue><ssdm name="f_9"/></StgValue>
</operation>

<operation id="540" st_id="90" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:87  %f_10 = uitofp i32 %tmp32_V_23 to float

]]></Node>
<StgValue><ssdm name="f_10"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="541" st_id="91" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="413">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:7  %f_3 = uitofp i32 %tmp32_V_3 to float

]]></Node>
<StgValue><ssdm name="f_3"/></StgValue>
</operation>

<operation id="542" st_id="91" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:27  %f_5 = uitofp i32 %tmp32_V_7 to float

]]></Node>
<StgValue><ssdm name="f_5"/></StgValue>
</operation>

<operation id="543" st_id="91" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:47  %f_7 = uitofp i32 %tmp32_V_14 to float

]]></Node>
<StgValue><ssdm name="f_7"/></StgValue>
</operation>

<operation id="544" st_id="91" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:67  %f_9 = uitofp i32 %tmp32_V_18 to float

]]></Node>
<StgValue><ssdm name="f_9"/></StgValue>
</operation>

<operation id="545" st_id="91" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:87  %f_10 = uitofp i32 %tmp32_V_23 to float

]]></Node>
<StgValue><ssdm name="f_10"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="546" st_id="92" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="414">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:7  %f_3 = uitofp i32 %tmp32_V_3 to float

]]></Node>
<StgValue><ssdm name="f_3"/></StgValue>
</operation>

<operation id="547" st_id="92" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:27  %f_5 = uitofp i32 %tmp32_V_7 to float

]]></Node>
<StgValue><ssdm name="f_5"/></StgValue>
</operation>

<operation id="548" st_id="92" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:47  %f_7 = uitofp i32 %tmp32_V_14 to float

]]></Node>
<StgValue><ssdm name="f_7"/></StgValue>
</operation>

<operation id="549" st_id="92" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:67  %f_9 = uitofp i32 %tmp32_V_18 to float

]]></Node>
<StgValue><ssdm name="f_9"/></StgValue>
</operation>

<operation id="550" st_id="92" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:87  %f_10 = uitofp i32 %tmp32_V_23 to float

]]></Node>
<StgValue><ssdm name="f_10"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="551" st_id="93" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="415">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:7  %f_3 = uitofp i32 %tmp32_V_3 to float

]]></Node>
<StgValue><ssdm name="f_3"/></StgValue>
</operation>

<operation id="552" st_id="93" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:27  %f_5 = uitofp i32 %tmp32_V_7 to float

]]></Node>
<StgValue><ssdm name="f_5"/></StgValue>
</operation>

<operation id="553" st_id="93" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:47  %f_7 = uitofp i32 %tmp32_V_14 to float

]]></Node>
<StgValue><ssdm name="f_7"/></StgValue>
</operation>

<operation id="554" st_id="93" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:67  %f_9 = uitofp i32 %tmp32_V_18 to float

]]></Node>
<StgValue><ssdm name="f_9"/></StgValue>
</operation>

<operation id="555" st_id="93" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:87  %f_10 = uitofp i32 %tmp32_V_23 to float

]]></Node>
<StgValue><ssdm name="f_10"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="556" st_id="94" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:7  %f_3 = uitofp i32 %tmp32_V_3 to float

]]></Node>
<StgValue><ssdm name="f_3"/></StgValue>
</operation>

<operation id="557" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="410">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:8  %tmp32_V_25 = bitcast float %f_3 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_25"/></StgValue>
</operation>

<operation id="558" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv76:9  %p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_25, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="559" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="408">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv76:10  %tmp_67 = icmp ne i8 %p_Result_1, -98

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="560" st_id="94" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:27  %f_5 = uitofp i32 %tmp32_V_7 to float

]]></Node>
<StgValue><ssdm name="f_5"/></StgValue>
</operation>

<operation id="561" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:28  %tmp32_V_26 = bitcast float %f_5 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_26"/></StgValue>
</operation>

<operation id="562" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv76:29  %p_Result_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_26, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="563" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv76:30  %tmp_74 = icmp ne i8 %p_Result_4, -98

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="564" st_id="94" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:47  %f_7 = uitofp i32 %tmp32_V_14 to float

]]></Node>
<StgValue><ssdm name="f_7"/></StgValue>
</operation>

<operation id="565" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:48  %tmp32_V_27 = bitcast float %f_7 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_27"/></StgValue>
</operation>

<operation id="566" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv76:49  %p_Result_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_27, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="567" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv76:50  %tmp_81 = icmp ne i8 %p_Result_9, -98

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="568" st_id="94" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:67  %f_9 = uitofp i32 %tmp32_V_18 to float

]]></Node>
<StgValue><ssdm name="f_9"/></StgValue>
</operation>

<operation id="569" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:68  %tmp32_V_28 = bitcast float %f_9 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_28"/></StgValue>
</operation>

<operation id="570" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv76:69  %p_Result_s_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_28, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_s_27"/></StgValue>
</operation>

<operation id="571" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv76:70  %tmp_93 = icmp ne i8 %p_Result_s_27, -98

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="572" st_id="94" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:87  %f_10 = uitofp i32 %tmp32_V_23 to float

]]></Node>
<StgValue><ssdm name="f_10"/></StgValue>
</operation>

<operation id="573" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:88  %tmp32_V_29 = bitcast float %f_10 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_29"/></StgValue>
</operation>

<operation id="574" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv76:89  %p_Result_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_29, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="575" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv76:90  %tmp_100 = icmp ne i8 %p_Result_6, -98

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="576" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="406">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv76:12  %tmp_68 = sub i8 -114, %tmp_116

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="577" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="407">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="8" op_0_bw="1">
<![CDATA[
_ifconv76:13  %tmp_69 = zext i1 %tmp_67 to i8

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="578" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv76:14  %p_Repl2_4_trunc = add i8 %tmp_68, %tmp_69

]]></Node>
<StgValue><ssdm name="p_Repl2_4_trunc"/></StgValue>
</operation>

<operation id="579" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="404">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv76:15  %tmp_71 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_1, i8 %p_Repl2_4_trunc)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="580" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="403">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv76:16  %p_Result_11 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_25, i9 %tmp_71, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="581" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:17  %f_2 = bitcast i32 %p_Result_11 to float

]]></Node>
<StgValue><ssdm name="f_2"/></StgValue>
</operation>

<operation id="582" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:18  %p_03_i1 = select i1 %tmp_65, float 0.000000e+00, float %f_2

]]></Node>
<StgValue><ssdm name="p_03_i1"/></StgValue>
</operation>

<operation id="583" st_id="95" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:19  call void @_ssdm_op_Write.s_axilite.floatP(float* %w1, float %p_03_i1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv76:32  %tmp_75 = sub i8 -114, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="585" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="1">
<![CDATA[
_ifconv76:33  %tmp_76 = zext i1 %tmp_74 to i8

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="586" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv76:34  %p_Repl2_7_trunc = add i8 %tmp_75, %tmp_76

]]></Node>
<StgValue><ssdm name="p_Repl2_7_trunc"/></StgValue>
</operation>

<operation id="587" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv76:35  %tmp_77 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_2, i8 %p_Repl2_7_trunc)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="588" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv76:36  %p_Result_13 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_26, i9 %tmp_77, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="589" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="418">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:37  %f_4 = bitcast i32 %p_Result_13 to float

]]></Node>
<StgValue><ssdm name="f_4"/></StgValue>
</operation>

<operation id="590" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:38  %p_03_i2 = select i1 %tmp_72, float 0.000000e+00, float %f_4

]]></Node>
<StgValue><ssdm name="p_03_i2"/></StgValue>
</operation>

<operation id="591" st_id="95" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:39  call void @_ssdm_op_Write.s_axilite.floatP(float* %w2, float %p_03_i2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv76:52  %tmp_84 = sub i8 -114, %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="593" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="1">
<![CDATA[
_ifconv76:53  %tmp_85 = zext i1 %tmp_81 to i8

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="594" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv76:54  %p_Repl2_10_trunc = add i8 %tmp_84, %tmp_85

]]></Node>
<StgValue><ssdm name="p_Repl2_10_trunc"/></StgValue>
</operation>

<operation id="595" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv76:55  %tmp_87 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_3, i8 %p_Repl2_10_trunc)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="596" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv76:56  %p_Result_15 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_27, i9 %tmp_87, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="597" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:57  %f_6 = bitcast i32 %p_Result_15 to float

]]></Node>
<StgValue><ssdm name="f_6"/></StgValue>
</operation>

<operation id="598" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:58  %p_03_i3 = select i1 %tmp_78, float 0.000000e+00, float %f_6

]]></Node>
<StgValue><ssdm name="p_03_i3"/></StgValue>
</operation>

<operation id="599" st_id="95" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:59  call void @_ssdm_op_Write.s_axilite.floatP(float* %w3, float %p_03_i3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv76:72  %tmp_94 = sub i8 -114, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="601" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="1">
<![CDATA[
_ifconv76:73  %tmp_95 = zext i1 %tmp_93 to i8

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="602" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv76:74  %p_Repl2_13_trunc = add i8 %tmp_94, %tmp_95

]]></Node>
<StgValue><ssdm name="p_Repl2_13_trunc"/></StgValue>
</operation>

<operation id="603" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv76:75  %tmp_96 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_4, i8 %p_Repl2_13_trunc)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="604" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv76:76  %p_Result_17 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_28, i9 %tmp_96, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="605" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="tmp_90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:77  %f_8 = bitcast i32 %p_Result_17 to float

]]></Node>
<StgValue><ssdm name="f_8"/></StgValue>
</operation>

<operation id="606" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:78  %p_03_i4 = select i1 %tmp_90, float 0.000000e+00, float %f_8

]]></Node>
<StgValue><ssdm name="p_03_i4"/></StgValue>
</operation>

<operation id="607" st_id="95" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:79  call void @_ssdm_op_Write.s_axilite.floatP(float* %w4, float %p_03_i4)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv76:92  %tmp_101 = sub i8 -114, %tmp_124

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="609" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="1">
<![CDATA[
_ifconv76:93  %tmp_102 = zext i1 %tmp_100 to i8

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="610" st_id="95" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv76:94  %p_Repl2_16_trunc = add i8 %tmp_101, %tmp_102

]]></Node>
<StgValue><ssdm name="p_Repl2_16_trunc"/></StgValue>
</operation>

<operation id="611" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv76:95  %tmp_103 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_5, i8 %p_Repl2_16_trunc)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="612" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv76:96  %p_Result_19 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_29, i9 %tmp_103, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="613" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32">
<![CDATA[
_ifconv76:97  %f_11 = bitcast i32 %p_Result_19 to float

]]></Node>
<StgValue><ssdm name="f_11"/></StgValue>
</operation>

<operation id="614" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:98  %p_03_i5 = select i1 %tmp_98, float 0.000000e+00, float %f_11

]]></Node>
<StgValue><ssdm name="p_03_i5"/></StgValue>
</operation>

<operation id="615" st_id="95" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv76:99  call void @_ssdm_op_Write.s_axilite.floatP(float* %w5, float %p_03_i5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0">
<![CDATA[
_ifconv76:100  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
