Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Nov 20 11:11:06 2025
| Host         : PC_DaanVdW running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.978        0.000                      0                   44        0.226        0.000                      0                   44        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.978        0.000                      0                   44        0.226        0.000                      0                   44        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.952ns (23.647%)  route 3.074ns (76.353%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    vga_inst/CLK
    SLICE_X5Y35          FDCE                                         r  vga_inst/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  vga_inst/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           1.097     6.705    vga_inst/h_count_reg_reg_n_0_[4]
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.829 f  vga_inst/h_count_reg[8]_i_2/O
                         net (fo=6, routed)           0.575     7.403    vga_inst/h_count_reg[8]_i_2_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.527 f  vga_inst/v_count_reg[9]_i_1/O
                         net (fo=14, routed)          0.728     8.255    vga_inst/v_count_reg[9]_i_1_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.379 r  vga_inst/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.674     9.053    vga_inst/v_count_reg[9]_i_4_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I0_O)        0.124     9.177 r  vga_inst/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.177    vga_inst/v_count_next[2]
    SLICE_X2Y33          FDCE                                         r  vga_inst/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    vga_inst/CLK
    SLICE_X2Y33          FDCE                                         r  vga_inst/v_count_reg_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y33          FDCE (Setup_fdce_C_D)        0.077    15.155    vga_inst/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.050ns  (logic 0.976ns (24.099%)  route 3.074ns (75.901%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    vga_inst/CLK
    SLICE_X5Y35          FDCE                                         r  vga_inst/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  vga_inst/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           1.097     6.705    vga_inst/h_count_reg_reg_n_0_[4]
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.829 f  vga_inst/h_count_reg[8]_i_2/O
                         net (fo=6, routed)           0.575     7.403    vga_inst/h_count_reg[8]_i_2_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.527 f  vga_inst/v_count_reg[9]_i_1/O
                         net (fo=14, routed)          0.728     8.255    vga_inst/v_count_reg[9]_i_1_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.379 r  vga_inst/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.674     9.053    vga_inst/v_count_reg[9]_i_4_n_0
    SLICE_X2Y33          LUT5 (Prop_lut5_I0_O)        0.148     9.201 r  vga_inst/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.201    vga_inst/v_count_next[3]
    SLICE_X2Y33          FDCE                                         r  vga_inst/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    vga_inst/CLK
    SLICE_X2Y33          FDCE                                         r  vga_inst/v_count_reg_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X2Y33          FDCE (Setup_fdce_C_D)        0.118    15.196    vga_inst/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.627ns  (logic 0.952ns (26.249%)  route 2.675ns (73.751%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    vga_inst/CLK
    SLICE_X5Y35          FDCE                                         r  vga_inst/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  vga_inst/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           1.097     6.705    vga_inst/h_count_reg_reg_n_0_[4]
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.829 f  vga_inst/h_count_reg[8]_i_2/O
                         net (fo=6, routed)           0.575     7.403    vga_inst/h_count_reg[8]_i_2_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.527 f  vga_inst/v_count_reg[9]_i_1/O
                         net (fo=14, routed)          0.728     8.255    vga_inst/v_count_reg[9]_i_1_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.379 r  vga_inst/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.275     8.654    vga_inst/v_count_reg[9]_i_4_n_0
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.124     8.778 r  vga_inst/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.778    vga_inst/v_count_next[0]
    SLICE_X3Y33          FDCE                                         r  vga_inst/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    vga_inst/CLK
    SLICE_X3Y33          FDCE                                         r  vga_inst/v_count_reg_reg[0]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.031    15.109    vga_inst/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.379ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.948ns (26.167%)  route 2.675ns (73.833%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    vga_inst/CLK
    SLICE_X5Y35          FDCE                                         r  vga_inst/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  vga_inst/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           1.097     6.705    vga_inst/h_count_reg_reg_n_0_[4]
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.829 f  vga_inst/h_count_reg[8]_i_2/O
                         net (fo=6, routed)           0.575     7.403    vga_inst/h_count_reg[8]_i_2_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.527 f  vga_inst/v_count_reg[9]_i_1/O
                         net (fo=14, routed)          0.728     8.255    vga_inst/v_count_reg[9]_i_1_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.379 r  vga_inst/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.275     8.654    vga_inst/v_count_reg[9]_i_4_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I0_O)        0.120     8.774 r  vga_inst/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     8.774    vga_inst/v_count_next[9]
    SLICE_X3Y33          FDCE                                         r  vga_inst/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    vga_inst/CLK
    SLICE_X3Y33          FDCE                                         r  vga_inst/v_count_reg_reg[9]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.075    15.153    vga_inst/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.774    
  -------------------------------------------------------------------
                         slack                                  6.379    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.704ns (22.421%)  route 2.436ns (77.579%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    vga_inst/CLK
    SLICE_X5Y35          FDCE                                         r  vga_inst/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  vga_inst/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           1.097     6.705    vga_inst/h_count_reg_reg_n_0_[4]
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.829 r  vga_inst/h_count_reg[8]_i_2/O
                         net (fo=6, routed)           0.575     7.403    vga_inst/h_count_reg[8]_i_2_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.527 r  vga_inst/v_count_reg[9]_i_1/O
                         net (fo=14, routed)          0.764     8.291    vga_inst/v_count_reg[9]_i_1_n_0
    SLICE_X3Y33          FDCE                                         r  vga_inst/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    vga_inst/CLK
    SLICE_X3Y33          FDCE                                         r  vga_inst/v_count_reg_reg[0]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y33          FDCE (Setup_fdce_C_CE)      -0.205    14.873    vga_inst/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.704ns (22.421%)  route 2.436ns (77.579%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    vga_inst/CLK
    SLICE_X5Y35          FDCE                                         r  vga_inst/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  vga_inst/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           1.097     6.705    vga_inst/h_count_reg_reg_n_0_[4]
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.829 r  vga_inst/h_count_reg[8]_i_2/O
                         net (fo=6, routed)           0.575     7.403    vga_inst/h_count_reg[8]_i_2_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.527 r  vga_inst/v_count_reg[9]_i_1/O
                         net (fo=14, routed)          0.764     8.291    vga_inst/v_count_reg[9]_i_1_n_0
    SLICE_X3Y33          FDCE                                         r  vga_inst/v_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    vga_inst/CLK
    SLICE_X3Y33          FDCE                                         r  vga_inst/v_count_reg_reg[9]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y33          FDCE (Setup_fdce_C_CE)      -0.205    14.873    vga_inst/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -8.291    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.637ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 0.856ns (25.559%)  route 2.493ns (74.441%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    vga_inst/CLK
    SLICE_X5Y35          FDCE                                         r  vga_inst/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  vga_inst/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           1.097     6.705    vga_inst/h_count_reg_reg_n_0_[4]
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.829 f  vga_inst/h_count_reg[8]_i_2/O
                         net (fo=6, routed)           0.575     7.403    vga_inst/h_count_reg[8]_i_2_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.527 f  vga_inst/v_count_reg[9]_i_1/O
                         net (fo=14, routed)          0.821     8.348    vga_inst/v_count_reg[9]_i_1_n_0
    SLICE_X5Y34          LUT4 (Prop_lut4_I2_O)        0.152     8.500 r  vga_inst/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     8.500    vga_inst/h_count_next[9]
    SLICE_X5Y34          FDCE                                         r  vga_inst/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.511    14.852    vga_inst/CLK
    SLICE_X5Y34          FDCE                                         r  vga_inst/h_count_reg_reg[9]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X5Y34          FDCE (Setup_fdce_C_D)        0.047    15.137    vga_inst/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  6.637    

Slack (MET) :             6.797ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.828ns (26.059%)  route 2.349ns (73.941%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    vga_inst/CLK
    SLICE_X5Y35          FDCE                                         r  vga_inst/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  vga_inst/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           1.097     6.705    vga_inst/h_count_reg_reg_n_0_[4]
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.829 f  vga_inst/h_count_reg[8]_i_2/O
                         net (fo=6, routed)           0.575     7.403    vga_inst/h_count_reg[8]_i_2_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.527 f  vga_inst/v_count_reg[9]_i_1/O
                         net (fo=14, routed)          0.677     8.205    vga_inst/v_count_reg[9]_i_1_n_0
    SLICE_X4Y35          LUT6 (Prop_lut6_I4_O)        0.124     8.329 r  vga_inst/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.329    vga_inst/h_count_next[8]
    SLICE_X4Y35          FDCE                                         r  vga_inst/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    vga_inst/CLK
    SLICE_X4Y35          FDCE                                         r  vga_inst/h_count_reg_reg[8]/C
                         clock pessimism              0.276    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X4Y35          FDCE (Setup_fdce_C_D)        0.032    15.126    vga_inst/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  6.797    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.828ns (26.085%)  route 2.346ns (73.915%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    vga_inst/CLK
    SLICE_X5Y35          FDCE                                         r  vga_inst/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  vga_inst/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           1.097     6.705    vga_inst/h_count_reg_reg_n_0_[4]
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.829 f  vga_inst/h_count_reg[8]_i_2/O
                         net (fo=6, routed)           0.575     7.403    vga_inst/h_count_reg[8]_i_2_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.527 f  vga_inst/v_count_reg[9]_i_1/O
                         net (fo=14, routed)          0.674     8.201    vga_inst/v_count_reg[9]_i_1_n_0
    SLICE_X4Y35          LUT3 (Prop_lut3_I0_O)        0.124     8.325 r  vga_inst/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.325    vga_inst/h_count_next[5]
    SLICE_X4Y35          FDCE                                         r  vga_inst/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.512    14.853    vga_inst/CLK
    SLICE_X4Y35          FDCE                                         r  vga_inst/h_count_reg_reg[5]/C
                         clock pessimism              0.276    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X4Y35          FDCE (Setup_fdce_C_D)        0.031    15.125    vga_inst/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.814ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 0.704ns (24.204%)  route 2.205ns (75.796%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.630     5.151    vga_inst/CLK
    SLICE_X5Y35          FDCE                                         r  vga_inst/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  vga_inst/h_count_reg_reg[4]/Q
                         net (fo=9, routed)           1.097     6.705    vga_inst/h_count_reg_reg_n_0_[4]
    SLICE_X5Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.829 r  vga_inst/h_count_reg[8]_i_2/O
                         net (fo=6, routed)           0.575     7.403    vga_inst/h_count_reg[8]_i_2_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     7.527 r  vga_inst/v_count_reg[9]_i_1/O
                         net (fo=14, routed)          0.532     8.060    vga_inst/v_count_reg[9]_i_1_n_0
    SLICE_X3Y34          FDCE                                         r  vga_inst/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.513    14.854    vga_inst/CLK
    SLICE_X3Y34          FDCE                                         r  vga_inst/v_count_reg_reg[6]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X3Y34          FDCE (Setup_fdce_C_CE)      -0.205    14.874    vga_inst/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.060    
  -------------------------------------------------------------------
                         slack                                  6.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.300%)  route 0.144ns (43.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    vga_inst/CLK
    SLICE_X5Y34          FDCE                                         r  vga_inst/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  vga_inst/h_count_reg_reg[9]/Q
                         net (fo=12, routed)          0.144     1.758    vga_inst/h_count_reg_reg_n_0_[9]
    SLICE_X4Y34          LUT6 (Prop_lut6_I1_O)        0.045     1.803 r  vga_inst/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.803    vga_inst/p_0_in
    SLICE_X4Y34          FDCE                                         r  vga_inst/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    vga_inst/CLK
    SLICE_X4Y34          FDCE                                         r  vga_inst/hsync_reg_reg/C
                         clock pessimism             -0.500     1.485    
    SLICE_X4Y34          FDCE (Hold_fdce_C_D)         0.091     1.576    vga_inst/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/vsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.481%)  route 0.149ns (44.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    vga_inst/CLK
    SLICE_X3Y33          FDCE                                         r  vga_inst/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga_inst/v_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.149     1.763    vga_inst/v_count_reg_reg_n_0_[0]
    SLICE_X3Y32          LUT6 (Prop_lut6_I2_O)        0.045     1.808 r  vga_inst/vsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.808    vga_inst/vsync_reg_i_1_n_0
    SLICE_X3Y32          FDCE                                         r  vga_inst/vsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    vga_inst/CLK
    SLICE_X3Y32          FDCE                                         r  vga_inst/vsync_reg_reg/C
                         clock pessimism             -0.499     1.486    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.091     1.577    vga_inst/vsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    vga_inst/CLK
    SLICE_X6Y35          FDCE                                         r  vga_inst/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDCE (Prop_fdce_C_Q)         0.164     1.636 f  vga_inst/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.187     1.824    vga_inst/h_count_reg_reg_n_0_[0]
    SLICE_X6Y35          LUT1 (Prop_lut1_I0_O)        0.045     1.869 r  vga_inst/h_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    vga_inst/h_count_next[0]
    SLICE_X6Y35          FDCE                                         r  vga_inst/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.986    vga_inst/CLK
    SLICE_X6Y35          FDCE                                         r  vga_inst/h_count_reg_reg[0]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X6Y35          FDCE (Hold_fdce_C_D)         0.120     1.592    vga_inst/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.334%)  route 0.204ns (52.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    vga_inst/CLK
    SLICE_X5Y34          FDCE                                         r  vga_inst/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_inst/h_count_reg_reg[9]/Q
                         net (fo=12, routed)          0.204     1.817    vga_inst/h_count_reg_reg_n_0_[9]
    SLICE_X5Y34          LUT4 (Prop_lut4_I3_O)        0.042     1.859 r  vga_inst/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.859    vga_inst/h_count_next[9]
    SLICE_X5Y34          FDCE                                         r  vga_inst/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.858     1.985    vga_inst/CLK
    SLICE_X5Y34          FDCE                                         r  vga_inst/h_count_reg_reg[9]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X5Y34          FDCE (Hold_fdce_C_D)         0.105     1.577    vga_inst/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.629%)  route 0.196ns (48.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    vga_inst/CLK
    SLICE_X2Y34          FDCE                                         r  vga_inst/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  vga_inst/v_count_reg_reg[5]/Q
                         net (fo=12, routed)          0.196     1.834    vga_inst/v_count_reg_reg_n_0_[5]
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  vga_inst/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.879    vga_inst/v_count_next[5]
    SLICE_X2Y34          FDCE                                         r  vga_inst/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    vga_inst/CLK
    SLICE_X2Y34          FDCE                                         r  vga_inst/v_count_reg_reg[5]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y34          FDCE (Hold_fdce_C_D)         0.121     1.595    vga_inst/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.587     1.470    vga_inst/CLK
    SLICE_X4Y32          FDCE                                         r  vga_inst/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  vga_inst/v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.208     1.819    vga_inst/v_count_reg_reg_n_0_[1]
    SLICE_X4Y32          LUT2 (Prop_lut2_I0_O)        0.045     1.864 r  vga_inst/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.864    vga_inst/v_count_next[1]
    SLICE_X4Y32          FDCE                                         r  vga_inst/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.856     1.983    vga_inst/CLK
    SLICE_X4Y32          FDCE                                         r  vga_inst/v_count_reg_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X4Y32          FDCE (Hold_fdce_C_D)         0.091     1.561    vga_inst/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    vga_inst/CLK
    SLICE_X4Y35          FDCE                                         r  vga_inst/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_inst/h_count_reg_reg[6]/Q
                         net (fo=12, routed)          0.208     1.821    vga_inst/h_count_reg_reg_n_0_[6]
    SLICE_X4Y35          LUT3 (Prop_lut3_I2_O)        0.045     1.866 r  vga_inst/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.866    vga_inst/h_count_next[6]
    SLICE_X4Y35          FDCE                                         r  vga_inst/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.986    vga_inst/CLK
    SLICE_X4Y35          FDCE                                         r  vga_inst/h_count_reg_reg[6]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y35          FDCE (Hold_fdce_C_D)         0.091     1.563    vga_inst/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 vga_inst/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.694%)  route 0.212ns (53.306%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    vga_inst/CLK
    SLICE_X4Y35          FDCE                                         r  vga_inst/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_inst/h_count_reg_reg[8]/Q
                         net (fo=11, routed)          0.212     1.825    vga_inst/h_count_reg_reg_n_0_[8]
    SLICE_X4Y35          LUT6 (Prop_lut6_I5_O)        0.045     1.870 r  vga_inst/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.870    vga_inst/h_count_next[8]
    SLICE_X4Y35          FDCE                                         r  vga_inst/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.986    vga_inst/CLK
    SLICE_X4Y35          FDCE                                         r  vga_inst/h_count_reg_reg[8]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y35          FDCE (Hold_fdce_C_D)         0.092     1.564    vga_inst/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.249ns (55.040%)  route 0.203ns (44.960%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    vga_inst/CLK
    SLICE_X2Y33          FDCE                                         r  vga_inst/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.148     1.621 r  vga_inst/v_count_reg_reg[3]/Q
                         net (fo=13, routed)          0.203     1.825    vga_inst/v_count_reg_reg_n_0_[3]
    SLICE_X2Y33          LUT5 (Prop_lut5_I4_O)        0.101     1.926 r  vga_inst/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.926    vga_inst/v_count_next[3]
    SLICE_X2Y33          FDCE                                         r  vga_inst/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.986    vga_inst/CLK
    SLICE_X2Y33          FDCE                                         r  vga_inst/v_count_reg_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y33          FDCE (Hold_fdce_C_D)         0.131     1.604    vga_inst/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 vga_inst/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.187ns (43.528%)  route 0.243ns (56.472%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    vga_inst/CLK
    SLICE_X3Y34          FDCE                                         r  vga_inst/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga_inst/v_count_reg_reg[6]/Q
                         net (fo=11, routed)          0.243     1.858    vga_inst/v_count_reg_reg_n_0_[6]
    SLICE_X3Y34          LUT4 (Prop_lut4_I3_O)        0.046     1.904 r  vga_inst/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.904    vga_inst/v_count_next[7]
    SLICE_X3Y34          FDCE                                         r  vga_inst/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    vga_inst/CLK
    SLICE_X3Y34          FDCE                                         r  vga_inst/v_count_reg_reg[7]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y34          FDCE (Hold_fdce_C_D)         0.107     1.581    vga_inst/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y35    vga_inst/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y35    vga_inst/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y35    vga_inst/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y35    vga_inst/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y35    vga_inst/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y35    vga_inst/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y35    vga_inst/h_count_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y35    vga_inst/h_count_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y35    vga_inst/h_count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    vga_inst/h_count_reg_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    vga_inst/hsync_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    vga_inst/pixel_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y32    vga_inst/pixel_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y33    vga_inst/v_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y32    vga_inst/v_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    vga_inst/v_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    vga_inst/v_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    vga_inst/v_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y34    vga_inst/v_count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y35    vga_inst/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y35    vga_inst/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    vga_inst/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    vga_inst/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y35    vga_inst/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    vga_inst/h_count_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    vga_inst/h_count_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    vga_inst/h_count_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    vga_inst/h_count_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    vga_inst/h_count_reg_reg[9]/C



