# FIFO Generatoråœ¨ç³»ç»Ÿä¸­çš„è¿çº¿æŒ‡å—

## ğŸ“‹ å½“å‰FIFOé…ç½®åˆ†æ

æ ¹æ®å½“å‰çš„é…ç½®ï¼Œ`fifo_generator_1` æ˜¯ä¸€ä¸ªAXI4-Stream FIFOï¼Œå…·æœ‰ä»¥ä¸‹ç‰¹æ€§ï¼š

### ğŸ”§ FIFOåŸºæœ¬é…ç½®
- **ç±»å‹**: AXI4-Stream FIFO
- **å®ç°**: Independent_Clocks_Block_RAM (ç‹¬ç«‹æ—¶é’ŸåŸŸï¼Œä½¿ç”¨Block RAM)
- **æ•°æ®å®½åº¦**: 18ä½ (ä½†å®é™…ä½¿ç”¨32ä½è¿›è¡Œæ‰©å±•)
- **æ·±åº¦**: 16384å­— (å¾ˆå¤§çš„ç¼“å†²åŒº)
- **æ—¶é’Ÿæ¨¡å¼**: ç‹¬ç«‹æ—¶é’Ÿ (å†™å…¥å’Œè¯»å‡ºä½¿ç”¨ä¸åŒæ—¶é’Ÿ)

### âš ï¸ å½“å‰è¿çº¿é—®é¢˜
ä»`blockdesign.v`åˆ†æå‘ç°ä»¥ä¸‹é—®é¢˜ï¼š

1. **æ•°æ®å®½åº¦ä¸åŒ¹é…**:
   ```verilog
   .s_axis_tdata({24'b0, trigger_controller_a_0_m_axis_TDATA})
   ```
   - FIFOæœŸæœ›æ›´å®½çš„æ•°æ®ï¼ˆå¯èƒ½æ˜¯56ä½ï¼‰
   - trigger_controllerè¾“å‡º32ä½æ•°æ®ï¼Œä½†è¢«å¡«å……äº†24ä¸ªé›¶ä½

2. **å¤ä½ä¿¡å·å›ºå®šä¸º0**:
   ```verilog
   .s_aresetn(1'b0)  // è¿™ä¼šå¯¼è‡´FIFOä¸€ç›´å¤„äºå¤ä½çŠ¶æ€ï¼
   ```

## ğŸ”„ æ­£ç¡®çš„FIFOè¿çº¿æ–¹æ¡ˆ

### æ–¹æ¡ˆ1ï¼šä¿®æ”¹FIFOé…ç½®ä»¥åŒ¹é…32ä½æ•°æ®ï¼ˆæ¨èï¼‰

#### 1.1 é‡æ–°é…ç½®FIFO Generator
åœ¨Vivadoä¸­åŒå‡»`fifo_generator_1`ï¼Œä¿®æ”¹ä»¥ä¸‹å‚æ•°ï¼š

```
Interface Type: AXI_STREAM
FIFO Implementation: Independent_Clocks_Block_RAM
Slave AXI-Stream Interface:
  - Data Width: 32 bits
  - Clock: s_aclk (è¿æ¥åˆ°adc_clk_25mhz)
Master AXI-Stream Interface:
  - Data Width: 32 bits  
  - Clock: m_aclk (è¿æ¥åˆ°FCLK_CLK0)
```

#### 1.2 æ­£ç¡®çš„è¿çº¿æ–¹å¼

```verilog
design_1_fifo_generator_1_1 fifo_generator_1 (
    // ä¸»æ¥å£ï¼ˆè¾“å‡ºåˆ°DMAï¼‰- è¿è¡Œåœ¨50MHz
    .m_aclk(processing_system7_0_FCLK_CLK0),
    .m_axis_tdata(fifo_generator_1_M_AXIS_TDATA[31:0]),  // 32ä½æ•°æ®
    .m_axis_tlast(fifo_generator_1_M_AXIS_TLAST),
    .m_axis_tready(fifo_generator_1_M_AXIS_TREADY),
    .m_axis_tvalid(fifo_generator_1_M_AXIS_TVALID),
    
    // ä»æ¥å£ï¼ˆè¾“å…¥ä»trigger_controllerï¼‰- è¿è¡Œåœ¨25MHz
    .s_aclk(adc_clk_0),  // 25MHzæ—¶é’Ÿ
    .s_aresetn(sys_rst_n_sync),  // æ­£ç¡®çš„å¤ä½ä¿¡å·ï¼Œä¸èƒ½æ˜¯1'b0ï¼
    .s_axis_tdata(trigger_controller_a_0_m_axis_TDATA[31:0]),  // ç›´æ¥è¿æ¥32ä½
    .s_axis_tlast(trigger_controller_a_0_m_axis_TLAST),
    .s_axis_tready(trigger_controller_a_0_m_axis_TREADY),
    .s_axis_tvalid(trigger_controller_a_0_m_axis_TVALID)
);
```

### æ–¹æ¡ˆ2ï¼šä¿æŒå½“å‰FIFOé…ç½®ï¼Œä¿®æ”¹æ•°æ®è¿æ¥

å¦‚æœä¸æƒ³é‡æ–°é…ç½®FIFOï¼Œéœ€è¦ï¼š

#### 2.1 ç¡®å®šFIFOçš„å®é™…æ•°æ®å®½åº¦
æ£€æŸ¥FIFOçš„s_axis_tdataå®½åº¦ï¼Œå¯èƒ½æ˜¯56ä½æˆ–64ä½

#### 2.2 æ­£ç¡®å¡«å……æ•°æ®
```verilog
// å¦‚æœFIFOæœŸæœ›56ä½æ•°æ®
.s_axis_tdata({24'b0, trigger_controller_a_0_m_axis_TDATA[31:0]})

// å¦‚æœFIFOæœŸæœ›64ä½æ•°æ®  
.s_axis_tdata({32'b0, trigger_controller_a_0_m_axis_TDATA[31:0]})
```

## ğŸ”§ ç«‹å³éœ€è¦ä¿®å¤çš„é—®é¢˜

### 1. ä¿®å¤å¤ä½ä¿¡å·è¿æ¥
```verilog
// é”™è¯¯çš„è¿æ¥ï¼ˆå½“å‰ï¼‰
.s_aresetn(1'b0)  // FIFOä¸€ç›´å¤„äºå¤ä½çŠ¶æ€ï¼

// æ­£ç¡®çš„è¿æ¥
.s_aresetn(sys_rst_n_sync_25mhz)  // ä¸25MHzæ—¶é’ŸåŒæ­¥çš„é«˜æœ‰æ•ˆå¤ä½
```

### 2. æ·»åŠ å¤ä½ä¿¡å·ç”Ÿæˆ
éœ€è¦ä½¿ç”¨Processor System Reset IPç”Ÿæˆä¸ä¸åŒæ—¶é’ŸåŸŸåŒæ­¥çš„å¤ä½ä¿¡å·ï¼š

```
processor_system_reset_25mhz:
- slowest_sync_clk: adc_clk_25mhz
- ext_reset_in: æ¥è‡ªPSæˆ–å¤–éƒ¨å¤ä½
- aux_reset_in: å¯é€‰çš„è¾…åŠ©å¤ä½
- mb_debug_sys_rst: ç½®ä¸º'0'
- dcm_locked: æ¥è‡ªclk_wizçš„lockedä¿¡å·
è¾“å‡º:
- peripheral_aresetn: ç»™FIFOçš„s_aresetnä½¿ç”¨

processor_system_reset_50mhz:  
- slowest_sync_clk: FCLK_CLK0
- è¾“å‡º: peripheral_aresetn: ç»™FIFOçš„m_aresetnä½¿ç”¨
```

## ğŸ“Š å®Œæ•´çš„æ•°æ®æµè¿æ¥å›¾

```
ADCæ•°æ®æµ: 
adc_data_input[7:0] 
  â†“
adc_data_acquisition â†’ adc_data_buffered[7:0]
  â†“  
trigger_controller â†’ æ•°æ®æ‰“åŒ…(4ä¸ª8ä½â†’1ä¸ª32ä½) â†’ m_axis_tdata[31:0]
  â†“
FIFO Generator (CDC) â†’ s_axis_tdata[31:0] (25MHz) â†’ m_axis_tdata[31:0] (50MHz)
  â†“
AXI DMA â†’ s_axis_s2mm_tdata[31:0] 
  â†“
DDR Memory (é€šè¿‡M_AXI_S2MM)
```

## ğŸš€ ä¿®å¤æ­¥éª¤

### æ­¥éª¤1ï¼šä¿®å¤FIFOé…ç½®
1. åœ¨Vivadoä¸­åŒå‡»`fifo_generator_1`
2. å°†æ•°æ®å®½åº¦è®¾ç½®ä¸º32ä½
3. ç¡®è®¤æ—¶é’Ÿè®¾ç½®æ­£ç¡®

### æ­¥éª¤2ï¼šæ·»åŠ å¤ä½ç®¡ç†
1. æ·»åŠ ä¸¤ä¸ªProcessor System Reset IP
2. é…ç½®ä¸åŒæ—¶é’ŸåŸŸçš„å¤ä½ä¿¡å·

### æ­¥éª¤3ï¼šä¿®å¤è¿çº¿
1. ç§»é™¤æ•°æ®å¡«å……ï¼Œç›´æ¥è¿æ¥32ä½æ•°æ®
2. è¿æ¥æ­£ç¡®çš„å¤ä½ä¿¡å·
3. éªŒè¯æ—¶é’Ÿè¿æ¥

### æ­¥éª¤4ï¼šéªŒè¯è®¾è®¡
1. è¿è¡Œ"Validate Design"
2. æ£€æŸ¥æ—¶åºæŠ¥å‘Š
3. ç¡®ä¿æ²¡æœ‰CDCè¿è§„

## ğŸ¯ å…³é”®è¿æ¥æ£€æŸ¥æ¸…å•

- [ ] FIFO s_aclkè¿æ¥åˆ°adc_clk_25mhz
- [ ] FIFO m_aclkè¿æ¥åˆ°FCLK_CLK0  
- [ ] s_aresetnè¿æ¥åˆ°æ­£ç¡®çš„å¤ä½ä¿¡å·ï¼ˆä¸æ˜¯1'b0ï¼ï¼‰
- [ ] m_aresetnè¿æ¥åˆ°æ­£ç¡®çš„å¤ä½ä¿¡å·
- [ ] æ•°æ®å®½åº¦åŒ¹é…ï¼ˆ32ä½ï¼‰
- [ ] AXIæ¡æ‰‹ä¿¡å·æ­£ç¡®è¿æ¥
- [ ] æ—¶é’ŸåŸŸæ­£ç¡®è®¾ç½®

æ­£ç¡®çš„FIFOè¿çº¿æ˜¯ç³»ç»Ÿç¨³å®šå·¥ä½œçš„å…³é”®ï¼Œç‰¹åˆ«æ˜¯åœ¨è·¨æ—¶é’ŸåŸŸæ•°æ®ä¼ è¾“ä¸­ã€‚
