# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../16Adder.srcs/sources_1/new/FA.v" \
"../../../../16Adder.srcs/sources_1/new/ripple.v" \
"../../../../16Adder.srcs/sources_1/new/Radder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
