// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "12/19/2023 02:28:33"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SpriteMemoria (
	clock,
	rst,
	pixel,
	Saida_B,
	Saida_G,
	Saida_R);
input 	clock;
input 	rst;
output 	[23:0] pixel;
output 	[7:0] Saida_B;
output 	[7:0] Saida_G;
output 	[7:0] Saida_R;

// Design Ports Information
// pixel[0]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[1]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[2]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[3]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[4]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[5]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[6]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[7]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[8]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[9]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[10]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[11]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[12]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[13]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[14]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[15]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[16]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[17]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[18]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[19]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[20]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[21]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[22]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pixel[23]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_B[0]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_B[1]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_B[2]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_B[3]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_B[4]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_B[5]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_B[6]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_B[7]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_G[0]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_G[1]	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_G[2]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_G[3]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_G[4]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_G[5]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_G[6]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_G[7]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_R[0]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_R[1]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_R[2]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_R[3]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_R[4]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_R[5]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_R[6]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Saida_R[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("Processa_Sprite_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \pixel[0]~output_o ;
wire \pixel[1]~output_o ;
wire \pixel[2]~output_o ;
wire \pixel[3]~output_o ;
wire \pixel[4]~output_o ;
wire \pixel[5]~output_o ;
wire \pixel[6]~output_o ;
wire \pixel[7]~output_o ;
wire \pixel[8]~output_o ;
wire \pixel[9]~output_o ;
wire \pixel[10]~output_o ;
wire \pixel[11]~output_o ;
wire \pixel[12]~output_o ;
wire \pixel[13]~output_o ;
wire \pixel[14]~output_o ;
wire \pixel[15]~output_o ;
wire \pixel[16]~output_o ;
wire \pixel[17]~output_o ;
wire \pixel[18]~output_o ;
wire \pixel[19]~output_o ;
wire \pixel[20]~output_o ;
wire \pixel[21]~output_o ;
wire \pixel[22]~output_o ;
wire \pixel[23]~output_o ;
wire \Saida_B[0]~output_o ;
wire \Saida_B[1]~output_o ;
wire \Saida_B[2]~output_o ;
wire \Saida_B[3]~output_o ;
wire \Saida_B[4]~output_o ;
wire \Saida_B[5]~output_o ;
wire \Saida_B[6]~output_o ;
wire \Saida_B[7]~output_o ;
wire \Saida_G[0]~output_o ;
wire \Saida_G[1]~output_o ;
wire \Saida_G[2]~output_o ;
wire \Saida_G[3]~output_o ;
wire \Saida_G[4]~output_o ;
wire \Saida_G[5]~output_o ;
wire \Saida_G[6]~output_o ;
wire \Saida_G[7]~output_o ;
wire \Saida_R[0]~output_o ;
wire \Saida_R[1]~output_o ;
wire \Saida_R[2]~output_o ;
wire \Saida_R[3]~output_o ;
wire \Saida_R[4]~output_o ;
wire \Saida_R[5]~output_o ;
wire \Saida_R[6]~output_o ;
wire \Saida_R[7]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \~GND~combout ;
wire \b2v_inst|addr[0]~10_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \b2v_inst|addr[0]~11 ;
wire \b2v_inst|addr[1]~12_combout ;
wire \b2v_inst|addr[1]~13 ;
wire \b2v_inst|addr[2]~14_combout ;
wire \b2v_inst|addr[2]~15 ;
wire \b2v_inst|addr[3]~16_combout ;
wire \b2v_inst|addr[3]~17 ;
wire \b2v_inst|addr[4]~18_combout ;
wire \b2v_inst|addr[4]~19 ;
wire \b2v_inst|addr[5]~20_combout ;
wire \b2v_inst|addr[5]~21 ;
wire \b2v_inst|addr[6]~22_combout ;
wire \b2v_inst|addr[6]~23 ;
wire \b2v_inst|addr[7]~24_combout ;
wire \b2v_inst|addr[7]~25 ;
wire \b2v_inst|addr[8]~26_combout ;
wire \b2v_inst|addr[8]~27 ;
wire \b2v_inst|addr[9]~28_combout ;
wire \b2v_inst6|Decoder0~0_combout ;
wire \b2v_inst5|anchor_y[0]~feeder_combout ;
wire \b2v_inst5|anchor_y[1]~feeder_combout ;
wire \b2v_inst5|anchor_y[2]~feeder_combout ;
wire \b2v_inst5|anchor_y[3]~feeder_combout ;
wire \b2v_inst5|sprite_id[0]~feeder_combout ;
wire \b2v_inst5|sprite_id[1]~feeder_combout ;
wire \b2v_inst5|sprite_id[2]~feeder_combout ;
wire \b2v_inst5|sprite_id[3]~feeder_combout ;
wire \b2v_inst5|sprite_id[4]~feeder_combout ;
wire \b2v_inst6|Decoder0~2_combout ;
wire \b2v_inst6|memory_layer[0][0]~combout ;
wire \b2v_inst6|memory_layer~0_combout ;
wire \b2v_inst6|Decoder0~1_combout ;
wire \b2v_inst6|Decoder0~3_combout ;
wire \b2v_inst6|memory_layer[2][0]~combout ;
wire \b2v_inst6|memory_layer~34_combout ;
wire \b2v_inst6|Decoder0~4_combout ;
wire \b2v_inst6|memory_layer[1][15]~combout ;
wire \b2v_inst6|memory_layer~58_combout ;
wire \b2v_inst6|memory_layer[1][16]~combout ;
wire \b2v_inst6|memory_layer~57_combout ;
wire \b2v_inst6|memory_layer[1][14]~combout ;
wire \b2v_inst6|memory_layer~59_combout ;
wire \b2v_inst6|memory_layer[1][17]~combout ;
wire \b2v_inst6|memory_layer~56_combout ;
wire \b2v_inst6|saida[1]~2_combout ;
wire \b2v_inst6|memory_layer[1][21]~combout ;
wire \b2v_inst6|memory_layer~52_combout ;
wire \b2v_inst6|memory_layer[1][19]~combout ;
wire \b2v_inst6|memory_layer~54_combout ;
wire \b2v_inst6|memory_layer[1][20]~combout ;
wire \b2v_inst6|memory_layer~53_combout ;
wire \b2v_inst6|memory_layer[1][18]~combout ;
wire \b2v_inst6|memory_layer~55_combout ;
wire \b2v_inst6|saida[1]~1_combout ;
wire \b2v_inst6|memory_layer[1][0]~combout ;
wire \b2v_inst6|memory_layer~48_combout ;
wire \b2v_inst6|memory_layer[1][22]~combout ;
wire \b2v_inst6|memory_layer~51_combout ;
wire \b2v_inst6|memory_layer[1][1]~combout ;
wire \b2v_inst6|memory_layer~49_combout ;
wire \b2v_inst6|memory_layer[1][23]~combout ;
wire \b2v_inst6|memory_layer~50_combout ;
wire \b2v_inst6|saida[1]~0_combout ;
wire \b2v_inst6|memory_layer[1][10]~combout ;
wire \b2v_inst6|memory_layer~63_combout ;
wire \b2v_inst6|memory_layer[1][12]~combout ;
wire \b2v_inst6|memory_layer~61_combout ;
wire \b2v_inst6|memory_layer[1][13]~combout ;
wire \b2v_inst6|memory_layer~60_combout ;
wire \b2v_inst6|memory_layer[1][11]~combout ;
wire \b2v_inst6|memory_layer~62_combout ;
wire \b2v_inst6|saida[1]~3_combout ;
wire \b2v_inst6|saida[1]~4_combout ;
wire \b2v_inst6|memory_layer[1][5]~combout ;
wire \b2v_inst6|memory_layer~71_combout ;
wire \b2v_inst6|memory_layer[1][2]~combout ;
wire \b2v_inst6|memory_layer~70_combout ;
wire \b2v_inst6|memory_layer[1][3]~combout ;
wire \b2v_inst6|memory_layer~69_combout ;
wire \b2v_inst6|saida[1]~6_combout ;
wire \b2v_inst6|memory_layer[1][7]~combout ;
wire \b2v_inst6|memory_layer~66_combout ;
wire \b2v_inst6|memory_layer[1][8]~combout ;
wire \b2v_inst6|memory_layer~65_combout ;
wire \b2v_inst6|memory_layer[1][9]~combout ;
wire \b2v_inst6|memory_layer~64_combout ;
wire \b2v_inst6|memory_layer[1][6]~combout ;
wire \b2v_inst6|memory_layer~67_combout ;
wire \b2v_inst6|saida[1]~5_combout ;
wire \b2v_inst6|memory_layer[1][4]~combout ;
wire \b2v_inst6|memory_layer~68_combout ;
wire \b2v_inst6|saida[1]~7_combout ;
wire \b2v_inst6|memory_layer[0][8]~combout ;
wire \b2v_inst6|memory_layer~17_combout ;
wire \b2v_inst6|memory_layer[0][9]~combout ;
wire \b2v_inst6|memory_layer~16_combout ;
wire \b2v_inst6|Equal3~5_combout ;
wire \b2v_inst6|memory_layer[0][7]~combout ;
wire \b2v_inst6|memory_layer~18_combout ;
wire \b2v_inst6|memory_layer[0][6]~combout ;
wire \b2v_inst6|memory_layer~19_combout ;
wire \b2v_inst6|memory_layer[0][3]~combout ;
wire \b2v_inst6|memory_layer~21_combout ;
wire \b2v_inst6|memory_layer[0][4]~combout ;
wire \b2v_inst6|memory_layer~23_combout ;
wire \b2v_inst6|memory_layer[0][5]~combout ;
wire \b2v_inst6|memory_layer~20_combout ;
wire \b2v_inst6|memory_layer[0][2]~combout ;
wire \b2v_inst6|memory_layer~22_combout ;
wire \b2v_inst6|Equal3~6_combout ;
wire \b2v_inst6|Equal3~7_combout ;
wire \b2v_inst6|memory_layer[0][21]~combout ;
wire \b2v_inst6|memory_layer~4_combout ;
wire \b2v_inst6|memory_layer[0][18]~combout ;
wire \b2v_inst6|memory_layer~7_combout ;
wire \b2v_inst6|memory_layer[0][20]~combout ;
wire \b2v_inst6|memory_layer~5_combout ;
wire \b2v_inst6|memory_layer[0][13]~combout ;
wire \b2v_inst6|memory_layer~6_combout ;
wire \b2v_inst6|Equal3~1_combout ;
wire \b2v_inst6|memory_layer[0][10]~combout ;
wire \b2v_inst6|memory_layer~15_combout ;
wire \b2v_inst6|memory_layer[0][12]~combout ;
wire \b2v_inst6|memory_layer~13_combout ;
wire \b2v_inst6|memory_layer[0][1]~combout ;
wire \b2v_inst6|memory_layer~12_combout ;
wire \b2v_inst6|memory_layer[0][11]~combout ;
wire \b2v_inst6|memory_layer~14_combout ;
wire \b2v_inst6|Equal3~3_combout ;
wire \b2v_inst6|memory_layer[0][17]~combout ;
wire \b2v_inst6|memory_layer~8_combout ;
wire \b2v_inst6|memory_layer[0][14]~combout ;
wire \b2v_inst6|memory_layer~11_combout ;
wire \b2v_inst6|memory_layer[0][16]~combout ;
wire \b2v_inst6|memory_layer~9_combout ;
wire \b2v_inst6|memory_layer[0][15]~combout ;
wire \b2v_inst6|memory_layer~10_combout ;
wire \b2v_inst6|Equal3~2_combout ;
wire \b2v_inst6|memory_layer[0][23]~combout ;
wire \b2v_inst6|memory_layer~2_combout ;
wire \b2v_inst6|memory_layer[0][19]~combout ;
wire \b2v_inst6|memory_layer~1_combout ;
wire \b2v_inst6|memory_layer[0][22]~combout ;
wire \b2v_inst6|memory_layer~3_combout ;
wire \b2v_inst6|Equal3~0_combout ;
wire \b2v_inst6|Equal3~4_combout ;
wire \b2v_inst6|saida[1]~8_combout ;
wire \b2v_inst6|memory_layer[2][20]~combout ;
wire \b2v_inst6|memory_layer~35_combout ;
wire \b2v_inst6|memory_layer[2][1]~combout ;
wire \b2v_inst6|memory_layer~32_combout ;
wire \b2v_inst6|memory_layer[2][22]~combout ;
wire \b2v_inst6|memory_layer~33_combout ;
wire \b2v_inst6|Equal1~2_combout ;
wire \b2v_inst6|memory_layer[2][23]~combout ;
wire \b2v_inst6|memory_layer~28_combout ;
wire \b2v_inst6|memory_layer[2][18]~combout ;
wire \b2v_inst6|memory_layer~30_combout ;
wire \b2v_inst6|memory_layer[2][9]~combout ;
wire \b2v_inst6|memory_layer~31_combout ;
wire \b2v_inst6|memory_layer[2][21]~combout ;
wire \b2v_inst6|memory_layer~29_combout ;
wire \b2v_inst6|Equal1~1_combout ;
wire \b2v_inst6|memory_layer[2][16]~combout ;
wire \b2v_inst6|memory_layer~25_combout ;
wire \b2v_inst6|memory_layer[2][15]~combout ;
wire \b2v_inst6|memory_layer~26_combout ;
wire \b2v_inst6|memory_layer[2][17]~combout ;
wire \b2v_inst6|memory_layer~24_combout ;
wire \b2v_inst6|memory_layer[2][14]~combout ;
wire \b2v_inst6|memory_layer~27_combout ;
wire \b2v_inst6|Equal1~0_combout ;
wire \b2v_inst6|memory_layer[2][3]~combout ;
wire \b2v_inst6|memory_layer~37_combout ;
wire \b2v_inst6|memory_layer[2][2]~combout ;
wire \b2v_inst6|memory_layer~38_combout ;
wire \b2v_inst6|memory_layer[2][5]~combout ;
wire \b2v_inst6|memory_layer~36_combout ;
wire \b2v_inst6|memory_layer[2][4]~combout ;
wire \b2v_inst6|memory_layer~39_combout ;
wire \b2v_inst6|Equal1~3_combout ;
wire \b2v_inst6|memory_layer[2][7]~combout ;
wire \b2v_inst6|memory_layer~46_combout ;
wire \b2v_inst6|memory_layer[2][6]~combout ;
wire \b2v_inst6|memory_layer~47_combout ;
wire \b2v_inst6|memory_layer[2][8]~combout ;
wire \b2v_inst6|memory_layer~45_combout ;
wire \b2v_inst6|memory_layer[2][19]~combout ;
wire \b2v_inst6|memory_layer~44_combout ;
wire \b2v_inst6|Equal1~5_combout ;
wire \b2v_inst6|memory_layer[2][12]~combout ;
wire \b2v_inst6|memory_layer~41_combout ;
wire \b2v_inst6|memory_layer[2][13]~combout ;
wire \b2v_inst6|memory_layer~40_combout ;
wire \b2v_inst6|memory_layer[2][11]~combout ;
wire \b2v_inst6|memory_layer~42_combout ;
wire \b2v_inst6|memory_layer[2][10]~combout ;
wire \b2v_inst6|memory_layer~43_combout ;
wire \b2v_inst6|Equal1~4_combout ;
wire \b2v_inst6|Equal1~6_combout ;
wire \b2v_inst6|Equal1~7_combout ;
wire \b2v_inst6|saida[1]~9_combout ;
wire \b2v_inst6|Decoder0~5_combout ;
wire \b2v_inst6|memory_layer[3][0]~combout ;
wire \b2v_inst6|memory_layer~72_combout ;
wire \b2v_inst6|saida[0]~10_combout ;
wire \b2v_inst6|saida[0]~11_combout ;
wire \b2v_inst6|LessThan1~0_combout ;
wire \b2v_inst6|memory_layer[3][19]~combout ;
wire \b2v_inst6|memory_layer~88_combout ;
wire \b2v_inst6|memory_layer[3][23]~combout ;
wire \b2v_inst6|memory_layer~91_combout ;
wire \b2v_inst6|memory_layer[3][20]~combout ;
wire \b2v_inst6|memory_layer~89_combout ;
wire \b2v_inst6|memory_layer[3][21]~combout ;
wire \b2v_inst6|memory_layer~90_combout ;
wire \b2v_inst6|saida[23]~17_combout ;
wire \b2v_inst6|memory_layer[3][8]~combout ;
wire \b2v_inst6|memory_layer~77_combout ;
wire \b2v_inst6|memory_layer[3][7]~combout ;
wire \b2v_inst6|memory_layer~76_combout ;
wire \b2v_inst6|memory_layer[3][9]~combout ;
wire \b2v_inst6|memory_layer~78_combout ;
wire \b2v_inst6|memory_layer[3][10]~combout ;
wire \b2v_inst6|memory_layer~79_combout ;
wire \b2v_inst6|saida[23]~13_combout ;
wire \b2v_inst6|memory_layer[3][14]~combout ;
wire \b2v_inst6|memory_layer~83_combout ;
wire \b2v_inst6|memory_layer[3][11]~combout ;
wire \b2v_inst6|memory_layer~80_combout ;
wire \b2v_inst6|memory_layer[3][12]~combout ;
wire \b2v_inst6|memory_layer~81_combout ;
wire \b2v_inst6|memory_layer[3][13]~combout ;
wire \b2v_inst6|memory_layer~82_combout ;
wire \b2v_inst6|saida[23]~14_combout ;
wire \b2v_inst6|memory_layer[3][18]~combout ;
wire \b2v_inst6|memory_layer~87_combout ;
wire \b2v_inst6|memory_layer[3][16]~combout ;
wire \b2v_inst6|memory_layer~86_combout ;
wire \b2v_inst6|memory_layer[3][1]~combout ;
wire \b2v_inst6|memory_layer~85_combout ;
wire \b2v_inst6|memory_layer[3][15]~combout ;
wire \b2v_inst6|memory_layer~84_combout ;
wire \b2v_inst6|saida[23]~15_combout ;
wire \b2v_inst6|memory_layer[3][6]~combout ;
wire \b2v_inst6|memory_layer~74_combout ;
wire \b2v_inst6|memory_layer[3][5]~combout ;
wire \b2v_inst6|memory_layer~73_combout ;
wire \b2v_inst6|memory_layer[3][4]~combout ;
wire \b2v_inst6|memory_layer~75_combout ;
wire \b2v_inst6|saida[23]~12_combout ;
wire \b2v_inst6|saida[23]~16_combout ;
wire \b2v_inst6|memory_layer[3][2]~combout ;
wire \b2v_inst6|memory_layer~93_combout ;
wire \b2v_inst6|memory_layer[3][3]~combout ;
wire \b2v_inst6|memory_layer~95_combout ;
wire \b2v_inst6|memory_layer[3][17]~combout ;
wire \b2v_inst6|memory_layer~94_combout ;
wire \b2v_inst6|memory_layer[3][22]~combout ;
wire \b2v_inst6|memory_layer~92_combout ;
wire \b2v_inst6|saida[23]~18_combout ;
wire \b2v_inst6|saida[23]~19_combout ;
wire \b2v_inst6|saida[23]~20_combout ;
wire \b2v_inst6|saida[23]~20clkctrl_outclk ;
wire \b2v_inst6|saida[1]~21_combout ;
wire \b2v_inst6|saida[1]~22_combout ;
wire \b2v_inst6|saida[2]~23_combout ;
wire \b2v_inst6|saida[2]~24_combout ;
wire \b2v_inst6|saida[3]~25_combout ;
wire \b2v_inst6|saida[3]~26_combout ;
wire \b2v_inst6|saida[4]~27_combout ;
wire \b2v_inst6|saida[4]~28_combout ;
wire \b2v_inst6|saida[5]~29_combout ;
wire \b2v_inst6|saida[5]~30_combout ;
wire \b2v_inst6|saida[6]~31_combout ;
wire \b2v_inst6|saida[6]~32_combout ;
wire \b2v_inst6|saida[7]~33_combout ;
wire \b2v_inst6|saida[7]~34_combout ;
wire \b2v_inst6|saida[8]~35_combout ;
wire \b2v_inst6|saida[8]~36_combout ;
wire \b2v_inst6|saida[9]~37_combout ;
wire \b2v_inst6|saida[9]~38_combout ;
wire \b2v_inst6|saida[10]~39_combout ;
wire \b2v_inst6|saida[10]~40_combout ;
wire \b2v_inst6|saida[11]~41_combout ;
wire \b2v_inst6|saida[11]~42_combout ;
wire \b2v_inst6|saida[12]~43_combout ;
wire \b2v_inst6|saida[12]~44_combout ;
wire \b2v_inst6|saida[13]~45_combout ;
wire \b2v_inst6|saida[13]~46_combout ;
wire \b2v_inst6|saida[14]~47_combout ;
wire \b2v_inst6|saida[14]~48_combout ;
wire \b2v_inst6|saida[15]~49_combout ;
wire \b2v_inst6|saida[15]~50_combout ;
wire \b2v_inst6|saida[16]~51_combout ;
wire \b2v_inst6|saida[16]~52_combout ;
wire \b2v_inst6|saida[17]~53_combout ;
wire \b2v_inst6|saida[17]~54_combout ;
wire \b2v_inst6|saida[18]~55_combout ;
wire \b2v_inst6|saida[18]~56_combout ;
wire \b2v_inst6|saida[19]~57_combout ;
wire \b2v_inst6|saida[19]~58_combout ;
wire \b2v_inst6|saida[20]~59_combout ;
wire \b2v_inst6|saida[20]~60_combout ;
wire \b2v_inst6|saida[20]~61_combout ;
wire \b2v_inst6|saida[21]~62_combout ;
wire \b2v_inst6|saida[21]~63_combout ;
wire \b2v_inst6|saida[22]~64_combout ;
wire \b2v_inst6|saida[22]~65_combout ;
wire \b2v_inst6|saida[23]~66_combout ;
wire \b2v_inst6|saida[23]~67_combout ;
wire [9:0] \b2v_inst|addr ;
wire [23:0] \b2v_inst3|altsyncram_component|auto_generated|q_b ;
wire [3:0] \b2v_inst5|anchor_x ;
wire [17:0] \b2v_inst1|altsyncram_component|auto_generated|q_a ;
wire [4:0] \b2v_inst5|sprite_layer ;
wire [3:0] \b2v_inst5|anchor_y ;
wire [4:0] \b2v_inst5|sprite_id ;
wire [23:0] \b2v_inst6|saida ;

wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [8:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [8:0] \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [0] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [19] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [23] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [22] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [21] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [20] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [13] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [18] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [17] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [16] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [15] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [14] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [1] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [12] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [11] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [10] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [9] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [8] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [7] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [6] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [5] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [3] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [2] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \b2v_inst3|altsyncram_component|auto_generated|q_b [4] = \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \b2v_inst1|altsyncram_component|auto_generated|q_a [5] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \b2v_inst1|altsyncram_component|auto_generated|q_a [6] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \b2v_inst1|altsyncram_component|auto_generated|q_a [7] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];
assign \b2v_inst1|altsyncram_component|auto_generated|q_a [8] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [3];
assign \b2v_inst1|altsyncram_component|auto_generated|q_a [9] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [4];
assign \b2v_inst1|altsyncram_component|auto_generated|q_a [14] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [5];
assign \b2v_inst1|altsyncram_component|auto_generated|q_a [15] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [6];
assign \b2v_inst1|altsyncram_component|auto_generated|q_a [16] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [7];
assign \b2v_inst1|altsyncram_component|auto_generated|q_a [17] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [8];

assign \b2v_inst1|altsyncram_component|auto_generated|q_a [0] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \b2v_inst1|altsyncram_component|auto_generated|q_a [1] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \b2v_inst1|altsyncram_component|auto_generated|q_a [2] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \b2v_inst1|altsyncram_component|auto_generated|q_a [3] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \b2v_inst1|altsyncram_component|auto_generated|q_a [4] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \b2v_inst1|altsyncram_component|auto_generated|q_a [10] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \b2v_inst1|altsyncram_component|auto_generated|q_a [11] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \b2v_inst1|altsyncram_component|auto_generated|q_a [12] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \b2v_inst1|altsyncram_component|auto_generated|q_a [13] = \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \pixel[0]~output (
	.i(\b2v_inst6|saida [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[0]~output .bus_hold = "false";
defparam \pixel[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \pixel[1]~output (
	.i(\b2v_inst6|saida [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[1]~output .bus_hold = "false";
defparam \pixel[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \pixel[2]~output (
	.i(\b2v_inst6|saida [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[2]~output .bus_hold = "false";
defparam \pixel[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \pixel[3]~output (
	.i(\b2v_inst6|saida [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[3]~output .bus_hold = "false";
defparam \pixel[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \pixel[4]~output (
	.i(\b2v_inst6|saida [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[4]~output .bus_hold = "false";
defparam \pixel[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \pixel[5]~output (
	.i(\b2v_inst6|saida [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[5]~output .bus_hold = "false";
defparam \pixel[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \pixel[6]~output (
	.i(\b2v_inst6|saida [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[6]~output .bus_hold = "false";
defparam \pixel[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \pixel[7]~output (
	.i(\b2v_inst6|saida [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[7]~output .bus_hold = "false";
defparam \pixel[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \pixel[8]~output (
	.i(\b2v_inst6|saida [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[8]~output .bus_hold = "false";
defparam \pixel[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \pixel[9]~output (
	.i(\b2v_inst6|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[9]~output .bus_hold = "false";
defparam \pixel[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \pixel[10]~output (
	.i(\b2v_inst6|saida [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[10]~output .bus_hold = "false";
defparam \pixel[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \pixel[11]~output (
	.i(\b2v_inst6|saida [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[11]~output .bus_hold = "false";
defparam \pixel[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \pixel[12]~output (
	.i(\b2v_inst6|saida [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[12]~output .bus_hold = "false";
defparam \pixel[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \pixel[13]~output (
	.i(\b2v_inst6|saida [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[13]~output .bus_hold = "false";
defparam \pixel[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \pixel[14]~output (
	.i(\b2v_inst6|saida [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[14]~output .bus_hold = "false";
defparam \pixel[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \pixel[15]~output (
	.i(\b2v_inst6|saida [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[15]~output .bus_hold = "false";
defparam \pixel[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \pixel[16]~output (
	.i(\b2v_inst6|saida [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[16]~output .bus_hold = "false";
defparam \pixel[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \pixel[17]~output (
	.i(\b2v_inst6|saida [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[17]~output .bus_hold = "false";
defparam \pixel[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \pixel[18]~output (
	.i(\b2v_inst6|saida [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[18]~output .bus_hold = "false";
defparam \pixel[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \pixel[19]~output (
	.i(\b2v_inst6|saida [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[19]~output .bus_hold = "false";
defparam \pixel[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \pixel[20]~output (
	.i(\b2v_inst6|saida [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[20]~output .bus_hold = "false";
defparam \pixel[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \pixel[21]~output (
	.i(\b2v_inst6|saida [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[21]~output .bus_hold = "false";
defparam \pixel[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \pixel[22]~output (
	.i(\b2v_inst6|saida [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[22]~output .bus_hold = "false";
defparam \pixel[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \pixel[23]~output (
	.i(\b2v_inst6|saida [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pixel[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pixel[23]~output .bus_hold = "false";
defparam \pixel[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \Saida_B[0]~output (
	.i(\b2v_inst6|saida [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_B[0]~output .bus_hold = "false";
defparam \Saida_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \Saida_B[1]~output (
	.i(\b2v_inst6|saida [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_B[1]~output .bus_hold = "false";
defparam \Saida_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \Saida_B[2]~output (
	.i(\b2v_inst6|saida [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_B[2]~output .bus_hold = "false";
defparam \Saida_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \Saida_B[3]~output (
	.i(\b2v_inst6|saida [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_B[3]~output .bus_hold = "false";
defparam \Saida_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \Saida_B[4]~output (
	.i(\b2v_inst6|saida [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_B[4]~output .bus_hold = "false";
defparam \Saida_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \Saida_B[5]~output (
	.i(\b2v_inst6|saida [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_B[5]~output .bus_hold = "false";
defparam \Saida_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \Saida_B[6]~output (
	.i(\b2v_inst6|saida [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_B[6]~output .bus_hold = "false";
defparam \Saida_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \Saida_B[7]~output (
	.i(\b2v_inst6|saida [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_B[7]~output .bus_hold = "false";
defparam \Saida_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \Saida_G[0]~output (
	.i(\b2v_inst6|saida [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_G[0]~output .bus_hold = "false";
defparam \Saida_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \Saida_G[1]~output (
	.i(\b2v_inst6|saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_G[1]~output .bus_hold = "false";
defparam \Saida_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \Saida_G[2]~output (
	.i(\b2v_inst6|saida [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_G[2]~output .bus_hold = "false";
defparam \Saida_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \Saida_G[3]~output (
	.i(\b2v_inst6|saida [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_G[3]~output .bus_hold = "false";
defparam \Saida_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \Saida_G[4]~output (
	.i(\b2v_inst6|saida [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_G[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_G[4]~output .bus_hold = "false";
defparam \Saida_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \Saida_G[5]~output (
	.i(\b2v_inst6|saida [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_G[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_G[5]~output .bus_hold = "false";
defparam \Saida_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \Saida_G[6]~output (
	.i(\b2v_inst6|saida [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_G[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_G[6]~output .bus_hold = "false";
defparam \Saida_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \Saida_G[7]~output (
	.i(\b2v_inst6|saida [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_G[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_G[7]~output .bus_hold = "false";
defparam \Saida_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \Saida_R[0]~output (
	.i(\b2v_inst6|saida [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_R[0]~output .bus_hold = "false";
defparam \Saida_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \Saida_R[1]~output (
	.i(\b2v_inst6|saida [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_R[1]~output .bus_hold = "false";
defparam \Saida_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \Saida_R[2]~output (
	.i(\b2v_inst6|saida [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_R[2]~output .bus_hold = "false";
defparam \Saida_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \Saida_R[3]~output (
	.i(\b2v_inst6|saida [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_R[3]~output .bus_hold = "false";
defparam \Saida_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \Saida_R[4]~output (
	.i(\b2v_inst6|saida [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_R[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_R[4]~output .bus_hold = "false";
defparam \Saida_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \Saida_R[5]~output (
	.i(\b2v_inst6|saida [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_R[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_R[5]~output .bus_hold = "false";
defparam \Saida_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \Saida_R[6]~output (
	.i(\b2v_inst6|saida [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_R[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_R[6]~output .bus_hold = "false";
defparam \Saida_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \Saida_R[7]~output (
	.i(\b2v_inst6|saida [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Saida_R[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Saida_R[7]~output .bus_hold = "false";
defparam \Saida_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y50_N16
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y36_N6
cycloneive_lcell_comb \b2v_inst|addr[0]~10 (
// Equation(s):
// \b2v_inst|addr[0]~10_combout  = \b2v_inst|addr [0] $ (VCC)
// \b2v_inst|addr[0]~11  = CARRY(\b2v_inst|addr [0])

	.dataa(\b2v_inst|addr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\b2v_inst|addr[0]~10_combout ),
	.cout(\b2v_inst|addr[0]~11 ));
// synopsys translate_off
defparam \b2v_inst|addr[0]~10 .lut_mask = 16'h55AA;
defparam \b2v_inst|addr[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X14_Y36_N7
dffeas \b2v_inst|addr[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst|addr[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|addr[0] .is_wysiwyg = "true";
defparam \b2v_inst|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y36_N8
cycloneive_lcell_comb \b2v_inst|addr[1]~12 (
// Equation(s):
// \b2v_inst|addr[1]~12_combout  = (\b2v_inst|addr [1] & (!\b2v_inst|addr[0]~11 )) # (!\b2v_inst|addr [1] & ((\b2v_inst|addr[0]~11 ) # (GND)))
// \b2v_inst|addr[1]~13  = CARRY((!\b2v_inst|addr[0]~11 ) # (!\b2v_inst|addr [1]))

	.dataa(gnd),
	.datab(\b2v_inst|addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2v_inst|addr[0]~11 ),
	.combout(\b2v_inst|addr[1]~12_combout ),
	.cout(\b2v_inst|addr[1]~13 ));
// synopsys translate_off
defparam \b2v_inst|addr[1]~12 .lut_mask = 16'h3C3F;
defparam \b2v_inst|addr[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y36_N9
dffeas \b2v_inst|addr[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst|addr[1]~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|addr[1] .is_wysiwyg = "true";
defparam \b2v_inst|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y36_N10
cycloneive_lcell_comb \b2v_inst|addr[2]~14 (
// Equation(s):
// \b2v_inst|addr[2]~14_combout  = (\b2v_inst|addr [2] & (\b2v_inst|addr[1]~13  $ (GND))) # (!\b2v_inst|addr [2] & (!\b2v_inst|addr[1]~13  & VCC))
// \b2v_inst|addr[2]~15  = CARRY((\b2v_inst|addr [2] & !\b2v_inst|addr[1]~13 ))

	.dataa(\b2v_inst|addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2v_inst|addr[1]~13 ),
	.combout(\b2v_inst|addr[2]~14_combout ),
	.cout(\b2v_inst|addr[2]~15 ));
// synopsys translate_off
defparam \b2v_inst|addr[2]~14 .lut_mask = 16'hA50A;
defparam \b2v_inst|addr[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y36_N11
dffeas \b2v_inst|addr[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst|addr[2]~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|addr[2] .is_wysiwyg = "true";
defparam \b2v_inst|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y36_N12
cycloneive_lcell_comb \b2v_inst|addr[3]~16 (
// Equation(s):
// \b2v_inst|addr[3]~16_combout  = (\b2v_inst|addr [3] & (!\b2v_inst|addr[2]~15 )) # (!\b2v_inst|addr [3] & ((\b2v_inst|addr[2]~15 ) # (GND)))
// \b2v_inst|addr[3]~17  = CARRY((!\b2v_inst|addr[2]~15 ) # (!\b2v_inst|addr [3]))

	.dataa(\b2v_inst|addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2v_inst|addr[2]~15 ),
	.combout(\b2v_inst|addr[3]~16_combout ),
	.cout(\b2v_inst|addr[3]~17 ));
// synopsys translate_off
defparam \b2v_inst|addr[3]~16 .lut_mask = 16'h5A5F;
defparam \b2v_inst|addr[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y36_N13
dffeas \b2v_inst|addr[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst|addr[3]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|addr[3] .is_wysiwyg = "true";
defparam \b2v_inst|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y36_N14
cycloneive_lcell_comb \b2v_inst|addr[4]~18 (
// Equation(s):
// \b2v_inst|addr[4]~18_combout  = (\b2v_inst|addr [4] & (\b2v_inst|addr[3]~17  $ (GND))) # (!\b2v_inst|addr [4] & (!\b2v_inst|addr[3]~17  & VCC))
// \b2v_inst|addr[4]~19  = CARRY((\b2v_inst|addr [4] & !\b2v_inst|addr[3]~17 ))

	.dataa(gnd),
	.datab(\b2v_inst|addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2v_inst|addr[3]~17 ),
	.combout(\b2v_inst|addr[4]~18_combout ),
	.cout(\b2v_inst|addr[4]~19 ));
// synopsys translate_off
defparam \b2v_inst|addr[4]~18 .lut_mask = 16'hC30C;
defparam \b2v_inst|addr[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y36_N15
dffeas \b2v_inst|addr[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst|addr[4]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|addr[4] .is_wysiwyg = "true";
defparam \b2v_inst|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y36_N16
cycloneive_lcell_comb \b2v_inst|addr[5]~20 (
// Equation(s):
// \b2v_inst|addr[5]~20_combout  = (\b2v_inst|addr [5] & (!\b2v_inst|addr[4]~19 )) # (!\b2v_inst|addr [5] & ((\b2v_inst|addr[4]~19 ) # (GND)))
// \b2v_inst|addr[5]~21  = CARRY((!\b2v_inst|addr[4]~19 ) # (!\b2v_inst|addr [5]))

	.dataa(gnd),
	.datab(\b2v_inst|addr [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2v_inst|addr[4]~19 ),
	.combout(\b2v_inst|addr[5]~20_combout ),
	.cout(\b2v_inst|addr[5]~21 ));
// synopsys translate_off
defparam \b2v_inst|addr[5]~20 .lut_mask = 16'h3C3F;
defparam \b2v_inst|addr[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y36_N17
dffeas \b2v_inst|addr[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst|addr[5]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|addr[5] .is_wysiwyg = "true";
defparam \b2v_inst|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y36_N18
cycloneive_lcell_comb \b2v_inst|addr[6]~22 (
// Equation(s):
// \b2v_inst|addr[6]~22_combout  = (\b2v_inst|addr [6] & (\b2v_inst|addr[5]~21  $ (GND))) # (!\b2v_inst|addr [6] & (!\b2v_inst|addr[5]~21  & VCC))
// \b2v_inst|addr[6]~23  = CARRY((\b2v_inst|addr [6] & !\b2v_inst|addr[5]~21 ))

	.dataa(gnd),
	.datab(\b2v_inst|addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2v_inst|addr[5]~21 ),
	.combout(\b2v_inst|addr[6]~22_combout ),
	.cout(\b2v_inst|addr[6]~23 ));
// synopsys translate_off
defparam \b2v_inst|addr[6]~22 .lut_mask = 16'hC30C;
defparam \b2v_inst|addr[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y36_N19
dffeas \b2v_inst|addr[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst|addr[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|addr[6] .is_wysiwyg = "true";
defparam \b2v_inst|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y36_N20
cycloneive_lcell_comb \b2v_inst|addr[7]~24 (
// Equation(s):
// \b2v_inst|addr[7]~24_combout  = (\b2v_inst|addr [7] & (!\b2v_inst|addr[6]~23 )) # (!\b2v_inst|addr [7] & ((\b2v_inst|addr[6]~23 ) # (GND)))
// \b2v_inst|addr[7]~25  = CARRY((!\b2v_inst|addr[6]~23 ) # (!\b2v_inst|addr [7]))

	.dataa(gnd),
	.datab(\b2v_inst|addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2v_inst|addr[6]~23 ),
	.combout(\b2v_inst|addr[7]~24_combout ),
	.cout(\b2v_inst|addr[7]~25 ));
// synopsys translate_off
defparam \b2v_inst|addr[7]~24 .lut_mask = 16'h3C3F;
defparam \b2v_inst|addr[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y36_N21
dffeas \b2v_inst|addr[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst|addr[7]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|addr[7] .is_wysiwyg = "true";
defparam \b2v_inst|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y36_N22
cycloneive_lcell_comb \b2v_inst|addr[8]~26 (
// Equation(s):
// \b2v_inst|addr[8]~26_combout  = (\b2v_inst|addr [8] & (\b2v_inst|addr[7]~25  $ (GND))) # (!\b2v_inst|addr [8] & (!\b2v_inst|addr[7]~25  & VCC))
// \b2v_inst|addr[8]~27  = CARRY((\b2v_inst|addr [8] & !\b2v_inst|addr[7]~25 ))

	.dataa(\b2v_inst|addr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\b2v_inst|addr[7]~25 ),
	.combout(\b2v_inst|addr[8]~26_combout ),
	.cout(\b2v_inst|addr[8]~27 ));
// synopsys translate_off
defparam \b2v_inst|addr[8]~26 .lut_mask = 16'hA50A;
defparam \b2v_inst|addr[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y36_N23
dffeas \b2v_inst|addr[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst|addr[8]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|addr[8] .is_wysiwyg = "true";
defparam \b2v_inst|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y36_N24
cycloneive_lcell_comb \b2v_inst|addr[9]~28 (
// Equation(s):
// \b2v_inst|addr[9]~28_combout  = \b2v_inst|addr[8]~27  $ (\b2v_inst|addr [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2v_inst|addr [9]),
	.cin(\b2v_inst|addr[8]~27 ),
	.combout(\b2v_inst|addr[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst|addr[9]~28 .lut_mask = 16'h0FF0;
defparam \b2v_inst|addr[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y36_N25
dffeas \b2v_inst|addr[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst|addr[9]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst|addr[9] .is_wysiwyg = "true";
defparam \b2v_inst|addr[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y36_N0
cycloneive_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\b2v_inst|addr [9],\b2v_inst|addr [8],\b2v_inst|addr [7],\b2v_inst|addr [6],\b2v_inst|addr [5],\b2v_inst|addr [4],\b2v_inst|addr [3],\b2v_inst|addr [2],\b2v_inst|addr [1],\b2v_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "comandos.mif";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RAM3:b2v_inst1|altsyncram:altsyncram_component|altsyncram_mbs3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 9;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 18;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 9;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .mem_init4 = 1024'h0078BC1C1E1F0B81A1D1E8B4181C1E0B0161B1D8AC141A1D0A812191C8A410181C0A00E170389C6C16030986A150289468140209066130188C6412010886211008846010000807E1F1F8BC1C1E1F0B81A1D1E8B4181C1E0B0161B1D8AC141A1D0A812191C8A410181C0A00E170389C6C16030986A15028946814020906613018;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h8C6412010886211008846010000807E1F078BC7C1E170387A1D16834781C16030761B1582C741A150287219148247018140206E171381C6C16130186A151281468141201066131180C6412110086211108046010100007E1F1783C7C1E170387A1D16834781C16030761B1582C741A150287219148247018140206E171381C6C16130186A151281468141201066131180C6412110086211108046010100007E1F1783C7C1E170387A1D16834781C16030761B1582C741A150287219148247018140206E171381C6C16130186A151281468141201066131180C6412110086211108046010100007E1F1783C7C1E170387A1D16834781C16030761B1582C741A15;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h0287219148247018140206E171381C6C16130186A151281468141201066131180C6412110086211108046010100007E1F1783C7C1E170387A1D16834781C16030761B1582C741A150287219148247018140206E171381C6C16130186A151281468141201066131180C6412110086211108046010100007E1F1783C7C1E170387A1D16834781C16030761B1582C741A150287219148247018140206E171381C6C16130186A151281468141201066131180C6412110086211108046010100007E1F1783C7C1E170387A1D16834781C16030761B1582C741A150287219148247018140206E171381C6C16130186A151281468141201066131180C64121100862111;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h08046010100007E1F1783C7C1E170387A1D16834781C16030761B1582C741A150287219148247018140206E171381C6C16130186A151281468141201066131180C6412110086211108046010100007E1F1783C7C1E170387A1D16834781C16030761B1582C741A150287219148247018140206E171381C6C16130186A151281468141201066131180C6412110086211108046010100007E1F1783C7C1E170387A1D16834781C16030761B1582C741A150287219148247018140206E171381C6C16130186A151281468141201066131180C6412110086211108046010100007E1F1783C7C1E170387A1D16834781C16030761B1582C741A150287219148247018;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h140206E171381C6C16130186A151281468141201066131180C6412110086211108046010100007E1F1783C7C1E170387A1D16834781C16030761B1582C741A150287219148247018140206E171381C6C16130186A151281468141201066131180C6412110086211108046010100007E1F1783C7C1E170387A1D16834781C16030761B1582C741A150287219148247018140206E171381C6C16130186A151281468141201066131180C6412110086211108046010100007E1F1783C7C1E170387A1D16834781C16030761B1582C741A150287219148247018140206E171381C6C16130186A151281468141201066131180C641211020620602810060200800000;
// synopsys translate_on

// Location: FF_X17_Y36_N31
dffeas \b2v_inst5|sprite_layer[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b2v_inst1|altsyncram_component|auto_generated|q_a [5]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|sprite_layer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|sprite_layer[0] .is_wysiwyg = "true";
defparam \b2v_inst5|sprite_layer[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y36_N13
dffeas \b2v_inst5|sprite_layer[3] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\b2v_inst1|altsyncram_component|auto_generated|q_a [8]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|sprite_layer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|sprite_layer[3] .is_wysiwyg = "true";
defparam \b2v_inst5|sprite_layer[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y36_N7
dffeas \b2v_inst5|sprite_layer[2] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\b2v_inst1|altsyncram_component|auto_generated|q_a [7]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|sprite_layer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|sprite_layer[2] .is_wysiwyg = "true";
defparam \b2v_inst5|sprite_layer[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y36_N3
dffeas \b2v_inst5|sprite_layer[4] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\b2v_inst1|altsyncram_component|auto_generated|q_a [9]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|sprite_layer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|sprite_layer[4] .is_wysiwyg = "true";
defparam \b2v_inst5|sprite_layer[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y36_N25
dffeas \b2v_inst5|sprite_layer[1] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\b2v_inst1|altsyncram_component|auto_generated|q_a [6]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|sprite_layer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|sprite_layer[1] .is_wysiwyg = "true";
defparam \b2v_inst5|sprite_layer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y36_N2
cycloneive_lcell_comb \b2v_inst6|Decoder0~0 (
// Equation(s):
// \b2v_inst6|Decoder0~0_combout  = (!\b2v_inst5|sprite_layer [3] & (!\b2v_inst5|sprite_layer [2] & (!\b2v_inst5|sprite_layer [4] & !\b2v_inst5|sprite_layer [1])))

	.dataa(\b2v_inst5|sprite_layer [3]),
	.datab(\b2v_inst5|sprite_layer [2]),
	.datac(\b2v_inst5|sprite_layer [4]),
	.datad(\b2v_inst5|sprite_layer [1]),
	.cin(gnd),
	.combout(\b2v_inst6|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Decoder0~0 .lut_mask = 16'h0001;
defparam \b2v_inst6|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y36_N1
dffeas \b2v_inst5|anchor_x[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b2v_inst1|altsyncram_component|auto_generated|q_a [14]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|anchor_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|anchor_x[0] .is_wysiwyg = "true";
defparam \b2v_inst5|anchor_x[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y36_N5
dffeas \b2v_inst5|anchor_x[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b2v_inst1|altsyncram_component|auto_generated|q_a [15]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|anchor_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|anchor_x[1] .is_wysiwyg = "true";
defparam \b2v_inst5|anchor_x[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y36_N11
dffeas \b2v_inst5|anchor_x[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b2v_inst1|altsyncram_component|auto_generated|q_a [16]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|anchor_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|anchor_x[2] .is_wysiwyg = "true";
defparam \b2v_inst5|anchor_x[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y36_N9
dffeas \b2v_inst5|anchor_x[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\b2v_inst1|altsyncram_component|auto_generated|q_a [17]),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|anchor_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|anchor_x[3] .is_wysiwyg = "true";
defparam \b2v_inst5|anchor_x[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\b2v_inst|addr [9],\b2v_inst|addr [8],\b2v_inst|addr [7],\b2v_inst|addr [6],\b2v_inst|addr [5],\b2v_inst|addr [4],\b2v_inst|addr [3],\b2v_inst|addr [2],\b2v_inst|addr [1],\b2v_inst|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\b2v_inst1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "comandos.mif";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM3:b2v_inst1|altsyncram:altsyncram_component|altsyncram_mbs3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 18;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h004827F3E90C827F3E90C827F3E90C827F3E90C827F3E90C827F3E90C827F3E90C827F3E90C827F3E90C827F3E90C827F3E90C827F3E90C827F3E90C827F3E90C827F3E90C827F1E80C023F1E80C023F1E80C023F1E80C023F1E80C023F1E80C023F1E80C023F1E80C023F1E80C023F1E80C023F1E80C023F1E80C023F1E80C0;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h23F1E80C023F1E80C023F1E80C023EFE70B81FEFE70B81FEFE70B81FEFE70B81FEFE70B81FEFE70B81FEFE70B81FEFE70B81FEE070BF9FEE070BF9FEE070BF9FEE070BF9FEE070BF9FEE070BF9FEE070BF9FEE070BF9FEFE70B81FEFE70B81FEFE70B81FEFE70B81FEFE70B81FEFE70B81FEFE70B81FEFE70B81FEE070BF9FEE070BF9FEE070BF9FEE070BF9FEE070BF9FEE070BF9FEE070BF9FEE070BF9FEDE60B01BEDE60B01BEDE60B01BEDE60B01BEDE60B01BEDE60B01BEDE60B01BEDE60B01BEC060B79BEC060B79BEC060B79BEC060B79BEC060B79BEC060B79BEC060B79BEC060B79BEDE60B01BEDE60B01BEDE60B01BEDE60B01BEDE60B01BEDE60B;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h01BEDE60B01BEDE60B01BEC060B79BEC060B79BEC060B79BEC060B79BEC060B79BEC060B79BEC060B79BEC060B79BEDE60B01BEDE60B01BEDE60B01BEDE60B01BEDE60B01BEDE60B01BEDE60B01BEDE60B01BEC060B79BEC060B79BEC060B79BEC060B79BEC060B79BEC060B79BEC060B79BEC060B79BEDE60B01BEDE60B01BEDE60B01BEDE60B01BEDE60B01BEDE60B01BEDE60B01BEDE60B01BEC060B79BEC060B79BEC060B79BEC060B79BEC060B79BEC060B79BEC060B79BEC060B79BEBE50A817EBE50A817EBE50A817EBE50A817EBE50A817EBE50A817EBE50A817EBE50A817EA050AF97EA050AF97EA050AF97EA050AF97EA050AF97EA050AF97EA050;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hAF97EA050AF97EBE50A817EBE50A817EBE50A817EBE50A817EBE50A817EBE50A817EBE50A817EBE50A817EA050AF97EA050AF97EA050AF97EA050AF97EA050AF97EA050AF97EA050AF97EA050AF97E9E40A013E9E40A013E9E40A013E9E40A013E9E40A013E9E40A013E9E40A013E9E40A013E8040A793E8040A793E8040A793E8040A793E8040A793E8040A793E8040A793E8040A793E9E40A013E9E40A013E9E40A013E9E40A013E9E40A013E9E40A013E9E40A013E9E40A013E8040A793E8040A793E8040A793E8040A793E8040A793E8040A793E8040A793E8040A793E7E30980FE7E30980FE7E30980FE7E30980FE7E30980FE7E30980FE7E30980FE7E3;
defparam \b2v_inst1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0980FE60309F8FE60309F8FE60309F8FE60309F8FE60309F8FE60309F8FE60309F8FE60309F8FE5E20900BE5E20900BE5E20900BE5E20900BE5E20900BE5E20900BE5E20900BE5E20900BE4020978BE4020978BE4020978BE4020978BE4020978BE4020978BE4020978BE4020978BE3E108807E3E108807E3E108807E3E108807E3E108807E3E108807E3E108807E3E108807E20108F87E20108F87E20108F87E20108F87E20108F87E20108F87E20108F87E20108F87E1E008003E1E008003E1E008003E1E008003E1E008003E1E008003E1E008003E1E008003E00008783E00008783E00008783E00008783E00008783E0000878BE20000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N4
cycloneive_lcell_comb \b2v_inst5|anchor_y[0]~feeder (
// Equation(s):
// \b2v_inst5|anchor_y[0]~feeder_combout  = \b2v_inst1|altsyncram_component|auto_generated|q_a [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2v_inst1|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\b2v_inst5|anchor_y[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst5|anchor_y[0]~feeder .lut_mask = 16'hFF00;
defparam \b2v_inst5|anchor_y[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N5
dffeas \b2v_inst5|anchor_y[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst5|anchor_y[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|anchor_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|anchor_y[0] .is_wysiwyg = "true";
defparam \b2v_inst5|anchor_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N18
cycloneive_lcell_comb \b2v_inst5|anchor_y[1]~feeder (
// Equation(s):
// \b2v_inst5|anchor_y[1]~feeder_combout  = \b2v_inst1|altsyncram_component|auto_generated|q_a [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2v_inst1|altsyncram_component|auto_generated|q_a [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2v_inst5|anchor_y[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst5|anchor_y[1]~feeder .lut_mask = 16'hF0F0;
defparam \b2v_inst5|anchor_y[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N19
dffeas \b2v_inst5|anchor_y[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst5|anchor_y[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|anchor_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|anchor_y[1] .is_wysiwyg = "true";
defparam \b2v_inst5|anchor_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N0
cycloneive_lcell_comb \b2v_inst5|anchor_y[2]~feeder (
// Equation(s):
// \b2v_inst5|anchor_y[2]~feeder_combout  = \b2v_inst1|altsyncram_component|auto_generated|q_a [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2v_inst1|altsyncram_component|auto_generated|q_a [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2v_inst5|anchor_y[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst5|anchor_y[2]~feeder .lut_mask = 16'hF0F0;
defparam \b2v_inst5|anchor_y[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N1
dffeas \b2v_inst5|anchor_y[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst5|anchor_y[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|anchor_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|anchor_y[2] .is_wysiwyg = "true";
defparam \b2v_inst5|anchor_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N22
cycloneive_lcell_comb \b2v_inst5|anchor_y[3]~feeder (
// Equation(s):
// \b2v_inst5|anchor_y[3]~feeder_combout  = \b2v_inst1|altsyncram_component|auto_generated|q_a [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2v_inst1|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\b2v_inst5|anchor_y[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst5|anchor_y[3]~feeder .lut_mask = 16'hFF00;
defparam \b2v_inst5|anchor_y[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N23
dffeas \b2v_inst5|anchor_y[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst5|anchor_y[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|anchor_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|anchor_y[3] .is_wysiwyg = "true";
defparam \b2v_inst5|anchor_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N8
cycloneive_lcell_comb \b2v_inst5|sprite_id[0]~feeder (
// Equation(s):
// \b2v_inst5|sprite_id[0]~feeder_combout  = \b2v_inst1|altsyncram_component|auto_generated|q_a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2v_inst1|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\b2v_inst5|sprite_id[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst5|sprite_id[0]~feeder .lut_mask = 16'hFF00;
defparam \b2v_inst5|sprite_id[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N9
dffeas \b2v_inst5|sprite_id[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst5|sprite_id[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|sprite_id [0]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|sprite_id[0] .is_wysiwyg = "true";
defparam \b2v_inst5|sprite_id[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N26
cycloneive_lcell_comb \b2v_inst5|sprite_id[1]~feeder (
// Equation(s):
// \b2v_inst5|sprite_id[1]~feeder_combout  = \b2v_inst1|altsyncram_component|auto_generated|q_a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2v_inst1|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\b2v_inst5|sprite_id[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst5|sprite_id[1]~feeder .lut_mask = 16'hFF00;
defparam \b2v_inst5|sprite_id[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N27
dffeas \b2v_inst5|sprite_id[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst5|sprite_id[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|sprite_id [1]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|sprite_id[1] .is_wysiwyg = "true";
defparam \b2v_inst5|sprite_id[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N24
cycloneive_lcell_comb \b2v_inst5|sprite_id[2]~feeder (
// Equation(s):
// \b2v_inst5|sprite_id[2]~feeder_combout  = \b2v_inst1|altsyncram_component|auto_generated|q_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2v_inst1|altsyncram_component|auto_generated|q_a [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2v_inst5|sprite_id[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst5|sprite_id[2]~feeder .lut_mask = 16'hF0F0;
defparam \b2v_inst5|sprite_id[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N25
dffeas \b2v_inst5|sprite_id[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst5|sprite_id[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|sprite_id [2]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|sprite_id[2] .is_wysiwyg = "true";
defparam \b2v_inst5|sprite_id[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N30
cycloneive_lcell_comb \b2v_inst5|sprite_id[3]~feeder (
// Equation(s):
// \b2v_inst5|sprite_id[3]~feeder_combout  = \b2v_inst1|altsyncram_component|auto_generated|q_a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2v_inst1|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\b2v_inst5|sprite_id[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst5|sprite_id[3]~feeder .lut_mask = 16'hFF00;
defparam \b2v_inst5|sprite_id[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N31
dffeas \b2v_inst5|sprite_id[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst5|sprite_id[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|sprite_id [3]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|sprite_id[3] .is_wysiwyg = "true";
defparam \b2v_inst5|sprite_id[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N12
cycloneive_lcell_comb \b2v_inst5|sprite_id[4]~feeder (
// Equation(s):
// \b2v_inst5|sprite_id[4]~feeder_combout  = \b2v_inst1|altsyncram_component|auto_generated|q_a [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2v_inst1|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\b2v_inst5|sprite_id[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst5|sprite_id[4]~feeder .lut_mask = 16'hFF00;
defparam \b2v_inst5|sprite_id[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N13
dffeas \b2v_inst5|sprite_id[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\b2v_inst5|sprite_id[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\b2v_inst5|sprite_id [4]),
	.prn(vcc));
// synopsys translate_off
defparam \b2v_inst5|sprite_id[4] .is_wysiwyg = "true";
defparam \b2v_inst5|sprite_id[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y45_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N0
cycloneive_lcell_comb \b2v_inst6|Decoder0~2 (
// Equation(s):
// \b2v_inst6|Decoder0~2_combout  = (\b2v_inst6|Decoder0~0_combout  & !\b2v_inst5|sprite_layer [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Decoder0~2 .lut_mask = 16'h00F0;
defparam \b2v_inst6|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N8
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][0] (
// Equation(s):
// \b2v_inst6|memory_layer[0][0]~combout  = (\b2v_inst6|Decoder0~2_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [0])) # (!\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst6|memory_layer[0][0]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [0]),
	.datac(\b2v_inst6|Decoder0~2_combout ),
	.datad(\b2v_inst6|memory_layer[0][0]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][0]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][0] .lut_mask = 16'hCFC0;
defparam \b2v_inst6|memory_layer[0][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N30
cycloneive_lcell_comb \b2v_inst6|memory_layer~0 (
// Equation(s):
// \b2v_inst6|memory_layer~0_combout  = (\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[0][0]~combout )))) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [0]))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (\b2v_inst6|memory_layer[0][0]~combout ))))

	.dataa(\b2v_inst5|sprite_layer [0]),
	.datab(\b2v_inst6|Decoder0~0_combout ),
	.datac(\b2v_inst6|memory_layer[0][0]~combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~0_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~0 .lut_mask = 16'hF4B0;
defparam \b2v_inst6|memory_layer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y36_N6
cycloneive_lcell_comb \b2v_inst6|Decoder0~1 (
// Equation(s):
// \b2v_inst6|Decoder0~1_combout  = (!\b2v_inst5|sprite_layer [3] & (!\b2v_inst5|sprite_layer [2] & (\b2v_inst5|sprite_layer [1] & !\b2v_inst5|sprite_layer [4])))

	.dataa(\b2v_inst5|sprite_layer [3]),
	.datab(\b2v_inst5|sprite_layer [2]),
	.datac(\b2v_inst5|sprite_layer [1]),
	.datad(\b2v_inst5|sprite_layer [4]),
	.cin(gnd),
	.combout(\b2v_inst6|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Decoder0~1 .lut_mask = 16'h0010;
defparam \b2v_inst6|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y36_N0
cycloneive_lcell_comb \b2v_inst6|Decoder0~3 (
// Equation(s):
// \b2v_inst6|Decoder0~3_combout  = (!\b2v_inst5|sprite_layer [0] & \b2v_inst6|Decoder0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Decoder0~3 .lut_mask = 16'h0F00;
defparam \b2v_inst6|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N10
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][0] (
// Equation(s):
// \b2v_inst6|memory_layer[2][0]~combout  = (\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [0]))) # (!\b2v_inst6|Decoder0~3_combout  & (\b2v_inst6|memory_layer[2][0]~combout ))

	.dataa(\b2v_inst6|memory_layer[2][0]~combout ),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~3_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][0]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][0] .lut_mask = 16'hFA0A;
defparam \b2v_inst6|memory_layer[2][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N26
cycloneive_lcell_comb \b2v_inst6|memory_layer~34 (
// Equation(s):
// \b2v_inst6|memory_layer~34_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[2][0]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [0]))))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[2][0]~combout ))

	.dataa(\b2v_inst6|memory_layer[2][0]~combout ),
	.datab(\b2v_inst6|Decoder0~1_combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~34_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~34 .lut_mask = 16'hAEA2;
defparam \b2v_inst6|memory_layer~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N30
cycloneive_lcell_comb \b2v_inst6|Decoder0~4 (
// Equation(s):
// \b2v_inst6|Decoder0~4_combout  = (\b2v_inst5|sprite_layer [0] & \b2v_inst6|Decoder0~0_combout )

	.dataa(\b2v_inst5|sprite_layer [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\b2v_inst6|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Decoder0~4 .lut_mask = 16'hAA00;
defparam \b2v_inst6|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N22
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][15] (
// Equation(s):
// \b2v_inst6|memory_layer[1][15]~combout  = (\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [15]))) # (!\b2v_inst6|Decoder0~4_combout  & (\b2v_inst6|memory_layer[1][15]~combout ))

	.dataa(\b2v_inst6|memory_layer[1][15]~combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [15]),
	.datac(\b2v_inst6|Decoder0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][15]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][15] .lut_mask = 16'hCACA;
defparam \b2v_inst6|memory_layer[1][15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N26
cycloneive_lcell_comb \b2v_inst6|memory_layer~58 (
// Equation(s):
// \b2v_inst6|memory_layer~58_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [15])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[1][15]~combout ))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[1][15]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [15]),
	.datac(\b2v_inst6|memory_layer[1][15]~combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~58_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~58 .lut_mask = 16'hD8F0;
defparam \b2v_inst6|memory_layer~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N8
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][16] (
// Equation(s):
// \b2v_inst6|memory_layer[1][16]~combout  = (\b2v_inst6|Decoder0~4_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [16])) # (!\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst6|memory_layer[1][16]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [16]),
	.datac(\b2v_inst6|Decoder0~4_combout ),
	.datad(\b2v_inst6|memory_layer[1][16]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][16]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][16] .lut_mask = 16'hCFC0;
defparam \b2v_inst6|memory_layer[1][16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N20
cycloneive_lcell_comb \b2v_inst6|memory_layer~57 (
// Equation(s):
// \b2v_inst6|memory_layer~57_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [16])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[1][16]~combout ))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[1][16]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [16]),
	.datac(\b2v_inst6|memory_layer[1][16]~combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~57_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~57 .lut_mask = 16'hD8F0;
defparam \b2v_inst6|memory_layer~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N16
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][14] (
// Equation(s):
// \b2v_inst6|memory_layer[1][14]~combout  = (\b2v_inst6|Decoder0~4_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [14])) # (!\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst6|memory_layer[1][14]~combout )))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [14]),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~4_combout ),
	.datad(\b2v_inst6|memory_layer[1][14]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][14]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][14] .lut_mask = 16'hAFA0;
defparam \b2v_inst6|memory_layer[1][14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N14
cycloneive_lcell_comb \b2v_inst6|memory_layer~59 (
// Equation(s):
// \b2v_inst6|memory_layer~59_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [14])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[1][14]~combout ))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[1][14]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [14]),
	.datab(\b2v_inst6|memory_layer[1][14]~combout ),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~59_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~59 .lut_mask = 16'hACCC;
defparam \b2v_inst6|memory_layer~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N22
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][17] (
// Equation(s):
// \b2v_inst6|memory_layer[1][17]~combout  = (\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [17]))) # (!\b2v_inst6|Decoder0~4_combout  & (\b2v_inst6|memory_layer[1][17]~combout ))

	.dataa(\b2v_inst6|memory_layer[1][17]~combout ),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~4_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][17]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][17] .lut_mask = 16'hFA0A;
defparam \b2v_inst6|memory_layer[1][17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N24
cycloneive_lcell_comb \b2v_inst6|memory_layer~56 (
// Equation(s):
// \b2v_inst6|memory_layer~56_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [17])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[1][17]~combout ))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[1][17]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [17]),
	.datab(\b2v_inst6|memory_layer[1][17]~combout ),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~56_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~56 .lut_mask = 16'hACCC;
defparam \b2v_inst6|memory_layer~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N2
cycloneive_lcell_comb \b2v_inst6|saida[1]~2 (
// Equation(s):
// \b2v_inst6|saida[1]~2_combout  = (!\b2v_inst6|memory_layer~58_combout  & (!\b2v_inst6|memory_layer~57_combout  & (!\b2v_inst6|memory_layer~59_combout  & !\b2v_inst6|memory_layer~56_combout )))

	.dataa(\b2v_inst6|memory_layer~58_combout ),
	.datab(\b2v_inst6|memory_layer~57_combout ),
	.datac(\b2v_inst6|memory_layer~59_combout ),
	.datad(\b2v_inst6|memory_layer~56_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[1]~2 .lut_mask = 16'h0001;
defparam \b2v_inst6|saida[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y47_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y36_N24
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][21] (
// Equation(s):
// \b2v_inst6|memory_layer[1][21]~combout  = (\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [21]))) # (!\b2v_inst6|Decoder0~4_combout  & (\b2v_inst6|memory_layer[1][21]~combout ))

	.dataa(\b2v_inst6|memory_layer[1][21]~combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [21]),
	.datac(gnd),
	.datad(\b2v_inst6|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][21]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][21] .lut_mask = 16'hCCAA;
defparam \b2v_inst6|memory_layer[1][21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y36_N30
cycloneive_lcell_comb \b2v_inst6|memory_layer~52 (
// Equation(s):
// \b2v_inst6|memory_layer~52_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [21]))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[1][21]~combout )))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[1][21]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst6|memory_layer[1][21]~combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~52_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~52 .lut_mask = 16'hF870;
defparam \b2v_inst6|memory_layer~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y28_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y36_N26
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][19] (
// Equation(s):
// \b2v_inst6|memory_layer[1][19]~combout  = (\b2v_inst6|Decoder0~4_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [19])) # (!\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst6|memory_layer[1][19]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [19]),
	.datac(\b2v_inst6|memory_layer[1][19]~combout ),
	.datad(\b2v_inst6|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][19]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][19] .lut_mask = 16'hCCF0;
defparam \b2v_inst6|memory_layer[1][19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y36_N28
cycloneive_lcell_comb \b2v_inst6|memory_layer~54 (
// Equation(s):
// \b2v_inst6|memory_layer~54_combout  = (\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [19]))) # (!\b2v_inst6|Decoder0~0_combout  & (\b2v_inst6|memory_layer[1][19]~combout )))) # 
// (!\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[1][19]~combout ))

	.dataa(\b2v_inst6|memory_layer[1][19]~combout ),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~54_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~54 .lut_mask = 16'hEA2A;
defparam \b2v_inst6|memory_layer~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y29_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y36_N12
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][20] (
// Equation(s):
// \b2v_inst6|memory_layer[1][20]~combout  = (\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [20]))) # (!\b2v_inst6|Decoder0~4_combout  & (\b2v_inst6|memory_layer[1][20]~combout ))

	.dataa(\b2v_inst6|memory_layer[1][20]~combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [20]),
	.datac(gnd),
	.datad(\b2v_inst6|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][20]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][20] .lut_mask = 16'hCCAA;
defparam \b2v_inst6|memory_layer[1][20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y36_N22
cycloneive_lcell_comb \b2v_inst6|memory_layer~53 (
// Equation(s):
// \b2v_inst6|memory_layer~53_combout  = (\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [20]))) # (!\b2v_inst6|Decoder0~0_combout  & (\b2v_inst6|memory_layer[1][20]~combout )))) # 
// (!\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[1][20]~combout ))

	.dataa(\b2v_inst6|memory_layer[1][20]~combout ),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~53_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~53 .lut_mask = 16'hEA2A;
defparam \b2v_inst6|memory_layer~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y36_N10
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][18] (
// Equation(s):
// \b2v_inst6|memory_layer[1][18]~combout  = (\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [18]))) # (!\b2v_inst6|Decoder0~4_combout  & (\b2v_inst6|memory_layer[1][18]~combout ))

	.dataa(\b2v_inst6|memory_layer[1][18]~combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [18]),
	.datac(gnd),
	.datad(\b2v_inst6|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][18]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][18] .lut_mask = 16'hCCAA;
defparam \b2v_inst6|memory_layer[1][18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y36_N18
cycloneive_lcell_comb \b2v_inst6|memory_layer~55 (
// Equation(s):
// \b2v_inst6|memory_layer~55_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [18]))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[1][18]~combout )))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[1][18]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst6|memory_layer[1][18]~combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~55_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~55 .lut_mask = 16'hF870;
defparam \b2v_inst6|memory_layer~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y36_N16
cycloneive_lcell_comb \b2v_inst6|saida[1]~1 (
// Equation(s):
// \b2v_inst6|saida[1]~1_combout  = (!\b2v_inst6|memory_layer~52_combout  & (!\b2v_inst6|memory_layer~54_combout  & (!\b2v_inst6|memory_layer~53_combout  & !\b2v_inst6|memory_layer~55_combout )))

	.dataa(\b2v_inst6|memory_layer~52_combout ),
	.datab(\b2v_inst6|memory_layer~54_combout ),
	.datac(\b2v_inst6|memory_layer~53_combout ),
	.datad(\b2v_inst6|memory_layer~55_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[1]~1 .lut_mask = 16'h0001;
defparam \b2v_inst6|saida[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N2
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][0] (
// Equation(s):
// \b2v_inst6|memory_layer[1][0]~combout  = (\b2v_inst6|Decoder0~4_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [0])) # (!\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst6|memory_layer[1][0]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [0]),
	.datac(\b2v_inst6|Decoder0~4_combout ),
	.datad(\b2v_inst6|memory_layer[1][0]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][0]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][0] .lut_mask = 16'hCFC0;
defparam \b2v_inst6|memory_layer[1][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N12
cycloneive_lcell_comb \b2v_inst6|memory_layer~48 (
// Equation(s):
// \b2v_inst6|memory_layer~48_combout  = (\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [0]))) # (!\b2v_inst6|Decoder0~0_combout  & (\b2v_inst6|memory_layer[1][0]~combout )))) # 
// (!\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[1][0]~combout ))

	.dataa(\b2v_inst5|sprite_layer [0]),
	.datab(\b2v_inst6|memory_layer[1][0]~combout ),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~48_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~48 .lut_mask = 16'hEC4C;
defparam \b2v_inst6|memory_layer~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y46_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N24
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][22] (
// Equation(s):
// \b2v_inst6|memory_layer[1][22]~combout  = (\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [22]))) # (!\b2v_inst6|Decoder0~4_combout  & (\b2v_inst6|memory_layer[1][22]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[1][22]~combout ),
	.datac(\b2v_inst6|Decoder0~4_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][22]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][22] .lut_mask = 16'hFC0C;
defparam \b2v_inst6|memory_layer[1][22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N14
cycloneive_lcell_comb \b2v_inst6|memory_layer~51 (
// Equation(s):
// \b2v_inst6|memory_layer~51_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [22])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[1][22]~combout ))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[1][22]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [22]),
	.datab(\b2v_inst6|memory_layer[1][22]~combout ),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~51_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~51 .lut_mask = 16'hACCC;
defparam \b2v_inst6|memory_layer~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y41_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC;
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N22
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][1] (
// Equation(s):
// \b2v_inst6|memory_layer[1][1]~combout  = (\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [1]))) # (!\b2v_inst6|Decoder0~4_combout  & (\b2v_inst6|memory_layer[1][1]~combout ))

	.dataa(\b2v_inst6|memory_layer[1][1]~combout ),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~4_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][1]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][1] .lut_mask = 16'hFA0A;
defparam \b2v_inst6|memory_layer[1][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N26
cycloneive_lcell_comb \b2v_inst6|memory_layer~49 (
// Equation(s):
// \b2v_inst6|memory_layer~49_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [1])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[1][1]~combout ))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[1][1]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [1]),
	.datac(\b2v_inst6|memory_layer[1][1]~combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~49_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~49 .lut_mask = 16'hD8F0;
defparam \b2v_inst6|memory_layer~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y48_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N16
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][23] (
// Equation(s):
// \b2v_inst6|memory_layer[1][23]~combout  = (\b2v_inst6|Decoder0~4_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [23])) # (!\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst6|memory_layer[1][23]~combout )))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [23]),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~4_combout ),
	.datad(\b2v_inst6|memory_layer[1][23]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][23]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][23] .lut_mask = 16'hAFA0;
defparam \b2v_inst6|memory_layer[1][23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N0
cycloneive_lcell_comb \b2v_inst6|memory_layer~50 (
// Equation(s):
// \b2v_inst6|memory_layer~50_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [23])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[1][23]~combout ))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[1][23]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [23]),
	.datab(\b2v_inst6|memory_layer[1][23]~combout ),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~50_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~50 .lut_mask = 16'hACCC;
defparam \b2v_inst6|memory_layer~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N6
cycloneive_lcell_comb \b2v_inst6|saida[1]~0 (
// Equation(s):
// \b2v_inst6|saida[1]~0_combout  = (\b2v_inst6|memory_layer~48_combout  & (!\b2v_inst6|memory_layer~51_combout  & (!\b2v_inst6|memory_layer~49_combout  & !\b2v_inst6|memory_layer~50_combout )))

	.dataa(\b2v_inst6|memory_layer~48_combout ),
	.datab(\b2v_inst6|memory_layer~51_combout ),
	.datac(\b2v_inst6|memory_layer~49_combout ),
	.datad(\b2v_inst6|memory_layer~50_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[1]~0 .lut_mask = 16'h0002;
defparam \b2v_inst6|saida[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y50_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N10
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][10] (
// Equation(s):
// \b2v_inst6|memory_layer[1][10]~combout  = (\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [10]))) # (!\b2v_inst6|Decoder0~4_combout  & (\b2v_inst6|memory_layer[1][10]~combout ))

	.dataa(\b2v_inst6|memory_layer[1][10]~combout ),
	.datab(gnd),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [10]),
	.datad(\b2v_inst6|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][10]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][10] .lut_mask = 16'hF0AA;
defparam \b2v_inst6|memory_layer[1][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N22
cycloneive_lcell_comb \b2v_inst6|memory_layer~63 (
// Equation(s):
// \b2v_inst6|memory_layer~63_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [10])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[1][10]~combout ))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[1][10]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [10]),
	.datad(\b2v_inst6|memory_layer[1][10]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~63_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~63 .lut_mask = 16'hF780;
defparam \b2v_inst6|memory_layer~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N18
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][12] (
// Equation(s):
// \b2v_inst6|memory_layer[1][12]~combout  = (\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [12]))) # (!\b2v_inst6|Decoder0~4_combout  & (\b2v_inst6|memory_layer[1][12]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[1][12]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [12]),
	.datad(\b2v_inst6|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][12]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][12] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|memory_layer[1][12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N20
cycloneive_lcell_comb \b2v_inst6|memory_layer~61 (
// Equation(s):
// \b2v_inst6|memory_layer~61_combout  = (\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~0_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [12])) # (!\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst6|memory_layer[1][12]~combout ))))) # 
// (!\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[1][12]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [12]),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst6|memory_layer[1][12]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~61_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~61 .lut_mask = 16'hBF80;
defparam \b2v_inst6|memory_layer~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y44_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N10
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][13] (
// Equation(s):
// \b2v_inst6|memory_layer[1][13]~combout  = (\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [13]))) # (!\b2v_inst6|Decoder0~4_combout  & (\b2v_inst6|memory_layer[1][13]~combout ))

	.dataa(\b2v_inst6|memory_layer[1][13]~combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [13]),
	.datac(gnd),
	.datad(\b2v_inst6|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][13]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][13] .lut_mask = 16'hCCAA;
defparam \b2v_inst6|memory_layer[1][13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N30
cycloneive_lcell_comb \b2v_inst6|memory_layer~60 (
// Equation(s):
// \b2v_inst6|memory_layer~60_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [13])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[1][13]~combout ))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[1][13]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [13]),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|memory_layer[1][13]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~60_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~60 .lut_mask = 16'hDF80;
defparam \b2v_inst6|memory_layer~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y42_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N16
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][11] (
// Equation(s):
// \b2v_inst6|memory_layer[1][11]~combout  = (\b2v_inst6|Decoder0~4_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [11])) # (!\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst6|memory_layer[1][11]~combout )))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [11]),
	.datab(\b2v_inst6|memory_layer[1][11]~combout ),
	.datac(\b2v_inst6|Decoder0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][11]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][11] .lut_mask = 16'hACAC;
defparam \b2v_inst6|memory_layer[1][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N12
cycloneive_lcell_comb \b2v_inst6|memory_layer~62 (
// Equation(s):
// \b2v_inst6|memory_layer~62_combout  = (\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~0_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [11])) # (!\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst6|memory_layer[1][11]~combout ))))) # 
// (!\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[1][11]~combout ))))

	.dataa(\b2v_inst5|sprite_layer [0]),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [11]),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst6|memory_layer[1][11]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~62_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~62 .lut_mask = 16'hDF80;
defparam \b2v_inst6|memory_layer~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N6
cycloneive_lcell_comb \b2v_inst6|saida[1]~3 (
// Equation(s):
// \b2v_inst6|saida[1]~3_combout  = (!\b2v_inst6|memory_layer~63_combout  & (!\b2v_inst6|memory_layer~61_combout  & (!\b2v_inst6|memory_layer~60_combout  & !\b2v_inst6|memory_layer~62_combout )))

	.dataa(\b2v_inst6|memory_layer~63_combout ),
	.datab(\b2v_inst6|memory_layer~61_combout ),
	.datac(\b2v_inst6|memory_layer~60_combout ),
	.datad(\b2v_inst6|memory_layer~62_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[1]~3 .lut_mask = 16'h0001;
defparam \b2v_inst6|saida[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y37_N22
cycloneive_lcell_comb \b2v_inst6|saida[1]~4 (
// Equation(s):
// \b2v_inst6|saida[1]~4_combout  = (\b2v_inst6|saida[1]~2_combout  & (\b2v_inst6|saida[1]~1_combout  & (\b2v_inst6|saida[1]~0_combout  & \b2v_inst6|saida[1]~3_combout )))

	.dataa(\b2v_inst6|saida[1]~2_combout ),
	.datab(\b2v_inst6|saida[1]~1_combout ),
	.datac(\b2v_inst6|saida[1]~0_combout ),
	.datad(\b2v_inst6|saida[1]~3_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[1]~4 .lut_mask = 16'h8000;
defparam \b2v_inst6|saida[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y31_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000FFFFFFFF00000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N20
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][5] (
// Equation(s):
// \b2v_inst6|memory_layer[1][5]~combout  = (\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [5]))) # (!\b2v_inst6|Decoder0~4_combout  & (\b2v_inst6|memory_layer[1][5]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[1][5]~combout ),
	.datac(\b2v_inst6|Decoder0~4_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][5]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][5] .lut_mask = 16'hFC0C;
defparam \b2v_inst6|memory_layer[1][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N24
cycloneive_lcell_comb \b2v_inst6|memory_layer~71 (
// Equation(s):
// \b2v_inst6|memory_layer~71_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [5]))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[1][5]~combout )))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (\b2v_inst6|memory_layer[1][5]~combout ))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst6|memory_layer[1][5]~combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~71_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~71 .lut_mask = 16'hEC4C;
defparam \b2v_inst6|memory_layer~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y49_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0;
// synopsys translate_on

// Location: LCCOMB_X17_Y35_N4
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][2] (
// Equation(s):
// \b2v_inst6|memory_layer[1][2]~combout  = (\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [2]))) # (!\b2v_inst6|Decoder0~4_combout  & (\b2v_inst6|memory_layer[1][2]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[1][2]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [2]),
	.datad(\b2v_inst6|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][2]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][2] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|memory_layer[1][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y35_N22
cycloneive_lcell_comb \b2v_inst6|memory_layer~70 (
// Equation(s):
// \b2v_inst6|memory_layer~70_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [2])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[1][2]~combout ))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[1][2]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [2]),
	.datac(\b2v_inst6|memory_layer[1][2]~combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~70_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~70 .lut_mask = 16'hD8F0;
defparam \b2v_inst6|memory_layer~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y30_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00;
// synopsys translate_on

// Location: LCCOMB_X17_Y35_N18
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][3] (
// Equation(s):
// \b2v_inst6|memory_layer[1][3]~combout  = (\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [3]))) # (!\b2v_inst6|Decoder0~4_combout  & (\b2v_inst6|memory_layer[1][3]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[1][3]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [3]),
	.datad(\b2v_inst6|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][3]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][3] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|memory_layer[1][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y35_N10
cycloneive_lcell_comb \b2v_inst6|memory_layer~69 (
// Equation(s):
// \b2v_inst6|memory_layer~69_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [3])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[1][3]~combout ))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[1][3]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [3]),
	.datab(\b2v_inst6|memory_layer[1][3]~combout ),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~69_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~69 .lut_mask = 16'hACCC;
defparam \b2v_inst6|memory_layer~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y35_N8
cycloneive_lcell_comb \b2v_inst6|saida[1]~6 (
// Equation(s):
// \b2v_inst6|saida[1]~6_combout  = (!\b2v_inst6|memory_layer~70_combout  & !\b2v_inst6|memory_layer~69_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2v_inst6|memory_layer~70_combout ),
	.datad(\b2v_inst6|memory_layer~69_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[1]~6 .lut_mask = 16'h000F;
defparam \b2v_inst6|saida[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y32_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N28
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][7] (
// Equation(s):
// \b2v_inst6|memory_layer[1][7]~combout  = (\b2v_inst6|Decoder0~4_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [7])) # (!\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst6|memory_layer[1][7]~combout )))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [7]),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~4_combout ),
	.datad(\b2v_inst6|memory_layer[1][7]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][7]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][7] .lut_mask = 16'hAFA0;
defparam \b2v_inst6|memory_layer[1][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N10
cycloneive_lcell_comb \b2v_inst6|memory_layer~66 (
// Equation(s):
// \b2v_inst6|memory_layer~66_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [7])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[1][7]~combout ))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[1][7]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [7]),
	.datad(\b2v_inst6|memory_layer[1][7]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~66_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~66 .lut_mask = 16'hF780;
defparam \b2v_inst6|memory_layer~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y35_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N18
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][8] (
// Equation(s):
// \b2v_inst6|memory_layer[1][8]~combout  = (\b2v_inst6|Decoder0~4_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [8])) # (!\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst6|memory_layer[1][8]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [8]),
	.datac(\b2v_inst6|Decoder0~4_combout ),
	.datad(\b2v_inst6|memory_layer[1][8]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][8]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][8] .lut_mask = 16'hCFC0;
defparam \b2v_inst6|memory_layer[1][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N8
cycloneive_lcell_comb \b2v_inst6|memory_layer~65 (
// Equation(s):
// \b2v_inst6|memory_layer~65_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [8])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[1][8]~combout ))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[1][8]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [8]),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|memory_layer[1][8]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~65_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~65 .lut_mask = 16'hDF80;
defparam \b2v_inst6|memory_layer~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N4
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][9] (
// Equation(s):
// \b2v_inst6|memory_layer[1][9]~combout  = (\b2v_inst6|Decoder0~4_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [9])) # (!\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst6|memory_layer[1][9]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [9]),
	.datac(\b2v_inst6|Decoder0~4_combout ),
	.datad(\b2v_inst6|memory_layer[1][9]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][9]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][9] .lut_mask = 16'hCFC0;
defparam \b2v_inst6|memory_layer[1][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N30
cycloneive_lcell_comb \b2v_inst6|memory_layer~64 (
// Equation(s):
// \b2v_inst6|memory_layer~64_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [9]))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[1][9]~combout )))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (\b2v_inst6|memory_layer[1][9]~combout ))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst6|memory_layer[1][9]~combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~64_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~64 .lut_mask = 16'hEC4C;
defparam \b2v_inst6|memory_layer~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF0000000000000000FFFFFFFFFFFFFFFF0000000000000000;
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N12
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][6] (
// Equation(s):
// \b2v_inst6|memory_layer[1][6]~combout  = (\b2v_inst6|Decoder0~4_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [6])) # (!\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst6|memory_layer[1][6]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [6]),
	.datac(\b2v_inst6|Decoder0~4_combout ),
	.datad(\b2v_inst6|memory_layer[1][6]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][6]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][6] .lut_mask = 16'hCFC0;
defparam \b2v_inst6|memory_layer[1][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N20
cycloneive_lcell_comb \b2v_inst6|memory_layer~67 (
// Equation(s):
// \b2v_inst6|memory_layer~67_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [6])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[1][6]~combout ))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[1][6]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [6]),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|memory_layer[1][6]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~67_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~67 .lut_mask = 16'hDF80;
defparam \b2v_inst6|memory_layer~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N6
cycloneive_lcell_comb \b2v_inst6|saida[1]~5 (
// Equation(s):
// \b2v_inst6|saida[1]~5_combout  = (!\b2v_inst6|memory_layer~66_combout  & (!\b2v_inst6|memory_layer~65_combout  & (!\b2v_inst6|memory_layer~64_combout  & !\b2v_inst6|memory_layer~67_combout )))

	.dataa(\b2v_inst6|memory_layer~66_combout ),
	.datab(\b2v_inst6|memory_layer~65_combout ),
	.datac(\b2v_inst6|memory_layer~64_combout ),
	.datad(\b2v_inst6|memory_layer~67_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[1]~5 .lut_mask = 16'h0001;
defparam \b2v_inst6|saida[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~inputclkctrl_outclk ),
	.clk1(\clock~input_o ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\b2v_inst5|sprite_id [4],\b2v_inst5|sprite_id [3],\b2v_inst5|sprite_id [2],\b2v_inst5|sprite_id [1],\b2v_inst5|sprite_id [0],\b2v_inst5|anchor_y [3],\b2v_inst5|anchor_y [2],\b2v_inst5|anchor_y [1],\b2v_inst5|anchor_y [0],\b2v_inst5|anchor_x [3],\b2v_inst5|anchor_x [2],\b2v_inst5|anchor_x [1],
\b2v_inst5|anchor_x [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\b2v_inst3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .init_file = "Memory_RAM.mif";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "RAM2:b2v_inst3|altsyncram:altsyncram_component|altsyncram_0cr3:auto_generated|ALTSYNCRAM";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 8192;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 24;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \b2v_inst3|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000FFFF0000;
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N14
cycloneive_lcell_comb \b2v_inst6|memory_layer[1][4] (
// Equation(s):
// \b2v_inst6|memory_layer[1][4]~combout  = (\b2v_inst6|Decoder0~4_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [4])) # (!\b2v_inst6|Decoder0~4_combout  & ((\b2v_inst6|memory_layer[1][4]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [4]),
	.datac(\b2v_inst6|Decoder0~4_combout ),
	.datad(\b2v_inst6|memory_layer[1][4]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[1][4]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[1][4] .lut_mask = 16'hCFC0;
defparam \b2v_inst6|memory_layer[1][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N16
cycloneive_lcell_comb \b2v_inst6|memory_layer~68 (
// Equation(s):
// \b2v_inst6|memory_layer~68_combout  = (\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~0_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [4])) # (!\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst6|memory_layer[1][4]~combout ))))) # 
// (!\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[1][4]~combout ))))

	.dataa(\b2v_inst5|sprite_layer [0]),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [4]),
	.datac(\b2v_inst6|memory_layer[1][4]~combout ),
	.datad(\b2v_inst6|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~68_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~68 .lut_mask = 16'hD8F0;
defparam \b2v_inst6|memory_layer~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y37_N28
cycloneive_lcell_comb \b2v_inst6|saida[1]~7 (
// Equation(s):
// \b2v_inst6|saida[1]~7_combout  = (!\b2v_inst6|memory_layer~71_combout  & (\b2v_inst6|saida[1]~6_combout  & (\b2v_inst6|saida[1]~5_combout  & \b2v_inst6|memory_layer~68_combout )))

	.dataa(\b2v_inst6|memory_layer~71_combout ),
	.datab(\b2v_inst6|saida[1]~6_combout ),
	.datac(\b2v_inst6|saida[1]~5_combout ),
	.datad(\b2v_inst6|memory_layer~68_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[1]~7 .lut_mask = 16'h4000;
defparam \b2v_inst6|saida[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y37_N20
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][8] (
// Equation(s):
// \b2v_inst6|memory_layer[0][8]~combout  = (\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [8]))) # (!\b2v_inst6|Decoder0~2_combout  & (\b2v_inst6|memory_layer[0][8]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[0][8]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [8]),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][8]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][8] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|memory_layer[0][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y37_N14
cycloneive_lcell_comb \b2v_inst6|memory_layer~17 (
// Equation(s):
// \b2v_inst6|memory_layer~17_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[0][8]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [8])))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[0][8]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [8]),
	.datab(\b2v_inst6|memory_layer[0][8]~combout ),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~17_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~17 .lut_mask = 16'hCCAC;
defparam \b2v_inst6|memory_layer~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y37_N4
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][9] (
// Equation(s):
// \b2v_inst6|memory_layer[0][9]~combout  = (\b2v_inst6|Decoder0~2_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [9])) # (!\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst6|memory_layer[0][9]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [9]),
	.datac(\b2v_inst6|memory_layer[0][9]~combout ),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][9]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][9] .lut_mask = 16'hCCF0;
defparam \b2v_inst6|memory_layer[0][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y37_N12
cycloneive_lcell_comb \b2v_inst6|memory_layer~16 (
// Equation(s):
// \b2v_inst6|memory_layer~16_combout  = (\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[0][9]~combout )))) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [9]))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (\b2v_inst6|memory_layer[0][9]~combout ))))

	.dataa(\b2v_inst5|sprite_layer [0]),
	.datab(\b2v_inst6|Decoder0~0_combout ),
	.datac(\b2v_inst6|memory_layer[0][9]~combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~16_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~16 .lut_mask = 16'hF4B0;
defparam \b2v_inst6|memory_layer~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y37_N10
cycloneive_lcell_comb \b2v_inst6|Equal3~5 (
// Equation(s):
// \b2v_inst6|Equal3~5_combout  = (\b2v_inst6|memory_layer~17_combout ) # (\b2v_inst6|memory_layer~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2v_inst6|memory_layer~17_combout ),
	.datad(\b2v_inst6|memory_layer~16_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Equal3~5_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Equal3~5 .lut_mask = 16'hFFF0;
defparam \b2v_inst6|Equal3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y37_N6
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][7] (
// Equation(s):
// \b2v_inst6|memory_layer[0][7]~combout  = (\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [7]))) # (!\b2v_inst6|Decoder0~2_combout  & (\b2v_inst6|memory_layer[0][7]~combout ))

	.dataa(\b2v_inst6|memory_layer[0][7]~combout ),
	.datab(gnd),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [7]),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][7]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][7] .lut_mask = 16'hF0AA;
defparam \b2v_inst6|memory_layer[0][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y37_N28
cycloneive_lcell_comb \b2v_inst6|memory_layer~18 (
// Equation(s):
// \b2v_inst6|memory_layer~18_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[0][7]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [7]))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (\b2v_inst6|memory_layer[0][7]~combout ))

	.dataa(\b2v_inst6|memory_layer[0][7]~combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [7]),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~18_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~18 .lut_mask = 16'hAACA;
defparam \b2v_inst6|memory_layer~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y37_N0
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][6] (
// Equation(s):
// \b2v_inst6|memory_layer[0][6]~combout  = (\b2v_inst6|Decoder0~2_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [6])) # (!\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst6|memory_layer[0][6]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [6]),
	.datac(\b2v_inst6|memory_layer[0][6]~combout ),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][6]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][6] .lut_mask = 16'hCCF0;
defparam \b2v_inst6|memory_layer[0][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y37_N30
cycloneive_lcell_comb \b2v_inst6|memory_layer~19 (
// Equation(s):
// \b2v_inst6|memory_layer~19_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[0][6]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [6])))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[0][6]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [6]),
	.datab(\b2v_inst6|memory_layer[0][6]~combout ),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~19_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~19 .lut_mask = 16'hCCAC;
defparam \b2v_inst6|memory_layer~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y37_N24
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][3] (
// Equation(s):
// \b2v_inst6|memory_layer[0][3]~combout  = (\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [3]))) # (!\b2v_inst6|Decoder0~2_combout  & (\b2v_inst6|memory_layer[0][3]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[0][3]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [3]),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][3]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][3] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|memory_layer[0][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y37_N26
cycloneive_lcell_comb \b2v_inst6|memory_layer~21 (
// Equation(s):
// \b2v_inst6|memory_layer~21_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[0][3]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [3])))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[0][3]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [3]),
	.datab(\b2v_inst6|Decoder0~0_combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|memory_layer[0][3]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~21_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~21 .lut_mask = 16'hFB08;
defparam \b2v_inst6|memory_layer~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y37_N22
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][4] (
// Equation(s):
// \b2v_inst6|memory_layer[0][4]~combout  = (\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [4]))) # (!\b2v_inst6|Decoder0~2_combout  & (\b2v_inst6|memory_layer[0][4]~combout ))

	.dataa(\b2v_inst6|memory_layer[0][4]~combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [4]),
	.datac(gnd),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][4]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][4] .lut_mask = 16'hCCAA;
defparam \b2v_inst6|memory_layer[0][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y37_N8
cycloneive_lcell_comb \b2v_inst6|memory_layer~23 (
// Equation(s):
// \b2v_inst6|memory_layer~23_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[0][4]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [4]))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (\b2v_inst6|memory_layer[0][4]~combout ))

	.dataa(\b2v_inst6|memory_layer[0][4]~combout ),
	.datab(\b2v_inst6|Decoder0~0_combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [4]),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~23_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~23 .lut_mask = 16'hAAE2;
defparam \b2v_inst6|memory_layer~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N4
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][5] (
// Equation(s):
// \b2v_inst6|memory_layer[0][5]~combout  = (\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [5]))) # (!\b2v_inst6|Decoder0~2_combout  & (\b2v_inst6|memory_layer[0][5]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[0][5]~combout ),
	.datac(\b2v_inst6|Decoder0~2_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][5]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][5] .lut_mask = 16'hFC0C;
defparam \b2v_inst6|memory_layer[0][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N26
cycloneive_lcell_comb \b2v_inst6|memory_layer~20 (
// Equation(s):
// \b2v_inst6|memory_layer~20_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[0][5]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [5]))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (\b2v_inst6|memory_layer[0][5]~combout ))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst6|memory_layer[0][5]~combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [5]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~20_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~20 .lut_mask = 16'hCEC4;
defparam \b2v_inst6|memory_layer~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y37_N14
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][2] (
// Equation(s):
// \b2v_inst6|memory_layer[0][2]~combout  = (\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [2]))) # (!\b2v_inst6|Decoder0~2_combout  & (\b2v_inst6|memory_layer[0][2]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[0][2]~combout ),
	.datac(\b2v_inst6|Decoder0~2_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][2]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][2] .lut_mask = 16'hFC0C;
defparam \b2v_inst6|memory_layer[0][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y37_N18
cycloneive_lcell_comb \b2v_inst6|memory_layer~22 (
// Equation(s):
// \b2v_inst6|memory_layer~22_combout  = (\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[0][2]~combout )))) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [2]))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (\b2v_inst6|memory_layer[0][2]~combout ))))

	.dataa(\b2v_inst5|sprite_layer [0]),
	.datab(\b2v_inst6|Decoder0~0_combout ),
	.datac(\b2v_inst6|memory_layer[0][2]~combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~22_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~22 .lut_mask = 16'hF4B0;
defparam \b2v_inst6|memory_layer~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y37_N2
cycloneive_lcell_comb \b2v_inst6|Equal3~6 (
// Equation(s):
// \b2v_inst6|Equal3~6_combout  = (\b2v_inst6|memory_layer~21_combout ) # (((\b2v_inst6|memory_layer~20_combout ) # (\b2v_inst6|memory_layer~22_combout )) # (!\b2v_inst6|memory_layer~23_combout ))

	.dataa(\b2v_inst6|memory_layer~21_combout ),
	.datab(\b2v_inst6|memory_layer~23_combout ),
	.datac(\b2v_inst6|memory_layer~20_combout ),
	.datad(\b2v_inst6|memory_layer~22_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Equal3~6_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Equal3~6 .lut_mask = 16'hFFFB;
defparam \b2v_inst6|Equal3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y37_N16
cycloneive_lcell_comb \b2v_inst6|Equal3~7 (
// Equation(s):
// \b2v_inst6|Equal3~7_combout  = (\b2v_inst6|Equal3~5_combout ) # ((\b2v_inst6|memory_layer~18_combout ) # ((\b2v_inst6|memory_layer~19_combout ) # (\b2v_inst6|Equal3~6_combout )))

	.dataa(\b2v_inst6|Equal3~5_combout ),
	.datab(\b2v_inst6|memory_layer~18_combout ),
	.datac(\b2v_inst6|memory_layer~19_combout ),
	.datad(\b2v_inst6|Equal3~6_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Equal3~7_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Equal3~7 .lut_mask = 16'hFFFE;
defparam \b2v_inst6|Equal3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N14
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][21] (
// Equation(s):
// \b2v_inst6|memory_layer[0][21]~combout  = (\b2v_inst6|Decoder0~2_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [21])) # (!\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst6|memory_layer[0][21]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [21]),
	.datac(\b2v_inst6|memory_layer[0][21]~combout ),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][21]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][21] .lut_mask = 16'hCCF0;
defparam \b2v_inst6|memory_layer[0][21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N26
cycloneive_lcell_comb \b2v_inst6|memory_layer~4 (
// Equation(s):
// \b2v_inst6|memory_layer~4_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[0][21]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [21]))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[0][21]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst6|memory_layer[0][21]~combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~4_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~4 .lut_mask = 16'hF2D0;
defparam \b2v_inst6|memory_layer~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N18
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][18] (
// Equation(s):
// \b2v_inst6|memory_layer[0][18]~combout  = (\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [18]))) # (!\b2v_inst6|Decoder0~2_combout  & (\b2v_inst6|memory_layer[0][18]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[0][18]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [18]),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][18]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][18] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|memory_layer[0][18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N0
cycloneive_lcell_comb \b2v_inst6|memory_layer~7 (
// Equation(s):
// \b2v_inst6|memory_layer~7_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[0][18]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [18]))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[0][18]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst6|memory_layer[0][18]~combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~7_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~7 .lut_mask = 16'hF2D0;
defparam \b2v_inst6|memory_layer~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N16
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][20] (
// Equation(s):
// \b2v_inst6|memory_layer[0][20]~combout  = (\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [20]))) # (!\b2v_inst6|Decoder0~2_combout  & (\b2v_inst6|memory_layer[0][20]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[0][20]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [20]),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][20]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][20] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|memory_layer[0][20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N22
cycloneive_lcell_comb \b2v_inst6|memory_layer~5 (
// Equation(s):
// \b2v_inst6|memory_layer~5_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[0][20]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [20])))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[0][20]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [20]),
	.datad(\b2v_inst6|memory_layer[0][20]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~5_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~5 .lut_mask = 16'hFD20;
defparam \b2v_inst6|memory_layer~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N8
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][13] (
// Equation(s):
// \b2v_inst6|memory_layer[0][13]~combout  = (\b2v_inst6|Decoder0~2_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [13])) # (!\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst6|memory_layer[0][13]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [13]),
	.datac(\b2v_inst6|memory_layer[0][13]~combout ),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][13]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][13] .lut_mask = 16'hCCF0;
defparam \b2v_inst6|memory_layer[0][13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N24
cycloneive_lcell_comb \b2v_inst6|memory_layer~6 (
// Equation(s):
// \b2v_inst6|memory_layer~6_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[0][13]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [13])))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[0][13]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [13]),
	.datac(\b2v_inst6|memory_layer[0][13]~combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~6_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~6 .lut_mask = 16'hF0D8;
defparam \b2v_inst6|memory_layer~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N20
cycloneive_lcell_comb \b2v_inst6|Equal3~1 (
// Equation(s):
// \b2v_inst6|Equal3~1_combout  = (\b2v_inst6|memory_layer~4_combout ) # ((\b2v_inst6|memory_layer~7_combout ) # ((\b2v_inst6|memory_layer~5_combout ) # (\b2v_inst6|memory_layer~6_combout )))

	.dataa(\b2v_inst6|memory_layer~4_combout ),
	.datab(\b2v_inst6|memory_layer~7_combout ),
	.datac(\b2v_inst6|memory_layer~5_combout ),
	.datad(\b2v_inst6|memory_layer~6_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Equal3~1 .lut_mask = 16'hFFFE;
defparam \b2v_inst6|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N16
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][10] (
// Equation(s):
// \b2v_inst6|memory_layer[0][10]~combout  = (\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [10]))) # (!\b2v_inst6|Decoder0~2_combout  & (\b2v_inst6|memory_layer[0][10]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[0][10]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [10]),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][10]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][10] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|memory_layer[0][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N12
cycloneive_lcell_comb \b2v_inst6|memory_layer~15 (
// Equation(s):
// \b2v_inst6|memory_layer~15_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[0][10]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [10])))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[0][10]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [10]),
	.datad(\b2v_inst6|memory_layer[0][10]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~15_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~15 .lut_mask = 16'hFD20;
defparam \b2v_inst6|memory_layer~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N24
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][12] (
// Equation(s):
// \b2v_inst6|memory_layer[0][12]~combout  = (\b2v_inst6|Decoder0~2_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [12])) # (!\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst6|memory_layer[0][12]~combout )))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [12]),
	.datab(gnd),
	.datac(\b2v_inst6|memory_layer[0][12]~combout ),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][12]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][12] .lut_mask = 16'hAAF0;
defparam \b2v_inst6|memory_layer[0][12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N2
cycloneive_lcell_comb \b2v_inst6|memory_layer~13 (
// Equation(s):
// \b2v_inst6|memory_layer~13_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[0][12]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [12]))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (\b2v_inst6|memory_layer[0][12]~combout ))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst6|memory_layer[0][12]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [12]),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~13_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~13 .lut_mask = 16'hCCE4;
defparam \b2v_inst6|memory_layer~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N26
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][1] (
// Equation(s):
// \b2v_inst6|memory_layer[0][1]~combout  = (\b2v_inst6|Decoder0~2_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [1])) # (!\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst6|memory_layer[0][1]~combout )))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [1]),
	.datab(gnd),
	.datac(\b2v_inst6|memory_layer[0][1]~combout ),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][1]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][1] .lut_mask = 16'hAAF0;
defparam \b2v_inst6|memory_layer[0][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N8
cycloneive_lcell_comb \b2v_inst6|memory_layer~12 (
// Equation(s):
// \b2v_inst6|memory_layer~12_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[0][1]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [1]))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (\b2v_inst6|memory_layer[0][1]~combout ))

	.dataa(\b2v_inst6|memory_layer[0][1]~combout ),
	.datab(\b2v_inst6|Decoder0~0_combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [1]),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~12_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~12 .lut_mask = 16'hAAE2;
defparam \b2v_inst6|memory_layer~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N6
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][11] (
// Equation(s):
// \b2v_inst6|memory_layer[0][11]~combout  = (\b2v_inst6|Decoder0~2_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [11])) # (!\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst6|memory_layer[0][11]~combout )))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [11]),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~2_combout ),
	.datad(\b2v_inst6|memory_layer[0][11]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][11]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][11] .lut_mask = 16'hAFA0;
defparam \b2v_inst6|memory_layer[0][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N22
cycloneive_lcell_comb \b2v_inst6|memory_layer~14 (
// Equation(s):
// \b2v_inst6|memory_layer~14_combout  = (\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[0][11]~combout )))) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~0_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [11])) # 
// (!\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst6|memory_layer[0][11]~combout )))))

	.dataa(\b2v_inst5|sprite_layer [0]),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [11]),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst6|memory_layer[0][11]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~14_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~14 .lut_mask = 16'hEF40;
defparam \b2v_inst6|memory_layer~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N28
cycloneive_lcell_comb \b2v_inst6|Equal3~3 (
// Equation(s):
// \b2v_inst6|Equal3~3_combout  = (\b2v_inst6|memory_layer~15_combout ) # ((\b2v_inst6|memory_layer~13_combout ) # ((\b2v_inst6|memory_layer~12_combout ) # (\b2v_inst6|memory_layer~14_combout )))

	.dataa(\b2v_inst6|memory_layer~15_combout ),
	.datab(\b2v_inst6|memory_layer~13_combout ),
	.datac(\b2v_inst6|memory_layer~12_combout ),
	.datad(\b2v_inst6|memory_layer~14_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Equal3~3_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Equal3~3 .lut_mask = 16'hFFFE;
defparam \b2v_inst6|Equal3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N10
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][17] (
// Equation(s):
// \b2v_inst6|memory_layer[0][17]~combout  = (\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [17]))) # (!\b2v_inst6|Decoder0~2_combout  & (\b2v_inst6|memory_layer[0][17]~combout ))

	.dataa(\b2v_inst6|memory_layer[0][17]~combout ),
	.datab(gnd),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [17]),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][17]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][17] .lut_mask = 16'hF0AA;
defparam \b2v_inst6|memory_layer[0][17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N12
cycloneive_lcell_comb \b2v_inst6|memory_layer~8 (
// Equation(s):
// \b2v_inst6|memory_layer~8_combout  = (\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[0][17]~combout )))) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~0_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [17])) # 
// (!\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst6|memory_layer[0][17]~combout )))))

	.dataa(\b2v_inst5|sprite_layer [0]),
	.datab(\b2v_inst6|Decoder0~0_combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [17]),
	.datad(\b2v_inst6|memory_layer[0][17]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~8 .lut_mask = 16'hFB40;
defparam \b2v_inst6|memory_layer~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N28
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][14] (
// Equation(s):
// \b2v_inst6|memory_layer[0][14]~combout  = (\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [14]))) # (!\b2v_inst6|Decoder0~2_combout  & (\b2v_inst6|memory_layer[0][14]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[0][14]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [14]),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][14]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][14] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|memory_layer[0][14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N18
cycloneive_lcell_comb \b2v_inst6|memory_layer~11 (
// Equation(s):
// \b2v_inst6|memory_layer~11_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[0][14]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [14])))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[0][14]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [14]),
	.datab(\b2v_inst6|memory_layer[0][14]~combout ),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~11_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~11 .lut_mask = 16'hCCAC;
defparam \b2v_inst6|memory_layer~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N30
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][16] (
// Equation(s):
// \b2v_inst6|memory_layer[0][16]~combout  = (\b2v_inst6|Decoder0~2_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [16])) # (!\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst6|memory_layer[0][16]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [16]),
	.datac(\b2v_inst6|memory_layer[0][16]~combout ),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][16]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][16] .lut_mask = 16'hCCF0;
defparam \b2v_inst6|memory_layer[0][16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N4
cycloneive_lcell_comb \b2v_inst6|memory_layer~9 (
// Equation(s):
// \b2v_inst6|memory_layer~9_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[0][16]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [16])))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[0][16]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [16]),
	.datac(\b2v_inst6|memory_layer[0][16]~combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~9_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~9 .lut_mask = 16'hF0D8;
defparam \b2v_inst6|memory_layer~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N18
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][15] (
// Equation(s):
// \b2v_inst6|memory_layer[0][15]~combout  = (\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [15]))) # (!\b2v_inst6|Decoder0~2_combout  & (\b2v_inst6|memory_layer[0][15]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[0][15]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [15]),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][15]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][15] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|memory_layer[0][15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N6
cycloneive_lcell_comb \b2v_inst6|memory_layer~10 (
// Equation(s):
// \b2v_inst6|memory_layer~10_combout  = (\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[0][15]~combout )))) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~0_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [15])) # 
// (!\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst6|memory_layer[0][15]~combout )))))

	.dataa(\b2v_inst5|sprite_layer [0]),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [15]),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst6|memory_layer[0][15]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~10 .lut_mask = 16'hEF40;
defparam \b2v_inst6|memory_layer~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y37_N0
cycloneive_lcell_comb \b2v_inst6|Equal3~2 (
// Equation(s):
// \b2v_inst6|Equal3~2_combout  = (\b2v_inst6|memory_layer~8_combout ) # ((\b2v_inst6|memory_layer~11_combout ) # ((\b2v_inst6|memory_layer~9_combout ) # (\b2v_inst6|memory_layer~10_combout )))

	.dataa(\b2v_inst6|memory_layer~8_combout ),
	.datab(\b2v_inst6|memory_layer~11_combout ),
	.datac(\b2v_inst6|memory_layer~9_combout ),
	.datad(\b2v_inst6|memory_layer~10_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Equal3~2 .lut_mask = 16'hFFFE;
defparam \b2v_inst6|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N10
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][23] (
// Equation(s):
// \b2v_inst6|memory_layer[0][23]~combout  = (\b2v_inst6|Decoder0~2_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [23])) # (!\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst6|memory_layer[0][23]~combout )))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [23]),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~2_combout ),
	.datad(\b2v_inst6|memory_layer[0][23]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][23]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][23] .lut_mask = 16'hAFA0;
defparam \b2v_inst6|memory_layer[0][23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N28
cycloneive_lcell_comb \b2v_inst6|memory_layer~2 (
// Equation(s):
// \b2v_inst6|memory_layer~2_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[0][23]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [23]))))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (\b2v_inst6|memory_layer[0][23]~combout ))

	.dataa(\b2v_inst6|memory_layer[0][23]~combout ),
	.datab(\b2v_inst6|Decoder0~0_combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [23]),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~2_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~2 .lut_mask = 16'hAAE2;
defparam \b2v_inst6|memory_layer~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N18
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][19] (
// Equation(s):
// \b2v_inst6|memory_layer[0][19]~combout  = (\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [19]))) # (!\b2v_inst6|Decoder0~2_combout  & (\b2v_inst6|memory_layer[0][19]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[0][19]~combout ),
	.datac(\b2v_inst6|Decoder0~2_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][19]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][19] .lut_mask = 16'hFC0C;
defparam \b2v_inst6|memory_layer[0][19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N4
cycloneive_lcell_comb \b2v_inst6|memory_layer~1 (
// Equation(s):
// \b2v_inst6|memory_layer~1_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[0][19]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [19])))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[0][19]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [19]),
	.datab(\b2v_inst6|memory_layer[0][19]~combout ),
	.datac(\b2v_inst6|Decoder0~0_combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~1_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~1 .lut_mask = 16'hCCAC;
defparam \b2v_inst6|memory_layer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N12
cycloneive_lcell_comb \b2v_inst6|memory_layer[0][22] (
// Equation(s):
// \b2v_inst6|memory_layer[0][22]~combout  = (\b2v_inst6|Decoder0~2_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [22]))) # (!\b2v_inst6|Decoder0~2_combout  & (\b2v_inst6|memory_layer[0][22]~combout ))

	.dataa(\b2v_inst6|memory_layer[0][22]~combout ),
	.datab(gnd),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [22]),
	.datad(\b2v_inst6|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[0][22]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[0][22] .lut_mask = 16'hF0AA;
defparam \b2v_inst6|memory_layer[0][22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N18
cycloneive_lcell_comb \b2v_inst6|memory_layer~3 (
// Equation(s):
// \b2v_inst6|memory_layer~3_combout  = (\b2v_inst6|Decoder0~0_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[0][22]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [22])))) # 
// (!\b2v_inst6|Decoder0~0_combout  & (((\b2v_inst6|memory_layer[0][22]~combout ))))

	.dataa(\b2v_inst6|Decoder0~0_combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [22]),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|memory_layer[0][22]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~3_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~3 .lut_mask = 16'hFD08;
defparam \b2v_inst6|memory_layer~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y41_N20
cycloneive_lcell_comb \b2v_inst6|Equal3~0 (
// Equation(s):
// \b2v_inst6|Equal3~0_combout  = ((\b2v_inst6|memory_layer~2_combout ) # ((\b2v_inst6|memory_layer~1_combout ) # (\b2v_inst6|memory_layer~3_combout ))) # (!\b2v_inst6|memory_layer~0_combout )

	.dataa(\b2v_inst6|memory_layer~0_combout ),
	.datab(\b2v_inst6|memory_layer~2_combout ),
	.datac(\b2v_inst6|memory_layer~1_combout ),
	.datad(\b2v_inst6|memory_layer~3_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Equal3~0 .lut_mask = 16'hFFFD;
defparam \b2v_inst6|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y37_N20
cycloneive_lcell_comb \b2v_inst6|Equal3~4 (
// Equation(s):
// \b2v_inst6|Equal3~4_combout  = (\b2v_inst6|Equal3~1_combout ) # ((\b2v_inst6|Equal3~3_combout ) # ((\b2v_inst6|Equal3~2_combout ) # (\b2v_inst6|Equal3~0_combout )))

	.dataa(\b2v_inst6|Equal3~1_combout ),
	.datab(\b2v_inst6|Equal3~3_combout ),
	.datac(\b2v_inst6|Equal3~2_combout ),
	.datad(\b2v_inst6|Equal3~0_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Equal3~4 .lut_mask = 16'hFFFE;
defparam \b2v_inst6|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y37_N6
cycloneive_lcell_comb \b2v_inst6|saida[1]~8 (
// Equation(s):
// \b2v_inst6|saida[1]~8_combout  = (\b2v_inst6|saida[1]~4_combout  & (\b2v_inst6|saida[1]~7_combout  & (!\b2v_inst6|Equal3~7_combout  & !\b2v_inst6|Equal3~4_combout )))

	.dataa(\b2v_inst6|saida[1]~4_combout ),
	.datab(\b2v_inst6|saida[1]~7_combout ),
	.datac(\b2v_inst6|Equal3~7_combout ),
	.datad(\b2v_inst6|Equal3~4_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[1]~8 .lut_mask = 16'h0008;
defparam \b2v_inst6|saida[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N16
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][20] (
// Equation(s):
// \b2v_inst6|memory_layer[2][20]~combout  = (\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [20]))) # (!\b2v_inst6|Decoder0~3_combout  & (\b2v_inst6|memory_layer[2][20]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[2][20]~combout ),
	.datac(\b2v_inst6|Decoder0~3_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][20]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][20] .lut_mask = 16'hFC0C;
defparam \b2v_inst6|memory_layer[2][20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N30
cycloneive_lcell_comb \b2v_inst6|memory_layer~35 (
// Equation(s):
// \b2v_inst6|memory_layer~35_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[2][20]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [20])))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[2][20]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [20]),
	.datab(\b2v_inst6|Decoder0~1_combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|memory_layer[2][20]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~35_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~35 .lut_mask = 16'hFB08;
defparam \b2v_inst6|memory_layer~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N24
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][1] (
// Equation(s):
// \b2v_inst6|memory_layer[2][1]~combout  = (\b2v_inst6|Decoder0~3_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [1])) # (!\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst6|memory_layer[2][1]~combout )))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [1]),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~3_combout ),
	.datad(\b2v_inst6|memory_layer[2][1]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][1]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][1] .lut_mask = 16'hAFA0;
defparam \b2v_inst6|memory_layer[2][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N14
cycloneive_lcell_comb \b2v_inst6|memory_layer~32 (
// Equation(s):
// \b2v_inst6|memory_layer~32_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[2][1]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [1])))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[2][1]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [1]),
	.datab(\b2v_inst6|Decoder0~1_combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|memory_layer[2][1]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~32_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~32 .lut_mask = 16'hFB08;
defparam \b2v_inst6|memory_layer~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N20
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][22] (
// Equation(s):
// \b2v_inst6|memory_layer[2][22]~combout  = (\b2v_inst6|Decoder0~3_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [22])) # (!\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst6|memory_layer[2][22]~combout )))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [22]),
	.datab(\b2v_inst6|memory_layer[2][22]~combout ),
	.datac(\b2v_inst6|Decoder0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][22]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][22] .lut_mask = 16'hACAC;
defparam \b2v_inst6|memory_layer[2][22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N18
cycloneive_lcell_comb \b2v_inst6|memory_layer~33 (
// Equation(s):
// \b2v_inst6|memory_layer~33_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[2][22]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [22])))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[2][22]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [22]),
	.datab(\b2v_inst6|Decoder0~1_combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|memory_layer[2][22]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~33_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~33 .lut_mask = 16'hFB08;
defparam \b2v_inst6|memory_layer~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N28
cycloneive_lcell_comb \b2v_inst6|Equal1~2 (
// Equation(s):
// \b2v_inst6|Equal1~2_combout  = (\b2v_inst6|memory_layer~35_combout ) # ((\b2v_inst6|memory_layer~32_combout ) # ((\b2v_inst6|memory_layer~33_combout ) # (!\b2v_inst6|memory_layer~34_combout )))

	.dataa(\b2v_inst6|memory_layer~35_combout ),
	.datab(\b2v_inst6|memory_layer~32_combout ),
	.datac(\b2v_inst6|memory_layer~34_combout ),
	.datad(\b2v_inst6|memory_layer~33_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Equal1~2 .lut_mask = 16'hFFEF;
defparam \b2v_inst6|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N14
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][23] (
// Equation(s):
// \b2v_inst6|memory_layer[2][23]~combout  = (\b2v_inst6|Decoder0~3_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [23])) # (!\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst6|memory_layer[2][23]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [23]),
	.datac(\b2v_inst6|memory_layer[2][23]~combout ),
	.datad(\b2v_inst6|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][23]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][23] .lut_mask = 16'hCCF0;
defparam \b2v_inst6|memory_layer[2][23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N10
cycloneive_lcell_comb \b2v_inst6|memory_layer~28 (
// Equation(s):
// \b2v_inst6|memory_layer~28_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[2][23]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [23]))))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[2][23]~combout ))))

	.dataa(\b2v_inst6|Decoder0~1_combout ),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst6|memory_layer[2][23]~combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~28_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~28 .lut_mask = 16'hF2D0;
defparam \b2v_inst6|memory_layer~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N30
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][18] (
// Equation(s):
// \b2v_inst6|memory_layer[2][18]~combout  = (\b2v_inst6|Decoder0~3_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [18])) # (!\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst6|memory_layer[2][18]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [18]),
	.datac(\b2v_inst6|memory_layer[2][18]~combout ),
	.datad(\b2v_inst6|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][18]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][18] .lut_mask = 16'hCCF0;
defparam \b2v_inst6|memory_layer[2][18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N8
cycloneive_lcell_comb \b2v_inst6|memory_layer~30 (
// Equation(s):
// \b2v_inst6|memory_layer~30_combout  = (\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[2][18]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [18]))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[2][18]~combout ))))

	.dataa(\b2v_inst6|memory_layer[2][18]~combout ),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst6|Decoder0~1_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~30_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~30 .lut_mask = 16'hBA8A;
defparam \b2v_inst6|memory_layer~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N6
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][9] (
// Equation(s):
// \b2v_inst6|memory_layer[2][9]~combout  = (\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [9]))) # (!\b2v_inst6|Decoder0~3_combout  & (\b2v_inst6|memory_layer[2][9]~combout ))

	.dataa(\b2v_inst6|memory_layer[2][9]~combout ),
	.datab(gnd),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [9]),
	.datad(\b2v_inst6|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][9]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][9] .lut_mask = 16'hF0AA;
defparam \b2v_inst6|memory_layer[2][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N26
cycloneive_lcell_comb \b2v_inst6|memory_layer~31 (
// Equation(s):
// \b2v_inst6|memory_layer~31_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[2][9]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [9])))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[2][9]~combout ))))

	.dataa(\b2v_inst6|Decoder0~1_combout ),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [9]),
	.datad(\b2v_inst6|memory_layer[2][9]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~31_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~31 .lut_mask = 16'hFD20;
defparam \b2v_inst6|memory_layer~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N0
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][21] (
// Equation(s):
// \b2v_inst6|memory_layer[2][21]~combout  = (\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [21]))) # (!\b2v_inst6|Decoder0~3_combout  & (\b2v_inst6|memory_layer[2][21]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[2][21]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [21]),
	.datad(\b2v_inst6|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][21]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][21] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|memory_layer[2][21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N24
cycloneive_lcell_comb \b2v_inst6|memory_layer~29 (
// Equation(s):
// \b2v_inst6|memory_layer~29_combout  = (\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[2][21]~combout )))) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [21])) # 
// (!\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst6|memory_layer[2][21]~combout )))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [21]),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst6|memory_layer[2][21]~combout ),
	.datad(\b2v_inst6|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~29_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~29 .lut_mask = 16'hE2F0;
defparam \b2v_inst6|memory_layer~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N20
cycloneive_lcell_comb \b2v_inst6|Equal1~1 (
// Equation(s):
// \b2v_inst6|Equal1~1_combout  = (\b2v_inst6|memory_layer~28_combout ) # ((\b2v_inst6|memory_layer~30_combout ) # ((\b2v_inst6|memory_layer~31_combout ) # (\b2v_inst6|memory_layer~29_combout )))

	.dataa(\b2v_inst6|memory_layer~28_combout ),
	.datab(\b2v_inst6|memory_layer~30_combout ),
	.datac(\b2v_inst6|memory_layer~31_combout ),
	.datad(\b2v_inst6|memory_layer~29_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Equal1~1 .lut_mask = 16'hFFFE;
defparam \b2v_inst6|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y36_N0
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][16] (
// Equation(s):
// \b2v_inst6|memory_layer[2][16]~combout  = (\b2v_inst6|Decoder0~3_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [16])) # (!\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst6|memory_layer[2][16]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [16]),
	.datac(\b2v_inst6|Decoder0~3_combout ),
	.datad(\b2v_inst6|memory_layer[2][16]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][16]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][16] .lut_mask = 16'hCFC0;
defparam \b2v_inst6|memory_layer[2][16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y36_N30
cycloneive_lcell_comb \b2v_inst6|memory_layer~25 (
// Equation(s):
// \b2v_inst6|memory_layer~25_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[2][16]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [16]))))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[2][16]~combout ))

	.dataa(\b2v_inst6|Decoder0~1_combout ),
	.datab(\b2v_inst6|memory_layer[2][16]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [16]),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~25_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~25 .lut_mask = 16'hCCE4;
defparam \b2v_inst6|memory_layer~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y36_N8
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][15] (
// Equation(s):
// \b2v_inst6|memory_layer[2][15]~combout  = (\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [15]))) # (!\b2v_inst6|Decoder0~3_combout  & (\b2v_inst6|memory_layer[2][15]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[2][15]~combout ),
	.datac(\b2v_inst6|Decoder0~3_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][15]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][15] .lut_mask = 16'hFC0C;
defparam \b2v_inst6|memory_layer[2][15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y36_N24
cycloneive_lcell_comb \b2v_inst6|memory_layer~26 (
// Equation(s):
// \b2v_inst6|memory_layer~26_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[2][15]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [15])))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[2][15]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [15]),
	.datab(\b2v_inst6|Decoder0~1_combout ),
	.datac(\b2v_inst6|memory_layer[2][15]~combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~26_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~26 .lut_mask = 16'hF0B8;
defparam \b2v_inst6|memory_layer~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N20
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][17] (
// Equation(s):
// \b2v_inst6|memory_layer[2][17]~combout  = (\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [17]))) # (!\b2v_inst6|Decoder0~3_combout  & (\b2v_inst6|memory_layer[2][17]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[2][17]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [17]),
	.datad(\b2v_inst6|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][17]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][17] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|memory_layer[2][17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N28
cycloneive_lcell_comb \b2v_inst6|memory_layer~24 (
// Equation(s):
// \b2v_inst6|memory_layer~24_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[2][17]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [17])))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[2][17]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [17]),
	.datab(\b2v_inst6|memory_layer[2][17]~combout ),
	.datac(\b2v_inst6|Decoder0~1_combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~24_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~24 .lut_mask = 16'hCCAC;
defparam \b2v_inst6|memory_layer~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y36_N12
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][14] (
// Equation(s):
// \b2v_inst6|memory_layer[2][14]~combout  = (\b2v_inst6|Decoder0~3_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [14])) # (!\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst6|memory_layer[2][14]~combout )))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [14]),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~3_combout ),
	.datad(\b2v_inst6|memory_layer[2][14]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][14]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][14] .lut_mask = 16'hAFA0;
defparam \b2v_inst6|memory_layer[2][14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y36_N20
cycloneive_lcell_comb \b2v_inst6|memory_layer~27 (
// Equation(s):
// \b2v_inst6|memory_layer~27_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[2][14]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [14]))))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[2][14]~combout ))

	.dataa(\b2v_inst6|memory_layer[2][14]~combout ),
	.datab(\b2v_inst6|Decoder0~1_combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [14]),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~27_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~27 .lut_mask = 16'hAAE2;
defparam \b2v_inst6|memory_layer~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y36_N10
cycloneive_lcell_comb \b2v_inst6|Equal1~0 (
// Equation(s):
// \b2v_inst6|Equal1~0_combout  = (\b2v_inst6|memory_layer~25_combout ) # ((\b2v_inst6|memory_layer~26_combout ) # ((\b2v_inst6|memory_layer~24_combout ) # (\b2v_inst6|memory_layer~27_combout )))

	.dataa(\b2v_inst6|memory_layer~25_combout ),
	.datab(\b2v_inst6|memory_layer~26_combout ),
	.datac(\b2v_inst6|memory_layer~24_combout ),
	.datad(\b2v_inst6|memory_layer~27_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Equal1~0 .lut_mask = 16'hFFFE;
defparam \b2v_inst6|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N12
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][3] (
// Equation(s):
// \b2v_inst6|memory_layer[2][3]~combout  = (\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [3]))) # (!\b2v_inst6|Decoder0~3_combout  & (\b2v_inst6|memory_layer[2][3]~combout ))

	.dataa(\b2v_inst6|memory_layer[2][3]~combout ),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~3_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][3]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][3] .lut_mask = 16'hFA0A;
defparam \b2v_inst6|memory_layer[2][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N30
cycloneive_lcell_comb \b2v_inst6|memory_layer~37 (
// Equation(s):
// \b2v_inst6|memory_layer~37_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[2][3]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [3]))))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[2][3]~combout ))

	.dataa(\b2v_inst6|memory_layer[2][3]~combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [3]),
	.datac(\b2v_inst6|Decoder0~1_combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~37_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~37 .lut_mask = 16'hAACA;
defparam \b2v_inst6|memory_layer~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N16
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][2] (
// Equation(s):
// \b2v_inst6|memory_layer[2][2]~combout  = (\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [2]))) # (!\b2v_inst6|Decoder0~3_combout  & (\b2v_inst6|memory_layer[2][2]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[2][2]~combout ),
	.datac(\b2v_inst6|Decoder0~3_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][2]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][2] .lut_mask = 16'hFC0C;
defparam \b2v_inst6|memory_layer[2][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N20
cycloneive_lcell_comb \b2v_inst6|memory_layer~38 (
// Equation(s):
// \b2v_inst6|memory_layer~38_combout  = (\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[2][2]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [2]))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[2][2]~combout ))))

	.dataa(\b2v_inst5|sprite_layer [0]),
	.datab(\b2v_inst6|memory_layer[2][2]~combout ),
	.datac(\b2v_inst6|Decoder0~1_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~38_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~38 .lut_mask = 16'hDC8C;
defparam \b2v_inst6|memory_layer~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N0
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][5] (
// Equation(s):
// \b2v_inst6|memory_layer[2][5]~combout  = (\b2v_inst6|Decoder0~3_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [5])) # (!\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst6|memory_layer[2][5]~combout )))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [5]),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~3_combout ),
	.datad(\b2v_inst6|memory_layer[2][5]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][5]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][5] .lut_mask = 16'hAFA0;
defparam \b2v_inst6|memory_layer[2][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N4
cycloneive_lcell_comb \b2v_inst6|memory_layer~36 (
// Equation(s):
// \b2v_inst6|memory_layer~36_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[2][5]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [5])))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[2][5]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [5]),
	.datab(\b2v_inst6|memory_layer[2][5]~combout ),
	.datac(\b2v_inst6|Decoder0~1_combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~36_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~36 .lut_mask = 16'hCCAC;
defparam \b2v_inst6|memory_layer~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N14
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][4] (
// Equation(s):
// \b2v_inst6|memory_layer[2][4]~combout  = (\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [4]))) # (!\b2v_inst6|Decoder0~3_combout  & (\b2v_inst6|memory_layer[2][4]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[2][4]~combout ),
	.datac(\b2v_inst6|Decoder0~3_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][4]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][4] .lut_mask = 16'hFC0C;
defparam \b2v_inst6|memory_layer[2][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N28
cycloneive_lcell_comb \b2v_inst6|memory_layer~39 (
// Equation(s):
// \b2v_inst6|memory_layer~39_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[2][4]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [4]))))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[2][4]~combout ))

	.dataa(\b2v_inst6|memory_layer[2][4]~combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [4]),
	.datac(\b2v_inst6|Decoder0~1_combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~39_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~39 .lut_mask = 16'hAACA;
defparam \b2v_inst6|memory_layer~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N18
cycloneive_lcell_comb \b2v_inst6|Equal1~3 (
// Equation(s):
// \b2v_inst6|Equal1~3_combout  = (\b2v_inst6|memory_layer~37_combout ) # ((\b2v_inst6|memory_layer~38_combout ) # ((\b2v_inst6|memory_layer~36_combout ) # (!\b2v_inst6|memory_layer~39_combout )))

	.dataa(\b2v_inst6|memory_layer~37_combout ),
	.datab(\b2v_inst6|memory_layer~38_combout ),
	.datac(\b2v_inst6|memory_layer~36_combout ),
	.datad(\b2v_inst6|memory_layer~39_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Equal1~3 .lut_mask = 16'hFEFF;
defparam \b2v_inst6|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y36_N18
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][7] (
// Equation(s):
// \b2v_inst6|memory_layer[2][7]~combout  = (\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [7]))) # (!\b2v_inst6|Decoder0~3_combout  & (\b2v_inst6|memory_layer[2][7]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[2][7]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [7]),
	.datad(\b2v_inst6|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][7]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][7] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|memory_layer[2][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y36_N26
cycloneive_lcell_comb \b2v_inst6|memory_layer~46 (
// Equation(s):
// \b2v_inst6|memory_layer~46_combout  = (\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[2][7]~combout )))) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [7])) # 
// (!\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst6|memory_layer[2][7]~combout )))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [7]),
	.datab(\b2v_inst6|memory_layer[2][7]~combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~46_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~46 .lut_mask = 16'hCACC;
defparam \b2v_inst6|memory_layer~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y36_N20
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][6] (
// Equation(s):
// \b2v_inst6|memory_layer[2][6]~combout  = (\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [6]))) # (!\b2v_inst6|Decoder0~3_combout  & (\b2v_inst6|memory_layer[2][6]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[2][6]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [6]),
	.datad(\b2v_inst6|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][6]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][6] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|memory_layer[2][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y36_N14
cycloneive_lcell_comb \b2v_inst6|memory_layer~47 (
// Equation(s):
// \b2v_inst6|memory_layer~47_combout  = (\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[2][6]~combout )))) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [6])) # 
// (!\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst6|memory_layer[2][6]~combout )))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [6]),
	.datab(\b2v_inst6|memory_layer[2][6]~combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~47_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~47 .lut_mask = 16'hCACC;
defparam \b2v_inst6|memory_layer~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y36_N8
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][8] (
// Equation(s):
// \b2v_inst6|memory_layer[2][8]~combout  = (\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [8]))) # (!\b2v_inst6|Decoder0~3_combout  & (\b2v_inst6|memory_layer[2][8]~combout ))

	.dataa(\b2v_inst6|memory_layer[2][8]~combout ),
	.datab(gnd),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [8]),
	.datad(\b2v_inst6|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][8]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][8] .lut_mask = 16'hF0AA;
defparam \b2v_inst6|memory_layer[2][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y36_N4
cycloneive_lcell_comb \b2v_inst6|memory_layer~45 (
// Equation(s):
// \b2v_inst6|memory_layer~45_combout  = (\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[2][8]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [8]))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[2][8]~combout ))))

	.dataa(\b2v_inst5|sprite_layer [0]),
	.datab(\b2v_inst6|memory_layer[2][8]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [8]),
	.datad(\b2v_inst6|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~45_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~45 .lut_mask = 16'hD8CC;
defparam \b2v_inst6|memory_layer~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y36_N14
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][19] (
// Equation(s):
// \b2v_inst6|memory_layer[2][19]~combout  = (\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [19]))) # (!\b2v_inst6|Decoder0~3_combout  & (\b2v_inst6|memory_layer[2][19]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[2][19]~combout ),
	.datac(\b2v_inst6|Decoder0~3_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][19]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][19] .lut_mask = 16'hFC0C;
defparam \b2v_inst6|memory_layer[2][19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y36_N28
cycloneive_lcell_comb \b2v_inst6|memory_layer~44 (
// Equation(s):
// \b2v_inst6|memory_layer~44_combout  = (\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[2][19]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [19]))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[2][19]~combout ))))

	.dataa(\b2v_inst6|memory_layer[2][19]~combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [19]),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~44_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~44 .lut_mask = 16'hACAA;
defparam \b2v_inst6|memory_layer~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y36_N10
cycloneive_lcell_comb \b2v_inst6|Equal1~5 (
// Equation(s):
// \b2v_inst6|Equal1~5_combout  = (\b2v_inst6|memory_layer~46_combout ) # ((\b2v_inst6|memory_layer~47_combout ) # ((\b2v_inst6|memory_layer~45_combout ) # (\b2v_inst6|memory_layer~44_combout )))

	.dataa(\b2v_inst6|memory_layer~46_combout ),
	.datab(\b2v_inst6|memory_layer~47_combout ),
	.datac(\b2v_inst6|memory_layer~45_combout ),
	.datad(\b2v_inst6|memory_layer~44_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Equal1~5 .lut_mask = 16'hFFFE;
defparam \b2v_inst6|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y40_N24
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][12] (
// Equation(s):
// \b2v_inst6|memory_layer[2][12]~combout  = (\b2v_inst6|Decoder0~3_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [12])) # (!\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst6|memory_layer[2][12]~combout )))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [12]),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~3_combout ),
	.datad(\b2v_inst6|memory_layer[2][12]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][12]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][12] .lut_mask = 16'hAFA0;
defparam \b2v_inst6|memory_layer[2][12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y40_N22
cycloneive_lcell_comb \b2v_inst6|memory_layer~41 (
// Equation(s):
// \b2v_inst6|memory_layer~41_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[2][12]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [12])))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[2][12]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [12]),
	.datab(\b2v_inst6|Decoder0~1_combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|memory_layer[2][12]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~41_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~41 .lut_mask = 16'hFB08;
defparam \b2v_inst6|memory_layer~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y40_N2
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][13] (
// Equation(s):
// \b2v_inst6|memory_layer[2][13]~combout  = (\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [13]))) # (!\b2v_inst6|Decoder0~3_combout  & (\b2v_inst6|memory_layer[2][13]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[2][13]~combout ),
	.datac(\b2v_inst6|Decoder0~3_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][13]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][13] .lut_mask = 16'hFC0C;
defparam \b2v_inst6|memory_layer[2][13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y40_N28
cycloneive_lcell_comb \b2v_inst6|memory_layer~40 (
// Equation(s):
// \b2v_inst6|memory_layer~40_combout  = (\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[2][13]~combout )))) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [13])) # 
// (!\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst6|memory_layer[2][13]~combout )))))

	.dataa(\b2v_inst5|sprite_layer [0]),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [13]),
	.datac(\b2v_inst6|Decoder0~1_combout ),
	.datad(\b2v_inst6|memory_layer[2][13]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~40_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~40 .lut_mask = 16'hEF40;
defparam \b2v_inst6|memory_layer~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y40_N20
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][11] (
// Equation(s):
// \b2v_inst6|memory_layer[2][11]~combout  = (\b2v_inst6|Decoder0~3_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [11])) # (!\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst6|memory_layer[2][11]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [11]),
	.datac(\b2v_inst6|Decoder0~3_combout ),
	.datad(\b2v_inst6|memory_layer[2][11]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][11]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][11] .lut_mask = 16'hCFC0;
defparam \b2v_inst6|memory_layer[2][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y40_N14
cycloneive_lcell_comb \b2v_inst6|memory_layer~42 (
// Equation(s):
// \b2v_inst6|memory_layer~42_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[2][11]~combout ))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [11])))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[2][11]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [11]),
	.datab(\b2v_inst6|Decoder0~1_combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|memory_layer[2][11]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~42_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~42 .lut_mask = 16'hFB08;
defparam \b2v_inst6|memory_layer~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y40_N6
cycloneive_lcell_comb \b2v_inst6|memory_layer[2][10] (
// Equation(s):
// \b2v_inst6|memory_layer[2][10]~combout  = (\b2v_inst6|Decoder0~3_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [10]))) # (!\b2v_inst6|Decoder0~3_combout  & (\b2v_inst6|memory_layer[2][10]~combout ))

	.dataa(\b2v_inst6|memory_layer[2][10]~combout ),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~3_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[2][10]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[2][10] .lut_mask = 16'hFA0A;
defparam \b2v_inst6|memory_layer[2][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y40_N18
cycloneive_lcell_comb \b2v_inst6|memory_layer~43 (
// Equation(s):
// \b2v_inst6|memory_layer~43_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[2][10]~combout )) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [10]))))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[2][10]~combout ))

	.dataa(\b2v_inst6|memory_layer[2][10]~combout ),
	.datab(\b2v_inst6|Decoder0~1_combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~43_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~43 .lut_mask = 16'hAEA2;
defparam \b2v_inst6|memory_layer~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y40_N16
cycloneive_lcell_comb \b2v_inst6|Equal1~4 (
// Equation(s):
// \b2v_inst6|Equal1~4_combout  = (\b2v_inst6|memory_layer~41_combout ) # ((\b2v_inst6|memory_layer~40_combout ) # ((\b2v_inst6|memory_layer~42_combout ) # (\b2v_inst6|memory_layer~43_combout )))

	.dataa(\b2v_inst6|memory_layer~41_combout ),
	.datab(\b2v_inst6|memory_layer~40_combout ),
	.datac(\b2v_inst6|memory_layer~42_combout ),
	.datad(\b2v_inst6|memory_layer~43_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Equal1~4 .lut_mask = 16'hFFFE;
defparam \b2v_inst6|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y37_N2
cycloneive_lcell_comb \b2v_inst6|Equal1~6 (
// Equation(s):
// \b2v_inst6|Equal1~6_combout  = (\b2v_inst6|Equal1~3_combout ) # ((\b2v_inst6|Equal1~5_combout ) # (\b2v_inst6|Equal1~4_combout ))

	.dataa(\b2v_inst6|Equal1~3_combout ),
	.datab(\b2v_inst6|Equal1~5_combout ),
	.datac(gnd),
	.datad(\b2v_inst6|Equal1~4_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Equal1~6 .lut_mask = 16'hFFEE;
defparam \b2v_inst6|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y37_N0
cycloneive_lcell_comb \b2v_inst6|Equal1~7 (
// Equation(s):
// \b2v_inst6|Equal1~7_combout  = (\b2v_inst6|Equal1~2_combout ) # ((\b2v_inst6|Equal1~1_combout ) # ((\b2v_inst6|Equal1~0_combout ) # (\b2v_inst6|Equal1~6_combout )))

	.dataa(\b2v_inst6|Equal1~2_combout ),
	.datab(\b2v_inst6|Equal1~1_combout ),
	.datac(\b2v_inst6|Equal1~0_combout ),
	.datad(\b2v_inst6|Equal1~6_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Equal1~7 .lut_mask = 16'hFFFE;
defparam \b2v_inst6|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y37_N16
cycloneive_lcell_comb \b2v_inst6|saida[1]~9 (
// Equation(s):
// \b2v_inst6|saida[1]~9_combout  = (\b2v_inst6|Equal3~7_combout ) # ((\b2v_inst6|Equal3~4_combout ) # ((\b2v_inst6|saida[1]~8_combout  & \b2v_inst6|Equal1~7_combout )))

	.dataa(\b2v_inst6|Equal3~7_combout ),
	.datab(\b2v_inst6|Equal3~4_combout ),
	.datac(\b2v_inst6|saida[1]~8_combout ),
	.datad(\b2v_inst6|Equal1~7_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[1]~9 .lut_mask = 16'hFEEE;
defparam \b2v_inst6|saida[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y36_N30
cycloneive_lcell_comb \b2v_inst6|Decoder0~5 (
// Equation(s):
// \b2v_inst6|Decoder0~5_combout  = (\b2v_inst5|sprite_layer [0] & \b2v_inst6|Decoder0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|Decoder0~5 .lut_mask = 16'hF000;
defparam \b2v_inst6|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N28
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][0] (
// Equation(s):
// \b2v_inst6|memory_layer[3][0]~combout  = (\b2v_inst6|Decoder0~5_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [0])) # (!\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst6|memory_layer[3][0]~combout )))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [0]),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~5_combout ),
	.datad(\b2v_inst6|memory_layer[3][0]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][0]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][0] .lut_mask = 16'hAFA0;
defparam \b2v_inst6|memory_layer[3][0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N30
cycloneive_lcell_comb \b2v_inst6|memory_layer~72 (
// Equation(s):
// \b2v_inst6|memory_layer~72_combout  = (\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [0])) # (!\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst6|memory_layer[3][0]~combout ))))) # 
// (!\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[3][0]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [0]),
	.datab(\b2v_inst6|memory_layer[3][0]~combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~72_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~72 .lut_mask = 16'hACCC;
defparam \b2v_inst6|memory_layer~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y37_N20
cycloneive_lcell_comb \b2v_inst6|saida[0]~10 (
// Equation(s):
// \b2v_inst6|saida[0]~10_combout  = (\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[1]~9_combout ) # (\b2v_inst6|memory_layer~72_combout )))) # (!\b2v_inst6|saida[1]~8_combout  & (\b2v_inst6|memory_layer~48_combout  & (!\b2v_inst6|saida[1]~9_combout 
// )))

	.dataa(\b2v_inst6|saida[1]~8_combout ),
	.datab(\b2v_inst6|memory_layer~48_combout ),
	.datac(\b2v_inst6|saida[1]~9_combout ),
	.datad(\b2v_inst6|memory_layer~72_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[0]~10 .lut_mask = 16'hAEA4;
defparam \b2v_inst6|saida[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y37_N10
cycloneive_lcell_comb \b2v_inst6|saida[0]~11 (
// Equation(s):
// \b2v_inst6|saida[0]~11_combout  = (\b2v_inst6|saida[0]~10_combout  & (((\b2v_inst6|memory_layer~34_combout ) # (!\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[0]~10_combout  & (\b2v_inst6|memory_layer~0_combout  & ((\b2v_inst6|saida[1]~9_combout 
// ))))

	.dataa(\b2v_inst6|memory_layer~0_combout ),
	.datab(\b2v_inst6|memory_layer~34_combout ),
	.datac(\b2v_inst6|saida[0]~10_combout ),
	.datad(\b2v_inst6|saida[1]~9_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[0]~11 .lut_mask = 16'hCAF0;
defparam \b2v_inst6|saida[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y36_N6
cycloneive_lcell_comb \b2v_inst6|LessThan1~0 (
// Equation(s):
// \b2v_inst6|LessThan1~0_combout  = (\b2v_inst5|sprite_layer [3]) # ((\b2v_inst5|sprite_layer [2]) # (\b2v_inst5|sprite_layer [4]))

	.dataa(gnd),
	.datab(\b2v_inst5|sprite_layer [3]),
	.datac(\b2v_inst5|sprite_layer [2]),
	.datad(\b2v_inst5|sprite_layer [4]),
	.cin(gnd),
	.combout(\b2v_inst6|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|LessThan1~0 .lut_mask = 16'hFFFC;
defparam \b2v_inst6|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y36_N0
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][19] (
// Equation(s):
// \b2v_inst6|memory_layer[3][19]~combout  = (\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [19]))) # (!\b2v_inst6|Decoder0~5_combout  & (\b2v_inst6|memory_layer[3][19]~combout ))

	.dataa(\b2v_inst6|Decoder0~5_combout ),
	.datab(\b2v_inst6|memory_layer[3][19]~combout ),
	.datac(gnd),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][19]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][19] .lut_mask = 16'hEE44;
defparam \b2v_inst6|memory_layer[3][19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y36_N20
cycloneive_lcell_comb \b2v_inst6|memory_layer~88 (
// Equation(s):
// \b2v_inst6|memory_layer~88_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [19]))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[3][19]~combout )))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[3][19]~combout ))))

	.dataa(\b2v_inst6|Decoder0~1_combout ),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst6|memory_layer[3][19]~combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~88_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~88 .lut_mask = 16'hF870;
defparam \b2v_inst6|memory_layer~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N18
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][23] (
// Equation(s):
// \b2v_inst6|memory_layer[3][23]~combout  = (\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [23]))) # (!\b2v_inst6|Decoder0~5_combout  & (\b2v_inst6|memory_layer[3][23]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[3][23]~combout ),
	.datac(\b2v_inst6|Decoder0~5_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][23]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][23] .lut_mask = 16'hFC0C;
defparam \b2v_inst6|memory_layer[3][23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N4
cycloneive_lcell_comb \b2v_inst6|memory_layer~91 (
// Equation(s):
// \b2v_inst6|memory_layer~91_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [23]))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[3][23]~combout )))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[3][23]~combout ))))

	.dataa(\b2v_inst6|Decoder0~1_combout ),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst6|memory_layer[3][23]~combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~91_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~91 .lut_mask = 16'hF870;
defparam \b2v_inst6|memory_layer~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N26
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][20] (
// Equation(s):
// \b2v_inst6|memory_layer[3][20]~combout  = (\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [20]))) # (!\b2v_inst6|Decoder0~5_combout  & (\b2v_inst6|memory_layer[3][20]~combout ))

	.dataa(\b2v_inst6|memory_layer[3][20]~combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [20]),
	.datac(\b2v_inst6|Decoder0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][20]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][20] .lut_mask = 16'hCACA;
defparam \b2v_inst6|memory_layer[3][20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y33_N6
cycloneive_lcell_comb \b2v_inst6|memory_layer~89 (
// Equation(s):
// \b2v_inst6|memory_layer~89_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [20]))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[3][20]~combout )))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[3][20]~combout ))

	.dataa(\b2v_inst6|memory_layer[3][20]~combout ),
	.datab(\b2v_inst6|Decoder0~1_combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~89_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~89 .lut_mask = 16'hEA2A;
defparam \b2v_inst6|memory_layer~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N22
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][21] (
// Equation(s):
// \b2v_inst6|memory_layer[3][21]~combout  = (\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [21]))) # (!\b2v_inst6|Decoder0~5_combout  & (\b2v_inst6|memory_layer[3][21]~combout ))

	.dataa(\b2v_inst6|memory_layer[3][21]~combout ),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~5_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][21]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][21] .lut_mask = 16'hFA0A;
defparam \b2v_inst6|memory_layer[3][21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N16
cycloneive_lcell_comb \b2v_inst6|memory_layer~90 (
// Equation(s):
// \b2v_inst6|memory_layer~90_combout  = (\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [21])) # (!\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst6|memory_layer[3][21]~combout ))))) # 
// (!\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[3][21]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [21]),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst6|memory_layer[3][21]~combout ),
	.datad(\b2v_inst6|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~90_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~90 .lut_mask = 16'hB8F0;
defparam \b2v_inst6|memory_layer~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N2
cycloneive_lcell_comb \b2v_inst6|saida[23]~17 (
// Equation(s):
// \b2v_inst6|saida[23]~17_combout  = (\b2v_inst6|memory_layer~88_combout ) # ((\b2v_inst6|memory_layer~91_combout ) # ((\b2v_inst6|memory_layer~89_combout ) # (\b2v_inst6|memory_layer~90_combout )))

	.dataa(\b2v_inst6|memory_layer~88_combout ),
	.datab(\b2v_inst6|memory_layer~91_combout ),
	.datac(\b2v_inst6|memory_layer~89_combout ),
	.datad(\b2v_inst6|memory_layer~90_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[23]~17_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[23]~17 .lut_mask = 16'hFFFE;
defparam \b2v_inst6|saida[23]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N26
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][8] (
// Equation(s):
// \b2v_inst6|memory_layer[3][8]~combout  = (\b2v_inst6|Decoder0~5_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [8])) # (!\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst6|memory_layer[3][8]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [8]),
	.datac(\b2v_inst6|memory_layer[3][8]~combout ),
	.datad(\b2v_inst6|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][8]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][8] .lut_mask = 16'hCCF0;
defparam \b2v_inst6|memory_layer[3][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N16
cycloneive_lcell_comb \b2v_inst6|memory_layer~77 (
// Equation(s):
// \b2v_inst6|memory_layer~77_combout  = (\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [8]))) # (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[3][8]~combout )))) # 
// (!\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[3][8]~combout ))

	.dataa(\b2v_inst6|memory_layer[3][8]~combout ),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst6|Decoder0~1_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~77_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~77 .lut_mask = 16'hEA2A;
defparam \b2v_inst6|memory_layer~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y36_N8
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][7] (
// Equation(s):
// \b2v_inst6|memory_layer[3][7]~combout  = (\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [7]))) # (!\b2v_inst6|Decoder0~5_combout  & (\b2v_inst6|memory_layer[3][7]~combout ))

	.dataa(\b2v_inst6|Decoder0~5_combout ),
	.datab(\b2v_inst6|memory_layer[3][7]~combout ),
	.datac(gnd),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][7]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][7] .lut_mask = 16'hEE44;
defparam \b2v_inst6|memory_layer[3][7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y36_N12
cycloneive_lcell_comb \b2v_inst6|memory_layer~76 (
// Equation(s):
// \b2v_inst6|memory_layer~76_combout  = (\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [7]))) # (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[3][7]~combout )))) # 
// (!\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[3][7]~combout ))

	.dataa(\b2v_inst5|sprite_layer [0]),
	.datab(\b2v_inst6|memory_layer[3][7]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [7]),
	.datad(\b2v_inst6|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~76_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~76 .lut_mask = 16'hE4CC;
defparam \b2v_inst6|memory_layer~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N14
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][9] (
// Equation(s):
// \b2v_inst6|memory_layer[3][9]~combout  = (\b2v_inst6|Decoder0~5_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [9])) # (!\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst6|memory_layer[3][9]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [9]),
	.datac(\b2v_inst6|Decoder0~5_combout ),
	.datad(\b2v_inst6|memory_layer[3][9]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][9]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][9] .lut_mask = 16'hCFC0;
defparam \b2v_inst6|memory_layer[3][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N4
cycloneive_lcell_comb \b2v_inst6|memory_layer~78 (
// Equation(s):
// \b2v_inst6|memory_layer~78_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [9])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[3][9]~combout ))))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[3][9]~combout ))))

	.dataa(\b2v_inst6|Decoder0~1_combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [9]),
	.datac(\b2v_inst6|memory_layer[3][9]~combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~78_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~78 .lut_mask = 16'hD8F0;
defparam \b2v_inst6|memory_layer~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N22
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][10] (
// Equation(s):
// \b2v_inst6|memory_layer[3][10]~combout  = (\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [10]))) # (!\b2v_inst6|Decoder0~5_combout  & (\b2v_inst6|memory_layer[3][10]~combout ))

	.dataa(\b2v_inst6|memory_layer[3][10]~combout ),
	.datab(gnd),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [10]),
	.datad(\b2v_inst6|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][10]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][10] .lut_mask = 16'hF0AA;
defparam \b2v_inst6|memory_layer[3][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N2
cycloneive_lcell_comb \b2v_inst6|memory_layer~79 (
// Equation(s):
// \b2v_inst6|memory_layer~79_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [10]))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[3][10]~combout )))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[3][10]~combout ))

	.dataa(\b2v_inst6|memory_layer[3][10]~combout ),
	.datab(\b2v_inst6|Decoder0~1_combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~79_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~79 .lut_mask = 16'hEA2A;
defparam \b2v_inst6|memory_layer~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y39_N30
cycloneive_lcell_comb \b2v_inst6|saida[23]~13 (
// Equation(s):
// \b2v_inst6|saida[23]~13_combout  = (\b2v_inst6|memory_layer~77_combout ) # ((\b2v_inst6|memory_layer~76_combout ) # ((\b2v_inst6|memory_layer~78_combout ) # (\b2v_inst6|memory_layer~79_combout )))

	.dataa(\b2v_inst6|memory_layer~77_combout ),
	.datab(\b2v_inst6|memory_layer~76_combout ),
	.datac(\b2v_inst6|memory_layer~78_combout ),
	.datad(\b2v_inst6|memory_layer~79_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[23]~13_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[23]~13 .lut_mask = 16'hFFFE;
defparam \b2v_inst6|saida[23]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y36_N2
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][14] (
// Equation(s):
// \b2v_inst6|memory_layer[3][14]~combout  = (\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [14]))) # (!\b2v_inst6|Decoder0~5_combout  & (\b2v_inst6|memory_layer[3][14]~combout ))

	.dataa(\b2v_inst6|memory_layer[3][14]~combout ),
	.datab(\b2v_inst6|Decoder0~5_combout ),
	.datac(gnd),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][14]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][14] .lut_mask = 16'hEE22;
defparam \b2v_inst6|memory_layer[3][14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y36_N16
cycloneive_lcell_comb \b2v_inst6|memory_layer~83 (
// Equation(s):
// \b2v_inst6|memory_layer~83_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [14])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[3][14]~combout ))))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[3][14]~combout ))))

	.dataa(\b2v_inst6|Decoder0~1_combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [14]),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|memory_layer[3][14]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~83_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~83 .lut_mask = 16'hDF80;
defparam \b2v_inst6|memory_layer~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y40_N30
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][11] (
// Equation(s):
// \b2v_inst6|memory_layer[3][11]~combout  = (\b2v_inst6|Decoder0~5_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [11])) # (!\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst6|memory_layer[3][11]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [11]),
	.datac(\b2v_inst6|memory_layer[3][11]~combout ),
	.datad(\b2v_inst6|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][11]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][11] .lut_mask = 16'hCCF0;
defparam \b2v_inst6|memory_layer[3][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N2
cycloneive_lcell_comb \b2v_inst6|memory_layer~80 (
// Equation(s):
// \b2v_inst6|memory_layer~80_combout  = (\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [11])) # (!\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst6|memory_layer[3][11]~combout ))))) # 
// (!\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[3][11]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [11]),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst6|memory_layer[3][11]~combout ),
	.datad(\b2v_inst6|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~80_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~80 .lut_mask = 16'hB8F0;
defparam \b2v_inst6|memory_layer~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y40_N10
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][12] (
// Equation(s):
// \b2v_inst6|memory_layer[3][12]~combout  = (\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [12]))) # (!\b2v_inst6|Decoder0~5_combout  & (\b2v_inst6|memory_layer[3][12]~combout ))

	.dataa(\b2v_inst6|memory_layer[3][12]~combout ),
	.datab(gnd),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [12]),
	.datad(\b2v_inst6|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][12]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][12] .lut_mask = 16'hF0AA;
defparam \b2v_inst6|memory_layer[3][12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y40_N8
cycloneive_lcell_comb \b2v_inst6|memory_layer~81 (
// Equation(s):
// \b2v_inst6|memory_layer~81_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [12])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[3][12]~combout ))))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[3][12]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [12]),
	.datab(\b2v_inst6|Decoder0~1_combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|memory_layer[3][12]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~81_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~81 .lut_mask = 16'hBF80;
defparam \b2v_inst6|memory_layer~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N12
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][13] (
// Equation(s):
// \b2v_inst6|memory_layer[3][13]~combout  = (\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [13]))) # (!\b2v_inst6|Decoder0~5_combout  & (\b2v_inst6|memory_layer[3][13]~combout ))

	.dataa(\b2v_inst6|memory_layer[3][13]~combout ),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~5_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][13]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][13] .lut_mask = 16'hFA0A;
defparam \b2v_inst6|memory_layer[3][13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y40_N28
cycloneive_lcell_comb \b2v_inst6|memory_layer~82 (
// Equation(s):
// \b2v_inst6|memory_layer~82_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [13])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[3][13]~combout ))))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[3][13]~combout ))))

	.dataa(\b2v_inst6|Decoder0~1_combout ),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [13]),
	.datad(\b2v_inst6|memory_layer[3][13]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~82_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~82 .lut_mask = 16'hF780;
defparam \b2v_inst6|memory_layer~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N28
cycloneive_lcell_comb \b2v_inst6|saida[23]~14 (
// Equation(s):
// \b2v_inst6|saida[23]~14_combout  = (\b2v_inst6|memory_layer~83_combout ) # ((\b2v_inst6|memory_layer~80_combout ) # ((\b2v_inst6|memory_layer~81_combout ) # (\b2v_inst6|memory_layer~82_combout )))

	.dataa(\b2v_inst6|memory_layer~83_combout ),
	.datab(\b2v_inst6|memory_layer~80_combout ),
	.datac(\b2v_inst6|memory_layer~81_combout ),
	.datad(\b2v_inst6|memory_layer~82_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[23]~14_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[23]~14 .lut_mask = 16'hFFFE;
defparam \b2v_inst6|saida[23]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N24
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][18] (
// Equation(s):
// \b2v_inst6|memory_layer[3][18]~combout  = (\b2v_inst6|Decoder0~5_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [18])) # (!\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst6|memory_layer[3][18]~combout )))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [18]),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~5_combout ),
	.datad(\b2v_inst6|memory_layer[3][18]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][18]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][18] .lut_mask = 16'hAFA0;
defparam \b2v_inst6|memory_layer[3][18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N26
cycloneive_lcell_comb \b2v_inst6|memory_layer~87 (
// Equation(s):
// \b2v_inst6|memory_layer~87_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [18])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[3][18]~combout ))))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[3][18]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [18]),
	.datab(\b2v_inst6|memory_layer[3][18]~combout ),
	.datac(\b2v_inst6|Decoder0~1_combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~87_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~87 .lut_mask = 16'hACCC;
defparam \b2v_inst6|memory_layer~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y36_N22
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][16] (
// Equation(s):
// \b2v_inst6|memory_layer[3][16]~combout  = (\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [16]))) # (!\b2v_inst6|Decoder0~5_combout  & (\b2v_inst6|memory_layer[3][16]~combout ))

	.dataa(\b2v_inst6|memory_layer[3][16]~combout ),
	.datab(\b2v_inst6|Decoder0~5_combout ),
	.datac(gnd),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][16]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][16] .lut_mask = 16'hEE22;
defparam \b2v_inst6|memory_layer[3][16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y36_N24
cycloneive_lcell_comb \b2v_inst6|memory_layer~86 (
// Equation(s):
// \b2v_inst6|memory_layer~86_combout  = (\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [16]))) # (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[3][16]~combout )))) # 
// (!\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[3][16]~combout ))

	.dataa(\b2v_inst6|memory_layer[3][16]~combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [16]),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~86_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~86 .lut_mask = 16'hCAAA;
defparam \b2v_inst6|memory_layer~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N2
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][1] (
// Equation(s):
// \b2v_inst6|memory_layer[3][1]~combout  = (\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [1]))) # (!\b2v_inst6|Decoder0~5_combout  & (\b2v_inst6|memory_layer[3][1]~combout ))

	.dataa(\b2v_inst6|memory_layer[3][1]~combout ),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~5_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][1]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][1] .lut_mask = 16'hFA0A;
defparam \b2v_inst6|memory_layer[3][1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N8
cycloneive_lcell_comb \b2v_inst6|memory_layer~85 (
// Equation(s):
// \b2v_inst6|memory_layer~85_combout  = (\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [1]))) # (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[3][1]~combout )))) # 
// (!\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[3][1]~combout ))

	.dataa(\b2v_inst6|memory_layer[3][1]~combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [1]),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~85_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~85 .lut_mask = 16'hCAAA;
defparam \b2v_inst6|memory_layer~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N10
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][15] (
// Equation(s):
// \b2v_inst6|memory_layer[3][15]~combout  = (\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [15]))) # (!\b2v_inst6|Decoder0~5_combout  & (\b2v_inst6|memory_layer[3][15]~combout ))

	.dataa(\b2v_inst6|memory_layer[3][15]~combout ),
	.datab(gnd),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [15]),
	.datad(\b2v_inst6|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][15]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][15] .lut_mask = 16'hF0AA;
defparam \b2v_inst6|memory_layer[3][15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N2
cycloneive_lcell_comb \b2v_inst6|memory_layer~84 (
// Equation(s):
// \b2v_inst6|memory_layer~84_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [15])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[3][15]~combout ))))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[3][15]~combout ))))

	.dataa(\b2v_inst6|Decoder0~1_combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [15]),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|memory_layer[3][15]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~84_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~84 .lut_mask = 16'hDF80;
defparam \b2v_inst6|memory_layer~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N22
cycloneive_lcell_comb \b2v_inst6|saida[23]~15 (
// Equation(s):
// \b2v_inst6|saida[23]~15_combout  = (\b2v_inst6|memory_layer~87_combout ) # ((\b2v_inst6|memory_layer~86_combout ) # ((\b2v_inst6|memory_layer~85_combout ) # (\b2v_inst6|memory_layer~84_combout )))

	.dataa(\b2v_inst6|memory_layer~87_combout ),
	.datab(\b2v_inst6|memory_layer~86_combout ),
	.datac(\b2v_inst6|memory_layer~85_combout ),
	.datad(\b2v_inst6|memory_layer~84_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[23]~15_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[23]~15 .lut_mask = 16'hFFFE;
defparam \b2v_inst6|saida[23]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N24
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][6] (
// Equation(s):
// \b2v_inst6|memory_layer[3][6]~combout  = (\b2v_inst6|Decoder0~5_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [6])) # (!\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst6|memory_layer[3][6]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [6]),
	.datac(\b2v_inst6|memory_layer[3][6]~combout ),
	.datad(\b2v_inst6|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][6]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][6] .lut_mask = 16'hCCF0;
defparam \b2v_inst6|memory_layer[3][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N14
cycloneive_lcell_comb \b2v_inst6|memory_layer~74 (
// Equation(s):
// \b2v_inst6|memory_layer~74_combout  = (\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [6])) # (!\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst6|memory_layer[3][6]~combout ))))) # 
// (!\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[3][6]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [6]),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst6|Decoder0~1_combout ),
	.datad(\b2v_inst6|memory_layer[3][6]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~74_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~74 .lut_mask = 16'hBF80;
defparam \b2v_inst6|memory_layer~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N0
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][5] (
// Equation(s):
// \b2v_inst6|memory_layer[3][5]~combout  = (\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [5]))) # (!\b2v_inst6|Decoder0~5_combout  & (\b2v_inst6|memory_layer[3][5]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[3][5]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [5]),
	.datad(\b2v_inst6|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][5]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][5] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|memory_layer[3][5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y35_N22
cycloneive_lcell_comb \b2v_inst6|memory_layer~73 (
// Equation(s):
// \b2v_inst6|memory_layer~73_combout  = (\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [5])) # (!\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst6|memory_layer[3][5]~combout ))))) # 
// (!\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[3][5]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [5]),
	.datab(\b2v_inst5|sprite_layer [0]),
	.datac(\b2v_inst6|Decoder0~1_combout ),
	.datad(\b2v_inst6|memory_layer[3][5]~combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~73_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~73 .lut_mask = 16'hBF80;
defparam \b2v_inst6|memory_layer~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N26
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][4] (
// Equation(s):
// \b2v_inst6|memory_layer[3][4]~combout  = (\b2v_inst6|Decoder0~5_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [4])) # (!\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst6|memory_layer[3][4]~combout )))

	.dataa(gnd),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [4]),
	.datac(\b2v_inst6|memory_layer[3][4]~combout ),
	.datad(\b2v_inst6|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][4]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][4] .lut_mask = 16'hCCF0;
defparam \b2v_inst6|memory_layer[3][4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N12
cycloneive_lcell_comb \b2v_inst6|memory_layer~75 (
// Equation(s):
// \b2v_inst6|memory_layer~75_combout  = (\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [4]))) # (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[3][4]~combout )))) # 
// (!\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[3][4]~combout ))

	.dataa(\b2v_inst6|memory_layer[3][4]~combout ),
	.datab(\b2v_inst3|altsyncram_component|auto_generated|q_b [4]),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~75_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~75 .lut_mask = 16'hCAAA;
defparam \b2v_inst6|memory_layer~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N28
cycloneive_lcell_comb \b2v_inst6|saida[23]~12 (
// Equation(s):
// \b2v_inst6|saida[23]~12_combout  = (\b2v_inst6|memory_layer~74_combout ) # (((\b2v_inst6|memory_layer~73_combout ) # (!\b2v_inst6|memory_layer~75_combout )) # (!\b2v_inst6|memory_layer~72_combout ))

	.dataa(\b2v_inst6|memory_layer~74_combout ),
	.datab(\b2v_inst6|memory_layer~72_combout ),
	.datac(\b2v_inst6|memory_layer~73_combout ),
	.datad(\b2v_inst6|memory_layer~75_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[23]~12_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[23]~12 .lut_mask = 16'hFBFF;
defparam \b2v_inst6|saida[23]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N4
cycloneive_lcell_comb \b2v_inst6|saida[23]~16 (
// Equation(s):
// \b2v_inst6|saida[23]~16_combout  = (\b2v_inst6|saida[23]~13_combout ) # ((\b2v_inst6|saida[23]~14_combout ) # ((\b2v_inst6|saida[23]~15_combout ) # (\b2v_inst6|saida[23]~12_combout )))

	.dataa(\b2v_inst6|saida[23]~13_combout ),
	.datab(\b2v_inst6|saida[23]~14_combout ),
	.datac(\b2v_inst6|saida[23]~15_combout ),
	.datad(\b2v_inst6|saida[23]~12_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[23]~16 .lut_mask = 16'hFFFE;
defparam \b2v_inst6|saida[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y35_N14
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][2] (
// Equation(s):
// \b2v_inst6|memory_layer[3][2]~combout  = (\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [2]))) # (!\b2v_inst6|Decoder0~5_combout  & (\b2v_inst6|memory_layer[3][2]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[3][2]~combout ),
	.datac(\b2v_inst6|Decoder0~5_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][2]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][2] .lut_mask = 16'hFC0C;
defparam \b2v_inst6|memory_layer[3][2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y35_N30
cycloneive_lcell_comb \b2v_inst6|memory_layer~93 (
// Equation(s):
// \b2v_inst6|memory_layer~93_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [2])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[3][2]~combout ))))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[3][2]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [2]),
	.datab(\b2v_inst6|Decoder0~1_combout ),
	.datac(\b2v_inst6|memory_layer[3][2]~combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~93_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~93 .lut_mask = 16'hB8F0;
defparam \b2v_inst6|memory_layer~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N20
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][3] (
// Equation(s):
// \b2v_inst6|memory_layer[3][3]~combout  = (\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [3]))) # (!\b2v_inst6|Decoder0~5_combout  & (\b2v_inst6|memory_layer[3][3]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[3][3]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [3]),
	.datad(\b2v_inst6|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][3]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][3] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|memory_layer[3][3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N24
cycloneive_lcell_comb \b2v_inst6|memory_layer~95 (
// Equation(s):
// \b2v_inst6|memory_layer~95_combout  = (\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|Decoder0~1_combout  & (\b2v_inst3|altsyncram_component|auto_generated|q_b [3])) # (!\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst6|memory_layer[3][3]~combout ))))) # 
// (!\b2v_inst5|sprite_layer [0] & (((\b2v_inst6|memory_layer[3][3]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [3]),
	.datab(\b2v_inst6|memory_layer[3][3]~combout ),
	.datac(\b2v_inst5|sprite_layer [0]),
	.datad(\b2v_inst6|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~95_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~95 .lut_mask = 16'hACCC;
defparam \b2v_inst6|memory_layer~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N24
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][17] (
// Equation(s):
// \b2v_inst6|memory_layer[3][17]~combout  = (\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [17]))) # (!\b2v_inst6|Decoder0~5_combout  & (\b2v_inst6|memory_layer[3][17]~combout ))

	.dataa(gnd),
	.datab(\b2v_inst6|memory_layer[3][17]~combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [17]),
	.datad(\b2v_inst6|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][17]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][17] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|memory_layer[3][17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N12
cycloneive_lcell_comb \b2v_inst6|memory_layer~94 (
// Equation(s):
// \b2v_inst6|memory_layer~94_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & (\b2v_inst3|altsyncram_component|auto_generated|q_b [17])) # (!\b2v_inst5|sprite_layer [0] & ((\b2v_inst6|memory_layer[3][17]~combout ))))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (((\b2v_inst6|memory_layer[3][17]~combout ))))

	.dataa(\b2v_inst3|altsyncram_component|auto_generated|q_b [17]),
	.datab(\b2v_inst6|memory_layer[3][17]~combout ),
	.datac(\b2v_inst6|Decoder0~1_combout ),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~94_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~94 .lut_mask = 16'hACCC;
defparam \b2v_inst6|memory_layer~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N6
cycloneive_lcell_comb \b2v_inst6|memory_layer[3][22] (
// Equation(s):
// \b2v_inst6|memory_layer[3][22]~combout  = (\b2v_inst6|Decoder0~5_combout  & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [22]))) # (!\b2v_inst6|Decoder0~5_combout  & (\b2v_inst6|memory_layer[3][22]~combout ))

	.dataa(\b2v_inst6|memory_layer[3][22]~combout ),
	.datab(gnd),
	.datac(\b2v_inst6|Decoder0~5_combout ),
	.datad(\b2v_inst3|altsyncram_component|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer[3][22]~combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer[3][22] .lut_mask = 16'hFA0A;
defparam \b2v_inst6|memory_layer[3][22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N8
cycloneive_lcell_comb \b2v_inst6|memory_layer~92 (
// Equation(s):
// \b2v_inst6|memory_layer~92_combout  = (\b2v_inst6|Decoder0~1_combout  & ((\b2v_inst5|sprite_layer [0] & ((\b2v_inst3|altsyncram_component|auto_generated|q_b [22]))) # (!\b2v_inst5|sprite_layer [0] & (\b2v_inst6|memory_layer[3][22]~combout )))) # 
// (!\b2v_inst6|Decoder0~1_combout  & (\b2v_inst6|memory_layer[3][22]~combout ))

	.dataa(\b2v_inst6|memory_layer[3][22]~combout ),
	.datab(\b2v_inst6|Decoder0~1_combout ),
	.datac(\b2v_inst3|altsyncram_component|auto_generated|q_b [22]),
	.datad(\b2v_inst5|sprite_layer [0]),
	.cin(gnd),
	.combout(\b2v_inst6|memory_layer~92_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|memory_layer~92 .lut_mask = 16'hE2AA;
defparam \b2v_inst6|memory_layer~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N6
cycloneive_lcell_comb \b2v_inst6|saida[23]~18 (
// Equation(s):
// \b2v_inst6|saida[23]~18_combout  = (\b2v_inst6|memory_layer~93_combout ) # ((\b2v_inst6|memory_layer~95_combout ) # ((\b2v_inst6|memory_layer~94_combout ) # (\b2v_inst6|memory_layer~92_combout )))

	.dataa(\b2v_inst6|memory_layer~93_combout ),
	.datab(\b2v_inst6|memory_layer~95_combout ),
	.datac(\b2v_inst6|memory_layer~94_combout ),
	.datad(\b2v_inst6|memory_layer~92_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[23]~18_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[23]~18 .lut_mask = 16'hFFFE;
defparam \b2v_inst6|saida[23]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y38_N18
cycloneive_lcell_comb \b2v_inst6|saida[23]~19 (
// Equation(s):
// \b2v_inst6|saida[23]~19_combout  = (\b2v_inst6|saida[23]~17_combout ) # ((\b2v_inst6|Equal1~7_combout ) # ((\b2v_inst6|saida[23]~16_combout ) # (\b2v_inst6|saida[23]~18_combout )))

	.dataa(\b2v_inst6|saida[23]~17_combout ),
	.datab(\b2v_inst6|Equal1~7_combout ),
	.datac(\b2v_inst6|saida[23]~16_combout ),
	.datad(\b2v_inst6|saida[23]~18_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[23]~19_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[23]~19 .lut_mask = 16'hFFFE;
defparam \b2v_inst6|saida[23]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y36_N4
cycloneive_lcell_comb \b2v_inst6|saida[23]~20 (
// Equation(s):
// \b2v_inst6|saida[23]~20_combout  = (!\b2v_inst6|LessThan1~0_combout  & ((\b2v_inst6|saida[23]~19_combout ) # (!\b2v_inst6|saida[1]~8_combout )))

	.dataa(\b2v_inst6|LessThan1~0_combout ),
	.datab(\b2v_inst6|saida[1]~8_combout ),
	.datac(gnd),
	.datad(\b2v_inst6|saida[23]~19_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[23]~20_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[23]~20 .lut_mask = 16'h5511;
defparam \b2v_inst6|saida[23]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \b2v_inst6|saida[23]~20clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\b2v_inst6|saida[23]~20_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\b2v_inst6|saida[23]~20clkctrl_outclk ));
// synopsys translate_off
defparam \b2v_inst6|saida[23]~20clkctrl .clock_type = "global clock";
defparam \b2v_inst6|saida[23]~20clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y37_N16
cycloneive_lcell_comb \b2v_inst6|saida[0] (
// Equation(s):
// \b2v_inst6|saida [0] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida[0]~11_combout ))) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida [0]))

	.dataa(gnd),
	.datab(\b2v_inst6|saida [0]),
	.datac(\b2v_inst6|saida[0]~11_combout ),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [0]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[0] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|saida[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N22
cycloneive_lcell_comb \b2v_inst6|saida[1]~21 (
// Equation(s):
// \b2v_inst6|saida[1]~21_combout  = (\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[1]~9_combout  & ((\b2v_inst6|memory_layer~12_combout ))) # (!\b2v_inst6|saida[1]~9_combout  & 
// (\b2v_inst6|memory_layer~49_combout ))))

	.dataa(\b2v_inst6|memory_layer~49_combout ),
	.datab(\b2v_inst6|saida[1]~8_combout ),
	.datac(\b2v_inst6|saida[1]~9_combout ),
	.datad(\b2v_inst6|memory_layer~12_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[1]~21 .lut_mask = 16'hF2C2;
defparam \b2v_inst6|saida[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N28
cycloneive_lcell_comb \b2v_inst6|saida[1]~22 (
// Equation(s):
// \b2v_inst6|saida[1]~22_combout  = (\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[1]~21_combout  & (\b2v_inst6|memory_layer~32_combout )) # (!\b2v_inst6|saida[1]~21_combout  & ((\b2v_inst6|memory_layer~85_combout ))))) # 
// (!\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[1]~21_combout ))))

	.dataa(\b2v_inst6|memory_layer~32_combout ),
	.datab(\b2v_inst6|saida[1]~8_combout ),
	.datac(\b2v_inst6|memory_layer~85_combout ),
	.datad(\b2v_inst6|saida[1]~21_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[1]~22 .lut_mask = 16'hBBC0;
defparam \b2v_inst6|saida[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N24
cycloneive_lcell_comb \b2v_inst6|saida[1] (
// Equation(s):
// \b2v_inst6|saida [1] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida[1]~22_combout ))) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida [1]))

	.dataa(gnd),
	.datab(\b2v_inst6|saida [1]),
	.datac(\b2v_inst6|saida[1]~22_combout ),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [1]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[1] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|saida[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y35_N16
cycloneive_lcell_comb \b2v_inst6|saida[2]~23 (
// Equation(s):
// \b2v_inst6|saida[2]~23_combout  = (\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[1]~9_combout ) # (\b2v_inst6|memory_layer~93_combout )))) # (!\b2v_inst6|saida[1]~8_combout  & (\b2v_inst6|memory_layer~70_combout  & (!\b2v_inst6|saida[1]~9_combout 
// )))

	.dataa(\b2v_inst6|memory_layer~70_combout ),
	.datab(\b2v_inst6|saida[1]~8_combout ),
	.datac(\b2v_inst6|saida[1]~9_combout ),
	.datad(\b2v_inst6|memory_layer~93_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[2]~23 .lut_mask = 16'hCEC2;
defparam \b2v_inst6|saida[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y35_N26
cycloneive_lcell_comb \b2v_inst6|saida[2]~24 (
// Equation(s):
// \b2v_inst6|saida[2]~24_combout  = (\b2v_inst6|saida[1]~9_combout  & ((\b2v_inst6|saida[2]~23_combout  & ((\b2v_inst6|memory_layer~38_combout ))) # (!\b2v_inst6|saida[2]~23_combout  & (\b2v_inst6|memory_layer~22_combout )))) # 
// (!\b2v_inst6|saida[1]~9_combout  & (((\b2v_inst6|saida[2]~23_combout ))))

	.dataa(\b2v_inst6|memory_layer~22_combout ),
	.datab(\b2v_inst6|memory_layer~38_combout ),
	.datac(\b2v_inst6|saida[1]~9_combout ),
	.datad(\b2v_inst6|saida[2]~23_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[2]~24 .lut_mask = 16'hCFA0;
defparam \b2v_inst6|saida[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y35_N12
cycloneive_lcell_comb \b2v_inst6|saida[2] (
// Equation(s):
// \b2v_inst6|saida [2] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida[2]~24_combout ))) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida [2]))

	.dataa(\b2v_inst6|saida [2]),
	.datab(gnd),
	.datac(\b2v_inst6|saida[2]~24_combout ),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [2]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[2] .lut_mask = 16'hF0AA;
defparam \b2v_inst6|saida[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y35_N0
cycloneive_lcell_comb \b2v_inst6|saida[3]~25 (
// Equation(s):
// \b2v_inst6|saida[3]~25_combout  = (\b2v_inst6|saida[1]~9_combout  & ((\b2v_inst6|memory_layer~21_combout ) # ((\b2v_inst6|saida[1]~8_combout )))) # (!\b2v_inst6|saida[1]~9_combout  & (((\b2v_inst6|memory_layer~69_combout  & !\b2v_inst6|saida[1]~8_combout 
// ))))

	.dataa(\b2v_inst6|memory_layer~21_combout ),
	.datab(\b2v_inst6|memory_layer~69_combout ),
	.datac(\b2v_inst6|saida[1]~9_combout ),
	.datad(\b2v_inst6|saida[1]~8_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[3]~25 .lut_mask = 16'hF0AC;
defparam \b2v_inst6|saida[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y35_N6
cycloneive_lcell_comb \b2v_inst6|saida[3]~26 (
// Equation(s):
// \b2v_inst6|saida[3]~26_combout  = (\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[3]~25_combout  & (\b2v_inst6|memory_layer~37_combout )) # (!\b2v_inst6|saida[3]~25_combout  & ((\b2v_inst6|memory_layer~95_combout ))))) # 
// (!\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[3]~25_combout ))))

	.dataa(\b2v_inst6|memory_layer~37_combout ),
	.datab(\b2v_inst6|saida[1]~8_combout ),
	.datac(\b2v_inst6|saida[3]~25_combout ),
	.datad(\b2v_inst6|memory_layer~95_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[3]~26 .lut_mask = 16'hBCB0;
defparam \b2v_inst6|saida[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y35_N28
cycloneive_lcell_comb \b2v_inst6|saida[3] (
// Equation(s):
// \b2v_inst6|saida [3] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida[3]~26_combout )) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida [3])))

	.dataa(\b2v_inst6|saida[3]~26_combout ),
	.datab(\b2v_inst6|saida [3]),
	.datac(gnd),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [3]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[3] .lut_mask = 16'hAACC;
defparam \b2v_inst6|saida[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y37_N0
cycloneive_lcell_comb \b2v_inst6|saida[4]~27 (
// Equation(s):
// \b2v_inst6|saida[4]~27_combout  = (\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[1]~9_combout ) # (\b2v_inst6|memory_layer~75_combout )))) # (!\b2v_inst6|saida[1]~8_combout  & (\b2v_inst6|memory_layer~68_combout  & (!\b2v_inst6|saida[1]~9_combout 
// )))

	.dataa(\b2v_inst6|saida[1]~8_combout ),
	.datab(\b2v_inst6|memory_layer~68_combout ),
	.datac(\b2v_inst6|saida[1]~9_combout ),
	.datad(\b2v_inst6|memory_layer~75_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[4]~27 .lut_mask = 16'hAEA4;
defparam \b2v_inst6|saida[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y37_N14
cycloneive_lcell_comb \b2v_inst6|saida[4]~28 (
// Equation(s):
// \b2v_inst6|saida[4]~28_combout  = (\b2v_inst6|saida[4]~27_combout  & (((\b2v_inst6|memory_layer~39_combout ) # (!\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[4]~27_combout  & (\b2v_inst6|memory_layer~23_combout  & 
// ((\b2v_inst6|saida[1]~9_combout ))))

	.dataa(\b2v_inst6|memory_layer~23_combout ),
	.datab(\b2v_inst6|memory_layer~39_combout ),
	.datac(\b2v_inst6|saida[4]~27_combout ),
	.datad(\b2v_inst6|saida[1]~9_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[4]~28 .lut_mask = 16'hCAF0;
defparam \b2v_inst6|saida[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y37_N22
cycloneive_lcell_comb \b2v_inst6|saida[4] (
// Equation(s):
// \b2v_inst6|saida [4] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida[4]~28_combout )) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida [4])))

	.dataa(gnd),
	.datab(\b2v_inst6|saida[4]~28_combout ),
	.datac(\b2v_inst6|saida [4]),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [4]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[4] .lut_mask = 16'hCCF0;
defparam \b2v_inst6|saida[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N14
cycloneive_lcell_comb \b2v_inst6|saida[5]~29 (
// Equation(s):
// \b2v_inst6|saida[5]~29_combout  = (\b2v_inst6|saida[1]~9_combout  & (((\b2v_inst6|saida[1]~8_combout ) # (\b2v_inst6|memory_layer~20_combout )))) # (!\b2v_inst6|saida[1]~9_combout  & (\b2v_inst6|memory_layer~71_combout  & (!\b2v_inst6|saida[1]~8_combout 
// )))

	.dataa(\b2v_inst6|memory_layer~71_combout ),
	.datab(\b2v_inst6|saida[1]~9_combout ),
	.datac(\b2v_inst6|saida[1]~8_combout ),
	.datad(\b2v_inst6|memory_layer~20_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[5]~29 .lut_mask = 16'hCEC2;
defparam \b2v_inst6|saida[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N0
cycloneive_lcell_comb \b2v_inst6|saida[5]~30 (
// Equation(s):
// \b2v_inst6|saida[5]~30_combout  = (\b2v_inst6|saida[5]~29_combout  & (((\b2v_inst6|memory_layer~36_combout ) # (!\b2v_inst6|saida[1]~8_combout )))) # (!\b2v_inst6|saida[5]~29_combout  & (\b2v_inst6|memory_layer~73_combout  & 
// ((\b2v_inst6|saida[1]~8_combout ))))

	.dataa(\b2v_inst6|memory_layer~73_combout ),
	.datab(\b2v_inst6|memory_layer~36_combout ),
	.datac(\b2v_inst6|saida[5]~29_combout ),
	.datad(\b2v_inst6|saida[1]~8_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[5]~30 .lut_mask = 16'hCAF0;
defparam \b2v_inst6|saida[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N8
cycloneive_lcell_comb \b2v_inst6|saida[5] (
// Equation(s):
// \b2v_inst6|saida [5] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida[5]~30_combout )) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida [5])))

	.dataa(\b2v_inst6|saida[5]~30_combout ),
	.datab(gnd),
	.datac(\b2v_inst6|saida [5]),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [5]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[5] .lut_mask = 16'hAAF0;
defparam \b2v_inst6|saida[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y37_N24
cycloneive_lcell_comb \b2v_inst6|saida[6]~31 (
// Equation(s):
// \b2v_inst6|saida[6]~31_combout  = (\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|memory_layer~74_combout ) # ((\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[1]~8_combout  & (((!\b2v_inst6|saida[1]~9_combout  & \b2v_inst6|memory_layer~67_combout 
// ))))

	.dataa(\b2v_inst6|saida[1]~8_combout ),
	.datab(\b2v_inst6|memory_layer~74_combout ),
	.datac(\b2v_inst6|saida[1]~9_combout ),
	.datad(\b2v_inst6|memory_layer~67_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[6]~31 .lut_mask = 16'hADA8;
defparam \b2v_inst6|saida[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y37_N2
cycloneive_lcell_comb \b2v_inst6|saida[6]~32 (
// Equation(s):
// \b2v_inst6|saida[6]~32_combout  = (\b2v_inst6|saida[6]~31_combout  & (((\b2v_inst6|memory_layer~47_combout ) # (!\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[6]~31_combout  & (\b2v_inst6|memory_layer~19_combout  & 
// ((\b2v_inst6|saida[1]~9_combout ))))

	.dataa(\b2v_inst6|memory_layer~19_combout ),
	.datab(\b2v_inst6|memory_layer~47_combout ),
	.datac(\b2v_inst6|saida[6]~31_combout ),
	.datad(\b2v_inst6|saida[1]~9_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[6]~32 .lut_mask = 16'hCAF0;
defparam \b2v_inst6|saida[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y37_N28
cycloneive_lcell_comb \b2v_inst6|saida[6] (
// Equation(s):
// \b2v_inst6|saida [6] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida[6]~32_combout ))) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida [6]))

	.dataa(gnd),
	.datab(\b2v_inst6|saida [6]),
	.datac(\b2v_inst6|saida[6]~32_combout ),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [6]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[6] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|saida[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N28
cycloneive_lcell_comb \b2v_inst6|saida[7]~33 (
// Equation(s):
// \b2v_inst6|saida[7]~33_combout  = (\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[1]~9_combout  & ((\b2v_inst6|memory_layer~18_combout ))) # (!\b2v_inst6|saida[1]~9_combout  & 
// (\b2v_inst6|memory_layer~66_combout ))))

	.dataa(\b2v_inst6|memory_layer~66_combout ),
	.datab(\b2v_inst6|saida[1]~8_combout ),
	.datac(\b2v_inst6|saida[1]~9_combout ),
	.datad(\b2v_inst6|memory_layer~18_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[7]~33_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[7]~33 .lut_mask = 16'hF2C2;
defparam \b2v_inst6|saida[7]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N8
cycloneive_lcell_comb \b2v_inst6|saida[7]~34 (
// Equation(s):
// \b2v_inst6|saida[7]~34_combout  = (\b2v_inst6|saida[7]~33_combout  & (((\b2v_inst6|memory_layer~46_combout ) # (!\b2v_inst6|saida[1]~8_combout )))) # (!\b2v_inst6|saida[7]~33_combout  & (\b2v_inst6|memory_layer~76_combout  & 
// ((\b2v_inst6|saida[1]~8_combout ))))

	.dataa(\b2v_inst6|memory_layer~76_combout ),
	.datab(\b2v_inst6|memory_layer~46_combout ),
	.datac(\b2v_inst6|saida[7]~33_combout ),
	.datad(\b2v_inst6|saida[1]~8_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[7]~34_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[7]~34 .lut_mask = 16'hCAF0;
defparam \b2v_inst6|saida[7]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N6
cycloneive_lcell_comb \b2v_inst6|saida[7] (
// Equation(s):
// \b2v_inst6|saida [7] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida[7]~34_combout ))) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida [7]))

	.dataa(\b2v_inst6|saida [7]),
	.datab(gnd),
	.datac(\b2v_inst6|saida[7]~34_combout ),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [7]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[7] .lut_mask = 16'hF0AA;
defparam \b2v_inst6|saida[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N0
cycloneive_lcell_comb \b2v_inst6|saida[8]~35 (
// Equation(s):
// \b2v_inst6|saida[8]~35_combout  = (\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|memory_layer~77_combout ) # ((\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[1]~8_combout  & (((!\b2v_inst6|saida[1]~9_combout  & \b2v_inst6|memory_layer~65_combout 
// ))))

	.dataa(\b2v_inst6|saida[1]~8_combout ),
	.datab(\b2v_inst6|memory_layer~77_combout ),
	.datac(\b2v_inst6|saida[1]~9_combout ),
	.datad(\b2v_inst6|memory_layer~65_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[8]~35_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[8]~35 .lut_mask = 16'hADA8;
defparam \b2v_inst6|saida[8]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N24
cycloneive_lcell_comb \b2v_inst6|saida[8]~36 (
// Equation(s):
// \b2v_inst6|saida[8]~36_combout  = (\b2v_inst6|saida[8]~35_combout  & ((\b2v_inst6|memory_layer~45_combout ) # ((!\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[8]~35_combout  & (((\b2v_inst6|saida[1]~9_combout  & 
// \b2v_inst6|memory_layer~17_combout ))))

	.dataa(\b2v_inst6|saida[8]~35_combout ),
	.datab(\b2v_inst6|memory_layer~45_combout ),
	.datac(\b2v_inst6|saida[1]~9_combout ),
	.datad(\b2v_inst6|memory_layer~17_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[8]~36 .lut_mask = 16'hDA8A;
defparam \b2v_inst6|saida[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y37_N10
cycloneive_lcell_comb \b2v_inst6|saida[8] (
// Equation(s):
// \b2v_inst6|saida [8] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida[8]~36_combout ))) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida [8]))

	.dataa(\b2v_inst6|saida [8]),
	.datab(gnd),
	.datac(\b2v_inst6|saida[8]~36_combout ),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [8]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[8] .lut_mask = 16'hF0AA;
defparam \b2v_inst6|saida[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y37_N8
cycloneive_lcell_comb \b2v_inst6|saida[9]~37 (
// Equation(s):
// \b2v_inst6|saida[9]~37_combout  = (\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[1]~9_combout  & ((\b2v_inst6|memory_layer~16_combout ))) # (!\b2v_inst6|saida[1]~9_combout  & 
// (\b2v_inst6|memory_layer~64_combout ))))

	.dataa(\b2v_inst6|saida[1]~8_combout ),
	.datab(\b2v_inst6|memory_layer~64_combout ),
	.datac(\b2v_inst6|saida[1]~9_combout ),
	.datad(\b2v_inst6|memory_layer~16_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[9]~37_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[9]~37 .lut_mask = 16'hF4A4;
defparam \b2v_inst6|saida[9]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y37_N30
cycloneive_lcell_comb \b2v_inst6|saida[9]~38 (
// Equation(s):
// \b2v_inst6|saida[9]~38_combout  = (\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[9]~37_combout  & ((\b2v_inst6|memory_layer~31_combout ))) # (!\b2v_inst6|saida[9]~37_combout  & (\b2v_inst6|memory_layer~78_combout )))) # 
// (!\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[9]~37_combout ))))

	.dataa(\b2v_inst6|memory_layer~78_combout ),
	.datab(\b2v_inst6|memory_layer~31_combout ),
	.datac(\b2v_inst6|saida[1]~8_combout ),
	.datad(\b2v_inst6|saida[9]~37_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[9]~38_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[9]~38 .lut_mask = 16'hCFA0;
defparam \b2v_inst6|saida[9]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y37_N18
cycloneive_lcell_comb \b2v_inst6|saida[9] (
// Equation(s):
// \b2v_inst6|saida [9] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida[9]~38_combout ))) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida [9]))

	.dataa(gnd),
	.datab(\b2v_inst6|saida [9]),
	.datac(\b2v_inst6|saida[9]~38_combout ),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [9]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[9] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|saida[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N4
cycloneive_lcell_comb \b2v_inst6|saida[10]~39 (
// Equation(s):
// \b2v_inst6|saida[10]~39_combout  = (\b2v_inst6|saida[1]~9_combout  & (((\b2v_inst6|saida[1]~8_combout )))) # (!\b2v_inst6|saida[1]~9_combout  & ((\b2v_inst6|saida[1]~8_combout  & (\b2v_inst6|memory_layer~79_combout )) # (!\b2v_inst6|saida[1]~8_combout  & 
// ((\b2v_inst6|memory_layer~63_combout )))))

	.dataa(\b2v_inst6|saida[1]~9_combout ),
	.datab(\b2v_inst6|memory_layer~79_combout ),
	.datac(\b2v_inst6|memory_layer~63_combout ),
	.datad(\b2v_inst6|saida[1]~8_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[10]~39_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[10]~39 .lut_mask = 16'hEE50;
defparam \b2v_inst6|saida[10]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N12
cycloneive_lcell_comb \b2v_inst6|saida[10]~40 (
// Equation(s):
// \b2v_inst6|saida[10]~40_combout  = (\b2v_inst6|saida[10]~39_combout  & (((\b2v_inst6|memory_layer~43_combout ) # (!\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[10]~39_combout  & (\b2v_inst6|memory_layer~15_combout  & 
// ((\b2v_inst6|saida[1]~9_combout ))))

	.dataa(\b2v_inst6|saida[10]~39_combout ),
	.datab(\b2v_inst6|memory_layer~15_combout ),
	.datac(\b2v_inst6|memory_layer~43_combout ),
	.datad(\b2v_inst6|saida[1]~9_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[10]~40_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[10]~40 .lut_mask = 16'hE4AA;
defparam \b2v_inst6|saida[10]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y39_N8
cycloneive_lcell_comb \b2v_inst6|saida[10] (
// Equation(s):
// \b2v_inst6|saida [10] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida[10]~40_combout )) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida [10])))

	.dataa(\b2v_inst6|saida[10]~40_combout ),
	.datab(gnd),
	.datac(\b2v_inst6|saida [10]),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [10]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[10] .lut_mask = 16'hAAF0;
defparam \b2v_inst6|saida[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N18
cycloneive_lcell_comb \b2v_inst6|saida[11]~41 (
// Equation(s):
// \b2v_inst6|saida[11]~41_combout  = (\b2v_inst6|saida[1]~9_combout  & (((\b2v_inst6|saida[1]~8_combout ) # (\b2v_inst6|memory_layer~14_combout )))) # (!\b2v_inst6|saida[1]~9_combout  & (\b2v_inst6|memory_layer~62_combout  & (!\b2v_inst6|saida[1]~8_combout 
// )))

	.dataa(\b2v_inst6|memory_layer~62_combout ),
	.datab(\b2v_inst6|saida[1]~9_combout ),
	.datac(\b2v_inst6|saida[1]~8_combout ),
	.datad(\b2v_inst6|memory_layer~14_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[11]~41_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[11]~41 .lut_mask = 16'hCEC2;
defparam \b2v_inst6|saida[11]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N2
cycloneive_lcell_comb \b2v_inst6|saida[11]~42 (
// Equation(s):
// \b2v_inst6|saida[11]~42_combout  = (\b2v_inst6|saida[11]~41_combout  & ((\b2v_inst6|memory_layer~42_combout ) # ((!\b2v_inst6|saida[1]~8_combout )))) # (!\b2v_inst6|saida[11]~41_combout  & (((\b2v_inst6|memory_layer~80_combout  & 
// \b2v_inst6|saida[1]~8_combout ))))

	.dataa(\b2v_inst6|memory_layer~42_combout ),
	.datab(\b2v_inst6|memory_layer~80_combout ),
	.datac(\b2v_inst6|saida[11]~41_combout ),
	.datad(\b2v_inst6|saida[1]~8_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[11]~42_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[11]~42 .lut_mask = 16'hACF0;
defparam \b2v_inst6|saida[11]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y39_N10
cycloneive_lcell_comb \b2v_inst6|saida[11] (
// Equation(s):
// \b2v_inst6|saida [11] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida[11]~42_combout ))) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida [11]))

	.dataa(\b2v_inst6|saida [11]),
	.datab(gnd),
	.datac(\b2v_inst6|saida[11]~42_combout ),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [11]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[11] .lut_mask = 16'hF0AA;
defparam \b2v_inst6|saida[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y40_N12
cycloneive_lcell_comb \b2v_inst6|saida[12]~43 (
// Equation(s):
// \b2v_inst6|saida[12]~43_combout  = (\b2v_inst6|saida[1]~9_combout  & (((\b2v_inst6|saida[1]~8_combout )))) # (!\b2v_inst6|saida[1]~9_combout  & ((\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|memory_layer~81_combout ))) # (!\b2v_inst6|saida[1]~8_combout  
// & (\b2v_inst6|memory_layer~61_combout ))))

	.dataa(\b2v_inst6|saida[1]~9_combout ),
	.datab(\b2v_inst6|memory_layer~61_combout ),
	.datac(\b2v_inst6|memory_layer~81_combout ),
	.datad(\b2v_inst6|saida[1]~8_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[12]~43_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[12]~43 .lut_mask = 16'hFA44;
defparam \b2v_inst6|saida[12]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y40_N4
cycloneive_lcell_comb \b2v_inst6|saida[12]~44 (
// Equation(s):
// \b2v_inst6|saida[12]~44_combout  = (\b2v_inst6|saida[12]~43_combout  & (((\b2v_inst6|memory_layer~41_combout ) # (!\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[12]~43_combout  & (\b2v_inst6|memory_layer~13_combout  & 
// ((\b2v_inst6|saida[1]~9_combout ))))

	.dataa(\b2v_inst6|memory_layer~13_combout ),
	.datab(\b2v_inst6|saida[12]~43_combout ),
	.datac(\b2v_inst6|memory_layer~41_combout ),
	.datad(\b2v_inst6|saida[1]~9_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[12]~44_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[12]~44 .lut_mask = 16'hE2CC;
defparam \b2v_inst6|saida[12]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y40_N26
cycloneive_lcell_comb \b2v_inst6|saida[12] (
// Equation(s):
// \b2v_inst6|saida [12] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida[12]~44_combout )) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida [12])))

	.dataa(\b2v_inst6|saida[12]~44_combout ),
	.datab(gnd),
	.datac(\b2v_inst6|saida [12]),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [12]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[12] .lut_mask = 16'hAAF0;
defparam \b2v_inst6|saida[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N4
cycloneive_lcell_comb \b2v_inst6|saida[13]~45 (
// Equation(s):
// \b2v_inst6|saida[13]~45_combout  = (\b2v_inst6|saida[1]~9_combout  & (((\b2v_inst6|saida[1]~8_combout ) # (\b2v_inst6|memory_layer~6_combout )))) # (!\b2v_inst6|saida[1]~9_combout  & (\b2v_inst6|memory_layer~60_combout  & (!\b2v_inst6|saida[1]~8_combout 
// )))

	.dataa(\b2v_inst6|memory_layer~60_combout ),
	.datab(\b2v_inst6|saida[1]~9_combout ),
	.datac(\b2v_inst6|saida[1]~8_combout ),
	.datad(\b2v_inst6|memory_layer~6_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[13]~45_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[13]~45 .lut_mask = 16'hCEC2;
defparam \b2v_inst6|saida[13]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N6
cycloneive_lcell_comb \b2v_inst6|saida[13]~46 (
// Equation(s):
// \b2v_inst6|saida[13]~46_combout  = (\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[13]~45_combout  & (\b2v_inst6|memory_layer~40_combout )) # (!\b2v_inst6|saida[13]~45_combout  & ((\b2v_inst6|memory_layer~82_combout ))))) # 
// (!\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[13]~45_combout ))))

	.dataa(\b2v_inst6|memory_layer~40_combout ),
	.datab(\b2v_inst6|saida[1]~8_combout ),
	.datac(\b2v_inst6|saida[13]~45_combout ),
	.datad(\b2v_inst6|memory_layer~82_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[13]~46 .lut_mask = 16'hBCB0;
defparam \b2v_inst6|saida[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y40_N12
cycloneive_lcell_comb \b2v_inst6|saida[13] (
// Equation(s):
// \b2v_inst6|saida [13] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida[13]~46_combout ))) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida [13]))

	.dataa(\b2v_inst6|saida [13]),
	.datab(gnd),
	.datac(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.datad(\b2v_inst6|saida[13]~46_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [13]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[13] .lut_mask = 16'hFA0A;
defparam \b2v_inst6|saida[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y36_N26
cycloneive_lcell_comb \b2v_inst6|saida[14]~47 (
// Equation(s):
// \b2v_inst6|saida[14]~47_combout  = (\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[1]~9_combout ) # ((\b2v_inst6|memory_layer~83_combout )))) # (!\b2v_inst6|saida[1]~8_combout  & (!\b2v_inst6|saida[1]~9_combout  & ((\b2v_inst6|memory_layer~59_combout 
// ))))

	.dataa(\b2v_inst6|saida[1]~8_combout ),
	.datab(\b2v_inst6|saida[1]~9_combout ),
	.datac(\b2v_inst6|memory_layer~83_combout ),
	.datad(\b2v_inst6|memory_layer~59_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[14]~47 .lut_mask = 16'hB9A8;
defparam \b2v_inst6|saida[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y36_N16
cycloneive_lcell_comb \b2v_inst6|saida[14]~48 (
// Equation(s):
// \b2v_inst6|saida[14]~48_combout  = (\b2v_inst6|saida[14]~47_combout  & (((\b2v_inst6|memory_layer~27_combout ) # (!\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[14]~47_combout  & (\b2v_inst6|memory_layer~11_combout  & 
// ((\b2v_inst6|saida[1]~9_combout ))))

	.dataa(\b2v_inst6|memory_layer~11_combout ),
	.datab(\b2v_inst6|memory_layer~27_combout ),
	.datac(\b2v_inst6|saida[14]~47_combout ),
	.datad(\b2v_inst6|saida[1]~9_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[14]~48_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[14]~48 .lut_mask = 16'hCAF0;
defparam \b2v_inst6|saida[14]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y36_N28
cycloneive_lcell_comb \b2v_inst6|saida[14] (
// Equation(s):
// \b2v_inst6|saida [14] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida[14]~48_combout ))) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida [14]))

	.dataa(gnd),
	.datab(\b2v_inst6|saida [14]),
	.datac(\b2v_inst6|saida[14]~48_combout ),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [14]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[14] .lut_mask = 16'hF0CC;
defparam \b2v_inst6|saida[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N8
cycloneive_lcell_comb \b2v_inst6|saida[15]~49 (
// Equation(s):
// \b2v_inst6|saida[15]~49_combout  = (\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[1]~9_combout  & ((\b2v_inst6|memory_layer~10_combout ))) # (!\b2v_inst6|saida[1]~9_combout  
// & (\b2v_inst6|memory_layer~58_combout ))))

	.dataa(\b2v_inst6|memory_layer~58_combout ),
	.datab(\b2v_inst6|saida[1]~8_combout ),
	.datac(\b2v_inst6|memory_layer~10_combout ),
	.datad(\b2v_inst6|saida[1]~9_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[15]~49_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[15]~49 .lut_mask = 16'hFC22;
defparam \b2v_inst6|saida[15]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N14
cycloneive_lcell_comb \b2v_inst6|saida[15]~50 (
// Equation(s):
// \b2v_inst6|saida[15]~50_combout  = (\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[15]~49_combout  & (\b2v_inst6|memory_layer~26_combout )) # (!\b2v_inst6|saida[15]~49_combout  & ((\b2v_inst6|memory_layer~84_combout ))))) # 
// (!\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[15]~49_combout ))))

	.dataa(\b2v_inst6|memory_layer~26_combout ),
	.datab(\b2v_inst6|saida[1]~8_combout ),
	.datac(\b2v_inst6|saida[15]~49_combout ),
	.datad(\b2v_inst6|memory_layer~84_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[15]~50_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[15]~50 .lut_mask = 16'hBCB0;
defparam \b2v_inst6|saida[15]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N26
cycloneive_lcell_comb \b2v_inst6|saida[15] (
// Equation(s):
// \b2v_inst6|saida [15] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida[15]~50_combout ))) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida [15]))

	.dataa(\b2v_inst6|saida [15]),
	.datab(gnd),
	.datac(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.datad(\b2v_inst6|saida[15]~50_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [15]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[15] .lut_mask = 16'hFA0A;
defparam \b2v_inst6|saida[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y36_N18
cycloneive_lcell_comb \b2v_inst6|saida[16]~51 (
// Equation(s):
// \b2v_inst6|saida[16]~51_combout  = (\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[1]~9_combout ) # ((\b2v_inst6|memory_layer~86_combout )))) # (!\b2v_inst6|saida[1]~8_combout  & (!\b2v_inst6|saida[1]~9_combout  & (\b2v_inst6|memory_layer~57_combout 
// )))

	.dataa(\b2v_inst6|saida[1]~8_combout ),
	.datab(\b2v_inst6|saida[1]~9_combout ),
	.datac(\b2v_inst6|memory_layer~57_combout ),
	.datad(\b2v_inst6|memory_layer~86_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[16]~51_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[16]~51 .lut_mask = 16'hBA98;
defparam \b2v_inst6|saida[16]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y36_N22
cycloneive_lcell_comb \b2v_inst6|saida[16]~52 (
// Equation(s):
// \b2v_inst6|saida[16]~52_combout  = (\b2v_inst6|saida[16]~51_combout  & (((\b2v_inst6|memory_layer~25_combout ) # (!\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[16]~51_combout  & (\b2v_inst6|memory_layer~9_combout  & 
// ((\b2v_inst6|saida[1]~9_combout ))))

	.dataa(\b2v_inst6|memory_layer~9_combout ),
	.datab(\b2v_inst6|memory_layer~25_combout ),
	.datac(\b2v_inst6|saida[16]~51_combout ),
	.datad(\b2v_inst6|saida[1]~9_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[16]~52_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[16]~52 .lut_mask = 16'hCAF0;
defparam \b2v_inst6|saida[16]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y36_N6
cycloneive_lcell_comb \b2v_inst6|saida[16] (
// Equation(s):
// \b2v_inst6|saida [16] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida[16]~52_combout ))) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida [16]))

	.dataa(\b2v_inst6|saida [16]),
	.datab(gnd),
	.datac(\b2v_inst6|saida[16]~52_combout ),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [16]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[16] .lut_mask = 16'hF0AA;
defparam \b2v_inst6|saida[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N22
cycloneive_lcell_comb \b2v_inst6|saida[17]~53 (
// Equation(s):
// \b2v_inst6|saida[17]~53_combout  = (\b2v_inst6|saida[1]~9_combout  & (((\b2v_inst6|memory_layer~8_combout ) # (\b2v_inst6|saida[1]~8_combout )))) # (!\b2v_inst6|saida[1]~9_combout  & (\b2v_inst6|memory_layer~56_combout  & ((!\b2v_inst6|saida[1]~8_combout 
// ))))

	.dataa(\b2v_inst6|memory_layer~56_combout ),
	.datab(\b2v_inst6|memory_layer~8_combout ),
	.datac(\b2v_inst6|saida[1]~9_combout ),
	.datad(\b2v_inst6|saida[1]~8_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[17]~53 .lut_mask = 16'hF0CA;
defparam \b2v_inst6|saida[17]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N2
cycloneive_lcell_comb \b2v_inst6|saida[17]~54 (
// Equation(s):
// \b2v_inst6|saida[17]~54_combout  = (\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[17]~53_combout  & ((\b2v_inst6|memory_layer~24_combout ))) # (!\b2v_inst6|saida[17]~53_combout  & (\b2v_inst6|memory_layer~94_combout )))) # 
// (!\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[17]~53_combout ))))

	.dataa(\b2v_inst6|saida[1]~8_combout ),
	.datab(\b2v_inst6|memory_layer~94_combout ),
	.datac(\b2v_inst6|saida[17]~53_combout ),
	.datad(\b2v_inst6|memory_layer~24_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[17]~54_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[17]~54 .lut_mask = 16'hF858;
defparam \b2v_inst6|saida[17]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N30
cycloneive_lcell_comb \b2v_inst6|saida[17] (
// Equation(s):
// \b2v_inst6|saida [17] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida[17]~54_combout ))) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida [17]))

	.dataa(\b2v_inst6|saida [17]),
	.datab(gnd),
	.datac(\b2v_inst6|saida[17]~54_combout ),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [17]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[17] .lut_mask = 16'hF0AA;
defparam \b2v_inst6|saida[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y37_N10
cycloneive_lcell_comb \b2v_inst6|saida[18]~55 (
// Equation(s):
// \b2v_inst6|saida[18]~55_combout  = (\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[1]~9_combout ) # ((\b2v_inst6|memory_layer~87_combout )))) # (!\b2v_inst6|saida[1]~8_combout  & (!\b2v_inst6|saida[1]~9_combout  & ((\b2v_inst6|memory_layer~55_combout 
// ))))

	.dataa(\b2v_inst6|saida[1]~8_combout ),
	.datab(\b2v_inst6|saida[1]~9_combout ),
	.datac(\b2v_inst6|memory_layer~87_combout ),
	.datad(\b2v_inst6|memory_layer~55_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[18]~55 .lut_mask = 16'hB9A8;
defparam \b2v_inst6|saida[18]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N10
cycloneive_lcell_comb \b2v_inst6|saida[18]~56 (
// Equation(s):
// \b2v_inst6|saida[18]~56_combout  = (\b2v_inst6|saida[1]~9_combout  & ((\b2v_inst6|saida[18]~55_combout  & ((\b2v_inst6|memory_layer~30_combout ))) # (!\b2v_inst6|saida[18]~55_combout  & (\b2v_inst6|memory_layer~7_combout )))) # 
// (!\b2v_inst6|saida[1]~9_combout  & (((\b2v_inst6|saida[18]~55_combout ))))

	.dataa(\b2v_inst6|saida[1]~9_combout ),
	.datab(\b2v_inst6|memory_layer~7_combout ),
	.datac(\b2v_inst6|saida[18]~55_combout ),
	.datad(\b2v_inst6|memory_layer~30_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[18]~56_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[18]~56 .lut_mask = 16'hF858;
defparam \b2v_inst6|saida[18]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y38_N22
cycloneive_lcell_comb \b2v_inst6|saida[18] (
// Equation(s):
// \b2v_inst6|saida [18] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida[18]~56_combout )) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida [18])))

	.dataa(\b2v_inst6|saida[18]~56_combout ),
	.datab(gnd),
	.datac(\b2v_inst6|saida [18]),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [18]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[18] .lut_mask = 16'hAAF0;
defparam \b2v_inst6|saida[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N30
cycloneive_lcell_comb \b2v_inst6|saida[19]~57 (
// Equation(s):
// \b2v_inst6|saida[19]~57_combout  = (\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[1]~9_combout  & ((\b2v_inst6|memory_layer~1_combout ))) # (!\b2v_inst6|saida[1]~9_combout  & 
// (\b2v_inst6|memory_layer~54_combout ))))

	.dataa(\b2v_inst6|saida[1]~8_combout ),
	.datab(\b2v_inst6|memory_layer~54_combout ),
	.datac(\b2v_inst6|saida[1]~9_combout ),
	.datad(\b2v_inst6|memory_layer~1_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[19]~57_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[19]~57 .lut_mask = 16'hF4A4;
defparam \b2v_inst6|saida[19]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N8
cycloneive_lcell_comb \b2v_inst6|saida[19]~58 (
// Equation(s):
// \b2v_inst6|saida[19]~58_combout  = (\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[19]~57_combout  & ((\b2v_inst6|memory_layer~44_combout ))) # (!\b2v_inst6|saida[19]~57_combout  & (\b2v_inst6|memory_layer~88_combout )))) # 
// (!\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[19]~57_combout ))))

	.dataa(\b2v_inst6|memory_layer~88_combout ),
	.datab(\b2v_inst6|saida[1]~8_combout ),
	.datac(\b2v_inst6|saida[19]~57_combout ),
	.datad(\b2v_inst6|memory_layer~44_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[19]~58 .lut_mask = 16'hF838;
defparam \b2v_inst6|saida[19]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N10
cycloneive_lcell_comb \b2v_inst6|saida[19] (
// Equation(s):
// \b2v_inst6|saida [19] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida[19]~58_combout ))) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida [19]))

	.dataa(\b2v_inst6|saida [19]),
	.datab(gnd),
	.datac(\b2v_inst6|saida[19]~58_combout ),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [19]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[19] .lut_mask = 16'hF0AA;
defparam \b2v_inst6|saida[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y37_N4
cycloneive_lcell_comb \b2v_inst6|saida[20]~59 (
// Equation(s):
// \b2v_inst6|saida[20]~59_combout  = (\b2v_inst6|Equal3~7_combout ) # ((\b2v_inst6|Equal3~4_combout ) # ((\b2v_inst6|memory_layer~89_combout  & \b2v_inst6|saida[1]~8_combout )))

	.dataa(\b2v_inst6|Equal3~7_combout ),
	.datab(\b2v_inst6|Equal3~4_combout ),
	.datac(\b2v_inst6|memory_layer~89_combout ),
	.datad(\b2v_inst6|saida[1]~8_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[20]~59_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[20]~59 .lut_mask = 16'hFEEE;
defparam \b2v_inst6|saida[20]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y37_N24
cycloneive_lcell_comb \b2v_inst6|saida[20]~60 (
// Equation(s):
// \b2v_inst6|saida[20]~60_combout  = (\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[20]~59_combout ) # ((\b2v_inst6|Equal1~7_combout )))) # (!\b2v_inst6|saida[1]~8_combout  & (!\b2v_inst6|saida[20]~59_combout  & (\b2v_inst6|memory_layer~53_combout )))

	.dataa(\b2v_inst6|saida[1]~8_combout ),
	.datab(\b2v_inst6|saida[20]~59_combout ),
	.datac(\b2v_inst6|memory_layer~53_combout ),
	.datad(\b2v_inst6|Equal1~7_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[20]~60_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[20]~60 .lut_mask = 16'hBA98;
defparam \b2v_inst6|saida[20]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y37_N8
cycloneive_lcell_comb \b2v_inst6|saida[20]~61 (
// Equation(s):
// \b2v_inst6|saida[20]~61_combout  = (\b2v_inst6|saida[20]~60_combout  & ((\b2v_inst6|memory_layer~35_combout ) # ((!\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[20]~60_combout  & (((\b2v_inst6|saida[1]~9_combout  & 
// \b2v_inst6|memory_layer~5_combout ))))

	.dataa(\b2v_inst6|memory_layer~35_combout ),
	.datab(\b2v_inst6|saida[20]~60_combout ),
	.datac(\b2v_inst6|saida[1]~9_combout ),
	.datad(\b2v_inst6|memory_layer~5_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[20]~61_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[20]~61 .lut_mask = 16'hBC8C;
defparam \b2v_inst6|saida[20]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y37_N12
cycloneive_lcell_comb \b2v_inst6|saida[20] (
// Equation(s):
// \b2v_inst6|saida [20] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida[20]~61_combout ))) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida [20]))

	.dataa(\b2v_inst6|saida [20]),
	.datab(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.datac(gnd),
	.datad(\b2v_inst6|saida[20]~61_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [20]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[20] .lut_mask = 16'hEE22;
defparam \b2v_inst6|saida[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y37_N4
cycloneive_lcell_comb \b2v_inst6|saida[21]~62 (
// Equation(s):
// \b2v_inst6|saida[21]~62_combout  = (\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[1]~9_combout  & ((\b2v_inst6|memory_layer~4_combout ))) # (!\b2v_inst6|saida[1]~9_combout  & 
// (\b2v_inst6|memory_layer~52_combout ))))

	.dataa(\b2v_inst6|saida[1]~8_combout ),
	.datab(\b2v_inst6|memory_layer~52_combout ),
	.datac(\b2v_inst6|saida[1]~9_combout ),
	.datad(\b2v_inst6|memory_layer~4_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[21]~62_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[21]~62 .lut_mask = 16'hF4A4;
defparam \b2v_inst6|saida[21]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y37_N26
cycloneive_lcell_comb \b2v_inst6|saida[21]~63 (
// Equation(s):
// \b2v_inst6|saida[21]~63_combout  = (\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[21]~62_combout  & ((\b2v_inst6|memory_layer~29_combout ))) # (!\b2v_inst6|saida[21]~62_combout  & (\b2v_inst6|memory_layer~90_combout )))) # 
// (!\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[21]~62_combout ))))

	.dataa(\b2v_inst6|memory_layer~90_combout ),
	.datab(\b2v_inst6|memory_layer~29_combout ),
	.datac(\b2v_inst6|saida[1]~8_combout ),
	.datad(\b2v_inst6|saida[21]~62_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[21]~63_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[21]~63 .lut_mask = 16'hCFA0;
defparam \b2v_inst6|saida[21]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y37_N12
cycloneive_lcell_comb \b2v_inst6|saida[21] (
// Equation(s):
// \b2v_inst6|saida [21] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida[21]~63_combout ))) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida [21]))

	.dataa(\b2v_inst6|saida [21]),
	.datab(gnd),
	.datac(\b2v_inst6|saida[21]~63_combout ),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [21]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[21] .lut_mask = 16'hF0AA;
defparam \b2v_inst6|saida[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y37_N18
cycloneive_lcell_comb \b2v_inst6|saida[22]~64 (
// Equation(s):
// \b2v_inst6|saida[22]~64_combout  = (\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[1]~9_combout ) # ((\b2v_inst6|memory_layer~92_combout )))) # (!\b2v_inst6|saida[1]~8_combout  & (!\b2v_inst6|saida[1]~9_combout  & (\b2v_inst6|memory_layer~51_combout 
// )))

	.dataa(\b2v_inst6|saida[1]~8_combout ),
	.datab(\b2v_inst6|saida[1]~9_combout ),
	.datac(\b2v_inst6|memory_layer~51_combout ),
	.datad(\b2v_inst6|memory_layer~92_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[22]~64_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[22]~64 .lut_mask = 16'hBA98;
defparam \b2v_inst6|saida[22]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y37_N30
cycloneive_lcell_comb \b2v_inst6|saida[22]~65 (
// Equation(s):
// \b2v_inst6|saida[22]~65_combout  = (\b2v_inst6|saida[22]~64_combout  & ((\b2v_inst6|memory_layer~33_combout ) # ((!\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[22]~64_combout  & (((\b2v_inst6|saida[1]~9_combout  & 
// \b2v_inst6|memory_layer~3_combout ))))

	.dataa(\b2v_inst6|memory_layer~33_combout ),
	.datab(\b2v_inst6|saida[22]~64_combout ),
	.datac(\b2v_inst6|saida[1]~9_combout ),
	.datad(\b2v_inst6|memory_layer~3_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[22]~65 .lut_mask = 16'hBC8C;
defparam \b2v_inst6|saida[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y37_N26
cycloneive_lcell_comb \b2v_inst6|saida[22] (
// Equation(s):
// \b2v_inst6|saida [22] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida[22]~65_combout ))) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida [22]))

	.dataa(\b2v_inst6|saida [22]),
	.datab(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.datac(gnd),
	.datad(\b2v_inst6|saida[22]~65_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [22]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[22] .lut_mask = 16'hEE22;
defparam \b2v_inst6|saida[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N16
cycloneive_lcell_comb \b2v_inst6|saida[23]~66 (
// Equation(s):
// \b2v_inst6|saida[23]~66_combout  = (\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[1]~9_combout )))) # (!\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[1]~9_combout  & ((\b2v_inst6|memory_layer~2_combout ))) # (!\b2v_inst6|saida[1]~9_combout  & 
// (\b2v_inst6|memory_layer~50_combout ))))

	.dataa(\b2v_inst6|memory_layer~50_combout ),
	.datab(\b2v_inst6|saida[1]~8_combout ),
	.datac(\b2v_inst6|saida[1]~9_combout ),
	.datad(\b2v_inst6|memory_layer~2_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[23]~66_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[23]~66 .lut_mask = 16'hF2C2;
defparam \b2v_inst6|saida[23]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N6
cycloneive_lcell_comb \b2v_inst6|saida[23]~67 (
// Equation(s):
// \b2v_inst6|saida[23]~67_combout  = (\b2v_inst6|saida[1]~8_combout  & ((\b2v_inst6|saida[23]~66_combout  & ((\b2v_inst6|memory_layer~28_combout ))) # (!\b2v_inst6|saida[23]~66_combout  & (\b2v_inst6|memory_layer~91_combout )))) # 
// (!\b2v_inst6|saida[1]~8_combout  & (((\b2v_inst6|saida[23]~66_combout ))))

	.dataa(\b2v_inst6|memory_layer~91_combout ),
	.datab(\b2v_inst6|saida[1]~8_combout ),
	.datac(\b2v_inst6|saida[23]~66_combout ),
	.datad(\b2v_inst6|memory_layer~28_combout ),
	.cin(gnd),
	.combout(\b2v_inst6|saida[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[23]~67 .lut_mask = 16'hF838;
defparam \b2v_inst6|saida[23]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y41_N26
cycloneive_lcell_comb \b2v_inst6|saida[23] (
// Equation(s):
// \b2v_inst6|saida [23] = (GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & (\b2v_inst6|saida[23]~67_combout )) # (!GLOBAL(\b2v_inst6|saida[23]~20clkctrl_outclk ) & ((\b2v_inst6|saida [23])))

	.dataa(gnd),
	.datab(\b2v_inst6|saida[23]~67_combout ),
	.datac(\b2v_inst6|saida [23]),
	.datad(\b2v_inst6|saida[23]~20clkctrl_outclk ),
	.cin(gnd),
	.combout(\b2v_inst6|saida [23]),
	.cout());
// synopsys translate_off
defparam \b2v_inst6|saida[23] .lut_mask = 16'hCCF0;
defparam \b2v_inst6|saida[23] .sum_lutc_input = "datac";
// synopsys translate_on

assign pixel[0] = \pixel[0]~output_o ;

assign pixel[1] = \pixel[1]~output_o ;

assign pixel[2] = \pixel[2]~output_o ;

assign pixel[3] = \pixel[3]~output_o ;

assign pixel[4] = \pixel[4]~output_o ;

assign pixel[5] = \pixel[5]~output_o ;

assign pixel[6] = \pixel[6]~output_o ;

assign pixel[7] = \pixel[7]~output_o ;

assign pixel[8] = \pixel[8]~output_o ;

assign pixel[9] = \pixel[9]~output_o ;

assign pixel[10] = \pixel[10]~output_o ;

assign pixel[11] = \pixel[11]~output_o ;

assign pixel[12] = \pixel[12]~output_o ;

assign pixel[13] = \pixel[13]~output_o ;

assign pixel[14] = \pixel[14]~output_o ;

assign pixel[15] = \pixel[15]~output_o ;

assign pixel[16] = \pixel[16]~output_o ;

assign pixel[17] = \pixel[17]~output_o ;

assign pixel[18] = \pixel[18]~output_o ;

assign pixel[19] = \pixel[19]~output_o ;

assign pixel[20] = \pixel[20]~output_o ;

assign pixel[21] = \pixel[21]~output_o ;

assign pixel[22] = \pixel[22]~output_o ;

assign pixel[23] = \pixel[23]~output_o ;

assign Saida_B[0] = \Saida_B[0]~output_o ;

assign Saida_B[1] = \Saida_B[1]~output_o ;

assign Saida_B[2] = \Saida_B[2]~output_o ;

assign Saida_B[3] = \Saida_B[3]~output_o ;

assign Saida_B[4] = \Saida_B[4]~output_o ;

assign Saida_B[5] = \Saida_B[5]~output_o ;

assign Saida_B[6] = \Saida_B[6]~output_o ;

assign Saida_B[7] = \Saida_B[7]~output_o ;

assign Saida_G[0] = \Saida_G[0]~output_o ;

assign Saida_G[1] = \Saida_G[1]~output_o ;

assign Saida_G[2] = \Saida_G[2]~output_o ;

assign Saida_G[3] = \Saida_G[3]~output_o ;

assign Saida_G[4] = \Saida_G[4]~output_o ;

assign Saida_G[5] = \Saida_G[5]~output_o ;

assign Saida_G[6] = \Saida_G[6]~output_o ;

assign Saida_G[7] = \Saida_G[7]~output_o ;

assign Saida_R[0] = \Saida_R[0]~output_o ;

assign Saida_R[1] = \Saida_R[1]~output_o ;

assign Saida_R[2] = \Saida_R[2]~output_o ;

assign Saida_R[3] = \Saida_R[3]~output_o ;

assign Saida_R[4] = \Saida_R[4]~output_o ;

assign Saida_R[5] = \Saida_R[5]~output_o ;

assign Saida_R[6] = \Saida_R[6]~output_o ;

assign Saida_R[7] = \Saida_R[7]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
