// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module udp_TableHandler (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ureMetaData_dout,
        ureMetaData_empty_n,
        ureMetaData_read,
        agmdIdOut_dout,
        agmdIdOut_empty_n,
        agmdIdOut_read,
        txthMetaData_din,
        txthMetaData_full_n,
        txthMetaData_write,
        rthDropFifo_din,
        rthDropFifo_full_n,
        rthDropFifo_write,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        p_read32,
        p_read33,
        p_read34,
        p_read35,
        p_read36,
        p_read37,
        p_read38,
        p_read39,
        p_read40,
        p_read41,
        p_read42,
        p_read43,
        p_read44,
        p_read45,
        p_read46,
        p_read47,
        p_read48,
        p_read49,
        p_read50,
        p_read51,
        p_read52,
        p_read53,
        p_read54,
        p_read55,
        p_read56,
        p_read57,
        p_read58,
        p_read59,
        p_read60,
        p_read61,
        p_read62,
        p_read63,
        numberSockets,
        numberSockets_ap_vld,
        p_read64
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] ureMetaData_dout;
input   ureMetaData_empty_n;
output   ureMetaData_read;
input  [15:0] agmdIdOut_dout;
input   agmdIdOut_empty_n;
output   agmdIdOut_read;
output  [127:0] txthMetaData_din;
input   txthMetaData_full_n;
output   txthMetaData_write;
output  [159:0] rthDropFifo_din;
input   rthDropFifo_full_n;
output   rthDropFifo_write;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
input  [31:0] p_read5;
input  [31:0] p_read6;
input  [31:0] p_read7;
input  [31:0] p_read8;
input  [31:0] p_read9;
input  [31:0] p_read10;
input  [31:0] p_read11;
input  [31:0] p_read12;
input  [31:0] p_read13;
input  [31:0] p_read14;
input  [31:0] p_read15;
input  [15:0] p_read16;
input  [15:0] p_read17;
input  [15:0] p_read18;
input  [15:0] p_read19;
input  [15:0] p_read20;
input  [15:0] p_read21;
input  [15:0] p_read22;
input  [15:0] p_read23;
input  [15:0] p_read24;
input  [15:0] p_read25;
input  [15:0] p_read26;
input  [15:0] p_read27;
input  [15:0] p_read28;
input  [15:0] p_read29;
input  [15:0] p_read30;
input  [15:0] p_read31;
input  [15:0] p_read32;
input  [15:0] p_read33;
input  [15:0] p_read34;
input  [15:0] p_read35;
input  [15:0] p_read36;
input  [15:0] p_read37;
input  [15:0] p_read38;
input  [15:0] p_read39;
input  [15:0] p_read40;
input  [15:0] p_read41;
input  [15:0] p_read42;
input  [15:0] p_read43;
input  [15:0] p_read44;
input  [15:0] p_read45;
input  [15:0] p_read46;
input  [15:0] p_read47;
input  [0:0] p_read48;
input  [0:0] p_read49;
input  [0:0] p_read50;
input  [0:0] p_read51;
input  [0:0] p_read52;
input  [0:0] p_read53;
input  [0:0] p_read54;
input  [0:0] p_read55;
input  [0:0] p_read56;
input  [0:0] p_read57;
input  [0:0] p_read58;
input  [0:0] p_read59;
input  [0:0] p_read60;
input  [0:0] p_read61;
input  [0:0] p_read62;
input  [0:0] p_read63;
output  [15:0] numberSockets;
output   numberSockets_ap_vld;
input  [31:0] p_read64;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ureMetaData_read;
reg agmdIdOut_read;
reg txthMetaData_write;
reg rthDropFifo_write;
reg[15:0] numberSockets;
reg numberSockets_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_666_p3;
wire   [0:0] tmp_i_586_nbreadreq_fu_680_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_586_reg_1949;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_1877;
reg   [0:0] tmp_i_reg_1877_pp0_iter1_reg;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
reg    ureMetaData_blk_n;
wire    ap_block_pp0_stage0;
reg    rthDropFifo_blk_n;
reg    agmdIdOut_blk_n;
reg    txthMetaData_blk_n;
reg   [31:0] p_read_1_reg_1497;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] p_read_1_reg_1497_pp0_iter1_reg;
reg   [15:0] p_read_18_reg_1589;
reg   [15:0] p_read_19_reg_1595;
reg   [15:0] p_read_20_reg_1601;
reg   [15:0] p_read_21_reg_1607;
reg   [15:0] p_read_22_reg_1613;
reg   [15:0] p_read_23_reg_1619;
reg   [15:0] p_read_24_reg_1625;
reg   [15:0] p_read_25_reg_1631;
reg   [15:0] p_read_26_reg_1637;
reg   [15:0] p_read_27_reg_1643;
reg   [15:0] p_read_28_reg_1649;
reg   [15:0] p_read_29_reg_1655;
reg   [15:0] p_read_30_reg_1661;
reg   [15:0] p_read_31_reg_1667;
reg   [15:0] p_read_32_reg_1673;
reg   [15:0] p_read_33_reg_1679;
reg   [15:0] p_read_34_reg_1685;
reg   [15:0] p_read_35_reg_1691;
reg   [15:0] p_read_36_reg_1697;
reg   [15:0] p_read_37_reg_1703;
reg   [15:0] p_read_38_reg_1709;
reg   [15:0] p_read_39_reg_1715;
reg   [15:0] p_read_40_reg_1721;
reg   [15:0] p_read_41_reg_1727;
reg   [15:0] p_read_42_reg_1733;
reg   [15:0] p_read_43_reg_1739;
reg   [15:0] p_read_44_reg_1745;
reg   [15:0] p_read_45_reg_1751;
reg   [15:0] p_read_46_reg_1757;
reg   [15:0] p_read_47_reg_1763;
reg   [15:0] p_read_48_reg_1769;
reg   [15:0] p_read_49_reg_1775;
reg   [31:0] p_read_50_reg_1781;
reg   [31:0] p_read_51_reg_1787;
reg   [31:0] p_read_52_reg_1793;
reg   [31:0] p_read_53_reg_1799;
reg   [31:0] p_read_54_reg_1805;
reg   [31:0] p_read_55_reg_1811;
reg   [31:0] p_read_56_reg_1817;
reg   [31:0] p_read_57_reg_1823;
reg   [31:0] p_read_58_reg_1829;
reg   [31:0] p_read_59_reg_1835;
reg   [31:0] p_read_60_reg_1841;
reg   [31:0] p_read_61_reg_1847;
reg   [31:0] p_read_62_reg_1853;
reg   [31:0] p_read_63_reg_1859;
reg   [31:0] p_read_64_reg_1865;
reg   [31:0] p_read65_reg_1871;
wire   [31:0] currRxMeta_theirIP_V_fu_931_p1;
reg   [31:0] currRxMeta_theirIP_V_reg_1881;
reg   [31:0] currRxMeta_theirIP_V_reg_1881_pp0_iter1_reg;
reg   [31:0] currRxMeta_myIP_V_reg_1902;
reg   [31:0] currRxMeta_myIP_V_reg_1902_pp0_iter1_reg;
reg   [15:0] currRxMeta_theirPort_V_reg_1907;
reg   [15:0] currRxMeta_theirPort_V_reg_1907_pp0_iter1_reg;
reg   [15:0] currRxMeta_myPort_V_reg_1928;
reg   [15:0] currRxMeta_myPort_V_reg_1928_pp0_iter1_reg;
wire   [4:0] select_ln60_fu_1349_p3;
wire   [0:0] and_ln60_fu_983_p2;
wire   [0:0] and_ln60_1_fu_1007_p2;
wire   [0:0] and_ln60_2_fu_1031_p2;
wire   [0:0] and_ln60_3_fu_1055_p2;
wire   [0:0] and_ln60_4_fu_1079_p2;
wire   [0:0] and_ln60_5_fu_1103_p2;
wire   [0:0] and_ln60_6_fu_1127_p2;
wire   [0:0] and_ln60_7_fu_1151_p2;
wire   [0:0] and_ln60_8_fu_1175_p2;
wire   [0:0] and_ln60_9_fu_1199_p2;
wire   [0:0] and_ln60_10_fu_1223_p2;
wire   [0:0] and_ln60_11_fu_1247_p2;
wire   [0:0] and_ln60_12_fu_1271_p2;
wire   [0:0] and_ln60_13_fu_1295_p2;
wire   [0:0] and_ln60_14_fu_1319_p2;
wire   [15:0] ap_phi_reg_pp0_iter0_p_2_0_0_081_i_reg_716;
reg   [15:0] ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716;
wire   [15:0] currId_V_read_fu_688_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_p_0_0_0_013179_i_reg_753;
reg   [31:0] ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753;
wire   [15:0] ap_phi_reg_pp0_iter0_p_1_0_0_03377_i_reg_790;
reg   [15:0] ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790;
wire   [0:0] ap_phi_reg_pp0_iter0_cS_valid_V_reg_827;
reg   [0:0] ap_phi_reg_pp0_iter1_cS_valid_V_reg_827;
wire  signed [4:0] ap_phi_reg_pp0_iter0_index_V_reg_864;
reg  signed [4:0] ap_phi_reg_pp0_iter1_index_V_reg_864;
reg  signed [4:0] ap_phi_reg_pp0_iter2_index_V_reg_864;
reg    ap_block_pp0_stage0_01001;
reg   [15:0] numberSockets_preg;
wire   [0:0] icmp_ln1049_1_fu_969_p2;
wire   [0:0] icmp_ln1049_2_fu_973_p2;
wire   [0:0] and_ln60_16_fu_977_p2;
wire   [0:0] icmp_ln1049_fu_965_p2;
wire   [0:0] icmp_ln1049_4_fu_993_p2;
wire   [0:0] icmp_ln1049_5_fu_997_p2;
wire   [0:0] and_ln60_17_fu_1001_p2;
wire   [0:0] icmp_ln1049_3_fu_989_p2;
wire   [0:0] icmp_ln1049_7_fu_1017_p2;
wire   [0:0] icmp_ln1049_8_fu_1021_p2;
wire   [0:0] and_ln60_18_fu_1025_p2;
wire   [0:0] icmp_ln1049_6_fu_1013_p2;
wire   [0:0] icmp_ln1049_10_fu_1041_p2;
wire   [0:0] icmp_ln1049_11_fu_1045_p2;
wire   [0:0] and_ln60_19_fu_1049_p2;
wire   [0:0] icmp_ln1049_9_fu_1037_p2;
wire   [0:0] icmp_ln1049_13_fu_1065_p2;
wire   [0:0] icmp_ln1049_14_fu_1069_p2;
wire   [0:0] and_ln60_20_fu_1073_p2;
wire   [0:0] icmp_ln1049_12_fu_1061_p2;
wire   [0:0] icmp_ln1049_16_fu_1089_p2;
wire   [0:0] icmp_ln1049_17_fu_1093_p2;
wire   [0:0] and_ln60_21_fu_1097_p2;
wire   [0:0] icmp_ln1049_15_fu_1085_p2;
wire   [0:0] icmp_ln1049_19_fu_1113_p2;
wire   [0:0] icmp_ln1049_20_fu_1117_p2;
wire   [0:0] and_ln60_22_fu_1121_p2;
wire   [0:0] icmp_ln1049_18_fu_1109_p2;
wire   [0:0] icmp_ln1049_22_fu_1137_p2;
wire   [0:0] icmp_ln1049_23_fu_1141_p2;
wire   [0:0] and_ln60_23_fu_1145_p2;
wire   [0:0] icmp_ln1049_21_fu_1133_p2;
wire   [0:0] icmp_ln1049_25_fu_1161_p2;
wire   [0:0] icmp_ln1049_26_fu_1165_p2;
wire   [0:0] and_ln60_24_fu_1169_p2;
wire   [0:0] icmp_ln1049_24_fu_1157_p2;
wire   [0:0] icmp_ln1049_28_fu_1185_p2;
wire   [0:0] icmp_ln1049_29_fu_1189_p2;
wire   [0:0] and_ln60_25_fu_1193_p2;
wire   [0:0] icmp_ln1049_27_fu_1181_p2;
wire   [0:0] icmp_ln1049_31_fu_1209_p2;
wire   [0:0] icmp_ln1049_32_fu_1213_p2;
wire   [0:0] and_ln60_26_fu_1217_p2;
wire   [0:0] icmp_ln1049_30_fu_1205_p2;
wire   [0:0] icmp_ln1049_34_fu_1233_p2;
wire   [0:0] icmp_ln1049_35_fu_1237_p2;
wire   [0:0] and_ln60_27_fu_1241_p2;
wire   [0:0] icmp_ln1049_33_fu_1229_p2;
wire   [0:0] icmp_ln1049_37_fu_1257_p2;
wire   [0:0] icmp_ln1049_38_fu_1261_p2;
wire   [0:0] and_ln60_28_fu_1265_p2;
wire   [0:0] icmp_ln1049_36_fu_1253_p2;
wire   [0:0] icmp_ln1049_40_fu_1281_p2;
wire   [0:0] icmp_ln1049_41_fu_1285_p2;
wire   [0:0] and_ln60_29_fu_1289_p2;
wire   [0:0] icmp_ln1049_39_fu_1277_p2;
wire   [0:0] icmp_ln1049_43_fu_1305_p2;
wire   [0:0] icmp_ln1049_44_fu_1309_p2;
wire   [0:0] and_ln60_30_fu_1313_p2;
wire   [0:0] icmp_ln1049_42_fu_1301_p2;
wire   [0:0] icmp_ln1049_46_fu_1329_p2;
wire   [0:0] icmp_ln1049_47_fu_1333_p2;
wire   [0:0] and_ln60_31_fu_1337_p2;
wire   [0:0] icmp_ln1049_45_fu_1325_p2;
wire   [0:0] and_ln60_15_fu_1343_p2;
wire   [7:0] trunc_ln674_13_fu_1384_p1;
wire   [7:0] p_Result_269_2_i_fu_1375_p4;
wire   [7:0] p_Result_269_1_i_fu_1366_p4;
wire   [7:0] p_Result_269_i_fu_1357_p4;
wire   [7:0] trunc_ln674_fu_1437_p1;
wire   [7:0] p_Result_2_i_fu_1428_p4;
wire   [7:0] p_Result_1_i_fu_1419_p4;
wire   [7:0] p_Result_i_fu_1410_p4;
wire   [31:0] p_Result_265_3_i_fu_1440_p5;
wire   [0:0] icmp_ln1053_fu_1452_p2;
wire   [0:0] icmp_ln68_fu_1458_p2;
wire   [0:0] currResp_drop_V_fu_1463_p2;
wire  signed [15:0] sext_ln674_fu_1469_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_482;
reg    ap_condition_392;
reg    ap_condition_506;
reg    ap_condition_510;
reg    ap_condition_514;
reg    ap_condition_518;
reg    ap_condition_522;
reg    ap_condition_526;
reg    ap_condition_530;
reg    ap_condition_534;
reg    ap_condition_538;
reg    ap_condition_542;
reg    ap_condition_546;
reg    ap_condition_550;
reg    ap_condition_554;
reg    ap_condition_558;
reg    ap_condition_387;
reg    ap_condition_398;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 numberSockets_preg = 16'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                numberSockets_preg[4] <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
                        numberSockets_preg[4] <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_392)) begin
        if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd0))) begin
            ap_phi_reg_pp0_iter1_cS_valid_V_reg_827 <= p_read48;
        end else if ((1'b1 == ap_condition_482)) begin
            ap_phi_reg_pp0_iter1_cS_valid_V_reg_827 <= p_read63;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd14))) begin
            ap_phi_reg_pp0_iter1_cS_valid_V_reg_827 <= p_read62;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd13))) begin
            ap_phi_reg_pp0_iter1_cS_valid_V_reg_827 <= p_read61;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd12))) begin
            ap_phi_reg_pp0_iter1_cS_valid_V_reg_827 <= p_read60;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd11))) begin
            ap_phi_reg_pp0_iter1_cS_valid_V_reg_827 <= p_read59;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd10))) begin
            ap_phi_reg_pp0_iter1_cS_valid_V_reg_827 <= p_read58;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd9))) begin
            ap_phi_reg_pp0_iter1_cS_valid_V_reg_827 <= p_read57;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd8))) begin
            ap_phi_reg_pp0_iter1_cS_valid_V_reg_827 <= p_read56;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd7))) begin
            ap_phi_reg_pp0_iter1_cS_valid_V_reg_827 <= p_read55;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd6))) begin
            ap_phi_reg_pp0_iter1_cS_valid_V_reg_827 <= p_read54;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd5))) begin
            ap_phi_reg_pp0_iter1_cS_valid_V_reg_827 <= p_read53;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd4))) begin
            ap_phi_reg_pp0_iter1_cS_valid_V_reg_827 <= p_read52;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd3))) begin
            ap_phi_reg_pp0_iter1_cS_valid_V_reg_827 <= p_read51;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd2))) begin
            ap_phi_reg_pp0_iter1_cS_valid_V_reg_827 <= p_read50;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd1))) begin
            ap_phi_reg_pp0_iter1_cS_valid_V_reg_827 <= p_read49;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cS_valid_V_reg_827 <= ap_phi_reg_pp0_iter0_cS_valid_V_reg_827;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_392)) begin
        if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd0))) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753 <= p_read;
        end else if ((1'b1 == ap_condition_482)) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753 <= p_read15;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd14))) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753 <= p_read14;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd13))) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753 <= p_read13;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd12))) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753 <= p_read12;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd11))) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753 <= p_read11;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd10))) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753 <= p_read10;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd9))) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753 <= p_read9;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd8))) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753 <= p_read8;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd7))) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753 <= p_read7;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd6))) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753 <= p_read6;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd5))) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753 <= p_read5;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd4))) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753 <= p_read4;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd3))) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753 <= p_read3;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd2))) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753 <= p_read2;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd1))) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753 <= p_read1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753 <= ap_phi_reg_pp0_iter0_p_0_0_0_013179_i_reg_753;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_392)) begin
        if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd0))) begin
            ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790 <= p_read16;
        end else if ((1'b1 == ap_condition_482)) begin
            ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790 <= p_read31;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd14))) begin
            ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790 <= p_read30;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd13))) begin
            ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790 <= p_read29;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd12))) begin
            ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790 <= p_read28;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd11))) begin
            ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790 <= p_read27;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd10))) begin
            ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790 <= p_read26;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd9))) begin
            ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790 <= p_read25;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd8))) begin
            ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790 <= p_read24;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd7))) begin
            ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790 <= p_read23;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd6))) begin
            ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790 <= p_read22;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd5))) begin
            ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790 <= p_read21;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd4))) begin
            ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790 <= p_read20;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd3))) begin
            ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790 <= p_read19;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd2))) begin
            ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790 <= p_read18;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd1))) begin
            ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790 <= p_read17;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790 <= ap_phi_reg_pp0_iter0_p_1_0_0_03377_i_reg_790;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_392)) begin
        if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd0))) begin
            ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716 <= p_read32;
        end else if ((1'b1 == ap_condition_482)) begin
            ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716 <= p_read47;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd14))) begin
            ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716 <= p_read46;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd13))) begin
            ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716 <= p_read45;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd12))) begin
            ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716 <= p_read44;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd11))) begin
            ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716 <= p_read43;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd10))) begin
            ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716 <= p_read42;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd9))) begin
            ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716 <= p_read41;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd8))) begin
            ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716 <= p_read40;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd7))) begin
            ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716 <= p_read39;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd6))) begin
            ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716 <= p_read38;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd5))) begin
            ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716 <= p_read37;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd4))) begin
            ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716 <= p_read36;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd3))) begin
            ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716 <= p_read35;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd2))) begin
            ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716 <= p_read34;
        end else if (((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (currId_V_read_fu_688_p2 == 16'd1))) begin
            ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716 <= p_read33;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716 <= ap_phi_reg_pp0_iter0_p_2_0_0_081_i_reg_716;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_398)) begin
        if ((1'b1 == ap_condition_387)) begin
            ap_phi_reg_pp0_iter2_index_V_reg_864 <= select_ln60_fu_1349_p3;
        end else if ((1'b1 == ap_condition_558)) begin
            ap_phi_reg_pp0_iter2_index_V_reg_864 <= 5'd14;
        end else if ((1'b1 == ap_condition_554)) begin
            ap_phi_reg_pp0_iter2_index_V_reg_864 <= 5'd13;
        end else if ((1'b1 == ap_condition_550)) begin
            ap_phi_reg_pp0_iter2_index_V_reg_864 <= 5'd12;
        end else if ((1'b1 == ap_condition_546)) begin
            ap_phi_reg_pp0_iter2_index_V_reg_864 <= 5'd11;
        end else if ((1'b1 == ap_condition_542)) begin
            ap_phi_reg_pp0_iter2_index_V_reg_864 <= 5'd10;
        end else if ((1'b1 == ap_condition_538)) begin
            ap_phi_reg_pp0_iter2_index_V_reg_864 <= 5'd9;
        end else if ((1'b1 == ap_condition_534)) begin
            ap_phi_reg_pp0_iter2_index_V_reg_864 <= 5'd8;
        end else if ((1'b1 == ap_condition_530)) begin
            ap_phi_reg_pp0_iter2_index_V_reg_864 <= 5'd7;
        end else if ((1'b1 == ap_condition_526)) begin
            ap_phi_reg_pp0_iter2_index_V_reg_864 <= 5'd6;
        end else if ((1'b1 == ap_condition_522)) begin
            ap_phi_reg_pp0_iter2_index_V_reg_864 <= 5'd5;
        end else if ((1'b1 == ap_condition_518)) begin
            ap_phi_reg_pp0_iter2_index_V_reg_864 <= 5'd4;
        end else if ((1'b1 == ap_condition_514)) begin
            ap_phi_reg_pp0_iter2_index_V_reg_864 <= 5'd3;
        end else if ((1'b1 == ap_condition_510)) begin
            ap_phi_reg_pp0_iter2_index_V_reg_864 <= 5'd2;
        end else if ((1'b1 == ap_condition_506)) begin
            ap_phi_reg_pp0_iter2_index_V_reg_864 <= 5'd1;
        end else if (((tmp_i_reg_1877 == 1'd1) & (1'd1 == and_ln60_fu_983_p2))) begin
            ap_phi_reg_pp0_iter2_index_V_reg_864 <= 5'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_index_V_reg_864 <= ap_phi_reg_pp0_iter1_index_V_reg_864;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_index_V_reg_864 <= ap_phi_reg_pp0_iter0_index_V_reg_864;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_666_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        currRxMeta_myIP_V_reg_1902 <= {{ureMetaData_dout[63:32]}};
        currRxMeta_myPort_V_reg_1928 <= {{ureMetaData_dout[95:80]}};
        currRxMeta_theirIP_V_reg_1881 <= currRxMeta_theirIP_V_fu_931_p1;
        currRxMeta_theirPort_V_reg_1907 <= {{ureMetaData_dout[79:64]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        currRxMeta_myIP_V_reg_1902_pp0_iter1_reg <= currRxMeta_myIP_V_reg_1902;
        currRxMeta_myPort_V_reg_1928_pp0_iter1_reg <= currRxMeta_myPort_V_reg_1928;
        currRxMeta_theirIP_V_reg_1881_pp0_iter1_reg <= currRxMeta_theirIP_V_reg_1881;
        currRxMeta_theirPort_V_reg_1907_pp0_iter1_reg <= currRxMeta_theirPort_V_reg_1907;
        p_read65_reg_1871 <= p_read;
        p_read_18_reg_1589 <= p_read47;
        p_read_19_reg_1595 <= p_read46;
        p_read_1_reg_1497 <= p_read64;
        p_read_1_reg_1497_pp0_iter1_reg <= p_read_1_reg_1497;
        p_read_20_reg_1601 <= p_read45;
        p_read_21_reg_1607 <= p_read44;
        p_read_22_reg_1613 <= p_read43;
        p_read_23_reg_1619 <= p_read42;
        p_read_24_reg_1625 <= p_read41;
        p_read_25_reg_1631 <= p_read40;
        p_read_26_reg_1637 <= p_read39;
        p_read_27_reg_1643 <= p_read38;
        p_read_28_reg_1649 <= p_read37;
        p_read_29_reg_1655 <= p_read36;
        p_read_30_reg_1661 <= p_read35;
        p_read_31_reg_1667 <= p_read34;
        p_read_32_reg_1673 <= p_read33;
        p_read_33_reg_1679 <= p_read32;
        p_read_34_reg_1685 <= p_read31;
        p_read_35_reg_1691 <= p_read30;
        p_read_36_reg_1697 <= p_read29;
        p_read_37_reg_1703 <= p_read28;
        p_read_38_reg_1709 <= p_read27;
        p_read_39_reg_1715 <= p_read26;
        p_read_40_reg_1721 <= p_read25;
        p_read_41_reg_1727 <= p_read24;
        p_read_42_reg_1733 <= p_read23;
        p_read_43_reg_1739 <= p_read22;
        p_read_44_reg_1745 <= p_read21;
        p_read_45_reg_1751 <= p_read20;
        p_read_46_reg_1757 <= p_read19;
        p_read_47_reg_1763 <= p_read18;
        p_read_48_reg_1769 <= p_read17;
        p_read_49_reg_1775 <= p_read16;
        p_read_50_reg_1781 <= p_read15;
        p_read_51_reg_1787 <= p_read14;
        p_read_52_reg_1793 <= p_read13;
        p_read_53_reg_1799 <= p_read12;
        p_read_54_reg_1805 <= p_read11;
        p_read_55_reg_1811 <= p_read10;
        p_read_56_reg_1817 <= p_read9;
        p_read_57_reg_1823 <= p_read8;
        p_read_58_reg_1829 <= p_read7;
        p_read_59_reg_1835 <= p_read6;
        p_read_60_reg_1841 <= p_read5;
        p_read_61_reg_1847 <= p_read4;
        p_read_62_reg_1853 <= p_read3;
        p_read_63_reg_1859 <= p_read2;
        p_read_64_reg_1865 <= p_read1;
        tmp_i_586_reg_1949 <= tmp_i_586_nbreadreq_fu_680_p3;
        tmp_i_reg_1877 <= tmp_i_nbreadreq_fu_666_p3;
        tmp_i_reg_1877_pp0_iter1_reg <= tmp_i_reg_1877;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        agmdIdOut_blk_n = agmdIdOut_empty_n;
    end else begin
        agmdIdOut_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        agmdIdOut_read = 1'b1;
    end else begin
        agmdIdOut_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        numberSockets = 16'd16;
    end else begin
        numberSockets = numberSockets_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        numberSockets_ap_vld = 1'b1;
    end else begin
        numberSockets_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_1877_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        rthDropFifo_blk_n = rthDropFifo_full_n;
    end else begin
        rthDropFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_1877_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        rthDropFifo_write = 1'b1;
    end else begin
        rthDropFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_586_reg_1949 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        txthMetaData_blk_n = txthMetaData_full_n;
    end else begin
        txthMetaData_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_586_reg_1949 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        txthMetaData_write = 1'b1;
    end else begin
        txthMetaData_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_666_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ureMetaData_blk_n = ureMetaData_empty_n;
    end else begin
        ureMetaData_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_666_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ureMetaData_read = 1'b1;
    end else begin
        ureMetaData_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and_ln60_10_fu_1223_p2 = (icmp_ln1049_30_fu_1205_p2 & and_ln60_26_fu_1217_p2);

assign and_ln60_11_fu_1247_p2 = (icmp_ln1049_33_fu_1229_p2 & and_ln60_27_fu_1241_p2);

assign and_ln60_12_fu_1271_p2 = (icmp_ln1049_36_fu_1253_p2 & and_ln60_28_fu_1265_p2);

assign and_ln60_13_fu_1295_p2 = (icmp_ln1049_39_fu_1277_p2 & and_ln60_29_fu_1289_p2);

assign and_ln60_14_fu_1319_p2 = (icmp_ln1049_42_fu_1301_p2 & and_ln60_30_fu_1313_p2);

assign and_ln60_15_fu_1343_p2 = (icmp_ln1049_45_fu_1325_p2 & and_ln60_31_fu_1337_p2);

assign and_ln60_16_fu_977_p2 = (icmp_ln1049_2_fu_973_p2 & icmp_ln1049_1_fu_969_p2);

assign and_ln60_17_fu_1001_p2 = (icmp_ln1049_5_fu_997_p2 & icmp_ln1049_4_fu_993_p2);

assign and_ln60_18_fu_1025_p2 = (icmp_ln1049_8_fu_1021_p2 & icmp_ln1049_7_fu_1017_p2);

assign and_ln60_19_fu_1049_p2 = (icmp_ln1049_11_fu_1045_p2 & icmp_ln1049_10_fu_1041_p2);

assign and_ln60_1_fu_1007_p2 = (icmp_ln1049_3_fu_989_p2 & and_ln60_17_fu_1001_p2);

assign and_ln60_20_fu_1073_p2 = (icmp_ln1049_14_fu_1069_p2 & icmp_ln1049_13_fu_1065_p2);

assign and_ln60_21_fu_1097_p2 = (icmp_ln1049_17_fu_1093_p2 & icmp_ln1049_16_fu_1089_p2);

assign and_ln60_22_fu_1121_p2 = (icmp_ln1049_20_fu_1117_p2 & icmp_ln1049_19_fu_1113_p2);

assign and_ln60_23_fu_1145_p2 = (icmp_ln1049_23_fu_1141_p2 & icmp_ln1049_22_fu_1137_p2);

assign and_ln60_24_fu_1169_p2 = (icmp_ln1049_26_fu_1165_p2 & icmp_ln1049_25_fu_1161_p2);

assign and_ln60_25_fu_1193_p2 = (icmp_ln1049_29_fu_1189_p2 & icmp_ln1049_28_fu_1185_p2);

assign and_ln60_26_fu_1217_p2 = (icmp_ln1049_32_fu_1213_p2 & icmp_ln1049_31_fu_1209_p2);

assign and_ln60_27_fu_1241_p2 = (icmp_ln1049_35_fu_1237_p2 & icmp_ln1049_34_fu_1233_p2);

assign and_ln60_28_fu_1265_p2 = (icmp_ln1049_38_fu_1261_p2 & icmp_ln1049_37_fu_1257_p2);

assign and_ln60_29_fu_1289_p2 = (icmp_ln1049_41_fu_1285_p2 & icmp_ln1049_40_fu_1281_p2);

assign and_ln60_2_fu_1031_p2 = (icmp_ln1049_6_fu_1013_p2 & and_ln60_18_fu_1025_p2);

assign and_ln60_30_fu_1313_p2 = (icmp_ln1049_44_fu_1309_p2 & icmp_ln1049_43_fu_1305_p2);

assign and_ln60_31_fu_1337_p2 = (icmp_ln1049_47_fu_1333_p2 & icmp_ln1049_46_fu_1329_p2);

assign and_ln60_3_fu_1055_p2 = (icmp_ln1049_9_fu_1037_p2 & and_ln60_19_fu_1049_p2);

assign and_ln60_4_fu_1079_p2 = (icmp_ln1049_12_fu_1061_p2 & and_ln60_20_fu_1073_p2);

assign and_ln60_5_fu_1103_p2 = (icmp_ln1049_15_fu_1085_p2 & and_ln60_21_fu_1097_p2);

assign and_ln60_6_fu_1127_p2 = (icmp_ln1049_18_fu_1109_p2 & and_ln60_22_fu_1121_p2);

assign and_ln60_7_fu_1151_p2 = (icmp_ln1049_21_fu_1133_p2 & and_ln60_23_fu_1145_p2);

assign and_ln60_8_fu_1175_p2 = (icmp_ln1049_24_fu_1157_p2 & and_ln60_24_fu_1169_p2);

assign and_ln60_9_fu_1199_p2 = (icmp_ln1049_27_fu_1181_p2 & and_ln60_25_fu_1193_p2);

assign and_ln60_fu_983_p2 = (icmp_ln1049_fu_965_p2 & and_ln60_16_fu_977_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_1877_pp0_iter1_reg == 1'd1) & (rthDropFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_586_reg_1949 == 1'd1) & (txthMetaData_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (1'b0 == agmdIdOut_empty_n)) | ((tmp_i_nbreadreq_fu_666_p3 == 1'd1) & (ureMetaData_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_1877_pp0_iter1_reg == 1'd1) & (rthDropFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_586_reg_1949 == 1'd1) & (txthMetaData_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (1'b0 == agmdIdOut_empty_n)) | ((tmp_i_nbreadreq_fu_666_p3 == 1'd1) & (ureMetaData_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((tmp_i_reg_1877_pp0_iter1_reg == 1'd1) & (rthDropFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_586_reg_1949 == 1'd1) & (txthMetaData_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (1'b0 == agmdIdOut_empty_n)) | ((tmp_i_nbreadreq_fu_666_p3 == 1'd1) & (ureMetaData_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_586_nbreadreq_fu_680_p3 == 1'd1) & (1'b0 == agmdIdOut_empty_n)) | ((tmp_i_nbreadreq_fu_666_p3 == 1'd1) & (ureMetaData_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((tmp_i_586_reg_1949 == 1'd1) & (txthMetaData_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((tmp_i_reg_1877_pp0_iter1_reg == 1'd1) & (rthDropFifo_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_387 = ((tmp_i_reg_1877 == 1'd1) & (1'd0 == and_ln60_14_fu_1319_p2) & (1'd0 == and_ln60_13_fu_1295_p2) & (1'd0 == and_ln60_12_fu_1271_p2) & (1'd0 == and_ln60_11_fu_1247_p2) & (1'd0 == and_ln60_10_fu_1223_p2) & (1'd0 == and_ln60_9_fu_1199_p2) & (1'd0 == and_ln60_8_fu_1175_p2) & (1'd0 == and_ln60_7_fu_1151_p2) & (1'd0 == and_ln60_6_fu_1127_p2) & (1'd0 == and_ln60_5_fu_1103_p2) & (1'd0 == and_ln60_4_fu_1079_p2) & (1'd0 == and_ln60_3_fu_1055_p2) & (1'd0 == and_ln60_2_fu_1031_p2) & (1'd0 == and_ln60_1_fu_1007_p2) & (1'd0 == and_ln60_fu_983_p2));
end

always @ (*) begin
    ap_condition_392 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_398 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_482 = (~(currId_V_read_fu_688_p2 == 16'd0) & ~(currId_V_read_fu_688_p2 == 16'd14) & ~(currId_V_read_fu_688_p2 == 16'd13) & ~(currId_V_read_fu_688_p2 == 16'd12) & ~(currId_V_read_fu_688_p2 == 16'd11) & ~(currId_V_read_fu_688_p2 == 16'd10) & ~(currId_V_read_fu_688_p2 == 16'd9) & ~(currId_V_read_fu_688_p2 == 16'd8) & ~(currId_V_read_fu_688_p2 == 16'd7) & ~(currId_V_read_fu_688_p2 == 16'd6) & ~(currId_V_read_fu_688_p2 == 16'd5) & ~(currId_V_read_fu_688_p2 == 16'd4) & ~(currId_V_read_fu_688_p2 == 16'd3) & ~(currId_V_read_fu_688_p2 == 16'd2) & ~(currId_V_read_fu_688_p2 == 16'd1) & (tmp_i_586_nbreadreq_fu_680_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_506 = ((tmp_i_reg_1877 == 1'd1) & (1'd1 == and_ln60_1_fu_1007_p2) & (1'd0 == and_ln60_fu_983_p2));
end

always @ (*) begin
    ap_condition_510 = ((tmp_i_reg_1877 == 1'd1) & (1'd1 == and_ln60_2_fu_1031_p2) & (1'd0 == and_ln60_1_fu_1007_p2) & (1'd0 == and_ln60_fu_983_p2));
end

always @ (*) begin
    ap_condition_514 = ((tmp_i_reg_1877 == 1'd1) & (1'd1 == and_ln60_3_fu_1055_p2) & (1'd0 == and_ln60_2_fu_1031_p2) & (1'd0 == and_ln60_1_fu_1007_p2) & (1'd0 == and_ln60_fu_983_p2));
end

always @ (*) begin
    ap_condition_518 = ((tmp_i_reg_1877 == 1'd1) & (1'd1 == and_ln60_4_fu_1079_p2) & (1'd0 == and_ln60_3_fu_1055_p2) & (1'd0 == and_ln60_2_fu_1031_p2) & (1'd0 == and_ln60_1_fu_1007_p2) & (1'd0 == and_ln60_fu_983_p2));
end

always @ (*) begin
    ap_condition_522 = ((tmp_i_reg_1877 == 1'd1) & (1'd1 == and_ln60_5_fu_1103_p2) & (1'd0 == and_ln60_4_fu_1079_p2) & (1'd0 == and_ln60_3_fu_1055_p2) & (1'd0 == and_ln60_2_fu_1031_p2) & (1'd0 == and_ln60_1_fu_1007_p2) & (1'd0 == and_ln60_fu_983_p2));
end

always @ (*) begin
    ap_condition_526 = ((tmp_i_reg_1877 == 1'd1) & (1'd1 == and_ln60_6_fu_1127_p2) & (1'd0 == and_ln60_5_fu_1103_p2) & (1'd0 == and_ln60_4_fu_1079_p2) & (1'd0 == and_ln60_3_fu_1055_p2) & (1'd0 == and_ln60_2_fu_1031_p2) & (1'd0 == and_ln60_1_fu_1007_p2) & (1'd0 == and_ln60_fu_983_p2));
end

always @ (*) begin
    ap_condition_530 = ((tmp_i_reg_1877 == 1'd1) & (1'd1 == and_ln60_7_fu_1151_p2) & (1'd0 == and_ln60_6_fu_1127_p2) & (1'd0 == and_ln60_5_fu_1103_p2) & (1'd0 == and_ln60_4_fu_1079_p2) & (1'd0 == and_ln60_3_fu_1055_p2) & (1'd0 == and_ln60_2_fu_1031_p2) & (1'd0 == and_ln60_1_fu_1007_p2) & (1'd0 == and_ln60_fu_983_p2));
end

always @ (*) begin
    ap_condition_534 = ((tmp_i_reg_1877 == 1'd1) & (1'd1 == and_ln60_8_fu_1175_p2) & (1'd0 == and_ln60_7_fu_1151_p2) & (1'd0 == and_ln60_6_fu_1127_p2) & (1'd0 == and_ln60_5_fu_1103_p2) & (1'd0 == and_ln60_4_fu_1079_p2) & (1'd0 == and_ln60_3_fu_1055_p2) & (1'd0 == and_ln60_2_fu_1031_p2) & (1'd0 == and_ln60_1_fu_1007_p2) & (1'd0 == and_ln60_fu_983_p2));
end

always @ (*) begin
    ap_condition_538 = ((tmp_i_reg_1877 == 1'd1) & (1'd1 == and_ln60_9_fu_1199_p2) & (1'd0 == and_ln60_8_fu_1175_p2) & (1'd0 == and_ln60_7_fu_1151_p2) & (1'd0 == and_ln60_6_fu_1127_p2) & (1'd0 == and_ln60_5_fu_1103_p2) & (1'd0 == and_ln60_4_fu_1079_p2) & (1'd0 == and_ln60_3_fu_1055_p2) & (1'd0 == and_ln60_2_fu_1031_p2) & (1'd0 == and_ln60_1_fu_1007_p2) & (1'd0 == and_ln60_fu_983_p2));
end

always @ (*) begin
    ap_condition_542 = ((tmp_i_reg_1877 == 1'd1) & (1'd1 == and_ln60_10_fu_1223_p2) & (1'd0 == and_ln60_9_fu_1199_p2) & (1'd0 == and_ln60_8_fu_1175_p2) & (1'd0 == and_ln60_7_fu_1151_p2) & (1'd0 == and_ln60_6_fu_1127_p2) & (1'd0 == and_ln60_5_fu_1103_p2) & (1'd0 == and_ln60_4_fu_1079_p2) & (1'd0 == and_ln60_3_fu_1055_p2) & (1'd0 == and_ln60_2_fu_1031_p2) & (1'd0 == and_ln60_1_fu_1007_p2) & (1'd0 == and_ln60_fu_983_p2));
end

always @ (*) begin
    ap_condition_546 = ((tmp_i_reg_1877 == 1'd1) & (1'd1 == and_ln60_11_fu_1247_p2) & (1'd0 == and_ln60_10_fu_1223_p2) & (1'd0 == and_ln60_9_fu_1199_p2) & (1'd0 == and_ln60_8_fu_1175_p2) & (1'd0 == and_ln60_7_fu_1151_p2) & (1'd0 == and_ln60_6_fu_1127_p2) & (1'd0 == and_ln60_5_fu_1103_p2) & (1'd0 == and_ln60_4_fu_1079_p2) & (1'd0 == and_ln60_3_fu_1055_p2) & (1'd0 == and_ln60_2_fu_1031_p2) & (1'd0 == and_ln60_1_fu_1007_p2) & (1'd0 == and_ln60_fu_983_p2));
end

always @ (*) begin
    ap_condition_550 = ((tmp_i_reg_1877 == 1'd1) & (1'd1 == and_ln60_12_fu_1271_p2) & (1'd0 == and_ln60_11_fu_1247_p2) & (1'd0 == and_ln60_10_fu_1223_p2) & (1'd0 == and_ln60_9_fu_1199_p2) & (1'd0 == and_ln60_8_fu_1175_p2) & (1'd0 == and_ln60_7_fu_1151_p2) & (1'd0 == and_ln60_6_fu_1127_p2) & (1'd0 == and_ln60_5_fu_1103_p2) & (1'd0 == and_ln60_4_fu_1079_p2) & (1'd0 == and_ln60_3_fu_1055_p2) & (1'd0 == and_ln60_2_fu_1031_p2) & (1'd0 == and_ln60_1_fu_1007_p2) & (1'd0 == and_ln60_fu_983_p2));
end

always @ (*) begin
    ap_condition_554 = ((tmp_i_reg_1877 == 1'd1) & (1'd1 == and_ln60_13_fu_1295_p2) & (1'd0 == and_ln60_12_fu_1271_p2) & (1'd0 == and_ln60_11_fu_1247_p2) & (1'd0 == and_ln60_10_fu_1223_p2) & (1'd0 == and_ln60_9_fu_1199_p2) & (1'd0 == and_ln60_8_fu_1175_p2) & (1'd0 == and_ln60_7_fu_1151_p2) & (1'd0 == and_ln60_6_fu_1127_p2) & (1'd0 == and_ln60_5_fu_1103_p2) & (1'd0 == and_ln60_4_fu_1079_p2) & (1'd0 == and_ln60_3_fu_1055_p2) & (1'd0 == and_ln60_2_fu_1031_p2) & (1'd0 == and_ln60_1_fu_1007_p2) & (1'd0 == and_ln60_fu_983_p2));
end

always @ (*) begin
    ap_condition_558 = ((tmp_i_reg_1877 == 1'd1) & (1'd1 == and_ln60_14_fu_1319_p2) & (1'd0 == and_ln60_13_fu_1295_p2) & (1'd0 == and_ln60_12_fu_1271_p2) & (1'd0 == and_ln60_11_fu_1247_p2) & (1'd0 == and_ln60_10_fu_1223_p2) & (1'd0 == and_ln60_9_fu_1199_p2) & (1'd0 == and_ln60_8_fu_1175_p2) & (1'd0 == and_ln60_7_fu_1151_p2) & (1'd0 == and_ln60_6_fu_1127_p2) & (1'd0 == and_ln60_5_fu_1103_p2) & (1'd0 == and_ln60_4_fu_1079_p2) & (1'd0 == and_ln60_3_fu_1055_p2) & (1'd0 == and_ln60_2_fu_1031_p2) & (1'd0 == and_ln60_1_fu_1007_p2) & (1'd0 == and_ln60_fu_983_p2));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_cS_valid_V_reg_827 = 'bx;

assign ap_phi_reg_pp0_iter0_index_V_reg_864 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_0_013179_i_reg_753 = 'bx;

assign ap_phi_reg_pp0_iter0_p_1_0_0_03377_i_reg_790 = 'bx;

assign ap_phi_reg_pp0_iter0_p_2_0_0_081_i_reg_716 = 'bx;

assign currId_V_read_fu_688_p2 = agmdIdOut_dout;

assign currResp_drop_V_fu_1463_p2 = (icmp_ln68_fu_1458_p2 | icmp_ln1053_fu_1452_p2);

assign currRxMeta_theirIP_V_fu_931_p1 = ureMetaData_dout[31:0];

assign icmp_ln1049_10_fu_1041_p2 = ((currRxMeta_theirPort_V_reg_1907 == p_read_46_reg_1757) ? 1'b1 : 1'b0);

assign icmp_ln1049_11_fu_1045_p2 = ((currRxMeta_myPort_V_reg_1928 == p_read_30_reg_1661) ? 1'b1 : 1'b0);

assign icmp_ln1049_12_fu_1061_p2 = ((currRxMeta_theirIP_V_reg_1881 == p_read_61_reg_1847) ? 1'b1 : 1'b0);

assign icmp_ln1049_13_fu_1065_p2 = ((currRxMeta_theirPort_V_reg_1907 == p_read_45_reg_1751) ? 1'b1 : 1'b0);

assign icmp_ln1049_14_fu_1069_p2 = ((currRxMeta_myPort_V_reg_1928 == p_read_29_reg_1655) ? 1'b1 : 1'b0);

assign icmp_ln1049_15_fu_1085_p2 = ((currRxMeta_theirIP_V_reg_1881 == p_read_60_reg_1841) ? 1'b1 : 1'b0);

assign icmp_ln1049_16_fu_1089_p2 = ((currRxMeta_theirPort_V_reg_1907 == p_read_44_reg_1745) ? 1'b1 : 1'b0);

assign icmp_ln1049_17_fu_1093_p2 = ((currRxMeta_myPort_V_reg_1928 == p_read_28_reg_1649) ? 1'b1 : 1'b0);

assign icmp_ln1049_18_fu_1109_p2 = ((currRxMeta_theirIP_V_reg_1881 == p_read_59_reg_1835) ? 1'b1 : 1'b0);

assign icmp_ln1049_19_fu_1113_p2 = ((currRxMeta_theirPort_V_reg_1907 == p_read_43_reg_1739) ? 1'b1 : 1'b0);

assign icmp_ln1049_1_fu_969_p2 = ((currRxMeta_theirPort_V_reg_1907 == p_read_49_reg_1775) ? 1'b1 : 1'b0);

assign icmp_ln1049_20_fu_1117_p2 = ((currRxMeta_myPort_V_reg_1928 == p_read_27_reg_1643) ? 1'b1 : 1'b0);

assign icmp_ln1049_21_fu_1133_p2 = ((currRxMeta_theirIP_V_reg_1881 == p_read_58_reg_1829) ? 1'b1 : 1'b0);

assign icmp_ln1049_22_fu_1137_p2 = ((currRxMeta_theirPort_V_reg_1907 == p_read_42_reg_1733) ? 1'b1 : 1'b0);

assign icmp_ln1049_23_fu_1141_p2 = ((currRxMeta_myPort_V_reg_1928 == p_read_26_reg_1637) ? 1'b1 : 1'b0);

assign icmp_ln1049_24_fu_1157_p2 = ((currRxMeta_theirIP_V_reg_1881 == p_read_57_reg_1823) ? 1'b1 : 1'b0);

assign icmp_ln1049_25_fu_1161_p2 = ((currRxMeta_theirPort_V_reg_1907 == p_read_41_reg_1727) ? 1'b1 : 1'b0);

assign icmp_ln1049_26_fu_1165_p2 = ((currRxMeta_myPort_V_reg_1928 == p_read_25_reg_1631) ? 1'b1 : 1'b0);

assign icmp_ln1049_27_fu_1181_p2 = ((currRxMeta_theirIP_V_reg_1881 == p_read_56_reg_1817) ? 1'b1 : 1'b0);

assign icmp_ln1049_28_fu_1185_p2 = ((currRxMeta_theirPort_V_reg_1907 == p_read_40_reg_1721) ? 1'b1 : 1'b0);

assign icmp_ln1049_29_fu_1189_p2 = ((currRxMeta_myPort_V_reg_1928 == p_read_24_reg_1625) ? 1'b1 : 1'b0);

assign icmp_ln1049_2_fu_973_p2 = ((currRxMeta_myPort_V_reg_1928 == p_read_33_reg_1679) ? 1'b1 : 1'b0);

assign icmp_ln1049_30_fu_1205_p2 = ((currRxMeta_theirIP_V_reg_1881 == p_read_55_reg_1811) ? 1'b1 : 1'b0);

assign icmp_ln1049_31_fu_1209_p2 = ((currRxMeta_theirPort_V_reg_1907 == p_read_39_reg_1715) ? 1'b1 : 1'b0);

assign icmp_ln1049_32_fu_1213_p2 = ((currRxMeta_myPort_V_reg_1928 == p_read_23_reg_1619) ? 1'b1 : 1'b0);

assign icmp_ln1049_33_fu_1229_p2 = ((currRxMeta_theirIP_V_reg_1881 == p_read_54_reg_1805) ? 1'b1 : 1'b0);

assign icmp_ln1049_34_fu_1233_p2 = ((currRxMeta_theirPort_V_reg_1907 == p_read_38_reg_1709) ? 1'b1 : 1'b0);

assign icmp_ln1049_35_fu_1237_p2 = ((currRxMeta_myPort_V_reg_1928 == p_read_22_reg_1613) ? 1'b1 : 1'b0);

assign icmp_ln1049_36_fu_1253_p2 = ((currRxMeta_theirIP_V_reg_1881 == p_read_53_reg_1799) ? 1'b1 : 1'b0);

assign icmp_ln1049_37_fu_1257_p2 = ((currRxMeta_theirPort_V_reg_1907 == p_read_37_reg_1703) ? 1'b1 : 1'b0);

assign icmp_ln1049_38_fu_1261_p2 = ((currRxMeta_myPort_V_reg_1928 == p_read_21_reg_1607) ? 1'b1 : 1'b0);

assign icmp_ln1049_39_fu_1277_p2 = ((currRxMeta_theirIP_V_reg_1881 == p_read_52_reg_1793) ? 1'b1 : 1'b0);

assign icmp_ln1049_3_fu_989_p2 = ((currRxMeta_theirIP_V_reg_1881 == p_read_64_reg_1865) ? 1'b1 : 1'b0);

assign icmp_ln1049_40_fu_1281_p2 = ((currRxMeta_theirPort_V_reg_1907 == p_read_36_reg_1697) ? 1'b1 : 1'b0);

assign icmp_ln1049_41_fu_1285_p2 = ((currRxMeta_myPort_V_reg_1928 == p_read_20_reg_1601) ? 1'b1 : 1'b0);

assign icmp_ln1049_42_fu_1301_p2 = ((currRxMeta_theirIP_V_reg_1881 == p_read_51_reg_1787) ? 1'b1 : 1'b0);

assign icmp_ln1049_43_fu_1305_p2 = ((currRxMeta_theirPort_V_reg_1907 == p_read_35_reg_1691) ? 1'b1 : 1'b0);

assign icmp_ln1049_44_fu_1309_p2 = ((currRxMeta_myPort_V_reg_1928 == p_read_19_reg_1595) ? 1'b1 : 1'b0);

assign icmp_ln1049_45_fu_1325_p2 = ((currRxMeta_theirIP_V_reg_1881 == p_read_50_reg_1781) ? 1'b1 : 1'b0);

assign icmp_ln1049_46_fu_1329_p2 = ((currRxMeta_theirPort_V_reg_1907 == p_read_34_reg_1685) ? 1'b1 : 1'b0);

assign icmp_ln1049_47_fu_1333_p2 = ((currRxMeta_myPort_V_reg_1928 == p_read_18_reg_1589) ? 1'b1 : 1'b0);

assign icmp_ln1049_4_fu_993_p2 = ((currRxMeta_theirPort_V_reg_1907 == p_read_48_reg_1769) ? 1'b1 : 1'b0);

assign icmp_ln1049_5_fu_997_p2 = ((currRxMeta_myPort_V_reg_1928 == p_read_32_reg_1673) ? 1'b1 : 1'b0);

assign icmp_ln1049_6_fu_1013_p2 = ((currRxMeta_theirIP_V_reg_1881 == p_read_63_reg_1859) ? 1'b1 : 1'b0);

assign icmp_ln1049_7_fu_1017_p2 = ((currRxMeta_theirPort_V_reg_1907 == p_read_47_reg_1763) ? 1'b1 : 1'b0);

assign icmp_ln1049_8_fu_1021_p2 = ((currRxMeta_myPort_V_reg_1928 == p_read_31_reg_1667) ? 1'b1 : 1'b0);

assign icmp_ln1049_9_fu_1037_p2 = ((currRxMeta_theirIP_V_reg_1881 == p_read_62_reg_1853) ? 1'b1 : 1'b0);

assign icmp_ln1049_fu_965_p2 = ((currRxMeta_theirIP_V_reg_1881 == p_read65_reg_1871) ? 1'b1 : 1'b0);

assign icmp_ln1053_fu_1452_p2 = ((ap_phi_reg_pp0_iter2_index_V_reg_864 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_1458_p2 = ((currRxMeta_myIP_V_reg_1902_pp0_iter1_reg != p_Result_265_3_i_fu_1440_p5) ? 1'b1 : 1'b0);

assign p_Result_1_i_fu_1419_p4 = {{p_read_1_reg_1497_pp0_iter1_reg[23:16]}};

assign p_Result_265_3_i_fu_1440_p5 = {{{{trunc_ln674_fu_1437_p1}, {p_Result_2_i_fu_1428_p4}}, {p_Result_1_i_fu_1419_p4}}, {p_Result_i_fu_1410_p4}};

assign p_Result_269_1_i_fu_1366_p4 = {{p_read_1_reg_1497[23:16]}};

assign p_Result_269_2_i_fu_1375_p4 = {{p_read_1_reg_1497[15:8]}};

assign p_Result_269_i_fu_1357_p4 = {{p_read_1_reg_1497[31:24]}};

assign p_Result_2_i_fu_1428_p4 = {{p_read_1_reg_1497_pp0_iter1_reg[15:8]}};

assign p_Result_i_fu_1410_p4 = {{p_read_1_reg_1497_pp0_iter1_reg[31:24]}};

assign rthDropFifo_din = {{{{{{{{{{{{{{{{{{{{31'd0}, {currResp_drop_V_fu_1463_p2}}}, {currRxMeta_theirPort_V_reg_1907_pp0_iter1_reg}}}, {currRxMeta_myPort_V_reg_1928_pp0_iter1_reg}}}, {currRxMeta_theirIP_V_reg_1881_pp0_iter1_reg}}}, {trunc_ln674_fu_1437_p1}}}, {p_Result_2_i_fu_1428_p4}}}, {p_Result_1_i_fu_1419_p4}}}, {p_Result_i_fu_1410_p4}}}, {16'd0}}}, {sext_ln674_fu_1469_p1}};

assign select_ln60_fu_1349_p3 = ((and_ln60_15_fu_1343_p2[0:0] == 1'b1) ? 5'd15 : 5'd31);

assign sext_ln674_fu_1469_p1 = ap_phi_reg_pp0_iter2_index_V_reg_864;

assign tmp_i_586_nbreadreq_fu_680_p3 = agmdIdOut_empty_n;

assign tmp_i_nbreadreq_fu_666_p3 = ureMetaData_empty_n;

assign trunc_ln674_13_fu_1384_p1 = p_read_1_reg_1497[7:0];

assign trunc_ln674_fu_1437_p1 = p_read_1_reg_1497_pp0_iter1_reg[7:0];

assign txthMetaData_din = {{{{{{{{{{{{{{{{31'd0}, {ap_phi_reg_pp0_iter1_cS_valid_V_reg_827}}}, {ap_phi_reg_pp0_iter1_p_2_0_0_081_i_reg_716}}}, {ap_phi_reg_pp0_iter1_p_1_0_0_03377_i_reg_790}}}, {trunc_ln674_13_fu_1384_p1}}}, {p_Result_269_2_i_fu_1375_p4}}}, {p_Result_269_1_i_fu_1366_p4}}}, {p_Result_269_i_fu_1357_p4}}}, {ap_phi_reg_pp0_iter1_p_0_0_0_013179_i_reg_753}};

always @ (posedge ap_clk) begin
    numberSockets_preg[3:0] <= 4'b0000;
    numberSockets_preg[15:5] <= 11'b00000000000;
end

endmodule //udp_TableHandler
