{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727208154892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727208154892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 24 17:02:34 2024 " "Processing started: Tue Sep 24 17:02:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727208154892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208154892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atv6 -c atv6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off atv6 -c atv6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208154892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727208155015 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727208155015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158567 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158567 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FlipFlop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop-comportamento " "Found design unit 1: FlipFlop-comportamento" {  } { { "FlipFlop.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/FlipFlop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158567 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/FlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-Behavioral " "Found design unit 1: muxGenerico4x1-Behavioral" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158567 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LogicaDesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LogicaDesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicaDesvio-comportamento " "Found design unit 1: LogicaDesvio-comportamento" {  } { { "LogicaDesvio.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/LogicaDesvio.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158568 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicaDesvio " "Found entity 1: LogicaDesvio" {  } { { "LogicaDesvio.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/LogicaDesvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULASomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULASomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158568 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158568 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeDetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgeDetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158568 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158568 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderInstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderInstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158568 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158569 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atv6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atv6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atv6-arquitetura " "Found design unit 1: atv6-arquitetura" {  } { { "atv6.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/atv6.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158569 ""} { "Info" "ISGN_ENTITY_NAME" "1 atv6 " "Found entity 1: atv6" {  } { { "atv6.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/atv6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158569 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/CPU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158569 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158569 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "output_files/conversorHex7Seg.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/output_files/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158570 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "output_files/conversorHex7Seg.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/output_files/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727208158570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158570 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "atv6 " "Elaborating entity \"atv6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727208158590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:\\gravar:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:\\gravar:detectorSub0\"" {  } { { "atv6.vhd" "\\gravar:detectorSub0" { Text "/home/brnoschsaloli/Documents/descomp/aula7/atv6.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727208158590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "atv6.vhd" "CPU" { Text "/home/brnoschsaloli/Documents/descomp/aula7/atv6.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727208158591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX1\"" {  } { { "CPU.vhd" "MUX1" { Text "/home/brnoschsaloli/Documents/descomp/aula7/CPU.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727208158591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 CPU:CPU\|muxGenerico4x1:MUXProxPC " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"CPU:CPU\|muxGenerico4x1:MUXProxPC\"" {  } { { "CPU.vhd" "MUXProxPC" { Text "/home/brnoschsaloli/Documents/descomp/aula7/CPU.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727208158592 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[0\] muxGenerico4x1.vhd(22) " "Inferred latch for \"saida_MUX\[0\]\" at muxGenerico4x1.vhd(22)" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158592 "|atv6|muxGenerico4x1:MUXProxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[1\] muxGenerico4x1.vhd(22) " "Inferred latch for \"saida_MUX\[1\]\" at muxGenerico4x1.vhd(22)" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158592 "|atv6|muxGenerico4x1:MUXProxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[2\] muxGenerico4x1.vhd(22) " "Inferred latch for \"saida_MUX\[2\]\" at muxGenerico4x1.vhd(22)" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158592 "|atv6|muxGenerico4x1:MUXProxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[3\] muxGenerico4x1.vhd(22) " "Inferred latch for \"saida_MUX\[3\]\" at muxGenerico4x1.vhd(22)" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158592 "|atv6|muxGenerico4x1:MUXProxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[4\] muxGenerico4x1.vhd(22) " "Inferred latch for \"saida_MUX\[4\]\" at muxGenerico4x1.vhd(22)" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158592 "|atv6|muxGenerico4x1:MUXProxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[5\] muxGenerico4x1.vhd(22) " "Inferred latch for \"saida_MUX\[5\]\" at muxGenerico4x1.vhd(22)" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158592 "|atv6|muxGenerico4x1:MUXProxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[6\] muxGenerico4x1.vhd(22) " "Inferred latch for \"saida_MUX\[6\]\" at muxGenerico4x1.vhd(22)" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158592 "|atv6|muxGenerico4x1:MUXProxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[7\] muxGenerico4x1.vhd(22) " "Inferred latch for \"saida_MUX\[7\]\" at muxGenerico4x1.vhd(22)" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158592 "|atv6|muxGenerico4x1:MUXProxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_MUX\[8\] muxGenerico4x1.vhd(22) " "Inferred latch for \"saida_MUX\[8\]\" at muxGenerico4x1.vhd(22)" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208158592 "|atv6|muxGenerico4x1:MUXProxPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:REGA " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:REGA\"" {  } { { "CPU.vhd" "REGA" { Text "/home/brnoschsaloli/Documents/descomp/aula7/CPU.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727208158592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlop CPU:CPU\|FlipFlop:FlagZero " "Elaborating entity \"FlipFlop\" for hierarchy \"CPU:CPU\|FlipFlop:FlagZero\"" {  } { { "CPU.vhd" "FlagZero" { Text "/home/brnoschsaloli/Documents/descomp/aula7/CPU.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727208158592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:PC\"" {  } { { "CPU.vhd" "PC" { Text "/home/brnoschsaloli/Documents/descomp/aula7/CPU.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727208158593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|somaConstante:incrementaPC\"" {  } { { "CPU.vhd" "incrementaPC" { Text "/home/brnoschsaloli/Documents/descomp/aula7/CPU.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727208158593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU\|ULASomaSub:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "/home/brnoschsaloli/Documents/descomp/aula7/CPU.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727208158593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru CPU:CPU\|decoderInstru:DEC_Instrucao " "Elaborating entity \"decoderInstru\" for hierarchy \"CPU:CPU\|decoderInstru:DEC_Instrucao\"" {  } { { "CPU.vhd" "DEC_Instrucao" { Text "/home/brnoschsaloli/Documents/descomp/aula7/CPU.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727208158594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicaDesvio CPU:CPU\|LogicaDesvio:LogicaDesvio1 " "Elaborating entity \"LogicaDesvio\" for hierarchy \"CPU:CPU\|LogicaDesvio:LogicaDesvio1\"" {  } { { "CPU.vhd" "LogicaDesvio1" { Text "/home/brnoschsaloli/Documents/descomp/aula7/CPU.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727208158594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "atv6.vhd" "ROM1" { Text "/home/brnoschsaloli/Documents/descomp/aula7/atv6.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727208158594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM1 " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM1\"" {  } { { "atv6.vhd" "RAM1" { Text "/home/brnoschsaloli/Documents/descomp/aula7/atv6.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727208158595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DEC3X8_BLOCOS " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DEC3X8_BLOCOS\"" {  } { { "atv6.vhd" "DEC3X8_BLOCOS" { Text "/home/brnoschsaloli/Documents/descomp/aula7/atv6.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727208158595 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM1\|ram " "RAM logic \"memoriaRAM:RAM1\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "/home/brnoschsaloli/Documents/descomp/aula7/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1727208158741 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1727208158741 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|dado_out\[0\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|dado_out\[0\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1727208158744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|dado_out\[1\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|dado_out\[1\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1727208158744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|dado_out\[2\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|dado_out\[2\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1727208158744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|dado_out\[3\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|dado_out\[3\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1727208158744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|dado_out\[4\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|dado_out\[4\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1727208158744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|dado_out\[5\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|dado_out\[5\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1727208158744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|dado_out\[6\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|dado_out\[6\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1727208158744 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoriaRAM:RAM1\|dado_out\[7\] " "Converted tri-state buffer \"memoriaRAM:RAM1\|dado_out\[7\]\" feeding internal logic into a wire" {  } { { "memoriaRAM.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/memoriaRAM.vhd" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1727208158744 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1727208158744 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[0\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[0\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1727208158747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[1\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[1\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1727208158747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[2\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[2\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1727208158747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[3\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[3\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1727208158747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[4\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[4\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1727208158747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[5\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[5\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1727208158747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[6\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[6\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1727208158747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[7\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[7\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1727208158747 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[8\] " "LATCH primitive \"CPU:CPU\|muxGenerico4x1:MUXProxPC\|saida_MUX\[8\]\" is permanently enabled" {  } { { "muxGenerico4x1.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/muxGenerico4x1.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1727208158748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727208158989 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "256 " "256 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1727208159119 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727208159166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727208159166 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "atv6.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/atv6.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208159182 "|atv6|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "atv6.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/atv6.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208159182 "|atv6|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "atv6.vhd" "" { Text "/home/brnoschsaloli/Documents/descomp/aula7/atv6.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727208159182 "|atv6|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727208159182 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727208159183 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727208159183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727208159183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727208159183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727208159187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 24 17:02:39 2024 " "Processing ended: Tue Sep 24 17:02:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727208159187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727208159187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727208159187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727208159187 ""}
