
*** Running vivado
    with args -log Uart_ETH_UART_RX_Without_Baud_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart_ETH_UART_RX_Without_Baud_1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Uart_ETH_UART_RX_Without_Baud_1_0.tcl -notrace
Command: synth_design -top Uart_ETH_UART_RX_Without_Baud_1_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 398.418 ; gain = 79.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_UART_RX_Without_Baud_1_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970328_TxRx_FIFO_Integrated-UART-Config/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Without_Baud_1_0/synth/Uart_ETH_UART_RX_Without_Baud_1_0.vhd:68]
INFO: [Synth 8-3491] module 'UART_RX_Without_Baud' declared at 'e:/ETH2SER/SoftwareProjects/UART2ETH970328_TxRx_FIFO_Integrated-UART-Config/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/a611/new/UART_RX2.vhd:6' bound to instance 'U0' of component 'UART_RX_Without_Baud' [e:/ETH2SER/SoftwareProjects/UART2ETH970328_TxRx_FIFO_Integrated-UART-Config/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Without_Baud_1_0/synth/Uart_ETH_UART_RX_Without_Baud_1_0.vhd:92]
INFO: [Synth 8-638] synthesizing module 'UART_RX_Without_Baud' [e:/ETH2SER/SoftwareProjects/UART2ETH970328_TxRx_FIFO_Integrated-UART-Config/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/a611/new/UART_RX2.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'UART_RX_Without_Baud' (1#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970328_TxRx_FIFO_Integrated-UART-Config/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/a611/new/UART_RX2.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'Uart_ETH_UART_RX_Without_Baud_1_0' (2#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970328_TxRx_FIFO_Integrated-UART-Config/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_UART_RX_Without_Baud_1_0/synth/Uart_ETH_UART_RX_Without_Baud_1_0.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 437.746 ; gain = 119.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 437.746 ; gain = 119.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 748.906 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 748.906 ; gain = 430.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 748.906 ; gain = 430.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 748.906 ; gain = 430.289
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_Main_FSM_reg' in module 'UART_RX_Without_Baud'
WARNING: [Synth 8-6014] Unused sequential element s_Main_FSM_reg was removed.  [e:/ETH2SER/SoftwareProjects/UART2ETH970328_TxRx_FIFO_Integrated-UART-Config/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/a611/new/UART_RX2.vhd:110]
INFO: [Synth 8-5544] ROM "rx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_clk_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "rx_clk_divider_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "s_Main_FSM" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_Main_FSM" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_Main_FSM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_Main_FSM" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element s_Main_FSM_reg was removed.  [e:/ETH2SER/SoftwareProjects/UART2ETH970328_TxRx_FIFO_Integrated-UART-Config/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/a611/new/UART_RX2.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element s_Main_FSM_reg was removed.  [e:/ETH2SER/SoftwareProjects/UART2ETH970328_TxRx_FIFO_Integrated-UART-Config/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/a611/new/UART_RX2.vhd:110]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  c_idle |                               00 | 00000000000000000000000000000000
              c_startbit |                               01 | 00000000000000000000000000000001
               c_databit |                               10 | 00000000000000000000000000000010
               c_stopbit |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_Main_FSM_reg' using encoding 'sequential' in module 'UART_RX_Without_Baud'
WARNING: [Synth 8-6014] Unused sequential element s_Main_FSM_reg was removed.  [e:/ETH2SER/SoftwareProjects/UART2ETH970328_TxRx_FIFO_Integrated-UART-Config/UART2ETH.srcs/sources_1/bd/Uart_ETH/ipshared/a611/new/UART_RX2.vhd:110]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 748.906 ; gain = 430.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_RX_Without_Baud 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/s_FrameEr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/o_Error_reg )
INFO: [Synth 8-3332] Sequential element (U0/s_FrameEr_reg) is unused and will be removed from module Uart_ETH_UART_RX_Without_Baud_1_0.
INFO: [Synth 8-3332] Sequential element (U0/o_Error_reg) is unused and will be removed from module Uart_ETH_UART_RX_Without_Baud_1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 748.906 ; gain = 430.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 748.906 ; gain = 430.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 748.906 ; gain = 430.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 748.906 ; gain = 430.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 748.906 ; gain = 430.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 748.906 ; gain = 430.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 748.906 ; gain = 430.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 748.906 ; gain = 430.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 748.906 ; gain = 430.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 748.906 ; gain = 430.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     2|
|3     |LUT3 |     3|
|4     |LUT4 |     4|
|5     |LUT5 |     4|
|6     |LUT6 |     3|
|7     |FDRE |    25|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |    43|
|2     |  U0     |UART_RX_Without_Baud |    43|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 748.906 ; gain = 430.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 748.906 ; gain = 119.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 748.906 ; gain = 430.289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

26 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 748.906 ; gain = 438.055
INFO: [Common 17-1381] The checkpoint 'E:/ETH2SER/SoftwareProjects/UART2ETH970328_TxRx_FIFO_Integrated-UART-Config/UART2ETH.runs/Uart_ETH_UART_RX_Without_Baud_1_0_synth_1/Uart_ETH_UART_RX_Without_Baud_1_0.dcp' has been generated.
