<?xml version="1.0" encoding="UTF-8"?>

 <processor defaultsemihostlibrary="semihosting"
    defaultsemihostname="rl78Newlib"
    defaultsemihostvendor="renesas.ovpworld.org"
    defaultsemihostversion="1.0"
    elfcode="197"
    endian="little"
    family="renesas_RL78"
    gdbpath="$IMPERAS_HOME/lib/$IMPERAS_ARCH/gdb/rl78-elf-gdb"
    imagefile="model"
    library="processor"
    name="rl78"
    procdoc="$IMPERAS_HOME/ImperasLib/source/renesas.ovpworld.org/processor/rl78/1.0/doc/OVP_Model_Specific_Information_rl78_generic.pdf"
    releasestatus="4"
    useindefaultplatform="F"
    vendor="renesas.ovpworld.org"
    version="1.0"
    visibility="0">
    <docsection name="doc"
        text="Description">
        <doctext name="txt"
            text="RL78 Family Processor Model."/>
    </docsection>
    <docsection name="doc_1"
        text="Licensing">
        <doctext name="txt"
            text="Open Source Apache 2.0"/>
    </docsection>
    <docsection name="doc_2"
        text="Reference">
        <doctext name="txt"
            text="RL78 User Manual: Software, Single-Chip microcontrollers, http://documentation.renesas.com/doc/products/mpumcu/doc/rl78/r01us0015ej0220_rl78.pdf"/>
    </docsection>
    <docsection name="doc_3"
        text="Limitations">
        <doctext name="txt"
            text="All instructions are supported except the MULU, MULHU, MULH, DIVHU, MACHU and MACH instructions that are not implemented."/>
        <doctext name="txt_1"
            text="Banked registers are not supported"/>
        <doctext name="txt_2"
            text="The PMC (Processor Model Control) register behavior is not modeled."/>
        <doctext name="txt_3"
            text="This processor model requires that RAM is available at the address range of the memory mapped registers"/>
        <doctext name="txt_4"
            text="Address ranges 0xFFEE0 to 0xFFEFF for General purpose registers (e.g. X, A)"/>
        <doctext name="txt_5"
            text="Address ranges 0xFFFF0 to 0xFFFFF for special function registers (e.g. SP)"/>
        <doctext name="txt_6"
            text="This processor model should be started with a reset signal. The processor reads from the reset vector 0x0000 on reset and uses this value for the initial PC"/>
    </docsection>
    <docsection name="doc_4"
        text="Verification">
        <doctext name="txt"
            text="Models have been tested by eSOL TRINITY and Imperas"/>
    </docsection>
    <docsection name="doc_5"
        text="Features">
        <doctext name="txt"
            text="External exceptions are supported"/>
        <doctext name="txt_1"
            text="The BRK instruction (internal trap) is supported"/>
        <doctext name="txt_2"
            text="Memory mirroring is supported"/>
        <doctext name="txt_3"
            text="Memory mapped registers is supported"/>
    </docsection>
    <formalattribute name="verbose"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="Verbose mode"/>
        </docsection>
    </formalattribute>
    <formalattribute name="variant"
        type="enumeration">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="processor variant"/>
        </docsection>
        <enum name="RL78-S1"
            value="1">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="RL78-S1"/>
            </docsection>
        </enum>
        <enum name="RL78-S2"
            value="2">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="RL78-S2"/>
            </docsection>
        </enum>
        <enum name="RL78-S3"
            value="3">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="RL78-S3"/>
            </docsection>
        </enum>
    </formalattribute>
    <formalattribute name="sim_ac_flag"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="simulate PSW.AC flag"/>
        </docsection>
    </formalattribute>
    <formalattribute name="exit_on_halt"
        type="bool">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="simulation will exit on HALT instruction"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mirror_rom_addr"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="mirror rom addr"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mirror_start_addr"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="mirror start addr"/>
        </docsection>
    </formalattribute>
    <formalattribute name="mirror_end_addr"
        type="uns32">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="mirror end addr"/>
        </docsection>
    </formalattribute>
    <busmasterport addresswidth="20"
        addresswidthmax="32"
        addresswidthmin="20"
        mustbeconnected="T"
        name="INSTRUCTION"/>
    <busmasterport addresswidth="20"
        addresswidthmax="32"
        addresswidthmin="20"
        mustbeconnected="T"
        name="DATA"/>
    <busslaveport mustbeconnected="F"
        name="GPRSP"
        remappable="F"
        size="0x1"/>
    <busslaveport mustbeconnected="F"
        name="SFRSP"
        remappable="F"
        size="0x1"/>
    <netport mustbeconnected="F"
        name="reset"
        type="input"/>
    <netport mustbeconnected="F"
        name="extint"
        type="input"/>
    <netport mustbeconnected="F"
        name="intAck"
        type="output"/>
    <command name="isync">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="specify instruction address range for synchronous execution"/>
        </docsection>
        <commandarg name="addresshi"
            type="Uns64">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="end address of synchronous execution range"/>
            </docsection>
        </commandarg>
        <commandarg name="addresslo"
            type="Uns64">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="start address of synchronous execution range"/>
            </docsection>
        </commandarg>
    </command>
    <command name="itrace">
        <docsection name="doc"
            text="Description">
            <doctext name="txt"
                text="enable or disable instruction tracing"/>
        </docsection>
        <commandarg name="after"
            type="Uns64">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="apply after this many instructions"/>
            </docsection>
        </commandarg>
        <commandarg name="enable"
            type="Boolean">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="enable instruction tracing"/>
            </docsection>
        </commandarg>
        <commandarg name="instructioncount"
            type="Boolean">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="include the instruction number in each trace"/>
            </docsection>
        </commandarg>
        <commandarg name="memory"
            type="String">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="show memory accesses by this instruction. Argument can be any combination of X (execute), L (load or store access) and S (system)"/>
            </docsection>
        </commandarg>
        <commandarg name="off"
            type="Boolean">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="disable instruction tracing"/>
            </docsection>
        </commandarg>
        <commandarg name="on"
            type="Boolean">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="enable instruction tracing"/>
            </docsection>
        </commandarg>
        <commandarg name="processorname"
            type="Boolean">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="Include processor name in all trace lines"/>
            </docsection>
        </commandarg>
        <commandarg name="registerchange"
            type="Boolean">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="show registers changed by this instruction"/>
            </docsection>
        </commandarg>
        <commandarg name="registers"
            type="Boolean">
            <docsection name="doc"
                text="Description">
                <doctext name="txt"
                    text="show registers after each trace"/>
            </docsection>
        </commandarg>
    </command>
    <exceptions name="Exceptions">
        <exception code="0"
            name="RST"/>
        <exception code="0"
            name="TRP"/>
        <exception code="0"
            name="IAW"/>
        <exception code="126"
            name="BRK"/>
        <exception code="65535"
            name="IRQ"/>
    </exceptions>
    <modes name="Modes">
        <mode code="0"
            name="RB0"/>
        <mode code="1"
            name="RB1"/>
        <mode code="2"
            name="RB2"/>
        <mode code="3"
            name="RB3"/>
    </modes>
    <registers name="GPR">
        <register alias="F"
            name="X"
            readonly="F"
            type="4"
            width="8"/>
        <register alias="F"
            name="A"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="C"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="B"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="E"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="D"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="L"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="H"
            readonly="F"
            type="0"
            width="8"/>
    </registers>
    <registers name="Bank1">
        <register alias="F"
            name="X[RB0]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="A[RB0]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="C[RB0]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="B[RB0]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="E[RB0]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="D[RB0]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="L[RB0]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="H[RB0]"
            readonly="F"
            type="0"
            width="8"/>
    </registers>
    <registers name="Bank2">
        <register alias="F"
            name="X[RB1]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="A[RB1]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="C[RB1]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="B[RB1]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="E[RB1]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="D[RB1]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="L[RB1]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="H[RB1]"
            readonly="F"
            type="0"
            width="8"/>
    </registers>
    <registers name="Bank3">
        <register alias="F"
            name="X[RB2]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="A[RB2]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="C[RB2]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="B[RB2]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="E[RB2]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="D[RB2]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="L[RB2]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="H[RB2]"
            readonly="F"
            type="0"
            width="8"/>
    </registers>
    <registers name="Bank4">
        <register alias="F"
            name="X[RB3]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="A[RB3]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="C[RB3]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="B[RB3]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="E[RB3]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="D[RB3]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="L[RB3]"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="H[RB3]"
            readonly="F"
            type="0"
            width="8"/>
    </registers>
    <registers name="System">
        <register alias="F"
            name="PSW"
            readonly="T"
            type="0"
            width="8"/>
        <register alias="F"
            name="ES"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="CS"
            readonly="F"
            type="0"
            width="8"/>
        <register alias="F"
            name="PC"
            readonly="F"
            type="1"
            width="20"/>
        <register alias="F"
            name="PMC"
            readonly="T"
            type="0"
            width="8"/>
        <register alias="F"
            name="MEM"
            readonly="T"
            type="0"
            width="8"/>
        <register alias="F"
            name="SP"
            readonly="F"
            type="2"
            width="16"/>
    </registers>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </processor>
