#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 5;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e2da1cbda0 .scope module, "WasherTST" "WasherTST" 2 17;
 .timescale -5 -5;
P_000001e2da0d6e40 .param/l "PRD" 0 2 22, +C4<00000000000000000000000000000010>;
v000001e2da1357d0_0 .var "MCLK", 0 0;
v000001e2da135cd0_0 .var "controlServo", 0 0;
v000001e2da135d70_0 .net "powerServo", 0 0, v000001e2da1ce300_0;  1 drivers
S_000001e2da0ea480 .scope module, "UUT" "WasherPWM" 2 28, 3 21 0, S_000001e2da1cbda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "controlServo";
    .port_info 2 /OUTPUT 1 "powerServo";
P_000001e2da1c7180 .param/l "ServoDOWN" 1 3 30, C4<0001000100>;
P_000001e2da1c71b8 .param/l "ServoUP" 1 3 29, C4<0001001011>;
v000001e2da1c6b00_0 .var "CCRServo", 9 0;
v000001e2da1c6ba0_0 .net "CLK", 0 0, v000001e2da1357d0_0;  1 drivers
v000001e2da1c6c40_0 .net "E", 0 0, v000001e2da1ce5d0_0;  1 drivers
v000001e2da1c6ce0_0 .net "TCR", 9 0, v000001e2da1ce670_0;  1 drivers
v000001e2da1c6d80_0 .net "controlServo", 0 0, v000001e2da135cd0_0;  1 drivers
v000001e2da135870_0 .net "powerServo", 0 0, v000001e2da1ce300_0;  alias, 1 drivers
E_000001e2da0d6680 .event posedge, v000001e2da1cbba0_0;
S_000001e2da0ea610 .scope module, "ServoMotorOUT" "WasherOut" 3 41, 3 60 0, S_000001e2da0ea480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /INPUT 10 "TCR";
    .port_info 3 /INPUT 10 "CCR";
    .port_info 4 /OUTPUT 1 "out";
v000001e2da0efed0_0 .net "CCR", 9 0, v000001e2da1c6b00_0;  1 drivers
v000001e2da1cbb00_0 .net "CLK", 0 0, v000001e2da1357d0_0;  alias, 1 drivers
v000001e2da1cbba0_0 .net "E", 0 0, v000001e2da1ce5d0_0;  alias, 1 drivers
v000001e2da0ea7a0_0 .var "R", 0 0;
v000001e2da0ea840_0 .net "TCR", 9 0, v000001e2da1ce670_0;  alias, 1 drivers
v000001e2da1ce300_0 .var "out", 0 0;
E_000001e2da0d7540 .event negedge, v000001e2da1cbb00_0;
E_000001e2da0d6f00 .event posedge, v000001e2da1cbb00_0;
S_000001e2da1ce3a0 .scope module, "TCR0" "WasherTC" 3 40, 3 45 0, S_000001e2da0ea480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 10 "TCR";
    .port_info 2 /OUTPUT 1 "E";
v000001e2da1ce530_0 .net "CLK", 0 0, v000001e2da1357d0_0;  alias, 1 drivers
v000001e2da1ce5d0_0 .var "E", 0 0;
v000001e2da1ce670_0 .var "TCR", 9 0;
    .scope S_000001e2da1ce3a0;
T_0 ;
    %pushi/vec4 1023, 0, 10;
    %store/vec4 v000001e2da1ce670_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2da1ce5d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001e2da1ce3a0;
T_1 ;
    %wait E_000001e2da0d7540;
    %load/vec4 v000001e2da1ce670_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001e2da1ce670_0, 0;
    %load/vec4 v000001e2da1ce670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 975, 0, 10;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2da1ce5d0_0, 0;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2da1ce5d0_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001e2da1ce670_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e2da0ea610;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2da1ce300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2da0ea7a0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000001e2da0ea610;
T_3 ;
    %wait E_000001e2da0d6f00;
    %load/vec4 v000001e2da0ea840_0;
    %pad/u 32;
    %load/vec4 v000001e2da0efed0_0;
    %pad/u 32;
    %sub;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e2da0ea7a0_0, 0;
    %jmp T_3.2;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e2da0ea7a0_0, 0;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001e2da0ea610;
T_4 ;
    %wait E_000001e2da0d7540;
    %load/vec4 v000001e2da0ea7a0_0;
    %inv;
    %load/vec4 v000001e2da1ce300_0;
    %load/vec4 v000001e2da1cbba0_0;
    %or;
    %and;
    %assign/vec4 v000001e2da1ce300_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e2da0ea480;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000001e2da1c6b00_0, 0, 10;
    %end;
    .thread T_5;
    .scope S_000001e2da0ea480;
T_6 ;
    %wait E_000001e2da0d6680;
    %load/vec4 v000001e2da1c6d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %pushi/vec4 75, 0, 10;
    %store/vec4 v000001e2da1c6b00_0, 0, 10;
    %jmp T_6.2;
T_6.1 ;
    %pushi/vec4 68, 0, 10;
    %store/vec4 v000001e2da1c6b00_0, 0, 10;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001e2da1cbda0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2da1357d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e2da135cd0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000001e2da1cbda0;
T_8 ;
    %delay 1, 0;
    %load/vec4 v000001e2da1357d0_0;
    %inv;
    %store/vec4 v000001e2da1357d0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001e2da1cbda0;
T_9 ;
    %vpi_call 2 31 "$dumpfile", "Washer.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e2da1cbda0 {0 0 0};
    %delay 1800, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e2da135cd0_0, 0, 1;
    %delay 1800, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mainproject\stationSystem\WasherPWM\WasherPWMTST.v";
    "./mainproject\\stationSystem\\WasherPWM\\WasherPWM.v";
