;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* LINS */
LINS_IntClk__DIVIDER_MASK EQU 0x0000FFFF
LINS_IntClk__ENABLE EQU CYREG_CLK_DIVIDER_A00
LINS_IntClk__ENABLE_MASK EQU 0x80000000
LINS_IntClk__MASK EQU 0x80000000
LINS_IntClk__REGISTER EQU CYREG_CLK_DIVIDER_A00
LINS_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
LINS_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
LINS_ISR__INTC_MASK EQU 0x800
LINS_ISR__INTC_NUMBER EQU 11
LINS_ISR__INTC_PRIOR_MASK EQU 0xC0000000
LINS_ISR__INTC_PRIOR_NUM EQU 3
LINS_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
LINS_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
LINS_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
LINS_SCB_rx__0__DM__MASK EQU 0x7000
LINS_SCB_rx__0__DM__SHIFT EQU 12
LINS_SCB_rx__0__DR EQU CYREG_PRT0_DR
LINS_SCB_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LINS_SCB_rx__0__HSIOM_GPIO EQU 0
LINS_SCB_rx__0__HSIOM_I2C EQU 14
LINS_SCB_rx__0__HSIOM_I2C_SCL EQU 14
LINS_SCB_rx__0__HSIOM_MASK EQU 0x000F0000
LINS_SCB_rx__0__HSIOM_SHIFT EQU 16
LINS_SCB_rx__0__HSIOM_SPI EQU 15
LINS_SCB_rx__0__HSIOM_SPI_MOSI EQU 15
LINS_SCB_rx__0__HSIOM_UART EQU 9
LINS_SCB_rx__0__HSIOM_UART_RX EQU 9
LINS_SCB_rx__0__INTCFG EQU CYREG_PRT0_INTCFG
LINS_SCB_rx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LINS_SCB_rx__0__MASK EQU 0x10
LINS_SCB_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LINS_SCB_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LINS_SCB_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LINS_SCB_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LINS_SCB_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LINS_SCB_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LINS_SCB_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LINS_SCB_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LINS_SCB_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LINS_SCB_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LINS_SCB_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LINS_SCB_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LINS_SCB_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LINS_SCB_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LINS_SCB_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LINS_SCB_rx__0__PC EQU CYREG_PRT0_PC
LINS_SCB_rx__0__PC2 EQU CYREG_PRT0_PC2
LINS_SCB_rx__0__PORT EQU 0
LINS_SCB_rx__0__PS EQU CYREG_PRT0_PS
LINS_SCB_rx__0__SHIFT EQU 4
LINS_SCB_rx__DR EQU CYREG_PRT0_DR
LINS_SCB_rx__INTCFG EQU CYREG_PRT0_INTCFG
LINS_SCB_rx__INTSTAT EQU CYREG_PRT0_INTSTAT
LINS_SCB_rx__MASK EQU 0x10
LINS_SCB_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LINS_SCB_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LINS_SCB_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LINS_SCB_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LINS_SCB_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LINS_SCB_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LINS_SCB_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LINS_SCB_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LINS_SCB_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LINS_SCB_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LINS_SCB_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LINS_SCB_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LINS_SCB_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LINS_SCB_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LINS_SCB_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LINS_SCB_rx__PC EQU CYREG_PRT0_PC
LINS_SCB_rx__PC2 EQU CYREG_PRT0_PC2
LINS_SCB_rx__PORT EQU 0
LINS_SCB_rx__PS EQU CYREG_PRT0_PS
LINS_SCB_rx__SHIFT EQU 4
LINS_SCB_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
LINS_SCB_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
LINS_SCB_SCB__CTRL EQU CYREG_SCB1_CTRL
LINS_SCB_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
LINS_SCB_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
LINS_SCB_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
LINS_SCB_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
LINS_SCB_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
LINS_SCB_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
LINS_SCB_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
LINS_SCB_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
LINS_SCB_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
LINS_SCB_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
LINS_SCB_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
LINS_SCB_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
LINS_SCB_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
LINS_SCB_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
LINS_SCB_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
LINS_SCB_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
LINS_SCB_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
LINS_SCB_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
LINS_SCB_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
LINS_SCB_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
LINS_SCB_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
LINS_SCB_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
LINS_SCB_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
LINS_SCB_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
LINS_SCB_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
LINS_SCB_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
LINS_SCB_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
LINS_SCB_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
LINS_SCB_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
LINS_SCB_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
LINS_SCB_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
LINS_SCB_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
LINS_SCB_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
LINS_SCB_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
LINS_SCB_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
LINS_SCB_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
LINS_SCB_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
LINS_SCB_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
LINS_SCB_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
LINS_SCB_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
LINS_SCB_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
LINS_SCB_SCB__INTR_M EQU CYREG_SCB1_INTR_M
LINS_SCB_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
LINS_SCB_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
LINS_SCB_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
LINS_SCB_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
LINS_SCB_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
LINS_SCB_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
LINS_SCB_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
LINS_SCB_SCB__INTR_S EQU CYREG_SCB1_INTR_S
LINS_SCB_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
LINS_SCB_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
LINS_SCB_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
LINS_SCB_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
LINS_SCB_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
LINS_SCB_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
LINS_SCB_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
LINS_SCB_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
LINS_SCB_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
LINS_SCB_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
LINS_SCB_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
LINS_SCB_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
LINS_SCB_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
LINS_SCB_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
LINS_SCB_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
LINS_SCB_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
LINS_SCB_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
LINS_SCB_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
LINS_SCB_SCB__SS0_POSISTION EQU 0
LINS_SCB_SCB__SS1_POSISTION EQU 1
LINS_SCB_SCB__SS2_POSISTION EQU 2
LINS_SCB_SCB__SS3_POSISTION EQU 3
LINS_SCB_SCB__STATUS EQU CYREG_SCB1_STATUS
LINS_SCB_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
LINS_SCB_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
LINS_SCB_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
LINS_SCB_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
LINS_SCB_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
LINS_SCB_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
LINS_SCB_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
LINS_SCB_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL
LINS_SCB_tx__0__DM__MASK EQU 0x38000
LINS_SCB_tx__0__DM__SHIFT EQU 15
LINS_SCB_tx__0__DR EQU CYREG_PRT0_DR
LINS_SCB_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LINS_SCB_tx__0__HSIOM_GPIO EQU 0
LINS_SCB_tx__0__HSIOM_I2C EQU 14
LINS_SCB_tx__0__HSIOM_I2C_SDA EQU 14
LINS_SCB_tx__0__HSIOM_MASK EQU 0x00F00000
LINS_SCB_tx__0__HSIOM_SHIFT EQU 20
LINS_SCB_tx__0__HSIOM_SPI EQU 15
LINS_SCB_tx__0__HSIOM_SPI_MISO EQU 15
LINS_SCB_tx__0__HSIOM_UART EQU 9
LINS_SCB_tx__0__HSIOM_UART_TX EQU 9
LINS_SCB_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
LINS_SCB_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
LINS_SCB_tx__0__MASK EQU 0x20
LINS_SCB_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
LINS_SCB_tx__0__OUT_SEL_SHIFT EQU 10
LINS_SCB_tx__0__OUT_SEL_VAL EQU -1
LINS_SCB_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LINS_SCB_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LINS_SCB_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LINS_SCB_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LINS_SCB_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LINS_SCB_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LINS_SCB_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LINS_SCB_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LINS_SCB_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LINS_SCB_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LINS_SCB_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LINS_SCB_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LINS_SCB_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LINS_SCB_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LINS_SCB_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LINS_SCB_tx__0__PC EQU CYREG_PRT0_PC
LINS_SCB_tx__0__PC2 EQU CYREG_PRT0_PC2
LINS_SCB_tx__0__PORT EQU 0
LINS_SCB_tx__0__PS EQU CYREG_PRT0_PS
LINS_SCB_tx__0__SHIFT EQU 5
LINS_SCB_tx__DR EQU CYREG_PRT0_DR
LINS_SCB_tx__INTCFG EQU CYREG_PRT0_INTCFG
LINS_SCB_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
LINS_SCB_tx__MASK EQU 0x20
LINS_SCB_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LINS_SCB_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LINS_SCB_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LINS_SCB_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LINS_SCB_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LINS_SCB_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LINS_SCB_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LINS_SCB_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LINS_SCB_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LINS_SCB_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LINS_SCB_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LINS_SCB_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LINS_SCB_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LINS_SCB_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LINS_SCB_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LINS_SCB_tx__PC EQU CYREG_PRT0_PC
LINS_SCB_tx__PC2 EQU CYREG_PRT0_PC2
LINS_SCB_tx__PORT EQU 0
LINS_SCB_tx__PS EQU CYREG_PRT0_PS
LINS_SCB_tx__SHIFT EQU 5

/* RedLed */
RedLed__0__DM__MASK EQU 0x1C0000
RedLed__0__DM__SHIFT EQU 18
RedLed__0__DR EQU CYREG_PRT1_DR
RedLed__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
RedLed__0__HSIOM_MASK EQU 0x0F000000
RedLed__0__HSIOM_SHIFT EQU 24
RedLed__0__INTCFG EQU CYREG_PRT1_INTCFG
RedLed__0__INTSTAT EQU CYREG_PRT1_INTSTAT
RedLed__0__MASK EQU 0x40
RedLed__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RedLed__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RedLed__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RedLed__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RedLed__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RedLed__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RedLed__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RedLed__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RedLed__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RedLed__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RedLed__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RedLed__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RedLed__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RedLed__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RedLed__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RedLed__0__PC EQU CYREG_PRT1_PC
RedLed__0__PC2 EQU CYREG_PRT1_PC2
RedLed__0__PORT EQU 1
RedLed__0__PS EQU CYREG_PRT1_PS
RedLed__0__SHIFT EQU 6
RedLed__DR EQU CYREG_PRT1_DR
RedLed__INTCFG EQU CYREG_PRT1_INTCFG
RedLed__INTSTAT EQU CYREG_PRT1_INTSTAT
RedLed__MASK EQU 0x40
RedLed__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RedLed__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RedLed__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RedLed__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RedLed__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RedLed__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RedLed__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RedLed__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RedLed__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RedLed__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RedLed__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RedLed__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RedLed__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RedLed__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RedLed__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RedLed__PC EQU CYREG_PRT1_PC
RedLed__PC2 EQU CYREG_PRT1_PC2
RedLed__PORT EQU 1
RedLed__PS EQU CYREG_PRT1_PS
RedLed__SHIFT EQU 6

/* Led_Left */
Led_Left__0__DM__MASK EQU 0x38000
Led_Left__0__DM__SHIFT EQU 15
Led_Left__0__DR EQU CYREG_PRT3_DR
Led_Left__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Led_Left__0__HSIOM_MASK EQU 0x00F00000
Led_Left__0__HSIOM_SHIFT EQU 20
Led_Left__0__INTCFG EQU CYREG_PRT3_INTCFG
Led_Left__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Led_Left__0__MASK EQU 0x20
Led_Left__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Led_Left__0__OUT_SEL_SHIFT EQU 10
Led_Left__0__OUT_SEL_VAL EQU 1
Led_Left__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Led_Left__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Led_Left__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Led_Left__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Led_Left__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Led_Left__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Led_Left__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Led_Left__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Led_Left__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Led_Left__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Led_Left__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Led_Left__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Led_Left__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Led_Left__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Led_Left__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Led_Left__0__PC EQU CYREG_PRT3_PC
Led_Left__0__PC2 EQU CYREG_PRT3_PC2
Led_Left__0__PORT EQU 3
Led_Left__0__PS EQU CYREG_PRT3_PS
Led_Left__0__SHIFT EQU 5
Led_Left__DR EQU CYREG_PRT3_DR
Led_Left__INTCFG EQU CYREG_PRT3_INTCFG
Led_Left__INTSTAT EQU CYREG_PRT3_INTSTAT
Led_Left__MASK EQU 0x20
Led_Left__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Led_Left__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Led_Left__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Led_Left__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Led_Left__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Led_Left__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Led_Left__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Led_Left__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Led_Left__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Led_Left__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Led_Left__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Led_Left__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Led_Left__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Led_Left__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Led_Left__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Led_Left__PC EQU CYREG_PRT3_PC
Led_Left__PC2 EQU CYREG_PRT3_PC2
Led_Left__PORT EQU 3
Led_Left__PS EQU CYREG_PRT3_PS
Led_Left__SHIFT EQU 5

/* PWM_Left */
PWM_Left_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Left_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Left_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_Left_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
PWM_Left_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_Left_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
PWM_Left_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_Left_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Left_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_Left_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_Left_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
PWM_Left_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Left_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Left_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Left_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Left_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Left_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Left_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Left_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_03
PWM_Left_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_Left_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_Left_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_Left_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_Left_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_03
PWM_Left_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_03
PWM_Left_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
PWM_Left_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_03
PWM_Left_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_03
PWM_Left_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
PWM_Left_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_03
PWM_Left_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_03
PWM_Left_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
PWM_Left_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
PWM_Left_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_03
PWM_Left_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_03
PWM_Left_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
PWM_Left_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

/* Led_Right */
Led_Right__0__DM__MASK EQU 0x07
Led_Right__0__DM__SHIFT EQU 0
Led_Right__0__DR EQU CYREG_PRT1_DR
Led_Right__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Led_Right__0__HSIOM_MASK EQU 0x0000000F
Led_Right__0__HSIOM_SHIFT EQU 0
Led_Right__0__INTCFG EQU CYREG_PRT1_INTCFG
Led_Right__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Led_Right__0__MASK EQU 0x01
Led_Right__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Led_Right__0__OUT_SEL_SHIFT EQU 0
Led_Right__0__OUT_SEL_VAL EQU 3
Led_Right__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Led_Right__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Led_Right__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Led_Right__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Led_Right__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Led_Right__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Led_Right__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Led_Right__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Led_Right__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Led_Right__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Led_Right__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Led_Right__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Led_Right__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Led_Right__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Led_Right__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Led_Right__0__PC EQU CYREG_PRT1_PC
Led_Right__0__PC2 EQU CYREG_PRT1_PC2
Led_Right__0__PORT EQU 1
Led_Right__0__PS EQU CYREG_PRT1_PS
Led_Right__0__SHIFT EQU 0
Led_Right__DR EQU CYREG_PRT1_DR
Led_Right__INTCFG EQU CYREG_PRT1_INTCFG
Led_Right__INTSTAT EQU CYREG_PRT1_INTSTAT
Led_Right__MASK EQU 0x01
Led_Right__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Led_Right__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Led_Right__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Led_Right__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Led_Right__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Led_Right__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Led_Right__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Led_Right__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Led_Right__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Led_Right__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Led_Right__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Led_Right__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Led_Right__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Led_Right__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Led_Right__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Led_Right__PC EQU CYREG_PRT1_PC
Led_Right__PC2 EQU CYREG_PRT1_PC2
Led_Right__PORT EQU 1
Led_Right__PS EQU CYREG_PRT1_PS
Led_Right__SHIFT EQU 0

/* PWM_Right */
PWM_Right_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_Right_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
PWM_Right_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
PWM_Right_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
PWM_Right_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
PWM_Right_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
PWM_Right_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
PWM_Right_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
PWM_Right_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
PWM_Right_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Right_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Right_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_Right_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
PWM_Right_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_Right_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
PWM_Right_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_Right_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Right_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_Right_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_Right_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
PWM_Right_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Right_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Right_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_Right_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
PWM_Right_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Right_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Right_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Right_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Right_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Right_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK_02
PWM_Right_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_Right_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_Right_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_Right_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_Right_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
PWM_Right_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
PWM_Right_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02

/* Clock_25KHz */
Clock_25KHz__DIVIDER_MASK EQU 0x0000FFFF
Clock_25KHz__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_25KHz__ENABLE_MASK EQU 0x80000000
Clock_25KHz__MASK EQU 0x80000000
Clock_25KHz__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
