Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 10 00:48:48 2025
| Host         : anumita running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_4bit_timing_summary_routed.rpt -pb ALU_4bit_timing_summary_routed.pb -rpx ALU_4bit_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU_4bit
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.717ns  (logic 3.705ns (55.153%)  route 3.013ns (44.847%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 f  clk_IBUF_inst/O
                         net (fo=4, routed)           1.322     2.131    clk_IBUF
    SLICE_X1Y6           LUT4 (Prop_lut4_I0_O)        0.063     2.194 r  result_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.194     2.387    result_OBUF[2]_inst_i_4_n_0
    SLICE_X1Y6           LUT6 (Prop_lut6_I0_O)        0.165     2.552 r  result_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.552    result_OBUF[2]_inst_i_2_n_0
    SLICE_X1Y6           MUXF7 (Prop_muxf7_I0_O)      0.127     2.679 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.497     4.177    result_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         2.541     6.717 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.717    result[2]
    U19                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.677ns  (logic 3.603ns (53.964%)  route 3.074ns (46.036%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 f  clk_IBUF_inst/O
                         net (fo=4, routed)           1.469     2.278    clk_IBUF
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.053     2.331 r  result_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.133     2.464    result_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y6           LUT6 (Prop_lut6_I0_O)        0.053     2.517 r  result_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.517    result_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y6           MUXF7 (Prop_muxf7_I0_O)      0.127     2.644 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.472     4.116    result_OBUF[3]
    T23                  OBUF (Prop_obuf_I_O)         2.561     6.677 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.677    result[3]
    T23                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            carry_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.645ns  (logic 3.389ns (51.003%)  route 3.256ns (48.997%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  A_IBUF[1]_inst/O
                         net (fo=7, routed)           1.130     1.949    A_IBUF[1]
    SLICE_X0Y5           LUT6 (Prop_lut6_I3_O)        0.053     2.002 r  carry_out_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.680     2.682    RCA/C3
    SLICE_X0Y6           LUT6 (Prop_lut6_I2_O)        0.053     2.735 r  carry_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.445     4.181    carry_out_OBUF
    T22                  OBUF (Prop_obuf_I_O)         2.465     6.645 r  carry_out_OBUF_inst/O
                         net (fo=0)                   0.000     6.645    carry_out
    T22                                                               r  carry_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 3.676ns (55.501%)  route 2.948ns (44.499%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    U17                  IBUF (Prop_ibuf_I_O)         0.785     0.785 r  B_IBUF[0]_inst/O
                         net (fo=9, routed)           1.257     2.042    B_IBUF[0]
    SLICE_X1Y5           LUT5 (Prop_lut5_I1_O)        0.063     2.105 r  result_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.194     2.299    result_OBUF[1]_inst_i_4_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I5_O)        0.165     2.464 r  result_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.464    result_OBUF[1]_inst_i_2_n_0
    SLICE_X1Y5           MUXF7 (Prop_muxf7_I0_O)      0.127     2.591 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.497     4.088    result_OBUF[1]
    U20                  OBUF (Prop_obuf_I_O)         2.536     6.624 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.624    result[1]
    U20                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.960ns  (logic 3.309ns (55.522%)  route 2.651ns (44.478%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T19                  IBUF (Prop_ibuf_I_O)         0.809     0.809 f  clk_IBUF_inst/O
                         net (fo=4, routed)           1.254     2.063    clk_IBUF
    SLICE_X0Y5           LUT6 (Prop_lut6_I1_O)        0.053     2.116 r  result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.397     3.513    result_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         2.447     5.960 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.960    result[0]
    T18                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            carry_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.395ns (65.125%)  route 0.747ns (34.875%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  B_IBUF[3]_inst/O
                         net (fo=4, routed)           0.330     0.403    B_IBUF[3]
    SLICE_X0Y6           LUT6 (Prop_lut6_I1_O)        0.028     0.431 r  carry_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.417     0.848    carry_out_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.294     2.141 r  carry_out_OBUF_inst/O
                         net (fo=0)                   0.000     2.141    carry_out
    T22                                                               r  carry_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.370ns (63.127%)  route 0.800ns (36.873%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.066     0.066 r  A_IBUF[0]_inst/O
                         net (fo=6, routed)           0.414     0.480    A_IBUF[0]
    SLICE_X0Y5           LUT6 (Prop_lut6_I4_O)        0.028     0.508 r  result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.386     0.894    result_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         1.276     2.170 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.170    result[0]
    T18                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.482ns (66.384%)  route 0.750ns (33.616%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  B_IBUF[3]_inst/O
                         net (fo=4, routed)           0.330     0.403    B_IBUF[3]
    SLICE_X0Y6           LUT6 (Prop_lut6_I3_O)        0.028     0.431 r  result_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.431    result_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y6           MUXF7 (Prop_muxf7_I1_O)      0.051     0.482 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.421     0.902    result_OBUF[3]
    T23                  OBUF (Prop_obuf_I_O)         1.330     2.232 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.232    result[3]
    T23                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.477ns (65.484%)  route 0.779ns (34.516%))
  Logic Levels:           4  (IBUF=1 LUT4=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    M19                  IBUF (Prop_ibuf_I_O)         0.093     0.093 r  B_IBUF[1]_inst/O
                         net (fo=9, routed)           0.347     0.440    B_IBUF[1]
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.028     0.468 r  result_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.468    result_OBUF[1]_inst_i_3_n_0
    SLICE_X1Y5           MUXF7 (Prop_muxf7_I1_O)      0.051     0.519 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.431     0.950    result_OBUF[1]
    U20                  OBUF (Prop_obuf_I_O)         1.305     2.256 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.256    result[1]
    U20                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.467ns (64.887%)  route 0.794ns (35.113%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    R18                  IBUF (Prop_ibuf_I_O)         0.078     0.078 f  A_IBUF[2]_inst/O
                         net (fo=5, routed)           0.363     0.441    A_IBUF[2]
    SLICE_X1Y6           LUT5 (Prop_lut5_I4_O)        0.028     0.469 r  result_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     0.469    result_OBUF[2]_inst_i_3_n_0
    SLICE_X1Y6           MUXF7 (Prop_muxf7_I1_O)      0.051     0.520 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.431     0.951    result_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.310     2.261 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.261    result[2]
    U19                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------





