

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Mon May 22 18:14:10 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dct_prj
* Solution:       solution2
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     4.143|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1802|  1802|  1802|  1802|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+------+------+------+------+---------+
        |                   |        |   Latency   |   Interval  | Pipeline|
        |      Instance     | Module |  min |  max |  min |  max |   Type  |
        +-------------------+--------+------+------+------+------+---------+
        |grp_dct_2d_fu_181  |dct_2d  |  1590|  1590|  1590|  1590|   none  |
        +-------------------+--------+------+------+------+------+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row              |  144|  144|        18|          -|          -|     8|    no    |
        | + RD_Loop_Col             |   16|   16|         2|          -|          -|     8|    no    |
        |- WR_Loop_Row_WR_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !26"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !32"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%buf_2d_in = alloca [64 x i16], align 2" [dct.cpp:124]   --->   Operation 12 'alloca' 'buf_2d_in' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 13 [1/1] (1.29ns)   --->   "%buf_2d_out = alloca [64 x i16], align 2"   --->   Operation 13 'alloca' 'buf_2d_out' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 14 [1/1] (0.73ns)   --->   "br label %1" [dct.cpp:103->dct.cpp:128]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 0.87>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%r_0_i = phi i4 [ 0, %0 ], [ %r_1, %RD_Loop_Row_end ]"   --->   Operation 15 'phi' 'r_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.72ns)   --->   "%icmp_ln103 = icmp eq i4 %r_0_i, -8" [dct.cpp:103->dct.cpp:128]   --->   Operation 16 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.80ns)   --->   "%r_1 = add i4 %r_0_i, 1" [dct.cpp:103->dct.cpp:128]   --->   Operation 18 'add' 'r_1' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln103, label %read_data.exit, label %RD_Loop_Row_begin" [dct.cpp:103->dct.cpp:128]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind" [dct.cpp:103->dct.cpp:128]   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind" [dct.cpp:103->dct.cpp:128]   --->   Operation 21 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i4 %r_0_i to i3" [dct.cpp:106->dct.cpp:128]   --->   Operation 22 'trunc' 'trunc_ln106' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln106, i3 0)" [dct.cpp:106->dct.cpp:128]   --->   Operation 23 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_0_i, i3 0)" [dct.cpp:106->dct.cpp:128]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i7 %tmp_s to i8" [dct.cpp:105->dct.cpp:128]   --->   Operation 25 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.73ns)   --->   "br label %2" [dct.cpp:105->dct.cpp:128]   --->   Operation 26 'br' <Predicate = (!icmp_ln103)> <Delay = 0.73>
ST_2 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind" [dct.cpp:130]   --->   Operation 27 'call' <Predicate = (icmp_ln103)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%c_0_i = phi i4 [ 0, %RD_Loop_Row_begin ], [ %c_1, %3 ]"   --->   Operation 28 'phi' 'c_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i4 %c_0_i to i6" [dct.cpp:105->dct.cpp:128]   --->   Operation 29 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.72ns)   --->   "%icmp_ln105 = icmp eq i4 %c_0_i, -8" [dct.cpp:105->dct.cpp:128]   --->   Operation 30 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 31 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.80ns)   --->   "%c_1 = add i4 %c_0_i, 1" [dct.cpp:105->dct.cpp:128]   --->   Operation 32 'add' 'c_1' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %RD_Loop_Row_end, label %3" [dct.cpp:105->dct.cpp:128]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.84ns)   --->   "%add_ln106 = add i6 %zext_ln105, %shl_ln" [dct.cpp:106->dct.cpp:128]   --->   Operation 34 'add' 'add_ln106' <Predicate = (!icmp_ln105)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i6 %add_ln106 to i64" [dct.cpp:106->dct.cpp:128]   --->   Operation 35 'zext' 'zext_ln106' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %zext_ln106" [dct.cpp:106->dct.cpp:128]   --->   Operation 36 'getelementptr' 'input_addr' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.29ns)   --->   "%input_load = load i16* %input_addr, align 2" [dct.cpp:106->dct.cpp:128]   --->   Operation 37 'load' 'input_load' <Predicate = (!icmp_ln105)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln106_1 = zext i4 %c_0_i to i8" [dct.cpp:106->dct.cpp:128]   --->   Operation 38 'zext' 'zext_ln106_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.85ns)   --->   "%add_ln106_1 = add i8 %zext_ln105_1, %zext_ln106_1" [dct.cpp:106->dct.cpp:128]   --->   Operation 39 'add' 'add_ln106_1' <Predicate = (!icmp_ln105)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_i) nounwind" [dct.cpp:107->dct.cpp:128]   --->   Operation 40 'specregionend' 'empty_14' <Predicate = (icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [dct.cpp:103->dct.cpp:128]   --->   Operation 41 'br' <Predicate = (icmp_ln105)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.59>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind" [dct.cpp:106->dct.cpp:128]   --->   Operation 42 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (1.29ns)   --->   "%input_load = load i16* %input_addr, align 2" [dct.cpp:106->dct.cpp:128]   --->   Operation 43 'load' 'input_load' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln106_2 = zext i8 %add_ln106_1 to i64" [dct.cpp:106->dct.cpp:128]   --->   Operation 44 'zext' 'zext_ln106_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i64 0, i64 %zext_ln106_2" [dct.cpp:106->dct.cpp:128]   --->   Operation 45 'getelementptr' 'buf_2d_in_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.29ns)   --->   "store i16 %input_load, i16* %buf_2d_in_addr, align 2" [dct.cpp:106->dct.cpp:128]   --->   Operation 46 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %2" [dct.cpp:105->dct.cpp:128]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.73>
ST_5 : Operation 48 [1/2] (0.00ns)   --->   "call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind" [dct.cpp:130]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 49 [1/1] (0.73ns)   --->   "br label %4" [dct.cpp:115->dct.cpp:133]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.73>

State 6 <SV = 3> <Delay = 3.14>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %read_data.exit ], [ %add_ln115, %WR_Loop_Col ]" [dct.cpp:115->dct.cpp:133]   --->   Operation 50 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%r_0_i2 = phi i4 [ 0, %read_data.exit ], [ %select_ln115_1, %WR_Loop_Col ]" [dct.cpp:115->dct.cpp:133]   --->   Operation 51 'phi' 'r_0_i2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%c_0_i4 = phi i4 [ 0, %read_data.exit ], [ %c, %WR_Loop_Col ]"   --->   Operation 52 'phi' 'c_0_i4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.71ns)   --->   "%icmp_ln115 = icmp eq i7 %indvar_flatten, -64" [dct.cpp:115->dct.cpp:133]   --->   Operation 53 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.85ns)   --->   "%add_ln115 = add i7 %indvar_flatten, 1" [dct.cpp:115->dct.cpp:133]   --->   Operation 54 'add' 'add_ln115' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln115, label %write_data.exit, label %WR_Loop_Col" [dct.cpp:115->dct.cpp:133]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.80ns)   --->   "%r = add i4 1, %r_0_i2" [dct.cpp:115->dct.cpp:133]   --->   Operation 56 'add' 'r' <Predicate = (!icmp_ln115)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.72ns)   --->   "%icmp_ln117 = icmp eq i4 %c_0_i4, -8" [dct.cpp:117->dct.cpp:133]   --->   Operation 57 'icmp' 'icmp_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.18ns)   --->   "%select_ln115 = select i1 %icmp_ln117, i4 0, i4 %c_0_i4" [dct.cpp:115->dct.cpp:133]   --->   Operation 58 'select' 'select_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.18ns)   --->   "%select_ln115_1 = select i1 %icmp_ln117, i4 %r, i4 %r_0_i2" [dct.cpp:115->dct.cpp:133]   --->   Operation 59 'select' 'select_ln115_1' <Predicate = (!icmp_ln115)> <Delay = 0.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln115_1, i3 0)" [dct.cpp:118->dct.cpp:133]   --->   Operation 60 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i7 %tmp_1 to i8" [dct.cpp:115->dct.cpp:133]   --->   Operation 61 'zext' 'zext_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i4 %select_ln115_1 to i3" [dct.cpp:115->dct.cpp:133]   --->   Operation 62 'trunc' 'trunc_ln115' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln118_mid2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln115, i3 0)" [dct.cpp:115->dct.cpp:133]   --->   Operation 63 'bitconcatenate' 'shl_ln118_mid2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i4 %select_ln115 to i6" [dct.cpp:117->dct.cpp:133]   --->   Operation 64 'zext' 'zext_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i4 %select_ln115 to i8" [dct.cpp:118->dct.cpp:133]   --->   Operation 65 'zext' 'zext_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.85ns)   --->   "%add_ln118_1 = add i8 %zext_ln115, %zext_ln118" [dct.cpp:118->dct.cpp:133]   --->   Operation 66 'add' 'add_ln118_1' <Predicate = (!icmp_ln115)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i8 %add_ln118_1 to i64" [dct.cpp:118->dct.cpp:133]   --->   Operation 67 'zext' 'zext_ln118_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %zext_ln118_1" [dct.cpp:118->dct.cpp:133]   --->   Operation 68 'getelementptr' 'buf_2d_out_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_6 : Operation 69 [2/2] (1.29ns)   --->   "%buf_2d_out_load = load i16* %buf_2d_out_addr, align 2" [dct.cpp:118->dct.cpp:133]   --->   Operation 69 'load' 'buf_2d_out_load' <Predicate = (!icmp_ln115)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 70 [1/1] (0.84ns)   --->   "%add_ln118 = add i6 %zext_ln117, %shl_ln118_mid2" [dct.cpp:118->dct.cpp:133]   --->   Operation 70 'add' 'add_ln118' <Predicate = (!icmp_ln115)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.80ns)   --->   "%c = add i4 1, %select_ln115" [dct.cpp:117->dct.cpp:133]   --->   Operation 71 'add' 'c' <Predicate = (!icmp_ln115)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 2.59>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @WR_Loop_Row_WR_Loop_s)"   --->   Operation 72 'specloopname' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 73 'speclooptripcount' 'empty_15' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind" [dct.cpp:118->dct.cpp:133]   --->   Operation 74 'specloopname' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12) nounwind" [dct.cpp:118->dct.cpp:133]   --->   Operation 75 'specregionbegin' 'tmp_1_i' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [dct.cpp:118->dct.cpp:133]   --->   Operation 76 'specpipeline' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 77 [1/2] (1.29ns)   --->   "%buf_2d_out_load = load i16* %buf_2d_out_addr, align 2" [dct.cpp:118->dct.cpp:133]   --->   Operation 77 'load' 'buf_2d_out_load' <Predicate = (!icmp_ln115)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i6 %add_ln118 to i64" [dct.cpp:118->dct.cpp:133]   --->   Operation 78 'zext' 'zext_ln118_2' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %zext_ln118_2" [dct.cpp:118->dct.cpp:133]   --->   Operation 79 'getelementptr' 'output_addr' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.29ns)   --->   "store i16 %buf_2d_out_load, i16* %output_addr, align 2" [dct.cpp:118->dct.cpp:133]   --->   Operation 80 'store' <Predicate = (!icmp_ln115)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_1_i) nounwind" [dct.cpp:118->dct.cpp:133]   --->   Operation 81 'specregionend' 'empty_16' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 82 'br' <Predicate = (!icmp_ln115)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "ret void" [dct.cpp:134]   --->   Operation 83 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000]
spectopmodule_ln0  (spectopmodule    ) [ 000000000]
buf_2d_in          (alloca           ) [ 001111000]
buf_2d_out         (alloca           ) [ 001111110]
br_ln103           (br               ) [ 011110000]
r_0_i              (phi              ) [ 001000000]
icmp_ln103         (icmp             ) [ 001110000]
empty              (speclooptripcount) [ 000000000]
r_1                (add              ) [ 011110000]
br_ln103           (br               ) [ 000000000]
specloopname_ln103 (specloopname     ) [ 000000000]
tmp_i              (specregionbegin  ) [ 000110000]
trunc_ln106        (trunc            ) [ 000000000]
shl_ln             (bitconcatenate   ) [ 000110000]
tmp_s              (bitconcatenate   ) [ 000000000]
zext_ln105_1       (zext             ) [ 000110000]
br_ln105           (br               ) [ 001110000]
c_0_i              (phi              ) [ 000100000]
zext_ln105         (zext             ) [ 000000000]
icmp_ln105         (icmp             ) [ 001110000]
empty_13           (speclooptripcount) [ 000000000]
c_1                (add              ) [ 001110000]
br_ln105           (br               ) [ 000000000]
add_ln106          (add              ) [ 000000000]
zext_ln106         (zext             ) [ 000000000]
input_addr         (getelementptr    ) [ 000010000]
zext_ln106_1       (zext             ) [ 000000000]
add_ln106_1        (add              ) [ 000010000]
empty_14           (specregionend    ) [ 000000000]
br_ln103           (br               ) [ 011110000]
specloopname_ln106 (specloopname     ) [ 000000000]
input_load         (load             ) [ 000000000]
zext_ln106_2       (zext             ) [ 000000000]
buf_2d_in_addr     (getelementptr    ) [ 000000000]
store_ln106        (store            ) [ 000000000]
br_ln105           (br               ) [ 001110000]
call_ln130         (call             ) [ 000000000]
br_ln115           (br               ) [ 000001110]
indvar_flatten     (phi              ) [ 000000100]
r_0_i2             (phi              ) [ 000000100]
c_0_i4             (phi              ) [ 000000100]
icmp_ln115         (icmp             ) [ 000000110]
add_ln115          (add              ) [ 000001110]
br_ln115           (br               ) [ 000000000]
r                  (add              ) [ 000000000]
icmp_ln117         (icmp             ) [ 000000000]
select_ln115       (select           ) [ 000000000]
select_ln115_1     (select           ) [ 000001110]
tmp_1              (bitconcatenate   ) [ 000000000]
zext_ln115         (zext             ) [ 000000000]
trunc_ln115        (trunc            ) [ 000000000]
shl_ln118_mid2     (bitconcatenate   ) [ 000000000]
zext_ln117         (zext             ) [ 000000000]
zext_ln118         (zext             ) [ 000000000]
add_ln118_1        (add              ) [ 000000000]
zext_ln118_1       (zext             ) [ 000000000]
buf_2d_out_addr    (getelementptr    ) [ 000000110]
add_ln118          (add              ) [ 000000110]
c                  (add              ) [ 000001110]
specloopname_ln0   (specloopname     ) [ 000000000]
empty_15           (speclooptripcount) [ 000000000]
specloopname_ln118 (specloopname     ) [ 000000000]
tmp_1_i            (specregionbegin  ) [ 000000000]
specpipeline_ln118 (specpipeline     ) [ 000000000]
buf_2d_out_load    (load             ) [ 000000000]
zext_ln118_2       (zext             ) [ 000000000]
output_addr        (getelementptr    ) [ 000000000]
store_ln118        (store            ) [ 000000000]
empty_16           (specregionend    ) [ 000000000]
br_ln0             (br               ) [ 000001110]
ret_ln134          (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_2d"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WR_Loop_Row_WR_Loop_s"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="buf_2d_in_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_in/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="buf_2d_out_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_2d_out/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="0"/>
<pin id="83" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="buf_2d_in_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_in_addr/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln106_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="6" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buf_2d_out_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_2d_out_addr/6 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_2d_out_load/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="output_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="6" slack="0"/>
<pin id="116" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/7 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln118_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="0"/>
<pin id="121" dir="0" index="1" bw="16" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/7 "/>
</bind>
</comp>

<comp id="126" class="1005" name="r_0_i_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="1"/>
<pin id="128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="r_0_i_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="4" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="c_0_i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="1"/>
<pin id="139" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0_i (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="c_0_i_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="4" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_i/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="indvar_flatten_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="1"/>
<pin id="150" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="indvar_flatten_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/6 "/>
</bind>
</comp>

<comp id="159" class="1005" name="r_0_i2_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="1"/>
<pin id="161" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="r_0_i2_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i2/6 "/>
</bind>
</comp>

<comp id="170" class="1005" name="c_0_i4_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="1"/>
<pin id="172" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0_i4 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="c_0_i4_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_i4/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_dct_2d_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="185" dir="0" index="3" bw="15" slack="0"/>
<pin id="186" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln130/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln103_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="r_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="trunc_ln106_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="shl_ln_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="0" index="1" bw="3" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_s_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="0"/>
<pin id="216" dir="0" index="2" bw="1" slack="0"/>
<pin id="217" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln105_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln105_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln105_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="4" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="c_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln106_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="1"/>
<pin id="244" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="zext_ln106_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln106_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_1/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln106_1_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="1"/>
<pin id="257" dir="0" index="1" bw="4" slack="0"/>
<pin id="258" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_1/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln106_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="1"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_2/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln115_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="7" slack="0"/>
<pin id="266" dir="0" index="1" bw="7" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln115_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln115/6 "/>
</bind>
</comp>

<comp id="276" class="1004" name="r_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln117_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="4" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln117/6 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln115_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="4" slack="0"/>
<pin id="292" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln115_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="4" slack="0"/>
<pin id="299" dir="0" index="2" bw="4" slack="0"/>
<pin id="300" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115_1/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="0" index="1" bw="4" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln115_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/6 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln115_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln115/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="shl_ln118_mid2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="0" index="1" bw="3" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln118_mid2/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln117_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="4" slack="0"/>
<pin id="330" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln118_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="0"/>
<pin id="334" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln118_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="7" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="0"/>
<pin id="339" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118_1/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln118_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_1/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln118_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="0" index="1" bw="6" slack="0"/>
<pin id="350" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln118/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="c_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="4" slack="0"/>
<pin id="356" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln118_2_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="1"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln118_2/7 "/>
</bind>
</comp>

<comp id="366" class="1005" name="r_1_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="371" class="1005" name="shl_ln_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="1"/>
<pin id="373" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="376" class="1005" name="zext_ln105_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="1"/>
<pin id="378" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_1 "/>
</bind>
</comp>

<comp id="384" class="1005" name="c_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="389" class="1005" name="input_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="1"/>
<pin id="391" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="add_ln106_1_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="1"/>
<pin id="396" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln106_1 "/>
</bind>
</comp>

<comp id="399" class="1005" name="icmp_ln115_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln115 "/>
</bind>
</comp>

<comp id="403" class="1005" name="add_ln115_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="0"/>
<pin id="405" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln115 "/>
</bind>
</comp>

<comp id="408" class="1005" name="select_ln115_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln115_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="buf_2d_out_addr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="6" slack="1"/>
<pin id="415" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="buf_2d_out_addr "/>
</bind>
</comp>

<comp id="418" class="1005" name="add_ln118_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="1"/>
<pin id="420" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln118 "/>
</bind>
</comp>

<comp id="423" class="1005" name="c_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="81" pin="3"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="106" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="193"><net_src comp="130" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="130" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="22" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="130" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="218"><net_src comp="34" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="130" pin="4"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="213" pin=2"/></net>

<net id="224"><net_src comp="213" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="141" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="141" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="16" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="141" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="22" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="225" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="241" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="254"><net_src comp="141" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="268"><net_src comp="152" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="152" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="48" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="22" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="163" pin="4"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="174" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="16" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="293"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="14" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="174" pin="4"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="282" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="276" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="163" pin="4"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="296" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="32" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="304" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="296" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="32" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="288" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="288" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="312" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="351"><net_src comp="328" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="320" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="22" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="288" pin="3"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="359" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="369"><net_src comp="195" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="374"><net_src comp="205" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="379"><net_src comp="221" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="387"><net_src comp="235" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="392"><net_src comp="74" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="397"><net_src comp="255" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="402"><net_src comp="264" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="270" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="411"><net_src comp="296" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="416"><net_src comp="100" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="421"><net_src comp="347" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="426"><net_src comp="353" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="174" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 }
 - Input state : 
	Port: dct : input_r | {3 4 }
	Port: dct : dct_coeff_table | {2 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln103 : 1
		r_1 : 1
		br_ln103 : 2
		trunc_ln106 : 1
		shl_ln : 2
		tmp_s : 1
		zext_ln105_1 : 2
	State 3
		zext_ln105 : 1
		icmp_ln105 : 1
		c_1 : 1
		br_ln105 : 2
		add_ln106 : 2
		zext_ln106 : 3
		input_addr : 4
		input_load : 5
		zext_ln106_1 : 1
		add_ln106_1 : 2
	State 4
		buf_2d_in_addr : 1
		store_ln106 : 2
	State 5
	State 6
		icmp_ln115 : 1
		add_ln115 : 1
		br_ln115 : 2
		r : 1
		icmp_ln117 : 1
		select_ln115 : 2
		select_ln115_1 : 2
		tmp_1 : 3
		zext_ln115 : 4
		trunc_ln115 : 3
		shl_ln118_mid2 : 4
		zext_ln117 : 3
		zext_ln118 : 3
		add_ln118_1 : 5
		zext_ln118_1 : 6
		buf_2d_out_addr : 7
		buf_2d_out_load : 8
		add_ln118 : 5
		c : 3
	State 7
		output_addr : 1
		store_ln118 : 2
		empty_16 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
| Operation|    Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   call   |   grp_dct_2d_fu_181   |    3    |    1    |  6.624  |   224   |   440   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |       r_1_fu_195      |    0    |    0    |    0    |    0    |    12   |    0    |
|          |       c_1_fu_235      |    0    |    0    |    0    |    0    |    12   |    0    |
|          |    add_ln106_fu_241   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |   add_ln106_1_fu_255  |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |    add_ln115_fu_270   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        r_fu_276       |    0    |    0    |    0    |    0    |    12   |    0    |
|          |   add_ln118_1_fu_336  |    0    |    0    |    0    |    0    |    15   |    0    |
|          |    add_ln118_fu_347   |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        c_fu_353       |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |   icmp_ln103_fu_189   |    0    |    0    |    0    |    0    |    9    |    0    |
|   icmp   |   icmp_ln105_fu_229   |    0    |    0    |    0    |    0    |    9    |    0    |
|          |   icmp_ln115_fu_264   |    0    |    0    |    0    |    0    |    11   |    0    |
|          |   icmp_ln117_fu_282   |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|  select  |  select_ln115_fu_288  |    0    |    0    |    0    |    0    |    4    |    0    |
|          | select_ln115_1_fu_296 |    0    |    0    |    0    |    0    |    4    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |   trunc_ln106_fu_201  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   trunc_ln115_fu_316  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |     shl_ln_fu_205     |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|      tmp_s_fu_213     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_1_fu_304     |    0    |    0    |    0    |    0    |    0    |    0    |
|          | shl_ln118_mid2_fu_320 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|          |  zext_ln105_1_fu_221  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln105_fu_225   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln106_fu_246   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln106_1_fu_251  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |  zext_ln106_2_fu_260  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln115_fu_312   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln117_fu_328   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   zext_ln118_fu_332   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln118_1_fu_342  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  zext_ln118_2_fu_359  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                       |    3    |    1    |  6.624  |   224   |   609   |    0    |
|----------|-----------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|   buf_2d_in   |    1   |    0   |    0   |    0   |
|   buf_2d_out  |    1   |    0   |    0   |    0   |
|dct_coeff_table|    0   |   15   |   15   |    -   |
+---------------+--------+--------+--------+--------+
|     Total     |    2   |   15   |   15   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln106_1_reg_394  |    8   |
|   add_ln115_reg_403   |    7   |
|   add_ln118_reg_418   |    6   |
|buf_2d_out_addr_reg_413|    6   |
|     c_0_i4_reg_170    |    4   |
|     c_0_i_reg_137     |    4   |
|      c_1_reg_384      |    4   |
|       c_reg_423       |    4   |
|   icmp_ln115_reg_399  |    1   |
| indvar_flatten_reg_148|    7   |
|   input_addr_reg_389  |    6   |
|     r_0_i2_reg_159    |    4   |
|     r_0_i_reg_126     |    4   |
|      r_1_reg_366      |    4   |
| select_ln115_1_reg_408|    4   |
|     shl_ln_reg_371    |    6   |
|  zext_ln105_1_reg_376 |    8   |
+-----------------------+--------+
|         Total         |   87   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_106 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   24   ||  1.472  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    3   |    1   |    6   |   224  |   609  |    0   |
|   Memory  |    2   |    -   |    -   |   15   |   15   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   87   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    5   |    1   |    8   |   326  |   642  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
