read_verilog ../top.v
synth_ice40 -blif tlt.blif -top top
write_verilog synth.v

