@N|Running in 64-bit mode
@N:: Running Verilog Compiler in System Verilog mode
@N:: Running Verilog Compiler in Multiple File Compilation Unit mode
@N: CG364 :"E:\Grade-3_2\ISP_Project\lab9\dffre.v":14:7:14:11|Synthesizing module dffre
@N: CG179 :"E:\Grade-3_2\ISP_Project\lab9\dffre.v":25:13:25:13|Removing redundant assignment
@N: CG364 :"E:\Grade-3_2\ISP_Project\lab9\button.v":1:7:1:12|Synthesizing module button
@N: CG364 :"E:\Grade-3_2\ISP_Project\lab9\keyboard.v":1:7:1:14|Synthesizing module keyboard
@N: CG364 :"E:\Grade-3_2\ISP_Project\lab9\serial.v":1:7:1:12|Synthesizing module serial
@N: CG364 :"E:\Grade-3_2\ISP_Project\lab9\counter_n.v":15:7:15:15|Synthesizing module counter_n
@N: CG364 :"E:\Grade-3_2\ISP_Project\lab9\mux16to4.v":1:7:1:14|Synthesizing module mux16to4
@N: CG364 :"E:\Grade-3_2\ISP_Project\lab9\decoderHex2Dec.v":1:7:1:20|Synthesizing module decoderHex2Dec
@N: CG364 :"E:\Grade-3_2\ISP_Project\lab9\decoder2to4.v":1:7:1:17|Synthesizing module decoder2to4
@N: CG364 :"E:\Grade-3_2\ISP_Project\lab9\dynamicShow.v":1:7:1:17|Synthesizing module dynamicshow
@N: CG364 :"E:\Grade-3_2\ISP_Project\lab9\lab9.v":1:7:1:10|Synthesizing module lab9
@N: CL201 :"E:\Grade-3_2\ISP_Project\lab9\keyboard.v":75:4:75:9|Trying to extract state machine for register flag_Data
@N: CL201 :"E:\Grade-3_2\ISP_Project\lab9\keyboard.v":16:4:16:9|Trying to extract state machine for register scanvalue

