

================================================================
== Vivado HLS Report for 'exp_generic_double_s'
================================================================
* Date:           Tue Oct 15 00:04:12 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.662|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   12|   12|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.90>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_read = call double @_ssdm_op_Read.ap_auto.double(double %x) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:184]   --->   Operation 14 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_read to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:188]   --->   Operation 15 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:188]   --->   Operation 16 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:188]   --->   Operation 17 'partselect' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_V_3 = trunc i64 %p_Val2_s to i52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:16->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:208]   --->   Operation 18 'trunc' 'tmp_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.88ns)   --->   "%tmp_i = icmp eq i11 %tmp_V, -1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:208]   --->   Operation 19 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.20ns)   --->   "%tmp_1_i = icmp ne i52 %tmp_V_3, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:208]   --->   Operation 20 'icmp' 'tmp_1_i' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.80ns)   --->   "%not_demorgan = and i1 %tmp_i, %tmp_1_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:208]   --->   Operation 21 'and' 'not_demorgan' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.20ns)   --->   "%tmp_3_i = icmp eq i52 %tmp_V_3, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209]   --->   Operation 22 'icmp' 'tmp_3_i' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.80ns)   --->   "%tmp_4_i = and i1 %tmp_i, %tmp_3_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isinf.h:17->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:209]   --->   Operation 23 'and' 'tmp_4_i' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_i1_cast = zext i11 %tmp_V to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:236]   --->   Operation 24 'zext' 'tmp_i1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.48ns)   --->   "%m_exp = add i12 -1023, %tmp_i1_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:236]   --->   Operation 25 'add' 'm_exp' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_s = call i54 @_ssdm_op_BitConcatenate.i54.i2.i52(i2 1, i52 %tmp_V_3)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:251]   --->   Operation 26 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.44ns)   --->   "%e_frac_V = sub i54 0, %p_Result_s" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252]   --->   Operation 27 'sub' 'e_frac_V' <Predicate = true> <Delay = 2.44> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.86ns)   --->   "%tmp_1 = select i1 %p_Result_23, i54 %e_frac_V, i54 %p_Result_s" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:252]   --->   Operation 28 'select' 'tmp_1' <Predicate = true> <Delay = 0.86> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%m_frac_l_V = call i61 @_ssdm_op_BitConcatenate.i61.i54.i7(i54 %tmp_1, i7 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255]   --->   Operation 29 'bitconcatenate' 'm_frac_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%m_frac_l_V_2_cast = sext i61 %m_frac_l_V to i71" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:255]   --->   Operation 30 'sext' 'm_frac_l_V_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %m_exp, i32 11)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 31 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.48ns)   --->   "%tmp_s = sub i11 1023, %tmp_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 32 'sub' 'tmp_s' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_cast = sext i11 %tmp_s to i12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 33 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.59ns)   --->   "%m_exp_2 = select i1 %isNeg, i12 %tmp_cast, i12 %m_exp" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 34 'select' 'm_exp_2' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%m_exp_1_cast = sext i12 %m_exp_2 to i32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 35 'sext' 'm_exp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_13 = zext i32 %m_exp_1_cast to i71" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 36 'zext' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%tmp_13_cast = zext i32 %m_exp_1_cast to i61" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 37 'zext' 'tmp_13_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%r_V = ashr i61 %m_frac_l_V, %tmp_13_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 38 'ashr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%r_V_cast = sext i61 %r_V to i71" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 39 'sext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node r_V_13)   --->   "%r_V_1 = shl i71 %m_frac_l_V_2_cast, %tmp_13" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 40 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (3.59ns) (out node of the LUT)   --->   "%r_V_13 = select i1 %isNeg, i71 %r_V_cast, i71 %r_V_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 41 'select' 'r_V_13' <Predicate = true> <Delay = 3.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%m_fix_l_V = call i64 @_ssdm_op_PartSelect.i64.i71.i32.i32(i71 %r_V_13, i32 7, i32 70)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:257]   --->   Operation 42 'partselect' 'm_fix_l_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%m_fix_hi_V = call i16 @_ssdm_op_PartSelect.i16.i71.i32.i32(i71 %r_V_13, i32 55, i32 70)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:263]   --->   Operation 43 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i71.i32(i71 %r_V_13, i32 70)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:268]   --->   Operation 44 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.82ns)   --->   "%tmp_23 = icmp sgt i12 %m_exp, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 45 'icmp' 'tmp_23' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %tmp_1, i32 53)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 46 'bitselect' 'tmp_47' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.22>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_14 = zext i32 %m_exp_1_cast to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 47 'zext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%r_V_3 = shl i64 %m_fix_l_V, %tmp_14" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 48 'shl' 'r_V_3' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%r_V_4 = ashr i64 %m_fix_l_V, %tmp_14" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 49 'ashr' 'r_V_4' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%r_V_5 = sext i16 %m_fix_hi_V to i31" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 50 'sext' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.82ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_14 = mul i31 23637, %r_V_5" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 51 'mul' 'r_V_14' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%rhs_V = call i19 @_ssdm_op_BitConcatenate.i19.i1.i18(i1 %p_Result_24, i18 -131072)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 52 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = sext i19 %rhs_V to i31" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 53 'sext' 'rhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V_3 = add i31 %r_V_14, %rhs_V_1_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 54 'add' 'ret_V_3' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_15 = call i13 @_ssdm_op_PartSelect.i13.i31.i32.i32(i31 %ret_V_3, i32 18, i32 30)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 55 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %ret_V_3, i32 30)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 56 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i31 %ret_V_3 to i18" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 57 'trunc' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (2.08ns)   --->   "%tmp_16 = icmp eq i18 %tmp_42, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 58 'icmp' 'tmp_16' <Predicate = true> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.53ns)   --->   "%tmp_17 = add i13 1, %tmp_15" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 59 'add' 'tmp_17' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node r_exp_V_3)   --->   "%tmp_18 = select i1 %tmp_16, i13 %tmp_15, i13 %tmp_17" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 60 'select' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.58ns) (out node of the LUT)   --->   "%r_exp_V_3 = select i1 %p_Result_16, i13 %tmp_18, i13 %tmp_15" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:271]   --->   Operation 61 'select' 'r_exp_V_3' <Predicate = true> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_8 = select i1 %isNeg, i64 %r_V_3, i64 %r_V_4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:258]   --->   Operation 62 'select' 'tmp_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_25)   --->   "%tmp_24 = call i71 @_ssdm_op_BitConcatenate.i71.i64.i7(i64 %tmp_8, i7 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 63 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (3.60ns) (out node of the LUT)   --->   "%tmp_25 = icmp ne i71 %tmp_24, %m_frac_l_V_2_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 64 'icmp' 'tmp_25' <Predicate = true> <Delay = 3.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.66>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%r_V_7 = sext i13 %r_exp_V_3 to i84" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:277]   --->   Operation 65 'sext' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (8.66ns)   --->   "%r_V_15 = mul nsw i84 1636647506585939924452, %r_V_7" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:277]   --->   Operation 66 'mul' 'r_V_15' <Predicate = true> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.66>
ST_4 : Operation 67 [1/2] (8.66ns)   --->   "%r_V_15 = mul nsw i84 1636647506585939924452, %r_V_7" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:277]   --->   Operation 67 'mul' 'r_V_15' <Predicate = true> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_2 = call i71 @_ssdm_op_PartSelect.i71.i84.i32.i32(i84 %r_V_15, i32 13, i32 83)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:277]   --->   Operation 68 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.59>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%lhs_V = sext i71 %r_V_13 to i73" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:283]   --->   Operation 69 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i72 @_ssdm_op_BitConcatenate.i72.i71.i1(i71 %tmp_2, i1 false)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:283]   --->   Operation 70 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%rhs_V_3_cast = sext i72 %rhs_V_1 to i73" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:283]   --->   Operation 71 'sext' 'rhs_V_3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.81ns)   --->   "%ret_V_4 = sub nsw i73 %lhs_V, %rhs_V_3_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:283]   --->   Operation 72 'sub' 'ret_V_4' <Predicate = true> <Delay = 2.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%m_diff_hi_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_4, i32 51, i32 58)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:314]   --->   Operation 73 'partselect' 'm_diff_hi_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%Z2_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_4, i32 43, i32 50)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:124->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 74 'partselect' 'Z2_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%Z3_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_4, i32 35, i32 42)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:126->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 75 'partselect' 'Z3_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%Z4_V = trunc i73 %ret_V_4 to i35" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:127->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 76 'trunc' 'Z4_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%Z4_ind_V = call i8 @_ssdm_op_PartSelect.i8.i73.i32.i32(i73 %ret_V_4, i32 27, i32 34)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:141->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 77 'partselect' 'Z4_ind_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_16_i = zext i8 %Z4_ind_V to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:142->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 78 'zext' 'tmp_16_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%table_f_Z3_array_V_s = getelementptr [256 x i26]* @table_f_Z3_array_V, i64 0, i64 %tmp_16_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:142->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 79 'getelementptr' 'table_f_Z3_array_V_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (2.77ns)   --->   "%table_f_Z3_array_V_1 = load i26* %table_f_Z3_array_V_s, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:142->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 80 'load' 'table_f_Z3_array_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_17_i = zext i8 %Z3_V to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:147->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 81 'zext' 'tmp_17_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%table_f_Z3_array_V_2 = getelementptr [256 x i26]* @table_f_Z3_array_V, i64 0, i64 %tmp_17_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:147->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 82 'getelementptr' 'table_f_Z3_array_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [2/2] (2.77ns)   --->   "%p_Val2_19 = load i26* %table_f_Z3_array_V_2, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:147->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 83 'load' 'p_Val2_19' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 6 <SV = 5> <Delay = 4.74>
ST_6 : Operation 84 [1/2] (2.77ns)   --->   "%table_f_Z3_array_V_1 = load i26* %table_f_Z3_array_V_s, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:142->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 84 'load' 'table_f_Z3_array_V_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%f_Z4_V = call i10 @_ssdm_op_PartSelect.i10.i26.i32.i32(i26 %table_f_Z3_array_V_1, i32 16, i32 25)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:142->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 85 'partselect' 'f_Z4_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i35 %Z4_V to i36" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:143->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 86 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i10 %f_Z4_V to i36" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:143->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 87 'zext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.96ns)   --->   "%ret_V_5 = add i36 %rhs_V_2, %lhs_V_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:143->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 88 'add' 'ret_V_5' <Predicate = true> <Delay = 1.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/2] (2.77ns)   --->   "%p_Val2_19 = load i26* %table_f_Z3_array_V_2, align 4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:147->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 89 'load' 'p_Val2_19' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 7 <SV = 6> <Delay = 8.08>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_1_i1 = call i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26(i8 %Z3_V, i9 0, i26 %p_Val2_19) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:126->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 90 'bitconcatenate' 'tmp_1_i1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%r_V_11_cast = zext i43 %tmp_1_i1 to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:151->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 91 'zext' 'r_V_11_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_18_i_cast = zext i36 %ret_V_5 to i79" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:151->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 92 'zext' 'tmp_18_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (8.08ns)   --->   "%r_V_16 = mul i79 %tmp_18_i_cast, %r_V_11_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:151->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 93 'mul' 'r_V_16' <Predicate = true> <Delay = 8.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_3 = call i20 @_ssdm_op_PartSelect.i20.i79.i32.i32(i79 %r_V_16, i32 59, i32 78)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:151->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 94 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_23_i = zext i8 %Z2_V to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:166->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 95 'zext' 'tmp_23_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%table_f_Z2_array_V_s = getelementptr [256 x i42]* @table_f_Z2_array_V, i64 0, i64 %tmp_23_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:166->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 96 'getelementptr' 'table_f_Z2_array_V_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (2.77ns)   --->   "%p_Val2_26 = load i42* %table_f_Z2_array_V_s, align 8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:166->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 97 'load' 'p_Val2_26' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 4.16>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%ret_V_6 = zext i43 %tmp_1_i1 to i44" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:148->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 98 'zext' 'ret_V_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_21_i_cast = zext i20 %tmp_3 to i36" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:158->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 99 'zext' 'tmp_21_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.99ns)   --->   "%tmp = add i36 %tmp_21_i_cast, %ret_V_5" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:158->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 100 'add' 'tmp' <Predicate = true> <Delay = 1.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_cast_31 = zext i36 %tmp to i44" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:158->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 101 'zext' 'tmp_cast_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (2.16ns)   --->   "%exp_Z2P_m_1_V = add i44 %ret_V_6, %tmp_cast_31" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:158->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 102 'add' 'exp_Z2P_m_1_V' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/2] (2.77ns)   --->   "%p_Val2_26 = load i42* %table_f_Z2_array_V_s, align 8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:166->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 103 'load' 'p_Val2_26' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_4 = call i40 @_ssdm_op_PartSelect.i40.i42.i32.i32(i42 %p_Val2_26, i32 2, i32 41)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:166->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 104 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.64>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_19 = zext i8 %m_diff_hi_V to i64" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:320]   --->   Operation 105 'zext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%table_exp_Z1_array_1 = getelementptr [256 x i58]* @table_exp_Z1_array_s, i64 0, i64 %tmp_19" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:320]   --->   Operation 106 'getelementptr' 'table_exp_Z1_array_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [2/2] (2.77ns)   --->   "%exp_Z1_V = load i58* %table_exp_Z1_array_1, align 8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:320]   --->   Operation 107 'load' 'exp_Z1_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_24_i = call i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40(i8 %Z2_V, i1 false, i40 %tmp_4)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:167->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 108 'bitconcatenate' 'tmp_24_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%r_V_13_cast = zext i49 %tmp_24_i to i93" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:170->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 109 'zext' 'r_V_13_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_25_i_cast = zext i44 %exp_Z2P_m_1_V to i93" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:170->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 110 'zext' 'tmp_25_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (8.64ns)   --->   "%r_V_17 = mul i93 %tmp_25_i_cast, %r_V_13_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:170->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 111 'mul' 'r_V_17' <Predicate = true> <Delay = 8.64> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_5 = call i36 @_ssdm_op_PartSelect.i36.i93.i32.i32(i93 %r_V_17, i32 57, i32 92)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:170->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 112 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.56>
ST_10 : Operation 113 [1/2] (2.77ns)   --->   "%exp_Z1_V = load i58* %table_exp_Z1_array_1, align 8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:320]   --->   Operation 113 'load' 'exp_Z1_V' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2(i8 %Z2_V, i1 false, i40 %tmp_4, i2 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:173->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 114 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%lhs_V_7_cast = zext i51 %lhs_V_2 to i52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:173->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 115 'zext' 'lhs_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_27_i_cast = zext i36 %tmp_5 to i44" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:173->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 116 'zext' 'tmp_27_i_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (2.19ns)   --->   "%tmp6 = add i44 %tmp_27_i_cast, %exp_Z2P_m_1_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:173->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 117 'add' 'tmp6' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%tmp51_cast = zext i44 %tmp6 to i52" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:173->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 118 'zext' 'tmp51_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (2.36ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %lhs_V_7_cast, %tmp51_cast" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:173->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 119 'add' 'exp_Z1P_m_1_l_V' <Predicate = true> <Delay = 2.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = call i50 @_ssdm_op_PartSelect.i50.i52.i32.i32(i52 %exp_Z1P_m_1_l_V, i32 2, i32 51)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:177->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:321]   --->   Operation 120 'partselect' 'exp_Z1P_m_1_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = call i50 @_ssdm_op_PartSelect.i50.i58.i32.i32(i58 %exp_Z1_V, i32 8, i32 57)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:322]   --->   Operation 121 'partselect' 'exp_Z1_hi_V' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 8.66>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%lhs_V_3 = zext i58 %exp_Z1_V to i59" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 122 'zext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (2.54ns)   --->   "%ret_V_7 = add i59 16, %lhs_V_3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 123 'add' 'ret_V_7' <Predicate = true> <Delay = 2.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%r_V_11 = zext i50 %exp_Z1_hi_V to i100" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 124 'zext' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_20 = zext i50 %exp_Z1P_m_1_V to i100" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 125 'zext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (8.66ns)   --->   "%r_V_18 = mul i100 %tmp_20, %r_V_11" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 126 'mul' 'r_V_18' <Predicate = true> <Delay = 8.66> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_44 = trunc i59 %ret_V_7 to i58" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 127 'trunc' 'tmp_44' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.02>
ST_12 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%not_Val2_i = xor i1 %p_Result_23, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210]   --->   Operation 128 'xor' 'not_Val2_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i108 @_ssdm_op_BitConcatenate.i108.i59.i49(i59 %ret_V_7, i49 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 129 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%rhs_V_5_cast = zext i100 %r_V_18 to i108" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 130 'zext' 'rhs_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_21 = zext i100 %r_V_18 to i107" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 131 'zext' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_22 = call i107 @_ssdm_op_BitConcatenate.i107.i58.i49(i58 %tmp_44, i49 0)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 132 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 133 [1/1] (3.75ns)   --->   "%ret_V_8 = add i108 %rhs_V_5_cast, %lhs_V_4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 133 'add' 'ret_V_8' <Predicate = true> <Delay = 3.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (3.73ns)   --->   "%ret_V_20_cast = add i107 %tmp_22, %tmp_21" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:325]   --->   Operation 134 'add' 'ret_V_20_cast' <Predicate = true> <Delay = 3.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i107.i32(i107 %ret_V_20_cast, i32 106)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:331]   --->   Operation 135 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (1.53ns)   --->   "%r_exp_V = add i13 -1, %r_exp_V_3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:333]   --->   Operation 136 'add' 'r_exp_V' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.58ns)   --->   "%r_exp_V_2 = select i1 %tmp_45, i13 %r_exp_V_3, i13 %r_exp_V" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:333]   --->   Operation 137 'select' 'r_exp_V_2' <Predicate = true> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_46 = call i3 @_ssdm_op_PartSelect.i3.i13.i32.i32(i13 %r_exp_V_2, i32 10, i32 12)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 138 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.98ns)   --->   "%icmp = icmp sgt i3 %tmp_46, 0" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 139 'icmp' 'icmp' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.80ns)   --->   "%or_cond = or i1 %tmp_25, %icmp" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 140 'or' 'or_cond' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 141 [1/1] (1.90ns)   --->   "%tmp_26 = icmp slt i13 %r_exp_V_2, -1022" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:354]   --->   Operation 141 'icmp' 'tmp_26' <Predicate = true> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_27 = call i52 @_ssdm_op_PartSelect.i52.i108.i32.i32(i108 %ret_V_8, i32 54, i32 105)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:363]   --->   Operation 142 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_28 = call i52 @_ssdm_op_PartSelect.i52.i108.i32.i32(i108 %ret_V_8, i32 53, i32 104)" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:363]   --->   Operation 143 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_V_4 = select i1 %tmp_45, i52 %tmp_27, i52 %tmp_28" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:332]   --->   Operation 144 'select' 'tmp_V_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i13 %r_exp_V_2 to i11" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:364]   --->   Operation 145 'trunc' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (1.48ns)   --->   "%out_exp_V = add i11 1023, %tmp_48" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:364]   --->   Operation 146 'add' 'out_exp_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%p_Result_25 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %tmp_V_4) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:495->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 147 'bitconcatenate' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.80ns)   --->   "%sel_tmp1 = xor i1 %not_demorgan, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:208]   --->   Operation 148 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%tmp9 = and i1 %not_Val2_i, %sel_tmp1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210]   --->   Operation 149 'and' 'tmp9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.80ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %tmp9, %tmp_4_i" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210]   --->   Operation 150 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp5 = and i1 %tmp_23, %or_cond" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 151 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp6 = xor i1 %tmp_23, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 152 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = and i1 %icmp, %sel_tmp6" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 153 'and' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.80ns) (out node of the LUT)   --->   "%sel_tmp9 = or i1 %sel_tmp5, %sel_tmp8" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 154 'or' 'sel_tmp9' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node tmp13)   --->   "%sel_tmp11 = xor i1 %or_cond, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 155 'xor' 'sel_tmp11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp13)   --->   "%sel_tmp12 = and i1 %tmp_23, %sel_tmp11" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 156 'and' 'sel_tmp12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp13)   --->   "%sel_tmp44_demorgan = or i1 %tmp_23, %icmp" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 157 'or' 'sel_tmp44_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node tmp13)   --->   "%sel_tmp13 = xor i1 %sel_tmp44_demorgan, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 158 'xor' 'sel_tmp13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node tmp13)   --->   "%sel_tmp14 = or i1 %sel_tmp12, %sel_tmp13" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:337]   --->   Operation 159 'or' 'sel_tmp14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp13 = and i1 %tmp_26, %sel_tmp14" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:354]   --->   Operation 160 'and' 'tmp13' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_29 = bitcast i64 %p_Result_25 to double" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 161 'bitcast' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_30 = select i1 %sel_tmp2, double 0x7FF0000000000000, double 0x7FFFFFFFFFFFFFFF" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 162 'select' 'tmp_30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_31 = or i1 %sel_tmp2, %not_demorgan" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 163 'or' 'tmp_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (1.17ns) (out node of the LUT)   --->   "%tmp_32 = select i1 %tmp_31, double %tmp_30, double %tmp_29" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 164 'select' 'tmp_32' <Predicate = true> <Delay = 1.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.74>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49) nounwind" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:186]   --->   Operation 165 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (0.80ns)   --->   "%x_is_ninf = and i1 %tmp_4_i, %p_Result_23" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:211]   --->   Operation 166 'and' 'x_is_ninf' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10)   --->   "%rev = xor i1 %tmp_47, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 167 'xor' 'rev' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%sel_tmp7 = and i1 %x_is_ninf, %sel_tmp1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:211]   --->   Operation 168 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%tmp_4_i_not = xor i1 %tmp_4_i, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210]   --->   Operation 169 'xor' 'tmp_4_i_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp = or i1 %p_Result_23, %tmp_4_i_not" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:210]   --->   Operation 170 'or' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp3 = xor i1 %x_is_ninf, true" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:211]   --->   Operation 171 'xor' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%tmp10 = and i1 %sel_tmp1, %sel_tmp3" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:211]   --->   Operation 172 'and' 'tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.80ns) (out node of the LUT)   --->   "%sel_tmp4 = and i1 %tmp10, %sel_tmp" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:211]   --->   Operation 173 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp10)   --->   "%tmp11 = and i1 %sel_tmp9, %rev" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 174 'and' 'tmp11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 175 [1/1] (0.80ns) (out node of the LUT)   --->   "%sel_tmp10 = and i1 %tmp11, %sel_tmp4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 175 'and' 'sel_tmp10' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%tmp12 = and i1 %sel_tmp9, %tmp_47" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:338]   --->   Operation 176 'and' 'tmp12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_33 = select i1 %sel_tmp10, double 0x7FF0000000000000, double 0.000000e+00" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 177 'select' 'tmp_33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node tmp_35)   --->   "%tmp_34 = or i1 %sel_tmp10, %sel_tmp7" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 178 'or' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 179 [1/1] (1.17ns) (out node of the LUT)   --->   "%tmp_35 = select i1 %tmp_34, double %tmp_33, double %tmp_32" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 179 'select' 'tmp_35' <Predicate = true> <Delay = 1.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%sel_tmp15 = or i1 %tmp13, %tmp12" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 180 'or' 'sel_tmp15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node p_1)   --->   "%tmp_36 = and i1 %sel_tmp15, %sel_tmp4" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 181 'and' 'tmp_36' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (1.17ns) (out node of the LUT)   --->   "%p_1 = select i1 %tmp_36, double 0.000000e+00, double %tmp_35" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526->r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:365]   --->   Operation 182 'select' 'p_1' <Predicate = true> <Delay = 1.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "ret double %p_1" [r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_exp_.h:367]   --->   Operation 183 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_array_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read               (read          ) [ 00000000000000]
p_Val2_s             (bitcast       ) [ 00000000000000]
p_Result_23          (bitselect     ) [ 01111111111111]
tmp_V                (partselect    ) [ 00000000000000]
tmp_V_3              (trunc         ) [ 00000000000000]
tmp_i                (icmp          ) [ 00000000000000]
tmp_1_i              (icmp          ) [ 00000000000000]
not_demorgan         (and           ) [ 01111111111110]
tmp_3_i              (icmp          ) [ 00000000000000]
tmp_4_i              (and           ) [ 01111111111111]
tmp_i1_cast          (zext          ) [ 00000000000000]
m_exp                (add           ) [ 00000000000000]
p_Result_s           (bitconcatenate) [ 00000000000000]
e_frac_V             (sub           ) [ 00000000000000]
tmp_1                (select        ) [ 00000000000000]
m_frac_l_V           (bitconcatenate) [ 00000000000000]
m_frac_l_V_2_cast    (sext          ) [ 01100000000000]
isNeg                (bitselect     ) [ 01100000000000]
tmp_s                (sub           ) [ 00000000000000]
tmp_cast             (sext          ) [ 00000000000000]
m_exp_2              (select        ) [ 00000000000000]
m_exp_1_cast         (sext          ) [ 01100000000000]
tmp_13               (zext          ) [ 00000000000000]
tmp_13_cast          (zext          ) [ 00000000000000]
r_V                  (ashr          ) [ 00000000000000]
r_V_cast             (sext          ) [ 00000000000000]
r_V_1                (shl           ) [ 00000000000000]
r_V_13               (select        ) [ 01111100000000]
m_fix_l_V            (partselect    ) [ 01100000000000]
m_fix_hi_V           (partselect    ) [ 01100000000000]
p_Result_24          (bitselect     ) [ 01100000000000]
tmp_23               (icmp          ) [ 01111111111110]
tmp_47               (bitselect     ) [ 01111111111111]
tmp_14               (zext          ) [ 00000000000000]
r_V_3                (shl           ) [ 00000000000000]
r_V_4                (ashr          ) [ 00000000000000]
r_V_5                (sext          ) [ 00000000000000]
r_V_14               (mul           ) [ 00000000000000]
rhs_V                (bitconcatenate) [ 00000000000000]
rhs_V_1_cast         (sext          ) [ 00000000000000]
ret_V_3              (add           ) [ 00000000000000]
tmp_15               (partselect    ) [ 00000000000000]
p_Result_16          (bitselect     ) [ 00000000000000]
tmp_42               (trunc         ) [ 00000000000000]
tmp_16               (icmp          ) [ 00000000000000]
tmp_17               (add           ) [ 00000000000000]
tmp_18               (select        ) [ 00000000000000]
r_exp_V_3            (select        ) [ 01011111111110]
tmp_8                (select        ) [ 00000000000000]
tmp_24               (bitconcatenate) [ 00000000000000]
tmp_25               (icmp          ) [ 01011111111110]
r_V_7                (sext          ) [ 01001000000000]
r_V_15               (mul           ) [ 00000000000000]
tmp_2                (partselect    ) [ 01000100000000]
lhs_V                (sext          ) [ 00000000000000]
rhs_V_1              (bitconcatenate) [ 00000000000000]
rhs_V_3_cast         (sext          ) [ 00000000000000]
ret_V_4              (sub           ) [ 00000000000000]
m_diff_hi_V          (partselect    ) [ 01000011110000]
Z2_V                 (partselect    ) [ 01000011111000]
Z3_V                 (partselect    ) [ 01000011000000]
Z4_V                 (trunc         ) [ 01000010000000]
Z4_ind_V             (partselect    ) [ 00000000000000]
tmp_16_i             (zext          ) [ 00000000000000]
table_f_Z3_array_V_s (getelementptr ) [ 01000010000000]
tmp_17_i             (zext          ) [ 00000000000000]
table_f_Z3_array_V_2 (getelementptr ) [ 01000010000000]
table_f_Z3_array_V_1 (load          ) [ 00000000000000]
f_Z4_V               (partselect    ) [ 00000000000000]
lhs_V_1              (zext          ) [ 00000000000000]
rhs_V_2              (zext          ) [ 00000000000000]
ret_V_5              (add           ) [ 01000001100000]
p_Val2_19            (load          ) [ 01000001000000]
tmp_1_i1             (bitconcatenate) [ 01000000100000]
r_V_11_cast          (zext          ) [ 00000000000000]
tmp_18_i_cast        (zext          ) [ 00000000000000]
r_V_16               (mul           ) [ 00000000000000]
tmp_3                (partselect    ) [ 01000000100000]
tmp_23_i             (zext          ) [ 00000000000000]
table_f_Z2_array_V_s (getelementptr ) [ 01000000100000]
ret_V_6              (zext          ) [ 00000000000000]
tmp_21_i_cast        (zext          ) [ 00000000000000]
tmp                  (add           ) [ 00000000000000]
tmp_cast_31          (zext          ) [ 00000000000000]
exp_Z2P_m_1_V        (add           ) [ 01000000011000]
p_Val2_26            (load          ) [ 00000000000000]
tmp_4                (partselect    ) [ 01000000011000]
tmp_19               (zext          ) [ 00000000000000]
table_exp_Z1_array_1 (getelementptr ) [ 01000000001000]
tmp_24_i             (bitconcatenate) [ 00000000000000]
r_V_13_cast          (zext          ) [ 00000000000000]
tmp_25_i_cast        (zext          ) [ 00000000000000]
r_V_17               (mul           ) [ 00000000000000]
tmp_5                (partselect    ) [ 01000000001000]
exp_Z1_V             (load          ) [ 01000000000100]
lhs_V_2              (bitconcatenate) [ 00000000000000]
lhs_V_7_cast         (zext          ) [ 00000000000000]
tmp_27_i_cast        (zext          ) [ 00000000000000]
tmp6                 (add           ) [ 00000000000000]
tmp51_cast           (zext          ) [ 00000000000000]
exp_Z1P_m_1_l_V      (add           ) [ 00000000000000]
exp_Z1P_m_1_V        (partselect    ) [ 01000000000100]
exp_Z1_hi_V          (partselect    ) [ 01000000000100]
lhs_V_3              (zext          ) [ 00000000000000]
ret_V_7              (add           ) [ 01000000000010]
r_V_11               (zext          ) [ 00000000000000]
tmp_20               (zext          ) [ 00000000000000]
r_V_18               (mul           ) [ 01000000000010]
tmp_44               (trunc         ) [ 01000000000010]
not_Val2_i           (xor           ) [ 00000000000000]
lhs_V_4              (bitconcatenate) [ 00000000000000]
rhs_V_5_cast         (zext          ) [ 00000000000000]
tmp_21               (zext          ) [ 00000000000000]
tmp_22               (bitconcatenate) [ 00000000000000]
ret_V_8              (add           ) [ 00000000000000]
ret_V_20_cast        (add           ) [ 00000000000000]
tmp_45               (bitselect     ) [ 00000000000000]
r_exp_V              (add           ) [ 00000000000000]
r_exp_V_2            (select        ) [ 00000000000000]
tmp_46               (partselect    ) [ 00000000000000]
icmp                 (icmp          ) [ 00000000000000]
or_cond              (or            ) [ 00000000000000]
tmp_26               (icmp          ) [ 00000000000000]
tmp_27               (partselect    ) [ 00000000000000]
tmp_28               (partselect    ) [ 00000000000000]
tmp_V_4              (select        ) [ 00000000000000]
tmp_48               (trunc         ) [ 00000000000000]
out_exp_V            (add           ) [ 00000000000000]
p_Result_25          (bitconcatenate) [ 00000000000000]
sel_tmp1             (xor           ) [ 01000000000001]
tmp9                 (and           ) [ 00000000000000]
sel_tmp2             (and           ) [ 00000000000000]
sel_tmp5             (and           ) [ 00000000000000]
sel_tmp6             (xor           ) [ 00000000000000]
sel_tmp8             (and           ) [ 00000000000000]
sel_tmp9             (or            ) [ 01000000000001]
sel_tmp11            (xor           ) [ 00000000000000]
sel_tmp12            (and           ) [ 00000000000000]
sel_tmp44_demorgan   (or            ) [ 00000000000000]
sel_tmp13            (xor           ) [ 00000000000000]
sel_tmp14            (or            ) [ 00000000000000]
tmp13                (and           ) [ 01000000000001]
tmp_29               (bitcast       ) [ 00000000000000]
tmp_30               (select        ) [ 00000000000000]
tmp_31               (or            ) [ 00000000000000]
tmp_32               (select        ) [ 01000000000001]
StgValue_165         (specpipeline  ) [ 00000000000000]
x_is_ninf            (and           ) [ 00000000000000]
rev                  (xor           ) [ 00000000000000]
sel_tmp7             (and           ) [ 00000000000000]
tmp_4_i_not          (xor           ) [ 00000000000000]
sel_tmp              (or            ) [ 00000000000000]
sel_tmp3             (xor           ) [ 00000000000000]
tmp10                (and           ) [ 00000000000000]
sel_tmp4             (and           ) [ 00000000000000]
tmp11                (and           ) [ 00000000000000]
sel_tmp10            (and           ) [ 00000000000000]
tmp12                (and           ) [ 00000000000000]
tmp_33               (select        ) [ 00000000000000]
tmp_34               (or            ) [ 00000000000000]
tmp_35               (select        ) [ 00000000000000]
sel_tmp15            (or            ) [ 00000000000000]
tmp_36               (and           ) [ 00000000000000]
p_1                  (select        ) [ 00000000000000]
StgValue_183         (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_array_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_array_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i2.i52"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i61.i54.i7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i71.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i71.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i54.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i18"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i71.i64.i7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i71.i84.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i72.i71.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i73.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i43.i8.i9.i26"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i40.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i8.i1.i40"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i36.i93.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i52.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i50.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i108.i59.i49"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i107.i58.i49"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i107.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i108.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="x_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="table_f_Z3_array_V_s_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="26" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_array_V_s/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="0"/>
<pin id="230" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="5" bw="26" slack="2147483647"/>
<pin id="232" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="26" slack="0"/>
<pin id="233" dir="1" index="7" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="table_f_Z3_array_V_1/5 p_Val2_19/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="table_f_Z3_array_V_2_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="26" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z3_array_V_2/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="table_f_Z2_array_V_s_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="42" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_f_Z2_array_V_s/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="42" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_26/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="table_exp_Z1_array_1_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="58" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="table_exp_Z1_array_1/9 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="58" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_Z1_V/9 "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_Val2_s_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Result_23_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_23/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_V_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="0" index="1" bw="64" slack="0"/>
<pin id="276" dir="0" index="2" bw="7" slack="0"/>
<pin id="277" dir="0" index="3" bw="7" slack="0"/>
<pin id="278" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_V_3_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_3/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_i_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_1_i_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="52" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="not_demorgan_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="not_demorgan/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_3_i_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="52" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_4_i_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_4_i/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_i1_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i1_cast/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="m_exp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="0"/>
<pin id="323" dir="0" index="1" bw="11" slack="0"/>
<pin id="324" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_exp/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="p_Result_s_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="54" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="52" slack="0"/>
<pin id="331" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="e_frac_V_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="54" slack="0"/>
<pin id="338" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="e_frac_V/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="54" slack="0"/>
<pin id="344" dir="0" index="2" bw="54" slack="0"/>
<pin id="345" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="m_frac_l_V_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="61" slack="0"/>
<pin id="351" dir="0" index="1" bw="54" slack="0"/>
<pin id="352" dir="0" index="2" bw="1" slack="0"/>
<pin id="353" dir="1" index="3" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="m_frac_l_V/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="m_frac_l_V_2_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="61" slack="0"/>
<pin id="359" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="m_frac_l_V_2_cast/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="isNeg_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="12" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_s_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="11" slack="0"/>
<pin id="371" dir="0" index="1" bw="11" slack="0"/>
<pin id="372" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_cast_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="m_exp_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="11" slack="0"/>
<pin id="382" dir="0" index="2" bw="12" slack="0"/>
<pin id="383" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_exp_2/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="m_exp_1_cast_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="12" slack="0"/>
<pin id="389" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="m_exp_1_cast/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_13_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_13_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="1" index="1" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="r_V_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="61" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="r_V_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="61" slack="0"/>
<pin id="407" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="r_V_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="61" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="0"/>
<pin id="412" dir="1" index="2" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="r_V_13_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="61" slack="0"/>
<pin id="418" dir="0" index="2" bw="71" slack="0"/>
<pin id="419" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_13/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="m_fix_l_V_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="0"/>
<pin id="425" dir="0" index="1" bw="71" slack="0"/>
<pin id="426" dir="0" index="2" bw="4" slack="0"/>
<pin id="427" dir="0" index="3" bw="8" slack="0"/>
<pin id="428" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_l_V/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="m_fix_hi_V_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="71" slack="0"/>
<pin id="436" dir="0" index="2" bw="7" slack="0"/>
<pin id="437" dir="0" index="3" bw="8" slack="0"/>
<pin id="438" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_fix_hi_V/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_Result_24_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="71" slack="0"/>
<pin id="446" dir="0" index="2" bw="8" slack="0"/>
<pin id="447" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_23_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="12" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_47_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="54" slack="0"/>
<pin id="460" dir="0" index="2" bw="7" slack="0"/>
<pin id="461" dir="1" index="3" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_47/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_14_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="12" slack="1"/>
<pin id="467" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="r_V_3_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="64" slack="1"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="473" class="1004" name="r_V_4_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="64" slack="1"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_4/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="r_V_5_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="1"/>
<pin id="480" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_5/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="rhs_V_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="19" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="1"/>
<pin id="484" dir="0" index="2" bw="18" slack="0"/>
<pin id="485" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="rhs_V_1_cast_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="19" slack="0"/>
<pin id="490" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_1_cast/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_15_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="13" slack="0"/>
<pin id="494" dir="0" index="1" bw="31" slack="0"/>
<pin id="495" dir="0" index="2" bw="6" slack="0"/>
<pin id="496" dir="0" index="3" bw="6" slack="0"/>
<pin id="497" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_Result_16_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="31" slack="0"/>
<pin id="504" dir="0" index="2" bw="6" slack="0"/>
<pin id="505" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_42_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="31" slack="0"/>
<pin id="510" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="tmp_16_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="18" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_17_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="13" slack="0"/>
<pin id="520" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_18_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="13" slack="0"/>
<pin id="526" dir="0" index="2" bw="13" slack="0"/>
<pin id="527" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="r_exp_V_3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="13" slack="0"/>
<pin id="534" dir="0" index="2" bw="13" slack="0"/>
<pin id="535" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_3/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_8_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="0" index="1" bw="64" slack="0"/>
<pin id="542" dir="0" index="2" bw="64" slack="0"/>
<pin id="543" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_24_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="71" slack="0"/>
<pin id="548" dir="0" index="1" bw="64" slack="0"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="1" index="3" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_25_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="71" slack="0"/>
<pin id="556" dir="0" index="1" bw="61" slack="1"/>
<pin id="557" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="r_V_7_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="13" slack="1"/>
<pin id="561" dir="1" index="1" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_7/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="grp_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="72" slack="0"/>
<pin id="564" dir="0" index="1" bw="13" slack="0"/>
<pin id="565" dir="1" index="2" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_2_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="71" slack="0"/>
<pin id="570" dir="0" index="1" bw="84" slack="0"/>
<pin id="571" dir="0" index="2" bw="5" slack="0"/>
<pin id="572" dir="0" index="3" bw="8" slack="0"/>
<pin id="573" dir="1" index="4" bw="71" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="lhs_V_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="71" slack="4"/>
<pin id="580" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="rhs_V_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="72" slack="0"/>
<pin id="583" dir="0" index="1" bw="71" slack="1"/>
<pin id="584" dir="0" index="2" bw="1" slack="0"/>
<pin id="585" dir="1" index="3" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="rhs_V_3_cast_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="72" slack="0"/>
<pin id="590" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3_cast/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="ret_V_4_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="71" slack="0"/>
<pin id="594" dir="0" index="1" bw="72" slack="0"/>
<pin id="595" dir="1" index="2" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="m_diff_hi_V_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="73" slack="0"/>
<pin id="601" dir="0" index="2" bw="7" slack="0"/>
<pin id="602" dir="0" index="3" bw="7" slack="0"/>
<pin id="603" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_diff_hi_V/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="Z2_V_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="8" slack="0"/>
<pin id="610" dir="0" index="1" bw="73" slack="0"/>
<pin id="611" dir="0" index="2" bw="7" slack="0"/>
<pin id="612" dir="0" index="3" bw="7" slack="0"/>
<pin id="613" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z2_V/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="Z3_V_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="0" index="1" bw="73" slack="0"/>
<pin id="621" dir="0" index="2" bw="7" slack="0"/>
<pin id="622" dir="0" index="3" bw="7" slack="0"/>
<pin id="623" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z3_V/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="Z4_V_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="73" slack="0"/>
<pin id="630" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Z4_V/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="Z4_ind_V_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="0" index="1" bw="73" slack="0"/>
<pin id="635" dir="0" index="2" bw="6" slack="0"/>
<pin id="636" dir="0" index="3" bw="7" slack="0"/>
<pin id="637" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Z4_ind_V/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_16_i_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_i/5 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_17_i_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="8" slack="0"/>
<pin id="649" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_i/5 "/>
</bind>
</comp>

<comp id="652" class="1004" name="f_Z4_V_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="0" index="1" bw="26" slack="0"/>
<pin id="655" dir="0" index="2" bw="6" slack="0"/>
<pin id="656" dir="0" index="3" bw="6" slack="0"/>
<pin id="657" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="f_Z4_V/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="lhs_V_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="35" slack="1"/>
<pin id="664" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_1/6 "/>
</bind>
</comp>

<comp id="665" class="1004" name="rhs_V_2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="0"/>
<pin id="667" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_2/6 "/>
</bind>
</comp>

<comp id="669" class="1004" name="ret_V_5_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="10" slack="0"/>
<pin id="671" dir="0" index="1" bw="35" slack="0"/>
<pin id="672" dir="1" index="2" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_1_i1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="43" slack="0"/>
<pin id="677" dir="0" index="1" bw="8" slack="2"/>
<pin id="678" dir="0" index="2" bw="1" slack="0"/>
<pin id="679" dir="0" index="3" bw="26" slack="1"/>
<pin id="680" dir="1" index="4" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i1/7 "/>
</bind>
</comp>

<comp id="683" class="1004" name="r_V_11_cast_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="43" slack="0"/>
<pin id="685" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_11_cast/7 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_18_i_cast_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="36" slack="1"/>
<pin id="689" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_i_cast/7 "/>
</bind>
</comp>

<comp id="690" class="1004" name="r_V_16_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="36" slack="0"/>
<pin id="692" dir="0" index="1" bw="43" slack="0"/>
<pin id="693" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_3_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="20" slack="0"/>
<pin id="698" dir="0" index="1" bw="79" slack="0"/>
<pin id="699" dir="0" index="2" bw="7" slack="0"/>
<pin id="700" dir="0" index="3" bw="8" slack="0"/>
<pin id="701" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_23_i_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="2"/>
<pin id="708" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_i/7 "/>
</bind>
</comp>

<comp id="710" class="1004" name="ret_V_6_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="43" slack="1"/>
<pin id="712" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_6/8 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_21_i_cast_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="20" slack="1"/>
<pin id="715" dir="1" index="1" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_i_cast/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="20" slack="0"/>
<pin id="718" dir="0" index="1" bw="36" slack="2"/>
<pin id="719" dir="1" index="2" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_cast_31_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="36" slack="0"/>
<pin id="723" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_31/8 "/>
</bind>
</comp>

<comp id="725" class="1004" name="exp_Z2P_m_1_V_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="43" slack="0"/>
<pin id="727" dir="0" index="1" bw="36" slack="0"/>
<pin id="728" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z2P_m_1_V/8 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_4_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="40" slack="0"/>
<pin id="733" dir="0" index="1" bw="42" slack="0"/>
<pin id="734" dir="0" index="2" bw="3" slack="0"/>
<pin id="735" dir="0" index="3" bw="7" slack="0"/>
<pin id="736" dir="1" index="4" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp_19_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="8" slack="4"/>
<pin id="743" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_24_i_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="49" slack="0"/>
<pin id="747" dir="0" index="1" bw="8" slack="4"/>
<pin id="748" dir="0" index="2" bw="1" slack="0"/>
<pin id="749" dir="0" index="3" bw="40" slack="1"/>
<pin id="750" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24_i/9 "/>
</bind>
</comp>

<comp id="753" class="1004" name="r_V_13_cast_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="49" slack="0"/>
<pin id="755" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_13_cast/9 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_25_i_cast_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="44" slack="1"/>
<pin id="759" dir="1" index="1" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_i_cast/9 "/>
</bind>
</comp>

<comp id="760" class="1004" name="r_V_17_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="44" slack="0"/>
<pin id="762" dir="0" index="1" bw="49" slack="0"/>
<pin id="763" dir="1" index="2" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/9 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_5_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="36" slack="0"/>
<pin id="768" dir="0" index="1" bw="93" slack="0"/>
<pin id="769" dir="0" index="2" bw="7" slack="0"/>
<pin id="770" dir="0" index="3" bw="8" slack="0"/>
<pin id="771" dir="1" index="4" bw="36" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="776" class="1004" name="lhs_V_2_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="51" slack="0"/>
<pin id="778" dir="0" index="1" bw="8" slack="5"/>
<pin id="779" dir="0" index="2" bw="1" slack="0"/>
<pin id="780" dir="0" index="3" bw="40" slack="2"/>
<pin id="781" dir="0" index="4" bw="1" slack="0"/>
<pin id="782" dir="1" index="5" bw="51" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/10 "/>
</bind>
</comp>

<comp id="786" class="1004" name="lhs_V_7_cast_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="51" slack="0"/>
<pin id="788" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_7_cast/10 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_27_i_cast_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="36" slack="1"/>
<pin id="792" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_i_cast/10 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp6_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="36" slack="0"/>
<pin id="795" dir="0" index="1" bw="44" slack="2"/>
<pin id="796" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/10 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp51_cast_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="44" slack="0"/>
<pin id="800" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp51_cast/10 "/>
</bind>
</comp>

<comp id="802" class="1004" name="exp_Z1P_m_1_l_V_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="51" slack="0"/>
<pin id="804" dir="0" index="1" bw="44" slack="0"/>
<pin id="805" dir="1" index="2" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_Z1P_m_1_l_V/10 "/>
</bind>
</comp>

<comp id="808" class="1004" name="exp_Z1P_m_1_V_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="50" slack="0"/>
<pin id="810" dir="0" index="1" bw="52" slack="0"/>
<pin id="811" dir="0" index="2" bw="3" slack="0"/>
<pin id="812" dir="0" index="3" bw="7" slack="0"/>
<pin id="813" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1P_m_1_V/10 "/>
</bind>
</comp>

<comp id="818" class="1004" name="exp_Z1_hi_V_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="50" slack="0"/>
<pin id="820" dir="0" index="1" bw="58" slack="0"/>
<pin id="821" dir="0" index="2" bw="5" slack="0"/>
<pin id="822" dir="0" index="3" bw="7" slack="0"/>
<pin id="823" dir="1" index="4" bw="50" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_Z1_hi_V/10 "/>
</bind>
</comp>

<comp id="828" class="1004" name="lhs_V_3_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="58" slack="1"/>
<pin id="830" dir="1" index="1" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_3/11 "/>
</bind>
</comp>

<comp id="831" class="1004" name="ret_V_7_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="6" slack="0"/>
<pin id="833" dir="0" index="1" bw="58" slack="0"/>
<pin id="834" dir="1" index="2" bw="59" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_7/11 "/>
</bind>
</comp>

<comp id="837" class="1004" name="r_V_11_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="50" slack="1"/>
<pin id="839" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_11/11 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_20_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="50" slack="1"/>
<pin id="842" dir="1" index="1" bw="100" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/11 "/>
</bind>
</comp>

<comp id="843" class="1004" name="r_V_18_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="50" slack="0"/>
<pin id="845" dir="0" index="1" bw="50" slack="0"/>
<pin id="846" dir="1" index="2" bw="100" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/11 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_44_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="59" slack="0"/>
<pin id="851" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_44/11 "/>
</bind>
</comp>

<comp id="853" class="1004" name="not_Val2_i_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="11"/>
<pin id="855" dir="0" index="1" bw="1" slack="0"/>
<pin id="856" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_Val2_i/12 "/>
</bind>
</comp>

<comp id="858" class="1004" name="lhs_V_4_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="108" slack="0"/>
<pin id="860" dir="0" index="1" bw="59" slack="1"/>
<pin id="861" dir="0" index="2" bw="1" slack="0"/>
<pin id="862" dir="1" index="3" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/12 "/>
</bind>
</comp>

<comp id="865" class="1004" name="rhs_V_5_cast_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="100" slack="1"/>
<pin id="867" dir="1" index="1" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_5_cast/12 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_21_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="100" slack="1"/>
<pin id="870" dir="1" index="1" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/12 "/>
</bind>
</comp>

<comp id="871" class="1004" name="tmp_22_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="107" slack="0"/>
<pin id="873" dir="0" index="1" bw="58" slack="1"/>
<pin id="874" dir="0" index="2" bw="1" slack="0"/>
<pin id="875" dir="1" index="3" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_22/12 "/>
</bind>
</comp>

<comp id="878" class="1004" name="ret_V_8_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="100" slack="0"/>
<pin id="880" dir="0" index="1" bw="108" slack="0"/>
<pin id="881" dir="1" index="2" bw="108" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/12 "/>
</bind>
</comp>

<comp id="884" class="1004" name="ret_V_20_cast_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="107" slack="0"/>
<pin id="886" dir="0" index="1" bw="100" slack="0"/>
<pin id="887" dir="1" index="2" bw="107" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_20_cast/12 "/>
</bind>
</comp>

<comp id="890" class="1004" name="tmp_45_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="0"/>
<pin id="892" dir="0" index="1" bw="107" slack="0"/>
<pin id="893" dir="0" index="2" bw="8" slack="0"/>
<pin id="894" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/12 "/>
</bind>
</comp>

<comp id="898" class="1004" name="r_exp_V_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="13" slack="10"/>
<pin id="901" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_exp_V/12 "/>
</bind>
</comp>

<comp id="903" class="1004" name="r_exp_V_2_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="13" slack="10"/>
<pin id="906" dir="0" index="2" bw="13" slack="0"/>
<pin id="907" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_exp_V_2/12 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_46_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="3" slack="0"/>
<pin id="912" dir="0" index="1" bw="13" slack="0"/>
<pin id="913" dir="0" index="2" bw="5" slack="0"/>
<pin id="914" dir="0" index="3" bw="5" slack="0"/>
<pin id="915" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/12 "/>
</bind>
</comp>

<comp id="920" class="1004" name="icmp_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="3" slack="0"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/12 "/>
</bind>
</comp>

<comp id="926" class="1004" name="or_cond_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="10"/>
<pin id="928" dir="0" index="1" bw="1" slack="0"/>
<pin id="929" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/12 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_26_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="13" slack="0"/>
<pin id="933" dir="0" index="1" bw="11" slack="0"/>
<pin id="934" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/12 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_27_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="52" slack="0"/>
<pin id="939" dir="0" index="1" bw="108" slack="0"/>
<pin id="940" dir="0" index="2" bw="7" slack="0"/>
<pin id="941" dir="0" index="3" bw="8" slack="0"/>
<pin id="942" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/12 "/>
</bind>
</comp>

<comp id="947" class="1004" name="tmp_28_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="52" slack="0"/>
<pin id="949" dir="0" index="1" bw="108" slack="0"/>
<pin id="950" dir="0" index="2" bw="7" slack="0"/>
<pin id="951" dir="0" index="3" bw="8" slack="0"/>
<pin id="952" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/12 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_V_4_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="0"/>
<pin id="959" dir="0" index="1" bw="52" slack="0"/>
<pin id="960" dir="0" index="2" bw="52" slack="0"/>
<pin id="961" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/12 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_48_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="13" slack="0"/>
<pin id="967" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_48/12 "/>
</bind>
</comp>

<comp id="969" class="1004" name="out_exp_V_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="11" slack="0"/>
<pin id="971" dir="0" index="1" bw="11" slack="0"/>
<pin id="972" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_exp_V/12 "/>
</bind>
</comp>

<comp id="975" class="1004" name="p_Result_25_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="64" slack="0"/>
<pin id="977" dir="0" index="1" bw="1" slack="0"/>
<pin id="978" dir="0" index="2" bw="11" slack="0"/>
<pin id="979" dir="0" index="3" bw="52" slack="0"/>
<pin id="980" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_25/12 "/>
</bind>
</comp>

<comp id="985" class="1004" name="sel_tmp1_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="1" slack="11"/>
<pin id="987" dir="0" index="1" bw="1" slack="0"/>
<pin id="988" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/12 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tmp9_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="0"/>
<pin id="992" dir="0" index="1" bw="1" slack="0"/>
<pin id="993" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp9/12 "/>
</bind>
</comp>

<comp id="996" class="1004" name="sel_tmp2_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="0"/>
<pin id="998" dir="0" index="1" bw="1" slack="11"/>
<pin id="999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/12 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="sel_tmp5_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="11"/>
<pin id="1003" dir="0" index="1" bw="1" slack="0"/>
<pin id="1004" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/12 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="sel_tmp6_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="11"/>
<pin id="1008" dir="0" index="1" bw="1" slack="0"/>
<pin id="1009" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/12 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="sel_tmp8_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/12 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="sel_tmp9_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp9/12 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="sel_tmp11_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="1" slack="0"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp11/12 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sel_tmp12_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="11"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp12/12 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="sel_tmp44_demorgan_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="11"/>
<pin id="1036" dir="0" index="1" bw="1" slack="0"/>
<pin id="1037" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp44_demorgan/12 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="sel_tmp13_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="1" slack="0"/>
<pin id="1041" dir="0" index="1" bw="1" slack="0"/>
<pin id="1042" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp13/12 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="sel_tmp14_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="0"/>
<pin id="1047" dir="0" index="1" bw="1" slack="0"/>
<pin id="1048" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp14/12 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp13_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp13/12 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_29_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="64" slack="0"/>
<pin id="1059" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_29/12 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp_30_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="0"/>
<pin id="1063" dir="0" index="1" bw="64" slack="0"/>
<pin id="1064" dir="0" index="2" bw="64" slack="0"/>
<pin id="1065" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_30/12 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_31_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="0"/>
<pin id="1071" dir="0" index="1" bw="1" slack="11"/>
<pin id="1072" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_31/12 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="tmp_32_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="0"/>
<pin id="1076" dir="0" index="1" bw="64" slack="0"/>
<pin id="1077" dir="0" index="2" bw="64" slack="0"/>
<pin id="1078" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_32/12 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="x_is_ninf_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="12"/>
<pin id="1084" dir="0" index="1" bw="1" slack="12"/>
<pin id="1085" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="x_is_ninf/13 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="rev_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="12"/>
<pin id="1088" dir="0" index="1" bw="1" slack="0"/>
<pin id="1089" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/13 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="sel_tmp7_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="1" slack="0"/>
<pin id="1093" dir="0" index="1" bw="1" slack="1"/>
<pin id="1094" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/13 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tmp_4_i_not_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="12"/>
<pin id="1098" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_4_i_not/13 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="sel_tmp_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="12"/>
<pin id="1103" dir="0" index="1" bw="1" slack="0"/>
<pin id="1104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp/13 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="sel_tmp3_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="1" slack="0"/>
<pin id="1108" dir="0" index="1" bw="1" slack="0"/>
<pin id="1109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/13 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="tmp10_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="1"/>
<pin id="1114" dir="0" index="1" bw="1" slack="0"/>
<pin id="1115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp10/13 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="sel_tmp4_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="1" slack="0"/>
<pin id="1119" dir="0" index="1" bw="1" slack="0"/>
<pin id="1120" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/13 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="tmp11_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="1"/>
<pin id="1125" dir="0" index="1" bw="1" slack="0"/>
<pin id="1126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp11/13 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="sel_tmp10_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="0"/>
<pin id="1130" dir="0" index="1" bw="1" slack="0"/>
<pin id="1131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp10/13 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp12_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="1"/>
<pin id="1136" dir="0" index="1" bw="1" slack="12"/>
<pin id="1137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp12/13 "/>
</bind>
</comp>

<comp id="1138" class="1004" name="tmp_33_fu_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="0"/>
<pin id="1140" dir="0" index="1" bw="64" slack="0"/>
<pin id="1141" dir="0" index="2" bw="64" slack="0"/>
<pin id="1142" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_33/13 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="tmp_34_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="1" slack="0"/>
<pin id="1148" dir="0" index="1" bw="1" slack="0"/>
<pin id="1149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_34/13 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="tmp_35_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="0"/>
<pin id="1154" dir="0" index="1" bw="64" slack="0"/>
<pin id="1155" dir="0" index="2" bw="64" slack="1"/>
<pin id="1156" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_35/13 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="sel_tmp15_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="1"/>
<pin id="1161" dir="0" index="1" bw="1" slack="0"/>
<pin id="1162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp15/13 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="tmp_36_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="1" slack="0"/>
<pin id="1166" dir="0" index="1" bw="1" slack="0"/>
<pin id="1167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_36/13 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="p_1_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="1" slack="0"/>
<pin id="1172" dir="0" index="1" bw="64" slack="0"/>
<pin id="1173" dir="0" index="2" bw="64" slack="0"/>
<pin id="1174" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/13 "/>
</bind>
</comp>

<comp id="1178" class="1007" name="grp_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="31" slack="0"/>
<pin id="1180" dir="0" index="1" bw="16" slack="0"/>
<pin id="1181" dir="0" index="2" bw="19" slack="0"/>
<pin id="1182" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_14/2 ret_V_3/2 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="p_Result_23_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="11"/>
<pin id="1191" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="p_Result_23 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="not_demorgan_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="11"/>
<pin id="1198" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="not_demorgan "/>
</bind>
</comp>

<comp id="1202" class="1005" name="tmp_4_i_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="1" slack="11"/>
<pin id="1204" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="1209" class="1005" name="m_frac_l_V_2_cast_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="71" slack="1"/>
<pin id="1211" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="m_frac_l_V_2_cast "/>
</bind>
</comp>

<comp id="1214" class="1005" name="isNeg_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="1" slack="1"/>
<pin id="1216" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="1219" class="1005" name="m_exp_1_cast_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="32" slack="1"/>
<pin id="1221" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_exp_1_cast "/>
</bind>
</comp>

<comp id="1224" class="1005" name="r_V_13_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="71" slack="4"/>
<pin id="1226" dir="1" index="1" bw="71" slack="4"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="m_fix_l_V_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="64" slack="1"/>
<pin id="1231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_l_V "/>
</bind>
</comp>

<comp id="1235" class="1005" name="m_fix_hi_V_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="16" slack="1"/>
<pin id="1237" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_fix_hi_V "/>
</bind>
</comp>

<comp id="1240" class="1005" name="p_Result_24_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="1"/>
<pin id="1242" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_24 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="tmp_23_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="1" slack="11"/>
<pin id="1247" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="tmp_47_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="12"/>
<pin id="1255" dir="1" index="1" bw="1" slack="12"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="r_exp_V_3_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="13" slack="1"/>
<pin id="1261" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="r_exp_V_3 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="tmp_25_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="1" slack="10"/>
<pin id="1268" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="r_V_7_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="84" slack="1"/>
<pin id="1273" dir="1" index="1" bw="84" slack="1"/>
</pin_list>
<bind>
<opset="r_V_7 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="tmp_2_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="71" slack="1"/>
<pin id="1278" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="m_diff_hi_V_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="8" slack="4"/>
<pin id="1283" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="m_diff_hi_V "/>
</bind>
</comp>

<comp id="1286" class="1005" name="Z2_V_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="8" slack="2"/>
<pin id="1288" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z2_V "/>
</bind>
</comp>

<comp id="1293" class="1005" name="Z3_V_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="8" slack="2"/>
<pin id="1295" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Z3_V "/>
</bind>
</comp>

<comp id="1298" class="1005" name="Z4_V_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="35" slack="1"/>
<pin id="1300" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="Z4_V "/>
</bind>
</comp>

<comp id="1303" class="1005" name="table_f_Z3_array_V_s_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="8" slack="1"/>
<pin id="1305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_array_V_s "/>
</bind>
</comp>

<comp id="1308" class="1005" name="table_f_Z3_array_V_2_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="8" slack="1"/>
<pin id="1310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z3_array_V_2 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="ret_V_5_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="36" slack="1"/>
<pin id="1315" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="p_Val2_19_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="26" slack="1"/>
<pin id="1321" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_19 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="tmp_1_i1_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="43" slack="1"/>
<pin id="1326" dir="1" index="1" bw="43" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i1 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="tmp_3_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="20" slack="1"/>
<pin id="1331" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="table_f_Z2_array_V_s_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="8" slack="1"/>
<pin id="1336" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_f_Z2_array_V_s "/>
</bind>
</comp>

<comp id="1339" class="1005" name="exp_Z2P_m_1_V_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="44" slack="1"/>
<pin id="1341" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z2P_m_1_V "/>
</bind>
</comp>

<comp id="1345" class="1005" name="tmp_4_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="40" slack="1"/>
<pin id="1347" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="table_exp_Z1_array_1_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="8" slack="1"/>
<pin id="1353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="table_exp_Z1_array_1 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="tmp_5_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="36" slack="1"/>
<pin id="1358" dir="1" index="1" bw="36" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="exp_Z1_V_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="58" slack="1"/>
<pin id="1363" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_V "/>
</bind>
</comp>

<comp id="1366" class="1005" name="exp_Z1P_m_1_V_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="50" slack="1"/>
<pin id="1368" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1P_m_1_V "/>
</bind>
</comp>

<comp id="1371" class="1005" name="exp_Z1_hi_V_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="50" slack="1"/>
<pin id="1373" dir="1" index="1" bw="50" slack="1"/>
</pin_list>
<bind>
<opset="exp_Z1_hi_V "/>
</bind>
</comp>

<comp id="1376" class="1005" name="ret_V_7_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="59" slack="1"/>
<pin id="1378" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_7 "/>
</bind>
</comp>

<comp id="1381" class="1005" name="r_V_18_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="100" slack="1"/>
<pin id="1383" dir="1" index="1" bw="100" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="tmp_44_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="58" slack="1"/>
<pin id="1389" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1392" class="1005" name="sel_tmp1_reg_1392">
<pin_list>
<pin id="1393" dir="0" index="0" bw="1" slack="1"/>
<pin id="1394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="sel_tmp9_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="1" slack="1"/>
<pin id="1400" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp9 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="tmp13_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="1"/>
<pin id="1406" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp13 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="tmp_32_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="64" slack="1"/>
<pin id="1411" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="208"><net_src comp="8" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="110" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="4" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="110" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="110" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="235" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="110" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="204" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="12" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="279"><net_src comp="14" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="261" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="18" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="261" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="273" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="20" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="283" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="287" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="293" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="283" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="287" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="273" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="283" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="30" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="327" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="265" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="335" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="327" pin="3"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="341" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="34" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="349" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="36" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="321" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="38" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="40" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="273" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="361" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="321" pin="2"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="387" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="349" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="357" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="391" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="361" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="405" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="409" pin="2"/><net_sink comp="415" pin=2"/></net>

<net id="429"><net_src comp="42" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="415" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="44" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="46" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="439"><net_src comp="48" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="415" pin="3"/><net_sink comp="433" pin=1"/></net>

<net id="441"><net_src comp="50" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="442"><net_src comp="46" pin="0"/><net_sink comp="433" pin=3"/></net>

<net id="448"><net_src comp="52" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="415" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="46" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="455"><net_src comp="321" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="54" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="56" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="341" pin="3"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="58" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="472"><net_src comp="465" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="465" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="486"><net_src comp="62" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="64" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="491"><net_src comp="481" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="66" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="68" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="500"><net_src comp="70" pin="0"/><net_sink comp="492" pin=3"/></net>

<net id="506"><net_src comp="72" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="70" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="515"><net_src comp="508" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="74" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="76" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="492" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="511" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="492" pin="4"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="517" pin="2"/><net_sink comp="523" pin=2"/></net>

<net id="536"><net_src comp="501" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="523" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="492" pin="4"/><net_sink comp="531" pin=2"/></net>

<net id="544"><net_src comp="468" pin="2"/><net_sink comp="539" pin=1"/></net>

<net id="545"><net_src comp="473" pin="2"/><net_sink comp="539" pin=2"/></net>

<net id="551"><net_src comp="78" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="539" pin="3"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="34" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="546" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="566"><net_src comp="80" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="559" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="574"><net_src comp="82" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="562" pin="2"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="84" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="86" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="586"><net_src comp="88" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="90" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="591"><net_src comp="581" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="578" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="588" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="604"><net_src comp="92" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="592" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="94" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="96" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="614"><net_src comp="92" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="592" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="98" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="100" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="624"><net_src comp="92" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="592" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="102" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="104" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="631"><net_src comp="592" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="638"><net_src comp="92" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="592" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="106" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="641"><net_src comp="108" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="645"><net_src comp="632" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="650"><net_src comp="618" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="658"><net_src comp="112" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="217" pin="3"/><net_sink comp="652" pin=1"/></net>

<net id="660"><net_src comp="114" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="661"><net_src comp="116" pin="0"/><net_sink comp="652" pin=3"/></net>

<net id="668"><net_src comp="652" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="665" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="662" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="681"><net_src comp="118" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="120" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="686"><net_src comp="675" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="694"><net_src comp="687" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="683" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="702"><net_src comp="122" pin="0"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="690" pin="2"/><net_sink comp="696" pin=1"/></net>

<net id="704"><net_src comp="124" pin="0"/><net_sink comp="696" pin=2"/></net>

<net id="705"><net_src comp="126" pin="0"/><net_sink comp="696" pin=3"/></net>

<net id="709"><net_src comp="706" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="720"><net_src comp="713" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="716" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="710" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="721" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="737"><net_src comp="128" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="242" pin="3"/><net_sink comp="731" pin=1"/></net>

<net id="739"><net_src comp="130" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="740"><net_src comp="132" pin="0"/><net_sink comp="731" pin=3"/></net>

<net id="744"><net_src comp="741" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="751"><net_src comp="134" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="90" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="756"><net_src comp="745" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="764"><net_src comp="757" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="753" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="772"><net_src comp="136" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="760" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="138" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="775"><net_src comp="140" pin="0"/><net_sink comp="766" pin=3"/></net>

<net id="783"><net_src comp="142" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="784"><net_src comp="90" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="785"><net_src comp="144" pin="0"/><net_sink comp="776" pin=4"/></net>

<net id="789"><net_src comp="776" pin="5"/><net_sink comp="786" pin=0"/></net>

<net id="797"><net_src comp="790" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="801"><net_src comp="793" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="806"><net_src comp="786" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="798" pin="1"/><net_sink comp="802" pin=1"/></net>

<net id="814"><net_src comp="146" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="815"><net_src comp="802" pin="2"/><net_sink comp="808" pin=1"/></net>

<net id="816"><net_src comp="130" pin="0"/><net_sink comp="808" pin=2"/></net>

<net id="817"><net_src comp="94" pin="0"/><net_sink comp="808" pin=3"/></net>

<net id="824"><net_src comp="148" pin="0"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="255" pin="3"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="150" pin="0"/><net_sink comp="818" pin=2"/></net>

<net id="827"><net_src comp="138" pin="0"/><net_sink comp="818" pin=3"/></net>

<net id="835"><net_src comp="152" pin="0"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="828" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="847"><net_src comp="840" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="848"><net_src comp="837" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="852"><net_src comp="831" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="154" pin="0"/><net_sink comp="853" pin=1"/></net>

<net id="863"><net_src comp="156" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="158" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="876"><net_src comp="160" pin="0"/><net_sink comp="871" pin=0"/></net>

<net id="877"><net_src comp="158" pin="0"/><net_sink comp="871" pin=2"/></net>

<net id="882"><net_src comp="865" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="858" pin="3"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="871" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="868" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="895"><net_src comp="162" pin="0"/><net_sink comp="890" pin=0"/></net>

<net id="896"><net_src comp="884" pin="2"/><net_sink comp="890" pin=1"/></net>

<net id="897"><net_src comp="164" pin="0"/><net_sink comp="890" pin=2"/></net>

<net id="902"><net_src comp="166" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="908"><net_src comp="890" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="909"><net_src comp="898" pin="2"/><net_sink comp="903" pin=2"/></net>

<net id="916"><net_src comp="168" pin="0"/><net_sink comp="910" pin=0"/></net>

<net id="917"><net_src comp="903" pin="3"/><net_sink comp="910" pin=1"/></net>

<net id="918"><net_src comp="170" pin="0"/><net_sink comp="910" pin=2"/></net>

<net id="919"><net_src comp="172" pin="0"/><net_sink comp="910" pin=3"/></net>

<net id="924"><net_src comp="910" pin="4"/><net_sink comp="920" pin=0"/></net>

<net id="925"><net_src comp="174" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="930"><net_src comp="920" pin="2"/><net_sink comp="926" pin=1"/></net>

<net id="935"><net_src comp="903" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="176" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="943"><net_src comp="178" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="878" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="945"><net_src comp="180" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="946"><net_src comp="182" pin="0"/><net_sink comp="937" pin=3"/></net>

<net id="953"><net_src comp="178" pin="0"/><net_sink comp="947" pin=0"/></net>

<net id="954"><net_src comp="878" pin="2"/><net_sink comp="947" pin=1"/></net>

<net id="955"><net_src comp="58" pin="0"/><net_sink comp="947" pin=2"/></net>

<net id="956"><net_src comp="184" pin="0"/><net_sink comp="947" pin=3"/></net>

<net id="962"><net_src comp="890" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="963"><net_src comp="937" pin="4"/><net_sink comp="957" pin=1"/></net>

<net id="964"><net_src comp="947" pin="4"/><net_sink comp="957" pin=2"/></net>

<net id="968"><net_src comp="903" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="973"><net_src comp="40" pin="0"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="965" pin="1"/><net_sink comp="969" pin=1"/></net>

<net id="981"><net_src comp="186" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="90" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="983"><net_src comp="969" pin="2"/><net_sink comp="975" pin=2"/></net>

<net id="984"><net_src comp="957" pin="3"/><net_sink comp="975" pin=3"/></net>

<net id="989"><net_src comp="154" pin="0"/><net_sink comp="985" pin=1"/></net>

<net id="994"><net_src comp="853" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="985" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="1000"><net_src comp="990" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1005"><net_src comp="926" pin="2"/><net_sink comp="1001" pin=1"/></net>

<net id="1010"><net_src comp="154" pin="0"/><net_sink comp="1006" pin=1"/></net>

<net id="1015"><net_src comp="920" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="1006" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1021"><net_src comp="1001" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="1011" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1027"><net_src comp="926" pin="2"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="154" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1033"><net_src comp="1023" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1038"><net_src comp="920" pin="2"/><net_sink comp="1034" pin=1"/></net>

<net id="1043"><net_src comp="1034" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="154" pin="0"/><net_sink comp="1039" pin=1"/></net>

<net id="1049"><net_src comp="1029" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="1039" pin="2"/><net_sink comp="1045" pin=1"/></net>

<net id="1055"><net_src comp="931" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1045" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1060"><net_src comp="975" pin="4"/><net_sink comp="1057" pin=0"/></net>

<net id="1066"><net_src comp="996" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1067"><net_src comp="188" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1068"><net_src comp="190" pin="0"/><net_sink comp="1061" pin=2"/></net>

<net id="1073"><net_src comp="996" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1079"><net_src comp="1069" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1080"><net_src comp="1061" pin="3"/><net_sink comp="1074" pin=1"/></net>

<net id="1081"><net_src comp="1057" pin="1"/><net_sink comp="1074" pin=2"/></net>

<net id="1090"><net_src comp="154" pin="0"/><net_sink comp="1086" pin=1"/></net>

<net id="1095"><net_src comp="1082" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1100"><net_src comp="154" pin="0"/><net_sink comp="1096" pin=1"/></net>

<net id="1105"><net_src comp="1096" pin="2"/><net_sink comp="1101" pin=1"/></net>

<net id="1110"><net_src comp="1082" pin="2"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="154" pin="0"/><net_sink comp="1106" pin=1"/></net>

<net id="1116"><net_src comp="1106" pin="2"/><net_sink comp="1112" pin=1"/></net>

<net id="1121"><net_src comp="1112" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="1101" pin="2"/><net_sink comp="1117" pin=1"/></net>

<net id="1127"><net_src comp="1086" pin="2"/><net_sink comp="1123" pin=1"/></net>

<net id="1132"><net_src comp="1123" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="1117" pin="2"/><net_sink comp="1128" pin=1"/></net>

<net id="1143"><net_src comp="1128" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1144"><net_src comp="188" pin="0"/><net_sink comp="1138" pin=1"/></net>

<net id="1145"><net_src comp="202" pin="0"/><net_sink comp="1138" pin=2"/></net>

<net id="1150"><net_src comp="1128" pin="2"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="1091" pin="2"/><net_sink comp="1146" pin=1"/></net>

<net id="1157"><net_src comp="1146" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1158"><net_src comp="1138" pin="3"/><net_sink comp="1152" pin=1"/></net>

<net id="1163"><net_src comp="1134" pin="2"/><net_sink comp="1159" pin=1"/></net>

<net id="1168"><net_src comp="1159" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="1117" pin="2"/><net_sink comp="1164" pin=1"/></net>

<net id="1175"><net_src comp="1164" pin="2"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="202" pin="0"/><net_sink comp="1170" pin=1"/></net>

<net id="1177"><net_src comp="1152" pin="3"/><net_sink comp="1170" pin=2"/></net>

<net id="1183"><net_src comp="60" pin="0"/><net_sink comp="1178" pin=0"/></net>

<net id="1184"><net_src comp="478" pin="1"/><net_sink comp="1178" pin=1"/></net>

<net id="1185"><net_src comp="488" pin="1"/><net_sink comp="1178" pin=2"/></net>

<net id="1186"><net_src comp="1178" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="1187"><net_src comp="1178" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="1188"><net_src comp="1178" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="1192"><net_src comp="265" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="1194"><net_src comp="1189" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1195"><net_src comp="1189" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1199"><net_src comp="299" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1201"><net_src comp="1196" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1205"><net_src comp="311" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1207"><net_src comp="1202" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1208"><net_src comp="1202" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1212"><net_src comp="357" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="1217"><net_src comp="361" pin="3"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1222"><net_src comp="387" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1227"><net_src comp="415" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1232"><net_src comp="423" pin="4"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="1238"><net_src comp="433" pin="4"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="1243"><net_src comp="443" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="1248"><net_src comp="451" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1250"><net_src comp="1245" pin="1"/><net_sink comp="1006" pin=0"/></net>

<net id="1251"><net_src comp="1245" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1252"><net_src comp="1245" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1256"><net_src comp="457" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1258"><net_src comp="1253" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1262"><net_src comp="531" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1264"><net_src comp="1259" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1265"><net_src comp="1259" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="1269"><net_src comp="554" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="1274"><net_src comp="559" pin="1"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="1279"><net_src comp="568" pin="4"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1284"><net_src comp="598" pin="4"/><net_sink comp="1281" pin=0"/></net>

<net id="1285"><net_src comp="1281" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1289"><net_src comp="608" pin="4"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1291"><net_src comp="1286" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="1292"><net_src comp="1286" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1296"><net_src comp="618" pin="4"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="1301"><net_src comp="628" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="1306"><net_src comp="210" pin="3"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1311"><net_src comp="223" pin="3"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1316"><net_src comp="669" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1318"><net_src comp="1313" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="1322"><net_src comp="217" pin="7"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="675" pin=3"/></net>

<net id="1327"><net_src comp="675" pin="4"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1332"><net_src comp="696" pin="4"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1337"><net_src comp="235" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="1342"><net_src comp="725" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1344"><net_src comp="1339" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1348"><net_src comp="731" pin="4"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="745" pin=3"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="776" pin=3"/></net>

<net id="1354"><net_src comp="248" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="1359"><net_src comp="766" pin="4"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1364"><net_src comp="255" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1369"><net_src comp="808" pin="4"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1374"><net_src comp="818" pin="4"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1379"><net_src comp="831" pin="2"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="1384"><net_src comp="843" pin="2"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1386"><net_src comp="1381" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1390"><net_src comp="849" pin="1"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="871" pin=1"/></net>

<net id="1395"><net_src comp="985" pin="2"/><net_sink comp="1392" pin=0"/></net>

<net id="1396"><net_src comp="1392" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1397"><net_src comp="1392" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1401"><net_src comp="1017" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1403"><net_src comp="1398" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1407"><net_src comp="1051" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1412"><net_src comp="1074" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="1152" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: exp_generic<double> : x | {1 }
	Port: exp_generic<double> : table_exp_Z1_array_s | {9 10 }
	Port: exp_generic<double> : table_f_Z3_array_V | {5 6 }
	Port: exp_generic<double> : table_f_Z2_array_V | {7 8 }
  - Chain level:
	State 1
		p_Result_23 : 1
		tmp_V : 1
		tmp_V_3 : 1
		tmp_i : 2
		tmp_1_i : 2
		not_demorgan : 3
		tmp_3_i : 2
		tmp_4_i : 3
		tmp_i1_cast : 2
		m_exp : 3
		p_Result_s : 2
		e_frac_V : 3
		tmp_1 : 4
		m_frac_l_V : 5
		m_frac_l_V_2_cast : 6
		isNeg : 4
		tmp_s : 2
		tmp_cast : 3
		m_exp_2 : 5
		m_exp_1_cast : 6
		tmp_13 : 7
		tmp_13_cast : 7
		r_V : 8
		r_V_cast : 9
		r_V_1 : 8
		r_V_13 : 10
		m_fix_l_V : 11
		m_fix_hi_V : 11
		p_Result_24 : 11
		tmp_23 : 4
		tmp_47 : 5
	State 2
		r_V_3 : 1
		r_V_4 : 1
		r_V_14 : 1
		rhs_V_1_cast : 1
		ret_V_3 : 2
		tmp_15 : 3
		p_Result_16 : 3
		tmp_42 : 3
		tmp_16 : 4
		tmp_17 : 4
		tmp_18 : 5
		r_exp_V_3 : 6
		tmp_8 : 2
		tmp_24 : 3
		tmp_25 : 4
	State 3
		r_V_15 : 1
	State 4
		tmp_2 : 1
	State 5
		rhs_V_3_cast : 1
		ret_V_4 : 2
		m_diff_hi_V : 3
		Z2_V : 3
		Z3_V : 3
		Z4_V : 3
		Z4_ind_V : 3
		tmp_16_i : 4
		table_f_Z3_array_V_s : 5
		table_f_Z3_array_V_1 : 6
		tmp_17_i : 4
		table_f_Z3_array_V_2 : 5
		p_Val2_19 : 6
	State 6
		f_Z4_V : 1
		rhs_V_2 : 2
		ret_V_5 : 3
	State 7
		r_V_11_cast : 1
		r_V_16 : 2
		tmp_3 : 3
		table_f_Z2_array_V_s : 1
		p_Val2_26 : 2
	State 8
		tmp : 1
		tmp_cast_31 : 2
		exp_Z2P_m_1_V : 3
		tmp_4 : 1
	State 9
		table_exp_Z1_array_1 : 1
		exp_Z1_V : 2
		r_V_13_cast : 1
		r_V_17 : 2
		tmp_5 : 3
	State 10
		lhs_V_7_cast : 1
		tmp6 : 1
		tmp51_cast : 2
		exp_Z1P_m_1_l_V : 3
		exp_Z1P_m_1_V : 4
		exp_Z1_hi_V : 1
	State 11
		ret_V_7 : 1
		r_V_18 : 1
		tmp_44 : 2
	State 12
		ret_V_8 : 1
		ret_V_20_cast : 1
		tmp_45 : 2
		r_exp_V_2 : 3
		tmp_46 : 4
		icmp : 5
		or_cond : 6
		tmp_26 : 4
		tmp_27 : 2
		tmp_28 : 2
		tmp_V_4 : 3
		tmp_48 : 4
		out_exp_V : 5
		p_Result_25 : 6
		sel_tmp5 : 6
		sel_tmp8 : 6
		sel_tmp9 : 6
		sel_tmp11 : 6
		sel_tmp12 : 6
		sel_tmp44_demorgan : 6
		sel_tmp13 : 6
		sel_tmp14 : 6
		tmp13 : 6
		tmp_29 : 7
		tmp_32 : 8
	State 13
		p_1 : 1
		StgValue_183 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_562         |    4    |   361   |   195   |
|    mul   |        r_V_16_fu_690       |    6    |    0    |    23   |
|          |        r_V_17_fu_760       |    9    |    0    |    21   |
|          |        r_V_18_fu_843       |    9    |    0    |    22   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_1_fu_341        |    0    |    0    |    54   |
|          |       m_exp_2_fu_379       |    0    |    0    |    12   |
|          |        r_V_13_fu_415       |    0    |    0    |    71   |
|          |        tmp_18_fu_523       |    0    |    0    |    13   |
|          |      r_exp_V_3_fu_531      |    0    |    0    |    13   |
|          |        tmp_8_fu_539        |    0    |    0    |    64   |
|  select  |      r_exp_V_2_fu_903      |    0    |    0    |    13   |
|          |       tmp_V_4_fu_957       |    0    |    0    |    52   |
|          |       tmp_30_fu_1061       |    0    |    0    |    64   |
|          |       tmp_32_fu_1074       |    0    |    0    |    64   |
|          |       tmp_33_fu_1138       |    0    |    0    |    64   |
|          |       tmp_35_fu_1152       |    0    |    0    |    64   |
|          |         p_1_fu_1170        |    0    |    0    |    64   |
|----------|----------------------------|---------|---------|---------|
|          |        m_exp_fu_321        |    0    |    0    |    11   |
|          |        tmp_17_fu_517       |    0    |    0    |    13   |
|          |       ret_V_5_fu_669       |    0    |    0    |    35   |
|          |         tmp_fu_716         |    0    |    0    |    36   |
|          |    exp_Z2P_m_1_V_fu_725    |    0    |    0    |    43   |
|    add   |         tmp6_fu_793        |    0    |    0    |    44   |
|          |   exp_Z1P_m_1_l_V_fu_802   |    0    |    0    |    51   |
|          |       ret_V_7_fu_831       |    0    |    0    |    58   |
|          |       ret_V_8_fu_878       |    0    |    0    |   108   |
|          |    ret_V_20_cast_fu_884    |    0    |    0    |   107   |
|          |       r_exp_V_fu_898       |    0    |    0    |    13   |
|          |      out_exp_V_fu_969      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|   ashr   |         r_V_fu_399         |    0    |    0    |   176   |
|          |        r_V_4_fu_473        |    0    |    0    |   182   |
|----------|----------------------------|---------|---------|---------|
|    shl   |        r_V_1_fu_409        |    0    |    0    |   176   |
|          |        r_V_3_fu_468        |    0    |    0    |   182   |
|----------|----------------------------|---------|---------|---------|
|          |       e_frac_V_fu_335      |    0    |    0    |    54   |
|    sub   |        tmp_s_fu_369        |    0    |    0    |    11   |
|          |       ret_V_4_fu_592       |    0    |    0    |    72   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_i_fu_287        |    0    |    0    |    5    |
|          |       tmp_1_i_fu_293       |    0    |    0    |    20   |
|          |       tmp_3_i_fu_305       |    0    |    0    |    20   |
|   icmp   |        tmp_23_fu_451       |    0    |    0    |    5    |
|          |        tmp_16_fu_511       |    0    |    0    |    8    |
|          |        tmp_25_fu_554       |    0    |    0    |    28   |
|          |         icmp_fu_920        |    0    |    0    |    2    |
|          |        tmp_26_fu_931       |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|
|          |     not_demorgan_fu_299    |    0    |    0    |    1    |
|          |       tmp_4_i_fu_311       |    0    |    0    |    1    |
|          |         tmp9_fu_990        |    0    |    0    |    1    |
|          |       sel_tmp2_fu_996      |    0    |    0    |    1    |
|          |      sel_tmp5_fu_1001      |    0    |    0    |    1    |
|          |      sel_tmp8_fu_1011      |    0    |    0    |    1    |
|          |      sel_tmp12_fu_1029     |    0    |    0    |    1    |
|    and   |        tmp13_fu_1051       |    0    |    0    |    1    |
|          |      x_is_ninf_fu_1082     |    0    |    0    |    1    |
|          |      sel_tmp7_fu_1091      |    0    |    0    |    1    |
|          |        tmp10_fu_1112       |    0    |    0    |    1    |
|          |      sel_tmp4_fu_1117      |    0    |    0    |    1    |
|          |        tmp11_fu_1123       |    0    |    0    |    1    |
|          |      sel_tmp10_fu_1128     |    0    |    0    |    1    |
|          |        tmp12_fu_1134       |    0    |    0    |    1    |
|          |       tmp_36_fu_1164       |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|          |      not_Val2_i_fu_853     |    0    |    0    |    1    |
|          |       sel_tmp1_fu_985      |    0    |    0    |    1    |
|          |      sel_tmp6_fu_1006      |    0    |    0    |    1    |
|    xor   |      sel_tmp11_fu_1023     |    0    |    0    |    1    |
|          |      sel_tmp13_fu_1039     |    0    |    0    |    1    |
|          |         rev_fu_1086        |    0    |    0    |    1    |
|          |     tmp_4_i_not_fu_1096    |    0    |    0    |    1    |
|          |      sel_tmp3_fu_1106      |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|          |       or_cond_fu_926       |    0    |    0    |    1    |
|          |      sel_tmp9_fu_1017      |    0    |    0    |    1    |
|          | sel_tmp44_demorgan_fu_1034 |    0    |    0    |    1    |
|    or    |      sel_tmp14_fu_1045     |    0    |    0    |    1    |
|          |       tmp_31_fu_1069       |    0    |    0    |    1    |
|          |       sel_tmp_fu_1101      |    0    |    0    |    1    |
|          |       tmp_34_fu_1146       |    0    |    0    |    1    |
|          |      sel_tmp15_fu_1159     |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_1178        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   |     x_read_read_fu_204     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     p_Result_23_fu_265     |    0    |    0    |    0    |
|          |        isNeg_fu_361        |    0    |    0    |    0    |
| bitselect|     p_Result_24_fu_443     |    0    |    0    |    0    |
|          |        tmp_47_fu_457       |    0    |    0    |    0    |
|          |     p_Result_16_fu_501     |    0    |    0    |    0    |
|          |        tmp_45_fu_890       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_V_fu_273        |    0    |    0    |    0    |
|          |      m_fix_l_V_fu_423      |    0    |    0    |    0    |
|          |      m_fix_hi_V_fu_433     |    0    |    0    |    0    |
|          |        tmp_15_fu_492       |    0    |    0    |    0    |
|          |        tmp_2_fu_568        |    0    |    0    |    0    |
|          |     m_diff_hi_V_fu_598     |    0    |    0    |    0    |
|          |         Z2_V_fu_608        |    0    |    0    |    0    |
|          |         Z3_V_fu_618        |    0    |    0    |    0    |
|partselect|       Z4_ind_V_fu_632      |    0    |    0    |    0    |
|          |        f_Z4_V_fu_652       |    0    |    0    |    0    |
|          |        tmp_3_fu_696        |    0    |    0    |    0    |
|          |        tmp_4_fu_731        |    0    |    0    |    0    |
|          |        tmp_5_fu_766        |    0    |    0    |    0    |
|          |    exp_Z1P_m_1_V_fu_808    |    0    |    0    |    0    |
|          |     exp_Z1_hi_V_fu_818     |    0    |    0    |    0    |
|          |        tmp_46_fu_910       |    0    |    0    |    0    |
|          |        tmp_27_fu_937       |    0    |    0    |    0    |
|          |        tmp_28_fu_947       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_V_3_fu_283       |    0    |    0    |    0    |
|          |        tmp_42_fu_508       |    0    |    0    |    0    |
|   trunc  |         Z4_V_fu_628        |    0    |    0    |    0    |
|          |        tmp_44_fu_849       |    0    |    0    |    0    |
|          |        tmp_48_fu_965       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     tmp_i1_cast_fu_317     |    0    |    0    |    0    |
|          |        tmp_13_fu_391       |    0    |    0    |    0    |
|          |     tmp_13_cast_fu_395     |    0    |    0    |    0    |
|          |        tmp_14_fu_465       |    0    |    0    |    0    |
|          |       tmp_16_i_fu_642      |    0    |    0    |    0    |
|          |       tmp_17_i_fu_647      |    0    |    0    |    0    |
|          |       lhs_V_1_fu_662       |    0    |    0    |    0    |
|          |       rhs_V_2_fu_665       |    0    |    0    |    0    |
|          |     r_V_11_cast_fu_683     |    0    |    0    |    0    |
|          |    tmp_18_i_cast_fu_687    |    0    |    0    |    0    |
|          |       tmp_23_i_fu_706      |    0    |    0    |    0    |
|          |       ret_V_6_fu_710       |    0    |    0    |    0    |
|   zext   |    tmp_21_i_cast_fu_713    |    0    |    0    |    0    |
|          |     tmp_cast_31_fu_721     |    0    |    0    |    0    |
|          |        tmp_19_fu_741       |    0    |    0    |    0    |
|          |     r_V_13_cast_fu_753     |    0    |    0    |    0    |
|          |    tmp_25_i_cast_fu_757    |    0    |    0    |    0    |
|          |     lhs_V_7_cast_fu_786    |    0    |    0    |    0    |
|          |    tmp_27_i_cast_fu_790    |    0    |    0    |    0    |
|          |      tmp51_cast_fu_798     |    0    |    0    |    0    |
|          |       lhs_V_3_fu_828       |    0    |    0    |    0    |
|          |        r_V_11_fu_837       |    0    |    0    |    0    |
|          |        tmp_20_fu_840       |    0    |    0    |    0    |
|          |     rhs_V_5_cast_fu_865    |    0    |    0    |    0    |
|          |        tmp_21_fu_868       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      p_Result_s_fu_327     |    0    |    0    |    0    |
|          |      m_frac_l_V_fu_349     |    0    |    0    |    0    |
|          |        rhs_V_fu_481        |    0    |    0    |    0    |
|          |        tmp_24_fu_546       |    0    |    0    |    0    |
|          |       rhs_V_1_fu_581       |    0    |    0    |    0    |
|bitconcatenate|       tmp_1_i1_fu_675      |    0    |    0    |    0    |
|          |       tmp_24_i_fu_745      |    0    |    0    |    0    |
|          |       lhs_V_2_fu_776       |    0    |    0    |    0    |
|          |       lhs_V_4_fu_858       |    0    |    0    |    0    |
|          |        tmp_22_fu_871       |    0    |    0    |    0    |
|          |     p_Result_25_fu_975     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  m_frac_l_V_2_cast_fu_357  |    0    |    0    |    0    |
|          |       tmp_cast_fu_375      |    0    |    0    |    0    |
|          |     m_exp_1_cast_fu_387    |    0    |    0    |    0    |
|          |       r_V_cast_fu_405      |    0    |    0    |    0    |
|   sext   |        r_V_5_fu_478        |    0    |    0    |    0    |
|          |     rhs_V_1_cast_fu_488    |    0    |    0    |    0    |
|          |        r_V_7_fu_559        |    0    |    0    |    0    |
|          |        lhs_V_fu_578        |    0    |    0    |    0    |
|          |     rhs_V_3_cast_fu_588    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    29   |   361   |   2382  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        Z2_V_reg_1286        |    8   |
|        Z3_V_reg_1293        |    8   |
|        Z4_V_reg_1298        |   35   |
|    exp_Z1P_m_1_V_reg_1366   |   50   |
|      exp_Z1_V_reg_1361      |   58   |
|     exp_Z1_hi_V_reg_1371    |   50   |
|    exp_Z2P_m_1_V_reg_1339   |   44   |
|        isNeg_reg_1214       |    1   |
|     m_diff_hi_V_reg_1281    |    8   |
|    m_exp_1_cast_reg_1219    |   32   |
|     m_fix_hi_V_reg_1235     |   16   |
|      m_fix_l_V_reg_1229     |   64   |
|  m_frac_l_V_2_cast_reg_1209 |   71   |
|    not_demorgan_reg_1196    |    1   |
|     p_Result_23_reg_1189    |    1   |
|     p_Result_24_reg_1240    |    1   |
|      p_Val2_19_reg_1319     |   26   |
|       r_V_13_reg_1224       |   71   |
|       r_V_18_reg_1381       |   100  |
|        r_V_7_reg_1271       |   84   |
|      r_exp_V_3_reg_1259     |   13   |
|       ret_V_5_reg_1313      |   36   |
|       ret_V_7_reg_1376      |   59   |
|      sel_tmp1_reg_1392      |    1   |
|      sel_tmp9_reg_1398      |    1   |
|table_exp_Z1_array_1_reg_1351|    8   |
|table_f_Z2_array_V_s_reg_1334|    8   |
|table_f_Z3_array_V_2_reg_1308|    8   |
|table_f_Z3_array_V_s_reg_1303|    8   |
|        tmp13_reg_1404       |    1   |
|      tmp_1_i1_reg_1324      |   43   |
|       tmp_23_reg_1245       |    1   |
|       tmp_25_reg_1266       |    1   |
|        tmp_2_reg_1276       |   71   |
|       tmp_32_reg_1409       |   64   |
|        tmp_3_reg_1329       |   20   |
|       tmp_44_reg_1387       |   58   |
|       tmp_47_reg_1253       |    1   |
|       tmp_4_i_reg_1202      |    1   |
|        tmp_4_reg_1345       |   40   |
|        tmp_5_reg_1356       |   36   |
+-----------------------------+--------+
|            Total            |  1208  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_217 |  p0  |   2  |   8  |   16   ||    3    |
| grp_access_fu_217 |  p2  |   2  |   0  |    0   ||    3    |
| grp_access_fu_242 |  p0  |   2  |   8  |   16   ||    3    |
| grp_access_fu_255 |  p0  |   2  |   8  |   16   ||    3    |
|     grp_fu_562    |  p1  |   2  |  13  |   26   ||    3    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   74   ||   2.33  ||    15   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   29   |    -   |   361  |  2382  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   15   |
|  Register |    -   |    -   |  1208  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   29   |    2   |  1569  |  2397  |
+-----------+--------+--------+--------+--------+
