#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557ebb4af590 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x557ebb4e4730_0 .var "clk", 0 0;
v0x557ebb4e47d0_0 .var "reset", 0 0;
S_0x557ebb4b6b80 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x557ebb4af590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x557ebb4e4050_0 .net "clk", 0 0, v0x557ebb4e4730_0;  1 drivers
v0x557ebb4e4110_0 .net "op_alu", 2 0, v0x557ebb4e3880_0;  1 drivers
v0x557ebb4e41d0_0 .net "opcode", 5 0, L_0x557ebb4f6070;  1 drivers
v0x557ebb4e42c0_0 .net "reset", 0 0, v0x557ebb4e47d0_0;  1 drivers
v0x557ebb4e4360_0 .net "s_inc", 0 0, v0x557ebb4e3a70_0;  1 drivers
v0x557ebb4e4450_0 .net "s_inm", 0 0, v0x557ebb4e3b60_0;  1 drivers
v0x557ebb4e44f0_0 .net "we3", 0 0, v0x557ebb4e3c50_0;  1 drivers
v0x557ebb4e4590_0 .net "wez", 0 0, v0x557ebb4e3d90_0;  1 drivers
v0x557ebb4e4630_0 .net "z", 0 0, v0x557ebb4e0830_0;  1 drivers
S_0x557ebb4b6820 .scope module, "camino_datos" "cd" 3 6, 4 16 0, S_0x557ebb4b6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "s_inm"
    .port_info 4 /INPUT 1 "we3"
    .port_info 5 /INPUT 1 "wez"
    .port_info 6 /INPUT 3 "op_alu"
    .port_info 7 /OUTPUT 1 "z"
    .port_info 8 /OUTPUT 6 "opcode"
v0x557ebb4e2640_0 .net "clk", 0 0, v0x557ebb4e4730_0;  alias, 1 drivers
v0x557ebb4e26e0_0 .net "instruccion", 15 0, L_0x557ebb4e4930;  1 drivers
v0x557ebb4e27d0_0 .net "op_alu", 2 0, v0x557ebb4e3880_0;  alias, 1 drivers
v0x557ebb4e28d0_0 .net "opcode", 5 0, L_0x557ebb4f6070;  alias, 1 drivers
v0x557ebb4e2970_0 .net "rd1", 7 0, L_0x557ebb4f51c0;  1 drivers
v0x557ebb4e2a80_0 .net "rd2", 7 0, L_0x557ebb4f58d0;  1 drivers
v0x557ebb4e2b90_0 .net "reset", 0 0, v0x557ebb4e47d0_0;  alias, 1 drivers
v0x557ebb4e2c80_0 .net "s_inc", 0 0, v0x557ebb4e3a70_0;  alias, 1 drivers
v0x557ebb4e2d20_0 .net "s_inm", 0 0, v0x557ebb4e3b60_0;  alias, 1 drivers
v0x557ebb4e2dc0_0 .net "sal_ALU", 7 0, v0x557ebb4de070_0;  1 drivers
v0x557ebb4e2e60_0 .net "sal_PC", 9 0, v0x557ebb4de850_0;  1 drivers
v0x557ebb4e2f00_0 .net "sal_muxINC", 9 0, L_0x557ebb4f49b0;  1 drivers
v0x557ebb4e3010_0 .net "sal_sum", 9 0, L_0x557ebb4e4890;  1 drivers
v0x557ebb4e3120_0 .net "wd3", 7 0, L_0x557ebb4f5c90;  1 drivers
v0x557ebb4e3230_0 .net "we3", 0 0, v0x557ebb4e3c50_0;  alias, 1 drivers
v0x557ebb4e32d0_0 .net "wez", 0 0, v0x557ebb4e3d90_0;  alias, 1 drivers
v0x557ebb4e3370_0 .net "z", 0 0, v0x557ebb4e0830_0;  alias, 1 drivers
v0x557ebb4e3410_0 .net "zalu", 0 0, L_0x557ebb4f6000;  1 drivers
L_0x557ebb4f4a50 .part L_0x557ebb4e4930, 0, 10;
L_0x557ebb4f5a20 .part L_0x557ebb4e4930, 8, 4;
L_0x557ebb4f5b50 .part L_0x557ebb4e4930, 4, 4;
L_0x557ebb4f5bf0 .part L_0x557ebb4e4930, 0, 4;
L_0x557ebb4f5dc0 .part L_0x557ebb4e4930, 4, 8;
L_0x557ebb4f6070 .part L_0x557ebb4e4930, 10, 6;
S_0x557ebb4b6510 .scope module, "ALU" "alu" 4 29, 5 1 0, S_0x557ebb4b6820;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x557ebb4f6000 .functor NOT 1, L_0x557ebb4f5f60, C4<0>, C4<0>, C4<0>;
v0x557ebb4b9840_0 .net *"_s3", 0 0, L_0x557ebb4f5f60;  1 drivers
v0x557ebb4b98e0_0 .net "a", 7 0, L_0x557ebb4f51c0;  alias, 1 drivers
v0x557ebb4dded0_0 .net "b", 7 0, L_0x557ebb4f58d0;  alias, 1 drivers
v0x557ebb4ddf90_0 .net "op_alu", 2 0, v0x557ebb4e3880_0;  alias, 1 drivers
v0x557ebb4de070_0 .var "s", 7 0;
v0x557ebb4de1a0_0 .net "y", 7 0, v0x557ebb4de070_0;  alias, 1 drivers
v0x557ebb4de280_0 .net "zero", 0 0, L_0x557ebb4f6000;  alias, 1 drivers
E_0x557ebb480fd0 .event edge, v0x557ebb4ddf90_0, v0x557ebb4dded0_0, v0x557ebb4b98e0_0;
L_0x557ebb4f5f60 .reduce/or v0x557ebb4de070_0;
S_0x557ebb4de3e0 .scope module, "PC" "registro" 4 23, 6 38 0, S_0x557ebb4b6820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x557ebb4de5d0 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x557ebb4de690_0 .net "clk", 0 0, v0x557ebb4e4730_0;  alias, 1 drivers
v0x557ebb4de770_0 .net "d", 9 0, L_0x557ebb4f49b0;  alias, 1 drivers
v0x557ebb4de850_0 .var "q", 9 0;
v0x557ebb4de910_0 .net "reset", 0 0, v0x557ebb4e47d0_0;  alias, 1 drivers
E_0x557ebb4c01c0 .event posedge, v0x557ebb4de910_0, v0x557ebb4de690_0;
S_0x557ebb4dea50 .scope module, "banco_registros" "regfile" 4 27, 6 4 0, S_0x557ebb4b6820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x557ebb4ded60_0 .net *"_s0", 31 0, L_0x557ebb4f4cc0;  1 drivers
v0x557ebb4dee60_0 .net *"_s10", 5 0, L_0x557ebb4f4fb0;  1 drivers
L_0x7f6c3739b138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557ebb4def40_0 .net *"_s13", 1 0, L_0x7f6c3739b138;  1 drivers
L_0x7f6c3739b180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x557ebb4df030_0 .net/2u *"_s14", 7 0, L_0x7f6c3739b180;  1 drivers
v0x557ebb4df110_0 .net *"_s18", 31 0, L_0x557ebb4f5350;  1 drivers
L_0x7f6c3739b1c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ebb4df240_0 .net *"_s21", 27 0, L_0x7f6c3739b1c8;  1 drivers
L_0x7f6c3739b210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ebb4df320_0 .net/2u *"_s22", 31 0, L_0x7f6c3739b210;  1 drivers
v0x557ebb4df400_0 .net *"_s24", 0 0, L_0x557ebb4f5480;  1 drivers
v0x557ebb4df4c0_0 .net *"_s26", 7 0, L_0x557ebb4f55c0;  1 drivers
v0x557ebb4df5a0_0 .net *"_s28", 5 0, L_0x557ebb4f56b0;  1 drivers
L_0x7f6c3739b0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ebb4df680_0 .net *"_s3", 27 0, L_0x7f6c3739b0a8;  1 drivers
L_0x7f6c3739b258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557ebb4df760_0 .net *"_s31", 1 0, L_0x7f6c3739b258;  1 drivers
L_0x7f6c3739b2a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x557ebb4df840_0 .net/2u *"_s32", 7 0, L_0x7f6c3739b2a0;  1 drivers
L_0x7f6c3739b0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ebb4df920_0 .net/2u *"_s4", 31 0, L_0x7f6c3739b0f0;  1 drivers
v0x557ebb4dfa00_0 .net *"_s6", 0 0, L_0x557ebb4f4dd0;  1 drivers
v0x557ebb4dfac0_0 .net *"_s8", 7 0, L_0x557ebb4f4f10;  1 drivers
v0x557ebb4dfba0_0 .net "clk", 0 0, v0x557ebb4e4730_0;  alias, 1 drivers
v0x557ebb4dfc40_0 .net "ra1", 3 0, L_0x557ebb4f5a20;  1 drivers
v0x557ebb4dfd00_0 .net "ra2", 3 0, L_0x557ebb4f5b50;  1 drivers
v0x557ebb4dfde0_0 .net "rd1", 7 0, L_0x557ebb4f51c0;  alias, 1 drivers
v0x557ebb4dfed0_0 .net "rd2", 7 0, L_0x557ebb4f58d0;  alias, 1 drivers
v0x557ebb4dffa0 .array "regb", 15 0, 7 0;
v0x557ebb4e0040_0 .net "wa3", 3 0, L_0x557ebb4f5bf0;  1 drivers
v0x557ebb4e0120_0 .net "wd3", 7 0, L_0x557ebb4f5c90;  alias, 1 drivers
v0x557ebb4e0200_0 .net "we3", 0 0, v0x557ebb4e3c50_0;  alias, 1 drivers
E_0x557ebb4bffd0 .event posedge, v0x557ebb4de690_0;
L_0x557ebb4f4cc0 .concat [ 4 28 0 0], L_0x557ebb4f5a20, L_0x7f6c3739b0a8;
L_0x557ebb4f4dd0 .cmp/ne 32, L_0x557ebb4f4cc0, L_0x7f6c3739b0f0;
L_0x557ebb4f4f10 .array/port v0x557ebb4dffa0, L_0x557ebb4f4fb0;
L_0x557ebb4f4fb0 .concat [ 4 2 0 0], L_0x557ebb4f5a20, L_0x7f6c3739b138;
L_0x557ebb4f51c0 .functor MUXZ 8, L_0x7f6c3739b180, L_0x557ebb4f4f10, L_0x557ebb4f4dd0, C4<>;
L_0x557ebb4f5350 .concat [ 4 28 0 0], L_0x557ebb4f5b50, L_0x7f6c3739b1c8;
L_0x557ebb4f5480 .cmp/ne 32, L_0x557ebb4f5350, L_0x7f6c3739b210;
L_0x557ebb4f55c0 .array/port v0x557ebb4dffa0, L_0x557ebb4f56b0;
L_0x557ebb4f56b0 .concat [ 4 2 0 0], L_0x557ebb4f5b50, L_0x7f6c3739b258;
L_0x557ebb4f58d0 .functor MUXZ 8, L_0x7f6c3739b2a0, L_0x557ebb4f55c0, L_0x557ebb4f5480, C4<>;
S_0x557ebb4e03c0 .scope module, "ffz" "ffd" 4 30, 6 61 0, S_0x557ebb4b6820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x557ebb4e0570_0 .net "carga", 0 0, v0x557ebb4e3d90_0;  alias, 1 drivers
v0x557ebb4e0650_0 .net "clk", 0 0, v0x557ebb4e4730_0;  alias, 1 drivers
v0x557ebb4e0760_0 .net "d", 0 0, L_0x557ebb4f6000;  alias, 1 drivers
v0x557ebb4e0830_0 .var "q", 0 0;
v0x557ebb4e08d0_0 .net "reset", 0 0, v0x557ebb4e47d0_0;  alias, 1 drivers
S_0x557ebb4e0a30 .scope module, "memoria" "memprog" 4 26, 7 3 0, S_0x557ebb4b6820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x557ebb4e4930 .functor BUFZ 16, L_0x557ebb4f4af0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x557ebb4e0cc0_0 .net *"_s0", 15 0, L_0x557ebb4f4af0;  1 drivers
v0x557ebb4e0dc0_0 .net *"_s2", 11 0, L_0x557ebb4f4bb0;  1 drivers
L_0x7f6c3739b060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557ebb4e0ea0_0 .net *"_s5", 1 0, L_0x7f6c3739b060;  1 drivers
v0x557ebb4e0f60_0 .net "a", 9 0, v0x557ebb4de850_0;  alias, 1 drivers
v0x557ebb4e1020_0 .net "clk", 0 0, v0x557ebb4e4730_0;  alias, 1 drivers
v0x557ebb4e1110 .array "mem", 1023 0, 15 0;
v0x557ebb4e11b0_0 .net "rd", 15 0, L_0x557ebb4e4930;  alias, 1 drivers
L_0x557ebb4f4af0 .array/port v0x557ebb4e1110, L_0x557ebb4f4bb0;
L_0x557ebb4f4bb0 .concat [ 10 2 0 0], v0x557ebb4de850_0, L_0x7f6c3739b060;
S_0x557ebb4e1310 .scope module, "muxINC" "mux2" 4 25, 6 50 0, S_0x557ebb4b6820;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x557ebb4e14e0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x557ebb4e15b0_0 .net "d0", 9 0, L_0x557ebb4f4a50;  1 drivers
v0x557ebb4e1690_0 .net "d1", 9 0, L_0x557ebb4e4890;  alias, 1 drivers
v0x557ebb4e1770_0 .net "s", 0 0, v0x557ebb4e3a70_0;  alias, 1 drivers
v0x557ebb4e1840_0 .net "y", 9 0, L_0x557ebb4f49b0;  alias, 1 drivers
L_0x557ebb4f49b0 .functor MUXZ 10, L_0x557ebb4f4a50, L_0x557ebb4e4890, v0x557ebb4e3a70_0, C4<>;
S_0x557ebb4e19c0 .scope module, "muxINM" "mux2" 4 28, 6 50 0, S_0x557ebb4b6820;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x557ebb4e1b90 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x557ebb4e1cd0_0 .net "d0", 7 0, v0x557ebb4de070_0;  alias, 1 drivers
v0x557ebb4e1de0_0 .net "d1", 7 0, L_0x557ebb4f5dc0;  1 drivers
v0x557ebb4e1ea0_0 .net "s", 0 0, v0x557ebb4e3b60_0;  alias, 1 drivers
v0x557ebb4e1f70_0 .net "y", 7 0, L_0x557ebb4f5c90;  alias, 1 drivers
L_0x557ebb4f5c90 .functor MUXZ 8, v0x557ebb4de070_0, L_0x557ebb4f5dc0, v0x557ebb4e3b60_0, C4<>;
S_0x557ebb4e20f0 .scope module, "sumINC" "sum" 4 24, 6 30 0, S_0x557ebb4b6820;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
L_0x7f6c3739b018 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x557ebb4e2330_0 .net "a", 9 0, L_0x7f6c3739b018;  1 drivers
v0x557ebb4e2430_0 .net "b", 9 0, v0x557ebb4de850_0;  alias, 1 drivers
v0x557ebb4e2540_0 .net "y", 9 0, L_0x557ebb4e4890;  alias, 1 drivers
L_0x557ebb4e4890 .arith/sum 10, L_0x7f6c3739b018, v0x557ebb4de850_0;
S_0x557ebb4e3610 .scope module, "unidad_control" "uc" 3 7, 8 1 0, S_0x557ebb4b6b80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "s_inm"
    .port_info 4 /OUTPUT 1 "we3"
    .port_info 5 /OUTPUT 1 "wez"
    .port_info 6 /OUTPUT 3 "op_alu"
v0x557ebb4e3880_0 .var "op_alu", 2 0;
v0x557ebb4e39b0_0 .net "opcode", 5 0, L_0x557ebb4f6070;  alias, 1 drivers
v0x557ebb4e3a70_0 .var "s_inc", 0 0;
v0x557ebb4e3b60_0 .var "s_inm", 0 0;
v0x557ebb4e3c50_0 .var "we3", 0 0;
v0x557ebb4e3d90_0 .var "wez", 0 0;
v0x557ebb4e3e80_0 .net "z", 0 0, v0x557ebb4e0830_0;  alias, 1 drivers
E_0x557ebb4bff90 .event edge, v0x557ebb4e28d0_0;
    .scope S_0x557ebb4de3e0;
T_0 ;
    %wait E_0x557ebb4c01c0;
    %load/vec4 v0x557ebb4de910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x557ebb4de850_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x557ebb4de770_0;
    %assign/vec4 v0x557ebb4de850_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x557ebb4e0a30;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x557ebb4e1110 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x557ebb4dea50;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x557ebb4dffa0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x557ebb4dea50;
T_3 ;
    %wait E_0x557ebb4bffd0;
    %load/vec4 v0x557ebb4e0200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x557ebb4e0120_0;
    %load/vec4 v0x557ebb4e0040_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ebb4dffa0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x557ebb4b6510;
T_4 ;
    %wait E_0x557ebb480fd0;
    %load/vec4 v0x557ebb4ddf90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x557ebb4de070_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x557ebb4b98e0_0;
    %store/vec4 v0x557ebb4de070_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x557ebb4b98e0_0;
    %inv;
    %store/vec4 v0x557ebb4de070_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x557ebb4b98e0_0;
    %load/vec4 v0x557ebb4dded0_0;
    %add;
    %store/vec4 v0x557ebb4de070_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x557ebb4b98e0_0;
    %load/vec4 v0x557ebb4dded0_0;
    %sub;
    %store/vec4 v0x557ebb4de070_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x557ebb4b98e0_0;
    %load/vec4 v0x557ebb4dded0_0;
    %and;
    %store/vec4 v0x557ebb4de070_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x557ebb4b98e0_0;
    %load/vec4 v0x557ebb4dded0_0;
    %or;
    %store/vec4 v0x557ebb4de070_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x557ebb4b98e0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x557ebb4de070_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x557ebb4dded0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x557ebb4de070_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x557ebb4e03c0;
T_5 ;
    %wait E_0x557ebb4c01c0;
    %load/vec4 v0x557ebb4e08d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ebb4e0830_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x557ebb4e0570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x557ebb4e0760_0;
    %assign/vec4 v0x557ebb4e0830_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557ebb4e3610;
T_6 ;
    %wait E_0x557ebb4bff90;
    %load/vec4 v0x557ebb4e39b0_0;
    %dup/vec4;
    %pushi/vec4 35, 3, 6;
    %cmp/x;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 39, 3, 6;
    %cmp/x;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 43, 3, 6;
    %cmp/x;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 47, 3, 6;
    %cmp/x;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 51, 3, 6;
    %cmp/x;
    %jmp/1 T_6.4, 4;
    %dup/vec4;
    %pushi/vec4 55, 3, 6;
    %cmp/x;
    %jmp/1 T_6.5, 4;
    %dup/vec4;
    %pushi/vec4 59, 3, 6;
    %cmp/x;
    %jmp/1 T_6.6, 4;
    %dup/vec4;
    %pushi/vec4 63, 3, 6;
    %cmp/x;
    %jmp/1 T_6.7, 4;
    %dup/vec4;
    %pushi/vec4 3, 3, 6;
    %cmp/x;
    %jmp/1 T_6.8, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/x;
    %jmp/1 T_6.9, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/x;
    %jmp/1 T_6.10, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/x;
    %jmp/1 T_6.11, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557ebb4e3880_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3d90_0, 0, 1;
    %jmp T_6.13;
T_6.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557ebb4e3880_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3d90_0, 0, 1;
    %jmp T_6.13;
T_6.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x557ebb4e3880_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3d90_0, 0, 1;
    %jmp T_6.13;
T_6.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x557ebb4e3880_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3d90_0, 0, 1;
    %jmp T_6.13;
T_6.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x557ebb4e3880_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3d90_0, 0, 1;
    %jmp T_6.13;
T_6.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x557ebb4e3880_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3d90_0, 0, 1;
    %jmp T_6.13;
T_6.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x557ebb4e3880_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3d90_0, 0, 1;
    %jmp T_6.13;
T_6.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x557ebb4e3880_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3d90_0, 0, 1;
    %jmp T_6.13;
T_6.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x557ebb4e3880_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3d90_0, 0, 1;
    %jmp T_6.13;
T_6.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557ebb4e3880_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e3c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3d90_0, 0, 1;
    %jmp T_6.13;
T_6.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557ebb4e3880_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3d90_0, 0, 1;
    %jmp T_6.13;
T_6.10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557ebb4e3880_0, 0, 3;
    %load/vec4 v0x557ebb4e3e80_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %store/vec4 v0x557ebb4e3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3d90_0, 0, 1;
    %jmp T_6.13;
T_6.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x557ebb4e3880_0, 0, 3;
    %load/vec4 v0x557ebb4e3e80_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %store/vec4 v0x557ebb4e3a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e3d90_0, 0, 1;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x557ebb4af590;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e4730_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e4730_0, 0, 1;
    %delay 3000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x557ebb4af590;
T_8 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ebb4e47d0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ebb4e47d0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x557ebb4af590;
T_9 ;
    %delay 54000, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
