(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2018-10-08T15:53:12Z")
 (DESIGN "Psoc_Wireless")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.2")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Psoc_Wireless")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Psoc_status\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_GSM\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_GSM\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_LCD1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_LCD1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_LCD2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_LCD2\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_Psoc\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_Psoc\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_XBee\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_XBee\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_wifi\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_wifi\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb miso\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb miso\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Psoc_status\(1\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD1\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD2\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\XBee\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\XBee\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\XBee\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\XBee\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GSM\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GSM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\GSM\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\WIFI\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\WIFI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\WIFI\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PSOC\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PSOC\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PSOC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PSOC\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SelectSS\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_psoc.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_LCD.clock (0.000:0.000:0.000))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_4 \\XBee\:BUART\:rx_load_fifo\\.main_7 (2.810:2.810:2.810))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_4 \\XBee\:BUART\:rx_state_0\\.main_9 (2.800:2.800:2.800))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_4 \\XBee\:BUART\:rx_state_2\\.main_8 (2.800:2.800:2.800))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_4 \\XBee\:BUART\:rx_state_3\\.main_7 (2.800:2.800:2.800))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_5 \\XBee\:BUART\:rx_load_fifo\\.main_6 (2.811:2.811:2.811))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_5 \\XBee\:BUART\:rx_state_0\\.main_8 (2.797:2.797:2.797))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_5 \\XBee\:BUART\:rx_state_2\\.main_7 (2.797:2.797:2.797))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_5 \\XBee\:BUART\:rx_state_3\\.main_6 (2.797:2.797:2.797))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_6 \\XBee\:BUART\:rx_load_fifo\\.main_5 (2.612:2.612:2.612))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_6 \\XBee\:BUART\:rx_state_0\\.main_7 (2.624:2.624:2.624))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_6 \\XBee\:BUART\:rx_state_2\\.main_6 (2.624:2.624:2.624))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_6 \\XBee\:BUART\:rx_state_3\\.main_5 (2.624:2.624:2.624))
    (INTERCONNECT MODIN13_0.q MODIN13_0.main_2 (5.539:5.539:5.539))
    (INTERCONNECT MODIN13_0.q MODIN13_1.main_3 (5.539:5.539:5.539))
    (INTERCONNECT MODIN13_0.q \\GSM\:BUART\:rx_postpoll\\.main_1 (5.729:5.729:5.729))
    (INTERCONNECT MODIN13_0.q \\GSM\:BUART\:rx_state_0\\.main_6 (6.605:6.605:6.605))
    (INTERCONNECT MODIN13_0.q \\GSM\:BUART\:rx_status_3\\.main_6 (6.597:6.597:6.597))
    (INTERCONNECT MODIN13_1.q MODIN13_1.main_2 (4.063:4.063:4.063))
    (INTERCONNECT MODIN13_1.q \\GSM\:BUART\:rx_postpoll\\.main_0 (5.708:5.708:5.708))
    (INTERCONNECT MODIN13_1.q \\GSM\:BUART\:rx_state_0\\.main_5 (6.132:6.132:6.132))
    (INTERCONNECT MODIN13_1.q \\GSM\:BUART\:rx_status_3\\.main_5 (5.025:5.025:5.025))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_4 \\GSM\:BUART\:rx_load_fifo\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_4 \\GSM\:BUART\:rx_state_0\\.main_9 (2.819:2.819:2.819))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_4 \\GSM\:BUART\:rx_state_2\\.main_8 (2.819:2.819:2.819))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_4 \\GSM\:BUART\:rx_state_3\\.main_7 (2.819:2.819:2.819))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_5 \\GSM\:BUART\:rx_load_fifo\\.main_6 (5.927:5.927:5.927))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_5 \\GSM\:BUART\:rx_state_0\\.main_8 (4.494:4.494:4.494))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_5 \\GSM\:BUART\:rx_state_2\\.main_7 (4.494:4.494:4.494))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_5 \\GSM\:BUART\:rx_state_3\\.main_6 (4.494:4.494:4.494))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_6 \\GSM\:BUART\:rx_load_fifo\\.main_5 (2.791:2.791:2.791))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_6 \\GSM\:BUART\:rx_state_0\\.main_7 (2.793:2.793:2.793))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_6 \\GSM\:BUART\:rx_state_2\\.main_6 (2.793:2.793:2.793))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_6 \\GSM\:BUART\:rx_state_3\\.main_5 (2.793:2.793:2.793))
    (INTERCONNECT MODIN17_0.q MODIN17_0.main_2 (2.234:2.234:2.234))
    (INTERCONNECT MODIN17_0.q MODIN17_1.main_3 (2.234:2.234:2.234))
    (INTERCONNECT MODIN17_0.q \\WIFI\:BUART\:rx_postpoll\\.main_1 (2.234:2.234:2.234))
    (INTERCONNECT MODIN17_0.q \\WIFI\:BUART\:rx_state_0\\.main_6 (3.151:3.151:3.151))
    (INTERCONNECT MODIN17_0.q \\WIFI\:BUART\:rx_status_3\\.main_6 (3.151:3.151:3.151))
    (INTERCONNECT MODIN17_1.q MODIN17_1.main_2 (2.234:2.234:2.234))
    (INTERCONNECT MODIN17_1.q \\WIFI\:BUART\:rx_postpoll\\.main_0 (2.234:2.234:2.234))
    (INTERCONNECT MODIN17_1.q \\WIFI\:BUART\:rx_state_0\\.main_5 (3.150:3.150:3.150))
    (INTERCONNECT MODIN17_1.q \\WIFI\:BUART\:rx_status_3\\.main_5 (3.150:3.150:3.150))
    (INTERCONNECT MODIN1_0.q MODIN1_0.main_2 (2.316:2.316:2.316))
    (INTERCONNECT MODIN1_0.q MODIN1_1.main_3 (2.316:2.316:2.316))
    (INTERCONNECT MODIN1_0.q \\LCD1\:BUART\:rx_postpoll\\.main_1 (2.316:2.316:2.316))
    (INTERCONNECT MODIN1_0.q \\LCD1\:BUART\:rx_state_0\\.main_6 (3.377:3.377:3.377))
    (INTERCONNECT MODIN1_0.q \\LCD1\:BUART\:rx_status_3\\.main_6 (3.396:3.396:3.396))
    (INTERCONNECT MODIN1_1.q MODIN1_1.main_2 (3.212:3.212:3.212))
    (INTERCONNECT MODIN1_1.q \\LCD1\:BUART\:rx_postpoll\\.main_0 (3.212:3.212:3.212))
    (INTERCONNECT MODIN1_1.q \\LCD1\:BUART\:rx_state_0\\.main_5 (6.013:6.013:6.013))
    (INTERCONNECT MODIN1_1.q \\LCD1\:BUART\:rx_status_3\\.main_5 (5.464:5.464:5.464))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_4 \\WIFI\:BUART\:rx_load_fifo\\.main_7 (2.790:2.790:2.790))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_4 \\WIFI\:BUART\:rx_state_0\\.main_9 (2.790:2.790:2.790))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_4 \\WIFI\:BUART\:rx_state_2\\.main_8 (2.802:2.802:2.802))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_4 \\WIFI\:BUART\:rx_state_3\\.main_7 (2.802:2.802:2.802))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_5 \\WIFI\:BUART\:rx_load_fifo\\.main_6 (2.787:2.787:2.787))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_5 \\WIFI\:BUART\:rx_state_0\\.main_8 (2.787:2.787:2.787))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_5 \\WIFI\:BUART\:rx_state_2\\.main_7 (2.799:2.799:2.799))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_5 \\WIFI\:BUART\:rx_state_3\\.main_6 (2.799:2.799:2.799))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_6 \\WIFI\:BUART\:rx_load_fifo\\.main_5 (2.783:2.783:2.783))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_6 \\WIFI\:BUART\:rx_state_0\\.main_7 (2.783:2.783:2.783))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_6 \\WIFI\:BUART\:rx_state_2\\.main_6 (2.824:2.824:2.824))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_6 \\WIFI\:BUART\:rx_state_3\\.main_5 (2.824:2.824:2.824))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD1\:BUART\:rx_load_fifo\\.main_7 (2.790:2.790:2.790))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD1\:BUART\:rx_state_0\\.main_9 (2.802:2.802:2.802))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD1\:BUART\:rx_state_2\\.main_8 (2.802:2.802:2.802))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD1\:BUART\:rx_state_3\\.main_7 (2.802:2.802:2.802))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD1\:BUART\:rx_load_fifo\\.main_6 (4.241:4.241:4.241))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD1\:BUART\:rx_state_0\\.main_8 (3.665:3.665:3.665))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD1\:BUART\:rx_state_2\\.main_7 (3.665:3.665:3.665))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD1\:BUART\:rx_state_3\\.main_6 (3.665:3.665:3.665))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD1\:BUART\:rx_load_fifo\\.main_5 (4.277:4.277:4.277))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD1\:BUART\:rx_state_0\\.main_7 (3.718:3.718:3.718))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD1\:BUART\:rx_state_2\\.main_6 (3.718:3.718:3.718))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD1\:BUART\:rx_state_3\\.main_5 (3.718:3.718:3.718))
    (INTERCONNECT MODIN5_0.q MODIN5_0.main_2 (3.165:3.165:3.165))
    (INTERCONNECT MODIN5_0.q MODIN5_1.main_3 (3.165:3.165:3.165))
    (INTERCONNECT MODIN5_0.q \\LCD2\:BUART\:rx_postpoll\\.main_1 (3.165:3.165:3.165))
    (INTERCONNECT MODIN5_0.q \\LCD2\:BUART\:rx_state_0\\.main_6 (5.407:5.407:5.407))
    (INTERCONNECT MODIN5_0.q \\LCD2\:BUART\:rx_status_3\\.main_6 (5.964:5.964:5.964))
    (INTERCONNECT MODIN5_1.q MODIN5_1.main_2 (2.622:2.622:2.622))
    (INTERCONNECT MODIN5_1.q \\LCD2\:BUART\:rx_postpoll\\.main_0 (2.622:2.622:2.622))
    (INTERCONNECT MODIN5_1.q \\LCD2\:BUART\:rx_state_0\\.main_5 (3.558:3.558:3.558))
    (INTERCONNECT MODIN5_1.q \\LCD2\:BUART\:rx_status_3\\.main_5 (3.574:3.574:3.574))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD2\:BUART\:rx_load_fifo\\.main_7 (2.800:2.800:2.800))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD2\:BUART\:rx_state_0\\.main_9 (2.803:2.803:2.803))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD2\:BUART\:rx_state_2\\.main_8 (2.803:2.803:2.803))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_4 \\LCD2\:BUART\:rx_state_3\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD2\:BUART\:rx_load_fifo\\.main_6 (2.787:2.787:2.787))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD2\:BUART\:rx_state_0\\.main_8 (2.799:2.799:2.799))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD2\:BUART\:rx_state_2\\.main_7 (2.799:2.799:2.799))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_5 \\LCD2\:BUART\:rx_state_3\\.main_6 (2.799:2.799:2.799))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD2\:BUART\:rx_load_fifo\\.main_5 (2.783:2.783:2.783))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD2\:BUART\:rx_state_0\\.main_7 (2.795:2.795:2.795))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD2\:BUART\:rx_state_2\\.main_6 (2.795:2.795:2.795))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_6 \\LCD2\:BUART\:rx_state_3\\.main_5 (2.795:2.795:2.795))
    (INTERCONNECT MODIN9_0.q MODIN9_0.main_2 (3.245:3.245:3.245))
    (INTERCONNECT MODIN9_0.q MODIN9_1.main_3 (3.245:3.245:3.245))
    (INTERCONNECT MODIN9_0.q \\XBee\:BUART\:rx_postpoll\\.main_1 (5.950:5.950:5.950))
    (INTERCONNECT MODIN9_0.q \\XBee\:BUART\:rx_state_0\\.main_6 (5.034:5.034:5.034))
    (INTERCONNECT MODIN9_0.q \\XBee\:BUART\:rx_status_3\\.main_6 (5.025:5.025:5.025))
    (INTERCONNECT MODIN9_1.q MODIN9_1.main_2 (2.627:2.627:2.627))
    (INTERCONNECT MODIN9_1.q \\XBee\:BUART\:rx_postpoll\\.main_0 (5.061:5.061:5.061))
    (INTERCONNECT MODIN9_1.q \\XBee\:BUART\:rx_state_0\\.main_5 (5.384:5.384:5.384))
    (INTERCONNECT MODIN9_1.q \\XBee\:BUART\:rx_status_3\\.main_5 (5.397:5.397:5.397))
    (INTERCONNECT Net_109.q Tx_wifi\(0\).pin_input (8.937:8.937:8.937))
    (INTERCONNECT Rx_wifi\(0\).fb Rx_wifi\(0\)_SYNC.in (6.694:6.694:6.694))
    (INTERCONNECT Rx_wifi\(0\)_SYNC.out MODIN17_0.main_3 (2.523:2.523:2.523))
    (INTERCONNECT Rx_wifi\(0\)_SYNC.out MODIN17_1.main_4 (2.523:2.523:2.523))
    (INTERCONNECT Rx_wifi\(0\)_SYNC.out \\WIFI\:BUART\:rx_last\\.main_0 (3.258:3.258:3.258))
    (INTERCONNECT Rx_wifi\(0\)_SYNC.out \\WIFI\:BUART\:rx_postpoll\\.main_2 (2.523:2.523:2.523))
    (INTERCONNECT Rx_wifi\(0\)_SYNC.out \\WIFI\:BUART\:rx_state_0\\.main_10 (3.411:3.411:3.411))
    (INTERCONNECT Rx_wifi\(0\)_SYNC.out \\WIFI\:BUART\:rx_state_2\\.main_9 (3.258:3.258:3.258))
    (INTERCONNECT Rx_wifi\(0\)_SYNC.out \\WIFI\:BUART\:rx_status_3\\.main_7 (3.411:3.411:3.411))
    (INTERCONNECT Net_133.q Tx_Psoc\(0\).pin_input (6.922:6.922:6.922))
    (INTERCONNECT Rx_Psoc\(0\).fb Rx_Psoc\(0\)_SYNC.in (7.344:7.344:7.344))
    (INTERCONNECT Rx_Psoc\(0\)_SYNC.out \\PSOC\:BUART\:pollcount_0\\.main_3 (4.454:4.454:4.454))
    (INTERCONNECT Rx_Psoc\(0\)_SYNC.out \\PSOC\:BUART\:pollcount_1\\.main_4 (4.454:4.454:4.454))
    (INTERCONNECT Rx_Psoc\(0\)_SYNC.out \\PSOC\:BUART\:rx_last\\.main_0 (3.248:3.248:3.248))
    (INTERCONNECT Rx_Psoc\(0\)_SYNC.out \\PSOC\:BUART\:rx_postpoll\\.main_2 (3.807:3.807:3.807))
    (INTERCONNECT Rx_Psoc\(0\)_SYNC.out \\PSOC\:BUART\:rx_state_0\\.main_10 (3.969:3.969:3.969))
    (INTERCONNECT Rx_Psoc\(0\)_SYNC.out \\PSOC\:BUART\:rx_state_2\\.main_9 (3.969:3.969:3.969))
    (INTERCONNECT Rx_Psoc\(0\)_SYNC.out \\PSOC\:BUART\:rx_status_3\\.main_7 (5.147:5.147:5.147))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxSts\\.interrupt \\PSOC\:RXInternalInterrupt\\.interrupt (6.590:6.590:6.590))
    (INTERCONNECT Net_165.q Net_165.main_0 (3.331:3.331:3.331))
    (INTERCONNECT Net_165.q mosi\(0\).pin_input (6.683:6.683:6.683))
    (INTERCONNECT Net_166.q Net_166.main_3 (3.413:3.413:3.413))
    (INTERCONNECT Net_166.q sclk\(0\).pin_input (5.667:5.667:5.667))
    (INTERCONNECT miso\(0\).fb miso\(0\)_SYNC.in (5.908:5.908:5.908))
    (INTERCONNECT miso\(0\)_SYNC.out \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.route_si (6.099:6.099:6.099))
    (INTERCONNECT Net_2.q Tx_LCD1\(0\).pin_input (8.798:8.798:8.798))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxSts\\.interrupt \\LCD1\:RXInternalInterrupt\\.interrupt (5.478:5.478:5.478))
    (INTERCONNECT Net_26.q Tx_LCD2\(0\).pin_input (7.085:7.085:7.085))
    (INTERCONNECT \\SelectSS\:Sync\:ctrl_reg\\.control_0 Net_288.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\SelectSS\:Sync\:ctrl_reg\\.control_0 Net_429.main_1 (2.299:2.299:2.299))
    (INTERCONNECT Net_288.q ss1\(0\).pin_input (6.377:6.377:6.377))
    (INTERCONNECT Rx_LCD2\(0\).fb Rx_LCD2\(0\)_SYNC.in (6.032:6.032:6.032))
    (INTERCONNECT Rx_LCD2\(0\)_SYNC.out MODIN5_0.main_3 (2.336:2.336:2.336))
    (INTERCONNECT Rx_LCD2\(0\)_SYNC.out MODIN5_1.main_4 (2.336:2.336:2.336))
    (INTERCONNECT Rx_LCD2\(0\)_SYNC.out \\LCD2\:BUART\:rx_last\\.main_0 (2.336:2.336:2.336))
    (INTERCONNECT Rx_LCD2\(0\)_SYNC.out \\LCD2\:BUART\:rx_postpoll\\.main_2 (2.336:2.336:2.336))
    (INTERCONNECT Rx_LCD2\(0\)_SYNC.out \\LCD2\:BUART\:rx_state_0\\.main_10 (3.361:3.361:3.361))
    (INTERCONNECT Rx_LCD2\(0\)_SYNC.out \\LCD2\:BUART\:rx_state_2\\.main_9 (3.361:3.361:3.361))
    (INTERCONNECT Rx_LCD2\(0\)_SYNC.out \\LCD2\:BUART\:rx_status_3\\.main_7 (3.378:3.378:3.378))
    (INTERCONNECT Net_392.q Net_288.main_0 (2.809:2.809:2.809))
    (INTERCONNECT Net_392.q Net_392.main_3 (2.794:2.794:2.794))
    (INTERCONNECT Net_392.q Net_429.main_0 (2.809:2.809:2.809))
    (INTERCONNECT Net_429.q ss0\(0\).pin_input (6.334:6.334:6.334))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxSts\\.interrupt \\LCD2\:RXInternalInterrupt\\.interrupt (8.556:8.556:8.556))
    (INTERCONNECT \\Timer_psoc\:TimerHW\\.irq isr_psoc.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_50.q Tx_XBee\(0\).pin_input (8.113:8.113:8.113))
    (INTERCONNECT \\Timer_LCD\:TimerHW\\.irq isr_LCD.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Rx_XBee\(0\).fb Rx_XBee\(0\)_SYNC.in (4.719:4.719:4.719))
    (INTERCONNECT Rx_XBee\(0\)_SYNC.out MODIN9_0.main_3 (4.475:4.475:4.475))
    (INTERCONNECT Rx_XBee\(0\)_SYNC.out MODIN9_1.main_4 (4.475:4.475:4.475))
    (INTERCONNECT Rx_XBee\(0\)_SYNC.out \\XBee\:BUART\:rx_last\\.main_0 (4.475:4.475:4.475))
    (INTERCONNECT Rx_XBee\(0\)_SYNC.out \\XBee\:BUART\:rx_postpoll\\.main_2 (2.619:2.619:2.619))
    (INTERCONNECT Rx_XBee\(0\)_SYNC.out \\XBee\:BUART\:rx_state_0\\.main_10 (3.539:3.539:3.539))
    (INTERCONNECT Rx_XBee\(0\)_SYNC.out \\XBee\:BUART\:rx_state_2\\.main_9 (3.539:3.539:3.539))
    (INTERCONNECT Rx_XBee\(0\)_SYNC.out \\XBee\:BUART\:rx_status_3\\.main_7 (3.558:3.558:3.558))
    (INTERCONNECT Rx_LCD1\(0\).fb Rx_LCD1\(0\)_SYNC.in (7.338:7.338:7.338))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxSts\\.interrupt \\XBee\:RXInternalInterrupt\\.interrupt (4.989:4.989:4.989))
    (INTERCONNECT Rx_LCD1\(0\)_SYNC.out MODIN1_0.main_3 (3.225:3.225:3.225))
    (INTERCONNECT Rx_LCD1\(0\)_SYNC.out MODIN1_1.main_4 (3.225:3.225:3.225))
    (INTERCONNECT Rx_LCD1\(0\)_SYNC.out \\LCD1\:BUART\:rx_last\\.main_0 (3.225:3.225:3.225))
    (INTERCONNECT Rx_LCD1\(0\)_SYNC.out \\LCD1\:BUART\:rx_postpoll\\.main_2 (3.225:3.225:3.225))
    (INTERCONNECT Rx_LCD1\(0\)_SYNC.out \\LCD1\:BUART\:rx_state_0\\.main_10 (3.959:3.959:3.959))
    (INTERCONNECT Rx_LCD1\(0\)_SYNC.out \\LCD1\:BUART\:rx_state_2\\.main_9 (3.959:3.959:3.959))
    (INTERCONNECT Rx_LCD1\(0\)_SYNC.out \\LCD1\:BUART\:rx_status_3\\.main_7 (4.140:4.140:4.140))
    (INTERCONNECT Net_85.q Tx_GSM\(0\).pin_input (8.277:8.277:8.277))
    (INTERCONNECT Rx_GSM\(0\).fb Rx_GSM\(0\)_SYNC.in (7.295:7.295:7.295))
    (INTERCONNECT Rx_GSM\(0\)_SYNC.out MODIN13_0.main_3 (3.251:3.251:3.251))
    (INTERCONNECT Rx_GSM\(0\)_SYNC.out MODIN13_1.main_4 (3.251:3.251:3.251))
    (INTERCONNECT Rx_GSM\(0\)_SYNC.out \\GSM\:BUART\:rx_last\\.main_0 (3.251:3.251:3.251))
    (INTERCONNECT Rx_GSM\(0\)_SYNC.out \\GSM\:BUART\:rx_postpoll\\.main_2 (3.196:3.196:3.196))
    (INTERCONNECT Rx_GSM\(0\)_SYNC.out \\GSM\:BUART\:rx_state_0\\.main_10 (4.354:4.354:4.354))
    (INTERCONNECT Rx_GSM\(0\)_SYNC.out \\GSM\:BUART\:rx_state_2\\.main_9 (4.354:4.354:4.354))
    (INTERCONNECT Rx_GSM\(0\)_SYNC.out \\GSM\:BUART\:rx_status_3\\.main_7 (4.340:4.340:4.340))
    (INTERCONNECT Tx_GSM\(0\).pad_out Tx_GSM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD1\(0\).pad_out Tx_LCD1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD2\(0\).pad_out Tx_LCD2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_Psoc\(0\).pad_out Tx_Psoc\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_XBee\(0\).pad_out Tx_XBee\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_wifi\(0\).pad_out Tx_wifi\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\GSM\:BUART\:counter_load_not\\.q \\GSM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.901:2.901:2.901))
    (INTERCONNECT \\GSM\:BUART\:rx_bitclk_enable\\.q \\GSM\:BUART\:rx_load_fifo\\.main_2 (3.234:3.234:3.234))
    (INTERCONNECT \\GSM\:BUART\:rx_bitclk_enable\\.q \\GSM\:BUART\:rx_state_0\\.main_2 (3.266:3.266:3.266))
    (INTERCONNECT \\GSM\:BUART\:rx_bitclk_enable\\.q \\GSM\:BUART\:rx_state_2\\.main_2 (3.266:3.266:3.266))
    (INTERCONNECT \\GSM\:BUART\:rx_bitclk_enable\\.q \\GSM\:BUART\:rx_state_3\\.main_2 (3.266:3.266:3.266))
    (INTERCONNECT \\GSM\:BUART\:rx_bitclk_enable\\.q \\GSM\:BUART\:rx_status_3\\.main_2 (3.234:3.234:3.234))
    (INTERCONNECT \\GSM\:BUART\:rx_bitclk_enable\\.q \\GSM\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.009:4.009:4.009))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_0 \\GSM\:BUART\:rx_bitclk_enable\\.main_2 (2.905:2.905:2.905))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN13_0.main_1 (2.913:2.913:2.913))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN13_1.main_1 (2.913:2.913:2.913))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_1 \\GSM\:BUART\:rx_bitclk_enable\\.main_1 (2.913:2.913:2.913))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN13_0.main_0 (2.893:2.893:2.893))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN13_1.main_0 (2.893:2.893:2.893))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxBitCounter\\.count_2 \\GSM\:BUART\:rx_bitclk_enable\\.main_0 (2.893:2.893:2.893))
    (INTERCONNECT \\GSM\:BUART\:rx_counter_load\\.q \\GSM\:BUART\:sRX\:RxBitCounter\\.load (2.309:2.309:2.309))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\GSM\:BUART\:rx_status_4\\.main_1 (3.679:3.679:3.679))
    (INTERCONNECT \\GSM\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\GSM\:BUART\:rx_status_5\\.main_0 (3.677:3.677:3.677))
    (INTERCONNECT \\GSM\:BUART\:rx_last\\.q \\GSM\:BUART\:rx_state_2\\.main_5 (2.933:2.933:2.933))
    (INTERCONNECT \\GSM\:BUART\:rx_load_fifo\\.q \\GSM\:BUART\:rx_status_4\\.main_0 (3.516:3.516:3.516))
    (INTERCONNECT \\GSM\:BUART\:rx_load_fifo\\.q \\GSM\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.603:5.603:5.603))
    (INTERCONNECT \\GSM\:BUART\:rx_postpoll\\.q \\GSM\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.324:2.324:2.324))
    (INTERCONNECT \\GSM\:BUART\:rx_state_0\\.q \\GSM\:BUART\:rx_counter_load\\.main_1 (2.767:2.767:2.767))
    (INTERCONNECT \\GSM\:BUART\:rx_state_0\\.q \\GSM\:BUART\:rx_load_fifo\\.main_1 (2.767:2.767:2.767))
    (INTERCONNECT \\GSM\:BUART\:rx_state_0\\.q \\GSM\:BUART\:rx_state_0\\.main_1 (2.797:2.797:2.797))
    (INTERCONNECT \\GSM\:BUART\:rx_state_0\\.q \\GSM\:BUART\:rx_state_2\\.main_1 (2.797:2.797:2.797))
    (INTERCONNECT \\GSM\:BUART\:rx_state_0\\.q \\GSM\:BUART\:rx_state_3\\.main_1 (2.797:2.797:2.797))
    (INTERCONNECT \\GSM\:BUART\:rx_state_0\\.q \\GSM\:BUART\:rx_state_stop1_reg\\.main_1 (2.767:2.767:2.767))
    (INTERCONNECT \\GSM\:BUART\:rx_state_0\\.q \\GSM\:BUART\:rx_status_3\\.main_1 (2.767:2.767:2.767))
    (INTERCONNECT \\GSM\:BUART\:rx_state_0\\.q \\GSM\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (6.387:6.387:6.387))
    (INTERCONNECT \\GSM\:BUART\:rx_state_2\\.q \\GSM\:BUART\:rx_counter_load\\.main_3 (2.769:2.769:2.769))
    (INTERCONNECT \\GSM\:BUART\:rx_state_2\\.q \\GSM\:BUART\:rx_load_fifo\\.main_4 (2.769:2.769:2.769))
    (INTERCONNECT \\GSM\:BUART\:rx_state_2\\.q \\GSM\:BUART\:rx_state_0\\.main_4 (2.785:2.785:2.785))
    (INTERCONNECT \\GSM\:BUART\:rx_state_2\\.q \\GSM\:BUART\:rx_state_2\\.main_4 (2.785:2.785:2.785))
    (INTERCONNECT \\GSM\:BUART\:rx_state_2\\.q \\GSM\:BUART\:rx_state_3\\.main_4 (2.785:2.785:2.785))
    (INTERCONNECT \\GSM\:BUART\:rx_state_2\\.q \\GSM\:BUART\:rx_state_stop1_reg\\.main_3 (2.769:2.769:2.769))
    (INTERCONNECT \\GSM\:BUART\:rx_state_2\\.q \\GSM\:BUART\:rx_status_3\\.main_4 (2.769:2.769:2.769))
    (INTERCONNECT \\GSM\:BUART\:rx_state_3\\.q \\GSM\:BUART\:rx_counter_load\\.main_2 (3.600:3.600:3.600))
    (INTERCONNECT \\GSM\:BUART\:rx_state_3\\.q \\GSM\:BUART\:rx_load_fifo\\.main_3 (3.600:3.600:3.600))
    (INTERCONNECT \\GSM\:BUART\:rx_state_3\\.q \\GSM\:BUART\:rx_state_0\\.main_3 (4.176:4.176:4.176))
    (INTERCONNECT \\GSM\:BUART\:rx_state_3\\.q \\GSM\:BUART\:rx_state_2\\.main_3 (4.176:4.176:4.176))
    (INTERCONNECT \\GSM\:BUART\:rx_state_3\\.q \\GSM\:BUART\:rx_state_3\\.main_3 (4.176:4.176:4.176))
    (INTERCONNECT \\GSM\:BUART\:rx_state_3\\.q \\GSM\:BUART\:rx_state_stop1_reg\\.main_2 (3.600:3.600:3.600))
    (INTERCONNECT \\GSM\:BUART\:rx_state_3\\.q \\GSM\:BUART\:rx_status_3\\.main_3 (3.600:3.600:3.600))
    (INTERCONNECT \\GSM\:BUART\:rx_state_stop1_reg\\.q \\GSM\:BUART\:rx_status_5\\.main_1 (2.895:2.895:2.895))
    (INTERCONNECT \\GSM\:BUART\:rx_status_3\\.q \\GSM\:BUART\:sRX\:RxSts\\.status_3 (2.930:2.930:2.930))
    (INTERCONNECT \\GSM\:BUART\:rx_status_4\\.q \\GSM\:BUART\:sRX\:RxSts\\.status_4 (2.320:2.320:2.320))
    (INTERCONNECT \\GSM\:BUART\:rx_status_5\\.q \\GSM\:BUART\:sRX\:RxSts\\.status_5 (2.308:2.308:2.308))
    (INTERCONNECT \\GSM\:BUART\:tx_bitclk\\.q \\GSM\:BUART\:tx_state_0\\.main_5 (5.496:5.496:5.496))
    (INTERCONNECT \\GSM\:BUART\:tx_bitclk\\.q \\GSM\:BUART\:tx_state_1\\.main_5 (7.909:7.909:7.909))
    (INTERCONNECT \\GSM\:BUART\:tx_bitclk\\.q \\GSM\:BUART\:tx_state_2\\.main_5 (2.302:2.302:2.302))
    (INTERCONNECT \\GSM\:BUART\:tx_bitclk\\.q \\GSM\:BUART\:txn\\.main_6 (7.909:7.909:7.909))
    (INTERCONNECT \\GSM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\GSM\:BUART\:counter_load_not\\.main_2 (3.789:3.789:3.789))
    (INTERCONNECT \\GSM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\GSM\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.358:4.358:4.358))
    (INTERCONNECT \\GSM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\GSM\:BUART\:tx_bitclk\\.main_2 (3.789:3.789:3.789))
    (INTERCONNECT \\GSM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\GSM\:BUART\:tx_state_0\\.main_2 (6.579:6.579:6.579))
    (INTERCONNECT \\GSM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\GSM\:BUART\:tx_state_1\\.main_2 (9.483:9.483:9.483))
    (INTERCONNECT \\GSM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\GSM\:BUART\:tx_state_2\\.main_2 (3.789:3.789:3.789))
    (INTERCONNECT \\GSM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\GSM\:BUART\:tx_status_0\\.main_2 (6.579:6.579:6.579))
    (INTERCONNECT \\GSM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\GSM\:BUART\:tx_state_1\\.main_4 (10.063:10.063:10.063))
    (INTERCONNECT \\GSM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\GSM\:BUART\:tx_state_2\\.main_4 (6.340:6.340:6.340))
    (INTERCONNECT \\GSM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\GSM\:BUART\:txn\\.main_5 (10.063:10.063:10.063))
    (INTERCONNECT \\GSM\:BUART\:tx_ctrl_mark_last\\.q \\GSM\:BUART\:rx_counter_load\\.main_0 (4.567:4.567:4.567))
    (INTERCONNECT \\GSM\:BUART\:tx_ctrl_mark_last\\.q \\GSM\:BUART\:rx_load_fifo\\.main_0 (4.567:4.567:4.567))
    (INTERCONNECT \\GSM\:BUART\:tx_ctrl_mark_last\\.q \\GSM\:BUART\:rx_state_0\\.main_0 (4.580:4.580:4.580))
    (INTERCONNECT \\GSM\:BUART\:tx_ctrl_mark_last\\.q \\GSM\:BUART\:rx_state_2\\.main_0 (4.580:4.580:4.580))
    (INTERCONNECT \\GSM\:BUART\:tx_ctrl_mark_last\\.q \\GSM\:BUART\:rx_state_3\\.main_0 (4.580:4.580:4.580))
    (INTERCONNECT \\GSM\:BUART\:tx_ctrl_mark_last\\.q \\GSM\:BUART\:rx_state_stop1_reg\\.main_0 (4.567:4.567:4.567))
    (INTERCONNECT \\GSM\:BUART\:tx_ctrl_mark_last\\.q \\GSM\:BUART\:rx_status_3\\.main_0 (4.567:4.567:4.567))
    (INTERCONNECT \\GSM\:BUART\:tx_ctrl_mark_last\\.q \\GSM\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (7.405:7.405:7.405))
    (INTERCONNECT \\GSM\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\GSM\:BUART\:sTX\:TxSts\\.status_1 (4.163:4.163:4.163))
    (INTERCONNECT \\GSM\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\GSM\:BUART\:tx_state_0\\.main_3 (5.577:5.577:5.577))
    (INTERCONNECT \\GSM\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\GSM\:BUART\:tx_status_0\\.main_3 (5.577:5.577:5.577))
    (INTERCONNECT \\GSM\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\GSM\:BUART\:sTX\:TxSts\\.status_3 (4.244:4.244:4.244))
    (INTERCONNECT \\GSM\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\GSM\:BUART\:tx_status_2\\.main_0 (3.683:3.683:3.683))
    (INTERCONNECT \\GSM\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\GSM\:BUART\:txn\\.main_3 (8.355:8.355:8.355))
    (INTERCONNECT \\GSM\:BUART\:tx_state_0\\.q \\GSM\:BUART\:counter_load_not\\.main_1 (5.848:5.848:5.848))
    (INTERCONNECT \\GSM\:BUART\:tx_state_0\\.q \\GSM\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (5.830:5.830:5.830))
    (INTERCONNECT \\GSM\:BUART\:tx_state_0\\.q \\GSM\:BUART\:tx_bitclk\\.main_1 (5.848:5.848:5.848))
    (INTERCONNECT \\GSM\:BUART\:tx_state_0\\.q \\GSM\:BUART\:tx_state_0\\.main_1 (4.119:4.119:4.119))
    (INTERCONNECT \\GSM\:BUART\:tx_state_0\\.q \\GSM\:BUART\:tx_state_1\\.main_1 (6.877:6.877:6.877))
    (INTERCONNECT \\GSM\:BUART\:tx_state_0\\.q \\GSM\:BUART\:tx_state_2\\.main_1 (5.848:5.848:5.848))
    (INTERCONNECT \\GSM\:BUART\:tx_state_0\\.q \\GSM\:BUART\:tx_status_0\\.main_1 (4.119:4.119:4.119))
    (INTERCONNECT \\GSM\:BUART\:tx_state_0\\.q \\GSM\:BUART\:txn\\.main_2 (6.877:6.877:6.877))
    (INTERCONNECT \\GSM\:BUART\:tx_state_1\\.q \\GSM\:BUART\:counter_load_not\\.main_0 (10.061:10.061:10.061))
    (INTERCONNECT \\GSM\:BUART\:tx_state_1\\.q \\GSM\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (10.642:10.642:10.642))
    (INTERCONNECT \\GSM\:BUART\:tx_state_1\\.q \\GSM\:BUART\:tx_bitclk\\.main_0 (10.061:10.061:10.061))
    (INTERCONNECT \\GSM\:BUART\:tx_state_1\\.q \\GSM\:BUART\:tx_state_0\\.main_0 (6.832:6.832:6.832))
    (INTERCONNECT \\GSM\:BUART\:tx_state_1\\.q \\GSM\:BUART\:tx_state_1\\.main_0 (3.788:3.788:3.788))
    (INTERCONNECT \\GSM\:BUART\:tx_state_1\\.q \\GSM\:BUART\:tx_state_2\\.main_0 (10.061:10.061:10.061))
    (INTERCONNECT \\GSM\:BUART\:tx_state_1\\.q \\GSM\:BUART\:tx_status_0\\.main_0 (6.832:6.832:6.832))
    (INTERCONNECT \\GSM\:BUART\:tx_state_1\\.q \\GSM\:BUART\:txn\\.main_1 (3.788:3.788:3.788))
    (INTERCONNECT \\GSM\:BUART\:tx_state_2\\.q \\GSM\:BUART\:counter_load_not\\.main_3 (3.187:3.187:3.187))
    (INTERCONNECT \\GSM\:BUART\:tx_state_2\\.q \\GSM\:BUART\:tx_bitclk\\.main_3 (3.187:3.187:3.187))
    (INTERCONNECT \\GSM\:BUART\:tx_state_2\\.q \\GSM\:BUART\:tx_state_0\\.main_4 (6.654:6.654:6.654))
    (INTERCONNECT \\GSM\:BUART\:tx_state_2\\.q \\GSM\:BUART\:tx_state_1\\.main_3 (9.635:9.635:9.635))
    (INTERCONNECT \\GSM\:BUART\:tx_state_2\\.q \\GSM\:BUART\:tx_state_2\\.main_3 (3.187:3.187:3.187))
    (INTERCONNECT \\GSM\:BUART\:tx_state_2\\.q \\GSM\:BUART\:tx_status_0\\.main_4 (6.654:6.654:6.654))
    (INTERCONNECT \\GSM\:BUART\:tx_state_2\\.q \\GSM\:BUART\:txn\\.main_4 (9.635:9.635:9.635))
    (INTERCONNECT \\GSM\:BUART\:tx_status_0\\.q \\GSM\:BUART\:sTX\:TxSts\\.status_0 (4.392:4.392:4.392))
    (INTERCONNECT \\GSM\:BUART\:tx_status_2\\.q \\GSM\:BUART\:sTX\:TxSts\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\GSM\:BUART\:txn\\.q Net_85.main_0 (7.106:7.106:7.106))
    (INTERCONNECT \\GSM\:BUART\:txn\\.q \\GSM\:BUART\:txn\\.main_0 (2.297:2.297:2.297))
    (INTERCONNECT ClockBlock.dclk_glb_6 MODIN13_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 MODIN13_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_6 \\GSM\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\LCD1\:BUART\:counter_load_not\\.q \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.912:2.912:2.912))
    (INTERCONNECT \\LCD1\:BUART\:rx_bitclk_enable\\.q \\LCD1\:BUART\:rx_load_fifo\\.main_2 (9.771:9.771:9.771))
    (INTERCONNECT \\LCD1\:BUART\:rx_bitclk_enable\\.q \\LCD1\:BUART\:rx_state_0\\.main_2 (9.756:9.756:9.756))
    (INTERCONNECT \\LCD1\:BUART\:rx_bitclk_enable\\.q \\LCD1\:BUART\:rx_state_2\\.main_2 (9.756:9.756:9.756))
    (INTERCONNECT \\LCD1\:BUART\:rx_bitclk_enable\\.q \\LCD1\:BUART\:rx_state_3\\.main_2 (9.756:9.756:9.756))
    (INTERCONNECT \\LCD1\:BUART\:rx_bitclk_enable\\.q \\LCD1\:BUART\:rx_status_3\\.main_2 (9.771:9.771:9.771))
    (INTERCONNECT \\LCD1\:BUART\:rx_bitclk_enable\\.q \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (8.287:8.287:8.287))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_0 \\LCD1\:BUART\:rx_bitclk_enable\\.main_2 (7.835:7.835:7.835))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_0.main_1 (4.065:4.065:4.065))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_1.main_1 (4.065:4.065:4.065))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_1 \\LCD1\:BUART\:rx_bitclk_enable\\.main_1 (8.734:8.734:8.734))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_0.main_0 (2.922:2.922:2.922))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_1.main_0 (2.922:2.922:2.922))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxBitCounter\\.count_2 \\LCD1\:BUART\:rx_bitclk_enable\\.main_0 (7.907:7.907:7.907))
    (INTERCONNECT \\LCD1\:BUART\:rx_counter_load\\.q \\LCD1\:BUART\:sRX\:RxBitCounter\\.load (2.329:2.329:2.329))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\LCD1\:BUART\:rx_status_4\\.main_1 (2.915:2.915:2.915))
    (INTERCONNECT \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\LCD1\:BUART\:rx_status_5\\.main_0 (2.916:2.916:2.916))
    (INTERCONNECT \\LCD1\:BUART\:rx_last\\.q \\LCD1\:BUART\:rx_state_2\\.main_5 (2.887:2.887:2.887))
    (INTERCONNECT \\LCD1\:BUART\:rx_load_fifo\\.q \\LCD1\:BUART\:rx_status_4\\.main_0 (4.963:4.963:4.963))
    (INTERCONNECT \\LCD1\:BUART\:rx_load_fifo\\.q \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.451:5.451:5.451))
    (INTERCONNECT \\LCD1\:BUART\:rx_postpoll\\.q \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.323:2.323:2.323))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_0\\.q \\LCD1\:BUART\:rx_counter_load\\.main_1 (2.797:2.797:2.797))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_0\\.q \\LCD1\:BUART\:rx_load_fifo\\.main_1 (2.797:2.797:2.797))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_0\\.q \\LCD1\:BUART\:rx_state_0\\.main_1 (2.787:2.787:2.787))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_0\\.q \\LCD1\:BUART\:rx_state_2\\.main_1 (2.787:2.787:2.787))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_0\\.q \\LCD1\:BUART\:rx_state_3\\.main_1 (2.787:2.787:2.787))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_0\\.q \\LCD1\:BUART\:rx_state_stop1_reg\\.main_1 (2.797:2.797:2.797))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_0\\.q \\LCD1\:BUART\:rx_status_3\\.main_1 (2.797:2.797:2.797))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_0\\.q \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.244:5.244:5.244))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_2\\.q \\LCD1\:BUART\:rx_counter_load\\.main_3 (4.423:4.423:4.423))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_2\\.q \\LCD1\:BUART\:rx_load_fifo\\.main_4 (4.423:4.423:4.423))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_2\\.q \\LCD1\:BUART\:rx_state_0\\.main_4 (5.836:5.836:5.836))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_2\\.q \\LCD1\:BUART\:rx_state_2\\.main_4 (5.836:5.836:5.836))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_2\\.q \\LCD1\:BUART\:rx_state_3\\.main_4 (5.836:5.836:5.836))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_2\\.q \\LCD1\:BUART\:rx_state_stop1_reg\\.main_3 (4.423:4.423:4.423))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_2\\.q \\LCD1\:BUART\:rx_status_3\\.main_4 (4.423:4.423:4.423))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_3\\.q \\LCD1\:BUART\:rx_counter_load\\.main_2 (3.616:3.616:3.616))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_3\\.q \\LCD1\:BUART\:rx_load_fifo\\.main_3 (3.616:3.616:3.616))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_3\\.q \\LCD1\:BUART\:rx_state_0\\.main_3 (4.173:4.173:4.173))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_3\\.q \\LCD1\:BUART\:rx_state_2\\.main_3 (4.173:4.173:4.173))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_3\\.q \\LCD1\:BUART\:rx_state_3\\.main_3 (4.173:4.173:4.173))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_3\\.q \\LCD1\:BUART\:rx_state_stop1_reg\\.main_2 (3.616:3.616:3.616))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_3\\.q \\LCD1\:BUART\:rx_status_3\\.main_3 (3.616:3.616:3.616))
    (INTERCONNECT \\LCD1\:BUART\:rx_state_stop1_reg\\.q \\LCD1\:BUART\:rx_status_5\\.main_1 (3.670:3.670:3.670))
    (INTERCONNECT \\LCD1\:BUART\:rx_status_3\\.q \\LCD1\:BUART\:sRX\:RxSts\\.status_3 (2.903:2.903:2.903))
    (INTERCONNECT \\LCD1\:BUART\:rx_status_4\\.q \\LCD1\:BUART\:sRX\:RxSts\\.status_4 (2.939:2.939:2.939))
    (INTERCONNECT \\LCD1\:BUART\:rx_status_5\\.q \\LCD1\:BUART\:sRX\:RxSts\\.status_5 (2.938:2.938:2.938))
    (INTERCONNECT \\LCD1\:BUART\:tx_bitclk\\.q \\LCD1\:BUART\:tx_state_0\\.main_5 (4.121:4.121:4.121))
    (INTERCONNECT \\LCD1\:BUART\:tx_bitclk\\.q \\LCD1\:BUART\:tx_state_1\\.main_5 (2.293:2.293:2.293))
    (INTERCONNECT \\LCD1\:BUART\:tx_bitclk\\.q \\LCD1\:BUART\:tx_state_2\\.main_5 (2.293:2.293:2.293))
    (INTERCONNECT \\LCD1\:BUART\:tx_bitclk\\.q \\LCD1\:BUART\:txn\\.main_6 (4.679:4.679:4.679))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD1\:BUART\:counter_load_not\\.main_2 (3.839:3.839:3.839))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.391:4.391:4.391))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD1\:BUART\:tx_bitclk\\.main_2 (4.361:4.361:4.361))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD1\:BUART\:tx_state_0\\.main_2 (3.839:3.839:3.839))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD1\:BUART\:tx_state_1\\.main_2 (4.361:4.361:4.361))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD1\:BUART\:tx_state_2\\.main_2 (4.361:4.361:4.361))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD1\:BUART\:tx_status_0\\.main_2 (3.839:3.839:3.839))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\LCD1\:BUART\:tx_state_1\\.main_4 (3.859:3.859:3.859))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\LCD1\:BUART\:tx_state_2\\.main_4 (3.859:3.859:3.859))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\LCD1\:BUART\:txn\\.main_5 (2.931:2.931:2.931))
    (INTERCONNECT \\LCD1\:BUART\:tx_ctrl_mark_last\\.q \\LCD1\:BUART\:rx_counter_load\\.main_0 (2.622:2.622:2.622))
    (INTERCONNECT \\LCD1\:BUART\:tx_ctrl_mark_last\\.q \\LCD1\:BUART\:rx_load_fifo\\.main_0 (2.622:2.622:2.622))
    (INTERCONNECT \\LCD1\:BUART\:tx_ctrl_mark_last\\.q \\LCD1\:BUART\:rx_state_0\\.main_0 (2.622:2.622:2.622))
    (INTERCONNECT \\LCD1\:BUART\:tx_ctrl_mark_last\\.q \\LCD1\:BUART\:rx_state_2\\.main_0 (2.622:2.622:2.622))
    (INTERCONNECT \\LCD1\:BUART\:tx_ctrl_mark_last\\.q \\LCD1\:BUART\:rx_state_3\\.main_0 (2.622:2.622:2.622))
    (INTERCONNECT \\LCD1\:BUART\:tx_ctrl_mark_last\\.q \\LCD1\:BUART\:rx_state_stop1_reg\\.main_0 (2.622:2.622:2.622))
    (INTERCONNECT \\LCD1\:BUART\:tx_ctrl_mark_last\\.q \\LCD1\:BUART\:rx_status_3\\.main_0 (2.622:2.622:2.622))
    (INTERCONNECT \\LCD1\:BUART\:tx_ctrl_mark_last\\.q \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (3.533:3.533:3.533))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD1\:BUART\:sTX\:TxSts\\.status_1 (4.502:4.502:4.502))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD1\:BUART\:tx_state_0\\.main_3 (3.166:3.166:3.166))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD1\:BUART\:tx_status_0\\.main_3 (3.166:3.166:3.166))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LCD1\:BUART\:sTX\:TxSts\\.status_3 (4.583:4.583:4.583))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LCD1\:BUART\:tx_status_2\\.main_0 (3.237:3.237:3.237))
    (INTERCONNECT \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\LCD1\:BUART\:txn\\.main_3 (2.316:2.316:2.316))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_0\\.q \\LCD1\:BUART\:counter_load_not\\.main_1 (2.888:2.888:2.888))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_0\\.q \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (2.893:2.893:2.893))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_0\\.q \\LCD1\:BUART\:tx_bitclk\\.main_1 (3.807:3.807:3.807))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_0\\.q \\LCD1\:BUART\:tx_state_0\\.main_1 (2.888:2.888:2.888))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_0\\.q \\LCD1\:BUART\:tx_state_1\\.main_1 (3.807:3.807:3.807))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_0\\.q \\LCD1\:BUART\:tx_state_2\\.main_1 (3.807:3.807:3.807))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_0\\.q \\LCD1\:BUART\:tx_status_0\\.main_1 (2.888:2.888:2.888))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_0\\.q \\LCD1\:BUART\:txn\\.main_2 (2.880:2.880:2.880))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_1\\.q \\LCD1\:BUART\:counter_load_not\\.main_0 (4.605:4.605:4.605))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_1\\.q \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (5.326:5.326:5.326))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_1\\.q \\LCD1\:BUART\:tx_bitclk\\.main_0 (2.626:2.626:2.626))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_1\\.q \\LCD1\:BUART\:tx_state_0\\.main_0 (4.605:4.605:4.605))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_1\\.q \\LCD1\:BUART\:tx_state_1\\.main_0 (2.626:2.626:2.626))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_1\\.q \\LCD1\:BUART\:tx_state_2\\.main_0 (2.626:2.626:2.626))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_1\\.q \\LCD1\:BUART\:tx_status_0\\.main_0 (4.605:4.605:4.605))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_1\\.q \\LCD1\:BUART\:txn\\.main_1 (5.326:5.326:5.326))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_2\\.q \\LCD1\:BUART\:counter_load_not\\.main_3 (4.304:4.304:4.304))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_2\\.q \\LCD1\:BUART\:tx_bitclk\\.main_3 (2.617:2.617:2.617))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_2\\.q \\LCD1\:BUART\:tx_state_0\\.main_4 (4.304:4.304:4.304))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_2\\.q \\LCD1\:BUART\:tx_state_1\\.main_3 (2.617:2.617:2.617))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_2\\.q \\LCD1\:BUART\:tx_state_2\\.main_3 (2.617:2.617:2.617))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_2\\.q \\LCD1\:BUART\:tx_status_0\\.main_4 (4.304:4.304:4.304))
    (INTERCONNECT \\LCD1\:BUART\:tx_state_2\\.q \\LCD1\:BUART\:txn\\.main_4 (4.864:4.864:4.864))
    (INTERCONNECT \\LCD1\:BUART\:tx_status_0\\.q \\LCD1\:BUART\:sTX\:TxSts\\.status_0 (5.428:5.428:5.428))
    (INTERCONNECT \\LCD1\:BUART\:tx_status_2\\.q \\LCD1\:BUART\:sTX\:TxSts\\.status_2 (2.930:2.930:2.930))
    (INTERCONNECT \\LCD1\:BUART\:txn\\.q Net_2.main_0 (4.884:4.884:4.884))
    (INTERCONNECT \\LCD1\:BUART\:txn\\.q \\LCD1\:BUART\:txn\\.main_0 (2.615:2.615:2.615))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN1_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 MODIN1_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LCD1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\LCD2\:BUART\:counter_load_not\\.q \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.324:2.324:2.324))
    (INTERCONNECT \\LCD2\:BUART\:rx_bitclk_enable\\.q \\LCD2\:BUART\:rx_load_fifo\\.main_2 (3.375:3.375:3.375))
    (INTERCONNECT \\LCD2\:BUART\:rx_bitclk_enable\\.q \\LCD2\:BUART\:rx_state_0\\.main_2 (3.357:3.357:3.357))
    (INTERCONNECT \\LCD2\:BUART\:rx_bitclk_enable\\.q \\LCD2\:BUART\:rx_state_2\\.main_2 (3.357:3.357:3.357))
    (INTERCONNECT \\LCD2\:BUART\:rx_bitclk_enable\\.q \\LCD2\:BUART\:rx_state_3\\.main_2 (3.357:3.357:3.357))
    (INTERCONNECT \\LCD2\:BUART\:rx_bitclk_enable\\.q \\LCD2\:BUART\:rx_status_3\\.main_2 (3.375:3.375:3.375))
    (INTERCONNECT \\LCD2\:BUART\:rx_bitclk_enable\\.q \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.300:2.300:2.300))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_0 \\LCD2\:BUART\:rx_bitclk_enable\\.main_2 (2.916:2.916:2.916))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_0.main_1 (3.107:3.107:3.107))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN5_1.main_1 (3.107:3.107:3.107))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_1 \\LCD2\:BUART\:rx_bitclk_enable\\.main_1 (3.096:3.096:3.096))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_0.main_0 (3.889:3.889:3.889))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN5_1.main_0 (3.889:3.889:3.889))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxBitCounter\\.count_2 \\LCD2\:BUART\:rx_bitclk_enable\\.main_0 (4.459:4.459:4.459))
    (INTERCONNECT \\LCD2\:BUART\:rx_counter_load\\.q \\LCD2\:BUART\:sRX\:RxBitCounter\\.load (2.318:2.318:2.318))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\LCD2\:BUART\:rx_status_4\\.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\LCD2\:BUART\:rx_status_5\\.main_0 (2.293:2.293:2.293))
    (INTERCONNECT \\LCD2\:BUART\:rx_last\\.q \\LCD2\:BUART\:rx_state_2\\.main_5 (2.911:2.911:2.911))
    (INTERCONNECT \\LCD2\:BUART\:rx_load_fifo\\.q \\LCD2\:BUART\:rx_status_4\\.main_0 (3.861:3.861:3.861))
    (INTERCONNECT \\LCD2\:BUART\:rx_load_fifo\\.q \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.413:4.413:4.413))
    (INTERCONNECT \\LCD2\:BUART\:rx_postpoll\\.q \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.309:2.309:2.309))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_0\\.q \\LCD2\:BUART\:rx_counter_load\\.main_1 (2.596:2.596:2.596))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_0\\.q \\LCD2\:BUART\:rx_load_fifo\\.main_1 (2.596:2.596:2.596))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_0\\.q \\LCD2\:BUART\:rx_state_0\\.main_1 (2.598:2.598:2.598))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_0\\.q \\LCD2\:BUART\:rx_state_2\\.main_1 (2.598:2.598:2.598))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_0\\.q \\LCD2\:BUART\:rx_state_3\\.main_1 (2.598:2.598:2.598))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_0\\.q \\LCD2\:BUART\:rx_state_stop1_reg\\.main_1 (2.596:2.596:2.596))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_0\\.q \\LCD2\:BUART\:rx_status_3\\.main_1 (2.596:2.596:2.596))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_0\\.q \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.506:3.506:3.506))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_2\\.q \\LCD2\:BUART\:rx_counter_load\\.main_3 (2.788:2.788:2.788))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_2\\.q \\LCD2\:BUART\:rx_load_fifo\\.main_4 (2.788:2.788:2.788))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_2\\.q \\LCD2\:BUART\:rx_state_0\\.main_4 (2.790:2.790:2.790))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_2\\.q \\LCD2\:BUART\:rx_state_2\\.main_4 (2.790:2.790:2.790))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_2\\.q \\LCD2\:BUART\:rx_state_3\\.main_4 (2.790:2.790:2.790))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_2\\.q \\LCD2\:BUART\:rx_state_stop1_reg\\.main_3 (2.788:2.788:2.788))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_2\\.q \\LCD2\:BUART\:rx_status_3\\.main_4 (2.788:2.788:2.788))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_3\\.q \\LCD2\:BUART\:rx_counter_load\\.main_2 (2.798:2.798:2.798))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_3\\.q \\LCD2\:BUART\:rx_load_fifo\\.main_3 (2.798:2.798:2.798))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_3\\.q \\LCD2\:BUART\:rx_state_0\\.main_3 (2.779:2.779:2.779))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_3\\.q \\LCD2\:BUART\:rx_state_2\\.main_3 (2.779:2.779:2.779))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_3\\.q \\LCD2\:BUART\:rx_state_3\\.main_3 (2.779:2.779:2.779))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_3\\.q \\LCD2\:BUART\:rx_state_stop1_reg\\.main_2 (2.798:2.798:2.798))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_3\\.q \\LCD2\:BUART\:rx_status_3\\.main_3 (2.798:2.798:2.798))
    (INTERCONNECT \\LCD2\:BUART\:rx_state_stop1_reg\\.q \\LCD2\:BUART\:rx_status_5\\.main_1 (2.917:2.917:2.917))
    (INTERCONNECT \\LCD2\:BUART\:rx_status_3\\.q \\LCD2\:BUART\:sRX\:RxSts\\.status_3 (2.903:2.903:2.903))
    (INTERCONNECT \\LCD2\:BUART\:rx_status_4\\.q \\LCD2\:BUART\:sRX\:RxSts\\.status_4 (5.503:5.503:5.503))
    (INTERCONNECT \\LCD2\:BUART\:rx_status_5\\.q \\LCD2\:BUART\:sRX\:RxSts\\.status_5 (6.085:6.085:6.085))
    (INTERCONNECT \\LCD2\:BUART\:tx_bitclk\\.q \\LCD2\:BUART\:tx_state_0\\.main_5 (2.776:2.776:2.776))
    (INTERCONNECT \\LCD2\:BUART\:tx_bitclk\\.q \\LCD2\:BUART\:tx_state_1\\.main_5 (2.767:2.767:2.767))
    (INTERCONNECT \\LCD2\:BUART\:tx_bitclk\\.q \\LCD2\:BUART\:tx_state_2\\.main_5 (2.767:2.767:2.767))
    (INTERCONNECT \\LCD2\:BUART\:tx_bitclk\\.q \\LCD2\:BUART\:txn\\.main_6 (3.683:3.683:3.683))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD2\:BUART\:counter_load_not\\.main_2 (2.782:2.782:2.782))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (3.694:3.694:3.694))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD2\:BUART\:tx_bitclk\\.main_2 (2.798:2.798:2.798))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD2\:BUART\:tx_state_0\\.main_2 (2.798:2.798:2.798))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD2\:BUART\:tx_state_1\\.main_2 (2.782:2.782:2.782))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD2\:BUART\:tx_state_2\\.main_2 (2.782:2.782:2.782))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\LCD2\:BUART\:tx_status_0\\.main_2 (2.798:2.798:2.798))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\LCD2\:BUART\:tx_state_1\\.main_4 (2.306:2.306:2.306))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\LCD2\:BUART\:tx_state_2\\.main_4 (2.306:2.306:2.306))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\LCD2\:BUART\:txn\\.main_5 (3.222:3.222:3.222))
    (INTERCONNECT \\LCD2\:BUART\:tx_ctrl_mark_last\\.q \\LCD2\:BUART\:rx_counter_load\\.main_0 (7.569:7.569:7.569))
    (INTERCONNECT \\LCD2\:BUART\:tx_ctrl_mark_last\\.q \\LCD2\:BUART\:rx_load_fifo\\.main_0 (7.569:7.569:7.569))
    (INTERCONNECT \\LCD2\:BUART\:tx_ctrl_mark_last\\.q \\LCD2\:BUART\:rx_state_0\\.main_0 (7.556:7.556:7.556))
    (INTERCONNECT \\LCD2\:BUART\:tx_ctrl_mark_last\\.q \\LCD2\:BUART\:rx_state_2\\.main_0 (7.556:7.556:7.556))
    (INTERCONNECT \\LCD2\:BUART\:tx_ctrl_mark_last\\.q \\LCD2\:BUART\:rx_state_3\\.main_0 (7.556:7.556:7.556))
    (INTERCONNECT \\LCD2\:BUART\:tx_ctrl_mark_last\\.q \\LCD2\:BUART\:rx_state_stop1_reg\\.main_0 (7.569:7.569:7.569))
    (INTERCONNECT \\LCD2\:BUART\:tx_ctrl_mark_last\\.q \\LCD2\:BUART\:rx_status_3\\.main_0 (7.569:7.569:7.569))
    (INTERCONNECT \\LCD2\:BUART\:tx_ctrl_mark_last\\.q \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (9.728:9.728:9.728))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD2\:BUART\:sTX\:TxSts\\.status_1 (5.696:5.696:5.696))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD2\:BUART\:tx_state_0\\.main_3 (4.172:4.172:4.172))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LCD2\:BUART\:tx_status_0\\.main_3 (4.172:4.172:4.172))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LCD2\:BUART\:sTX\:TxSts\\.status_3 (2.917:2.917:2.917))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LCD2\:BUART\:tx_status_2\\.main_0 (2.305:2.305:2.305))
    (INTERCONNECT \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\LCD2\:BUART\:txn\\.main_3 (2.308:2.308:2.308))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_0\\.q \\LCD2\:BUART\:counter_load_not\\.main_1 (3.479:3.479:3.479))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_0\\.q \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (5.722:5.722:5.722))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_0\\.q \\LCD2\:BUART\:tx_bitclk\\.main_1 (3.199:3.199:3.199))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_0\\.q \\LCD2\:BUART\:tx_state_0\\.main_1 (3.199:3.199:3.199))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_0\\.q \\LCD2\:BUART\:tx_state_1\\.main_1 (3.479:3.479:3.479))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_0\\.q \\LCD2\:BUART\:tx_state_2\\.main_1 (3.479:3.479:3.479))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_0\\.q \\LCD2\:BUART\:tx_status_0\\.main_1 (3.199:3.199:3.199))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_0\\.q \\LCD2\:BUART\:txn\\.main_2 (6.276:6.276:6.276))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_1\\.q \\LCD2\:BUART\:counter_load_not\\.main_0 (3.104:3.104:3.104))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_1\\.q \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.980:4.980:4.980))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_1\\.q \\LCD2\:BUART\:tx_bitclk\\.main_0 (3.662:3.662:3.662))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_1\\.q \\LCD2\:BUART\:tx_state_0\\.main_0 (3.662:3.662:3.662))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_1\\.q \\LCD2\:BUART\:tx_state_1\\.main_0 (3.104:3.104:3.104))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_1\\.q \\LCD2\:BUART\:tx_state_2\\.main_0 (3.104:3.104:3.104))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_1\\.q \\LCD2\:BUART\:tx_status_0\\.main_0 (3.662:3.662:3.662))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_1\\.q \\LCD2\:BUART\:txn\\.main_1 (4.282:4.282:4.282))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_2\\.q \\LCD2\:BUART\:counter_load_not\\.main_3 (2.796:2.796:2.796))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_2\\.q \\LCD2\:BUART\:tx_bitclk\\.main_3 (2.773:2.773:2.773))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_2\\.q \\LCD2\:BUART\:tx_state_0\\.main_4 (2.773:2.773:2.773))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_2\\.q \\LCD2\:BUART\:tx_state_1\\.main_3 (2.796:2.796:2.796))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_2\\.q \\LCD2\:BUART\:tx_state_2\\.main_3 (2.796:2.796:2.796))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_2\\.q \\LCD2\:BUART\:tx_status_0\\.main_4 (2.773:2.773:2.773))
    (INTERCONNECT \\LCD2\:BUART\:tx_state_2\\.q \\LCD2\:BUART\:txn\\.main_4 (3.710:3.710:3.710))
    (INTERCONNECT \\LCD2\:BUART\:tx_status_0\\.q \\LCD2\:BUART\:sTX\:TxSts\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\LCD2\:BUART\:tx_status_2\\.q \\LCD2\:BUART\:sTX\:TxSts\\.status_2 (2.938:2.938:2.938))
    (INTERCONNECT \\LCD2\:BUART\:txn\\.q Net_26.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\LCD2\:BUART\:txn\\.q \\LCD2\:BUART\:txn\\.main_0 (2.303:2.303:2.303))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN5_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN5_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LCD2\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\PSOC\:BUART\:counter_load_not\\.q \\PSOC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.850:2.850:2.850))
    (INTERCONNECT \\PSOC\:BUART\:pollcount_0\\.q \\PSOC\:BUART\:pollcount_0\\.main_2 (3.067:3.067:3.067))
    (INTERCONNECT \\PSOC\:BUART\:pollcount_0\\.q \\PSOC\:BUART\:pollcount_1\\.main_3 (3.067:3.067:3.067))
    (INTERCONNECT \\PSOC\:BUART\:pollcount_0\\.q \\PSOC\:BUART\:rx_postpoll\\.main_1 (3.995:3.995:3.995))
    (INTERCONNECT \\PSOC\:BUART\:pollcount_0\\.q \\PSOC\:BUART\:rx_state_0\\.main_9 (3.070:3.070:3.070))
    (INTERCONNECT \\PSOC\:BUART\:pollcount_0\\.q \\PSOC\:BUART\:rx_status_3\\.main_6 (2.944:2.944:2.944))
    (INTERCONNECT \\PSOC\:BUART\:pollcount_1\\.q \\PSOC\:BUART\:pollcount_1\\.main_2 (3.244:3.244:3.244))
    (INTERCONNECT \\PSOC\:BUART\:pollcount_1\\.q \\PSOC\:BUART\:rx_postpoll\\.main_0 (3.739:3.739:3.739))
    (INTERCONNECT \\PSOC\:BUART\:pollcount_1\\.q \\PSOC\:BUART\:rx_state_0\\.main_8 (3.240:3.240:3.240))
    (INTERCONNECT \\PSOC\:BUART\:pollcount_1\\.q \\PSOC\:BUART\:rx_status_3\\.main_5 (3.241:3.241:3.241))
    (INTERCONNECT \\PSOC\:BUART\:rx_bitclk_enable\\.q \\PSOC\:BUART\:rx_load_fifo\\.main_2 (2.785:2.785:2.785))
    (INTERCONNECT \\PSOC\:BUART\:rx_bitclk_enable\\.q \\PSOC\:BUART\:rx_state_0\\.main_2 (2.794:2.794:2.794))
    (INTERCONNECT \\PSOC\:BUART\:rx_bitclk_enable\\.q \\PSOC\:BUART\:rx_state_2\\.main_2 (2.794:2.794:2.794))
    (INTERCONNECT \\PSOC\:BUART\:rx_bitclk_enable\\.q \\PSOC\:BUART\:rx_state_3\\.main_2 (2.794:2.794:2.794))
    (INTERCONNECT \\PSOC\:BUART\:rx_bitclk_enable\\.q \\PSOC\:BUART\:rx_status_3\\.main_2 (2.785:2.785:2.785))
    (INTERCONNECT \\PSOC\:BUART\:rx_bitclk_enable\\.q \\PSOC\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (3.690:3.690:3.690))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_0 \\PSOC\:BUART\:rx_bitclk_enable\\.main_2 (2.321:2.321:2.321))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_1 \\PSOC\:BUART\:pollcount_0\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_1 \\PSOC\:BUART\:pollcount_1\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_1 \\PSOC\:BUART\:rx_bitclk_enable\\.main_1 (2.310:2.310:2.310))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_2 \\PSOC\:BUART\:pollcount_0\\.main_0 (2.309:2.309:2.309))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_2 \\PSOC\:BUART\:pollcount_1\\.main_0 (2.309:2.309:2.309))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_2 \\PSOC\:BUART\:rx_bitclk_enable\\.main_0 (2.309:2.309:2.309))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_4 \\PSOC\:BUART\:rx_load_fifo\\.main_7 (2.800:2.800:2.800))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_4 \\PSOC\:BUART\:rx_state_0\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_4 \\PSOC\:BUART\:rx_state_2\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_4 \\PSOC\:BUART\:rx_state_3\\.main_7 (2.803:2.803:2.803))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_5 \\PSOC\:BUART\:rx_load_fifo\\.main_6 (2.787:2.787:2.787))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_5 \\PSOC\:BUART\:rx_state_0\\.main_6 (2.799:2.799:2.799))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_5 \\PSOC\:BUART\:rx_state_2\\.main_6 (2.799:2.799:2.799))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_5 \\PSOC\:BUART\:rx_state_3\\.main_6 (2.799:2.799:2.799))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_6 \\PSOC\:BUART\:rx_load_fifo\\.main_5 (2.783:2.783:2.783))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_6 \\PSOC\:BUART\:rx_state_0\\.main_5 (2.795:2.795:2.795))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_6 \\PSOC\:BUART\:rx_state_2\\.main_5 (2.795:2.795:2.795))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxBitCounter\\.count_6 \\PSOC\:BUART\:rx_state_3\\.main_5 (2.795:2.795:2.795))
    (INTERCONNECT \\PSOC\:BUART\:rx_counter_load\\.q \\PSOC\:BUART\:sRX\:RxBitCounter\\.load (2.323:2.323:2.323))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\PSOC\:BUART\:rx_status_4\\.main_1 (3.650:3.650:3.650))
    (INTERCONNECT \\PSOC\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\PSOC\:BUART\:rx_status_5\\.main_0 (2.929:2.929:2.929))
    (INTERCONNECT \\PSOC\:BUART\:rx_last\\.q \\PSOC\:BUART\:rx_state_2\\.main_8 (4.397:4.397:4.397))
    (INTERCONNECT \\PSOC\:BUART\:rx_load_fifo\\.q \\PSOC\:BUART\:rx_status_4\\.main_0 (3.854:3.854:3.854))
    (INTERCONNECT \\PSOC\:BUART\:rx_load_fifo\\.q \\PSOC\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.557:4.557:4.557))
    (INTERCONNECT \\PSOC\:BUART\:rx_postpoll\\.q \\PSOC\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.321:2.321:2.321))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_0\\.q \\PSOC\:BUART\:rx_counter_load\\.main_1 (3.472:3.472:3.472))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_0\\.q \\PSOC\:BUART\:rx_load_fifo\\.main_1 (3.472:3.472:3.472))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_0\\.q \\PSOC\:BUART\:rx_state_0\\.main_1 (3.188:3.188:3.188))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_0\\.q \\PSOC\:BUART\:rx_state_2\\.main_1 (3.188:3.188:3.188))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_0\\.q \\PSOC\:BUART\:rx_state_3\\.main_1 (3.188:3.188:3.188))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_0\\.q \\PSOC\:BUART\:rx_state_stop1_reg\\.main_1 (3.472:3.472:3.472))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_0\\.q \\PSOC\:BUART\:rx_status_3\\.main_1 (3.472:3.472:3.472))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_0\\.q \\PSOC\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (4.814:4.814:4.814))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_2\\.q \\PSOC\:BUART\:rx_counter_load\\.main_3 (2.776:2.776:2.776))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_2\\.q \\PSOC\:BUART\:rx_load_fifo\\.main_4 (2.776:2.776:2.776))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_2\\.q \\PSOC\:BUART\:rx_state_0\\.main_4 (2.765:2.765:2.765))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_2\\.q \\PSOC\:BUART\:rx_state_2\\.main_4 (2.765:2.765:2.765))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_2\\.q \\PSOC\:BUART\:rx_state_3\\.main_4 (2.765:2.765:2.765))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_2\\.q \\PSOC\:BUART\:rx_state_stop1_reg\\.main_3 (2.776:2.776:2.776))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_2\\.q \\PSOC\:BUART\:rx_status_3\\.main_4 (2.776:2.776:2.776))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_3\\.q \\PSOC\:BUART\:rx_counter_load\\.main_2 (2.789:2.789:2.789))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_3\\.q \\PSOC\:BUART\:rx_load_fifo\\.main_3 (2.789:2.789:2.789))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_3\\.q \\PSOC\:BUART\:rx_state_0\\.main_3 (2.790:2.790:2.790))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_3\\.q \\PSOC\:BUART\:rx_state_2\\.main_3 (2.790:2.790:2.790))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_3\\.q \\PSOC\:BUART\:rx_state_3\\.main_3 (2.790:2.790:2.790))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_3\\.q \\PSOC\:BUART\:rx_state_stop1_reg\\.main_2 (2.789:2.789:2.789))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_3\\.q \\PSOC\:BUART\:rx_status_3\\.main_3 (2.789:2.789:2.789))
    (INTERCONNECT \\PSOC\:BUART\:rx_state_stop1_reg\\.q \\PSOC\:BUART\:rx_status_5\\.main_1 (3.656:3.656:3.656))
    (INTERCONNECT \\PSOC\:BUART\:rx_status_3\\.q \\PSOC\:BUART\:sRX\:RxSts\\.status_3 (4.555:4.555:4.555))
    (INTERCONNECT \\PSOC\:BUART\:rx_status_4\\.q \\PSOC\:BUART\:sRX\:RxSts\\.status_4 (4.188:4.188:4.188))
    (INTERCONNECT \\PSOC\:BUART\:rx_status_5\\.q \\PSOC\:BUART\:sRX\:RxSts\\.status_5 (4.432:4.432:4.432))
    (INTERCONNECT \\PSOC\:BUART\:tx_bitclk\\.q \\PSOC\:BUART\:tx_state_0\\.main_5 (3.359:3.359:3.359))
    (INTERCONNECT \\PSOC\:BUART\:tx_bitclk\\.q \\PSOC\:BUART\:tx_state_1\\.main_5 (2.317:2.317:2.317))
    (INTERCONNECT \\PSOC\:BUART\:tx_bitclk\\.q \\PSOC\:BUART\:tx_state_2\\.main_5 (2.317:2.317:2.317))
    (INTERCONNECT \\PSOC\:BUART\:tx_bitclk\\.q \\PSOC\:BUART\:txn\\.main_6 (3.372:3.372:3.372))
    (INTERCONNECT \\PSOC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\PSOC\:BUART\:counter_load_not\\.main_2 (4.053:4.053:4.053))
    (INTERCONNECT \\PSOC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\PSOC\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.573:4.573:4.573))
    (INTERCONNECT \\PSOC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\PSOC\:BUART\:tx_bitclk\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\PSOC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\PSOC\:BUART\:tx_state_0\\.main_2 (4.053:4.053:4.053))
    (INTERCONNECT \\PSOC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\PSOC\:BUART\:tx_state_1\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\PSOC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\PSOC\:BUART\:tx_state_2\\.main_2 (2.297:2.297:2.297))
    (INTERCONNECT \\PSOC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\PSOC\:BUART\:tx_status_0\\.main_2 (4.053:4.053:4.053))
    (INTERCONNECT \\PSOC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\PSOC\:BUART\:tx_state_1\\.main_4 (2.303:2.303:2.303))
    (INTERCONNECT \\PSOC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\PSOC\:BUART\:tx_state_2\\.main_4 (2.303:2.303:2.303))
    (INTERCONNECT \\PSOC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\PSOC\:BUART\:txn\\.main_5 (3.196:3.196:3.196))
    (INTERCONNECT \\PSOC\:BUART\:tx_ctrl_mark_last\\.q \\PSOC\:BUART\:rx_counter_load\\.main_0 (10.771:10.771:10.771))
    (INTERCONNECT \\PSOC\:BUART\:tx_ctrl_mark_last\\.q \\PSOC\:BUART\:rx_load_fifo\\.main_0 (10.771:10.771:10.771))
    (INTERCONNECT \\PSOC\:BUART\:tx_ctrl_mark_last\\.q \\PSOC\:BUART\:rx_state_0\\.main_0 (13.670:13.670:13.670))
    (INTERCONNECT \\PSOC\:BUART\:tx_ctrl_mark_last\\.q \\PSOC\:BUART\:rx_state_2\\.main_0 (13.670:13.670:13.670))
    (INTERCONNECT \\PSOC\:BUART\:tx_ctrl_mark_last\\.q \\PSOC\:BUART\:rx_state_3\\.main_0 (13.670:13.670:13.670))
    (INTERCONNECT \\PSOC\:BUART\:tx_ctrl_mark_last\\.q \\PSOC\:BUART\:rx_state_stop1_reg\\.main_0 (10.771:10.771:10.771))
    (INTERCONNECT \\PSOC\:BUART\:tx_ctrl_mark_last\\.q \\PSOC\:BUART\:rx_status_3\\.main_0 (10.771:10.771:10.771))
    (INTERCONNECT \\PSOC\:BUART\:tx_ctrl_mark_last\\.q \\PSOC\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (8.091:8.091:8.091))
    (INTERCONNECT \\PSOC\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\PSOC\:BUART\:sTX\:TxSts\\.status_1 (5.645:5.645:5.645))
    (INTERCONNECT \\PSOC\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\PSOC\:BUART\:tx_state_0\\.main_3 (4.219:4.219:4.219))
    (INTERCONNECT \\PSOC\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\PSOC\:BUART\:tx_status_0\\.main_3 (4.219:4.219:4.219))
    (INTERCONNECT \\PSOC\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\PSOC\:BUART\:sTX\:TxSts\\.status_3 (2.707:2.707:2.707))
    (INTERCONNECT \\PSOC\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\PSOC\:BUART\:tx_status_2\\.main_0 (2.720:2.720:2.720))
    (INTERCONNECT \\PSOC\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\PSOC\:BUART\:txn\\.main_3 (2.248:2.248:2.248))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_0\\.q \\PSOC\:BUART\:counter_load_not\\.main_1 (2.839:2.839:2.839))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_0\\.q \\PSOC\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (2.975:2.975:2.975))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_0\\.q \\PSOC\:BUART\:tx_bitclk\\.main_1 (3.754:3.754:3.754))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_0\\.q \\PSOC\:BUART\:tx_state_0\\.main_1 (2.839:2.839:2.839))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_0\\.q \\PSOC\:BUART\:tx_state_1\\.main_1 (3.754:3.754:3.754))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_0\\.q \\PSOC\:BUART\:tx_state_2\\.main_1 (3.754:3.754:3.754))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_0\\.q \\PSOC\:BUART\:tx_status_0\\.main_1 (2.839:2.839:2.839))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_0\\.q \\PSOC\:BUART\:txn\\.main_2 (2.966:2.966:2.966))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_1\\.q \\PSOC\:BUART\:counter_load_not\\.main_0 (3.829:3.829:3.829))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_1\\.q \\PSOC\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.206:4.206:4.206))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_1\\.q \\PSOC\:BUART\:tx_bitclk\\.main_0 (2.313:2.313:2.313))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_1\\.q \\PSOC\:BUART\:tx_state_0\\.main_0 (3.829:3.829:3.829))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_1\\.q \\PSOC\:BUART\:tx_state_1\\.main_0 (2.313:2.313:2.313))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_1\\.q \\PSOC\:BUART\:tx_state_2\\.main_0 (2.313:2.313:2.313))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_1\\.q \\PSOC\:BUART\:tx_status_0\\.main_0 (3.829:3.829:3.829))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_1\\.q \\PSOC\:BUART\:txn\\.main_1 (4.736:4.736:4.736))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_2\\.q \\PSOC\:BUART\:counter_load_not\\.main_3 (6.664:6.664:6.664))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_2\\.q \\PSOC\:BUART\:tx_bitclk\\.main_3 (5.067:5.067:5.067))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_2\\.q \\PSOC\:BUART\:tx_state_0\\.main_4 (6.664:6.664:6.664))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_2\\.q \\PSOC\:BUART\:tx_state_1\\.main_3 (5.067:5.067:5.067))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_2\\.q \\PSOC\:BUART\:tx_state_2\\.main_3 (5.067:5.067:5.067))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_2\\.q \\PSOC\:BUART\:tx_status_0\\.main_4 (6.664:6.664:6.664))
    (INTERCONNECT \\PSOC\:BUART\:tx_state_2\\.q \\PSOC\:BUART\:txn\\.main_4 (7.188:7.188:7.188))
    (INTERCONNECT \\PSOC\:BUART\:tx_status_0\\.q \\PSOC\:BUART\:sTX\:TxSts\\.status_0 (2.260:2.260:2.260))
    (INTERCONNECT \\PSOC\:BUART\:tx_status_2\\.q \\PSOC\:BUART\:sTX\:TxSts\\.status_2 (2.251:2.251:2.251))
    (INTERCONNECT \\PSOC\:BUART\:txn\\.q Net_133.main_0 (2.228:2.228:2.228))
    (INTERCONNECT \\PSOC\:BUART\:txn\\.q \\PSOC\:BUART\:txn\\.main_0 (2.228:2.228:2.228))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PSOC\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\SPIM\:BSPIM\:cnt_enable\\.q \\SPIM\:BSPIM\:BitCounter\\.enable (2.688:2.688:2.688))
    (INTERCONNECT \\SPIM\:BSPIM\:cnt_enable\\.q \\SPIM\:BSPIM\:cnt_enable\\.main_3 (2.679:2.679:2.679))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 Net_165.main_9 (2.862:2.862:2.862))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:ld_ident\\.main_7 (2.862:2.862:2.862))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:load_cond\\.main_7 (2.873:2.873:2.873))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:load_rx_data\\.main_4 (2.862:2.862:2.862))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:rx_status_6\\.main_4 (2.873:2.873:2.873))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:state_1\\.main_7 (2.862:2.862:2.862))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:state_2\\.main_7 (2.862:2.862:2.862))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 Net_165.main_8 (2.865:2.865:2.865))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:ld_ident\\.main_6 (2.865:2.865:2.865))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:load_cond\\.main_6 (2.874:2.874:2.874))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:load_rx_data\\.main_3 (2.865:2.865:2.865))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:rx_status_6\\.main_3 (2.874:2.874:2.874))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:state_1\\.main_6 (2.865:2.865:2.865))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:state_2\\.main_6 (2.865:2.865:2.865))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 Net_165.main_7 (2.880:2.880:2.880))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:ld_ident\\.main_5 (2.885:2.885:2.885))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:load_cond\\.main_5 (2.888:2.888:2.888))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:load_rx_data\\.main_2 (2.880:2.880:2.880))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:rx_status_6\\.main_2 (2.888:2.888:2.888))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:state_1\\.main_5 (2.885:2.885:2.885))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:state_2\\.main_5 (2.885:2.885:2.885))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 Net_165.main_6 (3.790:3.790:3.790))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:ld_ident\\.main_4 (3.393:3.393:3.393))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:load_cond\\.main_4 (4.311:4.311:4.311))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:load_rx_data\\.main_1 (3.790:3.790:3.790))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:rx_status_6\\.main_1 (4.311:4.311:4.311))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:state_1\\.main_4 (3.393:3.393:3.393))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:state_2\\.main_4 (3.393:3.393:3.393))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 Net_165.main_5 (3.817:3.817:3.817))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:ld_ident\\.main_3 (3.431:3.431:3.431))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:load_cond\\.main_3 (4.339:4.339:4.339))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:load_rx_data\\.main_0 (3.817:3.817:3.817))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:rx_status_6\\.main_0 (4.339:4.339:4.339))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:state_1\\.main_3 (3.431:3.431:3.431))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:state_2\\.main_3 (3.431:3.431:3.431))
    (INTERCONNECT \\SPIM\:BSPIM\:ld_ident\\.q Net_165.main_10 (2.532:2.532:2.532))
    (INTERCONNECT \\SPIM\:BSPIM\:ld_ident\\.q \\SPIM\:BSPIM\:ld_ident\\.main_8 (2.530:2.530:2.530))
    (INTERCONNECT \\SPIM\:BSPIM\:ld_ident\\.q \\SPIM\:BSPIM\:state_1\\.main_9 (2.530:2.530:2.530))
    (INTERCONNECT \\SPIM\:BSPIM\:ld_ident\\.q \\SPIM\:BSPIM\:state_2\\.main_9 (2.530:2.530:2.530))
    (INTERCONNECT \\SPIM\:BSPIM\:load_cond\\.q \\SPIM\:BSPIM\:load_cond\\.main_8 (2.242:2.242:2.242))
    (INTERCONNECT \\SPIM\:BSPIM\:load_rx_data\\.q \\SPIM\:BSPIM\:TxStsReg\\.status_3 (6.445:6.445:6.445))
    (INTERCONNECT \\SPIM\:BSPIM\:load_rx_data\\.q \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_load (4.263:4.263:4.263))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.so_comb Net_165.main_4 (2.246:2.246:2.246))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPIM\:BSPIM\:RxStsReg\\.status_4 (2.543:2.543:2.543))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPIM\:BSPIM\:rx_status_6\\.main_5 (2.555:2.555:2.555))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\SPIM\:BSPIM\:RxStsReg\\.status_5 (2.235:2.235:2.235))
    (INTERCONNECT \\SPIM\:BSPIM\:rx_status_6\\.q \\SPIM\:BSPIM\:RxStsReg\\.status_6 (2.270:2.270:2.270))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q Net_165.main_3 (4.263:4.263:4.263))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q Net_166.main_2 (4.256:4.256:4.256))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q Net_392.main_2 (4.238:4.238:4.238))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:cnt_enable\\.main_2 (4.256:4.256:4.256))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:ld_ident\\.main_2 (4.264:4.264:4.264))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:load_cond\\.main_2 (5.213:5.213:5.213))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_0 (4.681:4.681:4.681))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:state_0\\.main_2 (5.213:5.213:5.213))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:state_1\\.main_2 (4.264:4.264:4.264))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:state_2\\.main_2 (4.264:4.264:4.264))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:tx_status_0\\.main_2 (4.238:4.238:4.238))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:tx_status_4\\.main_2 (4.238:4.238:4.238))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q Net_165.main_2 (3.451:3.451:3.451))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q Net_166.main_1 (3.704:3.704:3.704))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q Net_392.main_1 (4.602:4.602:4.602))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:cnt_enable\\.main_1 (3.704:3.704:3.704))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:ld_ident\\.main_1 (3.703:3.703:3.703))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:load_cond\\.main_1 (3.711:3.711:3.711))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_1 (3.459:3.459:3.459))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:state_0\\.main_1 (3.711:3.711:3.711))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:state_1\\.main_1 (3.703:3.703:3.703))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:state_2\\.main_1 (3.703:3.703:3.703))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:tx_status_0\\.main_1 (4.602:4.602:4.602))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:tx_status_4\\.main_1 (4.602:4.602:4.602))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q Net_165.main_1 (5.023:5.023:5.023))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q Net_166.main_0 (4.088:4.088:4.088))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q Net_392.main_0 (4.354:4.354:4.354))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:cnt_enable\\.main_0 (4.088:4.088:4.088))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:ld_ident\\.main_0 (4.102:4.102:4.102))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:load_cond\\.main_0 (3.453:3.453:3.453))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_2 (4.501:4.501:4.501))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:state_0\\.main_0 (3.453:3.453:3.453))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:state_1\\.main_0 (4.102:4.102:4.102))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:state_2\\.main_0 (4.102:4.102:4.102))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:tx_status_0\\.main_0 (4.354:4.354:4.354))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:tx_status_4\\.main_0 (4.354:4.354:4.354))
    (INTERCONNECT \\SPIM\:BSPIM\:tx_status_0\\.q \\SPIM\:BSPIM\:TxStsReg\\.status_0 (2.325:2.325:2.325))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPIM\:BSPIM\:TxStsReg\\.status_1 (4.828:4.828:4.828))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPIM\:BSPIM\:state_0\\.main_3 (3.504:3.504:3.504))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPIM\:BSPIM\:state_1\\.main_8 (2.997:2.997:2.997))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPIM\:BSPIM\:state_2\\.main_8 (2.997:2.997:2.997))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_bus_stat_comb \\SPIM\:BSPIM\:TxStsReg\\.status_2 (2.855:2.855:2.855))
    (INTERCONNECT \\SPIM\:BSPIM\:tx_status_4\\.q \\SPIM\:BSPIM\:TxStsReg\\.status_4 (2.317:2.317:2.317))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_165.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_166.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_392.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:ld_ident\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:load_cond\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\WIFI\:BUART\:counter_load_not\\.q \\WIFI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (6.633:6.633:6.633))
    (INTERCONNECT \\WIFI\:BUART\:rx_bitclk_enable\\.q \\WIFI\:BUART\:rx_load_fifo\\.main_2 (3.477:3.477:3.477))
    (INTERCONNECT \\WIFI\:BUART\:rx_bitclk_enable\\.q \\WIFI\:BUART\:rx_state_0\\.main_2 (3.477:3.477:3.477))
    (INTERCONNECT \\WIFI\:BUART\:rx_bitclk_enable\\.q \\WIFI\:BUART\:rx_state_2\\.main_2 (3.460:3.460:3.460))
    (INTERCONNECT \\WIFI\:BUART\:rx_bitclk_enable\\.q \\WIFI\:BUART\:rx_state_3\\.main_2 (3.460:3.460:3.460))
    (INTERCONNECT \\WIFI\:BUART\:rx_bitclk_enable\\.q \\WIFI\:BUART\:rx_status_3\\.main_2 (3.477:3.477:3.477))
    (INTERCONNECT \\WIFI\:BUART\:rx_bitclk_enable\\.q \\WIFI\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (2.538:2.538:2.538))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_0 \\WIFI\:BUART\:rx_bitclk_enable\\.main_2 (2.890:2.890:2.890))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN17_0.main_1 (2.887:2.887:2.887))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN17_1.main_1 (2.887:2.887:2.887))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_1 \\WIFI\:BUART\:rx_bitclk_enable\\.main_1 (2.887:2.887:2.887))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN17_0.main_0 (2.886:2.886:2.886))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN17_1.main_0 (2.886:2.886:2.886))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxBitCounter\\.count_2 \\WIFI\:BUART\:rx_bitclk_enable\\.main_0 (2.886:2.886:2.886))
    (INTERCONNECT \\WIFI\:BUART\:rx_counter_load\\.q \\WIFI\:BUART\:sRX\:RxBitCounter\\.load (2.312:2.312:2.312))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\WIFI\:BUART\:rx_status_4\\.main_1 (2.235:2.235:2.235))
    (INTERCONNECT \\WIFI\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\WIFI\:BUART\:rx_status_5\\.main_0 (2.267:2.267:2.267))
    (INTERCONNECT \\WIFI\:BUART\:rx_last\\.q \\WIFI\:BUART\:rx_state_2\\.main_5 (2.300:2.300:2.300))
    (INTERCONNECT \\WIFI\:BUART\:rx_load_fifo\\.q \\WIFI\:BUART\:rx_status_4\\.main_0 (3.056:3.056:3.056))
    (INTERCONNECT \\WIFI\:BUART\:rx_load_fifo\\.q \\WIFI\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.055:3.055:3.055))
    (INTERCONNECT \\WIFI\:BUART\:rx_postpoll\\.q \\WIFI\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.241:2.241:2.241))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_0\\.q \\WIFI\:BUART\:rx_counter_load\\.main_1 (3.928:3.928:3.928))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_0\\.q \\WIFI\:BUART\:rx_load_fifo\\.main_1 (4.503:4.503:4.503))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_0\\.q \\WIFI\:BUART\:rx_state_0\\.main_1 (4.503:4.503:4.503))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_0\\.q \\WIFI\:BUART\:rx_state_2\\.main_1 (3.928:3.928:3.928))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_0\\.q \\WIFI\:BUART\:rx_state_3\\.main_1 (3.928:3.928:3.928))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_0\\.q \\WIFI\:BUART\:rx_state_stop1_reg\\.main_1 (4.503:4.503:4.503))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_0\\.q \\WIFI\:BUART\:rx_status_3\\.main_1 (4.503:4.503:4.503))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_0\\.q \\WIFI\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.832:3.832:3.832))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_2\\.q \\WIFI\:BUART\:rx_counter_load\\.main_3 (2.604:2.604:2.604))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_2\\.q \\WIFI\:BUART\:rx_load_fifo\\.main_4 (2.610:2.610:2.610))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_2\\.q \\WIFI\:BUART\:rx_state_0\\.main_4 (2.610:2.610:2.610))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_2\\.q \\WIFI\:BUART\:rx_state_2\\.main_4 (2.604:2.604:2.604))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_2\\.q \\WIFI\:BUART\:rx_state_3\\.main_4 (2.604:2.604:2.604))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_2\\.q \\WIFI\:BUART\:rx_state_stop1_reg\\.main_3 (2.610:2.610:2.610))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_2\\.q \\WIFI\:BUART\:rx_status_3\\.main_4 (2.610:2.610:2.610))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_3\\.q \\WIFI\:BUART\:rx_counter_load\\.main_2 (3.774:3.774:3.774))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_3\\.q \\WIFI\:BUART\:rx_load_fifo\\.main_3 (6.070:6.070:6.070))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_3\\.q \\WIFI\:BUART\:rx_state_0\\.main_3 (6.070:6.070:6.070))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_3\\.q \\WIFI\:BUART\:rx_state_2\\.main_3 (3.774:3.774:3.774))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_3\\.q \\WIFI\:BUART\:rx_state_3\\.main_3 (3.774:3.774:3.774))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_3\\.q \\WIFI\:BUART\:rx_state_stop1_reg\\.main_2 (6.070:6.070:6.070))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_3\\.q \\WIFI\:BUART\:rx_status_3\\.main_3 (6.070:6.070:6.070))
    (INTERCONNECT \\WIFI\:BUART\:rx_state_stop1_reg\\.q \\WIFI\:BUART\:rx_status_5\\.main_1 (2.879:2.879:2.879))
    (INTERCONNECT \\WIFI\:BUART\:rx_status_3\\.q \\WIFI\:BUART\:sRX\:RxSts\\.status_3 (2.324:2.324:2.324))
    (INTERCONNECT \\WIFI\:BUART\:rx_status_4\\.q \\WIFI\:BUART\:sRX\:RxSts\\.status_4 (4.344:4.344:4.344))
    (INTERCONNECT \\WIFI\:BUART\:rx_status_5\\.q \\WIFI\:BUART\:sRX\:RxSts\\.status_5 (2.870:2.870:2.870))
    (INTERCONNECT \\WIFI\:BUART\:tx_bitclk\\.q \\WIFI\:BUART\:tx_state_0\\.main_5 (2.584:2.584:2.584))
    (INTERCONNECT \\WIFI\:BUART\:tx_bitclk\\.q \\WIFI\:BUART\:tx_state_1\\.main_5 (3.484:3.484:3.484))
    (INTERCONNECT \\WIFI\:BUART\:tx_bitclk\\.q \\WIFI\:BUART\:tx_state_2\\.main_5 (3.484:3.484:3.484))
    (INTERCONNECT \\WIFI\:BUART\:tx_bitclk\\.q \\WIFI\:BUART\:txn\\.main_6 (2.581:2.581:2.581))
    (INTERCONNECT \\WIFI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\WIFI\:BUART\:counter_load_not\\.main_2 (7.074:7.074:7.074))
    (INTERCONNECT \\WIFI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\WIFI\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (7.056:7.056:7.056))
    (INTERCONNECT \\WIFI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\WIFI\:BUART\:tx_bitclk\\.main_2 (8.161:8.161:8.161))
    (INTERCONNECT \\WIFI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\WIFI\:BUART\:tx_state_0\\.main_2 (8.171:8.171:8.171))
    (INTERCONNECT \\WIFI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\WIFI\:BUART\:tx_state_1\\.main_2 (7.074:7.074:7.074))
    (INTERCONNECT \\WIFI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\WIFI\:BUART\:tx_state_2\\.main_2 (7.074:7.074:7.074))
    (INTERCONNECT \\WIFI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\WIFI\:BUART\:tx_status_0\\.main_2 (8.171:8.171:8.171))
    (INTERCONNECT \\WIFI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\WIFI\:BUART\:tx_state_1\\.main_4 (7.083:7.083:7.083))
    (INTERCONNECT \\WIFI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\WIFI\:BUART\:tx_state_2\\.main_4 (7.083:7.083:7.083))
    (INTERCONNECT \\WIFI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\WIFI\:BUART\:txn\\.main_5 (7.831:7.831:7.831))
    (INTERCONNECT \\WIFI\:BUART\:tx_ctrl_mark_last\\.q \\WIFI\:BUART\:rx_counter_load\\.main_0 (7.499:7.499:7.499))
    (INTERCONNECT \\WIFI\:BUART\:tx_ctrl_mark_last\\.q \\WIFI\:BUART\:rx_load_fifo\\.main_0 (8.066:8.066:8.066))
    (INTERCONNECT \\WIFI\:BUART\:tx_ctrl_mark_last\\.q \\WIFI\:BUART\:rx_state_0\\.main_0 (8.066:8.066:8.066))
    (INTERCONNECT \\WIFI\:BUART\:tx_ctrl_mark_last\\.q \\WIFI\:BUART\:rx_state_2\\.main_0 (7.499:7.499:7.499))
    (INTERCONNECT \\WIFI\:BUART\:tx_ctrl_mark_last\\.q \\WIFI\:BUART\:rx_state_3\\.main_0 (7.499:7.499:7.499))
    (INTERCONNECT \\WIFI\:BUART\:tx_ctrl_mark_last\\.q \\WIFI\:BUART\:rx_state_stop1_reg\\.main_0 (8.066:8.066:8.066))
    (INTERCONNECT \\WIFI\:BUART\:tx_ctrl_mark_last\\.q \\WIFI\:BUART\:rx_status_3\\.main_0 (8.066:8.066:8.066))
    (INTERCONNECT \\WIFI\:BUART\:tx_ctrl_mark_last\\.q \\WIFI\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (8.924:8.924:8.924))
    (INTERCONNECT \\WIFI\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\WIFI\:BUART\:sTX\:TxSts\\.status_1 (6.053:6.053:6.053))
    (INTERCONNECT \\WIFI\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\WIFI\:BUART\:tx_state_0\\.main_3 (5.437:5.437:5.437))
    (INTERCONNECT \\WIFI\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\WIFI\:BUART\:tx_status_0\\.main_3 (5.437:5.437:5.437))
    (INTERCONNECT \\WIFI\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\WIFI\:BUART\:sTX\:TxSts\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\WIFI\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\WIFI\:BUART\:tx_status_2\\.main_0 (2.310:2.310:2.310))
    (INTERCONNECT \\WIFI\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\WIFI\:BUART\:txn\\.main_3 (2.923:2.923:2.923))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_0\\.q \\WIFI\:BUART\:counter_load_not\\.main_1 (4.464:4.464:4.464))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_0\\.q \\WIFI\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (5.033:5.033:5.033))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_0\\.q \\WIFI\:BUART\:tx_bitclk\\.main_1 (2.919:2.919:2.919))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_0\\.q \\WIFI\:BUART\:tx_state_0\\.main_1 (2.917:2.917:2.917))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_0\\.q \\WIFI\:BUART\:tx_state_1\\.main_1 (4.464:4.464:4.464))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_0\\.q \\WIFI\:BUART\:tx_state_2\\.main_1 (4.464:4.464:4.464))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_0\\.q \\WIFI\:BUART\:tx_status_0\\.main_1 (2.917:2.917:2.917))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_0\\.q \\WIFI\:BUART\:txn\\.main_2 (2.919:2.919:2.919))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_1\\.q \\WIFI\:BUART\:counter_load_not\\.main_0 (3.987:3.987:3.987))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_1\\.q \\WIFI\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (4.559:4.559:4.559))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_1\\.q \\WIFI\:BUART\:tx_bitclk\\.main_0 (4.075:4.075:4.075))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_1\\.q \\WIFI\:BUART\:tx_state_0\\.main_0 (4.086:4.086:4.086))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_1\\.q \\WIFI\:BUART\:tx_state_1\\.main_0 (3.987:3.987:3.987))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_1\\.q \\WIFI\:BUART\:tx_state_2\\.main_0 (3.987:3.987:3.987))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_1\\.q \\WIFI\:BUART\:tx_status_0\\.main_0 (4.086:4.086:4.086))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_1\\.q \\WIFI\:BUART\:txn\\.main_1 (4.075:4.075:4.075))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_2\\.q \\WIFI\:BUART\:counter_load_not\\.main_3 (2.293:2.293:2.293))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_2\\.q \\WIFI\:BUART\:tx_bitclk\\.main_3 (3.386:3.386:3.386))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_2\\.q \\WIFI\:BUART\:tx_state_0\\.main_4 (3.394:3.394:3.394))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_2\\.q \\WIFI\:BUART\:tx_state_1\\.main_3 (2.293:2.293:2.293))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_2\\.q \\WIFI\:BUART\:tx_state_2\\.main_3 (2.293:2.293:2.293))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_2\\.q \\WIFI\:BUART\:tx_status_0\\.main_4 (3.394:3.394:3.394))
    (INTERCONNECT \\WIFI\:BUART\:tx_state_2\\.q \\WIFI\:BUART\:txn\\.main_4 (3.386:3.386:3.386))
    (INTERCONNECT \\WIFI\:BUART\:tx_status_0\\.q \\WIFI\:BUART\:sTX\:TxSts\\.status_0 (5.443:5.443:5.443))
    (INTERCONNECT \\WIFI\:BUART\:tx_status_2\\.q \\WIFI\:BUART\:sTX\:TxSts\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\WIFI\:BUART\:txn\\.q Net_109.main_0 (2.321:2.321:2.321))
    (INTERCONNECT \\WIFI\:BUART\:txn\\.q \\WIFI\:BUART\:txn\\.main_0 (2.321:2.321:2.321))
    (INTERCONNECT ClockBlock.dclk_glb_5 MODIN17_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 MODIN17_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\WIFI\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\XBee\:BUART\:counter_load_not\\.q \\XBee\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.292:2.292:2.292))
    (INTERCONNECT \\XBee\:BUART\:rx_bitclk_enable\\.q \\XBee\:BUART\:rx_load_fifo\\.main_2 (3.080:3.080:3.080))
    (INTERCONNECT \\XBee\:BUART\:rx_bitclk_enable\\.q \\XBee\:BUART\:rx_state_0\\.main_2 (3.093:3.093:3.093))
    (INTERCONNECT \\XBee\:BUART\:rx_bitclk_enable\\.q \\XBee\:BUART\:rx_state_2\\.main_2 (3.093:3.093:3.093))
    (INTERCONNECT \\XBee\:BUART\:rx_bitclk_enable\\.q \\XBee\:BUART\:rx_state_3\\.main_2 (3.093:3.093:3.093))
    (INTERCONNECT \\XBee\:BUART\:rx_bitclk_enable\\.q \\XBee\:BUART\:rx_status_3\\.main_2 (3.080:3.080:3.080))
    (INTERCONNECT \\XBee\:BUART\:rx_bitclk_enable\\.q \\XBee\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.002:4.002:4.002))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_0 \\XBee\:BUART\:rx_bitclk_enable\\.main_2 (2.895:2.895:2.895))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_0.main_1 (2.894:2.894:2.894))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN9_1.main_1 (2.894:2.894:2.894))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_1 \\XBee\:BUART\:rx_bitclk_enable\\.main_1 (2.894:2.894:2.894))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_0.main_0 (2.893:2.893:2.893))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN9_1.main_0 (2.893:2.893:2.893))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxBitCounter\\.count_2 \\XBee\:BUART\:rx_bitclk_enable\\.main_0 (2.893:2.893:2.893))
    (INTERCONNECT \\XBee\:BUART\:rx_counter_load\\.q \\XBee\:BUART\:sRX\:RxBitCounter\\.load (2.327:2.327:2.327))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\XBee\:BUART\:rx_status_4\\.main_1 (2.290:2.290:2.290))
    (INTERCONNECT \\XBee\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\XBee\:BUART\:rx_status_5\\.main_0 (2.315:2.315:2.315))
    (INTERCONNECT \\XBee\:BUART\:rx_last\\.q \\XBee\:BUART\:rx_state_2\\.main_5 (2.925:2.925:2.925))
    (INTERCONNECT \\XBee\:BUART\:rx_load_fifo\\.q \\XBee\:BUART\:rx_status_4\\.main_0 (4.187:4.187:4.187))
    (INTERCONNECT \\XBee\:BUART\:rx_load_fifo\\.q \\XBee\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.683:5.683:5.683))
    (INTERCONNECT \\XBee\:BUART\:rx_postpoll\\.q \\XBee\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.292:2.292:2.292))
    (INTERCONNECT \\XBee\:BUART\:rx_state_0\\.q \\XBee\:BUART\:rx_counter_load\\.main_1 (4.367:4.367:4.367))
    (INTERCONNECT \\XBee\:BUART\:rx_state_0\\.q \\XBee\:BUART\:rx_load_fifo\\.main_1 (4.367:4.367:4.367))
    (INTERCONNECT \\XBee\:BUART\:rx_state_0\\.q \\XBee\:BUART\:rx_state_0\\.main_1 (5.901:5.901:5.901))
    (INTERCONNECT \\XBee\:BUART\:rx_state_0\\.q \\XBee\:BUART\:rx_state_2\\.main_1 (5.901:5.901:5.901))
    (INTERCONNECT \\XBee\:BUART\:rx_state_0\\.q \\XBee\:BUART\:rx_state_3\\.main_1 (5.901:5.901:5.901))
    (INTERCONNECT \\XBee\:BUART\:rx_state_0\\.q \\XBee\:BUART\:rx_state_stop1_reg\\.main_1 (4.367:4.367:4.367))
    (INTERCONNECT \\XBee\:BUART\:rx_state_0\\.q \\XBee\:BUART\:rx_status_3\\.main_1 (4.367:4.367:4.367))
    (INTERCONNECT \\XBee\:BUART\:rx_state_0\\.q \\XBee\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (6.808:6.808:6.808))
    (INTERCONNECT \\XBee\:BUART\:rx_state_2\\.q \\XBee\:BUART\:rx_counter_load\\.main_3 (2.771:2.771:2.771))
    (INTERCONNECT \\XBee\:BUART\:rx_state_2\\.q \\XBee\:BUART\:rx_load_fifo\\.main_4 (2.771:2.771:2.771))
    (INTERCONNECT \\XBee\:BUART\:rx_state_2\\.q \\XBee\:BUART\:rx_state_0\\.main_4 (2.776:2.776:2.776))
    (INTERCONNECT \\XBee\:BUART\:rx_state_2\\.q \\XBee\:BUART\:rx_state_2\\.main_4 (2.776:2.776:2.776))
    (INTERCONNECT \\XBee\:BUART\:rx_state_2\\.q \\XBee\:BUART\:rx_state_3\\.main_4 (2.776:2.776:2.776))
    (INTERCONNECT \\XBee\:BUART\:rx_state_2\\.q \\XBee\:BUART\:rx_state_stop1_reg\\.main_3 (2.771:2.771:2.771))
    (INTERCONNECT \\XBee\:BUART\:rx_state_2\\.q \\XBee\:BUART\:rx_status_3\\.main_4 (2.771:2.771:2.771))
    (INTERCONNECT \\XBee\:BUART\:rx_state_3\\.q \\XBee\:BUART\:rx_counter_load\\.main_2 (3.619:3.619:3.619))
    (INTERCONNECT \\XBee\:BUART\:rx_state_3\\.q \\XBee\:BUART\:rx_load_fifo\\.main_3 (3.619:3.619:3.619))
    (INTERCONNECT \\XBee\:BUART\:rx_state_3\\.q \\XBee\:BUART\:rx_state_0\\.main_3 (4.169:4.169:4.169))
    (INTERCONNECT \\XBee\:BUART\:rx_state_3\\.q \\XBee\:BUART\:rx_state_2\\.main_3 (4.169:4.169:4.169))
    (INTERCONNECT \\XBee\:BUART\:rx_state_3\\.q \\XBee\:BUART\:rx_state_3\\.main_3 (4.169:4.169:4.169))
    (INTERCONNECT \\XBee\:BUART\:rx_state_3\\.q \\XBee\:BUART\:rx_state_stop1_reg\\.main_2 (3.619:3.619:3.619))
    (INTERCONNECT \\XBee\:BUART\:rx_state_3\\.q \\XBee\:BUART\:rx_status_3\\.main_3 (3.619:3.619:3.619))
    (INTERCONNECT \\XBee\:BUART\:rx_state_stop1_reg\\.q \\XBee\:BUART\:rx_status_5\\.main_1 (2.915:2.915:2.915))
    (INTERCONNECT \\XBee\:BUART\:rx_status_3\\.q \\XBee\:BUART\:sRX\:RxSts\\.status_3 (2.930:2.930:2.930))
    (INTERCONNECT \\XBee\:BUART\:rx_status_4\\.q \\XBee\:BUART\:sRX\:RxSts\\.status_4 (5.275:5.275:5.275))
    (INTERCONNECT \\XBee\:BUART\:rx_status_5\\.q \\XBee\:BUART\:sRX\:RxSts\\.status_5 (5.273:5.273:5.273))
    (INTERCONNECT \\XBee\:BUART\:tx_bitclk\\.q \\XBee\:BUART\:tx_state_0\\.main_5 (4.489:4.489:4.489))
    (INTERCONNECT \\XBee\:BUART\:tx_bitclk\\.q \\XBee\:BUART\:tx_state_1\\.main_5 (3.927:3.927:3.927))
    (INTERCONNECT \\XBee\:BUART\:tx_bitclk\\.q \\XBee\:BUART\:tx_state_2\\.main_5 (3.927:3.927:3.927))
    (INTERCONNECT \\XBee\:BUART\:tx_bitclk\\.q \\XBee\:BUART\:txn\\.main_6 (3.509:3.509:3.509))
    (INTERCONNECT \\XBee\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\XBee\:BUART\:counter_load_not\\.main_2 (3.893:3.893:3.893))
    (INTERCONNECT \\XBee\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\XBee\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.464:4.464:4.464))
    (INTERCONNECT \\XBee\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\XBee\:BUART\:tx_bitclk\\.main_2 (3.493:3.493:3.493))
    (INTERCONNECT \\XBee\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\XBee\:BUART\:tx_state_0\\.main_2 (3.493:3.493:3.493))
    (INTERCONNECT \\XBee\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\XBee\:BUART\:tx_state_1\\.main_2 (3.893:3.893:3.893))
    (INTERCONNECT \\XBee\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\XBee\:BUART\:tx_state_2\\.main_2 (3.893:3.893:3.893))
    (INTERCONNECT \\XBee\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\XBee\:BUART\:tx_status_0\\.main_2 (3.493:3.493:3.493))
    (INTERCONNECT \\XBee\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\XBee\:BUART\:tx_state_1\\.main_4 (2.777:2.777:2.777))
    (INTERCONNECT \\XBee\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\XBee\:BUART\:tx_state_2\\.main_4 (2.777:2.777:2.777))
    (INTERCONNECT \\XBee\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\XBee\:BUART\:txn\\.main_5 (2.798:2.798:2.798))
    (INTERCONNECT \\XBee\:BUART\:tx_ctrl_mark_last\\.q \\XBee\:BUART\:rx_counter_load\\.main_0 (3.543:3.543:3.543))
    (INTERCONNECT \\XBee\:BUART\:tx_ctrl_mark_last\\.q \\XBee\:BUART\:rx_load_fifo\\.main_0 (3.543:3.543:3.543))
    (INTERCONNECT \\XBee\:BUART\:tx_ctrl_mark_last\\.q \\XBee\:BUART\:rx_state_0\\.main_0 (3.522:3.522:3.522))
    (INTERCONNECT \\XBee\:BUART\:tx_ctrl_mark_last\\.q \\XBee\:BUART\:rx_state_2\\.main_0 (3.522:3.522:3.522))
    (INTERCONNECT \\XBee\:BUART\:tx_ctrl_mark_last\\.q \\XBee\:BUART\:rx_state_3\\.main_0 (3.522:3.522:3.522))
    (INTERCONNECT \\XBee\:BUART\:tx_ctrl_mark_last\\.q \\XBee\:BUART\:rx_state_stop1_reg\\.main_0 (3.543:3.543:3.543))
    (INTERCONNECT \\XBee\:BUART\:tx_ctrl_mark_last\\.q \\XBee\:BUART\:rx_status_3\\.main_0 (3.543:3.543:3.543))
    (INTERCONNECT \\XBee\:BUART\:tx_ctrl_mark_last\\.q \\XBee\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (2.626:2.626:2.626))
    (INTERCONNECT \\XBee\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\XBee\:BUART\:sTX\:TxSts\\.status_1 (4.527:4.527:4.527))
    (INTERCONNECT \\XBee\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\XBee\:BUART\:tx_state_0\\.main_3 (3.492:3.492:3.492))
    (INTERCONNECT \\XBee\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\XBee\:BUART\:tx_status_0\\.main_3 (3.492:3.492:3.492))
    (INTERCONNECT \\XBee\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\XBee\:BUART\:sTX\:TxSts\\.status_3 (4.229:4.229:4.229))
    (INTERCONNECT \\XBee\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\XBee\:BUART\:tx_status_2\\.main_0 (3.638:3.638:3.638))
    (INTERCONNECT \\XBee\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\XBee\:BUART\:txn\\.main_3 (2.302:2.302:2.302))
    (INTERCONNECT \\XBee\:BUART\:tx_state_0\\.q \\XBee\:BUART\:counter_load_not\\.main_1 (3.231:3.231:3.231))
    (INTERCONNECT \\XBee\:BUART\:tx_state_0\\.q \\XBee\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.231:3.231:3.231))
    (INTERCONNECT \\XBee\:BUART\:tx_state_0\\.q \\XBee\:BUART\:tx_bitclk\\.main_1 (3.232:3.232:3.232))
    (INTERCONNECT \\XBee\:BUART\:tx_state_0\\.q \\XBee\:BUART\:tx_state_0\\.main_1 (3.232:3.232:3.232))
    (INTERCONNECT \\XBee\:BUART\:tx_state_0\\.q \\XBee\:BUART\:tx_state_1\\.main_1 (3.231:3.231:3.231))
    (INTERCONNECT \\XBee\:BUART\:tx_state_0\\.q \\XBee\:BUART\:tx_state_2\\.main_1 (3.231:3.231:3.231))
    (INTERCONNECT \\XBee\:BUART\:tx_state_0\\.q \\XBee\:BUART\:tx_status_0\\.main_1 (3.232:3.232:3.232))
    (INTERCONNECT \\XBee\:BUART\:tx_state_0\\.q \\XBee\:BUART\:txn\\.main_2 (3.233:3.233:3.233))
    (INTERCONNECT \\XBee\:BUART\:tx_state_1\\.q \\XBee\:BUART\:counter_load_not\\.main_0 (3.091:3.091:3.091))
    (INTERCONNECT \\XBee\:BUART\:tx_state_1\\.q \\XBee\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.406:3.406:3.406))
    (INTERCONNECT \\XBee\:BUART\:tx_state_1\\.q \\XBee\:BUART\:tx_bitclk\\.main_0 (3.404:3.404:3.404))
    (INTERCONNECT \\XBee\:BUART\:tx_state_1\\.q \\XBee\:BUART\:tx_state_0\\.main_0 (3.404:3.404:3.404))
    (INTERCONNECT \\XBee\:BUART\:tx_state_1\\.q \\XBee\:BUART\:tx_state_1\\.main_0 (3.091:3.091:3.091))
    (INTERCONNECT \\XBee\:BUART\:tx_state_1\\.q \\XBee\:BUART\:tx_state_2\\.main_0 (3.091:3.091:3.091))
    (INTERCONNECT \\XBee\:BUART\:tx_state_1\\.q \\XBee\:BUART\:tx_status_0\\.main_0 (3.404:3.404:3.404))
    (INTERCONNECT \\XBee\:BUART\:tx_state_1\\.q \\XBee\:BUART\:txn\\.main_1 (3.399:3.399:3.399))
    (INTERCONNECT \\XBee\:BUART\:tx_state_2\\.q \\XBee\:BUART\:counter_load_not\\.main_3 (3.901:3.901:3.901))
    (INTERCONNECT \\XBee\:BUART\:tx_state_2\\.q \\XBee\:BUART\:tx_bitclk\\.main_3 (4.462:4.462:4.462))
    (INTERCONNECT \\XBee\:BUART\:tx_state_2\\.q \\XBee\:BUART\:tx_state_0\\.main_4 (4.462:4.462:4.462))
    (INTERCONNECT \\XBee\:BUART\:tx_state_2\\.q \\XBee\:BUART\:tx_state_1\\.main_3 (3.901:3.901:3.901))
    (INTERCONNECT \\XBee\:BUART\:tx_state_2\\.q \\XBee\:BUART\:tx_state_2\\.main_3 (3.901:3.901:3.901))
    (INTERCONNECT \\XBee\:BUART\:tx_state_2\\.q \\XBee\:BUART\:tx_status_0\\.main_4 (4.462:4.462:4.462))
    (INTERCONNECT \\XBee\:BUART\:tx_state_2\\.q \\XBee\:BUART\:txn\\.main_4 (3.482:3.482:3.482))
    (INTERCONNECT \\XBee\:BUART\:tx_status_0\\.q \\XBee\:BUART\:sTX\:TxSts\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\XBee\:BUART\:tx_status_2\\.q \\XBee\:BUART\:sTX\:TxSts\\.status_2 (2.322:2.322:2.322))
    (INTERCONNECT \\XBee\:BUART\:txn\\.q Net_50.main_0 (2.285:2.285:2.285))
    (INTERCONNECT \\XBee\:BUART\:txn\\.q \\XBee\:BUART\:txn\\.main_0 (2.285:2.285:2.285))
    (INTERCONNECT ClockBlock.dclk_glb_4 MODIN9_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 MODIN9_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\XBee\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Timer_LCD\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Timer_psoc\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT mosi\(0\).pad_out mosi\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT sclk\(0\).pad_out sclk\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ss0\(0\).pad_out ss0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ss1\(0\).pad_out ss1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_7 \\Timer_LCD\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_7 \\Timer_psoc\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT Rx_LCD1\(0\)_PAD Rx_LCD1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD1\(0\).pad_out Tx_LCD1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD1\(0\)_PAD Tx_LCD1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_LCD2\(0\)_PAD Rx_LCD2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD2\(0\).pad_out Tx_LCD2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_LCD2\(0\)_PAD Tx_LCD2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_XBee\(0\)_PAD Rx_XBee\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_XBee\(0\).pad_out Tx_XBee\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_XBee\(0\)_PAD Tx_XBee\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_GSM\(0\)_PAD Rx_GSM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_GSM\(0\).pad_out Tx_GSM\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_GSM\(0\)_PAD Tx_GSM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_wifi\(0\)_PAD Rx_wifi\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_wifi\(0\).pad_out Tx_wifi\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_wifi\(0\)_PAD Tx_wifi\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_Psoc\(0\)_PAD Rx_Psoc\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_Psoc\(0\).pad_out Tx_Psoc\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_Psoc\(0\)_PAD Tx_Psoc\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT mosi\(0\).pad_out mosi\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT mosi\(0\)_PAD mosi\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT sclk\(0\).pad_out sclk\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT sclk\(0\)_PAD sclk\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ss0\(0\).pad_out ss0\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ss0\(0\)_PAD ss0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT miso\(0\)_PAD miso\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ss1\(0\).pad_out ss1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ss1\(0\)_PAD ss1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Psoc_status\(0\)_PAD Psoc_status\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Psoc_status\(1\)_PAD Psoc_status\(1\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PKey\(0\)_PAD PKey\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT led\(0\)_PAD led\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
