

================================================================
== Vitis HLS Report for 'histogram_Pipeline_loop_0'
================================================================
* Date:           Mon Aug 12 18:55:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.856 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16387|    16387|  81.935 us|  81.935 us|  16387|  16387|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_0  |    16385|    16385|         6|          4|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.85>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:37]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln37 = store i13 0, i13 %i" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:37]   --->   Operation 10 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_7 = load i13 %i" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:37]   --->   Operation 12 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.67ns)   --->   "%icmp_ln37 = icmp_eq  i13 %i_7, i13 4096" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:37]   --->   Operation 13 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.67ns)   --->   "%add_ln37 = add i13 %i_7, i13 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:37]   --->   Operation 14 'add' 'add_ln37' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.body.split, void %loop_1.exitStub" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:37]   --->   Operation 15 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i13 %i_7" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:37]   --->   Operation 16 'zext' 'zext_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%array_0_addr = getelementptr i7 %array_0, i64 0, i64 %zext_ln37" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:38]   --->   Operation 17 'getelementptr' 'array_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%num = load i12 %array_0_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:38]   --->   Operation 18 'load' 'num' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 4096> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln37 = store i13 %add_ln37, i13 %i" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:37]   --->   Operation 19 'store' 'store_ln37' <Predicate = (!icmp_ln37)> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.body" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:37]   --->   Operation 20 'br' 'br_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%num = load i12 %array_0_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:38]   --->   Operation 21 'load' 'num' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 4096> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.82>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%results_0_addr = getelementptr i32 %results_0, i64 0, i64 0" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:26]   --->   Operation 22 'getelementptr' 'results_0_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%results_0_addr_1 = getelementptr i32 %results_0, i64 0, i64 1"   --->   Operation 23 'getelementptr' 'results_0_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%results_0_addr_2 = getelementptr i32 %results_0, i64 0, i64 2"   --->   Operation 24 'getelementptr' 'results_0_addr_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%results_0_addr_3 = getelementptr i32 %results_0, i64 0, i64 3"   --->   Operation 25 'getelementptr' 'results_0_addr_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%results_0_addr_4 = getelementptr i32 %results_0, i64 0, i64 4"   --->   Operation 26 'getelementptr' 'results_0_addr_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:37]   --->   Operation 27 'specpipeline' 'specpipeline_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln37 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:37]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:37]   --->   Operation 29 'specloopname' 'specloopname_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.87ns)   --->   "%icmp_ln39 = icmp_ne  i7 %num, i7 0" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:39]   --->   Operation 30 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln37)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.87ns)   --->   "%icmp_ln39_1 = icmp_ult  i7 %num, i7 21" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:39]   --->   Operation 31 'icmp' 'icmp_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.97ns)   --->   "%and_ln39 = and i1 %icmp_ln39, i1 %icmp_ln39_1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:39]   --->   Operation 32 'and' 'and_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %and_ln39, void %if.else, void %if.then" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:39]   --->   Operation 33 'br' 'br_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.87ns)   --->   "%icmp_ln41 = icmp_ugt  i7 %num, i7 20" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:41]   --->   Operation 34 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln37 & !and_ln39)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.87ns)   --->   "%icmp_ln41_1 = icmp_ult  i7 %num, i7 41" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:41]   --->   Operation 35 'icmp' 'icmp_ln41_1' <Predicate = (!icmp_ln37 & !and_ln39)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.97ns)   --->   "%and_ln41 = and i1 %icmp_ln41, i1 %icmp_ln41_1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:41]   --->   Operation 36 'and' 'and_ln41' <Predicate = (!icmp_ln37 & !and_ln39)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %and_ln41, void %if.else10, void %if.then7" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:41]   --->   Operation 37 'br' 'br_ln41' <Predicate = (!icmp_ln37 & !and_ln39)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.87ns)   --->   "%icmp_ln43 = icmp_ugt  i7 %num, i7 40" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:43]   --->   Operation 38 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln37 & !and_ln39 & !and_ln41)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.87ns)   --->   "%icmp_ln43_1 = icmp_ult  i7 %num, i7 61" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:43]   --->   Operation 39 'icmp' 'icmp_ln43_1' <Predicate = (!icmp_ln37 & !and_ln39 & !and_ln41)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.97ns)   --->   "%and_ln43 = and i1 %icmp_ln43, i1 %icmp_ln43_1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:43]   --->   Operation 40 'and' 'and_ln43' <Predicate = (!icmp_ln37 & !and_ln39 & !and_ln41)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %and_ln43, void %if.else17, void %if.then14" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:43]   --->   Operation 41 'br' 'br_ln43' <Predicate = (!icmp_ln37 & !and_ln39 & !and_ln41)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.87ns)   --->   "%icmp_ln45 = icmp_ugt  i7 %num, i7 60" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:45]   --->   Operation 42 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln37 & !and_ln39 & !and_ln41 & !and_ln43)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.87ns)   --->   "%icmp_ln45_1 = icmp_ult  i7 %num, i7 81" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:45]   --->   Operation 43 'icmp' 'icmp_ln45_1' <Predicate = (!icmp_ln37 & !and_ln39 & !and_ln41 & !and_ln43)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.97ns)   --->   "%and_ln45 = and i1 %icmp_ln45, i1 %icmp_ln45_1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:45]   --->   Operation 44 'and' 'and_ln45' <Predicate = (!icmp_ln37 & !and_ln39 & !and_ln41 & !and_ln43)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %and_ln45, void %if.else24, void %if.then21" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:45]   --->   Operation 45 'br' 'br_ln45' <Predicate = (!icmp_ln37 & !and_ln39 & !and_ln41 & !and_ln43)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.32ns)   --->   "%results_0_load_4 = load i3 %results_0_addr_4" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:48]   --->   Operation 46 'load' 'results_0_load_4' <Predicate = (!icmp_ln37 & !and_ln39 & !and_ln41 & !and_ln43 & !and_ln45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 47 [2/2] (2.32ns)   --->   "%results_0_load_3 = load i3 %results_0_addr_3" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:46]   --->   Operation 47 'load' 'results_0_load_3' <Predicate = (!icmp_ln37 & !and_ln39 & !and_ln41 & !and_ln43 & and_ln45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end27"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !and_ln39 & !and_ln41 & !and_ln43)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (2.32ns)   --->   "%results_0_load_2 = load i3 %results_0_addr_2" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:44]   --->   Operation 49 'load' 'results_0_load_2' <Predicate = (!icmp_ln37 & !and_ln39 & !and_ln41 & and_ln43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end28"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !and_ln39 & !and_ln41)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (2.32ns)   --->   "%results_0_load_1 = load i3 %results_0_addr_1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:42]   --->   Operation 51 'load' 'results_0_load_1' <Predicate = (!icmp_ln37 & !and_ln39 & and_ln41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 52 'br' 'br_ln0' <Predicate = (!icmp_ln37 & !and_ln39)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (2.32ns)   --->   "%results_0_load = load i3 %results_0_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:40]   --->   Operation 53 'load' 'results_0_load' <Predicate = (!icmp_ln37 & and_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 54 [1/2] (2.32ns)   --->   "%results_0_load_4 = load i3 %results_0_addr_4" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:48]   --->   Operation 54 'load' 'results_0_load_4' <Predicate = (!icmp_ln37 & !and_ln39 & !and_ln41 & !and_ln43 & !and_ln45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 55 [1/2] (2.32ns)   --->   "%results_0_load_3 = load i3 %results_0_addr_3" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:46]   --->   Operation 55 'load' 'results_0_load_3' <Predicate = (!icmp_ln37 & !and_ln39 & !and_ln41 & !and_ln43 & and_ln45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 56 [1/2] (2.32ns)   --->   "%results_0_load_2 = load i3 %results_0_addr_2" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:44]   --->   Operation 56 'load' 'results_0_load_2' <Predicate = (!icmp_ln37 & !and_ln39 & !and_ln41 & and_ln43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 57 [1/2] (2.32ns)   --->   "%results_0_load_1 = load i3 %results_0_addr_1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:42]   --->   Operation 57 'load' 'results_0_load_1' <Predicate = (!icmp_ln37 & !and_ln39 & and_ln41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 58 [1/2] (2.32ns)   --->   "%results_0_load = load i3 %results_0_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:40]   --->   Operation 58 'load' 'results_0_load' <Predicate = (!icmp_ln37 & and_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 5 <SV = 4> <Delay = 2.55>
ST_5 : Operation 59 [1/1] (2.55ns)   --->   "%add_ln48 = add i32 %results_0_load_4, i32 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:48]   --->   Operation 59 'add' 'add_ln48' <Predicate = (!and_ln39 & !and_ln41 & !and_ln43 & !and_ln45)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (2.55ns)   --->   "%add_ln46 = add i32 %results_0_load_3, i32 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:46]   --->   Operation 60 'add' 'add_ln46' <Predicate = (!and_ln39 & !and_ln41 & !and_ln43 & and_ln45)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.55ns)   --->   "%add_ln44 = add i32 %results_0_load_2, i32 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:44]   --->   Operation 61 'add' 'add_ln44' <Predicate = (!and_ln39 & !and_ln41 & and_ln43)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (2.55ns)   --->   "%add_ln42 = add i32 %results_0_load_1, i32 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:42]   --->   Operation 62 'add' 'add_ln42' <Predicate = (!and_ln39 & and_ln41)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (2.55ns)   --->   "%add_ln40 = add i32 %results_0_load, i32 1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:40]   --->   Operation 63 'add' 'add_ln40' <Predicate = (and_ln39)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 64 [1/1] (2.32ns)   --->   "%store_ln48 = store i32 %add_ln48, i3 %results_0_addr_4" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:48]   --->   Operation 64 'store' 'store_ln48' <Predicate = (!and_ln39 & !and_ln41 & !and_ln43 & !and_ln45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!and_ln39 & !and_ln41 & !and_ln43 & !and_ln45)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.32ns)   --->   "%store_ln46 = store i32 %add_ln46, i3 %results_0_addr_3" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:46]   --->   Operation 66 'store' 'store_ln46' <Predicate = (!and_ln39 & !and_ln41 & !and_ln43 & and_ln45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln47 = br void %if.end" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:47]   --->   Operation 67 'br' 'br_ln47' <Predicate = (!and_ln39 & !and_ln41 & !and_ln43 & and_ln45)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (2.32ns)   --->   "%store_ln44 = store i32 %add_ln44, i3 %results_0_addr_2" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:44]   --->   Operation 68 'store' 'store_ln44' <Predicate = (!and_ln39 & !and_ln41 & and_ln43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln45 = br void %if.end27" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:45]   --->   Operation 69 'br' 'br_ln45' <Predicate = (!and_ln39 & !and_ln41 & and_ln43)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (2.32ns)   --->   "%store_ln42 = store i32 %add_ln42, i3 %results_0_addr_1" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:42]   --->   Operation 70 'store' 'store_ln42' <Predicate = (!and_ln39 & and_ln41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln43 = br void %if.end28" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:43]   --->   Operation 71 'br' 'br_ln43' <Predicate = (!and_ln39 & and_ln41)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.32ns)   --->   "%store_ln40 = store i32 %add_ln40, i3 %results_0_addr" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:40]   --->   Operation 72 'store' 'store_ln40' <Predicate = (and_ln39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc" [benchmarks/jianyicheng/histogram2/src/histogram.cpp:41]   --->   Operation 73 'br' 'br_ln41' <Predicate = (and_ln39)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 4.856ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln37', benchmarks/jianyicheng/histogram2/src/histogram.cpp:37) of constant 0 on local variable 'i', benchmarks/jianyicheng/histogram2/src/histogram.cpp:37 [4]  (1.588 ns)
	'load' operation 13 bit ('i', benchmarks/jianyicheng/histogram2/src/histogram.cpp:37) on local variable 'i', benchmarks/jianyicheng/histogram2/src/histogram.cpp:37 [7]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln37', benchmarks/jianyicheng/histogram2/src/histogram.cpp:37) [8]  (1.679 ns)
	'store' operation 0 bit ('store_ln37', benchmarks/jianyicheng/histogram2/src/histogram.cpp:37) of variable 'add_ln37', benchmarks/jianyicheng/histogram2/src/histogram.cpp:37 on local variable 'i', benchmarks/jianyicheng/histogram2/src/histogram.cpp:37 [74]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation 7 bit ('num', benchmarks/jianyicheng/histogram2/src/histogram.cpp:38) on array 'array_0' [22]  (3.254 ns)

 <State 3>: 3.826ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln41', benchmarks/jianyicheng/histogram2/src/histogram.cpp:41) [28]  (1.870 ns)
	'and' operation 1 bit ('and_ln41', benchmarks/jianyicheng/histogram2/src/histogram.cpp:41) [30]  (0.978 ns)
	blocking operation 0.978 ns on control path)

 <State 4>: 2.322ns
The critical path consists of the following:
	'load' operation 32 bit ('results_0_load_4', benchmarks/jianyicheng/histogram2/src/histogram.cpp:48) on array 'results_0' [43]  (2.322 ns)

 <State 5>: 2.552ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln46', benchmarks/jianyicheng/histogram2/src/histogram.cpp:46) [49]  (2.552 ns)

 <State 6>: 2.322ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln48', benchmarks/jianyicheng/histogram2/src/histogram.cpp:48) of variable 'add_ln48', benchmarks/jianyicheng/histogram2/src/histogram.cpp:48 on array 'results_0' [45]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
