Release 10.1 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to Z:/Desktop/Lab4/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to Z:/Desktop/Lab4/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.21 secs
 
--> Reading design: bcdToSevenSegTop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bcdToSevenSegTop.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bcdToSevenSegTop"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : bcdToSevenSegTop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : bcdToSevenSegTop.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../Lab4 Real - Copy/seven_seg_converter.v" in library work
Compiling verilog file "niceDivider.v" in library work
Module <seven_seg_converter> compiled
Compiling verilog file "kbctrl.v" in library work
Module <niceDivider> compiled
Compiling verilog file "bcdToSevenSeg.v" in library work
Module <kbctrl> compiled
Compiling verilog file "bcdToSevenSegTop.v" in library work
Module <bcdToSevenSeg> compiled
Module <bcdToSevenSegTop> compiled
No errors in compilation
Analysis of file <"bcdToSevenSegTop.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <bcdToSevenSegTop> in library <work>.

Analyzing hierarchy for module <niceDivider> in library <work>.

Analyzing hierarchy for module <kbctrl> in library <work>.

Analyzing hierarchy for module <bcdToSevenSeg> in library <work>.

Analyzing hierarchy for module <seven_seg_converter> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <bcdToSevenSegTop>.
Module <bcdToSevenSegTop> is correct for synthesis.
 
Analyzing module <niceDivider> in library <work>.
Module <niceDivider> is correct for synthesis.
 
Analyzing module <kbctrl> in library <work>.
Module <kbctrl> is correct for synthesis.
 
Analyzing module <bcdToSevenSeg> in library <work>.
Module <bcdToSevenSeg> is correct for synthesis.
 
Analyzing module <seven_seg_converter> in library <work>.
Module <seven_seg_converter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <all_on_or_off> in unit <bcdToSevenSeg> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <niceDivider>.
    Related source file is "niceDivider.v".
    Found 1-bit register for signal <kindaSlowClk>.
    Found 27-bit up counter for signal <counter1>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <niceDivider> synthesized.


Synthesizing Unit <kbctrl>.
    Related source file is "kbctrl.v".
WARNING:Xst:646 - Signal <shift<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 22-bit register for signal <shift>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <kbctrl> synthesized.


Synthesizing Unit <seven_seg_converter>.
    Related source file is "../Lab4 Real - Copy/seven_seg_converter.v".
    Found 16x7-bit ROM for signal <seven_seg_code>.
    Summary:
	inferred   1 ROM(s).
Unit <seven_seg_converter> synthesized.


Synthesizing Unit <bcdToSevenSeg>.
    Related source file is "bcdToSevenSeg.v".
    Found 4x2-bit ROM for signal <sev_seg_ctrl$rom0000>.
    Found 1-bit register for signal <dFourEn>.
    Found 7-bit register for signal <C>.
    Found 1-bit register for signal <dThreeEn>.
    Found 7-bit 4-to-1 multiplexer for signal <C$mux0000>.
    Found 1-bit register for signal <flash_bool_1s>.
    Found 7-bit up counter for signal <flash_counter_500ms>.
    Found 2-bit up counter for signal <sev_seg_ctrl>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <bcdToSevenSeg> synthesized.


Synthesizing Unit <bcdToSevenSegTop>.
    Related source file is "bcdToSevenSegTop.v".
WARNING:Xst:653 - Signal <numInBinary> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000.
WARNING:Xst:1780 - Signal <bcdIN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <bcdToSevenSegTop> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 5
 16x7-bit ROM                                          : 4
 4x2-bit ROM                                           : 1
# Counters                                             : 3
 2-bit up counter                                      : 1
 27-bit up counter                                     : 1
 7-bit up counter                                      : 1
# Registers                                            : 5
 1-bit register                                        : 3
 22-bit register                                       : 1
 7-bit register                                        : 1
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s500e.nph' in environment C:\Xilinx\10.1\ISE.
WARNING:Xst:2677 - Node <shift_0> of sequential type is unconnected in block <kbctrl>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 5
 16x7-bit ROM                                          : 4
 4x2-bit ROM                                           : 1
# Counters                                             : 2
 2-bit up counter                                      : 1
 27-bit up counter                                     : 1
# Registers                                            : 31
 Flip-Flops                                            : 31
# Multiplexers                                         : 1
 7-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <bcdToSevenSegTop>, ROM <bcd1/sev_seg_conv1/Mrom_seven_seg_code> <bcd1/sev_seg_conv2/Mrom_seven_seg_code> are equivalent, XST will keep only <bcd1/sev_seg_conv1/Mrom_seven_seg_code>.

Optimizing unit <bcdToSevenSegTop> ...

Optimizing unit <kbctrl> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bcdToSevenSegTop, actual ratio is 0.

Final Macro Processing ...

Processing Unit <bcdToSevenSegTop> :
	Found 2-bit shift register for signal <kctrl1/shift_19>.
	Found 4-bit shift register for signal <kctrl1/shift_8>.
Unit <bcdToSevenSegTop> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 54
 Flip-Flops                                            : 54
# Shift Registers                                      : 2
 2-bit shift register                                  : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : bcdToSevenSegTop.ngr
Top Level Output File Name         : bcdToSevenSegTop
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 140
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 26
#      LUT2                        : 2
#      LUT3                        : 9
#      LUT4                        : 22
#      MUXCY                       : 33
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 56
#      FD                          : 1
#      FD_1                        : 17
#      FDE                         : 1
#      FDR                         : 31
#      FDS                         : 6
# Shift Registers                  : 2
#      SRL16_1                     : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       38  out of   4656     0%  
 Number of Slice Flip Flops:             56  out of   9312     0%  
 Number of 4 input LUTs:                 73  out of   9312     0%  
    Number used as logic:                71
    Number used as Shift registers:       2
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
Clk                                | BUFGP                    | 28    |
cd1/kindaSlowClk                   | NONE(bcd1/sev_seg_ctrl_1)| 11    |
kclk                               | BUFGP                    | 19    |
-----------------------------------+--------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.475ns (Maximum Frequency: 223.476MHz)
   Minimum input arrival time before clock: 1.731ns
   Maximum output required time after clock: 6.645ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 4.475ns (frequency: 223.476MHz)
  Total number of paths / destination ports: 1135 / 56
-------------------------------------------------------------------------
Delay:               4.475ns (Levels of Logic = 8)
  Source:            cd1/counter1_7 (FF)
  Destination:       cd1/counter1_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: cd1/counter1_7 to cd1/counter1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  cd1/counter1_7 (cd1/counter1_7)
     LUT3:I0->O            1   0.612   0.000  cd1/counter1_cmp_eq0000_wg_lut<0> (cd1/counter1_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  cd1/counter1_cmp_eq0000_wg_cy<0> (cd1/counter1_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  cd1/counter1_cmp_eq0000_wg_cy<1> (cd1/counter1_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  cd1/counter1_cmp_eq0000_wg_cy<2> (cd1/counter1_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  cd1/counter1_cmp_eq0000_wg_cy<3> (cd1/counter1_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  cd1/counter1_cmp_eq0000_wg_cy<4> (cd1/counter1_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  cd1/counter1_cmp_eq0000_wg_cy<5> (cd1/counter1_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          28   0.289   1.072  cd1/counter1_cmp_eq0000_wg_cy<6> (cd1/counter1_cmp_eq0000)
     FDR:R                     0.795          cd1/counter1_0
    ----------------------------------------
    Total                      4.475ns (2.871ns logic, 1.604ns route)
                                       (64.2% logic, 35.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cd1/kindaSlowClk'
  Clock period: 2.501ns (frequency: 399.888MHz)
  Total number of paths / destination ports: 21 / 20
-------------------------------------------------------------------------
Delay:               2.501ns (Levels of Logic = 1)
  Source:            bcd1/sev_seg_ctrl_1 (FF)
  Destination:       bcd1/dFourEn (FF)
  Source Clock:      cd1/kindaSlowClk rising
  Destination Clock: cd1/kindaSlowClk rising

  Data Path: bcd1/sev_seg_ctrl_1 to bcd1/dFourEn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.514   0.750  bcd1/sev_seg_ctrl_1 (bcd1/sev_seg_ctrl_1)
     INV:I->O              1   0.612   0.357  bcd1/Mrom_sev_seg_ctrl_rom00001111_INV_0 (bcd1/Mrom_sev_seg_ctrl_rom0000111)
     FDR:D                     0.268          bcd1/dFourEn
    ----------------------------------------
    Total                      2.501ns (1.394ns logic, 1.107ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'kclk'
  Clock period: 3.492ns (frequency: 286.369MHz)
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               3.492ns (Levels of Logic = 0)
  Source:            kctrl1/Mshreg_shift_19 (FF)
  Destination:       kctrl1/shift_19 (FF)
  Source Clock:      kclk falling
  Destination Clock: kclk falling

  Data Path: kctrl1/Mshreg_shift_19 to kctrl1/shift_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16_1:CLK->Q        1   3.224   0.000  kctrl1/Mshreg_shift_19 (kctrl1/Mshreg_shift_19)
     FD_1:D                    0.268          kctrl1/shift_19
    ----------------------------------------
    Total                      3.492ns (3.492ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'kclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.731ns (Levels of Logic = 1)
  Source:            data (PAD)
  Destination:       kctrl1/shift_21 (FF)
  Destination Clock: kclk falling

  Data Path: data to kctrl1/shift_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  data_IBUF (data_IBUF)
     FD_1:D                    0.268          kctrl1/shift_21
    ----------------------------------------
    Total                      1.731ns (1.374ns logic, 0.357ns route)
                                       (79.4% logic, 20.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cd1/kindaSlowClk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              5.009ns (Levels of Logic = 2)
  Source:            bcd1/dFourEn (FF)
  Destination:       dFourEn (PAD)
  Source Clock:      cd1/kindaSlowClk rising

  Data Path: bcd1/dFourEn to dFourEn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.514   0.357  bcd1/dFourEn (bcd1/dFourEn)
     INV:I->O              1   0.612   0.357  dFourEn1_INV_0 (dFourEn_OBUF)
     OBUF:I->O                 3.169          dFourEn_OBUF (dFourEn)
    ----------------------------------------
    Total                      5.009ns (4.295ns logic, 0.714ns route)
                                       (85.7% logic, 14.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'kclk'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              6.645ns (Levels of Logic = 3)
  Source:            kctrl1/shift_4 (FF)
  Destination:       led (PAD)
  Source Clock:      kclk falling

  Data Path: kctrl1/shift_4 to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             2   0.514   0.532  kctrl1/shift_4 (kctrl1/shift_4)
     LUT4:I0->O            9   0.612   0.849  kctrl1/led7 (kctrl1/led7)
     LUT2:I0->O            1   0.612   0.357  kctrl1/led20 (led_OBUF)
     OBUF:I->O                 3.169          led_OBUF (led)
    ----------------------------------------
    Total                      6.645ns (4.907ns logic, 1.738ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.60 secs
 
--> 

Total memory usage is 196276 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    3 (   0 filtered)

