 
****************************************
Report : qor
Design : counter
Version: W-2024.09-SP3
Date   : Tue Jun 24 22:29:35 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.19
  Critical Path Slack:           9.59
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.15
  Total Hold Violation:         -1.18
  No. of Hold Violations:        8.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 29
  Buf/Inv Cell Count:               5
  Buf Cell Count:                   1
  Inv Cell Count:                   5
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        21
  Sequential Cell Count:            8
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:        8.041800
  Noncombinational Area:     8.524800
  Buf/Inv Area:              1.864800
  Total Buffer Area:             1.15
  Total Inverter Area:           1.86
  Macro/Black Box Area:      0.000000
  Net Area:                  8.845848
  -----------------------------------
  Cell Area:                16.566600
  Design Area:              25.412449


  Design Rules
  -----------------------------------
  Total Number of Nets:            32
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dsac156

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.02
  Logic Optimization:                  8.67
  Mapping Optimization:               13.51
  -----------------------------------------
  Overall Compile Time:               53.55
  Overall Compile Wall Clock Time:    55.04

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.15  TNS: 1.18  Number of Violating Paths: 8

  --------------------------------------------------------------------


1
