{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "15", "@year": "2019", "@timestamp": "2019-11-15T11:01:51.000051-05:00", "@month": "11"}, "ait:date-sort": {"@day": "15", "@year": "2015", "@month": "07"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Portugal", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics"}, {"$": "IEETA"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}, {"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}]}, {"affiliation": {"country": "Estonia", "@afid": "60068861", "@country": "est", "city": "Tallinn", "organization": [{"$": "Tallinn University of Technology"}, {"$": "Department of Computer Engineering"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}, {"preferred-name": {"ce:given-name": "M.", "ce:initials": "M.", "ce:surname": "Kruus", "ce:indexed-name": "Kruus M."}, "@seq": "4", "ce:initials": "M.", "@_fa": "true", "@type": "auth", "ce:surname": "Kruus", "@auid": "21743125900", "ce:indexed-name": "Kruus M."}]}], "citation-title": "Integration of high-level synthesis to the courses on reconfigurable digital systems", "abstracts": "\u00a9 2015 MIPRO.Digital system design constitutes an essential part of engineering education. Many universities worldwide target the respective courses to field-programmable gate arrays and the relevant design flow. Recent programmable systems-on-chip integrating a processor-based computing system and a programmable logic rely on quite a different design philosophy constituting a new challenge for future engineers. These new trends have to be certainly reflected in the pedagogical activity so that the current students would, in a few years, satisfy the growing industry requirements. In this paper we analyze the new design flow and explore in detail one particular part of it: a possibility of directly generating hardware modules from software specifications through high-level synthesis. The reported teaching method is to be applied in two tightly collaborating Universities: University of Aveiro in Portugal and Tallinn University of Technology in Estonia.", "citation-info": {"citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"translated-sourcetitle": {"$": "2015 38th International Convention on Information and Communication Technology, Electronics and Microelectronics, MIPRO 2015 - Proceedings", "@xml:lang": "eng"}, "volisspag": {"pagerange": {"@first": "166", "@last": "171"}}, "@type": "p", "isbn": {"$": "9789532330854", "@type": "electronic", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confevent": {"confname": "38th International Convention on Information and Communication Technology, Electronics and Microelectronics, MIPRO 2015", "confsponsors": {"confsponsor": [{"$": "Ericsson Nikola Tesla"}, {"$": "et al."}, {"$": "HEP - Croatian Electricity Company"}, {"$": "InfoDom"}, {"$": "Koncar-Electrical Industries"}, {"$": "T-Croatian Telecom"}], "@complete": "n"}, "confnumber": "38", "conforganization": "MIPRO Croatian Society", "confcatnumber": "CFP1539K-DVD", "confseriestitle": "International Convention on Information and Communication Technology, Electronics and Microelectronics", "conflocation": {"venue": "Grand Hotel Adriatic Congress Centre and Hotel Admiral in Opatija", "@country": "hrv", "city": "Opatija"}, "confcode": "115577", "confdate": {"enddate": {"@day": "29", "@year": "2015", "@month": "05"}, "startdate": {"@day": "25", "@year": "2015", "@month": "05"}}}}}, "sourcetitle": "2015 38th International Convention on Information and Communication Technology, Electronics and Microelectronics, MIPRO 2015 - Proceedings", "contributor-group": [{"contributor": {"ce:given-name": "Vlado", "@seq": "1", "ce:initials": "V.", "ce:surname": "Sruk", "@role": "edit", "ce:indexed-name": "Sruk V."}}, {"contributor": {"ce:given-name": "Zeljko", "@seq": "1", "ce:initials": "Z.", "ce:surname": "Butkovic", "@role": "edit", "ce:indexed-name": "Butkovic Z."}}, {"contributor": {"ce:given-name": "Boris", "@seq": "1", "ce:initials": "B.", "ce:surname": "Vrdoljak", "@role": "edit", "ce:indexed-name": "Vrdoljak B."}}, {"contributor": {"ce:given-name": "Andrej", "@seq": "1", "ce:initials": "A.", "ce:surname": "Sokolic", "@role": "edit", "ce:indexed-name": "Sokolic A."}}, {"contributor": {"ce:given-name": "Stjepan", "@seq": "1", "ce:initials": "S.", "ce:surname": "Gros", "@role": "edit", "ce:indexed-name": "Gros S."}}, {"contributor": {"ce:given-name": "Petar", "@seq": "1", "ce:initials": "P.", "ce:degrees": "Prof.", "ce:surname": "Biljanovic", "@role": "edit", "ce:indexed-name": "Biljanovic P."}}, {"contributor": {"ce:given-name": "Karolj", "@seq": "1", "ce:initials": "K.", "ce:surname": "Skala", "@role": "edit", "ce:indexed-name": "Skala K."}}, {"contributor": {"ce:given-name": "Slobodan", "@seq": "1", "ce:initials": "S.", "ce:surname": "Ribaric", "@role": "edit", "ce:indexed-name": "Ribaric S."}}, {"contributor": {"ce:given-name": "Branko", "@seq": "1", "ce:initials": "B.", "ce:surname": "Mikac", "@role": "edit", "ce:indexed-name": "Mikac B."}}, {"contributor": {"ce:given-name": "Marina", "@seq": "1", "ce:initials": "M.", "ce:surname": "Cicin-Sain", "@role": "edit", "ce:indexed-name": "Cicin-Sain M."}}, {"contributor": {"ce:given-name": "Mladen", "@seq": "1", "ce:initials": "M.", "ce:surname": "Mauher", "@role": "edit", "ce:indexed-name": "Mauher M."}}], "publicationdate": {"month": "07", "year": "2015", "date-text": {"@xfab-added": "true", "$": "15 July 2015"}, "day": "15"}, "sourcetitle-abbrev": "Int. Conv. Inf. Commun. Technol., Electron. Microelectron., MIPRO - Proc.", "@country": "usa", "issuetitle": "2015 38th International Convention on Information and Communication Technology, Electronics and Microelectronics, MIPRO 2015 - Proceedings", "publicationyear": {"@first": "2015"}, "publisher": {"publishername": "Institute of Electrical and Electronics Engineers Inc."}, "article-number": "7160258", "@srcid": "21100421910"}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1705"}, {"$": "1706"}, {"$": "1708"}, {"$": "2208"}]}, {"@type": "CPXCLASS", "classification": [{"classification-code": "714.2", "classification-description": "Semiconductor Devices and Integrated Circuits"}, {"classification-code": "721.1", "classification-description": "Computer Theory (Includes Formal Logic, Automata Theory, Switching Theory and Programming Theory)"}, {"classification-code": "721.2", "classification-description": "Logic Elements"}, {"classification-code": "723.5", "classification-description": "Computer Applications"}, {"classification-code": "802.2", "classification-description": "Chemical Reactions"}, {"classification-code": "901.2", "classification-description": "Education"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2015 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "15", "@year": "2015", "@timestamp": "BST 15:29:47", "@month": "12"}}, "itemidlist": {"itemid": [{"$": "606773768", "@idtype": "PUI"}, {"$": "641797885", "@idtype": "CAR-ID"}, {"$": "20154501519579", "@idtype": "CPX"}, {"$": "84946140676", "@idtype": "SCP"}, {"$": "84946140676", "@idtype": "SGR"}], "ce:doi": "10.1109/MIPRO.2015.7160258"}}, "tail": {"bibliography": {"@refcount": "26", "reference": [{"ref-fulltext": "The Joint Task Force on Computing Curricula, IEEE Computer Society, Association for Computing Machinery, available at http://www.acm.org/education/curricula-recommendations.", "@id": "1", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.acm.org/education/curricula-recommendations", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84946130500", "@idtype": "SGR"}}, "ref-sourcetitle": "The Joint Task Force on Computing Curricula, IEEE Computer Society, Association for Computing Machinery, Available at"}}, {"ref-fulltext": "Xilinx, Inc., ISE Design Suite, available at: http://www.xilinx.com/products/design-tools/ise-design-suite/.", "@id": "2", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/products/design-tools/ise-design-suite", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84946151645", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc., ISE Design Suite"}}, {"ref-fulltext": "Altera, Corp., Design Software, Quartus II, available at: http://www.altera.com/products/software/sfw-index.jsp.", "@id": "3", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.altera.com/products/software/sfw-index.jsp", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84946110189", "@idtype": "SGR"}}, "ref-text": "Altera, Corp., Design Software, Quartus II"}}, {"ref-fulltext": "Digilent, Inc., Nexys\u21224 Artix-7 FPGA Board, available at: http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,400,1 184&Prod=NEXYS4.", "@id": "4", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.digilentinc.com/Products/Detail.cfm?NavPath=2,400,1184&Prod=NEXYS4", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84946130580", "@idtype": "SGR"}}, "ref-text": "Digilent, Inc., Nexys\u21224 Artix-7 FPGA Board"}}, {"ref-fulltext": "Altera, Corp., DE2-115 Development and Education Board, available at: http://www.altera.com/education/univ/materials/ boards/de2-115/unv-de2-115-board.html.", "@id": "5", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.altera.com/education/univ/materials/boards/de2-115/unv-de2-115-board.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84946103817", "@idtype": "SGR"}}, "ref-text": "Altera, Corp., DE2-115 Development and Education Board"}}, {"ref-fulltext": "Digilent, Inc., Sensors/Interfaces/Peripheral Modules (Pmods\u2122), available at: http://www.digilentinc.com/Products/ Catalog.cfm?NavPath=2,401&Cat=9.", "@id": "6", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.digilentinc.com/Products/Catalog.cfm?NavPath=2,401&Cat=9", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84946103933", "@idtype": "SGR"}}, "ref-text": "Digilent, Inc., Sensors/Interfaces/Peripheral Modules (Pmods\u2122)"}}, {"ref-fulltext": "Xilinx, Inc. Zynq-7000 All Programmable SoC Technical Reference Manual, 2014. Available at: http://www.xilinx.com/support/documentation/user-guides/ug585-Zynq-7000-TRM.pdf.", "@id": "7", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84946132780", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc. Zynq-7000 All Programmable SoC Technical Reference Manual, 2014"}}, {"ref-fulltext": "Xilinx Inc., Vivado Design Suite, available at: http://www.xilinx.com/products/design-tools/vivado/.", "@id": "8", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/products/design-tools/vivado", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84946103733", "@idtype": "SGR"}}, "ref-text": "Xilinx Inc., Vivado Design Suite"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, A. Rjabov, A. Sudnitson, C. Cardoso, Hardware/Software Co-design for Programmable Systems-on-Chip, TUT Press, 2014.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-design for Programmable Systems-on-Chip"}}, {"ref-fulltext": "L.H. Crockett, R.A. Elliot, M.A. Enderwitz, R.W. Stewart, The Zynq Book, Strathclyde Academic Media, 2014.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84923130074", "@idtype": "SGR"}}, "ref-text": "Strathclyde Academic Media", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.H.", "@_fa": "true", "ce:surname": "Crockett", "ce:indexed-name": "Crockett L.H."}, {"@seq": "2", "ce:initials": "R.A.", "@_fa": "true", "ce:surname": "Elliot", "ce:indexed-name": "Elliot R.A."}, {"@seq": "3", "ce:initials": "M.A.", "@_fa": "true", "ce:surname": "Enderwitz", "ce:indexed-name": "Enderwitz M.A."}, {"@seq": "4", "ce:initials": "R.W.", "@_fa": "true", "ce:surname": "Stewart", "ce:indexed-name": "Stewart R.W."}]}, "ref-sourcetitle": "The Zynq Book"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Sudnitson, \"Methodology and International Collaboration in Teaching Reconfigurable Systems\", Proceedings of IEEE Global Engineering Education Conference-IEEE EDUCON'2012, Marrakesh, Morocco, April 2012, pp. 1143-1152.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Methodology and international collaboration in teaching reconfigurable systems"}, "refd-itemidlist": {"itemid": {"$": "84864144148", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1143", "@last": "1152"}}, "ref-text": "Marrakesh, Morocco, April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proceedings of IEEE Global Engineering Education Conference-IEEE EDUCON'2012"}}, {"ref-fulltext": "J. Cong, B. Liu, S. Neuendorffer, J. Noguera, K. Vissers, Z. Zhang, \"High-Level Synthesis for FPGAs: From Prototyping to Deployment\", IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, vol. 30, no. 4, 2011, pp. 473-791.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "High-level synthesis for FPGAs: From prototyping to deployment"}, "refd-itemidlist": {"itemid": {"$": "79953076698", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "30", "@issue": "4"}, "pagerange": {"@first": "473", "@last": "791"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Cong", "ce:indexed-name": "Cong J."}, {"@seq": "2", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Liu", "ce:indexed-name": "Liu B."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Neuendorffer", "ce:indexed-name": "Neuendorffer S."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Noguera", "ce:indexed-name": "Noguera J."}, {"@seq": "5", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Vissers", "ce:indexed-name": "Vissers K."}, {"@seq": "6", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang Z."}]}, "ref-sourcetitle": "IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems"}}, {"ref-fulltext": "P. Coussy, D.D. Gajski, M. Meredith, A. Takach, \"An Introduction to High Level Synthesis\", IEEE Design &Test of Computers, vol. 11, no. 4, 2009, pp. 8-17.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "An introduction to high level synthesis"}, "refd-itemidlist": {"itemid": {"$": "69949114796", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "11", "@issue": "4"}, "pagerange": {"@first": "8", "@last": "17"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Coussy", "ce:indexed-name": "Coussy P."}, {"@seq": "2", "ce:initials": "D.D.", "@_fa": "true", "ce:surname": "Gajski", "ce:indexed-name": "Gajski D.D."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Meredith", "ce:indexed-name": "Meredith M."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Takach", "ce:indexed-name": "Takach A."}]}, "ref-sourcetitle": "IEEE Design &Test of Computers"}}, {"ref-fulltext": "P. Coussy, A. Moraweic (eds.). High-Level Synthesis: from Algorithm to Digital Circuit. Springer 2010.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "84892295477", "@idtype": "SGR"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Coussy", "ce:indexed-name": "Coussy P."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Moraweic", "ce:indexed-name": "Moraweic A."}]}, "ref-sourcetitle": "High-Level Synthesis: From Algorithm to Digital Circuit"}}, {"ref-fulltext": "W. Meeus, K. Van Beeck, T. Goedem\u00e9, J. Meel, D. Stroobandt, \"An overview of today's high-level synthesis tools\", Design Automation for Embedded Systems, vol. 16, no. 3, 2012, pp. 31-51.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "An overview of today's high-level synthesis tools"}, "refd-itemidlist": {"itemid": {"$": "84891482325", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "16", "@issue": "3"}, "pagerange": {"@first": "31", "@last": "51"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Meeus", "ce:indexed-name": "Meeus W."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Van Beeck", "ce:indexed-name": "Van Beeck K."}, {"@seq": "3", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Goedem\u00e9", "ce:indexed-name": "Goedeme T."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Meel", "ce:indexed-name": "Meel J."}, {"@seq": "5", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Stroobandt", "ce:indexed-name": "Stroobandt D."}]}, "ref-sourcetitle": "Design Automation for Embedded Systems"}}, {"ref-fulltext": "C. Desmouliers, E. Oruklu, S. Aslan, J. Saniie, F.M. Vallina, \"Image and video processing platform for field programmable gate arrays using a high-level synthesis\", Computers &Digital Techniques, vol. 6 , no. 6, 2012, pp. 414-425.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Image and video processing platform for field programmable gate arrays using a high-level synthesis"}, "refd-itemidlist": {"itemid": {"$": "84880026882", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "6", "@issue": "6"}, "pagerange": {"@first": "414", "@last": "425"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Desmouliers", "ce:indexed-name": "Desmouliers C."}, {"@seq": "2", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Oruklu", "ce:indexed-name": "Oruklu E."}, {"@seq": "3", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Aslan", "ce:indexed-name": "Aslan S."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Saniie", "ce:indexed-name": "Saniie J."}, {"@seq": "5", "ce:initials": "F.M.", "@_fa": "true", "ce:surname": "Vallina", "ce:indexed-name": "Vallina F.M."}]}, "ref-sourcetitle": "Computers &Digital Techniques"}}, {"ref-fulltext": "V. Bhatnagar, G.S. Ouedraogo, M. Gautier, A. Carer, O. Sentieys, \"An FPGA Software Defined Radio Platform with a High-Level Synthesis Design Flow\", Proceedings of the 77th IEEE Vehicular Technology Conference, Las Vegas, USA, September 2013.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "An FPGA software defined radio platform with a high-level synthesis design flow"}, "refd-itemidlist": {"itemid": {"$": "84893559098", "@idtype": "SGR"}}, "ref-text": "Las Vegas, USA, September", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Bhatnagar", "ce:indexed-name": "Bhatnagar V."}, {"@seq": "2", "ce:initials": "G.S.", "@_fa": "true", "ce:surname": "Ouedraogo", "ce:indexed-name": "Ouedraogo G.S."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Gautier", "ce:indexed-name": "Gautier M."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Carer", "ce:indexed-name": "Carer A."}, {"@seq": "5", "ce:initials": "O.", "@_fa": "true", "ce:surname": "Sentieys", "ce:indexed-name": "Sentieys O."}]}, "ref-sourcetitle": "Proceedings of the 77th IEEE Vehicular Technology Conference"}}, {"ref-fulltext": "P.J. Pingree, L.J. Scharenbroich, T.A. Werne, C. Hartzell, \"Implementing Legacy-C Algorithms in FPGA Co-Processors for Performance Accelerated Smart Payloads\", Proceedings of the 2008 IEEE Aerospace Conference, Big Sky, USA, March 2008.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Implementing legacy-c algorithms in FPGA co-processors for performance accelerated smart payloads"}, "refd-itemidlist": {"itemid": {"$": "49349092279", "@idtype": "SGR"}}, "ref-text": "Big Sky, USA, March", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.J.", "@_fa": "true", "ce:surname": "Pingree", "ce:indexed-name": "Pingree P.J."}, {"@seq": "2", "ce:initials": "L.J.", "@_fa": "true", "ce:surname": "Scharenbroich", "ce:indexed-name": "Scharenbroich L.J."}, {"@seq": "3", "ce:initials": "T.A.", "@_fa": "true", "ce:surname": "Werne", "ce:indexed-name": "Werne T.A."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Hartzell", "ce:indexed-name": "Hartzell C."}]}, "ref-sourcetitle": "Proceedings of the 2008 IEEE Aerospace Conference"}}, {"ref-fulltext": "P. Bishop, \"A Look Into How a High-Level Synthesis Design Flow Benefits Verification Turnaround\", Electronic Engineering Journal, October 31, 2013, available at: http://www.eejournal.com/archives/articles/20131031-cadence/.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.eejournal.com/archives/articles/20131031-cadence", "@type": "email"}}, "ref-title": {"ref-titletext": "A look into how a high-level synthesis design flow benefits verification turnaround"}, "refd-itemidlist": {"itemid": {"$": "84946117338", "@idtype": "SGR"}}, "ref-text": "October 31", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Bishop", "ce:indexed-name": "Bishop P."}]}, "ref-sourcetitle": "Electronic Engineering Journal"}}, {"ref-fulltext": "Xilinx, Inc., Vivado Design Suite Tutorial. High-Level Synthesis, 2013. available at: http://www.xilinx.com/support/documentation/sw-manuals/xilinx 2013-4/ug871-vivado-high-level-synthesis-tutorial.pdf.", "@id": "20", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/sw_manuals/xilinx2013_4/ug871-vivado-high-level-synthesis-tutorial.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84946139318", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc., Vivado Design Suite Tutorial. High-Level Synthesis, 2013"}}, {"ref-fulltext": "Xilinx, Inc., Vivado Design Suite User Guide. High-Level Synthesis, 2013. Available at: http://www.xilinx.com/support/documentation/sw-manuals/xilinx 2013-4/ug902-vivado-high-level-synthesis.pdf.", "@id": "21", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/sw_manuals/xilinx2013_4/ug902-vivado-high-level-synthesis.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84946104244", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc., Vivado Design Suite User Guide. High-Level Synthesis, 2013"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Barkalov, L. Titarenko, Synthesis and Optimization of FPGA-Based Systems, Springer, Switzerland, 2014.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Springer, Switzerland", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of FPGA-Based Systems"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"High-performance implementation of regular and easily scalable sorting networks on an FPGA\", Microprocessors and Microsystems, vol. 38, no. 5, July 2014, pp. 470-484, doi: 10.1016/j.micpro.2014.03.003.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-text": "July", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "Avnet, Inc. ZedBoard Hardware User's Guide, Version 2.2, 2014, available at: http://www.zedboard.org/sites/default/ files/documentations/ZedBoard-HW-UG-v2-2.pdf.", "@id": "24", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84946135738", "@idtype": "SGR"}}, "ref-text": "Avnet, Inc. ZedBoard Hardware User's Guide, Version 2.2, 2014"}}, {"ref-fulltext": "D. Mihhailov, M. Kruus, A. Sudnitson, \"FPGA Platform Based Digital Design Education\", ACM International Conference Proceeding Series, vol. 374: International Conference on Computer Systems and Technologies-CompSysTech'2008, Gabrovo, Bulgaria, June, 2008, pp. IV.1-IV.6, 2008.", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "FPGA platform based digital design education"}, "refd-itemidlist": {"itemid": {"$": "84903477813", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "374"}, "pagerange": {"@first": "IV1", "@last": "IV6"}}, "ref-text": "Gabrovo, Bulgaria, June, 2008", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Kruus", "ce:indexed-name": "Kruus M."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "ACM International Conference Proceeding Series"}}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, A. Sudnitson, M. Kruus, \"Teaching FPGA-based Systems\", Proceedings of the IEEE Global Engineering Education Conference-EDUCON'2014, Istanbul, Turkey, April, 2014, pp. 460-469.", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Teaching FPGA-based Systems"}, "refd-itemidlist": {"itemid": {"$": "84903436966", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "460", "@last": "469"}}, "ref-text": "Istanbul, Turkey, April", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "4", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Kruus", "ce:indexed-name": "Kruus M."}]}, "ref-sourcetitle": "Proceedings of the IEEE Global Engineering Education Conference-EDUCON'2014"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-84946140676", "dc:description": "\u00a9 2015 MIPRO.Digital system design constitutes an essential part of engineering education. Many universities worldwide target the respective courses to field-programmable gate arrays and the relevant design flow. Recent programmable systems-on-chip integrating a processor-based computing system and a programmable logic rely on quite a different design philosophy constituting a new challenge for future engineers. These new trends have to be certainly reflected in the pedagogical activity so that the current students would, in a few years, satisfy the growing industry requirements. In this paper we analyze the new design flow and explore in detail one particular part of it: a possibility of directly generating hardware modules from software specifications through high-level synthesis. The reported teaching method is to be applied in two tightly collaborating Universities: University of Aveiro in Portugal and Tallinn University of Technology in Estonia.", "prism:coverDate": "2015-07-15", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84946140676", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84946140676"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84946140676&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84946140676&origin=inward"}], "prism:isbn": "9789532330854", "prism:publicationName": "2015 38th International Convention on Information and Communication Technology, Electronics and Microelectronics, MIPRO 2015 - Proceedings", "source-id": "21100421910", "citedby-count": "2", "subtype": "cp", "prism:pageRange": "166-171", "dc:title": "Integration of high-level synthesis to the courses on reconfigurable digital systems", "prism:endingPage": "171", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/MIPRO.2015.7160258", "prism:startingPage": "166", "article-number": "7160258", "dc:identifier": "SCOPUS_ID:84946140676", "dc:publisher": "Institute of Electrical and Electronics Engineers Inc."}, "idxterms": {"mainterm": [{"$": "Computing system", "@weight": "b", "@candidate": "n"}, {"$": "Design philosophy", "@weight": "b", "@candidate": "n"}, {"$": "Digital system design", "@weight": "b", "@candidate": "n"}, {"$": "Industry requirements", "@weight": "b", "@candidate": "n"}, {"$": "Programmable logic", "@weight": "b", "@candidate": "n"}, {"$": "Programmable systems", "@weight": "b", "@candidate": "n"}, {"$": "Software Specification", "@weight": "b", "@candidate": "n"}, {"$": "Teaching methods", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": null, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Networks and Communications", "@code": "1705", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computer Science Applications", "@code": "1706", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Hardware and Architecture", "@code": "1708", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}, {"preferred-name": {"ce:given-name": "M.", "ce:initials": "M.", "ce:surname": "Kruus", "ce:indexed-name": "Kruus M."}, "@seq": "4", "ce:initials": "M.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Kruus", "@auid": "21743125900", "author-url": "https://api.elsevier.com/content/author/author_id/21743125900", "ce:indexed-name": "Kruus M."}]}}