From 2d7033010cfdf86839eda548aaa4138f187a84a4 Mon Sep 17 00:00:00 2001
From: Ren Imaoka <ren.imaoka.vj@renesas.com>
Date: Fri, 18 Sep 2015 11:26:48 +0900
Subject: [PATCH 1472/2066] arm64: dts: r8a7795-es1: Add VCP4 deivce node

Add VCP4 device node for R8A7795 SoC.

Signed-off-by: Ren Imaoka <ren.imaoka.vj@renesas.com>
[takeshi.kihara: add the clocks which a VCP4 device refers to]
[takeshi.kihara: add iVDP1C node, and fix VCP4 node]
[takeshi.kihara: add the channel property of iVDP1C, VCP4, FCP and FDP1
 nodes]
Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
[zou:Original patch taken from
git://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas-bsp.git
 v4.9/rcar-3.5.1]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm64/boot/dts/renesas/r8a7795-es1.dtsi |   77 ++++++++++++++++++++++++++
 1 files changed, 77 insertions(+), 0 deletions(-)

diff --git a/arch/arm64/boot/dts/renesas/r8a7795-es1.dtsi b/arch/arm64/boot/dts/renesas/r8a7795-es1.dtsi
index 7845aaa..7b32458 100644
--- a/arch/arm64/boot/dts/renesas/r8a7795-es1.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a7795-es1.dtsi
@@ -1765,6 +1765,83 @@
 			power-domains = <&sysc R8A7795_PD_3DG_E>;
 		};
 
+		vcplf: vcp4@fe910000 {
+			compatible = "renesas,vcp4-vcplf";
+			reg = <0 0xfe910000 0 0x200>, <0 0xfe910200 0 0x200>;
+			interrupts = <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&cpg CPG_MOD 130>;
+			power-domains = <&sysc R8A7795_PD_A2VC1>;
+			renesas,#ch = <0>;
+			renesas,#fcp_ch = <0>;
+		};
+
+		vcpl4: vcp4@fe8f0000 {
+			compatible = "renesas,vcp4-vcpl4";
+			reg = <0 0xfe8f0000 0 0x200>, <0 0xfe8f0200 0 0x200>;
+			interrupts = <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&cpg CPG_MOD 129>;
+			power-domains = <&sysc R8A7795_PD_A2VC0>;
+			renesas,#ch = <1>;
+			renesas,#fcp_ch = <1>;
+		};
+
+		vdpb: vcp4@fe900000 {
+			compatible = "renesas,vcp4-vdpb";
+			reg = <0 0xfe900000 0 0x200>, <0 0xfe900200 0 0x200>;
+			interrupts = <GIC_SPI 240 IRQ_TYPE_LEVEL_HIGH>,
+				     <GIC_SPI 241 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&cpg CPG_MOD 131>;
+			power-domains = <&sysc R8A7795_PD_A2VC1>;
+			renesas,#ch = <2>;
+			renesas,#fcp_ch = <0>;
+		};
+
+		ivdp1c: vcp4@fe8d0000 {
+			compatible = "renesas,vcp4-ivdp1c";
+			reg = <0 0xfe8d0000 0 0x200>, <0 0xfe8d0200 0 0x200>;
+			interrupts = <GIC_SPI 380 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 381 IRQ_TYPE_LEVEL_HIGH>,
+			     <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&cpg CPG_MOD 128>;
+			power-domains = <&sysc R8A7795_PD_A2VC0>;
+			renesas,#ch = <3>;
+			renesas,#fcp_ch = <2>;
+		};
+
+		fcpcs: vcp4@fe90f000 {
+			compatible = "renesas,vcp4-fcpcs";
+			reg = <0 0xfe90f000 0 0x200>;
+			clocks = <&cpg CPG_MOD 619>;
+			power-domains = <&sysc R8A7795_PD_A3VC>;
+			renesas,#ch = <0>;
+		};
+
+		fcpci0: vcp4@fe8df000 {
+			compatible = "renesas,vcp4-fcpci0";
+			reg = <0 0xfe8df000 0 0x200>;
+			clocks = <&cpg CPG_MOD 617>;
+			power-domains = <&sysc R8A7795_PD_A3VC>;
+			renesas,#ch = <2>;
+		};
+
+		fcpci1: vcp4@fe8ff000 {
+			compatible = "renesas,vcp4-fcpci1";
+			reg = <0 0xfe8ff000 0 0x200>;
+			clocks = <&cpg CPG_MOD 616>;
+			power-domains = <&sysc R8A7795_PD_A3VC>;
+			renesas,#ch = <1>;
+		};
+
+		stb: vcp4@fe8a0000 {
+			compatible = "renesas,vcp4-stb";
+			reg = <0 0xfe8a0000 0 0x200>;
+			interrupts = <GIC_SPI 160 IRQ_TYPE_LEVEL_HIGH>;
+			clocks = <&cpg CPG_MOD 104>;
+			power-domains = <&sysc R8A7795_PD_A3VC>;
+		};
+
 		fdp0: fdpm@fe940000 {
 			compatible = "renesas,fdpm";
 			reg = <0 0xfe940000 0 0x2400>, <0 0xfe950000 0 0x200>;
-- 
1.7.5.4

