Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 21 13:25:41 2023
| Host         : MyT14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (69)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (11)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (69)
-------------------------
 There are 69 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.595        0.000                      0                11850        0.022        0.000                      0                11850        3.000        0.000                       0                  7098  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.777        0.000                      0                  190        0.107        0.000                      0                  190        3.000        0.000                       0                    91  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout2          36.853        0.000                      0                   20        0.263        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          26.237        0.000                      0                10070        0.022        0.000                      0                10070       49.020        0.000                       0                  6982  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         6.273        0.000                      0                   17        0.199        0.000                      0                   17  
sys_clk_pin   clkout3             4.595        0.000                      0                   12        0.264        0.000                      0                   12  
clkout2       clkout3            16.731        0.000                      0                    2        0.490        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 38.435        0.000                      0                 1554        0.392        0.000                      0                 1554  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.076ns (23.287%)  route 3.545ns (76.713%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.633     5.236    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.364    CLK_GEN/led_counter[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.795    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.919 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.427     7.347    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.471 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.646     8.117    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.241 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.661     8.901    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.025 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.831     9.856    CLK_GEN/led_clk_0
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y101        FDRE (Setup_fdre_C_R)       -0.429    14.634    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.076ns (23.287%)  route 3.545ns (76.713%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.633     5.236    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.364    CLK_GEN/led_counter[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.795    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.919 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.427     7.347    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.471 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.646     8.117    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.241 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.661     8.901    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.025 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.831     9.856    CLK_GEN/led_clk_0
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[26]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y101        FDRE (Setup_fdre_C_R)       -0.429    14.634    CLK_GEN/led_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.076ns (23.287%)  route 3.545ns (76.713%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.633     5.236    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.364    CLK_GEN/led_counter[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.795    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.919 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.427     7.347    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.471 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.646     8.117    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.241 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.661     8.901    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.025 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.831     9.856    CLK_GEN/led_clk_0
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[27]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y101        FDRE (Setup_fdre_C_R)       -0.429    14.634    CLK_GEN/led_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.076ns (23.287%)  route 3.545ns (76.713%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.633     5.236    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.364    CLK_GEN/led_counter[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.795    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.919 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.427     7.347    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.471 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.646     8.117    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.241 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.661     8.901    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.025 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.831     9.856    CLK_GEN/led_clk_0
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y101        FDRE (Setup_fdre_C_R)       -0.429    14.634    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.076ns (23.317%)  route 3.539ns (76.683%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.633     5.236    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.364    CLK_GEN/led_counter[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.795    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.919 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.427     7.347    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.471 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.646     8.117    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.241 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.661     8.901    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.025 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.825     9.850    CLK_GEN/led_clk_0
    SLICE_X51Y102        FDRE                                         r  CLK_GEN/led_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  CLK_GEN/led_counter_reg[29]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y102        FDRE (Setup_fdre_C_R)       -0.429    14.634    CLK_GEN/led_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.076ns (23.317%)  route 3.539ns (76.683%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.633     5.236    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.364    CLK_GEN/led_counter[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.795    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.919 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.427     7.347    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.471 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.646     8.117    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.241 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.661     8.901    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.025 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.825     9.850    CLK_GEN/led_clk_0
    SLICE_X51Y102        FDRE                                         r  CLK_GEN/led_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  CLK_GEN/led_counter_reg[30]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y102        FDRE (Setup_fdre_C_R)       -0.429    14.634    CLK_GEN/led_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.076ns (23.317%)  route 3.539ns (76.683%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.633     5.236    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.364    CLK_GEN/led_counter[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.795    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.919 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.427     7.347    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.471 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.646     8.117    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.241 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.661     8.901    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.025 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.825     9.850    CLK_GEN/led_clk_0
    SLICE_X51Y102        FDRE                                         r  CLK_GEN/led_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  CLK_GEN/led_counter_reg[31]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y102        FDRE (Setup_fdre_C_R)       -0.429    14.634    CLK_GEN/led_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.076ns (23.791%)  route 3.447ns (76.209%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.633     5.236    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.364    CLK_GEN/led_counter[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.795    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.919 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.427     7.347    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.471 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.646     8.117    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.241 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.661     8.901    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.025 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.733     9.758    CLK_GEN/led_clk_0
    SLICE_X51Y100        FDRE                                         r  CLK_GEN/led_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  CLK_GEN/led_counter_reg[21]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    CLK_GEN/led_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.076ns (23.791%)  route 3.447ns (76.209%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.633     5.236    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.364    CLK_GEN/led_counter[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.795    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.919 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.427     7.347    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.471 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.646     8.117    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.241 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.661     8.901    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.025 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.733     9.758    CLK_GEN/led_clk_0
    SLICE_X51Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    CLK_GEN/led_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 CLK_GEN/led_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.076ns (23.791%)  route 3.447ns (76.209%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.633     5.236    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  CLK_GEN/led_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  CLK_GEN/led_counter_reg[16]/Q
                         net (fo=2, routed)           0.672     6.364    CLK_GEN/led_counter[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.488 f  CLK_GEN/led_counter[0]_i_9/O
                         net (fo=1, routed)           0.307     6.795    CLK_GEN/led_counter[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.919 f  CLK_GEN/led_counter[0]_i_7/O
                         net (fo=1, routed)           0.427     7.347    CLK_GEN/led_counter[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.471 f  CLK_GEN/led_counter[0]_i_3/O
                         net (fo=1, routed)           0.646     8.117    CLK_GEN/led_counter[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.241 f  CLK_GEN/led_counter[0]_i_2/O
                         net (fo=3, routed)           0.661     8.901    CLK_GEN/led_counter[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.025 r  CLK_GEN/led_counter[31]_i_1/O
                         net (fo=31, routed)          0.733     9.758    CLK_GEN/led_clk_0
    SLICE_X51Y100        FDRE                                         r  CLK_GEN/led_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.496    14.918    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    CLK_GEN/led_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  4.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CLK_GEN/led_counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    CLK_GEN/led_counter[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  CLK_GEN/led_counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.961    CLK_GEN/led_counter0_carry__4_n_7
    SLICE_X51Y100        FDRE                                         r  CLK_GEN/led_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  CLK_GEN/led_counter_reg[21]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    CLK_GEN/led_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CLK_GEN/led_counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    CLK_GEN/led_counter[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  CLK_GEN/led_counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.972    CLK_GEN/led_counter0_carry__4_n_5
    SLICE_X51Y100        FDRE                                         r  CLK_GEN/led_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  CLK_GEN/led_counter_reg[23]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    CLK_GEN/led_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CLK_GEN/led_counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    CLK_GEN/led_counter[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  CLK_GEN/led_counter0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.997    CLK_GEN/led_counter0_carry__4_n_6
    SLICE_X51Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  CLK_GEN/led_counter_reg[22]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    CLK_GEN/led_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CLK_GEN/led_counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    CLK_GEN/led_counter[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.997 r  CLK_GEN/led_counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.997    CLK_GEN/led_counter0_carry__4_n_4
    SLICE_X51Y100        FDRE                                         r  CLK_GEN/led_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  CLK_GEN/led_counter_reg[24]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    CLK_GEN/led_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CLK_GEN/led_counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    CLK_GEN/led_counter[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  CLK_GEN/led_counter0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.000    CLK_GEN/led_counter0_carry__5_n_7
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[25]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    CLK_GEN/led_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CLK_GEN/led_counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    CLK_GEN/led_counter[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  CLK_GEN/led_counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.011    CLK_GEN/led_counter0_carry__5_n_5
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[27]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    CLK_GEN/led_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CLK_GEN/led_counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    CLK_GEN/led_counter[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.036 r  CLK_GEN/led_counter0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.036    CLK_GEN/led_counter0_carry__5_n_6
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[26]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    CLK_GEN/led_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CLK_GEN/led_counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    CLK_GEN/led_counter[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.036 r  CLK_GEN/led_counter0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.036    CLK_GEN/led_counter0_carry__5_n_4
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  CLK_GEN/led_counter_reg[28]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    CLK_GEN/led_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CLK_GEN/led_counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    CLK_GEN/led_counter[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  CLK_GEN/led_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.985    CLK_GEN/led_counter0_carry__5_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.039 r  CLK_GEN/led_counter0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.039    CLK_GEN/led_counter0_carry__6_n_7
    SLICE_X51Y102        FDRE                                         r  CLK_GEN/led_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  CLK_GEN/led_counter_reg[29]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.105     1.854    CLK_GEN/led_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CLK_GEN/led_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_GEN/led_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.575%)  route 0.121ns (21.425%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.566     1.485    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  CLK_GEN/led_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  CLK_GEN/led_counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    CLK_GEN/led_counter[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  CLK_GEN/led_counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    CLK_GEN/led_counter0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  CLK_GEN/led_counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    CLK_GEN/led_counter0_carry__4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  CLK_GEN/led_counter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.985    CLK_GEN/led_counter0_carry__5_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.050 r  CLK_GEN/led_counter0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.050    CLK_GEN/led_counter0_carry__6_n_5
    SLICE_X51Y102        FDRE                                         r  CLK_GEN/led_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.830     1.995    CLK_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  CLK_GEN/led_counter_reg[31]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.105     1.854    CLK_GEN/led_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y96     CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X50Y96     CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y97     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y97     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y97     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y98     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y98     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y98     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X50Y96     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y97     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y97     CLK_GEN/led_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y97     CLK_GEN/led_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y98     CLK_GEN/led_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y98     CLK_GEN/led_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y98     CLK_GEN/led_counter_reg[15]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y40      uart_tx_ctrl/bitIndex_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y42      uart_tx_ctrl/bitIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y42      uart_tx_ctrl/bitIndex_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y40      uart_tx_ctrl/bitIndex_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y40      uart_tx_ctrl/bitIndex_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y40      uart_tx_ctrl/bitIndex_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y41      uart_tx_ctrl/bitIndex_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y41      uart_tx_ctrl/bitIndex_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       36.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.853ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 1.674ns (54.117%)  route 1.419ns (45.883%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 45.014 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.410     7.180    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.304 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.304    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.845    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.407 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.407    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.588    45.014    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.275    45.289    
                         clock uncertainty           -0.091    45.198    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    45.260    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         45.260    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                 36.853    

Slack (MET) :             36.874ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 1.653ns (53.803%)  route 1.419ns (46.197%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 45.014 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.410     7.180    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.304 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.304    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.845    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.386 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.386    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.588    45.014    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.275    45.289    
                         clock uncertainty           -0.091    45.198    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    45.260    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         45.260    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                 36.874    

Slack (MET) :             36.875ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 1.677ns (54.161%)  route 1.419ns (45.839%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 45.016 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.410     7.180    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.304 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.304    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.845    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.187 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.410 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.410    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.590    45.016    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.298    45.314    
                         clock uncertainty           -0.091    45.223    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.062    45.285    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         45.285    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                 36.875    

Slack (MET) :             36.925ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 1.611ns (53.163%)  route 1.419ns (46.837%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 45.016 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.410     7.180    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.304 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.304    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.845    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.187 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.187    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.344 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     8.344    BTN_SCAN/clk_count_reg[16]_i_1_n_2
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.590    45.016    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.298    45.314    
                         clock uncertainty           -0.091    45.223    
    SLICE_X0Y78          FDRE (Setup_fdre_C_D)        0.046    45.269    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         45.269    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                 36.925    

Slack (MET) :             36.948ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 1.579ns (52.663%)  route 1.419ns (47.337%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 45.014 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.410     7.180    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.304 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.304    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.845    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.312 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.312    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.588    45.014    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.275    45.289    
                         clock uncertainty           -0.091    45.198    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    45.260    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         45.260    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                 36.948    

Slack (MET) :             36.964ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 1.563ns (52.409%)  route 1.419ns (47.591%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 45.014 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.410     7.180    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.304 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.304    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.845    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.073 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.073    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.296 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.296    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.588    45.014    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.275    45.289    
                         clock uncertainty           -0.091    45.198    
    SLICE_X0Y77          FDRE (Setup_fdre_C_D)        0.062    45.260    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         45.260    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                 36.964    

Slack (MET) :             36.966ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 1.560ns (52.361%)  route 1.419ns (47.639%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 45.013 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.410     7.180    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.304 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.304    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.845    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.293 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.293    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.587    45.013    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.275    45.288    
                         clock uncertainty           -0.091    45.197    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    45.259    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         45.259    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                 36.966    

Slack (MET) :             36.987ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 1.539ns (52.023%)  route 1.419ns (47.977%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 45.013 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.410     7.180    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.304 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.304    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.845    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.272 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.272    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.587    45.013    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.275    45.288    
                         clock uncertainty           -0.091    45.197    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    45.259    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         45.259    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                 36.987    

Slack (MET) :             37.061ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 1.465ns (50.792%)  route 1.419ns (49.208%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 45.013 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.410     7.180    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.304 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.304    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.845    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.198 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.198    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.587    45.013    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism              0.275    45.288    
                         clock uncertainty           -0.091    45.197    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    45.259    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         45.259    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                 37.061    

Slack (MET) :             37.077ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 1.449ns (50.517%)  route 1.419ns (49.483%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 45.013 - 40.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.709     5.314    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.410     7.180    BTN_SCAN/p_0_in
    SLICE_X0Y74          LUT2 (Prop_lut2_I1_O)        0.124     7.304 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.304    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.836 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.845    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.959 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.959    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.182 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.182    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.587    45.013    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism              0.275    45.288    
                         clock uncertainty           -0.091    45.197    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.062    45.259    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         45.259    
                         arrival time                          -8.182    
  -------------------------------------------------------------------
                         slack                                 37.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.168     1.824    BTN_SCAN/LED_OBUF[0]
    SLICE_X1Y79          LUT3 (Prop_lut3_I2_O)        0.045     1.869 r  BTN_SCAN/result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    BTN_SCAN/result[0]_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.864     2.031    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X1Y79          FDRE (Hold_fdre_C_D)         0.091     1.605    BTN_SCAN/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.590     1.511    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.161     1.813    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.045     1.858 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.858    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.921 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.921    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.860     2.027    BTN_SCAN/clk_disp
    SLICE_X0Y76          FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[15]/Q
                         net (fo=1, routed)           0.161     1.815    BTN_SCAN/clk_count_reg_n_0_[15]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045     1.860 r  BTN_SCAN/clk_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.860    BTN_SCAN/clk_count[12]_i_2_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.923 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.923    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862     2.029    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.589     1.510    BTN_SCAN/clk_disp
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BTN_SCAN/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.161     1.812    BTN_SCAN/clk_count_reg_n_0_[3]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.857    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.920 r  BTN_SCAN/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    BTN_SCAN/clk_count_reg[0]_i_1_n_4
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/clk_disp
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    BTN_SCAN/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.589     1.510    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.161     1.812    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.857 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.857    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.920 r  BTN_SCAN/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    BTN_SCAN/clk_count_reg[4]_i_1_n_4
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    BTN_SCAN/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.252ns (59.092%)  route 0.174ns (40.908%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.174     1.829    BTN_SCAN/p_0_in
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.045     1.874 r  BTN_SCAN/clk_count[12]_i_3/O
                         net (fo=1, routed)           0.000     1.874    BTN_SCAN/clk_count[12]_i_3_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.940 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.940    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862     2.029    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.631    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.589     1.510    BTN_SCAN/clk_disp
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 f  BTN_SCAN/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.173     1.824    BTN_SCAN/clk_count_reg_n_0_[0]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.045     1.869 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.869    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.939 r  BTN_SCAN/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.939    BTN_SCAN/clk_count_reg[0]_i_1_n_7
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/clk_disp
    SLICE_X0Y74          FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    BTN_SCAN/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[12]/Q
                         net (fo=1, routed)           0.173     1.827    BTN_SCAN/clk_count_reg_n_0_[12]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045     1.872 r  BTN_SCAN/clk_count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.872    BTN_SCAN/clk_count[12]_i_5_n_0
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.942 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.862     2.029    BTN_SCAN/clk_disp
    SLICE_X0Y77          FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.592     1.513    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  BTN_SCAN/clk_count_reg[16]/Q
                         net (fo=1, routed)           0.173     1.827    BTN_SCAN/clk_count_reg_n_0_[16]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.045     1.872 r  BTN_SCAN/clk_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.872    BTN_SCAN/clk_count[16]_i_2_n_0
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.942 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.942    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.863     2.030    BTN_SCAN/clk_disp
    SLICE_X0Y78          FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.589     1.510    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  BTN_SCAN/clk_count_reg[4]/Q
                         net (fo=1, routed)           0.173     1.824    BTN_SCAN/clk_count_reg_n_0_[4]
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.045     1.869 r  BTN_SCAN/clk_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.869    BTN_SCAN/clk_count[4]_i_5_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.939 r  BTN_SCAN/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.939    BTN_SCAN/clk_count_reg[4]_i_1_n_7
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.859     2.026    BTN_SCAN/clk_disp
    SLICE_X0Y75          FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    BTN_SCAN/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y74      BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y76      BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y76      BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y77      BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y77      BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y77      BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y77      BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X0Y78      BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y75      BTN_SCAN/clk_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y74      BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y76      BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y77      BTN_SCAN/clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       26.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.237ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[69][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.753ns  (logic 1.772ns (7.460%)  route 21.981ns (92.540%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.971ns = ( 57.971 - 50.000 ) 
    Source Clock Delay      (SCD):    8.458ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.294     5.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.023 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.720     6.743    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.619     8.458    core/mem/debug_clk
    SLICE_X56Y64         FDRE                                         r  core/mem/imm_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.518     8.976 r  core/mem/imm_reg_reg[1]/Q
                         net (fo=1, routed)           1.058    10.034    core/mem/add/data_reg[126][7]_i_13_0[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124    10.158 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000    10.158    core_n_345
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.738 r  add/i__i_2/O[2]
                         net (fo=1144, routed)       11.505    22.243    core/mem/add/data[126][7]_i_7_0[2]
    SLICE_X68Y37         LUT3 (Prop_lut3_I2_O)        0.302    22.545 r  core/mem/add/i___171/O
                         net (fo=166, routed)         8.985    31.530    core/mem/add/rs1_data_reg_reg[3]_12
    SLICE_X69Y47         LUT6 (Prop_lut6_I3_O)        0.124    31.654 r  core/mem/add/data[69][6]_i_2/O
                         net (fo=1, routed)           0.433    32.087    core/mem/add/data[69][6]_i_2_n_0
    SLICE_X69Y47         LUT6 (Prop_lut6_I2_O)        0.124    32.211 r  core/mem/add/data[69][6]_i_1/O
                         net (fo=1, routed)           0.000    32.211    core/mem/ram/data_reg[69][7]_1[3]
    SLICE_X69Y47         FDRE                                         r  core/mem/ram/data_reg[69][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.675    57.971    core/mem/ram/debug_clk
    SLICE_X69Y47         FDRE                                         r  core/mem/ram/data_reg[69][6]/C  (IS_INVERTED)
                         clock pessimism              0.551    58.522    
                         clock uncertainty           -0.106    58.416    
    SLICE_X69Y47         FDRE (Setup_fdre_C_D)        0.032    58.448    core/mem/ram/data_reg[69][6]
  -------------------------------------------------------------------
                         required time                         58.448    
                         arrival time                         -32.211    
  -------------------------------------------------------------------
                         slack                                 26.237    

Slack (MET) :             26.580ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[62][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.462ns  (logic 1.772ns (7.553%)  route 21.690ns (92.447%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.021ns = ( 58.021 - 50.000 ) 
    Source Clock Delay      (SCD):    8.458ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.294     5.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.023 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.720     6.743    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.619     8.458    core/mem/debug_clk
    SLICE_X56Y64         FDRE                                         r  core/mem/imm_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.518     8.976 r  core/mem/imm_reg_reg[1]/Q
                         net (fo=1, routed)           1.058    10.034    core/mem/add/data_reg[126][7]_i_13_0[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124    10.158 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000    10.158    core_n_345
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.738 f  add/i__i_2/O[2]
                         net (fo=1144, routed)       11.505    22.243    core/mem/add/data[126][7]_i_7_0[2]
    SLICE_X68Y37         LUT3 (Prop_lut3_I2_O)        0.302    22.545 f  core/mem/add/i___171/O
                         net (fo=166, routed)         8.460    31.005    core/mem/ram/data_reg[101][2]_1
    SLICE_X72Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.129 f  core/mem/ram/data[62][5]_i_2/O
                         net (fo=1, routed)           0.667    31.796    core/mem/ram/data[62][5]_i_2_n_0
    SLICE_X72Y49         LUT6 (Prop_lut6_I0_O)        0.124    31.920 r  core/mem/ram/data[62][5]_i_1/O
                         net (fo=1, routed)           0.000    31.920    core/mem/ram/data[62][5]_i_1_n_0
    SLICE_X72Y49         FDRE                                         r  core/mem/ram/data_reg[62][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.725    58.021    core/mem/ram/debug_clk
    SLICE_X72Y49         FDRE                                         r  core/mem/ram/data_reg[62][5]/C  (IS_INVERTED)
                         clock pessimism              0.551    58.572    
                         clock uncertainty           -0.106    58.466    
    SLICE_X72Y49         FDRE (Setup_fdre_C_D)        0.034    58.500    core/mem/ram/data_reg[62][5]
  -------------------------------------------------------------------
                         required time                         58.500    
                         arrival time                         -31.920    
  -------------------------------------------------------------------
                         slack                                 26.580    

Slack (MET) :             26.592ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[54][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.389ns  (logic 1.772ns (7.576%)  route 21.617ns (92.424%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.888ns = ( 57.888 - 50.000 ) 
    Source Clock Delay      (SCD):    8.458ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.294     5.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.023 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.720     6.743    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.619     8.458    core/mem/debug_clk
    SLICE_X56Y64         FDRE                                         r  core/mem/imm_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.518     8.976 r  core/mem/imm_reg_reg[1]/Q
                         net (fo=1, routed)           1.058    10.034    core/mem/add/data_reg[126][7]_i_13_0[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124    10.158 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000    10.158    core_n_345
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.738 f  add/i__i_2/O[2]
                         net (fo=1144, routed)       11.505    22.243    core/mem/add/data[126][7]_i_7_0[2]
    SLICE_X68Y37         LUT3 (Prop_lut3_I2_O)        0.302    22.545 f  core/mem/add/i___171/O
                         net (fo=166, routed)         8.388    30.933    core/mem/ram/data_reg[101][2]_1
    SLICE_X73Y53         LUT6 (Prop_lut6_I1_O)        0.124    31.057 r  core/mem/ram/data[54][7]_i_2/O
                         net (fo=1, routed)           0.667    31.723    core/mem/ram/data[54][7]_i_2_n_0
    SLICE_X73Y53         LUT6 (Prop_lut6_I0_O)        0.124    31.847 r  core/mem/ram/data[54][7]_i_1/O
                         net (fo=1, routed)           0.000    31.847    core/mem/ram/data[54][7]_i_1_n_0
    SLICE_X73Y53         FDRE                                         r  core/mem/ram/data_reg[54][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.592    57.888    core/mem/ram/debug_clk
    SLICE_X73Y53         FDRE                                         r  core/mem/ram/data_reg[54][7]/C  (IS_INVERTED)
                         clock pessimism              0.623    58.511    
                         clock uncertainty           -0.106    58.405    
    SLICE_X73Y53         FDRE (Setup_fdre_C_D)        0.034    58.439    core/mem/ram/data_reg[54][7]
  -------------------------------------------------------------------
                         required time                         58.439    
                         arrival time                         -31.847    
  -------------------------------------------------------------------
                         slack                                 26.592    

Slack (MET) :             26.661ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[61][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.318ns  (logic 1.772ns (7.599%)  route 21.546ns (92.401%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.888ns = ( 57.888 - 50.000 ) 
    Source Clock Delay      (SCD):    8.458ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.294     5.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.023 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.720     6.743    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.619     8.458    core/mem/debug_clk
    SLICE_X56Y64         FDRE                                         r  core/mem/imm_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.518     8.976 r  core/mem/imm_reg_reg[1]/Q
                         net (fo=1, routed)           1.058    10.034    core/mem/add/data_reg[126][7]_i_13_0[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124    10.158 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000    10.158    core_n_345
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.738 r  add/i__i_2/O[2]
                         net (fo=1144, routed)       11.505    22.243    core/mem/add/data[126][7]_i_7_0[2]
    SLICE_X68Y37         LUT3 (Prop_lut3_I2_O)        0.302    22.545 r  core/mem/add/i___171/O
                         net (fo=166, routed)         8.539    31.084    core/mem/add/rs1_data_reg_reg[3]_12
    SLICE_X72Y55         LUT6 (Prop_lut6_I3_O)        0.124    31.208 f  core/mem/add/data[61][6]_i_2/O
                         net (fo=1, routed)           0.444    31.652    core/mem/add/data[61][6]_i_2_n_0
    SLICE_X72Y55         LUT6 (Prop_lut6_I5_O)        0.124    31.776 r  core/mem/add/data[61][6]_i_1/O
                         net (fo=1, routed)           0.000    31.776    core/mem/ram/data_reg[61][7]_1[3]
    SLICE_X72Y55         FDRE                                         r  core/mem/ram/data_reg[61][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.592    57.888    core/mem/ram/debug_clk
    SLICE_X72Y55         FDRE                                         r  core/mem/ram/data_reg[61][6]/C  (IS_INVERTED)
                         clock pessimism              0.623    58.511    
                         clock uncertainty           -0.106    58.405    
    SLICE_X72Y55         FDRE (Setup_fdre_C_D)        0.032    58.437    core/mem/ram/data_reg[61][6]
  -------------------------------------------------------------------
                         required time                         58.437    
                         arrival time                         -31.776    
  -------------------------------------------------------------------
                         slack                                 26.661    

Slack (MET) :             26.707ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[77][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.333ns  (logic 1.772ns (7.594%)  route 21.561ns (92.406%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.971ns = ( 57.971 - 50.000 ) 
    Source Clock Delay      (SCD):    8.458ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.294     5.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.023 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.720     6.743    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.619     8.458    core/mem/debug_clk
    SLICE_X56Y64         FDRE                                         r  core/mem/imm_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.518     8.976 r  core/mem/imm_reg_reg[1]/Q
                         net (fo=1, routed)           1.058    10.034    core/mem/add/data_reg[126][7]_i_13_0[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124    10.158 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000    10.158    core_n_345
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.738 r  add/i__i_2/O[2]
                         net (fo=1144, routed)       11.505    22.243    core/mem/add/data[126][7]_i_7_0[2]
    SLICE_X68Y37         LUT3 (Prop_lut3_I2_O)        0.302    22.545 r  core/mem/add/i___171/O
                         net (fo=166, routed)         8.318    30.863    core/mem/add/rs1_data_reg_reg[3]_12
    SLICE_X70Y48         LUT5 (Prop_lut5_I1_O)        0.124    30.987 r  core/mem/add/data[77][6]_i_2/O
                         net (fo=1, routed)           0.680    31.667    core/mem/add/data[77][6]_i_2_n_0
    SLICE_X70Y48         LUT6 (Prop_lut6_I1_O)        0.124    31.791 r  core/mem/add/data[77][6]_i_1/O
                         net (fo=1, routed)           0.000    31.791    core/mem/ram/data_reg[77][7]_1[4]
    SLICE_X70Y48         FDRE                                         r  core/mem/ram/data_reg[77][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.675    57.971    core/mem/ram/debug_clk
    SLICE_X70Y48         FDRE                                         r  core/mem/ram/data_reg[77][6]/C  (IS_INVERTED)
                         clock pessimism              0.551    58.522    
                         clock uncertainty           -0.106    58.416    
    SLICE_X70Y48         FDRE (Setup_fdre_C_D)        0.082    58.498    core/mem/ram/data_reg[77][6]
  -------------------------------------------------------------------
                         required time                         58.498    
                         arrival time                         -31.791    
  -------------------------------------------------------------------
                         slack                                 26.707    

Slack (MET) :             26.870ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[22][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.025ns  (logic 1.772ns (7.696%)  route 21.253ns (92.304%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.802ns = ( 57.802 - 50.000 ) 
    Source Clock Delay      (SCD):    8.458ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.294     5.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.023 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.720     6.743    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.619     8.458    core/mem/debug_clk
    SLICE_X56Y64         FDRE                                         r  core/mem/imm_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.518     8.976 r  core/mem/imm_reg_reg[1]/Q
                         net (fo=1, routed)           1.058    10.034    core/mem/add/data_reg[126][7]_i_13_0[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124    10.158 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000    10.158    core_n_345
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.738 f  add/i__i_2/O[2]
                         net (fo=1144, routed)       11.505    22.243    core/mem/add/data[126][7]_i_7_0[2]
    SLICE_X68Y37         LUT3 (Prop_lut3_I2_O)        0.302    22.545 f  core/mem/add/i___171/O
                         net (fo=166, routed)         8.023    30.568    core/mem/ram/data_reg[101][2]_1
    SLICE_X67Y61         LUT6 (Prop_lut6_I4_O)        0.124    30.692 r  core/mem/ram/data[22][6]_i_2/O
                         net (fo=1, routed)           0.667    31.359    core/mem/add/data_reg[22][6]
    SLICE_X67Y61         LUT6 (Prop_lut6_I3_O)        0.124    31.483 r  core/mem/add/data[22][6]_i_1/O
                         net (fo=1, routed)           0.000    31.483    core/mem/ram/data_reg[22][7]_1[6]
    SLICE_X67Y61         FDRE                                         r  core/mem/ram/data_reg[22][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.506    57.802    core/mem/ram/debug_clk
    SLICE_X67Y61         FDRE                                         r  core/mem/ram/data_reg[22][6]/C  (IS_INVERTED)
                         clock pessimism              0.623    58.425    
                         clock uncertainty           -0.106    58.319    
    SLICE_X67Y61         FDRE (Setup_fdre_C_D)        0.034    58.353    core/mem/ram/data_reg[22][6]
  -------------------------------------------------------------------
                         required time                         58.353    
                         arrival time                         -31.483    
  -------------------------------------------------------------------
                         slack                                 26.870    

Slack (MET) :             27.003ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[69][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        23.038ns  (logic 1.772ns (7.692%)  route 21.266ns (92.308%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.021ns = ( 58.021 - 50.000 ) 
    Source Clock Delay      (SCD):    8.458ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.294     5.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.023 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.720     6.743    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.619     8.458    core/mem/debug_clk
    SLICE_X56Y64         FDRE                                         r  core/mem/imm_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.518     8.976 r  core/mem/imm_reg_reg[1]/Q
                         net (fo=1, routed)           1.058    10.034    core/mem/add/data_reg[126][7]_i_13_0[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124    10.158 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000    10.158    core_n_345
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.738 r  add/i__i_2/O[2]
                         net (fo=1144, routed)       11.505    22.243    core/mem/add/data[126][7]_i_7_0[2]
    SLICE_X68Y37         LUT3 (Prop_lut3_I2_O)        0.302    22.545 r  core/mem/add/i___171/O
                         net (fo=166, routed)         8.424    30.969    core/mem/add/rs1_data_reg_reg[3]_12
    SLICE_X72Y47         LUT6 (Prop_lut6_I0_O)        0.124    31.093 r  core/mem/add/data[69][5]_i_2/O
                         net (fo=1, routed)           0.280    31.372    core/mem/add/data[69][5]_i_2_n_0
    SLICE_X72Y47         LUT6 (Prop_lut6_I3_O)        0.124    31.496 r  core/mem/add/data[69][5]_i_1/O
                         net (fo=1, routed)           0.000    31.496    core/mem/ram/data_reg[69][7]_1[2]
    SLICE_X72Y47         FDRE                                         r  core/mem/ram/data_reg[69][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.725    58.021    core/mem/ram/debug_clk
    SLICE_X72Y47         FDRE                                         r  core/mem/ram/data_reg[69][5]/C  (IS_INVERTED)
                         clock pessimism              0.551    58.572    
                         clock uncertainty           -0.106    58.466    
    SLICE_X72Y47         FDRE (Setup_fdre_C_D)        0.034    58.500    core/mem/ram/data_reg[69][5]
  -------------------------------------------------------------------
                         required time                         58.500    
                         arrival time                         -31.496    
  -------------------------------------------------------------------
                         slack                                 27.003    

Slack (MET) :             27.085ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[54][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        22.955ns  (logic 1.772ns (7.719%)  route 21.183ns (92.281%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.021ns = ( 58.021 - 50.000 ) 
    Source Clock Delay      (SCD):    8.458ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.294     5.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.023 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.720     6.743    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.619     8.458    core/mem/debug_clk
    SLICE_X56Y64         FDRE                                         r  core/mem/imm_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.518     8.976 r  core/mem/imm_reg_reg[1]/Q
                         net (fo=1, routed)           1.058    10.034    core/mem/add/data_reg[126][7]_i_13_0[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124    10.158 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000    10.158    core_n_345
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.738 f  add/i__i_2/O[2]
                         net (fo=1144, routed)       11.505    22.243    core/mem/add/data[126][7]_i_7_0[2]
    SLICE_X68Y37         LUT3 (Prop_lut3_I2_O)        0.302    22.545 f  core/mem/add/i___171/O
                         net (fo=166, routed)         8.459    31.004    core/mem/ram/data_reg[101][2]_1
    SLICE_X72Y49         LUT6 (Prop_lut6_I1_O)        0.124    31.128 f  core/mem/ram/data[54][5]_i_2/O
                         net (fo=1, routed)           0.162    31.289    core/mem/ram/data[54][5]_i_2_n_0
    SLICE_X72Y49         LUT6 (Prop_lut6_I0_O)        0.124    31.413 r  core/mem/ram/data[54][5]_i_1/O
                         net (fo=1, routed)           0.000    31.413    core/mem/ram/data[54][5]_i_1_n_0
    SLICE_X72Y49         FDRE                                         r  core/mem/ram/data_reg[54][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.725    58.021    core/mem/ram/debug_clk
    SLICE_X72Y49         FDRE                                         r  core/mem/ram/data_reg[54][5]/C  (IS_INVERTED)
                         clock pessimism              0.551    58.572    
                         clock uncertainty           -0.106    58.466    
    SLICE_X72Y49         FDRE (Setup_fdre_C_D)        0.032    58.498    core/mem/ram/data_reg[54][5]
  -------------------------------------------------------------------
                         required time                         58.498    
                         arrival time                         -31.413    
  -------------------------------------------------------------------
                         slack                                 27.085    

Slack (MET) :             27.148ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[62][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        22.835ns  (logic 1.772ns (7.760%)  route 21.063ns (92.240%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.890ns = ( 57.890 - 50.000 ) 
    Source Clock Delay      (SCD):    8.458ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.294     5.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.023 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.720     6.743    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.619     8.458    core/mem/debug_clk
    SLICE_X56Y64         FDRE                                         r  core/mem/imm_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.518     8.976 r  core/mem/imm_reg_reg[1]/Q
                         net (fo=1, routed)           1.058    10.034    core/mem/add/data_reg[126][7]_i_13_0[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124    10.158 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000    10.158    core_n_345
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.738 f  add/i__i_2/O[2]
                         net (fo=1144, routed)       11.505    22.243    core/mem/add/data[126][7]_i_7_0[2]
    SLICE_X68Y37         LUT3 (Prop_lut3_I2_O)        0.302    22.545 f  core/mem/add/i___171/O
                         net (fo=166, routed)         7.833    30.378    core/mem/ram/data_reg[101][2]_1
    SLICE_X75Y54         LUT6 (Prop_lut6_I1_O)        0.124    30.502 f  core/mem/ram/data[62][6]_i_2/O
                         net (fo=1, routed)           0.667    31.169    core/mem/ram/data[62][6]_i_2_n_0
    SLICE_X75Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.293 r  core/mem/ram/data[62][6]_i_1/O
                         net (fo=1, routed)           0.000    31.293    core/mem/ram/data[62][6]_i_1_n_0
    SLICE_X75Y54         FDRE                                         r  core/mem/ram/data_reg[62][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.594    57.890    core/mem/ram/debug_clk
    SLICE_X75Y54         FDRE                                         r  core/mem/ram/data_reg[62][6]/C  (IS_INVERTED)
                         clock pessimism              0.623    58.513    
                         clock uncertainty           -0.106    58.407    
    SLICE_X75Y54         FDRE (Setup_fdre_C_D)        0.034    58.441    core/mem/ram/data_reg[62][6]
  -------------------------------------------------------------------
                         required time                         58.441    
                         arrival time                         -31.293    
  -------------------------------------------------------------------
                         slack                                 27.148    

Slack (MET) :             27.176ns  (required time - arrival time)
  Source:                 core/mem/imm_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mem/ram/data_reg[61][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        22.859ns  (logic 1.772ns (7.752%)  route 21.087ns (92.248%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.890ns = ( 57.890 - 50.000 ) 
    Source Clock Delay      (SCD):    8.458ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.294     5.899    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.124     6.023 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.720     6.743    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.839 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.619     8.458    core/mem/debug_clk
    SLICE_X56Y64         FDRE                                         r  core/mem/imm_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y64         FDRE (Prop_fdre_C_Q)         0.518     8.976 r  core/mem/imm_reg_reg[1]/Q
                         net (fo=1, routed)           1.058    10.034    core/mem/add/data_reg[126][7]_i_13_0[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.124    10.158 r  core/mem/add/i__i_9/O
                         net (fo=1, routed)           0.000    10.158    core_n_345
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.738 r  add/i__i_2/O[2]
                         net (fo=1144, routed)       11.505    22.243    core/mem/add/data[126][7]_i_7_0[2]
    SLICE_X68Y37         LUT3 (Prop_lut3_I2_O)        0.302    22.545 r  core/mem/add/i___171/O
                         net (fo=166, routed)         7.854    30.399    core/mem/ram/data_reg[101][2]_1
    SLICE_X74Y53         LUT6 (Prop_lut6_I2_O)        0.124    30.523 r  core/mem/ram/data[61][5]_i_2/O
                         net (fo=1, routed)           0.670    31.193    core/mem/ram/data[61][5]_i_2_n_0
    SLICE_X74Y53         LUT6 (Prop_lut6_I2_O)        0.124    31.317 r  core/mem/ram/data[61][5]_i_1/O
                         net (fo=1, routed)           0.000    31.317    core/mem/ram/data[61][5]_i_1_n_0
    SLICE_X74Y53         FDRE                                         r  core/mem/ram/data_reg[61][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.594    57.890    core/mem/ram/debug_clk
    SLICE_X74Y53         FDRE                                         r  core/mem/ram/data_reg[61][5]/C  (IS_INVERTED)
                         clock pessimism              0.623    58.513    
                         clock uncertainty           -0.106    58.407    
    SLICE_X74Y53         FDRE (Setup_fdre_C_D)        0.086    58.493    core/mem/ram/data_reg[61][5]
  -------------------------------------------------------------------
                         required time                         58.493    
                         arrival time                         -31.317    
  -------------------------------------------------------------------
                         slack                                 27.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.251ns (55.438%)  route 0.202ns (44.562%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.761 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.266     2.027    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.599     2.652    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X79Y50         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y50         FDRE (Prop_fdre_C_Q)         0.141     2.793 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.202     2.995    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[0][4]
    SLICE_X81Y47         LUT3 (Prop_lut3_I2_O)        0.045     3.040 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000     3.040    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum[5]
    SLICE_X81Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.105 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     3.105    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[5]
    SLICE_X81Y47         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.930     3.596    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X81Y47         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism             -0.618     2.978    
    SLICE_X81Y47         FDRE (Hold_fdre_C_D)         0.105     3.083    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.083    
                         arrival time                           3.105    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.526%)  route 0.217ns (59.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    2.654ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.761 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.266     2.027    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.601     2.654    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X80Y51         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y51         FDRE (Prop_fdre_C_Q)         0.148     2.802 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=2, routed)           0.217     3.019    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[15]
    SLICE_X81Y48         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.930     3.596    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X81Y48         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.618     2.978    
    SLICE_X81Y48         FDRE (Hold_fdre_C_D)         0.018     2.996    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.996    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.819%)  route 0.250ns (66.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.761 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.266     2.027    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.599     2.652    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X79Y50         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y50         FDRE (Prop_fdre_C_Q)         0.128     2.780 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/Q
                         net (fo=2, routed)           0.250     3.030    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[26]
    SLICE_X79Y45         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.929     3.595    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X79Y45         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism             -0.618     2.977    
    SLICE_X79Y45         FDRE (Hold_fdre_C_D)         0.025     3.002    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.002    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.249ns (62.378%)  route 0.150ns (37.622%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.492ns
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.761 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.266     2.027    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.558     2.611    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X52Y85         FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141     2.752 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[7][3]/Q
                         net (fo=1, routed)           0.150     2.902    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[7]_43[3]
    SLICE_X51Y83         LUT2 (Prop_lut2_I1_O)        0.045     2.947 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[3][7]_i_2/O
                         net (fo=1, routed)           0.000     2.947    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out[3][7]_i_2_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.010 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[3][7]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.010    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp21[3]
    SLICE_X51Y83         FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.826     3.492    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X51Y83         FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[3][7]/C
                         clock pessimism             -0.618     2.874    
    SLICE_X51Y83         FDRE (Hold_fdre_C_D)         0.105     2.979    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[3][7]
  -------------------------------------------------------------------
                         required time                         -2.979    
                         arrival time                           3.010    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_WB_mul/Q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.309%)  route 0.227ns (61.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.488ns
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.761 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.266     2.027    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.552     2.605    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X53Y77         FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.141     2.746 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_4_add.stage_4_pipeline.s4_add_out_reg[0][26]/Q
                         net (fo=2, routed)           0.227     2.973    core/reg_WB_mul/D[26]
    SLICE_X51Y79         FDCE                                         r  core/reg_WB_mul/Q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.822     3.488    core/reg_WB_mul/debug_clk
    SLICE_X51Y79         FDCE                                         r  core/reg_WB_mul/Q_reg[26]/C
                         clock pessimism             -0.618     2.870    
    SLICE_X51Y79         FDCE (Hold_fdce_C_D)         0.070     2.940    core/reg_WB_mul/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_WB_div/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.362%)  route 0.206ns (55.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.491ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.761 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.266     2.027    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.555     2.608    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/aclk
    SLICE_X54Y68         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164     2.772 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/signed_output.cmp_quot/twos_comp/i_reg_arch_simp.i_q.q_i_reg[6]/Q
                         net (fo=2, routed)           0.206     2.978    core/reg_WB_div/D[6]
    SLICE_X51Y67         FDCE                                         r  core/reg_WB_div/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.825     3.491    core/reg_WB_div/debug_clk
    SLICE_X51Y67         FDCE                                         r  core/reg_WB_div/Q_reg[6]/C
                         clock pessimism             -0.618     2.873    
    SLICE_X51Y67         FDCE (Hold_fdce_C_D)         0.070     2.943    core/reg_WB_div/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.943    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.799%)  route 0.251ns (66.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.761 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.266     2.027    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.599     2.652    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X79Y52         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y52         FDRE (Prop_fdre_C_Q)         0.128     2.780 r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=2, routed)           0.251     3.031    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[2]
    SLICE_X79Y46         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.929     3.595    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X79Y46         FDRE                                         r  core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism             -0.618     2.977    
    SLICE_X79Y46         FDRE (Hold_fdre_C_D)         0.017     2.994    core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.994    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.119%)  route 0.229ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.492ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.761 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.266     2.027    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.557     2.610    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X52Y83         FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.141     2.751 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6][3]/Q
                         net (fo=1, routed)           0.229     2.980    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[6]_40[3]
    SLICE_X49Y81         FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.826     3.492    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X49Y81         FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[3][3]/C
                         clock pessimism             -0.618     2.874    
    SLICE_X49Y81         FDRE (Hold_fdre_C_D)         0.066     2.940    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -2.940    
                         arrival time                           2.980    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 core/ctrl/PCR_reg[5][29]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/ju/PC_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.903%)  route 0.231ns (62.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.483ns
    Source Clock Delay      (SCD):    2.607ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.761 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.266     2.027    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.554     2.607    core/ctrl/debug_clk
    SLICE_X47Y77         FDRE                                         r  core/ctrl/PCR_reg[5][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141     2.748 r  core/ctrl/PCR_reg[5][29]/Q
                         net (fo=2, routed)           0.231     2.979    core/ju/PC_reg_reg[31]_0[29]
    SLICE_X52Y76         FDRE                                         r  core/ju/PC_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.817     3.483    core/ju/debug_clk
    SLICE_X52Y76         FDRE                                         r  core/ju/PC_reg_reg[29]/C
                         clock pessimism             -0.618     2.865    
    SLICE_X52Y76         FDRE (Hold_fdre_C_D)         0.072     2.937    core/ju/PC_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.937    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.582%)  route 0.234ns (62.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.795     1.716    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.761 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.266     2.027    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.053 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.556     2.609    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X47Y80         FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141     2.750 r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[4][3]/Q
                         net (fo=1, routed)           0.234     2.984    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[4]_33[3]
    SLICE_X53Y75         FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.816     3.482    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X53Y75         FDRE                                         r  core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][3]/C
                         clock pessimism             -0.618     2.864    
    SLICE_X53Y75         FDRE (Hold_fdre_C_D)         0.075     2.939    core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           2.984    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X0Y16     UART_BUFF/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y16     UART_BUFF/buffer_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X15Y36     core/ctrl/RRS_reg[14][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X15Y40     core/ctrl/RRS_reg[15][0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X15Y40     core/ctrl/RRS_reg[15][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X15Y40     core/ctrl/RRS_reg[15][2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X21Y40     core/ctrl/RRS_reg[16][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y65     core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y65     core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y65     core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y65     core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y72     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y72     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y72     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[34].pipe_reg[34][1]_srl1/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X38Y33     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X38Y33     core/du/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[35].pipe_reg[35][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y75     core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y75     core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y75     core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y75     core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[2][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y65     core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y65     core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y65     core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y65     core/mu/mul/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][3]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y75     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         50.000      49.020     SLICE_X56Y75     core/du/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 2.454ns (74.102%)  route 0.858ns (25.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.113 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.860     5.464    UART_BUFF/clk_cpu
    RAMB18_X0Y16         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.918 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.858     8.776    uart_tx_ctrl/D[7]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.691    15.113    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.180    15.293    
                         clock uncertainty           -0.205    15.089    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.040    15.049    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.298ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 2.454ns (75.902%)  route 0.779ns (24.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.113 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.860     5.464    UART_BUFF/clk_cpu
    RAMB18_X0Y16         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.918 r  UART_BUFF/buffer_reg/DOBDO[1]
                         net (fo=1, routed)           0.779     8.697    uart_tx_ctrl/D[1]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.691    15.113    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.180    15.293    
                         clock uncertainty           -0.205    15.089    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.093    14.996    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                  6.298    

Slack (MET) :             6.385ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 2.454ns (77.238%)  route 0.723ns (22.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.113 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.860     5.464    UART_BUFF/clk_cpu
    RAMB18_X0Y16         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.918 r  UART_BUFF/buffer_reg/DOBDO[5]
                         net (fo=1, routed)           0.723     8.641    uart_tx_ctrl/D[5]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.691    15.113    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.180    15.293    
                         clock uncertainty           -0.205    15.089    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.062    15.027    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  6.385    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 2.454ns (79.028%)  route 0.651ns (20.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.113 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.860     5.464    UART_BUFF/clk_cpu
    RAMB18_X0Y16         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.918 r  UART_BUFF/buffer_reg/DOBDO[0]
                         net (fo=1, routed)           0.651     8.569    uart_tx_ctrl/D[0]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.691    15.113    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.293    
                         clock uncertainty           -0.205    15.089    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.095    14.994    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                  6.424    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 2.454ns (79.290%)  route 0.641ns (20.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.113 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.860     5.464    UART_BUFF/clk_cpu
    RAMB18_X0Y16         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.918 r  UART_BUFF/buffer_reg/DOBDO[3]
                         net (fo=1, routed)           0.641     8.559    uart_tx_ctrl/D[3]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.691    15.113    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.180    15.293    
                         clock uncertainty           -0.205    15.089    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.092    14.997    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 2.454ns (79.392%)  route 0.637ns (20.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.113 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.860     5.464    UART_BUFF/clk_cpu
    RAMB18_X0Y16         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.918 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.637     8.555    uart_tx_ctrl/D[2]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.691    15.113    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.180    15.293    
                         clock uncertainty           -0.205    15.089    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.093    14.996    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 2.454ns (82.075%)  route 0.536ns (17.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.113 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.860     5.464    UART_BUFF/clk_cpu
    RAMB18_X0Y16         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.918 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.536     8.454    uart_tx_ctrl/D[4]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.691    15.113    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism              0.180    15.293    
                         clock uncertainty           -0.205    15.089    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.047    15.042    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 2.454ns (82.103%)  route 0.535ns (17.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.113 - 10.000 ) 
    Source Clock Delay      (SCD):    5.464ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.860     5.464    UART_BUFF/clk_cpu
    RAMB18_X0Y16         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.918 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.535     8.453    uart_tx_ctrl/D[6]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.691    15.113    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism              0.180    15.293    
                         clock uncertainty           -0.205    15.089    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)       -0.043    15.046    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.187%)  route 1.511ns (76.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.113 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.818     5.423    UART_BUFF/clk_cpu
    SLICE_X9Y43          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     5.879 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.511     7.389    uart_tx_ctrl/E[0]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.691    15.113    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.293    
                         clock uncertainty           -0.205    15.089    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.884    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.187%)  route 1.511ns (76.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 15.113 - 10.000 ) 
    Source Clock Delay      (SCD):    5.423ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.818     5.423    UART_BUFF/clk_cpu
    SLICE_X9Y43          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.456     5.879 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.511     7.389    uart_tx_ctrl/E[0]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.691    15.113    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.180    15.293    
                         clock uncertainty           -0.205    15.089    
    SLICE_X9Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.884    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  7.494    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.314%)  route 0.612ns (76.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X9Y43          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.612     2.314    uart_tx_ctrl/E[0]
    SLICE_X10Y43         LUT5 (Prop_lut5_I0_O)        0.045     2.359 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.359    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.916     2.081    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X10Y43         FDRE (Hold_fdre_C_D)         0.120     2.160    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.078%)  route 0.184ns (23.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.681     1.602    UART_BUFF/clk_cpu
    RAMB18_X0Y16         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     2.187 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.184     2.371    uart_tx_ctrl/D[6]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.915     2.080    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.834    
                         clock uncertainty            0.205     2.039    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.076     2.115    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.078%)  route 0.184ns (23.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.681     1.602    UART_BUFF/clk_cpu
    RAMB18_X0Y16         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     2.187 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.184     2.371    uart_tx_ctrl/D[4]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.915     2.080    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.834    
                         clock uncertainty            0.205     2.039    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.075     2.114    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.808%)  route 0.609ns (81.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X9Y43          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.609     2.311    uart_tx_ctrl/E[0]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.915     2.080    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.834    
                         clock uncertainty            0.205     2.039    
    SLICE_X9Y41          FDRE (Hold_fdre_C_CE)       -0.039     2.000    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.808%)  route 0.609ns (81.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X9Y43          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.609     2.311    uart_tx_ctrl/E[0]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.915     2.080    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.834    
                         clock uncertainty            0.205     2.039    
    SLICE_X9Y41          FDRE (Hold_fdre_C_CE)       -0.039     2.000    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.808%)  route 0.609ns (81.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X9Y43          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.609     2.311    uart_tx_ctrl/E[0]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.915     2.080    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.834    
                         clock uncertainty            0.205     2.039    
    SLICE_X9Y41          FDRE (Hold_fdre_C_CE)       -0.039     2.000    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.808%)  route 0.609ns (81.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X9Y43          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.609     2.311    uart_tx_ctrl/E[0]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.915     2.080    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.834    
                         clock uncertainty            0.205     2.039    
    SLICE_X9Y41          FDRE (Hold_fdre_C_CE)       -0.039     2.000    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.808%)  route 0.609ns (81.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X9Y43          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.609     2.311    uart_tx_ctrl/E[0]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.915     2.080    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.834    
                         clock uncertainty            0.205     2.039    
    SLICE_X9Y41          FDRE (Hold_fdre_C_CE)       -0.039     2.000    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.808%)  route 0.609ns (81.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X9Y43          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.609     2.311    uart_tx_ctrl/E[0]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.915     2.080    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism             -0.245     1.834    
                         clock uncertainty            0.205     2.039    
    SLICE_X9Y41          FDRE (Hold_fdre_C_CE)       -0.039     2.000    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.808%)  route 0.609ns (81.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.639     1.561    UART_BUFF/clk_cpu
    SLICE_X9Y43          FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDRE (Prop_fdre_C_Q)         0.141     1.702 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.609     2.311    uart_tx_ctrl/E[0]
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.915     2.080    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.834    
                         clock uncertainty            0.205     2.039    
    SLICE_X9Y41          FDRE (Hold_fdre_C_CE)       -0.039     2.000    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        4.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        5.150ns  (logic 2.263ns (43.946%)  route 2.887ns (56.054%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 105.114 - 100.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 95.423 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.820    95.423    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478    95.901 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=9, routed)           0.624    96.525    UART_BUFF/txState[1]
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.321    96.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=17, routed)          0.838    97.684    UART_BUFF/update_head
    SLICE_X6Y39          LUT6 (Prop_lut6_I4_O)        0.332    98.016 r  UART_BUFF/full0_carry_i_10/O
                         net (fo=1, routed)           0.286    98.302    UART_BUFF/full0_carry_i_10_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I5_O)        0.124    98.426 r  UART_BUFF/full0_carry_i_5/O
                         net (fo=1, routed)           0.446    98.872    UART_BUFF/full0_carry_i_5_n_0
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.124    98.996 r  UART_BUFF/full0_carry_i_2/O
                         net (fo=1, routed)           0.000    98.996    UART_BUFF/full0_carry_i_2_n_0
    SLICE_X6Y40          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    99.570 r  UART_BUFF/full0_carry/CO[2]
                         net (fo=1, routed)           0.692   100.262    UART_BUFF/full0_carry_n_1
    SLICE_X10Y42         LUT6 (Prop_lut6_I0_O)        0.310   100.572 r  UART_BUFF/full_i_1/O
                         net (fo=1, routed)           0.000   100.572    UART_BUFF/full_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.689   105.114    UART_BUFF/clk_cpu
    SLICE_X10Y42         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism              0.180   105.294    
                         clock uncertainty           -0.205   105.090    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)        0.077   105.167    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                        105.167    
                         arrival time                        -100.572    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             6.826ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.439ns  (logic 0.773ns (31.688%)  route 1.666ns (68.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 105.156 - 100.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 95.423 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.820    95.423    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478    95.901 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=9, routed)           1.095    96.996    uart_tx_ctrl/txState[1]
    SLICE_X7Y43          LUT5 (Prop_lut5_I0_O)        0.295    97.291 r  uart_tx_ctrl/buffer_reg_i_2/O
                         net (fo=1, routed)           0.571    97.862    UART_BUFF/buffer_reg_0
    RAMB18_X0Y16         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.730   105.156    UART_BUFF/clk_cpu
    RAMB18_X0Y16         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism              0.180   105.336    
                         clock uncertainty           -0.205   105.131    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   104.688    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.688    
                         arrival time                         -97.862    
  -------------------------------------------------------------------
                         slack                                  6.826    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.477ns  (logic 0.799ns (32.263%)  route 1.678ns (67.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 105.189 - 100.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 95.423 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.820    95.423    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478    95.901 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=9, routed)           0.624    96.525    UART_BUFF/txState[1]
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.321    96.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=17, routed)          1.054    97.899    UART_BUFF/update_head
    SLICE_X7Y38          FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.764   105.189    UART_BUFF/clk_cpu
    SLICE_X7Y38          FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism              0.180   105.369    
                         clock uncertainty           -0.205   105.165    
    SLICE_X7Y38          FDRE (Setup_fdre_C_CE)      -0.413   104.752    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                        104.752    
                         arrival time                         -97.899    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.477ns  (logic 0.799ns (32.263%)  route 1.678ns (67.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.189ns = ( 105.189 - 100.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 95.423 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.820    95.423    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478    95.901 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=9, routed)           0.624    96.525    UART_BUFF/txState[1]
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.321    96.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=17, routed)          1.054    97.899    UART_BUFF/update_head
    SLICE_X7Y38          FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.764   105.189    UART_BUFF/clk_cpu
    SLICE_X7Y38          FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism              0.180   105.369    
                         clock uncertainty           -0.205   105.165    
    SLICE_X7Y38          FDRE (Setup_fdre_C_CE)      -0.413   104.752    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                        104.752    
                         arrival time                         -97.899    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.956ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.410ns  (logic 0.799ns (33.147%)  route 1.611ns (66.853%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 105.190 - 100.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 95.423 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.820    95.423    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478    95.901 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=9, routed)           0.624    96.525    UART_BUFF/txState[1]
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.321    96.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=17, routed)          0.988    97.833    UART_BUFF/update_head
    SLICE_X6Y40          FDRE                                         r  UART_BUFF/head_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.765   105.190    UART_BUFF/clk_cpu
    SLICE_X6Y40          FDRE                                         r  UART_BUFF/head_reg[8]/C
                         clock pessimism              0.180   105.370    
                         clock uncertainty           -0.205   105.166    
    SLICE_X6Y40          FDRE (Setup_fdre_C_CE)      -0.377   104.789    UART_BUFF/head_reg[8]
  -------------------------------------------------------------------
                         required time                        104.789    
                         arrival time                         -97.833    
  -------------------------------------------------------------------
                         slack                                  6.956    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.181ns  (logic 0.799ns (36.629%)  route 1.382ns (63.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 105.112 - 100.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 95.423 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.820    95.423    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478    95.901 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=9, routed)           0.624    96.525    UART_BUFF/txState[1]
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.321    96.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=17, routed)          0.758    97.604    UART_BUFF/update_head
    SLICE_X9Y39          FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.687   105.112    UART_BUFF/clk_cpu
    SLICE_X9Y39          FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism              0.180   105.292    
                         clock uncertainty           -0.205   105.088    
    SLICE_X9Y39          FDRE (Setup_fdre_C_CE)      -0.413   104.675    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                        104.675    
                         arrival time                         -97.604    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.071ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.181ns  (logic 0.799ns (36.629%)  route 1.382ns (63.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.112ns = ( 105.112 - 100.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 95.423 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.820    95.423    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478    95.901 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=9, routed)           0.624    96.525    UART_BUFF/txState[1]
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.321    96.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=17, routed)          0.758    97.604    UART_BUFF/update_head
    SLICE_X9Y39          FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.687   105.112    UART_BUFF/clk_cpu
    SLICE_X9Y39          FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism              0.180   105.292    
                         clock uncertainty           -0.205   105.088    
    SLICE_X9Y39          FDRE (Setup_fdre_C_CE)      -0.413   104.675    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                        104.675    
                         arrival time                         -97.604    
  -------------------------------------------------------------------
                         slack                                  7.071    

Slack (MET) :             7.080ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.286ns  (logic 0.799ns (34.950%)  route 1.487ns (65.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.190ns = ( 105.190 - 100.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 95.423 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.820    95.423    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478    95.901 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=9, routed)           0.624    96.525    UART_BUFF/txState[1]
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.321    96.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=17, routed)          0.863    97.709    UART_BUFF/update_head
    SLICE_X6Y39          FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.765   105.190    UART_BUFF/clk_cpu
    SLICE_X6Y39          FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism              0.180   105.370    
                         clock uncertainty           -0.205   105.166    
    SLICE_X6Y39          FDRE (Setup_fdre_C_CE)      -0.377   104.789    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                        104.789    
                         arrival time                         -97.709    
  -------------------------------------------------------------------
                         slack                                  7.080    

Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.110ns  (logic 0.799ns (37.859%)  route 1.311ns (62.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 105.113 - 100.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 95.423 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.820    95.423    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478    95.901 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=9, routed)           0.624    96.525    UART_BUFF/txState[1]
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.321    96.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=17, routed)          0.687    97.533    UART_BUFF/update_head
    SLICE_X10Y40         FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.688   105.113    UART_BUFF/clk_cpu
    SLICE_X10Y40         FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism              0.180   105.293    
                         clock uncertainty           -0.205   105.089    
    SLICE_X10Y40         FDRE (Setup_fdre_C_CE)      -0.377   104.712    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                        104.712    
                         arrival time                         -97.533    
  -------------------------------------------------------------------
                         slack                                  7.179    

Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.110ns  (logic 0.799ns (37.859%)  route 1.311ns (62.141%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 105.113 - 100.000 ) 
    Source Clock Delay      (SCD):    5.423ns = ( 95.423 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.820    95.423    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.478    95.901 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=9, routed)           0.624    96.525    UART_BUFF/txState[1]
    SLICE_X9Y43          LUT4 (Prop_lut4_I3_O)        0.321    96.846 r  UART_BUFF/head[8]_i_1/O
                         net (fo=17, routed)          0.687    97.533    UART_BUFF/update_head
    SLICE_X10Y40         FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.688   105.113    UART_BUFF/clk_cpu
    SLICE_X10Y40         FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism              0.180   105.293    
                         clock uncertainty           -0.205   105.089    
    SLICE_X10Y40         FDRE (Setup_fdre_C_CE)      -0.377   104.712    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                        104.712    
                         arrival time                         -97.533    
  -------------------------------------------------------------------
                         slack                                  7.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.325ns (37.699%)  route 0.537ns (62.301%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.641     1.561    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     1.725 r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=8, routed)           0.179     1.904    UART_BUFF/txState[0]
    SLICE_X9Y43          LUT4 (Prop_lut4_I2_O)        0.049     1.953 f  UART_BUFF/head[8]_i_1/O
                         net (fo=17, routed)          0.358     2.311    UART_BUFF/update_head
    SLICE_X10Y42         LUT6 (Prop_lut6_I2_O)        0.112     2.423 r  UART_BUFF/full_i_1/O
                         net (fo=1, routed)           0.000     2.423    UART_BUFF/full_i_1_n_0
    SLICE_X10Y42         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.913     2.080    UART_BUFF/clk_cpu
    SLICE_X10Y42         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism             -0.245     1.834    
                         clock uncertainty            0.205     2.039    
    SLICE_X10Y42         FDRE (Hold_fdre_C_D)         0.120     2.159    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.209ns (23.591%)  route 0.677ns (76.409%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.641     1.561    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     1.725 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=8, routed)           0.381     2.106    uart_tx_ctrl/txState[0]
    SLICE_X7Y43          LUT5 (Prop_lut5_I1_O)        0.045     2.151 r  uart_tx_ctrl/buffer_reg_i_2/O
                         net (fo=1, routed)           0.296     2.447    UART_BUFF/buffer_reg_0
    RAMB18_X0Y16         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.955     2.122    UART_BUFF/clk_cpu
    RAMB18_X0Y16         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism             -0.245     1.877    
                         clock uncertainty            0.205     2.081    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ENBWREN)
                                                      0.096     2.177    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.213ns (30.918%)  route 0.476ns (69.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.641     1.561    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     1.725 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=8, routed)           0.179     1.904    UART_BUFF/txState[0]
    SLICE_X9Y43          LUT4 (Prop_lut4_I2_O)        0.049     1.953 r  UART_BUFF/head[8]_i_1/O
                         net (fo=17, routed)          0.296     2.250    UART_BUFF/update_head
    SLICE_X10Y40         FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.913     2.080    UART_BUFF/clk_cpu
    SLICE_X10Y40         FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism             -0.245     1.834    
                         clock uncertainty            0.205     2.039    
    SLICE_X10Y40         FDRE (Hold_fdre_C_CE)       -0.083     1.956    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.213ns (30.918%)  route 0.476ns (69.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.641     1.561    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     1.725 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=8, routed)           0.179     1.904    UART_BUFF/txState[0]
    SLICE_X9Y43          LUT4 (Prop_lut4_I2_O)        0.049     1.953 r  UART_BUFF/head[8]_i_1/O
                         net (fo=17, routed)          0.296     2.250    UART_BUFF/update_head
    SLICE_X10Y40         FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.913     2.080    UART_BUFF/clk_cpu
    SLICE_X10Y40         FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism             -0.245     1.834    
                         clock uncertainty            0.205     2.039    
    SLICE_X10Y40         FDRE (Hold_fdre_C_CE)       -0.083     1.956    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.213ns (30.918%)  route 0.476ns (69.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.641     1.561    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     1.725 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=8, routed)           0.179     1.904    UART_BUFF/txState[0]
    SLICE_X9Y43          LUT4 (Prop_lut4_I2_O)        0.049     1.953 r  UART_BUFF/head[8]_i_1/O
                         net (fo=17, routed)          0.296     2.250    UART_BUFF/update_head
    SLICE_X10Y40         FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.913     2.080    UART_BUFF/clk_cpu
    SLICE_X10Y40         FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism             -0.245     1.834    
                         clock uncertainty            0.205     2.039    
    SLICE_X10Y40         FDRE (Hold_fdre_C_CE)       -0.083     1.956    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.246ns (26.845%)  route 0.670ns (73.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.641     1.561    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.148     1.709 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=9, routed)           0.670     2.379    UART_BUFF/txState[1]
    SLICE_X9Y43          LUT6 (Prop_lut6_I5_O)        0.098     2.477 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000     2.477    UART_BUFF/send_i_1_n_0
    SLICE_X9Y43          FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.914     2.081    UART_BUFF/clk_cpu
    SLICE_X9Y43          FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.835    
                         clock uncertainty            0.205     2.040    
    SLICE_X9Y43          FDRE (Hold_fdre_C_D)         0.091     2.131    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.477    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.213ns (29.307%)  route 0.514ns (70.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.641     1.561    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     1.725 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=8, routed)           0.179     1.904    UART_BUFF/txState[0]
    SLICE_X9Y43          LUT4 (Prop_lut4_I2_O)        0.049     1.953 r  UART_BUFF/head[8]_i_1/O
                         net (fo=17, routed)          0.334     2.288    UART_BUFF/update_head
    SLICE_X9Y39          FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.912     2.079    UART_BUFF/clk_cpu
    SLICE_X9Y39          FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism             -0.245     1.833    
                         clock uncertainty            0.205     2.038    
    SLICE_X9Y39          FDRE (Hold_fdre_C_CE)       -0.106     1.932    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.213ns (29.307%)  route 0.514ns (70.693%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.641     1.561    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     1.725 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=8, routed)           0.179     1.904    UART_BUFF/txState[0]
    SLICE_X9Y43          LUT4 (Prop_lut4_I2_O)        0.049     1.953 r  UART_BUFF/head[8]_i_1/O
                         net (fo=17, routed)          0.334     2.288    UART_BUFF/update_head
    SLICE_X9Y39          FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.912     2.079    UART_BUFF/clk_cpu
    SLICE_X9Y39          FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism             -0.245     1.833    
                         clock uncertainty            0.205     2.038    
    SLICE_X9Y39          FDRE (Hold_fdre_C_CE)       -0.106     1.932    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.213ns (26.705%)  route 0.585ns (73.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.641     1.561    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     1.725 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=8, routed)           0.179     1.904    UART_BUFF/txState[0]
    SLICE_X9Y43          LUT4 (Prop_lut4_I2_O)        0.049     1.953 r  UART_BUFF/head[8]_i_1/O
                         net (fo=17, routed)          0.405     2.359    UART_BUFF/update_head
    SLICE_X6Y39          FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.942     2.109    UART_BUFF/clk_cpu
    SLICE_X6Y39          FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism             -0.245     1.863    
                         clock uncertainty            0.205     2.068    
    SLICE_X6Y39          FDRE (Hold_fdre_C_CE)       -0.083     1.985    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.213ns (24.826%)  route 0.645ns (75.174%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.641     1.561    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y43         FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.164     1.725 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=8, routed)           0.179     1.904    UART_BUFF/txState[0]
    SLICE_X9Y43          LUT4 (Prop_lut4_I2_O)        0.049     1.953 r  UART_BUFF/head[8]_i_1/O
                         net (fo=17, routed)          0.466     2.419    UART_BUFF/update_head
    SLICE_X6Y40          FDRE                                         r  UART_BUFF/head_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.943     2.110    UART_BUFF/clk_cpu
    SLICE_X6Y40          FDRE                                         r  UART_BUFF/head_reg[8]/C
                         clock pessimism             -0.245     1.864    
                         clock uncertainty            0.205     2.069    
    SLICE_X6Y40          FDRE (Hold_fdre_C_CE)       -0.083     1.986    UART_BUFF/head_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.433    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       16.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.731ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.782ns  (logic 0.580ns (20.847%)  route 2.202ns (79.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 85.315 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.710    85.315    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    85.771 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           2.202    87.973    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X15Y61         LUT6 (Prop_lut6_I3_O)        0.124    88.097 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000    88.097    DEBUG_CTRL/start_i_1_n_0
    SLICE_X15Y61         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.518   104.944    DEBUG_CTRL/clk_cpu
    SLICE_X15Y61         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism              0.079   105.022    
                         clock uncertainty           -0.226   104.796    
    SLICE_X15Y61         FDRE (Setup_fdre_C_D)        0.031   104.827    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                        104.827    
                         arrival time                         -88.097    
  -------------------------------------------------------------------
                         slack                                 16.731    

Slack (MET) :             16.731ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.780ns  (logic 0.580ns (20.862%)  route 2.200ns (79.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 104.944 - 100.000 ) 
    Source Clock Delay      (SCD):    5.315ns = ( 85.315 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.710    85.315    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.456    85.771 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           2.200    87.971    BTN_SCAN/LED_OBUF[0]
    SLICE_X15Y61         LUT5 (Prop_lut5_I1_O)        0.124    88.095 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000    88.095    DEBUG_CTRL/done_reg_0
    SLICE_X15Y61         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.518   104.944    DEBUG_CTRL/clk_cpu
    SLICE_X15Y61         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism              0.079   105.022    
                         clock uncertainty           -0.226   104.796    
    SLICE_X15Y61         FDRE (Setup_fdre_C_D)        0.029   104.825    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                        104.825    
                         arrival time                         -88.095    
  -------------------------------------------------------------------
                         slack                                 16.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.186ns (16.724%)  route 0.926ns (83.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.926     2.582    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X15Y61         LUT6 (Prop_lut6_I3_O)        0.045     2.627 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     2.627    DEBUG_CTRL/start_i_1_n_0
    SLICE_X15Y61         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.842     2.009    DEBUG_CTRL/clk_cpu
    SLICE_X15Y61         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism             -0.190     1.819    
                         clock uncertainty            0.226     2.045    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.092     2.137    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.186ns (16.709%)  route 0.927ns (83.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.593     1.514    BTN_SCAN/clk_disp
    SLICE_X1Y79          FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.927     2.583    BTN_SCAN/LED_OBUF[0]
    SLICE_X15Y61         LUT5 (Prop_lut5_I1_O)        0.045     2.628 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     2.628    DEBUG_CTRL/done_reg_0
    SLICE_X15Y61         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.842     2.009    DEBUG_CTRL/clk_cpu
    SLICE_X15Y61         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism             -0.190     1.819    
                         clock uncertainty            0.226     2.045    
    SLICE_X15Y61         FDRE (Hold_fdre_C_D)         0.091     2.136    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.492    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       38.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.435ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[24][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.805ns  (logic 0.518ns (3.752%)  route 13.287ns (96.248%))
  Logic Levels:           0  
  Clock Path Skew:        2.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.801ns = ( 57.801 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.627     5.231    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  rst_all_reg/Q
                         net (fo=1639, routed)       13.287    19.037    core/register/SR[0]
    SLICE_X63Y88         FDCE                                         f  core/register/register_reg[24][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.505    57.801    core/register/debug_clk
    SLICE_X63Y88         FDCE                                         r  core/register/register_reg[24][16]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.980    
                         clock uncertainty           -0.106    57.874    
    SLICE_X63Y88         FDCE (Recov_fdce_C_CLR)     -0.402    57.472    core/register/register_reg[24][16]
  -------------------------------------------------------------------
                         required time                         57.472    
                         arrival time                         -19.037    
  -------------------------------------------------------------------
                         slack                                 38.435    

Slack (MET) :             38.523ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[9][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.805ns  (logic 0.518ns (3.752%)  route 13.287ns (96.248%))
  Logic Levels:           0  
  Clock Path Skew:        2.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.801ns = ( 57.801 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.627     5.231    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  rst_all_reg/Q
                         net (fo=1639, routed)       13.287    19.037    core/register/SR[0]
    SLICE_X62Y88         FDCE                                         f  core/register/register_reg[9][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.505    57.801    core/register/debug_clk
    SLICE_X62Y88         FDCE                                         r  core/register/register_reg[9][16]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.980    
                         clock uncertainty           -0.106    57.874    
    SLICE_X62Y88         FDCE (Recov_fdce_C_CLR)     -0.314    57.560    core/register/register_reg[9][16]
  -------------------------------------------------------------------
                         required time                         57.560    
                         arrival time                         -19.037    
  -------------------------------------------------------------------
                         slack                                 38.523    

Slack (MET) :             38.580ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.660ns  (logic 0.518ns (3.792%)  route 13.142ns (96.208%))
  Logic Levels:           0  
  Clock Path Skew:        2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.800ns = ( 57.800 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.627     5.231    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  rst_all_reg/Q
                         net (fo=1639, routed)       13.142    18.891    core/register/SR[0]
    SLICE_X63Y87         FDCE                                         f  core/register/register_reg[26][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.504    57.800    core/register/debug_clk
    SLICE_X63Y87         FDCE                                         r  core/register/register_reg[26][16]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.979    
                         clock uncertainty           -0.106    57.873    
    SLICE_X63Y87         FDCE (Recov_fdce_C_CLR)     -0.402    57.471    core/register/register_reg[26][16]
  -------------------------------------------------------------------
                         required time                         57.471    
                         arrival time                         -18.891    
  -------------------------------------------------------------------
                         slack                                 38.580    

Slack (MET) :             38.626ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[31][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.698ns  (logic 0.518ns (3.782%)  route 13.180ns (96.218%))
  Logic Levels:           0  
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.796ns = ( 57.796 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.627     5.231    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  rst_all_reg/Q
                         net (fo=1639, routed)       13.180    18.929    core/register/SR[0]
    SLICE_X60Y84         FDCE                                         f  core/register/register_reg[31][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.500    57.796    core/register/debug_clk
    SLICE_X60Y84         FDCE                                         r  core/register/register_reg[31][16]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.975    
                         clock uncertainty           -0.106    57.869    
    SLICE_X60Y84         FDCE (Recov_fdce_C_CLR)     -0.314    57.555    core/register/register_reg[31][16]
  -------------------------------------------------------------------
                         required time                         57.555    
                         arrival time                         -18.929    
  -------------------------------------------------------------------
                         slack                                 38.626    

Slack (MET) :             38.668ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[23][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.660ns  (logic 0.518ns (3.792%)  route 13.142ns (96.208%))
  Logic Levels:           0  
  Clock Path Skew:        2.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.800ns = ( 57.800 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.627     5.231    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  rst_all_reg/Q
                         net (fo=1639, routed)       13.142    18.891    core/register/SR[0]
    SLICE_X62Y87         FDCE                                         f  core/register/register_reg[23][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.504    57.800    core/register/debug_clk
    SLICE_X62Y87         FDCE                                         r  core/register/register_reg[23][16]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.979    
                         clock uncertainty           -0.106    57.873    
    SLICE_X62Y87         FDCE (Recov_fdce_C_CLR)     -0.314    57.559    core/register/register_reg[23][16]
  -------------------------------------------------------------------
                         required time                         57.559    
                         arrival time                         -18.891    
  -------------------------------------------------------------------
                         slack                                 38.668    

Slack (MET) :             38.735ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[22][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.504ns  (logic 0.518ns (3.836%)  route 12.986ns (96.164%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.799ns = ( 57.799 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.627     5.231    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  rst_all_reg/Q
                         net (fo=1639, routed)       12.986    18.735    core/register/SR[0]
    SLICE_X63Y86         FDCE                                         f  core/register/register_reg[22][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.503    57.799    core/register/debug_clk
    SLICE_X63Y86         FDCE                                         r  core/register/register_reg[22][16]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.978    
                         clock uncertainty           -0.106    57.872    
    SLICE_X63Y86         FDCE (Recov_fdce_C_CLR)     -0.402    57.470    core/register/register_reg[22][16]
  -------------------------------------------------------------------
                         required time                         57.470    
                         arrival time                         -18.735    
  -------------------------------------------------------------------
                         slack                                 38.735    

Slack (MET) :             38.882ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.355ns  (logic 0.518ns (3.879%)  route 12.837ns (96.121%))
  Logic Levels:           0  
  Clock Path Skew:        2.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.797ns = ( 57.797 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.627     5.231    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  rst_all_reg/Q
                         net (fo=1639, routed)       12.837    18.586    core/register/SR[0]
    SLICE_X63Y83         FDCE                                         f  core/register/register_reg[28][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.501    57.797    core/register/debug_clk
    SLICE_X63Y83         FDCE                                         r  core/register/register_reg[28][16]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.976    
                         clock uncertainty           -0.106    57.870    
    SLICE_X63Y83         FDCE (Recov_fdce_C_CLR)     -0.402    57.468    core/register/register_reg[28][16]
  -------------------------------------------------------------------
                         required time                         57.468    
                         arrival time                         -18.586    
  -------------------------------------------------------------------
                         slack                                 38.882    

Slack (MET) :             38.883ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[20][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.356ns  (logic 0.518ns (3.879%)  route 12.838ns (96.121%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.799ns = ( 57.799 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.627     5.231    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  rst_all_reg/Q
                         net (fo=1639, routed)       12.838    18.587    core/register/SR[0]
    SLICE_X63Y85         FDCE                                         f  core/register/register_reg[20][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.503    57.799    core/register/debug_clk
    SLICE_X63Y85         FDCE                                         r  core/register/register_reg[20][16]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.978    
                         clock uncertainty           -0.106    57.872    
    SLICE_X63Y85         FDCE (Recov_fdce_C_CLR)     -0.402    57.470    core/register/register_reg[20][16]
  -------------------------------------------------------------------
                         required time                         57.470    
                         arrival time                         -18.587    
  -------------------------------------------------------------------
                         slack                                 38.883    

Slack (MET) :             38.970ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[19][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.355ns  (logic 0.518ns (3.879%)  route 12.837ns (96.121%))
  Logic Levels:           0  
  Clock Path Skew:        2.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.797ns = ( 57.797 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.627     5.231    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  rst_all_reg/Q
                         net (fo=1639, routed)       12.837    18.586    core/register/SR[0]
    SLICE_X62Y83         FDCE                                         f  core/register/register_reg[19][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.501    57.797    core/register/debug_clk
    SLICE_X62Y83         FDCE                                         r  core/register/register_reg[19][16]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.976    
                         clock uncertainty           -0.106    57.870    
    SLICE_X62Y83         FDCE (Recov_fdce_C_CLR)     -0.314    57.556    core/register/register_reg[19][16]
  -------------------------------------------------------------------
                         required time                         57.556    
                         arrival time                         -18.586    
  -------------------------------------------------------------------
                         slack                                 38.970    

Slack (MET) :             38.971ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[17][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        13.356ns  (logic 0.518ns (3.879%)  route 12.838ns (96.121%))
  Logic Levels:           0  
  Clock Path Skew:        2.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.799ns = ( 57.799 - 50.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.627     5.231    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518     5.749 f  rst_all_reg/Q
                         net (fo=1639, routed)       12.838    18.587    core/register/SR[0]
    SLICE_X62Y85         FDCE                                         f  core/register/register_reg[17][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          2.041    55.467    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.100    55.567 f  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.638    56.205    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    56.296 f  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        1.503    57.799    core/register/debug_clk
    SLICE_X62Y85         FDCE                                         r  core/register/register_reg[17][16]/C  (IS_INVERTED)
                         clock pessimism              0.179    57.978    
                         clock uncertainty           -0.106    57.872    
    SLICE_X62Y85         FDCE (Recov_fdce_C_CLR)     -0.314    57.558    core/register/register_reg[17][16]
  -------------------------------------------------------------------
                         required time                         57.558    
                         arrival time                         -18.587    
  -------------------------------------------------------------------
                         slack                                 38.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_WB_ALU/Q_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.164ns (7.978%)  route 1.892ns (92.022%))
  Logic Levels:           0  
  Clock Path Skew:        1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.567     1.488    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164     1.652 f  rst_all_reg/Q
                         net (fo=1639, routed)        1.892     3.544    core/reg_WB_ALU/SR[0]
    SLICE_X39Y76         FDCE                                         f  core/reg_WB_ALU/Q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.823     3.489    core/reg_WB_ALU/debug_clk
    SLICE_X39Y76         FDCE                                         r  core/reg_WB_ALU/Q_reg[21]/C
                         clock pessimism             -0.245     3.244    
    SLICE_X39Y76         FDCE (Remov_fdce_C_CLR)     -0.092     3.152    core/reg_WB_ALU/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.152    
                         arrival time                           3.544    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_WB_ALU/Q_reg[22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.164ns (7.739%)  route 1.955ns (92.261%))
  Logic Levels:           0  
  Clock Path Skew:        1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.567     1.488    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164     1.652 f  rst_all_reg/Q
                         net (fo=1639, routed)        1.955     3.608    core/reg_WB_ALU/SR[0]
    SLICE_X44Y77         FDCE                                         f  core/reg_WB_ALU/Q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.823     3.489    core/reg_WB_ALU/debug_clk
    SLICE_X44Y77         FDCE                                         r  core/reg_WB_ALU/Q_reg[22]/C
                         clock pessimism             -0.245     3.244    
    SLICE_X44Y77         FDCE (Remov_fdce_C_CLR)     -0.092     3.152    core/reg_WB_ALU/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.152    
                         arrival time                           3.608    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_WB_ALU/Q_reg[20]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.164ns (7.528%)  route 2.014ns (92.472%))
  Logic Levels:           0  
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.567     1.488    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164     1.652 f  rst_all_reg/Q
                         net (fo=1639, routed)        2.014     3.667    core/reg_WB_ALU/SR[0]
    SLICE_X45Y76         FDCE                                         f  core/reg_WB_ALU/Q_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.821     3.487    core/reg_WB_ALU/debug_clk
    SLICE_X45Y76         FDCE                                         r  core/reg_WB_ALU/Q_reg[20]/C
                         clock pessimism             -0.245     3.242    
    SLICE_X45Y76         FDCE (Remov_fdce_C_CLR)     -0.092     3.150    core/reg_WB_ALU/Q_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.150    
                         arrival time                           3.667    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_WB_ALU/Q_reg[18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.164ns (7.268%)  route 2.093ns (92.732%))
  Logic Levels:           0  
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.567     1.488    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164     1.652 f  rst_all_reg/Q
                         net (fo=1639, routed)        2.093     3.745    core/reg_WB_ALU/SR[0]
    SLICE_X44Y75         FDCE                                         f  core/reg_WB_ALU/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.820     3.486    core/reg_WB_ALU/debug_clk
    SLICE_X44Y75         FDCE                                         r  core/reg_WB_ALU/Q_reg[18]/C
                         clock pessimism             -0.245     3.241    
    SLICE_X44Y75         FDCE (Remov_fdce_C_CLR)     -0.092     3.149    core/reg_WB_ALU/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.149    
                         arrival time                           3.745    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_WB_ALU/Q_reg[19]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.164ns (6.983%)  route 2.185ns (93.017%))
  Logic Levels:           0  
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.567     1.488    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164     1.652 f  rst_all_reg/Q
                         net (fo=1639, routed)        2.185     3.837    core/reg_WB_ALU/SR[0]
    SLICE_X44Y74         FDCE                                         f  core/reg_WB_ALU/Q_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.820     3.486    core/reg_WB_ALU/debug_clk
    SLICE_X44Y74         FDCE                                         r  core/reg_WB_ALU/Q_reg[19]/C
                         clock pessimism             -0.245     3.241    
    SLICE_X44Y74         FDCE (Remov_fdce_C_CLR)     -0.092     3.149    core/reg_WB_ALU/Q_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.149    
                         arrival time                           3.837    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_IS/IR_IS_reg[24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.164ns (6.977%)  route 2.187ns (93.023%))
  Logic Levels:           0  
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.567     1.488    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164     1.652 f  rst_all_reg/Q
                         net (fo=1639, routed)        2.187     3.839    core/reg_IF_IS/SR[0]
    SLICE_X47Y74         FDCE                                         f  core/reg_IF_IS/IR_IS_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.819     3.485    core/reg_IF_IS/debug_clk
    SLICE_X47Y74         FDCE                                         r  core/reg_IF_IS/IR_IS_reg[24]/C
                         clock pessimism             -0.245     3.240    
    SLICE_X47Y74         FDCE (Remov_fdce_C_CLR)     -0.092     3.148    core/reg_IF_IS/IR_IS_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.839    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_IS/PCurrent_IS_reg[30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.164ns (6.977%)  route 2.187ns (93.023%))
  Logic Levels:           0  
  Clock Path Skew:        1.752ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.485ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.567     1.488    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164     1.652 f  rst_all_reg/Q
                         net (fo=1639, routed)        2.187     3.839    core/reg_IF_IS/SR[0]
    SLICE_X47Y74         FDCE                                         f  core/reg_IF_IS/PCurrent_IS_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.819     3.485    core/reg_IF_IS/debug_clk
    SLICE_X47Y74         FDCE                                         r  core/reg_IF_IS/PCurrent_IS_reg[30]/C
                         clock pessimism             -0.245     3.240    
    SLICE_X47Y74         FDCE (Remov_fdce_C_CLR)     -0.092     3.148    core/reg_IF_IS/PCurrent_IS_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.148    
                         arrival time                           3.839    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_WB_ALU/Q_reg[17]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.164ns (6.811%)  route 2.244ns (93.189%))
  Logic Levels:           0  
  Clock Path Skew:        1.754ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.487ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.567     1.488    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164     1.652 f  rst_all_reg/Q
                         net (fo=1639, routed)        2.244     3.896    core/reg_WB_ALU/SR[0]
    SLICE_X45Y73         FDCE                                         f  core/reg_WB_ALU/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.821     3.487    core/reg_WB_ALU/debug_clk
    SLICE_X45Y73         FDCE                                         r  core/reg_WB_ALU/Q_reg[17]/C
                         clock pessimism             -0.245     3.242    
    SLICE_X45Y73         FDCE (Remov_fdce_C_CLR)     -0.092     3.150    core/reg_WB_ALU/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.150    
                         arrival time                           3.896    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_WB_ALU/Q_reg[10]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.164ns (6.735%)  route 2.271ns (93.265%))
  Logic Levels:           0  
  Clock Path Skew:        1.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.567     1.488    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164     1.652 f  rst_all_reg/Q
                         net (fo=1639, routed)        2.271     3.924    core/reg_WB_ALU/SR[0]
    SLICE_X46Y73         FDCE                                         f  core/reg_WB_ALU/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.820     3.486    core/reg_WB_ALU/debug_clk
    SLICE_X46Y73         FDCE                                         r  core/reg_WB_ALU/Q_reg[10]/C
                         clock pessimism             -0.245     3.241    
    SLICE_X46Y73         FDCE (Remov_fdce_C_CLR)     -0.067     3.174    core/reg_WB_ALU/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.924    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_WB_ALU/Q_reg[15]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.164ns (6.754%)  route 2.264ns (93.246%))
  Logic Levels:           0  
  Clock Path Skew:        1.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.489ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          0.567     1.488    clk_cpu
    SLICE_X14Y114        FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.164     1.652 f  rst_all_reg/Q
                         net (fo=1639, routed)        2.264     3.916    core/reg_WB_ALU/SR[0]
    SLICE_X45Y72         FDCE                                         f  core/reg_WB_ALU/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=63, routed)          1.116     2.283    BTN_SCAN/clk_cpu
    SLICE_X52Y96         LUT3 (Prop_lut3_I2_O)        0.056     2.339 r  BTN_SCAN/data[126][7]_i_12/O
                         net (fo=1, routed)           0.299     2.638    BTN_SCAN_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.667 r  data_reg[126][7]_i_3/O
                         net (fo=6917, routed)        0.823     3.489    core/reg_WB_ALU/debug_clk
    SLICE_X45Y72         FDCE                                         r  core/reg_WB_ALU/Q_reg[15]/C
                         clock pessimism             -0.245     3.244    
    SLICE_X45Y72         FDCE (Remov_fdce_C_CLR)     -0.092     3.152    core/reg_WB_ALU/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.152    
                         arrival time                           3.916    
  -------------------------------------------------------------------
                         slack                                  0.764    





