--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\HDL\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf ok.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 196644 paths analyzed, 32382 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.821ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_18 (SLICE_X22Y102.C5), 325 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.293ns (Levels of Logic = 7)
  Clock Path Skew:      -0.493ns (1.045 - 1.538)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y9.DOADO5   Trcko_DOA             1.800   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y46.D1      net (fanout=1)        1.304   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<5>
    SLICE_X46Y46.D       Tilo                  0.043   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_919
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_919
    SLICE_X58Y53.D5      net (fanout=1)        0.680   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_919
    SLICE_X58Y53.CMUX    Topdc                 0.237   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_76
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_461
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_5
    SLICE_X59Y61.C1      net (fanout=1)        0.659   cai_data<7>
    SLICE_X59Y61.C       Tilo                  0.043   U4/Mmux_Cpu_data4bus521
                                                       U4/Mmux_Cpu_data4bus483
    SLICE_X59Y72.A1      net (fanout=1)        0.715   U4/Mmux_Cpu_data4bus482
    SLICE_X59Y72.A       Tilo                  0.043   U4/background_addr<9>
                                                       U4/Mmux_Cpu_data4bus484
    SLICE_X58Y81.C5      net (fanout=3)        0.513   Data_in<7>
    SLICE_X58Y81.CMUX    Tilo                  0.239   Addr_out<8>
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X22Y102.D4     net (fanout=15)       1.833   Disp_num<7>
    SLICE_X22Y102.D      Tilo                  0.043   U6/M2/buffer<18>
                                                       U6/M2/mux7311
    SLICE_X22Y102.C5     net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<18>
    SLICE_X22Y102.CLK    Tas                  -0.023   U6/M2/buffer<18>
                                                       U6/M2/buffer_18_rstpot
                                                       U6/M2/buffer_18
    -------------------------------------------------  ---------------------------
    Total                                      8.293ns (2.425ns logic, 5.868ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.252ns (Levels of Logic = 7)
  Clock Path Skew:      -0.490ns (1.045 - 1.535)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y7.DOADO5   Trcko_DOA             1.800   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y43.D1      net (fanout=1)        0.929   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<5>
    SLICE_X77Y43.D       Tilo                  0.043   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_106
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_106
    SLICE_X58Y53.D2      net (fanout=1)        1.014   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_106
    SLICE_X58Y53.CMUX    Topdc                 0.237   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_76
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_461
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_5
    SLICE_X59Y61.C1      net (fanout=1)        0.659   cai_data<7>
    SLICE_X59Y61.C       Tilo                  0.043   U4/Mmux_Cpu_data4bus521
                                                       U4/Mmux_Cpu_data4bus483
    SLICE_X59Y72.A1      net (fanout=1)        0.715   U4/Mmux_Cpu_data4bus482
    SLICE_X59Y72.A       Tilo                  0.043   U4/background_addr<9>
                                                       U4/Mmux_Cpu_data4bus484
    SLICE_X58Y81.C5      net (fanout=3)        0.513   Data_in<7>
    SLICE_X58Y81.CMUX    Tilo                  0.239   Addr_out<8>
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X22Y102.D4     net (fanout=15)       1.833   Disp_num<7>
    SLICE_X22Y102.D      Tilo                  0.043   U6/M2/buffer<18>
                                                       U6/M2/mux7311
    SLICE_X22Y102.C5     net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<18>
    SLICE_X22Y102.CLK    Tas                  -0.023   U6/M2/buffer<18>
                                                       U6/M2/buffer_18_rstpot
                                                       U6/M2/buffer_18
    -------------------------------------------------  ---------------------------
    Total                                      8.252ns (2.425ns logic, 5.827ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.024ns (Levels of Logic = 7)
  Clock Path Skew:      -0.494ns (1.045 - 1.539)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y9.DOADO5   Trcko_DOA             1.800   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y43.D5      net (fanout=1)        0.701   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<5>
    SLICE_X77Y43.D       Tilo                  0.043   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_106
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_106
    SLICE_X58Y53.D2      net (fanout=1)        1.014   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_106
    SLICE_X58Y53.CMUX    Topdc                 0.237   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_76
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_461
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_5
    SLICE_X59Y61.C1      net (fanout=1)        0.659   cai_data<7>
    SLICE_X59Y61.C       Tilo                  0.043   U4/Mmux_Cpu_data4bus521
                                                       U4/Mmux_Cpu_data4bus483
    SLICE_X59Y72.A1      net (fanout=1)        0.715   U4/Mmux_Cpu_data4bus482
    SLICE_X59Y72.A       Tilo                  0.043   U4/background_addr<9>
                                                       U4/Mmux_Cpu_data4bus484
    SLICE_X58Y81.C5      net (fanout=3)        0.513   Data_in<7>
    SLICE_X58Y81.CMUX    Tilo                  0.239   Addr_out<8>
                                                       U5/MUX1_DispData/Mmux_o_329
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X22Y102.D4     net (fanout=15)       1.833   Disp_num<7>
    SLICE_X22Y102.D      Tilo                  0.043   U6/M2/buffer<18>
                                                       U6/M2/mux7311
    SLICE_X22Y102.C5     net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<18>
    SLICE_X22Y102.CLK    Tas                  -0.023   U6/M2/buffer<18>
                                                       U6/M2/buffer_18_rstpot
                                                       U6/M2/buffer_18
    -------------------------------------------------  ---------------------------
    Total                                      8.024ns (2.425ns logic, 5.599ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_7 (SLICE_X26Y95.A4), 382 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.326ns (Levels of Logic = 7)
  Clock Path Skew:      -0.364ns (1.002 - 1.366)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y9.DOADO1   Trcko_DOA             1.800   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y45.A3      net (fanout=1)        1.352   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<1>
    SLICE_X46Y45.A       Tilo                  0.043   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_91
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_97
    SLICE_X58Y52.D1      net (fanout=1)        0.862   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_97
    SLICE_X58Y52.CMUX    Topdc                 0.237   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_72
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_421
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_1
    SLICE_X58Y60.D1      net (fanout=1)        0.603   cai_data<3>
    SLICE_X58Y60.D       Tilo                  0.043   U4/Mmux_Cpu_data4bus362
                                                       U4/Mmux_Cpu_data4bus363
    SLICE_X55Y72.B4      net (fanout=1)        0.680   U4/Mmux_Cpu_data4bus362
    SLICE_X55Y72.B       Tilo                  0.043   N80
                                                       U4/Mmux_Cpu_data4bus364
    SLICE_X54Y83.C6      net (fanout=3)        0.482   Data_in<3>
    SLICE_X54Y83.CMUX    Tilo                  0.239   Addr_out<4>
                                                       U5/MUX1_DispData/Mmux_o_325
                                                       U5/MUX1_DispData/Mmux_o_2_f7_24
    SLICE_X26Y95.B2      net (fanout=15)       1.651   Disp_num<3>
    SLICE_X26Y95.B       Tilo                  0.043   U6/M2/buffer<8>
                                                       U6/M2/mux12511
    SLICE_X26Y95.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X26Y95.CLK     Tas                   0.009   U6/M2/buffer<8>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      8.326ns (2.457ns logic, 5.869ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.078ns (Levels of Logic = 7)
  Clock Path Skew:      -0.363ns (1.002 - 1.365)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADO1   Trcko_DOA             1.800   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y45.A1      net (fanout=1)        1.104   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<1>
    SLICE_X46Y45.A       Tilo                  0.043   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_91
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_97
    SLICE_X58Y52.D1      net (fanout=1)        0.862   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_97
    SLICE_X58Y52.CMUX    Topdc                 0.237   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_72
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_421
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_1
    SLICE_X58Y60.D1      net (fanout=1)        0.603   cai_data<3>
    SLICE_X58Y60.D       Tilo                  0.043   U4/Mmux_Cpu_data4bus362
                                                       U4/Mmux_Cpu_data4bus363
    SLICE_X55Y72.B4      net (fanout=1)        0.680   U4/Mmux_Cpu_data4bus362
    SLICE_X55Y72.B       Tilo                  0.043   N80
                                                       U4/Mmux_Cpu_data4bus364
    SLICE_X54Y83.C6      net (fanout=3)        0.482   Data_in<3>
    SLICE_X54Y83.CMUX    Tilo                  0.239   Addr_out<4>
                                                       U5/MUX1_DispData/Mmux_o_325
                                                       U5/MUX1_DispData/Mmux_o_2_f7_24
    SLICE_X26Y95.B2      net (fanout=15)       1.651   Disp_num<3>
    SLICE_X26Y95.B       Tilo                  0.043   U6/M2/buffer<8>
                                                       U6/M2/mux12511
    SLICE_X26Y95.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X26Y95.CLK     Tas                   0.009   U6/M2/buffer<8>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      8.078ns (2.457ns logic, 5.621ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.936ns (Levels of Logic = 7)
  Clock Path Skew:      -0.361ns (1.002 - 1.363)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y7.DOADO1   Trcko_DOA             1.800   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X80Y42.A2      net (fanout=1)        0.845   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<1>
    SLICE_X80Y42.A       Tilo                  0.043   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_102
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_102
    SLICE_X58Y52.D5      net (fanout=1)        0.979   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_102
    SLICE_X58Y52.CMUX    Topdc                 0.237   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_72
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_421
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_1
    SLICE_X58Y60.D1      net (fanout=1)        0.603   cai_data<3>
    SLICE_X58Y60.D       Tilo                  0.043   U4/Mmux_Cpu_data4bus362
                                                       U4/Mmux_Cpu_data4bus363
    SLICE_X55Y72.B4      net (fanout=1)        0.680   U4/Mmux_Cpu_data4bus362
    SLICE_X55Y72.B       Tilo                  0.043   N80
                                                       U4/Mmux_Cpu_data4bus364
    SLICE_X54Y83.C6      net (fanout=3)        0.482   Data_in<3>
    SLICE_X54Y83.CMUX    Tilo                  0.239   Addr_out<4>
                                                       U5/MUX1_DispData/Mmux_o_325
                                                       U5/MUX1_DispData/Mmux_o_2_f7_24
    SLICE_X26Y95.B2      net (fanout=15)       1.651   Disp_num<3>
    SLICE_X26Y95.B       Tilo                  0.043   U6/M2/buffer<8>
                                                       U6/M2/mux12511
    SLICE_X26Y95.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<7>
    SLICE_X26Y95.CLK     Tas                   0.009   U6/M2/buffer<8>
                                                       U6/M2/buffer_7_rstpot
                                                       U6/M2/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      7.936ns (2.457ns logic, 5.479ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_60 (SLICE_X52Y85.C5), 4557 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.265ns (Levels of Logic = 10)
  Clock Path Skew:      -0.380ns (0.986 - 1.366)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y9.DOADO1   Trcko_DOA             1.800   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y45.A3      net (fanout=1)        1.352   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<1>
    SLICE_X46Y45.A       Tilo                  0.043   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_91
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_97
    SLICE_X58Y52.D1      net (fanout=1)        0.862   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_97
    SLICE_X58Y52.CMUX    Topdc                 0.237   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_72
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_421
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_1
    SLICE_X58Y60.D1      net (fanout=1)        0.603   cai_data<3>
    SLICE_X58Y60.D       Tilo                  0.043   U4/Mmux_Cpu_data4bus362
                                                       U4/Mmux_Cpu_data4bus363
    SLICE_X55Y72.B4      net (fanout=1)        0.680   U4/Mmux_Cpu_data4bus362
    SLICE_X55Y72.B       Tilo                  0.043   N80
                                                       U4/Mmux_Cpu_data4bus364
    SLICE_X54Y83.C6      net (fanout=3)        0.482   Data_in<3>
    SLICE_X54Y83.CMUX    Tilo                  0.239   Addr_out<4>
                                                       U5/MUX1_DispData/Mmux_o_325
                                                       U5/MUX1_DispData/Mmux_o_2_f7_24
    SLICE_X52Y83.A1      net (fanout=15)       0.508   Disp_num<3>
    SLICE_X52Y83.A       Tilo                  0.043   Data_in<2>
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X53Y84.D1      net (fanout=2)        0.449   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X53Y84.D       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X53Y84.C5      net (fanout=1)        0.150   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X53Y84.C       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X52Y85.D2      net (fanout=1)        0.434   U6/XLXN_390<60>
    SLICE_X52Y85.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X52Y85.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X52Y85.CLK     Tas                   0.009   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      8.265ns (2.586ns logic, 5.679ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.017ns (Levels of Logic = 10)
  Clock Path Skew:      -0.379ns (0.986 - 1.365)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADO1   Trcko_DOA             1.800   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y45.A1      net (fanout=1)        1.104   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<1>
    SLICE_X46Y45.A       Tilo                  0.043   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_91
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_97
    SLICE_X58Y52.D1      net (fanout=1)        0.862   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_97
    SLICE_X58Y52.CMUX    Topdc                 0.237   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_72
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_421
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_1
    SLICE_X58Y60.D1      net (fanout=1)        0.603   cai_data<3>
    SLICE_X58Y60.D       Tilo                  0.043   U4/Mmux_Cpu_data4bus362
                                                       U4/Mmux_Cpu_data4bus363
    SLICE_X55Y72.B4      net (fanout=1)        0.680   U4/Mmux_Cpu_data4bus362
    SLICE_X55Y72.B       Tilo                  0.043   N80
                                                       U4/Mmux_Cpu_data4bus364
    SLICE_X54Y83.C6      net (fanout=3)        0.482   Data_in<3>
    SLICE_X54Y83.CMUX    Tilo                  0.239   Addr_out<4>
                                                       U5/MUX1_DispData/Mmux_o_325
                                                       U5/MUX1_DispData/Mmux_o_2_f7_24
    SLICE_X52Y83.A1      net (fanout=15)       0.508   Disp_num<3>
    SLICE_X52Y83.A       Tilo                  0.043   Data_in<2>
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X53Y84.D1      net (fanout=2)        0.449   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X53Y84.D       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X53Y84.C5      net (fanout=1)        0.150   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X53Y84.C       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X52Y85.D2      net (fanout=1)        0.434   U6/XLXN_390<60>
    SLICE_X52Y85.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X52Y85.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X52Y85.CLK     Tas                   0.009   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      8.017ns (2.586ns logic, 5.431ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.875ns (Levels of Logic = 10)
  Clock Path Skew:      -0.377ns (0.986 - 1.363)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X5Y7.DOADO1   Trcko_DOA             1.800   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X80Y42.A2      net (fanout=1)        0.845   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<1>
    SLICE_X80Y42.A       Tilo                  0.043   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_102
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_102
    SLICE_X58Y52.D5      net (fanout=1)        0.979   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_102
    SLICE_X58Y52.CMUX    Topdc                 0.237   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_72
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_421
                                                       death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_1
    SLICE_X58Y60.D1      net (fanout=1)        0.603   cai_data<3>
    SLICE_X58Y60.D       Tilo                  0.043   U4/Mmux_Cpu_data4bus362
                                                       U4/Mmux_Cpu_data4bus363
    SLICE_X55Y72.B4      net (fanout=1)        0.680   U4/Mmux_Cpu_data4bus362
    SLICE_X55Y72.B       Tilo                  0.043   N80
                                                       U4/Mmux_Cpu_data4bus364
    SLICE_X54Y83.C6      net (fanout=3)        0.482   Data_in<3>
    SLICE_X54Y83.CMUX    Tilo                  0.239   Addr_out<4>
                                                       U5/MUX1_DispData/Mmux_o_325
                                                       U5/MUX1_DispData/Mmux_o_2_f7_24
    SLICE_X52Y83.A1      net (fanout=15)       0.508   Disp_num<3>
    SLICE_X52Y83.A       Tilo                  0.043   Data_in<2>
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X53Y84.D1      net (fanout=2)        0.449   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X53Y84.D       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X53Y84.C5      net (fanout=1)        0.150   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X53Y84.C       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X52Y85.D2      net (fanout=1)        0.434   U6/XLXN_390<60>
    SLICE_X52Y85.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X52Y85.C5      net (fanout=1)        0.159   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X52Y85.CLK     Tas                   0.009   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      7.875ns (2.586ns logic, 5.289ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAMB36_X3Y17.ADDRARDADDRU1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/vram_addr_1 (FF)
  Destination:          frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.230ns (Levels of Logic = 0)
  Clock Path Skew:      0.229ns (0.701 - 0.472)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/vram_addr_1 to frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X54Y79.BQ            Tcko                  0.118   U4/vram_addr<3>
                                                             U4/vram_addr_1
    RAMB36_X3Y17.ADDRARDADDRU1 net (fanout=207)      0.295   U4/vram_addr<1>
    RAMB36_X3Y17.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                             frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    -------------------------------------------------------  ---------------------------
    Total                                            0.230ns (-0.065ns logic, 0.295ns route)
                                                             (-28.3% logic, 128.3% route)

--------------------------------------------------------------------------------

Paths for end point frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAMB36_X3Y17.ADDRARDADDRL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/vram_addr_1 (FF)
  Destination:          frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.231ns (Levels of Logic = 0)
  Clock Path Skew:      0.229ns (0.701 - 0.472)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/vram_addr_1 to frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X54Y79.BQ            Tcko                  0.118   U4/vram_addr<3>
                                                             U4/vram_addr_1
    RAMB36_X3Y17.ADDRARDADDRL1 net (fanout=207)      0.296   U4/vram_addr<1>
    RAMB36_X3Y17.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
                                                             frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
    -------------------------------------------------------  ---------------------------
    Total                                            0.231ns (-0.065ns logic, 0.296ns route)
                                                             (-28.1% logic, 128.1% route)

--------------------------------------------------------------------------------

Paths for end point death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X2Y13.ADDRARDADDRL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U4/cai_addr_7 (FF)
  Destination:          death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.226ns (Levels of Logic = 0)
  Clock Path Skew:      0.222ns (0.697 - 0.475)
  Source Clock:         clk_100mhz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100mhz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U4/cai_addr_7 to death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X56Y67.DMUX           Tshcko                0.127   U4/Mmux_Cpu_data4bus39
                                                              U4/cai_addr_7
    RAMB36_X2Y13.ADDRARDADDRL10 net (fanout=83)       0.282   U4/cai_addr<7>
    RAMB36_X2Y13.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                              death/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    --------------------------------------------------------  ---------------------------
    Total                                             0.226ns (-0.056ns logic, 0.282ns route)
                                                              (-24.8% logic, 124.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.905ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: U31/MEM/U102/Mram_data/CLKARDCLK
  Logical resource: U31/MEM/U102/Mram_data/CLKARDCLK
  Location pin: RAMB18_X1Y9.CLKARDCLK
  Clock network: clk_100mhz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLKA)
  Physical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X0Y16.CLKARDCLKL
  Clock network: clk_100mhz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Logical resource: frame/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Location pin: RAMB36_X0Y16.CLKARDCLKU
  Clock network: clk_100mhz_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    8.821|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 196644 paths, 0 nets, and 44649 connections

Design statistics:
   Minimum period:   8.821ns{1}   (Maximum frequency: 113.366MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jul 01 17:38:09 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5255 MB



