# compile vhdl design source files
vhdl xil_defaultlib  \
"horloge_oled_TB_func_synth.vhd" \
"../../../../../rtl/ROM_data.vhd" \
"../../../../../TP3_BB_ARD.srcs/sim_1/new/horloge_oled_TB.vhd" \

# Do not sort compile order
nosort
