
*** Running vivado
    with args -log as3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source as3.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source as3.tcl -notrace
Command: synth_design -top as3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31708 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 356.785 ; gain = 99.543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'as3' [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/as3.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_1Hz' [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/clk_1Hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_1Hz' (1#1) [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/clk_1Hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'led_controlA' [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/led_controlA.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_10Hz' [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/clk_10Hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_10Hz' (2#1) [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/clk_10Hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_100Hz' [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/clk_100Hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_100Hz' (3#1) [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/clk_100Hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterA' [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/counterA.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_subtaskA' [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/clk_subtaskA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_subtaskA' (4#1) [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/clk_subtaskA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counterA' (5#1) [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/counterA.v:23]
INFO: [Synth 8-6155] done synthesizing module 'led_controlA' (6#1) [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/led_controlA.v:23]
INFO: [Synth 8-6157] synthesizing module 'subtask_B' [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/subtask_B.v:23]
INFO: [Synth 8-6155] done synthesizing module 'subtask_B' (7#1) [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/subtask_B.v:23]
INFO: [Synth 8-6157] synthesizing module 'subtask_C' [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/subtaskC.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_200Hz' [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/clk_200Hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_200Hz' (8#1) [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/clk_200Hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_20Hz' [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/clk_20Hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_20Hz' (9#1) [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/clk_20Hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_2Hz' [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/clk_2Hz.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_2Hz' (10#1) [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/clk_2Hz.v:23]
INFO: [Synth 8-6157] synthesizing module 'segment_controlC' [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/segment_controlC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'segment_controlC' (11#1) [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/segment_controlC.v:23]
WARNING: [Synth 8-3848] Net sw15on_for_3s in module/entity subtask_C does not have driver. [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/subtaskC.v:60]
INFO: [Synth 8-6155] done synthesizing module 'subtask_C' (12#1) [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/subtaskC.v:23]
INFO: [Synth 8-6157] synthesizing module 'subtask_D' [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/subtask_D.v:23]
WARNING: [Synth 8-3848] Net LD15 in module/entity subtask_D does not have driver. [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/subtask_D.v:28]
WARNING: [Synth 8-3848] Net led in module/entity subtask_D does not have driver. [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/subtask_D.v:29]
WARNING: [Synth 8-3848] Net an in module/entity subtask_D does not have driver. [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/subtask_D.v:30]
WARNING: [Synth 8-3848] Net seg in module/entity subtask_D does not have driver. [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/subtask_D.v:31]
INFO: [Synth 8-6155] done synthesizing module 'subtask_D' (13#1) [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/subtask_D.v:23]
INFO: [Synth 8-6157] synthesizing module 'task_handler' [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/task_handler.v:23]
INFO: [Synth 8-6155] done synthesizing module 'task_handler' (14#1) [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/task_handler.v:23]
WARNING: [Synth 8-6090] variable 'an' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/as3.v:86]
WARNING: [Synth 8-6090] variable 'seg' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/as3.v:87]
WARNING: [Synth 8-6090] variable 'LD15' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/as3.v:88]
INFO: [Synth 8-6155] done synthesizing module 'as3' (15#1) [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/as3.v:23]
WARNING: [Synth 8-3331] design task_handler has unconnected port stop_d
WARNING: [Synth 8-3331] design subtask_D has unconnected port LD15
WARNING: [Synth 8-3331] design subtask_D has unconnected port led[12]
WARNING: [Synth 8-3331] design subtask_D has unconnected port led[11]
WARNING: [Synth 8-3331] design subtask_D has unconnected port led[10]
WARNING: [Synth 8-3331] design subtask_D has unconnected port led[9]
WARNING: [Synth 8-3331] design subtask_D has unconnected port led[8]
WARNING: [Synth 8-3331] design subtask_D has unconnected port led[7]
WARNING: [Synth 8-3331] design subtask_D has unconnected port led[6]
WARNING: [Synth 8-3331] design subtask_D has unconnected port led[5]
WARNING: [Synth 8-3331] design subtask_D has unconnected port led[4]
WARNING: [Synth 8-3331] design subtask_D has unconnected port led[3]
WARNING: [Synth 8-3331] design subtask_D has unconnected port led[2]
WARNING: [Synth 8-3331] design subtask_D has unconnected port led[1]
WARNING: [Synth 8-3331] design subtask_D has unconnected port led[0]
WARNING: [Synth 8-3331] design subtask_D has unconnected port an[3]
WARNING: [Synth 8-3331] design subtask_D has unconnected port an[2]
WARNING: [Synth 8-3331] design subtask_D has unconnected port an[1]
WARNING: [Synth 8-3331] design subtask_D has unconnected port an[0]
WARNING: [Synth 8-3331] design subtask_D has unconnected port seg[6]
WARNING: [Synth 8-3331] design subtask_D has unconnected port seg[5]
WARNING: [Synth 8-3331] design subtask_D has unconnected port seg[4]
WARNING: [Synth 8-3331] design subtask_D has unconnected port seg[3]
WARNING: [Synth 8-3331] design subtask_D has unconnected port seg[2]
WARNING: [Synth 8-3331] design subtask_D has unconnected port seg[1]
WARNING: [Synth 8-3331] design subtask_D has unconnected port seg[0]
WARNING: [Synth 8-3331] design subtask_D has unconnected port clk_1Hz
WARNING: [Synth 8-3331] design segment_controlC has unconnected port sw15_3s
WARNING: [Synth 8-3331] design subtask_C has unconnected port b_status
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 412.074 ; gain = 154.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 412.074 ; gain = 154.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 412.074 ; gain = 154.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/as3_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/as3_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 746.227 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 746.227 ; gain = 488.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 746.227 ; gain = 488.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 746.227 ; gain = 488.984
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "a_status" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'b_status_reg' into 'LD15_reg' [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/subtask_B.v:71]
WARNING: [Synth 8-6014] Unused sequential element b_status_reg was removed.  [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/subtask_B.v:71]
INFO: [Synth 8-802] inferred FSM for state register 'step_reg' in module 'subtask_B'
INFO: [Synth 8-5544] ROM "LD15" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "step" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "slow_clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "stop_d" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               01
*
                 iSTATE0 |                               01 |                               10
                 iSTATE1 |                               10 |                               11
                  iSTATE |                               11 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'step_reg' using encoding 'sequential' in module 'subtask_B'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 746.227 ; gain = 488.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 3     
	   5 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module as3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module clk_1Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_10Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_100Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_subtaskA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counterA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module led_controlA 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module subtask_B 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_200Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_20Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_2Hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module segment_controlC 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module subtask_C 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module subtask_D 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module task_handler 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element run_clock_1Hz/count_reg was removed.  [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/clk_1Hz.v:37]
WARNING: [Synth 8-6014] Unused sequential element run_clock_1Hz/slow_clock_reg was removed.  [C:/Users/ntyythepro/Verilog/W5/as3/as3.srcs/sources_1/new/clk_1Hz.v:43]
INFO: [Synth 8-5545] ROM "run_subtaskA/run_1Hz/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "run_subtaskA/run_1Hz/slow_clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "run_subtaskA/run_10Hz/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "run_subtaskA/run_10Hz/slow_clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "run_subtaskA/run_100Hz/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "run_subtaskA/run_100Hz/slow_clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "run_subtaskA/run_counter_A/run_clockA/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "run_subtaskA/run_counter_A/run_clockA/slow_clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "run_subtaskC/run_clk_200Hz/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "run_subtaskC/run_clk_200Hz/slow_clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "run_subtaskC/run_clk_20Hz/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "run_subtaskC/run_clk_20Hz/slow_clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "run_subtaskC/run_clk_2Hz/count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "run_subtaskC/run_clk_2Hz/slow_clock0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "run_subtaskD/stop_d" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'run_subtaskB/seg_reg[0]' (FDSE) to 'run_subtaskB/an_reg[3]'
INFO: [Synth 8-3886] merging instance 'run_subtaskC/run_segment_controlC/seg_reg[1]' (FD) to 'run_subtaskC/run_segment_controlC/seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'run_subtaskB/seg_reg[1]' (FDRE) to 'run_subtaskB/seg_reg[2]'
INFO: [Synth 8-3886] merging instance 'run_subtaskB/seg_reg[2]' (FDRE) to 'run_subtaskB/seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'run_subtaskC/run_segment_controlC/seg_reg[2]' (FD) to 'run_subtaskC/run_segment_controlC/seg_reg[3]'
INFO: [Synth 8-3886] merging instance 'run_subtaskC/run_segment_controlC/seg_reg[3]' (FD) to 'run_subtaskC/run_segment_controlC/an_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\run_subtaskC/run_segment_controlC/seg_reg[4] )
INFO: [Synth 8-3886] merging instance 'run_subtaskC/run_segment_controlC/seg_reg[5]' (FD) to 'run_subtaskC/run_segment_controlC/an_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\run_subtaskB/an_reg[3] )
WARNING: [Synth 8-3332] Sequential element (run_subtaskC/run_segment_controlC/seg_reg[4]) is unused and will be removed from module as3.
WARNING: [Synth 8-3332] Sequential element (run_subtaskB/an_reg[3]) is unused and will be removed from module as3.
INFO: [Synth 8-3886] merging instance 'run_subtaskC/run_segment_controlC/seg_reg[0]' (FD) to 'run_subtaskC/run_segment_controlC/an_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 746.227 ; gain = 488.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 746.227 ; gain = 488.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 761.172 ; gain = 503.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 762.008 ; gain = 504.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 762.008 ; gain = 504.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 762.008 ; gain = 504.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 762.008 ; gain = 504.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 762.008 ; gain = 504.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 762.008 ; gain = 504.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 762.008 ; gain = 504.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    64|
|3     |LUT1   |    10|
|4     |LUT2   |     9|
|5     |LUT3   |    30|
|6     |LUT4   |    55|
|7     |LUT5   |    26|
|8     |LUT6   |    38|
|9     |FDRE   |   323|
|10    |FDSE   |     4|
|11    |IBUF   |     8|
|12    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+-----------------+------+
|      |Instance                 |Module           |Cells |
+------+-------------------------+-----------------+------+
|1     |top                      |                 |   593|
|2     |  run_subtaskA           |led_controlA     |   257|
|3     |    run_100Hz            |clk_100Hz        |    54|
|4     |    run_10Hz             |clk_10Hz         |    55|
|5     |    run_1Hz              |clk_1Hz          |    54|
|6     |    run_counter_A        |counterA         |    78|
|7     |      run_clockA         |clk_subtaskA     |    55|
|8     |  run_subtaskB           |subtask_B        |    21|
|9     |  run_subtaskC           |subtask_C        |   176|
|10    |    run_clk_200Hz        |clk_200Hz        |    53|
|11    |    run_clk_20Hz         |clk_20Hz         |    56|
|12    |    run_clk_2Hz          |clk_2Hz          |    55|
|13    |    run_segment_controlC |segment_controlC |     8|
|14    |  run_subtaskD           |subtask_D        |    50|
|15    |  run_task_handler       |task_handler     |    30|
+------+-------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 762.008 ; gain = 504.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 762.008 ; gain = 170.613
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 762.008 ; gain = 504.766
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 762.008 ; gain = 517.445
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ntyythepro/Verilog/W5/as3/as3.runs/synth_1/as3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file as3_utilization_synth.rpt -pb as3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 762.008 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 27 11:47:19 2023...
