# Verilog Memo




## titles

* decompress tgz  
* decompress zip  
* compile Verilog-HDL file  
* simulation  
* show gtkwaves  
* Basic Information  
* Verilog  
* Icarus Verilog  
* Sample Program  
* AND module  
* OR module  




***



## decompress tgz
```
tar xvzf tmips.tgz
```
`xvzf` is a option but for command `tar`, it  
can be abbreviated.



***



## decompress zip
```
unzip tmips.zip
```



***



## compile Verilog-HDL file
```
iverilog -s testbench -o testbench *.v
```
option `-o` gives output file name.  
option `-s` gives the topmodule name.  



***



## simulation
filename doesn't have suffix.  
this file is generated by `iverilog` command
```
vvp filename
```



***



## show gtkwaves
`.vcd` files are generated with `vvp` command.
```
gtkwave filename.vcd
```
in GUI, click "File" => "Open New Tab" to show waves.




***
***


# Basic Information

## Verilog
テキストでデジタル回路を記述するために使用するハードウェア記述言語(HDL)
これで記述された言語の拡張子は ".v"。



***



## Icarus Verilog
Verilogのシミュレータ。

  

***　　　
***



# Sample Program

## AND module
```
module AND2 (A,B,X);
input A,B;
output X;
and AAA(X,A,B);
endmodule
```



***



## OR module
```
module OR2 (A,B,X);
input A,B;
output X;
or AAA(X,A,B);
endmodule
```



***



