Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto f4d7b239e71c42598cf19195595a376f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'data_out' on this module [D:/Project_final/Project_final.srcs/sim_1/new/top_tb.v:45]
ERROR: [VRFC 10-3180] cannot find port 'large_out' on this module [D:/Project_final/Project_final.srcs/sim_1/new/top_tb.v:44]
ERROR: [VRFC 10-3180] cannot find port 'cnt' on this module [D:/Project_final/Project_final.srcs/sim_1/new/top_tb.v:43]
ERROR: [VRFC 10-3180] cannot find port 'enab' on this module [D:/Project_final/Project_final.srcs/sim_1/new/top_tb.v:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
