# Copyright (c) 2011-2024 Columbia University, System Level Design Group
# SPDX-License-Identifier: Apache-2.0
#-----------------------------------------------------------
#              MIG-TA0                                     -
#-----------------------------------------------------------

# {ta0_eb1_CLK_IN_P}
set_property PACKAGE_PIN K9 [get_ports {c0_sys_clk_p}]
# {ta0_eb1_CLK_IN_N}
set_property PACKAGE_PIN K8 [get_ports {c0_sys_clk_n}]
# {ta0_eb1_DDR4_ACT_N}
set_property PACKAGE_PIN A11 [get_ports {c0_ddr4_act_n}]
# {ta0_eb1_DDR4_A0}
set_property PACKAGE_PIN N8 [get_ports {c0_ddr4_adr[0]}]
# {ta0_eb1_DDR4_A1}
set_property PACKAGE_PIN M8 [get_ports {c0_ddr4_adr[1]}]
# {ta0_eb1_DDR4_A2}
set_property PACKAGE_PIN N11 [get_ports {c0_ddr4_adr[2]}]
# {ta0_eb1_DDR4_A3}
set_property PACKAGE_PIN M11 [get_ports {c0_ddr4_adr[3]}]
# {ta0_eb1_DDR4_A4}
set_property PACKAGE_PIN N9 [get_ports {c0_ddr4_adr[4]}]
# {ta0_eb1_DDR4_A5}
set_property PACKAGE_PIN M9 [get_ports {c0_ddr4_adr[5]}]
# {ta0_eb1_DDR4_A6}
set_property PACKAGE_PIN P10 [get_ports {c0_ddr4_adr[6]}]
# {ta0_eb1_DDR4_A7}
set_property PACKAGE_PIN N10 [get_ports {c0_ddr4_adr[7]}]
# {ta0_eb1_DDR4_A8}
set_property PACKAGE_PIN R12 [get_ports {c0_ddr4_adr[8]}]
# {ta0_eb1_DDR4_A9}
set_property PACKAGE_PIN P12 [get_ports {c0_ddr4_adr[9]}]
# {ta0_eb1_DDR4_A10_AP}
set_property PACKAGE_PIN L11 [get_ports {c0_ddr4_adr[10]}]
# {ta0_eb1_DDR4_A11}
set_property PACKAGE_PIN L10 [get_ports {c0_ddr4_adr[11]}]
# {ta0_eb1_DDR4_A12_BC_N}
set_property PACKAGE_PIN J8 [get_ports {c0_ddr4_adr[12]}]
# {ta0_eb1_DDR4_A13}
set_property PACKAGE_PIN J7 [get_ports {c0_ddr4_adr[13]}]
# {ta0_eb1_DDR4_A14_WE_N}
set_property PACKAGE_PIN J11 [get_ports {c0_ddr4_adr[14]}]
# {ta0_eb1_DDR4_A15_CAS_N}
set_property PACKAGE_PIN H11 [get_ports {c0_ddr4_adr[15]}]
# {ta0_eb1_DDR4_A16_RAS_N}
set_property PACKAGE_PIN L7 [get_ports {c0_ddr4_adr[16]}]
# {ta0_eb1_DDR4_BA0}
set_property PACKAGE_PIN K7 [get_ports {c0_ddr4_ba[0]}]
# {ta0_eb1_DDR4_BA1}
set_property PACKAGE_PIN K10 [get_ports {c0_ddr4_ba[1]}]
# {ta0_eb1_DDR4_BG0}
set_property PACKAGE_PIN J10 [get_ports {c0_ddr4_bg[0]}]
# {ta0_eb1_DDR4_BG1}
set_property PACKAGE_PIN D10 [get_ports {c0_ddr4_bg[1]}]
# {ta0_eb1_DDR4_CK_C}
set_property PACKAGE_PIN P11 [get_ports {c0_ddr4_ck_c[0]}]
# {ta0_eb1_DDR4_CK_T}
set_property PACKAGE_PIN R11 [get_ports {c0_ddr4_ck_t[0]}]
# {ta0_eb1_DDR4_CKE}
set_property PACKAGE_PIN L9 [get_ports {c0_ddr4_cke[0]}]
# {ta0_eb1_DDR4_C0_CKE1}
set_property PACKAGE_PIN B9 [get_ports {c0_ddr4_cke[1]}]
# {ta0_eb1_DDR4_CS_N}
set_property PACKAGE_PIN H8 [get_ports {c0_ddr4_cs_n[0]}]
# {ta0_eb1_DDR4_C1_CS1}
set_property PACKAGE_PIN A10 [get_ports {c0_ddr4_cs_n[1]}]
# {ta0_eb1_DDR4_DQ00_DM_DBI_N}
set_property PACKAGE_PIN T15 [get_ports {c0_ddr4_dm_dbi_n[0]}]
# {ta0_eb1_DDR4_DQ01_DM_DBI_N}
set_property PACKAGE_PIN L12 [get_ports {c0_ddr4_dm_dbi_n[1]}]
# {ta0_eb1_DDR4_DQ02_DM_DBI_N}
set_property PACKAGE_PIN C4 [get_ports {c0_ddr4_dm_dbi_n[2]}]
# {ta0_eb1_DDR4_DQ03_DM_DBI_N}
set_property PACKAGE_PIN L5 [get_ports {c0_ddr4_dm_dbi_n[3]}]
# {ta0_eb1_DDR4_DQ04_DM_DBI_N}
set_property PACKAGE_PIN B16 [get_ports {c0_ddr4_dm_dbi_n[4]}]
# {ta0_eb1_DDR4_DQ05_DM_DBI_N}
set_property PACKAGE_PIN G9 [get_ports {c0_ddr4_dm_dbi_n[5]}]
# {ta0_eb1_DDR4_DQ06_DM_DBI_N}
set_property PACKAGE_PIN G14 [get_ports {c0_ddr4_dm_dbi_n[6]}]
# {ta0_eb1_DDR4_DQ07_DM_DBI_N}
set_property PACKAGE_PIN G4 [get_ports {c0_ddr4_dm_dbi_n[7]}]
# {ta0_eb1_DDR4_DQ08_DM_DBI_N}
set_property PACKAGE_PIN B7 [get_ports {c0_ddr4_dm_dbi_n[8]}]
# {ta0_eb1_DDR4_DQ00_D0_DX00}
set_property PACKAGE_PIN P15 [get_ports {c0_ddr4_dq[0]}]
# {ta0_eb1_DDR4_DQ00_D1_DX01}
set_property PACKAGE_PIN N15 [get_ports {c0_ddr4_dq[1]}]
# {ta0_eb1_DDR4_DQ00_D2_DX02}
set_property PACKAGE_PIN N14 [get_ports {c0_ddr4_dq[2]}]
# {ta0_eb1_DDR4_DQ00_D3_DX03}
set_property PACKAGE_PIN M14 [get_ports {c0_ddr4_dq[3]}]
# {ta0_eb1_DDR4_DQ00_D4_DX04}
set_property PACKAGE_PIN N13 [get_ports {c0_ddr4_dq[4]}]
# {ta0_eb1_DDR4_DQ00_D5_DX05}
set_property PACKAGE_PIN M13 [get_ports {c0_ddr4_dq[5]}]
# {ta0_eb1_DDR4_DQ00_D6_DX06}
set_property PACKAGE_PIN T14 [get_ports {c0_ddr4_dq[6]}]
# {ta0_eb1_DDR4_DQ00_D7_DX07}
set_property PACKAGE_PIN R14 [get_ports {c0_ddr4_dq[7]}]
# {ta0_eb1_DDR4_DQ01_D0_DX08}
set_property PACKAGE_PIN K14 [get_ports {c0_ddr4_dq[8]}]
# {ta0_eb1_DDR4_DQ01_D1_DX09}
set_property PACKAGE_PIN K13 [get_ports {c0_ddr4_dq[9]}]
# {ta0_eb1_DDR4_DQ01_D2_DX10}
set_property PACKAGE_PIN J13 [get_ports {c0_ddr4_dq[10]}]
# {ta0_eb1_DDR4_DQ01_D3_DX11}
set_property PACKAGE_PIN J12 [get_ports {c0_ddr4_dq[11]}]
# {ta0_eb1_DDR4_DQ01_D4_DX12}
set_property PACKAGE_PIN H15 [get_ports {c0_ddr4_dq[12]}]
# {ta0_eb1_DDR4_DQ01_D5_DX13}
set_property PACKAGE_PIN H14 [get_ports {c0_ddr4_dq[13]}]
# {ta0_eb1_DDR4_DQ01_D6_DX14}
set_property PACKAGE_PIN H13 [get_ports {c0_ddr4_dq[14]}]
# {ta0_eb1_DDR4_DQ01_D7_DX15}
set_property PACKAGE_PIN G13 [get_ports {c0_ddr4_dq[15]}]
# {ta0_eb1_DDR4_DQ02_D0_DX16}
set_property PACKAGE_PIN F5 [get_ports {c0_ddr4_dq[16]}]
# {ta0_eb1_DDR4_DQ02_D1_DX17}
set_property PACKAGE_PIN F4 [get_ports {c0_ddr4_dq[17]}]
# {ta0_eb1_DDR4_DQ02_D2_DX18}
set_property PACKAGE_PIN E5 [get_ports {c0_ddr4_dq[18]}]
# {ta0_eb1_DDR4_DQ02_D3_DX19}
set_property PACKAGE_PIN E4 [get_ports {c0_ddr4_dq[19]}]
# {ta0_eb1_DDR4_DQ02_D4_DX20}
set_property PACKAGE_PIN D3 [get_ports {c0_ddr4_dq[20]}]
# {ta0_eb1_DDR4_DQ02_D5_DX21}
set_property PACKAGE_PIN C3 [get_ports {c0_ddr4_dq[21]}]
# {ta0_eb1_DDR4_DQ02_D6_DX22}
set_property PACKAGE_PIN E3 [get_ports {c0_ddr4_dq[22]}]
# {ta0_eb1_DDR4_DQ02_D7_DX23}
set_property PACKAGE_PIN E2 [get_ports {c0_ddr4_dq[23]}]
# {ta0_eb1_DDR4_DQ03_D0_DX24}
set_property PACKAGE_PIN K3 [get_ports {c0_ddr4_dq[24]}]
# {ta0_eb1_DDR4_DQ03_D1_DX25}
set_property PACKAGE_PIN K2 [get_ports {c0_ddr4_dq[25]}]
# {ta0_eb1_DDR4_DQ03_D2_DX26}
set_property PACKAGE_PIN M6 [get_ports {c0_ddr4_dq[26]}]
# {ta0_eb1_DDR4_DQ03_D3_DX27}
set_property PACKAGE_PIN L6 [get_ports {c0_ddr4_dq[27]}]
# {ta0_eb1_DDR4_DQ03_D4_DX28}
set_property PACKAGE_PIN L2 [get_ports {c0_ddr4_dq[28]}]
# {ta0_eb1_DDR4_DQ03_D5_DX29}
set_property PACKAGE_PIN L1 [get_ports {c0_ddr4_dq[29]}]
# {ta0_eb1_DDR4_DQ03_D6_DX30}
set_property PACKAGE_PIN J6 [get_ports {c0_ddr4_dq[30]}]
# {ta0_eb1_DDR4_DQ03_D7_DX31}
set_property PACKAGE_PIN J5 [get_ports {c0_ddr4_dq[31]}]
# {ta0_eb1_DDR4_DQ04_D0_DX32}
set_property PACKAGE_PIN A15 [get_ports {c0_ddr4_dq[32]}]
# {ta0_eb1_DDR4_DQ04_D1_DX33}
set_property PACKAGE_PIN A14 [get_ports {c0_ddr4_dq[33]}]
# {ta0_eb1_DDR4_DQ04_D2_DX34}
set_property PACKAGE_PIN C16 [get_ports {c0_ddr4_dq[34]}]
# {ta0_eb1_DDR4_DQ04_D3_DX35}
set_property PACKAGE_PIN C15 [get_ports {c0_ddr4_dq[35]}]
# {ta0_eb1_DDR4_DQ04_D4_DX36}
set_property PACKAGE_PIN C14 [get_ports {c0_ddr4_dq[36]}]
# {ta0_eb1_DDR4_DQ04_D5_DX37}
set_property PACKAGE_PIN B14 [get_ports {c0_ddr4_dq[37]}]
# {ta0_eb1_DDR4_DQ04_D6_DX38}
set_property PACKAGE_PIN B12 [get_ports {c0_ddr4_dq[38]}]
# {ta0_eb1_DDR4_DQ04_D7_DX39}
set_property PACKAGE_PIN A12 [get_ports {c0_ddr4_dq[39]}]
# {ta0_eb1_DDR4_DQ05_D0_DX40}
set_property PACKAGE_PIN H10 [get_ports {c0_ddr4_dq[40]}]
# {ta0_eb1_DDR4_DQ05_D1_DX41}
set_property PACKAGE_PIN H9 [get_ports {c0_ddr4_dq[41]}]
# {ta0_eb1_DDR4_DQ05_D2_DX42}
set_property PACKAGE_PIN G11 [get_ports {c0_ddr4_dq[42]}]
# {ta0_eb1_DDR4_DQ05_D3_DX43}
set_property PACKAGE_PIN F11 [get_ports {c0_ddr4_dq[43]}]
# {ta0_eb1_DDR4_DQ05_D4_DX44}
set_property PACKAGE_PIN E9 [get_ports {c0_ddr4_dq[44]}]
# {ta0_eb1_DDR4_DQ05_D5_DX45}
set_property PACKAGE_PIN E8 [get_ports {c0_ddr4_dq[45]}]
# {ta0_eb1_DDR4_DQ05_D6_DX46}
set_property PACKAGE_PIN F10 [get_ports {c0_ddr4_dq[46]}]
# {ta0_eb1_DDR4_DQ05_D7_DX47}
set_property PACKAGE_PIN E10 [get_ports {c0_ddr4_dq[47]}]
# {ta0_eb1_DDR4_DQ06_D0_DX48}
set_property PACKAGE_PIN E12 [get_ports {c0_ddr4_dq[48]}]
# {ta0_eb1_DDR4_DQ06_D1_DX49}
set_property PACKAGE_PIN D12 [get_ports {c0_ddr4_dq[49]}]
# {ta0_eb1_DDR4_DQ06_D2_DX50}
set_property PACKAGE_PIN G12 [get_ports {c0_ddr4_dq[50]}]
# {ta0_eb1_DDR4_DQ06_D3_DX51}
set_property PACKAGE_PIN F12 [get_ports {c0_ddr4_dq[51]}]
# {ta0_eb1_DDR4_DQ06_D4_DX52}
set_property PACKAGE_PIN F15 [get_ports {c0_ddr4_dq[52]}]
# {ta0_eb1_DDR4_DQ06_D5_DX53}
set_property PACKAGE_PIN E15 [get_ports {c0_ddr4_dq[53]}]
# {ta0_eb1_DDR4_DQ06_D6_DX54}
set_property PACKAGE_PIN D16 [get_ports {c0_ddr4_dq[54]}]
# {ta0_eb1_DDR4_DQ06_D7_DX55}
set_property PACKAGE_PIN D15 [get_ports {c0_ddr4_dq[55]}]
# {ta0_eb1_DDR4_DQ07_D0_DX56}
set_property PACKAGE_PIN H4 [get_ports {c0_ddr4_dq[56]}]
# {ta0_eb1_DDR4_DQ07_D1_DX57}
set_property PACKAGE_PIN H3 [get_ports {c0_ddr4_dq[57]}]
# {ta0_eb1_DDR4_DQ07_D2_DX58}
set_property PACKAGE_PIN G2 [get_ports {c0_ddr4_dq[58]}]
# {ta0_eb1_DDR4_DQ07_D3_DX59}
set_property PACKAGE_PIN G1 [get_ports {c0_ddr4_dq[59]}]
# {ta0_eb1_DDR4_DQ07_D4_DX60}
set_property PACKAGE_PIN J1 [get_ports {c0_ddr4_dq[60]}]
# {ta0_eb1_DDR4_DQ07_D5_DX61}
set_property PACKAGE_PIN H1 [get_ports {c0_ddr4_dq[61]}]
# {ta0_eb1_DDR4_DQ07_D6_DX62}
set_property PACKAGE_PIN H6 [get_ports {c0_ddr4_dq[62]}]
# {ta0_eb1_DDR4_DQ07_D7_DX63}
set_property PACKAGE_PIN H5 [get_ports {c0_ddr4_dq[63]}]
# {ta0_eb1_DDR4_DQ08_D0_DX64}
set_property PACKAGE_PIN A6 [get_ports {c0_ddr4_dq[64]}]
# {ta0_eb1_DDR4_DQ08_D1_DX65}
set_property PACKAGE_PIN A5 [get_ports {c0_ddr4_dq[65]}]
# {ta0_eb1_DDR4_DQ08_D2_DX66}
set_property PACKAGE_PIN C6 [get_ports {c0_ddr4_dq[66]}]
# {ta0_eb1_DDR4_DQ08_D3_DX67}
set_property PACKAGE_PIN B6 [get_ports {c0_ddr4_dq[67]}]
# {ta0_eb1_DDR4_DQ08_D4_DX68}
set_property PACKAGE_PIN D7 [get_ports {c0_ddr4_dq[68]}]
# {ta0_eb1_DDR4_DQ08_D5_DX69}
set_property PACKAGE_PIN D6 [get_ports {c0_ddr4_dq[69]}]
# {ta0_eb1_DDR4_DQ08_D6_DX70}
set_property PACKAGE_PIN D5 [get_ports {c0_ddr4_dq[70]}]
# {ta0_eb1_DDR4_DQ08_D7_DX71}
set_property PACKAGE_PIN C5 [get_ports {c0_ddr4_dq[71]}]
# {ta0_eb1_DDR4_DQ00_DQS_C}
set_property PACKAGE_PIN P13 [get_ports {c0_ddr4_dqs_c[0]}]
# {ta0_eb1_DDR4_DQ01_DQS_C}
set_property PACKAGE_PIN J15 [get_ports {c0_ddr4_dqs_c[1]}]
# {ta0_eb1_DDR4_DQ02_DQS_C}
set_property PACKAGE_PIN F1 [get_ports {c0_ddr4_dqs_c[2]}]
# {ta0_eb1_DDR4_DQ03_DQS_C}
set_property PACKAGE_PIN L4 [get_ports {c0_ddr4_dqs_c[3]}]
# {ta0_eb1_DDR4_DQ04_DQS_C}
set_property PACKAGE_PIN C13 [get_ports {c0_ddr4_dqs_c[4]}]
# {ta0_eb1_DDR4_DQ05_DQS_C}
set_property PACKAGE_PIN G7 [get_ports {c0_ddr4_dqs_c[5]}]
# {ta0_eb1_DDR4_DQ06_DQS_C}
set_property PACKAGE_PIN E13 [get_ports {c0_ddr4_dqs_c[6]}]
# {ta0_eb1_DDR4_DQ07_DQS_C}
set_property PACKAGE_PIN J2 [get_ports {c0_ddr4_dqs_c[7]}]
# {ta0_eb1_DDR4_DQ08_DQS_C}
set_property PACKAGE_PIN F6 [get_ports {c0_ddr4_dqs_c[8]}]
# {ta0_eb1_DDR4_DQ00_DQS_T}
set_property PACKAGE_PIN R13 [get_ports {c0_ddr4_dqs_t[0]}]
# {ta0_eb1_DDR4_DQ01_DQS_T}
set_property PACKAGE_PIN K15 [get_ports {c0_ddr4_dqs_t[1]}]
# {ta0_eb1_DDR4_DQ02_DQS_T}
set_property PACKAGE_PIN F2 [get_ports {c0_ddr4_dqs_t[2]}]
# {ta0_eb1_DDR4_DQ03_DQS_T}
set_property PACKAGE_PIN M4 [get_ports {c0_ddr4_dqs_t[3]}]
# {ta0_eb1_DDR4_DQ04_DQS_T}
set_property PACKAGE_PIN D13 [get_ports {c0_ddr4_dqs_t[4]}]
# {ta0_eb1_DDR4_DQ05_DQS_T}
set_property PACKAGE_PIN G8 [get_ports {c0_ddr4_dqs_t[5]}]
# {ta0_eb1_DDR4_DQ06_DQS_T}
set_property PACKAGE_PIN E14 [get_ports {c0_ddr4_dqs_t[6]}]
# {ta0_eb1_DDR4_DQ07_DQS_T}
set_property PACKAGE_PIN J3 [get_ports {c0_ddr4_dqs_t[7]}]
# {ta0_eb1_DDR4_DQ08_DQS_T}
set_property PACKAGE_PIN F7 [get_ports {c0_ddr4_dqs_t[8]}]
# {ta0_eb1_DDR4_ODT}
set_property PACKAGE_PIN D8 [get_ports {c0_ddr4_odt[0]}]
# {ta0_eb1_DDR4_C2_ODT1}
set_property PACKAGE_PIN A9 [get_ports {c0_ddr4_odt[1]}]
# {ta0_eb1_DDR4_RESET_N}
set_property PACKAGE_PIN D11 [get_ports {c0_ddr4_reset_n}]

#-----------------------------------------------------------
#              MIG-TA1                                     -
#-----------------------------------------------------------

# {ta1_eb1_CLK_IN_P}
set_property PACKAGE_PIN P38 [get_ports {c1_sys_clk_p}]
# {ta1_eb1_CLK_IN_N}
set_property PACKAGE_PIN N38 [get_ports {c1_sys_clk_n}]
# {ta1_eb1_DDR4_ACT_N}
set_property PACKAGE_PIN W37 [get_ports {c1_ddr4_act_n}]
# {ta1_eb1_DDR4_A0}
set_property PACKAGE_PIN R39 [get_ports {c1_ddr4_adr[0]}]
# {ta1_eb1_DDR4_A1}
set_property PACKAGE_PIN R40 [get_ports {c1_ddr4_adr[1]}]
# {ta1_eb1_DDR4_A2}
set_property PACKAGE_PIN W40 [get_ports {c1_ddr4_adr[2]}]
# {ta1_eb1_DDR4_A3}
set_property PACKAGE_PIN V40 [get_ports {c1_ddr4_adr[3]}]
# {ta1_eb1_DDR4_A4}
set_property PACKAGE_PIN U37 [get_ports {c1_ddr4_adr[4]}]
# {ta1_eb1_DDR4_A5}
set_property PACKAGE_PIN U38 [get_ports {c1_ddr4_adr[5]}]
# {ta1_eb1_DDR4_A6}
set_property PACKAGE_PIN W38 [get_ports {c1_ddr4_adr[6]}]
# {ta1_eb1_DDR4_A7}
set_property PACKAGE_PIN V38 [get_ports {c1_ddr4_adr[7]}]
# {ta1_eb1_DDR4_A8}
set_property PACKAGE_PIN T39 [get_ports {c1_ddr4_adr[8]}]
# {ta1_eb1_DDR4_A9}
set_property PACKAGE_PIN T40 [get_ports {c1_ddr4_adr[9]}]
# {ta1_eb1_DDR4_A10_AP}
set_property PACKAGE_PIN L39 [get_ports {c1_ddr4_adr[10]}]
# {ta1_eb1_DDR4_A11}
set_property PACKAGE_PIN L40 [get_ports {c1_ddr4_adr[11]}]
# {ta1_eb1_DDR4_A12_BC_N}
set_property PACKAGE_PIN P40 [get_ports {c1_ddr4_adr[12]}]
# {ta1_eb1_DDR4_A13}
set_property PACKAGE_PIN N40 [get_ports {c1_ddr4_adr[13]}]
# {ta1_eb1_DDR4_A14_WE_N}
set_property PACKAGE_PIN M37 [get_ports {c1_ddr4_adr[14]}]
# {ta1_eb1_DDR4_A15_CAS_N}
set_property PACKAGE_PIN L37 [get_ports {c1_ddr4_adr[15]}]
# {ta1_eb1_DDR4_A16_RAS_N}
set_property PACKAGE_PIN N39 [get_ports {c1_ddr4_adr[16]}]
# {ta1_eb1_DDR4_BA0}
set_property PACKAGE_PIN M39 [get_ports {c1_ddr4_ba[0]}]
# {ta1_eb1_DDR4_BA1}
set_property PACKAGE_PIN R37 [get_ports {c1_ddr4_ba[1]}]
# {ta1_eb1_DDR4_BG0}
set_property PACKAGE_PIN P37 [get_ports {c1_ddr4_bg[0]}]
# {ta1_eb1_DDR4_BG1}
set_property PACKAGE_PIN R35 [get_ports {c1_ddr4_bg[1]}]
# {ta1_eb1_DDR4_CK_C}
set_property PACKAGE_PIN U39 [get_ports {c1_ddr4_ck_c[0]}]
# {ta1_eb1_DDR4_CK_T}
set_property PACKAGE_PIN V39 [get_ports {c1_ddr4_ck_t[0]}]
# {ta1_eb1_DDR4_CKE}
set_property PACKAGE_PIN M38 [get_ports {c1_ddr4_cke[0]}]
# {ta1_eb1_DDR4_C0_CKE1}
set_property PACKAGE_PIN U36 [get_ports {c1_ddr4_cke[1]}]
# {ta1_eb1_DDR4_CS_N}
set_property PACKAGE_PIN K37 [get_ports {c1_ddr4_cs_n[0]}]
# {ta1_eb1_DDR4_C1_CS1}
set_property PACKAGE_PIN V35 [get_ports {c1_ddr4_cs_n[1]}]
# {ta1_eb1_DDR4_DQ00_DM_DBI_N}
set_property PACKAGE_PIN D40 [get_ports {c1_ddr4_dm_dbi_n[0]}]
# {ta1_eb1_DDR4_DQ01_DM_DBI_N}
set_property PACKAGE_PIN A34 [get_ports {c1_ddr4_dm_dbi_n[1]}]
# {ta1_eb1_DDR4_DQ02_DM_DBI_N}
set_property PACKAGE_PIN A32 [get_ports {c1_ddr4_dm_dbi_n[2]}]
# {ta1_eb1_DDR4_DQ03_DM_DBI_N}
set_property PACKAGE_PIN G29 [get_ports {c1_ddr4_dm_dbi_n[3]}]
# {ta1_eb1_DDR4_DQ04_DM_DBI_N}
set_property PACKAGE_PIN H39 [get_ports {c1_ddr4_dm_dbi_n[4]}]
# {ta1_eb1_DDR4_DQ05_DM_DBI_N}
set_property PACKAGE_PIN P35 [get_ports {c1_ddr4_dm_dbi_n[5]}]
# {ta1_eb1_DDR4_DQ06_DM_DBI_N}
set_property PACKAGE_PIN G36 [get_ports {c1_ddr4_dm_dbi_n[6]}]
# {ta1_eb1_DDR4_DQ07_DM_DBI_N}
set_property PACKAGE_PIN G32 [get_ports {c1_ddr4_dm_dbi_n[7]}]
# {ta1_eb1_DDR4_DQ08_DM_DBI_N}
set_property PACKAGE_PIN D28 [get_ports {c1_ddr4_dm_dbi_n[8]}]
# {ta1_eb1_DDR4_DQ00_D0_DX00}
set_property PACKAGE_PIN E38 [get_ports {c1_ddr4_dq[0]}]
# {ta1_eb1_DDR4_DQ00_D1_DX01}
set_property PACKAGE_PIN D38 [get_ports {c1_ddr4_dq[1]}]
# {ta1_eb1_DDR4_DQ00_D2_DX02}
set_property PACKAGE_PIN A39 [get_ports {c1_ddr4_dq[2]}]
# {ta1_eb1_DDR4_DQ00_D3_DX03}
set_property PACKAGE_PIN A40 [get_ports {c1_ddr4_dq[3]}]
# {ta1_eb1_DDR4_DQ00_D4_DX04}
set_property PACKAGE_PIN C38 [get_ports {c1_ddr4_dq[4]}]
# {ta1_eb1_DDR4_DQ00_D5_DX05}
set_property PACKAGE_PIN C39 [get_ports {c1_ddr4_dq[5]}]
# {ta1_eb1_DDR4_DQ00_D6_DX06}
set_property PACKAGE_PIN E39 [get_ports {c1_ddr4_dq[6]}]
# {ta1_eb1_DDR4_DQ00_D7_DX07}
set_property PACKAGE_PIN E40 [get_ports {c1_ddr4_dq[7]}]
# {ta1_eb1_DDR4_DQ01_D0_DX08}
set_property PACKAGE_PIN C34 [get_ports {c1_ddr4_dq[8]}]
# {ta1_eb1_DDR4_DQ01_D1_DX09}
set_property PACKAGE_PIN B34 [get_ports {c1_ddr4_dq[9]}]
# {ta1_eb1_DDR4_DQ01_D2_DX10}
set_property PACKAGE_PIN B37 [get_ports {c1_ddr4_dq[10]}]
# {ta1_eb1_DDR4_DQ01_D3_DX11}
set_property PACKAGE_PIN A37 [get_ports {c1_ddr4_dq[11]}]
# {ta1_eb1_DDR4_DQ01_D4_DX12}
set_property PACKAGE_PIN D35 [get_ports {c1_ddr4_dq[12]}]
# {ta1_eb1_DDR4_DQ01_D5_DX13}
set_property PACKAGE_PIN D36 [get_ports {c1_ddr4_dq[13]}]
# {ta1_eb1_DDR4_DQ01_D6_DX14}
set_property PACKAGE_PIN C35 [get_ports {c1_ddr4_dq[14]}]
# {ta1_eb1_DDR4_DQ01_D7_DX15}
set_property PACKAGE_PIN C36 [get_ports {c1_ddr4_dq[15]}]
# {ta1_eb1_DDR4_DQ02_D0_DX16}
set_property PACKAGE_PIN F32 [get_ports {c1_ddr4_dq[16]}]
# {ta1_eb1_DDR4_DQ02_D1_DX17}
set_property PACKAGE_PIN E32 [get_ports {c1_ddr4_dq[17]}]
# {ta1_eb1_DDR4_DQ02_D2_DX18}
set_property PACKAGE_PIN D32 [get_ports {c1_ddr4_dq[18]}]
# {ta1_eb1_DDR4_DQ02_D3_DX19}
set_property PACKAGE_PIN D31 [get_ports {c1_ddr4_dq[19]}]
# {ta1_eb1_DDR4_DQ02_D4_DX20}
set_property PACKAGE_PIN C31 [get_ports {c1_ddr4_dq[20]}]
# {ta1_eb1_DDR4_DQ02_D5_DX21}
set_property PACKAGE_PIN B31 [get_ports {c1_ddr4_dq[21]}]
# {ta1_eb1_DDR4_DQ02_D6_DX22}
set_property PACKAGE_PIN D33 [get_ports {c1_ddr4_dq[22]}]
# {ta1_eb1_DDR4_DQ02_D7_DX23}
set_property PACKAGE_PIN C33 [get_ports {c1_ddr4_dq[23]}]
# {ta1_eb1_DDR4_DQ03_D0_DX24}
set_property PACKAGE_PIN H29 [get_ports {c1_ddr4_dq[24]}]
# {ta1_eb1_DDR4_DQ03_D1_DX25}
set_property PACKAGE_PIN H28 [get_ports {c1_ddr4_dq[25]}]
# {ta1_eb1_DDR4_DQ03_D2_DX26}
set_property PACKAGE_PIN E28 [get_ports {c1_ddr4_dq[26]}]
# {ta1_eb1_DDR4_DQ03_D3_DX27}
set_property PACKAGE_PIN E27 [get_ports {c1_ddr4_dq[27]}]
# {ta1_eb1_DDR4_DQ03_D4_DX28}
set_property PACKAGE_PIN J28 [get_ports {c1_ddr4_dq[28]}]
# {ta1_eb1_DDR4_DQ03_D5_DX29}
set_property PACKAGE_PIN J27 [get_ports {c1_ddr4_dq[29]}]
# {ta1_eb1_DDR4_DQ03_D6_DX30}
set_property PACKAGE_PIN G27 [get_ports {c1_ddr4_dq[30]}]
# {ta1_eb1_DDR4_DQ03_D7_DX31}
set_property PACKAGE_PIN F27 [get_ports {c1_ddr4_dq[31]}]
# {ta1_eb1_DDR4_DQ04_D0_DX32}
set_property PACKAGE_PIN J37 [get_ports {c1_ddr4_dq[32]}]
# {ta1_eb1_DDR4_DQ04_D1_DX33}
set_property PACKAGE_PIN J38 [get_ports {c1_ddr4_dq[33]}]
# {ta1_eb1_DDR4_DQ04_D2_DX34}
set_property PACKAGE_PIN K39 [get_ports {c1_ddr4_dq[34]}]
# {ta1_eb1_DDR4_DQ04_D3_DX35}
set_property PACKAGE_PIN K40 [get_ports {c1_ddr4_dq[35]}]
# {ta1_eb1_DDR4_DQ04_D4_DX36}
set_property PACKAGE_PIN H38 [get_ports {c1_ddr4_dq[36]}]
# {ta1_eb1_DDR4_DQ04_D5_DX37}
set_property PACKAGE_PIN G38 [get_ports {c1_ddr4_dq[37]}]
# {ta1_eb1_DDR4_DQ04_D6_DX38}
set_property PACKAGE_PIN G37 [get_ports {c1_ddr4_dq[38]}]
# {ta1_eb1_DDR4_DQ04_D7_DX39}
set_property PACKAGE_PIN F37 [get_ports {c1_ddr4_dq[39]}]
# {ta1_eb1_DDR4_DQ05_D0_DX40}
set_property PACKAGE_PIN N35 [get_ports {c1_ddr4_dq[40]}]
# {ta1_eb1_DDR4_DQ05_D1_DX41}
set_property PACKAGE_PIN N36 [get_ports {c1_ddr4_dq[41]}]
# {ta1_eb1_DDR4_DQ05_D2_DX42}
set_property PACKAGE_PIN M36 [get_ports {c1_ddr4_dq[42]}]
# {ta1_eb1_DDR4_DQ05_D3_DX43}
set_property PACKAGE_PIN L36 [get_ports {c1_ddr4_dq[43]}]
# {ta1_eb1_DDR4_DQ05_D4_DX44}
set_property PACKAGE_PIN N34 [get_ports {c1_ddr4_dq[44]}]
# {ta1_eb1_DDR4_DQ05_D5_DX45}
set_property PACKAGE_PIN M34 [get_ports {c1_ddr4_dq[45]}]
# {ta1_eb1_DDR4_DQ05_D6_DX46}
set_property PACKAGE_PIN L34 [get_ports {c1_ddr4_dq[46]}]
# {ta1_eb1_DDR4_DQ05_D7_DX47}
set_property PACKAGE_PIN L35 [get_ports {c1_ddr4_dq[47]}]
# {ta1_eb1_DDR4_DQ06_D0_DX48}
set_property PACKAGE_PIN H34 [get_ports {c1_ddr4_dq[48]}]
# {ta1_eb1_DDR4_DQ06_D1_DX49}
set_property PACKAGE_PIN G34 [get_ports {c1_ddr4_dq[49]}]
# {ta1_eb1_DDR4_DQ06_D2_DX50}
set_property PACKAGE_PIN J35 [get_ports {c1_ddr4_dq[50]}]
# {ta1_eb1_DDR4_DQ06_D3_DX51}
set_property PACKAGE_PIN J36 [get_ports {c1_ddr4_dq[51]}]
# {ta1_eb1_DDR4_DQ06_D4_DX52}
set_property PACKAGE_PIN F35 [get_ports {c1_ddr4_dq[52]}]
# {ta1_eb1_DDR4_DQ06_D5_DX53}
set_property PACKAGE_PIN E35 [get_ports {c1_ddr4_dq[53]}]
# {ta1_eb1_DDR4_DQ06_D6_DX54}
set_property PACKAGE_PIN H35 [get_ports {c1_ddr4_dq[54]}]
# {ta1_eb1_DDR4_DQ06_D7_DX55}
set_property PACKAGE_PIN H36 [get_ports {c1_ddr4_dq[55]}]
# {ta1_eb1_DDR4_DQ07_D0_DX56}
set_property PACKAGE_PIN F31 [get_ports {c1_ddr4_dq[56]}]
# {ta1_eb1_DDR4_DQ07_D1_DX57}
set_property PACKAGE_PIN F30 [get_ports {c1_ddr4_dq[57]}]
# {ta1_eb1_DDR4_DQ07_D2_DX58}
set_property PACKAGE_PIN J31 [get_ports {c1_ddr4_dq[58]}]
# {ta1_eb1_DDR4_DQ07_D3_DX59}
set_property PACKAGE_PIN H31 [get_ports {c1_ddr4_dq[59]}]
# {ta1_eb1_DDR4_DQ07_D4_DX60}
set_property PACKAGE_PIN J33 [get_ports {c1_ddr4_dq[60]}]
# {ta1_eb1_DDR4_DQ07_D5_DX61}
set_property PACKAGE_PIN J32 [get_ports {c1_ddr4_dq[61]}]
# {ta1_eb1_DDR4_DQ07_D6_DX62}
set_property PACKAGE_PIN H33 [get_ports {c1_ddr4_dq[62]}]
# {ta1_eb1_DDR4_DQ07_D7_DX63}
set_property PACKAGE_PIN G33 [get_ports {c1_ddr4_dq[63]}]
# {ta1_eb1_DDR4_DQ08_D0_DX64}
set_property PACKAGE_PIN C30 [get_ports {c1_ddr4_dq[64]}]
# {ta1_eb1_DDR4_DQ08_D1_DX65}
set_property PACKAGE_PIN C29 [get_ports {c1_ddr4_dq[65]}]
# {ta1_eb1_DDR4_DQ08_D2_DX66}
set_property PACKAGE_PIN E30 [get_ports {c1_ddr4_dq[66]}]
# {ta1_eb1_DDR4_DQ08_D3_DX67}
set_property PACKAGE_PIN D30 [get_ports {c1_ddr4_dq[67]}]
# {ta1_eb1_DDR4_DQ08_D4_DX68}
set_property PACKAGE_PIN B29 [get_ports {c1_ddr4_dq[68]}]
# {ta1_eb1_DDR4_DQ08_D5_DX69}
set_property PACKAGE_PIN B28 [get_ports {c1_ddr4_dq[69]}]
# {ta1_eb1_DDR4_DQ08_D6_DX70}
set_property PACKAGE_PIN B27 [get_ports {c1_ddr4_dq[70]}]
# {ta1_eb1_DDR4_DQ08_D7_DX71}
set_property PACKAGE_PIN A27 [get_ports {c1_ddr4_dq[71]}]
# {ta1_eb1_DDR4_DQ00_DQS_C}
set_property PACKAGE_PIN B39 [get_ports {c1_ddr4_dqs_c[0]}]
# {ta1_eb1_DDR4_DQ01_DQS_C}
set_property PACKAGE_PIN A36 [get_ports {c1_ddr4_dqs_c[1]}]
# {ta1_eb1_DDR4_DQ02_DQS_C}
set_property PACKAGE_PIN B32 [get_ports {c1_ddr4_dqs_c[2]}]
# {ta1_eb1_DDR4_DQ03_DQS_C}
set_property PACKAGE_PIN E29 [get_ports {c1_ddr4_dqs_c[3]}]
# {ta1_eb1_DDR4_DQ04_DQS_C}
set_property PACKAGE_PIN H40 [get_ports {c1_ddr4_dqs_c[4]}]
# {ta1_eb1_DDR4_DQ05_DQS_C}
set_property PACKAGE_PIN K35 [get_ports {c1_ddr4_dqs_c[5]}]
# {ta1_eb1_DDR4_DQ06_DQS_C}
set_property PACKAGE_PIN E34 [get_ports {c1_ddr4_dqs_c[6]}]
# {ta1_eb1_DDR4_DQ07_DQS_C}
set_property PACKAGE_PIN H30 [get_ports {c1_ddr4_dqs_c[7]}]
# {ta1_eb1_DDR4_DQ08_DQS_C}
set_property PACKAGE_PIN A29 [get_ports {c1_ddr4_dqs_c[8]}]
# {ta1_eb1_DDR4_DQ00_DQS_T}
set_property PACKAGE_PIN B38 [get_ports {c1_ddr4_dqs_t[0]}]
# {ta1_eb1_DDR4_DQ01_DQS_T}
set_property PACKAGE_PIN B36 [get_ports {c1_ddr4_dqs_t[1]}]
# {ta1_eb1_DDR4_DQ02_DQS_T}
set_property PACKAGE_PIN B33 [get_ports {c1_ddr4_dqs_t[2]}]
# {ta1_eb1_DDR4_DQ03_DQS_T}
set_property PACKAGE_PIN F29 [get_ports {c1_ddr4_dqs_t[3]}]
# {ta1_eb1_DDR4_DQ04_DQS_T}
set_property PACKAGE_PIN J40 [get_ports {c1_ddr4_dqs_t[4]}]
# {ta1_eb1_DDR4_DQ05_DQS_T}
set_property PACKAGE_PIN K34 [get_ports {c1_ddr4_dqs_t[5]}]
# {ta1_eb1_DDR4_DQ06_DQS_T}
set_property PACKAGE_PIN F34 [get_ports {c1_ddr4_dqs_t[6]}]
# {ta1_eb1_DDR4_DQ07_DQS_T}
set_property PACKAGE_PIN J30 [get_ports {c1_ddr4_dqs_t[7]}]
# {ta1_eb1_DDR4_DQ08_DQS_T}
set_property PACKAGE_PIN A30 [get_ports {c1_ddr4_dqs_t[8]}]
# {ta1_eb1_DDR4_ODT}
set_property PACKAGE_PIN T37 [get_ports {c1_ddr4_odt[0]}]
# {ta1_eb1_DDR4_C2_ODT1}
set_property PACKAGE_PIN V36 [get_ports {c1_ddr4_odt[1]}]
# {ta1_eb1_DDR4_RESET_N}
set_property PACKAGE_PIN R34 [get_ports {c1_ddr4_reset_n}]

#-----------------------------------------------------------
#              MIG-TA2                                     -
#-----------------------------------------------------------

# {ta2_eb1_CLK_IN_P}
set_property PACKAGE_PIN F56 [get_ports {c2_sys_clk_p}]
# {ta2_eb1_CLK_IN_N}
set_property PACKAGE_PIN F57 [get_ports {c2_sys_clk_n}]
# {ta2_eb1_DDR4_ACT_N}
set_property PACKAGE_PIN C54 [get_ports {c2_ddr4_act_n}]
# {ta2_eb1_DDR4_A0}
set_property PACKAGE_PIN C58 [get_ports {c2_ddr4_adr[0]}]
# {ta2_eb1_DDR4_A1}
set_property PACKAGE_PIN C59 [get_ports {c2_ddr4_adr[1]}]
# {ta2_eb1_DDR4_A2}
set_property PACKAGE_PIN D57 [get_ports {c2_ddr4_adr[2]}]
# {ta2_eb1_DDR4_A3}
set_property PACKAGE_PIN D58 [get_ports {c2_ddr4_adr[3]}]
# {ta2_eb1_DDR4_A4}
set_property PACKAGE_PIN B59 [get_ports {c2_ddr4_adr[4]}]
# {ta2_eb1_DDR4_A5}
set_property PACKAGE_PIN A59 [get_ports {c2_ddr4_adr[5]}]
# {ta2_eb1_DDR4_A6}
set_property PACKAGE_PIN B57 [get_ports {c2_ddr4_adr[6]}]
# {ta2_eb1_DDR4_A7}
set_property PACKAGE_PIN B58 [get_ports {c2_ddr4_adr[7]}]
# {ta2_eb1_DDR4_A8}
set_property PACKAGE_PIN D56 [get_ports {c2_ddr4_adr[8]}]
# {ta2_eb1_DDR4_A9}
set_property PACKAGE_PIN C56 [get_ports {c2_ddr4_adr[9]}]
# {ta2_eb1_DDR4_A10_AP}
set_property PACKAGE_PIN G57 [get_ports {c2_ddr4_adr[10]}]
# {ta2_eb1_DDR4_A11}
set_property PACKAGE_PIN G58 [get_ports {c2_ddr4_adr[11]}]
# {ta2_eb1_DDR4_A12_BC_N}
set_property PACKAGE_PIN J58 [get_ports {c2_ddr4_adr[12]}]
# {ta2_eb1_DDR4_A13}
set_property PACKAGE_PIN H58 [get_ports {c2_ddr4_adr[13]}]
# {ta2_eb1_DDR4_A14_WE_N}
set_property PACKAGE_PIN H56 [get_ports {c2_ddr4_adr[14]}]
# {ta2_eb1_DDR4_A15_CAS_N}
set_property PACKAGE_PIN G56 [get_ports {c2_ddr4_adr[15]}]
# {ta2_eb1_DDR4_A16_RAS_N}
set_property PACKAGE_PIN J56 [get_ports {c2_ddr4_adr[16]}]
# {ta2_eb1_DDR4_BA0}
set_property PACKAGE_PIN J57 [get_ports {c2_ddr4_ba[0]}]
# {ta2_eb1_DDR4_BA1}
set_property PACKAGE_PIN E57 [get_ports {c2_ddr4_ba[1]}]
# {ta2_eb1_DDR4_BG0}
set_property PACKAGE_PIN E58 [get_ports {c2_ddr4_bg[0]}]
# {ta2_eb1_DDR4_BG1}
set_property PACKAGE_PIN B54 [get_ports {c2_ddr4_bg[1]}]
# {ta2_eb1_DDR4_CK_C}
set_property PACKAGE_PIN A56 [get_ports {c2_ddr4_ck_c[0]}]
# {ta2_eb1_DDR4_CK_T}
set_property PACKAGE_PIN B56 [get_ports {c2_ddr4_ck_t[0]}]
# {ta2_eb1_DDR4_CKE}
set_property PACKAGE_PIN E59 [get_ports {c2_ddr4_cke[0]}]
# {ta2_eb1_DDR4_C0_CKE1}
set_property PACKAGE_PIN B52 [get_ports {c2_ddr4_cke[1]}]
# {ta2_eb1_DDR4_CS_N}
set_property PACKAGE_PIN E53 [get_ports {c2_ddr4_cs_n[0]}]
# {ta2_eb1_DDR4_C1_CS1}
set_property PACKAGE_PIN D55 [get_ports {c2_ddr4_cs_n[1]}]
# {ta2_eb1_DDR4_DQ00_DM_DBI_N}
set_property PACKAGE_PIN T59 [get_ports {c2_ddr4_dm_dbi_n[0]}]
# {ta2_eb1_DDR4_DQ01_DM_DBI_N}
set_property PACKAGE_PIN N59 [get_ports {c2_ddr4_dm_dbi_n[1]}]
# {ta2_eb1_DDR4_DQ02_DM_DBI_N}
set_property PACKAGE_PIN R47 [get_ports {c2_ddr4_dm_dbi_n[2]}]
# {ta2_eb1_DDR4_DQ03_DM_DBI_N}
set_property PACKAGE_PIN J50 [get_ports {c2_ddr4_dm_dbi_n[3]}]
# {ta2_eb1_DDR4_DQ04_DM_DBI_N}
set_property PACKAGE_PIN G59 [get_ports {c2_ddr4_dm_dbi_n[4]}]
# {ta2_eb1_DDR4_DQ05_DM_DBI_N}
set_property PACKAGE_PIN F54 [get_ports {c2_ddr4_dm_dbi_n[5]}]
# {ta2_eb1_DDR4_DQ06_DM_DBI_N}
set_property PACKAGE_PIN J60 [get_ports {c2_ddr4_dm_dbi_n[6]}]
# {ta2_eb1_DDR4_DQ07_DM_DBI_N}
set_property PACKAGE_PIN M48 [get_ports {c2_ddr4_dm_dbi_n[7]}]
# {ta2_eb1_DDR4_DQ08_DM_DBI_N}
set_property PACKAGE_PIN V49 [get_ports {c2_ddr4_dm_dbi_n[8]}]
# {ta2_eb1_DDR4_DQ00_D0_DX00}
set_property PACKAGE_PIN T60 [get_ports {c2_ddr4_dq[0]}]
# {ta2_eb1_DDR4_DQ00_D1_DX01}
set_property PACKAGE_PIN R60 [get_ports {c2_ddr4_dq[1]}]
# {ta2_eb1_DDR4_DQ00_D2_DX02}
set_property PACKAGE_PIN T61 [get_ports {c2_ddr4_dq[2]}]
# {ta2_eb1_DDR4_DQ00_D3_DX03}
set_property PACKAGE_PIN T62 [get_ports {c2_ddr4_dq[3]}]
# {ta2_eb1_DDR4_DQ00_D4_DX04}
set_property PACKAGE_PIN P63 [get_ports {c2_ddr4_dq[4]}]
# {ta2_eb1_DDR4_DQ00_D5_DX05}
set_property PACKAGE_PIN N63 [get_ports {c2_ddr4_dq[5]}]
# {ta2_eb1_DDR4_DQ00_D6_DX06}
set_property PACKAGE_PIN P60 [get_ports {c2_ddr4_dq[6]}]
# {ta2_eb1_DDR4_DQ00_D7_DX07}
set_property PACKAGE_PIN P61 [get_ports {c2_ddr4_dq[7]}]
# {ta2_eb1_DDR4_DQ01_D0_DX08}
set_property PACKAGE_PIN N60 [get_ports {c2_ddr4_dq[8]}]
# {ta2_eb1_DDR4_DQ01_D1_DX09}
set_property PACKAGE_PIN N61 [get_ports {c2_ddr4_dq[9]}]
# {ta2_eb1_DDR4_DQ01_D2_DX10}
set_property PACKAGE_PIN M62 [get_ports {c2_ddr4_dq[10]}]
# {ta2_eb1_DDR4_DQ01_D3_DX11}
set_property PACKAGE_PIN M63 [get_ports {c2_ddr4_dq[11]}]
# {ta2_eb1_DDR4_DQ01_D4_DX12}
set_property PACKAGE_PIN L59 [get_ports {c2_ddr4_dq[12]}]
# {ta2_eb1_DDR4_DQ01_D5_DX13}
set_property PACKAGE_PIN L60 [get_ports {c2_ddr4_dq[13]}]
# {ta2_eb1_DDR4_DQ01_D6_DX14}
set_property PACKAGE_PIN K59 [get_ports {c2_ddr4_dq[14]}]
# {ta2_eb1_DDR4_DQ01_D7_DX15}
set_property PACKAGE_PIN K60 [get_ports {c2_ddr4_dq[15]}]
# {ta2_eb1_DDR4_DQ02_D0_DX16}
set_property PACKAGE_PIN N48 [get_ports {c2_ddr4_dq[16]}]
# {ta2_eb1_DDR4_DQ02_D1_DX17}
set_property PACKAGE_PIN N49 [get_ports {c2_ddr4_dq[17]}]
# {ta2_eb1_DDR4_DQ02_D2_DX18}
set_property PACKAGE_PIN P47 [get_ports {c2_ddr4_dq[18]}]
# {ta2_eb1_DDR4_DQ02_D3_DX19}
set_property PACKAGE_PIN P48 [get_ports {c2_ddr4_dq[19]}]
# {ta2_eb1_DDR4_DQ02_D4_DX20}
set_property PACKAGE_PIN P46 [get_ports {c2_ddr4_dq[20]}]
# {ta2_eb1_DDR4_DQ02_D5_DX21}
set_property PACKAGE_PIN N46 [get_ports {c2_ddr4_dq[21]}]
# {ta2_eb1_DDR4_DQ02_D6_DX22}
set_property PACKAGE_PIN R49 [get_ports {c2_ddr4_dq[22]}]
# {ta2_eb1_DDR4_DQ02_D7_DX23}
set_property PACKAGE_PIN R50 [get_ports {c2_ddr4_dq[23]}]
# {ta2_eb1_DDR4_DQ03_D0_DX24}
set_property PACKAGE_PIN H51 [get_ports {c2_ddr4_dq[24]}]
# {ta2_eb1_DDR4_DQ03_D1_DX25}
set_property PACKAGE_PIN G51 [get_ports {c2_ddr4_dq[25]}]
# {ta2_eb1_DDR4_DQ03_D2_DX26}
set_property PACKAGE_PIN G46 [get_ports {c2_ddr4_dq[26]}]
# {ta2_eb1_DDR4_DQ03_D3_DX27}
set_property PACKAGE_PIN G47 [get_ports {c2_ddr4_dq[27]}]
# {ta2_eb1_DDR4_DQ03_D4_DX28}
set_property PACKAGE_PIN J47 [get_ports {c2_ddr4_dq[28]}]
# {ta2_eb1_DDR4_DQ03_D5_DX29}
set_property PACKAGE_PIN J48 [get_ports {c2_ddr4_dq[29]}]
# {ta2_eb1_DDR4_DQ03_D6_DX30}
set_property PACKAGE_PIN H49 [get_ports {c2_ddr4_dq[30]}]
# {ta2_eb1_DDR4_DQ03_D7_DX31}
set_property PACKAGE_PIN G49 [get_ports {c2_ddr4_dq[31]}]
# {ta2_eb1_DDR4_DQ04_D0_DX32}
set_property PACKAGE_PIN F61 [get_ports {c2_ddr4_dq[32]}]
# {ta2_eb1_DDR4_DQ04_D1_DX33}
set_property PACKAGE_PIN F62 [get_ports {c2_ddr4_dq[33]}]
# {ta2_eb1_DDR4_DQ04_D2_DX34}
set_property PACKAGE_PIN C60 [get_ports {c2_ddr4_dq[34]}]
# {ta2_eb1_DDR4_DQ04_D3_DX35}
set_property PACKAGE_PIN C61 [get_ports {c2_ddr4_dq[35]}]
# {ta2_eb1_DDR4_DQ04_D4_DX36}
set_property PACKAGE_PIN F60 [get_ports {c2_ddr4_dq[36]}]
# {ta2_eb1_DDR4_DQ04_D5_DX37}
set_property PACKAGE_PIN E60 [get_ports {c2_ddr4_dq[37]}]
# {ta2_eb1_DDR4_DQ04_D6_DX38}
set_property PACKAGE_PIN E62 [get_ports {c2_ddr4_dq[38]}]
# {ta2_eb1_DDR4_DQ04_D7_DX39}
set_property PACKAGE_PIN D62 [get_ports {c2_ddr4_dq[39]}]
# {ta2_eb1_DDR4_DQ05_D0_DX40}
set_property PACKAGE_PIN F55 [get_ports {c2_ddr4_dq[40]}]
# {ta2_eb1_DDR4_DQ05_D1_DX41}
set_property PACKAGE_PIN E55 [get_ports {c2_ddr4_dq[41]}]
# {ta2_eb1_DDR4_DQ05_D2_DX42}
set_property PACKAGE_PIN H53 [get_ports {c2_ddr4_dq[42]}]
# {ta2_eb1_DDR4_DQ05_D3_DX43}
set_property PACKAGE_PIN G53 [get_ports {c2_ddr4_dq[43]}]
# {ta2_eb1_DDR4_DQ05_D4_DX44}
set_property PACKAGE_PIN G52 [get_ports {c2_ddr4_dq[44]}]
# {ta2_eb1_DDR4_DQ05_D5_DX45}
set_property PACKAGE_PIN F52 [get_ports {c2_ddr4_dq[45]}]
# {ta2_eb1_DDR4_DQ05_D6_DX46}
set_property PACKAGE_PIN H54 [get_ports {c2_ddr4_dq[46]}]
# {ta2_eb1_DDR4_DQ05_D7_DX47}
set_property PACKAGE_PIN G54 [get_ports {c2_ddr4_dq[47]}]
# {ta2_eb1_DDR4_DQ06_D0_DX48}
set_property PACKAGE_PIN G61 [get_ports {c2_ddr4_dq[48]}]
# {ta2_eb1_DDR4_DQ06_D1_DX49}
set_property PACKAGE_PIN G62 [get_ports {c2_ddr4_dq[49]}]
# {ta2_eb1_DDR4_DQ06_D2_DX50}
set_property PACKAGE_PIN J62 [get_ports {c2_ddr4_dq[50]}]
# {ta2_eb1_DDR4_DQ06_D3_DX51}
set_property PACKAGE_PIN J63 [get_ports {c2_ddr4_dq[51]}]
# {ta2_eb1_DDR4_DQ06_D4_DX52}
set_property PACKAGE_PIN H60 [get_ports {c2_ddr4_dq[52]}]
# {ta2_eb1_DDR4_DQ06_D5_DX53}
set_property PACKAGE_PIN H61 [get_ports {c2_ddr4_dq[53]}]
# {ta2_eb1_DDR4_DQ06_D6_DX54}
set_property PACKAGE_PIN K62 [get_ports {c2_ddr4_dq[54]}]
# {ta2_eb1_DDR4_DQ06_D7_DX55}
set_property PACKAGE_PIN K63 [get_ports {c2_ddr4_dq[55]}]
# {ta2_eb1_DDR4_DQ07_D0_DX56}
set_property PACKAGE_PIN L49 [get_ports {c2_ddr4_dq[56]}]
# {ta2_eb1_DDR4_DQ07_D1_DX57}
set_property PACKAGE_PIN L50 [get_ports {c2_ddr4_dq[57]}]
# {ta2_eb1_DDR4_DQ07_D2_DX58}
set_property PACKAGE_PIN K49 [get_ports {c2_ddr4_dq[58]}]
# {ta2_eb1_DDR4_DQ07_D3_DX59}
set_property PACKAGE_PIN K50 [get_ports {c2_ddr4_dq[59]}]
# {ta2_eb1_DDR4_DQ07_D4_DX60}
set_property PACKAGE_PIN M46 [get_ports {c2_ddr4_dq[60]}]
# {ta2_eb1_DDR4_DQ07_D5_DX61}
set_property PACKAGE_PIN M47 [get_ports {c2_ddr4_dq[61]}]
# {ta2_eb1_DDR4_DQ07_D6_DX62}
set_property PACKAGE_PIN K47 [get_ports {c2_ddr4_dq[62]}]
# {ta2_eb1_DDR4_DQ07_D7_DX63}
set_property PACKAGE_PIN K48 [get_ports {c2_ddr4_dq[63]}]
# {ta2_eb1_DDR4_DQ08_D0_DX64}
set_property PACKAGE_PIN V48 [get_ports {c2_ddr4_dq[64]}]
# {ta2_eb1_DDR4_DQ08_D1_DX65}
set_property PACKAGE_PIN U48 [get_ports {c2_ddr4_dq[65]}]
# {ta2_eb1_DDR4_DQ08_D2_DX66}
set_property PACKAGE_PIN V46 [get_ports {c2_ddr4_dq[66]}]
# {ta2_eb1_DDR4_DQ08_D3_DX67}
set_property PACKAGE_PIN U46 [get_ports {c2_ddr4_dq[67]}]
# {ta2_eb1_DDR4_DQ08_D4_DX68}
set_property PACKAGE_PIN U47 [get_ports {c2_ddr4_dq[68]}]
# {ta2_eb1_DDR4_DQ08_D5_DX69}
set_property PACKAGE_PIN T47 [get_ports {c2_ddr4_dq[69]}]
# {ta2_eb1_DDR4_DQ08_D6_DX70}
set_property PACKAGE_PIN W50 [get_ports {c2_ddr4_dq[70]}]
# {ta2_eb1_DDR4_DQ08_D7_DX71}
set_property PACKAGE_PIN V50 [get_ports {c2_ddr4_dq[71]}]
# {ta2_eb1_DDR4_DQ00_DQS_C}
set_property PACKAGE_PIN R63 [get_ports {c2_ddr4_dqs_c[0]}]
# {ta2_eb1_DDR4_DQ01_DQS_C}
set_property PACKAGE_PIN L62 [get_ports {c2_ddr4_dqs_c[1]}]
# {ta2_eb1_DDR4_DQ02_DQS_C}
set_property PACKAGE_PIN N50 [get_ports {c2_ddr4_dqs_c[2]}]
# {ta2_eb1_DDR4_DQ03_DQS_C}
set_property PACKAGE_PIN G48 [get_ports {c2_ddr4_dqs_c[3]}]
# {ta2_eb1_DDR4_DQ04_DQS_C}
set_property PACKAGE_PIN D61 [get_ports {c2_ddr4_dqs_c[4]}]
# {ta2_eb1_DDR4_DQ05_DQS_C}
set_property PACKAGE_PIN H55 [get_ports {c2_ddr4_dqs_c[5]}]
# {ta2_eb1_DDR4_DQ06_DQS_C}
set_property PACKAGE_PIN G63 [get_ports {c2_ddr4_dqs_c[6]}]
# {ta2_eb1_DDR4_DQ07_DQS_C}
set_property PACKAGE_PIN L47 [get_ports {c2_ddr4_dqs_c[7]}]
# {ta2_eb1_DDR4_DQ08_DQS_C}
set_property PACKAGE_PIN W48 [get_ports {c2_ddr4_dqs_c[8]}]
# {ta2_eb1_DDR4_DQ00_DQS_T}
set_property PACKAGE_PIN R62 [get_ports {c2_ddr4_dqs_t[0]}]
# {ta2_eb1_DDR4_DQ01_DQS_T}
set_property PACKAGE_PIN L61 [get_ports {c2_ddr4_dqs_t[1]}]
# {ta2_eb1_DDR4_DQ02_DQS_T}
set_property PACKAGE_PIN P50 [get_ports {c2_ddr4_dqs_t[2]}]
# {ta2_eb1_DDR4_DQ03_DQS_T}
set_property PACKAGE_PIN H48 [get_ports {c2_ddr4_dqs_t[3]}]
# {ta2_eb1_DDR4_DQ04_DQS_T}
set_property PACKAGE_PIN D60 [get_ports {c2_ddr4_dqs_t[4]}]
# {ta2_eb1_DDR4_DQ05_DQS_T}
set_property PACKAGE_PIN J55 [get_ports {c2_ddr4_dqs_t[5]}]
# {ta2_eb1_DDR4_DQ06_DQS_T}
set_property PACKAGE_PIN H63 [get_ports {c2_ddr4_dqs_t[6]}]
# {ta2_eb1_DDR4_DQ07_DQS_T}
set_property PACKAGE_PIN L46 [get_ports {c2_ddr4_dqs_t[7]}]
# {ta2_eb1_DDR4_DQ08_DQS_T}
set_property PACKAGE_PIN W47 [get_ports {c2_ddr4_dqs_t[8]}]
# {ta2_eb1_DDR4_ODT}
set_property PACKAGE_PIN E52 [get_ports {c2_ddr4_odt[0]}]
# {ta2_eb1_DDR4_C2_ODT1}
set_property PACKAGE_PIN C55 [get_ports {c2_ddr4_odt[1]}]
# {ta2_eb1_DDR4_RESET_N}
set_property PACKAGE_PIN B53 [get_ports {c2_ddr4_reset_n}]

#-----------------------------------------------------------
#              MIG-TB0                                    -
#-----------------------------------------------------------

# {tb0_eb1_CLK_IN_P}
set_property PACKAGE_PIN BP16 [get_ports {c3_sys_clk_p}]
# {tb0_eb1_CLK_IN_N}
set_property PACKAGE_PIN BP15 [get_ports {c3_sys_clk_n}]
# {tb0_eb1_DDR4_ACT_N}
set_property PACKAGE_PIN BJ16 [get_ports {c3_ddr4_act_n}]
# {tb0_eb1_DDR4_A0}
set_property PACKAGE_PIN BV16 [get_ports {c3_ddr4_adr[0]}]
# {tb0_eb1_DDR4_A1}
set_property PACKAGE_PIN BV15 [get_ports {c3_ddr4_adr[1]}]
# {tb0_eb1_DDR4_A2}
set_property PACKAGE_PIN BU18 [get_ports {c3_ddr4_adr[2]}]
# {tb0_eb1_DDR4_A3}
set_property PACKAGE_PIN BV18 [get_ports {c3_ddr4_adr[3]}]
# {tb0_eb1_DDR4_A4}
set_property PACKAGE_PIN BV14 [get_ports {c3_ddr4_adr[4]}]
# {tb0_eb1_DDR4_A5}
set_property PACKAGE_PIN BV13 [get_ports {c3_ddr4_adr[5]}]
# {tb0_eb1_DDR4_A6}
set_property PACKAGE_PIN BU14 [get_ports {c3_ddr4_adr[6]}]
# {tb0_eb1_DDR4_A7}
set_property PACKAGE_PIN BU13 [get_ports {c3_ddr4_adr[7]}]
# {tb0_eb1_DDR4_A8}
set_property PACKAGE_PIN BT16 [get_ports {c3_ddr4_adr[8]}]
# {tb0_eb1_DDR4_A9}
set_property PACKAGE_PIN BU16 [get_ports {c3_ddr4_adr[9]}]
# {tb0_eb1_DDR4_A10_AP}
set_property PACKAGE_PIN BP13 [get_ports {c3_ddr4_adr[10]}]
# {tb0_eb1_DDR4_A11}
set_property PACKAGE_PIN BR13 [get_ports {c3_ddr4_adr[11]}]
# {tb0_eb1_DDR4_A12_BC_N}
set_property PACKAGE_PIN BN18 [get_ports {c3_ddr4_adr[12]}]
# {tb0_eb1_DDR4_A13}
set_property PACKAGE_PIN BP18 [get_ports {c3_ddr4_adr[13]}]
# {tb0_eb1_DDR4_A14_WE_N}
set_property PACKAGE_PIN BT15 [get_ports {c3_ddr4_adr[14]}]
# {tb0_eb1_DDR4_A15_CAS_N}
set_property PACKAGE_PIN BT14 [get_ports {c3_ddr4_adr[15]}]
# {tb0_eb1_DDR4_A16_RAS_N}
set_property PACKAGE_PIN BP17 [get_ports {c3_ddr4_adr[16]}]
# {tb0_eb1_DDR4_BA0}
set_property PACKAGE_PIN BR17 [get_ports {c3_ddr4_ba[0]}]
# {tb0_eb1_DDR4_BA1}
set_property PACKAGE_PIN BR15 [get_ports {c3_ddr4_ba[1]}]
# {tb0_eb1_DDR4_BG0}
set_property PACKAGE_PIN BR14 [get_ports {c3_ddr4_bg[0]}]
# {tb0_eb1_DDR4_BG1}
set_property PACKAGE_PIN BJ18 [get_ports {c3_ddr4_bg[1]}]
# {tb0_eb1_DDR4_CK_C}
set_property PACKAGE_PIN BU17 [get_ports {c3_ddr4_ck_c[0]}]
# {tb0_eb1_DDR4_CK_T}
set_property PACKAGE_PIN BT17 [get_ports {c3_ddr4_ck_t[0]}]
# {tb0_eb1_DDR4_CKE}
set_property PACKAGE_PIN BR18 [get_ports {c3_ddr4_cke[0]}]
# {tb0_eb1_DDR4_C0_CKE1}
set_property PACKAGE_PIN BJ13 [get_ports {c3_ddr4_cke[1]}]
# {tb0_eb1_DDR4_CS_N}
set_property PACKAGE_PIN BM18 [get_ports {c3_ddr4_cs_n[0]}]
# {tb0_eb1_DDR4_C1_CS1}
set_property PACKAGE_PIN BK15 [get_ports {c3_ddr4_cs_n[1]}]
# {tb0_eb1_DDR4_DQ00_DM_DBI_N}
set_property PACKAGE_PIN CB11 [get_ports {c3_ddr4_dm_dbi_n[0]}]
# {tb0_eb1_DDR4_DQ01_DM_DBI_N}
set_property PACKAGE_PIN BW18 [get_ports {c3_ddr4_dm_dbi_n[1]}]
# {tb0_eb1_DDR4_DQ02_DM_DBI_N}
set_property PACKAGE_PIN BM19 [get_ports {c3_ddr4_dm_dbi_n[2]}]
# {tb0_eb1_DDR4_DQ03_DM_DBI_N}
set_property PACKAGE_PIN BE23 [get_ports {c3_ddr4_dm_dbi_n[3]}]
# {tb0_eb1_DDR4_DQ04_DM_DBI_N}
set_property PACKAGE_PIN BY23 [get_ports {c3_ddr4_dm_dbi_n[4]}]
# {tb0_eb1_DDR4_DQ05_DM_DBI_N}
set_property PACKAGE_PIN BN16 [get_ports {c3_ddr4_dm_dbi_n[5]}]
# {tb0_eb1_DDR4_DQ06_DM_DBI_N}
set_property PACKAGE_PIN CA17 [get_ports {c3_ddr4_dm_dbi_n[6]}]
# {tb0_eb1_DDR4_DQ07_DM_DBI_N}
set_property PACKAGE_PIN BH21 [get_ports {c3_ddr4_dm_dbi_n[7]}]
# {tb0_eb1_DDR4_DQ08_DM_DBI_N}
set_property PACKAGE_PIN BT22 [get_ports {c3_ddr4_dm_dbi_n[8]}]
# {tb0_eb1_DDR4_DQ00_D0_DX00}
set_property PACKAGE_PIN CA14 [get_ports {c3_ddr4_dq[0]}]
# {tb0_eb1_DDR4_DQ00_D1_DX01}
set_property PACKAGE_PIN CB14 [get_ports {c3_ddr4_dq[1]}]
# {tb0_eb1_DDR4_DQ00_D2_DX02}
set_property PACKAGE_PIN CA12 [get_ports {c3_ddr4_dq[2]}]
# {tb0_eb1_DDR4_DQ00_D3_DX03}
set_property PACKAGE_PIN CA11 [get_ports {c3_ddr4_dq[3]}]
# {tb0_eb1_DDR4_DQ00_D4_DX04}
set_property PACKAGE_PIN BW13 [get_ports {c3_ddr4_dq[4]}]
# {tb0_eb1_DDR4_DQ00_D5_DX05}
set_property PACKAGE_PIN BY13 [get_ports {c3_ddr4_dq[5]}]
# {tb0_eb1_DDR4_DQ00_D6_DX06}
set_property PACKAGE_PIN CB13 [get_ports {c3_ddr4_dq[6]}]
# {tb0_eb1_DDR4_DQ00_D7_DX07}
set_property PACKAGE_PIN CB12 [get_ports {c3_ddr4_dq[7]}]
# {tb0_eb1_DDR4_DQ01_D0_DX08}
set_property PACKAGE_PIN CC20 [get_ports {c3_ddr4_dq[8]}]
# {tb0_eb1_DDR4_DQ01_D1_DX09}
set_property PACKAGE_PIN CC19 [get_ports {c3_ddr4_dq[9]}]
# {tb0_eb1_DDR4_DQ01_D2_DX10}
set_property PACKAGE_PIN BW20 [get_ports {c3_ddr4_dq[10]}]
# {tb0_eb1_DDR4_DQ01_D3_DX11}
set_property PACKAGE_PIN BY20 [get_ports {c3_ddr4_dq[11]}]
# {tb0_eb1_DDR4_DQ01_D4_DX12}
set_property PACKAGE_PIN BY19 [get_ports {c3_ddr4_dq[12]}]
# {tb0_eb1_DDR4_DQ01_D5_DX13}
set_property PACKAGE_PIN CA19 [get_ports {c3_ddr4_dq[13]}]
# {tb0_eb1_DDR4_DQ01_D6_DX14}
set_property PACKAGE_PIN CB19 [get_ports {c3_ddr4_dq[14]}]
# {tb0_eb1_DDR4_DQ01_D7_DX15}
set_property PACKAGE_PIN CB18 [get_ports {c3_ddr4_dq[15]}]
# {tb0_eb1_DDR4_DQ02_D0_DX16}
set_property PACKAGE_PIN BL21 [get_ports {c3_ddr4_dq[16]}]
# {tb0_eb1_DDR4_DQ02_D1_DX17}
set_property PACKAGE_PIN BM21 [get_ports {c3_ddr4_dq[17]}]
# {tb0_eb1_DDR4_DQ02_D2_DX18}
set_property PACKAGE_PIN BL22 [get_ports {c3_ddr4_dq[18]}]
# {tb0_eb1_DDR4_DQ02_D3_DX19}
set_property PACKAGE_PIN BM22 [get_ports {c3_ddr4_dq[19]}]
# {tb0_eb1_DDR4_DQ02_D4_DX20}
set_property PACKAGE_PIN BL20 [get_ports {c3_ddr4_dq[20]}]
# {tb0_eb1_DDR4_DQ02_D5_DX21}
set_property PACKAGE_PIN BL19 [get_ports {c3_ddr4_dq[21]}]
# {tb0_eb1_DDR4_DQ02_D6_DX22}
set_property PACKAGE_PIN BN23 [get_ports {c3_ddr4_dq[22]}]
# {tb0_eb1_DDR4_DQ02_D7_DX23}
set_property PACKAGE_PIN BP23 [get_ports {c3_ddr4_dq[23]}]
# {tb0_eb1_DDR4_DQ03_D0_DX24}
set_property PACKAGE_PIN BG22 [get_ports {c3_ddr4_dq[24]}]
# {tb0_eb1_DDR4_DQ03_D1_DX25}
set_property PACKAGE_PIN BG21 [get_ports {c3_ddr4_dq[25]}]
# {tb0_eb1_DDR4_DQ03_D2_DX26}
set_property PACKAGE_PIN BF22 [get_ports {c3_ddr4_dq[26]}]
# {tb0_eb1_DDR4_DQ03_D3_DX27}
set_property PACKAGE_PIN BF21 [get_ports {c3_ddr4_dq[27]}]
# {tb0_eb1_DDR4_DQ03_D4_DX28}
set_property PACKAGE_PIN BG24 [get_ports {c3_ddr4_dq[28]}]
# {tb0_eb1_DDR4_DQ03_D5_DX29}
set_property PACKAGE_PIN BH24 [get_ports {c3_ddr4_dq[29]}]
# {tb0_eb1_DDR4_DQ03_D6_DX30}
set_property PACKAGE_PIN BE24 [get_ports {c3_ddr4_dq[30]}]
# {tb0_eb1_DDR4_DQ03_D7_DX31}
set_property PACKAGE_PIN BF24 [get_ports {c3_ddr4_dq[31]}]
# {tb0_eb1_DDR4_DQ04_D0_DX32}
set_property PACKAGE_PIN CA22 [get_ports {c3_ddr4_dq[32]}]
# {tb0_eb1_DDR4_DQ04_D1_DX33}
set_property PACKAGE_PIN CA21 [get_ports {c3_ddr4_dq[33]}]
# {tb0_eb1_DDR4_DQ04_D2_DX34}
set_property PACKAGE_PIN BV21 [get_ports {c3_ddr4_dq[34]}]
# {tb0_eb1_DDR4_DQ04_D3_DX35}
set_property PACKAGE_PIN BW21 [get_ports {c3_ddr4_dq[35]}]
# {tb0_eb1_DDR4_DQ04_D4_DX36}
set_property PACKAGE_PIN CB23 [get_ports {c3_ddr4_dq[36]}]
# {tb0_eb1_DDR4_DQ04_D5_DX37}
set_property PACKAGE_PIN CC23 [get_ports {c3_ddr4_dq[37]}]
# {tb0_eb1_DDR4_DQ04_D6_DX38}
set_property PACKAGE_PIN BW23 [get_ports {c3_ddr4_dq[38]}]
# {tb0_eb1_DDR4_DQ04_D7_DX39}
set_property PACKAGE_PIN BW22 [get_ports {c3_ddr4_dq[39]}]
# {tb0_eb1_DDR4_DQ05_D0_DX40}
set_property PACKAGE_PIN BL16 [get_ports {c3_ddr4_dq[40]}]
# {tb0_eb1_DDR4_DQ05_D1_DX41}
set_property PACKAGE_PIN BM16 [get_ports {c3_ddr4_dq[41]}]
# {tb0_eb1_DDR4_DQ05_D2_DX42}
set_property PACKAGE_PIN BL15 [get_ports {c3_ddr4_dq[42]}]
# {tb0_eb1_DDR4_DQ05_D3_DX43}
set_property PACKAGE_PIN BL14 [get_ports {c3_ddr4_dq[43]}]
# {tb0_eb1_DDR4_DQ05_D4_DX44}
set_property PACKAGE_PIN BL17 [get_ports {c3_ddr4_dq[44]}]
# {tb0_eb1_DDR4_DQ05_D5_DX45}
set_property PACKAGE_PIN BM17 [get_ports {c3_ddr4_dq[45]}]
# {tb0_eb1_DDR4_DQ05_D6_DX46}
set_property PACKAGE_PIN BM14 [get_ports {c3_ddr4_dq[46]}]
# {tb0_eb1_DDR4_DQ05_D7_DX47}
set_property PACKAGE_PIN BM13 [get_ports {c3_ddr4_dq[47]}]
# {tb0_eb1_DDR4_DQ06_D0_DX48}
set_property PACKAGE_PIN BW16 [get_ports {c3_ddr4_dq[48]}]
# {tb0_eb1_DDR4_DQ06_D1_DX49}
set_property PACKAGE_PIN BW15 [get_ports {c3_ddr4_dq[49]}]
# {tb0_eb1_DDR4_DQ06_D2_DX50}
set_property PACKAGE_PIN BY15 [get_ports {c3_ddr4_dq[50]}]
# {tb0_eb1_DDR4_DQ06_D3_DX51}
set_property PACKAGE_PIN CA15 [get_ports {c3_ddr4_dq[51]}]
# {tb0_eb1_DDR4_DQ06_D4_DX52}
set_property PACKAGE_PIN CB17 [get_ports {c3_ddr4_dq[52]}]
# {tb0_eb1_DDR4_DQ06_D5_DX53}
set_property PACKAGE_PIN CB16 [get_ports {c3_ddr4_dq[53]}]
# {tb0_eb1_DDR4_DQ06_D6_DX54}
set_property PACKAGE_PIN BW17 [get_ports {c3_ddr4_dq[54]}]
# {tb0_eb1_DDR4_DQ06_D7_DX55}
set_property PACKAGE_PIN BY17 [get_ports {c3_ddr4_dq[55]}]
# {tb0_eb1_DDR4_DQ07_D0_DX56}
set_property PACKAGE_PIN BJ22 [get_ports {c3_ddr4_dq[56]}]
# {tb0_eb1_DDR4_DQ07_D1_DX57}
set_property PACKAGE_PIN BK22 [get_ports {c3_ddr4_dq[57]}]
# {tb0_eb1_DDR4_DQ07_D2_DX58}
set_property PACKAGE_PIN BH23 [get_ports {c3_ddr4_dq[58]}]
# {tb0_eb1_DDR4_DQ07_D3_DX59}
set_property PACKAGE_PIN BJ23 [get_ports {c3_ddr4_dq[59]}]
# {tb0_eb1_DDR4_DQ07_D4_DX60}
set_property PACKAGE_PIN BH20 [get_ports {c3_ddr4_dq[60]}]
# {tb0_eb1_DDR4_DQ07_D5_DX61}
set_property PACKAGE_PIN BH19 [get_ports {c3_ddr4_dq[61]}]
# {tb0_eb1_DDR4_DQ07_D6_DX62}
set_property PACKAGE_PIN BK20 [get_ports {c3_ddr4_dq[62]}]
# {tb0_eb1_DDR4_DQ07_D7_DX63}
set_property PACKAGE_PIN BK19 [get_ports {c3_ddr4_dq[63]}]
# {tb0_eb1_DDR4_DQ08_D0_DX64}
set_property PACKAGE_PIN BP22 [get_ports {c3_ddr4_dq[64]}]
# {tb0_eb1_DDR4_DQ08_D1_DX65}
set_property PACKAGE_PIN BP21 [get_ports {c3_ddr4_dq[65]}]
# {tb0_eb1_DDR4_DQ08_D2_DX66}
set_property PACKAGE_PIN BT21 [get_ports {c3_ddr4_dq[66]}]
# {tb0_eb1_DDR4_DQ08_D3_DX67}
set_property PACKAGE_PIN BT20 [get_ports {c3_ddr4_dq[67]}]
# {tb0_eb1_DDR4_DQ08_D4_DX68}
set_property PACKAGE_PIN BR20 [get_ports {c3_ddr4_dq[68]}]
# {tb0_eb1_DDR4_DQ08_D5_DX69}
set_property PACKAGE_PIN BR19 [get_ports {c3_ddr4_dq[69]}]
# {tb0_eb1_DDR4_DQ08_D6_DX70}
set_property PACKAGE_PIN BR23 [get_ports {c3_ddr4_dq[70]}]
# {tb0_eb1_DDR4_DQ08_D7_DX71}
set_property PACKAGE_PIN BR22 [get_ports {c3_ddr4_dq[71]}]
# {tb0_eb1_DDR4_DQ00_DQS_C}
set_property PACKAGE_PIN CC13 [get_ports {c3_ddr4_dqs_c[0]}]
# {tb0_eb1_DDR4_DQ01_DQS_C}
set_property PACKAGE_PIN BV19 [get_ports {c3_ddr4_dqs_c[1]}]
# {tb0_eb1_DDR4_DQ02_DQS_C}
set_property PACKAGE_PIN BN20 [get_ports {c3_ddr4_dqs_c[2]}]
# {tb0_eb1_DDR4_DQ03_DQS_C}
set_property PACKAGE_PIN BF20 [get_ports {c3_ddr4_dqs_c[3]}]
# {tb0_eb1_DDR4_DQ04_DQS_C}
set_property PACKAGE_PIN CB21 [get_ports {c3_ddr4_dqs_c[4]}]
# {tb0_eb1_DDR4_DQ05_DQS_C}
set_property PACKAGE_PIN BN13 [get_ports {c3_ddr4_dqs_c[5]}]
# {tb0_eb1_DDR4_DQ06_DQS_C}
set_property PACKAGE_PIN CC15 [get_ports {c3_ddr4_dqs_c[6]}]
# {tb0_eb1_DDR4_DQ07_DQS_C}
set_property PACKAGE_PIN BK23 [get_ports {c3_ddr4_dqs_c[7]}]
# {tb0_eb1_DDR4_DQ08_DQS_C}
set_property PACKAGE_PIN BU22 [get_ports {c3_ddr4_dqs_c[8]}]
# {tb0_eb1_DDR4_DQ00_DQS_T}
set_property PACKAGE_PIN CC14 [get_ports {c3_ddr4_dqs_t[0]}]
# {tb0_eb1_DDR4_DQ01_DQS_T}
set_property PACKAGE_PIN BV20 [get_ports {c3_ddr4_dqs_t[1]}]
# {tb0_eb1_DDR4_DQ02_DQS_T}
set_property PACKAGE_PIN BN21 [get_ports {c3_ddr4_dqs_t[2]}]
# {tb0_eb1_DDR4_DQ03_DQS_T}
set_property PACKAGE_PIN BE20 [get_ports {c3_ddr4_dqs_t[3]}]
# {tb0_eb1_DDR4_DQ04_DQS_T}
set_property PACKAGE_PIN CB22 [get_ports {c3_ddr4_dqs_t[4]}]
# {tb0_eb1_DDR4_DQ05_DQS_T}
set_property PACKAGE_PIN BN14 [get_ports {c3_ddr4_dqs_t[5]}]
# {tb0_eb1_DDR4_DQ06_DQS_T}
set_property PACKAGE_PIN CC16 [get_ports {c3_ddr4_dqs_t[6]}]
# {tb0_eb1_DDR4_DQ07_DQS_T}
set_property PACKAGE_PIN BK24 [get_ports {c3_ddr4_dqs_t[7]}]
# {tb0_eb1_DDR4_DQ08_DQS_T}
set_property PACKAGE_PIN BU23 [get_ports {c3_ddr4_dqs_t[8]}]
# {tb0_eb1_DDR4_ODT}
set_property PACKAGE_PIN BK18 [get_ports {c3_ddr4_odt[0]}]
# {tb0_eb1_DDR4_C2_ODT1}
set_property PACKAGE_PIN BK14 [get_ports {c3_ddr4_odt[1]}]
# {tb0_eb1_DDR4_RESET_N}
set_property PACKAGE_PIN BH18 [get_ports {c3_ddr4_reset_n}]

#-----------------------------------------------------------
#              MIG-TB1                                     -
#-----------------------------------------------------------

# {tb1_eb1_CLK_IN_P}
set_property PACKAGE_PIN BY53 [get_ports {c4_sys_clk_p}]
# {tb1_eb1_CLK_IN_N}
set_property PACKAGE_PIN BY54 [get_ports {c4_sys_clk_n}]
# {tb1_eb1_DDR4_ACT_N}
set_property PACKAGE_PIN BW53 [get_ports {c4_ddr4_act_n}]
# {tb1_eb1_DDR4_A0}
set_property PACKAGE_PIN CC49 [get_ports {c4_ddr4_adr[0]}]
# {tb1_eb1_DDR4_A1}
set_property PACKAGE_PIN CC50 [get_ports {c4_ddr4_adr[1]}]
# {tb1_eb1_DDR4_A2}
set_property PACKAGE_PIN CA51 [get_ports {c4_ddr4_adr[2]}]
# {tb1_eb1_DDR4_A3}
set_property PACKAGE_PIN CB51 [get_ports {c4_ddr4_adr[3]}]
# {tb1_eb1_DDR4_A4}
set_property PACKAGE_PIN CA49 [get_ports {c4_ddr4_adr[4]}]
# {tb1_eb1_DDR4_A5}
set_property PACKAGE_PIN CB49 [get_ports {c4_ddr4_adr[5]}]
# {tb1_eb1_DDR4_A6}
set_property PACKAGE_PIN BY50 [get_ports {c4_ddr4_adr[6]}]
# {tb1_eb1_DDR4_A7}
set_property PACKAGE_PIN CA50 [get_ports {c4_ddr4_adr[7]}]
# {tb1_eb1_DDR4_A8}
set_property PACKAGE_PIN CB52 [get_ports {c4_ddr4_adr[8]}]
# {tb1_eb1_DDR4_A9}
set_property PACKAGE_PIN CC53 [get_ports {c4_ddr4_adr[9]}]
# {tb1_eb1_DDR4_A10_AP}
set_property PACKAGE_PIN CA56 [get_ports {c4_ddr4_adr[10]}]
# {tb1_eb1_DDR4_A11}
set_property PACKAGE_PIN CA57 [get_ports {c4_ddr4_adr[11]}]
# {tb1_eb1_DDR4_A12_BC_N}
set_property PACKAGE_PIN CB56 [get_ports {c4_ddr4_adr[12]}]
# {tb1_eb1_DDR4_A13}
set_property PACKAGE_PIN CB57 [get_ports {c4_ddr4_adr[13]}]
# {tb1_eb1_DDR4_A14_WE_N}
set_property PACKAGE_PIN CB53 [get_ports {c4_ddr4_adr[14]}]
# {tb1_eb1_DDR4_A15_CAS_N}
set_property PACKAGE_PIN CB54 [get_ports {c4_ddr4_adr[15]}]
# {tb1_eb1_DDR4_A16_RAS_N}
set_property PACKAGE_PIN CC54 [get_ports {c4_ddr4_adr[16]}]
# {tb1_eb1_DDR4_BA0}
set_property PACKAGE_PIN CC55 [get_ports {c4_ddr4_ba[0]}]
# {tb1_eb1_DDR4_BA1}
set_property PACKAGE_PIN CA54 [get_ports {c4_ddr4_ba[1]}]
# {tb1_eb1_DDR4_BG0}
set_property PACKAGE_PIN CA55 [get_ports {c4_ddr4_bg[0]}]
# {tb1_eb1_DDR4_BG1}
set_property PACKAGE_PIN BW50 [get_ports {c4_ddr4_bg[1]}]
# {tb1_eb1_DDR4_CK_C}
set_property PACKAGE_PIN CA52 [get_ports {c4_ddr4_ck_c[0]}]
# {tb1_eb1_DDR4_CK_T}
set_property PACKAGE_PIN BY52 [get_ports {c4_ddr4_ck_t[0]}]
# {tb1_eb1_DDR4_CKE}
set_property PACKAGE_PIN CC56 [get_ports {c4_ddr4_cke[0]}]
# {tb1_eb1_DDR4_C0_CKE1}
set_property PACKAGE_PIN BV53 [get_ports {c4_ddr4_cke[1]}]
# {tb1_eb1_DDR4_CS_N}
set_property PACKAGE_PIN BU57 [get_ports {c4_ddr4_cs_n[0]}]
# {tb1_eb1_DDR4_C1_CS1}
set_property PACKAGE_PIN BT54 [get_ports {c4_ddr4_cs_n[1]}]
# {tb1_eb1_DDR4_DQ00_DM_DBI_N}
set_property PACKAGE_PIN BF41 [get_ports {c4_ddr4_dm_dbi_n[0]}]
# {tb1_eb1_DDR4_DQ01_DM_DBI_N}
set_property PACKAGE_PIN BN46 [get_ports {c4_ddr4_dm_dbi_n[1]}]
# {tb1_eb1_DDR4_DQ02_DM_DBI_N}
set_property PACKAGE_PIN BV58 [get_ports {c4_ddr4_dm_dbi_n[2]}]
# {tb1_eb1_DDR4_DQ03_DM_DBI_N}
set_property PACKAGE_PIN BN59 [get_ports {c4_ddr4_dm_dbi_n[3]}]
# {tb1_eb1_DDR4_DQ04_DM_DBI_N}
set_property PACKAGE_PIN BP47 [get_ports {c4_ddr4_dm_dbi_n[4]}]
# {tb1_eb1_DDR4_DQ05_DM_DBI_N}
set_property PACKAGE_PIN BV55 [get_ports {c4_ddr4_dm_dbi_n[5]}]
# {tb1_eb1_DDR4_DQ06_DM_DBI_N}
set_property PACKAGE_PIN BJ43 [get_ports {c4_ddr4_dm_dbi_n[6]}]
# {tb1_eb1_DDR4_DQ07_DM_DBI_N}
set_property PACKAGE_PIN BP60 [get_ports {c4_ddr4_dm_dbi_n[7]}]
# {tb1_eb1_DDR4_DQ08_DM_DBI_N}
set_property PACKAGE_PIN CA59 [get_ports {c4_ddr4_dm_dbi_n[8]}]
# {tb1_eb1_DDR4_DQ00_D0_DX00}
set_property PACKAGE_PIN BG41 [get_ports {c4_ddr4_dq[0]}]
# {tb1_eb1_DDR4_DQ00_D1_DX01}
set_property PACKAGE_PIN BG42 [get_ports {c4_ddr4_dq[1]}]
# {tb1_eb1_DDR4_DQ00_D2_DX02}
set_property PACKAGE_PIN BE44 [get_ports {c4_ddr4_dq[2]}]
# {tb1_eb1_DDR4_DQ00_D3_DX03}
set_property PACKAGE_PIN BF44 [get_ports {c4_ddr4_dq[3]}]
# {tb1_eb1_DDR4_DQ00_D4_DX04}
set_property PACKAGE_PIN BE42 [get_ports {c4_ddr4_dq[4]}]
# {tb1_eb1_DDR4_DQ00_D5_DX05}
set_property PACKAGE_PIN BE43 [get_ports {c4_ddr4_dq[5]}]
# {tb1_eb1_DDR4_DQ00_D6_DX06}
set_property PACKAGE_PIN BG44 [get_ports {c4_ddr4_dq[6]}]
# {tb1_eb1_DDR4_DQ00_D7_DX07}
set_property PACKAGE_PIN BH44 [get_ports {c4_ddr4_dq[7]}]
# {tb1_eb1_DDR4_DQ01_D0_DX08}
set_property PACKAGE_PIN BR42 [get_ports {c4_ddr4_dq[8]}]
# {tb1_eb1_DDR4_DQ01_D1_DX09}
set_property PACKAGE_PIN BR43 [get_ports {c4_ddr4_dq[9]}]
# {tb1_eb1_DDR4_DQ01_D2_DX10}
set_property PACKAGE_PIN BN45 [get_ports {c4_ddr4_dq[10]}]
# {tb1_eb1_DDR4_DQ01_D3_DX11}
set_property PACKAGE_PIN BP45 [get_ports {c4_ddr4_dq[11]}]
# {tb1_eb1_DDR4_DQ01_D4_DX12}
set_property PACKAGE_PIN BM44 [get_ports {c4_ddr4_dq[12]}]
# {tb1_eb1_DDR4_DQ01_D5_DX13}
set_property PACKAGE_PIN BN44 [get_ports {c4_ddr4_dq[13]}]
# {tb1_eb1_DDR4_DQ01_D6_DX14}
set_property PACKAGE_PIN BM43 [get_ports {c4_ddr4_dq[14]}]
# {tb1_eb1_DDR4_DQ01_D7_DX15}
set_property PACKAGE_PIN BN43 [get_ports {c4_ddr4_dq[15]}]
# {tb1_eb1_DDR4_DQ02_D0_DX16}
set_property PACKAGE_PIN BU61 [get_ports {c4_ddr4_dq[16]}]
# {tb1_eb1_DDR4_DQ02_D1_DX17}
set_property PACKAGE_PIN BV61 [get_ports {c4_ddr4_dq[17]}]
# {tb1_eb1_DDR4_DQ02_D2_DX18}
set_property PACKAGE_PIN BV60 [get_ports {c4_ddr4_dq[18]}]
# {tb1_eb1_DDR4_DQ02_D3_DX19}
set_property PACKAGE_PIN BW60 [get_ports {c4_ddr4_dq[19]}]
# {tb1_eb1_DDR4_DQ02_D4_DX20}
set_property PACKAGE_PIN BU63 [get_ports {c4_ddr4_dq[20]}]
# {tb1_eb1_DDR4_DQ02_D5_DX21}
set_property PACKAGE_PIN BV63 [get_ports {c4_ddr4_dq[21]}]
# {tb1_eb1_DDR4_DQ02_D6_DX22}
set_property PACKAGE_PIN BU59 [get_ports {c4_ddr4_dq[22]}]
# {tb1_eb1_DDR4_DQ02_D7_DX23}
set_property PACKAGE_PIN BV59 [get_ports {c4_ddr4_dq[23]}]
# {tb1_eb1_DDR4_DQ03_D0_DX24}
set_property PACKAGE_PIN BL62 [get_ports {c4_ddr4_dq[24]}]
# {tb1_eb1_DDR4_DQ03_D1_DX25}
set_property PACKAGE_PIN BM62 [get_ports {c4_ddr4_dq[25]}]
# {tb1_eb1_DDR4_DQ03_D2_DX26}
set_property PACKAGE_PIN BL61 [get_ports {c4_ddr4_dq[26]}]
# {tb1_eb1_DDR4_DQ03_D3_DX27}
set_property PACKAGE_PIN BM61 [get_ports {c4_ddr4_dq[27]}]
# {tb1_eb1_DDR4_DQ03_D4_DX28}
set_property PACKAGE_PIN BK60 [get_ports {c4_ddr4_dq[28]}]
# {tb1_eb1_DDR4_DQ03_D5_DX29}
set_property PACKAGE_PIN BL60 [get_ports {c4_ddr4_dq[29]}]
# {tb1_eb1_DDR4_DQ03_D6_DX30}
set_property PACKAGE_PIN BL59 [get_ports {c4_ddr4_dq[30]}]
# {tb1_eb1_DDR4_DQ03_D7_DX31}
set_property PACKAGE_PIN BM59 [get_ports {c4_ddr4_dq[31]}]
# {tb1_eb1_DDR4_DQ04_D0_DX32}
set_property PACKAGE_PIN BJ48 [get_ports {c4_ddr4_dq[32]}]
# {tb1_eb1_DDR4_DQ04_D1_DX33}
set_property PACKAGE_PIN BK48 [get_ports {c4_ddr4_dq[33]}]
# {tb1_eb1_DDR4_DQ04_D2_DX34}
set_property PACKAGE_PIN BL47 [get_ports {c4_ddr4_dq[34]}]
# {tb1_eb1_DDR4_DQ04_D3_DX35}
set_property PACKAGE_PIN BM47 [get_ports {c4_ddr4_dq[35]}]
# {tb1_eb1_DDR4_DQ04_D4_DX36}
set_property PACKAGE_PIN BM49 [get_ports {c4_ddr4_dq[36]}]
# {tb1_eb1_DDR4_DQ04_D5_DX37}
set_property PACKAGE_PIN BN49 [get_ports {c4_ddr4_dq[37]}]
# {tb1_eb1_DDR4_DQ04_D6_DX38}
set_property PACKAGE_PIN BM48 [get_ports {c4_ddr4_dq[38]}]
# {tb1_eb1_DDR4_DQ04_D7_DX39}
set_property PACKAGE_PIN BN48 [get_ports {c4_ddr4_dq[39]}]
# {tb1_eb1_DDR4_DQ05_D0_DX40}
set_property PACKAGE_PIN BW55 [get_ports {c4_ddr4_dq[40]}]
# {tb1_eb1_DDR4_DQ05_D1_DX41}
set_property PACKAGE_PIN BY55 [get_ports {c4_ddr4_dq[41]}]
# {tb1_eb1_DDR4_DQ05_D2_DX42}
set_property PACKAGE_PIN BT57 [get_ports {c4_ddr4_dq[42]}]
# {tb1_eb1_DDR4_DQ05_D3_DX43}
set_property PACKAGE_PIN BU58 [get_ports {c4_ddr4_dq[43]}]
# {tb1_eb1_DDR4_DQ05_D4_DX44}
set_property PACKAGE_PIN BT55 [get_ports {c4_ddr4_dq[44]}]
# {tb1_eb1_DDR4_DQ05_D5_DX45}
set_property PACKAGE_PIN BT56 [get_ports {c4_ddr4_dq[45]}]
# {tb1_eb1_DDR4_DQ05_D6_DX46}
set_property PACKAGE_PIN BU56 [get_ports {c4_ddr4_dq[46]}]
# {tb1_eb1_DDR4_DQ05_D7_DX47}
set_property PACKAGE_PIN BV56 [get_ports {c4_ddr4_dq[47]}]
# {tb1_eb1_DDR4_DQ06_D0_DX48}
set_property PACKAGE_PIN BJ46 [get_ports {c4_ddr4_dq[48]}]
# {tb1_eb1_DDR4_DQ06_D1_DX49}
set_property PACKAGE_PIN BJ47 [get_ports {c4_ddr4_dq[49]}]
# {tb1_eb1_DDR4_DQ06_D2_DX50}
set_property PACKAGE_PIN BL46 [get_ports {c4_ddr4_dq[50]}]
# {tb1_eb1_DDR4_DQ06_D3_DX51}
set_property PACKAGE_PIN BM46 [get_ports {c4_ddr4_dq[51]}]
# {tb1_eb1_DDR4_DQ06_D4_DX52}
set_property PACKAGE_PIN BK44 [get_ports {c4_ddr4_dq[52]}]
# {tb1_eb1_DDR4_DQ06_D5_DX53}
set_property PACKAGE_PIN BL44 [get_ports {c4_ddr4_dq[53]}]
# {tb1_eb1_DDR4_DQ06_D6_DX54}
set_property PACKAGE_PIN BJ45 [get_ports {c4_ddr4_dq[54]}]
# {tb1_eb1_DDR4_DQ06_D7_DX55}
set_property PACKAGE_PIN BK45 [get_ports {c4_ddr4_dq[55]}]
# {tb1_eb1_DDR4_DQ07_D0_DX56}
set_property PACKAGE_PIN BT60 [get_ports {c4_ddr4_dq[56]}]
# {tb1_eb1_DDR4_DQ07_D1_DX57}
set_property PACKAGE_PIN BT61 [get_ports {c4_ddr4_dq[57]}]
# {tb1_eb1_DDR4_DQ07_D2_DX58}
set_property PACKAGE_PIN BP62 [get_ports {c4_ddr4_dq[58]}]
# {tb1_eb1_DDR4_DQ07_D3_DX59}
set_property PACKAGE_PIN BP63 [get_ports {c4_ddr4_dq[59]}]
# {tb1_eb1_DDR4_DQ07_D4_DX60}
set_property PACKAGE_PIN BN61 [get_ports {c4_ddr4_dq[60]}]
# {tb1_eb1_DDR4_DQ07_D5_DX61}
set_property PACKAGE_PIN BP61 [get_ports {c4_ddr4_dq[61]}]
# {tb1_eb1_DDR4_DQ07_D6_DX62}
set_property PACKAGE_PIN BR62 [get_ports {c4_ddr4_dq[62]}]
# {tb1_eb1_DDR4_DQ07_D7_DX63}
set_property PACKAGE_PIN BR63 [get_ports {c4_ddr4_dq[63]}]
# {tb1_eb1_DDR4_DQ08_D0_DX64}
set_property PACKAGE_PIN CB58 [get_ports {c4_ddr4_dq[64]}]
# {tb1_eb1_DDR4_DQ08_D1_DX65}
set_property PACKAGE_PIN CC58 [get_ports {c4_ddr4_dq[65]}]
# {tb1_eb1_DDR4_DQ08_D2_DX66}
set_property PACKAGE_PIN BY60 [get_ports {c4_ddr4_dq[66]}]
# {tb1_eb1_DDR4_DQ08_D3_DX67}
set_property PACKAGE_PIN CA61 [get_ports {c4_ddr4_dq[67]}]
# {tb1_eb1_DDR4_DQ08_D4_DX68}
set_property PACKAGE_PIN BW62 [get_ports {c4_ddr4_dq[68]}]
# {tb1_eb1_DDR4_DQ08_D5_DX69}
set_property PACKAGE_PIN BW63 [get_ports {c4_ddr4_dq[69]}]
# {tb1_eb1_DDR4_DQ08_D6_DX70}
set_property PACKAGE_PIN BY58 [get_ports {c4_ddr4_dq[70]}]
# {tb1_eb1_DDR4_DQ08_D7_DX71}
set_property PACKAGE_PIN BY59 [get_ports {c4_ddr4_dq[71]}]
# {tb1_eb1_DDR4_DQ00_DQS_C}
set_property PACKAGE_PIN BH43 [get_ports {c4_ddr4_dqs_c[0]}]
# {tb1_eb1_DDR4_DQ01_DQS_C}
set_property PACKAGE_PIN BP43 [get_ports {c4_ddr4_dqs_c[1]}]
# {tb1_eb1_DDR4_DQ02_DQS_C}
set_property PACKAGE_PIN BU62 [get_ports {c4_ddr4_dqs_c[2]}]
# {tb1_eb1_DDR4_DQ03_DQS_C}
set_property PACKAGE_PIN BK63 [get_ports {c4_ddr4_dqs_c[3]}]
# {tb1_eb1_DDR4_DQ04_DQS_C}
set_property PACKAGE_PIN BL49 [get_ports {c4_ddr4_dqs_c[4]}]
# {tb1_eb1_DDR4_DQ05_DQS_C}
set_property PACKAGE_PIN BY57 [get_ports {c4_ddr4_dqs_c[5]}]
# {tb1_eb1_DDR4_DQ06_DQS_C}
set_property PACKAGE_PIN BL42 [get_ports {c4_ddr4_dqs_c[6]}]
# {tb1_eb1_DDR4_DQ07_DQS_C}
set_property PACKAGE_PIN BT59 [get_ports {c4_ddr4_dqs_c[7]}]
# {tb1_eb1_DDR4_DQ08_DQS_C}
set_property PACKAGE_PIN CC59 [get_ports {c4_ddr4_dqs_c[8]}]
# {tb1_eb1_DDR4_DQ00_DQS_T}
set_property PACKAGE_PIN BG43 [get_ports {c4_ddr4_dqs_t[0]}]
# {tb1_eb1_DDR4_DQ01_DQS_T}
set_property PACKAGE_PIN BP42 [get_ports {c4_ddr4_dqs_t[1]}]
# {tb1_eb1_DDR4_DQ02_DQS_T}
set_property PACKAGE_PIN BT62 [get_ports {c4_ddr4_dqs_t[2]}]
# {tb1_eb1_DDR4_DQ03_DQS_T}
set_property PACKAGE_PIN BK62 [get_ports {c4_ddr4_dqs_t[3]}]
# {tb1_eb1_DDR4_DQ04_DQS_T}
set_property PACKAGE_PIN BK49 [get_ports {c4_ddr4_dqs_t[4]}]
# {tb1_eb1_DDR4_DQ05_DQS_T}
set_property PACKAGE_PIN BW57 [get_ports {c4_ddr4_dqs_t[5]}]
# {tb1_eb1_DDR4_DQ06_DQS_T}
set_property PACKAGE_PIN BK42 [get_ports {c4_ddr4_dqs_t[6]}]
# {tb1_eb1_DDR4_DQ07_DQS_T}
set_property PACKAGE_PIN BR59 [get_ports {c4_ddr4_dqs_t[7]}]
# {tb1_eb1_DDR4_DQ08_DQS_T}
set_property PACKAGE_PIN CB59 [get_ports {c4_ddr4_dqs_t[8]}]
# {tb1_eb1_DDR4_ODT}
set_property PACKAGE_PIN BU53 [get_ports {c4_ddr4_odt[0]}]
# {tb1_eb1_DDR4_C2_ODT1}
set_property PACKAGE_PIN BU54 [get_ports {c4_ddr4_odt[1]}]
# {tb1_eb1_DDR4_RESET_N}
set_property PACKAGE_PIN BV50 [get_ports {c4_ddr4_reset_n}]

#-----------------------------------------------------------
#              MIG-TB2                                     -
#-----------------------------------------------------------

# {tb2_eb1_CLK_IN_P}
set_property PACKAGE_PIN AR52 [get_ports {c5_sys_clk_p}]
# {tb2_eb1_CLK_IN_N}
set_property PACKAGE_PIN AR53 [get_ports {c5_sys_clk_n}]
# {tb2_eb1_DDR4_ACT_N}
set_property PACKAGE_PIN AU47 [get_ports {c5_ddr4_act_n}]
# {tb2_eb1_DDR4_A0}
set_property PACKAGE_PIN AV54 [get_ports {c5_ddr4_adr[0]}]
# {tb2_eb1_DDR4_A1}
set_property PACKAGE_PIN AV55 [get_ports {c5_ddr4_adr[1]}]
# {tb2_eb1_DDR4_A2}
set_property PACKAGE_PIN AU56 [get_ports {c5_ddr4_adr[2]}]
# {tb2_eb1_DDR4_A3}
set_property PACKAGE_PIN AU57 [get_ports {c5_ddr4_adr[3]}]
# {tb2_eb1_DDR4_A4}
set_property PACKAGE_PIN AP55 [get_ports {c5_ddr4_adr[4]}]
# {tb2_eb1_DDR4_A5}
set_property PACKAGE_PIN AP56 [get_ports {c5_ddr4_adr[5]}]
# {tb2_eb1_DDR4_A6}
set_property PACKAGE_PIN AR54 [get_ports {c5_ddr4_adr[6]}]
# {tb2_eb1_DDR4_A7}
set_property PACKAGE_PIN AR55 [get_ports {c5_ddr4_adr[7]}]
# {tb2_eb1_DDR4_A8}
set_property PACKAGE_PIN AT54 [get_ports {c5_ddr4_adr[8]}]
# {tb2_eb1_DDR4_A9}
set_property PACKAGE_PIN AT55 [get_ports {c5_ddr4_adr[9]}]
# {tb2_eb1_DDR4_A10_AP}
set_property PACKAGE_PIN AP50 [get_ports {c5_ddr4_adr[10]}]
# {tb2_eb1_DDR4_A11}
set_property PACKAGE_PIN AP51 [get_ports {c5_ddr4_adr[11]}]
# {tb2_eb1_DDR4_A12_BC_N}
set_property PACKAGE_PIN AP52 [get_ports {c5_ddr4_adr[12]}]
# {tb2_eb1_DDR4_A13}
set_property PACKAGE_PIN AP53 [get_ports {c5_ddr4_adr[13]}]
# {tb2_eb1_DDR4_A14_WE_N}
set_property PACKAGE_PIN AU51 [get_ports {c5_ddr4_adr[14]}]
# {tb2_eb1_DDR4_A15_CAS_N}
set_property PACKAGE_PIN AU52 [get_ports {c5_ddr4_adr[15]}]
# {tb2_eb1_DDR4_A16_RAS_N}
set_property PACKAGE_PIN AU53 [get_ports {c5_ddr4_adr[16]}]
# {tb2_eb1_DDR4_BA0}
set_property PACKAGE_PIN AV53 [get_ports {c5_ddr4_ba[0]}]
# {tb2_eb1_DDR4_BA1}
set_property PACKAGE_PIN AT51 [get_ports {c5_ddr4_ba[1]}]
# {tb2_eb1_DDR4_BG0}
set_property PACKAGE_PIN AT52 [get_ports {c5_ddr4_bg[0]}]
# {tb2_eb1_DDR4_BG1}
set_property PACKAGE_PIN AT45 [get_ports {c5_ddr4_bg[1]}]
# {tb2_eb1_DDR4_CK_C}
set_property PACKAGE_PIN AT57 [get_ports {c5_ddr4_ck_c[0]}]
# {tb2_eb1_DDR4_CK_T}
set_property PACKAGE_PIN AT56 [get_ports {c5_ddr4_ck_t[0]}]
# {tb2_eb1_DDR4_CKE}
set_property PACKAGE_PIN AU54 [get_ports {c5_ddr4_cke[0]}]
# {tb2_eb1_DDR4_C0_CKE1}
set_property PACKAGE_PIN AP45 [get_ports {c5_ddr4_cke[1]}]
# {tb2_eb1_DDR4_CS_N}
set_property PACKAGE_PIN AR48 [get_ports {c5_ddr4_cs_n[0]}]
# {tb2_eb1_DDR4_C1_CS1}
set_property PACKAGE_PIN AV45 [get_ports {c5_ddr4_cs_n[1]}]
# {tb2_eb1_DDR4_DQ00_DM_DBI_N}
set_property PACKAGE_PIN BA55 [get_ports {c5_ddr4_dm_dbi_n[0]}]
# {tb2_eb1_DDR4_DQ01_DM_DBI_N}
set_property PACKAGE_PIN AW50 [get_ports {c5_ddr4_dm_dbi_n[1]}]
# {tb2_eb1_DDR4_DQ02_DM_DBI_N}
set_property PACKAGE_PIN AP60 [get_ports {c5_ddr4_dm_dbi_n[2]}]
# {tb2_eb1_DDR4_DQ03_DM_DBI_N}
set_property PACKAGE_PIN AN58 [get_ports {c5_ddr4_dm_dbi_n[3]}]
# {tb2_eb1_DDR4_DQ04_DM_DBI_N}
set_property PACKAGE_PIN BB47 [get_ports {c5_ddr4_dm_dbi_n[4]}]
# {tb2_eb1_DDR4_DQ05_DM_DBI_N}
set_property PACKAGE_PIN AT49 [get_ports {c5_ddr4_dm_dbi_n[5]}]
# {tb2_eb1_DDR4_DQ06_DM_DBI_N}
set_property PACKAGE_PIN BA52 [get_ports {c5_ddr4_dm_dbi_n[6]}]
# {tb2_eb1_DDR4_DQ07_DM_DBI_N}
set_property PACKAGE_PIN AL60 [get_ports {c5_ddr4_dm_dbi_n[7]}]
# {tb2_eb1_DDR4_DQ08_DM_DBI_N}
set_property PACKAGE_PIN AU58 [get_ports {c5_ddr4_dm_dbi_n[8]}]
# {tb2_eb1_DDR4_DQ00_D0_DX00}
set_property PACKAGE_PIN AW57 [get_ports {c5_ddr4_dq[0]}]
# {tb2_eb1_DDR4_DQ00_D1_DX01}
set_property PACKAGE_PIN AW58 [get_ports {c5_ddr4_dq[1]}]
# {tb2_eb1_DDR4_DQ00_D2_DX02}
set_property PACKAGE_PIN BC55 [get_ports {c5_ddr4_dq[2]}]
# {tb2_eb1_DDR4_DQ00_D3_DX03}
set_property PACKAGE_PIN BC56 [get_ports {c5_ddr4_dq[3]}]
# {tb2_eb1_DDR4_DQ00_D4_DX04}
set_property PACKAGE_PIN BB56 [get_ports {c5_ddr4_dq[4]}]
# {tb2_eb1_DDR4_DQ00_D5_DX05}
set_property PACKAGE_PIN BB57 [get_ports {c5_ddr4_dq[5]}]
# {tb2_eb1_DDR4_DQ00_D6_DX06}
set_property PACKAGE_PIN AY57 [get_ports {c5_ddr4_dq[6]}]
# {tb2_eb1_DDR4_DQ00_D7_DX07}
set_property PACKAGE_PIN BA57 [get_ports {c5_ddr4_dq[7]}]
# {tb2_eb1_DDR4_DQ01_D0_DX08}
set_property PACKAGE_PIN BA49 [get_ports {c5_ddr4_dq[8]}]
# {tb2_eb1_DDR4_DQ01_D1_DX09}
set_property PACKAGE_PIN BB49 [get_ports {c5_ddr4_dq[9]}]
# {tb2_eb1_DDR4_DQ01_D2_DX10}
set_property PACKAGE_PIN BC48 [get_ports {c5_ddr4_dq[10]}]
# {tb2_eb1_DDR4_DQ01_D3_DX11}
set_property PACKAGE_PIN BC49 [get_ports {c5_ddr4_dq[11]}]
# {tb2_eb1_DDR4_DQ01_D4_DX12}
set_property PACKAGE_PIN BA51 [get_ports {c5_ddr4_dq[12]}]
# {tb2_eb1_DDR4_DQ01_D5_DX13}
set_property PACKAGE_PIN BB51 [get_ports {c5_ddr4_dq[13]}]
# {tb2_eb1_DDR4_DQ01_D6_DX14}
set_property PACKAGE_PIN AY50 [get_ports {c5_ddr4_dq[14]}]
# {tb2_eb1_DDR4_DQ01_D7_DX15}
set_property PACKAGE_PIN BA50 [get_ports {c5_ddr4_dq[15]}]
# {tb2_eb1_DDR4_DQ02_D0_DX16}
set_property PACKAGE_PIN AM61 [get_ports {c5_ddr4_dq[16]}]
# {tb2_eb1_DDR4_DQ02_D1_DX17}
set_property PACKAGE_PIN AM62 [get_ports {c5_ddr4_dq[17]}]
# {tb2_eb1_DDR4_DQ02_D2_DX18}
set_property PACKAGE_PIN AN60 [get_ports {c5_ddr4_dq[18]}]
# {tb2_eb1_DDR4_DQ02_D3_DX19}
set_property PACKAGE_PIN AN61 [get_ports {c5_ddr4_dq[19]}]
# {tb2_eb1_DDR4_DQ02_D4_DX20}
set_property PACKAGE_PIN AP62 [get_ports {c5_ddr4_dq[20]}]
# {tb2_eb1_DDR4_DQ02_D5_DX21}
set_property PACKAGE_PIN AR63 [get_ports {c5_ddr4_dq[21]}]
# {tb2_eb1_DDR4_DQ02_D6_DX22}
set_property PACKAGE_PIN AR62 [get_ports {c5_ddr4_dq[22]}]
# {tb2_eb1_DDR4_DQ02_D7_DX23}
set_property PACKAGE_PIN AT62 [get_ports {c5_ddr4_dq[23]}]
# {tb2_eb1_DDR4_DQ03_D0_DX24}
set_property PACKAGE_PIN AK57 [get_ports {c5_ddr4_dq[24]}]
# {tb2_eb1_DDR4_DQ03_D1_DX25}
set_property PACKAGE_PIN AL57 [get_ports {c5_ddr4_dq[25]}]
# {tb2_eb1_DDR4_DQ03_D2_DX26}
set_property PACKAGE_PIN AJ58 [get_ports {c5_ddr4_dq[26]}]
# {tb2_eb1_DDR4_DQ03_D3_DX27}
set_property PACKAGE_PIN AK58 [get_ports {c5_ddr4_dq[27]}]
# {tb2_eb1_DDR4_DQ03_D4_DX28}
set_property PACKAGE_PIN AM59 [get_ports {c5_ddr4_dq[28]}]
# {tb2_eb1_DDR4_DQ03_D5_DX29}
set_property PACKAGE_PIN AN59 [get_ports {c5_ddr4_dq[29]}]
# {tb2_eb1_DDR4_DQ03_D6_DX30}
set_property PACKAGE_PIN AM57 [get_ports {c5_ddr4_dq[30]}]
# {tb2_eb1_DDR4_DQ03_D7_DX31}
set_property PACKAGE_PIN AM58 [get_ports {c5_ddr4_dq[31]}]
# {tb2_eb1_DDR4_DQ04_D0_DX32}
set_property PACKAGE_PIN AW45 [get_ports {c5_ddr4_dq[32]}]
# {tb2_eb1_DDR4_DQ04_D1_DX33}
set_property PACKAGE_PIN AY45 [get_ports {c5_ddr4_dq[33]}]
# {tb2_eb1_DDR4_DQ04_D2_DX34}
set_property PACKAGE_PIN AW48 [get_ports {c5_ddr4_dq[34]}]
# {tb2_eb1_DDR4_DQ04_D3_DX35}
set_property PACKAGE_PIN AY48 [get_ports {c5_ddr4_dq[35]}]
# {tb2_eb1_DDR4_DQ04_D4_DX36}
set_property PACKAGE_PIN BA46 [get_ports {c5_ddr4_dq[36]}]
# {tb2_eb1_DDR4_DQ04_D5_DX37}
set_property PACKAGE_PIN BB46 [get_ports {c5_ddr4_dq[37]}]
# {tb2_eb1_DDR4_DQ04_D6_DX38}
set_property PACKAGE_PIN AW46 [get_ports {c5_ddr4_dq[38]}]
# {tb2_eb1_DDR4_DQ04_D7_DX39}
set_property PACKAGE_PIN AW47 [get_ports {c5_ddr4_dq[39]}]
# {tb2_eb1_DDR4_DQ05_D0_DX40}
set_property PACKAGE_PIN AR49 [get_ports {c5_ddr4_dq[40]}]
# {tb2_eb1_DDR4_DQ05_D1_DX41}
set_property PACKAGE_PIN AR50 [get_ports {c5_ddr4_dq[41]}]
# {tb2_eb1_DDR4_DQ05_D2_DX42}
set_property PACKAGE_PIN AV50 [get_ports {c5_ddr4_dq[42]}]
# {tb2_eb1_DDR4_DQ05_D3_DX43}
set_property PACKAGE_PIN AV51 [get_ports {c5_ddr4_dq[43]}]
# {tb2_eb1_DDR4_DQ05_D4_DX44}
set_property PACKAGE_PIN AU49 [get_ports {c5_ddr4_dq[44]}]
# {tb2_eb1_DDR4_DQ05_D5_DX45}
set_property PACKAGE_PIN AV49 [get_ports {c5_ddr4_dq[45]}]
# {tb2_eb1_DDR4_DQ05_D6_DX46}
set_property PACKAGE_PIN AP47 [get_ports {c5_ddr4_dq[46]}]
# {tb2_eb1_DDR4_DQ05_D7_DX47}
set_property PACKAGE_PIN AP48 [get_ports {c5_ddr4_dq[47]}]
# {tb2_eb1_DDR4_DQ06_D0_DX48}
set_property PACKAGE_PIN BB54 [get_ports {c5_ddr4_dq[48]}]
# {tb2_eb1_DDR4_DQ06_D1_DX49}
set_property PACKAGE_PIN BC54 [get_ports {c5_ddr4_dq[49]}]
# {tb2_eb1_DDR4_DQ06_D2_DX50}
set_property PACKAGE_PIN AW52 [get_ports {c5_ddr4_dq[50]}]
# {tb2_eb1_DDR4_DQ06_D3_DX51}
set_property PACKAGE_PIN AW53 [get_ports {c5_ddr4_dq[51]}]
# {tb2_eb1_DDR4_DQ06_D4_DX52}
set_property PACKAGE_PIN AY52 [get_ports {c5_ddr4_dq[52]}]
# {tb2_eb1_DDR4_DQ06_D5_DX53}
set_property PACKAGE_PIN AY53 [get_ports {c5_ddr4_dq[53]}]
# {tb2_eb1_DDR4_DQ06_D6_DX54}
set_property PACKAGE_PIN AY54 [get_ports {c5_ddr4_dq[54]}]
# {tb2_eb1_DDR4_DQ06_D7_DX55}
set_property PACKAGE_PIN BA54 [get_ports {c5_ddr4_dq[55]}]
# {tb2_eb1_DDR4_DQ07_D0_DX56}
set_property PACKAGE_PIN AK62 [get_ports {c5_ddr4_dq[56]}]
# {tb2_eb1_DDR4_DQ07_D1_DX57}
set_property PACKAGE_PIN AL62 [get_ports {c5_ddr4_dq[57]}]
# {tb2_eb1_DDR4_DQ07_D2_DX58}
set_property PACKAGE_PIN AH63 [get_ports {c5_ddr4_dq[58]}]
# {tb2_eb1_DDR4_DQ07_D3_DX59}
set_property PACKAGE_PIN AJ63 [get_ports {c5_ddr4_dq[59]}]
# {tb2_eb1_DDR4_DQ07_D4_DX60}
set_property PACKAGE_PIN AJ62 [get_ports {c5_ddr4_dq[60]}]
# {tb2_eb1_DDR4_DQ07_D5_DX61}
set_property PACKAGE_PIN AK63 [get_ports {c5_ddr4_dq[61]}]
# {tb2_eb1_DDR4_DQ07_D6_DX62}
set_property PACKAGE_PIN AH60 [get_ports {c5_ddr4_dq[62]}]
# {tb2_eb1_DDR4_DQ07_D7_DX63}
set_property PACKAGE_PIN AJ60 [get_ports {c5_ddr4_dq[63]}]
# {tb2_eb1_DDR4_DQ08_D0_DX64}
set_property PACKAGE_PIN AR60 [get_ports {c5_ddr4_dq[64]}]
# {tb2_eb1_DDR4_DQ08_D1_DX65}
set_property PACKAGE_PIN AT60 [get_ports {c5_ddr4_dq[65]}]
# {tb2_eb1_DDR4_DQ08_D2_DX66}
set_property PACKAGE_PIN AT59 [get_ports {c5_ddr4_dq[66]}]
# {tb2_eb1_DDR4_DQ08_D3_DX67}
set_property PACKAGE_PIN AU59 [get_ports {c5_ddr4_dq[67]}]
# {tb2_eb1_DDR4_DQ08_D4_DX68}
set_property PACKAGE_PIN AR58 [get_ports {c5_ddr4_dq[68]}]
# {tb2_eb1_DDR4_DQ08_D5_DX69}
set_property PACKAGE_PIN AR59 [get_ports {c5_ddr4_dq[69]}]
# {tb2_eb1_DDR4_DQ08_D6_DX70}
set_property PACKAGE_PIN AT61 [get_ports {c5_ddr4_dq[70]}]
# {tb2_eb1_DDR4_DQ08_D7_DX71}
set_property PACKAGE_PIN AU61 [get_ports {c5_ddr4_dq[71]}]
# {tb2_eb1_DDR4_DQ00_DQS_C}
set_property PACKAGE_PIN AW56 [get_ports {c5_ddr4_dqs_c[0]}]
# {tb2_eb1_DDR4_DQ01_DQS_C}
set_property PACKAGE_PIN BC51 [get_ports {c5_ddr4_dqs_c[1]}]
# {tb2_eb1_DDR4_DQ02_DQS_C}
set_property PACKAGE_PIN AP63 [get_ports {c5_ddr4_dqs_c[2]}]
# {tb2_eb1_DDR4_DQ03_DQS_C}
set_property PACKAGE_PIN AK60 [get_ports {c5_ddr4_dqs_c[3]}]
# {tb2_eb1_DDR4_DQ04_DQS_C}
set_property PACKAGE_PIN BA47 [get_ports {c5_ddr4_dqs_c[4]}]
# {tb2_eb1_DDR4_DQ05_DQS_C}
set_property PACKAGE_PIN AV48 [get_ports {c5_ddr4_dqs_c[5]}]
# {tb2_eb1_DDR4_DQ06_DQS_C}
set_property PACKAGE_PIN BC53 [get_ports {c5_ddr4_dqs_c[6]}]
# {tb2_eb1_DDR4_DQ07_DQS_C}
set_property PACKAGE_PIN AJ61 [get_ports {c5_ddr4_dqs_c[7]}]
# {tb2_eb1_DDR4_DQ08_DQS_C}
set_property PACKAGE_PIN AV60 [get_ports {c5_ddr4_dqs_c[8]}]
# {tb2_eb1_DDR4_DQ00_DQS_T}
set_property PACKAGE_PIN AV56 [get_ports {c5_ddr4_dqs_t[0]}]
# {tb2_eb1_DDR4_DQ01_DQS_T}
set_property PACKAGE_PIN BC50 [get_ports {c5_ddr4_dqs_t[1]}]
# {tb2_eb1_DDR4_DQ02_DQS_T}
set_property PACKAGE_PIN AN63 [get_ports {c5_ddr4_dqs_t[2]}]
# {tb2_eb1_DDR4_DQ03_DQS_T}
set_property PACKAGE_PIN AK59 [get_ports {c5_ddr4_dqs_t[3]}]
# {tb2_eb1_DDR4_DQ04_DQS_T}
set_property PACKAGE_PIN AY47 [get_ports {c5_ddr4_dqs_t[4]}]
# {tb2_eb1_DDR4_DQ05_DQS_T}
set_property PACKAGE_PIN AU48 [get_ports {c5_ddr4_dqs_t[5]}]
# {tb2_eb1_DDR4_DQ06_DQS_T}
set_property PACKAGE_PIN BB53 [get_ports {c5_ddr4_dqs_t[6]}]
# {tb2_eb1_DDR4_DQ07_DQS_T}
set_property PACKAGE_PIN AH61 [get_ports {c5_ddr4_dqs_t[7]}]
# {tb2_eb1_DDR4_DQ08_DQS_T}
set_property PACKAGE_PIN AV59 [get_ports {c5_ddr4_dqs_t[8]}]
# {tb2_eb1_DDR4_ODT}
set_property PACKAGE_PIN AU44 [get_ports {c5_ddr4_odt[0]}]
# {tb2_eb1_DDR4_C2_ODT1}
set_property PACKAGE_PIN AV46 [get_ports {c5_ddr4_odt[1]}]
# {tb2_eb1_DDR4_RESET_N}
set_property PACKAGE_PIN AT44 [get_ports {c5_ddr4_reset_n}]

#-----------------------------------------------------------
#              MIG-BA2                                     -
#-----------------------------------------------------------

# {ba2_eb1_CLK_IN_P}
set_property PACKAGE_PIN Y52 [get_ports {c6_sys_clk_p}]
# {ba2_eb1_CLK_IN_N}
set_property PACKAGE_PIN Y53 [get_ports {c6_sys_clk_n}]
# {ba2_eb1_DDR4_ACT_N}
set_property PACKAGE_PIN AB48 [get_ports {c6_ddr4_act_n}]
# {ba2_eb1_DDR4_A0}
set_property PACKAGE_PIN AC53 [get_ports {c6_ddr4_adr[0]}]
# {ba2_eb1_DDR4_A1}
set_property PACKAGE_PIN AC54 [get_ports {c6_ddr4_adr[1]}]
# {ba2_eb1_DDR4_A2}
set_property PACKAGE_PIN AB56 [get_ports {c6_ddr4_adr[2]}]
# {ba2_eb1_DDR4_A3}
set_property PACKAGE_PIN AB57 [get_ports {c6_ddr4_adr[3]}]
# {ba2_eb1_DDR4_A4}
set_property PACKAGE_PIN AC55 [get_ports {c6_ddr4_adr[4]}]
# {ba2_eb1_DDR4_A5}
set_property PACKAGE_PIN AC56 [get_ports {c6_ddr4_adr[5]}]
# {ba2_eb1_DDR4_A6}
set_property PACKAGE_PIN AB53 [get_ports {c6_ddr4_adr[6]}]
# {ba2_eb1_DDR4_A7}
set_property PACKAGE_PIN AB54 [get_ports {c6_ddr4_adr[7]}]
# {ba2_eb1_DDR4_A8}
set_property PACKAGE_PIN AA56 [get_ports {c6_ddr4_adr[8]}]
# {ba2_eb1_DDR4_A9}
set_property PACKAGE_PIN AA57 [get_ports {c6_ddr4_adr[9]}]
# {ba2_eb1_DDR4_A10_AP}
set_property PACKAGE_PIN V53 [get_ports {c6_ddr4_adr[10]}]
# {ba2_eb1_DDR4_A11}
set_property PACKAGE_PIN V54 [get_ports {c6_ddr4_adr[11]}]
# {ba2_eb1_DDR4_A12_BC_N}
set_property PACKAGE_PIN W55 [get_ports {c6_ddr4_adr[12]}]
# {ba2_eb1_DDR4_A13}
set_property PACKAGE_PIN W56 [get_ports {c6_ddr4_adr[13]}]
# {ba2_eb1_DDR4_A14_WE_N}
set_property PACKAGE_PIN V55 [get_ports {c6_ddr4_adr[14]}]
# {ba2_eb1_DDR4_A15_CAS_N}
set_property PACKAGE_PIN V56 [get_ports {c6_ddr4_adr[15]}]
# {ba2_eb1_DDR4_A16_RAS_N}
set_property PACKAGE_PIN Y54 [get_ports {c6_ddr4_adr[16]}]
# {ba2_eb1_DDR4_BA0}
set_property PACKAGE_PIN Y55 [get_ports {c6_ddr4_ba[0]}]
# {ba2_eb1_DDR4_BA1}
set_property PACKAGE_PIN W52 [get_ports {c6_ddr4_ba[1]}]
# {ba2_eb1_DDR4_BG0}
set_property PACKAGE_PIN W53 [get_ports {c6_ddr4_bg[0]}]
# {ba2_eb1_DDR4_BG1}
set_property PACKAGE_PIN AA46 [get_ports {c6_ddr4_bg[1]}]
# {ba2_eb1_DDR4_CK_C}
set_property PACKAGE_PIN AA55 [get_ports {c6_ddr4_ck_c[0]}]
# {ba2_eb1_DDR4_CK_T}
set_property PACKAGE_PIN AA54 [get_ports {c6_ddr4_ck_t[0]}]
# {ba2_eb1_DDR4_CKE}
set_property PACKAGE_PIN W57 [get_ports {c6_ddr4_cke[0]}]
# {ba2_eb1_DDR4_C0_CKE1}
set_property PACKAGE_PIN AC45 [get_ports {c6_ddr4_cke[1]}]
# {ba2_eb1_DDR4_CS_N}
set_property PACKAGE_PIN AA50 [get_ports {c6_ddr4_cs_n[0]}]
# {ba2_eb1_DDR4_C1_CS1}
set_property PACKAGE_PIN AA47 [get_ports {c6_ddr4_cs_n[1]}]
# {ba2_eb1_DDR4_DQ00_DM_DBI_N}
set_property PACKAGE_PIN AH58 [get_ports {c6_ddr4_dm_dbi_n[0]}]
# {ba2_eb1_DDR4_DQ01_DM_DBI_N}
set_property PACKAGE_PIN AE59 [get_ports {c6_ddr4_dm_dbi_n[1]}]
# {ba2_eb1_DDR4_DQ02_DM_DBI_N}
set_property PACKAGE_PIN U56 [get_ports {c6_ddr4_dm_dbi_n[2]}]
# {ba2_eb1_DDR4_DQ03_DM_DBI_N}
set_property PACKAGE_PIN M53 [get_ports {c6_ddr4_dm_dbi_n[3]}]
# {ba2_eb1_DDR4_DQ04_DM_DBI_N}
set_property PACKAGE_PIN W60 [get_ports {c6_ddr4_dm_dbi_n[4]}]
# {ba2_eb1_DDR4_DQ05_DM_DBI_N}
set_property PACKAGE_PIN AB51 [get_ports {c6_ddr4_dm_dbi_n[5]}]
# {ba2_eb1_DDR4_DQ06_DM_DBI_N}
set_property PACKAGE_PIN AB61 [get_ports {c6_ddr4_dm_dbi_n[6]}]
# {ba2_eb1_DDR4_DQ07_DM_DBI_N}
set_property PACKAGE_PIN R52 [get_ports {c6_ddr4_dm_dbi_n[7]}]
# {ba2_eb1_DDR4_DQ08_DM_DBI_N}
set_property PACKAGE_PIN P57 [get_ports {c6_ddr4_dm_dbi_n[8]}]
# {ba2_eb1_DDR4_DQ00_D0_DX00}
set_property PACKAGE_PIN AG61 [get_ports {c6_ddr4_dq[0]}]
# {ba2_eb1_DDR4_DQ00_D1_DX01}
set_property PACKAGE_PIN AF61 [get_ports {c6_ddr4_dq[1]}]
# {ba2_eb1_DDR4_DQ00_D2_DX02}
set_property PACKAGE_PIN AF62 [get_ports {c6_ddr4_dq[2]}]
# {ba2_eb1_DDR4_DQ00_D3_DX03}
set_property PACKAGE_PIN AE62 [get_ports {c6_ddr4_dq[3]}]
# {ba2_eb1_DDR4_DQ00_D4_DX04}
set_property PACKAGE_PIN AF59 [get_ports {c6_ddr4_dq[4]}]
# {ba2_eb1_DDR4_DQ00_D5_DX05}
set_property PACKAGE_PIN AF60 [get_ports {c6_ddr4_dq[5]}]
# {ba2_eb1_DDR4_DQ00_D6_DX06}
set_property PACKAGE_PIN AG58 [get_ports {c6_ddr4_dq[6]}]
# {ba2_eb1_DDR4_DQ00_D7_DX07}
set_property PACKAGE_PIN AG59 [get_ports {c6_ddr4_dq[7]}]
# {ba2_eb1_DDR4_DQ01_D0_DX08}
set_property PACKAGE_PIN AC58 [get_ports {c6_ddr4_dq[8]}]
# {ba2_eb1_DDR4_DQ01_D1_DX09}
set_property PACKAGE_PIN AC59 [get_ports {c6_ddr4_dq[9]}]
# {ba2_eb1_DDR4_DQ01_D2_DX10}
set_property PACKAGE_PIN AD62 [get_ports {c6_ddr4_dq[10]}]
# {ba2_eb1_DDR4_DQ01_D3_DX11}
set_property PACKAGE_PIN AD63 [get_ports {c6_ddr4_dq[11]}]
# {ba2_eb1_DDR4_DQ01_D4_DX12}
set_property PACKAGE_PIN AD60 [get_ports {c6_ddr4_dq[12]}]
# {ba2_eb1_DDR4_DQ01_D5_DX13}
set_property PACKAGE_PIN AD61 [get_ports {c6_ddr4_dq[13]}]
# {ba2_eb1_DDR4_DQ01_D6_DX14}
set_property PACKAGE_PIN AC60 [get_ports {c6_ddr4_dq[14]}]
# {ba2_eb1_DDR4_DQ01_D7_DX15}
set_property PACKAGE_PIN AC61 [get_ports {c6_ddr4_dq[15]}]
# {ba2_eb1_DDR4_DQ02_D0_DX16}
set_property PACKAGE_PIN R54 [get_ports {c6_ddr4_dq[16]}]
# {ba2_eb1_DDR4_DQ02_D1_DX17}
set_property PACKAGE_PIN R55 [get_ports {c6_ddr4_dq[17]}]
# {ba2_eb1_DDR4_DQ02_D2_DX18}
set_property PACKAGE_PIN P55 [get_ports {c6_ddr4_dq[18]}]
# {ba2_eb1_DDR4_DQ02_D3_DX19}
set_property PACKAGE_PIN P56 [get_ports {c6_ddr4_dq[19]}]
# {ba2_eb1_DDR4_DQ02_D4_DX20}
set_property PACKAGE_PIN T56 [get_ports {c6_ddr4_dq[20]}]
# {ba2_eb1_DDR4_DQ02_D5_DX21}
set_property PACKAGE_PIN T57 [get_ports {c6_ddr4_dq[21]}]
# {ba2_eb1_DDR4_DQ02_D6_DX22}
set_property PACKAGE_PIN R57 [get_ports {c6_ddr4_dq[22]}]
# {ba2_eb1_DDR4_DQ02_D7_DX23}
set_property PACKAGE_PIN R58 [get_ports {c6_ddr4_dq[23]}]
# {ba2_eb1_DDR4_DQ03_D0_DX24}
set_property PACKAGE_PIN J51 [get_ports {c6_ddr4_dq[24]}]
# {ba2_eb1_DDR4_DQ03_D1_DX25}
set_property PACKAGE_PIN J52 [get_ports {c6_ddr4_dq[25]}]
# {ba2_eb1_DDR4_DQ03_D2_DX26}
set_property PACKAGE_PIN L54 [get_ports {c6_ddr4_dq[26]}]
# {ba2_eb1_DDR4_DQ03_D3_DX27}
set_property PACKAGE_PIN K54 [get_ports {c6_ddr4_dq[27]}]
# {ba2_eb1_DDR4_DQ03_D4_DX28}
set_property PACKAGE_PIN L51 [get_ports {c6_ddr4_dq[28]}]
# {ba2_eb1_DDR4_DQ03_D5_DX29}
set_property PACKAGE_PIN L52 [get_ports {c6_ddr4_dq[29]}]
# {ba2_eb1_DDR4_DQ03_D6_DX30}
set_property PACKAGE_PIN M51 [get_ports {c6_ddr4_dq[30]}]
# {ba2_eb1_DDR4_DQ03_D7_DX31}
set_property PACKAGE_PIN M52 [get_ports {c6_ddr4_dq[31]}]
# {ba2_eb1_DDR4_DQ04_D0_DX32}
set_property PACKAGE_PIN W62 [get_ports {c6_ddr4_dq[32]}]
# {ba2_eb1_DDR4_DQ04_D1_DX33}
set_property PACKAGE_PIN W63 [get_ports {c6_ddr4_dq[33]}]
# {ba2_eb1_DDR4_DQ04_D2_DX34}
set_property PACKAGE_PIN V58 [get_ports {c6_ddr4_dq[34]}]
# {ba2_eb1_DDR4_DQ04_D3_DX35}
set_property PACKAGE_PIN V59 [get_ports {c6_ddr4_dq[35]}]
# {ba2_eb1_DDR4_DQ04_D4_DX36}
set_property PACKAGE_PIN V63 [get_ports {c6_ddr4_dq[36]}]
# {ba2_eb1_DDR4_DQ04_D5_DX37}
set_property PACKAGE_PIN U63 [get_ports {c6_ddr4_dq[37]}]
# {ba2_eb1_DDR4_DQ04_D6_DX38}
set_property PACKAGE_PIN U61 [get_ports {c6_ddr4_dq[38]}]
# {ba2_eb1_DDR4_DQ04_D7_DX39}
set_property PACKAGE_PIN U62 [get_ports {c6_ddr4_dq[39]}]
# {ba2_eb1_DDR4_DQ05_D0_DX40}
set_property PACKAGE_PIN AA51 [get_ports {c6_ddr4_dq[40]}]
# {ba2_eb1_DDR4_DQ05_D1_DX41}
set_property PACKAGE_PIN AA52 [get_ports {c6_ddr4_dq[41]}]
# {ba2_eb1_DDR4_DQ05_D2_DX42}
set_property PACKAGE_PIN W51 [get_ports {c6_ddr4_dq[42]}]
# {ba2_eb1_DDR4_DQ05_D3_DX43}
set_property PACKAGE_PIN V51 [get_ports {c6_ddr4_dq[43]}]
# {ba2_eb1_DDR4_DQ05_D4_DX44}
set_property PACKAGE_PIN AC50 [get_ports {c6_ddr4_dq[44]}]
# {ba2_eb1_DDR4_DQ05_D5_DX45}
set_property PACKAGE_PIN AC51 [get_ports {c6_ddr4_dq[45]}]
# {ba2_eb1_DDR4_DQ05_D6_DX46}
set_property PACKAGE_PIN AB49 [get_ports {c6_ddr4_dq[46]}]
# {ba2_eb1_DDR4_DQ05_D7_DX47}
set_property PACKAGE_PIN AA49 [get_ports {c6_ddr4_dq[47]}]
# {ba2_eb1_DDR4_DQ06_D0_DX48}
set_property PACKAGE_PIN AA59 [get_ports {c6_ddr4_dq[48]}]
# {ba2_eb1_DDR4_DQ06_D1_DX49}
set_property PACKAGE_PIN AA60 [get_ports {c6_ddr4_dq[49]}]
# {ba2_eb1_DDR4_DQ06_D2_DX50}
set_property PACKAGE_PIN Y62 [get_ports {c6_ddr4_dq[50]}]
# {ba2_eb1_DDR4_DQ06_D3_DX51}
set_property PACKAGE_PIN Y63 [get_ports {c6_ddr4_dq[51]}]
# {ba2_eb1_DDR4_DQ06_D4_DX52}
set_property PACKAGE_PIN AA61 [get_ports {c6_ddr4_dq[52]}]
# {ba2_eb1_DDR4_DQ06_D5_DX53}
set_property PACKAGE_PIN AA62 [get_ports {c6_ddr4_dq[53]}]
# {ba2_eb1_DDR4_DQ06_D6_DX54}
set_property PACKAGE_PIN AB58 [get_ports {c6_ddr4_dq[54]}]
# {ba2_eb1_DDR4_DQ06_D7_DX55}
set_property PACKAGE_PIN AB59 [get_ports {c6_ddr4_dq[55]}]
# {ba2_eb1_DDR4_DQ07_D0_DX56}
set_property PACKAGE_PIN P52 [get_ports {c6_ddr4_dq[56]}]
# {ba2_eb1_DDR4_DQ07_D1_DX57}
set_property PACKAGE_PIN P53 [get_ports {c6_ddr4_dq[57]}]
# {ba2_eb1_DDR4_DQ07_D2_DX58}
set_property PACKAGE_PIN U52 [get_ports {c6_ddr4_dq[58]}]
# {ba2_eb1_DDR4_DQ07_D3_DX59}
set_property PACKAGE_PIN U53 [get_ports {c6_ddr4_dq[59]}]
# {ba2_eb1_DDR4_DQ07_D4_DX60}
set_property PACKAGE_PIN T51 [get_ports {c6_ddr4_dq[60]}]
# {ba2_eb1_DDR4_DQ07_D5_DX61}
set_property PACKAGE_PIN T52 [get_ports {c6_ddr4_dq[61]}]
# {ba2_eb1_DDR4_DQ07_D6_DX62}
set_property PACKAGE_PIN P51 [get_ports {c6_ddr4_dq[62]}]
# {ba2_eb1_DDR4_DQ07_D7_DX63}
set_property PACKAGE_PIN N51 [get_ports {c6_ddr4_dq[63]}]
# {ba2_eb1_DDR4_DQ08_D0_DX64}
set_property PACKAGE_PIN K57 [get_ports {c6_ddr4_dq[64]}]
# {ba2_eb1_DDR4_DQ08_D1_DX65}
set_property PACKAGE_PIN K58 [get_ports {c6_ddr4_dq[65]}]
# {ba2_eb1_DDR4_DQ08_D2_DX66}
set_property PACKAGE_PIN M57 [get_ports {c6_ddr4_dq[66]}]
# {ba2_eb1_DDR4_DQ08_D3_DX67}
set_property PACKAGE_PIN L57 [get_ports {c6_ddr4_dq[67]}]
# {ba2_eb1_DDR4_DQ08_D4_DX68}
set_property PACKAGE_PIN N55 [get_ports {c6_ddr4_dq[68]}]
# {ba2_eb1_DDR4_DQ08_D5_DX69}
set_property PACKAGE_PIN N56 [get_ports {c6_ddr4_dq[69]}]
# {ba2_eb1_DDR4_DQ08_D6_DX70}
set_property PACKAGE_PIN N58 [get_ports {c6_ddr4_dq[70]}]
# {ba2_eb1_DDR4_DQ08_D7_DX71}
set_property PACKAGE_PIN M58 [get_ports {c6_ddr4_dq[71]}]
# {ba2_eb1_DDR4_DQ00_DQS_C}
set_property PACKAGE_PIN AG63 [get_ports {c6_ddr4_dqs_c[0]}]
# {ba2_eb1_DDR4_DQ01_DQS_C}
set_property PACKAGE_PIN AB63 [get_ports {c6_ddr4_dqs_c[1]}]
# {ba2_eb1_DDR4_DQ02_DQS_C}
set_property PACKAGE_PIN T55 [get_ports {c6_ddr4_dqs_c[2]}]
# {ba2_eb1_DDR4_DQ03_DQS_C}
set_property PACKAGE_PIN K53 [get_ports {c6_ddr4_dqs_c[3]}]
# {ba2_eb1_DDR4_DQ04_DQS_C}
set_property PACKAGE_PIN V61 [get_ports {c6_ddr4_dqs_c[4]}]
# {ba2_eb1_DDR4_DQ05_DQS_C}
set_property PACKAGE_PIN Y50 [get_ports {c6_ddr4_dqs_c[5]}]
# {ba2_eb1_DDR4_DQ06_DQS_C}
set_property PACKAGE_PIN Y60 [get_ports {c6_ddr4_dqs_c[6]}]
# {ba2_eb1_DDR4_DQ07_DQS_C}
set_property PACKAGE_PIN N54 [get_ports {c6_ddr4_dqs_c[7]}]
# {ba2_eb1_DDR4_DQ08_DQS_C}
set_property PACKAGE_PIN L56 [get_ports {c6_ddr4_dqs_c[8]}]
# {ba2_eb1_DDR4_DQ00_DQS_T}
set_property PACKAGE_PIN AG62 [get_ports {c6_ddr4_dqs_t[0]}]
# {ba2_eb1_DDR4_DQ01_DQS_T}
set_property PACKAGE_PIN AC63 [get_ports {c6_ddr4_dqs_t[1]}]
# {ba2_eb1_DDR4_DQ02_DQS_T}
set_property PACKAGE_PIN T54 [get_ports {c6_ddr4_dqs_t[2]}]
# {ba2_eb1_DDR4_DQ03_DQS_T}
set_property PACKAGE_PIN K52 [get_ports {c6_ddr4_dqs_t[3]}]
# {ba2_eb1_DDR4_DQ04_DQS_T}
set_property PACKAGE_PIN V60 [get_ports {c6_ddr4_dqs_t[4]}]
# {ba2_eb1_DDR4_DQ05_DQS_T}
set_property PACKAGE_PIN Y49 [get_ports {c6_ddr4_dqs_t[5]}]
# {ba2_eb1_DDR4_DQ06_DQS_T}
set_property PACKAGE_PIN Y59 [get_ports {c6_ddr4_dqs_t[6]}]
# {ba2_eb1_DDR4_DQ07_DQS_T}
set_property PACKAGE_PIN N53 [get_ports {c6_ddr4_dqs_t[7]}]
# {ba2_eb1_DDR4_DQ08_DQS_T}
set_property PACKAGE_PIN M56 [get_ports {c6_ddr4_dqs_t[8]}]
# {ba2_eb1_DDR4_ODT}
set_property PACKAGE_PIN Y48 [get_ports {c6_ddr4_odt[0]}]
# {ba2_eb1_DDR4_C2_ODT1}
set_property PACKAGE_PIN Y47 [get_ports {c6_ddr4_odt[1]}]
# {ba2_eb1_DDR4_RESET_N}
set_property PACKAGE_PIN AB46 [get_ports {c6_ddr4_reset_n}]

#-----------------------------------------------------------
#              MIG-BA0                                     -
#-----------------------------------------------------------

## {ba0_eb1_CLK_IN_P}
#set_property PACKAGE_PIN B22 [get_ports {c7_sys_clk_p}]
## {ba0_eb1_CLK_IN_N}
#set_property PACKAGE_PIN B21 [get_ports {c7_sys_clk_n}]
## {ba0_eb1_DDR4_ACT_N}
#set_property PACKAGE_PIN F25 [get_ports {c7_ddr4_act_n}]
## {ba0_eb1_DDR4_A0}
#set_property PACKAGE_PIN D26 [get_ports {c7_ddr4_adr[0]}]
## {ba0_eb1_DDR4_A1}
#set_property PACKAGE_PIN D25 [get_ports {c7_ddr4_adr[1]}]
## {ba0_eb1_DDR4_A2}
#set_property PACKAGE_PIN A26 [get_ports {c7_ddr4_adr[2]}]
## {ba0_eb1_DDR4_A3}
#set_property PACKAGE_PIN A25 [get_ports {c7_ddr4_adr[3]}]
## {ba0_eb1_DDR4_A4}
#set_property PACKAGE_PIN C25 [get_ports {c7_ddr4_adr[4]}]
## {ba0_eb1_DDR4_A5}
#set_property PACKAGE_PIN C24 [get_ports {c7_ddr4_adr[5]}]
## {ba0_eb1_DDR4_A6}
#set_property PACKAGE_PIN D23 [get_ports {c7_ddr4_adr[6]}]
## {ba0_eb1_DDR4_A7}
#set_property PACKAGE_PIN C23 [get_ports {c7_ddr4_adr[7]}]
## {ba0_eb1_DDR4_A8}
#set_property PACKAGE_PIN C26 [get_ports {c7_ddr4_adr[8]}]
## {ba0_eb1_DDR4_A9}
#set_property PACKAGE_PIN B26 [get_ports {c7_ddr4_adr[9]}]
## {ba0_eb1_DDR4_A10_AP}
#set_property PACKAGE_PIN A22 [get_ports {c7_ddr4_adr[10]}]
## {ba0_eb1_DDR4_A11}
#set_property PACKAGE_PIN A21 [get_ports {c7_ddr4_adr[11]}]
## {ba0_eb1_DDR4_A12_BC_N}
#set_property PACKAGE_PIN C18 [get_ports {c7_ddr4_adr[12]}]
## {ba0_eb1_DDR4_A13}
#set_property PACKAGE_PIN B18 [get_ports {c7_ddr4_adr[13]}]
## {ba0_eb1_DDR4_A14_WE_N}
#set_property PACKAGE_PIN B19 [get_ports {c7_ddr4_adr[14]}]
## {ba0_eb1_DDR4_A15_CAS_N}
#set_property PACKAGE_PIN A19 [get_ports {c7_ddr4_adr[15]}]
## {ba0_eb1_DDR4_A16_RAS_N}
#set_property PACKAGE_PIN B17 [get_ports {c7_ddr4_adr[16]}]
## {ba0_eb1_DDR4_BA0}
#set_property PACKAGE_PIN A17 [get_ports {c7_ddr4_ba[0]}]
## {ba0_eb1_DDR4_BA1}
#set_property PACKAGE_PIN C20 [get_ports {c7_ddr4_ba[1]}]
## {ba0_eb1_DDR4_BG0}
#set_property PACKAGE_PIN C19 [get_ports {c7_ddr4_bg[0]}]
## {ba0_eb1_DDR4_BG1}
#set_property PACKAGE_PIN F22 [get_ports {c7_ddr4_bg[1]}]
## {ba0_eb1_DDR4_CK_C}
#set_property PACKAGE_PIN A24 [get_ports {c7_ddr4_ck_c[0]}]
## {ba0_eb1_DDR4_CK_T}
#set_property PACKAGE_PIN B24 [get_ports {c7_ddr4_ck_t[0]}]
## {ba0_eb1_DDR4_CKE}
#set_property PACKAGE_PIN A20 [get_ports {c7_ddr4_cke[0]}]
## {ba0_eb1_DDR4_C0_CKE1}
#set_property PACKAGE_PIN E25 [get_ports {c7_ddr4_cke[1]}]
## {ba0_eb1_DDR4_CS_N}
#set_property PACKAGE_PIN F21 [get_ports {c7_ddr4_cs_n[0]}]
## {ba0_eb1_DDR4_C1_CS1}
#set_property PACKAGE_PIN G24 [get_ports {c7_ddr4_cs_n[1]}]
## {ba0_eb1_DDR4_DQ00_DM_DBI_N}
#set_property PACKAGE_PIN W41 [get_ports {c7_ddr4_dm_dbi_n[0]}]
## {ba0_eb1_DDR4_DQ01_DM_DBI_N}
#set_property PACKAGE_PIN P45 [get_ports {c7_ddr4_dm_dbi_n[1]}]
## {ba0_eb1_DDR4_DQ02_DM_DBI_N}
#set_property PACKAGE_PIN T20 [get_ports {c7_ddr4_dm_dbi_n[2]}]
## {ba0_eb1_DDR4_DQ03_DM_DBI_N}
#set_property PACKAGE_PIN H19 [get_ports {c7_ddr4_dm_dbi_n[3]}]
## {ba0_eb1_DDR4_DQ04_DM_DBI_N}
#set_property PACKAGE_PIN H43 [get_ports {c7_ddr4_dm_dbi_n[4]}]
## {ba0_eb1_DDR4_DQ05_DM_DBI_N}
#set_property PACKAGE_PIN E20 [get_ports {c7_ddr4_dm_dbi_n[5]}]
## {ba0_eb1_DDR4_DQ06_DM_DBI_N}
#set_property PACKAGE_PIN N44 [get_ports {c7_ddr4_dm_dbi_n[6]}]
## {ba0_eb1_DDR4_DQ07_DM_DBI_N}
#set_property PACKAGE_PIN M19 [get_ports {c7_ddr4_dm_dbi_n[7]}]
## {ba0_eb1_DDR4_DQ08_DM_DBI_N}
#set_property PACKAGE_PIN W21 [get_ports {c7_ddr4_dm_dbi_n[8]}]
## {ba0_eb1_DDR4_DQ00_D0_DX00}
#set_property PACKAGE_PIN V43 [get_ports {c7_ddr4_dq[0]}]
## {ba0_eb1_DDR4_DQ00_D1_DX01}
#set_property PACKAGE_PIN V44 [get_ports {c7_ddr4_dq[1]}]
## {ba0_eb1_DDR4_DQ00_D2_DX02}
#set_property PACKAGE_PIN U43 [get_ports {c7_ddr4_dq[2]}]
## {ba0_eb1_DDR4_DQ00_D3_DX03}
#set_property PACKAGE_PIN U44 [get_ports {c7_ddr4_dq[3]}]
## {ba0_eb1_DDR4_DQ00_D4_DX04}
#set_property PACKAGE_PIN W45 [get_ports {c7_ddr4_dq[4]}]
## {ba0_eb1_DDR4_DQ00_D5_DX05}
#set_property PACKAGE_PIN W46 [get_ports {c7_ddr4_dq[5]}]
## {ba0_eb1_DDR4_DQ00_D6_DX06}
#set_property PACKAGE_PIN W42 [get_ports {c7_ddr4_dq[6]}]
## {ba0_eb1_DDR4_DQ00_D7_DX07}
#set_property PACKAGE_PIN W43 [get_ports {c7_ddr4_dq[7]}]
## {ba0_eb1_DDR4_DQ01_D0_DX08}
#set_property PACKAGE_PIN R44 [get_ports {c7_ddr4_dq[8]}]
## {ba0_eb1_DDR4_DQ01_D1_DX09}
#set_property PACKAGE_PIN R45 [get_ports {c7_ddr4_dq[9]}]
## {ba0_eb1_DDR4_DQ01_D2_DX10}
#set_property PACKAGE_PIN T44 [get_ports {c7_ddr4_dq[10]}]
## {ba0_eb1_DDR4_DQ01_D3_DX11}
#set_property PACKAGE_PIN T45 [get_ports {c7_ddr4_dq[11]}]
## {ba0_eb1_DDR4_DQ01_D4_DX12}
#set_property PACKAGE_PIN P42 [get_ports {c7_ddr4_dq[12]}]
## {ba0_eb1_DDR4_DQ01_D5_DX13}
#set_property PACKAGE_PIN P43 [get_ports {c7_ddr4_dq[13]}]
## {ba0_eb1_DDR4_DQ01_D6_DX14}
#set_property PACKAGE_PIN R42 [get_ports {c7_ddr4_dq[14]}]
## {ba0_eb1_DDR4_DQ01_D7_DX15}
#set_property PACKAGE_PIN R43 [get_ports {c7_ddr4_dq[15]}]
## {ba0_eb1_DDR4_DQ02_D0_DX16}
#set_property PACKAGE_PIN P18 [get_ports {c7_ddr4_dq[16]}]
## {ba0_eb1_DDR4_DQ02_D1_DX17}
#set_property PACKAGE_PIN P17 [get_ports {c7_ddr4_dq[17]}]
## {ba0_eb1_DDR4_DQ02_D2_DX18}
#set_property PACKAGE_PIN N19 [get_ports {c7_ddr4_dq[18]}]
## {ba0_eb1_DDR4_DQ02_D3_DX19}
#set_property PACKAGE_PIN N18 [get_ports {c7_ddr4_dq[19]}]
## {ba0_eb1_DDR4_DQ02_D4_DX20}
#set_property PACKAGE_PIN T19 [get_ports {c7_ddr4_dq[20]}]
## {ba0_eb1_DDR4_DQ02_D5_DX21}
#set_property PACKAGE_PIN R19 [get_ports {c7_ddr4_dq[21]}]
## {ba0_eb1_DDR4_DQ02_D6_DX22}
#set_property PACKAGE_PIN R18 [get_ports {c7_ddr4_dq[22]}]
## {ba0_eb1_DDR4_DQ02_D7_DX23}
#set_property PACKAGE_PIN R17 [get_ports {c7_ddr4_dq[23]}]
## {ba0_eb1_DDR4_DQ03_D0_DX24}
#set_property PACKAGE_PIN J18 [get_ports {c7_ddr4_dq[24]}]
## {ba0_eb1_DDR4_DQ03_D1_DX25}
#set_property PACKAGE_PIN J17 [get_ports {c7_ddr4_dq[25]}]
## {ba0_eb1_DDR4_DQ03_D2_DX26}
#set_property PACKAGE_PIN J16 [get_ports {c7_ddr4_dq[26]}]
## {ba0_eb1_DDR4_DQ03_D3_DX27}
#set_property PACKAGE_PIN H16 [get_ports {c7_ddr4_dq[27]}]
## {ba0_eb1_DDR4_DQ03_D4_DX28}
#set_property PACKAGE_PIN J21 [get_ports {c7_ddr4_dq[28]}]
## {ba0_eb1_DDR4_DQ03_D5_DX29}
#set_property PACKAGE_PIN H21 [get_ports {c7_ddr4_dq[29]}]
## {ba0_eb1_DDR4_DQ03_D6_DX30}
#set_property PACKAGE_PIN J20 [get_ports {c7_ddr4_dq[30]}]
## {ba0_eb1_DDR4_DQ03_D7_DX31}
#set_property PACKAGE_PIN H20 [get_ports {c7_ddr4_dq[31]}]
## {ba0_eb1_DDR4_DQ04_D0_DX32}
#set_property PACKAGE_PIN G43 [get_ports {c7_ddr4_dq[32]}]
## {ba0_eb1_DDR4_DQ04_D1_DX33}
#set_property PACKAGE_PIN G44 [get_ports {c7_ddr4_dq[33]}]
## {ba0_eb1_DDR4_DQ04_D2_DX34}
#set_property PACKAGE_PIN J42 [get_ports {c7_ddr4_dq[34]}]
## {ba0_eb1_DDR4_DQ04_D3_DX35}
#set_property PACKAGE_PIN J43 [get_ports {c7_ddr4_dq[35]}]
## {ba0_eb1_DDR4_DQ04_D4_DX36}
#set_property PACKAGE_PIN G41 [get_ports {c7_ddr4_dq[36]}]
## {ba0_eb1_DDR4_DQ04_D5_DX37}
#set_property PACKAGE_PIN G42 [get_ports {c7_ddr4_dq[37]}]
## {ba0_eb1_DDR4_DQ04_D6_DX38}
#set_property PACKAGE_PIN J45 [get_ports {c7_ddr4_dq[38]}]
## {ba0_eb1_DDR4_DQ04_D7_DX39}
#set_property PACKAGE_PIN H45 [get_ports {c7_ddr4_dq[39]}]
## {ba0_eb1_DDR4_DQ05_D0_DX40}
#set_property PACKAGE_PIN D21 [get_ports {c7_ddr4_dq[40]}]
## {ba0_eb1_DDR4_DQ05_D1_DX41}
#set_property PACKAGE_PIN C21 [get_ports {c7_ddr4_dq[41]}]
## {ba0_eb1_DDR4_DQ05_D2_DX42}
#set_property PACKAGE_PIN F20 [get_ports {c7_ddr4_dq[42]}]
## {ba0_eb1_DDR4_DQ05_D3_DX43}
#set_property PACKAGE_PIN F19 [get_ports {c7_ddr4_dq[43]}]
## {ba0_eb1_DDR4_DQ05_D4_DX44}
#set_property PACKAGE_PIN F17 [get_ports {c7_ddr4_dq[44]}]
## {ba0_eb1_DDR4_DQ05_D5_DX45}
#set_property PACKAGE_PIN E17 [get_ports {c7_ddr4_dq[45]}]
## {ba0_eb1_DDR4_DQ05_D6_DX46}
#set_property PACKAGE_PIN E19 [get_ports {c7_ddr4_dq[46]}]
## {ba0_eb1_DDR4_DQ05_D7_DX47}
#set_property PACKAGE_PIN E18 [get_ports {c7_ddr4_dq[47]}]
## {ba0_eb1_DDR4_DQ06_D0_DX48}
#set_property PACKAGE_PIN K42 [get_ports {c7_ddr4_dq[48]}]
## {ba0_eb1_DDR4_DQ06_D1_DX49}
#set_property PACKAGE_PIN K43 [get_ports {c7_ddr4_dq[49]}]
## {ba0_eb1_DDR4_DQ06_D2_DX50}
#set_property PACKAGE_PIN L44 [get_ports {c7_ddr4_dq[50]}]
## {ba0_eb1_DDR4_DQ06_D3_DX51}
#set_property PACKAGE_PIN L45 [get_ports {c7_ddr4_dq[51]}]
## {ba0_eb1_DDR4_DQ06_D4_DX52}
#set_property PACKAGE_PIN N43 [get_ports {c7_ddr4_dq[52]}]
## {ba0_eb1_DDR4_DQ06_D5_DX53}
#set_property PACKAGE_PIN M43 [get_ports {c7_ddr4_dq[53]}]
## {ba0_eb1_DDR4_DQ06_D6_DX54}
#set_property PACKAGE_PIN L41 [get_ports {c7_ddr4_dq[54]}]
## {ba0_eb1_DDR4_DQ06_D7_DX55}
#set_property PACKAGE_PIN L42 [get_ports {c7_ddr4_dq[55]}]
## {ba0_eb1_DDR4_DQ07_D0_DX56}
#set_property PACKAGE_PIN L19 [get_ports {c7_ddr4_dq[56]}]
## {ba0_eb1_DDR4_DQ07_D1_DX57}
#set_property PACKAGE_PIN K19 [get_ports {c7_ddr4_dq[57]}]
## {ba0_eb1_DDR4_DQ07_D2_DX58}
#set_property PACKAGE_PIN M17 [get_ports {c7_ddr4_dq[58]}]
## {ba0_eb1_DDR4_DQ07_D3_DX59}
#set_property PACKAGE_PIN M16 [get_ports {c7_ddr4_dq[59]}]
## {ba0_eb1_DDR4_DQ07_D4_DX60}
#set_property PACKAGE_PIN L20 [get_ports {c7_ddr4_dq[60]}]
## {ba0_eb1_DDR4_DQ07_D5_DX61}
#set_property PACKAGE_PIN K20 [get_ports {c7_ddr4_dq[61]}]
## {ba0_eb1_DDR4_DQ07_D6_DX62}
#set_property PACKAGE_PIN K18 [get_ports {c7_ddr4_dq[62]}]
## {ba0_eb1_DDR4_DQ07_D7_DX63}
#set_property PACKAGE_PIN K17 [get_ports {c7_ddr4_dq[63]}]
## {ba0_eb1_DDR4_DQ08_D0_DX64}
#set_property PACKAGE_PIN U19 [get_ports {c7_ddr4_dq[64]}]
## {ba0_eb1_DDR4_DQ08_D1_DX65}
#set_property PACKAGE_PIN U18 [get_ports {c7_ddr4_dq[65]}]
## {ba0_eb1_DDR4_DQ08_D2_DX66}
#set_property PACKAGE_PIN W18 [get_ports {c7_ddr4_dq[66]}]
## {ba0_eb1_DDR4_DQ08_D3_DX67}
#set_property PACKAGE_PIN V18 [get_ports {c7_ddr4_dq[67]}]
## {ba0_eb1_DDR4_DQ08_D4_DX68}
#set_property PACKAGE_PIN T17 [get_ports {c7_ddr4_dq[68]}]
## {ba0_eb1_DDR4_DQ08_D5_DX69}
#set_property PACKAGE_PIN T16 [get_ports {c7_ddr4_dq[69]}]
## {ba0_eb1_DDR4_DQ08_D6_DX70}
#set_property PACKAGE_PIN V20 [get_ports {c7_ddr4_dq[70]}]
## {ba0_eb1_DDR4_DQ08_D7_DX71}
#set_property PACKAGE_PIN V19 [get_ports {c7_ddr4_dq[71]}]
## {ba0_eb1_DDR4_DQ00_DQS_C}
#set_property PACKAGE_PIN U42 [get_ports {c7_ddr4_dqs_c[0]}]
## {ba0_eb1_DDR4_DQ01_DQS_C}
#set_property PACKAGE_PIN T42 [get_ports {c7_ddr4_dqs_c[1]}]
## {ba0_eb1_DDR4_DQ02_DQS_C}
#set_property PACKAGE_PIN N16 [get_ports {c7_ddr4_dqs_c[2]}]
## {ba0_eb1_DDR4_DQ03_DQS_C}
#set_property PACKAGE_PIN G17 [get_ports {c7_ddr4_dqs_c[3]}]
## {ba0_eb1_DDR4_DQ04_DQS_C}
#set_property PACKAGE_PIN H41 [get_ports {c7_ddr4_dqs_c[4]}]
## {ba0_eb1_DDR4_DQ05_DQS_C}
#set_property PACKAGE_PIN D17 [get_ports {c7_ddr4_dqs_c[5]}]
## {ba0_eb1_DDR4_DQ06_DQS_C}
#set_property PACKAGE_PIN M41 [get_ports {c7_ddr4_dqs_c[6]}]
## {ba0_eb1_DDR4_DQ07_DQS_C}
#set_property PACKAGE_PIN L16 [get_ports {c7_ddr4_dqs_c[7]}]
## {ba0_eb1_DDR4_DQ08_DQS_C}
#set_property PACKAGE_PIN U16 [get_ports {c7_ddr4_dqs_c[8]}]
## {ba0_eb1_DDR4_DQ00_DQS_T}
#set_property PACKAGE_PIN U41 [get_ports {c7_ddr4_dqs_t[0]}]
## {ba0_eb1_DDR4_DQ01_DQS_T}
#set_property PACKAGE_PIN T41 [get_ports {c7_ddr4_dqs_t[1]}]
## {ba0_eb1_DDR4_DQ02_DQS_T}
#set_property PACKAGE_PIN P16 [get_ports {c7_ddr4_dqs_t[2]}]
## {ba0_eb1_DDR4_DQ03_DQS_T}
#set_property PACKAGE_PIN G18 [get_ports {c7_ddr4_dqs_t[3]}]
## {ba0_eb1_DDR4_DQ04_DQS_T}
#set_property PACKAGE_PIN J41 [get_ports {c7_ddr4_dqs_t[4]}]
## {ba0_eb1_DDR4_DQ05_DQS_T}
#set_property PACKAGE_PIN D18 [get_ports {c7_ddr4_dqs_t[5]}]
## {ba0_eb1_DDR4_DQ06_DQS_T}
#set_property PACKAGE_PIN N41 [get_ports {c7_ddr4_dqs_t[6]}]
## {ba0_eb1_DDR4_DQ07_DQS_T}
#set_property PACKAGE_PIN L17 [get_ports {c7_ddr4_dqs_t[7]}]
## {ba0_eb1_DDR4_DQ08_DQS_T}
#set_property PACKAGE_PIN U17 [get_ports {c7_ddr4_dqs_t[8]}]
## {ba0_eb1_DDR4_ODT}
#set_property PACKAGE_PIN G21 [get_ports {c7_ddr4_odt[0]}]
## {ba0_eb1_DDR4_C2_ODT1}
#set_property PACKAGE_PIN G23 [get_ports {c7_ddr4_odt[1]}]
## {ba0_eb1_DDR4_RESET_N}
#set_property PACKAGE_PIN G22 [get_ports {c7_ddr4_reset_n}]

# IOSTANDARD
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_ba[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_bg[*]}]
set_property -quiet IOSTANDARD LVCMOS12 [get_ports {c0_ddr4_reset_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_act_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cke[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cs_n[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_odt[*]}]
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[*]}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_ddr4_ck_c}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_ddr4_ck_t}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_sys_clk_n}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_sys_clk_p}]

set_property DRIVE 8 [get_ports c0_ddr4_reset_n]

set_property -quiet IOSTANDARD POD12_DCI [get_ports {c1_ddr4_dq[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_adr[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_ba[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_bg[*]}]
set_property -quiet IOSTANDARD LVCMOS12 [get_ports {c1_ddr4_reset_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_act_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_cke[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_cs_n[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c1_ddr4_odt[*]}]
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c1_ddr4_dm_dbi_n[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c1_ddr4_dqs_c[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c1_ddr4_dqs_t[*]}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c1_ddr4_ck_c}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c1_ddr4_ck_t}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c1_sys_clk_n}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c1_sys_clk_p}]

set_property DRIVE 8 [get_ports c1_ddr4_reset_n]

set_property -quiet IOSTANDARD POD12_DCI [get_ports {c2_ddr4_dq[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_adr[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_ba[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_bg[*]}]
set_property -quiet IOSTANDARD LVCMOS12 [get_ports {c2_ddr4_reset_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_act_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_cke[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_cs_n[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c2_ddr4_odt[*]}]
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c2_ddr4_dm_dbi_n[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c2_ddr4_dqs_c[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c2_ddr4_dqs_t[*]}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c2_ddr4_ck_c}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c2_ddr4_ck_t}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c2_sys_clk_n}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c2_sys_clk_p}]

set_property DRIVE 8 [get_ports c2_ddr4_reset_n]

set_property -quiet IOSTANDARD POD12_DCI [get_ports {c3_ddr4_dq[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_adr[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_ba[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_bg[*]}]
set_property -quiet IOSTANDARD LVCMOS12 [get_ports {c3_ddr4_reset_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_act_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_cke[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_cs_n[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c3_ddr4_odt[*]}]
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c3_ddr4_dm_dbi_n[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c3_ddr4_dqs_c[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c3_ddr4_dqs_t[*]}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c3_ddr4_ck_c}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c3_ddr4_ck_t}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c3_sys_clk_n}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c3_sys_clk_p}]

set_property DRIVE 8 [get_ports c3_ddr4_reset_n]

set_property -quiet IOSTANDARD POD12_DCI [get_ports {c4_ddr4_dq[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c4_ddr4_adr[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c4_ddr4_ba[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c4_ddr4_bg[*]}]
set_property -quiet IOSTANDARD LVCMOS12 [get_ports {c4_ddr4_reset_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c4_ddr4_act_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c4_ddr4_cke[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c4_ddr4_cs_n[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c4_ddr4_odt[*]}]
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c4_ddr4_dm_dbi_n[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c4_ddr4_dqs_c[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c4_ddr4_dqs_t[*]}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c4_ddr4_ck_c}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c4_ddr4_ck_t}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c4_sys_clk_n}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c4_sys_clk_p}]

set_property DRIVE 8 [get_ports c4_ddr4_reset_n]

set_property -quiet IOSTANDARD POD12_DCI [get_ports {c5_ddr4_dq[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c5_ddr4_adr[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c5_ddr4_ba[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c5_ddr4_bg[*]}]
set_property -quiet IOSTANDARD LVCMOS12 [get_ports {c5_ddr4_reset_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c5_ddr4_act_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c5_ddr4_cke[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c5_ddr4_cs_n[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c5_ddr4_odt[*]}]
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c5_ddr4_dm_dbi_n[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c5_ddr4_dqs_c[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c5_ddr4_dqs_t[*]}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c5_ddr4_ck_c}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c5_ddr4_ck_t}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c5_sys_clk_n}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c5_sys_clk_p}]

set_property DRIVE 8 [get_ports c5_ddr4_reset_n]

set_property -quiet IOSTANDARD POD12_DCI [get_ports {c6_ddr4_dq[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c6_ddr4_adr[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c6_ddr4_ba[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c6_ddr4_bg[*]}]
set_property -quiet IOSTANDARD LVCMOS12 [get_ports {c6_ddr4_reset_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c6_ddr4_act_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c6_ddr4_cke[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c6_ddr4_cs_n[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c6_ddr4_odt[*]}]
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c6_ddr4_dm_dbi_n[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c6_ddr4_dqs_c[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c6_ddr4_dqs_t[*]}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c6_ddr4_ck_c}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c6_ddr4_ck_t}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c6_sys_clk_n}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c6_sys_clk_p}]

set_property DRIVE 8 [get_ports c6_ddr4_reset_n]

#set_property -quiet IOSTANDARD POD12_DCI [get_ports {c7_ddr4_dq[*]}]
#set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c7_ddr4_adr[*]}]
#set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c7_ddr4_ba[*]}]
#set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c7_ddr4_bg[*]}]
#set_property -quiet IOSTANDARD LVCMOS12 [get_ports {c7_ddr4_reset_n}]
#set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c7_ddr4_act_n}]
#set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c7_ddr4_cke[*]}]
#set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c7_ddr4_cs_n[*]}]
#set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c7_ddr4_odt[*]}]
#set_property -quiet IOSTANDARD POD12_DCI [get_ports {c7_ddr4_dm_dbi_n[*]}]
#set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c7_ddr4_dqs_c[*]}]
#set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c7_ddr4_dqs_t[*]}]
#set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c7_ddr4_ck_c}]
#set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c7_ddr4_ck_t}]
#set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c7_sys_clk_n}]
#set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c7_sys_clk_p}]
#
#set_property DRIVE 8 [get_ports c7_ddr4_reset_n]
