net "clk" loc=B8;
net "load" loc=A7;
net "clr" loc=M4;
net "d[3]" loc=N3;
net "d[2]" loc=E2;
net "d[1]" loc=F3;
net "d[0]" loc=G3;
net "q[3]" loc=G1;
net "q[2]" loc=P4;
net "q[1]" loc=N4;
net "q[0]" loc=N5;
net "clk_1Hz" loc=M5;