****************************************
Report : report clock qor
        -type structure
        -nosplit
Design : CORTEXM0DS
Version: P-2019.03-SP1
Date   : Thu Sep 26 23:27:40 2019
****************************************

C5 is corner mode_norm.fast.RCmin
C6 is corner mode_norm.fast.RCmin_bc
C1 is corner mode_norm.slow.RCmax
C3 is corner mode_norm.worst_low.RCmax

Printing structure of HCLK (mode mode_norm.slow.RCmax) at root pin HCLK:
(0) HCLK [in Port] [Location (42.50, 77.55)] [Net: HCLK] [Fanout: 84] 
 (1) clk_gate_u_logic_R1w2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (38.34, 63.74)] [Net: clk_gate_u_logic_R1w2z4_reg/ENCLK] [ICG] [Fanout: 6] 
  (2) u_logic_R1w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 60.28)] [SINK PIN] 
  (2) u_logic_Tdp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.69, 62.61)] [SINK PIN] 
  (2) u_logic_Cam2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.07, 61.08)] [SINK PIN] 
  (2) u_logic_Uaj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.26, 63.34)] [SINK PIN] 
  (2) u_logic_Trq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.88, 61.80)] [SINK PIN] 
  (2) u_logic_G0w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 61.06)] [SINK PIN] 
 (1) u_logic_clk_gate_Ydw2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (34.56, 68.35)] [Net: u_logic_clk_gate_Ydw2z4_reg/ENCLK] [ICG] [Fanout: 16] 
  (2) u_logic_Ydw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 69.50)] [SINK PIN] 
  (2) u_logic_F1x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.83, 73.35)] [SINK PIN] 
  (2) u_logic_Qzw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 75.64)] [SINK PIN] 
  (2) u_logic_Byw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 76.42)] [SINK PIN] 
  (2) u_logic_Mww2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 76.42)] [SINK PIN] 
  (2) u_logic_Xuw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.52, 76.42)] [SINK PIN] 
  (2) u_logic_Itw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 76.42)] [SINK PIN] 
  (2) u_logic_Urw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.30, 72.57)] [SINK PIN] 
  (2) u_logic_Gqw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.96, 74.10)] [SINK PIN] 
  (2) u_logic_Sow2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.81, 74.10)] [SINK PIN] 
  (2) u_logic_Enw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.30, 73.35)] [SINK PIN] 
  (2) u_logic_Qlw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 74.89)] [SINK PIN] 
  (2) u_logic_Ckw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 69.50)] [SINK PIN] 
  (2) u_logic_Oiw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 71.03)] [SINK PIN] 
  (2) u_logic_Ahw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.22, 73.35)] [SINK PIN] 
  (2) u_logic_Mfw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 71.03)] [SINK PIN] 
 (1) u_logic_clk_gate_B1a3z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (59.14, 56.06)] [Net: u_logic_clk_gate_B1a3z4_reg/ENCLK] [ICG] [Fanout: 20] 
  (2) u_logic_S5b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.18, 59.54)] [SINK PIN] 
  (2) u_logic_Ztc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.61, 55.66)] [SINK PIN] 
  (2) u_logic_Qfc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.88, 57.19)] [SINK PIN] 
  (2) u_logic_Lee3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.91, 64.15)] [SINK PIN] 
  (2) u_logic_H2f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.28, 62.61)] [SINK PIN] 
  (2) u_logic_Ylc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 62.61)] [SINK PIN] 
  (2) u_logic_Jkc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.61, 61.80)] [SINK PIN] 
  (2) u_logic_Uic3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.78, 56.47)] [SINK PIN] 
  (2) u_logic_Fhc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 55.66)] [SINK PIN] 
  (2) u_logic_Dpc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.62, 64.15)] [SINK PIN] 
  (2) u_logic_Bec3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.07, 56.47)] [SINK PIN] 
  (2) u_logic_Mcc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.50, 61.08)] [SINK PIN] 
  (2) u_logic_Vve3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (69.31, 63.34)] [SINK PIN] 
  (2) u_logic_D4g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.23, 64.87)] [SINK PIN] 
  (2) u_logic_Jsc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.48, 62.61)] [SINK PIN] 
  (2) u_logic_Tqc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 63.34)] [SINK PIN] 
  (2) u_logic_Nnc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.45, 62.61)] [SINK PIN] 
  (2) u_logic_B1a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.14, 62.61)] [SINK PIN] 
  (2) u_logic_P2a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.14, 63.34)] [SINK PIN] 
  (2) u_logic_Tna3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.54, 58.00)] [SINK PIN] 
 (1) u_logic_clk_gate_T7d3z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (55.30, 72.96)] [Net: u_logic_clk_gate_T7d3z4_reg/ENCLK] [ICG] [Fanout: 8] 
  (2) u_logic_Fed3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.67, 75.63)] [SINK PIN] 
  (2) u_logic_Vfd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.40, 74.09)] [SINK PIN] 
  (2) u_logic_J9d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.59, 72.55)] [SINK PIN] 
  (2) u_logic_Zad3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.09, 72.55)] [SINK PIN] 
  (2) u_logic_Lhd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.66, 73.36)] [SINK PIN] 
  (2) u_logic_Bjd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.59, 74.09)] [SINK PIN] 
  (2) u_logic_T7d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.55, 71.02)] [SINK PIN] 
  (2) u_logic_Pcd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.36, 73.36)] [SINK PIN] 
 (1) u_logic_clk_gate_Ll73z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.27, 33.02)] [Net: u_logic_clk_gate_Ll73z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Od83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.42, 24.95)] [SINK PIN] 
  (2) u_logic_Ft73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.85, 10.38)] [SINK PIN] 
  (2) u_logic_An73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.79, 14.98)] [SINK PIN] 
  (2) u_logic_Wqd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.56, 9.59)] [SINK PIN] 
  (2) u_logic_Uu73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.75, 13.45)] [SINK PIN] 
  (2) u_logic_Ll73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.44, 9.59)] [SINK PIN] 
  (2) u_logic_C183z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 13.45)] [SINK PIN] 
  (2) u_logic_Rr73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 33.42)] [SINK PIN] 
  (2) u_logic_R283z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.35, 16.52)] [SINK PIN] 
  (2) u_logic_Po73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 24.20)] [SINK PIN] 
  (2) u_logic_Ft83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.67, 12.66)] [SINK PIN] 
  (2) u_logic_Jw73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 13.45)] [SINK PIN] 
  (2) u_logic_Sg83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 12.66)] [SINK PIN] 
  (2) u_logic_H783z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 33.42)] [SINK PIN] 
  (2) u_logic_Po83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 34.17)] [SINK PIN] 
  (2) u_logic_Zb83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 14.20)] [SINK PIN] 
  (2) u_logic_Rdg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 8.06)] [SINK PIN] 
  (2) u_logic_Ll83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.56, 19.59)] [SINK PIN] 
  (2) u_logic_Rr83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 9.59)] [SINK PIN] 
  (2) u_logic_Ka83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 7.30)] [SINK PIN] 
  (2) u_logic_V883z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 8.84)] [SINK PIN] 
  (2) u_logic_Ldf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 17.27)] [SINK PIN] 
  (2) u_logic_Nz73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.92, 12.66)] [SINK PIN] 
  (2) u_logic_Yx73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.30, 12.66)] [SINK PIN] 
  (2) u_logic_Df83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 21.13)] [SINK PIN] 
  (2) u_logic_An83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.35, 14.98)] [SINK PIN] 
  (2) u_logic_Dq83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 11.13)] [SINK PIN] 
  (2) u_logic_F483z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.24, 18.81)] [SINK PIN] 
  (2) u_logic_T583z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.43, 21.13)] [SINK PIN] 
  (2) u_logic_Dq73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 34.95)] [SINK PIN] 
  (2) u_logic_Wj83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.57, 28.81)] [SINK PIN] 
  (2) u_logic_Hi83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 28.02)] [SINK PIN] 
 (1) u_logic_clk_gate_Cc63z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.59, 29.95)] [Net: u_logic_clk_gate_Cc63z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_F473z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 27.27)] [SINK PIN] 
  (2) u_logic_Cc63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 10.38)] [SINK PIN] 
  (2) u_logic_Rd63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 11.13)] [SINK PIN] 
  (2) u_logic_Gf63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.30, 24.95)] [SINK PIN] 
  (2) u_logic_Ii63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.19, 32.63)] [SINK PIN] 
  (2) u_logic_Wj63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 11.91)] [SINK PIN] 
  (2) u_logic_Ll63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.50, 12.66)] [SINK PIN] 
  (2) u_logic_An63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 11.91)] [SINK PIN] 
  (2) u_logic_Po63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.72, 14.20)] [SINK PIN] 
  (2) u_logic_Eq63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.69, 14.20)] [SINK PIN] 
  (2) u_logic_Tr63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.62, 12.66)] [SINK PIN] 
  (2) u_logic_It63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.35, 15.74)] [SINK PIN] 
  (2) u_logic_Yx63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 34.17)] [SINK PIN] 
  (2) u_logic_Mz63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 13.45)] [SINK PIN] 
  (2) u_logic_B173z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.44, 7.30)] [SINK PIN] 
  (2) u_logic_Q273z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 8.84)] [SINK PIN] 
  (2) u_logic_U573z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (76.22, 21.13)] [SINK PIN] 
  (2) u_logic_J773z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.77, 14.20)] [SINK PIN] 
  (2) u_logic_Cc73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 16.52)] [SINK PIN] 
  (2) u_logic_Rd73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.54, 12.66)] [SINK PIN] 
  (2) u_logic_Gf73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.68, 38.02)] [SINK PIN] 
  (2) u_logic_Ii73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 8.84)] [SINK PIN] 
  (2) u_logic_Wj73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 13.45)] [SINK PIN] 
  (2) u_logic_Lsd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.74, 8.06)] [SINK PIN] 
  (2) u_logic_Aff3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 12.66)] [SINK PIN] 
  (2) u_logic_Gfg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.30, 7.30)] [SINK PIN] 
  (2) u_logic_Ug73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 9.59)] [SINK PIN] 
  (2) u_logic_Wu63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 19.59)] [SINK PIN] 
  (2) u_logic_Kw63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 21.88)] [SINK PIN] 
  (2) u_logic_Ug63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 34.95)] [SINK PIN] 
  (2) u_logic_Na73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 29.56)] [SINK PIN] 
  (2) u_logic_Y873z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.53, 28.81)] [SINK PIN] 
 (1) u_logic_clk_gate_T253z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.83, 34.56)] [Net: u_logic_clk_gate_T253z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Wu53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.84, 27.27)] [SINK PIN] 
  (2) u_logic_T253z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 13.45)] [SINK PIN] 
  (2) u_logic_I453z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 15.74)] [SINK PIN] 
  (2) u_logic_X553z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.68, 28.02)] [SINK PIN] 
  (2) u_logic_Z853z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 28.81)] [SINK PIN] 
  (2) u_logic_Na53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 14.98)] [SINK PIN] 
  (2) u_logic_Cc53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.52, 14.98)] [SINK PIN] 
  (2) u_logic_Rd53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.45, 14.20)] [SINK PIN] 
  (2) u_logic_Gf53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 16.52)] [SINK PIN] 
  (2) u_logic_Vg53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 14.98)] [SINK PIN] 
  (2) u_logic_Ki53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 14.98)] [SINK PIN] 
  (2) u_logic_Zj53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.00, 26.49)] [SINK PIN] 
  (2) u_logic_Po53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 33.42)] [SINK PIN] 
  (2) u_logic_Dq53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.58, 16.52)] [SINK PIN] 
  (2) u_logic_Sr53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 17.27)] [SINK PIN] 
  (2) u_logic_Ht53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.05, 18.06)] [SINK PIN] 
  (2) u_logic_Lw53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.76, 19.59)] [SINK PIN] 
  (2) u_logic_Ay53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 16.52)] [SINK PIN] 
  (2) u_logic_T263z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.74, 22.66)] [SINK PIN] 
  (2) u_logic_I463z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 15.74)] [SINK PIN] 
  (2) u_logic_X563z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.51, 25.74)] [SINK PIN] 
  (2) u_logic_Z863z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 17.27)] [SINK PIN] 
  (2) u_logic_Na63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 14.98)] [SINK PIN] 
  (2) u_logic_Aud3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.50, 15.74)] [SINK PIN] 
  (2) u_logic_Pgf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.52, 19.59)] [SINK PIN] 
  (2) u_logic_Vgg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.49, 15.74)] [SINK PIN] 
  (2) u_logic_L763z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 15.74)] [SINK PIN] 
  (2) u_logic_Nl53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 19.59)] [SINK PIN] 
  (2) u_logic_Bn53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.28, 22.66)] [SINK PIN] 
  (2) u_logic_L753z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 35.70)] [SINK PIN] 
  (2) u_logic_E163z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.74, 26.49)] [SINK PIN] 
  (2) u_logic_Pz53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 30.34)] [SINK PIN] 
 (1) u_logic_clk_gate_Kt33z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.68, 33.02)] [Net: u_logic_clk_gate_Kt33z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Nl43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.58, 24.95)] [SINK PIN] 
  (2) u_logic_Kt33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 21.88)] [SINK PIN] 
  (2) u_logic_Zu33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.05, 21.13)] [SINK PIN] 
  (2) u_logic_Ow33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 31.10)] [SINK PIN] 
  (2) u_logic_Qz33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 35.70)] [SINK PIN] 
  (2) u_logic_E143z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.50, 21.88)] [SINK PIN] 
  (2) u_logic_T243z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.74, 21.88)] [SINK PIN] 
  (2) u_logic_I443z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.59, 20.34)] [SINK PIN] 
  (2) u_logic_X543z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.66, 26.49)] [SINK PIN] 
  (2) u_logic_M743z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 24.20)] [SINK PIN] 
  (2) u_logic_B943z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 21.13)] [SINK PIN] 
  (2) u_logic_Qa43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.26, 24.20)] [SINK PIN] 
  (2) u_logic_Gf43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 36.49)] [SINK PIN] 
  (2) u_logic_Ug43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.54, 24.95)] [SINK PIN] 
  (2) u_logic_Ji43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.38, 24.20)] [SINK PIN] 
  (2) u_logic_Yj43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.35, 28.02)] [SINK PIN] 
  (2) u_logic_Cn43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.35, 29.56)] [SINK PIN] 
  (2) u_logic_Ro43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.30, 25.74)] [SINK PIN] 
  (2) u_logic_Kt43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.66, 28.81)] [SINK PIN] 
  (2) u_logic_Zu43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 20.34)] [SINK PIN] 
  (2) u_logic_Ow43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.68, 24.20)] [SINK PIN] 
  (2) u_logic_Qz43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 21.13)] [SINK PIN] 
  (2) u_logic_E153z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 26.49)] [SINK PIN] 
  (2) u_logic_Pvd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.11, 28.81)] [SINK PIN] 
  (2) u_logic_Eif3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.92, 29.56)] [SINK PIN] 
  (2) u_logic_Kig3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.34, 23.42)] [SINK PIN] 
  (2) u_logic_Cy43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 18.81)] [SINK PIN] 
  (2) u_logic_Ec43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.22, 18.06)] [SINK PIN] 
  (2) u_logic_Sd43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.92, 25.74)] [SINK PIN] 
  (2) u_logic_Cy33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 35.70)] [SINK PIN] 
  (2) u_logic_Vr43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.02, 24.20)] [SINK PIN] 
  (2) u_logic_Gq43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.94, 27.27)] [SINK PIN] 
 (1) u_logic_clk_gate_Bk23z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.14, 31.49)] [Net: u_logic_clk_gate_Bk23z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Ec33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.34, 25.74)] [SINK PIN] 
  (2) u_logic_Bk23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.62, 14.98)] [SINK PIN] 
  (2) u_logic_Ql23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 15.74)] [SINK PIN] 
  (2) u_logic_Fn23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.92, 24.95)] [SINK PIN] 
  (2) u_logic_Hq23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 24.20)] [SINK PIN] 
  (2) u_logic_Vr23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.14, 18.06)] [SINK PIN] 
  (2) u_logic_Kt23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.74, 17.27)] [SINK PIN] 
  (2) u_logic_Zu23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 16.52)] [SINK PIN] 
  (2) u_logic_Ow23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 14.98)] [SINK PIN] 
  (2) u_logic_Dy23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 15.74)] [SINK PIN] 
  (2) u_logic_Sz23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 16.52)] [SINK PIN] 
  (2) u_logic_H133z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 24.95)] [SINK PIN] 
  (2) u_logic_X533z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 31.10)] [SINK PIN] 
  (2) u_logic_L733z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.58, 14.98)] [SINK PIN] 
  (2) u_logic_A933z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.79, 16.52)] [SINK PIN] 
  (2) u_logic_Pa33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 19.59)] [SINK PIN] 
  (2) u_logic_Td33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 20.34)] [SINK PIN] 
  (2) u_logic_If33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 14.98)] [SINK PIN] 
  (2) u_logic_Bk33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.74, 21.88)] [SINK PIN] 
  (2) u_logic_Ql33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.67, 17.27)] [SINK PIN] 
  (2) u_logic_Fn33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 25.74)] [SINK PIN] 
  (2) u_logic_Hq33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.32, 14.98)] [SINK PIN] 
  (2) u_logic_Vr33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 15.74)] [SINK PIN] 
  (2) u_logic_Exd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.56, 20.34)] [SINK PIN] 
  (2) u_logic_Tjf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.33, 20.34)] [SINK PIN] 
  (2) u_logic_Zjg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 14.98)] [SINK PIN] 
  (2) u_logic_To33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 14.98)] [SINK PIN] 
  (2) u_logic_V233z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.36, 19.59)] [SINK PIN] 
  (2) u_logic_J433z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 23.42)] [SINK PIN] 
  (2) u_logic_To23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 31.88)] [SINK PIN] 
  (2) u_logic_Mi33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 25.74)] [SINK PIN] 
  (2) u_logic_Xg33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 28.02)] [SINK PIN] 
 (1) u_logic_clk_gate_Sa13z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.49, 34.56)] [Net: u_logic_clk_gate_Sa13z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_V223z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.97, 26.49)] [SINK PIN] 
  (2) u_logic_Sa13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.59, 21.13)] [SINK PIN] 
  (2) u_logic_Hc13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.06, 19.59)] [SINK PIN] 
  (2) u_logic_Wd13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.81, 27.27)] [SINK PIN] 
  (2) u_logic_Yg13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 29.56)] [SINK PIN] 
  (2) u_logic_Mi13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.37, 18.81)] [SINK PIN] 
  (2) u_logic_Bk13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.61, 19.59)] [SINK PIN] 
  (2) u_logic_Ql13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.72, 18.81)] [SINK PIN] 
  (2) u_logic_Fn13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.66, 25.74)] [SINK PIN] 
  (2) u_logic_Uo13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.39, 18.81)] [SINK PIN] 
  (2) u_logic_Jq13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.96, 18.81)] [SINK PIN] 
  (2) u_logic_Yr13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.94, 25.74)] [SINK PIN] 
  (2) u_logic_Ow13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.58, 35.70)] [SINK PIN] 
  (2) u_logic_Cy13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.24, 19.59)] [SINK PIN] 
  (2) u_logic_Rz13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.93, 18.81)] [SINK PIN] 
  (2) u_logic_G123z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.22, 27.27)] [SINK PIN] 
  (2) u_logic_K423z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.53, 28.81)] [SINK PIN] 
  (2) u_logic_Z523z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.05, 24.20)] [SINK PIN] 
  (2) u_logic_Sa23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.35, 28.81)] [SINK PIN] 
  (2) u_logic_Hc23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.20, 18.06)] [SINK PIN] 
  (2) u_logic_Wd23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.86, 24.95)] [SINK PIN] 
  (2) u_logic_Yg23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.18, 22.66)] [SINK PIN] 
  (2) u_logic_Mi23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.66, 24.95)] [SINK PIN] 
  (2) u_logic_Tyd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.54, 26.49)] [SINK PIN] 
  (2) u_logic_Ilf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.05, 28.81)] [SINK PIN] 
  (2) u_logic_Olg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.46, 18.06)] [SINK PIN] 
  (2) u_logic_Kf23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.50, 16.52)] [SINK PIN] 
  (2) u_logic_Mt13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 20.34)] [SINK PIN] 
  (2) u_logic_Av13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.33, 24.20)] [SINK PIN] 
  (2) u_logic_Kf13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 34.95)] [SINK PIN] 
  (2) u_logic_D923z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.66, 24.95)] [SINK PIN] 
  (2) u_logic_O723z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 28.81)] [SINK PIN] 
 (1) u_logic_clk_gate_Yd03z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.98, 36.10)] [Net: u_logic_clk_gate_Yd03z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Ey03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.08, 27.27)] [SINK PIN] 
  (2) u_logic_Yd03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 17.27)] [SINK PIN] 
  (2) u_logic_Nf03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 17.27)] [SINK PIN] 
  (2) u_logic_Ch03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 31.10)] [SINK PIN] 
  (2) u_logic_Ek03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.13, 32.63)] [SINK PIN] 
  (2) u_logic_Sl03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.82, 17.27)] [SINK PIN] 
  (2) u_logic_Hn03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.62, 18.06)] [SINK PIN] 
  (2) u_logic_Wo03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.07, 18.06)] [SINK PIN] 
  (2) u_logic_Lq03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.42, 31.10)] [SINK PIN] 
  (2) u_logic_Bv03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.94, 37.24)] [SINK PIN] 
  (2) u_logic_Pw03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 14.20)] [SINK PIN] 
  (2) u_logic_Tz03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 28.81)] [SINK PIN] 
  (2) u_logic_I113z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.92, 18.06)] [SINK PIN] 
  (2) u_logic_M413z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 28.02)] [SINK PIN] 
  (2) u_logic_B613z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.00, 18.06)] [SINK PIN] 
  (2) u_logic_Q713z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.60, 23.42)] [SINK PIN] 
  (2) u_logic_E913z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 22.66)] [SINK PIN] 
  (2) u_logic_F8e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.63, 14.20)] [SINK PIN] 
  (2) u_logic_Ftf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 26.49)] [SINK PIN] 
  (2) u_logic_Avg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.76, 14.98)] [SINK PIN] 
  (2) u_logic_P9h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.16, 18.06)] [SINK PIN] 
  (2) u_logic_Skh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 17.27)] [SINK PIN] 
  (2) u_logic_Arh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.38, 18.06)] [SINK PIN] 
  (2) u_logic_Ixh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 26.49)] [SINK PIN] 
  (2) u_logic_Y6i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 14.98)] [SINK PIN] 
  (2) u_logic_Fli3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.06, 18.06)] [SINK PIN] 
  (2) u_logic_Fre3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 20.34)] [SINK PIN] 
  (2) u_logic_Zr03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.65, 22.66)] [SINK PIN] 
  (2) u_logic_Nt03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.37, 32.63)] [SINK PIN] 
  (2) u_logic_Qi03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 35.70)] [SINK PIN] 
  (2) u_logic_Kzf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.58, 28.81)] [SINK PIN] 
  (2) u_logic_X213z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 36.49)] [SINK PIN] 
 (1) u_logic_clk_gate_Ehz2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.10, 36.10)] [Net: u_logic_clk_gate_Ehz2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_K103z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.32, 27.27)] [SINK PIN] 
  (2) u_logic_Ehz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 14.20)] [SINK PIN] 
  (2) u_logic_Tiz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.82, 15.74)] [SINK PIN] 
  (2) u_logic_Ikz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 24.20)] [SINK PIN] 
  (2) u_logic_Knz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 34.17)] [SINK PIN] 
  (2) u_logic_Yoz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 14.20)] [SINK PIN] 
  (2) u_logic_Nqz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.30, 20.34)] [SINK PIN] 
  (2) u_logic_Csz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 24.95)] [SINK PIN] 
  (2) u_logic_Rtz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.06, 23.42)] [SINK PIN] 
  (2) u_logic_Hyz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 36.49)] [SINK PIN] 
  (2) u_logic_Vzz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.27, 19.59)] [SINK PIN] 
  (2) u_logic_Z203z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.75, 27.27)] [SINK PIN] 
  (2) u_logic_O403z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.00, 19.59)] [SINK PIN] 
  (2) u_logic_S703z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.30, 26.49)] [SINK PIN] 
  (2) u_logic_H903z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.28, 17.27)] [SINK PIN] 
  (2) u_logic_Wa03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.74, 28.02)] [SINK PIN] 
  (2) u_logic_Kc03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 21.13)] [SINK PIN] 
  (2) u_logic_Q6e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.92, 27.27)] [SINK PIN] 
  (2) u_logic_Qrf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 27.27)] [SINK PIN] 
  (2) u_logic_Ltg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.66, 19.59)] [SINK PIN] 
  (2) u_logic_A8h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.82, 22.66)] [SINK PIN] 
  (2) u_logic_Djh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.28, 22.66)] [SINK PIN] 
  (2) u_logic_Lph3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.76, 25.74)] [SINK PIN] 
  (2) u_logic_Tvh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.46, 27.27)] [SINK PIN] 
  (2) u_logic_J5i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 13.45)] [SINK PIN] 
  (2) u_logic_Qji3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 24.20)] [SINK PIN] 
  (2) u_logic_Rpe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 19.59)] [SINK PIN] 
  (2) u_logic_Fvz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.18, 21.88)] [SINK PIN] 
  (2) u_logic_Twz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.52, 29.56)] [SINK PIN] 
  (2) u_logic_Wlz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.61, 34.95)] [SINK PIN] 
  (2) u_logic_Vxf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 22.66)] [SINK PIN] 
  (2) u_logic_D603z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.63, 27.27)] [SINK PIN] 
 (1) u_logic_clk_gate_Lpu2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.42, 36.10)] [Net: u_logic_clk_gate_Lpu2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Ohv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 30.34)] [SINK PIN] 
  (2) u_logic_Lpu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 7.30)] [SINK PIN] 
  (2) u_logic_Aru2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 8.84)] [SINK PIN] 
  (2) u_logic_Psu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.34, 22.66)] [SINK PIN] 
  (2) u_logic_Rvu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 32.63)] [SINK PIN] 
  (2) u_logic_Fxu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.91, 8.06)] [SINK PIN] 
  (2) u_logic_Uyu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.82, 8.84)] [SINK PIN] 
  (2) u_logic_J0v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 8.84)] [SINK PIN] 
  (2) u_logic_Y1v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.91, 8.84)] [SINK PIN] 
  (2) u_logic_N3v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 10.38)] [SINK PIN] 
  (2) u_logic_C5v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 9.59)] [SINK PIN] 
  (2) u_logic_R6v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.18, 14.20)] [SINK PIN] 
  (2) u_logic_Hbv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.30, 36.49)] [SINK PIN] 
  (2) u_logic_Vcv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.58, 6.52)] [SINK PIN] 
  (2) u_logic_Kev2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 5.77)] [SINK PIN] 
  (2) u_logic_Zfv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.67, 11.13)] [SINK PIN] 
  (2) u_logic_Djv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.37, 23.42)] [SINK PIN] 
  (2) u_logic_Skv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.28, 8.84)] [SINK PIN] 
  (2) u_logic_Lpv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.60, 21.88)] [SINK PIN] 
  (2) u_logic_Arv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.85, 9.59)] [SINK PIN] 
  (2) u_logic_Psv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 36.49)] [SINK PIN] 
  (2) u_logic_Rvv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.28, 8.06)] [SINK PIN] 
  (2) u_logic_Fxv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.42, 10.38)] [SINK PIN] 
  (2) u_logic_I0e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.74, 9.59)] [SINK PIN] 
  (2) u_logic_Xmf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 15.74)] [SINK PIN] 
  (2) u_logic_Dng3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 6.52)] [SINK PIN] 
  (2) u_logic_Duv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.98, 8.06)] [SINK PIN] 
  (2) u_logic_F8v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.74, 18.06)] [SINK PIN] 
  (2) u_logic_T9v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 20.34)] [SINK PIN] 
  (2) u_logic_Duu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 35.70)] [SINK PIN] 
  (2) u_logic_Wnv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 29.56)] [SINK PIN] 
  (2) u_logic_Hmv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 25.74)] [SINK PIN] 
 (1) u_logic_clk_gate_Cgt2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.94, 29.95)] [Net: u_logic_clk_gate_Cgt2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_F8u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 30.34)] [SINK PIN] 
  (2) u_logic_Cgt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.65, 8.84)] [SINK PIN] 
  (2) u_logic_Rht2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.28, 10.38)] [SINK PIN] 
  (2) u_logic_Gjt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 23.42)] [SINK PIN] 
  (2) u_logic_Imt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 31.10)] [SINK PIN] 
  (2) u_logic_Wnt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.15, 8.06)] [SINK PIN] 
  (2) u_logic_Lpt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.37, 9.59)] [SINK PIN] 
  (2) u_logic_Art2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.31, 8.06)] [SINK PIN] 
  (2) u_logic_Pst2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 5.77)] [SINK PIN] 
  (2) u_logic_Eut2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.43, 7.30)] [SINK PIN] 
  (2) u_logic_Tvt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.19, 8.06)] [SINK PIN] 
  (2) u_logic_Ixt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 13.45)] [SINK PIN] 
  (2) u_logic_Y1u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 28.02)] [SINK PIN] 
  (2) u_logic_M3u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.33, 7.30)] [SINK PIN] 
  (2) u_logic_B5u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.18, 8.06)] [SINK PIN] 
  (2) u_logic_Q6u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 13.45)] [SINK PIN] 
  (2) u_logic_U9u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 15.74)] [SINK PIN] 
  (2) u_logic_Jbu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 6.52)] [SINK PIN] 
  (2) u_logic_Cgu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 15.74)] [SINK PIN] 
  (2) u_logic_Rhu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.78, 10.38)] [SINK PIN] 
  (2) u_logic_Gju2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 28.81)] [SINK PIN] 
  (2) u_logic_Imu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.34, 8.84)] [SINK PIN] 
  (2) u_logic_Wnu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 7.30)] [SINK PIN] 
  (2) u_logic_M3e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.32, 9.59)] [SINK PIN] 
  (2) u_logic_Bqf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 14.98)] [SINK PIN] 
  (2) u_logic_Hqg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.42, 8.06)] [SINK PIN] 
  (2) u_logic_Uku2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.67, 8.84)] [SINK PIN] 
  (2) u_logic_Wyt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.34, 18.81)] [SINK PIN] 
  (2) u_logic_K0u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.30, 23.42)] [SINK PIN] 
  (2) u_logic_Ukt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.34, 31.10)] [SINK PIN] 
  (2) u_logic_Neu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.55, 29.56)] [SINK PIN] 
  (2) u_logic_Ycu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.45, 25.74)] [SINK PIN] 
 (1) u_logic_clk_gate_R0t2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (59.20, 54.53)] [Net: u_logic_clk_gate_R0t2z4_reg/ENCLK] [ICG] [Fanout: 3] 
  (2) u_logic_Adt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.14, 60.27)] [SINK PIN] 
  (2) u_logic_R0t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.07, 54.93)] [SINK PIN] 
  (2) u_logic_Mbt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.66, 59.54)] [SINK PIN] 
 (1) u_logic_clk_gate_Tqs2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (50.11, 76.03)] [Net: u_logic_clk_gate_Tqs2z4_reg/ENCLK] [ICG] [Fanout: 8] 
  (2) u_logic_Bus2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.43, 75.63)] [SINK PIN] 
  (2) u_logic_Svs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.56, 76.44)] [SINK PIN] 
  (2) u_logic_Jxs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.90, 73.36)] [SINK PIN] 
  (2) u_logic_Azs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.85, 75.63)] [SINK PIN] 
  (2) u_logic_Gcb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.62, 74.90)] [SINK PIN] 
  (2) u_logic_Kkb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.68, 76.44)] [SINK PIN] 
  (2) u_logic_Tqs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.07, 76.44)] [SINK PIN] 
  (2) u_logic_Kss2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (61.38, 76.44)] [SINK PIN] 
 (1) u_logic_clk_gate_Vgs2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (54.14, 74.50)] [Net: u_logic_clk_gate_Vgs2z4_reg/ENCLK] [ICG] [Fanout: 8] 
  (2) u_logic_Dks2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.83, 74.09)] [SINK PIN] 
  (2) u_logic_Uls2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.45, 73.36)] [SINK PIN] 
  (2) u_logic_Lns2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 74.09)] [SINK PIN] 
  (2) u_logic_Cps2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.32, 76.44)] [SINK PIN] 
  (2) u_logic_Pab3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (67.14, 74.09)] [SINK PIN] 
  (2) u_logic_Tib3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.17, 74.09)] [SINK PIN] 
  (2) u_logic_Vgs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.75, 74.09)] [SINK PIN] 
  (2) u_logic_Mis2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (61.31, 75.63)] [SINK PIN] 
 (1) u_logic_clk_gate_O0o2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (63.62, 51.46)] [Net: u_logic_clk_gate_O0o2z4_reg/ENCLK] [ICG] [Fanout: 24] 
  (2) u_logic_Ogo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 51.06)] [SINK PIN] 
  (2) u_logic_Xeo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 49.53)] [SINK PIN] 
  (2) u_logic_O0o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 51.06)] [SINK PIN] 
  (2) u_logic_Iua3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 57.21)] [SINK PIN] 
  (2) u_logic_Gza3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.97, 59.53)] [SINK PIN] 
  (2) u_logic_Uei3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 54.92)] [SINK PIN] 
  (2) u_logic_F2o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 56.46)] [SINK PIN] 
  (2) u_logic_C4b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 55.67)] [SINK PIN] 
  (2) u_logic_M2b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.84, 57.21)] [SINK PIN] 
  (2) u_logic_W0b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.09, 58.74)] [SINK PIN] 
  (2) u_logic_Qxa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.16, 55.67)] [SINK PIN] 
  (2) u_logic_Z8b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.72, 59.53)] [SINK PIN] 
  (2) u_logic_Dhb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.76, 57.99)] [SINK PIN] 
  (2) u_logic_She3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.18, 54.14)] [SINK PIN] 
  (2) u_logic_Aze3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.92, 57.99)] [SINK PIN] 
  (2) u_logic_M5f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.37, 57.99)] [SINK PIN] 
  (2) u_logic_K7g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.30, 54.92)] [SINK PIN] 
  (2) u_logic_Ara3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.33, 51.85)] [SINK PIN] 
  (2) u_logic_Rsa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 53.38)] [SINK PIN] 
  (2) u_logic_Zva3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.37, 55.67)] [SINK PIN] 
  (2) u_logic_Z2h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.42, 49.53)] [SINK PIN] 
  (2) u_logic_Jpa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 50.31)] [SINK PIN] 
  (2) u_logic_S3i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.18, 52.60)] [SINK PIN] 
  (2) u_logic_Ddi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 54.92)] [SINK PIN] 
 (1) u_logic_clk_gate_Bdm2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (30.98, 69.89)] [Net: u_logic_clk_gate_Bdm2z4_reg/ENCLK] [ICG] [Fanout: 11] 
  (2) u_logic_Ufy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 71.82)] [SINK PIN] 
  (2) u_logic_Bdm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.16, 76.42)] [SINK PIN] 
  (2) u_logic_T1y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.59, 71.03)] [SINK PIN] 
  (2) u_logic_I3y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.39, 70.28)] [SINK PIN] 
  (2) u_logic_W4y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.54, 71.03)] [SINK PIN] 
  (2) u_logic_K6y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.29, 71.82)] [SINK PIN] 
  (2) u_logic_Y7y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.21, 72.57)] [SINK PIN] 
  (2) u_logic_M9y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 75.64)] [SINK PIN] 
  (2) u_logic_Bby2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.21, 74.10)] [SINK PIN] 
  (2) u_logic_Qcy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.46, 76.42)] [SINK PIN] 
  (2) u_logic_Fey2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 74.10)] [SINK PIN] 
 (1) u_logic_clk_gate_L8m2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (61.76, 60.67)] [Net: u_logic_clk_gate_L8m2z4_reg/ENCLK] [ICG] [Fanout: 24] 
  (2) u_logic_Ieh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 49.53)] [SINK PIN] 
  (2) u_logic_Gdo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.08, 47.24)] [SINK PIN] 
  (2) u_logic_L7a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.42, 54.92)] [SINK PIN] 
  (2) u_logic_Taa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 60.28)] [SINK PIN] 
  (2) u_logic_Jca3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 52.60)] [SINK PIN] 
  (2) u_logic_Aea3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.51, 54.92)] [SINK PIN] 
  (2) u_logic_Qfa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 53.38)] [SINK PIN] 
  (2) u_logic_Gha3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.68, 60.28)] [SINK PIN] 
  (2) u_logic_Wia3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 63.35)] [SINK PIN] 
  (2) u_logic_Mka3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.13, 59.53)] [SINK PIN] 
  (2) u_logic_J7b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.41, 61.82)] [SINK PIN] 
  (2) u_logic_Nfb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 61.82)] [SINK PIN] 
  (2) u_logic_Bge3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.96, 52.60)] [SINK PIN] 
  (2) u_logic_Kxe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 57.21)] [SINK PIN] 
  (2) u_logic_W3f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 59.53)] [SINK PIN] 
  (2) u_logic_T5g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 54.92)] [SINK PIN] 
  (2) u_logic_D4a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.40, 54.92)] [SINK PIN] 
  (2) u_logic_U5a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.79, 62.60)] [SINK PIN] 
  (2) u_logic_C9a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 51.06)] [SINK PIN] 
  (2) u_logic_I1h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 48.78)] [SINK PIN] 
  (2) u_logic_L8m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.76, 47.99)] [SINK PIN] 
  (2) u_logic_Xyn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 49.53)] [SINK PIN] 
  (2) u_logic_B2i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 50.31)] [SINK PIN] 
  (2) u_logic_Cma3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.51, 51.85)] [SINK PIN] 
 (1) u_logic_clk_gate_Fzl2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (9.09, 45.31)] [Net: u_logic_clk_gate_Fzl2z4_reg/ENCLK] [ICG] [Fanout: 4] 
  (2) u_logic_Uup2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 43.38)] [SINK PIN] 
  (2) u_logic_Qzq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.47, 42.63)] [SINK PIN] 
  (2) u_logic_Fzl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.11, 41.85)] [SINK PIN] 
  (2) u_logic_Zcn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 42.63)] [SINK PIN] 
 (1) u_logic_clk_gate_Z4l2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (61.18, 72.96)] [Net: u_logic_clk_gate_Z4l2z4_reg/ENCLK] [ICG] [Fanout: 8] 
  (2) u_logic_G8n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 75.63)] [SINK PIN] 
  (2) u_logic_Z4l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.37, 74.09)] [SINK PIN] 
  (2) u_logic_Q6l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 76.44)] [SINK PIN] 
  (2) u_logic_H8l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 76.44)] [SINK PIN] 
  (2) u_logic_Xdb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.86, 75.63)] [SINK PIN] 
  (2) u_logic_Bmb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.92, 76.44)] [SINK PIN] 
  (2) u_logic_Usl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.07, 75.63)] [SINK PIN] 
  (2) u_logic_Axm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.66, 74.09)] [SINK PIN] 
 (1) u_logic_clk_gate_Svk2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (12.67, 43.78)] [Net: u_logic_clk_gate_Svk2z4_reg/ENCLK] [ICG] [Fanout: 4] 
  (2) u_logic_H3d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.26, 38.02)] [SINK PIN] 
  (2) u_logic_Svk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.33, 39.56)] [SINK PIN] 
  (2) u_logic_Yaz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.46, 38.78)] [SINK PIN] 
  (2) u_logic_T1d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 38.78)] [SINK PIN] 
 (1) u_logic_clk_gate_D7k2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.05, 33.02)] [Net: u_logic_clk_gate_D7k2z4_reg/ENCLK] [ICG] [Fanout: 30] 
  (2) u_logic_Ixn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.21, 29.56)] [SINK PIN] 
  (2) u_logic_D7k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.21, 18.81)] [SINK PIN] 
  (2) u_logic_Xhl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.25, 17.27)] [SINK PIN] 
  (2) u_logic_X6m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 31.88)] [SINK PIN] 
  (2) u_logic_Mvm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.10, 28.81)] [SINK PIN] 
  (2) u_logic_R6n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.75, 18.81)] [SINK PIN] 
  (2) u_logic_Cmn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.05, 23.42)] [SINK PIN] 
  (2) u_logic_Rbo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.77, 23.42)] [SINK PIN] 
  (2) u_logic_Noo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.65, 14.20)] [SINK PIN] 
  (2) u_logic_S2p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.46, 23.42)] [SINK PIN] 
  (2) u_logic_Oir2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.14, 24.95)] [SINK PIN] 
  (2) u_logic_Eyr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.28, 21.88)] [SINK PIN] 
  (2) u_logic_Rds2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 22.66)] [SINK PIN] 
  (2) u_logic_Mcz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.34, 31.88)] [SINK PIN] 
  (2) u_logic_Aez2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 15.74)] [SINK PIN] 
  (2) u_logic_Pfz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.08, 21.88)] [SINK PIN] 
  (2) u_logic_Ibe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.70, 23.42)] [SINK PIN] 
  (2) u_logic_Uuf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.35, 23.42)] [SINK PIN] 
  (2) u_logic_Eyg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 14.20)] [SINK PIN] 
  (2) u_logic_Tch3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.87, 18.81)] [SINK PIN] 
  (2) u_logic_Wnh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.76, 15.74)] [SINK PIN] 
  (2) u_logic_Euh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.30, 18.81)] [SINK PIN] 
  (2) u_logic_M0i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.71, 23.42)] [SINK PIN] 
  (2) u_logic_Cai3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 14.98)] [SINK PIN] 
  (2) u_logic_Joi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.28, 17.27)] [SINK PIN] 
  (2) u_logic_Hue3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.34, 20.34)] [SINK PIN] 
  (2) u_logic_Wmp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 21.13)] [SINK PIN] 
  (2) u_logic_I7r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 33.42)] [SINK PIN] 
  (2) u_logic_O2g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.02, 28.81)] [SINK PIN] 
  (2) u_logic_U5q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 26.49)] [SINK PIN] 
 (1) u_logic_clk_gate_Koj2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (18.94, 37.63)] [Net: u_logic_clk_gate_Koj2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Arn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.38, 22.66)] [SINK PIN] 
  (2) u_logic_Koj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 6.52)] [SINK PIN] 
  (2) u_logic_Zpj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 6.52)] [SINK PIN] 
  (2) u_logic_Orj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.98, 12.66)] [SINK PIN] 
  (2) u_logic_V0k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 4.98)] [SINK PIN] 
  (2) u_logic_Kjk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 11.91)] [SINK PIN] 
  (2) u_logic_Pbl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.62, 5.77)] [SINK PIN] 
  (2) u_logic_Spl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.70, 22.66)] [SINK PIN] 
  (2) u_logic_T0m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.30, 37.24)] [SINK PIN] 
  (2) u_logic_Gmm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 33.42)] [SINK PIN] 
  (2) u_logic_Ipm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.40, 11.91)] [SINK PIN] 
  (2) u_logic_J0n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.63, 4.23)] [SINK PIN] 
  (2) u_logic_Yfn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 36.49)] [SINK PIN] 
  (2) u_logic_J5o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 4.23)] [SINK PIN] 
  (2) u_logic_Fio2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 7.30)] [SINK PIN] 
  (2) u_logic_Rro2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 7.30)] [SINK PIN] 
  (2) u_logic_Kwo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.98, 18.81)] [SINK PIN] 
  (2) u_logic_A9p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 11.13)] [SINK PIN] 
  (2) u_logic_Naq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 4.98)] [SINK PIN] 
  (2) u_logic_Gfq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.59, 7.30)] [SINK PIN] 
  (2) u_logic_Anq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.60, 13.45)] [SINK PIN] 
  (2) u_logic_Gcr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (75.90, 21.88)] [SINK PIN] 
  (2) u_logic_Asr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 12.66)] [SINK PIN] 
  (2) u_logic_K7s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 12.66)] [SINK PIN] 
  (2) u_logic_Hpd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.08, 9.59)] [SINK PIN] 
  (2) u_logic_Ccg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.14, 4.23)] [SINK PIN] 
  (2) u_logic_U2s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.30, 12.66)] [SINK PIN] 
  (2) u_logic_Sgp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.24, 18.06)] [SINK PIN] 
  (2) u_logic_E1r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.18, 20.34)] [SINK PIN] 
  (2) u_logic_Fwj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.02, 35.70)] [SINK PIN] 
  (2) u_logic_Hnr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 23.42)] [SINK PIN] 
  (2) u_logic_Mzp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 27.27)] [SINK PIN] 
 (1) u_logic_clk_gate_Glj2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.72, 31.49)] [Net: u_logic_clk_gate_Glj2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Psn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.90, 31.10)] [SINK PIN] 
  (2) u_logic_Glj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 6.52)] [SINK PIN] 
  (2) u_logic_Vmj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.51, 4.23)] [SINK PIN] 
  (2) u_logic_K2k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 3.45)] [SINK PIN] 
  (2) u_logic_Ggk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 9.59)] [SINK PIN] 
  (2) u_logic_Edl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 4.23)] [SINK PIN] 
  (2) u_logic_Qml2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 24.95)] [SINK PIN] 
  (2) u_logic_H2m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.84, 28.02)] [SINK PIN] 
  (2) u_logic_Ejm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 32.63)] [SINK PIN] 
  (2) u_logic_Wqm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.85, 17.27)] [SINK PIN] 
  (2) u_logic_Y1n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.70, 3.45)] [SINK PIN] 
  (2) u_logic_Mhn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 29.56)] [SINK PIN] 
  (2) u_logic_Y6o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.66, 3.45)] [SINK PIN] 
  (2) u_logic_Ujo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 5.77)] [SINK PIN] 
  (2) u_logic_Gto2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 6.52)] [SINK PIN] 
  (2) u_logic_Zxo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 14.98)] [SINK PIN] 
  (2) u_logic_Pap2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (75.07, 10.38)] [SINK PIN] 
  (2) u_logic_Ccq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.50, 4.23)] [SINK PIN] 
  (2) u_logic_Vgq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 4.98)] [SINK PIN] 
  (2) u_logic_Poq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.33, 4.98)] [SINK PIN] 
  (2) u_logic_Vdr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.50, 14.20)] [SINK PIN] 
  (2) u_logic_Otr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.70, 6.52)] [SINK PIN] 
  (2) u_logic_Z8s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 11.91)] [SINK PIN] 
  (2) u_logic_X1e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.68, 6.52)] [SINK PIN] 
  (2) u_logic_Mof3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 13.45)] [SINK PIN] 
  (2) u_logic_Sog3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 4.98)] [SINK PIN] 
  (2) u_logic_I4s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 20.34)] [SINK PIN] 
  (2) u_logic_Gip2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.94, 19.59)] [SINK PIN] 
  (2) u_logic_S2r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.06, 21.88)] [SINK PIN] 
  (2) u_logic_Dtj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 31.88)] [SINK PIN] 
  (2) u_logic_Wor2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 31.10)] [SINK PIN] 
  (2) u_logic_B1q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 24.95)] [SINK PIN] 
 (1) u_logic_clk_gate_X2j2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.34, 33.02)] [Net: u_logic_clk_gate_X2j2z4_reg/ENCLK] [ICG] [Fanout: 30] 
  (2) u_logic_Tvn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.25, 25.74)] [SINK PIN] 
  (2) u_logic_X2j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.90, 19.59)] [SINK PIN] 
  (2) u_logic_M4j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.70, 24.20)] [SINK PIN] 
  (2) u_logic_O5k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.00, 23.42)] [SINK PIN] 
  (2) u_logic_Rek2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.33, 16.52)] [SINK PIN] 
  (2) u_logic_Igl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 22.66)] [SINK PIN] 
  (2) u_logic_Cll2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 30.34)] [SINK PIN] 
  (2) u_logic_J5m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 31.10)] [SINK PIN] 
  (2) u_logic_Ytm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 21.13)] [SINK PIN] 
  (2) u_logic_C5n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.94, 21.88)] [SINK PIN] 
  (2) u_logic_Okn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.18, 27.27)] [SINK PIN] 
  (2) u_logic_Cao2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.51, 21.13)] [SINK PIN] 
  (2) u_logic_Ymo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.35, 21.13)] [SINK PIN] 
  (2) u_logic_D1p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.24, 25.74)] [SINK PIN] 
  (2) u_logic_Zgr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.24, 24.95)] [SINK PIN] 
  (2) u_logic_Qwr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 23.42)] [SINK PIN] 
  (2) u_logic_Dcs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 24.20)] [SINK PIN] 
  (2) u_logic_U9e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.24, 26.49)] [SINK PIN] 
  (2) u_logic_Pwg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.38, 22.66)] [SINK PIN] 
  (2) u_logic_Ebh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.50, 21.88)] [SINK PIN] 
  (2) u_logic_Hmh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 21.88)] [SINK PIN] 
  (2) u_logic_Psh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.34, 24.20)] [SINK PIN] 
  (2) u_logic_Xyh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.69, 22.66)] [SINK PIN] 
  (2) u_logic_N8i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 16.52)] [SINK PIN] 
  (2) u_logic_Umi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.86, 21.88)] [SINK PIN] 
  (2) u_logic_Tse3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 19.59)] [SINK PIN] 
  (2) u_logic_Ilp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 24.95)] [SINK PIN] 
  (2) u_logic_U5r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.05, 27.27)] [SINK PIN] 
  (2) u_logic_Z0g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.53, 22.66)] [SINK PIN] 
  (2) u_logic_F4q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 24.95)] [SINK PIN] 
 (1) u_logic_clk_gate_Kyi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (34.88, 66.82)] [Net: u_logic_clk_gate_Kyi2z4_reg/ENCLK] [ICG] [Fanout: 6] 
  (2) u_logic_F0y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 67.96)] [SINK PIN] 
  (2) u_logic_Kyi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.28, 70.28)] [SINK PIN] 
  (2) u_logic_Dwl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.30, 67.21)] [SINK PIN] 
  (2) u_logic_Lbn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 67.96)] [SINK PIN] 
  (2) u_logic_Gtp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 68.74)] [SINK PIN] 
  (2) u_logic_Owq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.07, 68.74)] [SINK PIN] 
 (1) u_logic_clk_gate_Xti2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.94, 29.95)] [Net: u_logic_clk_gate_Xti2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Fi93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.62, 22.66)] [SINK PIN] 
  (2) u_logic_Xti2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.94, 9.59)] [SINK PIN] 
  (2) u_logic_Zkk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 14.20)] [SINK PIN] 
  (2) u_logic_Grl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.81, 26.49)] [SINK PIN] 
  (2) u_logic_Unm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 31.10)] [SINK PIN] 
  (2) u_logic_Uu83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.68, 9.59)] [SINK PIN] 
  (2) u_logic_Jw83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 6.52)] [SINK PIN] 
  (2) u_logic_Yx83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 6.52)] [SINK PIN] 
  (2) u_logic_Nz83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.72, 6.52)] [SINK PIN] 
  (2) u_logic_C193z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 4.98)] [SINK PIN] 
  (2) u_logic_R293z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.45, 4.98)] [SINK PIN] 
  (2) u_logic_G493z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.42, 13.45)] [SINK PIN] 
  (2) u_logic_Yb93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.84, 27.27)] [SINK PIN] 
  (2) u_logic_Md93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 9.59)] [SINK PIN] 
  (2) u_logic_Bf93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 8.84)] [SINK PIN] 
  (2) u_logic_Qg93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 9.59)] [SINK PIN] 
  (2) u_logic_Uj93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 18.81)] [SINK PIN] 
  (2) u_logic_Jl93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.96, 8.06)] [SINK PIN] 
  (2) u_logic_Rr93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 18.06)] [SINK PIN] 
  (2) u_logic_Gt93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.86, 16.52)] [SINK PIN] 
  (2) u_logic_Vu93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 30.34)] [SINK PIN] 
  (2) u_logic_Qyc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 11.13)] [SINK PIN] 
  (2) u_logic_E0d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 5.77)] [SINK PIN] 
  (2) u_logic_Snd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.53, 8.84)] [SINK PIN] 
  (2) u_logic_Wbf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 13.45)] [SINK PIN] 
  (2) u_logic_Nag3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.49, 8.84)] [SINK PIN] 
  (2) u_logic_Cxc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 10.38)] [SINK PIN] 
  (2) u_logic_W893z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.94, 18.81)] [SINK PIN] 
  (2) u_logic_Ka93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 21.88)] [SINK PIN] 
  (2) u_logic_Txj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 30.34)] [SINK PIN] 
  (2) u_logic_Cq93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 24.95)] [SINK PIN] 
  (2) u_logic_No93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 24.95)] [SINK PIN] 
 (1) u_logic_clk_gate_Uqi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (45.12, 69.89)] [Net: u_logic_clk_gate_Uqi2z4_reg/ENCLK] [ICG] [Fanout: 4] 
  (2) u_logic_X9n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.66, 72.55)] [SINK PIN] 
  (2) u_logic_Uqi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.57, 69.48)] [SINK PIN] 
  (2) u_logic_Aqp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.63, 70.29)] [SINK PIN] 
  (2) u_logic_Qrp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.53, 71.83)] [SINK PIN] 
 (1) u_logic_clk_gate_Fpi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (21.25, 29.95)] [Net: u_logic_clk_gate_Fpi2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Eun2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.24, 24.20)] [SINK PIN] 
  (2) u_logic_Fpi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.00, 14.20)] [SINK PIN] 
  (2) u_logic_Isi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.52, 12.66)] [SINK PIN] 
  (2) u_logic_F9j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 8.84)] [SINK PIN] 
  (2) u_logic_Z3k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.85, 8.06)] [SINK PIN] 
  (2) u_logic_Vhk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 13.45)] [SINK PIN] 
  (2) u_logic_Tel2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.50, 8.06)] [SINK PIN] 
  (2) u_logic_Eol2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.08, 23.42)] [SINK PIN] 
  (2) u_logic_V3m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 27.27)] [SINK PIN] 
  (2) u_logic_Skm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.46, 29.56)] [SINK PIN] 
  (2) u_logic_Ksm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.24, 12.66)] [SINK PIN] 
  (2) u_logic_N3n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.71, 4.98)] [SINK PIN] 
  (2) u_logic_Ajn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.08, 29.56)] [SINK PIN] 
  (2) u_logic_N8o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 5.77)] [SINK PIN] 
  (2) u_logic_Jlo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.18, 10.38)] [SINK PIN] 
  (2) u_logic_Vuo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 12.66)] [SINK PIN] 
  (2) u_logic_Ozo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 17.27)] [SINK PIN] 
  (2) u_logic_Ecp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 10.38)] [SINK PIN] 
  (2) u_logic_Rdq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.61, 8.84)] [SINK PIN] 
  (2) u_logic_Kiq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.44, 10.38)] [SINK PIN] 
  (2) u_logic_Eqq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.65, 6.52)] [SINK PIN] 
  (2) u_logic_Kfr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 16.52)] [SINK PIN] 
  (2) u_logic_Cvr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 11.91)] [SINK PIN] 
  (2) u_logic_Oas2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.86, 14.98)] [SINK PIN] 
  (2) u_logic_B5e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.50, 10.38)] [SINK PIN] 
  (2) u_logic_Wrg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.89, 5.77)] [SINK PIN] 
  (2) u_logic_W5s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.65, 11.91)] [SINK PIN] 
  (2) u_logic_Ujp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.92, 17.27)] [SINK PIN] 
  (2) u_logic_G4r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.02, 21.88)] [SINK PIN] 
  (2) u_logic_Ruj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 30.34)] [SINK PIN] 
  (2) u_logic_Lqr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.45, 25.74)] [SINK PIN] 
  (2) u_logic_Q2q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.21, 26.49)] [SINK PIN] 
 (1) u_logic_clk_gate_Rni2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (12.80, 42.24)] [Net: u_logic_clk_gate_Rni2z4_reg/ENCLK] [ICG] [Fanout: 4] 
  (2) u_logic_Wzy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 41.10)] [SINK PIN] 
  (2) u_logic_Rni2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 38.78)] [SINK PIN] 
  (2) u_logic_Sjj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 39.56)] [SINK PIN] 
  (2) u_logic_Fgm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.46, 41.85)] [SINK PIN] 
 (1) u_logic_clk_gate_J6i2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (10.43, 45.31)] [Net: u_logic_clk_gate_J6i2z4_reg/ENCLK] [ICG] [Fanout: 53] 
  (2) u_logic_Y6t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 67.22)] [SINK PIN] 
  (2) u_logic_J6i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.36, 50.32)] [SINK PIN] 
  (2) u_logic_Zei2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.48, 47.25)] [SINK PIN] 
  (2) u_logic_Tki2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 44.91)] [SINK PIN] 
  (2) u_logic_Idk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 47.25)] [SINK PIN] 
  (2) u_logic_Mjl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.53, 54.12)] [SINK PIN] 
  (2) u_logic_Ffs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.59, 51.86)] [SINK PIN] 
  (2) u_logic_Vaw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 65.68)] [SINK PIN] 
  (2) u_logic_Y9t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (57.98, 52.59)] [SINK PIN] 
  (2) u_logic_Fij2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 44.91)] [SINK PIN] 
  (2) u_logic_Aok2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.59, 45.72)] [SINK PIN] 
  (2) u_logic_I6w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 64.15)] [SINK PIN] 
  (2) u_logic_Sgj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.38, 44.91)] [SINK PIN] 
  (2) u_logic_Ark2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 64.15)] [SINK PIN] 
  (2) u_logic_Ffj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.90, 44.18)] [SINK PIN] 
  (2) u_logic_L8t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 64.87)] [SINK PIN] 
  (2) u_logic_Pet2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 59.54)] [SINK PIN] 
  (2) u_logic_U5x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.49, 64.87)] [SINK PIN] 
  (2) u_logic_Thm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 62.61)] [SINK PIN] 
  (2) u_logic_Lz93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 54.93)] [SINK PIN] 
  (2) u_logic_Kop2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.77, 54.12)] [SINK PIN] 
  (2) u_logic_Nen2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 47.98)] [SINK PIN] 
  (2) u_logic_Wxp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 60.27)] [SINK PIN] 
  (2) u_logic_C3w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 59.54)] [SINK PIN] 
  (2) u_logic_Aii3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.06, 68.76)] [SINK PIN] 
  (2) u_logic_Pdi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 44.17)] [SINK PIN] 
  (2) u_logic_Igi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.66, 47.24)] [SINK PIN] 
  (2) u_logic_Z7i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.92, 59.53)] [SINK PIN] 
  (2) u_logic_Wce3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.54, 34.95)] [SINK PIN] 
  (2) u_logic_Gci2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 46.46)] [SINK PIN] 
  (2) u_logic_M1j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 38.78)] [SINK PIN] 
  (2) u_logic_G6d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.30, 47.24)] [SINK PIN] 
  (2) u_logic_B6j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 34.95)] [SINK PIN] 
  (2) u_logic_I2t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.97, 40.31)] [SINK PIN] 
  (2) u_logic_Cyq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.34, 41.85)] [SINK PIN] 
  (2) u_logic_I6z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.59, 40.31)] [SINK PIN] 
  (2) u_logic_K9z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.46, 41.10)] [SINK PIN] 
  (2) u_logic_G9w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 66.42)] [SINK PIN] 
  (2) u_logic_O5t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.09, 60.28)] [SINK PIN] 
  (2) u_logic_Hxx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 64.89)] [SINK PIN] 
  (2) u_logic_Tyx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.51, 65.67)] [SINK PIN] 
  (2) u_logic_W7z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.83, 40.31)] [SINK PIN] 
  (2) u_logic_Wai2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 58.74)] [SINK PIN] 
  (2) u_logic_C3z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 43.38)] [SINK PIN] 
  (2) u_logic_K1z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 39.56)] [SINK PIN] 
  (2) u_logic_Auk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.27, 40.31)] [SINK PIN] 
  (2) u_logic_Szr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.54, 32.63)] [SINK PIN] 
  (2) u_logic_J7q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 33.42)] [SINK PIN] 
  (2) u_logic_Y8q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.02, 32.63)] [SINK PIN] 
  (2) u_logic_Rkd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.54, 34.17)] [SINK PIN] 
  (2) u_logic_Rbi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.74, 64.14)] [SINK PIN] 
  (2) u_logic_Jcw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.28, 69.50)] [SINK PIN] 
  (2) u_logic_S4w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 65.68)] [SINK PIN] 
 (1) u_logic_Gji2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.47, 61.80)] [SINK PIN] 
 (1) u_logic_Wbk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 62.61)] [SINK PIN] 
 (1) u_logic_K3l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 53.40)] [SINK PIN] 
 (1) u_logic_Hzj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.91, 63.34)] [SINK PIN] 
 (1) u_logic_A4t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.79, 62.61)] [SINK PIN] 
 (1) u_logic_Ywi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 64.15)] [SINK PIN] 
 (1) u_logic_Uyv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.03, 67.95)] [SINK PIN] 
 (1) u_logic_Nbm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 66.41)] [SINK PIN] 
 (1) u_logic_Gxk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.59, 61.08)] [SINK PIN] 
 (1) u_logic_Y9l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.05, 67.95)] [SINK PIN] 
 (1) u_logic_Ipb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (72.19, 60.27)] [SINK PIN] 
 (1) u_logic_Npk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 45.72)] [SINK PIN] 
 (1) u_logic_U7w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.50, 64.15)] [SINK PIN] 
 (1) u_logic_Emi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 46.44)] [SINK PIN] 
 (1) u_logic_Nsk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.75, 46.44)] [SINK PIN] 
 (1) u_logic_Jhy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.66, 67.22)] [SINK PIN] 
 (1) u_logic_Mvi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.22, 64.87)] [SINK PIN] 
 (1) u_logic_Zqb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.43, 64.87)] [SINK PIN] 
 (1) u_logic_Qsb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.60, 69.48)] [SINK PIN] 
 (1) u_logic_Hub3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (64.58, 66.41)] [SINK PIN] 
 (1) u_logic_E9c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.34, 67.95)] [SINK PIN] 
 (1) u_logic_Vac3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.14, 66.41)] [SINK PIN] 
 (1) u_logic_Yvb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.43, 64.15)] [SINK PIN] 
 (1) u_logic_Pxb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.43, 60.27)] [SINK PIN] 
 (1) u_logic_O2c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.98, 74.09)] [SINK PIN] 
 (1) u_logic_F4c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.42, 72.55)] [SINK PIN] 
 (1) u_logic_Rnb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.11, 67.22)] [SINK PIN] 
 (1) u_logic_W5c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.30, 65.68)] [SINK PIN] 
 (1) u_logic_N7c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.55, 63.34)] [SINK PIN] 
 (1) u_logic_Q0f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.79, 69.48)] [SINK PIN] 
 (1) u_logic_Gzb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (68.74, 68.76)] [SINK PIN] 
 (1) u_logic_X0c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (68.48, 67.22)] [SINK PIN] 
 (1) u_logic_C7f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.98, 64.87)] [SINK PIN] 
 (1) u_logic_T8f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.42, 64.15)] [SINK PIN] 
 (1) u_logic_Jje3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.02, 64.87)] [SINK PIN] 
 (1) u_logic_Ble3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.34, 66.41)] [SINK PIN] 
 (1) u_logic_W8r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.36, 71.83)] [SINK PIN] 
 (1) u_logic_Oar2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (69.57, 69.48)] [SINK PIN] 
 (1) u_logic_Etq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.34, 71.02)] [SINK PIN] 
 (1) u_logic_Wuq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.41, 70.29)] [SINK PIN] 
 (1) u_logic_I6h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.81, 73.36)] [SINK PIN] 
 (1) u_logic_Lul2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.24, 71.02)] [SINK PIN] 
 (1) u_logic_Q4h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.82, 73.36)] [SINK PIN] 
 (1) u_logic_Rym2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.69, 72.55)] [SINK PIN] 
 (1) u_logic_Qnn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.28, 67.22)] [SINK PIN] 
 (1) u_logic_Ipn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 61.80)] [SINK PIN] 
 (1) u_logic_V3o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.62, 59.54)] [SINK PIN] 
 (1) u_logic_Ypi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.28, 50.32)] [SINK PIN] 
 (1) clk_gate_u_logic_Omk2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (46.72, 51.46)] [Net: clk_gate_u_logic_Omk2z4_reg/ENCLK] [ICG] [Fanout: 31] 
  (2) u_logic_Omk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.02, 49.53)] [SINK PIN] 
  (2) u_logic_Nox2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.34, 45.70)] [SINK PIN] 
  (2) u_logic_Kaf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.35, 45.70)] [SINK PIN] 
  (2) u_logic_Zpx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.73, 47.99)] [SINK PIN] 
  (2) u_logic_Lrx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 47.24)] [SINK PIN] 
  (2) u_logic_Fcj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.57, 49.53)] [SINK PIN] 
  (2) u_logic_Jwf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 41.10)] [SINK PIN] 
  (2) u_logic_V4d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.38, 41.85)] [SINK PIN] 
  (2) u_logic_Vvx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 48.78)] [SINK PIN] 
  (2) u_logic_Xsx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 48.78)] [SINK PIN] 
  (2) u_logic_Fhx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 45.70)] [SINK PIN] 
  (2) u_logic_Ufx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.60, 46.46)] [SINK PIN] 
  (2) u_logic_Jex2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.69, 41.85)] [SINK PIN] 
  (2) u_logic_Ycx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.34, 42.63)] [SINK PIN] 
  (2) u_logic_Nbx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 42.63)] [SINK PIN] 
  (2) u_logic_Cax2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.35, 43.38)] [SINK PIN] 
  (2) u_logic_R8x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 46.46)] [SINK PIN] 
  (2) u_logic_G7x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 49.53)] [SINK PIN] 
  (2) u_logic_J4x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 47.24)] [SINK PIN] 
  (2) u_logic_Xyk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.31, 47.99)] [SINK PIN] 
  (2) u_logic_B9g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.13, 40.31)] [SINK PIN] 
  (2) u_logic_Foe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 42.63)] [SINK PIN] 
  (2) u_logic_Plx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.18, 39.56)] [SINK PIN] 
  (2) u_logic_Dkx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.02, 42.63)] [SINK PIN] 
  (2) u_logic_Zjq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.94, 39.56)] [SINK PIN] 
  (2) u_logic_Tme3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.08, 43.38)] [SINK PIN] 
  (2) u_logic_Rix2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.14, 44.92)] [SINK PIN] 
  (2) u_logic_Gmd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.70, 46.46)] [SINK PIN] 
  (2) u_logic_Bnx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.94, 38.02)] [SINK PIN] 
  (2) u_logic_Jux2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.94, 48.78)] [SINK PIN] 
  (2) u_logic_J0l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 50.31)] [SINK PIN] 
 (1) clk_gate_u_logic_V1l2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (67.01, 31.49)] [Net: clk_gate_u_logic_V1l2z4_reg/ENCLK] [ICG] [Fanout: 26] 
  (2) u_logic_V1l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 31.10)] [SINK PIN] 
  (2) u_logic_Cqo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.97, 31.88)] [SINK PIN] 
  (2) u_logic_Llq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (76.22, 30.34)] [SINK PIN] 
  (2) u_logic_Zfh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.81, 31.88)] [SINK PIN] 
  (2) u_logic_Q7j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 28.81)] [SINK PIN] 
  (2) u_logic_Lgi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.52, 30.34)] [SINK PIN] 
  (2) u_logic_S8k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.39, 31.10)] [SINK PIN] 
  (2) u_logic_Dkr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.78, 31.88)] [SINK PIN] 
  (2) u_logic_Iwp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 36.49)] [SINK PIN] 
  (2) u_logic_U4z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 38.02)] [SINK PIN] 
  (2) u_logic_Jw93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.10, 38.02)] [SINK PIN] 
  (2) u_logic_Xx93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.10, 37.24)] [SINK PIN] 
  (2) u_logic_Ovc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.31, 35.70)] [SINK PIN] 
  (2) u_logic_Efp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 34.17)] [SINK PIN] 
  (2) u_logic_U593z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 30.34)] [SINK PIN] 
  (2) u_logic_I793z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 32.63)] [SINK PIN] 
  (2) u_logic_G1s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.42, 31.88)] [SINK PIN] 
  (2) u_logic_Slr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.70, 31.10)] [SINK PIN] 
  (2) u_logic_Ym93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.38, 30.34)] [SINK PIN] 
  (2) u_logic_H4p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.05, 31.88)] [SINK PIN] 
  (2) u_logic_W5p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 31.10)] [SINK PIN] 
  (2) u_logic_L7p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (76.22, 31.88)] [SINK PIN] 
  (2) u_logic_Tzg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.87, 30.34)] [SINK PIN] 
  (2) u_logic_Hak2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.70, 28.81)] [SINK PIN] 
  (2) u_logic_Ohh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.84, 31.10)] [SINK PIN] 
  (2) u_logic_Rhi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.00, 30.34)] [SINK PIN] 
 (1) clk_gate_u_logic_H9i2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (31.87, 72.96)] [Net: clk_gate_u_logic_H9i2z4_reg/ENCLK] [ICG] [Fanout: 17] 
  (2) u_logic_H9i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 74.89)] [SINK PIN] 
  (2) u_logic_Qdj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.84, 69.50)] [SINK PIN] 
  (2) u_logic_Yzi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 70.28)] [SINK PIN] 
  (2) u_logic_U2x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.10, 72.57)] [SINK PIN] 
  (2) u_logic_Qem2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.40, 73.35)] [SINK PIN] 
  (2) u_logic_Rxl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.46, 71.82)] [SINK PIN] 
  (2) u_logic_Viy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.22, 71.82)] [SINK PIN] 
  (2) u_logic_Jky2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 68.74)] [SINK PIN] 
  (2) u_logic_Xly2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.10, 73.35)] [SINK PIN] 
  (2) u_logic_Lny2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.16, 74.89)] [SINK PIN] 
  (2) u_logic_Zoy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.86, 74.10)] [SINK PIN] 
  (2) u_logic_Nqy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.40, 72.57)] [SINK PIN] 
  (2) u_logic_Bsy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.90, 70.28)] [SINK PIN] 
  (2) u_logic_Pty2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 69.50)] [SINK PIN] 
  (2) u_logic_Dvy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.40, 75.64)] [SINK PIN] 
  (2) u_logic_Swy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.40, 74.89)] [SINK PIN] 
  (2) u_logic_Hyy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.10, 75.64)] [SINK PIN] 

Printing structure of HCLK (mode mode_norm.worst_low.RCmax) at root pin HCLK:
(0) HCLK [in Port] [Location (42.50, 77.55)] [Net: HCLK] [Fanout: 84] 
 (1) clk_gate_u_logic_R1w2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (38.34, 63.74)] [Net: clk_gate_u_logic_R1w2z4_reg/ENCLK] [ICG] [Fanout: 6] 
  (2) u_logic_R1w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 60.28)] [SINK PIN] 
  (2) u_logic_Tdp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.69, 62.61)] [SINK PIN] 
  (2) u_logic_Cam2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.07, 61.08)] [SINK PIN] 
  (2) u_logic_Uaj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.26, 63.34)] [SINK PIN] 
  (2) u_logic_Trq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.88, 61.80)] [SINK PIN] 
  (2) u_logic_G0w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 61.06)] [SINK PIN] 
 (1) u_logic_clk_gate_Ydw2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (34.56, 68.35)] [Net: u_logic_clk_gate_Ydw2z4_reg/ENCLK] [ICG] [Fanout: 16] 
  (2) u_logic_Ydw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 69.50)] [SINK PIN] 
  (2) u_logic_F1x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.83, 73.35)] [SINK PIN] 
  (2) u_logic_Qzw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 75.64)] [SINK PIN] 
  (2) u_logic_Byw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 76.42)] [SINK PIN] 
  (2) u_logic_Mww2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 76.42)] [SINK PIN] 
  (2) u_logic_Xuw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.52, 76.42)] [SINK PIN] 
  (2) u_logic_Itw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 76.42)] [SINK PIN] 
  (2) u_logic_Urw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.30, 72.57)] [SINK PIN] 
  (2) u_logic_Gqw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.96, 74.10)] [SINK PIN] 
  (2) u_logic_Sow2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.81, 74.10)] [SINK PIN] 
  (2) u_logic_Enw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.30, 73.35)] [SINK PIN] 
  (2) u_logic_Qlw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 74.89)] [SINK PIN] 
  (2) u_logic_Ckw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 69.50)] [SINK PIN] 
  (2) u_logic_Oiw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 71.03)] [SINK PIN] 
  (2) u_logic_Ahw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.22, 73.35)] [SINK PIN] 
  (2) u_logic_Mfw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 71.03)] [SINK PIN] 
 (1) u_logic_clk_gate_B1a3z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (59.14, 56.06)] [Net: u_logic_clk_gate_B1a3z4_reg/ENCLK] [ICG] [Fanout: 20] 
  (2) u_logic_S5b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.18, 59.54)] [SINK PIN] 
  (2) u_logic_Ztc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.61, 55.66)] [SINK PIN] 
  (2) u_logic_Qfc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.88, 57.19)] [SINK PIN] 
  (2) u_logic_Lee3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.91, 64.15)] [SINK PIN] 
  (2) u_logic_H2f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.28, 62.61)] [SINK PIN] 
  (2) u_logic_Ylc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 62.61)] [SINK PIN] 
  (2) u_logic_Jkc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.61, 61.80)] [SINK PIN] 
  (2) u_logic_Uic3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.78, 56.47)] [SINK PIN] 
  (2) u_logic_Fhc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 55.66)] [SINK PIN] 
  (2) u_logic_Dpc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.62, 64.15)] [SINK PIN] 
  (2) u_logic_Bec3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.07, 56.47)] [SINK PIN] 
  (2) u_logic_Mcc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.50, 61.08)] [SINK PIN] 
  (2) u_logic_Vve3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (69.31, 63.34)] [SINK PIN] 
  (2) u_logic_D4g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.23, 64.87)] [SINK PIN] 
  (2) u_logic_Jsc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.48, 62.61)] [SINK PIN] 
  (2) u_logic_Tqc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 63.34)] [SINK PIN] 
  (2) u_logic_Nnc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.45, 62.61)] [SINK PIN] 
  (2) u_logic_B1a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.14, 62.61)] [SINK PIN] 
  (2) u_logic_P2a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.14, 63.34)] [SINK PIN] 
  (2) u_logic_Tna3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.54, 58.00)] [SINK PIN] 
 (1) u_logic_clk_gate_T7d3z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (55.30, 72.96)] [Net: u_logic_clk_gate_T7d3z4_reg/ENCLK] [ICG] [Fanout: 8] 
  (2) u_logic_Fed3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.67, 75.63)] [SINK PIN] 
  (2) u_logic_Vfd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.40, 74.09)] [SINK PIN] 
  (2) u_logic_J9d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.59, 72.55)] [SINK PIN] 
  (2) u_logic_Zad3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.09, 72.55)] [SINK PIN] 
  (2) u_logic_Lhd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.66, 73.36)] [SINK PIN] 
  (2) u_logic_Bjd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.59, 74.09)] [SINK PIN] 
  (2) u_logic_T7d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.55, 71.02)] [SINK PIN] 
  (2) u_logic_Pcd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.36, 73.36)] [SINK PIN] 
 (1) u_logic_clk_gate_Ll73z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.27, 33.02)] [Net: u_logic_clk_gate_Ll73z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Od83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.42, 24.95)] [SINK PIN] 
  (2) u_logic_Ft73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.85, 10.38)] [SINK PIN] 
  (2) u_logic_An73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.79, 14.98)] [SINK PIN] 
  (2) u_logic_Wqd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.56, 9.59)] [SINK PIN] 
  (2) u_logic_Uu73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.75, 13.45)] [SINK PIN] 
  (2) u_logic_Ll73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.44, 9.59)] [SINK PIN] 
  (2) u_logic_C183z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 13.45)] [SINK PIN] 
  (2) u_logic_Rr73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 33.42)] [SINK PIN] 
  (2) u_logic_R283z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.35, 16.52)] [SINK PIN] 
  (2) u_logic_Po73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 24.20)] [SINK PIN] 
  (2) u_logic_Ft83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.67, 12.66)] [SINK PIN] 
  (2) u_logic_Jw73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 13.45)] [SINK PIN] 
  (2) u_logic_Sg83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 12.66)] [SINK PIN] 
  (2) u_logic_H783z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 33.42)] [SINK PIN] 
  (2) u_logic_Po83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 34.17)] [SINK PIN] 
  (2) u_logic_Zb83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 14.20)] [SINK PIN] 
  (2) u_logic_Rdg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 8.06)] [SINK PIN] 
  (2) u_logic_Ll83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.56, 19.59)] [SINK PIN] 
  (2) u_logic_Rr83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 9.59)] [SINK PIN] 
  (2) u_logic_Ka83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 7.30)] [SINK PIN] 
  (2) u_logic_V883z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 8.84)] [SINK PIN] 
  (2) u_logic_Ldf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 17.27)] [SINK PIN] 
  (2) u_logic_Nz73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.92, 12.66)] [SINK PIN] 
  (2) u_logic_Yx73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.30, 12.66)] [SINK PIN] 
  (2) u_logic_Df83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 21.13)] [SINK PIN] 
  (2) u_logic_An83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.35, 14.98)] [SINK PIN] 
  (2) u_logic_Dq83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 11.13)] [SINK PIN] 
  (2) u_logic_F483z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.24, 18.81)] [SINK PIN] 
  (2) u_logic_T583z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.43, 21.13)] [SINK PIN] 
  (2) u_logic_Dq73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 34.95)] [SINK PIN] 
  (2) u_logic_Wj83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.57, 28.81)] [SINK PIN] 
  (2) u_logic_Hi83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 28.02)] [SINK PIN] 
 (1) u_logic_clk_gate_Cc63z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.59, 29.95)] [Net: u_logic_clk_gate_Cc63z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_F473z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 27.27)] [SINK PIN] 
  (2) u_logic_Cc63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 10.38)] [SINK PIN] 
  (2) u_logic_Rd63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 11.13)] [SINK PIN] 
  (2) u_logic_Gf63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.30, 24.95)] [SINK PIN] 
  (2) u_logic_Ii63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.19, 32.63)] [SINK PIN] 
  (2) u_logic_Wj63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 11.91)] [SINK PIN] 
  (2) u_logic_Ll63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.50, 12.66)] [SINK PIN] 
  (2) u_logic_An63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 11.91)] [SINK PIN] 
  (2) u_logic_Po63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.72, 14.20)] [SINK PIN] 
  (2) u_logic_Eq63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.69, 14.20)] [SINK PIN] 
  (2) u_logic_Tr63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.62, 12.66)] [SINK PIN] 
  (2) u_logic_It63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.35, 15.74)] [SINK PIN] 
  (2) u_logic_Yx63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 34.17)] [SINK PIN] 
  (2) u_logic_Mz63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 13.45)] [SINK PIN] 
  (2) u_logic_B173z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.44, 7.30)] [SINK PIN] 
  (2) u_logic_Q273z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 8.84)] [SINK PIN] 
  (2) u_logic_U573z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (76.22, 21.13)] [SINK PIN] 
  (2) u_logic_J773z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.77, 14.20)] [SINK PIN] 
  (2) u_logic_Cc73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 16.52)] [SINK PIN] 
  (2) u_logic_Rd73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.54, 12.66)] [SINK PIN] 
  (2) u_logic_Gf73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.68, 38.02)] [SINK PIN] 
  (2) u_logic_Ii73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 8.84)] [SINK PIN] 
  (2) u_logic_Wj73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 13.45)] [SINK PIN] 
  (2) u_logic_Lsd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.74, 8.06)] [SINK PIN] 
  (2) u_logic_Aff3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 12.66)] [SINK PIN] 
  (2) u_logic_Gfg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.30, 7.30)] [SINK PIN] 
  (2) u_logic_Ug73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 9.59)] [SINK PIN] 
  (2) u_logic_Wu63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 19.59)] [SINK PIN] 
  (2) u_logic_Kw63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 21.88)] [SINK PIN] 
  (2) u_logic_Ug63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 34.95)] [SINK PIN] 
  (2) u_logic_Na73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 29.56)] [SINK PIN] 
  (2) u_logic_Y873z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.53, 28.81)] [SINK PIN] 
 (1) u_logic_clk_gate_T253z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.83, 34.56)] [Net: u_logic_clk_gate_T253z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Wu53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.84, 27.27)] [SINK PIN] 
  (2) u_logic_T253z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 13.45)] [SINK PIN] 
  (2) u_logic_I453z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 15.74)] [SINK PIN] 
  (2) u_logic_X553z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.68, 28.02)] [SINK PIN] 
  (2) u_logic_Z853z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 28.81)] [SINK PIN] 
  (2) u_logic_Na53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 14.98)] [SINK PIN] 
  (2) u_logic_Cc53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.52, 14.98)] [SINK PIN] 
  (2) u_logic_Rd53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.45, 14.20)] [SINK PIN] 
  (2) u_logic_Gf53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 16.52)] [SINK PIN] 
  (2) u_logic_Vg53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 14.98)] [SINK PIN] 
  (2) u_logic_Ki53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 14.98)] [SINK PIN] 
  (2) u_logic_Zj53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.00, 26.49)] [SINK PIN] 
  (2) u_logic_Po53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 33.42)] [SINK PIN] 
  (2) u_logic_Dq53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.58, 16.52)] [SINK PIN] 
  (2) u_logic_Sr53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 17.27)] [SINK PIN] 
  (2) u_logic_Ht53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.05, 18.06)] [SINK PIN] 
  (2) u_logic_Lw53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.76, 19.59)] [SINK PIN] 
  (2) u_logic_Ay53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 16.52)] [SINK PIN] 
  (2) u_logic_T263z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.74, 22.66)] [SINK PIN] 
  (2) u_logic_I463z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 15.74)] [SINK PIN] 
  (2) u_logic_X563z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.51, 25.74)] [SINK PIN] 
  (2) u_logic_Z863z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 17.27)] [SINK PIN] 
  (2) u_logic_Na63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 14.98)] [SINK PIN] 
  (2) u_logic_Aud3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.50, 15.74)] [SINK PIN] 
  (2) u_logic_Pgf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.52, 19.59)] [SINK PIN] 
  (2) u_logic_Vgg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.49, 15.74)] [SINK PIN] 
  (2) u_logic_L763z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 15.74)] [SINK PIN] 
  (2) u_logic_Nl53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 19.59)] [SINK PIN] 
  (2) u_logic_Bn53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.28, 22.66)] [SINK PIN] 
  (2) u_logic_L753z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 35.70)] [SINK PIN] 
  (2) u_logic_E163z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.74, 26.49)] [SINK PIN] 
  (2) u_logic_Pz53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 30.34)] [SINK PIN] 
 (1) u_logic_clk_gate_Kt33z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.68, 33.02)] [Net: u_logic_clk_gate_Kt33z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Nl43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.58, 24.95)] [SINK PIN] 
  (2) u_logic_Kt33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 21.88)] [SINK PIN] 
  (2) u_logic_Zu33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.05, 21.13)] [SINK PIN] 
  (2) u_logic_Ow33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 31.10)] [SINK PIN] 
  (2) u_logic_Qz33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 35.70)] [SINK PIN] 
  (2) u_logic_E143z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.50, 21.88)] [SINK PIN] 
  (2) u_logic_T243z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.74, 21.88)] [SINK PIN] 
  (2) u_logic_I443z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.59, 20.34)] [SINK PIN] 
  (2) u_logic_X543z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.66, 26.49)] [SINK PIN] 
  (2) u_logic_M743z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 24.20)] [SINK PIN] 
  (2) u_logic_B943z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 21.13)] [SINK PIN] 
  (2) u_logic_Qa43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.26, 24.20)] [SINK PIN] 
  (2) u_logic_Gf43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 36.49)] [SINK PIN] 
  (2) u_logic_Ug43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.54, 24.95)] [SINK PIN] 
  (2) u_logic_Ji43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.38, 24.20)] [SINK PIN] 
  (2) u_logic_Yj43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.35, 28.02)] [SINK PIN] 
  (2) u_logic_Cn43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.35, 29.56)] [SINK PIN] 
  (2) u_logic_Ro43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.30, 25.74)] [SINK PIN] 
  (2) u_logic_Kt43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.66, 28.81)] [SINK PIN] 
  (2) u_logic_Zu43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 20.34)] [SINK PIN] 
  (2) u_logic_Ow43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.68, 24.20)] [SINK PIN] 
  (2) u_logic_Qz43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 21.13)] [SINK PIN] 
  (2) u_logic_E153z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 26.49)] [SINK PIN] 
  (2) u_logic_Pvd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.11, 28.81)] [SINK PIN] 
  (2) u_logic_Eif3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.92, 29.56)] [SINK PIN] 
  (2) u_logic_Kig3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.34, 23.42)] [SINK PIN] 
  (2) u_logic_Cy43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 18.81)] [SINK PIN] 
  (2) u_logic_Ec43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.22, 18.06)] [SINK PIN] 
  (2) u_logic_Sd43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.92, 25.74)] [SINK PIN] 
  (2) u_logic_Cy33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 35.70)] [SINK PIN] 
  (2) u_logic_Vr43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.02, 24.20)] [SINK PIN] 
  (2) u_logic_Gq43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.94, 27.27)] [SINK PIN] 
 (1) u_logic_clk_gate_Bk23z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.14, 31.49)] [Net: u_logic_clk_gate_Bk23z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Ec33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.34, 25.74)] [SINK PIN] 
  (2) u_logic_Bk23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.62, 14.98)] [SINK PIN] 
  (2) u_logic_Ql23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 15.74)] [SINK PIN] 
  (2) u_logic_Fn23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.92, 24.95)] [SINK PIN] 
  (2) u_logic_Hq23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 24.20)] [SINK PIN] 
  (2) u_logic_Vr23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.14, 18.06)] [SINK PIN] 
  (2) u_logic_Kt23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.74, 17.27)] [SINK PIN] 
  (2) u_logic_Zu23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 16.52)] [SINK PIN] 
  (2) u_logic_Ow23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 14.98)] [SINK PIN] 
  (2) u_logic_Dy23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 15.74)] [SINK PIN] 
  (2) u_logic_Sz23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 16.52)] [SINK PIN] 
  (2) u_logic_H133z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 24.95)] [SINK PIN] 
  (2) u_logic_X533z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 31.10)] [SINK PIN] 
  (2) u_logic_L733z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.58, 14.98)] [SINK PIN] 
  (2) u_logic_A933z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.79, 16.52)] [SINK PIN] 
  (2) u_logic_Pa33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 19.59)] [SINK PIN] 
  (2) u_logic_Td33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 20.34)] [SINK PIN] 
  (2) u_logic_If33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 14.98)] [SINK PIN] 
  (2) u_logic_Bk33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.74, 21.88)] [SINK PIN] 
  (2) u_logic_Ql33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.67, 17.27)] [SINK PIN] 
  (2) u_logic_Fn33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 25.74)] [SINK PIN] 
  (2) u_logic_Hq33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.32, 14.98)] [SINK PIN] 
  (2) u_logic_Vr33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 15.74)] [SINK PIN] 
  (2) u_logic_Exd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.56, 20.34)] [SINK PIN] 
  (2) u_logic_Tjf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.33, 20.34)] [SINK PIN] 
  (2) u_logic_Zjg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 14.98)] [SINK PIN] 
  (2) u_logic_To33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 14.98)] [SINK PIN] 
  (2) u_logic_V233z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.36, 19.59)] [SINK PIN] 
  (2) u_logic_J433z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 23.42)] [SINK PIN] 
  (2) u_logic_To23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 31.88)] [SINK PIN] 
  (2) u_logic_Mi33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 25.74)] [SINK PIN] 
  (2) u_logic_Xg33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 28.02)] [SINK PIN] 
 (1) u_logic_clk_gate_Sa13z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.49, 34.56)] [Net: u_logic_clk_gate_Sa13z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_V223z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.97, 26.49)] [SINK PIN] 
  (2) u_logic_Sa13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.59, 21.13)] [SINK PIN] 
  (2) u_logic_Hc13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.06, 19.59)] [SINK PIN] 
  (2) u_logic_Wd13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.81, 27.27)] [SINK PIN] 
  (2) u_logic_Yg13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 29.56)] [SINK PIN] 
  (2) u_logic_Mi13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.37, 18.81)] [SINK PIN] 
  (2) u_logic_Bk13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.61, 19.59)] [SINK PIN] 
  (2) u_logic_Ql13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.72, 18.81)] [SINK PIN] 
  (2) u_logic_Fn13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.66, 25.74)] [SINK PIN] 
  (2) u_logic_Uo13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.39, 18.81)] [SINK PIN] 
  (2) u_logic_Jq13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.96, 18.81)] [SINK PIN] 
  (2) u_logic_Yr13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.94, 25.74)] [SINK PIN] 
  (2) u_logic_Ow13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.58, 35.70)] [SINK PIN] 
  (2) u_logic_Cy13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.24, 19.59)] [SINK PIN] 
  (2) u_logic_Rz13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.93, 18.81)] [SINK PIN] 
  (2) u_logic_G123z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.22, 27.27)] [SINK PIN] 
  (2) u_logic_K423z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.53, 28.81)] [SINK PIN] 
  (2) u_logic_Z523z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.05, 24.20)] [SINK PIN] 
  (2) u_logic_Sa23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.35, 28.81)] [SINK PIN] 
  (2) u_logic_Hc23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.20, 18.06)] [SINK PIN] 
  (2) u_logic_Wd23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.86, 24.95)] [SINK PIN] 
  (2) u_logic_Yg23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.18, 22.66)] [SINK PIN] 
  (2) u_logic_Mi23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.66, 24.95)] [SINK PIN] 
  (2) u_logic_Tyd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.54, 26.49)] [SINK PIN] 
  (2) u_logic_Ilf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.05, 28.81)] [SINK PIN] 
  (2) u_logic_Olg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.46, 18.06)] [SINK PIN] 
  (2) u_logic_Kf23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.50, 16.52)] [SINK PIN] 
  (2) u_logic_Mt13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 20.34)] [SINK PIN] 
  (2) u_logic_Av13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.33, 24.20)] [SINK PIN] 
  (2) u_logic_Kf13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 34.95)] [SINK PIN] 
  (2) u_logic_D923z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.66, 24.95)] [SINK PIN] 
  (2) u_logic_O723z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 28.81)] [SINK PIN] 
 (1) u_logic_clk_gate_Yd03z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.98, 36.10)] [Net: u_logic_clk_gate_Yd03z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Ey03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.08, 27.27)] [SINK PIN] 
  (2) u_logic_Yd03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 17.27)] [SINK PIN] 
  (2) u_logic_Nf03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 17.27)] [SINK PIN] 
  (2) u_logic_Ch03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 31.10)] [SINK PIN] 
  (2) u_logic_Ek03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.13, 32.63)] [SINK PIN] 
  (2) u_logic_Sl03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.82, 17.27)] [SINK PIN] 
  (2) u_logic_Hn03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.62, 18.06)] [SINK PIN] 
  (2) u_logic_Wo03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.07, 18.06)] [SINK PIN] 
  (2) u_logic_Lq03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.42, 31.10)] [SINK PIN] 
  (2) u_logic_Bv03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.94, 37.24)] [SINK PIN] 
  (2) u_logic_Pw03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 14.20)] [SINK PIN] 
  (2) u_logic_Tz03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 28.81)] [SINK PIN] 
  (2) u_logic_I113z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.92, 18.06)] [SINK PIN] 
  (2) u_logic_M413z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 28.02)] [SINK PIN] 
  (2) u_logic_B613z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.00, 18.06)] [SINK PIN] 
  (2) u_logic_Q713z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.60, 23.42)] [SINK PIN] 
  (2) u_logic_E913z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 22.66)] [SINK PIN] 
  (2) u_logic_F8e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.63, 14.20)] [SINK PIN] 
  (2) u_logic_Ftf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 26.49)] [SINK PIN] 
  (2) u_logic_Avg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.76, 14.98)] [SINK PIN] 
  (2) u_logic_P9h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.16, 18.06)] [SINK PIN] 
  (2) u_logic_Skh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 17.27)] [SINK PIN] 
  (2) u_logic_Arh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.38, 18.06)] [SINK PIN] 
  (2) u_logic_Ixh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 26.49)] [SINK PIN] 
  (2) u_logic_Y6i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 14.98)] [SINK PIN] 
  (2) u_logic_Fli3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.06, 18.06)] [SINK PIN] 
  (2) u_logic_Fre3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 20.34)] [SINK PIN] 
  (2) u_logic_Zr03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.65, 22.66)] [SINK PIN] 
  (2) u_logic_Nt03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.37, 32.63)] [SINK PIN] 
  (2) u_logic_Qi03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 35.70)] [SINK PIN] 
  (2) u_logic_Kzf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.58, 28.81)] [SINK PIN] 
  (2) u_logic_X213z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 36.49)] [SINK PIN] 
 (1) u_logic_clk_gate_Ehz2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.10, 36.10)] [Net: u_logic_clk_gate_Ehz2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_K103z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.32, 27.27)] [SINK PIN] 
  (2) u_logic_Ehz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 14.20)] [SINK PIN] 
  (2) u_logic_Tiz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.82, 15.74)] [SINK PIN] 
  (2) u_logic_Ikz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 24.20)] [SINK PIN] 
  (2) u_logic_Knz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 34.17)] [SINK PIN] 
  (2) u_logic_Yoz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 14.20)] [SINK PIN] 
  (2) u_logic_Nqz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.30, 20.34)] [SINK PIN] 
  (2) u_logic_Csz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 24.95)] [SINK PIN] 
  (2) u_logic_Rtz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.06, 23.42)] [SINK PIN] 
  (2) u_logic_Hyz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 36.49)] [SINK PIN] 
  (2) u_logic_Vzz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.27, 19.59)] [SINK PIN] 
  (2) u_logic_Z203z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.75, 27.27)] [SINK PIN] 
  (2) u_logic_O403z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.00, 19.59)] [SINK PIN] 
  (2) u_logic_S703z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.30, 26.49)] [SINK PIN] 
  (2) u_logic_H903z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.28, 17.27)] [SINK PIN] 
  (2) u_logic_Wa03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.74, 28.02)] [SINK PIN] 
  (2) u_logic_Kc03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 21.13)] [SINK PIN] 
  (2) u_logic_Q6e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.92, 27.27)] [SINK PIN] 
  (2) u_logic_Qrf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 27.27)] [SINK PIN] 
  (2) u_logic_Ltg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.66, 19.59)] [SINK PIN] 
  (2) u_logic_A8h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.82, 22.66)] [SINK PIN] 
  (2) u_logic_Djh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.28, 22.66)] [SINK PIN] 
  (2) u_logic_Lph3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.76, 25.74)] [SINK PIN] 
  (2) u_logic_Tvh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.46, 27.27)] [SINK PIN] 
  (2) u_logic_J5i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 13.45)] [SINK PIN] 
  (2) u_logic_Qji3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 24.20)] [SINK PIN] 
  (2) u_logic_Rpe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 19.59)] [SINK PIN] 
  (2) u_logic_Fvz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.18, 21.88)] [SINK PIN] 
  (2) u_logic_Twz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.52, 29.56)] [SINK PIN] 
  (2) u_logic_Wlz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.61, 34.95)] [SINK PIN] 
  (2) u_logic_Vxf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 22.66)] [SINK PIN] 
  (2) u_logic_D603z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.63, 27.27)] [SINK PIN] 
 (1) u_logic_clk_gate_Lpu2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.42, 36.10)] [Net: u_logic_clk_gate_Lpu2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Ohv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 30.34)] [SINK PIN] 
  (2) u_logic_Lpu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 7.30)] [SINK PIN] 
  (2) u_logic_Aru2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 8.84)] [SINK PIN] 
  (2) u_logic_Psu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.34, 22.66)] [SINK PIN] 
  (2) u_logic_Rvu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 32.63)] [SINK PIN] 
  (2) u_logic_Fxu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.91, 8.06)] [SINK PIN] 
  (2) u_logic_Uyu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.82, 8.84)] [SINK PIN] 
  (2) u_logic_J0v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 8.84)] [SINK PIN] 
  (2) u_logic_Y1v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.91, 8.84)] [SINK PIN] 
  (2) u_logic_N3v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 10.38)] [SINK PIN] 
  (2) u_logic_C5v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 9.59)] [SINK PIN] 
  (2) u_logic_R6v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.18, 14.20)] [SINK PIN] 
  (2) u_logic_Hbv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.30, 36.49)] [SINK PIN] 
  (2) u_logic_Vcv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.58, 6.52)] [SINK PIN] 
  (2) u_logic_Kev2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 5.77)] [SINK PIN] 
  (2) u_logic_Zfv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.67, 11.13)] [SINK PIN] 
  (2) u_logic_Djv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.37, 23.42)] [SINK PIN] 
  (2) u_logic_Skv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.28, 8.84)] [SINK PIN] 
  (2) u_logic_Lpv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.60, 21.88)] [SINK PIN] 
  (2) u_logic_Arv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.85, 9.59)] [SINK PIN] 
  (2) u_logic_Psv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 36.49)] [SINK PIN] 
  (2) u_logic_Rvv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.28, 8.06)] [SINK PIN] 
  (2) u_logic_Fxv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.42, 10.38)] [SINK PIN] 
  (2) u_logic_I0e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.74, 9.59)] [SINK PIN] 
  (2) u_logic_Xmf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 15.74)] [SINK PIN] 
  (2) u_logic_Dng3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 6.52)] [SINK PIN] 
  (2) u_logic_Duv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.98, 8.06)] [SINK PIN] 
  (2) u_logic_F8v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.74, 18.06)] [SINK PIN] 
  (2) u_logic_T9v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 20.34)] [SINK PIN] 
  (2) u_logic_Duu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 35.70)] [SINK PIN] 
  (2) u_logic_Wnv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 29.56)] [SINK PIN] 
  (2) u_logic_Hmv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 25.74)] [SINK PIN] 
 (1) u_logic_clk_gate_Cgt2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.94, 29.95)] [Net: u_logic_clk_gate_Cgt2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_F8u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 30.34)] [SINK PIN] 
  (2) u_logic_Cgt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.65, 8.84)] [SINK PIN] 
  (2) u_logic_Rht2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.28, 10.38)] [SINK PIN] 
  (2) u_logic_Gjt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 23.42)] [SINK PIN] 
  (2) u_logic_Imt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 31.10)] [SINK PIN] 
  (2) u_logic_Wnt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.15, 8.06)] [SINK PIN] 
  (2) u_logic_Lpt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.37, 9.59)] [SINK PIN] 
  (2) u_logic_Art2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.31, 8.06)] [SINK PIN] 
  (2) u_logic_Pst2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 5.77)] [SINK PIN] 
  (2) u_logic_Eut2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.43, 7.30)] [SINK PIN] 
  (2) u_logic_Tvt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.19, 8.06)] [SINK PIN] 
  (2) u_logic_Ixt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 13.45)] [SINK PIN] 
  (2) u_logic_Y1u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 28.02)] [SINK PIN] 
  (2) u_logic_M3u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.33, 7.30)] [SINK PIN] 
  (2) u_logic_B5u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.18, 8.06)] [SINK PIN] 
  (2) u_logic_Q6u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 13.45)] [SINK PIN] 
  (2) u_logic_U9u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 15.74)] [SINK PIN] 
  (2) u_logic_Jbu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 6.52)] [SINK PIN] 
  (2) u_logic_Cgu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 15.74)] [SINK PIN] 
  (2) u_logic_Rhu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.78, 10.38)] [SINK PIN] 
  (2) u_logic_Gju2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 28.81)] [SINK PIN] 
  (2) u_logic_Imu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.34, 8.84)] [SINK PIN] 
  (2) u_logic_Wnu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 7.30)] [SINK PIN] 
  (2) u_logic_M3e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.32, 9.59)] [SINK PIN] 
  (2) u_logic_Bqf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 14.98)] [SINK PIN] 
  (2) u_logic_Hqg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.42, 8.06)] [SINK PIN] 
  (2) u_logic_Uku2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.67, 8.84)] [SINK PIN] 
  (2) u_logic_Wyt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.34, 18.81)] [SINK PIN] 
  (2) u_logic_K0u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.30, 23.42)] [SINK PIN] 
  (2) u_logic_Ukt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.34, 31.10)] [SINK PIN] 
  (2) u_logic_Neu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.55, 29.56)] [SINK PIN] 
  (2) u_logic_Ycu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.45, 25.74)] [SINK PIN] 
 (1) u_logic_clk_gate_R0t2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (59.20, 54.53)] [Net: u_logic_clk_gate_R0t2z4_reg/ENCLK] [ICG] [Fanout: 3] 
  (2) u_logic_Adt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.14, 60.27)] [SINK PIN] 
  (2) u_logic_R0t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.07, 54.93)] [SINK PIN] 
  (2) u_logic_Mbt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.66, 59.54)] [SINK PIN] 
 (1) u_logic_clk_gate_Tqs2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (50.11, 76.03)] [Net: u_logic_clk_gate_Tqs2z4_reg/ENCLK] [ICG] [Fanout: 8] 
  (2) u_logic_Bus2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.43, 75.63)] [SINK PIN] 
  (2) u_logic_Svs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.56, 76.44)] [SINK PIN] 
  (2) u_logic_Jxs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.90, 73.36)] [SINK PIN] 
  (2) u_logic_Azs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.85, 75.63)] [SINK PIN] 
  (2) u_logic_Gcb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.62, 74.90)] [SINK PIN] 
  (2) u_logic_Kkb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.68, 76.44)] [SINK PIN] 
  (2) u_logic_Tqs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.07, 76.44)] [SINK PIN] 
  (2) u_logic_Kss2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (61.38, 76.44)] [SINK PIN] 
 (1) u_logic_clk_gate_Vgs2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (54.14, 74.50)] [Net: u_logic_clk_gate_Vgs2z4_reg/ENCLK] [ICG] [Fanout: 8] 
  (2) u_logic_Dks2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.83, 74.09)] [SINK PIN] 
  (2) u_logic_Uls2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.45, 73.36)] [SINK PIN] 
  (2) u_logic_Lns2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 74.09)] [SINK PIN] 
  (2) u_logic_Cps2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.32, 76.44)] [SINK PIN] 
  (2) u_logic_Pab3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (67.14, 74.09)] [SINK PIN] 
  (2) u_logic_Tib3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.17, 74.09)] [SINK PIN] 
  (2) u_logic_Vgs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.75, 74.09)] [SINK PIN] 
  (2) u_logic_Mis2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (61.31, 75.63)] [SINK PIN] 
 (1) u_logic_clk_gate_O0o2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (63.62, 51.46)] [Net: u_logic_clk_gate_O0o2z4_reg/ENCLK] [ICG] [Fanout: 24] 
  (2) u_logic_Ogo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 51.06)] [SINK PIN] 
  (2) u_logic_Xeo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 49.53)] [SINK PIN] 
  (2) u_logic_O0o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 51.06)] [SINK PIN] 
  (2) u_logic_Iua3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 57.21)] [SINK PIN] 
  (2) u_logic_Gza3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.97, 59.53)] [SINK PIN] 
  (2) u_logic_Uei3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 54.92)] [SINK PIN] 
  (2) u_logic_F2o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 56.46)] [SINK PIN] 
  (2) u_logic_C4b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 55.67)] [SINK PIN] 
  (2) u_logic_M2b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.84, 57.21)] [SINK PIN] 
  (2) u_logic_W0b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.09, 58.74)] [SINK PIN] 
  (2) u_logic_Qxa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.16, 55.67)] [SINK PIN] 
  (2) u_logic_Z8b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.72, 59.53)] [SINK PIN] 
  (2) u_logic_Dhb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.76, 57.99)] [SINK PIN] 
  (2) u_logic_She3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.18, 54.14)] [SINK PIN] 
  (2) u_logic_Aze3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.92, 57.99)] [SINK PIN] 
  (2) u_logic_M5f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.37, 57.99)] [SINK PIN] 
  (2) u_logic_K7g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.30, 54.92)] [SINK PIN] 
  (2) u_logic_Ara3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.33, 51.85)] [SINK PIN] 
  (2) u_logic_Rsa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 53.38)] [SINK PIN] 
  (2) u_logic_Zva3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.37, 55.67)] [SINK PIN] 
  (2) u_logic_Z2h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.42, 49.53)] [SINK PIN] 
  (2) u_logic_Jpa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 50.31)] [SINK PIN] 
  (2) u_logic_S3i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.18, 52.60)] [SINK PIN] 
  (2) u_logic_Ddi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 54.92)] [SINK PIN] 
 (1) u_logic_clk_gate_Bdm2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (30.98, 69.89)] [Net: u_logic_clk_gate_Bdm2z4_reg/ENCLK] [ICG] [Fanout: 11] 
  (2) u_logic_Ufy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 71.82)] [SINK PIN] 
  (2) u_logic_Bdm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.16, 76.42)] [SINK PIN] 
  (2) u_logic_T1y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.59, 71.03)] [SINK PIN] 
  (2) u_logic_I3y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.39, 70.28)] [SINK PIN] 
  (2) u_logic_W4y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.54, 71.03)] [SINK PIN] 
  (2) u_logic_K6y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.29, 71.82)] [SINK PIN] 
  (2) u_logic_Y7y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.21, 72.57)] [SINK PIN] 
  (2) u_logic_M9y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 75.64)] [SINK PIN] 
  (2) u_logic_Bby2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.21, 74.10)] [SINK PIN] 
  (2) u_logic_Qcy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.46, 76.42)] [SINK PIN] 
  (2) u_logic_Fey2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 74.10)] [SINK PIN] 
 (1) u_logic_clk_gate_L8m2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (61.76, 60.67)] [Net: u_logic_clk_gate_L8m2z4_reg/ENCLK] [ICG] [Fanout: 24] 
  (2) u_logic_Ieh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 49.53)] [SINK PIN] 
  (2) u_logic_Gdo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.08, 47.24)] [SINK PIN] 
  (2) u_logic_L7a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.42, 54.92)] [SINK PIN] 
  (2) u_logic_Taa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 60.28)] [SINK PIN] 
  (2) u_logic_Jca3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 52.60)] [SINK PIN] 
  (2) u_logic_Aea3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.51, 54.92)] [SINK PIN] 
  (2) u_logic_Qfa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 53.38)] [SINK PIN] 
  (2) u_logic_Gha3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.68, 60.28)] [SINK PIN] 
  (2) u_logic_Wia3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 63.35)] [SINK PIN] 
  (2) u_logic_Mka3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.13, 59.53)] [SINK PIN] 
  (2) u_logic_J7b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.41, 61.82)] [SINK PIN] 
  (2) u_logic_Nfb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 61.82)] [SINK PIN] 
  (2) u_logic_Bge3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.96, 52.60)] [SINK PIN] 
  (2) u_logic_Kxe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 57.21)] [SINK PIN] 
  (2) u_logic_W3f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 59.53)] [SINK PIN] 
  (2) u_logic_T5g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 54.92)] [SINK PIN] 
  (2) u_logic_D4a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.40, 54.92)] [SINK PIN] 
  (2) u_logic_U5a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.79, 62.60)] [SINK PIN] 
  (2) u_logic_C9a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 51.06)] [SINK PIN] 
  (2) u_logic_I1h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 48.78)] [SINK PIN] 
  (2) u_logic_L8m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.76, 47.99)] [SINK PIN] 
  (2) u_logic_Xyn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 49.53)] [SINK PIN] 
  (2) u_logic_B2i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 50.31)] [SINK PIN] 
  (2) u_logic_Cma3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.51, 51.85)] [SINK PIN] 
 (1) u_logic_clk_gate_Fzl2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (9.09, 45.31)] [Net: u_logic_clk_gate_Fzl2z4_reg/ENCLK] [ICG] [Fanout: 4] 
  (2) u_logic_Uup2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 43.38)] [SINK PIN] 
  (2) u_logic_Qzq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.47, 42.63)] [SINK PIN] 
  (2) u_logic_Fzl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.11, 41.85)] [SINK PIN] 
  (2) u_logic_Zcn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 42.63)] [SINK PIN] 
 (1) u_logic_clk_gate_Z4l2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (61.18, 72.96)] [Net: u_logic_clk_gate_Z4l2z4_reg/ENCLK] [ICG] [Fanout: 8] 
  (2) u_logic_G8n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 75.63)] [SINK PIN] 
  (2) u_logic_Z4l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.37, 74.09)] [SINK PIN] 
  (2) u_logic_Q6l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 76.44)] [SINK PIN] 
  (2) u_logic_H8l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 76.44)] [SINK PIN] 
  (2) u_logic_Xdb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.86, 75.63)] [SINK PIN] 
  (2) u_logic_Bmb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.92, 76.44)] [SINK PIN] 
  (2) u_logic_Usl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.07, 75.63)] [SINK PIN] 
  (2) u_logic_Axm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.66, 74.09)] [SINK PIN] 
 (1) u_logic_clk_gate_Svk2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (12.67, 43.78)] [Net: u_logic_clk_gate_Svk2z4_reg/ENCLK] [ICG] [Fanout: 4] 
  (2) u_logic_H3d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.26, 38.02)] [SINK PIN] 
  (2) u_logic_Svk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.33, 39.56)] [SINK PIN] 
  (2) u_logic_Yaz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.46, 38.78)] [SINK PIN] 
  (2) u_logic_T1d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 38.78)] [SINK PIN] 
 (1) u_logic_clk_gate_D7k2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.05, 33.02)] [Net: u_logic_clk_gate_D7k2z4_reg/ENCLK] [ICG] [Fanout: 30] 
  (2) u_logic_Ixn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.21, 29.56)] [SINK PIN] 
  (2) u_logic_D7k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.21, 18.81)] [SINK PIN] 
  (2) u_logic_Xhl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.25, 17.27)] [SINK PIN] 
  (2) u_logic_X6m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 31.88)] [SINK PIN] 
  (2) u_logic_Mvm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.10, 28.81)] [SINK PIN] 
  (2) u_logic_R6n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.75, 18.81)] [SINK PIN] 
  (2) u_logic_Cmn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.05, 23.42)] [SINK PIN] 
  (2) u_logic_Rbo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.77, 23.42)] [SINK PIN] 
  (2) u_logic_Noo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.65, 14.20)] [SINK PIN] 
  (2) u_logic_S2p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.46, 23.42)] [SINK PIN] 
  (2) u_logic_Oir2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.14, 24.95)] [SINK PIN] 
  (2) u_logic_Eyr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.28, 21.88)] [SINK PIN] 
  (2) u_logic_Rds2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 22.66)] [SINK PIN] 
  (2) u_logic_Mcz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.34, 31.88)] [SINK PIN] 
  (2) u_logic_Aez2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 15.74)] [SINK PIN] 
  (2) u_logic_Pfz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.08, 21.88)] [SINK PIN] 
  (2) u_logic_Ibe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.70, 23.42)] [SINK PIN] 
  (2) u_logic_Uuf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.35, 23.42)] [SINK PIN] 
  (2) u_logic_Eyg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 14.20)] [SINK PIN] 
  (2) u_logic_Tch3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.87, 18.81)] [SINK PIN] 
  (2) u_logic_Wnh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.76, 15.74)] [SINK PIN] 
  (2) u_logic_Euh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.30, 18.81)] [SINK PIN] 
  (2) u_logic_M0i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.71, 23.42)] [SINK PIN] 
  (2) u_logic_Cai3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 14.98)] [SINK PIN] 
  (2) u_logic_Joi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.28, 17.27)] [SINK PIN] 
  (2) u_logic_Hue3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.34, 20.34)] [SINK PIN] 
  (2) u_logic_Wmp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 21.13)] [SINK PIN] 
  (2) u_logic_I7r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 33.42)] [SINK PIN] 
  (2) u_logic_O2g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.02, 28.81)] [SINK PIN] 
  (2) u_logic_U5q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 26.49)] [SINK PIN] 
 (1) u_logic_clk_gate_Koj2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (18.94, 37.63)] [Net: u_logic_clk_gate_Koj2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Arn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.38, 22.66)] [SINK PIN] 
  (2) u_logic_Koj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 6.52)] [SINK PIN] 
  (2) u_logic_Zpj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 6.52)] [SINK PIN] 
  (2) u_logic_Orj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.98, 12.66)] [SINK PIN] 
  (2) u_logic_V0k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 4.98)] [SINK PIN] 
  (2) u_logic_Kjk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 11.91)] [SINK PIN] 
  (2) u_logic_Pbl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.62, 5.77)] [SINK PIN] 
  (2) u_logic_Spl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.70, 22.66)] [SINK PIN] 
  (2) u_logic_T0m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.30, 37.24)] [SINK PIN] 
  (2) u_logic_Gmm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 33.42)] [SINK PIN] 
  (2) u_logic_Ipm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.40, 11.91)] [SINK PIN] 
  (2) u_logic_J0n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.63, 4.23)] [SINK PIN] 
  (2) u_logic_Yfn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 36.49)] [SINK PIN] 
  (2) u_logic_J5o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 4.23)] [SINK PIN] 
  (2) u_logic_Fio2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 7.30)] [SINK PIN] 
  (2) u_logic_Rro2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 7.30)] [SINK PIN] 
  (2) u_logic_Kwo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.98, 18.81)] [SINK PIN] 
  (2) u_logic_A9p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 11.13)] [SINK PIN] 
  (2) u_logic_Naq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 4.98)] [SINK PIN] 
  (2) u_logic_Gfq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.59, 7.30)] [SINK PIN] 
  (2) u_logic_Anq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.60, 13.45)] [SINK PIN] 
  (2) u_logic_Gcr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (75.90, 21.88)] [SINK PIN] 
  (2) u_logic_Asr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 12.66)] [SINK PIN] 
  (2) u_logic_K7s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 12.66)] [SINK PIN] 
  (2) u_logic_Hpd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.08, 9.59)] [SINK PIN] 
  (2) u_logic_Ccg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.14, 4.23)] [SINK PIN] 
  (2) u_logic_U2s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.30, 12.66)] [SINK PIN] 
  (2) u_logic_Sgp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.24, 18.06)] [SINK PIN] 
  (2) u_logic_E1r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.18, 20.34)] [SINK PIN] 
  (2) u_logic_Fwj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.02, 35.70)] [SINK PIN] 
  (2) u_logic_Hnr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 23.42)] [SINK PIN] 
  (2) u_logic_Mzp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 27.27)] [SINK PIN] 
 (1) u_logic_clk_gate_Glj2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.72, 31.49)] [Net: u_logic_clk_gate_Glj2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Psn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.90, 31.10)] [SINK PIN] 
  (2) u_logic_Glj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 6.52)] [SINK PIN] 
  (2) u_logic_Vmj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.51, 4.23)] [SINK PIN] 
  (2) u_logic_K2k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 3.45)] [SINK PIN] 
  (2) u_logic_Ggk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 9.59)] [SINK PIN] 
  (2) u_logic_Edl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 4.23)] [SINK PIN] 
  (2) u_logic_Qml2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 24.95)] [SINK PIN] 
  (2) u_logic_H2m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.84, 28.02)] [SINK PIN] 
  (2) u_logic_Ejm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 32.63)] [SINK PIN] 
  (2) u_logic_Wqm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.85, 17.27)] [SINK PIN] 
  (2) u_logic_Y1n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.70, 3.45)] [SINK PIN] 
  (2) u_logic_Mhn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 29.56)] [SINK PIN] 
  (2) u_logic_Y6o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.66, 3.45)] [SINK PIN] 
  (2) u_logic_Ujo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 5.77)] [SINK PIN] 
  (2) u_logic_Gto2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 6.52)] [SINK PIN] 
  (2) u_logic_Zxo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 14.98)] [SINK PIN] 
  (2) u_logic_Pap2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (75.07, 10.38)] [SINK PIN] 
  (2) u_logic_Ccq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.50, 4.23)] [SINK PIN] 
  (2) u_logic_Vgq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 4.98)] [SINK PIN] 
  (2) u_logic_Poq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.33, 4.98)] [SINK PIN] 
  (2) u_logic_Vdr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.50, 14.20)] [SINK PIN] 
  (2) u_logic_Otr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.70, 6.52)] [SINK PIN] 
  (2) u_logic_Z8s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 11.91)] [SINK PIN] 
  (2) u_logic_X1e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.68, 6.52)] [SINK PIN] 
  (2) u_logic_Mof3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 13.45)] [SINK PIN] 
  (2) u_logic_Sog3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 4.98)] [SINK PIN] 
  (2) u_logic_I4s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 20.34)] [SINK PIN] 
  (2) u_logic_Gip2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.94, 19.59)] [SINK PIN] 
  (2) u_logic_S2r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.06, 21.88)] [SINK PIN] 
  (2) u_logic_Dtj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 31.88)] [SINK PIN] 
  (2) u_logic_Wor2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 31.10)] [SINK PIN] 
  (2) u_logic_B1q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 24.95)] [SINK PIN] 
 (1) u_logic_clk_gate_X2j2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.34, 33.02)] [Net: u_logic_clk_gate_X2j2z4_reg/ENCLK] [ICG] [Fanout: 30] 
  (2) u_logic_Tvn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.25, 25.74)] [SINK PIN] 
  (2) u_logic_X2j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.90, 19.59)] [SINK PIN] 
  (2) u_logic_M4j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.70, 24.20)] [SINK PIN] 
  (2) u_logic_O5k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.00, 23.42)] [SINK PIN] 
  (2) u_logic_Rek2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.33, 16.52)] [SINK PIN] 
  (2) u_logic_Igl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 22.66)] [SINK PIN] 
  (2) u_logic_Cll2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 30.34)] [SINK PIN] 
  (2) u_logic_J5m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 31.10)] [SINK PIN] 
  (2) u_logic_Ytm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 21.13)] [SINK PIN] 
  (2) u_logic_C5n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.94, 21.88)] [SINK PIN] 
  (2) u_logic_Okn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.18, 27.27)] [SINK PIN] 
  (2) u_logic_Cao2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.51, 21.13)] [SINK PIN] 
  (2) u_logic_Ymo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.35, 21.13)] [SINK PIN] 
  (2) u_logic_D1p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.24, 25.74)] [SINK PIN] 
  (2) u_logic_Zgr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.24, 24.95)] [SINK PIN] 
  (2) u_logic_Qwr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 23.42)] [SINK PIN] 
  (2) u_logic_Dcs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 24.20)] [SINK PIN] 
  (2) u_logic_U9e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.24, 26.49)] [SINK PIN] 
  (2) u_logic_Pwg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.38, 22.66)] [SINK PIN] 
  (2) u_logic_Ebh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.50, 21.88)] [SINK PIN] 
  (2) u_logic_Hmh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 21.88)] [SINK PIN] 
  (2) u_logic_Psh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.34, 24.20)] [SINK PIN] 
  (2) u_logic_Xyh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.69, 22.66)] [SINK PIN] 
  (2) u_logic_N8i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 16.52)] [SINK PIN] 
  (2) u_logic_Umi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.86, 21.88)] [SINK PIN] 
  (2) u_logic_Tse3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 19.59)] [SINK PIN] 
  (2) u_logic_Ilp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 24.95)] [SINK PIN] 
  (2) u_logic_U5r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.05, 27.27)] [SINK PIN] 
  (2) u_logic_Z0g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.53, 22.66)] [SINK PIN] 
  (2) u_logic_F4q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 24.95)] [SINK PIN] 
 (1) u_logic_clk_gate_Kyi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (34.88, 66.82)] [Net: u_logic_clk_gate_Kyi2z4_reg/ENCLK] [ICG] [Fanout: 6] 
  (2) u_logic_F0y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 67.96)] [SINK PIN] 
  (2) u_logic_Kyi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.28, 70.28)] [SINK PIN] 
  (2) u_logic_Dwl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.30, 67.21)] [SINK PIN] 
  (2) u_logic_Lbn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 67.96)] [SINK PIN] 
  (2) u_logic_Gtp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 68.74)] [SINK PIN] 
  (2) u_logic_Owq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.07, 68.74)] [SINK PIN] 
 (1) u_logic_clk_gate_Xti2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.94, 29.95)] [Net: u_logic_clk_gate_Xti2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Fi93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.62, 22.66)] [SINK PIN] 
  (2) u_logic_Xti2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.94, 9.59)] [SINK PIN] 
  (2) u_logic_Zkk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 14.20)] [SINK PIN] 
  (2) u_logic_Grl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.81, 26.49)] [SINK PIN] 
  (2) u_logic_Unm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 31.10)] [SINK PIN] 
  (2) u_logic_Uu83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.68, 9.59)] [SINK PIN] 
  (2) u_logic_Jw83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 6.52)] [SINK PIN] 
  (2) u_logic_Yx83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 6.52)] [SINK PIN] 
  (2) u_logic_Nz83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.72, 6.52)] [SINK PIN] 
  (2) u_logic_C193z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 4.98)] [SINK PIN] 
  (2) u_logic_R293z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.45, 4.98)] [SINK PIN] 
  (2) u_logic_G493z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.42, 13.45)] [SINK PIN] 
  (2) u_logic_Yb93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.84, 27.27)] [SINK PIN] 
  (2) u_logic_Md93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 9.59)] [SINK PIN] 
  (2) u_logic_Bf93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 8.84)] [SINK PIN] 
  (2) u_logic_Qg93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 9.59)] [SINK PIN] 
  (2) u_logic_Uj93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 18.81)] [SINK PIN] 
  (2) u_logic_Jl93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.96, 8.06)] [SINK PIN] 
  (2) u_logic_Rr93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 18.06)] [SINK PIN] 
  (2) u_logic_Gt93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.86, 16.52)] [SINK PIN] 
  (2) u_logic_Vu93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 30.34)] [SINK PIN] 
  (2) u_logic_Qyc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 11.13)] [SINK PIN] 
  (2) u_logic_E0d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 5.77)] [SINK PIN] 
  (2) u_logic_Snd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.53, 8.84)] [SINK PIN] 
  (2) u_logic_Wbf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 13.45)] [SINK PIN] 
  (2) u_logic_Nag3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.49, 8.84)] [SINK PIN] 
  (2) u_logic_Cxc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 10.38)] [SINK PIN] 
  (2) u_logic_W893z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.94, 18.81)] [SINK PIN] 
  (2) u_logic_Ka93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 21.88)] [SINK PIN] 
  (2) u_logic_Txj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 30.34)] [SINK PIN] 
  (2) u_logic_Cq93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 24.95)] [SINK PIN] 
  (2) u_logic_No93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 24.95)] [SINK PIN] 
 (1) u_logic_clk_gate_Uqi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (45.12, 69.89)] [Net: u_logic_clk_gate_Uqi2z4_reg/ENCLK] [ICG] [Fanout: 4] 
  (2) u_logic_X9n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.66, 72.55)] [SINK PIN] 
  (2) u_logic_Uqi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.57, 69.48)] [SINK PIN] 
  (2) u_logic_Aqp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.63, 70.29)] [SINK PIN] 
  (2) u_logic_Qrp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.53, 71.83)] [SINK PIN] 
 (1) u_logic_clk_gate_Fpi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (21.25, 29.95)] [Net: u_logic_clk_gate_Fpi2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Eun2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.24, 24.20)] [SINK PIN] 
  (2) u_logic_Fpi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.00, 14.20)] [SINK PIN] 
  (2) u_logic_Isi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.52, 12.66)] [SINK PIN] 
  (2) u_logic_F9j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 8.84)] [SINK PIN] 
  (2) u_logic_Z3k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.85, 8.06)] [SINK PIN] 
  (2) u_logic_Vhk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 13.45)] [SINK PIN] 
  (2) u_logic_Tel2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.50, 8.06)] [SINK PIN] 
  (2) u_logic_Eol2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.08, 23.42)] [SINK PIN] 
  (2) u_logic_V3m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 27.27)] [SINK PIN] 
  (2) u_logic_Skm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.46, 29.56)] [SINK PIN] 
  (2) u_logic_Ksm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.24, 12.66)] [SINK PIN] 
  (2) u_logic_N3n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.71, 4.98)] [SINK PIN] 
  (2) u_logic_Ajn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.08, 29.56)] [SINK PIN] 
  (2) u_logic_N8o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 5.77)] [SINK PIN] 
  (2) u_logic_Jlo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.18, 10.38)] [SINK PIN] 
  (2) u_logic_Vuo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 12.66)] [SINK PIN] 
  (2) u_logic_Ozo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 17.27)] [SINK PIN] 
  (2) u_logic_Ecp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 10.38)] [SINK PIN] 
  (2) u_logic_Rdq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.61, 8.84)] [SINK PIN] 
  (2) u_logic_Kiq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.44, 10.38)] [SINK PIN] 
  (2) u_logic_Eqq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.65, 6.52)] [SINK PIN] 
  (2) u_logic_Kfr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 16.52)] [SINK PIN] 
  (2) u_logic_Cvr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 11.91)] [SINK PIN] 
  (2) u_logic_Oas2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.86, 14.98)] [SINK PIN] 
  (2) u_logic_B5e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.50, 10.38)] [SINK PIN] 
  (2) u_logic_Wrg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.89, 5.77)] [SINK PIN] 
  (2) u_logic_W5s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.65, 11.91)] [SINK PIN] 
  (2) u_logic_Ujp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.92, 17.27)] [SINK PIN] 
  (2) u_logic_G4r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.02, 21.88)] [SINK PIN] 
  (2) u_logic_Ruj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 30.34)] [SINK PIN] 
  (2) u_logic_Lqr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.45, 25.74)] [SINK PIN] 
  (2) u_logic_Q2q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.21, 26.49)] [SINK PIN] 
 (1) u_logic_clk_gate_Rni2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (12.80, 42.24)] [Net: u_logic_clk_gate_Rni2z4_reg/ENCLK] [ICG] [Fanout: 4] 
  (2) u_logic_Wzy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 41.10)] [SINK PIN] 
  (2) u_logic_Rni2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 38.78)] [SINK PIN] 
  (2) u_logic_Sjj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 39.56)] [SINK PIN] 
  (2) u_logic_Fgm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.46, 41.85)] [SINK PIN] 
 (1) u_logic_clk_gate_J6i2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (10.43, 45.31)] [Net: u_logic_clk_gate_J6i2z4_reg/ENCLK] [ICG] [Fanout: 53] 
  (2) u_logic_Y6t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 67.22)] [SINK PIN] 
  (2) u_logic_J6i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.36, 50.32)] [SINK PIN] 
  (2) u_logic_Zei2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.48, 47.25)] [SINK PIN] 
  (2) u_logic_Tki2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 44.91)] [SINK PIN] 
  (2) u_logic_Idk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 47.25)] [SINK PIN] 
  (2) u_logic_Mjl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.53, 54.12)] [SINK PIN] 
  (2) u_logic_Ffs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.59, 51.86)] [SINK PIN] 
  (2) u_logic_Vaw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 65.68)] [SINK PIN] 
  (2) u_logic_Y9t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (57.98, 52.59)] [SINK PIN] 
  (2) u_logic_Fij2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 44.91)] [SINK PIN] 
  (2) u_logic_Aok2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.59, 45.72)] [SINK PIN] 
  (2) u_logic_I6w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 64.15)] [SINK PIN] 
  (2) u_logic_Sgj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.38, 44.91)] [SINK PIN] 
  (2) u_logic_Ark2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 64.15)] [SINK PIN] 
  (2) u_logic_Ffj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.90, 44.18)] [SINK PIN] 
  (2) u_logic_L8t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 64.87)] [SINK PIN] 
  (2) u_logic_Pet2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 59.54)] [SINK PIN] 
  (2) u_logic_U5x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.49, 64.87)] [SINK PIN] 
  (2) u_logic_Thm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 62.61)] [SINK PIN] 
  (2) u_logic_Lz93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 54.93)] [SINK PIN] 
  (2) u_logic_Kop2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.77, 54.12)] [SINK PIN] 
  (2) u_logic_Nen2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 47.98)] [SINK PIN] 
  (2) u_logic_Wxp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 60.27)] [SINK PIN] 
  (2) u_logic_C3w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 59.54)] [SINK PIN] 
  (2) u_logic_Aii3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.06, 68.76)] [SINK PIN] 
  (2) u_logic_Pdi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 44.17)] [SINK PIN] 
  (2) u_logic_Igi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.66, 47.24)] [SINK PIN] 
  (2) u_logic_Z7i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.92, 59.53)] [SINK PIN] 
  (2) u_logic_Wce3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.54, 34.95)] [SINK PIN] 
  (2) u_logic_Gci2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 46.46)] [SINK PIN] 
  (2) u_logic_M1j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 38.78)] [SINK PIN] 
  (2) u_logic_G6d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.30, 47.24)] [SINK PIN] 
  (2) u_logic_B6j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 34.95)] [SINK PIN] 
  (2) u_logic_I2t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.97, 40.31)] [SINK PIN] 
  (2) u_logic_Cyq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.34, 41.85)] [SINK PIN] 
  (2) u_logic_I6z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.59, 40.31)] [SINK PIN] 
  (2) u_logic_K9z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.46, 41.10)] [SINK PIN] 
  (2) u_logic_G9w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 66.42)] [SINK PIN] 
  (2) u_logic_O5t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.09, 60.28)] [SINK PIN] 
  (2) u_logic_Hxx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 64.89)] [SINK PIN] 
  (2) u_logic_Tyx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.51, 65.67)] [SINK PIN] 
  (2) u_logic_W7z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.83, 40.31)] [SINK PIN] 
  (2) u_logic_Wai2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 58.74)] [SINK PIN] 
  (2) u_logic_C3z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 43.38)] [SINK PIN] 
  (2) u_logic_K1z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 39.56)] [SINK PIN] 
  (2) u_logic_Auk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.27, 40.31)] [SINK PIN] 
  (2) u_logic_Szr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.54, 32.63)] [SINK PIN] 
  (2) u_logic_J7q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 33.42)] [SINK PIN] 
  (2) u_logic_Y8q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.02, 32.63)] [SINK PIN] 
  (2) u_logic_Rkd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.54, 34.17)] [SINK PIN] 
  (2) u_logic_Rbi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.74, 64.14)] [SINK PIN] 
  (2) u_logic_Jcw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.28, 69.50)] [SINK PIN] 
  (2) u_logic_S4w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 65.68)] [SINK PIN] 
 (1) u_logic_Gji2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.47, 61.80)] [SINK PIN] 
 (1) u_logic_Wbk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 62.61)] [SINK PIN] 
 (1) u_logic_K3l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 53.40)] [SINK PIN] 
 (1) u_logic_Hzj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.91, 63.34)] [SINK PIN] 
 (1) u_logic_A4t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.79, 62.61)] [SINK PIN] 
 (1) u_logic_Ywi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 64.15)] [SINK PIN] 
 (1) u_logic_Uyv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.03, 67.95)] [SINK PIN] 
 (1) u_logic_Nbm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 66.41)] [SINK PIN] 
 (1) u_logic_Gxk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.59, 61.08)] [SINK PIN] 
 (1) u_logic_Y9l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.05, 67.95)] [SINK PIN] 
 (1) u_logic_Ipb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (72.19, 60.27)] [SINK PIN] 
 (1) u_logic_Npk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 45.72)] [SINK PIN] 
 (1) u_logic_U7w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.50, 64.15)] [SINK PIN] 
 (1) u_logic_Emi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 46.44)] [SINK PIN] 
 (1) u_logic_Nsk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.75, 46.44)] [SINK PIN] 
 (1) u_logic_Jhy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.66, 67.22)] [SINK PIN] 
 (1) u_logic_Mvi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.22, 64.87)] [SINK PIN] 
 (1) u_logic_Zqb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.43, 64.87)] [SINK PIN] 
 (1) u_logic_Qsb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.60, 69.48)] [SINK PIN] 
 (1) u_logic_Hub3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (64.58, 66.41)] [SINK PIN] 
 (1) u_logic_E9c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.34, 67.95)] [SINK PIN] 
 (1) u_logic_Vac3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.14, 66.41)] [SINK PIN] 
 (1) u_logic_Yvb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.43, 64.15)] [SINK PIN] 
 (1) u_logic_Pxb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.43, 60.27)] [SINK PIN] 
 (1) u_logic_O2c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.98, 74.09)] [SINK PIN] 
 (1) u_logic_F4c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.42, 72.55)] [SINK PIN] 
 (1) u_logic_Rnb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.11, 67.22)] [SINK PIN] 
 (1) u_logic_W5c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.30, 65.68)] [SINK PIN] 
 (1) u_logic_N7c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.55, 63.34)] [SINK PIN] 
 (1) u_logic_Q0f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.79, 69.48)] [SINK PIN] 
 (1) u_logic_Gzb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (68.74, 68.76)] [SINK PIN] 
 (1) u_logic_X0c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (68.48, 67.22)] [SINK PIN] 
 (1) u_logic_C7f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.98, 64.87)] [SINK PIN] 
 (1) u_logic_T8f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.42, 64.15)] [SINK PIN] 
 (1) u_logic_Jje3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.02, 64.87)] [SINK PIN] 
 (1) u_logic_Ble3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.34, 66.41)] [SINK PIN] 
 (1) u_logic_W8r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.36, 71.83)] [SINK PIN] 
 (1) u_logic_Oar2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (69.57, 69.48)] [SINK PIN] 
 (1) u_logic_Etq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.34, 71.02)] [SINK PIN] 
 (1) u_logic_Wuq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.41, 70.29)] [SINK PIN] 
 (1) u_logic_I6h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.81, 73.36)] [SINK PIN] 
 (1) u_logic_Lul2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.24, 71.02)] [SINK PIN] 
 (1) u_logic_Q4h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.82, 73.36)] [SINK PIN] 
 (1) u_logic_Rym2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.69, 72.55)] [SINK PIN] 
 (1) u_logic_Qnn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.28, 67.22)] [SINK PIN] 
 (1) u_logic_Ipn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 61.80)] [SINK PIN] 
 (1) u_logic_V3o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.62, 59.54)] [SINK PIN] 
 (1) u_logic_Ypi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.28, 50.32)] [SINK PIN] 
 (1) clk_gate_u_logic_Omk2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (46.72, 51.46)] [Net: clk_gate_u_logic_Omk2z4_reg/ENCLK] [ICG] [Fanout: 31] 
  (2) u_logic_Omk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.02, 49.53)] [SINK PIN] 
  (2) u_logic_Nox2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.34, 45.70)] [SINK PIN] 
  (2) u_logic_Kaf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.35, 45.70)] [SINK PIN] 
  (2) u_logic_Zpx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.73, 47.99)] [SINK PIN] 
  (2) u_logic_Lrx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 47.24)] [SINK PIN] 
  (2) u_logic_Fcj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.57, 49.53)] [SINK PIN] 
  (2) u_logic_Jwf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 41.10)] [SINK PIN] 
  (2) u_logic_V4d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.38, 41.85)] [SINK PIN] 
  (2) u_logic_Vvx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 48.78)] [SINK PIN] 
  (2) u_logic_Xsx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 48.78)] [SINK PIN] 
  (2) u_logic_Fhx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 45.70)] [SINK PIN] 
  (2) u_logic_Ufx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.60, 46.46)] [SINK PIN] 
  (2) u_logic_Jex2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.69, 41.85)] [SINK PIN] 
  (2) u_logic_Ycx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.34, 42.63)] [SINK PIN] 
  (2) u_logic_Nbx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 42.63)] [SINK PIN] 
  (2) u_logic_Cax2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.35, 43.38)] [SINK PIN] 
  (2) u_logic_R8x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 46.46)] [SINK PIN] 
  (2) u_logic_G7x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 49.53)] [SINK PIN] 
  (2) u_logic_J4x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 47.24)] [SINK PIN] 
  (2) u_logic_Xyk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.31, 47.99)] [SINK PIN] 
  (2) u_logic_B9g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.13, 40.31)] [SINK PIN] 
  (2) u_logic_Foe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 42.63)] [SINK PIN] 
  (2) u_logic_Plx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.18, 39.56)] [SINK PIN] 
  (2) u_logic_Dkx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.02, 42.63)] [SINK PIN] 
  (2) u_logic_Zjq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.94, 39.56)] [SINK PIN] 
  (2) u_logic_Tme3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.08, 43.38)] [SINK PIN] 
  (2) u_logic_Rix2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.14, 44.92)] [SINK PIN] 
  (2) u_logic_Gmd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.70, 46.46)] [SINK PIN] 
  (2) u_logic_Bnx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.94, 38.02)] [SINK PIN] 
  (2) u_logic_Jux2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.94, 48.78)] [SINK PIN] 
  (2) u_logic_J0l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 50.31)] [SINK PIN] 
 (1) clk_gate_u_logic_V1l2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (67.01, 31.49)] [Net: clk_gate_u_logic_V1l2z4_reg/ENCLK] [ICG] [Fanout: 26] 
  (2) u_logic_V1l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 31.10)] [SINK PIN] 
  (2) u_logic_Cqo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.97, 31.88)] [SINK PIN] 
  (2) u_logic_Llq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (76.22, 30.34)] [SINK PIN] 
  (2) u_logic_Zfh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.81, 31.88)] [SINK PIN] 
  (2) u_logic_Q7j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 28.81)] [SINK PIN] 
  (2) u_logic_Lgi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.52, 30.34)] [SINK PIN] 
  (2) u_logic_S8k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.39, 31.10)] [SINK PIN] 
  (2) u_logic_Dkr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.78, 31.88)] [SINK PIN] 
  (2) u_logic_Iwp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 36.49)] [SINK PIN] 
  (2) u_logic_U4z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 38.02)] [SINK PIN] 
  (2) u_logic_Jw93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.10, 38.02)] [SINK PIN] 
  (2) u_logic_Xx93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.10, 37.24)] [SINK PIN] 
  (2) u_logic_Ovc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.31, 35.70)] [SINK PIN] 
  (2) u_logic_Efp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 34.17)] [SINK PIN] 
  (2) u_logic_U593z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 30.34)] [SINK PIN] 
  (2) u_logic_I793z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 32.63)] [SINK PIN] 
  (2) u_logic_G1s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.42, 31.88)] [SINK PIN] 
  (2) u_logic_Slr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.70, 31.10)] [SINK PIN] 
  (2) u_logic_Ym93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.38, 30.34)] [SINK PIN] 
  (2) u_logic_H4p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.05, 31.88)] [SINK PIN] 
  (2) u_logic_W5p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 31.10)] [SINK PIN] 
  (2) u_logic_L7p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (76.22, 31.88)] [SINK PIN] 
  (2) u_logic_Tzg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.87, 30.34)] [SINK PIN] 
  (2) u_logic_Hak2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.70, 28.81)] [SINK PIN] 
  (2) u_logic_Ohh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.84, 31.10)] [SINK PIN] 
  (2) u_logic_Rhi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.00, 30.34)] [SINK PIN] 
 (1) clk_gate_u_logic_H9i2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (31.87, 72.96)] [Net: clk_gate_u_logic_H9i2z4_reg/ENCLK] [ICG] [Fanout: 17] 
  (2) u_logic_H9i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 74.89)] [SINK PIN] 
  (2) u_logic_Qdj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.84, 69.50)] [SINK PIN] 
  (2) u_logic_Yzi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 70.28)] [SINK PIN] 
  (2) u_logic_U2x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.10, 72.57)] [SINK PIN] 
  (2) u_logic_Qem2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.40, 73.35)] [SINK PIN] 
  (2) u_logic_Rxl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.46, 71.82)] [SINK PIN] 
  (2) u_logic_Viy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.22, 71.82)] [SINK PIN] 
  (2) u_logic_Jky2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 68.74)] [SINK PIN] 
  (2) u_logic_Xly2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.10, 73.35)] [SINK PIN] 
  (2) u_logic_Lny2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.16, 74.89)] [SINK PIN] 
  (2) u_logic_Zoy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.86, 74.10)] [SINK PIN] 
  (2) u_logic_Nqy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.40, 72.57)] [SINK PIN] 
  (2) u_logic_Bsy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.90, 70.28)] [SINK PIN] 
  (2) u_logic_Pty2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 69.50)] [SINK PIN] 
  (2) u_logic_Dvy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.40, 75.64)] [SINK PIN] 
  (2) u_logic_Swy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.40, 74.89)] [SINK PIN] 
  (2) u_logic_Hyy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.10, 75.64)] [SINK PIN] 

Printing structure of HCLK (mode mode_norm.fast.RCmin_bc) at root pin HCLK:
(0) HCLK [in Port] [Location (42.50, 77.55)] [Net: HCLK] [Fanout: 84] 
 (1) clk_gate_u_logic_R1w2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (38.34, 63.74)] [Net: clk_gate_u_logic_R1w2z4_reg/ENCLK] [ICG] [Fanout: 6] 
  (2) u_logic_R1w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 60.28)] [SINK PIN] 
  (2) u_logic_Tdp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.69, 62.61)] [SINK PIN] 
  (2) u_logic_Cam2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (43.07, 61.08)] [SINK PIN] 
  (2) u_logic_Uaj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.26, 63.34)] [SINK PIN] 
  (2) u_logic_Trq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.88, 61.80)] [SINK PIN] 
  (2) u_logic_G0w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 61.06)] [SINK PIN] 
 (1) u_logic_clk_gate_Ydw2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (34.56, 68.35)] [Net: u_logic_clk_gate_Ydw2z4_reg/ENCLK] [ICG] [Fanout: 16] 
  (2) u_logic_Ydw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 69.50)] [SINK PIN] 
  (2) u_logic_F1x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.83, 73.35)] [SINK PIN] 
  (2) u_logic_Qzw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 75.64)] [SINK PIN] 
  (2) u_logic_Byw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 76.42)] [SINK PIN] 
  (2) u_logic_Mww2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 76.42)] [SINK PIN] 
  (2) u_logic_Xuw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.52, 76.42)] [SINK PIN] 
  (2) u_logic_Itw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.76, 76.42)] [SINK PIN] 
  (2) u_logic_Urw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.30, 72.57)] [SINK PIN] 
  (2) u_logic_Gqw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.96, 74.10)] [SINK PIN] 
  (2) u_logic_Sow2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.81, 74.10)] [SINK PIN] 
  (2) u_logic_Enw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.30, 73.35)] [SINK PIN] 
  (2) u_logic_Qlw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 74.89)] [SINK PIN] 
  (2) u_logic_Ckw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 69.50)] [SINK PIN] 
  (2) u_logic_Oiw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 71.03)] [SINK PIN] 
  (2) u_logic_Ahw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.22, 73.35)] [SINK PIN] 
  (2) u_logic_Mfw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 71.03)] [SINK PIN] 
 (1) u_logic_clk_gate_B1a3z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (59.14, 56.06)] [Net: u_logic_clk_gate_B1a3z4_reg/ENCLK] [ICG] [Fanout: 20] 
  (2) u_logic_S5b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.18, 59.54)] [SINK PIN] 
  (2) u_logic_Ztc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.61, 55.66)] [SINK PIN] 
  (2) u_logic_Qfc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.88, 57.19)] [SINK PIN] 
  (2) u_logic_Lee3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.91, 64.15)] [SINK PIN] 
  (2) u_logic_H2f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.28, 62.61)] [SINK PIN] 
  (2) u_logic_Ylc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 62.61)] [SINK PIN] 
  (2) u_logic_Jkc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.61, 61.80)] [SINK PIN] 
  (2) u_logic_Uic3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.78, 56.47)] [SINK PIN] 
  (2) u_logic_Fhc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 55.66)] [SINK PIN] 
  (2) u_logic_Dpc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.62, 64.15)] [SINK PIN] 
  (2) u_logic_Bec3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.07, 56.47)] [SINK PIN] 
  (2) u_logic_Mcc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.50, 61.08)] [SINK PIN] 
  (2) u_logic_Vve3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (69.31, 63.34)] [SINK PIN] 
  (2) u_logic_D4g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.23, 64.87)] [SINK PIN] 
  (2) u_logic_Jsc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.48, 62.61)] [SINK PIN] 
  (2) u_logic_Tqc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 63.34)] [SINK PIN] 
  (2) u_logic_Nnc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.45, 62.61)] [SINK PIN] 
  (2) u_logic_B1a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.14, 62.61)] [SINK PIN] 
  (2) u_logic_P2a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (51.14, 63.34)] [SINK PIN] 
  (2) u_logic_Tna3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.54, 58.00)] [SINK PIN] 
 (1) u_logic_clk_gate_T7d3z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (55.30, 72.96)] [Net: u_logic_clk_gate_T7d3z4_reg/ENCLK] [ICG] [Fanout: 8] 
  (2) u_logic_Fed3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.67, 75.63)] [SINK PIN] 
  (2) u_logic_Vfd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.40, 74.09)] [SINK PIN] 
  (2) u_logic_J9d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.59, 72.55)] [SINK PIN] 
  (2) u_logic_Zad3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.09, 72.55)] [SINK PIN] 
  (2) u_logic_Lhd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.66, 73.36)] [SINK PIN] 
  (2) u_logic_Bjd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.59, 74.09)] [SINK PIN] 
  (2) u_logic_T7d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.55, 71.02)] [SINK PIN] 
  (2) u_logic_Pcd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.36, 73.36)] [SINK PIN] 
 (1) u_logic_clk_gate_Ll73z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.27, 33.02)] [Net: u_logic_clk_gate_Ll73z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Od83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.42, 24.95)] [SINK PIN] 
  (2) u_logic_Ft73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.85, 10.38)] [SINK PIN] 
  (2) u_logic_An73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.79, 14.98)] [SINK PIN] 
  (2) u_logic_Wqd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.56, 9.59)] [SINK PIN] 
  (2) u_logic_Uu73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.75, 13.45)] [SINK PIN] 
  (2) u_logic_Ll73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.44, 9.59)] [SINK PIN] 
  (2) u_logic_C183z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.60, 13.45)] [SINK PIN] 
  (2) u_logic_Rr73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 33.42)] [SINK PIN] 
  (2) u_logic_R283z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.35, 16.52)] [SINK PIN] 
  (2) u_logic_Po73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.62, 24.20)] [SINK PIN] 
  (2) u_logic_Ft83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.67, 12.66)] [SINK PIN] 
  (2) u_logic_Jw73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 13.45)] [SINK PIN] 
  (2) u_logic_Sg83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 12.66)] [SINK PIN] 
  (2) u_logic_H783z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 33.42)] [SINK PIN] 
  (2) u_logic_Po83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 34.17)] [SINK PIN] 
  (2) u_logic_Zb83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 14.20)] [SINK PIN] 
  (2) u_logic_Rdg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 8.06)] [SINK PIN] 
  (2) u_logic_Ll83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.56, 19.59)] [SINK PIN] 
  (2) u_logic_Rr83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 9.59)] [SINK PIN] 
  (2) u_logic_Ka83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 7.30)] [SINK PIN] 
  (2) u_logic_V883z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 8.84)] [SINK PIN] 
  (2) u_logic_Ldf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 17.27)] [SINK PIN] 
  (2) u_logic_Nz73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.92, 12.66)] [SINK PIN] 
  (2) u_logic_Yx73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.30, 12.66)] [SINK PIN] 
  (2) u_logic_Df83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 21.13)] [SINK PIN] 
  (2) u_logic_An83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.35, 14.98)] [SINK PIN] 
  (2) u_logic_Dq83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 11.13)] [SINK PIN] 
  (2) u_logic_F483z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.24, 18.81)] [SINK PIN] 
  (2) u_logic_T583z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.43, 21.13)] [SINK PIN] 
  (2) u_logic_Dq73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 34.95)] [SINK PIN] 
  (2) u_logic_Wj83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.57, 28.81)] [SINK PIN] 
  (2) u_logic_Hi83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 28.02)] [SINK PIN] 
 (1) u_logic_clk_gate_Cc63z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.59, 29.95)] [Net: u_logic_clk_gate_Cc63z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_F473z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.63, 27.27)] [SINK PIN] 
  (2) u_logic_Cc63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 10.38)] [SINK PIN] 
  (2) u_logic_Rd63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 11.13)] [SINK PIN] 
  (2) u_logic_Gf63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.30, 24.95)] [SINK PIN] 
  (2) u_logic_Ii63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.19, 32.63)] [SINK PIN] 
  (2) u_logic_Wj63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 11.91)] [SINK PIN] 
  (2) u_logic_Ll63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.50, 12.66)] [SINK PIN] 
  (2) u_logic_An63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 11.91)] [SINK PIN] 
  (2) u_logic_Po63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.72, 14.20)] [SINK PIN] 
  (2) u_logic_Eq63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.69, 14.20)] [SINK PIN] 
  (2) u_logic_Tr63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.62, 12.66)] [SINK PIN] 
  (2) u_logic_It63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.35, 15.74)] [SINK PIN] 
  (2) u_logic_Yx63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 34.17)] [SINK PIN] 
  (2) u_logic_Mz63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 13.45)] [SINK PIN] 
  (2) u_logic_B173z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.44, 7.30)] [SINK PIN] 
  (2) u_logic_Q273z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 8.84)] [SINK PIN] 
  (2) u_logic_U573z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (76.22, 21.13)] [SINK PIN] 
  (2) u_logic_J773z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.77, 14.20)] [SINK PIN] 
  (2) u_logic_Cc73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 16.52)] [SINK PIN] 
  (2) u_logic_Rd73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.54, 12.66)] [SINK PIN] 
  (2) u_logic_Gf73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.68, 38.02)] [SINK PIN] 
  (2) u_logic_Ii73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 8.84)] [SINK PIN] 
  (2) u_logic_Wj73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 13.45)] [SINK PIN] 
  (2) u_logic_Lsd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.74, 8.06)] [SINK PIN] 
  (2) u_logic_Aff3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 12.66)] [SINK PIN] 
  (2) u_logic_Gfg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.30, 7.30)] [SINK PIN] 
  (2) u_logic_Ug73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 9.59)] [SINK PIN] 
  (2) u_logic_Wu63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.48, 19.59)] [SINK PIN] 
  (2) u_logic_Kw63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.70, 21.88)] [SINK PIN] 
  (2) u_logic_Ug63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 34.95)] [SINK PIN] 
  (2) u_logic_Na73z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 29.56)] [SINK PIN] 
  (2) u_logic_Y873z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.53, 28.81)] [SINK PIN] 
 (1) u_logic_clk_gate_T253z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (24.83, 34.56)] [Net: u_logic_clk_gate_T253z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Wu53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.84, 27.27)] [SINK PIN] 
  (2) u_logic_T253z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 13.45)] [SINK PIN] 
  (2) u_logic_I453z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 15.74)] [SINK PIN] 
  (2) u_logic_X553z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.68, 28.02)] [SINK PIN] 
  (2) u_logic_Z853z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 28.81)] [SINK PIN] 
  (2) u_logic_Na53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.74, 14.98)] [SINK PIN] 
  (2) u_logic_Cc53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.52, 14.98)] [SINK PIN] 
  (2) u_logic_Rd53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.45, 14.20)] [SINK PIN] 
  (2) u_logic_Gf53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 16.52)] [SINK PIN] 
  (2) u_logic_Vg53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 14.98)] [SINK PIN] 
  (2) u_logic_Ki53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 14.98)] [SINK PIN] 
  (2) u_logic_Zj53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.00, 26.49)] [SINK PIN] 
  (2) u_logic_Po53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 33.42)] [SINK PIN] 
  (2) u_logic_Dq53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.58, 16.52)] [SINK PIN] 
  (2) u_logic_Sr53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 17.27)] [SINK PIN] 
  (2) u_logic_Ht53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.05, 18.06)] [SINK PIN] 
  (2) u_logic_Lw53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.76, 19.59)] [SINK PIN] 
  (2) u_logic_Ay53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 16.52)] [SINK PIN] 
  (2) u_logic_T263z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.74, 22.66)] [SINK PIN] 
  (2) u_logic_I463z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 15.74)] [SINK PIN] 
  (2) u_logic_X563z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.51, 25.74)] [SINK PIN] 
  (2) u_logic_Z863z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 17.27)] [SINK PIN] 
  (2) u_logic_Na63z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 14.98)] [SINK PIN] 
  (2) u_logic_Aud3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.50, 15.74)] [SINK PIN] 
  (2) u_logic_Pgf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.52, 19.59)] [SINK PIN] 
  (2) u_logic_Vgg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.49, 15.74)] [SINK PIN] 
  (2) u_logic_L763z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 15.74)] [SINK PIN] 
  (2) u_logic_Nl53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.60, 19.59)] [SINK PIN] 
  (2) u_logic_Bn53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.28, 22.66)] [SINK PIN] 
  (2) u_logic_L753z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 35.70)] [SINK PIN] 
  (2) u_logic_E163z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.74, 26.49)] [SINK PIN] 
  (2) u_logic_Pz53z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 30.34)] [SINK PIN] 
 (1) u_logic_clk_gate_Kt33z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.68, 33.02)] [Net: u_logic_clk_gate_Kt33z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Nl43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.58, 24.95)] [SINK PIN] 
  (2) u_logic_Kt33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 21.88)] [SINK PIN] 
  (2) u_logic_Zu33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.05, 21.13)] [SINK PIN] 
  (2) u_logic_Ow33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 31.10)] [SINK PIN] 
  (2) u_logic_Qz33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 35.70)] [SINK PIN] 
  (2) u_logic_E143z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.50, 21.88)] [SINK PIN] 
  (2) u_logic_T243z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.74, 21.88)] [SINK PIN] 
  (2) u_logic_I443z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.59, 20.34)] [SINK PIN] 
  (2) u_logic_X543z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.66, 26.49)] [SINK PIN] 
  (2) u_logic_M743z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 24.20)] [SINK PIN] 
  (2) u_logic_B943z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.54, 21.13)] [SINK PIN] 
  (2) u_logic_Qa43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.26, 24.20)] [SINK PIN] 
  (2) u_logic_Gf43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.50, 36.49)] [SINK PIN] 
  (2) u_logic_Ug43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.54, 24.95)] [SINK PIN] 
  (2) u_logic_Ji43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.38, 24.20)] [SINK PIN] 
  (2) u_logic_Yj43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.35, 28.02)] [SINK PIN] 
  (2) u_logic_Cn43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.35, 29.56)] [SINK PIN] 
  (2) u_logic_Ro43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.30, 25.74)] [SINK PIN] 
  (2) u_logic_Kt43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.66, 28.81)] [SINK PIN] 
  (2) u_logic_Zu43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 20.34)] [SINK PIN] 
  (2) u_logic_Ow43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.68, 24.20)] [SINK PIN] 
  (2) u_logic_Qz43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 21.13)] [SINK PIN] 
  (2) u_logic_E153z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 26.49)] [SINK PIN] 
  (2) u_logic_Pvd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.11, 28.81)] [SINK PIN] 
  (2) u_logic_Eif3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.92, 29.56)] [SINK PIN] 
  (2) u_logic_Kig3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.34, 23.42)] [SINK PIN] 
  (2) u_logic_Cy43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 18.81)] [SINK PIN] 
  (2) u_logic_Ec43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.22, 18.06)] [SINK PIN] 
  (2) u_logic_Sd43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.92, 25.74)] [SINK PIN] 
  (2) u_logic_Cy33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 35.70)] [SINK PIN] 
  (2) u_logic_Vr43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.02, 24.20)] [SINK PIN] 
  (2) u_logic_Gq43z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.94, 27.27)] [SINK PIN] 
 (1) u_logic_clk_gate_Bk23z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.14, 31.49)] [Net: u_logic_clk_gate_Bk23z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Ec33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.34, 25.74)] [SINK PIN] 
  (2) u_logic_Bk23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.62, 14.98)] [SINK PIN] 
  (2) u_logic_Ql23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 15.74)] [SINK PIN] 
  (2) u_logic_Fn23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.92, 24.95)] [SINK PIN] 
  (2) u_logic_Hq23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 24.20)] [SINK PIN] 
  (2) u_logic_Vr23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.14, 18.06)] [SINK PIN] 
  (2) u_logic_Kt23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.74, 17.27)] [SINK PIN] 
  (2) u_logic_Zu23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 16.52)] [SINK PIN] 
  (2) u_logic_Ow23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 14.98)] [SINK PIN] 
  (2) u_logic_Dy23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 15.74)] [SINK PIN] 
  (2) u_logic_Sz23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 16.52)] [SINK PIN] 
  (2) u_logic_H133z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.19, 24.95)] [SINK PIN] 
  (2) u_logic_X533z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 31.10)] [SINK PIN] 
  (2) u_logic_L733z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.58, 14.98)] [SINK PIN] 
  (2) u_logic_A933z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.79, 16.52)] [SINK PIN] 
  (2) u_logic_Pa33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 19.59)] [SINK PIN] 
  (2) u_logic_Td33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 20.34)] [SINK PIN] 
  (2) u_logic_If33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 14.98)] [SINK PIN] 
  (2) u_logic_Bk33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.74, 21.88)] [SINK PIN] 
  (2) u_logic_Ql33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.67, 17.27)] [SINK PIN] 
  (2) u_logic_Fn33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.63, 25.74)] [SINK PIN] 
  (2) u_logic_Hq33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.32, 14.98)] [SINK PIN] 
  (2) u_logic_Vr33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 15.74)] [SINK PIN] 
  (2) u_logic_Exd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.56, 20.34)] [SINK PIN] 
  (2) u_logic_Tjf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.33, 20.34)] [SINK PIN] 
  (2) u_logic_Zjg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 14.98)] [SINK PIN] 
  (2) u_logic_To33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.74, 14.98)] [SINK PIN] 
  (2) u_logic_V233z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.36, 19.59)] [SINK PIN] 
  (2) u_logic_J433z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 23.42)] [SINK PIN] 
  (2) u_logic_To23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 31.88)] [SINK PIN] 
  (2) u_logic_Mi33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 25.74)] [SINK PIN] 
  (2) u_logic_Xg33z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.98, 28.02)] [SINK PIN] 
 (1) u_logic_clk_gate_Sa13z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.49, 34.56)] [Net: u_logic_clk_gate_Sa13z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_V223z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.97, 26.49)] [SINK PIN] 
  (2) u_logic_Sa13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.59, 21.13)] [SINK PIN] 
  (2) u_logic_Hc13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.06, 19.59)] [SINK PIN] 
  (2) u_logic_Wd13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.81, 27.27)] [SINK PIN] 
  (2) u_logic_Yg13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 29.56)] [SINK PIN] 
  (2) u_logic_Mi13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.37, 18.81)] [SINK PIN] 
  (2) u_logic_Bk13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.61, 19.59)] [SINK PIN] 
  (2) u_logic_Ql13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.72, 18.81)] [SINK PIN] 
  (2) u_logic_Fn13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.66, 25.74)] [SINK PIN] 
  (2) u_logic_Uo13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.39, 18.81)] [SINK PIN] 
  (2) u_logic_Jq13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.96, 18.81)] [SINK PIN] 
  (2) u_logic_Yr13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.94, 25.74)] [SINK PIN] 
  (2) u_logic_Ow13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.58, 35.70)] [SINK PIN] 
  (2) u_logic_Cy13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.24, 19.59)] [SINK PIN] 
  (2) u_logic_Rz13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.93, 18.81)] [SINK PIN] 
  (2) u_logic_G123z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.22, 27.27)] [SINK PIN] 
  (2) u_logic_K423z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.53, 28.81)] [SINK PIN] 
  (2) u_logic_Z523z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.05, 24.20)] [SINK PIN] 
  (2) u_logic_Sa23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.35, 28.81)] [SINK PIN] 
  (2) u_logic_Hc23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.20, 18.06)] [SINK PIN] 
  (2) u_logic_Wd23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.86, 24.95)] [SINK PIN] 
  (2) u_logic_Yg23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.18, 22.66)] [SINK PIN] 
  (2) u_logic_Mi23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.66, 24.95)] [SINK PIN] 
  (2) u_logic_Tyd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.54, 26.49)] [SINK PIN] 
  (2) u_logic_Ilf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.05, 28.81)] [SINK PIN] 
  (2) u_logic_Olg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.46, 18.06)] [SINK PIN] 
  (2) u_logic_Kf23z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.50, 16.52)] [SINK PIN] 
  (2) u_logic_Mt13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 20.34)] [SINK PIN] 
  (2) u_logic_Av13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.33, 24.20)] [SINK PIN] 
  (2) u_logic_Kf13z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 34.95)] [SINK PIN] 
  (2) u_logic_D923z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.66, 24.95)] [SINK PIN] 
  (2) u_logic_O723z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 28.81)] [SINK PIN] 
 (1) u_logic_clk_gate_Yd03z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.98, 36.10)] [Net: u_logic_clk_gate_Yd03z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Ey03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.08, 27.27)] [SINK PIN] 
  (2) u_logic_Yd03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.95, 17.27)] [SINK PIN] 
  (2) u_logic_Nf03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.32, 17.27)] [SINK PIN] 
  (2) u_logic_Ch03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.25, 31.10)] [SINK PIN] 
  (2) u_logic_Ek03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.13, 32.63)] [SINK PIN] 
  (2) u_logic_Sl03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.82, 17.27)] [SINK PIN] 
  (2) u_logic_Hn03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.62, 18.06)] [SINK PIN] 
  (2) u_logic_Wo03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.07, 18.06)] [SINK PIN] 
  (2) u_logic_Lq03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.42, 31.10)] [SINK PIN] 
  (2) u_logic_Bv03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.94, 37.24)] [SINK PIN] 
  (2) u_logic_Pw03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 14.20)] [SINK PIN] 
  (2) u_logic_Tz03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 28.81)] [SINK PIN] 
  (2) u_logic_I113z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.92, 18.06)] [SINK PIN] 
  (2) u_logic_M413z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.45, 28.02)] [SINK PIN] 
  (2) u_logic_B613z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.00, 18.06)] [SINK PIN] 
  (2) u_logic_Q713z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.60, 23.42)] [SINK PIN] 
  (2) u_logic_E913z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 22.66)] [SINK PIN] 
  (2) u_logic_F8e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.63, 14.20)] [SINK PIN] 
  (2) u_logic_Ftf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 26.49)] [SINK PIN] 
  (2) u_logic_Avg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.76, 14.98)] [SINK PIN] 
  (2) u_logic_P9h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (60.16, 18.06)] [SINK PIN] 
  (2) u_logic_Skh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 17.27)] [SINK PIN] 
  (2) u_logic_Arh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.38, 18.06)] [SINK PIN] 
  (2) u_logic_Ixh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 26.49)] [SINK PIN] 
  (2) u_logic_Y6i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 14.98)] [SINK PIN] 
  (2) u_logic_Fli3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.06, 18.06)] [SINK PIN] 
  (2) u_logic_Fre3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 20.34)] [SINK PIN] 
  (2) u_logic_Zr03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.65, 22.66)] [SINK PIN] 
  (2) u_logic_Nt03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.37, 32.63)] [SINK PIN] 
  (2) u_logic_Qi03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 35.70)] [SINK PIN] 
  (2) u_logic_Kzf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.58, 28.81)] [SINK PIN] 
  (2) u_logic_X213z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 36.49)] [SINK PIN] 
 (1) u_logic_clk_gate_Ehz2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.10, 36.10)] [Net: u_logic_clk_gate_Ehz2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_K103z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.32, 27.27)] [SINK PIN] 
  (2) u_logic_Ehz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 14.20)] [SINK PIN] 
  (2) u_logic_Tiz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.82, 15.74)] [SINK PIN] 
  (2) u_logic_Ikz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 24.20)] [SINK PIN] 
  (2) u_logic_Knz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.77, 34.17)] [SINK PIN] 
  (2) u_logic_Yoz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 14.20)] [SINK PIN] 
  (2) u_logic_Nqz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.30, 20.34)] [SINK PIN] 
  (2) u_logic_Csz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 24.95)] [SINK PIN] 
  (2) u_logic_Rtz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.06, 23.42)] [SINK PIN] 
  (2) u_logic_Hyz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.77, 36.49)] [SINK PIN] 
  (2) u_logic_Vzz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.27, 19.59)] [SINK PIN] 
  (2) u_logic_Z203z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.75, 27.27)] [SINK PIN] 
  (2) u_logic_O403z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.00, 19.59)] [SINK PIN] 
  (2) u_logic_S703z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.30, 26.49)] [SINK PIN] 
  (2) u_logic_H903z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.28, 17.27)] [SINK PIN] 
  (2) u_logic_Wa03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.74, 28.02)] [SINK PIN] 
  (2) u_logic_Kc03z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 21.13)] [SINK PIN] 
  (2) u_logic_Q6e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.92, 27.27)] [SINK PIN] 
  (2) u_logic_Qrf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 27.27)] [SINK PIN] 
  (2) u_logic_Ltg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.66, 19.59)] [SINK PIN] 
  (2) u_logic_A8h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.82, 22.66)] [SINK PIN] 
  (2) u_logic_Djh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.28, 22.66)] [SINK PIN] 
  (2) u_logic_Lph3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.76, 25.74)] [SINK PIN] 
  (2) u_logic_Tvh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.46, 27.27)] [SINK PIN] 
  (2) u_logic_J5i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 13.45)] [SINK PIN] 
  (2) u_logic_Qji3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 24.20)] [SINK PIN] 
  (2) u_logic_Rpe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 19.59)] [SINK PIN] 
  (2) u_logic_Fvz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.18, 21.88)] [SINK PIN] 
  (2) u_logic_Twz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.52, 29.56)] [SINK PIN] 
  (2) u_logic_Wlz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.61, 34.95)] [SINK PIN] 
  (2) u_logic_Vxf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 22.66)] [SINK PIN] 
  (2) u_logic_D603z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.63, 27.27)] [SINK PIN] 
 (1) u_logic_clk_gate_Lpu2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (20.42, 36.10)] [Net: u_logic_clk_gate_Lpu2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Ohv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 30.34)] [SINK PIN] 
  (2) u_logic_Lpu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.67, 7.30)] [SINK PIN] 
  (2) u_logic_Aru2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 8.84)] [SINK PIN] 
  (2) u_logic_Psu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.34, 22.66)] [SINK PIN] 
  (2) u_logic_Rvu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 32.63)] [SINK PIN] 
  (2) u_logic_Fxu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.91, 8.06)] [SINK PIN] 
  (2) u_logic_Uyu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.82, 8.84)] [SINK PIN] 
  (2) u_logic_J0v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 8.84)] [SINK PIN] 
  (2) u_logic_Y1v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.91, 8.84)] [SINK PIN] 
  (2) u_logic_N3v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.18, 10.38)] [SINK PIN] 
  (2) u_logic_C5v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 9.59)] [SINK PIN] 
  (2) u_logic_R6v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.18, 14.20)] [SINK PIN] 
  (2) u_logic_Hbv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.30, 36.49)] [SINK PIN] 
  (2) u_logic_Vcv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.58, 6.52)] [SINK PIN] 
  (2) u_logic_Kev2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 5.77)] [SINK PIN] 
  (2) u_logic_Zfv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.67, 11.13)] [SINK PIN] 
  (2) u_logic_Djv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.37, 23.42)] [SINK PIN] 
  (2) u_logic_Skv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.28, 8.84)] [SINK PIN] 
  (2) u_logic_Lpv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.60, 21.88)] [SINK PIN] 
  (2) u_logic_Arv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.85, 9.59)] [SINK PIN] 
  (2) u_logic_Psv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.76, 36.49)] [SINK PIN] 
  (2) u_logic_Rvv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.28, 8.06)] [SINK PIN] 
  (2) u_logic_Fxv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.42, 10.38)] [SINK PIN] 
  (2) u_logic_I0e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.74, 9.59)] [SINK PIN] 
  (2) u_logic_Xmf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 15.74)] [SINK PIN] 
  (2) u_logic_Dng3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 6.52)] [SINK PIN] 
  (2) u_logic_Duv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.98, 8.06)] [SINK PIN] 
  (2) u_logic_F8v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.74, 18.06)] [SINK PIN] 
  (2) u_logic_T9v2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.66, 20.34)] [SINK PIN] 
  (2) u_logic_Duu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 35.70)] [SINK PIN] 
  (2) u_logic_Wnv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.73, 29.56)] [SINK PIN] 
  (2) u_logic_Hmv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 25.74)] [SINK PIN] 
 (1) u_logic_clk_gate_Cgt2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.94, 29.95)] [Net: u_logic_clk_gate_Cgt2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_F8u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.49, 30.34)] [SINK PIN] 
  (2) u_logic_Cgt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.65, 8.84)] [SINK PIN] 
  (2) u_logic_Rht2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.28, 10.38)] [SINK PIN] 
  (2) u_logic_Gjt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 23.42)] [SINK PIN] 
  (2) u_logic_Imt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 31.10)] [SINK PIN] 
  (2) u_logic_Wnt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.15, 8.06)] [SINK PIN] 
  (2) u_logic_Lpt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.37, 9.59)] [SINK PIN] 
  (2) u_logic_Art2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.31, 8.06)] [SINK PIN] 
  (2) u_logic_Pst2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 5.77)] [SINK PIN] 
  (2) u_logic_Eut2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.43, 7.30)] [SINK PIN] 
  (2) u_logic_Tvt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.19, 8.06)] [SINK PIN] 
  (2) u_logic_Ixt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 13.45)] [SINK PIN] 
  (2) u_logic_Y1u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 28.02)] [SINK PIN] 
  (2) u_logic_M3u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.33, 7.30)] [SINK PIN] 
  (2) u_logic_B5u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.18, 8.06)] [SINK PIN] 
  (2) u_logic_Q6u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 13.45)] [SINK PIN] 
  (2) u_logic_U9u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 15.74)] [SINK PIN] 
  (2) u_logic_Jbu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 6.52)] [SINK PIN] 
  (2) u_logic_Cgu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 15.74)] [SINK PIN] 
  (2) u_logic_Rhu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.78, 10.38)] [SINK PIN] 
  (2) u_logic_Gju2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 28.81)] [SINK PIN] 
  (2) u_logic_Imu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.34, 8.84)] [SINK PIN] 
  (2) u_logic_Wnu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 7.30)] [SINK PIN] 
  (2) u_logic_M3e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.32, 9.59)] [SINK PIN] 
  (2) u_logic_Bqf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 14.98)] [SINK PIN] 
  (2) u_logic_Hqg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.42, 8.06)] [SINK PIN] 
  (2) u_logic_Uku2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.67, 8.84)] [SINK PIN] 
  (2) u_logic_Wyt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.34, 18.81)] [SINK PIN] 
  (2) u_logic_K0u2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.30, 23.42)] [SINK PIN] 
  (2) u_logic_Ukt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.34, 31.10)] [SINK PIN] 
  (2) u_logic_Neu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.55, 29.56)] [SINK PIN] 
  (2) u_logic_Ycu2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.45, 25.74)] [SINK PIN] 
 (1) u_logic_clk_gate_R0t2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (59.20, 54.53)] [Net: u_logic_clk_gate_R0t2z4_reg/ENCLK] [ICG] [Fanout: 3] 
  (2) u_logic_Adt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.14, 60.27)] [SINK PIN] 
  (2) u_logic_R0t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.07, 54.93)] [SINK PIN] 
  (2) u_logic_Mbt2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.66, 59.54)] [SINK PIN] 
 (1) u_logic_clk_gate_Tqs2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (50.11, 76.03)] [Net: u_logic_clk_gate_Tqs2z4_reg/ENCLK] [ICG] [Fanout: 8] 
  (2) u_logic_Bus2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.43, 75.63)] [SINK PIN] 
  (2) u_logic_Svs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.56, 76.44)] [SINK PIN] 
  (2) u_logic_Jxs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.90, 73.36)] [SINK PIN] 
  (2) u_logic_Azs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.85, 75.63)] [SINK PIN] 
  (2) u_logic_Gcb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.62, 74.90)] [SINK PIN] 
  (2) u_logic_Kkb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.68, 76.44)] [SINK PIN] 
  (2) u_logic_Tqs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.07, 76.44)] [SINK PIN] 
  (2) u_logic_Kss2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (61.38, 76.44)] [SINK PIN] 
 (1) u_logic_clk_gate_Vgs2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (54.14, 74.50)] [Net: u_logic_clk_gate_Vgs2z4_reg/ENCLK] [ICG] [Fanout: 8] 
  (2) u_logic_Dks2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.83, 74.09)] [SINK PIN] 
  (2) u_logic_Uls2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.45, 73.36)] [SINK PIN] 
  (2) u_logic_Lns2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 74.09)] [SINK PIN] 
  (2) u_logic_Cps2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.32, 76.44)] [SINK PIN] 
  (2) u_logic_Pab3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (67.14, 74.09)] [SINK PIN] 
  (2) u_logic_Tib3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.17, 74.09)] [SINK PIN] 
  (2) u_logic_Vgs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.75, 74.09)] [SINK PIN] 
  (2) u_logic_Mis2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (61.31, 75.63)] [SINK PIN] 
 (1) u_logic_clk_gate_O0o2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (63.62, 51.46)] [Net: u_logic_clk_gate_O0o2z4_reg/ENCLK] [ICG] [Fanout: 24] 
  (2) u_logic_Ogo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.54, 51.06)] [SINK PIN] 
  (2) u_logic_Xeo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 49.53)] [SINK PIN] 
  (2) u_logic_O0o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 51.06)] [SINK PIN] 
  (2) u_logic_Iua3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 57.21)] [SINK PIN] 
  (2) u_logic_Gza3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.97, 59.53)] [SINK PIN] 
  (2) u_logic_Uei3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 54.92)] [SINK PIN] 
  (2) u_logic_F2o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 56.46)] [SINK PIN] 
  (2) u_logic_C4b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 55.67)] [SINK PIN] 
  (2) u_logic_M2b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.84, 57.21)] [SINK PIN] 
  (2) u_logic_W0b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.09, 58.74)] [SINK PIN] 
  (2) u_logic_Qxa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.16, 55.67)] [SINK PIN] 
  (2) u_logic_Z8b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.72, 59.53)] [SINK PIN] 
  (2) u_logic_Dhb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.76, 57.99)] [SINK PIN] 
  (2) u_logic_She3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.18, 54.14)] [SINK PIN] 
  (2) u_logic_Aze3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.92, 57.99)] [SINK PIN] 
  (2) u_logic_M5f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.37, 57.99)] [SINK PIN] 
  (2) u_logic_K7g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.30, 54.92)] [SINK PIN] 
  (2) u_logic_Ara3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.33, 51.85)] [SINK PIN] 
  (2) u_logic_Rsa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 53.38)] [SINK PIN] 
  (2) u_logic_Zva3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.37, 55.67)] [SINK PIN] 
  (2) u_logic_Z2h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.42, 49.53)] [SINK PIN] 
  (2) u_logic_Jpa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 50.31)] [SINK PIN] 
  (2) u_logic_S3i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.18, 52.60)] [SINK PIN] 
  (2) u_logic_Ddi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 54.92)] [SINK PIN] 
 (1) u_logic_clk_gate_Bdm2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (30.98, 69.89)] [Net: u_logic_clk_gate_Bdm2z4_reg/ENCLK] [ICG] [Fanout: 11] 
  (2) u_logic_Ufy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 71.82)] [SINK PIN] 
  (2) u_logic_Bdm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.16, 76.42)] [SINK PIN] 
  (2) u_logic_T1y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.59, 71.03)] [SINK PIN] 
  (2) u_logic_I3y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.39, 70.28)] [SINK PIN] 
  (2) u_logic_W4y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.54, 71.03)] [SINK PIN] 
  (2) u_logic_K6y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.29, 71.82)] [SINK PIN] 
  (2) u_logic_Y7y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.21, 72.57)] [SINK PIN] 
  (2) u_logic_M9y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.40, 75.64)] [SINK PIN] 
  (2) u_logic_Bby2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.21, 74.10)] [SINK PIN] 
  (2) u_logic_Qcy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.46, 76.42)] [SINK PIN] 
  (2) u_logic_Fey2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.72, 74.10)] [SINK PIN] 
 (1) u_logic_clk_gate_L8m2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (61.76, 60.67)] [Net: u_logic_clk_gate_L8m2z4_reg/ENCLK] [ICG] [Fanout: 24] 
  (2) u_logic_Ieh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 49.53)] [SINK PIN] 
  (2) u_logic_Gdo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.08, 47.24)] [SINK PIN] 
  (2) u_logic_L7a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.42, 54.92)] [SINK PIN] 
  (2) u_logic_Taa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.75, 60.28)] [SINK PIN] 
  (2) u_logic_Jca3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.72, 52.60)] [SINK PIN] 
  (2) u_logic_Aea3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.51, 54.92)] [SINK PIN] 
  (2) u_logic_Qfa3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 53.38)] [SINK PIN] 
  (2) u_logic_Gha3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.68, 60.28)] [SINK PIN] 
  (2) u_logic_Wia3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 63.35)] [SINK PIN] 
  (2) u_logic_Mka3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.13, 59.53)] [SINK PIN] 
  (2) u_logic_J7b3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.41, 61.82)] [SINK PIN] 
  (2) u_logic_Nfb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.77, 61.82)] [SINK PIN] 
  (2) u_logic_Bge3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.96, 52.60)] [SINK PIN] 
  (2) u_logic_Kxe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 57.21)] [SINK PIN] 
  (2) u_logic_W3f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 59.53)] [SINK PIN] 
  (2) u_logic_T5g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.66, 54.92)] [SINK PIN] 
  (2) u_logic_D4a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.40, 54.92)] [SINK PIN] 
  (2) u_logic_U5a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.79, 62.60)] [SINK PIN] 
  (2) u_logic_C9a3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 51.06)] [SINK PIN] 
  (2) u_logic_I1h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 48.78)] [SINK PIN] 
  (2) u_logic_L8m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.76, 47.99)] [SINK PIN] 
  (2) u_logic_Xyn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 49.53)] [SINK PIN] 
  (2) u_logic_B2i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.25, 50.31)] [SINK PIN] 
  (2) u_logic_Cma3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.51, 51.85)] [SINK PIN] 
 (1) u_logic_clk_gate_Fzl2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (9.09, 45.31)] [Net: u_logic_clk_gate_Fzl2z4_reg/ENCLK] [ICG] [Fanout: 4] 
  (2) u_logic_Uup2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 43.38)] [SINK PIN] 
  (2) u_logic_Qzq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.47, 42.63)] [SINK PIN] 
  (2) u_logic_Fzl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.11, 41.85)] [SINK PIN] 
  (2) u_logic_Zcn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.30, 42.63)] [SINK PIN] 
 (1) u_logic_clk_gate_Z4l2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (61.18, 72.96)] [Net: u_logic_clk_gate_Z4l2z4_reg/ENCLK] [ICG] [Fanout: 8] 
  (2) u_logic_G8n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 75.63)] [SINK PIN] 
  (2) u_logic_Z4l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.37, 74.09)] [SINK PIN] 
  (2) u_logic_Q6l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (52.74, 76.44)] [SINK PIN] 
  (2) u_logic_H8l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 76.44)] [SINK PIN] 
  (2) u_logic_Xdb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.86, 75.63)] [SINK PIN] 
  (2) u_logic_Bmb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.92, 76.44)] [SINK PIN] 
  (2) u_logic_Usl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (59.07, 75.63)] [SINK PIN] 
  (2) u_logic_Axm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.66, 74.09)] [SINK PIN] 
 (1) u_logic_clk_gate_Svk2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (12.67, 43.78)] [Net: u_logic_clk_gate_Svk2z4_reg/ENCLK] [ICG] [Fanout: 4] 
  (2) u_logic_H3d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.26, 38.02)] [SINK PIN] 
  (2) u_logic_Svk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.33, 39.56)] [SINK PIN] 
  (2) u_logic_Yaz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.46, 38.78)] [SINK PIN] 
  (2) u_logic_T1d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.77, 38.78)] [SINK PIN] 
 (1) u_logic_clk_gate_D7k2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (26.05, 33.02)] [Net: u_logic_clk_gate_D7k2z4_reg/ENCLK] [ICG] [Fanout: 30] 
  (2) u_logic_Ixn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.21, 29.56)] [SINK PIN] 
  (2) u_logic_D7k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.21, 18.81)] [SINK PIN] 
  (2) u_logic_Xhl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.25, 17.27)] [SINK PIN] 
  (2) u_logic_X6m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 31.88)] [SINK PIN] 
  (2) u_logic_Mvm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.10, 28.81)] [SINK PIN] 
  (2) u_logic_R6n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.75, 18.81)] [SINK PIN] 
  (2) u_logic_Cmn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.05, 23.42)] [SINK PIN] 
  (2) u_logic_Rbo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.77, 23.42)] [SINK PIN] 
  (2) u_logic_Noo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.65, 14.20)] [SINK PIN] 
  (2) u_logic_S2p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.46, 23.42)] [SINK PIN] 
  (2) u_logic_Oir2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.14, 24.95)] [SINK PIN] 
  (2) u_logic_Eyr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.28, 21.88)] [SINK PIN] 
  (2) u_logic_Rds2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.48, 22.66)] [SINK PIN] 
  (2) u_logic_Mcz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.34, 31.88)] [SINK PIN] 
  (2) u_logic_Aez2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.66, 15.74)] [SINK PIN] 
  (2) u_logic_Pfz2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.08, 21.88)] [SINK PIN] 
  (2) u_logic_Ibe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.70, 23.42)] [SINK PIN] 
  (2) u_logic_Uuf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.35, 23.42)] [SINK PIN] 
  (2) u_logic_Eyg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 14.20)] [SINK PIN] 
  (2) u_logic_Tch3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.87, 18.81)] [SINK PIN] 
  (2) u_logic_Wnh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.76, 15.74)] [SINK PIN] 
  (2) u_logic_Euh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.30, 18.81)] [SINK PIN] 
  (2) u_logic_M0i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.71, 23.42)] [SINK PIN] 
  (2) u_logic_Cai3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.54, 14.98)] [SINK PIN] 
  (2) u_logic_Joi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.28, 17.27)] [SINK PIN] 
  (2) u_logic_Hue3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.34, 20.34)] [SINK PIN] 
  (2) u_logic_Wmp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 21.13)] [SINK PIN] 
  (2) u_logic_I7r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 33.42)] [SINK PIN] 
  (2) u_logic_O2g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.02, 28.81)] [SINK PIN] 
  (2) u_logic_U5q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 26.49)] [SINK PIN] 
 (1) u_logic_clk_gate_Koj2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (18.94, 37.63)] [Net: u_logic_clk_gate_Koj2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Arn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.38, 22.66)] [SINK PIN] 
  (2) u_logic_Koj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.75, 6.52)] [SINK PIN] 
  (2) u_logic_Zpj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 6.52)] [SINK PIN] 
  (2) u_logic_Orj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.98, 12.66)] [SINK PIN] 
  (2) u_logic_V0k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 4.98)] [SINK PIN] 
  (2) u_logic_Kjk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 11.91)] [SINK PIN] 
  (2) u_logic_Pbl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.62, 5.77)] [SINK PIN] 
  (2) u_logic_Spl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.70, 22.66)] [SINK PIN] 
  (2) u_logic_T0m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.30, 37.24)] [SINK PIN] 
  (2) u_logic_Gmm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 33.42)] [SINK PIN] 
  (2) u_logic_Ipm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.40, 11.91)] [SINK PIN] 
  (2) u_logic_J0n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.63, 4.23)] [SINK PIN] 
  (2) u_logic_Yfn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 36.49)] [SINK PIN] 
  (2) u_logic_J5o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 4.23)] [SINK PIN] 
  (2) u_logic_Fio2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 7.30)] [SINK PIN] 
  (2) u_logic_Rro2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 7.30)] [SINK PIN] 
  (2) u_logic_Kwo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (73.98, 18.81)] [SINK PIN] 
  (2) u_logic_A9p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 11.13)] [SINK PIN] 
  (2) u_logic_Naq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 4.98)] [SINK PIN] 
  (2) u_logic_Gfq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.59, 7.30)] [SINK PIN] 
  (2) u_logic_Anq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.60, 13.45)] [SINK PIN] 
  (2) u_logic_Gcr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (75.90, 21.88)] [SINK PIN] 
  (2) u_logic_Asr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.54, 12.66)] [SINK PIN] 
  (2) u_logic_K7s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 12.66)] [SINK PIN] 
  (2) u_logic_Hpd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.08, 9.59)] [SINK PIN] 
  (2) u_logic_Ccg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (62.14, 4.23)] [SINK PIN] 
  (2) u_logic_U2s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.30, 12.66)] [SINK PIN] 
  (2) u_logic_Sgp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.24, 18.06)] [SINK PIN] 
  (2) u_logic_E1r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.18, 20.34)] [SINK PIN] 
  (2) u_logic_Fwj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.02, 35.70)] [SINK PIN] 
  (2) u_logic_Hnr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 23.42)] [SINK PIN] 
  (2) u_logic_Mzp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 27.27)] [SINK PIN] 
 (1) u_logic_clk_gate_Glj2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (22.72, 31.49)] [Net: u_logic_clk_gate_Glj2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Psn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.90, 31.10)] [SINK PIN] 
  (2) u_logic_Glj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.50, 6.52)] [SINK PIN] 
  (2) u_logic_Vmj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.51, 4.23)] [SINK PIN] 
  (2) u_logic_K2k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (55.49, 3.45)] [SINK PIN] 
  (2) u_logic_Ggk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 9.59)] [SINK PIN] 
  (2) u_logic_Edl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 4.23)] [SINK PIN] 
  (2) u_logic_Qml2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.38, 24.95)] [SINK PIN] 
  (2) u_logic_H2m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.84, 28.02)] [SINK PIN] 
  (2) u_logic_Ejm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.95, 32.63)] [SINK PIN] 
  (2) u_logic_Wqm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.85, 17.27)] [SINK PIN] 
  (2) u_logic_Y1n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.70, 3.45)] [SINK PIN] 
  (2) u_logic_Mhn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.78, 29.56)] [SINK PIN] 
  (2) u_logic_Y6o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.66, 3.45)] [SINK PIN] 
  (2) u_logic_Ujo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 5.77)] [SINK PIN] 
  (2) u_logic_Gto2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 6.52)] [SINK PIN] 
  (2) u_logic_Zxo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 14.98)] [SINK PIN] 
  (2) u_logic_Pap2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (75.07, 10.38)] [SINK PIN] 
  (2) u_logic_Ccq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.50, 4.23)] [SINK PIN] 
  (2) u_logic_Vgq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 4.98)] [SINK PIN] 
  (2) u_logic_Poq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.33, 4.98)] [SINK PIN] 
  (2) u_logic_Vdr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.50, 14.20)] [SINK PIN] 
  (2) u_logic_Otr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.70, 6.52)] [SINK PIN] 
  (2) u_logic_Z8s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.72, 11.91)] [SINK PIN] 
  (2) u_logic_X1e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.68, 6.52)] [SINK PIN] 
  (2) u_logic_Mof3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 13.45)] [SINK PIN] 
  (2) u_logic_Sog3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.28, 4.98)] [SINK PIN] 
  (2) u_logic_I4s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.14, 20.34)] [SINK PIN] 
  (2) u_logic_Gip2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.94, 19.59)] [SINK PIN] 
  (2) u_logic_S2r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.06, 21.88)] [SINK PIN] 
  (2) u_logic_Dtj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 31.88)] [SINK PIN] 
  (2) u_logic_Wor2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.60, 31.10)] [SINK PIN] 
  (2) u_logic_B1q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 24.95)] [SINK PIN] 
 (1) u_logic_clk_gate_X2j2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (25.34, 33.02)] [Net: u_logic_clk_gate_X2j2z4_reg/ENCLK] [ICG] [Fanout: 30] 
  (2) u_logic_Tvn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.25, 25.74)] [SINK PIN] 
  (2) u_logic_X2j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.90, 19.59)] [SINK PIN] 
  (2) u_logic_M4j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.70, 24.20)] [SINK PIN] 
  (2) u_logic_O5k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.00, 23.42)] [SINK PIN] 
  (2) u_logic_Rek2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.33, 16.52)] [SINK PIN] 
  (2) u_logic_Igl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 22.66)] [SINK PIN] 
  (2) u_logic_Cll2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 30.34)] [SINK PIN] 
  (2) u_logic_J5m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 31.10)] [SINK PIN] 
  (2) u_logic_Ytm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 21.13)] [SINK PIN] 
  (2) u_logic_C5n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.94, 21.88)] [SINK PIN] 
  (2) u_logic_Okn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.18, 27.27)] [SINK PIN] 
  (2) u_logic_Cao2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.51, 21.13)] [SINK PIN] 
  (2) u_logic_Ymo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.35, 21.13)] [SINK PIN] 
  (2) u_logic_D1p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.24, 25.74)] [SINK PIN] 
  (2) u_logic_Zgr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.24, 24.95)] [SINK PIN] 
  (2) u_logic_Qwr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 23.42)] [SINK PIN] 
  (2) u_logic_Dcs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.74, 24.20)] [SINK PIN] 
  (2) u_logic_U9e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (58.24, 26.49)] [SINK PIN] 
  (2) u_logic_Pwg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (64.38, 22.66)] [SINK PIN] 
  (2) u_logic_Ebh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.50, 21.88)] [SINK PIN] 
  (2) u_logic_Hmh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.77, 21.88)] [SINK PIN] 
  (2) u_logic_Psh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.34, 24.20)] [SINK PIN] 
  (2) u_logic_Xyh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.69, 22.66)] [SINK PIN] 
  (2) u_logic_N8i3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.78, 16.52)] [SINK PIN] 
  (2) u_logic_Umi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.86, 21.88)] [SINK PIN] 
  (2) u_logic_Tse3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (26.75, 19.59)] [SINK PIN] 
  (2) u_logic_Ilp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.35, 24.95)] [SINK PIN] 
  (2) u_logic_U5r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.05, 27.27)] [SINK PIN] 
  (2) u_logic_Z0g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.53, 22.66)] [SINK PIN] 
  (2) u_logic_F4q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 24.95)] [SINK PIN] 
 (1) u_logic_clk_gate_Kyi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (34.88, 66.82)] [Net: u_logic_clk_gate_Kyi2z4_reg/ENCLK] [ICG] [Fanout: 6] 
  (2) u_logic_F0y2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.70, 67.96)] [SINK PIN] 
  (2) u_logic_Kyi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.28, 70.28)] [SINK PIN] 
  (2) u_logic_Dwl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.30, 67.21)] [SINK PIN] 
  (2) u_logic_Lbn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.77, 67.96)] [SINK PIN] 
  (2) u_logic_Gtp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 68.74)] [SINK PIN] 
  (2) u_logic_Owq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.07, 68.74)] [SINK PIN] 
 (1) u_logic_clk_gate_Xti2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (23.94, 29.95)] [Net: u_logic_clk_gate_Xti2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Fi93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.62, 22.66)] [SINK PIN] 
  (2) u_logic_Xti2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.94, 9.59)] [SINK PIN] 
  (2) u_logic_Zkk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 14.20)] [SINK PIN] 
  (2) u_logic_Grl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (23.81, 26.49)] [SINK PIN] 
  (2) u_logic_Unm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 31.10)] [SINK PIN] 
  (2) u_logic_Uu83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.68, 9.59)] [SINK PIN] 
  (2) u_logic_Jw83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 6.52)] [SINK PIN] 
  (2) u_logic_Yx83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 6.52)] [SINK PIN] 
  (2) u_logic_Nz83z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.72, 6.52)] [SINK PIN] 
  (2) u_logic_C193z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.75, 4.98)] [SINK PIN] 
  (2) u_logic_R293z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.45, 4.98)] [SINK PIN] 
  (2) u_logic_G493z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (20.42, 13.45)] [SINK PIN] 
  (2) u_logic_Yb93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.84, 27.27)] [SINK PIN] 
  (2) u_logic_Md93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 9.59)] [SINK PIN] 
  (2) u_logic_Bf93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 8.84)] [SINK PIN] 
  (2) u_logic_Qg93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 9.59)] [SINK PIN] 
  (2) u_logic_Uj93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 18.81)] [SINK PIN] 
  (2) u_logic_Jl93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.96, 8.06)] [SINK PIN] 
  (2) u_logic_Rr93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 18.06)] [SINK PIN] 
  (2) u_logic_Gt93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.86, 16.52)] [SINK PIN] 
  (2) u_logic_Vu93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (11.65, 30.34)] [SINK PIN] 
  (2) u_logic_Qyc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 11.13)] [SINK PIN] 
  (2) u_logic_E0d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.74, 5.77)] [SINK PIN] 
  (2) u_logic_Snd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.53, 8.84)] [SINK PIN] 
  (2) u_logic_Wbf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 13.45)] [SINK PIN] 
  (2) u_logic_Nag3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (63.49, 8.84)] [SINK PIN] 
  (2) u_logic_Cxc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.25, 10.38)] [SINK PIN] 
  (2) u_logic_W893z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (15.94, 18.81)] [SINK PIN] 
  (2) u_logic_Ka93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.32, 21.88)] [SINK PIN] 
  (2) u_logic_Txj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.89, 30.34)] [SINK PIN] 
  (2) u_logic_Cq93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.64, 24.95)] [SINK PIN] 
  (2) u_logic_No93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (13.70, 24.95)] [SINK PIN] 
 (1) u_logic_clk_gate_Uqi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (45.12, 69.89)] [Net: u_logic_clk_gate_Uqi2z4_reg/ENCLK] [ICG] [Fanout: 4] 
  (2) u_logic_X9n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.66, 72.55)] [SINK PIN] 
  (2) u_logic_Uqi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.57, 69.48)] [SINK PIN] 
  (2) u_logic_Aqp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (45.63, 70.29)] [SINK PIN] 
  (2) u_logic_Qrp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.53, 71.83)] [SINK PIN] 
 (1) u_logic_clk_gate_Fpi2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (21.25, 29.95)] [Net: u_logic_clk_gate_Fpi2z4_reg/ENCLK] [ICG] [Fanout: 32] 
  (2) u_logic_Eun2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.24, 24.20)] [SINK PIN] 
  (2) u_logic_Fpi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.00, 14.20)] [SINK PIN] 
  (2) u_logic_Isi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.52, 12.66)] [SINK PIN] 
  (2) u_logic_F9j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 8.84)] [SINK PIN] 
  (2) u_logic_Z3k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (54.85, 8.06)] [SINK PIN] 
  (2) u_logic_Vhk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 13.45)] [SINK PIN] 
  (2) u_logic_Tel2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.50, 8.06)] [SINK PIN] 
  (2) u_logic_Eol2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.08, 23.42)] [SINK PIN] 
  (2) u_logic_V3m2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 27.27)] [SINK PIN] 
  (2) u_logic_Skm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.46, 29.56)] [SINK PIN] 
  (2) u_logic_Ksm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (18.24, 12.66)] [SINK PIN] 
  (2) u_logic_N3n2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (59.71, 4.98)] [SINK PIN] 
  (2) u_logic_Ajn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.08, 29.56)] [SINK PIN] 
  (2) u_logic_N8o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (57.54, 5.77)] [SINK PIN] 
  (2) u_logic_Jlo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (42.18, 10.38)] [SINK PIN] 
  (2) u_logic_Vuo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 12.66)] [SINK PIN] 
  (2) u_logic_Ozo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 17.27)] [SINK PIN] 
  (2) u_logic_Ecp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.77, 10.38)] [SINK PIN] 
  (2) u_logic_Rdq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (52.61, 8.84)] [SINK PIN] 
  (2) u_logic_Kiq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.44, 10.38)] [SINK PIN] 
  (2) u_logic_Eqq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.65, 6.52)] [SINK PIN] 
  (2) u_logic_Kfr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.43, 16.52)] [SINK PIN] 
  (2) u_logic_Cvr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.49, 11.91)] [SINK PIN] 
  (2) u_logic_Oas2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.86, 14.98)] [SINK PIN] 
  (2) u_logic_B5e3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (66.50, 10.38)] [SINK PIN] 
  (2) u_logic_Wrg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.89, 5.77)] [SINK PIN] 
  (2) u_logic_W5s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.65, 11.91)] [SINK PIN] 
  (2) u_logic_Ujp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.92, 17.27)] [SINK PIN] 
  (2) u_logic_G4r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.02, 21.88)] [SINK PIN] 
  (2) u_logic_Ruj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (17.66, 30.34)] [SINK PIN] 
  (2) u_logic_Lqr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (40.45, 25.74)] [SINK PIN] 
  (2) u_logic_Q2q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.21, 26.49)] [SINK PIN] 
 (1) u_logic_clk_gate_Rni2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (12.80, 42.24)] [Net: u_logic_clk_gate_Rni2z4_reg/ENCLK] [ICG] [Fanout: 4] 
  (2) u_logic_Wzy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (24.51, 41.10)] [SINK PIN] 
  (2) u_logic_Rni2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 38.78)] [SINK PIN] 
  (2) u_logic_Sjj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.54, 39.56)] [SINK PIN] 
  (2) u_logic_Fgm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.46, 41.85)] [SINK PIN] 
 (1) u_logic_clk_gate_J6i2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (10.43, 45.31)] [Net: u_logic_clk_gate_J6i2z4_reg/ENCLK] [ICG] [Fanout: 53] 
  (2) u_logic_Y6t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 67.22)] [SINK PIN] 
  (2) u_logic_J6i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.36, 50.32)] [SINK PIN] 
  (2) u_logic_Zei2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (36.48, 47.25)] [SINK PIN] 
  (2) u_logic_Tki2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.14, 44.91)] [SINK PIN] 
  (2) u_logic_Idk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (40.77, 47.25)] [SINK PIN] 
  (2) u_logic_Mjl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.53, 54.12)] [SINK PIN] 
  (2) u_logic_Ffs2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.59, 51.86)] [SINK PIN] 
  (2) u_logic_Vaw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.31, 65.68)] [SINK PIN] 
  (2) u_logic_Y9t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (57.98, 52.59)] [SINK PIN] 
  (2) u_logic_Fij2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (22.02, 44.91)] [SINK PIN] 
  (2) u_logic_Aok2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (14.59, 45.72)] [SINK PIN] 
  (2) u_logic_I6w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.23, 64.15)] [SINK PIN] 
  (2) u_logic_Sgj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (16.38, 44.91)] [SINK PIN] 
  (2) u_logic_Ark2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.67, 64.15)] [SINK PIN] 
  (2) u_logic_Ffj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (11.90, 44.18)] [SINK PIN] 
  (2) u_logic_L8t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 64.87)] [SINK PIN] 
  (2) u_logic_Pet2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (35.52, 59.54)] [SINK PIN] 
  (2) u_logic_U5x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.49, 64.87)] [SINK PIN] 
  (2) u_logic_Thm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 62.61)] [SINK PIN] 
  (2) u_logic_Lz93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (54.91, 54.93)] [SINK PIN] 
  (2) u_logic_Kop2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (56.77, 54.12)] [SINK PIN] 
  (2) u_logic_Nen2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (34.43, 47.98)] [SINK PIN] 
  (2) u_logic_Wxp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 60.27)] [SINK PIN] 
  (2) u_logic_C3w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (39.62, 59.54)] [SINK PIN] 
  (2) u_logic_Aii3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (32.06, 68.76)] [SINK PIN] 
  (2) u_logic_Pdi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 44.17)] [SINK PIN] 
  (2) u_logic_Igi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.66, 47.24)] [SINK PIN] 
  (2) u_logic_Z7i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (41.92, 59.53)] [SINK PIN] 
  (2) u_logic_Wce3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.54, 34.95)] [SINK PIN] 
  (2) u_logic_Gci2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.72, 46.46)] [SINK PIN] 
  (2) u_logic_M1j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.57, 38.78)] [SINK PIN] 
  (2) u_logic_G6d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (34.30, 47.24)] [SINK PIN] 
  (2) u_logic_B6j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 34.95)] [SINK PIN] 
  (2) u_logic_I2t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (19.97, 40.31)] [SINK PIN] 
  (2) u_logic_Cyq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.34, 41.85)] [SINK PIN] 
  (2) u_logic_I6z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.59, 40.31)] [SINK PIN] 
  (2) u_logic_K9z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.46, 41.10)] [SINK PIN] 
  (2) u_logic_G9w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 66.42)] [SINK PIN] 
  (2) u_logic_O5t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.09, 60.28)] [SINK PIN] 
  (2) u_logic_Hxx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.66, 64.89)] [SINK PIN] 
  (2) u_logic_Tyx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (32.51, 65.67)] [SINK PIN] 
  (2) u_logic_W7z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (16.83, 40.31)] [SINK PIN] 
  (2) u_logic_Wai2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (35.58, 58.74)] [SINK PIN] 
  (2) u_logic_C3z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (14.14, 43.38)] [SINK PIN] 
  (2) u_logic_K1z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (21.50, 39.56)] [SINK PIN] 
  (2) u_logic_Auk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (22.27, 40.31)] [SINK PIN] 
  (2) u_logic_Szr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.54, 32.63)] [SINK PIN] 
  (2) u_logic_J7q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.50, 33.42)] [SINK PIN] 
  (2) u_logic_Y8q2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.02, 32.63)] [SINK PIN] 
  (2) u_logic_Rkd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.54, 34.17)] [SINK PIN] 
  (2) u_logic_Rbi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (39.74, 64.14)] [SINK PIN] 
  (2) u_logic_Jcw2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.28, 69.50)] [SINK PIN] 
  (2) u_logic_S4w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (28.74, 65.68)] [SINK PIN] 
 (1) u_logic_Gji2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.47, 61.80)] [SINK PIN] 
 (1) u_logic_Wbk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (48.77, 62.61)] [SINK PIN] 
 (1) u_logic_K3l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (60.74, 53.40)] [SINK PIN] 
 (1) u_logic_Hzj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (46.91, 63.34)] [SINK PIN] 
 (1) u_logic_A4t2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.79, 62.61)] [SINK PIN] 
 (1) u_logic_Ywi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.74, 64.15)] [SINK PIN] 
 (1) u_logic_Uyv2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.03, 67.95)] [SINK PIN] 
 (1) u_logic_Nbm2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (37.63, 66.41)] [SINK PIN] 
 (1) u_logic_Gxk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.59, 61.08)] [SINK PIN] 
 (1) u_logic_Y9l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.05, 67.95)] [SINK PIN] 
 (1) u_logic_Ipb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (72.19, 60.27)] [SINK PIN] 
 (1) u_logic_Npk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.11, 45.72)] [SINK PIN] 
 (1) u_logic_U7w2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (42.50, 64.15)] [SINK PIN] 
 (1) u_logic_Emi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (9.92, 46.44)] [SINK PIN] 
 (1) u_logic_Nsk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (10.75, 46.44)] [SINK PIN] 
 (1) u_logic_Jhy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (33.66, 67.22)] [SINK PIN] 
 (1) u_logic_Mvi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (44.22, 64.87)] [SINK PIN] 
 (1) u_logic_Zqb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.43, 64.87)] [SINK PIN] 
 (1) u_logic_Qsb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.60, 69.48)] [SINK PIN] 
 (1) u_logic_Hub3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (64.58, 66.41)] [SINK PIN] 
 (1) u_logic_E9c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.34, 67.95)] [SINK PIN] 
 (1) u_logic_Vac3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.14, 66.41)] [SINK PIN] 
 (1) u_logic_Yvb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.43, 64.15)] [SINK PIN] 
 (1) u_logic_Pxb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.43, 60.27)] [SINK PIN] 
 (1) u_logic_O2c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (70.98, 74.09)] [SINK PIN] 
 (1) u_logic_F4c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.42, 72.55)] [SINK PIN] 
 (1) u_logic_Rnb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.11, 67.22)] [SINK PIN] 
 (1) u_logic_W5c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (74.30, 65.68)] [SINK PIN] 
 (1) u_logic_N7c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.55, 63.34)] [SINK PIN] 
 (1) u_logic_Q0f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.79, 69.48)] [SINK PIN] 
 (1) u_logic_Gzb3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (68.74, 68.76)] [SINK PIN] 
 (1) u_logic_X0c3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (68.48, 67.22)] [SINK PIN] 
 (1) u_logic_C7f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.98, 64.87)] [SINK PIN] 
 (1) u_logic_T8f3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.42, 64.15)] [SINK PIN] 
 (1) u_logic_Jje3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.02, 64.87)] [SINK PIN] 
 (1) u_logic_Ble3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (62.34, 66.41)] [SINK PIN] 
 (1) u_logic_W8r2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (71.36, 71.83)] [SINK PIN] 
 (1) u_logic_Oar2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (69.57, 69.48)] [SINK PIN] 
 (1) u_logic_Etq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.34, 71.02)] [SINK PIN] 
 (1) u_logic_Wuq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (73.41, 70.29)] [SINK PIN] 
 (1) u_logic_I6h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (63.81, 73.36)] [SINK PIN] 
 (1) u_logic_Lul2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.24, 71.02)] [SINK PIN] 
 (1) u_logic_Q4h3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.82, 73.36)] [SINK PIN] 
 (1) u_logic_Rym2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (66.69, 72.55)] [SINK PIN] 
 (1) u_logic_Qnn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.28, 67.22)] [SINK PIN] 
 (1) u_logic_Ipn2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (50.94, 61.80)] [SINK PIN] 
 (1) u_logic_V3o2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (58.62, 59.54)] [SINK PIN] 
 (1) u_logic_Ypi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFRNQ_X1] [Location (65.28, 50.32)] [SINK PIN] 
 (1) clk_gate_u_logic_Omk2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (46.72, 51.46)] [Net: clk_gate_u_logic_Omk2z4_reg/ENCLK] [ICG] [Fanout: 31] 
  (2) u_logic_Omk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.02, 49.53)] [SINK PIN] 
  (2) u_logic_Nox2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.34, 45.70)] [SINK PIN] 
  (2) u_logic_Kaf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (68.35, 45.70)] [SINK PIN] 
  (2) u_logic_Zpx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.73, 47.99)] [SINK PIN] 
  (2) u_logic_Lrx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 47.24)] [SINK PIN] 
  (2) u_logic_Fcj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.57, 49.53)] [SINK PIN] 
  (2) u_logic_Jwf3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 41.10)] [SINK PIN] 
  (2) u_logic_V4d3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.38, 41.85)] [SINK PIN] 
  (2) u_logic_Vvx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 48.78)] [SINK PIN] 
  (2) u_logic_Xsx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.25, 48.78)] [SINK PIN] 
  (2) u_logic_Fhx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.66, 45.70)] [SINK PIN] 
  (2) u_logic_Ufx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (65.60, 46.46)] [SINK PIN] 
  (2) u_logic_Jex2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.69, 41.85)] [SINK PIN] 
  (2) u_logic_Ycx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (46.34, 42.63)] [SINK PIN] 
  (2) u_logic_Nbx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.37, 42.63)] [SINK PIN] 
  (2) u_logic_Cax2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.35, 43.38)] [SINK PIN] 
  (2) u_logic_R8x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (44.48, 46.46)] [SINK PIN] 
  (2) u_logic_G7x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (43.33, 49.53)] [SINK PIN] 
  (2) u_logic_J4x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.25, 47.24)] [SINK PIN] 
  (2) u_logic_Xyk2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (61.31, 47.99)] [SINK PIN] 
  (2) u_logic_B9g3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.13, 40.31)] [SINK PIN] 
  (2) u_logic_Foe3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 42.63)] [SINK PIN] 
  (2) u_logic_Plx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.18, 39.56)] [SINK PIN] 
  (2) u_logic_Dkx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.02, 42.63)] [SINK PIN] 
  (2) u_logic_Zjq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.94, 39.56)] [SINK PIN] 
  (2) u_logic_Tme3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.08, 43.38)] [SINK PIN] 
  (2) u_logic_Rix2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (70.14, 44.92)] [SINK PIN] 
  (2) u_logic_Gmd3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.70, 46.46)] [SINK PIN] 
  (2) u_logic_Bnx2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.94, 38.02)] [SINK PIN] 
  (2) u_logic_Jux2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (50.94, 48.78)] [SINK PIN] 
  (2) u_logic_J0l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.32, 50.31)] [SINK PIN] 
 (1) clk_gate_u_logic_V1l2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (67.01, 31.49)] [Net: clk_gate_u_logic_V1l2z4_reg/ENCLK] [ICG] [Fanout: 26] 
  (2) u_logic_V1l2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (49.66, 31.10)] [SINK PIN] 
  (2) u_logic_Cqo2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.97, 31.88)] [SINK PIN] 
  (2) u_logic_Llq2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (76.22, 30.34)] [SINK PIN] 
  (2) u_logic_Zfh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.81, 31.88)] [SINK PIN] 
  (2) u_logic_Q7j2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (53.70, 28.81)] [SINK PIN] 
  (2) u_logic_Lgi3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.52, 30.34)] [SINK PIN] 
  (2) u_logic_S8k2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.39, 31.10)] [SINK PIN] 
  (2) u_logic_Dkr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (67.78, 31.88)] [SINK PIN] 
  (2) u_logic_Iwp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.54, 36.49)] [SINK PIN] 
  (2) u_logic_U4z2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (33.86, 38.02)] [SINK PIN] 
  (2) u_logic_Jw93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (31.10, 38.02)] [SINK PIN] 
  (2) u_logic_Xx93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (36.10, 37.24)] [SINK PIN] 
  (2) u_logic_Ovc3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (37.31, 35.70)] [SINK PIN] 
  (2) u_logic_Efp2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (38.53, 34.17)] [SINK PIN] 
  (2) u_logic_U593z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.70, 30.34)] [SINK PIN] 
  (2) u_logic_I793z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (45.50, 32.63)] [SINK PIN] 
  (2) u_logic_G1s2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (47.42, 31.88)] [SINK PIN] 
  (2) u_logic_Slr2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (69.70, 31.10)] [SINK PIN] 
  (2) u_logic_Ym93z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.38, 30.34)] [SINK PIN] 
  (2) u_logic_H4p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (74.05, 31.88)] [SINK PIN] 
  (2) u_logic_W5p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (72.32, 31.10)] [SINK PIN] 
  (2) u_logic_L7p2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (76.22, 31.88)] [SINK PIN] 
  (2) u_logic_Tzg3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (71.87, 30.34)] [SINK PIN] 
  (2) u_logic_Hak2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (56.70, 28.81)] [SINK PIN] 
  (2) u_logic_Ohh3z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (51.84, 31.10)] [SINK PIN] 
  (2) u_logic_Rhi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (48.00, 30.34)] [SINK PIN] 
 (1) clk_gate_u_logic_H9i2z4_reg/latch:CLK->Q [Ref: NanGate_15nm_OCL/CLKGATETST_X1] [Location (31.87, 72.96)] [Net: clk_gate_u_logic_H9i2z4_reg/ENCLK] [ICG] [Fanout: 17] 
  (2) u_logic_H9i2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.66, 74.89)] [SINK PIN] 
  (2) u_logic_Qdj2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.84, 69.50)] [SINK PIN] 
  (2) u_logic_Yzi2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 70.28)] [SINK PIN] 
  (2) u_logic_U2x2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.10, 72.57)] [SINK PIN] 
  (2) u_logic_Qem2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.40, 73.35)] [SINK PIN] 
  (2) u_logic_Rxl2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.46, 71.82)] [SINK PIN] 
  (2) u_logic_Viy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.22, 71.82)] [SINK PIN] 
  (2) u_logic_Jky2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (29.70, 68.74)] [SINK PIN] 
  (2) u_logic_Xly2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.10, 73.35)] [SINK PIN] 
  (2) u_logic_Lny2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.16, 74.89)] [SINK PIN] 
  (2) u_logic_Zoy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (25.86, 74.10)] [SINK PIN] 
  (2) u_logic_Nqy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.40, 72.57)] [SINK PIN] 
  (2) u_logic_Bsy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (27.90, 70.28)] [SINK PIN] 
  (2) u_logic_Pty2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.35, 69.50)] [SINK PIN] 
  (2) u_logic_Dvy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.40, 75.64)] [SINK PIN] 
  (2) u_logic_Swy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (30.40, 74.89)] [SINK PIN] 
  (2) u_logic_Hyy2z4_reg/CLK [Ref: NanGate_15nm_OCL/SDFFSNQ_X1] [Location (28.10, 75.64)] [SINK PIN] 
1
