$date
	Sun Oct 23 02:19:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#566212
b11000 !
1"
#566214
b11000 &
b11000 %
1$
#566215
0"
#566218
b1100 &
b1100 %
#566222
b110 &
b110 %
#566226
b11 &
b11 %
#566230
b1010 &
b1010 %
#566234
b101 &
b101 %
#566238
b10000 &
b10000 %
#566242
b1000 &
b1000 %
#566246
b100 &
b100 %
#566250
b10 &
b10 %
#566254
b1 &
1#
b1 %
#566258
b0 &
b0 %
0#
0$
#1640367
b11100 !
1"
#1640370
b11100 &
b11100 %
1$
#1640371
0"
#1640374
b1110 &
b1110 %
#1640378
b111 &
b111 %
#1640382
b10110 &
b10110 %
#1640386
b1011 &
b1011 %
#1640390
b100010 &
b100010 %
#1640394
b10001 &
b10001 %
#1640398
b110100 &
b110100 %
#1640402
b11010 &
b11010 %
#1640406
b1101 &
b1101 %
#1640410
b101000 &
b101000 %
#1640414
b10100 &
b10100 %
#1640418
b1010 &
b1010 %
#1640422
b101 &
b101 %
#1640426
b10000 &
b10000 %
#1640430
b1000 &
b1000 %
#1640434
b100 &
b100 %
#1640438
b10 &
b10 %
#1640442
b1 &
b1 %
1#
#1640446
b0 &
0#
b0 %
0$
#2597765
b110 !
1"
#2597766
b110 &
b110 %
1$
#2597767
0"
#2597770
b11 &
b11 %
#2597774
b1010 &
b1010 %
#2597778
b101 &
b101 %
#2597782
b10000 &
b10000 %
#2597786
b1000 &
b1000 %
#2597790
b100 &
b100 %
#2597794
b10 &
b10 %
#2597798
b1 &
1#
b1 %
#2597802
b0 &
b0 %
0#
0$
#4500012
