# Hyun Bin Kim

Hardware Design Engineer focused on **memory-centric architecture**,  
**PIM data movement optimization**, and **ASIC-oriented system design**.

---

## About Me

- Electrical Engineering @ Korea University
- GPA: 4.41 / 4.5
- Interested in:
  - Memory subsystem architecture
  - Data movement optimization
  - Processing-in-Memory (PIM)
  - Data reordering acceleration
  - SoC system design

My current research focuses on reducing data movement overhead by improving
data reordering performance in PIM-based systems.

---

## Research & Engineering Interests

- Memory controller microarchitecture
- AXI / AXI-Lite system integration
- Hardware dataflow optimization
- Architecture-level performance bottleneck analysis
- ASIC-oriented accelerator design

---

## Engineering Experience

### FPGA-Based SoC Development (Zynq)

- Designed FIFO-based controller
- Integrated RSA IP and BRAM via AMBA AXI interface
- HW/SW co-design with ARM Cortex-A firmware
- Timing analysis and debugging using ILA

### PIM Data Reordering Research

- Investigating performance bottlenecks caused by data layout mismatch
- Hardware-oriented approaches to reduce transpose/reordering overhead
- Memory-centric architecture exploration

---

## Hardware Skills

**RTL Design**
- Verilog HDL
- FSM design
- AXI / AXI-Lite protocol

**Architecture**
- Memory subsystem design
- Dataflow analysis

**Tools**
- Vivado
- Vitis
- ILA debugging

**Embedded**
- C firmware (ARM Cortex-A)

---

## Contact

Email: jhg6548@korea.ac.kr
