#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon May 27 16:18:42 2024
# Process ID: 16212
# Current directory: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent46360 C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.xpr
# Log file: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/vivado.log
# Journal file: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj\vivado.jou
# Running On: DESKTOP-TUIN670, OS: Windows, CPU Frequency: 3792 MHz, CPU Physical cores: 8, Host memory: 17094 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_ArrayTop_0_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/MEMDesign_ArrayTop_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_ArrayTop_0_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/MEMDesign_ArrayTop_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_ArrayTop_0_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/MEMDesign_ArrayTop_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_ArrayTop_0_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/MEMDesign_ArrayTop_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_ArrayTop_0_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/MEMDesign_ArrayTop_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_blk_mem_gen_0_1' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/MEMDesign_blk_mem_gen_0_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_blk_mem_gen_0_1' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/MEMDesign_blk_mem_gen_0_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_blk_mem_gen_0_1' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/MEMDesign_blk_mem_gen_0_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_blk_mem_gen_0_1' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/MEMDesign_blk_mem_gen_0_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_blk_mem_gen_0_1' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/MEMDesign_blk_mem_gen_0_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_mem_to_array_1_0_2' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/MEMDesign_mem_to_array_1_0_2.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_mem_to_array_1_0_2' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/MEMDesign_mem_to_array_1_0_2_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_mem_to_array_1_0_2' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/MEMDesign_mem_to_array_1_0_2_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_mem_to_array_1_0_2' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/MEMDesign_mem_to_array_1_0_2_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_mem_to_array_1_0_2' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/MEMDesign_mem_to_array_1_0_2_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_HA_1BM_1_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_HA_1BM_1_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_HA_1BM_1_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_HA_1BM_1_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_HA_1BM_1_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_CADA_MEMControl_1_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_1_0/MEMDesign_CADA_MEMControl_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_CADA_MEMControl_1_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_1_0/MEMDesign_CADA_MEMControl_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_CADA_MEMControl_1_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_1_0/MEMDesign_CADA_MEMControl_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_CADA_MEMControl_1_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_1_0/MEMDesign_CADA_MEMControl_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_CADA_MEMControl_1_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_1_0/MEMDesign_CADA_MEMControl_1_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_blk_mem_gen_1_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_1_0/MEMDesign_blk_mem_gen_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_blk_mem_gen_1_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_1_0/MEMDesign_blk_mem_gen_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_blk_mem_gen_1_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_1_0/MEMDesign_blk_mem_gen_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_blk_mem_gen_1_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_1_0/MEMDesign_blk_mem_gen_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_blk_mem_gen_1_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_1_0/MEMDesign_blk_mem_gen_1_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_HA_1BM_2_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_0/MEMDesign_HA_1BM_2_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_HA_1BM_2_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_0/MEMDesign_HA_1BM_2_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_HA_1BM_2_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_0/MEMDesign_HA_1BM_2_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_HA_1BM_2_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_0/MEMDesign_HA_1BM_2_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'MEMDesign_HA_1BM_2_0' generated file not found 'c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_0/MEMDesign_HA_1BM_2_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 1527.094 ; gain = 391.652
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v:23]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/Hw3Hw_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/Hw3Hw_TB_behav.wcfg
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/mem_to_array_2_0/from_mem was not found in the design.
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/mem_to_array_2_0/to_array was not found in the design.
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/ArrayTop_0/clk was not found in the design.
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/ArrayTop_0/rst was not found in the design.
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/ArrayTop_0/dataOut was not found in the design.
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/ArrayTop_0/dataIn was not found in the design.
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/ArrayTop_0/configIn was not found in the design.
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/ArrayTop_0/controlIn was not found in the design.
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/ArrayTop_0/gControlIn was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.CONFIG_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_1_INPUT_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_2_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1597.156 ; gain = 58.277
open_bd_design {C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
Reading block design file <C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd>...
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - CONFIG_BLOCKRAM
Adding component instance block -- xilinx.com:module_ref:CADA_MEMControl:1.0 - CONFIG_MEMCONTROL
Adding component instance block -- xilinx.com:module_ref:ArrayTop:1.0 - ARRAYTOP
Adding component instance block -- xilinx.com:module_ref:CADA_LaneSplit:1.0 - CADA_LaneSplit_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - LAYER_1_INPUT_BLOCKRAM
Adding component instance block -- xilinx.com:module_ref:CADA_MEMControl:1.0 - LAYER_1_INPUT_DATA_MEMCONTROL
Adding component instance block -- xilinx.com:module_ref:mem_to_array_1:1.0 - LAYER_1_MEM_TO_ARRAY
Adding component instance block -- xilinx.com:module_ref:HA_1BM:1.0 - LAYER_1_CLK_MUX
Adding component instance block -- xilinx.com:module_ref:output_mapper:1.0 - LAYER_1_OUTPUT_MAPPER
Adding component instance block -- xilinx.com:module_ref:HA_1BM:1.0 - LAYER_2_VALID_MUX
Adding component instance block -- xilinx.com:module_ref:CADA_MEMControl:1.0 - LAYER_2_INPUT_DATA_MEMCONTROL
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - LAYER_2_BLOCKRAM
Adding component instance block -- xilinx.com:module_ref:mem_to_array_2:1.0 - LAYER_2_MEM_TO_ARRAY
Adding component instance block -- xilinx.com:module_ref:HA_1BM:1.0 - LAYER_DATA_MUX
Adding component instance block -- xilinx.com:module_ref:output_mapper_2:1.0 - output_mapper_2_0
Adding component instance block -- xilinx.com:module_ref:HA_1BM:1.0 - HA_1BM_0
Adding component instance block -- xilinx.com:module_ref:HA_1BM:1.0 - HA_1BM_1
Adding component instance block -- xilinx.com:module_ref:HA_1BM:1.0 - HA_1BM_2
Adding component instance block -- xilinx.com:module_ref:HA_1BM:1.0 - HA_1BM_3
Successfully read diagram <MEMDesign> from block design file <C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd>
make_wrapper -files [get_files C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd] -top
generate_target all [get_files  C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd]
INFO: [BD 41-1029] Generation completed for the IP Integrator block LAYER_1_OUTPUT_MAPPER .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LAYER_2_MEM_TO_ARRAY .
INFO: [BD 41-1029] Generation completed for the IP Integrator block output_mapper_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_1BM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_1BM_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_1BM_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HA_1BM_3 .
catch { config_ip_cache -export [get_ips -all MEMDesign_ArrayTop_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_ArrayTop_0_0
catch { config_ip_cache -export [get_ips -all MEMDesign_blk_mem_gen_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_blk_mem_gen_0_1
catch { config_ip_cache -export [get_ips -all MEMDesign_mem_to_array_1_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_mem_to_array_1_0_2
catch { config_ip_cache -export [get_ips -all MEMDesign_output_mapper_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_output_mapper_0_0
catch { config_ip_cache -export [get_ips -all MEMDesign_HA_1BM_1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_HA_1BM_1_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 000794b0d8c9c475 to dir: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/0/000794b0d8c9c475/MEMDesign_HA_1BM_0_0.dcp to c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/0/000794b0d8c9c475/MEMDesign_HA_1BM_0_0_sim_netlist.v to c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/0/000794b0d8c9c475/MEMDesign_HA_1BM_0_0_sim_netlist.vhdl to c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/0/000794b0d8c9c475/MEMDesign_HA_1BM_0_0_stub.v to c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/0/000794b0d8c9c475/MEMDesign_HA_1BM_0_0_stub.vhdl to c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/MEMDesign_HA_1BM_1_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MEMDesign_HA_1BM_1_0, cache-ID = 000794b0d8c9c475; cache size = 10.274 MB.
catch { [ delete_ip_run [get_ips -all MEMDesign_HA_1BM_1_0] ] }
catch { config_ip_cache -export [get_ips -all MEMDesign_CADA_MEMControl_1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_CADA_MEMControl_1_0
catch { config_ip_cache -export [get_ips -all MEMDesign_blk_mem_gen_1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_blk_mem_gen_1_0
catch { config_ip_cache -export [get_ips -all MEMDesign_mem_to_array_2_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_mem_to_array_2_0_0
catch { config_ip_cache -export [get_ips -all MEMDesign_HA_1BM_2_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_HA_1BM_2_0
catch { config_ip_cache -export [get_ips -all MEMDesign_output_mapper_2_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_output_mapper_2_0_0
catch { config_ip_cache -export [get_ips -all MEMDesign_HA_1BM_0_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_HA_1BM_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 000794b0d8c9c475 to dir: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/0/000794b0d8c9c475/MEMDesign_HA_1BM_0_0.dcp to c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/MEMDesign_HA_1BM_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/MEMDesign_HA_1BM_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/0/000794b0d8c9c475/MEMDesign_HA_1BM_0_0_sim_netlist.v to c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/MEMDesign_HA_1BM_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/MEMDesign_HA_1BM_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/0/000794b0d8c9c475/MEMDesign_HA_1BM_0_0_sim_netlist.vhdl to c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/MEMDesign_HA_1BM_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/MEMDesign_HA_1BM_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/0/000794b0d8c9c475/MEMDesign_HA_1BM_0_0_stub.v to c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/MEMDesign_HA_1BM_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/MEMDesign_HA_1BM_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/0/000794b0d8c9c475/MEMDesign_HA_1BM_0_0_stub.vhdl to c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/MEMDesign_HA_1BM_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/MEMDesign_HA_1BM_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MEMDesign_HA_1BM_0_1, cache-ID = 000794b0d8c9c475; cache size = 10.274 MB.
catch { config_ip_cache -export [get_ips -all MEMDesign_HA_1BM_1_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_HA_1BM_1_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 000794b0d8c9c475 to dir: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/0/000794b0d8c9c475/MEMDesign_HA_1BM_0_0.dcp to c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/MEMDesign_HA_1BM_1_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/MEMDesign_HA_1BM_1_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/0/000794b0d8c9c475/MEMDesign_HA_1BM_0_0_sim_netlist.v to c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/MEMDesign_HA_1BM_1_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/MEMDesign_HA_1BM_1_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/0/000794b0d8c9c475/MEMDesign_HA_1BM_0_0_sim_netlist.vhdl to c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/MEMDesign_HA_1BM_1_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/MEMDesign_HA_1BM_1_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/0/000794b0d8c9c475/MEMDesign_HA_1BM_0_0_stub.v to c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/MEMDesign_HA_1BM_1_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/MEMDesign_HA_1BM_1_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/ip/2023.2/0/0/000794b0d8c9c475/MEMDesign_HA_1BM_0_0_stub.vhdl to c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/MEMDesign_HA_1BM_1_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/MEMDesign_HA_1BM_1_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP MEMDesign_HA_1BM_1_1, cache-ID = 000794b0d8c9c475; cache size = 10.274 MB.
catch { config_ip_cache -export [get_ips -all MEMDesign_HA_1BM_2_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_HA_1BM_2_1
catch { config_ip_cache -export [get_ips -all MEMDesign_HA_1BM_2_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_HA_1BM_2_2
export_ip_user_files -of_objects [get_files C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd]
launch_runs MEMDesign_ArrayTop_0_0_synth_1 MEMDesign_CADA_LaneSplit_0_0_synth_1 MEMDesign_CADA_MEMControl_0_0_synth_1 MEMDesign_CADA_MEMControl_0_1_synth_1 MEMDesign_CADA_MEMControl_1_0_synth_1 MEMDesign_HA_1BM_0_0_synth_1 MEMDesign_HA_1BM_2_0_synth_1 MEMDesign_HA_1BM_2_1_synth_1 MEMDesign_HA_1BM_2_2_synth_1 MEMDesign_blk_mem_gen_0_1_synth_1 MEMDesign_blk_mem_gen_1_0_synth_1 MEMDesign_mem_to_array_1_0_2_synth_1 MEMDesign_mem_to_array_2_0_0_synth_1 MEMDesign_output_mapper_0_0_synth_1 MEMDesign_output_mapper_2_0_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_ArrayTop_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_CADA_MEMControl_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_HA_1BM_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_HA_1BM_2_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_HA_1BM_2_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_blk_mem_gen_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_blk_mem_gen_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_mem_to_array_1_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_mem_to_array_2_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_output_mapper_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: MEMDesign_output_mapper_2_0_0
[Mon May 27 16:20:48 2024] Launched MEMDesign_ArrayTop_0_0_synth_1, MEMDesign_CADA_LaneSplit_0_0_synth_1, MEMDesign_CADA_MEMControl_0_0_synth_1, MEMDesign_CADA_MEMControl_0_1_synth_1, MEMDesign_CADA_MEMControl_1_0_synth_1, MEMDesign_HA_1BM_0_0_synth_1, MEMDesign_HA_1BM_2_0_synth_1, MEMDesign_HA_1BM_2_1_synth_1, MEMDesign_HA_1BM_2_2_synth_1, MEMDesign_blk_mem_gen_0_1_synth_1, MEMDesign_blk_mem_gen_1_0_synth_1, MEMDesign_mem_to_array_1_0_2_synth_1, MEMDesign_mem_to_array_2_0_0_synth_1, MEMDesign_output_mapper_0_0_synth_1, MEMDesign_output_mapper_2_0_0_synth_1...
Run output will be captured here:
MEMDesign_ArrayTop_0_0_synth_1: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_ArrayTop_0_0_synth_1/runme.log
MEMDesign_CADA_LaneSplit_0_0_synth_1: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_LaneSplit_0_0_synth_1/runme.log
MEMDesign_CADA_MEMControl_0_0_synth_1: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_0_synth_1/runme.log
MEMDesign_CADA_MEMControl_0_1_synth_1: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_MEMControl_0_1_synth_1/runme.log
MEMDesign_CADA_MEMControl_1_0_synth_1: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_CADA_MEMControl_1_0_synth_1/runme.log
MEMDesign_HA_1BM_0_0_synth_1: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_HA_1BM_0_0_synth_1/runme.log
MEMDesign_HA_1BM_2_0_synth_1: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_HA_1BM_2_0_synth_1/runme.log
MEMDesign_HA_1BM_2_1_synth_1: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_HA_1BM_2_1_synth_1/runme.log
MEMDesign_HA_1BM_2_2_synth_1: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_HA_1BM_2_2_synth_1/runme.log
MEMDesign_blk_mem_gen_0_1_synth_1: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_blk_mem_gen_0_1_synth_1/runme.log
MEMDesign_blk_mem_gen_1_0_synth_1: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_blk_mem_gen_1_0_synth_1/runme.log
MEMDesign_mem_to_array_1_0_2_synth_1: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_mem_to_array_1_0_2_synth_1/runme.log
MEMDesign_mem_to_array_2_0_0_synth_1: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_mem_to_array_2_0_0_synth_1/runme.log
MEMDesign_output_mapper_0_0_synth_1: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_output_mapper_0_0_synth_1/runme.log
MEMDesign_output_mapper_2_0_0_synth_1: C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_output_mapper_2_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd] -directory C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files -ipstatic_source_dir C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/compile_simlib/modelsim} {questa=C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/compile_simlib/questa} {riviera=C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/compile_simlib/riviera} {activehdl=C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run MEMDesign_blk_mem_gen_0_1_synth_1
reset_run MEMDesign_mem_to_array_1_0_2_synth_1
reset_run MEMDesign_blk_mem_gen_1_0_synth_1
reset_run MEMDesign_output_mapper_0_0_synth_1
reset_run MEMDesign_mem_to_array_2_0_0_synth_1
reset_run MEMDesign_output_mapper_2_0_0_synth_1
reset_run MEMDesign_HA_1BM_2_2_synth_1
reset_run MEMDesign_CADA_MEMControl_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run MEMDesign_ArrayTop_0_0_synth_1
reset_run MEMDesign_CADA_LaneSplit_0_0_synth_1
reset_run MEMDesign_CADA_MEMControl_0_1_synth_1
reset_run MEMDesign_HA_1BM_0_0_synth_1
reset_run MEMDesign_CADA_MEMControl_1_0_synth_1
reset_run MEMDesign_HA_1BM_2_0_synth_1
reset_run MEMDesign_HA_1BM_2_1_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.runs/MEMDesign_HA_1BM_2_1_synth_1

make_wrapper -files [get_files C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd] -top
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_0/sim/MEMDesign_HA_1BM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_0_0/sim/MEMDesign_output_mapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/sim/MEMDesign_HA_1BM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_1_0/sim/MEMDesign_CADA_MEMControl_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_1_0/sim/MEMDesign_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_2_0_0/sim/MEMDesign_mem_to_array_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_0/sim/MEMDesign_HA_1BM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_2_0_0/sim/MEMDesign_output_mapper_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/sim/MEMDesign_HA_1BM_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/sim/MEMDesign_HA_1BM_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_1/sim/MEMDesign_HA_1BM_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_2/sim/MEMDesign_HA_1BM_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1678.371 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3132. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3339. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3526. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3691. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3850. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3922. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3966. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3132. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3339. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3526. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.HA_1BM(Mux_BW=1)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_0_1
Compiling module xil_defaultlib.MEMDesign_HA_1BM_1_1
Compiling module xil_defaultlib.HA_1BM(Mux_BW=5)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_1
Compiling module xil_defaultlib.HA_1BM(Mux_BW=64)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_2
Compiling module xil_defaultlib.MEMDesign_HA_1BM_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.output_mapper
Compiling module xil_defaultlib.MEMDesign_output_mapper_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_1_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=64...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_1_0
Compiling module xil_defaultlib.mem_to_array_2
Compiling module xil_defaultlib.MEMDesign_mem_to_array_2_0_0
Compiling module xil_defaultlib.MEMDesign_HA_1BM_1_0
Compiling module xil_defaultlib.HA_1BM(Mux_BW=1728)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_0
Compiling module xil_defaultlib.output_mapper_2
Compiling module xil_defaultlib.MEMDesign_output_mapper_2_0_0
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1678.371 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/Hw3Hw_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/Hw3Hw_TB_behav.wcfg
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/mem_to_array_2_0/from_mem was not found in the design.
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/mem_to_array_2_0/to_array was not found in the design.
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/ArrayTop_0/clk was not found in the design.
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/ArrayTop_0/rst was not found in the design.
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/ArrayTop_0/dataOut was not found in the design.
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/ArrayTop_0/dataIn was not found in the design.
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/ArrayTop_0/configIn was not found in the design.
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/ArrayTop_0/controlIn was not found in the design.
WARNING: Simulation object /tb2/EE216B_MEM_i/MEMDesign_i/ArrayTop_0/gControlIn was not found in the design.
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.CONFIG_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_1_INPUT_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_2_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1698.762 ; gain = 20.391
current_wave_config {Hw3Hw_TB_behav.wcfg}
Hw3Hw_TB_behav.wcfg
add_wave {{/tb2/EE216B_MEM_i/MEMDesign_i/ARRAYTOP/clk}} {{/tb2/EE216B_MEM_i/MEMDesign_i/ARRAYTOP/rst}} {{/tb2/EE216B_MEM_i/MEMDesign_i/ARRAYTOP/dataOut}} {{/tb2/EE216B_MEM_i/MEMDesign_i/ARRAYTOP/dataIn}} {{/tb2/EE216B_MEM_i/MEMDesign_i/ARRAYTOP/configIn}} {{/tb2/EE216B_MEM_i/MEMDesign_i/ARRAYTOP/controlIn}} {{/tb2/EE216B_MEM_i/MEMDesign_i/ARRAYTOP/gControlIn}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 us
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.CONFIG_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_1_INPUT_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_2_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'get_property' was cancelled
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
update_module_reference MEMDesign_output_mapper_2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
INFO: [IP_Flow 19-3420] Updated MEMDesign_output_mapper_2_0_0 to use current project options
Wrote  : <C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
Wrote  : <C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/ui/bd_b733f973.ui> 
make_wrapper -files [get_files C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd] -top
Wrote  : <C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
save_wave_config {C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/Hw3Hw_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd]
INFO: [BD 41-1662] The design 'MEMDesign.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block output_mapper_2_0 .
Exporting to file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hw_handoff/MEMDesign.hwh
Generated Hardware Definition File c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd] -directory C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files -ipstatic_source_dir C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/compile_simlib/modelsim} {questa=C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/compile_simlib/questa} {riviera=C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/compile_simlib/riviera} {activehdl=C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb2' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim/layer1_im2col.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim/MEMDesign_blk_mem_gen_0_1.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_0/sim/MEMDesign_HA_1BM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_0_0/sim/MEMDesign_output_mapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/sim/MEMDesign_HA_1BM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_1_0/sim/MEMDesign_CADA_MEMControl_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_1_0/sim/MEMDesign_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_2_0_0/sim/MEMDesign_mem_to_array_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_0/sim/MEMDesign_HA_1BM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_2_0_0/sim/MEMDesign_output_mapper_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/sim/MEMDesign_HA_1BM_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/sim/MEMDesign_HA_1BM_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_1/sim/MEMDesign_HA_1BM_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_2/sim/MEMDesign_HA_1BM_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1929.945 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3132. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3339. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3526. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3691. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3850. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3922. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3966. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3132. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3339. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3526. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.HA_1BM(Mux_BW=1)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_0_1
Compiling module xil_defaultlib.MEMDesign_HA_1BM_1_1
Compiling module xil_defaultlib.HA_1BM(Mux_BW=5)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_1
Compiling module xil_defaultlib.HA_1BM(Mux_BW=64)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_2
Compiling module xil_defaultlib.MEMDesign_HA_1BM_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.output_mapper
Compiling module xil_defaultlib.MEMDesign_output_mapper_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_1_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=64...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_1_0
Compiling module xil_defaultlib.mem_to_array_2
Compiling module xil_defaultlib.MEMDesign_mem_to_array_2_0_0
Compiling module xil_defaultlib.MEMDesign_HA_1BM_1_0
Compiling module xil_defaultlib.HA_1BM(Mux_BW=1728)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_0
Compiling module xil_defaultlib.output_mapper_2
Compiling module xil_defaultlib.MEMDesign_output_mapper_2_0_0
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1929.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb2_behav -key {Behavioral:sim_1:Functional:tb2} -tclbatch {tb2.tcl} -protoinst "protoinst_files/MEMDesign.protoinst" -view {C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/Hw3Hw_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/Hw3Hw_TB_behav.wcfg
source tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.CONFIG_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_1_INPUT_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_2_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1983.441 ; gain = 53.496
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_0/sim/MEMDesign_HA_1BM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_0_0/sim/MEMDesign_output_mapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/sim/MEMDesign_HA_1BM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_1_0/sim/MEMDesign_CADA_MEMControl_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_1_0/sim/MEMDesign_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_2_0_0/sim/MEMDesign_mem_to_array_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_0/sim/MEMDesign_HA_1BM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_2_0_0/sim/MEMDesign_output_mapper_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/sim/MEMDesign_HA_1BM_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/sim/MEMDesign_HA_1BM_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_1/sim/MEMDesign_HA_1BM_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_2/sim/MEMDesign_HA_1BM_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.762 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.762 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3132. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3339. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3526. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3691. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3850. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3922. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3966. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3132. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3339. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3526. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.HA_1BM(Mux_BW=1)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_0_1
Compiling module xil_defaultlib.MEMDesign_HA_1BM_1_1
Compiling module xil_defaultlib.HA_1BM(Mux_BW=5)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_1
Compiling module xil_defaultlib.HA_1BM(Mux_BW=64)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_2
Compiling module xil_defaultlib.MEMDesign_HA_1BM_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.output_mapper
Compiling module xil_defaultlib.MEMDesign_output_mapper_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_1_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=64...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_1_0
Compiling module xil_defaultlib.mem_to_array_2
Compiling module xil_defaultlib.MEMDesign_mem_to_array_2_0_0
Compiling module xil_defaultlib.MEMDesign_HA_1BM_1_0
Compiling module xil_defaultlib.HA_1BM(Mux_BW=1728)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_0
Compiling module xil_defaultlib.output_mapper_2
Compiling module xil_defaultlib.MEMDesign_output_mapper_2_0_0
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1997.762 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1997.762 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.CONFIG_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_1_INPUT_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_2_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1997.762 ; gain = 0.000
current_wave_config {Hw3Hw_TB_behav.wcfg}
Hw3Hw_TB_behav.wcfg
add_wave {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/reset}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/clk}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/valid}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/writeEn}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/dataIn}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/outDataOut}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/startAddr}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/done}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/writeOut}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 us
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.CONFIG_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_1_INPUT_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_2_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
open_bd_design {C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd}
update_module_reference MEMDesign_output_mapper_2_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
INFO: [IP_Flow 19-3420] Updated MEMDesign_output_mapper_2_0_0 to use current project options
Wrote  : <C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
update_module_reference MEMDesign_output_mapper_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd'
INFO: [IP_Flow 19-3420] Updated MEMDesign_output_mapper_0_0 to use current project options
Wrote  : <C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
make_wrapper -files [get_files C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd] -top
Wrote  : <C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'MEMDesign.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block LAYER_1_OUTPUT_MAPPER .
INFO: [BD 41-1029] Generation completed for the IP Integrator block output_mapper_2_0 .
Exporting to file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hw_handoff/MEMDesign.hwh
Generated Hardware Definition File c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_0/sim/MEMDesign_HA_1BM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_0_0/sim/MEMDesign_output_mapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/sim/MEMDesign_HA_1BM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_1_0/sim/MEMDesign_CADA_MEMControl_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_1_0/sim/MEMDesign_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_2_0_0/sim/MEMDesign_mem_to_array_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_0/sim/MEMDesign_HA_1BM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_2_0_0/sim/MEMDesign_output_mapper_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/sim/MEMDesign_HA_1BM_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/sim/MEMDesign_HA_1BM_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_1/sim/MEMDesign_HA_1BM_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_2/sim/MEMDesign_HA_1BM_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2020.770 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2020.770 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3132. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3339. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3526. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3691. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3850. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3922. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3966. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3132. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3339. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3526. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.HA_1BM(Mux_BW=1)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_0_1
Compiling module xil_defaultlib.MEMDesign_HA_1BM_1_1
Compiling module xil_defaultlib.HA_1BM(Mux_BW=5)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_1
Compiling module xil_defaultlib.HA_1BM(Mux_BW=64)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_2
Compiling module xil_defaultlib.MEMDesign_HA_1BM_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.output_mapper
Compiling module xil_defaultlib.MEMDesign_output_mapper_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_1_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=64...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_1_0
Compiling module xil_defaultlib.mem_to_array_2
Compiling module xil_defaultlib.MEMDesign_mem_to_array_2_0_0
Compiling module xil_defaultlib.MEMDesign_HA_1BM_1_0
Compiling module xil_defaultlib.HA_1BM(Mux_BW=1728)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_0
Compiling module xil_defaultlib.output_mapper_2
Compiling module xil_defaultlib.MEMDesign_output_mapper_2_0_0
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2020.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2020.770 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.CONFIG_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_1_INPUT_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_2_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 2020.770 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
current_wave_config {Hw3Hw_TB_behav.wcfg}
Hw3Hw_TB_behav.wcfg
add_wave {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL/clk}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL/rst}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL/valid}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL/DataIn}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL/DataOut}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL/addrOut}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL/writeEn}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL/startAddr}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL/strideInterval}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL/startLatency}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL/endLatency}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL/MEMin}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL/MEMout}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL/MWMWen}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_2_INPUT_DATA_MEMCONTROL/MEMEn}} 
current_wave_config {Hw3Hw_TB_behav.wcfg}
Hw3Hw_TB_behav.wcfg
add_wave {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_2_BLOCKRAM}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 us
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.CONFIG_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_1_INPUT_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_2_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Hw3Hw_TB_behav.wcfg}
Hw3Hw_TB_behav.wcfg
add_wave {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/reset}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/clk}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/valid}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/writeEn}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/dataIn}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/outDataOut}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/startAddr}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/done}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/writeOut}} 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
relaunch_sim
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'suspend_sim' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_0/sim/MEMDesign_HA_1BM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_0_0/sim/MEMDesign_output_mapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/sim/MEMDesign_HA_1BM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_1_0/sim/MEMDesign_CADA_MEMControl_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_1_0/sim/MEMDesign_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_2_0_0/sim/MEMDesign_mem_to_array_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_0/sim/MEMDesign_HA_1BM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_2_0_0/sim/MEMDesign_output_mapper_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/sim/MEMDesign_HA_1BM_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/sim/MEMDesign_HA_1BM_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_1/sim/MEMDesign_HA_1BM_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_2/sim/MEMDesign_HA_1BM_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2054.816 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2054.816 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3132. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3339. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3526. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3691. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3850. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3922. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3966. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3132. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3339. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3526. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.HA_1BM(Mux_BW=1)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_0_1
Compiling module xil_defaultlib.MEMDesign_HA_1BM_1_1
Compiling module xil_defaultlib.HA_1BM(Mux_BW=5)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_1
Compiling module xil_defaultlib.HA_1BM(Mux_BW=64)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_2
Compiling module xil_defaultlib.MEMDesign_HA_1BM_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.output_mapper
Compiling module xil_defaultlib.MEMDesign_output_mapper_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_1_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=64...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_1_0
Compiling module xil_defaultlib.mem_to_array_2
Compiling module xil_defaultlib.MEMDesign_mem_to_array_2_0_0
Compiling module xil_defaultlib.MEMDesign_HA_1BM_1_0
Compiling module xil_defaultlib.HA_1BM(Mux_BW=1728)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_0
Compiling module xil_defaultlib.output_mapper_2
Compiling module xil_defaultlib.MEMDesign_output_mapper_2_0_0
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2054.816 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2054.816 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.CONFIG_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_1_INPUT_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_2_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2054.816 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_0/sim/MEMDesign_HA_1BM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_0_0/sim/MEMDesign_output_mapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/sim/MEMDesign_HA_1BM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_1_0/sim/MEMDesign_CADA_MEMControl_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_1_0/sim/MEMDesign_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_2_0_0/sim/MEMDesign_mem_to_array_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_0/sim/MEMDesign_HA_1BM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_2_0_0/sim/MEMDesign_output_mapper_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/sim/MEMDesign_HA_1BM_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/sim/MEMDesign_HA_1BM_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_1/sim/MEMDesign_HA_1BM_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_2/sim/MEMDesign_HA_1BM_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2055.805 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2055.805 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3132. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3339. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3526. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3691. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3850. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3922. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3966. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3132. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3339. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3526. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.HA_1BM(Mux_BW=1)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_0_1
Compiling module xil_defaultlib.MEMDesign_HA_1BM_1_1
Compiling module xil_defaultlib.HA_1BM(Mux_BW=5)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_1
Compiling module xil_defaultlib.HA_1BM(Mux_BW=64)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_2
Compiling module xil_defaultlib.MEMDesign_HA_1BM_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.output_mapper
Compiling module xil_defaultlib.MEMDesign_output_mapper_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_1_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=64...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_1_0
Compiling module xil_defaultlib.mem_to_array_2
Compiling module xil_defaultlib.MEMDesign_mem_to_array_2_0_0
Compiling module xil_defaultlib.MEMDesign_HA_1BM_1_0
Compiling module xil_defaultlib.HA_1BM(Mux_BW=1728)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_0
Compiling module xil_defaultlib.output_mapper_2
Compiling module xil_defaultlib.MEMDesign_output_mapper_2_0_0
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2055.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2055.805 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.CONFIG_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_1_INPUT_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_2_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 2055.805 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_0/sim/MEMDesign_HA_1BM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_0_0/sim/MEMDesign_output_mapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/sim/MEMDesign_HA_1BM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_1_0/sim/MEMDesign_CADA_MEMControl_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_1_0/sim/MEMDesign_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_2_0_0/sim/MEMDesign_mem_to_array_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_0/sim/MEMDesign_HA_1BM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_2_0_0/sim/MEMDesign_output_mapper_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/sim/MEMDesign_HA_1BM_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/sim/MEMDesign_HA_1BM_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_1/sim/MEMDesign_HA_1BM_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_2/sim/MEMDesign_HA_1BM_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2081.676 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2081.676 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3132. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3339. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3526. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3691. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3850. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3922. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3966. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3132. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3339. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3526. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.HA_1BM(Mux_BW=1)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_0_1
Compiling module xil_defaultlib.MEMDesign_HA_1BM_1_1
Compiling module xil_defaultlib.HA_1BM(Mux_BW=5)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_1
Compiling module xil_defaultlib.HA_1BM(Mux_BW=64)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_2
Compiling module xil_defaultlib.MEMDesign_HA_1BM_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.output_mapper
Compiling module xil_defaultlib.MEMDesign_output_mapper_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_1_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=64...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_1_0
Compiling module xil_defaultlib.mem_to_array_2
Compiling module xil_defaultlib.MEMDesign_mem_to_array_2_0_0
Compiling module xil_defaultlib.MEMDesign_HA_1BM_1_0
Compiling module xil_defaultlib.HA_1BM(Mux_BW=1728)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_0
Compiling module xil_defaultlib.output_mapper_2
Compiling module xil_defaultlib.MEMDesign_output_mapper_2_0_0
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2081.676 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2081.676 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
Time resolution is 1 ps
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.CONFIG_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_1_INPUT_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_2_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2081.676 ; gain = 0.000
current_wave_config {Hw3Hw_TB_behav.wcfg}
Hw3Hw_TB_behav.wcfg
add_wave {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_1_OUTPUT_MAPPER/reset}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_1_OUTPUT_MAPPER/clk}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_1_OUTPUT_MAPPER/valid}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_1_OUTPUT_MAPPER/writeEn}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_1_OUTPUT_MAPPER/dataIn}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_1_OUTPUT_MAPPER/outDataOut}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_1_OUTPUT_MAPPER/startAddr}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_1_OUTPUT_MAPPER/done}} {{/tb2/EE216B_MEM_i/MEMDesign_i/LAYER_1_OUTPUT_MAPPER/writeOut}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 1 us
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.CONFIG_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_1_INPUT_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.LAYER_2_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
current_wave_config {Hw3Hw_TB_behav.wcfg}
Hw3Hw_TB_behav.wcfg
add_wave {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/reset}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/clk}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/valid}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/writeEn}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/dataIn}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/outDataOut}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/startAddr}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/done}} {{/tb2/EE216B_MEM_i/MEMDesign_i/output_mapper_2_0/writeOut}} 
copy_bd_objs /  [get_bd_cells {LAYER_2_VALID_MUX}]
set_property name LAYER_3_VALID_MUX [get_bd_cells LAYER_2_VALID_MUX1]
delete_bd_objs [get_bd_nets valid_2_1]
connect_bd_net [get_bd_ports valid_2] [get_bd_pins LAYER_2_VALID_MUX/DataIn_1]
connect_bd_net [get_bd_ports valid_2] [get_bd_pins LAYER_3_VALID_MUX/DataIn_1]
connect_bd_net [get_bd_pins LAYER_3_VALID_MUX/DataIn_2] [get_bd_pins LAYER_1_OUTPUT_MAPPER/writeOut]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins LAYER_3_VALID_MUX/DataIn_2] [get_bd_pins LAYER_1_OUTPUT_MAPPER/writeOut]'
connect_bd_net [get_bd_pins LAYER_3_VALID_MUX/DataIn_2] [get_bd_pins output_mapper_2_0/done]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins LAYER_3_VALID_MUX/DataIn_2] [get_bd_pins output_mapper_2_0/done]'
connect_bd_net [get_bd_pins LAYER_3_VALID_MUX/DataIn_2] [get_bd_pins output_mapper_2_0/writeOut]
connect_bd_net [get_bd_pins LAYER_3_VALID_MUX/sel] [get_bd_pins output_mapper_2_0/writeOut]
connect_bd_net [get_bd_pins LAYER_3_VALID_MUX/DataOut_1] [get_bd_pins output_mapper_2_0/valid]
save_bd_design
Wrote  : <C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
Wrote  : <C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/ui/bd_b733f973.ui> 
make_wrapper -files [get_files C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/bd/MEMDesign/MEMDesign.bd] -top
Wrote  : <C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\bd\MEMDesign\MEMDesign.bd> 
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'MEMDesign_LAYER_2_VALID_MUX_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [BD 41-1662] The design 'MEMDesign.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.v
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/sim/MEMDesign.v
Verilog Output written to : c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block LAYER_3_VALID_MUX .
Exporting to file c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hw_handoff/MEMDesign.hwh
Generated Hardware Definition File c:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/synth/MEMDesign.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CADA_ADD
INFO: [VRFC 10-311] analyzing module CADA_Mult
INFO: [VRFC 10-311] analyzing module HA_ADD
INFO: [VRFC 10-311] analyzing module HA_Mult
INFO: [VRFC 10-311] analyzing module HA_Reg
INFO: [VRFC 10-311] analyzing module HA_CSTR
INFO: [VRFC 10-311] analyzing module HA_CONST
INFO: [VRFC 10-311] analyzing module HA_CReg
INFO: [VRFC 10-311] analyzing module CADA_IN
INFO: [VRFC 10-311] analyzing module HA_IN
INFO: [VRFC 10-311] analyzing module HA_OUT
INFO: [VRFC 10-311] analyzing module HA_5BM
INFO: [VRFC 10-311] analyzing module HA_32IM
INFO: [VRFC 10-311] analyzing module HA_28IM
INFO: [VRFC 10-311] analyzing module HA_27IM
INFO: [VRFC 10-311] analyzing module HA_26IM
INFO: [VRFC 10-311] analyzing module HA_25IM
INFO: [VRFC 10-311] analyzing module HA_24IM
INFO: [VRFC 10-311] analyzing module HA_23IM
INFO: [VRFC 10-311] analyzing module HA_22IM
INFO: [VRFC 10-311] analyzing module HA_21IM
INFO: [VRFC 10-311] analyzing module HA_20IM
INFO: [VRFC 10-311] analyzing module HA_19IM
INFO: [VRFC 10-311] analyzing module HA_18IM
INFO: [VRFC 10-311] analyzing module HA_17IM
INFO: [VRFC 10-311] analyzing module HA_16IM
INFO: [VRFC 10-311] analyzing module HA_15IM
INFO: [VRFC 10-311] analyzing module HA_14IM
INFO: [VRFC 10-311] analyzing module HA_13IM
INFO: [VRFC 10-311] analyzing module HA_12IM
INFO: [VRFC 10-311] analyzing module HA_11IM
INFO: [VRFC 10-311] analyzing module HA_10IM
INFO: [VRFC 10-311] analyzing module HA_9IM
INFO: [VRFC 10-311] analyzing module HA_4BM
INFO: [VRFC 10-311] analyzing module HA_8IM
INFO: [VRFC 10-311] analyzing module HA_7IM
INFO: [VRFC 10-311] analyzing module HA_6IM
INFO: [VRFC 10-311] analyzing module HA_5IM
INFO: [VRFC 10-311] analyzing module HA_3BM
INFO: [VRFC 10-311] analyzing module HA_4IM
INFO: [VRFC 10-311] analyzing module HA_3IM
INFO: [VRFC 10-311] analyzing module HA_2BM
INFO: [VRFC 10-311] analyzing module HA_2IM
INFO: [VRFC 10-311] analyzing module HA_1BM
INFO: [VRFC 10-311] analyzing module HA_AXI_Driver
INFO: [VRFC 10-311] analyzing module Array_top
INFO: [VRFC 10-311] analyzing module HA_GND
INFO: [VRFC 10-311] analyzing module HA_WIN
INFO: [VRFC 10-311] analyzing module HA_INW
INFO: [VRFC 10-311] analyzing module HA_TW
INFO: [VRFC 10-311] analyzing module HA_OW
INFO: [VRFC 10-311] analyzing module HA_WOUT
INFO: [VRFC 10-311] analyzing module CADA_MEMTop
INFO: [VRFC 10-311] analyzing module CADA_LaneMerge
INFO: [VRFC 10-311] analyzing module CADA_LaneSplit
INFO: [VRFC 10-311] analyzing module CADA_MEMControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayTop
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v:9]
INFO: [VRFC 10-311] analyzing module VSTop
INFO: [VRFC 10-311] analyzing module DSE_Solution_L0
INFO: [VRFC 10-311] analyzing module DSE_Solution_L1
INFO: [VRFC 10-311] analyzing module DSE_Solution_L2
INFO: [VRFC 10-311] analyzing module DSE_Solution_L3
INFO: [VRFC 10-311] analyzing module DSE_Solution_L4
INFO: [VRFC 10-311] analyzing module DSE_Solution_L5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/mem_to_array_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_array_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/output_mapper_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_mapper_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_0/sim/MEMDesign_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_0/sim/MEMDesign_CADA_MEMControl_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_ArrayTop_0_0/sim/MEMDesign_ArrayTop_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_ArrayTop_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_LaneSplit_0_0/sim/MEMDesign_CADA_LaneSplit_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_LaneSplit_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_0_1/sim/MEMDesign_blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_0_1/sim/MEMDesign_CADA_MEMControl_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_1_0_2/sim/MEMDesign_mem_to_array_1_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_1_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_0/sim/MEMDesign_HA_1BM_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_0_0/sim/MEMDesign_output_mapper_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_0/sim/MEMDesign_HA_1BM_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_CADA_MEMControl_1_0/sim/MEMDesign_CADA_MEMControl_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_CADA_MEMControl_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_blk_mem_gen_1_0/sim/MEMDesign_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_mem_to_array_2_0_0/sim/MEMDesign_mem_to_array_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_mem_to_array_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_0/sim/MEMDesign_HA_1BM_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_output_mapper_2_0_0/sim/MEMDesign_output_mapper_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_output_mapper_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_0_1/sim/MEMDesign_HA_1BM_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_1_1/sim/MEMDesign_HA_1BM_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_1/sim/MEMDesign_HA_1BM_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/ip/MEMDesign_HA_1BM_2_2/sim/MEMDesign_HA_1BM_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_HA_1BM_2_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.ip_user_files/bd/MEMDesign/sim/MEMDesign.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.gen/sources_1/bd/MEMDesign/hdl/MEMDesign_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEMDesign_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2105.293 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2105.293 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v:23]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 1. Module ArrayTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=4,DataOut_1_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=7,DataOut_1_BW=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=36,DataOut_1_BW=36) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3132. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3339. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3526. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1075. Module HA_4IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3691. Module DSE_Solution_L2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3850. Module DSE_Solution_L3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3922. Module DSE_Solution_L4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3966. Module DSE_Solution_L5 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1518. Module HA_TW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3132. Module VSTop doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3339. Module DSE_Solution_L0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 207. Module CADA_IN(Data_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1526. Module HA_OW(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 31. Module CADA_ADD(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 133. Module HA_Reg(DataIn_1_BW=16,DataOut_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 54. Module CADA_Mult(DataIn_1_BW=16,DataIn_2_BW=16,DataOut_1_BW=16,scaleDown=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1119. Module HA_2IM(Mux_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 189. Module HA_CReg(Inst_BW=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/ArrayTop.v" Line 3526. Module DSE_Solution_L1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sources_1/new/EntityLib.v" Line 1510. Module HA_INW(DataIn_1_BW=16) doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=7,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=4,DataOut_1_B...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=16,DataOut_1_...
Compiling module xil_defaultlib.HA_Reg(DataIn_1_BW=36,DataOut_1_...
Compiling module xil_defaultlib.CADA_IN(Data_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16,DataOut_1_B...
Compiling module xil_defaultlib.CADA_ADD(DataIn_1_BW=16,DataIn_2...
Compiling module xil_defaultlib.CADA_Mult(DataIn_1_BW=16,DataIn_...
Compiling module xil_defaultlib.HA_2IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=2)
Compiling module xil_defaultlib.DSE_Solution_L0
Compiling module xil_defaultlib.HA_INW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_OW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_TW(DataIn_1_BW=16)
Compiling module xil_defaultlib.HA_4IM(Mux_BW=16)
Compiling module xil_defaultlib.HA_CReg(Inst_BW=4)
Compiling module xil_defaultlib.DSE_Solution_L1
Compiling module xil_defaultlib.HA_CReg(Inst_BW=1)
Compiling module xil_defaultlib.DSE_Solution_L2
Compiling module xil_defaultlib.DSE_Solution_L3
Compiling module xil_defaultlib.DSE_Solution_L4
Compiling module xil_defaultlib.DSE_Solution_L5
Compiling module xil_defaultlib.VSTop
Compiling module xil_defaultlib.ArrayTop
Compiling module xil_defaultlib.MEMDesign_ArrayTop_0_0
Compiling module xil_defaultlib.CADA_LaneSplit
Compiling module xil_defaultlib.MEMDesign_CADA_LaneSplit_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_0
Compiling module xil_defaultlib.CADA_MEMControl
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_0
Compiling module xil_defaultlib.HA_1BM(Mux_BW=1)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_0_1
Compiling module xil_defaultlib.MEMDesign_HA_1BM_1_1
Compiling module xil_defaultlib.HA_1BM(Mux_BW=5)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_1
Compiling module xil_defaultlib.HA_1BM(Mux_BW=64)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_2
Compiling module xil_defaultlib.MEMDesign_HA_1BM_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_0_1
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=14...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_0_1
Compiling module xil_defaultlib.mem_to_array_1
Compiling module xil_defaultlib.MEMDesign_mem_to_array_1_0_2
Compiling module xil_defaultlib.output_mapper
Compiling module xil_defaultlib.MEMDesign_output_mapper_0_0
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEMDesign_blk_mem_gen_1_0
Compiling module xil_defaultlib.CADA_MEMControl(Data_bitWidth=64...
Compiling module xil_defaultlib.MEMDesign_CADA_MEMControl_1_0
Compiling module xil_defaultlib.mem_to_array_2
Compiling module xil_defaultlib.MEMDesign_mem_to_array_2_0_0
Compiling module xil_defaultlib.MEMDesign_HA_1BM_1_0
Compiling module xil_defaultlib.HA_1BM(Mux_BW=1728)
Compiling module xil_defaultlib.MEMDesign_HA_1BM_2_0
Compiling module xil_defaultlib.output_mapper_2
Compiling module xil_defaultlib.MEMDesign_output_mapper_2_0_0
Compiling module xil_defaultlib.MEMDesign
Compiling module xil_defaultlib.MEMDesign_wrapper
Compiling module xil_defaultlib.tb2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb2_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2105.293 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2105.293 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
WARNING: [Wavedata 42-567] Protoinst file protoinst_files/MEMDesign.protoinst does not exist.
Time resolution is 1 ps
couldn't read file "tb2.tcl": no such file or directory
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 2105.293 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sim_1\new\tb2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.srcs\sources_1\new\output_mapper_2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Keith\Documents\UCLA\216B\vignesh_proj\ECE216BNew.gen\sources_1\bd\MEMDesign\hdl\MEMDesign_wrapper.v:]
restart
INFO: [Wavedata 42-604] Simulation restarted
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-180] Spawn failed: No error
run 1 us
Block Memory Generator module tb2.EE216B_MEM_i.MEMDesign_i.CONFIG_BLOCKRAM.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
WARNING: file MEMDesign_blk_mem_gen_0_1.mif could not be opened
 1465331350153982224147483919471631895098880318487563908736446485812192110490749824196221914140689441300495217927942945 8573897239822534612644483013005363624828727                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          2083214227367062315668586552951867524343468308439476783529112539851110
$finish called at time : 0 fs : File "C:/Xilinx/Vivado/2023.2/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v" Line 2787
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb2_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb2'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb2_behav xil_defaultlib.tb2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 144 for port 'DataIn_1' [C:/Users/Keith/Documents/UCLA/216B/vignesh_proj/ECE216BNew.srcs/sim_1/new/tb2.v:23]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/MEMDesign.protoinst
WARNING: [Wavedata 42-567] Protoinst file protoinst_files/MEMDesign.protoinst does not exist.
Time resolution is 1 ps
couldn't read file "tb2.tcl": no such file or directory
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2105.293 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 27 16:51:45 2024...
