0.6
2017.2
Jun 15 2017
18:52:51
D:/DSD-II/Exercise2/Project2/Project2.sim/sim_1/synth/timing/regtb_time_synth.v,1550623992,verilog,,,,decoder;glbl;reg_file;reg_module;reg_module_0;reg_module_1;reg_module_2;reg_module_3;reg_module_4;reg_module_5;reg_module_6,,,,,,,,
D:/DSD-II/Exercise2/Project2/Project2.srcs/sources_1/new/regTB.vhd,1550623970,vhdl,,,,regtb,,,,,,,,
