# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CS2022 Assignment 1.srcs/sources_1/new/decoder_3to8.vhd" \
"../../../../CS2022 Assignment 1.srcs/sim_2/new/decoder_3to8_tb.vhd" \

# Do not sort compile order
nosort
