Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Mar 03 22:59:07 2017
| Host         : ECE419-1WFQM02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    40 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             142 |           39 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              23 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------------------+---------------------------------+------------------+----------------+
|     Clock Signal     |       Enable Signal       |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------+---------------------------+---------------------------------+------------------+----------------+
|  U_fsm/hold300ns/CLK |                           |                                 |                2 |              3 |
|  threeNs_clk_BUFG    | U_counter/q[3]_i_1_n_0    | U_DBN0/btnu_pls                 |                1 |              4 |
|  U_fsm/hold300ns/CLK | U_fsm/E[0]                | U_DBN0/btnu_pls                 |                1 |              5 |
|  threeNs_clk_BUFG    | U_fsm/E[0]                | U_DBN0/btnu_pls                 |                2 |              5 |
|  scrollClk/CLK       |                           | U_DBN0/btnu_pls                 |                3 |              7 |
|  threeNs_clk_BUFG    |                           |                                 |                7 |              8 |
|  U_fsm/hold300ns/CLK | U_fsm/U_wait/q[8]_i_1_n_0 | U_DBN0/btnu_pls                 |                2 |              9 |
|  threeNs_clk_BUFG    |                           | U_DBN0/button_state_next1       |                8 |             27 |
|  threeNs_clk_BUFG    |                           | U_DBN1/count_reg[26]_i_1__0_n_0 |                6 |             27 |
|  CLK100MHZ_IBUF_BUFG |                           | U_DBN0/btnu_pls                 |               22 |             81 |
+----------------------+---------------------------+---------------------------------+------------------+----------------+


