ERROR - "d:/shixi/project/fpga/ice40/demo/project/oled/source/impl_1/top.v(10):syntax error near . VERI-1137ERROR - "d:/shixi/project/fpga/ice40/demo/project/oled/source/impl_1/oled12864.v(42): is not declared. VERI-1128ERROR - "d:/shixi/project/fpga/ice40/demo/project/oled/source/impl_1/oled12864.v(71): is not declared. VERI-1128