#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001abd12dd0b0 .scope module, "test_cpu_div_integration" "test_cpu_div_integration" 2 4;
 .timescale 0 0;
v000001abd1353600_0 .net "Div0", 0 0, v000001abd12e4730_0;  1 drivers
v000001abd1352de0_0 .var "DivCtrl", 0 0;
v000001abd13534c0_0 .net "DivDone", 0 0, v000001abd12dd2e0_0;  1 drivers
v000001abd1352fc0_0 .net "HI", 31 0, v000001abd12db580_0;  1 drivers
v000001abd1352b60_0 .net "LO", 31 0, v000001abd12db620_0;  1 drivers
v000001abd1353100_0 .var "RegAOut", 31 0;
v000001abd1353560_0 .var "RegBOut", 31 0;
v000001abd1352ca0_0 .var "clk", 0 0;
v000001abd1353380_0 .var "reset", 0 0;
E_000001abd12d9250 .event anyedge, v000001abd12e4730_0;
E_000001abd12d92d0 .event anyedge, v000001abd12dd2e0_0;
S_000001abd12df260 .scope module, "div_unit" "div" 2 19, 3 1 0, S_000001abd12dd0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "RegAOut";
    .port_info 1 /INPUT 32 "RegBOut";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "DivCtrl";
    .port_info 5 /OUTPUT 1 "DivDone";
    .port_info 6 /OUTPUT 1 "Div0";
    .port_info 7 /OUTPUT 32 "HI";
    .port_info 8 /OUTPUT 32 "LO";
v000001abd12e4730_0 .var "Div0", 0 0;
v000001abd12dd240_0 .net "DivCtrl", 0 0, v000001abd1352de0_0;  1 drivers
v000001abd12dd2e0_0 .var "DivDone", 0 0;
v000001abd12db580_0 .var "HI", 31 0;
v000001abd12db620_0 .var "LO", 31 0;
v000001abd12df3f0_0 .net "RegAOut", 31 0, v000001abd1353100_0;  1 drivers
v000001abd12df490_0 .net "RegBOut", 31 0, v000001abd1353560_0;  1 drivers
v000001abd12df530_0 .net "alu_greater_equal", 0 0, L_000001abd13537e0;  1 drivers
v000001abd12e0dd0_0 .net "alu_result", 31 0, L_000001abd13536a0;  1 drivers
v000001abd12e0e70_0 .var "aux_A", 31 0;
v000001abd1353740_0 .var "aux_B", 31 0;
v000001abd1353060_0 .net "clk", 0 0, v000001abd1352ca0_0;  1 drivers
v000001abd13531a0_0 .var "counter", 31 0;
v000001abd1353240_0 .var "div_active", 0 0;
v000001abd1353420_0 .var "init_done", 0 0;
v000001abd13532e0_0 .net "reset", 0 0, v000001abd1353380_0;  1 drivers
v000001abd1352d40_0 .var "sign_A", 0 0;
v000001abd1352c00_0 .var "sign_B", 0 0;
E_000001abd12d9290 .event posedge, v000001abd13532e0_0, v000001abd1353060_0;
L_000001abd13536a0 .arith/sub 32, v000001abd12e0e70_0, v000001abd1353740_0;
L_000001abd13537e0 .cmp/ge 32, v000001abd12e0e70_0, v000001abd1353740_0;
    .scope S_000001abd12df260;
T_0 ;
    %wait E_000001abd12d9290;
    %load/vec4 v000001abd13532e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001abd12db580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001abd12db620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abd12dd2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abd12e4730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abd1353420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001abd12e0e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001abd1353740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abd1352d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abd1352c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001abd13531a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abd1353240_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001abd12dd240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001abd1353420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001abd12df490_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001abd12e4730_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001abd12db580_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001abd12db620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001abd12dd2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abd1353420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abd1353240_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001abd1353420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001abd1353240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abd12dd2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abd12e4730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001abd13531a0_0, 0;
    %load/vec4 v000001abd12df3f0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v000001abd1352d40_0, 0;
    %load/vec4 v000001abd12df490_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v000001abd1352c00_0, 0;
    %load/vec4 v000001abd12df3f0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %load/vec4 v000001abd12df3f0_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %load/vec4 v000001abd12df3f0_0;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v000001abd12e0e70_0, 0;
    %load/vec4 v000001abd12df490_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0 T_0.10, 8;
    %load/vec4 v000001abd12df490_0;
    %inv;
    %addi 1, 0, 32;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %load/vec4 v000001abd12df490_0;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %assign/vec4 v000001abd1353740_0, 0;
T_0.7 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001abd1353240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %load/vec4 v000001abd12df530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v000001abd12e0dd0_0;
    %assign/vec4 v000001abd12e0e70_0, 0;
    %load/vec4 v000001abd13531a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001abd13531a0_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v000001abd1352d40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.19, 9;
    %load/vec4 v000001abd1352c00_0;
    %and;
T_0.19;
    %flag_set/vec4 8;
    %jmp/1 T_0.18, 8;
    %load/vec4 v000001abd1352d40_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.20, 10;
    %load/vec4 v000001abd1352c00_0;
    %nor/r;
    %and;
T_0.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.18;
    %jmp/0xz  T_0.16, 8;
    %load/vec4 v000001abd13531a0_0;
    %assign/vec4 v000001abd12db620_0, 0;
    %jmp T_0.17;
T_0.16 ;
    %load/vec4 v000001abd13531a0_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v000001abd12db620_0, 0;
T_0.17 ;
    %load/vec4 v000001abd1352d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %load/vec4 v000001abd12e0e70_0;
    %inv;
    %addi 1, 0, 32;
    %assign/vec4 v000001abd12db580_0, 0;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v000001abd12e0e70_0;
    %assign/vec4 v000001abd12db580_0, 0;
T_0.22 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001abd12dd2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abd1353240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abd1353420_0, 0;
T_0.15 ;
T_0.12 ;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abd1353420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abd1353240_0, 0;
    %load/vec4 v000001abd12dd2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abd12dd2e0_0, 0;
T_0.23 ;
    %load/vec4 v000001abd12e4730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001abd12e4730_0, 0;
T_0.25 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001abd12dd0b0;
T_1 ;
    %delay 5, 0;
    %load/vec4 v000001abd1352ca0_0;
    %inv;
    %store/vec4 v000001abd1352ca0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001abd12dd0b0;
T_2 ;
    %vpi_call 2 35 "$display", "=== TESTE DE INTEGRA\303\207\303\203O DA UNIDADE DE DIVIS\303\203O ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abd1352ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abd1353380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abd1352de0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001abd1353100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001abd1353560_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abd1353380_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 49 "$display", "\012Teste de integra\303\247\303\243o: 15 / 4" {0 0 0};
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000001abd1353100_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001abd1353560_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abd1352de0_0, 0, 1;
T_2.0 ;
    %load/vec4 v000001abd13534c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.1, 6;
    %wait E_000001abd12d92d0;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 56 "$display", "Resultado: LO (quociente) = %d, HI (resto) = %d", v000001abd1352b60_0, v000001abd1352fc0_0 {0 0 0};
    %vpi_call 2 57 "$display", "Esperado: LO = 3, HI = 3" {0 0 0};
    %load/vec4 v000001abd1352b60_0;
    %cmpi/e 3, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.4, 4;
    %load/vec4 v000001abd1352fc0_0;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %vpi_call 2 60 "$display", "\342\234\223 TESTE PASSOU - Unidade de divis\303\243o integrada corretamente" {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 62 "$display", "\342\234\227 TESTE FALHOU - Problema na integra\303\247\303\243o" {0 0 0};
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abd1352de0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 69 "$display", "\012Teste de divis\303\243o por zero: 10 / 0" {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000001abd1353100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001abd1353560_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001abd1352de0_0, 0, 1;
T_2.5 ;
    %load/vec4 v000001abd1353600_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.6, 6;
    %wait E_000001abd12d9250;
    %jmp T_2.5;
T_2.6 ;
    %vpi_call 2 76 "$display", "Div0 ativado: %b", v000001abd1353600_0 {0 0 0};
    %load/vec4 v000001abd1353600_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.10, 4;
    %load/vec4 v000001abd1352fc0_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.9, 9;
    %load/vec4 v000001abd1352b60_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %vpi_call 2 79 "$display", "\342\234\223 TESTE PASSOU - Detec\303\247\303\243o de divis\303\243o por zero funcionando" {0 0 0};
    %jmp T_2.8;
T_2.7 ;
    %vpi_call 2 81 "$display", "\342\234\227 TESTE FALHOU - Problema na detec\303\247\303\243o de divis\303\243o por zero" {0 0 0};
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001abd1352de0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 87 "$display", "\012=== INTEGRA\303\207\303\203O VERIFICADA ===" {0 0 0};
    %vpi_call 2 88 "$display", "A unidade de divis\303\243o est\303\241 pronta para uso no CPU com as seguintes caracter\303\255sticas:" {0 0 0};
    %vpi_call 2 89 "$display", "- Interface: RegAOut, RegBOut, clk, reset, DivCtrl -> DivDone, Div0, HI, LO" {0 0 0};
    %vpi_call 2 90 "$display", "- Algoritmo: Divis\303\243o iterativa com tratamento de sinais" {0 0 0};
    %vpi_call 2 91 "$display", "- Detec\303\247\303\243o de divis\303\243o por zero implementada" {0 0 0};
    %vpi_call 2 92 "$display", "- Compat\303\255vel com a especifica\303\247\303\243o fornecida" {0 0 0};
    %vpi_call 2 94 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "c:\\Users\\mbeat\\OneDrive\\Área de Trabalho\\hard\\infrahw\\parts_made\\test\\test_cpu_div_integration.v";
    "c:\\Users\\mbeat\\OneDrive\\Área de Trabalho\\hard\\infrahw\\parts_made\\div.v";
