{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3"
                    },
                    {
                        "type": "VIO_V2",
                        "name": "VIO",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "5C301E9C51FC599C9F7225787312647B",
                        "pins": [
                            {
                                "name": "probe_in0",
                                "id": 0,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 16,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "reg_write_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "reg_write_data[16]"
                                            },
                                            {
                                                "name": "reg_write_data[15]"
                                            },
                                            {
                                                "name": "reg_write_data[14]"
                                            },
                                            {
                                                "name": "reg_write_data[13]"
                                            },
                                            {
                                                "name": "reg_write_data[12]"
                                            },
                                            {
                                                "name": "reg_write_data[11]"
                                            },
                                            {
                                                "name": "reg_write_data[10]"
                                            },
                                            {
                                                "name": "reg_write_data[9]"
                                            },
                                            {
                                                "name": "reg_write_data[8]"
                                            },
                                            {
                                                "name": "reg_write_data[7]"
                                            },
                                            {
                                                "name": "reg_write_data[6]"
                                            },
                                            {
                                                "name": "reg_write_data[5]"
                                            },
                                            {
                                                "name": "reg_write_data[4]"
                                            },
                                            {
                                                "name": "reg_write_data[3]"
                                            },
                                            {
                                                "name": "reg_write_data[2]"
                                            },
                                            {
                                                "name": "reg_write_data[1]"
                                            },
                                            {
                                                "name": "reg_write_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_in1",
                                "id": 1,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 16,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "reg_read_data1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "reg_read_data1[16]"
                                            },
                                            {
                                                "name": "reg_read_data1[15]"
                                            },
                                            {
                                                "name": "reg_read_data1[14]"
                                            },
                                            {
                                                "name": "reg_read_data1[13]"
                                            },
                                            {
                                                "name": "reg_read_data1[12]"
                                            },
                                            {
                                                "name": "reg_read_data1[11]"
                                            },
                                            {
                                                "name": "reg_read_data1[10]"
                                            },
                                            {
                                                "name": "reg_read_data1[9]"
                                            },
                                            {
                                                "name": "reg_read_data1[8]"
                                            },
                                            {
                                                "name": "reg_read_data1[7]"
                                            },
                                            {
                                                "name": "reg_read_data1[6]"
                                            },
                                            {
                                                "name": "reg_read_data1[5]"
                                            },
                                            {
                                                "name": "reg_read_data1[4]"
                                            },
                                            {
                                                "name": "reg_read_data1[3]"
                                            },
                                            {
                                                "name": "reg_read_data1[2]"
                                            },
                                            {
                                                "name": "reg_read_data1[1]"
                                            },
                                            {
                                                "name": "reg_read_data1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_in2",
                                "id": 2,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 16,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "reg_read_data2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "reg_read_data2[16]"
                                            },
                                            {
                                                "name": "reg_read_data2[15]"
                                            },
                                            {
                                                "name": "reg_read_data2[14]"
                                            },
                                            {
                                                "name": "reg_read_data2[13]"
                                            },
                                            {
                                                "name": "reg_read_data2[12]"
                                            },
                                            {
                                                "name": "reg_read_data2[11]"
                                            },
                                            {
                                                "name": "reg_read_data2[10]"
                                            },
                                            {
                                                "name": "reg_read_data2[9]"
                                            },
                                            {
                                                "name": "reg_read_data2[8]"
                                            },
                                            {
                                                "name": "reg_read_data2[7]"
                                            },
                                            {
                                                "name": "reg_read_data2[6]"
                                            },
                                            {
                                                "name": "reg_read_data2[5]"
                                            },
                                            {
                                                "name": "reg_read_data2[4]"
                                            },
                                            {
                                                "name": "reg_read_data2[3]"
                                            },
                                            {
                                                "name": "reg_read_data2[2]"
                                            },
                                            {
                                                "name": "reg_read_data2[1]"
                                            },
                                            {
                                                "name": "reg_read_data2[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_in3",
                                "id": 3,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "alu_input_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "alu_input_1[15]"
                                            },
                                            {
                                                "name": "alu_input_1[14]"
                                            },
                                            {
                                                "name": "alu_input_1[13]"
                                            },
                                            {
                                                "name": "alu_input_1[12]"
                                            },
                                            {
                                                "name": "alu_input_1[11]"
                                            },
                                            {
                                                "name": "alu_input_1[10]"
                                            },
                                            {
                                                "name": "alu_input_1[9]"
                                            },
                                            {
                                                "name": "alu_input_1[8]"
                                            },
                                            {
                                                "name": "alu_input_1[7]"
                                            },
                                            {
                                                "name": "alu_input_1[6]"
                                            },
                                            {
                                                "name": "alu_input_1[5]"
                                            },
                                            {
                                                "name": "alu_input_1[4]"
                                            },
                                            {
                                                "name": "alu_input_1[3]"
                                            },
                                            {
                                                "name": "alu_input_1[2]"
                                            },
                                            {
                                                "name": "alu_input_1[1]"
                                            },
                                            {
                                                "name": "alu_input_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_in4",
                                "id": 4,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "alu_input_2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "alu_input_2[15]"
                                            },
                                            {
                                                "name": "alu_input_2[14]"
                                            },
                                            {
                                                "name": "alu_input_2[13]"
                                            },
                                            {
                                                "name": "alu_input_2[12]"
                                            },
                                            {
                                                "name": "alu_input_2[11]"
                                            },
                                            {
                                                "name": "alu_input_2[10]"
                                            },
                                            {
                                                "name": "alu_input_2[9]"
                                            },
                                            {
                                                "name": "alu_input_2[8]"
                                            },
                                            {
                                                "name": "alu_input_2[7]"
                                            },
                                            {
                                                "name": "alu_input_2[6]"
                                            },
                                            {
                                                "name": "alu_input_2[5]"
                                            },
                                            {
                                                "name": "alu_input_2[4]"
                                            },
                                            {
                                                "name": "alu_input_2[3]"
                                            },
                                            {
                                                "name": "alu_input_2[2]"
                                            },
                                            {
                                                "name": "alu_input_2[1]"
                                            },
                                            {
                                                "name": "alu_input_2[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_in5",
                                "id": 5,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "alu_take_branch",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_in6",
                                "id": 6,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "alu_ovf",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_in7",
                                "id": 7,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "alu_out",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "alu_out[15]"
                                            },
                                            {
                                                "name": "alu_out[14]"
                                            },
                                            {
                                                "name": "alu_out[13]"
                                            },
                                            {
                                                "name": "alu_out[12]"
                                            },
                                            {
                                                "name": "alu_out[11]"
                                            },
                                            {
                                                "name": "alu_out[10]"
                                            },
                                            {
                                                "name": "alu_out[9]"
                                            },
                                            {
                                                "name": "alu_out[8]"
                                            },
                                            {
                                                "name": "alu_out[7]"
                                            },
                                            {
                                                "name": "alu_out[6]"
                                            },
                                            {
                                                "name": "alu_out[5]"
                                            },
                                            {
                                                "name": "alu_out[4]"
                                            },
                                            {
                                                "name": "alu_out[3]"
                                            },
                                            {
                                                "name": "alu_out[2]"
                                            },
                                            {
                                                "name": "alu_out[1]"
                                            },
                                            {
                                                "name": "alu_out[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_in8",
                                "id": 8,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 16,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "data_mem_out",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "data_mem_out[16]"
                                            },
                                            {
                                                "name": "data_mem_out[15]"
                                            },
                                            {
                                                "name": "data_mem_out[14]"
                                            },
                                            {
                                                "name": "data_mem_out[13]"
                                            },
                                            {
                                                "name": "data_mem_out[12]"
                                            },
                                            {
                                                "name": "data_mem_out[11]"
                                            },
                                            {
                                                "name": "data_mem_out[10]"
                                            },
                                            {
                                                "name": "data_mem_out[9]"
                                            },
                                            {
                                                "name": "data_mem_out[8]"
                                            },
                                            {
                                                "name": "data_mem_out[7]"
                                            },
                                            {
                                                "name": "data_mem_out[6]"
                                            },
                                            {
                                                "name": "data_mem_out[5]"
                                            },
                                            {
                                                "name": "data_mem_out[4]"
                                            },
                                            {
                                                "name": "data_mem_out[3]"
                                            },
                                            {
                                                "name": "data_mem_out[2]"
                                            },
                                            {
                                                "name": "data_mem_out[1]"
                                            },
                                            {
                                                "name": "data_mem_out[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out0",
                                "id": 9,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "reg_write",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out1",
                                "id": 10,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "instr_i",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "instr_i[15]"
                                            },
                                            {
                                                "name": "instr_i[14]"
                                            },
                                            {
                                                "name": "instr_i[13]"
                                            },
                                            {
                                                "name": "instr_i[12]"
                                            },
                                            {
                                                "name": "instr_i[11]"
                                            },
                                            {
                                                "name": "instr_i[10]"
                                            },
                                            {
                                                "name": "instr_i[9]"
                                            },
                                            {
                                                "name": "instr_i[8]"
                                            },
                                            {
                                                "name": "instr_i[7]"
                                            },
                                            {
                                                "name": "instr_i[6]"
                                            },
                                            {
                                                "name": "instr_i[5]"
                                            },
                                            {
                                                "name": "instr_i[4]"
                                            },
                                            {
                                                "name": "instr_i[3]"
                                            },
                                            {
                                                "name": "instr_i[2]"
                                            },
                                            {
                                                "name": "instr_i[1]"
                                            },
                                            {
                                                "name": "instr_i[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out2",
                                "id": 11,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "alu_src_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out3",
                                "id": 12,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "alu_src_2",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out4",
                                "id": 13,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "alu_op",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "alu_op[3]"
                                            },
                                            {
                                                "name": "alu_op[2]"
                                            },
                                            {
                                                "name": "alu_op[1]"
                                            },
                                            {
                                                "name": "alu_op[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out5",
                                "id": 14,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "mem_write",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out6",
                                "id": 15,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "mem_to_reg",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out7",
                                "id": 16,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 4,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "reg_read_addr1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "reg_read_addr1[4]"
                                            },
                                            {
                                                "name": "reg_read_addr1[3]"
                                            },
                                            {
                                                "name": "reg_read_addr1[2]"
                                            },
                                            {
                                                "name": "reg_read_addr1[1]"
                                            },
                                            {
                                                "name": "reg_read_addr1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out8",
                                "id": 17,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 4,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "reg_read_addr2",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "reg_read_addr2[4]"
                                            },
                                            {
                                                "name": "reg_read_addr2[3]"
                                            },
                                            {
                                                "name": "reg_read_addr2[2]"
                                            },
                                            {
                                                "name": "reg_read_addr2[1]"
                                            },
                                            {
                                                "name": "reg_read_addr2[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe_out9",
                                "id": 18,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 4,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "reg_write_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "reg_write_addr[4]"
                                            },
                                            {
                                                "name": "reg_write_addr[3]"
                                            },
                                            {
                                                "name": "reg_write_addr[2]"
                                            },
                                            {
                                                "name": "reg_write_addr[1]"
                                            },
                                            {
                                                "name": "reg_write_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}