module Pr2(input logic a, output logic b);
	
	assign b = ~a;

endmodule