---
MainSourceFile:  /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1207_1:  '
    FileOffset:      1207
    FilePath:        /opt/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_int_base.h
    Replacements:    
      - FilePath:        /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp
        Offset:          55325
        Length:          0
        ReplacementText: 'VITIS_LOOP_1207_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /opt/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp
        Offset:          282481
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /opt/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp
        Offset:          282945
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /opt/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp
        Offset:          283410
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1247_1:  '
    FileOffset:      1247
    FilePath:        /opt/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp
        Offset:          566116
        Length:          0
        ReplacementText: 'VITIS_LOOP_1247_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_324_1:  '
    FileOffset:      324
    FilePath:        piloting.cpp
    Replacements:    
      - FilePath:        /home/louart/Bureau/these/code_pour_jcll/FPGA_simulator_prj/solution1/.autopilot/db/piloting.pp.0.cpp
        Offset:          2238701
        Length:          0
        ReplacementText: 'VITIS_LOOP_324_1: '
...
