Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: cordic_hyperbolic_seq.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cordic_hyperbolic_seq.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cordic_hyperbolic_seq"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : cordic_hyperbolic_seq
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/four_bits_CLA_adder.vhd" into library work
Parsing entity <four_bits_CLA_adder>.
Parsing architecture <Behavioral> of entity <four_bits_cla_adder>.
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/carry_look_ahead_block_extended.vhd" into library work
Parsing entity <carry_look_ahead_block_extended>.
Parsing architecture <Behavioral> of entity <carry_look_ahead_block_extended>.
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/forty_bit_adder.vhd" into library work
Parsing entity <forty_bit_adder>.
Parsing architecture <Behavioral> of entity <forty_bit_adder>.
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/norm_hyper_mode.vhd" into library work
Parsing entity <norm_hyper_mode>.
Parsing architecture <Behavioral> of entity <norm_hyper_mode>.
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/forty_bit_add_sub.vhd" into library work
Parsing entity <forty_bit_add_sub>.
Parsing architecture <Behavioral> of entity <forty_bit_add_sub>.
Parsing VHDL file "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/cordic_hyperbolic_seq.vhd" into library work
Parsing entity <cordic_hyperbolic_seq>.
Parsing architecture <Behavioral> of entity <cordic_hyperbolic_seq>.
WARNING:HDLCompiler:946 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/cordic_hyperbolic_seq.vhd" Line 116: Actual for formal port mode is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/cordic_hyperbolic_seq.vhd" Line 125: Actual for formal port mode is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cordic_hyperbolic_seq> (architecture <Behavioral>) from library <work>.

Elaborating entity <norm_hyper_mode> (architecture <Behavioral>) from library <work>.

Elaborating entity <forty_bit_adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <four_bits_CLA_adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <carry_look_ahead_block_extended> (architecture <Behavioral>) from library <work>.

Elaborating entity <forty_bit_add_sub> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/cordic_hyperbolic_seq.vhd" Line 138: Assignment to result ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cordic_hyperbolic_seq>.
    Related source file is "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/cordic_hyperbolic_seq.vhd".
INFO:Xst:3210 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/cordic_hyperbolic_seq.vhd" line 112: Output port <over_flow> of the instance <adder_x> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/cordic_hyperbolic_seq.vhd" line 112: Output port <carry_out> of the instance <adder_x> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/cordic_hyperbolic_seq.vhd" line 121: Output port <over_flow> of the instance <adder_y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/cordic_hyperbolic_seq.vhd" line 121: Output port <carry_out> of the instance <adder_y> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/cordic_hyperbolic_seq.vhd" line 129: Output port <over_flow> of the instance <adder_offset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/cordic_hyperbolic_seq.vhd" line 129: Output port <carry_out> of the instance <adder_offset> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <loop_var>.
    Found 1-bit register for signal <opr_done>.
    Found 40-bit register for signal <x_current>.
    Found 40-bit register for signal <x_last>.
    Found 40-bit register for signal <x_last_shftd>.
    Found 40-bit register for signal <y_current>.
    Found 40-bit register for signal <y_last>.
    Found 40-bit register for signal <y_last_shftd>.
    Found 32-bit register for signal <sqrt>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <loop_var[4]_GND_3_o_add_18_OUT> created at line 275.
    Found 5-bit comparator lessequal for signal <loop_var[4]_GND_3_o_LessThan_10_o> created at line 185
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 278 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  71 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <cordic_hyperbolic_seq> synthesized.

Synthesizing Unit <norm_hyper_mode>.
    Related source file is "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/norm_hyper_mode.vhd".
INFO:Xst:3210 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/norm_hyper_mode.vhd" line 48: Output port <ovf> of the instance <adder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/norm_hyper_mode.vhd" line 48: Output port <carry_out> of the instance <adder> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <norm_hyper_mode> synthesized.

Synthesizing Unit <forty_bit_adder>.
    Related source file is "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/forty_bit_adder.vhd".
    Summary:
	no macro.
Unit <forty_bit_adder> synthesized.

Synthesizing Unit <four_bits_CLA_adder>.
    Related source file is "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/four_bits_CLA_adder.vhd".
    Summary:
Unit <four_bits_CLA_adder> synthesized.

Synthesizing Unit <carry_look_ahead_block_extended>.
    Related source file is "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/carry_look_ahead_block_extended.vhd".
    Summary:
	no macro.
Unit <carry_look_ahead_block_extended> synthesized.

Synthesizing Unit <forty_bit_add_sub>.
    Related source file is "/home/waseemh/Xilinx_Proj/iA_cordic_6stage/forty_bit_add_sub.vhd".
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal result<39> may hinder XST clustering optimizations.
    Summary:
	inferred   1 Multiplexer(s).
Unit <forty_bit_add_sub> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Registers                                            : 9
 1-bit register                                        : 1
 32-bit register                                       : 1
 40-bit register                                       : 6
 5-bit register                                        : 1
# Comparators                                          : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 75
 32-bit 2-to-1 multiplexer                             : 1
 40-bit 2-to-1 multiplexer                             : 73
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 320
 1-bit xor2                                            : 320

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <ninth_4bits> is unconnected in block <adder>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <tenth_4bits> is unconnected in block <adder>.
   It will be removed from the design.

Synthesizing (advanced) Unit <cordic_hyperbolic_seq>.
The following registers are absorbed into counter <loop_var>: 1 register on signal <loop_var>.
Unit <cordic_hyperbolic_seq> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 273
 Flip-Flops                                            : 273
# Comparators                                          : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 74
 32-bit 2-to-1 multiplexer                             : 1
 40-bit 2-to-1 multiplexer                             : 73
# FSMs                                                 : 1
# Xors                                                 : 320
 1-bit xor2                                            : 320

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 idle            | 000
 read_oprnd      | 001
 curr_calc       | 010
 last_update     | 011
 shift_and_check | 100
 done            | 101
-----------------------------

Optimizing unit <cordic_hyperbolic_seq> ...

Optimizing unit <norm_hyper_mode> ...

Optimizing unit <forty_bit_adder> ...

Optimizing unit <forty_bit_add_sub> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cordic_hyperbolic_seq, actual ratio is 7.
FlipFlop y_last_shftd_39 has been replicated 6 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 287
 Flip-Flops                                            : 287

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cordic_hyperbolic_seq.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 843
#      LUT2                        : 122
#      LUT3                        : 83
#      LUT4                        : 51
#      LUT5                        : 100
#      LUT6                        : 436
#      MUXF7                       : 51
# FlipFlops/Latches                : 287
#      FD                          : 1
#      FDR                         : 3
#      FDRE                        : 283
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 67
#      IBUF                        : 34
#      OBUF                        : 33

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             287  out of  18224     1%  
 Number of Slice LUTs:                  792  out of   9112     8%  
    Number used as Logic:               792  out of   9112     8%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    796
   Number with an unused Flip Flop:     509  out of    796    63%  
   Number with an unused LUT:             4  out of    796     0%  
   Number of fully used LUT-FF pairs:   283  out of    796    35%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          68
 Number of bonded IOBs:                  68  out of    232    29%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 287   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.689ns (Maximum Frequency: 130.056MHz)
   Minimum input arrival time before clock: 13.100ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.689ns (frequency: 130.056MHz)
  Total number of paths / destination ports: 20327 / 571
-------------------------------------------------------------------------
Delay:               7.689ns (Levels of Logic = 6)
  Source:            x_last_shftd_1 (FF)
  Destination:       y_current_30 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: x_last_shftd_1 to y_current_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.156  x_last_shftd_1 (x_last_shftd_1)
     LUT5:I0->O            3   0.254   0.766  adder_y/adder/first_4bits/c<2>1 (adder_y/adder/first_4bits/c<2>)
     LUT6:I5->O            4   0.254   0.804  adder_y/adder/CLA_block/C_OUT<1> (adder_y/adder/c_group<1>)
     LUT6:I5->O            4   0.254   0.803  adder_y/adder/second_4bits/c<2>1 (adder_y/adder/second_4bits/c<2>)
     MUXF7:S->O           13   0.185   1.098  adder_y/adder/fourth_4bits/c<2>1 (adder_y/adder/fourth_4bits/c<2>)
     LUT6:I5->O           10   0.254   1.008  adder_y/adder/eighth_4bits/c<2>1 (adder_y/adder/eighth_4bits/c<2>)
     LUT6:I5->O            1   0.254   0.000  Mmux__n0307251 (_n0307<31>)
     FDRE:D                    0.074          y_current_31
    ----------------------------------------
    Total                      7.689ns (2.054ns logic, 5.635ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1098 / 571
-------------------------------------------------------------------------
Offset:              13.100ns (Levels of Logic = 10)
  Source:            operand_a<0> (PAD)
  Destination:       y_last_30 (FF)
  Destination Clock: clk rising

  Data Path: operand_a<0> to y_last_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.328   1.104  operand_a_0_IBUF (norm_1/adder_result<0>)
     LUT4:I1->O            3   0.235   1.042  norm_1/adder/CLA_block/C_OUT<1>1 (norm_1/adder/c_group<1>)
     LUT5:I1->O            5   0.254   1.117  norm_1/adder/CLA_block/C_OUT<2>1 (norm_1/adder/c_group<2>)
     LUT5:I1->O            5   0.254   1.117  norm_1/adder/CLA_block/C_OUT<3>1 (norm_1/adder/c_group<3>)
     LUT5:I1->O            5   0.254   1.117  norm_1/adder/CLA_block/C_OUT<4>1 (norm_1/adder/c_group<4>)
     LUT5:I1->O            5   0.254   1.117  norm_1/adder/CLA_block/C_OUT<5>1 (norm_1/adder/c_group<5>)
     LUT5:I1->O            5   0.254   1.117  norm_1/adder/CLA_block/C_OUT<6>1 (norm_1/adder/c_group<6>)
     LUT5:I1->O            3   0.254   0.874  norm_1/adder/CLA_block/C_OUT<7>1 (norm_1/adder/c_group<7>)
     LUT3:I1->O            2   0.250   0.834  norm_1/adder/eighth_4bits/c<2>1 (norm_1/adder/eighth_4bits/c<2>)
     LUT6:I4->O            1   0.250   0.000  Mmux__n0323251 (_n0323<31>)
     FDRE:D                    0.074          y_last_31
    ----------------------------------------
    Total                     13.100ns (3.661ns logic, 9.439ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            sqrt_31 (FF)
  Destination:       sqrt<31> (PAD)
  Source Clock:      clk rising

  Data Path: sqrt_31 to sqrt<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.525   0.681  sqrt_31 (sqrt_31)
     OBUF:I->O                 2.912          sqrt_31_OBUF (sqrt<31>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.689|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.47 secs
 
--> 


Total memory usage is 396644 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    9 (   0 filtered)

