Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov  8 23:16:49 2022
| Host         : ALIENWARE running 64-bit major release  (build 9200)
| Command      : report_methodology -file FINAL_DIAGRAM_wrapper_methodology_drc_routed.rpt -pb FINAL_DIAGRAM_wrapper_methodology_drc_routed.pb -rpx FINAL_DIAGRAM_wrapper_methodology_drc_routed.rpx
| Design       : FINAL_DIAGRAM_wrapper
| Device       : xc7z010clg225-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 2          |
| TIMING-18 | Warning  | Missing input or output delay | 4          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[0]/CLR, FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[10]/CLR, FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[11]/CLR, FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[12]/CLR, FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[13]/CLR, FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[14]/CLR, FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[15]/CLR, FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[16]/CLR, FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[17]/CLR, FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[18]/CLR, FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[19]/CLR, FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[1]/CLR, FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[20]/CLR, FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[21]/CLR, FINAL_DIAGRAM_i/Counter_Loader_0/U0/clk_en_count_reg[22]/CLR (the first 15 of 33 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/TX_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/FSM_sequential_state_reg[0]/CLR, FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/FSM_sequential_state_reg[1]/CLR, FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[0]/CLR, FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[10]/CLR, FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[11]/CLR, FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[12]/CLR, FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[13]/CLR, FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[14]/CLR, FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[15]/CLR, FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[16]/CLR, FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[17]/CLR, FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[18]/CLR, FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[19]/CLR, FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[1]/CLR, FINAL_DIAGRAM_i/TTL_Serial_user_logic_0/U0/Inst_TTL_serial/bit_cnt_reg[20]/CLR (the first 15 of 36 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTN_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on BTN_1 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on BTN_2 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on TX relative to clock(s) clk_fpga_0
Related violations: <none>


