{
  "Top": "sha224Accel",
  "RtlTop": "sha224Accel",
  "RtlPrefix": "",
  "RtlSubPrefix": "sha224Accel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "aspartan7",
    "Device": "xa7s6",
    "Package": "-cpga196",
    "Speed": "-2I",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "bitstream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<bool, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "bitstream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "size": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<64>",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "size",
          "name": "size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_uint<224>*",
      "srcSize": "256",
      "hwRefs": [
        {
          "type": "port",
          "interface": "output_r",
          "name": "output_r",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "output_r_ap_vld",
          "name": "output_r_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sha224Accel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sha224Accel",
    "Version": "1.0",
    "DisplayName": "Sha224accel",
    "Revision": "2114182665",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sha224Accel_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/dataTypes.h",
      "..\/..\/..\/functions256.cpp",
      "..\/..\/..\/functions256.h",
      "..\/..\/..\/wGenerator\/wGenerator.cpp",
      "..\/..\/..\/wGenerator\/wGenerator.h",
      "..\/..\/..\/chunkIteration\/chunkIter.cpp",
      "..\/..\/..\/chunkIteration\/chunkIter.h",
      "..\/..\/..\/chunkProcessor\/chunkProcessor.cpp",
      "..\/..\/..\/chunkProcessor\/chunkProcessor.h",
      "..\/..\/sha224Accel.cpp",
      "..\/..\/sha224Accel.h"
    ],
    "TestBench": [
      "..\/..\/tb.cpp",
      "..\/..\/answers.dat",
      "..\/..\/datain.dat"
    ],
    "Vhdl": [
      "impl\/vhdl\/sha224Accel_bitselect_1ns_64ns_6ns_1_1_1.vhd",
      "impl\/vhdl\/sha224Accel_buffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha224Accel_chunkProcessor.vhd",
      "impl\/vhdl\/sha224Accel_chunkProcessor_Pipeline_VITIS_LOOP_7_1.vhd",
      "impl\/vhdl\/sha224Accel_chunkProcessor_Pipeline_VITIS_LOOP_10_2.vhd",
      "impl\/vhdl\/sha224Accel_chunkProcessor_Pipeline_VITIS_LOOP_22_1.vhd",
      "impl\/vhdl\/sha224Accel_chunkProcessor_Pipeline_VITIS_LOOP_25_2.vhd",
      "impl\/vhdl\/sha224Accel_chunkProcessor_Pipeline_VITIS_LOOP_25_2_kValues_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/sha224Accel_chunkProcessor_Pipeline_VITIS_LOOP_32_4.vhd",
      "impl\/vhdl\/sha224Accel_chunkProcessor_wValues_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha224Accel_chunkProcessor_wvars_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha224Accel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/sha224Accel_message_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_12_2.vhd",
      "impl\/vhdl\/sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_23_3.vhd",
      "impl\/vhdl\/sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_35_4.vhd",
      "impl\/vhdl\/sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_43_5.vhd",
      "impl\/vhdl\/sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_49_7.vhd",
      "impl\/vhdl\/sha224Accel_wordsout_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/sha224Accel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sha224Accel_bitselect_1ns_64ns_6ns_1_1_1.v",
      "impl\/verilog\/sha224Accel_buffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha224Accel_chunkProcessor.v",
      "impl\/verilog\/sha224Accel_chunkProcessor_Pipeline_VITIS_LOOP_7_1.v",
      "impl\/verilog\/sha224Accel_chunkProcessor_Pipeline_VITIS_LOOP_10_2.v",
      "impl\/verilog\/sha224Accel_chunkProcessor_Pipeline_VITIS_LOOP_22_1.v",
      "impl\/verilog\/sha224Accel_chunkProcessor_Pipeline_VITIS_LOOP_25_2.v",
      "impl\/verilog\/sha224Accel_chunkProcessor_Pipeline_VITIS_LOOP_25_2_kValues_ROM_AUTO_1R.dat",
      "impl\/verilog\/sha224Accel_chunkProcessor_Pipeline_VITIS_LOOP_25_2_kValues_ROM_AUTO_1R.v",
      "impl\/verilog\/sha224Accel_chunkProcessor_Pipeline_VITIS_LOOP_32_4.v",
      "impl\/verilog\/sha224Accel_chunkProcessor_wValues_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/sha224Accel_chunkProcessor_wValues_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/sha224Accel_chunkProcessor_wvars_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha224Accel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/sha224Accel_message_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_12_2.v",
      "impl\/verilog\/sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_23_3.v",
      "impl\/verilog\/sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_35_4.v",
      "impl\/verilog\/sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_43_5.v",
      "impl\/verilog\/sha224Accel_sha224Accel_Pipeline_VITIS_LOOP_49_7.v",
      "impl\/verilog\/sha224Accel_wordsout_RAM_AUTO_1R1W.v",
      "impl\/verilog\/sha224Accel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/sha224Accel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "bitstream": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "1",
      "portPrefix": "bitstream_",
      "portMap": {
        "bitstream_dout": "RD_DATA",
        "bitstream_empty_n": "EMPTY_N",
        "bitstream_read": "RD_EN"
      },
      "ports": [
        "bitstream_dout",
        "bitstream_empty_n",
        "bitstream_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "bitstream"
        }]
    },
    "size": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"size": "DATA"},
      "ports": ["size"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "size"
        }]
    },
    "output_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "224",
      "portMap": {"output_r": "DATA"},
      "ports": ["output_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "bitstream_dout": {
      "dir": "in",
      "width": "1"
    },
    "bitstream_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "bitstream_read": {
      "dir": "out",
      "width": "1"
    },
    "size": {
      "dir": "in",
      "width": "64"
    },
    "output_r": {
      "dir": "out",
      "width": "224"
    },
    "output_r_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sha224Accel",
      "BindInstances": "buffer_U buffer_1_U buffer_2_U buffer_3_U buffer_4_U buffer_5_U buffer_6_U buffer_7_U buffer_8_U buffer_9_U buffer_10_U buffer_11_U buffer_12_U buffer_13_U buffer_14_U buffer_15_U interHash_U wordsout_U message_U counter_5_fu_475_p2",
      "Instances": [
        {
          "ModuleName": "sha224Accel_Pipeline_VITIS_LOOP_12_2",
          "InstanceName": "grp_sha224Accel_Pipeline_VITIS_LOOP_12_2_fu_333",
          "BindInstances": "icmp_ln12_fu_539_p2 add_ln12_fu_545_p2 icmp_ln13_fu_586_p2 icmp_ln15_fu_591_p2 counter_4_fu_596_p2"
        },
        {
          "ModuleName": "sha224Accel_Pipeline_VITIS_LOOP_23_3",
          "InstanceName": "grp_sha224Accel_Pipeline_VITIS_LOOP_23_3_fu_360",
          "BindInstances": "icmp_ln23_fu_529_p2 icmp_ln24_fu_574_p2 icmp_ln26_fu_579_p2 add_ln23_fu_584_p2 counter_2_fu_590_p2"
        },
        {
          "ModuleName": "sha224Accel_Pipeline_VITIS_LOOP_35_4",
          "InstanceName": "grp_sha224Accel_Pipeline_VITIS_LOOP_35_4_fu_385",
          "BindInstances": "icmp_ln35_fu_339_p2 bitselect_1ns_64ns_6ns_1_1_1_U42 add_ln35_fu_451_p2 sizeIndex_1_fu_457_p2"
        },
        {
          "ModuleName": "sha224Accel_Pipeline_VITIS_LOOP_43_5",
          "InstanceName": "grp_sha224Accel_Pipeline_VITIS_LOOP_43_5_fu_406",
          "BindInstances": "icmp_ln43_fu_548_p2 add_ln43_fu_554_p2 buffi_2_fu_601_p2 buffi_3_fu_622_p2 buffi_4_fu_643_p2 buffi_5_fu_664_p2 buffi_6_fu_685_p2 buffi_7_fu_706_p2 buffi_8_fu_727_p2 buffi_9_fu_748_p2 buffi_10_fu_769_p2 buffi_11_fu_790_p2 buffi_12_fu_811_p2 buffi_13_fu_832_p2 buffi_14_fu_853_p2 buffi_15_fu_874_p2 add_ln45_fu_919_p2"
        },
        {
          "ModuleName": "chunkProcessor",
          "InstanceName": "grp_chunkProcessor_fu_427",
          "BindInstances": "wValues_U wvars_U",
          "Instances": [
            {
              "ModuleName": "chunkProcessor_Pipeline_VITIS_LOOP_7_1",
              "InstanceName": "grp_chunkProcessor_Pipeline_VITIS_LOOP_7_1_fu_147",
              "BindInstances": "icmp_ln7_fu_69_p2 add_ln7_fu_75_p2"
            },
            {
              "ModuleName": "chunkProcessor_Pipeline_VITIS_LOOP_22_1",
              "InstanceName": "grp_chunkProcessor_Pipeline_VITIS_LOOP_22_1_fu_155",
              "BindInstances": "icmp_ln22_fu_69_p2 add_ln22_fu_75_p2"
            },
            {
              "ModuleName": "chunkProcessor_Pipeline_VITIS_LOOP_10_2",
              "InstanceName": "grp_chunkProcessor_Pipeline_VITIS_LOOP_10_2_fu_163",
              "BindInstances": "icmp_ln10_fu_135_p2 add_ln12_fu_145_p2 add_ln13_fu_156_p2 add_ln15_fu_167_p2 add_ln15_1_fu_273_p2 xor_ln15_fu_307_p2 xor_ln15_1_fu_313_p2 xor_ln15_2_fu_327_p2 xor_ln15_3_fu_333_p2 add_ln15_3_fu_339_p2 add_ln10_fu_178_p2"
            },
            {
              "ModuleName": "chunkProcessor_Pipeline_VITIS_LOOP_25_2",
              "InstanceName": "grp_chunkProcessor_Pipeline_VITIS_LOOP_25_2_fu_168",
              "BindInstances": "icmp_ln25_fu_318_p2 add_ln25_fu_324_p2 xor_ln13_fu_411_p2 and_ln13_fu_417_p2 and_ln13_1_fu_423_p2 or_ln13_fu_445_p2 xor_ln13_1_fu_459_p2 xor_ln13_2_fu_465_p2 add_ln13_fu_341_p2 add_ln13_2_fu_476_p2 or_ln15_fu_545_p2 and_ln15_fu_550_p2 and_ln15_1_fu_555_p2 or_ln15_1_fu_576_p2 xor_ln15_fu_590_p2 xor_ln15_1_fu_596_p2 add_ln19_fu_613_p2 kValues_U"
            },
            {
              "ModuleName": "chunkProcessor_Pipeline_VITIS_LOOP_32_4",
              "InstanceName": "grp_chunkProcessor_Pipeline_VITIS_LOOP_32_4_fu_193",
              "BindInstances": "icmp_ln32_fu_83_p2 add_ln32_fu_89_p2 add_ln33_fu_106_p2"
            }
          ]
        },
        {
          "ModuleName": "sha224Accel_Pipeline_VITIS_LOOP_49_7",
          "InstanceName": "grp_sha224Accel_Pipeline_VITIS_LOOP_49_7_fu_436",
          "BindInstances": "icmp_ln49_fu_69_p2 add_ln49_fu_75_p2"
        }
      ]
    },
    "Info": {
      "sha224Accel_Pipeline_VITIS_LOOP_12_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha224Accel_Pipeline_VITIS_LOOP_23_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha224Accel_Pipeline_VITIS_LOOP_35_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha224Accel_Pipeline_VITIS_LOOP_43_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_7_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_10_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_22_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_25_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_32_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "chunkProcessor": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha224Accel_Pipeline_VITIS_LOOP_49_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sha224Accel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sha224Accel_Pipeline_VITIS_LOOP_12_2": {
        "Latency": {
          "LatencyBest": "450",
          "LatencyAvg": "450",
          "LatencyWorst": "450",
          "PipelineII": "449",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.015"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_12_2",
            "TripCount": "448",
            "Latency": "448",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "165",
          "AVAIL_FF": "7500",
          "UTIL_FF": "2",
          "LUT": "588",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "15",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sha224Accel_Pipeline_VITIS_LOOP_23_3": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.015"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_23_3",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "166",
          "AVAIL_FF": "7500",
          "UTIL_FF": "2",
          "LUT": "582",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "15",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sha224Accel_Pipeline_VITIS_LOOP_35_4": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.894"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_35_4",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "19",
          "AVAIL_FF": "7500",
          "UTIL_FF": "~0",
          "LUT": "120",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sha224Accel_Pipeline_VITIS_LOOP_43_5": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.713"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_5",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "7500",
          "UTIL_FF": "~0",
          "LUT": "324",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_7_1": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.540"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_7_1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "13",
          "AVAIL_FF": "7500",
          "UTIL_FF": "~0",
          "LUT": "65",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_10_2": {
        "Latency": {
          "LatencyBest": "99",
          "LatencyAvg": "99",
          "LatencyWorst": "99",
          "PipelineII": "98",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.329"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_10_2",
            "TripCount": "48",
            "Latency": "97",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "129",
          "AVAIL_FF": "7500",
          "UTIL_FF": "1",
          "LUT": "408",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "10",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_22_1": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.155"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_22_1",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "7500",
          "UTIL_FF": "~0",
          "LUT": "64",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_25_2": {
        "Latency": {
          "LatencyBest": "132",
          "LatencyAvg": "132",
          "LatencyWorst": "132",
          "PipelineII": "130",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.547"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_25_2",
            "TripCount": "64",
            "Latency": "130",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "10",
          "FF": "399",
          "AVAIL_FF": "7500",
          "UTIL_FF": "5",
          "LUT": "801",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "21",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "chunkProcessor_Pipeline_VITIS_LOOP_32_4": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.683"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_32_4",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "7500",
          "UTIL_FF": "~0",
          "LUT": "103",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "chunkProcessor": {
        "Latency": {
          "LatencyBest": "272",
          "LatencyAvg": "272",
          "LatencyWorst": "272",
          "PipelineII": "272",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.547"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "50",
          "FF": "902",
          "AVAIL_FF": "7500",
          "UTIL_FF": "12",
          "LUT": "1816",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "48",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0"
        }
      },
      "sha224Accel_Pipeline_VITIS_LOOP_49_7": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "9",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.155"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_49_7",
            "TripCount": "8",
            "Latency": "8",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "11",
          "AVAIL_FF": "7500",
          "UTIL_FF": "~0",
          "LUT": "64",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sha224Accel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.547"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_10_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "826"
          }],
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "10",
          "UTIL_BRAM": "50",
          "FF": "1938",
          "AVAIL_FF": "7500",
          "UTIL_FF": "25",
          "LUT": "6692",
          "AVAIL_LUT": "3750",
          "UTIL_LUT": "178",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "10",
          "UTIL_DSP": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-07-22 20:45:33 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
