<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\95_MSXgoauld_tn20k\impl\gwsynthesis\Z80_goauld.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\95_MSXgoauld_tn20k\tang9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\datos\proyectos\43_Tang_Nano_20k\95_MSXgoauld_tn20k\Z80_goauld.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Aug 21 13:50:54 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>20458</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>12130</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>56</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>12</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>35</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock_reset</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>bus_reset_n </td>
</tr>
<tr>
<td>clock_audio</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>vdp4/clk_audio </td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>VideoDLClk </td>
</tr>
<tr>
<td>clock_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>ex_clk_27m </td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Base</td>
<td>277.778</td>
<td>3.600
<td>0.000</td>
<td>138.889</td>
<td></td>
<td></td>
<td>psg1/env_reset </td>
</tr>
<tr>
<td>clock_108m</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>ex_clk_27m </td>
<td>clock_27m</td>
<td>clk_108m </td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>4.630</td>
<td>0.000</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clk_main/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock_audio</td>
<td>3.600(MHz)</td>
<td>476.917(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_27m</td>
<td>27.000(MHz)</td>
<td>70.493(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clock_env_reset</td>
<td>3.600(MHz)</td>
<td>358.869(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clock_108m</td>
<td>108.000(MHz)</td>
<td style="color: #FF0000;" class = "error">87.129(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clock_reset!</h4>
<h4>No timing paths to get frequency of clock_VideoDLClk!</h4>
<h4>No timing paths to get frequency of clk_main/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_audio</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_audio</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_VideoDLClk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_env_reset</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_108m</td>
<td>Setup</td>
<td>-4.673</td>
<td>8</td>
</tr>
<tr>
<td>clock_108m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_main/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 200 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.329</td>
<td>cpu1/RD_s0/Q</td>
<td>vdp4/io_state_r_s9/D</td>
<td>clock_108m:[F]</td>
<td>clock_27m:[R]</td>
<td>4.630</td>
<td>-1.634</td>
<td>8.523</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.218</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>state_demux_s3/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>11.442</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.730</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>state_iso_1_s5/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>5.307</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.607</td>
<td>cpu1/RD_s0/Q</td>
<td>ex_bus_rd_n_ff_s1/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>5.183</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.623</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/cart_ena_ff_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.847</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.267</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>state_iso_0_s3/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>4.844</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.076</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[1]_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.300</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.076</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[1]_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.300</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.076</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[1]_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.300</td>
</tr>
<tr>
<td>10</td>
<td>0.052</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[2]_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.172</td>
</tr>
<tr>
<td>11</td>
<td>0.056</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[2]_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.168</td>
</tr>
<tr>
<td>12</td>
<td>0.067</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[0]_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.157</td>
</tr>
<tr>
<td>13</td>
<td>0.067</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[0]_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.157</td>
</tr>
<tr>
<td>14</td>
<td>0.067</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[0]_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.157</td>
</tr>
<tr>
<td>15</td>
<td>0.069</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[2]_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.156</td>
</tr>
<tr>
<td>16</td>
<td>0.069</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[2]_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.156</td>
</tr>
<tr>
<td>17</td>
<td>0.070</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[3]_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.154</td>
</tr>
<tr>
<td>18</td>
<td>0.070</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[3]_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.154</td>
</tr>
<tr>
<td>19</td>
<td>0.070</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[3]_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.154</td>
</tr>
<tr>
<td>20</td>
<td>0.070</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[3]_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.154</td>
</tr>
<tr>
<td>21</td>
<td>0.087</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[2]_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.137</td>
</tr>
<tr>
<td>22</td>
<td>0.087</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[2]_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.137</td>
</tr>
<tr>
<td>23</td>
<td>0.098</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[3]_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.126</td>
</tr>
<tr>
<td>24</td>
<td>0.098</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[3]_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.126</td>
</tr>
<tr>
<td>25</td>
<td>0.098</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[1]_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.126</td>
</tr>
<tr>
<td>26</td>
<td>0.098</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[1]_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.126</td>
</tr>
<tr>
<td>27</td>
<td>0.098</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[1]_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.126</td>
</tr>
<tr>
<td>28</td>
<td>0.098</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[0]_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.126</td>
</tr>
<tr>
<td>29</td>
<td>0.098</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[0]_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.126</td>
</tr>
<tr>
<td>30</td>
<td>0.098</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/ff_memreg[0]_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>9.126</td>
</tr>
<tr>
<td>31</td>
<td>0.476</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>vdp4/cs_latch_1_s0/RESET</td>
<td>clock_108m:[F]</td>
<td>clock_27m:[R]</td>
<td>4.630</td>
<td>-1.634</td>
<td>5.718</td>
</tr>
<tr>
<td>32</td>
<td>0.672</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>vdp4/cs_latch_0_s0/RESET</td>
<td>clock_108m:[F]</td>
<td>clock_27m:[R]</td>
<td>4.630</td>
<td>-1.634</td>
<td>5.522</td>
</tr>
<tr>
<td>33</td>
<td>0.790</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>vdp4/CpuReq_s0/D</td>
<td>clock_108m:[F]</td>
<td>clock_27m:[R]</td>
<td>4.630</td>
<td>-1.634</td>
<td>5.404</td>
</tr>
<tr>
<td>34</td>
<td>0.790</td>
<td>cpu1/IORQ_n_i_s0/Q</td>
<td>vdp4/CpuWrt_s0/D</td>
<td>clock_108m:[F]</td>
<td>clock_27m:[R]</td>
<td>4.630</td>
<td>-1.634</td>
<td>5.404</td>
</tr>
<tr>
<td>35</td>
<td>1.011</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>megaram1/cart_ena_ff_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>8.213</td>
</tr>
<tr>
<td>36</td>
<td>1.035</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/Q</td>
<td>cpu1/u0/IR_2_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>6.501</td>
</tr>
<tr>
<td>37</td>
<td>1.354</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuAdr_0_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>9.488</td>
</tr>
<tr>
<td>38</td>
<td>1.605</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_0_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.567</td>
</tr>
<tr>
<td>39</td>
<td>1.605</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_7_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.567</td>
</tr>
<tr>
<td>40</td>
<td>1.605</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_6_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.567</td>
</tr>
<tr>
<td>41</td>
<td>1.647</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_5_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.526</td>
</tr>
<tr>
<td>42</td>
<td>1.813</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.411</td>
</tr>
<tr>
<td>43</td>
<td>1.818</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_3_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.354</td>
</tr>
<tr>
<td>44</td>
<td>1.821</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_1_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.352</td>
</tr>
<tr>
<td>45</td>
<td>1.821</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_2_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.351</td>
</tr>
<tr>
<td>46</td>
<td>1.847</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_5_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.325</td>
</tr>
<tr>
<td>47</td>
<td>1.847</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_3_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.325</td>
</tr>
<tr>
<td>48</td>
<td>1.882</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_4_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.290</td>
</tr>
<tr>
<td>49</td>
<td>2.030</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_1_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.142</td>
</tr>
<tr>
<td>50</td>
<td>2.030</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_7_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.142</td>
</tr>
<tr>
<td>51</td>
<td>2.066</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_2_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>7.107</td>
</tr>
<tr>
<td>52</td>
<td>2.146</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_inc_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>5.284</td>
</tr>
<tr>
<td>53</td>
<td>2.162</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_inc_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>5.268</td>
</tr>
<tr>
<td>54</td>
<td>2.168</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/Q</td>
<td>cpu1/u0/IR_4_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>5.368</td>
</tr>
<tr>
<td>55</td>
<td>2.206</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/Q</td>
<td>cpu1/u0/IR_1_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>5.331</td>
</tr>
<tr>
<td>56</td>
<td>1.106</td>
<td>cpu1/RD_s0/Q</td>
<td>megaram1/ff_ram_ena_s0/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>3.470</td>
</tr>
<tr>
<td>57</td>
<td>2.249</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_4_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.923</td>
</tr>
<tr>
<td>58</td>
<td>2.281</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_1_0_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.891</td>
</tr>
<tr>
<td>59</td>
<td>2.284</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>bios1/mem_r_mem_r_0_6_s/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>6.888</td>
</tr>
<tr>
<td>60</td>
<td>2.311</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/Q</td>
<td>cpu1/u0/IR_6_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>5.226</td>
</tr>
<tr>
<td>61</td>
<td>2.528</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/Q</td>
<td>cpu1/u0/IR_7_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>5.008</td>
</tr>
<tr>
<td>62</td>
<td>2.681</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/Q</td>
<td>cpu1/u0/IR_3_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.856</td>
</tr>
<tr>
<td>63</td>
<td>2.990</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/Q</td>
<td>cpu1/u0/IR_5_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.547</td>
</tr>
<tr>
<td>64</td>
<td>3.094</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_hold_s0/CE</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>4.336</td>
</tr>
<tr>
<td>65</td>
<td>3.235</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/Q</td>
<td>cpu1/u0/IR_0_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>4.302</td>
</tr>
<tr>
<td>66</td>
<td>3.357</td>
<td>cpu1/u0/IStatus_0_s15/DO[8]</td>
<td>vdp4/CpuAdr_1_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>9.259</td>
<td>-1.652</td>
<td>7.485</td>
</tr>
<tr>
<td>67</td>
<td>3.472</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_hold_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>3.958</td>
</tr>
<tr>
<td>68</td>
<td>3.545</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_4_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>3.885</td>
</tr>
<tr>
<td>69</td>
<td>3.545</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_4_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>3.885</td>
</tr>
<tr>
<td>70</td>
<td>3.550</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_3_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>3.880</td>
</tr>
<tr>
<td>71</td>
<td>3.566</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_3_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>3.864</td>
</tr>
<tr>
<td>72</td>
<td>3.649</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_1_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>3.781</td>
</tr>
<tr>
<td>73</td>
<td>3.895</td>
<td>memory_ctrl/vram/busy_s4/Q</td>
<td>memory_ctrl/vram/u_sdram/ff_busy_s2/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.329</td>
</tr>
<tr>
<td>74</td>
<td>4.054</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_2_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>3.377</td>
</tr>
<tr>
<td>75</td>
<td>4.059</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_3_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>3.371</td>
</tr>
<tr>
<td>76</td>
<td>4.063</td>
<td>cpu1/u0/DO_2_s0/Q</td>
<td>megaram1/ff_scc_ram_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.161</td>
</tr>
<tr>
<td>77</td>
<td>4.106</td>
<td>vdp4/u_v9958/n1460_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.431</td>
</tr>
<tr>
<td>78</td>
<td>4.110</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_0_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>3.320</td>
</tr>
<tr>
<td>79</td>
<td>4.111</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_6_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>3.319</td>
</tr>
<tr>
<td>80</td>
<td>4.111</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_7_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>3.319</td>
</tr>
<tr>
<td>81</td>
<td>4.123</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_2_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>3.307</td>
</tr>
<tr>
<td>82</td>
<td>4.123</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_2_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>3.307</td>
</tr>
<tr>
<td>83</td>
<td>4.133</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.404</td>
</tr>
<tr>
<td>84</td>
<td>4.160</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_5_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>3.270</td>
</tr>
<tr>
<td>85</td>
<td>4.183</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.041</td>
</tr>
<tr>
<td>86</td>
<td>4.200</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/dac_amp_4_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>3.230</td>
</tr>
<tr>
<td>87</td>
<td>4.207</td>
<td>opll/u_mmr/u_reg/ks_II_s0/Q</td>
<td>opll/u_eg/step_III_s0/RESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>5.018</td>
</tr>
<tr>
<td>88</td>
<td>4.215</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_17_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.867</td>
</tr>
<tr>
<td>89</td>
<td>4.258</td>
<td>vdp4/u_v9958/n1466_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_24_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.279</td>
</tr>
<tr>
<td>90</td>
<td>4.273</td>
<td>vdp4/u_v9958/n1529_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.264</td>
</tr>
<tr>
<td>91</td>
<td>4.273</td>
<td>vdp4/u_v9958/n1529_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.264</td>
</tr>
<tr>
<td>92</td>
<td>4.294</td>
<td>vdp4/u_v9958/n1464_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_26_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.243</td>
</tr>
<tr>
<td>93</td>
<td>4.305</td>
<td>vdp4/u_v9958/n1460_s0/Q</td>
<td>memory_ctrl/vram/MemDin_14_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.232</td>
</tr>
<tr>
<td>94</td>
<td>4.312</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.912</td>
</tr>
<tr>
<td>95</td>
<td>4.312</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.912</td>
</tr>
<tr>
<td>96</td>
<td>4.312</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.912</td>
</tr>
<tr>
<td>97</td>
<td>4.322</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.903</td>
</tr>
<tr>
<td>98</td>
<td>4.332</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/off_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.205</td>
</tr>
<tr>
<td>99</td>
<td>4.346</td>
<td>vdp4/u_v9958/n1529_s1/Q</td>
<td>memory_ctrl/vram/MemDin_9_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.191</td>
</tr>
<tr>
<td>100</td>
<td>4.346</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.878</td>
</tr>
<tr>
<td>101</td>
<td>4.346</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.878</td>
</tr>
<tr>
<td>102</td>
<td>4.349</td>
<td>vdp4/u_v9958/n1466_s0/Q</td>
<td>memory_ctrl/vram/MemDin_8_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.188</td>
</tr>
<tr>
<td>103</td>
<td>4.354</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_9_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.727</td>
</tr>
<tr>
<td>104</td>
<td>4.361</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_8_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.720</td>
</tr>
<tr>
<td>105</td>
<td>4.364</td>
<td>vdp4/u_v9958/n1529_s1/Q</td>
<td>memory_ctrl/vram/MemDin_11_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.173</td>
</tr>
<tr>
<td>106</td>
<td>4.364</td>
<td>vdp4/u_v9958/n1529_s1/Q</td>
<td>memory_ctrl/vram/MemDin_12_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.173</td>
</tr>
<tr>
<td>107</td>
<td>4.375</td>
<td>vdp4/u_v9958/IRAMADR_10_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.162</td>
</tr>
<tr>
<td>108</td>
<td>4.385</td>
<td>vdp4/u_v9958/n1464_s0/Q</td>
<td>memory_ctrl/vram/MemDin_10_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.152</td>
</tr>
<tr>
<td>109</td>
<td>4.396</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.685</td>
</tr>
<tr>
<td>110</td>
<td>4.396</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.685</td>
</tr>
<tr>
<td>111</td>
<td>4.396</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.685</td>
</tr>
<tr>
<td>112</td>
<td>4.396</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.685</td>
</tr>
<tr>
<td>113</td>
<td>4.396</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.685</td>
</tr>
<tr>
<td>114</td>
<td>4.396</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.685</td>
</tr>
<tr>
<td>115</td>
<td>4.396</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.685</td>
</tr>
<tr>
<td>116</td>
<td>4.396</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.685</td>
</tr>
<tr>
<td>117</td>
<td>4.398</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_16_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.683</td>
</tr>
<tr>
<td>118</td>
<td>4.402</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.679</td>
</tr>
<tr>
<td>119</td>
<td>4.402</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.679</td>
</tr>
<tr>
<td>120</td>
<td>4.402</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.679</td>
</tr>
<tr>
<td>121</td>
<td>4.402</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_17_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.679</td>
</tr>
<tr>
<td>122</td>
<td>4.402</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_20_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.679</td>
</tr>
<tr>
<td>123</td>
<td>4.417</td>
<td>vdp4/u_v9958/U_INTERRUPT/FF_HSYNC_INT_N_s1/Q</td>
<td>cpu1/u0/INT_s_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.120</td>
</tr>
<tr>
<td>124</td>
<td>4.424</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.112</td>
</tr>
<tr>
<td>125</td>
<td>4.424</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.112</td>
</tr>
<tr>
<td>126</td>
<td>4.430</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.107</td>
</tr>
<tr>
<td>127</td>
<td>4.440</td>
<td>vdp4/u_v9958/IRAMADR_7_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.097</td>
</tr>
<tr>
<td>128</td>
<td>4.460</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.621</td>
</tr>
<tr>
<td>129</td>
<td>4.460</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.621</td>
</tr>
<tr>
<td>130</td>
<td>4.460</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.621</td>
</tr>
<tr>
<td>131</td>
<td>4.460</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_13_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.621</td>
</tr>
<tr>
<td>132</td>
<td>4.481</td>
<td>vdp4/u_v9958/IRAMADR_4_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.056</td>
</tr>
<tr>
<td>133</td>
<td>4.505</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.719</td>
</tr>
<tr>
<td>134</td>
<td>4.524</td>
<td>vdp4/u_v9958/n1529_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_25_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.012</td>
</tr>
<tr>
<td>135</td>
<td>4.530</td>
<td>vdp4/u_v9958/n1529_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.007</td>
</tr>
<tr>
<td>136</td>
<td>4.530</td>
<td>vdp4/u_v9958/n1529_s1/Q</td>
<td>memory_ctrl/vram/MemDin_13_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.007</td>
</tr>
<tr>
<td>137</td>
<td>4.530</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.694</td>
</tr>
<tr>
<td>138</td>
<td>4.530</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_8_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.694</td>
</tr>
<tr>
<td>139</td>
<td>4.534</td>
<td>vdp4/u_v9958/IRAMADR_9_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>3.003</td>
</tr>
<tr>
<td>140</td>
<td>4.537</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.544</td>
</tr>
<tr>
<td>141</td>
<td>4.537</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.544</td>
</tr>
<tr>
<td>142</td>
<td>4.537</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_15_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.544</td>
</tr>
<tr>
<td>143</td>
<td>4.537</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_15_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.544</td>
</tr>
<tr>
<td>144</td>
<td>4.549</td>
<td>vdp4/u_v9958/IRAMADR_11_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.988</td>
</tr>
<tr>
<td>145</td>
<td>4.554</td>
<td>vdp4/u_v9958/IRAMADR_14_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.983</td>
</tr>
<tr>
<td>146</td>
<td>4.556</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_1_s1/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>2.874</td>
</tr>
<tr>
<td>147</td>
<td>4.556</td>
<td>psg1/env_vol_4_s4/Q</td>
<td>psg1/env_vol_1_s0/D</td>
<td>clock_env_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.759</td>
<td>2.874</td>
</tr>
<tr>
<td>148</td>
<td>4.580</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.501</td>
</tr>
<tr>
<td>149</td>
<td>4.580</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_21_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.501</td>
</tr>
<tr>
<td>150</td>
<td>4.580</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.501</td>
</tr>
<tr>
<td>151</td>
<td>4.580</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_21_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.501</td>
</tr>
<tr>
<td>152</td>
<td>4.583</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_17_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.498</td>
</tr>
<tr>
<td>153</td>
<td>4.583</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_17_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.498</td>
</tr>
<tr>
<td>154</td>
<td>4.583</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_17_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.498</td>
</tr>
<tr>
<td>155</td>
<td>4.586</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.496</td>
</tr>
<tr>
<td>156</td>
<td>4.586</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.496</td>
</tr>
<tr>
<td>157</td>
<td>4.587</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_23_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.494</td>
</tr>
<tr>
<td>158</td>
<td>4.587</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_8_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.494</td>
</tr>
<tr>
<td>159</td>
<td>4.587</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.494</td>
</tr>
<tr>
<td>160</td>
<td>4.587</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_23_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.494</td>
</tr>
<tr>
<td>161</td>
<td>4.587</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_8_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.494</td>
</tr>
<tr>
<td>162</td>
<td>4.587</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_8_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.494</td>
</tr>
<tr>
<td>163</td>
<td>4.587</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_9_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.494</td>
</tr>
<tr>
<td>164</td>
<td>4.587</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_23_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.494</td>
</tr>
<tr>
<td>165</td>
<td>4.587</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_9_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.494</td>
</tr>
<tr>
<td>166</td>
<td>4.587</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_8_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.494</td>
</tr>
<tr>
<td>167</td>
<td>4.587</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_9_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.494</td>
</tr>
<tr>
<td>168</td>
<td>4.589</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.492</td>
</tr>
<tr>
<td>169</td>
<td>4.589</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_16_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.492</td>
</tr>
<tr>
<td>170</td>
<td>4.589</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.492</td>
</tr>
<tr>
<td>171</td>
<td>4.589</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_16_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.492</td>
</tr>
<tr>
<td>172</td>
<td>4.589</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.492</td>
</tr>
<tr>
<td>173</td>
<td>4.589</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_21_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.492</td>
</tr>
<tr>
<td>174</td>
<td>4.589</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_11_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.492</td>
</tr>
<tr>
<td>175</td>
<td>4.589</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.492</td>
</tr>
<tr>
<td>176</td>
<td>4.589</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_16_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.492</td>
</tr>
<tr>
<td>177</td>
<td>4.589</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.492</td>
</tr>
<tr>
<td>178</td>
<td>4.589</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_21_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.492</td>
</tr>
<tr>
<td>179</td>
<td>4.589</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_11_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.492</td>
</tr>
<tr>
<td>180</td>
<td>4.593</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_16_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.488</td>
</tr>
<tr>
<td>181</td>
<td>4.593</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_17_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.488</td>
</tr>
<tr>
<td>182</td>
<td>4.593</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_16_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.488</td>
</tr>
<tr>
<td>183</td>
<td>4.593</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_17_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.488</td>
</tr>
<tr>
<td>184</td>
<td>4.608</td>
<td>vdp4/u_v9958/n1529_s1/Q</td>
<td>memory_ctrl/vram/MemDin_15_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.929</td>
</tr>
<tr>
<td>185</td>
<td>4.609</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.473</td>
</tr>
<tr>
<td>186</td>
<td>4.609</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.473</td>
</tr>
<tr>
<td>187</td>
<td>4.611</td>
<td>vdp4/u_v9958/IRAMADR_5_s1/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/D</td>
<td>clock_27m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>1.652</td>
<td>2.926</td>
</tr>
<tr>
<td>188</td>
<td>4.612</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.469</td>
</tr>
<tr>
<td>189</td>
<td>4.612</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_20_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.469</td>
</tr>
<tr>
<td>190</td>
<td>4.625</td>
<td>memory_ctrl/vram/busy_s4/Q</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CE</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>0.000</td>
<td>4.600</td>
</tr>
<tr>
<td>191</td>
<td>4.644</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.438</td>
</tr>
<tr>
<td>192</td>
<td>4.644</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.438</td>
</tr>
<tr>
<td>193</td>
<td>4.644</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.438</td>
</tr>
<tr>
<td>194</td>
<td>4.644</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.438</td>
</tr>
<tr>
<td>195</td>
<td>4.647</td>
<td>vdp4/reset_n_w_s0/I0</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMCC_IN_s0/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.435</td>
</tr>
<tr>
<td>196</td>
<td>4.647</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.434</td>
</tr>
<tr>
<td>197</td>
<td>4.647</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.434</td>
</tr>
<tr>
<td>198</td>
<td>4.647</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.434</td>
</tr>
<tr>
<td>199</td>
<td>4.647</td>
<td>vdp4/hdmi_reset_s2/I1</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0/CE</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>6.434</td>
</tr>
<tr>
<td>200</td>
<td>2.901</td>
<td>cpu1/WR_n_i_s0/Q</td>
<td>ex_bus_wr_n_ff_s1/D</td>
<td>clock_108m:[F]</td>
<td>clock_108m:[R]</td>
<td>4.630</td>
<td>0.018</td>
<td>1.676</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.239</td>
<td>vdp4/audioclkd/n126_s0/I0</td>
<td>vdp4/audioclkd/clkd_s0/D</td>
<td>clock_audio:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>0.346</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.656</td>
<td>audio_sample_6_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[2]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.746</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.641</td>
<td>audio_sample_1_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.641</td>
<td>audio_sample_4_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[0]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.641</td>
<td>audio_sample_3_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.641</td>
<td>audio_sample_2_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[2]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.641</td>
<td>audio_sample_0_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s4/DI[0]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.534</td>
<td>audio_sample_12_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/DI[0]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.868</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.519</td>
<td>audio_sample_15_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.883</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.519</td>
<td>audio_sample_14_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/DI[2]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.883</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.519</td>
<td>audio_sample_13_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s10/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.883</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.519</td>
<td>audio_sample_9_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.883</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.519</td>
<td>audio_sample_8_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[0]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.883</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.519</td>
<td>audio_sample_5_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[1]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.883</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.504</td>
<td>audio_sample_7_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s6/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.898</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.492</td>
<td>audio_sample_10_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[2]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.910</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.477</td>
<td>audio_sample_11_s0/Q</td>
<td>vdp4/audio_sample_word0[1]_0_s8/DI[3]</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>0.925</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.470</td>
<td>memory_ctrl/vram/data_4_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_4_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>-0.000</td>
<td>-1.464</td>
<td>1.040</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.423</td>
<td>memory_ctrl/vram/data_15_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_15_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>-0.000</td>
<td>-1.166</td>
<td>0.789</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.316</td>
<td>memory_ctrl/vram/data_9_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_9_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>-0.000</td>
<td>-1.173</td>
<td>0.903</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.316</td>
<td>memory_ctrl/vram/data_12_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_12_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>-0.000</td>
<td>-1.173</td>
<td>0.903</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.216</td>
<td>cpu1/u0/DO_3_s0/Q</td>
<td>vdp4/CpuDbo_3_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.185</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.184</td>
<td>memory_ctrl/vram/data_8_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_8_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>-0.000</td>
<td>-1.173</td>
<td>1.035</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.179</td>
<td>memory_ctrl/vram/data_10_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_10_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>-0.000</td>
<td>-1.173</td>
<td>1.040</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.172</td>
<td>memory_ctrl/vram/data_14_s0/Q</td>
<td>memory_ctrl/vdp_dout_ff_14_s0/D</td>
<td>clock_108m:[R]</td>
<td>clock_VideoDLClk:[F]</td>
<td>-0.000</td>
<td>-1.166</td>
<td>1.040</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.942</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-2.033</td>
<td>4.638</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.942</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-2.033</td>
<td>4.638</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.942</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.852</td>
<td>-2.033</td>
<td>4.638</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.934</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-2.039</td>
<td>4.638</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.934</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-2.039</td>
<td>4.638</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.934</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[F]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.851</td>
<td>-2.039</td>
<td>4.638</td>
</tr>
<tr>
<td>7</td>
<td>5.502</td>
<td>n164_s2/I0</td>
<td>megaram1/mega1/SccCh/add_816_s3/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.921</td>
</tr>
<tr>
<td>8</td>
<td>5.511</td>
<td>n164_s2/I0</td>
<td>megaram1/ff_scc_ram_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.921</td>
</tr>
<tr>
<td>9</td>
<td>5.511</td>
<td>n164_s2/I0</td>
<td>megaram1/ff_ram_ena_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.921</td>
</tr>
<tr>
<td>10</td>
<td>5.511</td>
<td>n164_s2/I0</td>
<td>megaram1/ff_memreg[3]_0_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.921</td>
</tr>
<tr>
<td>11</td>
<td>5.511</td>
<td>n164_s2/I0</td>
<td>megaram1/ff_memreg[3]_1_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.921</td>
</tr>
<tr>
<td>12</td>
<td>5.511</td>
<td>n164_s2/I0</td>
<td>megaram1/ff_memreg[3]_2_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.921</td>
</tr>
<tr>
<td>13</td>
<td>5.511</td>
<td>n164_s2/I0</td>
<td>megaram1/ff_memreg[3]_3_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.921</td>
</tr>
<tr>
<td>14</td>
<td>5.511</td>
<td>n164_s2/I0</td>
<td>megaram1/ff_memreg[3]_4_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.921</td>
</tr>
<tr>
<td>15</td>
<td>5.511</td>
<td>n164_s2/I0</td>
<td>megaram1/ff_memreg[3]_5_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.921</td>
</tr>
<tr>
<td>16</td>
<td>5.511</td>
<td>n164_s2/I0</td>
<td>megaram1/ff_memreg[2]_0_s0/PRESET</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.921</td>
</tr>
<tr>
<td>17</td>
<td>5.511</td>
<td>n164_s2/I0</td>
<td>megaram1/ff_memreg[2]_1_s0/CLEAR</td>
<td>clock_reset:[F]</td>
<td>clock_108m:[R]</td>
<td>9.259</td>
<td>-0.243</td>
<td>3.921</td>
</tr>
<tr>
<td>18</td>
<td>3.025</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/WR_n_i_s0/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>1.588</td>
</tr>
<tr>
<td>19</td>
<td>3.025</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/MREQ_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>1.588</td>
</tr>
<tr>
<td>20</td>
<td>3.025</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/IORQ_n_i_s0/PRESET</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>1.588</td>
</tr>
<tr>
<td>21</td>
<td>3.025</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/RD_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>1.588</td>
</tr>
<tr>
<td>22</td>
<td>3.025</td>
<td>cpu1/Reset_s_s0/Q</td>
<td>cpu1/MReq_Inhibit_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_108m:[F]</td>
<td>4.630</td>
<td>-0.018</td>
<td>1.588</td>
</tr>
<tr>
<td>23</td>
<td>6.325</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>4.638</td>
</tr>
<tr>
<td>24</td>
<td>6.325</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>4.638</td>
</tr>
<tr>
<td>25</td>
<td>6.325</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[F]</td>
<td>clock_27m:[R]</td>
<td>9.256</td>
<td>-1.896</td>
<td>4.638</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.112</td>
<td>memory_ctrl/vram/fail_s0/Q</td>
<td>rst_seq_0_s3/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.289</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.112</td>
<td>memory_ctrl/vram/fail_s0/Q</td>
<td>rst_seq_1_s1/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.289</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.112</td>
<td>memory_ctrl/vram/fail_s0/Q</td>
<td>reset3_n_ff_s0/CLEAR</td>
<td>clock_108m:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.355</td>
<td>1.289</td>
</tr>
<tr>
<td>4</td>
<td>0.752</td>
<td>psg1/n1930_s0/I0</td>
<td>psg1/env_vol_4_s4/CLEAR</td>
<td>clock_env_reset:[F]</td>
<td>clock_env_reset:[F]</td>
<td>0.000</td>
<td>-1.380</td>
<td>2.143</td>
</tr>
<tr>
<td>5</td>
<td>0.795</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-2.008</td>
<td>2.989</td>
</tr>
<tr>
<td>6</td>
<td>0.795</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-2.008</td>
<td>2.989</td>
</tr>
<tr>
<td>7</td>
<td>0.795</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.001</td>
<td>-2.008</td>
<td>2.989</td>
</tr>
<tr>
<td>8</td>
<td>0.798</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.003</td>
<td>2.989</td>
</tr>
<tr>
<td>9</td>
<td>0.798</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.003</td>
<td>2.989</td>
</tr>
<tr>
<td>10</td>
<td>0.798</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[R]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.003</td>
<td>2.989</td>
</tr>
<tr>
<td>11</td>
<td>0.898</td>
<td>psg1/n1908_s0/I1</td>
<td>psg1/env_inc_s4/CLEAR</td>
<td>clock_env_reset:[F]</td>
<td>clock_env_reset:[F]</td>
<td>0.000</td>
<td>-1.380</td>
<td>2.289</td>
</tr>
<tr>
<td>12</td>
<td>0.989</td>
<td>n164_s2/I0</td>
<td>counter_reset_0_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.574</td>
</tr>
<tr>
<td>13</td>
<td>0.989</td>
<td>n164_s2/I0</td>
<td>counter_reset_1_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.574</td>
</tr>
<tr>
<td>14</td>
<td>0.989</td>
<td>n164_s2/I0</td>
<td>counter_reset_2_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.574</td>
</tr>
<tr>
<td>15</td>
<td>0.989</td>
<td>n164_s2/I0</td>
<td>counter_reset_3_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.574</td>
</tr>
<tr>
<td>16</td>
<td>0.989</td>
<td>n164_s2/I0</td>
<td>counter_reset_4_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.574</td>
</tr>
<tr>
<td>17</td>
<td>0.989</td>
<td>n164_s2/I0</td>
<td>counter_reset_5_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.574</td>
</tr>
<tr>
<td>18</td>
<td>0.989</td>
<td>n164_s2/I0</td>
<td>counter_reset_6_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.574</td>
</tr>
<tr>
<td>19</td>
<td>0.989</td>
<td>n164_s2/I0</td>
<td>counter_reset_7_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.574</td>
</tr>
<tr>
<td>20</td>
<td>0.989</td>
<td>n164_s2/I0</td>
<td>counter_reset_8_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.574</td>
</tr>
<tr>
<td>21</td>
<td>0.989</td>
<td>n164_s2/I0</td>
<td>counter_reset_9_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.574</td>
</tr>
<tr>
<td>22</td>
<td>0.989</td>
<td>n164_s2/I0</td>
<td>counter_reset_10_s0/CLEAR</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.574</td>
</tr>
<tr>
<td>23</td>
<td>1.261</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer2/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.989</td>
</tr>
<tr>
<td>24</td>
<td>1.261</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer1/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.989</td>
</tr>
<tr>
<td>25</td>
<td>1.261</td>
<td>vdp4/reset_w_s2/I0</td>
<td>vdp4/serializer/gwSer0/RESET</td>
<td>clock_reset:[R]</td>
<td>clock_27m:[R]</td>
<td>0.000</td>
<td>-1.539</td>
<td>2.989</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>cpu1/u0/A_i_14_s427</td>
</tr>
<tr>
<td>3</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>psg1/audio_mix_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_block[0]_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_vol[6]_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_pg/keycode_II_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_pg/u_noise/poly_15_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_pg/u_noise/poly_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_eg/base_rate_II_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.553</td>
<td>4.553</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clock_108m</td>
<td>opll/u_eg/rate_in_III_4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 200 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/io_state_r_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.669</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[1][B]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>32.901</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R42C4[1][B]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>35.230</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>megaram1/n51_s2/I1</td>
</tr>
<tr>
<td>35.601</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n51_s2/F</td>
</tr>
<tr>
<td>37.657</td>
<td>2.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>vdp4/io_state_r_s7/I0</td>
</tr>
<tr>
<td>38.028</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">vdp4/io_state_r_s7/F</td>
</tr>
<tr>
<td>38.883</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C29[0][A]</td>
<td>vdp4/io_state_r_s8/I2</td>
</tr>
<tr>
<td>39.400</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C29[0][A]</td>
<td style=" background: #97FFFF;">vdp4/io_state_r_s8/F</td>
</tr>
<tr>
<td>40.355</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C42[2][A]</td>
<td>vdp4/io_state_r_s10/I1</td>
</tr>
<tr>
<td>40.726</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C42[2][A]</td>
<td style=" background: #97FFFF;">vdp4/io_state_r_s10/F</td>
</tr>
<tr>
<td>40.730</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C42[1][A]</td>
<td>vdp4/CpuDbo_7_s4/I0</td>
</tr>
<tr>
<td>41.192</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C42[1][A]</td>
<td style=" background: #97FFFF;">vdp4/CpuDbo_7_s4/F</td>
</tr>
<tr>
<td>41.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[1][A]</td>
<td style=" font-weight:bold;">vdp4/io_state_r_s9/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C42[1][A]</td>
<td>vdp4/io_state_r_s9/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/io_state_r_s9</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C42[1][A]</td>
<td>vdp4/io_state_r_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.092, 24.545%; route: 6.199, 72.733%; tC2Q: 0.232, 2.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_demux_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td>cpu1/u0/n1101_s3/I3</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.660</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/u0/n1101_s2/I1</td>
</tr>
<tr>
<td>5.113</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>7.160</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu1/u0/A_i_8_s7/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>9.132</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C26[1][B]</td>
<td>n142_s0/I1</td>
</tr>
<tr>
<td>9.702</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C26[1][B]</td>
<td style=" background: #97FFFF;">n142_s0/COUT</td>
</tr>
<tr>
<td>9.702</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[2][A]</td>
<td>n143_s0/CIN</td>
</tr>
<tr>
<td>9.737</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C26[2][A]</td>
<td style=" background: #97FFFF;">n143_s0/COUT</td>
</tr>
<tr>
<td>9.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C26[2][B]</td>
<td>n144_s0/CIN</td>
</tr>
<tr>
<td>9.773</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C26[2][B]</td>
<td style=" background: #97FFFF;">n144_s0/COUT</td>
</tr>
<tr>
<td>9.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[0][A]</td>
<td>n145_s0/CIN</td>
</tr>
<tr>
<td>9.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C27[0][A]</td>
<td style=" background: #97FFFF;">n145_s0/COUT</td>
</tr>
<tr>
<td>9.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td>n146_s0/CIN</td>
</tr>
<tr>
<td>9.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td style=" background: #97FFFF;">n146_s0/COUT</td>
</tr>
<tr>
<td>9.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>n147_s0/CIN</td>
</tr>
<tr>
<td>9.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" background: #97FFFF;">n147_s0/COUT</td>
</tr>
<tr>
<td>9.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td>n148_s0/CIN</td>
</tr>
<tr>
<td>9.913</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][B]</td>
<td style=" background: #97FFFF;">n148_s0/COUT</td>
</tr>
<tr>
<td>9.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td>n149_s0/CIN</td>
</tr>
<tr>
<td>9.949</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td style=" background: #97FFFF;">n149_s0/COUT</td>
</tr>
<tr>
<td>10.589</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[0][B]</td>
<td>n227_s10/I2</td>
</tr>
<tr>
<td>11.051</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C27[0][B]</td>
<td style=" background: #97FFFF;">n227_s10/F</td>
</tr>
<tr>
<td>11.224</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[1][A]</td>
<td>n227_s11/I0</td>
</tr>
<tr>
<td>11.686</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C28[1][A]</td>
<td style=" background: #97FFFF;">n227_s11/F</td>
</tr>
<tr>
<td>11.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[1][A]</td>
<td style=" font-weight:bold;">state_demux_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[1][A]</td>
<td>state_demux_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C28[1][A]</td>
<td>state_demux_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.172, 27.725%; route: 6.010, 52.523%; tC2Q: 2.260, 19.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_iso_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>7.354</td>
<td>2.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>megaram1/cart_ena_ff_s12/I2</td>
</tr>
<tr>
<td>7.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s12/F</td>
</tr>
<tr>
<td>9.186</td>
<td>1.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C23[2][B]</td>
<td>n464_s19/I1</td>
</tr>
<tr>
<td>9.648</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C23[2][B]</td>
<td style=" background: #97FFFF;">n464_s19/F</td>
</tr>
<tr>
<td>9.649</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>n464_s21/I2</td>
</tr>
<tr>
<td>10.198</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td style=" background: #97FFFF;">n464_s21/F</td>
</tr>
<tr>
<td>10.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td style=" font-weight:bold;">state_iso_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>state_iso_1_s5/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C23[0][A]</td>
<td>state_iso_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.566, 29.508%; route: 3.509, 66.120%; tC2Q: 0.232, 4.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ex_bus_rd_n_ff_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[1][B]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R42C4[1][B]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>7.452</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>megaram1/n51_s2/I1</td>
</tr>
<tr>
<td>7.823</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n51_s2/F</td>
</tr>
<tr>
<td>9.504</td>
<td>1.682</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[0][B]</td>
<td>n455_s9/I0</td>
</tr>
<tr>
<td>10.074</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C23[0][B]</td>
<td style=" background: #97FFFF;">n455_s9/F</td>
</tr>
<tr>
<td>10.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][B]</td>
<td style=" font-weight:bold;">ex_bus_rd_n_ff_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][B]</td>
<td>ex_bus_rd_n_ff_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C23[0][B]</td>
<td>ex_bus_rd_n_ff_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 18.154%; route: 4.010, 77.370%; tC2Q: 0.232, 4.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.872</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>megaram1/cart_ena_ff_s6/I3</td>
</tr>
<tr>
<td>8.427</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.200</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>9.618</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>megaram1/cart_ena_ff_s2/I0</td>
</tr>
<tr>
<td>9.945</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s2/F</td>
</tr>
<tr>
<td>10.090</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td style=" font-weight:bold;">megaram1/cart_ena_ff_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>megaram1/cart_ena_ff_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.767, 28.100%; route: 4.820, 48.949%; tC2Q: 2.260, 22.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_iso_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>7.354</td>
<td>2.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[3][B]</td>
<td>megaram1/cart_ena_ff_s12/I2</td>
</tr>
<tr>
<td>7.909</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C23[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s12/F</td>
</tr>
<tr>
<td>9.186</td>
<td>1.276</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[1][A]</td>
<td>n465_s16/I2</td>
</tr>
<tr>
<td>9.735</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C23[1][A]</td>
<td style=" background: #97FFFF;">n465_s16/F</td>
</tr>
<tr>
<td>9.735</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[1][A]</td>
<td style=" font-weight:bold;">state_iso_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[1][A]</td>
<td>state_iso_0_s3/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C23[1][A]</td>
<td>state_iso_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 22.793%; route: 3.508, 72.417%; tC2Q: 0.232, 4.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td>megaram1/n323_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n323_s1/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>megaram1/ff_memreg[1]_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>megaram1/ff_memreg[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.429%; route: 5.047, 54.271%; tC2Q: 2.260, 24.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td>megaram1/n323_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n323_s1/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[2][A]</td>
<td>megaram1/ff_memreg[1]_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C26[2][A]</td>
<td>megaram1/ff_memreg[1]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.429%; route: 5.047, 54.271%; tC2Q: 2.260, 24.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td>megaram1/n323_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n323_s1/F</td>
</tr>
<tr>
<td>9.544</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[1][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[1][B]</td>
<td>megaram1/ff_memreg[1]_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[1][B]</td>
<td>megaram1/ff_memreg[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.429%; route: 5.047, 54.271%; tC2Q: 2.260, 24.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>megaram1/n331_s1/I0</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>9.415</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[2][A]</td>
<td>megaram1/ff_memreg[2]_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C26[2][A]</td>
<td>megaram1/ff_memreg[2]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.730%; route: 4.919, 53.630%; tC2Q: 2.260, 24.641%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.056</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>megaram1/n331_s1/I0</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>9.411</td>
<td>0.373</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[0][A]</td>
<td>megaram1/ff_memreg[2]_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C26[0][A]</td>
<td>megaram1/ff_memreg[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.738%; route: 4.915, 53.611%; tC2Q: 2.260, 24.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][A]</td>
<td>megaram1/n315_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/n315_s1/F</td>
</tr>
<tr>
<td>9.401</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[0]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td>megaram1/ff_memreg[0]_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C26[2][A]</td>
<td>megaram1/ff_memreg[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.764%; route: 4.904, 53.557%; tC2Q: 2.260, 24.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][A]</td>
<td>megaram1/n315_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/n315_s1/F</td>
</tr>
<tr>
<td>9.401</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[0]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[1][A]</td>
<td>megaram1/ff_memreg[0]_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C26[1][A]</td>
<td>megaram1/ff_memreg[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.764%; route: 4.904, 53.557%; tC2Q: 2.260, 24.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[0]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][A]</td>
<td>megaram1/n315_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/n315_s1/F</td>
</tr>
<tr>
<td>9.401</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[0]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td>megaram1/ff_memreg[0]_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C26[2][B]</td>
<td>megaram1/ff_memreg[0]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.764%; route: 4.904, 53.557%; tC2Q: 2.260, 24.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>megaram1/n331_s1/I0</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>9.399</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>megaram1/ff_memreg[2]_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>megaram1/ff_memreg[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.768%; route: 4.903, 53.548%; tC2Q: 2.260, 24.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.399</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>megaram1/n331_s1/I0</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>9.399</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>megaram1/ff_memreg[2]_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C26[0][A]</td>
<td>megaram1/ff_memreg[2]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.768%; route: 4.903, 53.548%; tC2Q: 2.260, 24.684%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td>megaram1/n339_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s1/F</td>
</tr>
<tr>
<td>9.398</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>megaram1/ff_memreg[3]_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>megaram1/ff_memreg[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.771%; route: 4.901, 53.541%; tC2Q: 2.260, 24.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td>megaram1/n339_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s1/F</td>
</tr>
<tr>
<td>9.398</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>megaram1/ff_memreg[3]_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.771%; route: 4.901, 53.541%; tC2Q: 2.260, 24.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td>megaram1/n339_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s1/F</td>
</tr>
<tr>
<td>9.398</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][A]</td>
<td>megaram1/ff_memreg[3]_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C25[0][A]</td>
<td>megaram1/ff_memreg[3]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.771%; route: 4.901, 53.541%; tC2Q: 2.260, 24.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td>megaram1/n339_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s1/F</td>
</tr>
<tr>
<td>9.398</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][B]</td>
<td>megaram1/ff_memreg[3]_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C25[0][B]</td>
<td>megaram1/ff_memreg[3]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.771%; route: 4.901, 53.541%; tC2Q: 2.260, 24.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>megaram1/n331_s1/I0</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>9.380</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][B]</td>
<td>megaram1/ff_memreg[2]_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C25[0][B]</td>
<td>megaram1/ff_memreg[2]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.813%; route: 4.884, 53.452%; tC2Q: 2.260, 24.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][B]</td>
<td>megaram1/n331_s1/I0</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[3][B]</td>
<td style=" background: #97FFFF;">megaram1/n331_s1/F</td>
</tr>
<tr>
<td>9.380</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[1][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[1][B]</td>
<td>megaram1/ff_memreg[2]_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C25[1][B]</td>
<td>megaram1/ff_memreg[2]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.813%; route: 4.884, 53.452%; tC2Q: 2.260, 24.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td>megaram1/n339_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s1/F</td>
</tr>
<tr>
<td>9.369</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td>megaram1/ff_memreg[3]_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C26[0][A]</td>
<td>megaram1/ff_memreg[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.839%; route: 4.873, 53.397%; tC2Q: 2.260, 24.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][A]</td>
<td>megaram1/n339_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[2][A]</td>
<td style=" background: #97FFFF;">megaram1/n339_s1/F</td>
</tr>
<tr>
<td>9.369</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td>megaram1/ff_memreg[3]_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C26[0][B]</td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.839%; route: 4.873, 53.397%; tC2Q: 2.260, 24.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td>megaram1/n323_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n323_s1/F</td>
</tr>
<tr>
<td>9.369</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C25[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C25[1][A]</td>
<td>megaram1/ff_memreg[1]_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C25[1][A]</td>
<td>megaram1/ff_memreg[1]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.839%; route: 4.873, 53.397%; tC2Q: 2.260, 24.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path26</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td>megaram1/n323_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n323_s1/F</td>
</tr>
<tr>
<td>9.369</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[2][A]</td>
<td>megaram1/ff_memreg[1]_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C25[2][A]</td>
<td>megaram1/ff_memreg[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.839%; route: 4.873, 53.397%; tC2Q: 2.260, 24.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path27</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[1]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[2][B]</td>
<td>megaram1/n323_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n323_s1/F</td>
</tr>
<tr>
<td>9.369</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[1]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[1][B]</td>
<td>megaram1/ff_memreg[1]_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C25[1][B]</td>
<td>megaram1/ff_memreg[1]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.839%; route: 4.873, 53.397%; tC2Q: 2.260, 24.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path28</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[0]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][A]</td>
<td>megaram1/n315_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/n315_s1/F</td>
</tr>
<tr>
<td>9.369</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C25[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[0]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C25[2][A]</td>
<td>megaram1/ff_memreg[0]_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C25[2][A]</td>
<td>megaram1/ff_memreg[0]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.839%; route: 4.873, 53.397%; tC2Q: 2.260, 24.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path29</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][A]</td>
<td>megaram1/n315_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/n315_s1/F</td>
</tr>
<tr>
<td>9.369</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[2][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[0]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[2][A]</td>
<td>megaram1/ff_memreg[0]_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C25[2][A]</td>
<td>megaram1/ff_memreg[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.839%; route: 4.873, 53.397%; tC2Q: 2.260, 24.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path30</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[0]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.469</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[3][A]</td>
<td>megaram1/n315_s1/I1</td>
</tr>
<tr>
<td>9.039</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R4C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/n315_s1/F</td>
</tr>
<tr>
<td>9.369</td>
<td>0.331</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[2][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[0]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[2][B]</td>
<td>megaram1/ff_memreg[0]_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C25[2][B]</td>
<td>megaram1/ff_memreg[0]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 21.839%; route: 4.873, 53.397%; tC2Q: 2.260, 24.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path31</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.669</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C4[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>32.901</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R43C4[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>34.390</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C26[1][A]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>34.945</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C26[1][A]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>35.739</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][B]</td>
<td>vdp4/n77_s4/I3</td>
</tr>
<tr>
<td>36.309</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C40[3][B]</td>
<td style=" background: #97FFFF;">vdp4/n77_s4/F</td>
</tr>
<tr>
<td>36.311</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td>vdp4/n77_s5/I1</td>
</tr>
<tr>
<td>36.828</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R40C40[0][A]</td>
<td style=" background: #97FFFF;">vdp4/n77_s5/F</td>
</tr>
<tr>
<td>37.780</td>
<td>0.952</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[1][A]</td>
<td>vdp_csr_n_s5/I2</td>
</tr>
<tr>
<td>38.242</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C28[1][A]</td>
<td style=" background: #97FFFF;">vdp_csr_n_s5/F</td>
</tr>
<tr>
<td>38.386</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[0][A]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[0][A]</td>
<td>vdp4/cs_latch_1_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C28[0][A]</td>
<td>vdp4/cs_latch_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.104, 36.798%; route: 3.382, 59.144%; tC2Q: 0.232, 4.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path32</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.669</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C4[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>32.901</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R43C4[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>34.390</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C26[1][A]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>34.945</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C26[1][A]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>35.739</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][B]</td>
<td>vdp4/n77_s4/I3</td>
</tr>
<tr>
<td>36.309</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C40[3][B]</td>
<td style=" background: #97FFFF;">vdp4/n77_s4/F</td>
</tr>
<tr>
<td>36.311</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td>vdp4/n77_s5/I1</td>
</tr>
<tr>
<td>36.828</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R40C40[0][A]</td>
<td style=" background: #97FFFF;">vdp4/n77_s5/F</td>
</tr>
<tr>
<td>37.497</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C43[3][A]</td>
<td>vdp_csw_n_s4/I2</td>
</tr>
<tr>
<td>38.046</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C43[3][A]</td>
<td style=" background: #97FFFF;">vdp_csw_n_s4/F</td>
</tr>
<tr>
<td>38.191</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/cs_latch_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C43[0][A]</td>
<td>vdp4/cs_latch_0_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C43[0][A]</td>
<td>vdp4/cs_latch_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.191, 39.679%; route: 3.099, 56.120%; tC2Q: 0.232, 4.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path33</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.669</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C4[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>32.901</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R43C4[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>34.390</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C26[1][A]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>34.945</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C26[1][A]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>35.739</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][B]</td>
<td>vdp4/n77_s4/I3</td>
</tr>
<tr>
<td>36.309</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C40[3][B]</td>
<td style=" background: #97FFFF;">vdp4/n77_s4/F</td>
</tr>
<tr>
<td>36.311</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td>vdp4/n77_s5/I1</td>
</tr>
<tr>
<td>36.828</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R40C40[0][A]</td>
<td style=" background: #97FFFF;">vdp4/n77_s5/F</td>
</tr>
<tr>
<td>37.503</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>vdp4/n77_s2/I3</td>
</tr>
<tr>
<td>38.073</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/n77_s2/F</td>
</tr>
<tr>
<td>38.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/CpuReq_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>vdp4/CpuReq_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuReq_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C43[0][A]</td>
<td>vdp4/CpuReq_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.212, 40.930%; route: 2.960, 54.777%; tC2Q: 0.232, 4.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path34</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.790</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.073</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>32.407</td>
<td>32.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>32.407</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>32.669</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C4[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>32.901</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R43C4[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>34.390</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C26[1][A]</td>
<td>ex_bus_iorq_n_d_s2/I0</td>
</tr>
<tr>
<td>34.945</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C26[1][A]</td>
<td style=" background: #97FFFF;">ex_bus_iorq_n_d_s2/F</td>
</tr>
<tr>
<td>35.739</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][B]</td>
<td>vdp4/n77_s4/I3</td>
</tr>
<tr>
<td>36.309</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R40C40[3][B]</td>
<td style=" background: #97FFFF;">vdp4/n77_s4/F</td>
</tr>
<tr>
<td>36.311</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td>vdp4/n77_s5/I1</td>
</tr>
<tr>
<td>36.828</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R40C40[0][A]</td>
<td style=" background: #97FFFF;">vdp4/n77_s5/F</td>
</tr>
<tr>
<td>37.503</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C43[0][B]</td>
<td>vdp4/n78_s3/I2</td>
</tr>
<tr>
<td>38.073</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C43[0][B]</td>
<td style=" background: #97FFFF;">vdp4/n78_s3/F</td>
</tr>
<tr>
<td>38.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C43[0][B]</td>
<td style=" font-weight:bold;">vdp4/CpuWrt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C43[0][B]</td>
<td>vdp4/CpuWrt_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuWrt_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C43[0][B]</td>
<td>vdp4/CpuWrt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.212, 40.930%; route: 2.960, 54.777%; tC2Q: 0.232, 4.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path35</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[2][B]</td>
<td>cpu1/u0/A_i_15_s4/I0</td>
</tr>
<tr>
<td>6.147</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R36C20[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_15_s4/F</td>
</tr>
<tr>
<td>7.887</td>
<td>1.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>megaram1/n506_s1/I0</td>
</tr>
<tr>
<td>8.457</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td style=" background: #97FFFF;">megaram1/n506_s1/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td style=" font-weight:bold;">megaram1/cart_ena_ff_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>megaram1/cart_ena_ff_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.002, 24.375%; route: 3.951, 48.108%; tC2Q: 2.260, 27.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path36</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C42[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/Q</td>
</tr>
<tr>
<td>3.818</td>
<td>1.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[3][A]</td>
<td>cpu_din_2_s11/I0</td>
</tr>
<tr>
<td>4.189</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s11/F</td>
</tr>
<tr>
<td>5.087</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[3][A]</td>
<td>cpu_din_2_s5/I3</td>
</tr>
<tr>
<td>5.636</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s5/F</td>
</tr>
<tr>
<td>5.638</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[3][B]</td>
<td>cpu_din_2_s1/I2</td>
</tr>
<tr>
<td>6.100</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>6.101</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[2][B]</td>
<td>cpu_din_2_s0/I0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C24[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>7.848</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C10[0][B]</td>
<td>cpu1/u0/n1138_s0/I1</td>
</tr>
<tr>
<td>8.397</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C10[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1138_s0/F</td>
</tr>
<tr>
<td>8.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C10[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C10[0][B]</td>
<td>cpu1/u0/IR_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C10[0][B]</td>
<td>cpu1/u0/IR_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.448, 37.654%; route: 3.821, 58.778%; tC2Q: 0.232, 3.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path37</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>31.455</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>31.826</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>32.974</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td>cpu1/u0/n1109_s2/I3</td>
</tr>
<tr>
<td>33.544</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>33.716</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td>cpu1/u0/n1109_s0/I1</td>
</tr>
<tr>
<td>34.169</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>35.106</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>35.559</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>37.509</td>
<td>1.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td style=" font-weight:bold;">vdp4/CpuAdr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>vdp4/CpuAdr_0_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C42[2][A]</td>
<td>vdp4/CpuAdr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.847, 19.467%; route: 5.381, 56.713%; tC2Q: 2.260, 23.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path38</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.570</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.811</td>
<td>1.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_0_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>bios1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 19.544%; route: 3.828, 50.590%; tC2Q: 2.260, 29.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path39</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.570</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.810</td>
<td>1.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_7_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>bios1/mem_r_mem_r_1_7_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 19.546%; route: 3.828, 50.588%; tC2Q: 2.260, 29.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path40</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.570</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.810</td>
<td>1.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_6_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>bios1/mem_r_mem_r_1_6_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 19.546%; route: 3.828, 50.588%; tC2Q: 2.260, 29.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path41</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.570</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.769</td>
<td>1.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_5_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>bios1/mem_r_mem_r_1_5_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>bios1/mem_r_mem_r_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 19.653%; route: 3.787, 50.316%; tC2Q: 2.260, 30.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path42</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_ADAREG_G[14]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.561</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.654</td>
<td>1.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td style=" font-weight:bold;">bios1/mem_r_ADAREG_G[14]_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>bios1/mem_r_ADAREG_G[14]_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.470, 19.835%; route: 3.681, 49.670%; tC2Q: 2.260, 30.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path43</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.570</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.598</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_3_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>bios1/mem_r_mem_r_0_3_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>bios1/mem_r_mem_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 20.110%; route: 3.615, 49.159%; tC2Q: 2.260, 30.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path44</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.570</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.595</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_1_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>bios1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[2]</td>
<td>bios1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 20.118%; route: 3.613, 49.141%; tC2Q: 2.260, 30.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path45</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.570</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.595</td>
<td>1.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_2_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>bios1/mem_r_mem_r_1_2_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[7]</td>
<td>bios1/mem_r_mem_r_1_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 20.119%; route: 3.612, 49.138%; tC2Q: 2.260, 30.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path46</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.570</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.569</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_5_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>bios1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>bios1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 20.190%; route: 3.586, 48.959%; tC2Q: 2.260, 30.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path47</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.570</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.568</td>
<td>0.998</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_3_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>bios1/mem_r_mem_r_1_3_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 20.191%; route: 3.586, 48.957%; tC2Q: 2.260, 30.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path48</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.570</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.534</td>
<td>0.963</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_4_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bios1/mem_r_mem_r_1_4_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>bios1/mem_r_mem_r_1_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 20.287%; route: 3.551, 48.712%; tC2Q: 2.260, 31.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path49</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.570</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.385</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_1_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>bios1/mem_r_mem_r_1_1_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 20.709%; route: 3.403, 47.646%; tC2Q: 2.260, 31.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path50</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.570</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.385</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_7_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>bios1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 20.709%; route: 3.403, 47.646%; tC2Q: 2.260, 31.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path51</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.570</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.350</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_2_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>bios1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 20.812%; route: 3.368, 47.387%; tC2Q: 2.260, 31.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path52</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>146.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.311</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[3][A]</td>
<td>psg1/n1363_s3/I2</td>
</tr>
<tr>
<td>141.860</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C5[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s3/F</td>
</tr>
<tr>
<td>142.039</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>psg1/n1354_s11/I2</td>
</tr>
<tr>
<td>142.594</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s11/F</td>
</tr>
<tr>
<td>143.011</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>psg1/n1354_s10/I0</td>
</tr>
<tr>
<td>143.560</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s10/F</td>
</tr>
<tr>
<td>143.734</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[3][A]</td>
<td>psg1/n1354_s6/I0</td>
</tr>
<tr>
<td>144.304</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C7[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s6/F</td>
</tr>
<tr>
<td>144.478</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>psg1/n1369_s2/I3</td>
</tr>
<tr>
<td>144.940</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s2/F</td>
</tr>
<tr>
<td>145.112</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>psg1/n1369_s4/I0</td>
</tr>
<tr>
<td>145.629</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s4/F</td>
</tr>
<tr>
<td>146.175</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>psg1/env_inc_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[2][A]</td>
<td>psg1/env_inc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.202, 60.597%; route: 1.850, 35.012%; tC2Q: 0.232, 4.391%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path53</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>146.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.311</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[3][A]</td>
<td>psg1/n1363_s3/I2</td>
</tr>
<tr>
<td>141.860</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C5[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s3/F</td>
</tr>
<tr>
<td>142.039</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>psg1/n1354_s11/I2</td>
</tr>
<tr>
<td>142.594</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s11/F</td>
</tr>
<tr>
<td>143.011</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>psg1/n1354_s10/I0</td>
</tr>
<tr>
<td>143.560</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s10/F</td>
</tr>
<tr>
<td>143.734</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[3][A]</td>
<td>psg1/n1354_s6/I0</td>
</tr>
<tr>
<td>144.304</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C7[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s6/F</td>
</tr>
<tr>
<td>144.478</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td>psg1/n1369_s2/I3</td>
</tr>
<tr>
<td>144.940</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C6[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1369_s2/F</td>
</tr>
<tr>
<td>145.112</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[3][A]</td>
<td>psg1/n1369_s4/I0</td>
</tr>
<tr>
<td>145.629</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C6[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1369_s4/F</td>
</tr>
<tr>
<td>146.159</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>psg1/env_inc_s1/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_inc_s1</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>psg1/env_inc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.202, 60.783%; route: 1.834, 34.812%; tC2Q: 0.232, 4.404%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path54</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>cpu_din_4_s7/I1</td>
</tr>
<tr>
<td>4.242</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s7/F</td>
</tr>
<tr>
<td>4.397</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][B]</td>
<td>cpu_din_4_s4/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C28[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s4/F</td>
</tr>
<tr>
<td>4.968</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C28[2][B]</td>
<td>cpu_din_4_s1/I1</td>
</tr>
<tr>
<td>5.485</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C28[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>6.715</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu1/u0/n1136_s0/I1</td>
</tr>
<tr>
<td>7.264</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1136_s0/F</td>
</tr>
<tr>
<td>7.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu1/u0/IR_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C10[1][B]</td>
<td>cpu1/u0/IR_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.089, 38.913%; route: 3.047, 56.766%; tC2Q: 0.232, 4.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path55</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/Q</td>
</tr>
<tr>
<td>3.728</td>
<td>1.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[1][B]</td>
<td>cpu_din_1_s9/I0</td>
</tr>
<tr>
<td>4.245</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C28[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s9/F</td>
</tr>
<tr>
<td>4.901</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>cpu_din_1_s3/I3</td>
</tr>
<tr>
<td>5.471</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s3/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C26[2][B]</td>
<td>cpu_din_1_s1/I0</td>
</tr>
<tr>
<td>5.989</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s1/F</td>
</tr>
<tr>
<td>6.678</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>cpu1/u0/n1139_s0/I2</td>
</tr>
<tr>
<td>7.227</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1139_s0/F</td>
</tr>
<tr>
<td>7.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>cpu1/u0/IR_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>cpu1/u0/IR_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.153, 40.386%; route: 2.946, 55.263%; tC2Q: 0.232, 4.352%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path56</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[1][B]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R42C4[1][B]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/Q</td>
</tr>
<tr>
<td>7.452</td>
<td>2.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][B]</td>
<td>megaram1/n51_s2/I1</td>
</tr>
<tr>
<td>7.823</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C26[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n51_s2/F</td>
</tr>
<tr>
<td>8.361</td>
<td>0.538</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_ram_ena_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>megaram1/ff_ram_ena_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 10.691%; route: 2.867, 82.623%; tC2Q: 0.232, 6.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path57</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.570</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.167</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_4_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bios1/mem_r_mem_r_0_4_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>bios1/mem_r_mem_r_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 21.363%; route: 3.184, 45.994%; tC2Q: 2.260, 32.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path58</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.570</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.135</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_0_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>bios1/mem_r_mem_r_1_0_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>bios1/mem_r_mem_r_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 21.462%; route: 3.152, 45.743%; tC2Q: 2.260, 32.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path59</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.570</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.131</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_6_s/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_6_s/CLK</td>
</tr>
<tr>
<td>9.416</td>
<td>-0.087</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.479, 21.472%; route: 3.149, 45.718%; tC2Q: 2.260, 32.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path60</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/Q</td>
</tr>
<tr>
<td>3.894</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[3][A]</td>
<td>cpu_din_6_s7/I1</td>
</tr>
<tr>
<td>4.356</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C28[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s7/F</td>
</tr>
<tr>
<td>4.358</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[3][B]</td>
<td>cpu_din_6_s4/I1</td>
</tr>
<tr>
<td>4.820</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C28[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s4/F</td>
</tr>
<tr>
<td>4.821</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[2][B]</td>
<td>cpu_din_6_s1/I1</td>
</tr>
<tr>
<td>5.338</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C28[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>6.573</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C11[0][B]</td>
<td>cpu1/u0/n1134_s0/I1</td>
</tr>
<tr>
<td>7.122</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C11[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1134_s0/F</td>
</tr>
<tr>
<td>7.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C11[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C11[0][B]</td>
<td>cpu1/u0/IR_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C11[0][B]</td>
<td>cpu1/u0/IR_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 38.079%; route: 3.004, 57.482%; tC2Q: 0.232, 4.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path61</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C42[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/Q</td>
</tr>
<tr>
<td>3.971</td>
<td>1.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[1][B]</td>
<td>cpu_din_7_s9/I1</td>
</tr>
<tr>
<td>4.520</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C28[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s9/F</td>
</tr>
<tr>
<td>4.521</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[2][A]</td>
<td>cpu_din_7_s4/I1</td>
</tr>
<tr>
<td>5.091</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C28[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s4/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[1][A]</td>
<td>cpu_din_7_s1/I1</td>
</tr>
<tr>
<td>5.546</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s1/F</td>
</tr>
<tr>
<td>6.533</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C12[1][B]</td>
<td>cpu1/u0/n1133_s0/I1</td>
</tr>
<tr>
<td>6.904</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C12[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1133_s0/F</td>
</tr>
<tr>
<td>6.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C12[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C12[1][B]</td>
<td>cpu1/u0/IR_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C12[1][B]</td>
<td>cpu1/u0/IR_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.943, 38.795%; route: 2.833, 56.572%; tC2Q: 0.232, 4.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path62</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/Q</td>
</tr>
<tr>
<td>3.894</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td>cpu_din_3_s9/I1</td>
</tr>
<tr>
<td>4.356</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s9/F</td>
</tr>
<tr>
<td>4.529</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][B]</td>
<td>cpu_din_3_s3/I3</td>
</tr>
<tr>
<td>5.078</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s3/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][A]</td>
<td>cpu_din_3_s1/I1</td>
</tr>
<tr>
<td>5.767</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R41C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>6.290</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16[2][B]</td>
<td>cpu1/u0/n1137_s0/I1</td>
</tr>
<tr>
<td>6.752</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C16[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1137_s0/F</td>
</tr>
<tr>
<td>6.752</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16[2][B]</td>
<td>cpu1/u0/IR_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C16[2][B]</td>
<td>cpu1/u0/IR_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 40.981%; route: 2.634, 54.241%; tC2Q: 0.232, 4.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path63</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/Q</td>
</tr>
<tr>
<td>3.728</td>
<td>1.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[3][A]</td>
<td>cpu_din_5_s7/I1</td>
</tr>
<tr>
<td>4.099</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C28[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s7/F</td>
</tr>
<tr>
<td>4.104</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[3][B]</td>
<td>cpu_din_5_s4/I1</td>
</tr>
<tr>
<td>4.566</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C28[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s4/F</td>
</tr>
<tr>
<td>4.567</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[2][B]</td>
<td>cpu_din_5_s1/I1</td>
</tr>
<tr>
<td>5.084</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R41C28[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>6.071</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13[2][A]</td>
<td>cpu1/u0/n1135_s0/I1</td>
</tr>
<tr>
<td>6.442</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C13[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1135_s0/F</td>
</tr>
<tr>
<td>6.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13[2][A]</td>
<td>cpu1/u0/IR_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C13[2][A]</td>
<td>cpu1/u0/IR_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.721, 37.852%; route: 2.594, 57.045%; tC2Q: 0.232, 5.103%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path64</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.311</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[3][A]</td>
<td>psg1/n1363_s3/I2</td>
</tr>
<tr>
<td>141.860</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C5[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s3/F</td>
</tr>
<tr>
<td>142.039</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>psg1/n1354_s11/I2</td>
</tr>
<tr>
<td>142.594</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s11/F</td>
</tr>
<tr>
<td>143.011</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>psg1/n1354_s10/I0</td>
</tr>
<tr>
<td>143.560</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s10/F</td>
</tr>
<tr>
<td>143.563</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>psg1/env_hold_s4/I3</td>
</tr>
<tr>
<td>144.133</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td style=" background: #97FFFF;">psg1/env_hold_s4/F</td>
</tr>
<tr>
<td>144.134</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>psg1/env_hold_s3/I0</td>
</tr>
<tr>
<td>144.683</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">psg1/env_hold_s3/F</td>
</tr>
<tr>
<td>145.227</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" font-weight:bold;">psg1/env_hold_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>psg1/env_hold_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>psg1/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.772, 63.934%; route: 1.332, 30.715%; tC2Q: 0.232, 5.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path65</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/Q</td>
</tr>
<tr>
<td>3.818</td>
<td>1.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24[2][B]</td>
<td>cpu_din_0_s4/I1</td>
</tr>
<tr>
<td>4.271</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C24[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s4/F</td>
</tr>
<tr>
<td>4.760</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C24[3][B]</td>
<td>cpu_din_0_s1/I0</td>
</tr>
<tr>
<td>5.213</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R45C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s1/F</td>
</tr>
<tr>
<td>5.736</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C16[1][A]</td>
<td>cpu1/u0/n1140_s0/I1</td>
</tr>
<tr>
<td>6.198</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1140_s0/F</td>
</tr>
<tr>
<td>6.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C16[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IR_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C16[1][A]</td>
<td>cpu1/u0/IR_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C16[1][A]</td>
<td>cpu1/u0/IR_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.368, 31.799%; route: 2.702, 62.808%; tC2Q: 0.232, 5.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path66</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>35.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.863</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>27.778</td>
<td>27.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>27.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>28.021</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>30.281</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>31.796</td>
<td>1.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td>cpu1/u0/n1108_s3/I3</td>
</tr>
<tr>
<td>32.167</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1108_s3/F</td>
</tr>
<tr>
<td>32.657</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C18[3][A]</td>
<td>cpu1/u0/n1108_s2/I1</td>
</tr>
<tr>
<td>33.119</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R36C18[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1108_s2/F</td>
</tr>
<tr>
<td>33.293</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[1][A]</td>
<td>cpu1/u0/A_i_1_s7/I1</td>
</tr>
<tr>
<td>33.664</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>59</td>
<td>R36C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_1_s7/F</td>
</tr>
<tr>
<td>35.506</td>
<td>1.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td style=" font-weight:bold;">vdp4/CpuAdr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.933</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>vdp4/CpuAdr_1_s0/CLK</td>
</tr>
<tr>
<td>38.898</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
<tr>
<td>38.863</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C42[1][A]</td>
<td>vdp4/CpuAdr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.204, 16.086%; route: 4.021, 53.720%; tC2Q: 2.260, 30.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path67</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.311</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[3][A]</td>
<td>psg1/n1363_s3/I2</td>
</tr>
<tr>
<td>141.860</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C5[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s3/F</td>
</tr>
<tr>
<td>142.039</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>psg1/n1354_s11/I2</td>
</tr>
<tr>
<td>142.594</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s11/F</td>
</tr>
<tr>
<td>143.011</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>psg1/n1354_s10/I0</td>
</tr>
<tr>
<td>143.560</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s10/F</td>
</tr>
<tr>
<td>143.734</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[3][A]</td>
<td>psg1/n1354_s6/I0</td>
</tr>
<tr>
<td>144.304</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C7[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1354_s6/F</td>
</tr>
<tr>
<td>144.478</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>psg1/n1354_s4/I2</td>
</tr>
<tr>
<td>144.849</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1354_s4/F</td>
</tr>
<tr>
<td>144.849</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" font-weight:bold;">psg1/env_hold_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>psg1/env_hold_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_hold_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>psg1/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.594, 65.542%; route: 1.132, 28.596%; tC2Q: 0.232, 5.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path68</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.554</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>142.007</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>142.438</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>psg1/n1363_s5/I0</td>
</tr>
<tr>
<td>142.987</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s5/F</td>
</tr>
<tr>
<td>142.988</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>psg1/n1363_s1/I0</td>
</tr>
<tr>
<td>143.359</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s1/F</td>
</tr>
<tr>
<td>143.772</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][A]</td>
<td>psg1/n1363_s0/I0</td>
</tr>
<tr>
<td>144.225</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C5[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s0/F</td>
</tr>
<tr>
<td>144.776</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>psg1/env_vol_4_s1/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s1</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>psg1/env_vol_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.826, 47.006%; route: 1.827, 47.022%; tC2Q: 0.232, 5.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path69</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.554</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>142.007</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>142.438</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>psg1/n1363_s5/I0</td>
</tr>
<tr>
<td>142.987</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s5/F</td>
</tr>
<tr>
<td>142.988</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>psg1/n1363_s1/I0</td>
</tr>
<tr>
<td>143.359</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s1/F</td>
</tr>
<tr>
<td>143.772</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][A]</td>
<td>psg1/n1363_s0/I0</td>
</tr>
<tr>
<td>144.225</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C5[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s0/F</td>
</tr>
<tr>
<td>144.776</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>psg1/env_vol_4_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_4_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>psg1/env_vol_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.826, 47.006%; route: 1.827, 47.022%; tC2Q: 0.232, 5.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path70</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.550</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.771</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.554</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>142.007</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>142.438</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>psg1/n1363_s5/I0</td>
</tr>
<tr>
<td>142.987</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s5/F</td>
</tr>
<tr>
<td>142.988</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>psg1/n1363_s1/I0</td>
</tr>
<tr>
<td>143.359</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s1/F</td>
</tr>
<tr>
<td>143.772</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[3][B]</td>
<td>psg1/n1364_s1/I0</td>
</tr>
<tr>
<td>144.225</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1364_s1/F</td>
</tr>
<tr>
<td>144.771</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>psg1/env_vol_3_s1/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s1</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>psg1/env_vol_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.826, 47.062%; route: 1.822, 46.958%; tC2Q: 0.232, 5.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path71</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.755</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.554</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>142.007</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>142.438</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>psg1/n1363_s5/I0</td>
</tr>
<tr>
<td>142.987</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1363_s5/F</td>
</tr>
<tr>
<td>142.988</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>psg1/n1363_s1/I0</td>
</tr>
<tr>
<td>143.359</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s1/F</td>
</tr>
<tr>
<td>143.772</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[3][B]</td>
<td>psg1/n1364_s1/I0</td>
</tr>
<tr>
<td>144.225</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C5[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1364_s1/F</td>
</tr>
<tr>
<td>144.755</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" font-weight:bold;">psg1/env_vol_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>psg1/env_vol_3_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_3_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>psg1/env_vol_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.826, 47.260%; route: 1.806, 46.736%; tC2Q: 0.232, 6.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path72</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.649</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.302</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>psg1/n1366_s2/I2</td>
</tr>
<tr>
<td>141.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1366_s2/F</td>
</tr>
<tr>
<td>142.104</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>psg1/n1411_s124/I1</td>
</tr>
<tr>
<td>142.659</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1411_s124/F</td>
</tr>
<tr>
<td>143.109</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td>psg1/n1414_s125/I2</td>
</tr>
<tr>
<td>143.658</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C4[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1414_s125/F</td>
</tr>
<tr>
<td>143.660</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[3][A]</td>
<td>psg1/n1414_s124/I1</td>
</tr>
<tr>
<td>144.209</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C4[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1414_s124/F</td>
</tr>
<tr>
<td>144.210</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>psg1/n1414_s123/I1</td>
</tr>
<tr>
<td>144.672</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1414_s123/F</td>
</tr>
<tr>
<td>144.672</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>psg1/dac_amp_1_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_1_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>psg1/dac_amp_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.486, 65.755%; route: 1.063, 28.108%; tC2Q: 0.232, 6.136%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path73</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/busy_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/ff_busy_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>memory_ctrl/vram/busy_s4/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s4/Q</td>
</tr>
<tr>
<td>0.906</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n325_s11/I2</td>
</tr>
<tr>
<td>1.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C27[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n325_s11/F</td>
</tr>
<tr>
<td>1.951</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n709_s1/I2</td>
</tr>
<tr>
<td>2.404</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n709_s1/F</td>
</tr>
<tr>
<td>3.102</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s6/I0</td>
</tr>
<tr>
<td>3.473</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C27[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s6/F</td>
</tr>
<tr>
<td>3.973</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n325_s12/I3</td>
</tr>
<tr>
<td>4.426</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n325_s12/F</td>
</tr>
<tr>
<td>4.858</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[2][A]</td>
<td>memory_ctrl/vram/u_sdram/ff_busy_s5/I3</td>
</tr>
<tr>
<td>5.428</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C27[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/ff_busy_s5/F</td>
</tr>
<tr>
<td>5.572</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/ff_busy_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/ff_busy_s2/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/ff_busy_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.364, 44.361%; route: 2.733, 51.285%; tC2Q: 0.232, 4.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path74</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.302</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>psg1/n1366_s2/I2</td>
</tr>
<tr>
<td>141.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1366_s2/F</td>
</tr>
<tr>
<td>142.104</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>psg1/n1411_s124/I1</td>
</tr>
<tr>
<td>142.659</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1411_s124/F</td>
</tr>
<tr>
<td>143.126</td>
<td>0.467</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td>psg1/n1413_s122/I2</td>
</tr>
<tr>
<td>143.696</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C4[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1413_s122/F</td>
</tr>
<tr>
<td>143.698</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>psg1/n1413_s121/I0</td>
</tr>
<tr>
<td>144.268</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1413_s121/F</td>
</tr>
<tr>
<td>144.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td style=" font-weight:bold;">psg1/dac_amp_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>psg1/dac_amp_2_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_2_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[0][B]</td>
<td>psg1/dac_amp_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.066, 61.187%; route: 1.079, 31.942%; tC2Q: 0.232, 6.871%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path75</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.554</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>psg1/n1363_s2/I2</td>
</tr>
<tr>
<td>142.007</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1363_s2/F</td>
</tr>
<tr>
<td>142.204</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>psg1/n1412_s124/I1</td>
</tr>
<tr>
<td>142.657</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1412_s124/F</td>
</tr>
<tr>
<td>143.079</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[3][B]</td>
<td>psg1/n1412_s123/I0</td>
</tr>
<tr>
<td>143.628</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C4[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1412_s123/F</td>
</tr>
<tr>
<td>143.801</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>psg1/n1412_s122/I1</td>
</tr>
<tr>
<td>144.263</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1412_s122/F</td>
</tr>
<tr>
<td>144.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>psg1/dac_amp_3_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_3_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>psg1/dac_amp_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.917, 56.861%; route: 1.222, 36.258%; tC2Q: 0.232, 6.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path76</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C20[1][A]</td>
<td>cpu1/u0/DO_2_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R51C20[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_2_s0/Q</td>
</tr>
<tr>
<td>4.570</td>
<td>4.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>megaram1/n311_s1/I0</td>
</tr>
<tr>
<td>5.032</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">megaram1/n311_s1/F</td>
</tr>
<tr>
<td>5.034</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>megaram1/n311_s0/I0</td>
</tr>
<tr>
<td>5.405</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n311_s0/F</td>
</tr>
<tr>
<td>5.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_scc_ram_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>megaram1/ff_scc_ram_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.833, 16.139%; route: 4.096, 79.366%; tC2Q: 0.232, 4.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path77</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1460_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C45[2][A]</td>
<td>vdp4/u_v9958/n1460_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C45[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1460_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>memory_ctrl/sdram_din_14_s0/I1</td>
</tr>
<tr>
<td>3.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C28[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_14_s0/F</td>
</tr>
<tr>
<td>4.757</td>
<td>0.859</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[0][A]</td>
<td>memory_ctrl/vram/n50_s0/I0</td>
</tr>
<tr>
<td>5.327</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n50_s0/F</td>
</tr>
<tr>
<td>5.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.087, 31.681%; route: 2.112, 61.557%; tC2Q: 0.232, 6.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path78</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.302</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>psg1/n1366_s2/I2</td>
</tr>
<tr>
<td>141.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1366_s2/F</td>
</tr>
<tr>
<td>142.104</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>psg1/n1411_s124/I1</td>
</tr>
<tr>
<td>142.659</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1411_s124/F</td>
</tr>
<tr>
<td>143.091</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td>psg1/n1415_s125/I1</td>
</tr>
<tr>
<td>143.640</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1415_s125/F</td>
</tr>
<tr>
<td>143.641</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>psg1/n1415_s123/I1</td>
</tr>
<tr>
<td>144.211</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1415_s123/F</td>
</tr>
<tr>
<td>144.211</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>psg1/dac_amp_0_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_0_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>psg1/dac_amp_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.045, 61.592%; route: 1.043, 31.421%; tC2Q: 0.232, 6.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path79</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.302</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>psg1/n1366_s2/I2</td>
</tr>
<tr>
<td>141.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1366_s2/F</td>
</tr>
<tr>
<td>142.104</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>psg1/n1411_s124/I1</td>
</tr>
<tr>
<td>142.659</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1411_s124/F</td>
</tr>
<tr>
<td>143.109</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>psg1/n1409_s125/I2</td>
</tr>
<tr>
<td>143.658</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1409_s125/F</td>
</tr>
<tr>
<td>143.661</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>psg1/n1409_s124/I0</td>
</tr>
<tr>
<td>144.210</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" background: #97FFFF;">psg1/n1409_s124/F</td>
</tr>
<tr>
<td>144.210</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>psg1/dac_amp_6_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_6_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[1][A]</td>
<td>psg1/dac_amp_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.024, 60.988%; route: 1.063, 32.021%; tC2Q: 0.232, 6.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path80</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.302</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>psg1/n1366_s2/I2</td>
</tr>
<tr>
<td>141.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1366_s2/F</td>
</tr>
<tr>
<td>142.104</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>psg1/n1411_s124/I1</td>
</tr>
<tr>
<td>142.659</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1411_s124/F</td>
</tr>
<tr>
<td>143.109</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td>psg1/n1409_s125/I2</td>
</tr>
<tr>
<td>143.658</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1409_s125/F</td>
</tr>
<tr>
<td>143.661</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>psg1/n1408_s126/I0</td>
</tr>
<tr>
<td>144.210</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1408_s126/F</td>
</tr>
<tr>
<td>144.210</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td style=" font-weight:bold;">psg1/dac_amp_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>psg1/dac_amp_7_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_7_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[1][B]</td>
<td>psg1/dac_amp_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.024, 60.988%; route: 1.063, 32.021%; tC2Q: 0.232, 6.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path81</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.311</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>141.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>142.279</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>psg1/n1365_s1/I1</td>
</tr>
<tr>
<td>142.849</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1365_s1/F</td>
</tr>
<tr>
<td>142.850</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>psg1/n1365_s0/I0</td>
</tr>
<tr>
<td>143.405</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C6[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1365_s0/F</td>
</tr>
<tr>
<td>144.198</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>psg1/env_vol_2_s1/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s1</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>psg1/env_vol_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 49.654%; route: 1.433, 43.331%; tC2Q: 0.232, 7.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path82</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.311</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>141.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>142.279</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>psg1/n1365_s1/I1</td>
</tr>
<tr>
<td>142.849</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1365_s1/F</td>
</tr>
<tr>
<td>142.850</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>psg1/n1365_s0/I0</td>
</tr>
<tr>
<td>143.405</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R2C6[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1365_s0/F</td>
</tr>
<tr>
<td>144.198</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>psg1/env_vol_2_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_2_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>psg1/env_vol_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 49.654%; route: 1.433, 43.331%; tC2Q: 0.232, 7.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path83</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>3.186</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>memory_ctrl/sdram_address_0_s0/I1</td>
</tr>
<tr>
<td>3.735</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>3.738</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>4.730</td>
<td>0.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n390_s5/I1</td>
</tr>
<tr>
<td>5.300</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n390_s5/F</td>
</tr>
<tr>
<td>5.300</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.490, 43.770%; route: 1.682, 49.415%; tC2Q: 0.232, 6.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path84</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.302</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>psg1/n1366_s2/I2</td>
</tr>
<tr>
<td>141.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1366_s2/F</td>
</tr>
<tr>
<td>142.104</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>psg1/n1411_s124/I1</td>
</tr>
<tr>
<td>142.659</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1411_s124/F</td>
</tr>
<tr>
<td>143.069</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[3][A]</td>
<td>psg1/n1410_s123/I0</td>
</tr>
<tr>
<td>143.618</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C5[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1410_s123/F</td>
</tr>
<tr>
<td>143.791</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>psg1/n1410_s122/I0</td>
</tr>
<tr>
<td>144.162</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1410_s122/F</td>
</tr>
<tr>
<td>144.162</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td style=" font-weight:bold;">psg1/dac_amp_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>psg1/dac_amp_5_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_5_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[2][A]</td>
<td>psg1/dac_amp_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.846, 56.444%; route: 1.192, 36.462%; tC2Q: 0.232, 7.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path85</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R4C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
</tr>
<tr>
<td>0.924</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I0</td>
</tr>
<tr>
<td>1.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>1.671</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s2/I1</td>
</tr>
<tr>
<td>2.042</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s2/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I3</td>
</tr>
<tr>
<td>2.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R7C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.275</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/I1</td>
</tr>
<tr>
<td>4.602</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s3/F</td>
</tr>
<tr>
<td>5.285</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.785, 35.407%; route: 3.024, 59.991%; tC2Q: 0.232, 4.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path86</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/dac_amp_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.302</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[3][A]</td>
<td>psg1/n1366_s2/I2</td>
</tr>
<tr>
<td>141.673</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R3C6[3][A]</td>
<td style=" background: #97FFFF;">psg1/n1366_s2/F</td>
</tr>
<tr>
<td>142.104</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>psg1/n1411_s124/I1</td>
</tr>
<tr>
<td>142.659</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">psg1/n1411_s124/F</td>
</tr>
<tr>
<td>143.109</td>
<td>0.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td>psg1/n1411_s123/I1</td>
</tr>
<tr>
<td>143.658</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C5[2][A]</td>
<td style=" background: #97FFFF;">psg1/n1411_s123/F</td>
</tr>
<tr>
<td>143.660</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>psg1/n1411_s122/I0</td>
</tr>
<tr>
<td>144.122</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1411_s122/F</td>
</tr>
<tr>
<td>144.122</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td style=" font-weight:bold;">psg1/dac_amp_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>psg1/dac_amp_4_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/dac_amp_4_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C5[0][B]</td>
<td>psg1/dac_amp_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.937, 59.962%; route: 1.061, 32.856%; tC2Q: 0.232, 7.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path87</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>opll/u_mmr/u_reg/ks_II_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>opll/u_eg/step_III_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[2][B]</td>
<td>opll/u_mmr/u_reg/ks_II_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R13C15[2][B]</td>
<td style=" font-weight:bold;">opll/u_mmr/u_reg/ks_II_s0/Q</td>
</tr>
<tr>
<td>1.636</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[3][A]</td>
<td>opll/u_eg/u_comb/u_step/n12_s/I0</td>
</tr>
<tr>
<td>2.191</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C2[3][A]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n12_s/F</td>
</tr>
<tr>
<td>2.588</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[0][B]</td>
<td>opll/u_eg/u_comb/u_step/n20_s/I1</td>
</tr>
<tr>
<td>2.959</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[0][B]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n20_s/COUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[1][A]</td>
<td>opll/u_eg/u_comb/u_step/n19_s/CIN</td>
</tr>
<tr>
<td>2.994</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[1][A]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n19_s/COUT</td>
</tr>
<tr>
<td>2.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[1][B]</td>
<td>opll/u_eg/u_comb/u_step/n18_s/CIN</td>
</tr>
<tr>
<td>3.029</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C2[1][B]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n18_s/COUT</td>
</tr>
<tr>
<td>3.029</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C2[2][A]</td>
<td>opll/u_eg/u_comb/u_step/n17_s/CIN</td>
</tr>
<tr>
<td>3.499</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R21C2[2][A]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/n17_s/SUM</td>
</tr>
<tr>
<td>3.696</td>
<td>0.197</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C3[3][B]</td>
<td>opll/u_eg/u_comb/u_step/step_s4/I1</td>
</tr>
<tr>
<td>4.266</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R21C3[3][B]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/step_s4/F</td>
</tr>
<tr>
<td>4.443</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C2[3][A]</td>
<td>opll/u_eg/u_comb/u_step/step_s1/I2</td>
</tr>
<tr>
<td>4.905</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C2[3][A]</td>
<td style=" background: #97FFFF;">opll/u_eg/u_comb/u_step/step_s1/F</td>
</tr>
<tr>
<td>5.261</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[0][A]</td>
<td style=" font-weight:bold;">opll/u_eg/step_III_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C2[0][A]</td>
<td>opll/u_eg/step_III_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C2[0][A]</td>
<td>opll/u_eg/step_III_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.498, 49.792%; route: 2.287, 45.585%; tC2Q: 0.232, 4.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path88</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.424</td>
<td>1.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_17_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_17_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C44[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 19.660%; route: 3.469, 50.525%; tC2Q: 2.047, 29.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path89</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.175</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1466_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[2][A]</td>
<td>vdp4/u_v9958/n1466_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C43[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1466_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>1.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>memory_ctrl/sdram_din_8_s0/I1</td>
</tr>
<tr>
<td>4.217</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_8_s0/F</td>
</tr>
<tr>
<td>4.713</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td>memory_ctrl/vram/n56_s0/I0</td>
</tr>
<tr>
<td>5.175</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n56_s0/F</td>
</tr>
<tr>
<td>5.175</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_24_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_24_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.979, 29.858%; route: 2.068, 63.067%; tC2Q: 0.232, 7.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path90</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1529_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td>vdp4/u_v9958/n1529_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R25C50[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1529_s1/Q</td>
</tr>
<tr>
<td>3.762</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td>memory_ctrl/sdram_din_11_s0/I0</td>
</tr>
<tr>
<td>4.279</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C28[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_11_s0/F</td>
</tr>
<tr>
<td>4.698</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>memory_ctrl/vram/n53_s0/I0</td>
</tr>
<tr>
<td>5.160</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n53_s0/F</td>
</tr>
<tr>
<td>5.160</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.979, 29.995%; route: 2.053, 62.897%; tC2Q: 0.232, 7.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path91</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1529_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td>vdp4/u_v9958/n1529_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R25C50[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1529_s1/Q</td>
</tr>
<tr>
<td>3.762</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>memory_ctrl/sdram_din_12_s0/I0</td>
</tr>
<tr>
<td>4.279</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_12_s0/F</td>
</tr>
<tr>
<td>4.698</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][B]</td>
<td>memory_ctrl/vram/n52_s0/I0</td>
</tr>
<tr>
<td>5.160</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C28[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n52_s0/F</td>
</tr>
<tr>
<td>5.160</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C28[0][B]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.979, 29.995%; route: 2.053, 62.897%; tC2Q: 0.232, 7.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path92</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.294</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1464_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C45[0][A]</td>
<td>vdp4/u_v9958/n1464_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C45[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1464_s0/Q</td>
</tr>
<tr>
<td>3.728</td>
<td>1.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>memory_ctrl/sdram_din_10_s0/I1</td>
</tr>
<tr>
<td>4.181</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_10_s0/F</td>
</tr>
<tr>
<td>4.677</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>memory_ctrl/vram/n54_s0/I0</td>
</tr>
<tr>
<td>5.139</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n54_s0/F</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_26_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_26_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.915, 28.214%; route: 2.096, 64.632%; tC2Q: 0.232, 7.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path93</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.128</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1460_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C45[2][A]</td>
<td>vdp4/u_v9958/n1460_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C45[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1460_s0/Q</td>
</tr>
<tr>
<td>3.381</td>
<td>1.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td>memory_ctrl/sdram_din_14_s0/I1</td>
</tr>
<tr>
<td>3.898</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C28[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_14_s0/F</td>
</tr>
<tr>
<td>5.128</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C27[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[2][A]</td>
<td>memory_ctrl/vram/MemDin_14_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_14_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C27[2][A]</td>
<td>memory_ctrl/vram/MemDin_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 15.996%; route: 2.483, 76.826%; tC2Q: 0.232, 7.178%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path94</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R4C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
</tr>
<tr>
<td>0.924</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I0</td>
</tr>
<tr>
<td>1.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>1.671</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s2/I1</td>
</tr>
<tr>
<td>2.042</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s2/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I3</td>
</tr>
<tr>
<td>2.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R7C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.275</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/I2</td>
</tr>
<tr>
<td>4.602</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/F</td>
</tr>
<tr>
<td>5.155</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.785, 36.338%; route: 2.895, 58.939%; tC2Q: 0.232, 4.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path95</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R4C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
</tr>
<tr>
<td>0.924</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I0</td>
</tr>
<tr>
<td>1.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>1.671</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s2/I1</td>
</tr>
<tr>
<td>2.042</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s2/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I3</td>
</tr>
<tr>
<td>2.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R7C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.275</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/I2</td>
</tr>
<tr>
<td>4.602</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/F</td>
</tr>
<tr>
<td>5.155</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.785, 36.338%; route: 2.895, 58.939%; tC2Q: 0.232, 4.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path96</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R4C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
</tr>
<tr>
<td>0.924</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I0</td>
</tr>
<tr>
<td>1.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>1.671</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s2/I1</td>
</tr>
<tr>
<td>2.042</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s2/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I3</td>
</tr>
<tr>
<td>2.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R7C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.275</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/I2</td>
</tr>
<tr>
<td>4.602</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/F</td>
</tr>
<tr>
<td>5.155</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.785, 36.338%; route: 2.895, 58.939%; tC2Q: 0.232, 4.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path97</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.146</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R4C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
</tr>
<tr>
<td>0.924</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I0</td>
</tr>
<tr>
<td>1.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>1.671</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s2/I1</td>
</tr>
<tr>
<td>2.042</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s2/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I3</td>
</tr>
<tr>
<td>2.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R7C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.275</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/I2</td>
</tr>
<tr>
<td>4.602</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/F</td>
</tr>
<tr>
<td>5.146</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.785, 36.410%; route: 2.886, 58.858%; tC2Q: 0.232, 4.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path98</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>3.186</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>memory_ctrl/sdram_address_0_s0/I1</td>
</tr>
<tr>
<td>3.735</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>3.738</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>5.101</td>
<td>0.992</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/off_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>memory_ctrl/vram/u_sdram/off_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 28.704%; route: 2.053, 64.058%; tC2Q: 0.232, 7.238%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path99</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1529_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td>vdp4/u_v9958/n1529_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R25C50[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1529_s1/Q</td>
</tr>
<tr>
<td>3.672</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>memory_ctrl/sdram_din_9_s0/I0</td>
</tr>
<tr>
<td>4.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_9_s0/F</td>
</tr>
<tr>
<td>5.086</td>
<td>1.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>memory_ctrl/vram/MemDin_9_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_9_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>memory_ctrl/vram/MemDin_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 11.628%; route: 2.588, 81.100%; tC2Q: 0.232, 7.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path100</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R4C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
</tr>
<tr>
<td>0.924</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I0</td>
</tr>
<tr>
<td>1.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>1.671</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s2/I1</td>
</tr>
<tr>
<td>2.042</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s2/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I3</td>
</tr>
<tr>
<td>2.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R7C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.275</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/I2</td>
</tr>
<tr>
<td>4.602</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/F</td>
</tr>
<tr>
<td>5.121</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.785, 36.594%; route: 2.861, 58.650%; tC2Q: 0.232, 4.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path101</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.121</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R4C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
</tr>
<tr>
<td>0.924</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I0</td>
</tr>
<tr>
<td>1.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>1.671</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s2/I1</td>
</tr>
<tr>
<td>2.042</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s2/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I3</td>
</tr>
<tr>
<td>2.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R7C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.275</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/I2</td>
</tr>
<tr>
<td>4.602</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/F</td>
</tr>
<tr>
<td>5.121</td>
<td>0.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.785, 36.594%; route: 2.861, 58.650%; tC2Q: 0.232, 4.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path102</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1466_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C43[2][A]</td>
<td>vdp4/u_v9958/n1466_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C43[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1466_s0/Q</td>
</tr>
<tr>
<td>3.700</td>
<td>1.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>memory_ctrl/sdram_din_8_s0/I1</td>
</tr>
<tr>
<td>4.217</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_8_s0/F</td>
</tr>
<tr>
<td>5.084</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td>memory_ctrl/vram/MemDin_8_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_8_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C27[2][B]</td>
<td>memory_ctrl/vram/MemDin_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.218%; route: 2.439, 76.505%; tC2Q: 0.232, 7.278%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path103</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.284</td>
<td>1.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C54[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C54[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_9_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_9_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C54[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.067%; route: 3.330, 49.501%; tC2Q: 2.047, 30.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path104</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.277</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C53[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C53[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_8_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_8_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C53[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.089%; route: 3.323, 49.446%; tC2Q: 2.047, 30.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path105</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1529_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td>vdp4/u_v9958/n1529_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R25C50[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1529_s1/Q</td>
</tr>
<tr>
<td>3.762</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td>memory_ctrl/sdram_din_11_s0/I0</td>
</tr>
<tr>
<td>4.279</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C28[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_11_s0/F</td>
</tr>
<tr>
<td>5.069</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>memory_ctrl/vram/MemDin_11_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_11_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>memory_ctrl/vram/MemDin_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.294%; route: 2.424, 76.394%; tC2Q: 0.232, 7.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path106</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1529_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td>vdp4/u_v9958/n1529_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R25C50[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1529_s1/Q</td>
</tr>
<tr>
<td>3.762</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>memory_ctrl/sdram_din_12_s0/I0</td>
</tr>
<tr>
<td>4.279</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_12_s0/F</td>
</tr>
<tr>
<td>5.069</td>
<td>0.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][B]</td>
<td>memory_ctrl/vram/MemDin_12_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_12_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C28[2][B]</td>
<td>memory_ctrl/vram/MemDin_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 16.294%; route: 2.424, 76.394%; tC2Q: 0.232, 7.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path107</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_10_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>vdp4/u_v9958/IRAMADR_10_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_10_s1/Q</td>
</tr>
<tr>
<td>2.540</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>memory_ctrl/sdram_address_10_s0/I1</td>
</tr>
<tr>
<td>2.993</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C29[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_10_s0/F</td>
</tr>
<tr>
<td>3.653</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n374_s16/I0</td>
</tr>
<tr>
<td>4.106</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n374_s16/F</td>
</tr>
<tr>
<td>4.596</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n374_s14/I2</td>
</tr>
<tr>
<td>5.058</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n374_s14/F</td>
</tr>
<tr>
<td>5.058</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.368, 43.261%; route: 1.562, 49.402%; tC2Q: 0.232, 7.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path108</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1464_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C45[0][A]</td>
<td>vdp4/u_v9958/n1464_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C45[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1464_s0/Q</td>
</tr>
<tr>
<td>3.728</td>
<td>1.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>memory_ctrl/sdram_din_10_s0/I1</td>
</tr>
<tr>
<td>4.181</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_10_s0/F</td>
</tr>
<tr>
<td>5.048</td>
<td>0.867</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td>memory_ctrl/vram/MemDin_10_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_10_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C27[2][A]</td>
<td>memory_ctrl/vram/MemDin_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 14.372%; route: 2.467, 78.268%; tC2Q: 0.232, 7.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path109</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.242</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C53[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.194%; route: 3.288, 49.182%; tC2Q: 2.047, 30.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path110</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.242</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C43[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C43[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.194%; route: 3.288, 49.182%; tC2Q: 2.047, 30.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path111</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.242</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C53[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.194%; route: 3.288, 49.182%; tC2Q: 2.047, 30.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path112</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.242</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C43[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C43[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C43[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.194%; route: 3.288, 49.182%; tC2Q: 2.047, 30.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path113</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.242</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C53[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.194%; route: 3.288, 49.182%; tC2Q: 2.047, 30.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path114</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.242</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C43[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C43[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_18_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_18_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C43[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.194%; route: 3.288, 49.182%; tC2Q: 2.047, 30.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path115</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.242</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_13_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_13_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C53[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.194%; route: 3.288, 49.182%; tC2Q: 2.047, 30.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path116</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.242</td>
<td>1.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C43[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C43[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_18_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_18_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C43[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.194%; route: 3.288, 49.182%; tC2Q: 2.047, 30.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path117</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.240</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C43[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C43[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_16_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_16_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C43[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.201%; route: 3.286, 49.165%; tC2Q: 2.047, 30.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path118</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.236</td>
<td>1.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C52[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C52[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C52[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.212%; route: 3.282, 49.137%; tC2Q: 2.047, 30.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path119</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.236</td>
<td>1.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C43[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C43[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.212%; route: 3.282, 49.137%; tC2Q: 2.047, 30.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path120</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.236</td>
<td>1.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C43[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C43[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C43[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.212%; route: 3.282, 49.137%; tC2Q: 2.047, 30.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path121</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.236</td>
<td>1.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C43[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C43[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_17_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_17_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C43[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.212%; route: 3.282, 49.137%; tC2Q: 2.047, 30.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path122</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.236</td>
<td>1.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C52[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C52[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_20_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_20_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C52[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.212%; route: 3.282, 49.137%; tC2Q: 2.047, 30.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path123</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_INTERRUPT/FF_HSYNC_INT_N_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/INT_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C54[0][B]</td>
<td>vdp4/u_v9958/U_INTERRUPT/FF_HSYNC_INT_N_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C54[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_INTERRUPT/FF_HSYNC_INT_N_s1/Q</td>
</tr>
<tr>
<td>3.041</td>
<td>0.913</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td>cpu1/u0/n2330_s2/I0</td>
</tr>
<tr>
<td>3.494</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C44[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2330_s2/F</td>
</tr>
<tr>
<td>4.553</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu1/u0/n2330_s1/I2</td>
</tr>
<tr>
<td>5.015</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2330_s1/F</td>
</tr>
<tr>
<td>5.015</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/INT_s_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu1/u0/INT_s_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/u0/INT_s_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>cpu1/u0/INT_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.915, 29.331%; route: 1.973, 63.232%; tC2Q: 0.232, 7.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path124</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>3.186</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>memory_ctrl/sdram_address_0_s0/I1</td>
</tr>
<tr>
<td>3.735</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>3.738</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n386_s5/I1</td>
</tr>
<tr>
<td>5.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n386_s5/F</td>
</tr>
<tr>
<td>5.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 41.478%; route: 1.589, 51.068%; tC2Q: 0.232, 7.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path125</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>3.186</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>memory_ctrl/sdram_address_0_s0/I1</td>
</tr>
<tr>
<td>3.735</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>3.738</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n384_s5/I1</td>
</tr>
<tr>
<td>5.008</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n384_s5/F</td>
</tr>
<tr>
<td>5.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 41.478%; route: 1.589, 51.068%; tC2Q: 0.232, 7.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path126</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td>vdp4/u_v9958/IRAMADR_0_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C32[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_0_s1/Q</td>
</tr>
<tr>
<td>3.186</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>memory_ctrl/sdram_address_0_s0/I1</td>
</tr>
<tr>
<td>3.735</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_0_s0/F</td>
</tr>
<tr>
<td>3.738</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>memory_ctrl/vram/n45_s0/I0</td>
</tr>
<tr>
<td>4.109</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n45_s0/F</td>
</tr>
<tr>
<td>4.632</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>memory_ctrl/vram/u_sdram/n388_s5/I1</td>
</tr>
<tr>
<td>5.003</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n388_s5/F</td>
</tr>
<tr>
<td>5.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_DQM_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.291, 41.555%; route: 1.584, 50.977%; tC2Q: 0.232, 7.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path127</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td>vdp4/u_v9958/IRAMADR_7_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C29[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_7_s1/Q</td>
</tr>
<tr>
<td>2.811</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>memory_ctrl/sdram_address_7_s0/I1</td>
</tr>
<tr>
<td>3.328</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_7_s0/F</td>
</tr>
<tr>
<td>3.989</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n359_s15/I0</td>
</tr>
<tr>
<td>4.360</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s15/F</td>
</tr>
<tr>
<td>4.531</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n359_s14/I1</td>
</tr>
<tr>
<td>4.993</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s14/F</td>
</tr>
<tr>
<td>4.993</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 43.591%; route: 1.515, 48.918%; tC2Q: 0.232, 7.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path128</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.377</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R43C29[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.178</td>
<td>1.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C31[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 21.703%; route: 3.137, 47.378%; tC2Q: 2.047, 30.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path129</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.377</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R43C29[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.178</td>
<td>1.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C31[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 21.703%; route: 3.137, 47.378%; tC2Q: 2.047, 30.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path130</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.377</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R43C29[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.178</td>
<td>1.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C31[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 21.703%; route: 3.137, 47.378%; tC2Q: 2.047, 30.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path131</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.377</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R43C29[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.178</td>
<td>1.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C31[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_13_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_13_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C31[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 21.703%; route: 3.137, 47.378%; tC2Q: 2.047, 30.919%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path132</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_4_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_4_s1/Q</td>
</tr>
<tr>
<td>2.766</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>memory_ctrl/sdram_address_4_s0/I1</td>
</tr>
<tr>
<td>3.283</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C28[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_4_s0/F</td>
</tr>
<tr>
<td>3.536</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n368_s15/I0</td>
</tr>
<tr>
<td>3.989</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n368_s15/F</td>
</tr>
<tr>
<td>4.402</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n368_s14/I1</td>
</tr>
<tr>
<td>4.951</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n368_s14/F</td>
</tr>
<tr>
<td>4.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.519, 49.712%; route: 1.305, 42.695%; tC2Q: 0.232, 7.593%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path133</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.505</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R4C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
</tr>
<tr>
<td>0.924</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I0</td>
</tr>
<tr>
<td>1.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>1.671</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s2/I1</td>
</tr>
<tr>
<td>2.042</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s2/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I3</td>
</tr>
<tr>
<td>2.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R7C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.275</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/I2</td>
</tr>
<tr>
<td>4.602</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/F</td>
</tr>
<tr>
<td>4.962</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[2][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.785, 37.827%; route: 2.702, 57.256%; tC2Q: 0.232, 4.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path134</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1529_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td>vdp4/u_v9958/n1529_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R25C50[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1529_s1/Q</td>
</tr>
<tr>
<td>3.672</td>
<td>1.544</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>memory_ctrl/sdram_din_9_s0/I0</td>
</tr>
<tr>
<td>4.043</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_9_s0/F</td>
</tr>
<tr>
<td>4.537</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td>memory_ctrl/vram/n55_s0/I0</td>
</tr>
<tr>
<td>4.908</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n55_s0/F</td>
</tr>
<tr>
<td>4.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_25_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_25_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.742, 24.631%; route: 2.038, 67.668%; tC2Q: 0.232, 7.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path135</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1529_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td>vdp4/u_v9958/n1529_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R25C50[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1529_s1/Q</td>
</tr>
<tr>
<td>3.762</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>memory_ctrl/sdram_din_13_s0/I0</td>
</tr>
<tr>
<td>4.279</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_13_s0/F</td>
</tr>
<tr>
<td>4.532</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>memory_ctrl/vram/n51_s0/I0</td>
</tr>
<tr>
<td>4.903</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n51_s0/F</td>
</tr>
<tr>
<td>4.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/dq_out_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>memory_ctrl/vram/u_sdram/dq_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 29.533%; route: 1.887, 62.751%; tC2Q: 0.232, 7.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path136</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1529_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td>vdp4/u_v9958/n1529_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R25C50[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1529_s1/Q</td>
</tr>
<tr>
<td>3.762</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>memory_ctrl/sdram_din_13_s0/I0</td>
</tr>
<tr>
<td>4.279</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_13_s0/F</td>
</tr>
<tr>
<td>4.903</td>
<td>0.624</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>memory_ctrl/vram/MemDin_13_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_13_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C28[0][B]</td>
<td>memory_ctrl/vram/MemDin_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 17.194%; route: 2.258, 75.090%; tC2Q: 0.232, 7.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path137</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R4C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
</tr>
<tr>
<td>0.924</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I0</td>
</tr>
<tr>
<td>1.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>1.671</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s2/I1</td>
</tr>
<tr>
<td>2.042</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s2/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I3</td>
</tr>
<tr>
<td>2.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R7C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.275</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/I2</td>
</tr>
<tr>
<td>4.602</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.785, 38.025%; route: 2.677, 57.032%; tC2Q: 0.232, 4.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path138</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/cycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R4C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/cycle_1_s0/Q</td>
</tr>
<tr>
<td>0.924</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n355_s1/I0</td>
</tr>
<tr>
<td>1.494</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s1/F</td>
</tr>
<tr>
<td>1.671</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n775_s2/I1</td>
</tr>
<tr>
<td>2.042</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R8C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n775_s2/F</td>
</tr>
<tr>
<td>2.460</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n355_s0/I3</td>
</tr>
<tr>
<td>2.977</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R7C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n355_s0/F</td>
</tr>
<tr>
<td>4.275</td>
<td>1.298</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/I2</td>
</tr>
<tr>
<td>4.602</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s3/F</td>
</tr>
<tr>
<td>4.938</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_8_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.785, 38.025%; route: 2.677, 57.032%; tC2Q: 0.232, 4.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path139</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>vdp4/u_v9958/IRAMADR_9_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_9_s1/Q</td>
</tr>
<tr>
<td>2.645</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td>memory_ctrl/sdram_address_9_s0/I1</td>
</tr>
<tr>
<td>3.016</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_9_s0/F</td>
</tr>
<tr>
<td>3.587</td>
<td>0.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n377_s16/I0</td>
</tr>
<tr>
<td>4.157</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n377_s16/F</td>
</tr>
<tr>
<td>4.329</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n377_s14/I2</td>
</tr>
<tr>
<td>4.899</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n377_s14/F</td>
</tr>
<tr>
<td>4.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.511, 50.312%; route: 1.260, 41.963%; tC2Q: 0.232, 7.725%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path140</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.101</td>
<td>1.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C54[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C54[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C54[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.631%; route: 3.146, 48.084%; tC2Q: 2.047, 31.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path141</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.101</td>
<td>1.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C54[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C54[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C54[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.631%; route: 3.146, 48.084%; tC2Q: 2.047, 31.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path142</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.101</td>
<td>1.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C54[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C54[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_15_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_15_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C54[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.631%; route: 3.146, 48.084%; tC2Q: 2.047, 31.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path143</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.101</td>
<td>1.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C54[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C54[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_15_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_15_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C54[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.631%; route: 3.146, 48.084%; tC2Q: 2.047, 31.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path144</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td>vdp4/u_v9958/IRAMADR_11_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C29[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_11_s1/Q</td>
</tr>
<tr>
<td>2.540</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>memory_ctrl/sdram_address_11_s0/I1</td>
</tr>
<tr>
<td>2.993</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_11_s0/F</td>
</tr>
<tr>
<td>3.658</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td>memory_ctrl/vram/u_sdram/n371_s16/I0</td>
</tr>
<tr>
<td>4.175</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n371_s16/F</td>
</tr>
<tr>
<td>4.422</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n371_s14/I2</td>
</tr>
<tr>
<td>4.884</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n371_s14/F</td>
</tr>
<tr>
<td>4.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.432, 47.923%; route: 1.324, 44.313%; tC2Q: 0.232, 7.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path145</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.554</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_14_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>vdp4/u_v9958/IRAMADR_14_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_14_s1/Q</td>
</tr>
<tr>
<td>2.645</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>memory_ctrl/sdram_address_14_s0/I0</td>
</tr>
<tr>
<td>3.016</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s0/F</td>
</tr>
<tr>
<td>3.024</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n362_s11/I0</td>
</tr>
<tr>
<td>3.541</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s11/F</td>
</tr>
<tr>
<td>3.955</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n362_s10/I1</td>
</tr>
<tr>
<td>4.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s10/F</td>
</tr>
<tr>
<td>4.330</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n362_s8/I3</td>
</tr>
<tr>
<td>4.879</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s8/F</td>
</tr>
<tr>
<td>4.879</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.808, 60.606%; route: 0.943, 31.618%; tC2Q: 0.232, 7.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path146</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.311</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>141.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>142.089</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>psg1/n1366_s1/I1</td>
</tr>
<tr>
<td>142.659</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1366_s1/F</td>
</tr>
<tr>
<td>142.660</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>psg1/n1366_s0/I0</td>
</tr>
<tr>
<td>143.215</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C6[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1366_s0/F</td>
</tr>
<tr>
<td>143.766</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>psg1/env_vol_1_s1/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s1</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>psg1/env_vol_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 57.127%; route: 1.000, 34.802%; tC2Q: 0.232, 8.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path147</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.891</td>
<td>2.002</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>141.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/Q</td>
</tr>
<tr>
<td>141.311</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td>psg1/n1367_s2/I2</td>
</tr>
<tr>
<td>141.828</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R5C6[1][B]</td>
<td style=" background: #97FFFF;">psg1/n1367_s2/F</td>
</tr>
<tr>
<td>142.089</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>psg1/n1366_s1/I1</td>
</tr>
<tr>
<td>142.659</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">psg1/n1366_s1/F</td>
</tr>
<tr>
<td>142.660</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>psg1/n1366_s0/I0</td>
</tr>
<tr>
<td>143.215</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R3C6[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1366_s0/F</td>
</tr>
<tr>
<td>143.766</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>psg1/env_vol_1_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psg1/env_vol_1_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>psg1/env_vol_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.759</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.002, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.642, 57.127%; route: 1.000, 34.802%; tC2Q: 0.232, 8.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path148</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.059</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C43[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.765%; route: 3.104, 47.746%; tC2Q: 2.047, 31.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path149</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.059</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_21_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_21_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C43[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.765%; route: 3.104, 47.746%; tC2Q: 2.047, 31.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path150</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.059</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C43[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.765%; route: 3.104, 47.746%; tC2Q: 2.047, 31.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path151</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.059</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C43[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_21_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_21_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C43[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.765%; route: 3.104, 47.746%; tC2Q: 2.047, 31.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path152</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.055</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_17_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_17_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C44[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.776%; route: 3.101, 47.717%; tC2Q: 2.047, 31.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path153</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.055</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_17_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_17_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C44[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.776%; route: 3.101, 47.717%; tC2Q: 2.047, 31.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path154</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.055</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C44[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_17_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_17_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C44[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.776%; route: 3.101, 47.717%; tC2Q: 2.047, 31.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path155</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.053</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C52[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C52[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_14_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_14_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C52[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.783%; route: 3.098, 47.699%; tC2Q: 2.047, 31.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path156</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.053</td>
<td>1.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C44[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C44[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_18_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_18_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C44[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.783%; route: 3.098, 47.699%; tC2Q: 2.047, 31.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path157</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.051</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C51[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C51[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_23_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_23_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C51[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.788%; route: 3.097, 47.687%; tC2Q: 2.047, 31.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path158</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.051</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C51[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C51[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_8_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_8_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C51[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.788%; route: 3.097, 47.687%; tC2Q: 2.047, 31.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path159</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.051</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C50[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.788%; route: 3.097, 47.687%; tC2Q: 2.047, 31.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path160</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.051</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C51[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C51[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_23_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_23_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C51[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.788%; route: 3.097, 47.687%; tC2Q: 2.047, 31.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path161</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.051</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_8_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_8_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C50[1][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.788%; route: 3.097, 47.687%; tC2Q: 2.047, 31.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path162</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.051</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C51[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C51[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_8_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_8_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C51[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.788%; route: 3.097, 47.687%; tC2Q: 2.047, 31.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path163</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.051</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_9_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_9_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C50[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.788%; route: 3.097, 47.687%; tC2Q: 2.047, 31.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path164</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.051</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C51[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_23_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C51[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_23_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_23_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C51[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.788%; route: 3.097, 47.687%; tC2Q: 2.047, 31.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path165</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.051</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C51[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C51[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_9_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_9_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C51[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.788%; route: 3.097, 47.687%; tC2Q: 2.047, 31.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path166</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.051</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C51[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C51[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_8_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_8_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C51[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.788%; route: 3.097, 47.687%; tC2Q: 2.047, 31.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path167</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.587</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.051</td>
<td>1.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C50[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_9_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_9_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C50[1][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.788%; route: 3.097, 47.687%; tC2Q: 2.047, 31.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path168</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.049</td>
<td>1.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_14_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_14_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C53[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.795%; route: 3.095, 47.670%; tC2Q: 2.047, 31.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path169</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.049</td>
<td>1.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_16_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_16_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C45[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.795%; route: 3.095, 47.670%; tC2Q: 2.047, 31.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path170</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.049</td>
<td>1.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C45[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C45[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C45[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.795%; route: 3.095, 47.670%; tC2Q: 2.047, 31.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path171</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.049</td>
<td>1.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C43[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_16_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_16_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C43[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.795%; route: 3.095, 47.670%; tC2Q: 2.047, 31.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path172</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.049</td>
<td>1.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C51[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C51[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C51[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.795%; route: 3.095, 47.670%; tC2Q: 2.047, 31.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path173</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.049</td>
<td>1.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C43[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_21_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_21_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C43[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.795%; route: 3.095, 47.670%; tC2Q: 2.047, 31.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path174</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.049</td>
<td>1.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C45[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C45[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_11_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_11_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C45[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.795%; route: 3.095, 47.670%; tC2Q: 2.047, 31.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path175</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.049</td>
<td>1.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C53[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C53[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.795%; route: 3.095, 47.670%; tC2Q: 2.047, 31.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path176</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.049</td>
<td>1.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C43[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C43[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_16_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_16_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C43[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.795%; route: 3.095, 47.670%; tC2Q: 2.047, 31.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path177</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.049</td>
<td>1.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C51[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C51[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C51[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.795%; route: 3.095, 47.670%; tC2Q: 2.047, 31.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path178</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.049</td>
<td>1.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C43[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C43[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_21_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_21_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C43[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.795%; route: 3.095, 47.670%; tC2Q: 2.047, 31.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path179</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.049</td>
<td>1.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C45[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_11_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_11_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C45[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.795%; route: 3.095, 47.670%; tC2Q: 2.047, 31.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path180</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.045</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_16_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_16_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C50[0][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.807%; route: 3.091, 47.640%; tC2Q: 2.047, 31.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path181</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.045</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[2][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[2][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_17_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_17_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C45[2][B]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.807%; route: 3.091, 47.640%; tC2Q: 2.047, 31.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path182</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.045</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C50[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_16_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_16_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C50[0][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.807%; route: 3.091, 47.640%; tC2Q: 2.047, 31.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path183</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[3][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C47[3][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.382</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C47[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.844</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R44C47[2][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.045</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[2][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C45[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_17_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_17_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C45[2][A]</td>
<td>vdp4/hdmi_pal/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.350, 20.807%; route: 3.091, 47.640%; tC2Q: 2.047, 31.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path184</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/n1529_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemDin_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td>vdp4/u_v9958/n1529_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R25C50[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/n1529_s1/Q</td>
</tr>
<tr>
<td>3.762</td>
<td>1.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>memory_ctrl/sdram_din_15_s0/I0</td>
</tr>
<tr>
<td>4.279</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C28[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_din_15_s0/F</td>
</tr>
<tr>
<td>4.825</td>
<td>0.546</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemDin_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>memory_ctrl/vram/MemDin_15_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/MemDin_15_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>memory_ctrl/vram/MemDin_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 17.652%; route: 2.180, 74.426%; tC2Q: 0.232, 7.921%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path185</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.377</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R43C29[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.030</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C42[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C42[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C42[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.201%; route: 2.988, 46.169%; tC2Q: 2.047, 31.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path186</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.377</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R43C29[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.030</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C42[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C42[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C42[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.201%; route: 2.988, 46.169%; tC2Q: 2.047, 31.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path187</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/IRAMADR_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>vdp4/u_v9958/IRAMADR_5_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/IRAMADR_5_s1/Q</td>
</tr>
<tr>
<td>2.617</td>
<td>0.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[1][B]</td>
<td>memory_ctrl/sdram_address_5_s0/I1</td>
</tr>
<tr>
<td>3.070</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C28[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_5_s0/F</td>
</tr>
<tr>
<td>3.488</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n365_s15/I0</td>
</tr>
<tr>
<td>3.859</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s15/F</td>
</tr>
<tr>
<td>4.273</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n365_s14/I1</td>
</tr>
<tr>
<td>4.822</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s14/F</td>
</tr>
<tr>
<td>4.822</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td>9.433</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.652</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.373, 46.927%; route: 1.321, 45.143%; tC2Q: 0.232, 7.929%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path188</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.377</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R43C29[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.026</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C42[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][0]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.214%; route: 2.985, 46.138%; tC2Q: 2.047, 31.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path189</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.612</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1812.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.377</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R43C29[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1812.026</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C42[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C42[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_20_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_20_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C42[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][0]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.214%; route: 2.985, 46.138%; tC2Q: 2.047, 31.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path190</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/busy_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>memory_ctrl/vram/busy_s4/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>38</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s4/Q</td>
</tr>
<tr>
<td>0.906</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n325_s11/I2</td>
</tr>
<tr>
<td>1.423</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C27[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n325_s11/F</td>
</tr>
<tr>
<td>1.951</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n709_s1/I2</td>
</tr>
<tr>
<td>2.404</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n709_s1/F</td>
</tr>
<tr>
<td>3.102</td>
<td>0.699</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s6/I0</td>
</tr>
<tr>
<td>3.473</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C27[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_9_s6/F</td>
</tr>
<tr>
<td>3.482</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s5/I1</td>
</tr>
<tr>
<td>4.052</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C27[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s5/F</td>
</tr>
<tr>
<td>4.053</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[2][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s4/I0</td>
</tr>
<tr>
<td>4.515</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C27[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s4/F</td>
</tr>
<tr>
<td>4.843</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.373, 51.590%; route: 1.995, 43.366%; tC2Q: 0.232, 5.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path191</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.377</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R43C29[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.995</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C31[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.322%; route: 2.953, 45.877%; tC2Q: 2.047, 31.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path192</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.377</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R43C29[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.995</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C31[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.322%; route: 2.953, 45.877%; tC2Q: 2.047, 31.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path193</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.377</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R43C29[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.995</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[1][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C31[1][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][1]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.322%; route: 2.953, 45.877%; tC2Q: 2.047, 31.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path194</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.377</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R43C29[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.995</td>
<td>1.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[1][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C31[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C31[1][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[3][1]_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.322%; route: 2.953, 45.877%; tC2Q: 2.047, 31.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path195</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_n_w_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMCC_IN_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.612</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][B]</td>
<td style=" font-weight:bold;">vdp4/reset_n_w_s0/I0</td>
</tr>
<tr>
<td>1808.167</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R13C41[2][B]</td>
<td style=" background: #97FFFF;">vdp4/reset_n_w_s0/F</td>
</tr>
<tr>
<td>1809.022</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>vdp4/u_v9958/U_SPRITE/n1318_s3/I0</td>
</tr>
<tr>
<td>1809.571</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C37[0][B]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n1318_s3/F</td>
</tr>
<tr>
<td>1809.573</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C37[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n1392_s5/I2</td>
</tr>
<tr>
<td>1810.128</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C37[1][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n1392_s5/F</td>
</tr>
<tr>
<td>1810.530</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n1392_s4/I3</td>
</tr>
<tr>
<td>1811.100</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n1392_s4/F</td>
</tr>
<tr>
<td>1811.278</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td>vdp4/u_v9958/U_SPRITE/n1122_s2/I1</td>
</tr>
<tr>
<td>1811.848</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C38[3][A]</td>
<td style=" background: #97FFFF;">vdp4/u_v9958/U_SPRITE/n1122_s2/F</td>
</tr>
<tr>
<td>1811.992</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_SPRITE/SPINFORAMCC_IN_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMCC_IN_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMCC_IN_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>vdp4/u_v9958/U_SPRITE/SPINFORAMCC_IN_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.799, 43.499%; route: 1.581, 24.563%; tC2Q: 2.055, 31.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path196</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.377</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R43C29[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.991</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C31[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C31[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C31[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[0][1]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.335%; route: 2.950, 45.846%; tC2Q: 2.047, 31.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path197</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.377</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R43C29[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.991</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C31[0][A]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][0]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.335%; route: 2.950, 45.846%; tC2Q: 2.047, 31.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path198</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.377</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R43C29[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.991</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C31[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C31[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C31[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[1][1]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.335%; route: 2.950, 45.846%; tC2Q: 2.047, 31.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path199</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1811.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/hdmi_reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.604</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" font-weight:bold;">vdp4/hdmi_reset_s2/I1</td>
</tr>
<tr>
<td>1808.121</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>114</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_reset_s2/F</td>
</tr>
<tr>
<td>1809.997</td>
<td>1.876</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[3][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/I3</td>
</tr>
<tr>
<td>1810.368</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R43C29[3][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s3/F</td>
</tr>
<tr>
<td>1810.377</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C29[2][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/I1</td>
</tr>
<tr>
<td>1810.926</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>128</td>
<td>R43C29[2][B]</td>
<td style=" background: #97FFFF;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/n4054_s2/F</td>
</tr>
<tr>
<td>1811.991</td>
<td>1.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[0][B]</td>
<td style=" font-weight:bold;">vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C31[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0/CLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0</td>
</tr>
<tr>
<td>1816.639</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C31[0][B]</td>
<td>vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_packet[2][0]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 22.335%; route: 2.950, 45.846%; tC2Q: 2.047, 31.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path200</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ex_bus_wr_n_ff_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>5.123</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>27</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/Q</td>
</tr>
<tr>
<td>6.105</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C23[0][A]</td>
<td>n457_s7/I2</td>
</tr>
<tr>
<td>6.567</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C23[0][A]</td>
<td style=" background: #97FFFF;">n457_s7/F</td>
</tr>
<tr>
<td>6.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][A]</td>
<td style=" font-weight:bold;">ex_bus_wr_n_ff_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.503</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C23[0][A]</td>
<td>ex_bus_wr_n_ff_s1/CLK</td>
</tr>
<tr>
<td>9.468</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C23[0][A]</td>
<td>ex_bus_wr_n_ff_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 27.572%; route: 0.982, 58.582%; tC2Q: 0.232, 13.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/audioclkd/n126_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_audio:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_audio</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>32</td>
<td>R41C43[2][B]</td>
<td>vdp4/audioclkd/clkd_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C43[2][B]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/n126_s0/I0</td>
</tr>
<tr>
<td>0.346</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C43[2][B]</td>
<td style=" background: #97FFFF;">vdp4/audioclkd/n126_s0/F</td>
</tr>
<tr>
<td>0.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C43[2][B]</td>
<td style=" font-weight:bold;">vdp4/audioclkd/clkd_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C43[2][B]</td>
<td>vdp4/audioclkd/clkd_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C43[2][B]</td>
<td>vdp4/audioclkd/clkd_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 99.294%; route: 0.000, 0.000%; tC2Q: 0.002, 0.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[1][A]</td>
<td>audio_sample_6_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C22[1][A]</td>
<td style=" font-weight:bold;">audio_sample_6_s0/Q</td>
</tr>
<tr>
<td>37.967</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C36</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C36</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C36</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 72.912%; tC2Q: 0.202, 27.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td>audio_sample_1_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C24[2][B]</td>
<td style=" font-weight:bold;">audio_sample_1_s0/Q</td>
</tr>
<tr>
<td>37.982</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C35</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C35</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C35</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.559, 73.452%; tC2Q: 0.202, 26.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[1][A]</td>
<td>audio_sample_4_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C24[1][A]</td>
<td style=" font-weight:bold;">audio_sample_4_s0/Q</td>
</tr>
<tr>
<td>37.982</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C36</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C36</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C36</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.559, 73.452%; tC2Q: 0.202, 26.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][B]</td>
<td>audio_sample_3_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][B]</td>
<td style=" font-weight:bold;">audio_sample_3_s0/Q</td>
</tr>
<tr>
<td>37.982</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C35</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C35</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C35</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.559, 73.452%; tC2Q: 0.202, 26.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td>audio_sample_2_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C24[0][A]</td>
<td style=" font-weight:bold;">audio_sample_2_s0/Q</td>
</tr>
<tr>
<td>37.982</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C35</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C35</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C35</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.559, 73.452%; tC2Q: 0.202, 26.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C24[2][A]</td>
<td>audio_sample_0_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R38C24[2][A]</td>
<td style=" font-weight:bold;">audio_sample_0_s0/Q</td>
</tr>
<tr>
<td>37.982</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C35</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s4/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C35</td>
<td>vdp4/audio_sample_word0[1]_0_s4/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C35</td>
<td>vdp4/audio_sample_word0[1]_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.559, 73.452%; tC2Q: 0.202, 26.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[1][A]</td>
<td>audio_sample_12_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C23[1][A]</td>
<td style=" font-weight:bold;">audio_sample_12_s0/Q</td>
</tr>
<tr>
<td>38.089</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C37</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.666, 76.721%; tC2Q: 0.202, 23.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[2][B]</td>
<td>audio_sample_15_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C23[2][B]</td>
<td style=" font-weight:bold;">audio_sample_15_s0/Q</td>
</tr>
<tr>
<td>38.104</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C37</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.681, 77.121%; tC2Q: 0.202, 22.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[2][A]</td>
<td>audio_sample_14_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C23[2][A]</td>
<td style=" font-weight:bold;">audio_sample_14_s0/Q</td>
</tr>
<tr>
<td>38.104</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C37</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.681, 77.121%; tC2Q: 0.202, 22.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[1][B]</td>
<td>audio_sample_13_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C23[1][B]</td>
<td style=" font-weight:bold;">audio_sample_13_s0/Q</td>
</tr>
<tr>
<td>38.104</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s10/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C37</td>
<td>vdp4/audio_sample_word0[1]_0_s10/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C37</td>
<td>vdp4/audio_sample_word0[1]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.681, 77.121%; tC2Q: 0.202, 22.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[2][B]</td>
<td>audio_sample_9_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C22[2][B]</td>
<td style=" font-weight:bold;">audio_sample_9_s0/Q</td>
</tr>
<tr>
<td>38.104</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C36</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C36</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C36</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.681, 77.121%; tC2Q: 0.202, 22.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td>audio_sample_8_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C22[2][A]</td>
<td style=" font-weight:bold;">audio_sample_8_s0/Q</td>
</tr>
<tr>
<td>38.104</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C36</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C36</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C36</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.681, 77.121%; tC2Q: 0.202, 22.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[0][B]</td>
<td>audio_sample_5_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C22[0][B]</td>
<td style=" font-weight:bold;">audio_sample_5_s0/Q</td>
</tr>
<tr>
<td>38.104</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C36</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C36</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C36</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.681, 77.121%; tC2Q: 0.202, 22.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td>audio_sample_7_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C22[1][B]</td>
<td style=" font-weight:bold;">audio_sample_7_s0/Q</td>
</tr>
<tr>
<td>38.119</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C36</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s6/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C36</td>
<td>vdp4/audio_sample_word0[1]_0_s6/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C36</td>
<td>vdp4/audio_sample_word0[1]_0_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 77.507%; tC2Q: 0.202, 22.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[0][A]</td>
<td>audio_sample_10_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C23[0][A]</td>
<td style=" font-weight:bold;">audio_sample_10_s0/Q</td>
</tr>
<tr>
<td>38.131</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C36</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C36</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C36</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.708, 77.806%; tC2Q: 0.202, 22.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.147</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.623</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_sample_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[0][B]</td>
<td>audio_sample_11_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C23[0][B]</td>
<td style=" font-weight:bold;">audio_sample_11_s0/Q</td>
</tr>
<tr>
<td>38.147</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C36</td>
<td style=" font-weight:bold;">vdp4/audio_sample_word0[1]_0_s8/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C36</td>
<td>vdp4/audio_sample_word0[1]_0_s8/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
<tr>
<td>38.623</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C36</td>
<td>vdp4/audio_sample_word0[1]_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 78.170%; tC2Q: 0.202, 21.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td>memory_ctrl/vram/data_4_s0/CLK</td>
</tr>
<tr>
<td>18.904</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C27[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_4_s0/Q</td>
</tr>
<tr>
<td>19.021</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[3][B]</td>
<td>memory_ctrl/vram/sdram_dout16_4_s/I1</td>
</tr>
<tr>
<td>19.385</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C27[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_4_s/F</td>
</tr>
<tr>
<td>19.742</td>
<td>0.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>56</td>
<td>R20C53[1][B]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>20.166</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_4_s0/G</td>
</tr>
<tr>
<td>20.201</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_4_s0</td>
</tr>
<tr>
<td>20.212</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C27[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.464</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 35.013%; route: 0.475, 45.652%; tC2Q: 0.201, 19.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.648, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>memory_ctrl/vram/data_15_s0/CLK</td>
</tr>
<tr>
<td>18.904</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_15_s0/Q</td>
</tr>
<tr>
<td>19.021</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>memory_ctrl/vram/sdram_dout16_15_s/I1</td>
</tr>
<tr>
<td>19.253</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_15_s/F</td>
</tr>
<tr>
<td>19.492</td>
<td>0.239</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>56</td>
<td>R20C53[1][B]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.868</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_15_s0/G</td>
</tr>
<tr>
<td>19.903</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_15_s0</td>
</tr>
<tr>
<td>19.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 29.405%; route: 0.356, 45.119%; tC2Q: 0.201, 25.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.350, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>memory_ctrl/vram/data_9_s0/CLK</td>
</tr>
<tr>
<td>18.904</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_9_s0/Q</td>
</tr>
<tr>
<td>19.021</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][A]</td>
<td>memory_ctrl/vram/sdram_dout16_9_s/I1</td>
</tr>
<tr>
<td>19.253</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C28[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_9_s/F</td>
</tr>
<tr>
<td>19.605</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>56</td>
<td>R20C53[1][B]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.875</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_9_s0/G</td>
</tr>
<tr>
<td>19.910</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_9_s0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C28[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.701%; route: 0.470, 52.032%; tC2Q: 0.201, 22.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.357, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>memory_ctrl/vram/data_12_s0/CLK</td>
</tr>
<tr>
<td>18.904</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_12_s0/Q</td>
</tr>
<tr>
<td>19.021</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>memory_ctrl/vram/sdram_dout16_12_s/I1</td>
</tr>
<tr>
<td>19.253</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C27[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_12_s/F</td>
</tr>
<tr>
<td>19.605</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>56</td>
<td>R20C53[1][B]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.875</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_12_s0/G</td>
</tr>
<tr>
<td>19.910</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_12_s0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>memory_ctrl/vdp_dout_ff_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 25.701%; route: 0.470, 52.032%; tC2Q: 0.201, 22.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.357, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/CpuDbo_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td>cpu1/u0/DO_3_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R35C20[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_3_s0/Q</td>
</tr>
<tr>
<td>38.407</td>
<td>0.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td style=" font-weight:bold;">vdp4/CpuDbo_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>vdp4/CpuDbo_3_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/CpuDbo_3_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C40[1][B]</td>
<td>vdp4/CpuDbo_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.983, 82.960%; tC2Q: 0.202, 17.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td>memory_ctrl/vram/data_8_s0/CLK</td>
</tr>
<tr>
<td>18.904</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C28[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_8_s0/Q</td>
</tr>
<tr>
<td>19.021</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][B]</td>
<td>memory_ctrl/vram/sdram_dout16_8_s/I1</td>
</tr>
<tr>
<td>19.385</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C28[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_8_s/F</td>
</tr>
<tr>
<td>19.737</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>56</td>
<td>R20C53[1][B]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.875</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_8_s0/G</td>
</tr>
<tr>
<td>19.910</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_8_s0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C28[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 35.180%; route: 0.470, 45.394%; tC2Q: 0.201, 19.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.357, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.179</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td>memory_ctrl/vram/data_10_s0/CLK</td>
</tr>
<tr>
<td>18.904</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_10_s0/Q</td>
</tr>
<tr>
<td>19.021</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td>memory_ctrl/vram/sdram_dout16_10_s/I1</td>
</tr>
<tr>
<td>19.385</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_10_s/F</td>
</tr>
<tr>
<td>19.742</td>
<td>0.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>56</td>
<td>R20C53[1][B]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.875</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_10_s0/G</td>
</tr>
<tr>
<td>19.910</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_10_s0</td>
</tr>
<tr>
<td>19.921</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>memory_ctrl/vdp_dout_ff_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 35.013%; route: 0.475, 45.652%; tC2Q: 0.201, 19.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.357, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vdp_dout_ff_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_VideoDLClk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>memory_ctrl/vram/data_14_s0/CLK</td>
</tr>
<tr>
<td>18.904</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_14_s0/Q</td>
</tr>
<tr>
<td>19.021</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[2][A]</td>
<td>memory_ctrl/vram/sdram_dout16_14_s/I1</td>
</tr>
<tr>
<td>19.385</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C28[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_14_s/F</td>
</tr>
<tr>
<td>19.742</td>
<td>0.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vdp_dout_ff_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_VideoDLClk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>56</td>
<td>R20C53[1][B]</td>
<td>vdp4/u_v9958/U_SSG/FF_VIDEO_DL_CLK_s0/Q</td>
</tr>
<tr>
<td>19.868</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_14_s0/G</td>
</tr>
<tr>
<td>19.903</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>memory_ctrl/vdp_dout_ff_14_s0</td>
</tr>
<tr>
<td>19.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C28[0][B]</td>
<td>memory_ctrl/vdp_dout_ff_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.166</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 35.013%; route: 0.475, 45.652%; tC2Q: 0.201, 19.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.350, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.944</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>141.499</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>143.527</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>142.659</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>142.773</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>142.738</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>142.585</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.966%; route: 2.028, 43.725%; tC2Q: 2.055, 44.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.944</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>141.499</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>143.527</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>142.659</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>142.773</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>142.738</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>142.585</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.966%; route: 2.028, 43.725%; tC2Q: 2.055, 44.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>143.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.944</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>141.499</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>143.527</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>142.659</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>142.773</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>142.738</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>142.585</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.852</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.966%; route: 2.028, 43.725%; tC2Q: 2.055, 44.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>421.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>418.722</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>419.277</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>421.305</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.436</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>420.557</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>420.522</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>420.371</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.966%; route: 2.028, 43.725%; tC2Q: 2.055, 44.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>421.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>418.722</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>419.277</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>421.305</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.436</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>420.557</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>420.522</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>420.371</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.966%; route: 2.028, 43.725%; tC2Q: 2.055, 44.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.934</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>421.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.371</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>416.667</td>
<td>416.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>416.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>418.722</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>419.277</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>421.305</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>418.518</td>
<td>418.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>418.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.436</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>420.557</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>420.522</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>420.371</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.966%; route: 2.028, 43.725%; tC2Q: 2.055, 44.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.312</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/add_816_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>142.810</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/add_816_s3/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>megaram1/mega1/SccCh/add_816_s3/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/mega1/SccCh/add_816_s3</td>
</tr>
<tr>
<td>148.312</td>
<td>-0.044</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[1][A]</td>
<td>megaram1/mega1/SccCh/add_816_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.186%; route: 1.357, 34.602%; tC2Q: 2.047, 52.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>142.810</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_scc_ram_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>megaram1/ff_scc_ram_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.186%; route: 1.357, 34.602%; tC2Q: 2.047, 52.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>142.810</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_ram_ena_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>megaram1/ff_ram_ena_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.186%; route: 1.357, 34.602%; tC2Q: 2.047, 52.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>142.810</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td>megaram1/ff_memreg[3]_0_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_0_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C26[0][A]</td>
<td>megaram1/ff_memreg[3]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.186%; route: 1.357, 34.602%; tC2Q: 2.047, 52.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>142.810</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>megaram1/ff_memreg[3]_1_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_1_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>megaram1/ff_memreg[3]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.186%; route: 1.357, 34.602%; tC2Q: 2.047, 52.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>142.810</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>megaram1/ff_memreg[3]_2_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>megaram1/ff_memreg[3]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.186%; route: 1.357, 34.602%; tC2Q: 2.047, 52.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>142.810</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td>megaram1/ff_memreg[3]_3_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C26[0][B]</td>
<td>megaram1/ff_memreg[3]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.186%; route: 1.357, 34.602%; tC2Q: 2.047, 52.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>142.810</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][A]</td>
<td>megaram1/ff_memreg[3]_4_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_4_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C25[0][A]</td>
<td>megaram1/ff_memreg[3]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.186%; route: 1.357, 34.602%; tC2Q: 2.047, 52.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[3]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>142.810</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[0][B]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[3]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][B]</td>
<td>megaram1/ff_memreg[3]_5_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[3]_5_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C25[0][B]</td>
<td>megaram1/ff_memreg[3]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.186%; route: 1.357, 34.602%; tC2Q: 2.047, 52.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>142.810</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>megaram1/ff_memreg[2]_0_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[2]_0_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>megaram1/ff_memreg[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.186%; route: 1.357, 34.602%; tC2Q: 2.047, 52.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>142.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_memreg[2]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>140.936</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>141.453</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>142.810</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C26[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_memreg[2]_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>148.391</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[0][A]</td>
<td>megaram1/ff_memreg[2]_1_s0/CLK</td>
</tr>
<tr>
<td>148.356</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>megaram1/ff_memreg[2]_1_s0</td>
</tr>
<tr>
<td>148.321</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C26[0][A]</td>
<td>megaram1/ff_memreg[2]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.186%; route: 1.357, 34.602%; tC2Q: 2.047, 52.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>263</td>
<td>R31C23[0][B]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.831</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>263</td>
<td>R31C23[0][B]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.831</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>cpu1/MREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>263</td>
<td>R31C23[0][B]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.831</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C4[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C4[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C4[0][A]</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>263</td>
<td>R31C23[0][B]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.831</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[1][B]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[1][B]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C4[1][B]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>263</td>
<td>R31C23[0][B]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.831</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C3[0][A]</td>
<td style=" font-weight:bold;">cpu1/MReq_Inhibit_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C3[0][A]</td>
<td>cpu1/MReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>4.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C3[0][A]</td>
<td>cpu1/MReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.630</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1810.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.612</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1808.167</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>1810.195</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>1816.521</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.966%; route: 2.028, 43.725%; tC2Q: 2.055, 44.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1810.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.612</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1808.167</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>1810.195</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>1816.521</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.966%; route: 2.028, 43.725%; tC2Q: 2.055, 44.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1810.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1816.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1805.557</td>
<td>1805.557</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>1805.557</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1807.612</td>
<td>2.055</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1808.167</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>1810.195</td>
<td>2.028</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1814.813</td>
<td>1814.813</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>1814.813</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>1815.495</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1816.709</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>1816.674</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>1816.521</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.896</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.256</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.966%; route: 2.028, 43.725%; tC2Q: 2.055, 44.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rst_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>memory_ctrl/vram/fail_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/fail_s0/Q</td>
</tr>
<tr>
<td>37.982</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][B]</td>
<td>n98_s1/I0</td>
</tr>
<tr>
<td>38.373</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C23[0][B]</td>
<td style=" background: #97FFFF;">n98_s1/F</td>
</tr>
<tr>
<td>38.510</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td style=" font-weight:bold;">rst_seq_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>rst_seq_0_s3/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rst_seq_0_s3</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>rst_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.332%; route: 0.696, 53.998%; tC2Q: 0.202, 15.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rst_seq_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>memory_ctrl/vram/fail_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/fail_s0/Q</td>
</tr>
<tr>
<td>37.982</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][B]</td>
<td>n98_s1/I0</td>
</tr>
<tr>
<td>38.373</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C23[0][B]</td>
<td style=" background: #97FFFF;">n98_s1/F</td>
</tr>
<tr>
<td>38.510</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[2][A]</td>
<td style=" font-weight:bold;">rst_seq_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[2][A]</td>
<td>rst_seq_1_s1/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>rst_seq_1_s1</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23[2][A]</td>
<td>rst_seq_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.332%; route: 0.696, 53.998%; tC2Q: 0.202, 15.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.112</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.622</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/fail_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reset3_n_ff_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>37.221</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td>memory_ctrl/vram/fail_s0/CLK</td>
</tr>
<tr>
<td>37.423</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/fail_s0/Q</td>
</tr>
<tr>
<td>37.982</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][B]</td>
<td>n98_s1/I0</td>
</tr>
<tr>
<td>38.373</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R32C23[0][B]</td>
<td style=" background: #97FFFF;">n98_s1/F</td>
</tr>
<tr>
<td>38.510</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td style=" font-weight:bold;">reset3_n_ff_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>37.712</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>38.576</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>reset3_n_ff_s0/CLK</td>
</tr>
<tr>
<td>38.611</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reset3_n_ff_s0</td>
</tr>
<tr>
<td>38.622</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23[1][B]</td>
<td>reset3_n_ff_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.355</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 30.332%; route: 0.696, 53.998%; tC2Q: 0.202, 15.670%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>140.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1930_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_vol_4_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.389</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[3][B]</td>
<td style=" font-weight:bold;">psg1/n1930_s0/I0</td>
</tr>
<tr>
<td>140.773</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C7[3][B]</td>
<td style=" background: #97FFFF;">psg1/n1930_s0/F</td>
</tr>
<tr>
<td>141.032</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">psg1/env_vol_4_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.269</td>
<td>1.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4/G</td>
</tr>
<tr>
<td>140.280</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>psg1/env_vol_4_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 17.919%; route: 0.259, 12.088%; tC2Q: 1.500, 69.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.380, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.090</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>279.481</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>280.767</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>279.696</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>279.785</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>279.820</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>279.971</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.083%; route: 1.285, 43.003%; tC2Q: 1.312, 43.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.090</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>279.481</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>280.767</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>279.696</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>279.785</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>279.820</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>279.971</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.083%; route: 1.285, 43.003%; tC2Q: 1.312, 43.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>280.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>279.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.778</td>
<td>277.778</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>277.778</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>279.090</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>279.481</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>280.767</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>279.696</td>
<td>1.918</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>279.785</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>279.820</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>279.971</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.083%; route: 1.285, 43.003%; tC2Q: 1.312, 43.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.703</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.989</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.003</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>2.038</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>2.191</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.083%; route: 1.285, 43.003%; tC2Q: 1.312, 43.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.703</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.989</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.003</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>2.038</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>2.191</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.083%; route: 1.285, 43.003%; tC2Q: 1.312, 43.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.703</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.989</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.918</td>
<td>1.918</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_R[1]</td>
<td>vdp4/clk_135_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.003</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>2.038</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>2.191</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.083%; route: 1.285, 43.003%; tC2Q: 1.312, 43.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>141.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>140.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>psg1/n1908_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>psg1/env_inc_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_env_reset:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.389</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td style=" font-weight:bold;">psg1/n1908_s0/I1</td>
</tr>
<tr>
<td>140.780</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R4C7[2][B]</td>
<td style=" background: #97FFFF;">psg1/n1908_s0/F</td>
</tr>
<tr>
<td>141.178</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">psg1/env_inc_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>138.889</td>
<td>138.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_env_reset</td>
</tr>
<tr>
<td>138.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R5C9[2][A]</td>
<td>psg1/env_reset_s0/Q</td>
</tr>
<tr>
<td>140.269</td>
<td>1.380</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>psg1/env_inc_s4/G</td>
</tr>
<tr>
<td>140.280</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>psg1/env_inc_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 17.085%; route: 0.398, 17.374%; tC2Q: 1.500, 65.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.380, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>1.691</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>2.574</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[0][B]</td>
<td style=" font-weight:bold;">counter_reset_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[0][B]</td>
<td>counter_reset_0_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_0_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C24[0][B]</td>
<td>counter_reset_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.916%; route: 0.883, 34.299%; tC2Q: 1.307, 50.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>1.691</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>2.574</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td style=" font-weight:bold;">counter_reset_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][A]</td>
<td>counter_reset_1_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_1_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C25[2][A]</td>
<td>counter_reset_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.916%; route: 0.883, 34.299%; tC2Q: 1.307, 50.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>1.691</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>2.574</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td style=" font-weight:bold;">counter_reset_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>counter_reset_2_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_2_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C24[1][B]</td>
<td>counter_reset_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.916%; route: 0.883, 34.299%; tC2Q: 1.307, 50.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>1.691</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>2.574</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[0][B]</td>
<td style=" font-weight:bold;">counter_reset_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[0][B]</td>
<td>counter_reset_3_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_3_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C25[0][B]</td>
<td>counter_reset_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.916%; route: 0.883, 34.299%; tC2Q: 1.307, 50.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>1.691</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>2.574</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][B]</td>
<td style=" font-weight:bold;">counter_reset_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[2][B]</td>
<td>counter_reset_4_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_4_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C25[2][B]</td>
<td>counter_reset_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.916%; route: 0.883, 34.299%; tC2Q: 1.307, 50.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>1.691</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>2.574</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td style=" font-weight:bold;">counter_reset_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>counter_reset_5_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_5_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C25[1][A]</td>
<td>counter_reset_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.916%; route: 0.883, 34.299%; tC2Q: 1.307, 50.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>1.691</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>2.574</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td style=" font-weight:bold;">counter_reset_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[1][A]</td>
<td>counter_reset_6_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_6_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C25[1][A]</td>
<td>counter_reset_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.916%; route: 0.883, 34.299%; tC2Q: 1.307, 50.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>1.691</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>2.574</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td style=" font-weight:bold;">counter_reset_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>counter_reset_7_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_7_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C25[0][A]</td>
<td>counter_reset_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.916%; route: 0.883, 34.299%; tC2Q: 1.307, 50.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>1.691</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>2.574</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td style=" font-weight:bold;">counter_reset_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][B]</td>
<td>counter_reset_8_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_8_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C24[1][B]</td>
<td>counter_reset_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.916%; route: 0.883, 34.299%; tC2Q: 1.307, 50.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>1.691</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>2.574</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][B]</td>
<td style=" font-weight:bold;">counter_reset_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C25[1][B]</td>
<td>counter_reset_9_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_9_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C25[1][B]</td>
<td>counter_reset_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.916%; route: 0.883, 34.299%; tC2Q: 1.307, 50.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>n164_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_reset_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.307</td>
<td>1.307</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[3][A]</td>
<td style=" font-weight:bold;">n164_s2/I0</td>
</tr>
<tr>
<td>1.691</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>974</td>
<td>R34C23[3][A]</td>
<td style=" background: #97FFFF;">n164_s2/F</td>
</tr>
<tr>
<td>2.574</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][B]</td>
<td style=" font-weight:bold;">counter_reset_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[2][B]</td>
<td>counter_reset_10_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_reset_10_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C24[2][B]</td>
<td>counter_reset_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 14.916%; route: 0.883, 34.299%; tC2Q: 1.307, 50.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.703</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.989</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer2</td>
</tr>
<tr>
<td>1.727</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>vdp4/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.083%; route: 1.285, 43.003%; tC2Q: 1.312, 43.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.703</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.989</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer1</td>
</tr>
<tr>
<td>1.727</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>vdp4/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.083%; route: 1.285, 43.003%; tC2Q: 1.312, 43.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/reset_w_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_reset:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_27m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_reset</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>68</td>
<td>R2C3[0][A]</td>
<td>dn3/n7_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>1.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/reset_w_s2/I0</td>
</tr>
<tr>
<td>1.703</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>979</td>
<td>R13C41[2][A]</td>
<td style=" background: #97FFFF;">vdp4/reset_w_s2/F</td>
</tr>
<tr>
<td>2.989</td>
<td>1.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">vdp4/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vdp4/serializer/gwSer0</td>
</tr>
<tr>
<td>1.727</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>vdp4/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 13.083%; route: 1.285, 43.003%; tC2Q: 1.312, 43.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu1/u0/A_i_14_s427</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>cpu1/u0/A_i_14_s427/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>cpu1/u0/A_i_14_s427/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psg1/audio_mix_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>psg1/audio_mix_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>psg1/audio_mix_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_block[0]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_block[0]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_block[0]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_vol[6]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_vol[6]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_mmr/u_reg/u_reg_ch/reg_vol[6]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_pg/keycode_II_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_pg/keycode_II_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_pg/keycode_II_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_pg/u_noise/poly_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_pg/u_noise/poly_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_pg/u_noise/poly_15_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_pg/u_noise/poly_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_pg/u_noise/poly_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_pg/u_noise/poly_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_eg/base_rate_II_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_eg/base_rate_II_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_eg/base_rate_II_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.553</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.553</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_108m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>opll/u_eg/rate_in_III_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.891</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>opll/u_eg/rate_in_III_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>opll/u_eg/rate_in_III_4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2542</td>
<td>ex_clk_27m_d</td>
<td>-0.492</td>
<td>1.621</td>
</tr>
<tr>
<td>2219</td>
<td>clk_108m</td>
<td>-2.218</td>
<td>0.261</td>
</tr>
<tr>
<td>979</td>
<td>reset_w</td>
<td>-0.942</td>
<td>2.036</td>
</tr>
<tr>
<td>974</td>
<td>n164_6</td>
<td>5.502</td>
<td>1.357</td>
</tr>
<tr>
<td>494</td>
<td>cenop_Z</td>
<td>5.897</td>
<td>2.699</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>31.888</td>
<td>2.265</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.796</td>
<td>1.399</td>
</tr>
<tr>
<td>263</td>
<td>Reset_s</td>
<td>2.127</td>
<td>2.131</td>
</tr>
<tr>
<td>164</td>
<td>clk_enable_3m6</td>
<td>6.795</td>
<td>2.147</td>
</tr>
<tr>
<td>128</td>
<td>n4054_5</td>
<td>4.215</td>
<td>1.948</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R31C54</td>
<td>91.67%</td>
</tr>
<tr>
<td>R24C32</td>
<td>90.28%</td>
</tr>
<tr>
<td>R42C13</td>
<td>88.89%</td>
</tr>
<tr>
<td>R25C18</td>
<td>87.50%</td>
</tr>
<tr>
<td>R17C4</td>
<td>87.50%</td>
</tr>
<tr>
<td>R18C19</td>
<td>86.11%</td>
</tr>
<tr>
<td>R16C14</td>
<td>86.11%</td>
</tr>
<tr>
<td>R17C13</td>
<td>86.11%</td>
</tr>
<tr>
<td>R17C32</td>
<td>86.11%</td>
</tr>
<tr>
<td>R23C3</td>
<td>86.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>72.933</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.257</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.878</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>megaram1/cart_ena_ff_s7/I3</td>
</tr>
<tr>
<td>8.395</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>9.801</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td>cpu_din_2_s8/I1</td>
</tr>
<tr>
<td>10.254</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R34C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s8/F</td>
</tr>
<tr>
<td>10.879</td>
<td>0.625</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[3][B]</td>
<td>cpu_din_0_s8/I2</td>
</tr>
<tr>
<td>11.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R42C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s8/F</td>
</tr>
<tr>
<td>11.690</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C26[2][B]</td>
<td>cpu_din_0_s2/I1</td>
</tr>
<tr>
<td>12.245</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R43C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s2/F</td>
</tr>
<tr>
<td>12.828</td>
<td>0.583</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[1][B]</td>
<td>cpu_din_2_s3/I3</td>
</tr>
<tr>
<td>13.398</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s3/F</td>
</tr>
<tr>
<td>13.399</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[2][B]</td>
<td>cpu_din_2_s0/I2</td>
</tr>
<tr>
<td>13.954</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C24[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>15.257</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.389, 29.234%; route: 8.364, 55.713%; tC2Q: 2.260, 15.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.259</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td>cpu_din_2_s41/I0</td>
</tr>
<tr>
<td>8.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s41/F</td>
</tr>
<tr>
<td>10.350</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[2][A]</td>
<td>cpu_din_2_s21/I0</td>
</tr>
<tr>
<td>10.721</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R39C24[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s21/F</td>
</tr>
<tr>
<td>11.225</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>cpu_din_7_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R41C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s13/F</td>
</tr>
<tr>
<td>12.187</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td>cpu_din_6_s6/I3</td>
</tr>
<tr>
<td>12.736</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s6/F</td>
</tr>
<tr>
<td>12.737</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[3][B]</td>
<td>cpu_din_6_s4/I0</td>
</tr>
<tr>
<td>13.307</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C28[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s4/F</td>
</tr>
<tr>
<td>13.308</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[2][B]</td>
<td>cpu_din_6_s1/I1</td>
</tr>
<tr>
<td>13.825</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C28[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>14.490</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][B]</td>
<td>cpu_din_6_s0/I0</td>
</tr>
<tr>
<td>15.039</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s0/F</td>
</tr>
<tr>
<td>15.039</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][B]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C23[0][B]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.949, 33.448%; route: 7.587, 51.277%; tC2Q: 2.260, 15.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.259</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td>cpu_din_2_s41/I0</td>
</tr>
<tr>
<td>8.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s41/F</td>
</tr>
<tr>
<td>10.350</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[2][A]</td>
<td>cpu_din_2_s21/I0</td>
</tr>
<tr>
<td>10.721</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R39C24[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s21/F</td>
</tr>
<tr>
<td>11.225</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>cpu_din_7_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R41C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s13/F</td>
</tr>
<tr>
<td>12.104</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C27[0][A]</td>
<td>cpu_din_3_s7/I3</td>
</tr>
<tr>
<td>12.653</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s7/F</td>
</tr>
<tr>
<td>12.826</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][B]</td>
<td>cpu_din_3_s3/I1</td>
</tr>
<tr>
<td>13.288</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s3/F</td>
</tr>
<tr>
<td>13.460</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][A]</td>
<td>cpu_din_3_s1/I1</td>
</tr>
<tr>
<td>13.977</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R41C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>14.472</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>cpu_din_3_s0/I0</td>
</tr>
<tr>
<td>14.934</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>14.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.754, 32.362%; route: 7.676, 52.254%; tC2Q: 2.260, 15.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.259</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td>cpu_din_2_s41/I0</td>
</tr>
<tr>
<td>8.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s41/F</td>
</tr>
<tr>
<td>10.350</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[2][A]</td>
<td>cpu_din_2_s21/I0</td>
</tr>
<tr>
<td>10.721</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R39C24[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s21/F</td>
</tr>
<tr>
<td>11.225</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>cpu_din_7_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R41C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s13/F</td>
</tr>
<tr>
<td>12.104</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[2][A]</td>
<td>cpu_din_4_s6/I3</td>
</tr>
<tr>
<td>12.566</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C28[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s6/F</td>
</tr>
<tr>
<td>12.568</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C28[3][B]</td>
<td>cpu_din_4_s4/I0</td>
</tr>
<tr>
<td>13.030</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C28[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s4/F</td>
</tr>
<tr>
<td>13.031</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C28[2][B]</td>
<td>cpu_din_4_s1/I1</td>
</tr>
<tr>
<td>13.548</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C28[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>14.208</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[0][A]</td>
<td>cpu_din_4_s0/I0</td>
</tr>
<tr>
<td>14.778</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C23[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s0/F</td>
</tr>
<tr>
<td>14.778</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[0][A]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C23[0][A]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.775, 32.852%; route: 7.500, 51.599%; tC2Q: 2.260, 15.549%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>73.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.259</td>
<td>1.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td>cpu_din_2_s41/I0</td>
</tr>
<tr>
<td>8.776</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s41/F</td>
</tr>
<tr>
<td>10.350</td>
<td>1.573</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C24[2][A]</td>
<td>cpu_din_2_s21/I0</td>
</tr>
<tr>
<td>10.721</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R39C24[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s21/F</td>
</tr>
<tr>
<td>11.225</td>
<td>0.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[2][B]</td>
<td>cpu_din_7_s13/I1</td>
</tr>
<tr>
<td>11.678</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R41C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s13/F</td>
</tr>
<tr>
<td>12.104</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td>cpu_din_5_s6/I3</td>
</tr>
<tr>
<td>12.475</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C28[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s6/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[3][B]</td>
<td>cpu_din_5_s4/I0</td>
</tr>
<tr>
<td>13.017</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C28[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s4/F</td>
</tr>
<tr>
<td>13.021</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][B]</td>
<td>cpu_din_5_s1/I1</td>
</tr>
<tr>
<td>13.538</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C28[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>14.198</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>cpu_din_5_s0/I0</td>
</tr>
<tr>
<td>14.768</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s0/F</td>
</tr>
<tr>
<td>14.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.593, 31.621%; route: 7.672, 52.820%; tC2Q: 2.260, 15.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.413</td>
<td>1.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.984</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s5/I1</td>
</tr>
<tr>
<td>5.437</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>5.684</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C9[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>7.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R44C9[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.994</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td>cpu1/u0/n2223_s19/I2</td>
</tr>
<tr>
<td>8.456</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s19/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>cpu1/u0/BusB_0_s340/I1</td>
</tr>
<tr>
<td>8.974</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s340/F</td>
</tr>
<tr>
<td>9.537</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td>cpu1/u0/BusB_0_s324/I3</td>
</tr>
<tr>
<td>10.086</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>10.829</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>cpu1/u0/BusB_0_s304/I1</td>
</tr>
<tr>
<td>11.518</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s304/F</td>
</tr>
<tr>
<td>12.209</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.751</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.122</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.645</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.680</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.715</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>14.751</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>15.643</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td>cpu1/u0/n1475_s15/I1</td>
</tr>
<tr>
<td>16.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s15/F</td>
</tr>
<tr>
<td>16.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C21[1][B]</td>
<td>cpu1/u0/n1475_s8/I2</td>
</tr>
<tr>
<td>16.676</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C21[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s8/F</td>
</tr>
<tr>
<td>16.851</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[0][B]</td>
<td>cpu1/u0/n1475_s2/I2</td>
</tr>
<tr>
<td>17.406</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s2/F</td>
</tr>
<tr>
<td>18.095</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td>cpu1/u0/n1467_s6/I0</td>
</tr>
<tr>
<td>18.557</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1467_s6/F</td>
</tr>
<tr>
<td>18.729</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[1][B]</td>
<td>cpu1/u0/n1467_s4/I0</td>
</tr>
<tr>
<td>19.182</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R48C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1467_s4/F</td>
</tr>
<tr>
<td>20.155</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C15[1][A]</td>
<td>cpu1/u0/RegDIL_7_s2/I0</td>
</tr>
<tr>
<td>20.672</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s2/F</td>
</tr>
<tr>
<td>21.069</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C15[0][B]</td>
<td>cpu1/u0/RegDIL_7_s0/I1</td>
</tr>
<tr>
<td>21.624</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>22.312</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C14</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C14</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.237, 41.857%; route: 10.571, 47.902%; tC2Q: 2.260, 10.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.642</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.413</td>
<td>1.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.984</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s5/I1</td>
</tr>
<tr>
<td>5.437</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>5.684</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C9[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>7.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R44C9[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.994</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td>cpu1/u0/n2223_s19/I2</td>
</tr>
<tr>
<td>8.456</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s19/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>cpu1/u0/BusB_0_s340/I1</td>
</tr>
<tr>
<td>8.974</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s340/F</td>
</tr>
<tr>
<td>9.537</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td>cpu1/u0/BusB_0_s324/I3</td>
</tr>
<tr>
<td>10.086</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>10.829</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>cpu1/u0/BusB_0_s304/I1</td>
</tr>
<tr>
<td>11.518</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s304/F</td>
</tr>
<tr>
<td>12.209</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.751</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.122</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.645</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.115</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>15.528</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C20[2][A]</td>
<td>cpu1/u0/n1478_s5/I0</td>
</tr>
<tr>
<td>16.045</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s5/F</td>
</tr>
<tr>
<td>16.467</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C19[3][A]</td>
<td>cpu1/u0/n1478_s2/I0</td>
</tr>
<tr>
<td>16.838</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s2/F</td>
</tr>
<tr>
<td>17.527</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[2][B]</td>
<td>cpu1/u0/n1470_s5/I1</td>
</tr>
<tr>
<td>18.076</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s5/F</td>
</tr>
<tr>
<td>18.078</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[3][A]</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>18.595</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R35C18[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>19.535</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C15[3][B]</td>
<td>cpu1/u0/RegDIL_4_s2/I0</td>
</tr>
<tr>
<td>19.997</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C15[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s2/F</td>
</tr>
<tr>
<td>20.170</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td>cpu1/u0/RegDIL_4_s1/I1</td>
</tr>
<tr>
<td>20.632</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s1/F</td>
</tr>
<tr>
<td>20.804</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14[3][A]</td>
<td>cpu1/u0/RegDIL_4_s0/I0</td>
</tr>
<tr>
<td>21.321</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R41C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>22.160</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C14</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C14</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C14</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.423, 42.994%; route: 10.234, 46.694%; tC2Q: 2.260, 10.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.413</td>
<td>1.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.984</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s5/I1</td>
</tr>
<tr>
<td>5.437</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>5.684</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C9[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>7.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R44C9[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.994</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td>cpu1/u0/n2223_s19/I2</td>
</tr>
<tr>
<td>8.456</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s19/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>cpu1/u0/BusB_0_s340/I1</td>
</tr>
<tr>
<td>8.974</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s340/F</td>
</tr>
<tr>
<td>9.537</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td>cpu1/u0/BusB_0_s324/I3</td>
</tr>
<tr>
<td>10.086</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>10.829</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>cpu1/u0/BusB_0_s304/I1</td>
</tr>
<tr>
<td>11.518</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s304/F</td>
</tr>
<tr>
<td>12.209</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.751</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.122</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.645</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.680</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.715</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>14.751</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>15.643</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td>cpu1/u0/n1475_s15/I1</td>
</tr>
<tr>
<td>16.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s15/F</td>
</tr>
<tr>
<td>16.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C21[1][B]</td>
<td>cpu1/u0/n1475_s8/I2</td>
</tr>
<tr>
<td>16.676</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C21[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s8/F</td>
</tr>
<tr>
<td>16.851</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[0][B]</td>
<td>cpu1/u0/n1475_s2/I2</td>
</tr>
<tr>
<td>17.406</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s2/F</td>
</tr>
<tr>
<td>18.095</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td>cpu1/u0/n1467_s6/I0</td>
</tr>
<tr>
<td>18.557</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1467_s6/F</td>
</tr>
<tr>
<td>18.729</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[1][B]</td>
<td>cpu1/u0/n1467_s4/I0</td>
</tr>
<tr>
<td>19.182</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R48C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1467_s4/F</td>
</tr>
<tr>
<td>20.155</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C15[1][A]</td>
<td>cpu1/u0/RegDIL_7_s2/I0</td>
</tr>
<tr>
<td>20.672</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s2/F</td>
</tr>
<tr>
<td>21.069</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C15[0][B]</td>
<td>cpu1/u0/RegDIL_7_s0/I1</td>
</tr>
<tr>
<td>21.624</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>22.118</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C15</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C15</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C15</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.237, 42.228%; route: 10.377, 47.440%; tC2Q: 2.260, 10.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.413</td>
<td>1.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.984</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s5/I1</td>
</tr>
<tr>
<td>5.437</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>5.684</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C9[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>7.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R44C9[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.994</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td>cpu1/u0/n2223_s19/I2</td>
</tr>
<tr>
<td>8.456</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s19/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>cpu1/u0/BusB_0_s340/I1</td>
</tr>
<tr>
<td>8.974</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s340/F</td>
</tr>
<tr>
<td>9.537</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td>cpu1/u0/BusB_0_s324/I3</td>
</tr>
<tr>
<td>10.086</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>10.829</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>cpu1/u0/BusB_0_s304/I1</td>
</tr>
<tr>
<td>11.518</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s304/F</td>
</tr>
<tr>
<td>12.209</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.751</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.122</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.645</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.680</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.715</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>14.751</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>15.643</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td>cpu1/u0/n1475_s15/I1</td>
</tr>
<tr>
<td>16.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s15/F</td>
</tr>
<tr>
<td>16.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C21[1][B]</td>
<td>cpu1/u0/n1475_s8/I2</td>
</tr>
<tr>
<td>16.676</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C21[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s8/F</td>
</tr>
<tr>
<td>16.851</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[0][B]</td>
<td>cpu1/u0/n1475_s2/I2</td>
</tr>
<tr>
<td>17.406</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s2/F</td>
</tr>
<tr>
<td>18.095</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td>cpu1/u0/n1467_s6/I0</td>
</tr>
<tr>
<td>18.557</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1467_s6/F</td>
</tr>
<tr>
<td>18.729</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[1][B]</td>
<td>cpu1/u0/n1467_s4/I0</td>
</tr>
<tr>
<td>19.182</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R48C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1467_s4/F</td>
</tr>
<tr>
<td>20.155</td>
<td>0.972</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C15[1][A]</td>
<td>cpu1/u0/RegDIL_7_s2/I0</td>
</tr>
<tr>
<td>20.672</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C15[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s2/F</td>
</tr>
<tr>
<td>21.069</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C15[0][B]</td>
<td>cpu1/u0/RegDIL_7_s0/I1</td>
</tr>
<tr>
<td>21.624</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R45C15[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>22.118</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C15</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s0/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C15</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C15</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.237, 42.228%; route: 10.377, 47.440%; tC2Q: 2.260, 10.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>70.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.413</td>
<td>1.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.984</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s5/I1</td>
</tr>
<tr>
<td>5.437</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>5.684</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C9[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>7.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R44C9[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.994</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td>cpu1/u0/n2223_s19/I2</td>
</tr>
<tr>
<td>8.456</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s19/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>cpu1/u0/BusB_0_s340/I1</td>
</tr>
<tr>
<td>8.974</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s340/F</td>
</tr>
<tr>
<td>9.537</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td>cpu1/u0/BusB_0_s324/I3</td>
</tr>
<tr>
<td>10.086</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>10.829</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>cpu1/u0/BusB_0_s304/I1</td>
</tr>
<tr>
<td>11.518</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s304/F</td>
</tr>
<tr>
<td>12.209</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.751</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.122</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.645</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>15.115</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/SUM</td>
</tr>
<tr>
<td>15.528</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C20[2][A]</td>
<td>cpu1/u0/n1478_s5/I0</td>
</tr>
<tr>
<td>16.045</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R44C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s5/F</td>
</tr>
<tr>
<td>16.467</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C19[3][A]</td>
<td>cpu1/u0/n1478_s2/I0</td>
</tr>
<tr>
<td>16.838</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C19[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1478_s2/F</td>
</tr>
<tr>
<td>17.527</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C18[2][B]</td>
<td>cpu1/u0/n1470_s5/I1</td>
</tr>
<tr>
<td>18.076</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R35C18[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s5/F</td>
</tr>
<tr>
<td>18.078</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C18[3][A]</td>
<td>cpu1/u0/n1470_s4/I1</td>
</tr>
<tr>
<td>18.595</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R35C18[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1470_s4/F</td>
</tr>
<tr>
<td>19.535</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C15[3][B]</td>
<td>cpu1/u0/RegDIL_4_s2/I0</td>
</tr>
<tr>
<td>19.997</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C15[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s2/F</td>
</tr>
<tr>
<td>20.170</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td>cpu1/u0/RegDIL_4_s1/I1</td>
</tr>
<tr>
<td>20.632</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C14[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s1/F</td>
</tr>
<tr>
<td>20.804</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14[3][A]</td>
<td>cpu1/u0/RegDIL_4_s0/I0</td>
</tr>
<tr>
<td>21.321</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R41C14[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_4_s0/F</td>
</tr>
<tr>
<td>21.987</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C15</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_1_s1/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C15</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C15</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.423, 43.334%; route: 10.061, 46.272%; tC2Q: 2.260, 10.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>72.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/SP_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.413</td>
<td>1.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.984</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s5/I1</td>
</tr>
<tr>
<td>5.437</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>5.684</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C9[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>7.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R44C9[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.994</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td>cpu1/u0/n2223_s19/I2</td>
</tr>
<tr>
<td>8.456</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s19/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>cpu1/u0/BusB_0_s340/I1</td>
</tr>
<tr>
<td>8.974</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s340/F</td>
</tr>
<tr>
<td>9.537</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td>cpu1/u0/BusB_0_s324/I3</td>
</tr>
<tr>
<td>10.086</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>10.829</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>cpu1/u0/BusB_0_s304/I1</td>
</tr>
<tr>
<td>11.518</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s304/F</td>
</tr>
<tr>
<td>12.209</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.751</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.122</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.645</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.680</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.715</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>14.751</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>15.643</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td>cpu1/u0/n1475_s15/I1</td>
</tr>
<tr>
<td>16.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s15/F</td>
</tr>
<tr>
<td>16.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C21[1][B]</td>
<td>cpu1/u0/n1475_s8/I2</td>
</tr>
<tr>
<td>16.676</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C21[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s8/F</td>
</tr>
<tr>
<td>16.851</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[0][B]</td>
<td>cpu1/u0/n1475_s2/I2</td>
</tr>
<tr>
<td>17.406</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s2/F</td>
</tr>
<tr>
<td>18.095</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td>cpu1/u0/n1467_s6/I0</td>
</tr>
<tr>
<td>18.557</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1467_s6/F</td>
</tr>
<tr>
<td>18.729</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[1][B]</td>
<td>cpu1/u0/n1467_s4/I0</td>
</tr>
<tr>
<td>19.182</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R48C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1467_s4/F</td>
</tr>
<tr>
<td>20.055</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C13[0][A]</td>
<td>cpu1/u0/n1491_s4/I0</td>
</tr>
<tr>
<td>20.625</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C13[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1491_s4/F</td>
</tr>
<tr>
<td>20.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C13[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/SP_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C13[0][A]</td>
<td>cpu1/u0/SP_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C13[0][A]</td>
<td>cpu1/u0/SP_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.735, 42.857%; route: 9.387, 46.055%; tC2Q: 2.260, 11.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>72.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/SP_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.413</td>
<td>1.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.984</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s5/I1</td>
</tr>
<tr>
<td>5.437</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>5.684</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C9[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>7.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R44C9[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.994</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td>cpu1/u0/n2223_s19/I2</td>
</tr>
<tr>
<td>8.456</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s19/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>cpu1/u0/BusB_0_s340/I1</td>
</tr>
<tr>
<td>8.974</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s340/F</td>
</tr>
<tr>
<td>9.537</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td>cpu1/u0/BusB_0_s324/I3</td>
</tr>
<tr>
<td>10.086</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>10.829</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>cpu1/u0/BusB_0_s304/I1</td>
</tr>
<tr>
<td>11.518</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s304/F</td>
</tr>
<tr>
<td>12.209</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.751</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.122</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.645</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.680</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.715</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>14.751</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>15.643</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td>cpu1/u0/n1475_s15/I1</td>
</tr>
<tr>
<td>16.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s15/F</td>
</tr>
<tr>
<td>16.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C21[1][B]</td>
<td>cpu1/u0/n1475_s8/I2</td>
</tr>
<tr>
<td>16.676</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C21[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s8/F</td>
</tr>
<tr>
<td>16.851</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[0][B]</td>
<td>cpu1/u0/n1475_s2/I2</td>
</tr>
<tr>
<td>17.406</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s2/F</td>
</tr>
<tr>
<td>18.095</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td>cpu1/u0/n1467_s6/I0</td>
</tr>
<tr>
<td>18.557</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1467_s6/F</td>
</tr>
<tr>
<td>18.729</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[1][B]</td>
<td>cpu1/u0/n1467_s4/I0</td>
</tr>
<tr>
<td>19.182</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R48C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1467_s4/F</td>
</tr>
<tr>
<td>20.055</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C13[1][A]</td>
<td>cpu1/u0/n1483_s4/I0</td>
</tr>
<tr>
<td>20.625</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C13[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1483_s4/F</td>
</tr>
<tr>
<td>20.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C13[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/SP_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C13[1][A]</td>
<td>cpu1/u0/SP_15_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C13[1][A]</td>
<td>cpu1/u0/SP_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.735, 42.857%; route: 9.387, 46.055%; tC2Q: 2.260, 11.088%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>72.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/F_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.413</td>
<td>1.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.984</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s5/I1</td>
</tr>
<tr>
<td>5.437</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>5.684</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C9[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>7.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R44C9[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.994</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td>cpu1/u0/n2223_s19/I2</td>
</tr>
<tr>
<td>8.456</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s19/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>cpu1/u0/BusB_0_s340/I1</td>
</tr>
<tr>
<td>8.974</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s340/F</td>
</tr>
<tr>
<td>9.537</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td>cpu1/u0/BusB_0_s324/I3</td>
</tr>
<tr>
<td>10.086</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>10.829</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>cpu1/u0/BusB_0_s304/I1</td>
</tr>
<tr>
<td>11.518</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s304/F</td>
</tr>
<tr>
<td>12.209</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.751</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.122</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.645</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.680</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.715</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>14.751</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>15.643</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td>cpu1/u0/n1475_s15/I1</td>
</tr>
<tr>
<td>16.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s15/F</td>
</tr>
<tr>
<td>16.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C21[1][B]</td>
<td>cpu1/u0/n1475_s8/I2</td>
</tr>
<tr>
<td>16.676</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C21[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s8/F</td>
</tr>
<tr>
<td>16.851</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[0][B]</td>
<td>cpu1/u0/n1475_s2/I2</td>
</tr>
<tr>
<td>17.406</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s2/F</td>
</tr>
<tr>
<td>18.095</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td>cpu1/u0/n1467_s6/I0</td>
</tr>
<tr>
<td>18.557</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1467_s6/F</td>
</tr>
<tr>
<td>18.729</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[1][B]</td>
<td>cpu1/u0/n1467_s4/I0</td>
</tr>
<tr>
<td>19.182</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R48C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1467_s4/F</td>
</tr>
<tr>
<td>19.867</td>
<td>0.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C18[2][A]</td>
<td>cpu1/u0/n1499_s6/I0</td>
</tr>
<tr>
<td>20.416</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C18[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1499_s6/F</td>
</tr>
<tr>
<td>20.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C18[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/F_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C18[2][A]</td>
<td>cpu1/u0/F_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C18[2][A]</td>
<td>cpu1/u0/F_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.714, 43.197%; route: 9.199, 45.600%; tC2Q: 2.260, 11.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>72.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.416</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/IncDecZ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.413</td>
<td>1.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.984</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s5/I1</td>
</tr>
<tr>
<td>5.437</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>5.684</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C9[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>7.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R44C9[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.994</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td>cpu1/u0/n2223_s19/I2</td>
</tr>
<tr>
<td>8.456</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s19/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>cpu1/u0/BusB_0_s340/I1</td>
</tr>
<tr>
<td>8.974</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s340/F</td>
</tr>
<tr>
<td>9.537</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td>cpu1/u0/BusB_0_s324/I3</td>
</tr>
<tr>
<td>10.086</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>10.829</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>cpu1/u0/BusB_0_s304/I1</td>
</tr>
<tr>
<td>11.518</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s304/F</td>
</tr>
<tr>
<td>12.209</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.751</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.122</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.645</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.680</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.715</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>14.751</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>15.643</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td>cpu1/u0/n1475_s15/I1</td>
</tr>
<tr>
<td>16.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s15/F</td>
</tr>
<tr>
<td>16.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C21[1][B]</td>
<td>cpu1/u0/n1475_s8/I2</td>
</tr>
<tr>
<td>16.667</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R43C21[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s8/F</td>
</tr>
<tr>
<td>17.607</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C19[2][B]</td>
<td>cpu1/u0/n1356_s12/I0</td>
</tr>
<tr>
<td>17.978</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C19[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1356_s12/F</td>
</tr>
<tr>
<td>18.149</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C18[1][B]</td>
<td>cpu1/u0/n1356_s6/I1</td>
</tr>
<tr>
<td>18.719</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C18[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1356_s6/F</td>
</tr>
<tr>
<td>18.891</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C17[3][A]</td>
<td>cpu1/u0/n1356_s2/I2</td>
</tr>
<tr>
<td>19.344</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R49C17[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1356_s2/F</td>
</tr>
<tr>
<td>19.867</td>
<td>0.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C11[1][A]</td>
<td>cpu1/u0/n1847_s0/I1</td>
</tr>
<tr>
<td>20.416</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1847_s0/F</td>
</tr>
<tr>
<td>20.416</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/IncDecZ_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C11[1][A]</td>
<td>cpu1/u0/IncDecZ_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C11[1][A]</td>
<td>cpu1/u0/IncDecZ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.629, 42.777%; route: 9.283, 46.019%; tC2Q: 2.260, 11.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>72.415</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/ACC_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[14]</td>
</tr>
<tr>
<td>4.413</td>
<td>1.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s13/I1</td>
</tr>
<tr>
<td>4.983</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R47C8[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s13/F</td>
</tr>
<tr>
<td>4.984</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s5/I1</td>
</tr>
<tr>
<td>5.437</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R47C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s5/F</td>
</tr>
<tr>
<td>5.684</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C9[0][B]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s1/I0</td>
</tr>
<tr>
<td>6.201</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R47C9[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s1/F</td>
</tr>
<tr>
<td>6.619</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C9[0][A]</td>
<td>cpu1/u0/mcode/Set_BusB_To_Z_0_s/I1</td>
</tr>
<tr>
<td>7.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R44C9[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Set_BusB_To_Z_0_s/F</td>
</tr>
<tr>
<td>7.994</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td>cpu1/u0/n2223_s19/I2</td>
</tr>
<tr>
<td>8.456</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C17[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2223_s19/F</td>
</tr>
<tr>
<td>8.457</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td>cpu1/u0/BusB_0_s340/I1</td>
</tr>
<tr>
<td>8.974</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C17[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s340/F</td>
</tr>
<tr>
<td>9.537</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td>cpu1/u0/BusB_0_s324/I3</td>
</tr>
<tr>
<td>10.086</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s324/F</td>
</tr>
<tr>
<td>10.259</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td>cpu1/u0/BusB_0_s313/I2</td>
</tr>
<tr>
<td>10.829</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s313/F</td>
</tr>
<tr>
<td>11.001</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C17[1][B]</td>
<td>cpu1/u0/BusB_0_s304/I1</td>
</tr>
<tr>
<td>11.518</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>13</td>
<td>R40C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/BusB_0_s304/F</td>
</tr>
<tr>
<td>12.209</td>
<td>0.691</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td>cpu1/u0/alu/n23_s0/I1</td>
</tr>
<tr>
<td>12.580</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/n23_s0/F</td>
</tr>
<tr>
<td>12.751</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[0][B]</td>
<td>cpu1/u0/alu/Q_v_0_s/I1</td>
</tr>
<tr>
<td>13.122</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_0_s/COUT</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][A]</td>
<td>cpu1/u0/alu/Q_v_1_s/CIN</td>
</tr>
<tr>
<td>13.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_1_s/COUT</td>
</tr>
<tr>
<td>13.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[1][B]</td>
<td>cpu1/u0/alu/Q_v_2_s/CIN</td>
</tr>
<tr>
<td>13.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_2_s/COUT</td>
</tr>
<tr>
<td>13.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C20[2][A]</td>
<td>cpu1/u0/alu/Q_v_3_s/CIN</td>
</tr>
<tr>
<td>13.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C20[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_3_s/COUT</td>
</tr>
<tr>
<td>14.645</td>
<td>1.418</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][A]</td>
<td>cpu1/u0/alu/Q_v_4_s/CIN</td>
</tr>
<tr>
<td>14.680</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_4_s/COUT</td>
</tr>
<tr>
<td>14.680</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[0][B]</td>
<td>cpu1/u0/alu/Q_v_5_s/CIN</td>
</tr>
<tr>
<td>14.715</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C19[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_5_s/COUT</td>
</tr>
<tr>
<td>14.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C19[1][A]</td>
<td>cpu1/u0/alu/Q_v_6_s/CIN</td>
</tr>
<tr>
<td>14.751</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C19[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/alu/Q_v_6_s/COUT</td>
</tr>
<tr>
<td>15.643</td>
<td>0.892</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td>cpu1/u0/n1475_s15/I1</td>
</tr>
<tr>
<td>16.213</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C21[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s15/F</td>
</tr>
<tr>
<td>16.214</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C21[1][B]</td>
<td>cpu1/u0/n1475_s8/I2</td>
</tr>
<tr>
<td>16.676</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R43C21[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s8/F</td>
</tr>
<tr>
<td>16.851</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C21[0][B]</td>
<td>cpu1/u0/n1475_s2/I2</td>
</tr>
<tr>
<td>17.406</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C21[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1475_s2/F</td>
</tr>
<tr>
<td>18.095</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td>cpu1/u0/n1467_s6/I0</td>
</tr>
<tr>
<td>18.557</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R49C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1467_s6/F</td>
</tr>
<tr>
<td>18.729</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C20[1][B]</td>
<td>cpu1/u0/n1467_s4/I0</td>
</tr>
<tr>
<td>19.182</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R48C20[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1467_s4/F</td>
</tr>
<tr>
<td>19.816</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C20[0][A]</td>
<td>cpu1/u0/n1467_s3/I0</td>
</tr>
<tr>
<td>20.386</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C20[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1467_s3/F</td>
</tr>
<tr>
<td>20.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/ACC_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[0][A]</td>
<td>cpu1/u0/ACC_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C20[0][A]</td>
<td>cpu1/u0/ACC_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.735, 43.367%; route: 9.147, 45.413%; tC2Q: 2.260, 11.220%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[6]</td>
</tr>
<tr>
<td>3.938</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13[2][B]</td>
<td>cpu1/u0/n1142_s1/I2</td>
</tr>
<tr>
<td>4.309</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R33C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s1/F</td>
</tr>
<tr>
<td>4.326</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13[3][B]</td>
<td>cpu1/u0/ISet_1_s144/I2</td>
</tr>
<tr>
<td>4.875</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s144/F</td>
</tr>
<tr>
<td>4.877</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13[1][B]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>5.394</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R33C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>5.971</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[2][A]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I2</td>
</tr>
<tr>
<td>6.488</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>8.299</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C4[0][A]</td>
<td>cpu1/IORQ_n_i_s8/I2</td>
</tr>
<tr>
<td>8.752</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C4[0][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s8/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C4[1][B]</td>
<td>cpu1/IORQ_n_i_s5/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s5/F</td>
</tr>
<tr>
<td>9.987</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C4[3][B]</td>
<td>cpu1/IORQ_n_i_s4/I2</td>
</tr>
<tr>
<td>10.557</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C4[3][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>10.559</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C4[3][A]</td>
<td>cpu1/IORQ_n_i_s11/I0</td>
</tr>
<tr>
<td>11.108</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C4[3][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s11/F</td>
</tr>
<tr>
<td>11.282</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][B]</td>
<td>cpu1/RD_s3/I3</td>
</tr>
<tr>
<td>11.744</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_s3/F</td>
</tr>
<tr>
<td>11.888</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[1][B]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[1][B]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C4[1][B]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.537, 38.961%; route: 4.848, 41.631%; tC2Q: 2.260, 19.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[6]</td>
</tr>
<tr>
<td>3.938</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13[2][B]</td>
<td>cpu1/u0/n1142_s1/I2</td>
</tr>
<tr>
<td>4.309</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R33C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s1/F</td>
</tr>
<tr>
<td>4.326</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13[3][B]</td>
<td>cpu1/u0/ISet_1_s144/I2</td>
</tr>
<tr>
<td>4.875</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s144/F</td>
</tr>
<tr>
<td>4.877</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13[1][B]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>5.394</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R33C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>5.971</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[2][A]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I2</td>
</tr>
<tr>
<td>6.488</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>8.299</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C4[0][A]</td>
<td>cpu1/IORQ_n_i_s8/I2</td>
</tr>
<tr>
<td>8.752</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C4[0][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s8/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C4[1][B]</td>
<td>cpu1/IORQ_n_i_s5/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s5/F</td>
</tr>
<tr>
<td>9.987</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C4[3][B]</td>
<td>cpu1/IORQ_n_i_s4/I2</td>
</tr>
<tr>
<td>10.542</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C4[3][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>10.959</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[2][B]</td>
<td>cpu1/MREQ_s5/I0</td>
</tr>
<tr>
<td>11.508</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C3[2][B]</td>
<td style=" background: #97FFFF;">cpu1/MREQ_s5/F</td>
</tr>
<tr>
<td>11.652</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>cpu1/MREQ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.060, 35.586%; route: 5.089, 44.605%; tC2Q: 2.260, 19.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>76.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[6]</td>
</tr>
<tr>
<td>3.938</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13[2][B]</td>
<td>cpu1/u0/n1142_s1/I2</td>
</tr>
<tr>
<td>4.309</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R33C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s1/F</td>
</tr>
<tr>
<td>4.326</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13[3][B]</td>
<td>cpu1/u0/ISet_1_s144/I2</td>
</tr>
<tr>
<td>4.875</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s144/F</td>
</tr>
<tr>
<td>4.877</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13[1][B]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>5.394</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R33C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>5.971</td>
<td>0.578</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C14[2][A]</td>
<td>cpu1/u0/mcode/Read_To_Acc_s6/I2</td>
</tr>
<tr>
<td>6.488</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R34C14[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/mcode/Read_To_Acc_s6/F</td>
</tr>
<tr>
<td>8.299</td>
<td>1.811</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C4[0][A]</td>
<td>cpu1/IORQ_n_i_s8/I2</td>
</tr>
<tr>
<td>8.752</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C4[0][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s8/F</td>
</tr>
<tr>
<td>9.436</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C4[1][B]</td>
<td>cpu1/IORQ_n_i_s5/I2</td>
</tr>
<tr>
<td>9.985</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s5/F</td>
</tr>
<tr>
<td>9.987</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C4[3][B]</td>
<td>cpu1/IORQ_n_i_s4/I2</td>
</tr>
<tr>
<td>10.557</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C4[3][B]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s4/F</td>
</tr>
<tr>
<td>10.559</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C4[3][A]</td>
<td>cpu1/IORQ_n_i_s11/I0</td>
</tr>
<tr>
<td>11.108</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C4[3][A]</td>
<td style=" background: #97FFFF;">cpu1/IORQ_n_i_s11/F</td>
</tr>
<tr>
<td>11.254</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C4[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C4[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C4[0][A]</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.075, 37.010%; route: 4.675, 42.464%; tC2Q: 2.260, 20.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[6]</td>
</tr>
<tr>
<td>3.938</td>
<td>1.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13[2][B]</td>
<td>cpu1/u0/n1142_s1/I2</td>
</tr>
<tr>
<td>4.309</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R33C13[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1142_s1/F</td>
</tr>
<tr>
<td>4.326</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C13[3][B]</td>
<td>cpu1/u0/ISet_1_s144/I2</td>
</tr>
<tr>
<td>4.875</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C13[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s144/F</td>
</tr>
<tr>
<td>4.877</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13[1][B]</td>
<td>cpu1/u0/ISet_1_s133/I1</td>
</tr>
<tr>
<td>5.394</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R33C13[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s133/F</td>
</tr>
<tr>
<td>6.451</td>
<td>1.058</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C11[3][A]</td>
<td>cpu1/u0/ISet_1_s138/I2</td>
</tr>
<tr>
<td>6.904</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R43C11[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/ISet_1_s138/F</td>
</tr>
<tr>
<td>8.329</td>
<td>1.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C5[0][B]</td>
<td>cpu1/n215_s1/I3</td>
</tr>
<tr>
<td>8.884</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R43C5[0][B]</td>
<td style=" background: #97FFFF;">cpu1/n215_s1/F</td>
</tr>
<tr>
<td>9.316</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[3][B]</td>
<td>cpu1/WR_n_i_s3/I3</td>
</tr>
<tr>
<td>9.886</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C4[3][B]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>9.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[2][A]</td>
<td>cpu1/WR_n_i_s5/I0</td>
</tr>
<tr>
<td>10.437</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C4[2][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s5/F</td>
</tr>
<tr>
<td>10.581</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.564, 34.474%; route: 4.514, 43.665%; tC2Q: 2.260, 21.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>84.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[0][B]</td>
<td>cpu1/u0/TState_1_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R34C16[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_1_s0/Q</td>
</tr>
<tr>
<td>0.682</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C16[0][B]</td>
<td>cpu1/u0/n1220_s2/I1</td>
</tr>
<tr>
<td>1.237</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R33C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1220_s2/F</td>
</tr>
<tr>
<td>2.146</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C11[1][A]</td>
<td>cpu1/n327_s1/I2</td>
</tr>
<tr>
<td>2.716</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R40C11[1][A]</td>
<td style=" background: #97FFFF;">cpu1/n327_s1/F</td>
</tr>
<tr>
<td>3.698</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[0][A]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C23[0][A]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 32.565%; route: 2.098, 60.720%; tC2Q: 0.232, 6.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.468</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>megaram1/page_w_2_s6/I2</td>
</tr>
<tr>
<td>8.839</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_2_s6/F</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>megaram1/page_w_2_s5/I0</td>
</tr>
<tr>
<td>8.942</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_2_s5/O</td>
</tr>
<tr>
<td>9.875</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>memory_ctrl/sdram_address_14_s1/I1</td>
</tr>
<tr>
<td>10.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s1/F</td>
</tr>
<tr>
<td>10.493</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>memory_ctrl/sdram_address_14_s0/I1</td>
</tr>
<tr>
<td>11.042</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s0/F</td>
</tr>
<tr>
<td>11.045</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td>memory_ctrl/vram/u_sdram/n362_s11/I0</td>
</tr>
<tr>
<td>11.562</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s11/F</td>
</tr>
<tr>
<td>11.975</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n362_s10/I1</td>
</tr>
<tr>
<td>12.346</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s10/F</td>
</tr>
<tr>
<td>12.350</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n362_s8/I3</td>
</tr>
<tr>
<td>12.899</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n362_s8/F</td>
</tr>
<tr>
<td>12.899</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.254, 33.612%; route: 6.142, 48.530%; tC2Q: 2.260, 17.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.508</td>
<td>1.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C26[3][B]</td>
<td>megaram1/page_w_1_s7/I2</td>
</tr>
<tr>
<td>8.961</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C26[3][B]</td>
<td style=" background: #97FFFF;">megaram1/page_w_1_s7/F</td>
</tr>
<tr>
<td>8.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C26[3][A]</td>
<td>megaram1/page_w_1_s5/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C26[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_1_s5/O</td>
</tr>
<tr>
<td>9.948</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>memory_ctrl/sdram_address_13_s1/I1</td>
</tr>
<tr>
<td>10.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s1/F</td>
</tr>
<tr>
<td>10.519</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>memory_ctrl/sdram_address_13_s0/I1</td>
</tr>
<tr>
<td>11.089</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s0/F</td>
</tr>
<tr>
<td>11.265</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n365_s16/I0</td>
</tr>
<tr>
<td>11.835</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C27[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s16/F</td>
</tr>
<tr>
<td>12.007</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n365_s14/I2</td>
</tr>
<tr>
<td>12.378</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n365_s14/F</td>
</tr>
<tr>
<td>12.378</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.060, 33.457%; route: 5.815, 47.920%; tC2Q: 2.260, 18.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.561</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][B]</td>
<td>memory_ctrl/sdram_address_15_s3/I3</td>
</tr>
<tr>
<td>7.838</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s3/F</td>
</tr>
<tr>
<td>9.064</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>memory_ctrl/sdram_address_15_s2/I3</td>
</tr>
<tr>
<td>9.435</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s2/F</td>
</tr>
<tr>
<td>9.440</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>memory_ctrl/sdram_address_15_s1/I0</td>
</tr>
<tr>
<td>10.010</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s1/F</td>
</tr>
<tr>
<td>10.182</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td>memory_ctrl/sdram_address_15_s0/I1</td>
</tr>
<tr>
<td>10.731</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R16C28[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s0/F</td>
</tr>
<tr>
<td>10.734</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n359_s16/I0</td>
</tr>
<tr>
<td>11.187</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s16/F</td>
</tr>
<tr>
<td>11.600</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n359_s14/I2</td>
</tr>
<tr>
<td>12.149</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n359_s14/F</td>
</tr>
<tr>
<td>12.149</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.517, 37.940%; route: 5.129, 43.077%; tC2Q: 2.260, 18.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.752</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.281</td>
<td>1.548</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][A]</td>
<td>megaram1/page_w_0_s6/I2</td>
</tr>
<tr>
<td>8.798</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_0_s6/F</td>
</tr>
<tr>
<td>8.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][A]</td>
<td>megaram1/page_w_0_s5/I0</td>
</tr>
<tr>
<td>8.901</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_0_s5/O</td>
</tr>
<tr>
<td>9.154</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>memory_ctrl/sdram_address_12_s1/I1</td>
</tr>
<tr>
<td>9.525</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_12_s1/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[1][B]</td>
<td>memory_ctrl/sdram_address_12_s0/I1</td>
</tr>
<tr>
<td>10.289</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C28[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_12_s0/F</td>
</tr>
<tr>
<td>10.812</td>
<td>0.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[3][B]</td>
<td>memory_ctrl/vram/u_sdram/n368_s16/I0</td>
</tr>
<tr>
<td>11.265</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n368_s16/F</td>
</tr>
<tr>
<td>11.678</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n368_s14/I2</td>
</tr>
<tr>
<td>12.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n368_s14/F</td>
</tr>
<tr>
<td>12.049</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.755, 31.807%; route: 5.790, 49.049%; tC2Q: 2.260, 19.144%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.451</td>
<td>1.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>megaram1/page_w_4_s6/I2</td>
</tr>
<tr>
<td>8.968</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_4_s6/F</td>
</tr>
<tr>
<td>8.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td>megaram1/page_w_4_s5/I0</td>
</tr>
<tr>
<td>9.071</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_4_s5/O</td>
</tr>
<tr>
<td>9.761</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[2][B]</td>
<td>sdram_addr_17_s0/I1</td>
</tr>
<tr>
<td>10.214</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C25[2][B]</td>
<td style=" background: #97FFFF;">sdram_addr_17_s0/F</td>
</tr>
<tr>
<td>10.616</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[3][A]</td>
<td>memory_ctrl/vram/u_sdram/n356_s15/I1</td>
</tr>
<tr>
<td>11.078</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n356_s15/F</td>
</tr>
<tr>
<td>11.080</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/n356_s14/I0</td>
</tr>
<tr>
<td>11.542</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n356_s14/F</td>
</tr>
<tr>
<td>11.542</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C27[0][B]</td>
<td>memory_ctrl/vram/u_sdram/FF_SDRAM_A_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.420, 30.270%; route: 5.618, 49.727%; tC2Q: 2.260, 20.003%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td>cpu1/u0/n1101_s3/I3</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.660</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/u0/n1101_s2/I1</td>
</tr>
<tr>
<td>5.113</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>7.160</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu1/u0/A_i_8_s7/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>9.291</td>
<td>1.614</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[1][B]</td>
<td>n235_s5/I2</td>
</tr>
<tr>
<td>9.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C26[1][B]</td>
<td style=" background: #97FFFF;">n235_s5/F</td>
</tr>
<tr>
<td>9.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[1][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[1][B]</td>
<td>bus_addr_demux_8_s3/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C26[1][B]</td>
<td>bus_addr_demux_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.803, 19.142%; route: 5.356, 56.864%; tC2Q: 2.260, 23.994%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.677</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>4.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>5.196</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td>cpu1/u0/n1109_s2/I3</td>
</tr>
<tr>
<td>5.766</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td>cpu1/u0/n1109_s0/I1</td>
</tr>
<tr>
<td>6.392</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>7.782</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>8.645</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td>n243_s5/I2</td>
</tr>
<tr>
<td>9.215</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td style=" background: #97FFFF;">n243_s5/F</td>
</tr>
<tr>
<td>9.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td>bus_addr_demux_0_s3/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C28[0][A]</td>
<td>bus_addr_demux_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.417, 26.942%; route: 4.294, 47.867%; tC2Q: 2.260, 25.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.778</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.677</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>4.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C4[1][B]</td>
<td>cpu1/u0/n1099_s2/I3</td>
</tr>
<tr>
<td>5.245</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s2/F</td>
</tr>
<tr>
<td>5.658</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C5[0][A]</td>
<td>cpu1/u0/n1099_s0/I1</td>
</tr>
<tr>
<td>6.175</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R39C5[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s0/F</td>
</tr>
<tr>
<td>7.059</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[3][B]</td>
<td>cpu1/u0/A_i_10_s7/I1</td>
</tr>
<tr>
<td>7.576</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R39C21[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>8.561</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][B]</td>
<td>n233_s5/I2</td>
</tr>
<tr>
<td>9.023</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C26[2][B]</td>
<td style=" background: #97FFFF;">n233_s5/F</td>
</tr>
<tr>
<td>9.023</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[2][B]</td>
<td style=" font-weight:bold;">bus_addr_demux_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[2][B]</td>
<td>bus_addr_demux_10_s3/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C26[2][B]</td>
<td>bus_addr_demux_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.422, 27.586%; route: 4.098, 46.674%; tC2Q: 2.260, 25.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.677</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>4.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>5.010</td>
<td>0.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C8[3][B]</td>
<td>cpu1/u0/n1100_s2/I3</td>
</tr>
<tr>
<td>5.472</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C8[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s2/F</td>
</tr>
<tr>
<td>5.644</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C8[1][A]</td>
<td>cpu1/u0/n1100_s0/I1</td>
</tr>
<tr>
<td>6.015</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R38C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1100_s0/F</td>
</tr>
<tr>
<td>6.976</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[0][A]</td>
<td>cpu1/u0/A_i_9_s7/I1</td>
</tr>
<tr>
<td>7.347</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R39C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>8.409</td>
<td>1.062</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td>n234_s5/I2</td>
</tr>
<tr>
<td>8.958</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td style=" background: #97FFFF;">n234_s5/F</td>
</tr>
<tr>
<td>8.958</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[2][A]</td>
<td>bus_addr_demux_9_s3/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C26[2][A]</td>
<td>bus_addr_demux_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.124, 24.372%; route: 4.331, 49.695%; tC2Q: 2.260, 25.933%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>84.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>7.701</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td>n230_s5/I2</td>
</tr>
<tr>
<td>8.250</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td style=" background: #97FFFF;">n230_s5/F</td>
</tr>
<tr>
<td>8.250</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_13_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td>bus_addr_demux_13_s3/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C27[1][A]</td>
<td>bus_addr_demux_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.972, 24.630%; route: 3.774, 47.143%; tC2Q: 2.260, 28.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.878</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>megaram1/cart_ena_ff_s7/I3</td>
</tr>
<tr>
<td>8.395</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>9.801</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td>cpu_din_2_s8/I1</td>
</tr>
<tr>
<td>10.254</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R34C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s8/F</td>
</tr>
<tr>
<td>10.951</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>exp_slot3_req_w_s3/I2</td>
</tr>
<tr>
<td>11.404</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C24[2][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>12.291</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>ex_bus_mreq_n_d_s0/I2</td>
</tr>
<tr>
<td>12.744</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C25[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s0/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>memory_ctrl/enable_write_seq_1_s4/I3</td>
</tr>
<tr>
<td>13.908</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_write_seq_1_s4/F</td>
</tr>
<tr>
<td>14.087</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>memory_ctrl/n202_s12/I3</td>
</tr>
<tr>
<td>14.657</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n202_s12/F</td>
</tr>
<tr>
<td>14.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.185, 29.034%; route: 7.969, 55.287%; tC2Q: 2.260, 15.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.878</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>megaram1/cart_ena_ff_s7/I3</td>
</tr>
<tr>
<td>8.395</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>9.801</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td>cpu_din_2_s8/I1</td>
</tr>
<tr>
<td>10.254</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R34C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s8/F</td>
</tr>
<tr>
<td>10.951</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>exp_slot3_req_w_s3/I2</td>
</tr>
<tr>
<td>11.404</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C24[2][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>12.291</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[0][A]</td>
<td>ex_bus_mreq_n_d_s0/I2</td>
</tr>
<tr>
<td>12.744</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R42C25[0][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s0/F</td>
</tr>
<tr>
<td>13.537</td>
<td>0.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][A]</td>
<td>memory_ctrl/enable_write_seq_1_s4/I3</td>
</tr>
<tr>
<td>13.908</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_write_seq_1_s4/F</td>
</tr>
<tr>
<td>14.087</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>memory_ctrl/n201_s13/I3</td>
</tr>
<tr>
<td>14.657</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n201_s13/F</td>
</tr>
<tr>
<td>14.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>memory_ctrl/enable_write_seq_1_s5/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>memory_ctrl/enable_write_seq_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.185, 29.034%; route: 7.969, 55.287%; tC2Q: 2.260, 15.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td>cpu1/u0/n1101_s3/I3</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.660</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/u0/n1101_s2/I1</td>
</tr>
<tr>
<td>5.113</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>7.160</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu1/u0/A_i_8_s7/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>9.504</td>
<td>1.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>exp_slot3_req_w_s7/I2</td>
</tr>
<tr>
<td>10.074</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s7/F</td>
</tr>
<tr>
<td>10.076</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][A]</td>
<td>exp_slot3_req_w_s4/I0</td>
</tr>
<tr>
<td>10.646</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C24[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s4/F</td>
</tr>
<tr>
<td>10.821</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[3][A]</td>
<td>ex_bus_mreq_n_d_s4/I1</td>
</tr>
<tr>
<td>11.370</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C24[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>11.546</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[3][A]</td>
<td>cpu_din_7_s7/I3</td>
</tr>
<tr>
<td>11.917</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s7/F</td>
</tr>
<tr>
<td>12.944</td>
<td>1.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>memory_ctrl/enable_read_seq_1_s5/I3</td>
</tr>
<tr>
<td>13.493</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_read_seq_1_s5/F</td>
</tr>
<tr>
<td>13.495</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>memory_ctrl/n181_s12/I3</td>
</tr>
<tr>
<td>14.044</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n181_s12/F</td>
</tr>
<tr>
<td>14.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>memory_ctrl/enable_read_seq_0_s3/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>memory_ctrl/enable_read_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.590, 33.258%; route: 6.951, 50.366%; tC2Q: 2.260, 16.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>78.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td>cpu1/u0/n1101_s3/I3</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.660</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/u0/n1101_s2/I1</td>
</tr>
<tr>
<td>5.113</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>7.160</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu1/u0/A_i_8_s7/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>9.504</td>
<td>1.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td>exp_slot3_req_w_s7/I2</td>
</tr>
<tr>
<td>10.074</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C24[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s7/F</td>
</tr>
<tr>
<td>10.076</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[1][A]</td>
<td>exp_slot3_req_w_s4/I0</td>
</tr>
<tr>
<td>10.646</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R41C24[1][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s4/F</td>
</tr>
<tr>
<td>10.821</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[3][A]</td>
<td>ex_bus_mreq_n_d_s4/I1</td>
</tr>
<tr>
<td>11.370</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R42C24[3][A]</td>
<td style=" background: #97FFFF;">ex_bus_mreq_n_d_s4/F</td>
</tr>
<tr>
<td>11.546</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[3][A]</td>
<td>cpu_din_7_s7/I3</td>
</tr>
<tr>
<td>11.917</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>17</td>
<td>R42C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s7/F</td>
</tr>
<tr>
<td>12.944</td>
<td>1.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[3][B]</td>
<td>memory_ctrl/enable_read_seq_1_s5/I3</td>
</tr>
<tr>
<td>13.493</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R30C27[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/enable_read_seq_1_s5/F</td>
</tr>
<tr>
<td>13.495</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>memory_ctrl/n180_s13/I3</td>
</tr>
<tr>
<td>14.044</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n180_s13/F</td>
</tr>
<tr>
<td>14.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>memory_ctrl/enable_read_seq_1_s6/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.590, 33.258%; route: 6.951, 50.366%; tC2Q: 2.260, 16.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>90.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RFSH_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C16[2][A]</td>
<td>cpu1/u0/RFSH_n_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R36C16[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/RFSH_n_s0/Q</td>
</tr>
<tr>
<td>1.681</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td>memory_ctrl/n223_s12/I3</td>
</tr>
<tr>
<td>2.230</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n223_s12/F</td>
</tr>
<tr>
<td>2.230</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[1][B]</td>
<td>memory_ctrl/enable_refresh_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.549, 27.636%; route: 1.206, 60.686%; tC2Q: 0.232, 11.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.508</td>
<td>1.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C26[3][B]</td>
<td>megaram1/page_w_1_s7/I2</td>
</tr>
<tr>
<td>8.961</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C26[3][B]</td>
<td style=" background: #97FFFF;">megaram1/page_w_1_s7/F</td>
</tr>
<tr>
<td>8.961</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C26[3][A]</td>
<td>megaram1/page_w_1_s5/I1</td>
</tr>
<tr>
<td>9.064</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C26[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_1_s5/O</td>
</tr>
<tr>
<td>9.948</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td>memory_ctrl/sdram_address_13_s1/I1</td>
</tr>
<tr>
<td>10.518</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C27[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s1/F</td>
</tr>
<tr>
<td>10.519</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[3][A]</td>
<td>memory_ctrl/sdram_address_13_s0/I1</td>
</tr>
<tr>
<td>11.074</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R15C27[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_13_s0/F</td>
</tr>
<tr>
<td>11.625</td>
<td>0.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>memory_ctrl/vram/MemAddr_13_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[0][A]</td>
<td>memory_ctrl/vram/MemAddr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.104, 27.272%; route: 6.017, 52.871%; tC2Q: 2.260, 19.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.468</td>
<td>1.736</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>megaram1/page_w_2_s6/I2</td>
</tr>
<tr>
<td>8.839</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_2_s6/F</td>
</tr>
<tr>
<td>8.839</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td>megaram1/page_w_2_s5/I0</td>
</tr>
<tr>
<td>8.942</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C26[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_2_s5/O</td>
</tr>
<tr>
<td>9.875</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td>memory_ctrl/sdram_address_14_s1/I1</td>
</tr>
<tr>
<td>10.246</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s1/F</td>
</tr>
<tr>
<td>10.493</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>memory_ctrl/sdram_address_14_s0/I1</td>
</tr>
<tr>
<td>11.010</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_14_s0/F</td>
</tr>
<tr>
<td>11.540</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>memory_ctrl/vram/MemAddr_14_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[0][B]</td>
<td>memory_ctrl/vram/MemAddr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.785, 24.654%; route: 6.251, 55.340%; tC2Q: 2.260, 20.006%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.281</td>
<td>1.548</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][A]</td>
<td>megaram1/page_w_0_s6/I2</td>
</tr>
<tr>
<td>8.798</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_0_s6/F</td>
</tr>
<tr>
<td>8.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][A]</td>
<td>megaram1/page_w_0_s5/I0</td>
</tr>
<tr>
<td>8.901</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_0_s5/O</td>
</tr>
<tr>
<td>9.154</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td>memory_ctrl/sdram_address_12_s1/I1</td>
</tr>
<tr>
<td>9.525</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C26[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_12_s1/F</td>
</tr>
<tr>
<td>9.772</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[1][B]</td>
<td>memory_ctrl/sdram_address_12_s0/I1</td>
</tr>
<tr>
<td>10.289</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C28[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_12_s0/F</td>
</tr>
<tr>
<td>11.332</td>
<td>1.044</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[2][B]</td>
<td>memory_ctrl/vram/MemAddr_12_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C28[2][B]</td>
<td>memory_ctrl/vram/MemAddr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.931, 26.431%; route: 5.898, 53.188%; tC2Q: 2.260, 20.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td>cpu1/u0/n1095_s4/I2</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s4/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C4[1][A]</td>
<td>cpu1/u0/n1095_s2/I2</td>
</tr>
<tr>
<td>5.043</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R39C4[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1095_s2/F</td>
</tr>
<tr>
<td>6.108</td>
<td>1.065</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[2][A]</td>
<td>cpu1/u0/A_i_14_s641/I1</td>
</tr>
<tr>
<td>6.561</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>52</td>
<td>R31C22[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_14_s641/F</td>
</tr>
<tr>
<td>7.283</td>
<td>0.722</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][B]</td>
<td>memory_ctrl/sdram_address_15_s3/I3</td>
</tr>
<tr>
<td>7.838</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s3/F</td>
</tr>
<tr>
<td>9.064</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td>memory_ctrl/sdram_address_15_s2/I3</td>
</tr>
<tr>
<td>9.435</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s2/F</td>
</tr>
<tr>
<td>9.440</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td>memory_ctrl/sdram_address_15_s1/I0</td>
</tr>
<tr>
<td>10.010</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s1/F</td>
</tr>
<tr>
<td>10.182</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[3][A]</td>
<td>memory_ctrl/sdram_address_15_s0/I1</td>
</tr>
<tr>
<td>10.699</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C28[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/sdram_address_15_s0/F</td>
</tr>
<tr>
<td>11.229</td>
<td>0.530</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>memory_ctrl/vram/MemAddr_15_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C28[1][A]</td>
<td>memory_ctrl/vram/MemAddr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.483, 31.706%; route: 5.242, 47.721%; tC2Q: 2.260, 20.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/MemAddr_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.831</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td>cpu1/u0/n1096_s4/I2</td>
</tr>
<tr>
<td>4.284</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s4/F</td>
</tr>
<tr>
<td>4.697</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C5[3][A]</td>
<td>cpu1/u0/n1096_s2/I2</td>
</tr>
<tr>
<td>5.150</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1096_s2/F</td>
</tr>
<tr>
<td>6.216</td>
<td>1.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[3][B]</td>
<td>cpu1/u0/A_i_13_s7/I1</td>
</tr>
<tr>
<td>6.733</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>59</td>
<td>R31C22[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_13_s7/F</td>
</tr>
<tr>
<td>8.265</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][A]</td>
<td>megaram1/page_w_5_s6/I2</td>
</tr>
<tr>
<td>8.782</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_5_s6/F</td>
</tr>
<tr>
<td>8.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C25[3][A]</td>
<td>megaram1/page_w_5_s5/I0</td>
</tr>
<tr>
<td>8.885</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R5C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/page_w_5_s5/O</td>
</tr>
<tr>
<td>10.635</td>
<td>1.750</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>sdram_addr_18_s0/I1</td>
</tr>
<tr>
<td>11.006</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td style=" background: #97FFFF;">sdram_addr_18_s0/F</td>
</tr>
<tr>
<td>11.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/MemAddr_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>memory_ctrl/vram/MemAddr_17_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C27[0][B]</td>
<td>memory_ctrl/vram/MemAddr_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.414, 22.429%; route: 6.089, 56.573%; tC2Q: 2.260, 20.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.865</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C4[2][B]</td>
<td>cpu1/u0/n1106_s4/I2</td>
</tr>
<tr>
<td>4.435</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s4/F</td>
</tr>
<tr>
<td>4.436</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[1][B]</td>
<td>cpu1/u0/n1106_s2/I2</td>
</tr>
<tr>
<td>4.985</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s2/F</td>
</tr>
<tr>
<td>5.159</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[2][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>5.714</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>54</td>
<td>R38C3[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>7.583</td>
<td>1.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>megaram1/mega1/SccCh/n171_s2/I1</td>
</tr>
<tr>
<td>8.138</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n171_s2/F</td>
</tr>
<tr>
<td>9.882</td>
<td>1.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>ppi_req_s2/I2</td>
</tr>
<tr>
<td>10.344</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" background: #97FFFF;">ppi_req_s2/F</td>
</tr>
<tr>
<td>10.345</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>ppi_req_s1/I3</td>
</tr>
<tr>
<td>10.807</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C23[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>12.004</td>
<td>1.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td style=" font-weight:bold;">ppi_port_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>ppi_port_a_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>ppi_port_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.153, 26.809%; route: 6.348, 53.975%; tC2Q: 2.260, 19.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.865</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C4[2][B]</td>
<td>cpu1/u0/n1106_s4/I2</td>
</tr>
<tr>
<td>4.435</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s4/F</td>
</tr>
<tr>
<td>4.436</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[1][B]</td>
<td>cpu1/u0/n1106_s2/I2</td>
</tr>
<tr>
<td>4.985</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s2/F</td>
</tr>
<tr>
<td>5.159</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[2][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>5.714</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>54</td>
<td>R38C3[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>7.583</td>
<td>1.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>megaram1/mega1/SccCh/n171_s2/I1</td>
</tr>
<tr>
<td>8.138</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n171_s2/F</td>
</tr>
<tr>
<td>9.882</td>
<td>1.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>ppi_req_s2/I2</td>
</tr>
<tr>
<td>10.344</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" background: #97FFFF;">ppi_req_s2/F</td>
</tr>
<tr>
<td>10.345</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>ppi_req_s1/I3</td>
</tr>
<tr>
<td>10.807</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C23[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>12.004</td>
<td>1.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td style=" font-weight:bold;">ppi_port_a_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>ppi_port_a_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C24[1][A]</td>
<td>ppi_port_a_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.153, 26.809%; route: 6.348, 53.975%; tC2Q: 2.260, 19.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.865</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C4[2][B]</td>
<td>cpu1/u0/n1106_s4/I2</td>
</tr>
<tr>
<td>4.435</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s4/F</td>
</tr>
<tr>
<td>4.436</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[1][B]</td>
<td>cpu1/u0/n1106_s2/I2</td>
</tr>
<tr>
<td>4.985</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s2/F</td>
</tr>
<tr>
<td>5.159</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[2][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>5.714</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>54</td>
<td>R38C3[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>7.583</td>
<td>1.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>megaram1/mega1/SccCh/n171_s2/I1</td>
</tr>
<tr>
<td>8.138</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n171_s2/F</td>
</tr>
<tr>
<td>9.882</td>
<td>1.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>ppi_req_s2/I2</td>
</tr>
<tr>
<td>10.344</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" background: #97FFFF;">ppi_req_s2/F</td>
</tr>
<tr>
<td>10.345</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>ppi_req_s1/I3</td>
</tr>
<tr>
<td>10.807</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C23[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>12.004</td>
<td>1.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td style=" font-weight:bold;">ppi_port_a_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>ppi_port_a_6_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C24[1][B]</td>
<td>ppi_port_a_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.153, 26.809%; route: 6.348, 53.975%; tC2Q: 2.260, 19.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.796</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.865</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C4[2][B]</td>
<td>cpu1/u0/n1106_s4/I2</td>
</tr>
<tr>
<td>4.435</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s4/F</td>
</tr>
<tr>
<td>4.436</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[1][B]</td>
<td>cpu1/u0/n1106_s2/I2</td>
</tr>
<tr>
<td>4.985</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s2/F</td>
</tr>
<tr>
<td>5.159</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[2][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>5.714</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>54</td>
<td>R38C3[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>7.583</td>
<td>1.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>megaram1/mega1/SccCh/n171_s2/I1</td>
</tr>
<tr>
<td>8.138</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n171_s2/F</td>
</tr>
<tr>
<td>9.882</td>
<td>1.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>ppi_req_s2/I2</td>
</tr>
<tr>
<td>10.344</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" background: #97FFFF;">ppi_req_s2/F</td>
</tr>
<tr>
<td>10.345</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>ppi_req_s1/I3</td>
</tr>
<tr>
<td>10.807</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C23[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>12.004</td>
<td>1.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td style=" font-weight:bold;">ppi_port_a_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>ppi_port_a_7_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C24[2][A]</td>
<td>ppi_port_a_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.153, 26.809%; route: 6.348, 53.975%; tC2Q: 2.260, 19.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.984</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.865</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C4[2][B]</td>
<td>cpu1/u0/n1106_s4/I2</td>
</tr>
<tr>
<td>4.435</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s4/F</td>
</tr>
<tr>
<td>4.436</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[1][B]</td>
<td>cpu1/u0/n1106_s2/I2</td>
</tr>
<tr>
<td>4.985</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s2/F</td>
</tr>
<tr>
<td>5.159</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[2][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>5.714</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>54</td>
<td>R38C3[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>7.583</td>
<td>1.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C19[3][B]</td>
<td>megaram1/mega1/SccCh/n171_s2/I1</td>
</tr>
<tr>
<td>8.138</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C19[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n171_s2/F</td>
</tr>
<tr>
<td>9.882</td>
<td>1.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td>ppi_req_s2/I2</td>
</tr>
<tr>
<td>10.344</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C23[2][A]</td>
<td style=" background: #97FFFF;">ppi_req_s2/F</td>
</tr>
<tr>
<td>10.345</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>ppi_req_s1/I3</td>
</tr>
<tr>
<td>10.807</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C23[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>11.817</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td style=" font-weight:bold;">ppi_port_a_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td>ppi_port_a_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[2][A]</td>
<td>ppi_port_a_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.153, 27.243%; route: 6.161, 53.230%; tC2Q: 2.260, 19.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C42[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_2_s0/Q</td>
</tr>
<tr>
<td>3.818</td>
<td>1.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[3][A]</td>
<td>cpu_din_2_s11/I0</td>
</tr>
<tr>
<td>4.189</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C27[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s11/F</td>
</tr>
<tr>
<td>5.087</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[3][A]</td>
<td>cpu_din_2_s5/I3</td>
</tr>
<tr>
<td>5.636</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_2_s5/F</td>
</tr>
<tr>
<td>5.638</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[3][B]</td>
<td>cpu_din_2_s1/I2</td>
</tr>
<tr>
<td>6.100</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s1/F</td>
</tr>
<tr>
<td>6.101</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C24[2][B]</td>
<td>cpu_din_2_s0/I0</td>
</tr>
<tr>
<td>6.618</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C24[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s0/F</td>
</tr>
<tr>
<td>7.920</td>
<td>1.302</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>cpu1/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>cpu1/DI_Reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.899, 31.522%; route: 3.893, 64.626%; tC2Q: 0.232, 3.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.778</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_1_s0/Q</td>
</tr>
<tr>
<td>3.728</td>
<td>1.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[1][B]</td>
<td>cpu_din_1_s9/I0</td>
</tr>
<tr>
<td>4.245</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C28[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s9/F</td>
</tr>
<tr>
<td>4.901</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td>cpu_din_1_s3/I3</td>
</tr>
<tr>
<td>5.471</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C26[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s3/F</td>
</tr>
<tr>
<td>5.472</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C26[2][B]</td>
<td>cpu_din_1_s1/I0</td>
</tr>
<tr>
<td>5.989</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R44C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_1_s1/F</td>
</tr>
<tr>
<td>6.407</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[0][A]</td>
<td>cpu_din_1_s0/I0</td>
</tr>
<tr>
<td>6.778</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C23[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s0/F</td>
</tr>
<tr>
<td>6.778</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[0][A]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C23[0][A]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.975, 40.453%; route: 2.675, 54.795%; tC2Q: 0.232, 4.752%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/Q</td>
</tr>
<tr>
<td>3.894</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td>cpu_din_3_s9/I1</td>
</tr>
<tr>
<td>4.356</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s9/F</td>
</tr>
<tr>
<td>4.529</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][B]</td>
<td>cpu_din_3_s3/I3</td>
</tr>
<tr>
<td>5.078</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s3/F</td>
</tr>
<tr>
<td>5.250</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C26[2][A]</td>
<td>cpu_din_3_s1/I1</td>
</tr>
<tr>
<td>5.767</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R41C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.494</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>cpu_din_3_s0/I0</td>
</tr>
<tr>
<td>6.724</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 41.220%; route: 2.606, 53.974%; tC2Q: 0.232, 4.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C41[1][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_4_s0/Q</td>
</tr>
<tr>
<td>3.789</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td>cpu_din_4_s7/I1</td>
</tr>
<tr>
<td>4.242</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s7/F</td>
</tr>
<tr>
<td>4.397</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C28[3][B]</td>
<td>cpu_din_4_s4/I1</td>
</tr>
<tr>
<td>4.967</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C28[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s4/F</td>
</tr>
<tr>
<td>4.968</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C28[2][B]</td>
<td>cpu_din_4_s1/I1</td>
</tr>
<tr>
<td>5.485</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R40C28[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_4_s1/F</td>
</tr>
<tr>
<td>6.145</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[0][A]</td>
<td>cpu_din_4_s0/I0</td>
</tr>
<tr>
<td>6.715</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C23[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_4_s0/F</td>
</tr>
<tr>
<td>6.715</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C23[0][A]</td>
<td>cpu1/DI_Reg_4_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C23[0][A]</td>
<td>cpu1/DI_Reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.110, 43.780%; route: 2.478, 51.406%; tC2Q: 0.232, 4.814%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>88.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/Q</td>
</tr>
<tr>
<td>3.894</td>
<td>1.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[3][A]</td>
<td>cpu_din_6_s7/I1</td>
</tr>
<tr>
<td>4.356</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C28[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s7/F</td>
</tr>
<tr>
<td>4.358</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[3][B]</td>
<td>cpu_din_6_s4/I1</td>
</tr>
<tr>
<td>4.820</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R43C28[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s4/F</td>
</tr>
<tr>
<td>4.821</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[2][B]</td>
<td>cpu_din_6_s1/I1</td>
</tr>
<tr>
<td>5.338</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C28[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>6.003</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][B]</td>
<td>cpu_din_6_s0/I0</td>
</tr>
<tr>
<td>6.552</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R43C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s0/F</td>
</tr>
<tr>
<td>6.552</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>87.963</td>
<td>87.963</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>87.963</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>88.224</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][B]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>88.189</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td>88.154</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C23[0][B]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.634</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>87.963</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 42.740%; route: 2.434, 52.278%; tC2Q: 0.232, 4.983%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[13]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.878</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>megaram1/cart_ena_ff_s7/I3</td>
</tr>
<tr>
<td>8.395</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>9.801</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td>cpu_din_2_s8/I1</td>
</tr>
<tr>
<td>10.254</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R34C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s8/F</td>
</tr>
<tr>
<td>10.951</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>exp_slot3_req_w_s3/I2</td>
</tr>
<tr>
<td>11.413</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C24[2][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>11.416</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>exp_slot3_req_w_s1/I1</td>
</tr>
<tr>
<td>11.965</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C24[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>12.490</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td style=" font-weight:bold;">exp_slot3_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[0][A]</td>
<td>exp_slot3_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C25[0][A]</td>
<td>exp_slot3_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.349, 27.347%; route: 6.637, 54.199%; tC2Q: 2.260, 18.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.878</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>megaram1/cart_ena_ff_s7/I3</td>
</tr>
<tr>
<td>8.395</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>9.801</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td>cpu_din_2_s8/I1</td>
</tr>
<tr>
<td>10.254</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R34C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s8/F</td>
</tr>
<tr>
<td>10.951</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>exp_slot3_req_w_s3/I2</td>
</tr>
<tr>
<td>11.413</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C24[2][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>11.416</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>exp_slot3_req_w_s1/I1</td>
</tr>
<tr>
<td>11.965</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C24[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>12.490</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td style=" font-weight:bold;">exp_slot3_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C25[1][A]</td>
<td>exp_slot3_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C25[1][A]</td>
<td>exp_slot3_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.349, 27.347%; route: 6.637, 54.199%; tC2Q: 2.260, 18.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.878</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>megaram1/cart_ena_ff_s7/I3</td>
</tr>
<tr>
<td>8.395</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>9.801</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td>cpu_din_2_s8/I1</td>
</tr>
<tr>
<td>10.254</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R34C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s8/F</td>
</tr>
<tr>
<td>10.951</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>exp_slot3_req_w_s3/I2</td>
</tr>
<tr>
<td>11.413</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C24[2][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>11.416</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>exp_slot3_req_w_s1/I1</td>
</tr>
<tr>
<td>11.965</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C24[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>12.468</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][B]</td>
<td style=" font-weight:bold;">exp_slot3_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C25[1][B]</td>
<td>exp_slot3_5_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C25[1][B]</td>
<td>exp_slot3_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.349, 27.396%; route: 6.615, 54.116%; tC2Q: 2.260, 18.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.878</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>megaram1/cart_ena_ff_s7/I3</td>
</tr>
<tr>
<td>8.395</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>9.801</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td>cpu_din_2_s8/I1</td>
</tr>
<tr>
<td>10.254</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R34C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s8/F</td>
</tr>
<tr>
<td>10.951</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>exp_slot3_req_w_s3/I2</td>
</tr>
<tr>
<td>11.413</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C24[2][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>11.416</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>exp_slot3_req_w_s1/I1</td>
</tr>
<tr>
<td>11.965</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C24[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>12.306</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][B]</td>
<td style=" font-weight:bold;">exp_slot3_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][B]</td>
<td>exp_slot3_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C24[0][B]</td>
<td>exp_slot3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.349, 27.763%; route: 6.454, 53.501%; tC2Q: 2.260, 18.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.878</td>
<td>1.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][A]</td>
<td>megaram1/cart_ena_ff_s7/I3</td>
</tr>
<tr>
<td>8.395</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C25[3][A]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s7/F</td>
</tr>
<tr>
<td>9.801</td>
<td>1.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td>cpu_din_2_s8/I1</td>
</tr>
<tr>
<td>10.254</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R34C24[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_2_s8/F</td>
</tr>
<tr>
<td>10.951</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[2][B]</td>
<td>exp_slot3_req_w_s3/I2</td>
</tr>
<tr>
<td>11.413</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R42C24[2][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s3/F</td>
</tr>
<tr>
<td>11.416</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>exp_slot3_req_w_s1/I1</td>
</tr>
<tr>
<td>11.965</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R42C24[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>12.306</td>
<td>0.341</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[2][A]</td>
<td style=" font-weight:bold;">exp_slot3_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[2][A]</td>
<td>exp_slot3_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C24[2][A]</td>
<td>exp_slot3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.349, 27.763%; route: 6.454, 53.501%; tC2Q: 2.260, 18.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.637</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td>cpu1/u0/n1101_s3/I3</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.660</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/u0/n1101_s2/I1</td>
</tr>
<tr>
<td>5.113</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>7.160</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu1/u0/A_i_8_s7/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>10.164</td>
<td>2.488</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_7_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>bios1/mem_r_mem_r_1_7_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>bios1/mem_r_mem_r_1_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.432, 14.434%; route: 6.229, 62.786%; tC2Q: 2.260, 22.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td>cpu1/u0/n1101_s3/I3</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.660</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/u0/n1101_s2/I1</td>
</tr>
<tr>
<td>5.113</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>7.160</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu1/u0/A_i_8_s7/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>9.922</td>
<td>2.245</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_5_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>bios1/mem_r_mem_r_1_5_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>bios1/mem_r_mem_r_1_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.432, 14.796%; route: 5.986, 61.853%; tC2Q: 2.260, 23.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td>cpu1/u0/n1101_s3/I3</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.660</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/u0/n1101_s2/I1</td>
</tr>
<tr>
<td>5.113</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>7.160</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu1/u0/A_i_8_s7/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>9.889</td>
<td>2.212</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>bios1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[1]</td>
<td>bios1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.432, 14.847%; route: 5.953, 61.722%; tC2Q: 2.260, 23.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td>cpu1/u0/n1101_s3/I3</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.660</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/u0/n1101_s2/I1</td>
</tr>
<tr>
<td>5.113</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>7.160</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu1/u0/A_i_8_s7/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>9.761</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_6_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>bios1/mem_r_mem_r_1_6_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>bios1/mem_r_mem_r_1_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.432, 15.045%; route: 5.826, 61.210%; tC2Q: 2.260, 23.745%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td>cpu1/u0/n1101_s3/I3</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.660</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/u0/n1101_s2/I1</td>
</tr>
<tr>
<td>5.113</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>7.160</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu1/u0/A_i_8_s7/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>9.746</td>
<td>2.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_3_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>bios1/mem_r_mem_r_1_3_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[8]</td>
<td>bios1/mem_r_mem_r_1_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.432, 15.069%; route: 5.811, 61.149%; tC2Q: 2.260, 23.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td>cpu1/u0/n1101_s3/I3</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.660</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/u0/n1101_s2/I1</td>
</tr>
<tr>
<td>5.113</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>7.160</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu1/u0/A_i_8_s7/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>10.473</td>
<td>2.796</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_7_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>subrom1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.432, 13.999%; route: 6.537, 63.907%; tC2Q: 2.260, 22.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td>cpu1/u0/n1101_s3/I3</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.660</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/u0/n1101_s2/I1</td>
</tr>
<tr>
<td>5.113</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>7.160</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu1/u0/A_i_8_s7/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>10.293</td>
<td>2.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_6_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>subrom1/mem_r_mem_r_0_6_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>subrom1/mem_r_mem_r_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.432, 14.249%; route: 6.358, 63.263%; tC2Q: 2.260, 22.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.677</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>4.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>5.196</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td>cpu1/u0/n1109_s2/I3</td>
</tr>
<tr>
<td>5.766</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td>cpu1/u0/n1109_s0/I1</td>
</tr>
<tr>
<td>6.392</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>7.782</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.675</td>
<td>1.893</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_7_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>subrom1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>subrom1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.847, 19.584%; route: 5.324, 56.454%; tC2Q: 2.260, 23.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.677</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>4.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>5.196</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td>cpu1/u0/n1109_s2/I3</td>
</tr>
<tr>
<td>5.766</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td>cpu1/u0/n1109_s0/I1</td>
</tr>
<tr>
<td>6.392</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>7.782</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.675</td>
<td>1.893</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_3_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>subrom1/mem_r_mem_r_0_3_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[7]</td>
<td>subrom1/mem_r_mem_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.847, 19.584%; route: 5.324, 56.454%; tC2Q: 2.260, 23.963%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.677</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>4.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>5.196</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td>cpu1/u0/n1109_s2/I3</td>
</tr>
<tr>
<td>5.766</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td>cpu1/u0/n1109_s0/I1</td>
</tr>
<tr>
<td>6.392</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>7.782</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.574</td>
<td>1.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_6_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>subrom1/mem_r_mem_r_0_6_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>subrom1/mem_r_mem_r_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.847, 19.795%; route: 5.224, 55.984%; tC2Q: 2.260, 24.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td>cpu1/u0/n1101_s3/I3</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.660</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/u0/n1101_s2/I1</td>
</tr>
<tr>
<td>5.113</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>7.160</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu1/u0/A_i_8_s7/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>10.283</td>
<td>2.606</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_6_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>logo1/mem_r_mem_r_0_6_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>logo1/mem_r_mem_r_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.432, 14.263%; route: 6.348, 63.227%; tC2Q: 2.260, 22.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td>cpu1/u0/n1101_s3/I3</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.660</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/u0/n1101_s2/I1</td>
</tr>
<tr>
<td>5.113</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>7.160</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu1/u0/A_i_8_s7/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>10.212</td>
<td>2.535</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_7_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>logo1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>logo1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.432, 14.365%; route: 6.277, 62.964%; tC2Q: 2.260, 22.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td>cpu1/u0/n1101_s3/I3</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.660</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/u0/n1101_s2/I1</td>
</tr>
<tr>
<td>5.113</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>7.160</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu1/u0/A_i_8_s7/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>9.994</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>logo1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>logo1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.432, 14.686%; route: 6.059, 62.137%; tC2Q: 2.260, 23.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.677</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>4.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>5.196</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td>cpu1/u0/n1109_s2/I3</td>
</tr>
<tr>
<td>5.766</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td>cpu1/u0/n1109_s0/I1</td>
</tr>
<tr>
<td>6.392</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>7.782</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.574</td>
<td>1.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_3_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>logo1/mem_r_mem_r_0_3_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>logo1/mem_r_mem_r_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.847, 19.795%; route: 5.224, 55.984%; tC2Q: 2.260, 24.221%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>4.025</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td>cpu1/u0/n1101_s3/I3</td>
</tr>
<tr>
<td>4.487</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C7[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s3/F</td>
</tr>
<tr>
<td>4.660</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C6[1][A]</td>
<td>cpu1/u0/n1101_s2/I1</td>
</tr>
<tr>
<td>5.113</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1101_s2/F</td>
</tr>
<tr>
<td>7.160</td>
<td>2.047</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][B]</td>
<td>cpu1/u0/A_i_8_s7/I1</td>
</tr>
<tr>
<td>7.677</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>45</td>
<td>R11C19[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_8_s7/F</td>
</tr>
<tr>
<td>9.381</td>
<td>1.704</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_5_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>logo1/mem_r_mem_r_0_5_s/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>logo1/mem_r_mem_r_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.432, 15.672%; route: 5.445, 59.594%; tC2Q: 2.260, 24.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.677</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>4.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>5.196</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td>cpu1/u0/n1109_s2/I3</td>
</tr>
<tr>
<td>5.766</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td>cpu1/u0/n1109_s0/I1</td>
</tr>
<tr>
<td>6.392</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>7.782</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>8.536</td>
<td>0.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td>n947_s1/I1</td>
</tr>
<tr>
<td>8.863</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C25[1][B]</td>
<td style=" background: #97FFFF;">n947_s1/F</td>
</tr>
<tr>
<td>9.853</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>mapper_reg3_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C27[1][A]</td>
<td>mapper_reg3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 22.622%; route: 5.176, 53.861%; tC2Q: 2.260, 23.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.677</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>4.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>5.196</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td>cpu1/u0/n1109_s2/I3</td>
</tr>
<tr>
<td>5.766</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td>cpu1/u0/n1109_s0/I1</td>
</tr>
<tr>
<td>6.392</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>7.782</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>8.536</td>
<td>0.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td>n947_s1/I1</td>
</tr>
<tr>
<td>8.863</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C25[1][B]</td>
<td style=" background: #97FFFF;">n947_s1/F</td>
</tr>
<tr>
<td>9.850</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td style=" font-weight:bold;">mapper_reg3_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>mapper_reg3_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[2][B]</td>
<td>mapper_reg3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 22.629%; route: 5.173, 53.847%; tC2Q: 2.260, 23.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.677</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>4.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>5.196</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td>cpu1/u0/n1109_s2/I3</td>
</tr>
<tr>
<td>5.766</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td>cpu1/u0/n1109_s0/I1</td>
</tr>
<tr>
<td>6.392</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>7.782</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>8.536</td>
<td>0.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td>n947_s1/I1</td>
</tr>
<tr>
<td>8.863</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C25[1][B]</td>
<td style=" background: #97FFFF;">n947_s1/F</td>
</tr>
<tr>
<td>9.850</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>mapper_reg3_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>mapper_reg3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 22.629%; route: 5.173, 53.847%; tC2Q: 2.260, 23.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.677</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>4.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>5.196</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td>cpu1/u0/n1109_s2/I3</td>
</tr>
<tr>
<td>5.766</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td>cpu1/u0/n1109_s0/I1</td>
</tr>
<tr>
<td>6.392</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>7.782</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>8.536</td>
<td>0.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[3][A]</td>
<td>n971_s1/I1</td>
</tr>
<tr>
<td>8.863</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C25[3][A]</td>
<td style=" background: #97FFFF;">n971_s1/F</td>
</tr>
<tr>
<td>9.841</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C26[2][A]</td>
<td>mapper_reg0_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C26[2][A]</td>
<td>mapper_reg0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 22.651%; route: 5.164, 53.803%; tC2Q: 2.260, 23.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.677</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>4.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>5.196</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td>cpu1/u0/n1109_s2/I3</td>
</tr>
<tr>
<td>5.766</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td>cpu1/u0/n1109_s0/I1</td>
</tr>
<tr>
<td>6.392</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>7.782</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>8.536</td>
<td>0.754</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[2][A]</td>
<td>n955_s1/I0</td>
</tr>
<tr>
<td>8.863</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R36C25[2][A]</td>
<td style=" background: #97FFFF;">n955_s1/F</td>
</tr>
<tr>
<td>9.841</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">mapper_reg2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>mapper_reg2_0_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>mapper_reg2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 22.652%; route: 5.163, 53.800%; tC2Q: 2.260, 23.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[18]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.677</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>4.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>5.196</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td>cpu1/u0/n1109_s2/I3</td>
</tr>
<tr>
<td>5.766</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td>cpu1/u0/n1109_s0/I1</td>
</tr>
<tr>
<td>6.392</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>7.782</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.029</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>memory_ctrl/n90_s0/I2</td>
</tr>
<tr>
<td>9.599</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n90_s0/F</td>
</tr>
<tr>
<td>9.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>memory_ctrl/mapper_dout_ff_2_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>memory_ctrl/mapper_dout_ff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.417, 25.835%; route: 4.679, 50.009%; tC2Q: 2.260, 24.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.677</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>4.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>5.196</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td>cpu1/u0/n1109_s2/I3</td>
</tr>
<tr>
<td>5.766</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td>cpu1/u0/n1109_s0/I1</td>
</tr>
<tr>
<td>6.392</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>7.782</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.029</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>memory_ctrl/n89_s0/I2</td>
</tr>
<tr>
<td>9.599</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n89_s0/F</td>
</tr>
<tr>
<td>9.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>memory_ctrl/mapper_dout_ff_3_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>memory_ctrl/mapper_dout_ff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.417, 25.835%; route: 4.679, 50.009%; tC2Q: 2.260, 24.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.677</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>4.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>5.196</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td>cpu1/u0/n1109_s2/I3</td>
</tr>
<tr>
<td>5.766</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td>cpu1/u0/n1109_s0/I1</td>
</tr>
<tr>
<td>6.392</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>7.782</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.029</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>memory_ctrl/n88_s0/I2</td>
</tr>
<tr>
<td>9.599</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n88_s0/F</td>
</tr>
<tr>
<td>9.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>memory_ctrl/mapper_dout_ff_4_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>memory_ctrl/mapper_dout_ff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.417, 25.835%; route: 4.679, 50.009%; tC2Q: 2.260, 24.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.599</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.677</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>4.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>5.196</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td>cpu1/u0/n1109_s2/I3</td>
</tr>
<tr>
<td>5.766</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td>cpu1/u0/n1109_s0/I1</td>
</tr>
<tr>
<td>6.392</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>7.782</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>9.029</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>memory_ctrl/n87_s0/I2</td>
</tr>
<tr>
<td>9.599</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n87_s0/F</td>
</tr>
<tr>
<td>9.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>memory_ctrl/mapper_dout_ff_5_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[1][B]</td>
<td>memory_ctrl/mapper_dout_ff_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.417, 25.835%; route: 4.679, 50.009%; tC2Q: 2.260, 24.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>83.238</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.677</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C5[3][A]</td>
<td>cpu1/u0/n1099_s3/I2</td>
</tr>
<tr>
<td>4.048</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R33C5[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1099_s3/F</td>
</tr>
<tr>
<td>5.196</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td>cpu1/u0/n1109_s2/I3</td>
</tr>
<tr>
<td>5.766</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s2/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C17[1][B]</td>
<td>cpu1/u0/n1109_s0/I1</td>
</tr>
<tr>
<td>6.392</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C17[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1109_s0/F</td>
</tr>
<tr>
<td>7.329</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I0</td>
</tr>
<tr>
<td>7.782</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>8.993</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>memory_ctrl/n91_s0/I2</td>
</tr>
<tr>
<td>9.563</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n91_s0/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_1_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[2][B]</td>
<td>memory_ctrl/mapper_dout_ff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.417, 25.935%; route: 4.642, 49.814%; tC2Q: 2.260, 24.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[19]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[20]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -setup -end 5</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.602</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>megaram1/mega1/n12_s2/I2</td>
</tr>
<tr>
<td>8.119</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s2/F</td>
</tr>
<tr>
<td>8.654</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>megaram1/mega1/WavReq_s2/I2</td>
</tr>
<tr>
<td>9.171</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C24[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s2/F</td>
</tr>
<tr>
<td>9.864</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s3/I1</td>
</tr>
<tr>
<td>10.381</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s3/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I2</td>
</tr>
<tr>
<td>11.311</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R7C22[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>11.751</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[2][A]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>12.306</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C20[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>13.339</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_d_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>46.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.540</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1/CLK</td>
</tr>
<tr>
<td>46.505</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C18[1][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_d_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.991, 30.476%; route: 6.845, 52.266%; tC2Q: 2.260, 17.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.339</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.602</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>megaram1/mega1/n12_s2/I2</td>
</tr>
<tr>
<td>8.119</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s2/F</td>
</tr>
<tr>
<td>8.654</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>megaram1/mega1/WavReq_s2/I2</td>
</tr>
<tr>
<td>9.171</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C24[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s2/F</td>
</tr>
<tr>
<td>9.864</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s3/I1</td>
</tr>
<tr>
<td>10.381</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s3/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I2</td>
</tr>
<tr>
<td>11.311</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R7C22[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>11.751</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[2][A]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>12.306</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C20[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>13.339</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_c_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>46.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.540</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1/CLK</td>
</tr>
<tr>
<td>46.505</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C18[0][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_c_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.991, 30.476%; route: 6.845, 52.266%; tC2Q: 2.260, 17.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.602</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>megaram1/mega1/n12_s2/I2</td>
</tr>
<tr>
<td>8.119</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s2/F</td>
</tr>
<tr>
<td>8.654</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>megaram1/mega1/WavReq_s2/I2</td>
</tr>
<tr>
<td>9.171</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C24[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s2/F</td>
</tr>
<tr>
<td>9.864</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s3/I1</td>
</tr>
<tr>
<td>10.381</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s3/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I2</td>
</tr>
<tr>
<td>11.311</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R7C22[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>11.751</td>
<td>0.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C20[2][A]</td>
<td>megaram1/mega1/SccCh/n114_s1/I1</td>
</tr>
<tr>
<td>12.306</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R6C20[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n114_s1/F</td>
</tr>
<tr>
<td>13.331</td>
<td>1.025</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_rst_ch_e_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>46.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.540</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1/CLK</td>
</tr>
<tr>
<td>46.505</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C18[2][A]</td>
<td>megaram1/mega1/SccCh/ff_rst_ch_e_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.991, 30.494%; route: 6.837, 52.238%; tC2Q: 2.260, 17.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.602</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>megaram1/mega1/n12_s2/I2</td>
</tr>
<tr>
<td>8.119</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s2/F</td>
</tr>
<tr>
<td>8.654</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>megaram1/mega1/WavReq_s2/I2</td>
</tr>
<tr>
<td>9.171</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C24[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s2/F</td>
</tr>
<tr>
<td>9.864</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s3/I1</td>
</tr>
<tr>
<td>10.381</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s3/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I2</td>
</tr>
<tr>
<td>11.311</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R7C22[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>12.202</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>megaram1/mega1/SccCh/n157_s1/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n157_s1/F</td>
</tr>
<tr>
<td>13.302</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>46.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.540</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_8_s0/CLK</td>
</tr>
<tr>
<td>46.505</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[1][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 30.517%; route: 6.813, 52.176%; tC2Q: 2.260, 17.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.602</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>megaram1/mega1/n12_s2/I2</td>
</tr>
<tr>
<td>8.119</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s2/F</td>
</tr>
<tr>
<td>8.654</td>
<td>0.536</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][B]</td>
<td>megaram1/mega1/WavReq_s2/I2</td>
</tr>
<tr>
<td>9.171</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C24[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s2/F</td>
</tr>
<tr>
<td>9.864</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s3/I1</td>
</tr>
<tr>
<td>10.381</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s3/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][A]</td>
<td>megaram1/mega1/SccCh/n23_s6/I2</td>
</tr>
<tr>
<td>11.311</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>18</td>
<td>R7C22[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n23_s6/F</td>
</tr>
<tr>
<td>12.202</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C15[1][B]</td>
<td>megaram1/mega1/SccCh/n157_s1/I1</td>
</tr>
<tr>
<td>12.751</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C15[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n157_s1/F</td>
</tr>
<tr>
<td>13.302</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/reg_freq_ch_e_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>46.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.540</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_10_s0/CLK</td>
</tr>
<tr>
<td>46.505</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>megaram1/mega1/SccCh/reg_freq_ch_e_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 30.517%; route: 6.813, 52.176%; tC2Q: 2.260, 17.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[21]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -setup -end 5</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.872</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>megaram1/cart_ena_ff_s6/I3</td>
</tr>
<tr>
<td>8.427</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.200</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>9.618</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>9.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>10.390</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s6/I0</td>
</tr>
<tr>
<td>10.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s6/F</td>
</tr>
<tr>
<td>11.670</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_7_s3/I3</td>
</tr>
<tr>
<td>12.187</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_7_s3/F</td>
</tr>
<tr>
<td>12.842</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>46.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.540</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>46.505</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.781, 30.010%; route: 6.558, 52.052%; tC2Q: 2.260, 17.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.872</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>megaram1/cart_ena_ff_s6/I3</td>
</tr>
<tr>
<td>8.427</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.200</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>9.618</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>9.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>10.390</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s6/I0</td>
</tr>
<tr>
<td>10.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s6/F</td>
</tr>
<tr>
<td>11.670</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_3_s3/I2</td>
</tr>
<tr>
<td>12.187</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_3_s3/F</td>
</tr>
<tr>
<td>12.842</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>46.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.540</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>46.505</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.781, 30.010%; route: 6.558, 52.052%; tC2Q: 2.260, 17.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.872</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>megaram1/cart_ena_ff_s6/I3</td>
</tr>
<tr>
<td>8.427</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.200</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>9.618</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>9.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>10.390</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s6/I0</td>
</tr>
<tr>
<td>10.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s6/F</td>
</tr>
<tr>
<td>11.555</td>
<td>0.712</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_6_s3/I3</td>
</tr>
<tr>
<td>12.008</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C18[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_6_s3/F</td>
</tr>
<tr>
<td>12.842</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>46.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.540</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>46.505</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.717, 29.503%; route: 6.622, 52.558%; tC2Q: 2.260, 17.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.872</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>megaram1/cart_ena_ff_s6/I3</td>
</tr>
<tr>
<td>8.427</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.200</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>9.618</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>9.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>10.390</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s6/I0</td>
</tr>
<tr>
<td>10.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s6/F</td>
</tr>
<tr>
<td>11.636</td>
<td>0.792</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_4_s3/I2</td>
</tr>
<tr>
<td>12.089</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_4_s3/F</td>
</tr>
<tr>
<td>12.773</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>46.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.540</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>46.505</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.717, 29.666%; route: 6.552, 52.296%; tC2Q: 2.260, 18.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>33.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.872</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>megaram1/cart_ena_ff_s6/I3</td>
</tr>
<tr>
<td>8.427</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.200</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>9.618</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>9.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>10.390</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[2][A]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s6/I0</td>
</tr>
<tr>
<td>10.843</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R5C23[2][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s6/F</td>
</tr>
<tr>
<td>11.664</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_0_s3/I2</td>
</tr>
<tr>
<td>12.117</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_0_s3/F</td>
</tr>
<tr>
<td>12.773</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>46.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.540</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>46.505</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.717, 29.666%; route: 6.552, 52.296%; tC2Q: 2.260, 18.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[22]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -setup -end 5</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.872</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>megaram1/cart_ena_ff_s6/I3</td>
</tr>
<tr>
<td>8.427</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.200</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>9.618</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>9.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>10.666</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C24[2][B]</td>
<td>megaram1/mega1/n4_s1/I1</td>
</tr>
<tr>
<td>11.215</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C24[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n4_s1/F</td>
</tr>
<tr>
<td>11.218</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[1][A]</td>
<td>megaram1/mega1/n16_s3/I0</td>
</tr>
<tr>
<td>11.767</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C24[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n16_s3/F</td>
</tr>
<tr>
<td>11.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>46.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.540</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[1][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>46.505</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C24[1][A]</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.909, 33.922%; route: 5.354, 46.465%; tC2Q: 2.260, 19.612%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.872</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>megaram1/cart_ena_ff_s6/I3</td>
</tr>
<tr>
<td>8.427</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.200</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>9.618</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>9.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>10.516</td>
<td>0.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C24[3][B]</td>
<td>megaram1/mega1/WavReq_s5/I0</td>
</tr>
<tr>
<td>10.887</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R2C24[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavReq_s5/F</td>
</tr>
<tr>
<td>10.900</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C24[3][A]</td>
<td>megaram1/mega1/WavCpy_s3/I1</td>
</tr>
<tr>
<td>11.449</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C24[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavCpy_s3/F</td>
</tr>
<tr>
<td>11.594</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>46.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.540</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[1][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>46.505</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C24[1][A]</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.731, 32.872%; route: 5.359, 47.217%; tC2Q: 2.260, 19.912%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.872</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>megaram1/cart_ena_ff_s6/I3</td>
</tr>
<tr>
<td>8.427</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.200</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>9.618</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>megaram1/mega1/SccCh/w_wave_ce_s4/I0</td>
</tr>
<tr>
<td>9.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_ce_s4/F</td>
</tr>
<tr>
<td>10.666</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C24[2][B]</td>
<td>megaram1/mega1/n4_s1/I1</td>
</tr>
<tr>
<td>11.215</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C24[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n4_s1/F</td>
</tr>
<tr>
<td>11.572</td>
<td>0.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>46.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.540</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>46.505</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.360, 29.658%; route: 5.709, 50.394%; tC2Q: 2.260, 19.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccBank2_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.872</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>megaram1/cart_ena_ff_s6/I3</td>
</tr>
<tr>
<td>8.427</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.200</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>9.618</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>megaram1/cart_ena_ff_s2/I0</td>
</tr>
<tr>
<td>9.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s2/F</td>
</tr>
<tr>
<td>10.406</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[0][A]</td>
<td>megaram1/mega1/n319_s2/I1</td>
</tr>
<tr>
<td>10.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C24[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>11.232</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[2][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccBank2_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>46.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.540</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[2][B]</td>
<td>megaram1/mega1/SccBank2_0_s0/CLK</td>
</tr>
<tr>
<td>46.505</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C24[2][B]</td>
<td>megaram1/mega1/SccBank2_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.273, 29.785%; route: 5.456, 49.648%; tC2Q: 2.260, 20.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>35.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>46.505</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccBank2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.872</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[2][B]</td>
<td>megaram1/cart_ena_ff_s6/I3</td>
</tr>
<tr>
<td>8.427</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C24[2][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s6/F</td>
</tr>
<tr>
<td>8.683</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][B]</td>
<td>megaram1/cart_ena_ff_s3/I1</td>
</tr>
<tr>
<td>9.200</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R9C24[1][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s3/F</td>
</tr>
<tr>
<td>9.618</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>megaram1/cart_ena_ff_s2/I0</td>
</tr>
<tr>
<td>9.989</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">megaram1/cart_ena_ff_s2/F</td>
</tr>
<tr>
<td>10.406</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C24[0][A]</td>
<td>megaram1/mega1/n319_s2/I1</td>
</tr>
<tr>
<td>10.868</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C24[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n319_s2/F</td>
</tr>
<tr>
<td>11.232</td>
<td>0.363</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[2][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccBank2_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>46.296</td>
<td>46.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>46.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.540</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[2][A]</td>
<td>megaram1/mega1/SccBank2_1_s0/CLK</td>
</tr>
<tr>
<td>46.505</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C24[2][A]</td>
<td>megaram1/mega1/SccBank2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>46.296</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.273, 29.785%; route: 5.456, 49.648%; tC2Q: 2.260, 20.567%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[23]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.749</td>
<td>1.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td>cpu1/u0/n1094_s3/I3</td>
</tr>
<tr>
<td>4.211</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C6[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s3/F</td>
</tr>
<tr>
<td>4.213</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C6[1][A]</td>
<td>cpu1/u0/n1094_s1/I1</td>
</tr>
<tr>
<td>4.666</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R35C6[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1094_s1/F</td>
</tr>
<tr>
<td>5.630</td>
<td>0.964</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C20[3][B]</td>
<td>megaram1/mega1/n12_s6/I0</td>
</tr>
<tr>
<td>6.083</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R36C20[3][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s6/F</td>
</tr>
<tr>
<td>7.602</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[2][B]</td>
<td>megaram1/mega1/n12_s2/I2</td>
</tr>
<tr>
<td>8.119</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R7C22[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s2/F</td>
</tr>
<tr>
<td>8.776</td>
<td>0.657</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>megaram1/n664_s3/I3</td>
</tr>
<tr>
<td>9.346</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">megaram1/n664_s3/F</td>
</tr>
<tr>
<td>9.520</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>megaram1/n664_s0/I3</td>
</tr>
<tr>
<td>10.090</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n664_s0/F</td>
</tr>
<tr>
<td>10.234</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_scc_ram_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>megaram1/ff_scc_ram_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.025, 30.279%; route: 4.705, 47.100%; tC2Q: 2.260, 22.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[24]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -setup -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>82.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>92.801</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/IStatus_0_s15</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R10[0]</td>
<td>cpu1/u0/IStatus_0_s15/CLK</td>
</tr>
<tr>
<td>2.503</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>27</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">cpu1/u0/IStatus_0_s15/DO[8]</td>
</tr>
<tr>
<td>3.865</td>
<td>1.361</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C4[2][B]</td>
<td>cpu1/u0/n1106_s4/I2</td>
</tr>
<tr>
<td>4.435</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C4[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s4/F</td>
</tr>
<tr>
<td>4.436</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C4[1][B]</td>
<td>cpu1/u0/n1106_s2/I2</td>
</tr>
<tr>
<td>4.985</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C4[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1106_s2/F</td>
</tr>
<tr>
<td>5.159</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[2][B]</td>
<td>cpu1/u0/A_i_3_s7/I1</td>
</tr>
<tr>
<td>5.714</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>54</td>
<td>R38C3[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>7.799</td>
<td>2.085</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][B]</td>
<td>megaram1/mega1/SccCh/n187_s2/I0</td>
</tr>
<tr>
<td>8.316</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R5C17[1][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n187_s2/F</td>
</tr>
<tr>
<td>9.207</td>
<td>0.891</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>megaram1/ff_ram_ena_s5/I3</td>
</tr>
<tr>
<td>9.669</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s5/F</td>
</tr>
<tr>
<td>9.671</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>megaram1/ff_ram_ena_s3/I3</td>
</tr>
<tr>
<td>10.241</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s3/F</td>
</tr>
<tr>
<td>10.385</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_ram_ena_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>92.592</td>
<td>92.592</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>92.592</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>92.836</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>megaram1/ff_ram_ena_s0/CLK</td>
</tr>
<tr>
<td>92.801</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>92.592</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.223, 31.780%; route: 4.658, 45.935%; tC2Q: 2.260, 22.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>


<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C4[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>8</td>
<td>R43C4[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>14.674</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[3][B]</td>
<td>cpu1/WR_n_i_s3/I0</td>
</tr>
<tr>
<td>14.964</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C4[3][B]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>14.971</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>cpu1/n226_s3/I3</td>
</tr>
<tr>
<td>15.315</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td style=" background: #97FFFF;">cpu1/n226_s3/F</td>
</tr>
<tr>
<td>15.315</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.634, 51.484%; route: 0.395, 32.113%; tC2Q: 0.202, 16.403%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R42C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/Q</td>
</tr>
<tr>
<td>14.860</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[3][B]</td>
<td>cpu_din_0_s8/I3</td>
</tr>
<tr>
<td>15.150</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R42C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s8/F</td>
</tr>
<tr>
<td>15.286</td>
<td>0.136</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[3][A]</td>
<td>cpu_din_7_s7/I2</td>
</tr>
<tr>
<td>15.576</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R42C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s7/F</td>
</tr>
<tr>
<td>15.594</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[1][A]</td>
<td>cpu_din_5_s3/I3</td>
</tr>
<tr>
<td>15.884</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R42C25[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s3/F</td>
</tr>
<tr>
<td>15.891</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>cpu_din_5_s0/I2</td>
</tr>
<tr>
<td>16.123</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s0/F</td>
</tr>
<tr>
<td>16.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.102, 54.037%; route: 0.735, 36.058%; tC2Q: 0.202, 9.905%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.300</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R42C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/Q</td>
</tr>
<tr>
<td>14.860</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[3][B]</td>
<td>cpu_din_0_s8/I3</td>
</tr>
<tr>
<td>15.170</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R42C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s8/F</td>
</tr>
<tr>
<td>15.429</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[1][A]</td>
<td>cpu_din_0_s39/I1</td>
</tr>
<tr>
<td>15.719</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R43C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s39/F</td>
</tr>
<tr>
<td>15.845</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[0][A]</td>
<td>cpu_din_0_s0/I3</td>
</tr>
<tr>
<td>16.135</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s0/F</td>
</tr>
<tr>
<td>16.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[0][A]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C24[0][A]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.890, 43.382%; route: 0.960, 46.772%; tC2Q: 0.202, 9.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/MREQ_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C3[1][A]</td>
<td>cpu1/MREQ_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R42C3[1][A]</td>
<td style=" font-weight:bold;">cpu1/MREQ_s0/Q</td>
</tr>
<tr>
<td>14.860</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[3][B]</td>
<td>cpu_din_0_s8/I3</td>
</tr>
<tr>
<td>15.170</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R42C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s8/F</td>
</tr>
<tr>
<td>15.429</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C24[2][A]</td>
<td>cpu_din_1_s35/I3</td>
</tr>
<tr>
<td>15.664</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R43C24[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s35/F</td>
</tr>
<tr>
<td>15.926</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[0][A]</td>
<td>cpu_din_1_s0/I1</td>
</tr>
<tr>
<td>16.290</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C23[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_1_s0/F</td>
</tr>
<tr>
<td>16.290</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C23[0][A]</td>
<td>cpu1/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C23[0][A]</td>
<td>cpu1/DI_Reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.909, 41.194%; route: 1.096, 49.652%; tC2Q: 0.202, 9.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[0][B]</td>
<td>cpu1/u0/TState_1_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R34C16[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_1_s0/Q</td>
</tr>
<tr>
<td>10.197</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C3[2][B]</td>
<td>cpu1/n246_s1/I3</td>
</tr>
<tr>
<td>10.432</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R33C3[2][B]</td>
<td style=" background: #97FFFF;">cpu1/n246_s1/F</td>
</tr>
<tr>
<td>11.105</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[1][B]</td>
<td>cpu1/n248_s0/I1</td>
</tr>
<tr>
<td>11.395</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R34C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/n248_s0/F</td>
</tr>
<tr>
<td>11.753</td>
<td>0.358</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C17[0][A]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C17[0][A]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C17[0][A]</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 22.736%; route: 1.582, 68.516%; tC2Q: 0.202, 8.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegAddrA_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>cpu1/u0/RegAddrA_r_1_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/RegAddrA_r_1_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[3][B]</td>
<td>cpu1/u0/RegAddrA_1_s8/I1</td>
</tr>
<tr>
<td>9.993</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrA_1_s8/F</td>
</tr>
<tr>
<td>10.116</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[3][B]</td>
<td>cpu1/u0/RegAddrA_1_s6/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R41C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrA_1_s6/F</td>
</tr>
<tr>
<td>10.530</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s0/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C14</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.522, 48.052%; route: 0.363, 33.445%; tC2Q: 0.201, 18.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16[1][B]</td>
<td>cpu1/u0/RegBusA_r_15_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C16[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_15_s0/Q</td>
</tr>
<tr>
<td>9.769</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C16[0][B]</td>
<td>cpu1/u0/RegDIH_7_s1/I0</td>
</tr>
<tr>
<td>10.133</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C16[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_7_s1/F</td>
</tr>
<tr>
<td>10.136</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C16[1][B]</td>
<td>cpu1/u0/RegDIH_7_s0/I0</td>
</tr>
<tr>
<td>10.500</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C16[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIH_7_s0/F</td>
</tr>
<tr>
<td>10.629</td>
<td>0.129</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C16</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s1/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C16</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C16</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 61.390%; route: 0.256, 21.576%; tC2Q: 0.202, 17.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegBusA_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C14[0][B]</td>
<td>cpu1/u0/RegBusA_r_1_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R51C14[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/RegBusA_r_1_s0/Q</td>
</tr>
<tr>
<td>9.918</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td>cpu1/u0/RegDIL_1_s1/I0</td>
</tr>
<tr>
<td>10.150</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R45C14[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_1_s1/F</td>
</tr>
<tr>
<td>10.154</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R45C14[1][B]</td>
<td>cpu1/u0/RegDIL_1_s0/I0</td>
</tr>
<tr>
<td>10.389</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R45C14[1][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegDIL_1_s0/F</td>
</tr>
<tr>
<td>10.650</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_0_s0/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C14</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 38.701%; route: 0.538, 44.559%; tC2Q: 0.202, 16.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegAddrA_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>cpu1/u0/RegAddrA_r_1_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/RegAddrA_r_1_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[3][B]</td>
<td>cpu1/u0/RegAddrA_1_s8/I1</td>
</tr>
<tr>
<td>9.993</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrA_1_s8/F</td>
</tr>
<tr>
<td>10.116</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[3][B]</td>
<td>cpu1/u0/RegAddrA_1_s6/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R41C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrA_1_s6/F</td>
</tr>
<tr>
<td>10.684</td>
<td>0.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C14</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsL_RegsL_0_0_s0/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C14</td>
<td>cpu1/u0/Regs/RegsL_RegsL_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.522, 42.090%; route: 0.517, 41.703%; tC2Q: 0.201, 16.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/RegAddrA_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>cpu1/u0/RegAddrA_r_1_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td style=" font-weight:bold;">cpu1/u0/RegAddrA_r_1_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C14[3][B]</td>
<td>cpu1/u0/RegAddrA_1_s8/I1</td>
</tr>
<tr>
<td>9.993</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrA_1_s8/F</td>
</tr>
<tr>
<td>10.116</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[3][B]</td>
<td>cpu1/u0/RegAddrA_1_s6/I1</td>
</tr>
<tr>
<td>10.406</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R41C14[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/RegAddrA_1_s6/F</td>
</tr>
<tr>
<td>10.689</td>
<td>0.284</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C13</td>
<td style=" font-weight:bold;">cpu1/u0/Regs/RegsH_RegsH_0_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C13</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C13</td>
<td>cpu1/u0/Regs/RegsH_RegsH_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.522, 41.900%; route: 0.523, 41.966%; tC2Q: 0.201, 16.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/ISet_1_s91</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/ISet_1_s90</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C10[2][A]</td>
<td>cpu1/u0/ISet_1_s91/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R47C10[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/ISet_1_s91/Q</td>
</tr>
<tr>
<td>9.775</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C10[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/ISet_1_s90/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C10[1][A]</td>
<td>cpu1/u0/ISet_1_s90/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C10[1][A]</td>
<td>cpu1/u0/ISet_1_s90</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.130, 39.090%; tC2Q: 0.202, 60.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>cpu1/u0/R_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R39C18[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_3_s0/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>cpu1/u0/n1113_s0/I2</td>
</tr>
<tr>
<td>9.881</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1113_s0/F</td>
</tr>
<tr>
<td>9.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>cpu1/u0/R_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C18[0][A]</td>
<td>cpu1/u0/R_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td>cpu1/u0/R_2_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R39C19[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_2_s0/Q</td>
</tr>
<tr>
<td>9.650</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td>cpu1/u0/n1114_s0/I2</td>
</tr>
<tr>
<td>9.882</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1114_s0/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C19[0][A]</td>
<td>cpu1/u0/R_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C19[0][A]</td>
<td>cpu1/u0/R_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/R_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>cpu1/u0/R_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R35C22[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_4_s0/Q</td>
</tr>
<tr>
<td>9.650</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>cpu1/u0/n1112_s0/I1</td>
</tr>
<tr>
<td>9.882</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1112_s0/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/R_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>cpu1/u0/R_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C22[0][A]</td>
<td>cpu1/u0/R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/TState_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/u0/TState_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[1][A]</td>
<td>cpu1/u0/TState_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R34C16[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_0_s0/Q</td>
</tr>
<tr>
<td>9.652</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[1][A]</td>
<td>cpu1/u0/n2490_s2/I0</td>
</tr>
<tr>
<td>9.884</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C16[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n2490_s2/F</td>
</tr>
<tr>
<td>9.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C16[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/TState_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[1][A]</td>
<td>cpu1/u0/TState_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C16[1][A]</td>
<td>cpu1/u0/TState_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/RD_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C4[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>8</td>
<td>R43C4[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>14.551</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][B]</td>
<td>cpu1/RD_s3/I2</td>
</tr>
<tr>
<td>14.935</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][B]</td>
<td style=" background: #97FFFF;">cpu1/RD_s3/F</td>
</tr>
<tr>
<td>15.062</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[1][B]</td>
<td style=" font-weight:bold;">cpu1/RD_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[1][B]</td>
<td>cpu1/RD_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C4[1][B]</td>
<td>cpu1/RD_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 39.243%; route: 0.393, 40.113%; tC2Q: 0.202, 20.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.532</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Reset_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[2][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R38C23[2][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>9.789</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C23[3][A]</td>
<td>clk_enable_3m6_s3/I0</td>
</tr>
<tr>
<td>10.173</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>164</td>
<td>R39C23[3][A]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s3/F</td>
</tr>
<tr>
<td>10.727</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td style=" font-weight:bold;">cpu1/Reset_s_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>cpu1/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>cpu1/Reset_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 29.910%; route: 0.699, 54.434%; tC2Q: 0.201, 15.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[2][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R38C23[2][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>9.789</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C23[3][A]</td>
<td>clk_enable_3m6_s3/I0</td>
</tr>
<tr>
<td>10.173</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>164</td>
<td>R39C23[3][A]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s3/F</td>
</tr>
<tr>
<td>10.761</td>
<td>0.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C17[0][A]</td>
<td style=" font-weight:bold;">cpu1/Req_Inhibit_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C17[0][A]</td>
<td>cpu1/Req_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C17[0][A]</td>
<td>cpu1/Req_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 29.157%; route: 0.732, 55.580%; tC2Q: 0.201, 15.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/IORQ_n_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.083</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C4[0][A]</td>
<td>cpu1/IORQ_n_i_s0/CLK</td>
</tr>
<tr>
<td>14.285</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>8</td>
<td>R43C4[0][A]</td>
<td style=" font-weight:bold;">cpu1/IORQ_n_i_s0/Q</td>
</tr>
<tr>
<td>14.674</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[3][B]</td>
<td>cpu1/WR_n_i_s3/I0</td>
</tr>
<tr>
<td>14.964</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R42C4[3][B]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s3/F</td>
</tr>
<tr>
<td>14.971</td>
<td>0.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[2][A]</td>
<td>cpu1/WR_n_i_s5/I0</td>
</tr>
<tr>
<td>15.355</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C4[2][A]</td>
<td style=" background: #97FFFF;">cpu1/WR_n_i_s5/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td style=" font-weight:bold;">cpu1/WR_n_i_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.630</td>
<td>4.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>cpu1/WR_n_i_s0/CLK</td>
</tr>
<tr>
<td>4.835</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C4[0][A]</td>
<td>cpu1/WR_n_i_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.674, 48.188%; route: 0.523, 37.370%; tC2Q: 0.202, 14.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_clk_3m6_prev_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C23[2][A]</td>
<td>bus_clk_3m6_prev_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R38C23[2][A]</td>
<td style=" font-weight:bold;">bus_clk_3m6_prev_s0/Q</td>
</tr>
<tr>
<td>9.789</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C23[3][A]</td>
<td>clk_enable_3m6_s3/I0</td>
</tr>
<tr>
<td>10.173</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>164</td>
<td>R39C23[3][A]</td>
<td style=" background: #97FFFF;">clk_enable_3m6_s3/F</td>
</tr>
<tr>
<td>10.874</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td style=" font-weight:bold;">cpu1/IReq_Inhibit_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>cpu1/IReq_Inhibit_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C14[1][A]</td>
<td>cpu1/IReq_Inhibit_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 26.845%; route: 0.845, 59.104%; tC2Q: 0.201, 14.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C27[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_0_s1/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n573_s5/I3</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n573_s5/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C27[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_3_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n570_s/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n570_s/SUM</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C27[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C28[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_7_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C28[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n566_s/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n566_s/SUM</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C28[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_9_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C28[1][A]</td>
<td>memory_ctrl/vram/u_sdram/n564_s/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C28[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n564_s/SUM</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C28[1][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C29[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C29[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_13_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C29[0][A]</td>
<td>memory_ctrl/vram/u_sdram/n560_s/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C29[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/u_sdram/n560_s/SUM</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C29[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/u_sdram/rst_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C29[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C29[0][A]</td>
<td>memory_ctrl/vram/u_sdram/rst_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_addr_demux_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td>bus_addr_demux_0_s3/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C28[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_0_s3/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td>n243_s5/I3</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td style=" background: #97FFFF;">n243_s5/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td>bus_addr_demux_0_s3/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28[0][A]</td>
<td>bus_addr_demux_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_addr_demux_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>bus_addr_demux_2_s3/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_2_s3/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>n241_s5/I3</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">n241_s5/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>bus_addr_demux_2_s3/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>bus_addr_demux_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_addr_demux_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[0][A]</td>
<td>bus_addr_demux_5_s3/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C26[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_5_s3/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[0][A]</td>
<td>n238_s5/I3</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C26[0][A]</td>
<td style=" background: #97FFFF;">n238_s5/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[0][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[0][A]</td>
<td>bus_addr_demux_5_s3/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C26[0][A]</td>
<td>bus_addr_demux_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_addr_demux_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[1][A]</td>
<td>bus_addr_demux_7_s3/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C26[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_7_s3/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[1][A]</td>
<td>n236_s5/I3</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C26[1][A]</td>
<td style=" background: #97FFFF;">n236_s5/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[1][A]</td>
<td>bus_addr_demux_7_s3/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C26[1][A]</td>
<td>bus_addr_demux_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>bus_addr_demux_11_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>bus_addr_demux_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[1][A]</td>
<td>bus_addr_demux_11_s3/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C27[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_11_s3/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[1][A]</td>
<td>n232_s5/I3</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C27[1][A]</td>
<td style=" background: #97FFFF;">n232_s5/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C27[1][A]</td>
<td style=" font-weight:bold;">bus_addr_demux_11_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C27[1][A]</td>
<td>bus_addr_demux_11_s3/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C27[1][A]</td>
<td>bus_addr_demux_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C27[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_1_s4/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td>memory_ctrl/n222_s13/I1</td>
</tr>
<tr>
<td>9.881</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n222_s13/F</td>
</tr>
<tr>
<td>9.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_refresh_seq_1_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[1][A]</td>
<td>memory_ctrl/enable_refresh_seq_1_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>memory_ctrl/enable_read_seq_1_s6/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C27[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_1_s6/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>memory_ctrl/n180_s13/I0</td>
</tr>
<tr>
<td>9.881</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n180_s13/F</td>
</tr>
<tr>
<td>9.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_read_seq_1_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>memory_ctrl/enable_read_seq_1_s6/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>memory_ctrl/enable_read_seq_1_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.993</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C27[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>memory_ctrl/n202_s12/I2</td>
</tr>
<tr>
<td>9.993</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n202_s12/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.583%; route: 0.004, 0.667%; tC2Q: 0.202, 36.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_write_seq_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_seq_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td>memory_ctrl/enable_write_seq_0_s3/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C27[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_0_s3/Q</td>
</tr>
<tr>
<td>9.768</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>memory_ctrl/n201_s13/I2</td>
</tr>
<tr>
<td>10.000</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n201_s13/F</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_1_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>memory_ctrl/enable_write_seq_1_s5/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>memory_ctrl/enable_write_seq_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.687%; route: 0.124, 22.197%; tC2Q: 0.201, 36.117%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/enable_write_seq_1_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/enable_write_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td>memory_ctrl/enable_write_seq_1_s5/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C27[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_seq_1_s5/Q</td>
</tr>
<tr>
<td>9.770</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>memory_ctrl/n201_s14/I0</td>
</tr>
<tr>
<td>10.002</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n201_s14/F</td>
</tr>
<tr>
<td>10.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/enable_write_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>memory_ctrl/enable_write_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>memory_ctrl/enable_write_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>memory_ctrl/vram/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_2_s0/Q</td>
</tr>
<tr>
<td>9.649</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>memory_ctrl/vram/n118_s1/I2</td>
</tr>
<tr>
<td>9.881</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n118_s1/F</td>
</tr>
<tr>
<td>9.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>memory_ctrl/vram/cycles_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>memory_ctrl/vram/cycles_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>memory_ctrl/vram/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_0_s0/Q</td>
</tr>
<tr>
<td>9.650</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>memory_ctrl/vram/n117_s5/I0</td>
</tr>
<tr>
<td>9.882</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n117_s5/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>memory_ctrl/vram/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/busy_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/busy_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>memory_ctrl/vram/busy_s4/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s4/Q</td>
</tr>
<tr>
<td>9.652</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>memory_ctrl/vram/n338_s6/I3</td>
</tr>
<tr>
<td>9.884</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n338_s6/F</td>
</tr>
<tr>
<td>9.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>memory_ctrl/vram/busy_s4/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>memory_ctrl/vram/busy_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/cycles_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/cycles_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>memory_ctrl/vram/cycles_0_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_0_s0/Q</td>
</tr>
<tr>
<td>9.776</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>memory_ctrl/vram/n119_s1/I2</td>
</tr>
<tr>
<td>10.008</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n119_s1/F</td>
</tr>
<tr>
<td>10.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/cycles_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>memory_ctrl/vram/cycles_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>memory_ctrl/vram/cycles_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.082%; route: 0.132, 23.326%; tC2Q: 0.201, 35.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.143</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/busy_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/vram/r_read_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td>memory_ctrl/vram/busy_s4/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>38</td>
<td>R22C28[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/busy_s4/Q</td>
</tr>
<tr>
<td>9.911</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>memory_ctrl/vram/n358_s2/I0</td>
</tr>
<tr>
<td>10.143</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/n358_s2/F</td>
</tr>
<tr>
<td>10.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/r_read_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>memory_ctrl/vram/r_read_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>memory_ctrl/vram/r_read_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 33.177%; route: 0.265, 37.936%; tC2Q: 0.202, 28.887%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/M1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td>cpu1/u0/M1_n_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C16[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/M1_n_s0/Q</td>
</tr>
<tr>
<td>10.181</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>ppi_req_s1/I2</td>
</tr>
<tr>
<td>10.565</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C23[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>10.822</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td style=" font-weight:bold;">ppi_port_a_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>ppi_port_a_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C24[1][A]</td>
<td>ppi_port_a_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 27.866%; route: 0.792, 57.475%; tC2Q: 0.202, 14.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/M1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td>cpu1/u0/M1_n_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C16[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/M1_n_s0/Q</td>
</tr>
<tr>
<td>10.181</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>ppi_req_s1/I2</td>
</tr>
<tr>
<td>10.565</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C23[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>10.822</td>
<td>0.257</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td style=" font-weight:bold;">ppi_port_a_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>ppi_port_a_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C24[2][A]</td>
<td>ppi_port_a_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 27.866%; route: 0.792, 57.475%; tC2Q: 0.202, 14.659%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/M1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td>cpu1/u0/M1_n_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C16[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/M1_n_s0/Q</td>
</tr>
<tr>
<td>10.181</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>ppi_req_s1/I2</td>
</tr>
<tr>
<td>10.565</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C23[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>11.279</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td style=" font-weight:bold;">ppi_port_a_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[2][A]</td>
<td>ppi_port_a_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[2][A]</td>
<td>ppi_port_a_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.927%; route: 1.249, 68.065%; tC2Q: 0.202, 11.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/M1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td>cpu1/u0/M1_n_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C16[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/M1_n_s0/Q</td>
</tr>
<tr>
<td>10.181</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>ppi_req_s1/I2</td>
</tr>
<tr>
<td>10.565</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C23[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>11.279</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">ppi_port_a_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>ppi_port_a_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>ppi_port_a_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 20.927%; route: 1.249, 68.065%; tC2Q: 0.202, 11.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/M1_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ppi_port_a_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C16[2][A]</td>
<td>cpu1/u0/M1_n_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R34C16[2][A]</td>
<td style=" font-weight:bold;">cpu1/u0/M1_n_s0/Q</td>
</tr>
<tr>
<td>10.181</td>
<td>0.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C23[2][B]</td>
<td>ppi_req_s1/I2</td>
</tr>
<tr>
<td>10.565</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C23[2][B]</td>
<td style=" background: #97FFFF;">ppi_req_s1/F</td>
</tr>
<tr>
<td>11.404</td>
<td>0.839</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td style=" font-weight:bold;">ppi_port_a_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>ppi_port_a_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C24[0][B]</td>
<td>ppi_port_a_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 19.592%; route: 1.374, 70.102%; tC2Q: 0.202, 10.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.893</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_7_s0/Q</td>
</tr>
<tr>
<td>2.733</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[1][B]</td>
<td>cpu_din_7_s9/I1</td>
</tr>
<tr>
<td>3.077</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C28[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s9/F</td>
</tr>
<tr>
<td>3.080</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[2][A]</td>
<td>cpu_din_7_s4/I1</td>
</tr>
<tr>
<td>3.444</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C28[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s4/F</td>
</tr>
<tr>
<td>3.448</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[1][A]</td>
<td>cpu_din_7_s1/I1</td>
</tr>
<tr>
<td>3.738</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R43C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_din_7_s1/F</td>
</tr>
<tr>
<td>4.013</td>
<td>0.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C25[1][B]</td>
<td>cpu_din_7_s0/I0</td>
</tr>
<tr>
<td>4.245</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C25[1][B]</td>
<td style=" background: #97FFFF;">cpu_din_7_s0/F</td>
</tr>
<tr>
<td>4.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C25[1][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C25[1][B]</td>
<td>cpu1/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C25[1][B]</td>
<td>cpu1/DI_Reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.230, 45.470%; route: 1.273, 47.063%; tC2Q: 0.202, 7.467%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_0_s0/Q</td>
</tr>
<tr>
<td>2.763</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[2][B]</td>
<td>cpu_din_0_s4/I1</td>
</tr>
<tr>
<td>3.073</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C24[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s4/F</td>
</tr>
<tr>
<td>3.319</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C24[3][B]</td>
<td>cpu_din_0_s1/I0</td>
</tr>
<tr>
<td>3.609</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R45C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_0_s1/F</td>
</tr>
<tr>
<td>3.883</td>
<td>0.275</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[0][A]</td>
<td>cpu_din_0_s0/I0</td>
</tr>
<tr>
<td>4.247</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C24[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_0_s0/F</td>
</tr>
<tr>
<td>4.247</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C24[0][A]</td>
<td>cpu1/DI_Reg_0_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C24[0][A]</td>
<td>cpu1/DI_Reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.964, 35.602%; route: 1.542, 56.937%; tC2Q: 0.202, 7.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C41[2][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_5_s0/Q</td>
</tr>
<tr>
<td>2.611</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[3][A]</td>
<td>cpu_din_5_s7/I1</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C28[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_5_s7/F</td>
</tr>
<tr>
<td>2.846</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[3][B]</td>
<td>cpu_din_5_s4/I1</td>
</tr>
<tr>
<td>3.136</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C28[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s4/F</td>
</tr>
<tr>
<td>3.140</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[2][B]</td>
<td>cpu_din_5_s1/I1</td>
</tr>
<tr>
<td>3.484</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R41C28[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s1/F</td>
</tr>
<tr>
<td>3.907</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>cpu_din_5_s0/I0</td>
</tr>
<tr>
<td>4.271</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_5_s0/F</td>
</tr>
<tr>
<td>4.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>cpu1/DI_Reg_5_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C25[2][B]</td>
<td>cpu1/DI_Reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.230, 45.021%; route: 1.300, 47.585%; tC2Q: 0.202, 7.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_6_s0/Q</td>
</tr>
<tr>
<td>2.748</td>
<td>1.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C28[3][A]</td>
<td>cpu_din_6_s7/I1</td>
</tr>
<tr>
<td>3.038</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C28[3][A]</td>
<td style=" background: #97FFFF;">cpu_din_6_s7/F</td>
</tr>
<tr>
<td>3.042</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[3][B]</td>
<td>cpu_din_6_s4/I1</td>
</tr>
<tr>
<td>3.332</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C28[3][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s4/F</td>
</tr>
<tr>
<td>3.335</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C28[2][B]</td>
<td>cpu_din_6_s1/I1</td>
</tr>
<tr>
<td>3.719</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R43C28[2][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s1/F</td>
</tr>
<tr>
<td>4.103</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C23[0][B]</td>
<td>cpu_din_6_s0/I0</td>
</tr>
<tr>
<td>4.447</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C23[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_6_s0/F</td>
</tr>
<tr>
<td>4.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][B]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C23[0][B]</td>
<td>cpu1/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C23[0][B]</td>
<td>cpu1/DI_Reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.308, 44.991%; route: 1.397, 48.061%; tC2Q: 0.202, 6.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.195</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-13.648</td>
</tr>
<tr>
<td class="label">From</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2542</td>
<td>IOL7[A]</td>
<td>ex_clk_27m_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td>vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td style=" font-weight:bold;">vdp4/u_v9958/U_VDP_REGISTER/DBI_3_s0/Q</td>
</tr>
<tr>
<td>2.748</td>
<td>1.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td>cpu_din_3_s9/I1</td>
</tr>
<tr>
<td>3.038</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C28[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s9/F</td>
</tr>
<tr>
<td>3.160</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C27[0][B]</td>
<td>cpu_din_3_s3/I3</td>
</tr>
<tr>
<td>3.504</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_din_3_s3/F</td>
</tr>
<tr>
<td>3.626</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C26[2][A]</td>
<td>cpu_din_3_s1/I1</td>
</tr>
<tr>
<td>4.010</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R41C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s1/F</td>
</tr>
<tr>
<td>4.257</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>cpu_din_3_s0/I0</td>
</tr>
<tr>
<td>4.547</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_din_3_s0/F</td>
</tr>
<tr>
<td>4.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td style=" font-weight:bold;">cpu1/DI_Reg_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-13.889</td>
<td>-13.889</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>-13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-13.694</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>cpu1/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>-13.659</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
<tr>
<td>-13.648</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C22[0][A]</td>
<td>cpu1/DI_Reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.345</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-13.889</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.308, 43.492%; route: 1.497, 49.791%; tC2Q: 0.202, 6.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[13]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s460</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C21[1][A]</td>
<td>cpu1/u0/A_i_14_s460/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C21[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s460/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[0][A]</td>
<td>cpu1/u0/A_i_9_s7/I0</td>
</tr>
<tr>
<td>10.145</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R39C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>10.659</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>exp_slot3_req_w_s8/I2</td>
</tr>
<tr>
<td>10.949</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C24[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>10.966</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>exp_slot3_req_w_s1/I0</td>
</tr>
<tr>
<td>11.276</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R42C24[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>11.407</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td style=" font-weight:bold;">exp_slot3_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[0][B]</td>
<td>exp_slot3_6_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C24[0][B]</td>
<td>exp_slot3_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.984, 50.105%; route: 0.779, 39.660%; tC2Q: 0.201, 10.235%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s460</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C21[1][A]</td>
<td>cpu1/u0/A_i_14_s460/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C21[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s460/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[0][A]</td>
<td>cpu1/u0/A_i_9_s7/I0</td>
</tr>
<tr>
<td>10.145</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R39C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>10.659</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>exp_slot3_req_w_s8/I2</td>
</tr>
<tr>
<td>10.949</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C24[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>10.966</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>exp_slot3_req_w_s1/I0</td>
</tr>
<tr>
<td>11.276</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R42C24[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>11.534</td>
<td>0.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][A]</td>
<td style=" font-weight:bold;">exp_slot3_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[2][A]</td>
<td>exp_slot3_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C26[2][A]</td>
<td>exp_slot3_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.984, 47.063%; route: 0.906, 43.324%; tC2Q: 0.201, 9.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.339</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.534</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s460</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C21[1][A]</td>
<td>cpu1/u0/A_i_14_s460/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C21[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s460/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[0][A]</td>
<td>cpu1/u0/A_i_9_s7/I0</td>
</tr>
<tr>
<td>10.145</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R39C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>10.659</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>exp_slot3_req_w_s8/I2</td>
</tr>
<tr>
<td>10.949</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C24[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>10.966</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>exp_slot3_req_w_s1/I0</td>
</tr>
<tr>
<td>11.276</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R42C24[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>11.534</td>
<td>0.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[0][A]</td>
<td style=" font-weight:bold;">exp_slot3_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C26[0][A]</td>
<td>exp_slot3_7_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C26[0][A]</td>
<td>exp_slot3_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.984, 47.063%; route: 0.906, 43.324%; tC2Q: 0.201, 9.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s460</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C21[1][A]</td>
<td>cpu1/u0/A_i_14_s460/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C21[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s460/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[0][A]</td>
<td>cpu1/u0/A_i_9_s7/I0</td>
</tr>
<tr>
<td>10.145</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R39C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>10.659</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>exp_slot3_req_w_s8/I2</td>
</tr>
<tr>
<td>10.949</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C24[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>10.966</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>exp_slot3_req_w_s1/I0</td>
</tr>
<tr>
<td>11.276</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R42C24[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>11.537</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][B]</td>
<td style=" font-weight:bold;">exp_slot3_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[0][B]</td>
<td>exp_slot3_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C24[0][B]</td>
<td>exp_slot3_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.984, 46.995%; route: 0.909, 43.405%; tC2Q: 0.201, 9.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s460</td>
</tr>
<tr>
<td class="label">To</td>
<td>exp_slot3_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C21[1][A]</td>
<td>cpu1/u0/A_i_14_s460/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C21[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s460/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[0][A]</td>
<td>cpu1/u0/A_i_9_s7/I0</td>
</tr>
<tr>
<td>10.145</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R39C21[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_9_s7/F</td>
</tr>
<tr>
<td>10.659</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C24[2][A]</td>
<td>exp_slot3_req_w_s8/I2</td>
</tr>
<tr>
<td>10.949</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R42C24[2][A]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s8/F</td>
</tr>
<tr>
<td>10.966</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[1][B]</td>
<td>exp_slot3_req_w_s1/I0</td>
</tr>
<tr>
<td>11.276</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R42C24[1][B]</td>
<td style=" background: #97FFFF;">exp_slot3_req_w_s1/F</td>
</tr>
<tr>
<td>11.537</td>
<td>0.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[2][A]</td>
<td style=" font-weight:bold;">exp_slot3_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C24[2][A]</td>
<td>exp_slot3_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C24[2][A]</td>
<td>exp_slot3_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.984, 46.995%; route: 0.909, 43.405%; tC2Q: 0.201, 9.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s457</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C21[1][B]</td>
<td>cpu1/u0/A_i_14_s457/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C21[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s457/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[3][B]</td>
<td>cpu1/u0/A_i_10_s7/I0</td>
</tr>
<tr>
<td>10.071</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R39C21[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>10.500</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_1_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>bios1/mem_r_mem_r_1_1_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>bios1/mem_r_mem_r_1_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 29.334%; route: 0.546, 51.647%; tC2Q: 0.201, 19.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s457</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C21[1][B]</td>
<td>cpu1/u0/A_i_14_s457/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C21[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s457/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[3][B]</td>
<td>cpu1/u0/A_i_10_s7/I0</td>
</tr>
<tr>
<td>10.071</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R39C21[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>10.500</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_7_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>bios1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 29.334%; route: 0.546, 51.647%; tC2Q: 0.201, 19.020%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s466</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[1][B]</td>
<td>cpu1/u0/A_i_14_s466/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C21[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s466/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[1][A]</td>
<td>cpu1/u0/A_i_7_s10/I1</td>
</tr>
<tr>
<td>9.993</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C21[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>9.997</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[2][B]</td>
<td>cpu1/u0/A_i_7_s7/I3</td>
</tr>
<tr>
<td>10.232</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>45</td>
<td>R36C21[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>10.518</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_6_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_6_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>bios1/mem_r_mem_r_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 43.466%; route: 0.406, 37.825%; tC2Q: 0.201, 18.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[0][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R40C22[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.775</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.577</td>
<td>0.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_0_7_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>bios1/mem_r_mem_r_0_7_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>bios1/mem_r_mem_r_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 33.883%; route: 0.548, 48.381%; tC2Q: 0.201, 17.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.312</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s457</td>
</tr>
<tr>
<td class="label">To</td>
<td>bios1/mem_r_mem_r_1_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C21[1][B]</td>
<td>cpu1/u0/A_i_14_s457/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C21[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s457/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[3][B]</td>
<td>cpu1/u0/A_i_10_s7/I0</td>
</tr>
<tr>
<td>10.071</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R39C21[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>10.614</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">bios1/mem_r_mem_r_1_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>bios1/mem_r_mem_r_1_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>bios1/mem_r_mem_r_1_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 26.478%; route: 0.660, 56.355%; tC2Q: 0.201, 17.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s481</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>cpu1/u0/A_i_14_s481/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s481/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[0][A]</td>
<td>cpu1/u0/A_i_2_s10/I1</td>
</tr>
<tr>
<td>9.993</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C8[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>9.997</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][A]</td>
<td>cpu1/u0/A_i_2_s7/I3</td>
</tr>
<tr>
<td>10.232</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>53</td>
<td>R34C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>10.652</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_1_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>subrom1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 38.649%; route: 0.540, 44.717%; tC2Q: 0.201, 16.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s478</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[0][A]</td>
<td>cpu1/u0/A_i_14_s478/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C3[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s478/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C3[3][A]</td>
<td>cpu1/u0/A_i_3_s10/I1</td>
</tr>
<tr>
<td>10.056</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C3[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>10.060</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C3[2][B]</td>
<td>cpu1/u0/A_i_3_s7/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>54</td>
<td>R38C3[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>10.790</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.600, 44.545%; route: 0.546, 40.532%; tC2Q: 0.201, 14.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s101</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C7[1][B]</td>
<td>cpu1/u0/A_i_14_s101/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R35C7[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s101/Q</td>
</tr>
<tr>
<td>9.768</td>
<td>0.124</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][A]</td>
<td>cpu1/u0/n1103_s1/I1</td>
</tr>
<tr>
<td>10.058</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C7[2][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/n1103_s1/F</td>
</tr>
<tr>
<td>10.062</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C7[0][B]</td>
<td>cpu1/u0/A_i_6_s7/I0</td>
</tr>
<tr>
<td>10.372</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>44</td>
<td>R35C7[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_6_s7/F</td>
</tr>
<tr>
<td>10.794</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_1_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>subrom1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.600, 44.442%; route: 0.549, 40.670%; tC2Q: 0.201, 14.888%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s481</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>cpu1/u0/A_i_14_s481/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s481/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[0][A]</td>
<td>cpu1/u0/A_i_2_s10/I1</td>
</tr>
<tr>
<td>9.993</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C8[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>9.997</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][A]</td>
<td>cpu1/u0/A_i_2_s7/I3</td>
</tr>
<tr>
<td>10.232</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>53</td>
<td>R34C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>10.797</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_0_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>subrom1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 34.512%; route: 0.685, 50.633%; tC2Q: 0.201, 14.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.498</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s478</td>
</tr>
<tr>
<td class="label">To</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C3[0][A]</td>
<td>cpu1/u0/A_i_14_s478/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R38C3[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s478/Q</td>
</tr>
<tr>
<td>9.766</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C3[3][A]</td>
<td>cpu1/u0/A_i_3_s10/I1</td>
</tr>
<tr>
<td>10.056</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C3[3][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s10/F</td>
</tr>
<tr>
<td>10.060</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C3[2][B]</td>
<td>cpu1/u0/A_i_3_s7/I3</td>
</tr>
<tr>
<td>10.370</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>54</td>
<td>R38C3[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_3_s7/F</td>
</tr>
<tr>
<td>10.800</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td style=" font-weight:bold;">subrom1/mem_r_mem_r_0_1_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>subrom1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[1]</td>
<td>subrom1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.600, 44.222%; route: 0.556, 40.963%; tC2Q: 0.201, 14.815%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s466</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C21[1][B]</td>
<td>cpu1/u0/A_i_14_s466/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R36C21[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s466/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[1][A]</td>
<td>cpu1/u0/A_i_7_s10/I1</td>
</tr>
<tr>
<td>9.993</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C21[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s10/F</td>
</tr>
<tr>
<td>9.997</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C21[2][B]</td>
<td>cpu1/u0/A_i_7_s7/I3</td>
</tr>
<tr>
<td>10.232</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>45</td>
<td>R36C21[2][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_7_s7/F</td>
</tr>
<tr>
<td>10.669</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_2_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>logo1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>logo1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 38.094%; route: 0.558, 45.509%; tC2Q: 0.201, 16.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[0][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R40C22[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.775</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.767</td>
<td>0.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_2_s/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>logo1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>logo1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 29.019%; route: 0.738, 55.791%; tC2Q: 0.201, 15.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.767</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s457</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C21[1][B]</td>
<td>cpu1/u0/A_i_14_s457/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C21[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s457/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[3][B]</td>
<td>cpu1/u0/A_i_10_s7/I0</td>
</tr>
<tr>
<td>10.071</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R39C21[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>10.767</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_2_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>logo1/mem_r_mem_r_0_2_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>logo1/mem_r_mem_r_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.422%; route: 0.813, 61.392%; tC2Q: 0.201, 15.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.467</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s481</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td>cpu1/u0/A_i_14_s481/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R34C8[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s481/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[0][A]</td>
<td>cpu1/u0/A_i_2_s10/I1</td>
</tr>
<tr>
<td>9.993</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C8[0][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s10/F</td>
</tr>
<tr>
<td>9.997</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C8[1][A]</td>
<td>cpu1/u0/A_i_2_s7/I3</td>
</tr>
<tr>
<td>10.232</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>53</td>
<td>R34C8[1][A]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_2_s7/F</td>
</tr>
<tr>
<td>10.769</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_1_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>logo1/mem_r_mem_r_0_1_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>logo1/mem_r_mem_r_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.467, 35.222%; route: 0.658, 49.619%; tC2Q: 0.201, 15.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.477</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s457</td>
</tr>
<tr>
<td class="label">To</td>
<td>logo1/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C21[1][B]</td>
<td>cpu1/u0/A_i_14_s457/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R39C21[1][B]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s457/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C21[3][B]</td>
<td>cpu1/u0/A_i_10_s7/I0</td>
</tr>
<tr>
<td>10.071</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R39C21[3][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_10_s7/F</td>
</tr>
<tr>
<td>10.780</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td style=" font-weight:bold;">logo1/mem_r_mem_r_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>logo1/mem_r_mem_r_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[0]</td>
<td>logo1/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 23.202%; route: 0.825, 61.755%; tC2Q: 0.201, 15.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.957</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[0][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R40C22[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.775</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.591</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[1][B]</td>
<td>n947_s1/I1</td>
</tr>
<tr>
<td>10.826</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C25[1][B]</td>
<td style=" background: #97FFFF;">n947_s1/F</td>
</tr>
<tr>
<td>10.957</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td>mapper_reg3_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C25[0][A]</td>
<td>mapper_reg3_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.619, 40.886%; route: 0.694, 45.837%; tC2Q: 0.201, 13.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[0][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R40C22[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.775</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.591</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[2][A]</td>
<td>n955_s1/I0</td>
</tr>
<tr>
<td>10.826</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C25[2][A]</td>
<td style=" background: #97FFFF;">n955_s1/F</td>
</tr>
<tr>
<td>10.960</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" font-weight:bold;">mapper_reg2_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td>mapper_reg2_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C25[1][A]</td>
<td>mapper_reg2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.619, 40.818%; route: 0.696, 45.928%; tC2Q: 0.201, 13.254%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[0][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R40C22[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.775</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.591</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[3][A]</td>
<td>n971_s1/I1</td>
</tr>
<tr>
<td>10.826</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C25[3][A]</td>
<td style=" background: #97FFFF;">n971_s1/F</td>
</tr>
<tr>
<td>11.079</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[1][B]</td>
<td style=" font-weight:bold;">mapper_reg0_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C23[1][B]</td>
<td>mapper_reg0_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C23[1][B]</td>
<td>mapper_reg0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.619, 37.837%; route: 0.816, 49.876%; tC2Q: 0.201, 12.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[0][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R40C22[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.775</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.591</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[3][A]</td>
<td>n971_s1/I1</td>
</tr>
<tr>
<td>10.826</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C25[3][A]</td>
<td style=" background: #97FFFF;">n971_s1/F</td>
</tr>
<tr>
<td>11.079</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td style=" font-weight:bold;">mapper_reg0_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>mapper_reg0_5_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C24[1][A]</td>
<td>mapper_reg0_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.619, 37.837%; route: 0.816, 49.876%; tC2Q: 0.201, 12.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.079</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/A_i_14_s487</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C22[0][A]</td>
<td>cpu1/u0/A_i_14_s487/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R40C22[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/A_i_14_s487/Q</td>
</tr>
<tr>
<td>9.775</td>
<td>0.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C22[0][B]</td>
<td>cpu1/u0/A_i_0_s7/I1</td>
</tr>
<tr>
<td>10.159</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>80</td>
<td>R40C22[0][B]</td>
<td style=" background: #97FFFF;">cpu1/u0/A_i_0_s7/F</td>
</tr>
<tr>
<td>10.591</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[3][A]</td>
<td>n971_s1/I1</td>
</tr>
<tr>
<td>10.826</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R36C25[3][A]</td>
<td style=" background: #97FFFF;">n971_s1/F</td>
</tr>
<tr>
<td>11.079</td>
<td>0.253</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C26[2][A]</td>
<td>mapper_reg0_6_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C26[2][A]</td>
<td>mapper_reg0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.619, 37.837%; route: 0.816, 49.876%; tC2Q: 0.201, 12.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[18]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.351</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td>memory_ctrl/vram/data_11_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_11_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td>memory_ctrl/vram/sdram_dout16_11_s/I1</td>
</tr>
<tr>
<td>9.993</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_11_s/F</td>
</tr>
<tr>
<td>10.119</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>memory_ctrl/n89_s0/I1</td>
</tr>
<tr>
<td>10.351</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/n89_s0/F</td>
</tr>
<tr>
<td>10.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>memory_ctrl/mapper_dout_ff_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>memory_ctrl/mapper_dout_ff_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.464, 51.124%; route: 0.243, 26.730%; tC2Q: 0.201, 22.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>memory_ctrl/vram/data_2_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_2_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[3][A]</td>
<td>memory_ctrl/vram/sdram_dout16_2_s/I1</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C27[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_2_s/F</td>
</tr>
<tr>
<td>10.121</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>memory_ctrl/n90_s0/I0</td>
</tr>
<tr>
<td>10.411</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n90_s0/F</td>
</tr>
<tr>
<td>10.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>memory_ctrl/mapper_dout_ff_2_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>memory_ctrl/mapper_dout_ff_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 54.263%; route: 0.242, 24.962%; tC2Q: 0.201, 20.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td>memory_ctrl/vram/data_6_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_6_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>memory_ctrl/vram/sdram_dout16_6_s/I1</td>
</tr>
<tr>
<td>10.125</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_6_s/F</td>
</tr>
<tr>
<td>10.251</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>memory_ctrl/n86_s0/I0</td>
</tr>
<tr>
<td>10.483</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n86_s0/F</td>
</tr>
<tr>
<td>10.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_6_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 57.329%; route: 0.243, 23.336%; tC2Q: 0.201, 19.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td>memory_ctrl/vram/data_12_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C27[2][B]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_12_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][B]</td>
<td>memory_ctrl/vram/sdram_dout16_12_s/I1</td>
</tr>
<tr>
<td>9.996</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C27[1][B]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_12_s/F</td>
</tr>
<tr>
<td>10.258</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>memory_ctrl/n88_s0/I1</td>
</tr>
<tr>
<td>10.548</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n88_s0/F</td>
</tr>
<tr>
<td>10.548</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>memory_ctrl/mapper_dout_ff_4_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C27[1][A]</td>
<td>memory_ctrl/mapper_dout_ff_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.525, 47.525%; route: 0.379, 34.280%; tC2Q: 0.201, 18.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>memory_ctrl/vram/data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_ctrl/mapper_dout_ff_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td>memory_ctrl/vram/data_0_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C28[1][A]</td>
<td style=" font-weight:bold;">memory_ctrl/vram/data_0_s0/Q</td>
</tr>
<tr>
<td>9.761</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C28[3][A]</td>
<td>memory_ctrl/vram/sdram_dout16_0_s/I1</td>
</tr>
<tr>
<td>10.125</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C28[3][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/vram/sdram_dout16_0_s/F</td>
</tr>
<tr>
<td>10.251</td>
<td>0.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>memory_ctrl/n92_s0/I0</td>
</tr>
<tr>
<td>10.595</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">memory_ctrl/n92_s0/F</td>
</tr>
<tr>
<td>10.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">memory_ctrl/mapper_dout_ff_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_0_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>memory_ctrl/mapper_dout_ff_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.708, 61.479%; route: 0.243, 21.067%; tC2Q: 0.201, 17.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[19]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[20]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -hold -end 5</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_1_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R6C15[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_1_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>megaram1/mega1/SccCh/n603_s0/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n603_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_1_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C15[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_3_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>megaram1/mega1/SccCh/n601_s0/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n601_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_6_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_6_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>megaram1/mega1/SccCh/n598_s0/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n598_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_6_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_9_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_9_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>megaram1/mega1/SccCh/n595_s0/I2</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n595_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_9_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.880</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_10_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_10_s0/Q</td>
</tr>
<tr>
<td>9.648</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>megaram1/mega1/SccCh/n594_s0/I1</td>
</tr>
<tr>
<td>9.880</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/n594_s0/F</td>
</tr>
<tr>
<td>9.880</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_cnt_ch_e_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_10_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>megaram1/mega1/SccCh/ff_cnt_ch_e_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[21]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -hold -end 5</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C19[1][A]</td>
<td>cpu1/u0/DO_4_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R35C19[1][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_4_s0/Q</td>
</tr>
<tr>
<td>10.512</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.866, 81.094%; tC2Q: 0.202, 18.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td>cpu1/u0/DO_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R35C20[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_3_s0/Q</td>
</tr>
<tr>
<td>10.527</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.882, 81.361%; tC2Q: 0.202, 18.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C18[0][B]</td>
<td>cpu1/u0/DO_5_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>33</td>
<td>R43C18[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_5_s0/Q</td>
</tr>
<tr>
<td>10.552</td>
<td>0.907</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.907, 81.778%; tC2Q: 0.202, 18.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/SccCh/ff_ch_num_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>megaram1/mega1/SccCh/ff_ch_num_2_s3/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/ff_ch_num_2_s3/Q</td>
</tr>
<tr>
<td>9.794</td>
<td>0.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>megaram1/mega1/SccCh/w_wave_adr_7_s3/I2</td>
</tr>
<tr>
<td>10.104</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/SccCh/w_wave_adr_7_s3/F</td>
</tr>
<tr>
<td>10.486</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 29.732%; route: 0.531, 50.894%; tC2Q: 0.202, 19.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C19[0][B]</td>
<td>cpu1/u0/DO_0_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>72</td>
<td>R44C19[0][B]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_0_s0/Q</td>
</tr>
<tr>
<td>10.665</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>megaram1/mega1/SccCh/wavemem/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.466%; tC2Q: 0.202, 16.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[22]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -hold -end 5</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C24[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/Q</td>
</tr>
<tr>
<td>9.907</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[3][A]</td>
<td>megaram1/mega1/WavCpy_s3/I0</td>
</tr>
<tr>
<td>10.142</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C24[3][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/WavCpy_s3/F</td>
</tr>
<tr>
<td>10.269</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[1][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C24[1][A]</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.456%; route: 0.389, 47.085%; tC2Q: 0.202, 24.460%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.084</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[1][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C24[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/Q</td>
</tr>
<tr>
<td>9.783</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C24[2][B]</td>
<td>megaram1/mega1/n4_s1/I2</td>
</tr>
<tr>
<td>10.018</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C24[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n4_s1/F</td>
</tr>
<tr>
<td>10.280</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 28.110%; route: 0.400, 47.846%; tC2Q: 0.201, 24.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[1][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R2C24[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/Q</td>
</tr>
<tr>
<td>9.783</td>
<td>0.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C24[2][B]</td>
<td>megaram1/mega1/n4_s1/I2</td>
</tr>
<tr>
<td>10.018</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R2C24[2][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n4_s1/F</td>
</tr>
<tr>
<td>10.020</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[1][A]</td>
<td>megaram1/mega1/n16_s3/I0</td>
</tr>
<tr>
<td>10.364</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C24[1][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n16_s3/F</td>
</tr>
<tr>
<td>10.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C24[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/WavCpy_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C24[1][A]</td>
<td>megaram1/mega1/WavCpy_s1/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C24[1][A]</td>
<td>megaram1/mega1/WavCpy_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.579, 62.879%; route: 0.141, 15.293%; tC2Q: 0.201, 21.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>9.645</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C24[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/Q</td>
</tr>
<tr>
<td>9.765</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][B]</td>
<td>megaram1/mega1/n12_s1/I1</td>
</tr>
<tr>
<td>10.129</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][B]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s1/F</td>
</tr>
<tr>
<td>10.132</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>megaram1/mega1/n12_s0/I0</td>
</tr>
<tr>
<td>10.496</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td style=" background: #97FFFF;">megaram1/mega1/n12_s0/F</td>
</tr>
<tr>
<td>10.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/flag_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>megaram1/mega1/flag_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>megaram1/mega1/flag_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 69.152%; route: 0.124, 11.756%; tC2Q: 0.201, 19.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu1/u0/DO_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/mega1/SccBank2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C20[0][A]</td>
<td>cpu1/u0/DO_3_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R35C20[0][A]</td>
<td style=" font-weight:bold;">cpu1/u0/DO_3_s0/Q</td>
</tr>
<tr>
<td>10.871</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td style=" font-weight:bold;">megaram1/mega1/SccBank2_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C24[1][A]</td>
<td>megaram1/mega1/SccBank2_3_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C24[1][A]</td>
<td>megaram1/mega1/SccBank2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 85.847%; tC2Q: 0.202, 14.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[23]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>megaram1/cart_ena_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>megaram1/cart_ena_ff_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R7C25[2][B]</td>
<td style=" font-weight:bold;">megaram1/cart_ena_ff_s0/Q</td>
</tr>
<tr>
<td>9.779</td>
<td>0.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td>megaram1/n664_s0/I1</td>
</tr>
<tr>
<td>10.163</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][B]</td>
<td style=" background: #97FFFF;">megaram1/n664_s0/F</td>
</tr>
<tr>
<td>10.290</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_scc_ram_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>megaram1/ff_scc_ram_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>megaram1/ff_scc_ram_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 45.377%; route: 0.260, 30.752%; tC2Q: 0.202, 23.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>



<h4>Timing Path Constraint[24]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -hold -end 10</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.389</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>dn1/n7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_108m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_108m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.444</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>dn1/n7_s0/CLK</td>
</tr>
<tr>
<td>9.646</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">dn1/n7_s0/Q</td>
</tr>
<tr>
<td>10.503</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td>megaram1/ff_ram_ena_s5/I1</td>
</tr>
<tr>
<td>10.867</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C26[1][B]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s5/F</td>
</tr>
<tr>
<td>10.871</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>megaram1/ff_ram_ena_s3/I3</td>
</tr>
<tr>
<td>11.262</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">megaram1/ff_ram_ena_s3/F</td>
</tr>
<tr>
<td>11.389</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td style=" font-weight:bold;">megaram1/ff_ram_ena_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_108m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2219</td>
<td>PLL_L[1]</td>
<td>clk_main/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>megaram1/ff_ram_ena_s0/CLK</td>
</tr>
<tr>
<td>0.195</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C26[0][A]</td>
<td>megaram1/ff_ram_ena_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.755, 38.812%; route: 0.988, 50.804%; tC2Q: 0.202, 10.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>


<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[13]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[18]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[19]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[20]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -setup -end 5</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[21]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -setup -end 5</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[22]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -setup -end 5</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[23]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[24]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -setup -end 10</h4>
<h4>No timing paths to report!</h4>


<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[3]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[4]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[5]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[6]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[7]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[8]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[9]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[10]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[11]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[12]: set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[13]: set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[14]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[15]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[16]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[17]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[18]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[19]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[20]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -hold -end 5</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[21]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -hold -end 5</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[22]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -hold -end 5</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[23]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[24]:     set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -hold -end 10</h4>
<h4>No timing paths to report!</h4>


<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_reset -period 277.778 -waveform {0 138.889} [get_nets {bus_reset_n}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_audio -period 277.778 -waveform {0 138.889} [get_nets {vdp4/clk_audio}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_VideoDLClk -period 37.037 -waveform {0 18.518} [get_nets {VideoDLClk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_27m -period 37.037 -waveform {0 18.518} [get_ports {ex_clk_27m}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>    create_clock -name clock_env_reset -period 277.778 -waveform {0 138.889} [get_nets {psg1/env_reset}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_108m -source [get_ports {ex_clk_27m}] -master_clock clock_27m -multiply_by 4 [get_nets {clk_108m}] -add</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/Regs/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/?*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/u0/?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {cpu1/?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/u_sdram/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bus_addr_demux*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/enable*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/vram/?*?/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {ppi_port*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_27m}] -to [get_pins {cpu1/DI_Reg*/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {exp_slot?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {bios1/mem*?/AD*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {subrom1/mem*?/AD*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {logo1/mem*?/AD*}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {memory_ctrl/mapper_dout*/D}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {mapper_reg?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {psg1/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {opll/?*?/?*?/CE}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {opll/?*?/?*?/?*?/AD*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {opll/?*?/?*?/D*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>    set_false_path -from [get_clocks {clock_108m}] -to [get_pins {opll/?*?/?*?/SET}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -setup -end 5</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -setup -end 5</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -setup -end 5</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/?*?/?*}] -hold -end 5</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/SccCh/wavemem/?*?/?*}] -hold -end 5</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/mega1/?*?/?*}] -hold -end 5</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -setup -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_scc_ram?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>    set_multicycle_path -from [get_clocks {clock_108m}] -to [get_pins {megaram1/ff_ram_ena?*?/CE}] -hold -end 10</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {rtc1/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_108m}] -to [get_pins {rtc1/u_mem/?*?/?*}]</td>
</tr>
<tr>
<td>TC_FALSE_PATH</td>
<td>Actived</td>
<td>set_false_path -from [get_clocks {clock_27m}] -to [get_pins {vdp4/hdmi_ntsc/true_hdmi_output.packet_picker/audio_sample_word_transfer?*?/D}]</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -setup -max_paths 200 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
