|DE3_dsp_design_top
pclk1n <= inst25.DB_MAX_OUTPUT_PORT_TYPE
OSC_50_BANK2 => altpll0:inst.inclk0
pclk0p <= clock_n.DB_MAX_OUTPUT_PORT_TYPE
pclk0n <= inst24.DB_MAX_OUTPUT_PORT_TYPE
pclk1p <= clock_nq.DB_MAX_OUTPUT_PORT_TYPE
JVC_CLK <= IOV_A3V3_B1V8_C2V5_D3V3:inst2.oJVC_CLK
OSC_50_BANK3 => IOV_A3V3_B1V8_C2V5_D3V3:inst2.iCLK
CPU_RESET_n => IOV_A3V3_B1V8_C2V5_D3V3:inst2.iRST_n
JVC_DATAIN => IOV_A3V3_B1V8_C2V5_D3V3:inst2.iJVC_DATAIN
JVC_CS <= IOV_A3V3_B1V8_C2V5_D3V3:inst2.oJVC_CS
JVC_DATAOUT <= IOV_A3V3_B1V8_C2V5_D3V3:inst2.oJVC_DATAOUT
ADA_OE <= <GND>
ADA_SPI_CS <= <VCC>
ADB_OE <= <VCC>
ANALOG_CSL <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
SW[0] => ANALOG_CSL.DATAIN
SW[0] => LED[1].DATAIN
SW[1] => ANALOG_SDA.DATAIN
SW[1] => LED[2].DATAIN
ANALOG_SDA <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= SW[0].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= SW[1].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= inst27.DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= inst28.DB_MAX_OUTPUT_PORT_TYPE
LED[0] <= inst26.DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= inst29.DB_MAX_OUTPUT_PORT_TYPE
ADA_OR => inst29.IN0
ADA_DCO => inst31[13].CLK
ADA_DCO => inst31[12].CLK
ADA_DCO => inst31[11].CLK
ADA_DCO => inst31[10].CLK
ADA_DCO => inst31[9].CLK
ADA_DCO => inst31[8].CLK
ADA_DCO => inst31[7].CLK
ADA_DCO => inst31[6].CLK
ADA_DCO => inst31[5].CLK
ADA_DCO => inst31[4].CLK
ADA_DCO => inst31[3].CLK
ADA_DCO => inst31[2].CLK
ADA_DCO => inst31[1].CLK
ADA_DCO => inst31[0].CLK
ADA_D[0] => inst31[0].DATAIN
ADA_D[1] => inst31[1].DATAIN
ADA_D[2] => inst31[2].DATAIN
ADA_D[3] => inst31[3].DATAIN
ADA_D[4] => inst31[4].DATAIN
ADA_D[5] => inst31[5].DATAIN
ADA_D[6] => inst31[6].DATAIN
ADA_D[7] => inst31[7].DATAIN
ADA_D[8] => inst31[8].DATAIN
ADA_D[9] => inst31[9].DATAIN
ADA_D[10] => inst31[10].DATAIN
ADA_D[11] => inst31[11].DATAIN
ADA_D[12] => inst31[12].DATAIN
ADA_D[13] => inst31[13].DATAIN


|DE3_dsp_design_top|altpll0:inst
inclk0 => sub_wire7[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|DE3_dsp_design_top|altpll0:inst|altpll:altpll_component
inclk[0] => altpll_ams2:auto_generated.inclk[0]
inclk[1] => altpll_ams2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
clk[6] <= clk[6].DB_MAX_OUTPUT_PORT_TYPE
clk[7] <= clk[7].DB_MAX_OUTPUT_PORT_TYPE
clk[8] <= clk[8].DB_MAX_OUTPUT_PORT_TYPE
clk[9] <= clk[9].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_ams2:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE3_dsp_design_top|altpll0:inst|altpll:altpll_component|altpll_ams2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= pll1.CLK5
clk[6] <= pll1.CLK6
clk[7] <= pll1.CLK7
clk[8] <= pll1.CLK8
clk[9] <= pll1.CLK9
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|DE3_dsp_design_top|IOV_A3V3_B1V8_C2V5_D3V3:inst2
iCLK => clkcnt[0].CLK
iCLK => clkcnt[1].CLK
iCLK => clkcnt[2].CLK
iCLK => clkcnt[3].CLK
iRST_n => iRST_n.IN2
iENABLE => _.IN1
oREADY <= POWER_CONFIG_IF:m00.oREADY
oERR <= POWER_CONFIG_IF:m00.oERR
oERRCODE[0] <= POWER_CONFIG_IF:m00.oERR_CODE
oERRCODE[1] <= POWER_CONFIG_IF:m00.oERR_CODE
oERRCODE[2] <= POWER_CONFIG_IF:m00.oERR_CODE
oERRCODE[3] <= POWER_CONFIG_IF:m00.oERR_CODE
oJVC_CLK <= WIRE4_INTERFACE:m01.oJVC_CLK
oJVC_CS <= WIRE4_INTERFACE:m01.oJVC_CS
oJVC_DATAOUT <= WIRE4_INTERFACE:m01.oJVC_DATAOUT
iJVC_DATAIN => iJVC_DATAIN.IN1


|DE3_dsp_design_top|IOV_A3V3_B1V8_C2V5_D3V3:inst2|POWER_CONFIG_IF:m00
iCLK => random_num0[0].CLK
iCLK => random_num0[1].CLK
iCLK => random_num0[2].CLK
iCLK => random_num0[3].CLK
iCLK => random_num0[4].CLK
iCLK => random_num0[5].CLK
iCLK => random_num0[6].CLK
iCLK => random_num0[7].CLK
iCLK => random_num1[0].CLK
iCLK => random_num1[1].CLK
iCLK => random_num1[2].CLK
iCLK => random_num1[3].CLK
iCLK => random_num1[4].CLK
iCLK => random_num1[5].CLK
iCLK => random_num1[6].CLK
iCLK => random_num1[7].CLK
iCLK => random_num2[0].CLK
iCLK => random_num2[1].CLK
iCLK => random_num2[2].CLK
iCLK => random_num2[3].CLK
iCLK => random_num2[4].CLK
iCLK => random_num2[5].CLK
iCLK => random_num2[6].CLK
iCLK => random_num2[7].CLK
iCLK => random_num3[0].CLK
iCLK => random_num3[1].CLK
iCLK => random_num3[2].CLK
iCLK => random_num3[3].CLK
iCLK => random_num3[4].CLK
iCLK => random_num3[5].CLK
iCLK => random_num3[6].CLK
iCLK => random_num3[7].CLK
iCLK => id[0].CLK
iCLK => id[1].CLK
iCLK => id[2].CLK
iCLK => id[3].CLK
iCLK => id[4].CLK
iCLK => id[5].CLK
iCLK => id[6].CLK
iCLK => id[7].CLK
iCLK => oWRITE_DATA[0]~reg0.CLK
iCLK => oWRITE_DATA[1]~reg0.CLK
iCLK => oWRITE_DATA[2]~reg0.CLK
iCLK => oWRITE_DATA[3]~reg0.CLK
iCLK => oWRITE_DATA[4]~reg0.CLK
iCLK => oWRITE_DATA[5]~reg0.CLK
iCLK => oWRITE_DATA[6]~reg0.CLK
iCLK => oWRITE_DATA[7]~reg0.CLK
iCLK => oADDR[0]~reg0.CLK
iCLK => oADDR[1]~reg0.CLK
iCLK => oADDR[2]~reg0.CLK
iCLK => oADDR[3]~reg0.CLK
iCLK => oADDR[4]~reg0.CLK
iCLK => oADDR[5]~reg0.CLK
iCLK => oADDR[6]~reg0.CLK
iCLK => oADDR[7]~reg0.CLK
iCLK => cfg_state[0]~reg0.CLK
iCLK => cfg_state[1]~reg0.CLK
iCLK => cfg_state[2]~reg0.CLK
iCLK => cfg_state[3]~reg0.CLK
iCLK => cfg_state[4]~reg0.CLK
iCLK => cfg_state[5]~reg0.CLK
iCLK => oERR~reg0.CLK
iCLK => oREADY~reg0.CLK
iCLK => oWRITE~reg0.CLK
iCLK => oREAD~reg0.CLK
iCLK => oERR_CODE[0]~reg0.CLK
iCLK => oERR_CODE[1]~reg0.CLK
iCLK => oERR_CODE[2]~reg0.CLK
iCLK => oERR_CODE[3]~reg0.CLK
iRST_n => oERR_CODE.OUTPUTSELECT
iRST_n => oERR_CODE.OUTPUTSELECT
iRST_n => oERR_CODE.OUTPUTSELECT
iRST_n => oERR_CODE.OUTPUTSELECT
iRST_n => oREAD.OUTPUTSELECT
iRST_n => oWRITE.OUTPUTSELECT
iRST_n => oREADY.OUTPUTSELECT
iRST_n => oERR.OUTPUTSELECT
iRST_n => cfg_state.OUTPUTSELECT
iRST_n => cfg_state.OUTPUTSELECT
iRST_n => cfg_state.OUTPUTSELECT
iRST_n => cfg_state.OUTPUTSELECT
iRST_n => cfg_state.OUTPUTSELECT
iRST_n => cfg_state.OUTPUTSELECT
iRST_n => random_num0[6].ENA
iRST_n => random_num0[5].ENA
iRST_n => random_num0[4].ENA
iRST_n => random_num0[3].ENA
iRST_n => random_num0[2].ENA
iRST_n => random_num0[1].ENA
iRST_n => random_num0[0].ENA
iRST_n => random_num0[7].ENA
iRST_n => random_num1[0].ENA
iRST_n => random_num1[1].ENA
iRST_n => random_num1[2].ENA
iRST_n => random_num1[3].ENA
iRST_n => random_num1[4].ENA
iRST_n => random_num1[5].ENA
iRST_n => random_num1[6].ENA
iRST_n => random_num1[7].ENA
iRST_n => random_num2[0].ENA
iRST_n => random_num2[1].ENA
iRST_n => random_num2[2].ENA
iRST_n => random_num2[3].ENA
iRST_n => random_num2[4].ENA
iRST_n => random_num2[5].ENA
iRST_n => random_num2[6].ENA
iRST_n => random_num2[7].ENA
iRST_n => random_num3[0].ENA
iRST_n => random_num3[1].ENA
iRST_n => random_num3[2].ENA
iRST_n => random_num3[3].ENA
iRST_n => random_num3[4].ENA
iRST_n => random_num3[5].ENA
iRST_n => random_num3[6].ENA
iRST_n => random_num3[7].ENA
iRST_n => id[0].ENA
iRST_n => id[1].ENA
iRST_n => id[2].ENA
iRST_n => id[3].ENA
iRST_n => id[4].ENA
iRST_n => id[5].ENA
iRST_n => id[6].ENA
iRST_n => id[7].ENA
iRST_n => oWRITE_DATA[0]~reg0.ENA
iRST_n => oWRITE_DATA[1]~reg0.ENA
iRST_n => oWRITE_DATA[2]~reg0.ENA
iRST_n => oWRITE_DATA[3]~reg0.ENA
iRST_n => oWRITE_DATA[4]~reg0.ENA
iRST_n => oWRITE_DATA[5]~reg0.ENA
iRST_n => oWRITE_DATA[6]~reg0.ENA
iRST_n => oWRITE_DATA[7]~reg0.ENA
iRST_n => oADDR[0]~reg0.ENA
iRST_n => oADDR[1]~reg0.ENA
iRST_n => oADDR[2]~reg0.ENA
iRST_n => oADDR[3]~reg0.ENA
iRST_n => oADDR[4]~reg0.ENA
iRST_n => oADDR[5]~reg0.ENA
iRST_n => oADDR[6]~reg0.ENA
iRST_n => oADDR[7]~reg0.ENA
iENABLE => Mux5.IN69
oREADY <= oREADY~reg0.DB_MAX_OUTPUT_PORT_TYPE
oADDR[0] <= oADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oADDR[1] <= oADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oADDR[2] <= oADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oADDR[3] <= oADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oADDR[4] <= oADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oADDR[5] <= oADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oADDR[6] <= oADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oADDR[7] <= oADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oREAD <= oREAD~reg0.DB_MAX_OUTPUT_PORT_TYPE
iREAD_VALID => random_num0.OUTPUTSELECT
iREAD_VALID => random_num0.OUTPUTSELECT
iREAD_VALID => random_num0.OUTPUTSELECT
iREAD_VALID => random_num0.OUTPUTSELECT
iREAD_VALID => random_num0.OUTPUTSELECT
iREAD_VALID => random_num0.OUTPUTSELECT
iREAD_VALID => random_num0.OUTPUTSELECT
iREAD_VALID => random_num0.OUTPUTSELECT
iREAD_VALID => random_num1.OUTPUTSELECT
iREAD_VALID => random_num1.OUTPUTSELECT
iREAD_VALID => random_num1.OUTPUTSELECT
iREAD_VALID => random_num1.OUTPUTSELECT
iREAD_VALID => random_num1.OUTPUTSELECT
iREAD_VALID => random_num1.OUTPUTSELECT
iREAD_VALID => random_num1.OUTPUTSELECT
iREAD_VALID => random_num1.OUTPUTSELECT
iREAD_VALID => random_num2.OUTPUTSELECT
iREAD_VALID => random_num2.OUTPUTSELECT
iREAD_VALID => random_num2.OUTPUTSELECT
iREAD_VALID => random_num2.OUTPUTSELECT
iREAD_VALID => random_num2.OUTPUTSELECT
iREAD_VALID => random_num2.OUTPUTSELECT
iREAD_VALID => random_num2.OUTPUTSELECT
iREAD_VALID => random_num2.OUTPUTSELECT
iREAD_VALID => random_num3.OUTPUTSELECT
iREAD_VALID => random_num3.OUTPUTSELECT
iREAD_VALID => random_num3.OUTPUTSELECT
iREAD_VALID => random_num3.OUTPUTSELECT
iREAD_VALID => random_num3.OUTPUTSELECT
iREAD_VALID => random_num3.OUTPUTSELECT
iREAD_VALID => random_num3.OUTPUTSELECT
iREAD_VALID => random_num3.OUTPUTSELECT
iREAD_VALID => id.OUTPUTSELECT
iREAD_VALID => id.OUTPUTSELECT
iREAD_VALID => id.OUTPUTSELECT
iREAD_VALID => id.OUTPUTSELECT
iREAD_VALID => id.OUTPUTSELECT
iREAD_VALID => id.OUTPUTSELECT
iREAD_VALID => id.OUTPUTSELECT
iREAD_VALID => id.OUTPUTSELECT
iREAD_VALID => Mux4.IN63
iREAD_VALID => Mux2.IN66
iREAD_VALID => Mux4.IN64
iREAD_VALID => Mux3.IN67
iREAD_VALID => Mux4.IN65
iREAD_VALID => Mux3.IN59
iREAD_VALID => Mux4.IN51
iREAD_VALID => Mux4.IN52
iREAD_VALID => Mux5.IN49
iREAD_VALID => Mux5.IN50
iREAD_VALID => Mux5.IN51
iREAD_VALID => Mux5.IN52
iREAD_VALID => Mux5.IN53
iREAD_DATA[0] => random_num0.DATAB
iREAD_DATA[0] => random_num1.DATAB
iREAD_DATA[0] => random_num2.DATAB
iREAD_DATA[0] => random_num3.DATAB
iREAD_DATA[0] => id.DATAB
iREAD_DATA[1] => random_num0.DATAB
iREAD_DATA[1] => random_num1.DATAB
iREAD_DATA[1] => random_num2.DATAB
iREAD_DATA[1] => random_num3.DATAB
iREAD_DATA[1] => id.DATAB
iREAD_DATA[2] => random_num0.DATAB
iREAD_DATA[2] => random_num1.DATAB
iREAD_DATA[2] => random_num2.DATAB
iREAD_DATA[2] => random_num3.DATAB
iREAD_DATA[2] => id.DATAB
iREAD_DATA[3] => random_num0.DATAB
iREAD_DATA[3] => random_num1.DATAB
iREAD_DATA[3] => random_num2.DATAB
iREAD_DATA[3] => random_num3.DATAB
iREAD_DATA[3] => id.DATAB
iREAD_DATA[4] => random_num0.DATAB
iREAD_DATA[4] => random_num1.DATAB
iREAD_DATA[4] => random_num2.DATAB
iREAD_DATA[4] => random_num3.DATAB
iREAD_DATA[4] => id.DATAB
iREAD_DATA[5] => random_num0.DATAB
iREAD_DATA[5] => random_num1.DATAB
iREAD_DATA[5] => random_num2.DATAB
iREAD_DATA[5] => random_num3.DATAB
iREAD_DATA[5] => id.DATAB
iREAD_DATA[6] => random_num0.DATAB
iREAD_DATA[6] => random_num1.DATAB
iREAD_DATA[6] => random_num2.DATAB
iREAD_DATA[6] => random_num3.DATAB
iREAD_DATA[6] => id.DATAB
iREAD_DATA[7] => random_num0.DATAB
iREAD_DATA[7] => random_num1.DATAB
iREAD_DATA[7] => random_num2.DATAB
iREAD_DATA[7] => random_num3.DATAB
iREAD_DATA[7] => id.DATAB
iDONE => Mux5.IN64
iDONE => Mux4.IN66
iDONE => Mux5.IN65
iDONE => Mux1.IN67
iDONE => Mux1.IN68
iDONE => Mux5.IN66
iDONE => Mux1.IN69
iDONE => Mux2.IN67
iDONE => Mux3.IN68
iDONE => Mux4.IN67
iDONE => Mux0.IN64
iDONE => Mux4.IN68
iDONE => Mux0.IN65
iDONE => Mux2.IN68
iDONE => Mux3.IN69
iDONE => Mux2.IN69
iDONE => Mux4.IN69
iDONE => Mux5.IN67
iDONE => Mux0.IN66
iDONE => Mux0.IN67
iDONE => Mux0.IN68
iDONE => Mux5.IN68
iDONE => Mux0.IN69
iDONE => Mux1.IN55
iDONE => Mux2.IN56
iDONE => Mux4.IN54
iDONE => Mux1.IN56
iDONE => Mux1.IN57
iDONE => Mux2.IN57
iDONE => Mux5.IN55
iDONE => Mux1.IN58
iDONE => Mux1.IN59
iDONE => Mux1.IN60
iDONE => Mux2.IN58
iDONE => Mux2.IN59
iDONE => Mux3.IN60
iDONE => Mux4.IN55
iDONE => Mux4.IN56
iDONE => Mux5.IN56
iDONE => Mux5.IN57
oWRITE <= oWRITE~reg0.DB_MAX_OUTPUT_PORT_TYPE
oWRITE_DATA[0] <= oWRITE_DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oWRITE_DATA[1] <= oWRITE_DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oWRITE_DATA[2] <= oWRITE_DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oWRITE_DATA[3] <= oWRITE_DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oWRITE_DATA[4] <= oWRITE_DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oWRITE_DATA[5] <= oWRITE_DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oWRITE_DATA[6] <= oWRITE_DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oWRITE_DATA[7] <= oWRITE_DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oERR_CODE[0] <= oERR_CODE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oERR_CODE[1] <= oERR_CODE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oERR_CODE[2] <= oERR_CODE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oERR_CODE[3] <= oERR_CODE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oERR <= oERR~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_state[0] <= cfg_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_state[1] <= cfg_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_state[2] <= cfg_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_state[3] <= cfg_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_state[4] <= cfg_state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cfg_state[5] <= cfg_state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|IOV_A3V3_B1V8_C2V5_D3V3:inst2|WIRE4_INTERFACE:m01
iCLK => data[0].CLK
iCLK => data[1].CLK
iCLK => data[2].CLK
iCLK => data[3].CLK
iCLK => data[4].CLK
iCLK => data[5].CLK
iCLK => data[6].CLK
iCLK => data[7].CLK
iCLK => addr[0].CLK
iCLK => addr[1].CLK
iCLK => addr[2].CLK
iCLK => addr[3].CLK
iCLK => addr[4].CLK
iCLK => addr[5].CLK
iCLK => addr[6].CLK
iCLK => addr[7].CLK
iCLK => rw.CLK
iCLK => jvc_start.CLK
iCLK => clkcnt[0].CLK
iCLK => clkcnt[1].CLK
iCLK => clkcnt[2].CLK
iCLK => clkcnt[3].CLK
iCLK => clkcnt[4].CLK
iCLK => rvalid_old.CLK
iCLK => rvalid_crt.CLK
iRST_n => jvc_start.OUTPUTSELECT
iRST_n => rw.OUTPUTSELECT
iRST_n => oJVC_CS.OUTPUTSELECT
iRST_n => set_reg_err.OUTPUTSELECT
iRST_n => jvc_state.OUTPUTSELECT
iRST_n => jvc_state.OUTPUTSELECT
iRST_n => jvc_state.OUTPUTSELECT
iRST_n => jvc_state.OUTPUTSELECT
iRST_n => jvc_state.OUTPUTSELECT
iRST_n => data[0].ENA
iRST_n => oRDATA[0]~reg0.ENA
iRST_n => oJVC_DATAOUT~reg0.ENA
iRST_n => oRDATA[1]~reg0.ENA
iRST_n => oRDATA[2]~reg0.ENA
iRST_n => oRDATA[3]~reg0.ENA
iRST_n => oRDATA[4]~reg0.ENA
iRST_n => oRDATA[5]~reg0.ENA
iRST_n => oRDATA[6]~reg0.ENA
iRST_n => oRDATA[7]~reg0.ENA
iRST_n => data[1].ENA
iRST_n => data[2].ENA
iRST_n => data[3].ENA
iRST_n => data[4].ENA
iRST_n => data[5].ENA
iRST_n => data[6].ENA
iRST_n => data[7].ENA
iRST_n => addr[0].ENA
iRST_n => addr[1].ENA
iRST_n => addr[2].ENA
iRST_n => addr[3].ENA
iRST_n => addr[4].ENA
iRST_n => addr[5].ENA
iRST_n => addr[6].ENA
iRST_n => addr[7].ENA
iREAD => addr.OUTPUTSELECT
iREAD => addr.OUTPUTSELECT
iREAD => addr.OUTPUTSELECT
iREAD => addr.OUTPUTSELECT
iREAD => addr.OUTPUTSELECT
iREAD => addr.OUTPUTSELECT
iREAD => addr.OUTPUTSELECT
iREAD => addr.OUTPUTSELECT
iREAD => rw.OUTPUTSELECT
iREAD => jvc_start.OUTPUTSELECT
oRDATA[0] <= oRDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[1] <= oRDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[2] <= oRDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[3] <= oRDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[4] <= oRDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[5] <= oRDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[6] <= oRDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA[7] <= oRDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRDATA_VALID <= oRDATA_VALID.DB_MAX_OUTPUT_PORT_TYPE
iWRITE => addr.OUTPUTSELECT
iWRITE => addr.OUTPUTSELECT
iWRITE => addr.OUTPUTSELECT
iWRITE => addr.OUTPUTSELECT
iWRITE => addr.OUTPUTSELECT
iWRITE => addr.OUTPUTSELECT
iWRITE => addr.OUTPUTSELECT
iWRITE => addr.OUTPUTSELECT
iWRITE => data.OUTPUTSELECT
iWRITE => data.OUTPUTSELECT
iWRITE => data.OUTPUTSELECT
iWRITE => data.OUTPUTSELECT
iWRITE => data.OUTPUTSELECT
iWRITE => data.OUTPUTSELECT
iWRITE => data.OUTPUTSELECT
iWRITE => data.OUTPUTSELECT
iWRITE => rw.OUTPUTSELECT
iWRITE => jvc_start.OUTPUTSELECT
iWDATA[0] => data.DATAB
iWDATA[1] => data.DATAB
iWDATA[2] => data.DATAB
iWDATA[3] => data.DATAB
iWDATA[4] => data.DATAB
iWDATA[5] => data.DATAB
iWDATA[6] => data.DATAB
iWDATA[7] => data.DATAB
iADDR[0] => addr.DATAB
iADDR[0] => addr.DATAB
iADDR[1] => addr.DATAB
iADDR[1] => addr.DATAB
iADDR[2] => addr.DATAB
iADDR[2] => addr.DATAB
iADDR[3] => addr.DATAB
iADDR[3] => addr.DATAB
iADDR[4] => addr.DATAB
iADDR[4] => addr.DATAB
iADDR[5] => addr.DATAB
iADDR[5] => addr.DATAB
iADDR[6] => addr.DATAB
iADDR[6] => addr.DATAB
iADDR[7] => addr.DATAB
iADDR[7] => addr.DATAB
oJVC_CLK <= clkcnt[4].DB_MAX_OUTPUT_PORT_TYPE
oJVC_CS <= oJVC_CS~reg0.DB_MAX_OUTPUT_PORT_TYPE
oJVC_DATAOUT <= oJVC_DATAOUT~reg0.DB_MAX_OUTPUT_PORT_TYPE
iJVC_DATAIN => oRDATA.DATAB
iJVC_DATAIN => oRDATA.DATAB
iJVC_DATAIN => oRDATA.DATAB
iJVC_DATAIN => oRDATA.DATAB
iJVC_DATAIN => oRDATA.DATAB
iJVC_DATAIN => oRDATA.DATAB
iJVC_DATAIN => oRDATA.DATAB
iJVC_DATAIN => oRDATA.DATAB
iJVC_DATAIN => oJVC_DATAOUT.OUTPUTSELECT
iJVC_DATAIN => jvc_state.OUTPUTSELECT
iJVC_DATAIN => jvc_state.OUTPUTSELECT
iJVC_DATAIN => set_reg_err.OUTPUTSELECT
iJVC_DATAIN => Mux4.IN62
iJVC_DATAIN => Selector1.IN1
iJVC_DATAIN => Selector1.IN2
oSET_REG_ERR <= set_reg_err.DB_MAX_OUTPUT_PORT_TYPE
oDONE <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
jvc_state[0] <= jvc_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jvc_state[1] <= jvc_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jvc_state[2] <= jvc_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jvc_state[3] <= jvc_state[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jvc_state[4] <= jvc_state[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jvc_state[5] <= jvc_state[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|lpm_counter0:inst23
clock => clock.IN1
q[0] <= lpm_counter:lpm_counter_component.q
q[1] <= lpm_counter:lpm_counter_component.q
q[2] <= lpm_counter:lpm_counter_component.q
q[3] <= lpm_counter:lpm_counter_component.q
q[4] <= lpm_counter:lpm_counter_component.q
q[5] <= lpm_counter:lpm_counter_component.q
q[6] <= lpm_counter:lpm_counter_component.q
q[7] <= lpm_counter:lpm_counter_component.q
q[8] <= lpm_counter:lpm_counter_component.q
q[9] <= lpm_counter:lpm_counter_component.q
q[10] <= lpm_counter:lpm_counter_component.q
q[11] <= lpm_counter:lpm_counter_component.q
q[12] <= lpm_counter:lpm_counter_component.q
q[13] <= lpm_counter:lpm_counter_component.q
q[14] <= lpm_counter:lpm_counter_component.q
q[15] <= lpm_counter:lpm_counter_component.q
q[16] <= lpm_counter:lpm_counter_component.q
q[17] <= lpm_counter:lpm_counter_component.q
q[18] <= lpm_counter:lpm_counter_component.q
q[19] <= lpm_counter:lpm_counter_component.q
q[20] <= lpm_counter:lpm_counter_component.q
q[21] <= lpm_counter:lpm_counter_component.q
q[22] <= lpm_counter:lpm_counter_component.q
q[23] <= lpm_counter:lpm_counter_component.q
q[24] <= lpm_counter:lpm_counter_component.q
q[25] <= lpm_counter:lpm_counter_component.q
q[26] <= lpm_counter:lpm_counter_component.q
q[27] <= lpm_counter:lpm_counter_component.q
q[28] <= lpm_counter:lpm_counter_component.q
q[29] <= lpm_counter:lpm_counter_component.q


|DE3_dsp_design_top|lpm_counter0:inst23|lpm_counter:lpm_counter_component
clock => cntr_mnh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
data[16] => ~NO_FANOUT~
data[17] => ~NO_FANOUT~
data[18] => ~NO_FANOUT~
data[19] => ~NO_FANOUT~
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => ~NO_FANOUT~
data[23] => ~NO_FANOUT~
data[24] => ~NO_FANOUT~
data[25] => ~NO_FANOUT~
data[26] => ~NO_FANOUT~
data[27] => ~NO_FANOUT~
data[28] => ~NO_FANOUT~
data[29] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_mnh:auto_generated.q[0]
q[1] <= cntr_mnh:auto_generated.q[1]
q[2] <= cntr_mnh:auto_generated.q[2]
q[3] <= cntr_mnh:auto_generated.q[3]
q[4] <= cntr_mnh:auto_generated.q[4]
q[5] <= cntr_mnh:auto_generated.q[5]
q[6] <= cntr_mnh:auto_generated.q[6]
q[7] <= cntr_mnh:auto_generated.q[7]
q[8] <= cntr_mnh:auto_generated.q[8]
q[9] <= cntr_mnh:auto_generated.q[9]
q[10] <= cntr_mnh:auto_generated.q[10]
q[11] <= cntr_mnh:auto_generated.q[11]
q[12] <= cntr_mnh:auto_generated.q[12]
q[13] <= cntr_mnh:auto_generated.q[13]
q[14] <= cntr_mnh:auto_generated.q[14]
q[15] <= cntr_mnh:auto_generated.q[15]
q[16] <= cntr_mnh:auto_generated.q[16]
q[17] <= cntr_mnh:auto_generated.q[17]
q[18] <= cntr_mnh:auto_generated.q[18]
q[19] <= cntr_mnh:auto_generated.q[19]
q[20] <= cntr_mnh:auto_generated.q[20]
q[21] <= cntr_mnh:auto_generated.q[21]
q[22] <= cntr_mnh:auto_generated.q[22]
q[23] <= cntr_mnh:auto_generated.q[23]
q[24] <= cntr_mnh:auto_generated.q[24]
q[25] <= cntr_mnh:auto_generated.q[25]
q[26] <= cntr_mnh:auto_generated.q[26]
q[27] <= cntr_mnh:auto_generated.q[27]
q[28] <= cntr_mnh:auto_generated.q[28]
q[29] <= cntr_mnh:auto_generated.q[29]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|DE3_dsp_design_top|lpm_counter0:inst23|lpm_counter:lpm_counter_component|cntr_mnh:auto_generated
clock => counter_reg_bit[29].CLK
clock => counter_reg_bit[28].CLK
clock => counter_reg_bit[27].CLK
clock => counter_reg_bit[26].CLK
clock => counter_reg_bit[25].CLK
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= counter_reg_bit[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= counter_reg_bit[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= counter_reg_bit[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= counter_reg_bit[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= counter_reg_bit[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= counter_reg_bit[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= counter_reg_bit[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= counter_reg_bit[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= counter_reg_bit[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= counter_reg_bit[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= counter_reg_bit[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= counter_reg_bit[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= counter_reg_bit[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= counter_reg_bit[29].DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|OneBigTap:inst1
acq_clk => acq_clk.IN1
acq_data_in[0] => acq_data_in[0].IN1
acq_data_in[1] => acq_data_in[1].IN1
acq_data_in[2] => acq_data_in[2].IN1
acq_data_in[3] => acq_data_in[3].IN1
acq_data_in[4] => acq_data_in[4].IN1
acq_data_in[5] => acq_data_in[5].IN1
acq_data_in[6] => acq_data_in[6].IN1
acq_data_in[7] => acq_data_in[7].IN1
acq_data_in[8] => acq_data_in[8].IN1
acq_data_in[9] => acq_data_in[9].IN1
acq_data_in[10] => acq_data_in[10].IN1
acq_data_in[11] => acq_data_in[11].IN1
acq_data_in[12] => acq_data_in[12].IN1
acq_data_in[13] => acq_data_in[13].IN1
acq_data_in[14] => acq_data_in[14].IN1
acq_data_in[15] => acq_data_in[15].IN1
acq_data_in[16] => acq_data_in[16].IN1
acq_data_in[17] => acq_data_in[17].IN1
acq_data_in[18] => acq_data_in[18].IN1
acq_data_in[19] => acq_data_in[19].IN1
acq_data_in[20] => acq_data_in[20].IN1
acq_data_in[21] => acq_data_in[21].IN1
acq_data_in[22] => acq_data_in[22].IN1
acq_data_in[23] => acq_data_in[23].IN1
acq_data_in[24] => acq_data_in[24].IN1
acq_data_in[25] => acq_data_in[25].IN1
acq_data_in[26] => acq_data_in[26].IN1
acq_data_in[27] => acq_data_in[27].IN1
acq_data_in[28] => acq_data_in[28].IN1
acq_data_in[29] => acq_data_in[29].IN1
acq_data_in[30] => acq_data_in[30].IN1
acq_data_in[31] => acq_data_in[31].IN1
acq_data_in[32] => acq_data_in[32].IN1
acq_data_in[33] => acq_data_in[33].IN1
acq_data_in[34] => acq_data_in[34].IN1
acq_data_in[35] => acq_data_in[35].IN1
acq_data_in[36] => acq_data_in[36].IN1
acq_data_in[37] => acq_data_in[37].IN1
acq_data_in[38] => acq_data_in[38].IN1
acq_data_in[39] => acq_data_in[39].IN1
acq_data_in[40] => acq_data_in[40].IN1
acq_data_in[41] => acq_data_in[41].IN1
acq_data_in[42] => acq_data_in[42].IN1
acq_data_in[43] => acq_data_in[43].IN1
acq_data_in[44] => acq_data_in[44].IN1
acq_data_in[45] => acq_data_in[45].IN1
acq_data_in[46] => acq_data_in[46].IN1
acq_data_in[47] => acq_data_in[47].IN1
acq_data_in[48] => acq_data_in[48].IN1
acq_data_in[49] => acq_data_in[49].IN1
acq_data_in[50] => acq_data_in[50].IN1
acq_data_in[51] => acq_data_in[51].IN1
acq_data_in[52] => acq_data_in[52].IN1
acq_data_in[53] => acq_data_in[53].IN1
acq_data_in[54] => acq_data_in[54].IN1
acq_data_in[55] => acq_data_in[55].IN1
acq_data_in[56] => acq_data_in[56].IN1
acq_data_in[57] => acq_data_in[57].IN1
acq_data_in[58] => acq_data_in[58].IN1
acq_data_in[59] => acq_data_in[59].IN1
acq_data_in[60] => acq_data_in[60].IN1
acq_data_in[61] => acq_data_in[61].IN1
acq_data_in[62] => acq_data_in[62].IN1
acq_data_in[63] => acq_data_in[63].IN1
acq_data_in[64] => acq_data_in[64].IN1
acq_data_in[65] => acq_data_in[65].IN1
acq_trigger_in[0] => acq_trigger_in[0].IN1


|DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component
acq_clk => sld_signaltap_impl:sld_signaltap_body.acq_clk
acq_data_in[0] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[0]
acq_data_in[1] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[1]
acq_data_in[2] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[2]
acq_data_in[3] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[3]
acq_data_in[4] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[4]
acq_data_in[5] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[5]
acq_data_in[6] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[6]
acq_data_in[7] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[7]
acq_data_in[8] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[8]
acq_data_in[9] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[9]
acq_data_in[10] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[10]
acq_data_in[11] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[11]
acq_data_in[12] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[12]
acq_data_in[13] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[13]
acq_data_in[14] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[14]
acq_data_in[15] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[15]
acq_data_in[16] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[16]
acq_data_in[17] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[17]
acq_data_in[18] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[18]
acq_data_in[19] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[19]
acq_data_in[20] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[20]
acq_data_in[21] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[21]
acq_data_in[22] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[22]
acq_data_in[23] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[23]
acq_data_in[24] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[24]
acq_data_in[25] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[25]
acq_data_in[26] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[26]
acq_data_in[27] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[27]
acq_data_in[28] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[28]
acq_data_in[29] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[29]
acq_data_in[30] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[30]
acq_data_in[31] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[31]
acq_data_in[32] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[32]
acq_data_in[33] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[33]
acq_data_in[34] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[34]
acq_data_in[35] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[35]
acq_data_in[36] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[36]
acq_data_in[37] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[37]
acq_data_in[38] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[38]
acq_data_in[39] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[39]
acq_data_in[40] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[40]
acq_data_in[41] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[41]
acq_data_in[42] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[42]
acq_data_in[43] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[43]
acq_data_in[44] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[44]
acq_data_in[45] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[45]
acq_data_in[46] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[46]
acq_data_in[47] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[47]
acq_data_in[48] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[48]
acq_data_in[49] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[49]
acq_data_in[50] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[50]
acq_data_in[51] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[51]
acq_data_in[52] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[52]
acq_data_in[53] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[53]
acq_data_in[54] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[54]
acq_data_in[55] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[55]
acq_data_in[56] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[56]
acq_data_in[57] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[57]
acq_data_in[58] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[58]
acq_data_in[59] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[59]
acq_data_in[60] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[60]
acq_data_in[61] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[61]
acq_data_in[62] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[62]
acq_data_in[63] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[63]
acq_data_in[64] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[64]
acq_data_in[65] => sld_signaltap_impl:sld_signaltap_body.acq_data_in[65]
acq_trigger_in[0] => sld_signaltap_impl:sld_signaltap_body.acq_trigger_in[0]
acq_storage_qualifier_in[0] => sld_signaltap_impl:sld_signaltap_body.acq_storage_qualifier_in[0]
trigger_in => sld_signaltap_impl:sld_signaltap_body.trigger_in
crc[0] => sld_signaltap_impl:sld_signaltap_body.crc[0]
crc[1] => sld_signaltap_impl:sld_signaltap_body.crc[1]
crc[2] => sld_signaltap_impl:sld_signaltap_body.crc[2]
crc[3] => sld_signaltap_impl:sld_signaltap_body.crc[3]
crc[4] => sld_signaltap_impl:sld_signaltap_body.crc[4]
crc[5] => sld_signaltap_impl:sld_signaltap_body.crc[5]
crc[6] => sld_signaltap_impl:sld_signaltap_body.crc[6]
crc[7] => sld_signaltap_impl:sld_signaltap_body.crc[7]
crc[8] => sld_signaltap_impl:sld_signaltap_body.crc[8]
crc[9] => sld_signaltap_impl:sld_signaltap_body.crc[9]
crc[10] => sld_signaltap_impl:sld_signaltap_body.crc[10]
crc[11] => sld_signaltap_impl:sld_signaltap_body.crc[11]
crc[12] => sld_signaltap_impl:sld_signaltap_body.crc[12]
crc[13] => sld_signaltap_impl:sld_signaltap_body.crc[13]
crc[14] => sld_signaltap_impl:sld_signaltap_body.crc[14]
crc[15] => sld_signaltap_impl:sld_signaltap_body.crc[15]
crc[16] => sld_signaltap_impl:sld_signaltap_body.crc[16]
crc[17] => sld_signaltap_impl:sld_signaltap_body.crc[17]
crc[18] => sld_signaltap_impl:sld_signaltap_body.crc[18]
crc[19] => sld_signaltap_impl:sld_signaltap_body.crc[19]
crc[20] => sld_signaltap_impl:sld_signaltap_body.crc[20]
crc[21] => sld_signaltap_impl:sld_signaltap_body.crc[21]
crc[22] => sld_signaltap_impl:sld_signaltap_body.crc[22]
crc[23] => sld_signaltap_impl:sld_signaltap_body.crc[23]
crc[24] => sld_signaltap_impl:sld_signaltap_body.crc[24]
crc[25] => sld_signaltap_impl:sld_signaltap_body.crc[25]
crc[26] => sld_signaltap_impl:sld_signaltap_body.crc[26]
crc[27] => sld_signaltap_impl:sld_signaltap_body.crc[27]
crc[28] => sld_signaltap_impl:sld_signaltap_body.crc[28]
crc[29] => sld_signaltap_impl:sld_signaltap_body.crc[29]
crc[30] => sld_signaltap_impl:sld_signaltap_body.crc[30]
crc[31] => sld_signaltap_impl:sld_signaltap_body.crc[31]
storage_enable => sld_signaltap_impl:sld_signaltap_body.storage_enable
raw_tck => sld_signaltap_impl:sld_signaltap_body.raw_tck
tdi => sld_signaltap_impl:sld_signaltap_body.tdi
usr1 => sld_signaltap_impl:sld_signaltap_body.usr1
rti => sld_signaltap_impl:sld_signaltap_body.rti
shift => sld_signaltap_impl:sld_signaltap_body.shift
update => sld_signaltap_impl:sld_signaltap_body.update
jtag_state_cdr => sld_signaltap_impl:sld_signaltap_body.jtag_state_cdr
jtag_state_sdr => sld_signaltap_impl:sld_signaltap_body.jtag_state_sdr
jtag_state_e1dr => sld_signaltap_impl:sld_signaltap_body.jtag_state_e1dr
jtag_state_udr => sld_signaltap_impl:sld_signaltap_body.jtag_state_udr
jtag_state_uir => sld_signaltap_impl:sld_signaltap_body.jtag_state_uir
clr => sld_signaltap_impl:sld_signaltap_body.clr
ena => sld_signaltap_impl:sld_signaltap_body.ena
ir_in[0] => sld_signaltap_impl:sld_signaltap_body.ir_in[0]
ir_in[1] => sld_signaltap_impl:sld_signaltap_body.ir_in[1]
ir_in[2] => sld_signaltap_impl:sld_signaltap_body.ir_in[2]
ir_in[3] => sld_signaltap_impl:sld_signaltap_body.ir_in[3]
ir_in[4] => sld_signaltap_impl:sld_signaltap_body.ir_in[4]
ir_in[5] => sld_signaltap_impl:sld_signaltap_body.ir_in[5]
ir_in[6] => sld_signaltap_impl:sld_signaltap_body.ir_in[6]
ir_in[7] => sld_signaltap_impl:sld_signaltap_body.ir_in[7]
ir_out[0] <= sld_signaltap_impl:sld_signaltap_body.ir_out[0]
ir_out[1] <= sld_signaltap_impl:sld_signaltap_body.ir_out[1]
ir_out[2] <= sld_signaltap_impl:sld_signaltap_body.ir_out[2]
ir_out[3] <= sld_signaltap_impl:sld_signaltap_body.ir_out[3]
ir_out[4] <= sld_signaltap_impl:sld_signaltap_body.ir_out[4]
ir_out[5] <= sld_signaltap_impl:sld_signaltap_body.ir_out[5]
ir_out[6] <= sld_signaltap_impl:sld_signaltap_body.ir_out[6]
ir_out[7] <= sld_signaltap_impl:sld_signaltap_body.ir_out[7]
tdo <= sld_signaltap_impl:sld_signaltap_body.tdo
acq_data_out[0] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[0]
acq_data_out[1] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[1]
acq_data_out[2] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[2]
acq_data_out[3] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[3]
acq_data_out[4] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[4]
acq_data_out[5] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[5]
acq_data_out[6] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[6]
acq_data_out[7] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[7]
acq_data_out[8] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[8]
acq_data_out[9] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[9]
acq_data_out[10] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[10]
acq_data_out[11] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[11]
acq_data_out[12] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[12]
acq_data_out[13] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[13]
acq_data_out[14] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[14]
acq_data_out[15] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[15]
acq_data_out[16] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[16]
acq_data_out[17] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[17]
acq_data_out[18] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[18]
acq_data_out[19] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[19]
acq_data_out[20] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[20]
acq_data_out[21] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[21]
acq_data_out[22] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[22]
acq_data_out[23] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[23]
acq_data_out[24] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[24]
acq_data_out[25] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[25]
acq_data_out[26] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[26]
acq_data_out[27] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[27]
acq_data_out[28] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[28]
acq_data_out[29] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[29]
acq_data_out[30] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[30]
acq_data_out[31] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[31]
acq_data_out[32] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[32]
acq_data_out[33] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[33]
acq_data_out[34] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[34]
acq_data_out[35] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[35]
acq_data_out[36] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[36]
acq_data_out[37] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[37]
acq_data_out[38] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[38]
acq_data_out[39] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[39]
acq_data_out[40] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[40]
acq_data_out[41] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[41]
acq_data_out[42] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[42]
acq_data_out[43] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[43]
acq_data_out[44] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[44]
acq_data_out[45] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[45]
acq_data_out[46] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[46]
acq_data_out[47] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[47]
acq_data_out[48] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[48]
acq_data_out[49] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[49]
acq_data_out[50] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[50]
acq_data_out[51] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[51]
acq_data_out[52] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[52]
acq_data_out[53] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[53]
acq_data_out[54] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[54]
acq_data_out[55] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[55]
acq_data_out[56] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[56]
acq_data_out[57] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[57]
acq_data_out[58] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[58]
acq_data_out[59] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[59]
acq_data_out[60] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[60]
acq_data_out[61] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[61]
acq_data_out[62] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[62]
acq_data_out[63] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[63]
acq_data_out[64] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[64]
acq_data_out[65] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[65]
acq_trigger_out[0] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[0]
trigger_out <= sld_signaltap_impl:sld_signaltap_body.trigger_out


|DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body
acq_clk => sld_ela_control:ela_control.acq_clk
acq_clk => trigger_out_ff.CLK
acq_clk => trigger_out_mode_ff.CLK
acq_clk => buffer_write_enable_delayed.CLK
acq_clk => current_segment_delayed[0].CLK
acq_clk => acq_trigger_in_reg[0].CLK
acq_clk => condition_delay_reg[0].CLK
acq_clk => condition_delay_reg[1].CLK
acq_clk => condition_delay_reg[2].CLK
acq_clk => condition_delay_reg[3].CLK
acq_clk => run.CLK
acq_clk => sld_buffer_manager:sld_buffer_manager_inst.clk
acq_data_in[0] => acq_data_out[0].DATAIN
acq_data_in[1] => acq_data_out[1].DATAIN
acq_data_in[2] => acq_data_out[2].DATAIN
acq_data_in[3] => acq_data_out[3].DATAIN
acq_data_in[4] => acq_data_out[4].DATAIN
acq_data_in[5] => acq_data_out[5].DATAIN
acq_data_in[6] => acq_data_out[6].DATAIN
acq_data_in[7] => acq_data_out[7].DATAIN
acq_data_in[8] => acq_data_out[8].DATAIN
acq_data_in[9] => acq_data_out[9].DATAIN
acq_data_in[10] => acq_data_out[10].DATAIN
acq_data_in[11] => acq_data_out[11].DATAIN
acq_data_in[12] => acq_data_out[12].DATAIN
acq_data_in[13] => acq_data_out[13].DATAIN
acq_data_in[14] => acq_data_out[14].DATAIN
acq_data_in[15] => acq_data_out[15].DATAIN
acq_data_in[16] => acq_data_out[16].DATAIN
acq_data_in[17] => acq_data_out[17].DATAIN
acq_data_in[18] => acq_data_out[18].DATAIN
acq_data_in[19] => acq_data_out[19].DATAIN
acq_data_in[20] => acq_data_out[20].DATAIN
acq_data_in[21] => acq_data_out[21].DATAIN
acq_data_in[22] => acq_data_out[22].DATAIN
acq_data_in[23] => acq_data_out[23].DATAIN
acq_data_in[24] => acq_data_out[24].DATAIN
acq_data_in[25] => acq_data_out[25].DATAIN
acq_data_in[26] => acq_data_out[26].DATAIN
acq_data_in[27] => acq_data_out[27].DATAIN
acq_data_in[28] => acq_data_out[28].DATAIN
acq_data_in[29] => acq_data_out[29].DATAIN
acq_data_in[30] => acq_data_out[30].DATAIN
acq_data_in[31] => acq_data_out[31].DATAIN
acq_data_in[32] => acq_data_out[32].DATAIN
acq_data_in[33] => acq_data_out[33].DATAIN
acq_data_in[34] => acq_data_out[34].DATAIN
acq_data_in[35] => acq_data_out[35].DATAIN
acq_data_in[36] => acq_data_out[36].DATAIN
acq_data_in[37] => acq_data_out[37].DATAIN
acq_data_in[38] => acq_data_out[38].DATAIN
acq_data_in[39] => acq_data_out[39].DATAIN
acq_data_in[40] => acq_data_out[40].DATAIN
acq_data_in[41] => acq_data_out[41].DATAIN
acq_data_in[42] => acq_data_out[42].DATAIN
acq_data_in[43] => acq_data_out[43].DATAIN
acq_data_in[44] => acq_data_out[44].DATAIN
acq_data_in[45] => acq_data_out[45].DATAIN
acq_data_in[46] => acq_data_out[46].DATAIN
acq_data_in[47] => acq_data_out[47].DATAIN
acq_data_in[48] => acq_data_out[48].DATAIN
acq_data_in[49] => acq_data_out[49].DATAIN
acq_data_in[50] => acq_data_out[50].DATAIN
acq_data_in[51] => acq_data_out[51].DATAIN
acq_data_in[52] => acq_data_out[52].DATAIN
acq_data_in[53] => acq_data_out[53].DATAIN
acq_data_in[54] => acq_data_out[54].DATAIN
acq_data_in[55] => acq_data_out[55].DATAIN
acq_data_in[56] => acq_data_out[56].DATAIN
acq_data_in[57] => acq_data_out[57].DATAIN
acq_data_in[58] => acq_data_out[58].DATAIN
acq_data_in[59] => acq_data_out[59].DATAIN
acq_data_in[60] => acq_data_out[60].DATAIN
acq_data_in[61] => acq_data_out[61].DATAIN
acq_data_in[62] => acq_data_out[62].DATAIN
acq_data_in[63] => acq_data_out[63].DATAIN
acq_data_in[64] => acq_data_out[64].DATAIN
acq_data_in[65] => acq_data_out[65].DATAIN
acq_trigger_in[0] => acq_trigger_in_reg[0].DATAIN
acq_trigger_in[0] => acq_trigger_out[0].DATAIN
acq_storage_qualifier_in[0] => sld_ela_control:ela_control.storage_qualifier_in[0]
trigger_in => ~NO_FANOUT~
crc[0] => ~NO_FANOUT~
crc[1] => ~NO_FANOUT~
crc[2] => ~NO_FANOUT~
crc[3] => ~NO_FANOUT~
crc[4] => ~NO_FANOUT~
crc[5] => ~NO_FANOUT~
crc[6] => ~NO_FANOUT~
crc[7] => ~NO_FANOUT~
crc[8] => ~NO_FANOUT~
crc[9] => ~NO_FANOUT~
crc[10] => ~NO_FANOUT~
crc[11] => ~NO_FANOUT~
crc[12] => ~NO_FANOUT~
crc[13] => ~NO_FANOUT~
crc[14] => ~NO_FANOUT~
crc[15] => ~NO_FANOUT~
crc[16] => ~NO_FANOUT~
crc[17] => ~NO_FANOUT~
crc[18] => ~NO_FANOUT~
crc[19] => ~NO_FANOUT~
crc[20] => ~NO_FANOUT~
crc[21] => ~NO_FANOUT~
crc[22] => ~NO_FANOUT~
crc[23] => ~NO_FANOUT~
crc[24] => ~NO_FANOUT~
crc[25] => ~NO_FANOUT~
crc[26] => ~NO_FANOUT~
crc[27] => ~NO_FANOUT~
crc[28] => ~NO_FANOUT~
crc[29] => ~NO_FANOUT~
crc[30] => ~NO_FANOUT~
crc[31] => ~NO_FANOUT~
storage_enable => sld_ela_control:ela_control.storage_qualifier_port_in
raw_tck => bypass_reg_out.CLK
raw_tck => reset_all.CLK
raw_tck => sld_ela_control:ela_control.tck
raw_tck => LPM_SHIFTREG:segment_offset_config_deserialize.CLOCK
raw_tck => sld_rom_sr:crc_rom_sr.TCK
raw_tck => LPM_SHIFTREG:status_register.CLOCK
tdi => sld_ela_control:ela_control.tdi
tdi => sld_rom_sr:crc_rom_sr.TDI
tdi => LPM_SHIFTREG:status_register.SHIFTIN
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:crc_rom_sr.USR1
usr1 => crc_rom_sr_ena.IN0
usr1 => dr_scan.IN0
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
jtag_state_cdr => crc_rom_sr_ena.IN0
jtag_state_cdr => cdr.IN1
jtag_state_sdr => crc_rom_sr_ena.IN1
jtag_state_sdr => sdr.IN1
jtag_state_sdr => sld_rom_sr:crc_rom_sr.SHIFT
jtag_state_e1dr => ~NO_FANOUT~
jtag_state_udr => sld_rom_sr:crc_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => reset_all.IN0
ena => crc_rom_sr_ena.IN1
ena => dr_scan.IN1
ena => bypass_reg_out.ENA
ir_in[0] => ir_out[0].DATAIN
ir_in[0] => reset_all.IN1
ir_in[1] => status_load_on.IN0
ir_in[1] => sld_ela_control:ela_control.run_instr_on
ir_in[1] => run.DATAIN
ir_in[1] => ir_out[1].DATAIN
ir_in[1] => trigger_out_mode_ff.ENA
ir_in[2] => sld_ela_control:ela_control.stop_instr_on
ir_in[2] => ir_out[2].DATAIN
ir_in[3] => trigger_setup_ena.IN1
ir_in[3] => tdo.OUTPUTSELECT
ir_in[3] => sld_ela_control:ela_control.load_instr_on
ir_in[3] => ir_out[3].DATAIN
ir_in[4] => process_8.IN0
ir_in[4] => ir_out[4].DATAIN
ir_in[5] => tdo.OUTPUTSELECT
ir_in[5] => ir_out[5].DATAIN
ir_in[6] => status_load_on.IN1
ir_in[6] => sld_ela_control:ela_control.status_instr_on
ir_in[6] => ir_out[6].DATAIN
ir_in[7] => process_8.IN1
ir_in[7] => ir_out[7].DATAIN
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[0] <= acq_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[1] <= acq_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[2] <= acq_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[3] <= acq_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[4] <= acq_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[5] <= acq_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[6] <= acq_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[7] <= acq_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[8] <= acq_data_in[8].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[9] <= acq_data_in[9].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[10] <= acq_data_in[10].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[11] <= acq_data_in[11].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[12] <= acq_data_in[12].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[13] <= acq_data_in[13].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[14] <= acq_data_in[14].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[15] <= acq_data_in[15].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[16] <= acq_data_in[16].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[17] <= acq_data_in[17].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[18] <= acq_data_in[18].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[19] <= acq_data_in[19].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[20] <= acq_data_in[20].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[21] <= acq_data_in[21].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[22] <= acq_data_in[22].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[23] <= acq_data_in[23].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[24] <= acq_data_in[24].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[25] <= acq_data_in[25].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[26] <= acq_data_in[26].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[27] <= acq_data_in[27].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[28] <= acq_data_in[28].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[29] <= acq_data_in[29].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[30] <= acq_data_in[30].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[31] <= acq_data_in[31].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[32] <= acq_data_in[32].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[33] <= acq_data_in[33].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[34] <= acq_data_in[34].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[35] <= acq_data_in[35].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[36] <= acq_data_in[36].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[37] <= acq_data_in[37].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[38] <= acq_data_in[38].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[39] <= acq_data_in[39].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[40] <= acq_data_in[40].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[41] <= acq_data_in[41].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[42] <= acq_data_in[42].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[43] <= acq_data_in[43].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[44] <= acq_data_in[44].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[45] <= acq_data_in[45].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[46] <= acq_data_in[46].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[47] <= acq_data_in[47].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[48] <= acq_data_in[48].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[49] <= acq_data_in[49].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[50] <= acq_data_in[50].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[51] <= acq_data_in[51].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[52] <= acq_data_in[52].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[53] <= acq_data_in[53].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[54] <= acq_data_in[54].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[55] <= acq_data_in[55].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[56] <= acq_data_in[56].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[57] <= acq_data_in[57].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[58] <= acq_data_in[58].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[59] <= acq_data_in[59].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[60] <= acq_data_in[60].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[61] <= acq_data_in[61].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[62] <= acq_data_in[62].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[63] <= acq_data_in[63].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[64] <= acq_data_in[64].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[65] <= acq_data_in[65].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[0] <= acq_trigger_in[0].DB_MAX_OUTPUT_PORT_TYPE
trigger_out <= trigger_out_ff.DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control
tck => LPM_SHIFTREG:trigger_config_deserialize.CLOCK
tck => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.tck
tck => sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.config_clk
tdi => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.setup_bit_in
sdr => trigger_setup_ena.IN0
reset_all => LPM_SHIFTREG:trigger_config_deserialize.ACLR
reset_all => run.ACLR
reset_all => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.reset_all
reset_all => sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.reset
load_instr_on => trigger_setup_ena.IN1
run_instr_on => run.IN0
pwr_up_run_instr_on => run.IN1
status_instr_on => ~NO_FANOUT~
stop_instr_on => ~NO_FANOUT~
acq_clk => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.acq_clk
acq_clk => run.CLK
acq_clk => sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.acq_clk
acq_trigger_in[0] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[0]
single_trigger_in => ~NO_FANOUT~
storage_qualifier_port_in => ~NO_FANOUT~
storage_qualifier_in[0] => ~NO_FANOUT~
valid_data_ready => run.IN1
trigger_setup_bit_out <= LPM_SHIFTREG:trigger_config_deserialize.SHIFTOUT
segment_trigger <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.segment_trigger
final_trigger <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.final_trigger
use_post_fill_count <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.use_post_fill_count
post_fill_count[0] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[0]
current_state[0] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[0]
current_state[1] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[1]
current_state[2] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[2]
current_state[3] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[3]
current_state[4] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[4]
current_state[5] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[5]
current_state[6] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[6]
current_state[7] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[7]
current_state[8] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[8]
current_state[9] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[9]
current_state[10] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[10]
trigger_out_mode[0] <= LPM_SHIFTREG:trigger_config_deserialize.Q[0]
current_resource_value[0] <= <GND>
buffer_enable_out <= <VCC>


|DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|LPM_SHIFTREG:trigger_config_deserialize
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[3].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm
tck => LPM_SHIFTREG:trigger_condition_deserialize.CLOCK
setup_ena => LPM_SHIFTREG:trigger_condition_deserialize.ENABLE
setup_bit_in => LPM_SHIFTREG:trigger_condition_deserialize.SHIFTIN
reset_all => LPM_SHIFTREG:trigger_condition_deserialize.ACLR
acq_clk => sld_mbpmg:trigger_modules_gen:0:trigger_match.acq_clk
data_in[0] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[0]
setup_bit_out <= LPM_SHIFTREG:trigger_condition_deserialize.SHIFTOUT
trigger_level_match_out[0] <= sld_mbpmg:trigger_modules_gen:0:trigger_match.match_out


|DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[2].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:0:sm1.acq_clk
data_in[0] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:0:sm1.data_in
pattern_in[0] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:0:sm1.lfl
pattern_in[1] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:0:sm1.lfh
pattern_in[2] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:0:sm1.lfe
match_out <= sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:0:sm1.match_out


|DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity
acq_clk => last_level_delayed.CLK
start_acq => last_level_delayed.ENA
reset => LPM_SHIFTREG:trigger_config_deserialize.ACLR
reset => last_level_delayed.ACLR
condition_met[0] => last_level_delayed.DATAIN
config_in => LPM_SHIFTREG:trigger_config_deserialize.SHIFTIN
config_enable => LPM_SHIFTREG:trigger_config_deserialize.ENABLE
config_clk => LPM_SHIFTREG:trigger_config_deserialize.CLOCK
use_post_fill_count <= <GND>
post_fill_count[0] <= <VCC>
current_state[0] <= <GND>
current_state[1] <= <GND>
current_state[2] <= <GND>
current_state[3] <= <GND>
current_state[4] <= <GND>
current_state[5] <= <GND>
current_state[6] <= <GND>
current_state[7] <= <GND>
current_state[8] <= <GND>
current_state[9] <= <GND>
current_state[10] <= <GND>
segment_trigger <= cascade_drop.DB_MAX_OUTPUT_PORT_TYPE
final_trigger <= <GND>
config_out <= LPM_SHIFTREG:trigger_config_deserialize.SHIFTOUT


|DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|LPM_SHIFTREG:trigger_config_deserialize
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[9].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
clk => modified_post_count[0].CLK
clk => modified_post_count[1].CLK
clk => last_buffer_write_address_sig[0].CLK
clk => is_buffer_wrapped_once_sig.CLK
clk => final_trigger_set.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => \buffer_manager:collecting_post_data_var.CLK
clk => \buffer_manager:segment_shift_var.CLK
clk => \buffer_manager:done.CLK
clk => \buffer_manager:is_buffer_wrapped.CLK
clk => \buffer_manager:last_trigger_address_var[0].CLK
clk => \buffer_manager:next_address[0].CLK
clk => \buffer_manager:offset_count[0].CLK
clk => \buffer_manager:base_address[0].CLK
clk_ena => ~NO_FANOUT~
run => modified_post_count[1].ENA
run => modified_post_count[0].ENA
run => last_buffer_write_address_sig[0].ENA
run => is_buffer_wrapped_once_sig.ENA
run => final_trigger_set.ENA
run => counter[0].ENA
run => counter[1].ENA
run => \buffer_manager:collecting_post_data_var.ENA
run => \buffer_manager:segment_shift_var.ENA
run => \buffer_manager:done.ENA
run => \buffer_manager:is_buffer_wrapped.ENA
run => \buffer_manager:last_trigger_address_var[0].ENA
run => \buffer_manager:next_address[0].ENA
run => \buffer_manager:offset_count[0].ENA
run => \buffer_manager:base_address[0].ENA
reset => modified_post_count[0].PRESET
reset => modified_post_count[1].PRESET
reset => last_buffer_write_address_sig[0].ACLR
reset => is_buffer_wrapped_once_sig.ACLR
reset => final_trigger_set.ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => \buffer_manager:collecting_post_data_var.ACLR
reset => \buffer_manager:segment_shift_var.ACLR
reset => \buffer_manager:done.ACLR
reset => \buffer_manager:is_buffer_wrapped.ACLR
reset => \buffer_manager:last_trigger_address_var[0].ACLR
reset => \buffer_manager:next_address[0].ACLR
reset => \buffer_manager:offset_count[0].ACLR
reset => \buffer_manager:base_address[0].ACLR
final_trigger => process_0.IN0
final_trigger => process_0.IN1
segment_trigger => process_0.IN1
address[0] <= \buffer_manager:next_address[0].DB_MAX_OUTPUT_PORT_TYPE
write_enable <= \buffer_manager:done.DB_MAX_OUTPUT_PORT_TYPE
post_count[0] => Add0.IN2
require_wrap => next_segment.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => process_0.IN1
require_wrap => process_0.IN1
buffer_stop_full => final_trigger_set.OUTPUTSELECT
current_segment[0] <= \buffer_manager:base_address[0].DB_MAX_OUTPUT_PORT_TYPE
current_offset[0] <= \buffer_manager:offset_count[0].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[0] <= \buffer_manager:last_trigger_address_var[0].DB_MAX_OUTPUT_PORT_TYPE
segment_wrapped <= \buffer_manager:is_buffer_wrapped.DB_MAX_OUTPUT_PORT_TYPE
segment_shift <= \buffer_manager:segment_shift_var.DB_MAX_OUTPUT_PORT_TYPE
collecting_post_data <= \buffer_manager:collecting_post_data_var.DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[0] <= last_buffer_write_address_sig[0].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[0] <= \buffer_manager:last_trigger_address_var[0].DB_MAX_OUTPUT_PORT_TYPE
is_buffer_wrapped_once <= is_buffer_wrapped_once_sig.DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize
data[0] => _.IN1
clock => dffs[0].CLK
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
aclr => dffs[0].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|OneBigTap:inst1|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|LPM_SHIFTREG:status_register
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|sine_1:inst35
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
source[0] <= altsource_probe:altsource_probe_component.source


|DE3_dsp_design_top|sine_1:inst35|altsource_probe:altsource_probe_component
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clrn => clrn.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[1] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[2] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[3] <= altsource_probe_body:altsource_probe_body_inst.ir_out
tdo <= altsource_probe_body:altsource_probe_body_inst.tdo


|DE3_dsp_design_top|sine_1:inst35|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
probe[12] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[12]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|DE3_dsp_design_top|sine_1:inst35|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|sine_1:inst35|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|sine_10:inst36
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
source[0] <= altsource_probe:altsource_probe_component.source


|DE3_dsp_design_top|sine_10:inst36|altsource_probe:altsource_probe_component
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clrn => clrn.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[1] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[2] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[3] <= altsource_probe_body:altsource_probe_body_inst.ir_out
tdo <= altsource_probe_body:altsource_probe_body_inst.tdo


|DE3_dsp_design_top|sine_10:inst36|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
probe[12] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[12]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|DE3_dsp_design_top|sine_10:inst36|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|sine_10:inst36|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|p_sine:inst37
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe:altsource_probe_component.source


|DE3_dsp_design_top|p_sine:inst37|altsource_probe:altsource_probe_component
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clrn => clrn.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[1] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[2] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[3] <= altsource_probe_body:altsource_probe_body_inst.ir_out
tdo <= altsource_probe_body:altsource_probe_body_inst.tdo


|DE3_dsp_design_top|p_sine:inst37|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
probe[12] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[12]
probe[13] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[13]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|DE3_dsp_design_top|p_sine:inst37|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
probe[13] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => shift_reg[13].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tck => shift_reg[13].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|p_sine:inst37|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|a2d_data:inst38
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe:altsource_probe_component.source


|DE3_dsp_design_top|a2d_data:inst38|altsource_probe:altsource_probe_component
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clrn => clrn.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[1] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[2] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[3] <= altsource_probe_body:altsource_probe_body_inst.ir_out
tdo <= altsource_probe_body:altsource_probe_body_inst.tdo


|DE3_dsp_design_top|a2d_data:inst38|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
probe[12] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[12]
probe[13] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[13]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|DE3_dsp_design_top|a2d_data:inst38|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
probe[13] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => shift_reg[13].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tck => shift_reg[13].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|a2d_data:inst38|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|fir_out:inst39
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe:altsource_probe_component.source


|DE3_dsp_design_top|fir_out:inst39|altsource_probe:altsource_probe_component
probe[0] => probe[0].IN1
probe[1] => probe[1].IN1
probe[2] => probe[2].IN1
probe[3] => probe[3].IN1
probe[4] => probe[4].IN1
probe[5] => probe[5].IN1
probe[6] => probe[6].IN1
probe[7] => probe[7].IN1
probe[8] => probe[8].IN1
probe[9] => probe[9].IN1
probe[10] => probe[10].IN1
probe[11] => probe[11].IN1
probe[12] => probe[12].IN1
probe[13] => probe[13].IN1
source[0] <= altsource_probe_body:altsource_probe_body_inst.source
source_clk => source_clk.IN1
source_ena => source_ena.IN1
raw_tck => raw_tck.IN1
tdi => tdi.IN1
usr1 => usr1.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_uir => jtag_state_uir.IN1
jtag_state_tlr => jtag_state_tlr.IN1
clrn => clrn.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
ir_in[3] => ir_in[3].IN1
ir_out[0] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[1] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[2] <= altsource_probe_body:altsource_probe_body_inst.ir_out
ir_out[3] <= altsource_probe_body:altsource_probe_body_inst.ir_out
tdo <= altsource_probe_body:altsource_probe_body_inst.tdo


|DE3_dsp_design_top|fir_out:inst39|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
probe[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[0]
probe[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[1]
probe[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[2]
probe[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[3]
probe[4] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[4]
probe[5] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[5]
probe[6] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[6]
probe[7] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[7]
probe[8] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[8]
probe[9] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[9]
probe[10] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[10]
probe[11] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[11]
probe[12] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[12]
probe[13] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.probe[13]
source[0] <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.source[0]
source_clk => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_clk
source_ena => altsource_probe_impl:wider_probe_gen:wider_probe_inst.source_ena
raw_tck => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tck
tdi => altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdi
usr1 => ir_scan.IN0
usr1 => dr_scan.IN0
jtag_state_cdr => vjtag_cdr_i.IN1
jtag_state_cdr => vjtag_cir_i.IN1
jtag_state_sdr => vjtag_sdr_i.IN1
jtag_state_e1dr => vjtag_e1dr_i.IN1
jtag_state_udr => vjtag_udr_i.IN1
jtag_state_udr => vjtag_uir_i.IN1
jtag_state_cir => ~NO_FANOUT~
jtag_state_uir => ~NO_FANOUT~
jtag_state_tlr => altsource_probe_impl:wider_probe_gen:wider_probe_inst.reset
clrn => ~NO_FANOUT~
ena => dr_scan.IN1
ena => ir_scan.IN1
ir_in[0] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[0]
ir_in[1] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[1]
ir_in[2] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[2]
ir_in[3] => altsource_probe_impl:wider_probe_gen:wider_probe_inst.vjtag_ir_in[3]
ir_out[0] <= <GND>
ir_out[1] <= <GND>
ir_out[2] <= <GND>
ir_out[3] <= <GND>
tdo <= altsource_probe_impl:wider_probe_gen:wider_probe_inst.tdo


|DE3_dsp_design_top|fir_out:inst39|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
probe[0] => shift_reg.DATAB
probe[1] => shift_reg.DATAB
probe[2] => shift_reg.DATAB
probe[3] => shift_reg.DATAB
probe[4] => shift_reg.DATAB
probe[5] => shift_reg.DATAB
probe[6] => shift_reg.DATAB
probe[7] => shift_reg.DATAB
probe[8] => shift_reg.DATAB
probe[9] => shift_reg.DATAB
probe[10] => shift_reg.DATAB
probe[11] => shift_reg.DATAB
probe[12] => shift_reg.DATAB
probe[13] => shift_reg.DATAB
source[0] <= hold_m_out[0].DB_MAX_OUTPUT_PORT_TYPE
source_clk => ~NO_FANOUT~
source_ena => ~NO_FANOUT~
reset => bypass_reg.ACLR
reset => shift_reg[0].ACLR
reset => shift_reg[1].ACLR
reset => shift_reg[2].ACLR
reset => shift_reg[3].ACLR
reset => shift_reg[4].ACLR
reset => shift_reg[5].ACLR
reset => shift_reg[6].ACLR
reset => shift_reg[7].ACLR
reset => shift_reg[8].ACLR
reset => shift_reg[9].ACLR
reset => shift_reg[10].ACLR
reset => shift_reg[11].ACLR
reset => shift_reg[12].ACLR
reset => shift_reg[13].ACLR
reset => hold_reg[0].ENA
tck => sld_rom_sr:instance_id_gen:rom_info_inst.TCK
tck => hold_reg[0].CLK
tck => bypass_reg.CLK
tck => shift_reg[0].CLK
tck => shift_reg[1].CLK
tck => shift_reg[2].CLK
tck => shift_reg[3].CLK
tck => shift_reg[4].CLK
tck => shift_reg[5].CLK
tck => shift_reg[6].CLK
tck => shift_reg[7].CLK
tck => shift_reg[8].CLK
tck => shift_reg[9].CLK
tck => shift_reg[10].CLK
tck => shift_reg[11].CLK
tck => shift_reg[12].CLK
tck => shift_reg[13].CLK
tdi => shift_reg.DATAB
tdi => sld_rom_sr:instance_id_gen:rom_info_inst.TDI
tdi => bypass_reg.DATAIN
vjtag_cdr => instance_id_gen.IN0
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_cdr => shift_reg.OUTPUTSELECT
vjtag_sdr => instance_id_gen.IN1
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => shift_reg.OUTPUTSELECT
vjtag_sdr => sld_rom_sr:instance_id_gen:rom_info_inst.SHIFT
vjtag_e1dr => hold_reg.OUTPUTSELECT
vjtag_udr => ~NO_FANOUT~
vjtag_cir => ~NO_FANOUT~
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.UPDATE
vjtag_uir => sld_rom_sr:instance_id_gen:rom_info_inst.USR1
vjtag_ir_in[0] => tdo.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => shift_reg.OUTPUTSELECT
vjtag_ir_in[1] => process_1.IN0
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => shift_reg.OUTPUTSELECT
vjtag_ir_in[2] => process_1.IN1
vjtag_ir_in[3] => hold_reg.OUTPUTSELECT
vjtag_ir_in[3] => process_1.IN1
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|DE3_dsp_design_top|fir_out:inst39|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


