<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>common_hsi.h source code [vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/qede/base/common_hsi.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="cau_pi_entry,cau_sb_entry,coalescing_timeset,command_type_bit,common_queue_zone,core_db_data,db_agg_cmd_sel,db_dest,db_dpm_type,db_l2_dpm_data,db_l2_dpm_sge,db_legacy_addr,db_pwm_addr,db_rdma_dpm_data,db_rdma_dpm_params,eth_rx_prod_data,igu_int_cmd,igu_prod_cons_update,igu_seg_access,iscsi_connect_done_results,iscsi_eqe_data,l3_type,l4_protocol,mf_mode,parsing_and_err_flags,parsing_err_flags,pb_context,protocol_type,pxp_concrete_fid,pxp_pretend_cmd,pxp_pretend_concrete_fid,pxp_pretend_fid,pxp_ptt_entry,pxp_vf_zone_a_permission,rdif_task_context,regpair,rss_hash_type,status_block_e4,status_block_e5,tcp_ulp_connect_done_params,tdif_task_context,timers_context,tunnel_next_protocol,ustorm_eth_queue_zone,ustorm_queue_zone "/>
<link rel="stylesheet" href="../../../../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/qede/base/common_hsi.h'; var root_path = '../../../../../../../../..'; var data_path = '../../../../../../../../../../data';</script>
<script src='../../../../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../../../..'>vpp_1804</a>/<a href='../../../../../../..'>build-root</a>/<a href='../../../../../..'>build-vpp_debug-native</a>/<a href='../../../../..'>dpdk</a>/<a href='../../../..'>dpdk-stable-18.02.1</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>qede</a>/<a href='./'>base</a>/<a href='common_hsi.h.html'>common_hsi.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2016 QLogic Corporation.</i></td></tr>
<tr><th id="3">3</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> * www.qlogic.com</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * See LICENSE.qede_pmd for copyright and licensing details.</i></td></tr>
<tr><th id="7">7</th><td><i> */</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/__COMMON_HSI__">__COMMON_HSI__</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/__COMMON_HSI__" data-ref="_M/__COMMON_HSI__">__COMMON_HSI__</dfn></u></td></tr>
<tr><th id="11">11</th><td><i>/********************************/</i></td></tr>
<tr><th id="12">12</th><td><i>/* PROTOCOL COMMON FW CONSTANTS */</i></td></tr>
<tr><th id="13">13</th><td><i>/********************************/</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><i>/* Temporarily here should be added to HSI automatically by resource allocation</i></td></tr>
<tr><th id="16">16</th><td><i> * tool.</i></td></tr>
<tr><th id="17">17</th><td><i> */</i></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/T_TEST_AGG_INT_TEMP" data-ref="_M/T_TEST_AGG_INT_TEMP">T_TEST_AGG_INT_TEMP</dfn>    6</u></td></tr>
<tr><th id="19">19</th><td><u>#define	<dfn class="macro" id="_M/M_TEST_AGG_INT_TEMP" data-ref="_M/M_TEST_AGG_INT_TEMP">M_TEST_AGG_INT_TEMP</dfn>    8</u></td></tr>
<tr><th id="20">20</th><td><u>#define	<dfn class="macro" id="_M/U_TEST_AGG_INT_TEMP" data-ref="_M/U_TEST_AGG_INT_TEMP">U_TEST_AGG_INT_TEMP</dfn>    6</u></td></tr>
<tr><th id="21">21</th><td><u>#define	<dfn class="macro" id="_M/X_TEST_AGG_INT_TEMP" data-ref="_M/X_TEST_AGG_INT_TEMP">X_TEST_AGG_INT_TEMP</dfn>    14</u></td></tr>
<tr><th id="22">22</th><td><u>#define	<dfn class="macro" id="_M/Y_TEST_AGG_INT_TEMP" data-ref="_M/Y_TEST_AGG_INT_TEMP">Y_TEST_AGG_INT_TEMP</dfn>    4</u></td></tr>
<tr><th id="23">23</th><td><u>#define	<dfn class="macro" id="_M/P_TEST_AGG_INT_TEMP" data-ref="_M/P_TEST_AGG_INT_TEMP">P_TEST_AGG_INT_TEMP</dfn>    4</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/X_FINAL_CLEANUP_AGG_INT" data-ref="_M/X_FINAL_CLEANUP_AGG_INT">X_FINAL_CLEANUP_AGG_INT</dfn>  1</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/EVENT_RING_PAGE_SIZE_BYTES" data-ref="_M/EVENT_RING_PAGE_SIZE_BYTES">EVENT_RING_PAGE_SIZE_BYTES</dfn>          4096</u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/NUM_OF_GLOBAL_QUEUES" data-ref="_M/NUM_OF_GLOBAL_QUEUES">NUM_OF_GLOBAL_QUEUES</dfn>				128</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/COMMON_QUEUE_ENTRY_MAX_BYTE_SIZE" data-ref="_M/COMMON_QUEUE_ENTRY_MAX_BYTE_SIZE">COMMON_QUEUE_ENTRY_MAX_BYTE_SIZE</dfn>	64</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/ISCSI_CDU_TASK_SEG_TYPE" data-ref="_M/ISCSI_CDU_TASK_SEG_TYPE">ISCSI_CDU_TASK_SEG_TYPE</dfn>       0</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/FCOE_CDU_TASK_SEG_TYPE" data-ref="_M/FCOE_CDU_TASK_SEG_TYPE">FCOE_CDU_TASK_SEG_TYPE</dfn>        0</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/RDMA_CDU_TASK_SEG_TYPE" data-ref="_M/RDMA_CDU_TASK_SEG_TYPE">RDMA_CDU_TASK_SEG_TYPE</dfn>        1</u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/FW_ASSERT_GENERAL_ATTN_IDX" data-ref="_M/FW_ASSERT_GENERAL_ATTN_IDX">FW_ASSERT_GENERAL_ATTN_IDX</dfn>    32</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/MAX_PINNED_CCFC" data-ref="_M/MAX_PINNED_CCFC">MAX_PINNED_CCFC</dfn>			32</u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/EAGLE_ENG1_WORKAROUND_NIG_FLOWCTRL_MODE" data-ref="_M/EAGLE_ENG1_WORKAROUND_NIG_FLOWCTRL_MODE">EAGLE_ENG1_WORKAROUND_NIG_FLOWCTRL_MODE</dfn>	3</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>/* Queue Zone sizes in bytes */</i></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/TSTORM_QZONE_SIZE" data-ref="_M/TSTORM_QZONE_SIZE">TSTORM_QZONE_SIZE</dfn>    8	 /*tstorm_scsi_queue_zone*/</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/MSTORM_QZONE_SIZE" data-ref="_M/MSTORM_QZONE_SIZE">MSTORM_QZONE_SIZE</dfn>    16  /*mstorm_eth_queue_zone. Used only for RX</u></td></tr>
<tr><th id="45">45</th><td><u>				  *producer of VFs in backward compatibility</u></td></tr>
<tr><th id="46">46</th><td><u>				  *mode.</u></td></tr>
<tr><th id="47">47</th><td><u>				  */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/USTORM_QZONE_SIZE" data-ref="_M/USTORM_QZONE_SIZE">USTORM_QZONE_SIZE</dfn>    8	 /*ustorm_eth_queue_zone*/</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/XSTORM_QZONE_SIZE" data-ref="_M/XSTORM_QZONE_SIZE">XSTORM_QZONE_SIZE</dfn>    8	 /*xstorm_eth_queue_zone*/</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/YSTORM_QZONE_SIZE" data-ref="_M/YSTORM_QZONE_SIZE">YSTORM_QZONE_SIZE</dfn>    0</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/PSTORM_QZONE_SIZE" data-ref="_M/PSTORM_QZONE_SIZE">PSTORM_QZONE_SIZE</dfn>    0</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i>/*Log of mstorm default VF zone size.*/</i></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/MSTORM_VF_ZONE_DEFAULT_SIZE_LOG" data-ref="_M/MSTORM_VF_ZONE_DEFAULT_SIZE_LOG">MSTORM_VF_ZONE_DEFAULT_SIZE_LOG</dfn>       7</u></td></tr>
<tr><th id="55">55</th><td><i>/*Maximum number of RX queues that can be allocated to VF by default*/</i></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/ETH_MAX_NUM_RX_QUEUES_PER_VF_DEFAULT" data-ref="_M/ETH_MAX_NUM_RX_QUEUES_PER_VF_DEFAULT">ETH_MAX_NUM_RX_QUEUES_PER_VF_DEFAULT</dfn>  16</u></td></tr>
<tr><th id="57">57</th><td><i>/*Maximum number of RX queues that can be allocated to VF with doubled VF zone</i></td></tr>
<tr><th id="58">58</th><td><i> * size. Up to 96 VF supported in this mode</i></td></tr>
<tr><th id="59">59</th><td><i> */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/ETH_MAX_NUM_RX_QUEUES_PER_VF_DOUBLE" data-ref="_M/ETH_MAX_NUM_RX_QUEUES_PER_VF_DOUBLE">ETH_MAX_NUM_RX_QUEUES_PER_VF_DOUBLE</dfn>   48</u></td></tr>
<tr><th id="61">61</th><td><i>/*Maximum number of RX queues that can be allocated to VF with 4 VF zone size.</i></td></tr>
<tr><th id="62">62</th><td><i> * Up to 48 VF supported in this mode</i></td></tr>
<tr><th id="63">63</th><td><i> */</i></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/ETH_MAX_NUM_RX_QUEUES_PER_VF_QUAD" data-ref="_M/ETH_MAX_NUM_RX_QUEUES_PER_VF_QUAD">ETH_MAX_NUM_RX_QUEUES_PER_VF_QUAD</dfn>     112</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i>/********************************/</i></td></tr>
<tr><th id="68">68</th><td><i>/* CORE (LIGHT L2) FW CONSTANTS */</i></td></tr>
<tr><th id="69">69</th><td><i>/********************************/</i></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/CORE_LL2_MAX_RAMROD_PER_CON" data-ref="_M/CORE_LL2_MAX_RAMROD_PER_CON">CORE_LL2_MAX_RAMROD_PER_CON</dfn>				8</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/CORE_LL2_TX_BD_PAGE_SIZE_BYTES" data-ref="_M/CORE_LL2_TX_BD_PAGE_SIZE_BYTES">CORE_LL2_TX_BD_PAGE_SIZE_BYTES</dfn>			4096</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/CORE_LL2_RX_BD_PAGE_SIZE_BYTES" data-ref="_M/CORE_LL2_RX_BD_PAGE_SIZE_BYTES">CORE_LL2_RX_BD_PAGE_SIZE_BYTES</dfn>			4096</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/CORE_LL2_RX_CQE_PAGE_SIZE_BYTES" data-ref="_M/CORE_LL2_RX_CQE_PAGE_SIZE_BYTES">CORE_LL2_RX_CQE_PAGE_SIZE_BYTES</dfn>			4096</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/CORE_LL2_RX_NUM_NEXT_PAGE_BDS" data-ref="_M/CORE_LL2_RX_NUM_NEXT_PAGE_BDS">CORE_LL2_RX_NUM_NEXT_PAGE_BDS</dfn>			1</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/CORE_LL2_TX_MAX_BDS_PER_PACKET" data-ref="_M/CORE_LL2_TX_MAX_BDS_PER_PACKET">CORE_LL2_TX_MAX_BDS_PER_PACKET</dfn>				12</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/CORE_SPQE_PAGE_SIZE_BYTES" data-ref="_M/CORE_SPQE_PAGE_SIZE_BYTES">CORE_SPQE_PAGE_SIZE_BYTES</dfn>                       4096</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/*</i></td></tr>
<tr><th id="82">82</th><td><i> * Usually LL2 queues are opened in pairs TX-RX.</i></td></tr>
<tr><th id="83">83</th><td><i> * There is a hard restriction on number of RX queues (limited by Tstorm RAM)</i></td></tr>
<tr><th id="84">84</th><td><i> * and TX counters (Pstorm RAM).</i></td></tr>
<tr><th id="85">85</th><td><i> * Number of TX queues is almost unlimited.</i></td></tr>
<tr><th id="86">86</th><td><i> * The constants are different so as to allow asymmetric LL2 connections</i></td></tr>
<tr><th id="87">87</th><td><i> */</i></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_LL2_RX_QUEUES" data-ref="_M/MAX_NUM_LL2_RX_QUEUES">MAX_NUM_LL2_RX_QUEUES</dfn>					48</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_LL2_TX_STATS_COUNTERS" data-ref="_M/MAX_NUM_LL2_TX_STATS_COUNTERS">MAX_NUM_LL2_TX_STATS_COUNTERS</dfn>			48</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="94">94</th><td><i>/* Include firmware version number only- do not add constants here to avoid */</i></td></tr>
<tr><th id="95">95</th><td><i>/* redundunt compilations                                                   */</i></td></tr>
<tr><th id="96">96</th><td><i>/****************************************************************************/</i></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/FW_MAJOR_VERSION" data-ref="_M/FW_MAJOR_VERSION">FW_MAJOR_VERSION</dfn>		8</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/FW_MINOR_VERSION" data-ref="_M/FW_MINOR_VERSION">FW_MINOR_VERSION</dfn>		30</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/FW_REVISION_VERSION" data-ref="_M/FW_REVISION_VERSION">FW_REVISION_VERSION</dfn>		12</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/FW_ENGINEERING_VERSION" data-ref="_M/FW_ENGINEERING_VERSION">FW_ENGINEERING_VERSION</dfn>	0</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/***********************/</i></td></tr>
<tr><th id="105">105</th><td><i>/* COMMON HW CONSTANTS */</i></td></tr>
<tr><th id="106">106</th><td><i>/***********************/</i></td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i>/* PCI functions */</i></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_PORTS_BB" data-ref="_M/MAX_NUM_PORTS_BB">MAX_NUM_PORTS_BB</dfn>        (2)</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_PORTS_K2" data-ref="_M/MAX_NUM_PORTS_K2">MAX_NUM_PORTS_K2</dfn>        (4)</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_PORTS_E5" data-ref="_M/MAX_NUM_PORTS_E5">MAX_NUM_PORTS_E5</dfn>        (4)</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_PORTS" data-ref="_M/MAX_NUM_PORTS">MAX_NUM_PORTS</dfn>           (MAX_NUM_PORTS_E5)</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_PFS_BB" data-ref="_M/MAX_NUM_PFS_BB">MAX_NUM_PFS_BB</dfn>          (8)</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_PFS_K2" data-ref="_M/MAX_NUM_PFS_K2">MAX_NUM_PFS_K2</dfn>          (16)</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_PFS_E5" data-ref="_M/MAX_NUM_PFS_E5">MAX_NUM_PFS_E5</dfn>          (16)</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_PFS" data-ref="_M/MAX_NUM_PFS">MAX_NUM_PFS</dfn>             (MAX_NUM_PFS_E5)</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_OF_PFS_IN_CHIP" data-ref="_M/MAX_NUM_OF_PFS_IN_CHIP">MAX_NUM_OF_PFS_IN_CHIP</dfn>  (16) /* On both engines */</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_VFS_BB" data-ref="_M/MAX_NUM_VFS_BB">MAX_NUM_VFS_BB</dfn>          (120)</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_VFS_K2" data-ref="_M/MAX_NUM_VFS_K2">MAX_NUM_VFS_K2</dfn>          (192)</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_VFS_E4" data-ref="_M/MAX_NUM_VFS_E4">MAX_NUM_VFS_E4</dfn>          (MAX_NUM_VFS_K2)</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_VFS_E5" data-ref="_M/MAX_NUM_VFS_E5">MAX_NUM_VFS_E5</dfn>          (240)</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/COMMON_MAX_NUM_VFS" data-ref="_M/COMMON_MAX_NUM_VFS">COMMON_MAX_NUM_VFS</dfn>      (MAX_NUM_VFS_E5)</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_FUNCTIONS_BB" data-ref="_M/MAX_NUM_FUNCTIONS_BB">MAX_NUM_FUNCTIONS_BB</dfn>    (MAX_NUM_PFS_BB + MAX_NUM_VFS_BB)</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_FUNCTIONS_K2" data-ref="_M/MAX_NUM_FUNCTIONS_K2">MAX_NUM_FUNCTIONS_K2</dfn>    (MAX_NUM_PFS_K2 + MAX_NUM_VFS_K2)</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_FUNCTIONS" data-ref="_M/MAX_NUM_FUNCTIONS">MAX_NUM_FUNCTIONS</dfn>       (MAX_NUM_PFS + MAX_NUM_VFS_E4)</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><i>/* in both BB and K2, the VF number starts from 16. so for arrays containing all</i></td></tr>
<tr><th id="131">131</th><td><i> * possible PFs and VFs - we need a constant for this size</i></td></tr>
<tr><th id="132">132</th><td><i> */</i></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/MAX_FUNCTION_NUMBER_BB" data-ref="_M/MAX_FUNCTION_NUMBER_BB">MAX_FUNCTION_NUMBER_BB</dfn>      (MAX_NUM_PFS + MAX_NUM_VFS_BB)</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/MAX_FUNCTION_NUMBER_K2" data-ref="_M/MAX_FUNCTION_NUMBER_K2">MAX_FUNCTION_NUMBER_K2</dfn>      (MAX_NUM_PFS + MAX_NUM_VFS_K2)</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/MAX_FUNCTION_NUMBER_E4" data-ref="_M/MAX_FUNCTION_NUMBER_E4">MAX_FUNCTION_NUMBER_E4</dfn>      (MAX_NUM_PFS + MAX_NUM_VFS_E4)</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/MAX_FUNCTION_NUMBER_E5" data-ref="_M/MAX_FUNCTION_NUMBER_E5">MAX_FUNCTION_NUMBER_E5</dfn>      (MAX_NUM_PFS + MAX_NUM_VFS_E5)</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/COMMON_MAX_FUNCTION_NUMBER" data-ref="_M/COMMON_MAX_FUNCTION_NUMBER">COMMON_MAX_FUNCTION_NUMBER</dfn>  (MAX_NUM_PFS + MAX_NUM_VFS_E5)</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_VPORTS_K2" data-ref="_M/MAX_NUM_VPORTS_K2">MAX_NUM_VPORTS_K2</dfn>       (208)</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_VPORTS_BB" data-ref="_M/MAX_NUM_VPORTS_BB">MAX_NUM_VPORTS_BB</dfn>       (160)</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_VPORTS_E4" data-ref="_M/MAX_NUM_VPORTS_E4">MAX_NUM_VPORTS_E4</dfn>       (MAX_NUM_VPORTS_K2)</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_VPORTS_E5" data-ref="_M/MAX_NUM_VPORTS_E5">MAX_NUM_VPORTS_E5</dfn>       (256)</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/COMMON_MAX_NUM_VPORTS" data-ref="_M/COMMON_MAX_NUM_VPORTS">COMMON_MAX_NUM_VPORTS</dfn>   (MAX_NUM_VPORTS_E5)</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_L2_QUEUES_BB" data-ref="_M/MAX_NUM_L2_QUEUES_BB">MAX_NUM_L2_QUEUES_BB</dfn>	(256)</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_L2_QUEUES_K2" data-ref="_M/MAX_NUM_L2_QUEUES_K2">MAX_NUM_L2_QUEUES_K2</dfn>    (320)</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_L2_QUEUES_E5" data-ref="_M/MAX_NUM_L2_QUEUES_E5">MAX_NUM_L2_QUEUES_E5</dfn>    (320) /* TODO_E5_VITALY - fix to 512 */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_L2_QUEUES" data-ref="_M/MAX_NUM_L2_QUEUES">MAX_NUM_L2_QUEUES</dfn>		(MAX_NUM_L2_QUEUES_E5)</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i>/* Traffic classes in network-facing blocks (PBF, BTB, NIG, BRB, PRS and QM) */</i></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/NUM_PHYS_TCS_4PORT_K2" data-ref="_M/NUM_PHYS_TCS_4PORT_K2">NUM_PHYS_TCS_4PORT_K2</dfn>     4</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/NUM_PHYS_TCS_4PORT_TX_E5" data-ref="_M/NUM_PHYS_TCS_4PORT_TX_E5">NUM_PHYS_TCS_4PORT_TX_E5</dfn>  6</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/NUM_PHYS_TCS_4PORT_RX_E5" data-ref="_M/NUM_PHYS_TCS_4PORT_RX_E5">NUM_PHYS_TCS_4PORT_RX_E5</dfn>  4</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/NUM_OF_PHYS_TCS" data-ref="_M/NUM_OF_PHYS_TCS">NUM_OF_PHYS_TCS</dfn>           8</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/PURE_LB_TC" data-ref="_M/PURE_LB_TC">PURE_LB_TC</dfn>                NUM_OF_PHYS_TCS</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/NUM_TCS_4PORT_K2" data-ref="_M/NUM_TCS_4PORT_K2">NUM_TCS_4PORT_K2</dfn>          (NUM_PHYS_TCS_4PORT_K2 + 1)</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/NUM_TCS_4PORT_TX_E5" data-ref="_M/NUM_TCS_4PORT_TX_E5">NUM_TCS_4PORT_TX_E5</dfn>       (NUM_PHYS_TCS_4PORT_TX_E5 + 1)</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/NUM_TCS_4PORT_RX_E5" data-ref="_M/NUM_TCS_4PORT_RX_E5">NUM_TCS_4PORT_RX_E5</dfn>       (NUM_PHYS_TCS_4PORT_RX_E5 + 1)</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/NUM_OF_TCS" data-ref="_M/NUM_OF_TCS">NUM_OF_TCS</dfn>                (NUM_OF_PHYS_TCS + 1)</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i>/* CIDs */</i></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/NUM_OF_CONNECTION_TYPES_E4" data-ref="_M/NUM_OF_CONNECTION_TYPES_E4">NUM_OF_CONNECTION_TYPES_E4</dfn> (8)</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/NUM_OF_CONNECTION_TYPES_E5" data-ref="_M/NUM_OF_CONNECTION_TYPES_E5">NUM_OF_CONNECTION_TYPES_E5</dfn> (16)</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/NUM_OF_TASK_TYPES" data-ref="_M/NUM_OF_TASK_TYPES">NUM_OF_TASK_TYPES</dfn>       (8)</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/NUM_OF_LCIDS" data-ref="_M/NUM_OF_LCIDS">NUM_OF_LCIDS</dfn>            (320)</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/NUM_OF_LTIDS" data-ref="_M/NUM_OF_LTIDS">NUM_OF_LTIDS</dfn>            (320)</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><i>/* Global PXP windows (GTT) */</i></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/NUM_OF_GTT" data-ref="_M/NUM_OF_GTT">NUM_OF_GTT</dfn>          19</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/GTT_DWORD_SIZE_BITS" data-ref="_M/GTT_DWORD_SIZE_BITS">GTT_DWORD_SIZE_BITS</dfn> 10</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/GTT_BYTE_SIZE_BITS" data-ref="_M/GTT_BYTE_SIZE_BITS">GTT_BYTE_SIZE_BITS</dfn>  (GTT_DWORD_SIZE_BITS + 2)</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/GTT_DWORD_SIZE" data-ref="_M/GTT_DWORD_SIZE">GTT_DWORD_SIZE</dfn>      (1 &lt;&lt; GTT_DWORD_SIZE_BITS)</u></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i>/* Tools Version */</i></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/TOOLS_VERSION" data-ref="_M/TOOLS_VERSION">TOOLS_VERSION</dfn> 10</u></td></tr>
<tr><th id="176">176</th><td><i>/*****************/</i></td></tr>
<tr><th id="177">177</th><td><i>/* CDU CONSTANTS */</i></td></tr>
<tr><th id="178">178</th><td><i>/*****************/</i></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/CDU_SEG_TYPE_OFFSET_REG_TYPE_SHIFT" data-ref="_M/CDU_SEG_TYPE_OFFSET_REG_TYPE_SHIFT">CDU_SEG_TYPE_OFFSET_REG_TYPE_SHIFT</dfn>              (17)</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/CDU_SEG_TYPE_OFFSET_REG_OFFSET_MASK" data-ref="_M/CDU_SEG_TYPE_OFFSET_REG_OFFSET_MASK">CDU_SEG_TYPE_OFFSET_REG_OFFSET_MASK</dfn>             (0x1ffff)</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/CDU_VF_FL_SEG_TYPE_OFFSET_REG_TYPE_SHIFT" data-ref="_M/CDU_VF_FL_SEG_TYPE_OFFSET_REG_TYPE_SHIFT">CDU_VF_FL_SEG_TYPE_OFFSET_REG_TYPE_SHIFT</dfn>	(12)</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/CDU_VF_FL_SEG_TYPE_OFFSET_REG_OFFSET_MASK" data-ref="_M/CDU_VF_FL_SEG_TYPE_OFFSET_REG_OFFSET_MASK">CDU_VF_FL_SEG_TYPE_OFFSET_REG_OFFSET_MASK</dfn>	(0xfff)</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><u>#define	<dfn class="macro" id="_M/CDU_CONTEXT_VALIDATION_CFG_ENABLE_SHIFT" data-ref="_M/CDU_CONTEXT_VALIDATION_CFG_ENABLE_SHIFT">CDU_CONTEXT_VALIDATION_CFG_ENABLE_SHIFT</dfn>				(0)</u></td></tr>
<tr><th id="187">187</th><td><u>#define	<dfn class="macro" id="_M/CDU_CONTEXT_VALIDATION_CFG_VALIDATION_TYPE_SHIFT" data-ref="_M/CDU_CONTEXT_VALIDATION_CFG_VALIDATION_TYPE_SHIFT">CDU_CONTEXT_VALIDATION_CFG_VALIDATION_TYPE_SHIFT</dfn>	(1)</u></td></tr>
<tr><th id="188">188</th><td><u>#define	<dfn class="macro" id="_M/CDU_CONTEXT_VALIDATION_CFG_USE_TYPE" data-ref="_M/CDU_CONTEXT_VALIDATION_CFG_USE_TYPE">CDU_CONTEXT_VALIDATION_CFG_USE_TYPE</dfn>				(2)</u></td></tr>
<tr><th id="189">189</th><td><u>#define	<dfn class="macro" id="_M/CDU_CONTEXT_VALIDATION_CFG_USE_REGION" data-ref="_M/CDU_CONTEXT_VALIDATION_CFG_USE_REGION">CDU_CONTEXT_VALIDATION_CFG_USE_REGION</dfn>				(3)</u></td></tr>
<tr><th id="190">190</th><td><u>#define	<dfn class="macro" id="_M/CDU_CONTEXT_VALIDATION_CFG_USE_CID" data-ref="_M/CDU_CONTEXT_VALIDATION_CFG_USE_CID">CDU_CONTEXT_VALIDATION_CFG_USE_CID</dfn>				(4)</u></td></tr>
<tr><th id="191">191</th><td><u>#define	<dfn class="macro" id="_M/CDU_CONTEXT_VALIDATION_CFG_USE_ACTIVE" data-ref="_M/CDU_CONTEXT_VALIDATION_CFG_USE_ACTIVE">CDU_CONTEXT_VALIDATION_CFG_USE_ACTIVE</dfn>				(5)</u></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td><i>/*****************/</i></td></tr>
<tr><th id="195">195</th><td><i>/* DQ CONSTANTS  */</i></td></tr>
<tr><th id="196">196</th><td><i>/*****************/</i></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><i>/* DEMS */</i></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/DQ_DEMS_LEGACY" data-ref="_M/DQ_DEMS_LEGACY">DQ_DEMS_LEGACY</dfn>			0</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/DQ_DEMS_TOE_MORE_TO_SEND" data-ref="_M/DQ_DEMS_TOE_MORE_TO_SEND">DQ_DEMS_TOE_MORE_TO_SEND</dfn>			3</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/DQ_DEMS_TOE_LOCAL_ADV_WND" data-ref="_M/DQ_DEMS_TOE_LOCAL_ADV_WND">DQ_DEMS_TOE_LOCAL_ADV_WND</dfn>			4</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/DQ_DEMS_ROCE_CQ_CONS" data-ref="_M/DQ_DEMS_ROCE_CQ_CONS">DQ_DEMS_ROCE_CQ_CONS</dfn>				7</u></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><i>/* XCM agg val selection (HW) */</i></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_AGG_VAL_SEL_WORD2" data-ref="_M/DQ_XCM_AGG_VAL_SEL_WORD2">DQ_XCM_AGG_VAL_SEL_WORD2</dfn>  0</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_AGG_VAL_SEL_WORD3" data-ref="_M/DQ_XCM_AGG_VAL_SEL_WORD3">DQ_XCM_AGG_VAL_SEL_WORD3</dfn>  1</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_AGG_VAL_SEL_WORD4" data-ref="_M/DQ_XCM_AGG_VAL_SEL_WORD4">DQ_XCM_AGG_VAL_SEL_WORD4</dfn>  2</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_AGG_VAL_SEL_WORD5" data-ref="_M/DQ_XCM_AGG_VAL_SEL_WORD5">DQ_XCM_AGG_VAL_SEL_WORD5</dfn>  3</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_AGG_VAL_SEL_REG3" data-ref="_M/DQ_XCM_AGG_VAL_SEL_REG3">DQ_XCM_AGG_VAL_SEL_REG3</dfn>   4</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_AGG_VAL_SEL_REG4" data-ref="_M/DQ_XCM_AGG_VAL_SEL_REG4">DQ_XCM_AGG_VAL_SEL_REG4</dfn>   5</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_AGG_VAL_SEL_REG5" data-ref="_M/DQ_XCM_AGG_VAL_SEL_REG5">DQ_XCM_AGG_VAL_SEL_REG5</dfn>   6</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_AGG_VAL_SEL_REG6" data-ref="_M/DQ_XCM_AGG_VAL_SEL_REG6">DQ_XCM_AGG_VAL_SEL_REG6</dfn>   7</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i>/* XCM agg val selection (FW) */</i></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_ETH_EDPM_NUM_BDS_CMD" data-ref="_M/DQ_XCM_ETH_EDPM_NUM_BDS_CMD">DQ_XCM_ETH_EDPM_NUM_BDS_CMD</dfn> \</u></td></tr>
<tr><th id="216">216</th><td><u>	DQ_XCM_AGG_VAL_SEL_WORD2</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_ETH_TX_BD_CONS_CMD" data-ref="_M/DQ_XCM_ETH_TX_BD_CONS_CMD">DQ_XCM_ETH_TX_BD_CONS_CMD</dfn> \</u></td></tr>
<tr><th id="218">218</th><td><u>	DQ_XCM_AGG_VAL_SEL_WORD3</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_CORE_TX_BD_CONS_CMD" data-ref="_M/DQ_XCM_CORE_TX_BD_CONS_CMD">DQ_XCM_CORE_TX_BD_CONS_CMD</dfn> \</u></td></tr>
<tr><th id="220">220</th><td><u>	DQ_XCM_AGG_VAL_SEL_WORD3</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_ETH_TX_BD_PROD_CMD" data-ref="_M/DQ_XCM_ETH_TX_BD_PROD_CMD">DQ_XCM_ETH_TX_BD_PROD_CMD</dfn> \</u></td></tr>
<tr><th id="222">222</th><td><u>	DQ_XCM_AGG_VAL_SEL_WORD4</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_CORE_TX_BD_PROD_CMD" data-ref="_M/DQ_XCM_CORE_TX_BD_PROD_CMD">DQ_XCM_CORE_TX_BD_PROD_CMD</dfn> \</u></td></tr>
<tr><th id="224">224</th><td><u>	DQ_XCM_AGG_VAL_SEL_WORD4</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_CORE_SPQ_PROD_CMD" data-ref="_M/DQ_XCM_CORE_SPQ_PROD_CMD">DQ_XCM_CORE_SPQ_PROD_CMD</dfn> \</u></td></tr>
<tr><th id="226">226</th><td><u>	DQ_XCM_AGG_VAL_SEL_WORD4</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_ETH_GO_TO_BD_CONS_CMD" data-ref="_M/DQ_XCM_ETH_GO_TO_BD_CONS_CMD">DQ_XCM_ETH_GO_TO_BD_CONS_CMD</dfn>            DQ_XCM_AGG_VAL_SEL_WORD5</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_FCOE_SQ_CONS_CMD" data-ref="_M/DQ_XCM_FCOE_SQ_CONS_CMD">DQ_XCM_FCOE_SQ_CONS_CMD</dfn>             DQ_XCM_AGG_VAL_SEL_WORD3</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_FCOE_SQ_PROD_CMD" data-ref="_M/DQ_XCM_FCOE_SQ_PROD_CMD">DQ_XCM_FCOE_SQ_PROD_CMD</dfn>             DQ_XCM_AGG_VAL_SEL_WORD4</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_FCOE_X_FERQ_PROD_CMD" data-ref="_M/DQ_XCM_FCOE_X_FERQ_PROD_CMD">DQ_XCM_FCOE_X_FERQ_PROD_CMD</dfn>         DQ_XCM_AGG_VAL_SEL_WORD5</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_ISCSI_SQ_CONS_CMD" data-ref="_M/DQ_XCM_ISCSI_SQ_CONS_CMD">DQ_XCM_ISCSI_SQ_CONS_CMD</dfn>            DQ_XCM_AGG_VAL_SEL_WORD3</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_ISCSI_SQ_PROD_CMD" data-ref="_M/DQ_XCM_ISCSI_SQ_PROD_CMD">DQ_XCM_ISCSI_SQ_PROD_CMD</dfn>            DQ_XCM_AGG_VAL_SEL_WORD4</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_ISCSI_MORE_TO_SEND_SEQ_CMD" data-ref="_M/DQ_XCM_ISCSI_MORE_TO_SEND_SEQ_CMD">DQ_XCM_ISCSI_MORE_TO_SEND_SEQ_CMD</dfn>   DQ_XCM_AGG_VAL_SEL_REG3</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_ISCSI_EXP_STAT_SN_CMD" data-ref="_M/DQ_XCM_ISCSI_EXP_STAT_SN_CMD">DQ_XCM_ISCSI_EXP_STAT_SN_CMD</dfn>        DQ_XCM_AGG_VAL_SEL_REG6</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_ROCE_SQ_PROD_CMD" data-ref="_M/DQ_XCM_ROCE_SQ_PROD_CMD">DQ_XCM_ROCE_SQ_PROD_CMD</dfn>             DQ_XCM_AGG_VAL_SEL_WORD4</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_TOE_TX_BD_PROD_CMD" data-ref="_M/DQ_XCM_TOE_TX_BD_PROD_CMD">DQ_XCM_TOE_TX_BD_PROD_CMD</dfn>           DQ_XCM_AGG_VAL_SEL_WORD4</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_TOE_MORE_TO_SEND_SEQ_CMD" data-ref="_M/DQ_XCM_TOE_MORE_TO_SEND_SEQ_CMD">DQ_XCM_TOE_MORE_TO_SEND_SEQ_CMD</dfn>     DQ_XCM_AGG_VAL_SEL_REG3</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_TOE_LOCAL_ADV_WND_SEQ_CMD" data-ref="_M/DQ_XCM_TOE_LOCAL_ADV_WND_SEQ_CMD">DQ_XCM_TOE_LOCAL_ADV_WND_SEQ_CMD</dfn>    DQ_XCM_AGG_VAL_SEL_REG4</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><i>/* UCM agg val selection (HW) */</i></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_AGG_VAL_SEL_WORD0" data-ref="_M/DQ_UCM_AGG_VAL_SEL_WORD0">DQ_UCM_AGG_VAL_SEL_WORD0</dfn>  0</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_AGG_VAL_SEL_WORD1" data-ref="_M/DQ_UCM_AGG_VAL_SEL_WORD1">DQ_UCM_AGG_VAL_SEL_WORD1</dfn>  1</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_AGG_VAL_SEL_WORD2" data-ref="_M/DQ_UCM_AGG_VAL_SEL_WORD2">DQ_UCM_AGG_VAL_SEL_WORD2</dfn>  2</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_AGG_VAL_SEL_WORD3" data-ref="_M/DQ_UCM_AGG_VAL_SEL_WORD3">DQ_UCM_AGG_VAL_SEL_WORD3</dfn>  3</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_AGG_VAL_SEL_REG0" data-ref="_M/DQ_UCM_AGG_VAL_SEL_REG0">DQ_UCM_AGG_VAL_SEL_REG0</dfn>   4</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_AGG_VAL_SEL_REG1" data-ref="_M/DQ_UCM_AGG_VAL_SEL_REG1">DQ_UCM_AGG_VAL_SEL_REG1</dfn>   5</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_AGG_VAL_SEL_REG2" data-ref="_M/DQ_UCM_AGG_VAL_SEL_REG2">DQ_UCM_AGG_VAL_SEL_REG2</dfn>   6</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_AGG_VAL_SEL_REG3" data-ref="_M/DQ_UCM_AGG_VAL_SEL_REG3">DQ_UCM_AGG_VAL_SEL_REG3</dfn>   7</u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><i>/* UCM agg val selection (FW) */</i></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_ETH_PMD_TX_CONS_CMD" data-ref="_M/DQ_UCM_ETH_PMD_TX_CONS_CMD">DQ_UCM_ETH_PMD_TX_CONS_CMD</dfn>			DQ_UCM_AGG_VAL_SEL_WORD2</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_ETH_PMD_RX_CONS_CMD" data-ref="_M/DQ_UCM_ETH_PMD_RX_CONS_CMD">DQ_UCM_ETH_PMD_RX_CONS_CMD</dfn>			DQ_UCM_AGG_VAL_SEL_WORD3</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_ROCE_CQ_CONS_CMD" data-ref="_M/DQ_UCM_ROCE_CQ_CONS_CMD">DQ_UCM_ROCE_CQ_CONS_CMD</dfn>				DQ_UCM_AGG_VAL_SEL_REG0</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_ROCE_CQ_PROD_CMD" data-ref="_M/DQ_UCM_ROCE_CQ_PROD_CMD">DQ_UCM_ROCE_CQ_PROD_CMD</dfn>				DQ_UCM_AGG_VAL_SEL_REG2</u></td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><i>/* TCM agg val selection (HW) */</i></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_AGG_VAL_SEL_WORD0" data-ref="_M/DQ_TCM_AGG_VAL_SEL_WORD0">DQ_TCM_AGG_VAL_SEL_WORD0</dfn>  0</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_AGG_VAL_SEL_WORD1" data-ref="_M/DQ_TCM_AGG_VAL_SEL_WORD1">DQ_TCM_AGG_VAL_SEL_WORD1</dfn>  1</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_AGG_VAL_SEL_WORD2" data-ref="_M/DQ_TCM_AGG_VAL_SEL_WORD2">DQ_TCM_AGG_VAL_SEL_WORD2</dfn>  2</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_AGG_VAL_SEL_WORD3" data-ref="_M/DQ_TCM_AGG_VAL_SEL_WORD3">DQ_TCM_AGG_VAL_SEL_WORD3</dfn>  3</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_AGG_VAL_SEL_REG1" data-ref="_M/DQ_TCM_AGG_VAL_SEL_REG1">DQ_TCM_AGG_VAL_SEL_REG1</dfn>   4</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_AGG_VAL_SEL_REG2" data-ref="_M/DQ_TCM_AGG_VAL_SEL_REG2">DQ_TCM_AGG_VAL_SEL_REG2</dfn>   5</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_AGG_VAL_SEL_REG6" data-ref="_M/DQ_TCM_AGG_VAL_SEL_REG6">DQ_TCM_AGG_VAL_SEL_REG6</dfn>   6</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_AGG_VAL_SEL_REG9" data-ref="_M/DQ_TCM_AGG_VAL_SEL_REG9">DQ_TCM_AGG_VAL_SEL_REG9</dfn>   7</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
<tr><th id="266">266</th><td><i>/* TCM agg val selection (FW) */</i></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_L2B_BD_PROD_CMD" data-ref="_M/DQ_TCM_L2B_BD_PROD_CMD">DQ_TCM_L2B_BD_PROD_CMD</dfn>				DQ_TCM_AGG_VAL_SEL_WORD1</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_ROCE_RQ_PROD_CMD" data-ref="_M/DQ_TCM_ROCE_RQ_PROD_CMD">DQ_TCM_ROCE_RQ_PROD_CMD</dfn>				DQ_TCM_AGG_VAL_SEL_WORD0</u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><i>/* XCM agg counter flag selection (HW) */</i></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_AGG_FLG_SHIFT_BIT14" data-ref="_M/DQ_XCM_AGG_FLG_SHIFT_BIT14">DQ_XCM_AGG_FLG_SHIFT_BIT14</dfn>  0</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_AGG_FLG_SHIFT_BIT15" data-ref="_M/DQ_XCM_AGG_FLG_SHIFT_BIT15">DQ_XCM_AGG_FLG_SHIFT_BIT15</dfn>  1</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_AGG_FLG_SHIFT_CF12" data-ref="_M/DQ_XCM_AGG_FLG_SHIFT_CF12">DQ_XCM_AGG_FLG_SHIFT_CF12</dfn>   2</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_AGG_FLG_SHIFT_CF13" data-ref="_M/DQ_XCM_AGG_FLG_SHIFT_CF13">DQ_XCM_AGG_FLG_SHIFT_CF13</dfn>   3</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_AGG_FLG_SHIFT_CF18" data-ref="_M/DQ_XCM_AGG_FLG_SHIFT_CF18">DQ_XCM_AGG_FLG_SHIFT_CF18</dfn>   4</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_AGG_FLG_SHIFT_CF19" data-ref="_M/DQ_XCM_AGG_FLG_SHIFT_CF19">DQ_XCM_AGG_FLG_SHIFT_CF19</dfn>   5</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_AGG_FLG_SHIFT_CF22" data-ref="_M/DQ_XCM_AGG_FLG_SHIFT_CF22">DQ_XCM_AGG_FLG_SHIFT_CF22</dfn>   6</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_AGG_FLG_SHIFT_CF23" data-ref="_M/DQ_XCM_AGG_FLG_SHIFT_CF23">DQ_XCM_AGG_FLG_SHIFT_CF23</dfn>   7</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><i>/* XCM agg counter flag selection (FW) */</i></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_ETH_DQ_CF_CMD" data-ref="_M/DQ_XCM_ETH_DQ_CF_CMD">DQ_XCM_ETH_DQ_CF_CMD</dfn>		(1 &lt;&lt; \</u></td></tr>
<tr><th id="282">282</th><td><u>					DQ_XCM_AGG_FLG_SHIFT_CF18)</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_CORE_DQ_CF_CMD" data-ref="_M/DQ_XCM_CORE_DQ_CF_CMD">DQ_XCM_CORE_DQ_CF_CMD</dfn>		(1 &lt;&lt; \</u></td></tr>
<tr><th id="284">284</th><td><u>					DQ_XCM_AGG_FLG_SHIFT_CF18)</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_ETH_TERMINATE_CMD" data-ref="_M/DQ_XCM_ETH_TERMINATE_CMD">DQ_XCM_ETH_TERMINATE_CMD</dfn>	(1 &lt;&lt; \</u></td></tr>
<tr><th id="286">286</th><td><u>					DQ_XCM_AGG_FLG_SHIFT_CF19)</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_CORE_TERMINATE_CMD" data-ref="_M/DQ_XCM_CORE_TERMINATE_CMD">DQ_XCM_CORE_TERMINATE_CMD</dfn>	(1 &lt;&lt; \</u></td></tr>
<tr><th id="288">288</th><td><u>					DQ_XCM_AGG_FLG_SHIFT_CF19)</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_ETH_SLOW_PATH_CMD" data-ref="_M/DQ_XCM_ETH_SLOW_PATH_CMD">DQ_XCM_ETH_SLOW_PATH_CMD</dfn>	(1 &lt;&lt; \</u></td></tr>
<tr><th id="290">290</th><td><u>					DQ_XCM_AGG_FLG_SHIFT_CF22)</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_CORE_SLOW_PATH_CMD" data-ref="_M/DQ_XCM_CORE_SLOW_PATH_CMD">DQ_XCM_CORE_SLOW_PATH_CMD</dfn>	(1 &lt;&lt; \</u></td></tr>
<tr><th id="292">292</th><td><u>					DQ_XCM_AGG_FLG_SHIFT_CF22)</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_ETH_TPH_EN_CMD" data-ref="_M/DQ_XCM_ETH_TPH_EN_CMD">DQ_XCM_ETH_TPH_EN_CMD</dfn>		(1 &lt;&lt; \</u></td></tr>
<tr><th id="294">294</th><td><u>					DQ_XCM_AGG_FLG_SHIFT_CF23)</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_FCOE_SLOW_PATH_CMD" data-ref="_M/DQ_XCM_FCOE_SLOW_PATH_CMD">DQ_XCM_FCOE_SLOW_PATH_CMD</dfn>           (1 &lt;&lt; DQ_XCM_AGG_FLG_SHIFT_CF22)</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_ISCSI_DQ_FLUSH_CMD" data-ref="_M/DQ_XCM_ISCSI_DQ_FLUSH_CMD">DQ_XCM_ISCSI_DQ_FLUSH_CMD</dfn>           (1 &lt;&lt; DQ_XCM_AGG_FLG_SHIFT_CF19)</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_ISCSI_SLOW_PATH_CMD" data-ref="_M/DQ_XCM_ISCSI_SLOW_PATH_CMD">DQ_XCM_ISCSI_SLOW_PATH_CMD</dfn>          (1 &lt;&lt; DQ_XCM_AGG_FLG_SHIFT_CF22)</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_ISCSI_PROC_ONLY_CLEANUP_CMD" data-ref="_M/DQ_XCM_ISCSI_PROC_ONLY_CLEANUP_CMD">DQ_XCM_ISCSI_PROC_ONLY_CLEANUP_CMD</dfn>  (1 &lt;&lt; DQ_XCM_AGG_FLG_SHIFT_CF23)</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_TOE_DQ_FLUSH_CMD" data-ref="_M/DQ_XCM_TOE_DQ_FLUSH_CMD">DQ_XCM_TOE_DQ_FLUSH_CMD</dfn>             (1 &lt;&lt; DQ_XCM_AGG_FLG_SHIFT_CF19)</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/DQ_XCM_TOE_SLOW_PATH_CMD" data-ref="_M/DQ_XCM_TOE_SLOW_PATH_CMD">DQ_XCM_TOE_SLOW_PATH_CMD</dfn>            (1 &lt;&lt; DQ_XCM_AGG_FLG_SHIFT_CF22)</u></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><i>/* UCM agg counter flag selection (HW) */</i></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_AGG_FLG_SHIFT_CF0" data-ref="_M/DQ_UCM_AGG_FLG_SHIFT_CF0">DQ_UCM_AGG_FLG_SHIFT_CF0</dfn>       0</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_AGG_FLG_SHIFT_CF1" data-ref="_M/DQ_UCM_AGG_FLG_SHIFT_CF1">DQ_UCM_AGG_FLG_SHIFT_CF1</dfn>       1</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_AGG_FLG_SHIFT_CF3" data-ref="_M/DQ_UCM_AGG_FLG_SHIFT_CF3">DQ_UCM_AGG_FLG_SHIFT_CF3</dfn>       2</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_AGG_FLG_SHIFT_CF4" data-ref="_M/DQ_UCM_AGG_FLG_SHIFT_CF4">DQ_UCM_AGG_FLG_SHIFT_CF4</dfn>       3</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_AGG_FLG_SHIFT_CF5" data-ref="_M/DQ_UCM_AGG_FLG_SHIFT_CF5">DQ_UCM_AGG_FLG_SHIFT_CF5</dfn>       4</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_AGG_FLG_SHIFT_CF6" data-ref="_M/DQ_UCM_AGG_FLG_SHIFT_CF6">DQ_UCM_AGG_FLG_SHIFT_CF6</dfn>       5</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_AGG_FLG_SHIFT_RULE0EN" data-ref="_M/DQ_UCM_AGG_FLG_SHIFT_RULE0EN">DQ_UCM_AGG_FLG_SHIFT_RULE0EN</dfn>   6</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_AGG_FLG_SHIFT_RULE1EN" data-ref="_M/DQ_UCM_AGG_FLG_SHIFT_RULE1EN">DQ_UCM_AGG_FLG_SHIFT_RULE1EN</dfn>   7</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><i>/* UCM agg counter flag selection (FW) */</i></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_ETH_PMD_TX_ARM_CMD" data-ref="_M/DQ_UCM_ETH_PMD_TX_ARM_CMD">DQ_UCM_ETH_PMD_TX_ARM_CMD</dfn>           (1 &lt;&lt; DQ_UCM_AGG_FLG_SHIFT_CF4)</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_ETH_PMD_RX_ARM_CMD" data-ref="_M/DQ_UCM_ETH_PMD_RX_ARM_CMD">DQ_UCM_ETH_PMD_RX_ARM_CMD</dfn>           (1 &lt;&lt; DQ_UCM_AGG_FLG_SHIFT_CF5)</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_ROCE_CQ_ARM_SE_CF_CMD" data-ref="_M/DQ_UCM_ROCE_CQ_ARM_SE_CF_CMD">DQ_UCM_ROCE_CQ_ARM_SE_CF_CMD</dfn>        (1 &lt;&lt; DQ_UCM_AGG_FLG_SHIFT_CF4)</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_ROCE_CQ_ARM_CF_CMD" data-ref="_M/DQ_UCM_ROCE_CQ_ARM_CF_CMD">DQ_UCM_ROCE_CQ_ARM_CF_CMD</dfn>           (1 &lt;&lt; DQ_UCM_AGG_FLG_SHIFT_CF5)</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_TOE_TIMER_STOP_ALL_CMD" data-ref="_M/DQ_UCM_TOE_TIMER_STOP_ALL_CMD">DQ_UCM_TOE_TIMER_STOP_ALL_CMD</dfn>       (1 &lt;&lt; DQ_UCM_AGG_FLG_SHIFT_CF3)</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_TOE_SLOW_PATH_CF_CMD" data-ref="_M/DQ_UCM_TOE_SLOW_PATH_CF_CMD">DQ_UCM_TOE_SLOW_PATH_CF_CMD</dfn>         (1 &lt;&lt; DQ_UCM_AGG_FLG_SHIFT_CF4)</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/DQ_UCM_TOE_DQ_CF_CMD" data-ref="_M/DQ_UCM_TOE_DQ_CF_CMD">DQ_UCM_TOE_DQ_CF_CMD</dfn>                (1 &lt;&lt; DQ_UCM_AGG_FLG_SHIFT_CF5)</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><i>/* TCM agg counter flag selection (HW) */</i></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_AGG_FLG_SHIFT_CF0" data-ref="_M/DQ_TCM_AGG_FLG_SHIFT_CF0">DQ_TCM_AGG_FLG_SHIFT_CF0</dfn>  0</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_AGG_FLG_SHIFT_CF1" data-ref="_M/DQ_TCM_AGG_FLG_SHIFT_CF1">DQ_TCM_AGG_FLG_SHIFT_CF1</dfn>  1</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_AGG_FLG_SHIFT_CF2" data-ref="_M/DQ_TCM_AGG_FLG_SHIFT_CF2">DQ_TCM_AGG_FLG_SHIFT_CF2</dfn>  2</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_AGG_FLG_SHIFT_CF3" data-ref="_M/DQ_TCM_AGG_FLG_SHIFT_CF3">DQ_TCM_AGG_FLG_SHIFT_CF3</dfn>  3</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_AGG_FLG_SHIFT_CF4" data-ref="_M/DQ_TCM_AGG_FLG_SHIFT_CF4">DQ_TCM_AGG_FLG_SHIFT_CF4</dfn>  4</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_AGG_FLG_SHIFT_CF5" data-ref="_M/DQ_TCM_AGG_FLG_SHIFT_CF5">DQ_TCM_AGG_FLG_SHIFT_CF5</dfn>  5</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_AGG_FLG_SHIFT_CF6" data-ref="_M/DQ_TCM_AGG_FLG_SHIFT_CF6">DQ_TCM_AGG_FLG_SHIFT_CF6</dfn>  6</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_AGG_FLG_SHIFT_CF7" data-ref="_M/DQ_TCM_AGG_FLG_SHIFT_CF7">DQ_TCM_AGG_FLG_SHIFT_CF7</dfn>  7</u></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><i>/* TCM agg counter flag selection (FW) */</i></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_FCOE_FLUSH_Q0_CMD" data-ref="_M/DQ_TCM_FCOE_FLUSH_Q0_CMD">DQ_TCM_FCOE_FLUSH_Q0_CMD</dfn>            (1 &lt;&lt; DQ_TCM_AGG_FLG_SHIFT_CF1)</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_FCOE_DUMMY_TIMER_CMD" data-ref="_M/DQ_TCM_FCOE_DUMMY_TIMER_CMD">DQ_TCM_FCOE_DUMMY_TIMER_CMD</dfn>         (1 &lt;&lt; DQ_TCM_AGG_FLG_SHIFT_CF2)</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_FCOE_TIMER_STOP_ALL_CMD" data-ref="_M/DQ_TCM_FCOE_TIMER_STOP_ALL_CMD">DQ_TCM_FCOE_TIMER_STOP_ALL_CMD</dfn>      (1 &lt;&lt; DQ_TCM_AGG_FLG_SHIFT_CF3)</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_ISCSI_FLUSH_Q0_CMD" data-ref="_M/DQ_TCM_ISCSI_FLUSH_Q0_CMD">DQ_TCM_ISCSI_FLUSH_Q0_CMD</dfn>           (1 &lt;&lt; DQ_TCM_AGG_FLG_SHIFT_CF1)</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_ISCSI_TIMER_STOP_ALL_CMD" data-ref="_M/DQ_TCM_ISCSI_TIMER_STOP_ALL_CMD">DQ_TCM_ISCSI_TIMER_STOP_ALL_CMD</dfn>     (1 &lt;&lt; DQ_TCM_AGG_FLG_SHIFT_CF3)</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_TOE_FLUSH_Q0_CMD" data-ref="_M/DQ_TCM_TOE_FLUSH_Q0_CMD">DQ_TCM_TOE_FLUSH_Q0_CMD</dfn>             (1 &lt;&lt; DQ_TCM_AGG_FLG_SHIFT_CF1)</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_TOE_TIMER_STOP_ALL_CMD" data-ref="_M/DQ_TCM_TOE_TIMER_STOP_ALL_CMD">DQ_TCM_TOE_TIMER_STOP_ALL_CMD</dfn>       (1 &lt;&lt; DQ_TCM_AGG_FLG_SHIFT_CF3)</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/DQ_TCM_IWARP_POST_RQ_CF_CMD" data-ref="_M/DQ_TCM_IWARP_POST_RQ_CF_CMD">DQ_TCM_IWARP_POST_RQ_CF_CMD</dfn>         (1 &lt;&lt; DQ_TCM_AGG_FLG_SHIFT_CF1)</u></td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><i>/* PWM address mapping */</i></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_DPM_BASE" data-ref="_M/DQ_PWM_OFFSET_DPM_BASE">DQ_PWM_OFFSET_DPM_BASE</dfn>				0x0</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_DPM_END" data-ref="_M/DQ_PWM_OFFSET_DPM_END">DQ_PWM_OFFSET_DPM_END</dfn>				0x27</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_XCM16_BASE" data-ref="_M/DQ_PWM_OFFSET_XCM16_BASE">DQ_PWM_OFFSET_XCM16_BASE</dfn>			0x40</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_XCM32_BASE" data-ref="_M/DQ_PWM_OFFSET_XCM32_BASE">DQ_PWM_OFFSET_XCM32_BASE</dfn>			0x44</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_UCM16_BASE" data-ref="_M/DQ_PWM_OFFSET_UCM16_BASE">DQ_PWM_OFFSET_UCM16_BASE</dfn>			0x48</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_UCM32_BASE" data-ref="_M/DQ_PWM_OFFSET_UCM32_BASE">DQ_PWM_OFFSET_UCM32_BASE</dfn>			0x4C</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_UCM16_4" data-ref="_M/DQ_PWM_OFFSET_UCM16_4">DQ_PWM_OFFSET_UCM16_4</dfn>				0x50</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_TCM16_BASE" data-ref="_M/DQ_PWM_OFFSET_TCM16_BASE">DQ_PWM_OFFSET_TCM16_BASE</dfn>			0x58</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_TCM32_BASE" data-ref="_M/DQ_PWM_OFFSET_TCM32_BASE">DQ_PWM_OFFSET_TCM32_BASE</dfn>			0x5C</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_XCM_FLAGS" data-ref="_M/DQ_PWM_OFFSET_XCM_FLAGS">DQ_PWM_OFFSET_XCM_FLAGS</dfn>				0x68</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_UCM_FLAGS" data-ref="_M/DQ_PWM_OFFSET_UCM_FLAGS">DQ_PWM_OFFSET_UCM_FLAGS</dfn>				0x69</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_TCM_FLAGS" data-ref="_M/DQ_PWM_OFFSET_TCM_FLAGS">DQ_PWM_OFFSET_TCM_FLAGS</dfn>				0x6B</u></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_XCM_RDMA_SQ_PROD" data-ref="_M/DQ_PWM_OFFSET_XCM_RDMA_SQ_PROD">DQ_PWM_OFFSET_XCM_RDMA_SQ_PROD</dfn>		(DQ_PWM_OFFSET_XCM16_BASE + 2)</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_UCM_RDMA_CQ_CONS_32BIT" data-ref="_M/DQ_PWM_OFFSET_UCM_RDMA_CQ_CONS_32BIT">DQ_PWM_OFFSET_UCM_RDMA_CQ_CONS_32BIT</dfn>	(DQ_PWM_OFFSET_UCM32_BASE)</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_UCM_RDMA_CQ_CONS_16BIT" data-ref="_M/DQ_PWM_OFFSET_UCM_RDMA_CQ_CONS_16BIT">DQ_PWM_OFFSET_UCM_RDMA_CQ_CONS_16BIT</dfn>	(DQ_PWM_OFFSET_UCM16_4)</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_UCM_RDMA_INT_TIMEOUT" data-ref="_M/DQ_PWM_OFFSET_UCM_RDMA_INT_TIMEOUT">DQ_PWM_OFFSET_UCM_RDMA_INT_TIMEOUT</dfn>	(DQ_PWM_OFFSET_UCM16_BASE + 2)</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_UCM_RDMA_ARM_FLAGS" data-ref="_M/DQ_PWM_OFFSET_UCM_RDMA_ARM_FLAGS">DQ_PWM_OFFSET_UCM_RDMA_ARM_FLAGS</dfn>	(DQ_PWM_OFFSET_UCM_FLAGS)</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_TCM_ROCE_RQ_PROD" data-ref="_M/DQ_PWM_OFFSET_TCM_ROCE_RQ_PROD">DQ_PWM_OFFSET_TCM_ROCE_RQ_PROD</dfn>		(DQ_PWM_OFFSET_TCM16_BASE + 1)</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/DQ_PWM_OFFSET_TCM_IWARP_RQ_PROD" data-ref="_M/DQ_PWM_OFFSET_TCM_IWARP_RQ_PROD">DQ_PWM_OFFSET_TCM_IWARP_RQ_PROD</dfn>		(DQ_PWM_OFFSET_TCM16_BASE + 3)</u></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/DQ_REGION_SHIFT" data-ref="_M/DQ_REGION_SHIFT">DQ_REGION_SHIFT</dfn>				        (12)</u></td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td><i>/* DPM */</i></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/DQ_DPM_WQE_BUFF_SIZE" data-ref="_M/DQ_DPM_WQE_BUFF_SIZE">DQ_DPM_WQE_BUFF_SIZE</dfn>			    (320)</u></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><i>/* Conn type ranges */</i></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/DQ_CONN_TYPE_RANGE_SHIFT" data-ref="_M/DQ_CONN_TYPE_RANGE_SHIFT">DQ_CONN_TYPE_RANGE_SHIFT</dfn>			(4)</u></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><i>/*****************/</i></td></tr>
<tr><th id="372">372</th><td><i>/* QM CONSTANTS  */</i></td></tr>
<tr><th id="373">373</th><td><i>/*****************/</i></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><i>/* number of TX queues in the QM */</i></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/MAX_QM_TX_QUEUES_K2" data-ref="_M/MAX_QM_TX_QUEUES_K2">MAX_QM_TX_QUEUES_K2</dfn>	512</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/MAX_QM_TX_QUEUES_BB" data-ref="_M/MAX_QM_TX_QUEUES_BB">MAX_QM_TX_QUEUES_BB</dfn>	448</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/MAX_QM_TX_QUEUES" data-ref="_M/MAX_QM_TX_QUEUES">MAX_QM_TX_QUEUES</dfn>	MAX_QM_TX_QUEUES_K2</u></td></tr>
<tr><th id="379">379</th><td></td></tr>
<tr><th id="380">380</th><td><i>/* number of Other queues in the QM */</i></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/MAX_QM_OTHER_QUEUES_BB" data-ref="_M/MAX_QM_OTHER_QUEUES_BB">MAX_QM_OTHER_QUEUES_BB</dfn>	64</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/MAX_QM_OTHER_QUEUES_K2" data-ref="_M/MAX_QM_OTHER_QUEUES_K2">MAX_QM_OTHER_QUEUES_K2</dfn>	128</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/MAX_QM_OTHER_QUEUES" data-ref="_M/MAX_QM_OTHER_QUEUES">MAX_QM_OTHER_QUEUES</dfn>	MAX_QM_OTHER_QUEUES_K2</u></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td><i>/* number of queues in a PF queue group */</i></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/QM_PF_QUEUE_GROUP_SIZE" data-ref="_M/QM_PF_QUEUE_GROUP_SIZE">QM_PF_QUEUE_GROUP_SIZE</dfn>	8</u></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><i>/* the size of a single queue element in bytes */</i></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/QM_PQ_ELEMENT_SIZE" data-ref="_M/QM_PQ_ELEMENT_SIZE">QM_PQ_ELEMENT_SIZE</dfn>			4</u></td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><i>/* base number of Tx PQs in the CM PQ representation.</i></td></tr>
<tr><th id="392">392</th><td><i> * should be used when storing PQ IDs in CM PQ registers and context</i></td></tr>
<tr><th id="393">393</th><td><i> */</i></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/CM_TX_PQ_BASE" data-ref="_M/CM_TX_PQ_BASE">CM_TX_PQ_BASE</dfn>	0x200</u></td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><i>/* number of global Vport/QCN rate limiters */</i></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/MAX_QM_GLOBAL_RLS" data-ref="_M/MAX_QM_GLOBAL_RLS">MAX_QM_GLOBAL_RLS</dfn>			256</u></td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><i>/* QM registers data */</i></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/QM_LINE_CRD_REG_WIDTH" data-ref="_M/QM_LINE_CRD_REG_WIDTH">QM_LINE_CRD_REG_WIDTH</dfn>		16</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/QM_LINE_CRD_REG_SIGN_BIT" data-ref="_M/QM_LINE_CRD_REG_SIGN_BIT">QM_LINE_CRD_REG_SIGN_BIT</dfn>	(1 &lt;&lt; (QM_LINE_CRD_REG_WIDTH - 1))</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/QM_BYTE_CRD_REG_WIDTH" data-ref="_M/QM_BYTE_CRD_REG_WIDTH">QM_BYTE_CRD_REG_WIDTH</dfn>		24</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/QM_BYTE_CRD_REG_SIGN_BIT" data-ref="_M/QM_BYTE_CRD_REG_SIGN_BIT">QM_BYTE_CRD_REG_SIGN_BIT</dfn>	(1 &lt;&lt; (QM_BYTE_CRD_REG_WIDTH - 1))</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/QM_WFQ_CRD_REG_WIDTH" data-ref="_M/QM_WFQ_CRD_REG_WIDTH">QM_WFQ_CRD_REG_WIDTH</dfn>		32</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/QM_WFQ_CRD_REG_SIGN_BIT" data-ref="_M/QM_WFQ_CRD_REG_SIGN_BIT">QM_WFQ_CRD_REG_SIGN_BIT</dfn>		(1 &lt;&lt; (QM_WFQ_CRD_REG_WIDTH - 1))</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/QM_RL_CRD_REG_WIDTH" data-ref="_M/QM_RL_CRD_REG_WIDTH">QM_RL_CRD_REG_WIDTH</dfn>		32</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/QM_RL_CRD_REG_SIGN_BIT" data-ref="_M/QM_RL_CRD_REG_SIGN_BIT">QM_RL_CRD_REG_SIGN_BIT</dfn>		(1 &lt;&lt; (QM_RL_CRD_REG_WIDTH - 1))</u></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><i>/*****************/</i></td></tr>
<tr><th id="410">410</th><td><i>/* CAU CONSTANTS */</i></td></tr>
<tr><th id="411">411</th><td><i>/*****************/</i></td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/CAU_FSM_ETH_RX" data-ref="_M/CAU_FSM_ETH_RX">CAU_FSM_ETH_RX</dfn>  0</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/CAU_FSM_ETH_TX" data-ref="_M/CAU_FSM_ETH_TX">CAU_FSM_ETH_TX</dfn>  1</u></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><i>/* Number of Protocol Indices per Status Block */</i></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/PIS_PER_SB_E4" data-ref="_M/PIS_PER_SB_E4">PIS_PER_SB_E4</dfn>    12</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/PIS_PER_SB_E5" data-ref="_M/PIS_PER_SB_E5">PIS_PER_SB_E5</dfn>    8</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/MAX_PIS_PER_SB_E4" data-ref="_M/MAX_PIS_PER_SB_E4">MAX_PIS_PER_SB_E4</dfn>	 OSAL_MAX_T(PIS_PER_SB_E4, PIS_PER_SB_E5)</u></td></tr>
<tr><th id="420">420</th><td></td></tr>
<tr><th id="421">421</th><td><i>/* fsm is stopped or not valid for this sb */</i></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/CAU_HC_STOPPED_STATE" data-ref="_M/CAU_HC_STOPPED_STATE">CAU_HC_STOPPED_STATE</dfn>		3</u></td></tr>
<tr><th id="423">423</th><td><i>/* fsm is working without interrupt coalescing for this sb*/</i></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/CAU_HC_DISABLE_STATE" data-ref="_M/CAU_HC_DISABLE_STATE">CAU_HC_DISABLE_STATE</dfn>		4</u></td></tr>
<tr><th id="425">425</th><td><i>/* fsm is working with interrupt coalescing for this sb*/</i></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/CAU_HC_ENABLE_STATE" data-ref="_M/CAU_HC_ENABLE_STATE">CAU_HC_ENABLE_STATE</dfn>			0</u></td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><i>/*****************/</i></td></tr>
<tr><th id="430">430</th><td><i>/* IGU CONSTANTS */</i></td></tr>
<tr><th id="431">431</th><td><i>/*****************/</i></td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/MAX_SB_PER_PATH_K2" data-ref="_M/MAX_SB_PER_PATH_K2">MAX_SB_PER_PATH_K2</dfn>			(368)</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/MAX_SB_PER_PATH_BB" data-ref="_M/MAX_SB_PER_PATH_BB">MAX_SB_PER_PATH_BB</dfn>			(288)</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/MAX_SB_PER_PATH_E5" data-ref="_M/MAX_SB_PER_PATH_E5">MAX_SB_PER_PATH_E5</dfn>			(512)</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/MAX_TOT_SB_PER_PATH" data-ref="_M/MAX_TOT_SB_PER_PATH">MAX_TOT_SB_PER_PATH</dfn>			MAX_SB_PER_PATH_E5</u></td></tr>
<tr><th id="437">437</th><td></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/MAX_SB_PER_PF_MIMD" data-ref="_M/MAX_SB_PER_PF_MIMD">MAX_SB_PER_PF_MIMD</dfn>			129</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/MAX_SB_PER_PF_SIMD" data-ref="_M/MAX_SB_PER_PF_SIMD">MAX_SB_PER_PF_SIMD</dfn>			64</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/MAX_SB_PER_VF" data-ref="_M/MAX_SB_PER_VF">MAX_SB_PER_VF</dfn>				64</u></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><i>/* Memory addresses on the BAR for the IGU Sub Block */</i></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/IGU_MEM_BASE" data-ref="_M/IGU_MEM_BASE">IGU_MEM_BASE</dfn>				0x0000</u></td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/IGU_MEM_MSIX_BASE" data-ref="_M/IGU_MEM_MSIX_BASE">IGU_MEM_MSIX_BASE</dfn>			0x0000</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/IGU_MEM_MSIX_UPPER" data-ref="_M/IGU_MEM_MSIX_UPPER">IGU_MEM_MSIX_UPPER</dfn>			0x0101</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/IGU_MEM_MSIX_RESERVED_UPPER" data-ref="_M/IGU_MEM_MSIX_RESERVED_UPPER">IGU_MEM_MSIX_RESERVED_UPPER</dfn>		0x01ff</u></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/IGU_MEM_PBA_MSIX_BASE" data-ref="_M/IGU_MEM_PBA_MSIX_BASE">IGU_MEM_PBA_MSIX_BASE</dfn>			0x0200</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/IGU_MEM_PBA_MSIX_UPPER" data-ref="_M/IGU_MEM_PBA_MSIX_UPPER">IGU_MEM_PBA_MSIX_UPPER</dfn>			0x0202</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/IGU_MEM_PBA_MSIX_RESERVED_UPPER" data-ref="_M/IGU_MEM_PBA_MSIX_RESERVED_UPPER">IGU_MEM_PBA_MSIX_RESERVED_UPPER</dfn>		0x03ff</u></td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/IGU_CMD_INT_ACK_BASE" data-ref="_M/IGU_CMD_INT_ACK_BASE">IGU_CMD_INT_ACK_BASE</dfn>			0x0400</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/IGU_CMD_INT_ACK_UPPER" data-ref="_M/IGU_CMD_INT_ACK_UPPER">IGU_CMD_INT_ACK_UPPER</dfn>			(IGU_CMD_INT_ACK_BASE + \</u></td></tr>
<tr><th id="455">455</th><td><u>						 MAX_TOT_SB_PER_PATH - \</u></td></tr>
<tr><th id="456">456</th><td><u>						 1)</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/IGU_CMD_INT_ACK_RESERVED_UPPER" data-ref="_M/IGU_CMD_INT_ACK_RESERVED_UPPER">IGU_CMD_INT_ACK_RESERVED_UPPER</dfn>		0x05ff</u></td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/IGU_CMD_ATTN_BIT_UPD_UPPER" data-ref="_M/IGU_CMD_ATTN_BIT_UPD_UPPER">IGU_CMD_ATTN_BIT_UPD_UPPER</dfn>		0x05f0</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/IGU_CMD_ATTN_BIT_SET_UPPER" data-ref="_M/IGU_CMD_ATTN_BIT_SET_UPPER">IGU_CMD_ATTN_BIT_SET_UPPER</dfn>		0x05f1</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/IGU_CMD_ATTN_BIT_CLR_UPPER" data-ref="_M/IGU_CMD_ATTN_BIT_CLR_UPPER">IGU_CMD_ATTN_BIT_CLR_UPPER</dfn>		0x05f2</u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_SISR_MDPC_WMASK_UPPER" data-ref="_M/IGU_REG_SISR_MDPC_WMASK_UPPER">IGU_REG_SISR_MDPC_WMASK_UPPER</dfn>		0x05f3</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_SISR_MDPC_WMASK_LSB_UPPER" data-ref="_M/IGU_REG_SISR_MDPC_WMASK_LSB_UPPER">IGU_REG_SISR_MDPC_WMASK_LSB_UPPER</dfn>	0x05f4</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_SISR_MDPC_WMASK_MSB_UPPER" data-ref="_M/IGU_REG_SISR_MDPC_WMASK_MSB_UPPER">IGU_REG_SISR_MDPC_WMASK_MSB_UPPER</dfn>	0x05f5</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_SISR_MDPC_WOMASK_UPPER" data-ref="_M/IGU_REG_SISR_MDPC_WOMASK_UPPER">IGU_REG_SISR_MDPC_WOMASK_UPPER</dfn>		0x05f6</u></td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/IGU_CMD_PROD_UPD_BASE" data-ref="_M/IGU_CMD_PROD_UPD_BASE">IGU_CMD_PROD_UPD_BASE</dfn>			0x0600</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/IGU_CMD_PROD_UPD_UPPER" data-ref="_M/IGU_CMD_PROD_UPD_UPPER">IGU_CMD_PROD_UPD_UPPER</dfn>			(IGU_CMD_PROD_UPD_BASE + \</u></td></tr>
<tr><th id="470">470</th><td><u>						 MAX_TOT_SB_PER_PATH  - \</u></td></tr>
<tr><th id="471">471</th><td><u>						 1)</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/IGU_CMD_PROD_UPD_RESERVED_UPPER" data-ref="_M/IGU_CMD_PROD_UPD_RESERVED_UPPER">IGU_CMD_PROD_UPD_RESERVED_UPPER</dfn>		0x07ff</u></td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><i>/*****************/</i></td></tr>
<tr><th id="475">475</th><td><i>/* PXP CONSTANTS */</i></td></tr>
<tr><th id="476">476</th><td><i>/*****************/</i></td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><i>/* Bars for Blocks */</i></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR_GRC" data-ref="_M/PXP_BAR_GRC">PXP_BAR_GRC</dfn>                                         0</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR_TSDM" data-ref="_M/PXP_BAR_TSDM">PXP_BAR_TSDM</dfn>                                        0</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR_USDM" data-ref="_M/PXP_BAR_USDM">PXP_BAR_USDM</dfn>                                        0</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR_XSDM" data-ref="_M/PXP_BAR_XSDM">PXP_BAR_XSDM</dfn>                                        0</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR_MSDM" data-ref="_M/PXP_BAR_MSDM">PXP_BAR_MSDM</dfn>                                        0</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR_YSDM" data-ref="_M/PXP_BAR_YSDM">PXP_BAR_YSDM</dfn>                                        0</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR_PSDM" data-ref="_M/PXP_BAR_PSDM">PXP_BAR_PSDM</dfn>                                        0</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR_IGU" data-ref="_M/PXP_BAR_IGU">PXP_BAR_IGU</dfn>                                         0</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR_DQ" data-ref="_M/PXP_BAR_DQ">PXP_BAR_DQ</dfn>                                          1</u></td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><i>/* PTT and GTT */</i></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/PXP_PER_PF_ENTRY_SIZE" data-ref="_M/PXP_PER_PF_ENTRY_SIZE">PXP_PER_PF_ENTRY_SIZE</dfn>		8</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/PXP_NUM_GLOBAL_WINDOWS" data-ref="_M/PXP_NUM_GLOBAL_WINDOWS">PXP_NUM_GLOBAL_WINDOWS</dfn>		243</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/PXP_GLOBAL_ENTRY_SIZE" data-ref="_M/PXP_GLOBAL_ENTRY_SIZE">PXP_GLOBAL_ENTRY_SIZE</dfn>		4</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/PXP_ADMIN_WINDOW_ALLOWED_LENGTH" data-ref="_M/PXP_ADMIN_WINDOW_ALLOWED_LENGTH">PXP_ADMIN_WINDOW_ALLOWED_LENGTH</dfn>		4</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/PXP_PF_WINDOW_ADMIN_START" data-ref="_M/PXP_PF_WINDOW_ADMIN_START">PXP_PF_WINDOW_ADMIN_START</dfn>	0</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/PXP_PF_WINDOW_ADMIN_LENGTH" data-ref="_M/PXP_PF_WINDOW_ADMIN_LENGTH">PXP_PF_WINDOW_ADMIN_LENGTH</dfn>	0x1000</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/PXP_PF_WINDOW_ADMIN_END" data-ref="_M/PXP_PF_WINDOW_ADMIN_END">PXP_PF_WINDOW_ADMIN_END</dfn>		(PXP_PF_WINDOW_ADMIN_START + \</u></td></tr>
<tr><th id="497">497</th><td><u>				PXP_PF_WINDOW_ADMIN_LENGTH - 1)</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/PXP_PF_WINDOW_ADMIN_PER_PF_START" data-ref="_M/PXP_PF_WINDOW_ADMIN_PER_PF_START">PXP_PF_WINDOW_ADMIN_PER_PF_START</dfn>	0</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/PXP_PF_WINDOW_ADMIN_PER_PF_LENGTH" data-ref="_M/PXP_PF_WINDOW_ADMIN_PER_PF_LENGTH">PXP_PF_WINDOW_ADMIN_PER_PF_LENGTH</dfn>	(PXP_NUM_PF_WINDOWS * \</u></td></tr>
<tr><th id="500">500</th><td><u>						 PXP_PER_PF_ENTRY_SIZE)</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/PXP_PF_WINDOW_ADMIN_PER_PF_END" data-ref="_M/PXP_PF_WINDOW_ADMIN_PER_PF_END">PXP_PF_WINDOW_ADMIN_PER_PF_END</dfn> (PXP_PF_WINDOW_ADMIN_PER_PF_START + \</u></td></tr>
<tr><th id="502">502</th><td><u>					PXP_PF_WINDOW_ADMIN_PER_PF_LENGTH - 1)</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/PXP_PF_WINDOW_ADMIN_GLOBAL_START" data-ref="_M/PXP_PF_WINDOW_ADMIN_GLOBAL_START">PXP_PF_WINDOW_ADMIN_GLOBAL_START</dfn>	0x200</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/PXP_PF_WINDOW_ADMIN_GLOBAL_LENGTH" data-ref="_M/PXP_PF_WINDOW_ADMIN_GLOBAL_LENGTH">PXP_PF_WINDOW_ADMIN_GLOBAL_LENGTH</dfn>	(PXP_NUM_GLOBAL_WINDOWS * \</u></td></tr>
<tr><th id="505">505</th><td><u>						 PXP_GLOBAL_ENTRY_SIZE)</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/PXP_PF_WINDOW_ADMIN_GLOBAL_END" data-ref="_M/PXP_PF_WINDOW_ADMIN_GLOBAL_END">PXP_PF_WINDOW_ADMIN_GLOBAL_END</dfn> \</u></td></tr>
<tr><th id="507">507</th><td><u>		(PXP_PF_WINDOW_ADMIN_GLOBAL_START + \</u></td></tr>
<tr><th id="508">508</th><td><u>		 PXP_PF_WINDOW_ADMIN_GLOBAL_LENGTH - 1)</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/PXP_PF_GLOBAL_PRETEND_ADDR" data-ref="_M/PXP_PF_GLOBAL_PRETEND_ADDR">PXP_PF_GLOBAL_PRETEND_ADDR</dfn>	0x1f0</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/PXP_PF_ME_OPAQUE_MASK_ADDR" data-ref="_M/PXP_PF_ME_OPAQUE_MASK_ADDR">PXP_PF_ME_OPAQUE_MASK_ADDR</dfn>	0xf4</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/PXP_PF_ME_OPAQUE_ADDR" data-ref="_M/PXP_PF_ME_OPAQUE_ADDR">PXP_PF_ME_OPAQUE_ADDR</dfn>		0x1f8</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/PXP_PF_ME_CONCRETE_ADDR" data-ref="_M/PXP_PF_ME_CONCRETE_ADDR">PXP_PF_ME_CONCRETE_ADDR</dfn>		0x1fc</u></td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/PXP_NUM_PF_WINDOWS" data-ref="_M/PXP_NUM_PF_WINDOWS">PXP_NUM_PF_WINDOWS</dfn>		12</u></td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/PXP_EXTERNAL_BAR_PF_WINDOW_START" data-ref="_M/PXP_EXTERNAL_BAR_PF_WINDOW_START">PXP_EXTERNAL_BAR_PF_WINDOW_START</dfn>	0x1000</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/PXP_EXTERNAL_BAR_PF_WINDOW_NUM" data-ref="_M/PXP_EXTERNAL_BAR_PF_WINDOW_NUM">PXP_EXTERNAL_BAR_PF_WINDOW_NUM</dfn>		PXP_NUM_PF_WINDOWS</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/PXP_EXTERNAL_BAR_PF_WINDOW_SINGLE_SIZE" data-ref="_M/PXP_EXTERNAL_BAR_PF_WINDOW_SINGLE_SIZE">PXP_EXTERNAL_BAR_PF_WINDOW_SINGLE_SIZE</dfn>	0x1000</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/PXP_EXTERNAL_BAR_PF_WINDOW_LENGTH" data-ref="_M/PXP_EXTERNAL_BAR_PF_WINDOW_LENGTH">PXP_EXTERNAL_BAR_PF_WINDOW_LENGTH</dfn> \</u></td></tr>
<tr><th id="520">520</th><td><u>	(PXP_EXTERNAL_BAR_PF_WINDOW_NUM * \</u></td></tr>
<tr><th id="521">521</th><td><u>	 PXP_EXTERNAL_BAR_PF_WINDOW_SINGLE_SIZE)</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/PXP_EXTERNAL_BAR_PF_WINDOW_END" data-ref="_M/PXP_EXTERNAL_BAR_PF_WINDOW_END">PXP_EXTERNAL_BAR_PF_WINDOW_END</dfn> \</u></td></tr>
<tr><th id="523">523</th><td><u>	(PXP_EXTERNAL_BAR_PF_WINDOW_START + \</u></td></tr>
<tr><th id="524">524</th><td><u>	 PXP_EXTERNAL_BAR_PF_WINDOW_LENGTH - 1)</u></td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/PXP_EXTERNAL_BAR_GLOBAL_WINDOW_START" data-ref="_M/PXP_EXTERNAL_BAR_GLOBAL_WINDOW_START">PXP_EXTERNAL_BAR_GLOBAL_WINDOW_START</dfn> \</u></td></tr>
<tr><th id="527">527</th><td><u>	(PXP_EXTERNAL_BAR_PF_WINDOW_END + 1)</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/PXP_EXTERNAL_BAR_GLOBAL_WINDOW_NUM" data-ref="_M/PXP_EXTERNAL_BAR_GLOBAL_WINDOW_NUM">PXP_EXTERNAL_BAR_GLOBAL_WINDOW_NUM</dfn>		PXP_NUM_GLOBAL_WINDOWS</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/PXP_EXTERNAL_BAR_GLOBAL_WINDOW_SINGLE_SIZE" data-ref="_M/PXP_EXTERNAL_BAR_GLOBAL_WINDOW_SINGLE_SIZE">PXP_EXTERNAL_BAR_GLOBAL_WINDOW_SINGLE_SIZE</dfn>	0x1000</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/PXP_EXTERNAL_BAR_GLOBAL_WINDOW_LENGTH" data-ref="_M/PXP_EXTERNAL_BAR_GLOBAL_WINDOW_LENGTH">PXP_EXTERNAL_BAR_GLOBAL_WINDOW_LENGTH</dfn> \</u></td></tr>
<tr><th id="531">531</th><td><u>	(PXP_EXTERNAL_BAR_GLOBAL_WINDOW_NUM * \</u></td></tr>
<tr><th id="532">532</th><td><u>	 PXP_EXTERNAL_BAR_GLOBAL_WINDOW_SINGLE_SIZE)</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/PXP_EXTERNAL_BAR_GLOBAL_WINDOW_END" data-ref="_M/PXP_EXTERNAL_BAR_GLOBAL_WINDOW_END">PXP_EXTERNAL_BAR_GLOBAL_WINDOW_END</dfn> \</u></td></tr>
<tr><th id="534">534</th><td><u>	(PXP_EXTERNAL_BAR_GLOBAL_WINDOW_START + \</u></td></tr>
<tr><th id="535">535</th><td><u>	 PXP_EXTERNAL_BAR_GLOBAL_WINDOW_LENGTH - 1)</u></td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td><i>/* PF BAR */</i></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_START_GRC" data-ref="_M/PXP_BAR0_START_GRC">PXP_BAR0_START_GRC</dfn>                      0x0000</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_GRC_LENGTH" data-ref="_M/PXP_BAR0_GRC_LENGTH">PXP_BAR0_GRC_LENGTH</dfn>                     0x1C00000</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_END_GRC" data-ref="_M/PXP_BAR0_END_GRC">PXP_BAR0_END_GRC</dfn>                        \</u></td></tr>
<tr><th id="541">541</th><td><u>	(PXP_BAR0_START_GRC + PXP_BAR0_GRC_LENGTH - 1)</u></td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_START_IGU" data-ref="_M/PXP_BAR0_START_IGU">PXP_BAR0_START_IGU</dfn>                      0x1C00000</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_IGU_LENGTH" data-ref="_M/PXP_BAR0_IGU_LENGTH">PXP_BAR0_IGU_LENGTH</dfn>                     0x10000</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_END_IGU" data-ref="_M/PXP_BAR0_END_IGU">PXP_BAR0_END_IGU</dfn>                        \</u></td></tr>
<tr><th id="546">546</th><td><u>	(PXP_BAR0_START_IGU + PXP_BAR0_IGU_LENGTH - 1)</u></td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_START_TSDM" data-ref="_M/PXP_BAR0_START_TSDM">PXP_BAR0_START_TSDM</dfn>                     0x1C80000</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_SDM_LENGTH" data-ref="_M/PXP_BAR0_SDM_LENGTH">PXP_BAR0_SDM_LENGTH</dfn>                     0x40000</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_SDM_RESERVED_LENGTH" data-ref="_M/PXP_BAR0_SDM_RESERVED_LENGTH">PXP_BAR0_SDM_RESERVED_LENGTH</dfn>            0x40000</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_END_TSDM" data-ref="_M/PXP_BAR0_END_TSDM">PXP_BAR0_END_TSDM</dfn>                       \</u></td></tr>
<tr><th id="552">552</th><td><u>	(PXP_BAR0_START_TSDM + PXP_BAR0_SDM_LENGTH - 1)</u></td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_START_MSDM" data-ref="_M/PXP_BAR0_START_MSDM">PXP_BAR0_START_MSDM</dfn>                     0x1D00000</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_END_MSDM" data-ref="_M/PXP_BAR0_END_MSDM">PXP_BAR0_END_MSDM</dfn>                       \</u></td></tr>
<tr><th id="556">556</th><td><u>	(PXP_BAR0_START_MSDM + PXP_BAR0_SDM_LENGTH - 1)</u></td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_START_USDM" data-ref="_M/PXP_BAR0_START_USDM">PXP_BAR0_START_USDM</dfn>                     0x1D80000</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_END_USDM" data-ref="_M/PXP_BAR0_END_USDM">PXP_BAR0_END_USDM</dfn>                       \</u></td></tr>
<tr><th id="560">560</th><td><u>	(PXP_BAR0_START_USDM + PXP_BAR0_SDM_LENGTH - 1)</u></td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_START_XSDM" data-ref="_M/PXP_BAR0_START_XSDM">PXP_BAR0_START_XSDM</dfn>                     0x1E00000</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_END_XSDM" data-ref="_M/PXP_BAR0_END_XSDM">PXP_BAR0_END_XSDM</dfn>                       \</u></td></tr>
<tr><th id="564">564</th><td><u>	(PXP_BAR0_START_XSDM + PXP_BAR0_SDM_LENGTH - 1)</u></td></tr>
<tr><th id="565">565</th><td></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_START_YSDM" data-ref="_M/PXP_BAR0_START_YSDM">PXP_BAR0_START_YSDM</dfn>                     0x1E80000</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_END_YSDM" data-ref="_M/PXP_BAR0_END_YSDM">PXP_BAR0_END_YSDM</dfn>                       \</u></td></tr>
<tr><th id="568">568</th><td><u>	(PXP_BAR0_START_YSDM + PXP_BAR0_SDM_LENGTH - 1)</u></td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_START_PSDM" data-ref="_M/PXP_BAR0_START_PSDM">PXP_BAR0_START_PSDM</dfn>                     0x1F00000</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_END_PSDM" data-ref="_M/PXP_BAR0_END_PSDM">PXP_BAR0_END_PSDM</dfn>                       \</u></td></tr>
<tr><th id="572">572</th><td><u>	(PXP_BAR0_START_PSDM + PXP_BAR0_SDM_LENGTH - 1)</u></td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/PXP_BAR0_FIRST_INVALID_ADDRESS" data-ref="_M/PXP_BAR0_FIRST_INVALID_ADDRESS">PXP_BAR0_FIRST_INVALID_ADDRESS</dfn>          \</u></td></tr>
<tr><th id="575">575</th><td><u>	(PXP_BAR0_END_PSDM + 1)</u></td></tr>
<tr><th id="576">576</th><td></td></tr>
<tr><th id="577">577</th><td><i>/* VF BAR */</i></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0" data-ref="_M/PXP_VF_BAR0">PXP_VF_BAR0</dfn>                             0</u></td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_START_IGU" data-ref="_M/PXP_VF_BAR0_START_IGU">PXP_VF_BAR0_START_IGU</dfn>                   0</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_IGU_LENGTH" data-ref="_M/PXP_VF_BAR0_IGU_LENGTH">PXP_VF_BAR0_IGU_LENGTH</dfn>                  0x3000</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_END_IGU" data-ref="_M/PXP_VF_BAR0_END_IGU">PXP_VF_BAR0_END_IGU</dfn>                     \</u></td></tr>
<tr><th id="583">583</th><td><u>	(PXP_VF_BAR0_START_IGU + PXP_VF_BAR0_IGU_LENGTH - 1)</u></td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_START_DQ" data-ref="_M/PXP_VF_BAR0_START_DQ">PXP_VF_BAR0_START_DQ</dfn>                    0x3000</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_DQ_LENGTH" data-ref="_M/PXP_VF_BAR0_DQ_LENGTH">PXP_VF_BAR0_DQ_LENGTH</dfn>                   0x200</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_DQ_OPAQUE_OFFSET" data-ref="_M/PXP_VF_BAR0_DQ_OPAQUE_OFFSET">PXP_VF_BAR0_DQ_OPAQUE_OFFSET</dfn>            0</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_ME_OPAQUE_ADDRESS" data-ref="_M/PXP_VF_BAR0_ME_OPAQUE_ADDRESS">PXP_VF_BAR0_ME_OPAQUE_ADDRESS</dfn>           \</u></td></tr>
<tr><th id="589">589</th><td><u>	(PXP_VF_BAR0_START_DQ + PXP_VF_BAR0_DQ_OPAQUE_OFFSET)</u></td></tr>
<tr><th id="590">590</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_ME_CONCRETE_ADDRESS" data-ref="_M/PXP_VF_BAR0_ME_CONCRETE_ADDRESS">PXP_VF_BAR0_ME_CONCRETE_ADDRESS</dfn>         \</u></td></tr>
<tr><th id="591">591</th><td><u>	(PXP_VF_BAR0_ME_OPAQUE_ADDRESS + 4)</u></td></tr>
<tr><th id="592">592</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_END_DQ" data-ref="_M/PXP_VF_BAR0_END_DQ">PXP_VF_BAR0_END_DQ</dfn>                      \</u></td></tr>
<tr><th id="593">593</th><td><u>	(PXP_VF_BAR0_START_DQ + PXP_VF_BAR0_DQ_LENGTH - 1)</u></td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_START_TSDM_ZONE_B" data-ref="_M/PXP_VF_BAR0_START_TSDM_ZONE_B">PXP_VF_BAR0_START_TSDM_ZONE_B</dfn>           0x3200</u></td></tr>
<tr><th id="596">596</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_SDM_LENGTH_ZONE_B" data-ref="_M/PXP_VF_BAR0_SDM_LENGTH_ZONE_B">PXP_VF_BAR0_SDM_LENGTH_ZONE_B</dfn>           0x200</u></td></tr>
<tr><th id="597">597</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_END_TSDM_ZONE_B" data-ref="_M/PXP_VF_BAR0_END_TSDM_ZONE_B">PXP_VF_BAR0_END_TSDM_ZONE_B</dfn>             \</u></td></tr>
<tr><th id="598">598</th><td><u>	(PXP_VF_BAR0_START_TSDM_ZONE_B + PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1)</u></td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_START_MSDM_ZONE_B" data-ref="_M/PXP_VF_BAR0_START_MSDM_ZONE_B">PXP_VF_BAR0_START_MSDM_ZONE_B</dfn>           0x3400</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_END_MSDM_ZONE_B" data-ref="_M/PXP_VF_BAR0_END_MSDM_ZONE_B">PXP_VF_BAR0_END_MSDM_ZONE_B</dfn>             \</u></td></tr>
<tr><th id="602">602</th><td><u>	(PXP_VF_BAR0_START_MSDM_ZONE_B + PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1)</u></td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_START_USDM_ZONE_B" data-ref="_M/PXP_VF_BAR0_START_USDM_ZONE_B">PXP_VF_BAR0_START_USDM_ZONE_B</dfn>           0x3600</u></td></tr>
<tr><th id="605">605</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_END_USDM_ZONE_B" data-ref="_M/PXP_VF_BAR0_END_USDM_ZONE_B">PXP_VF_BAR0_END_USDM_ZONE_B</dfn>             \</u></td></tr>
<tr><th id="606">606</th><td><u>	(PXP_VF_BAR0_START_USDM_ZONE_B + PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1)</u></td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_START_XSDM_ZONE_B" data-ref="_M/PXP_VF_BAR0_START_XSDM_ZONE_B">PXP_VF_BAR0_START_XSDM_ZONE_B</dfn>           0x3800</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_END_XSDM_ZONE_B" data-ref="_M/PXP_VF_BAR0_END_XSDM_ZONE_B">PXP_VF_BAR0_END_XSDM_ZONE_B</dfn>             \</u></td></tr>
<tr><th id="610">610</th><td><u>	(PXP_VF_BAR0_START_XSDM_ZONE_B + PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1)</u></td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_START_YSDM_ZONE_B" data-ref="_M/PXP_VF_BAR0_START_YSDM_ZONE_B">PXP_VF_BAR0_START_YSDM_ZONE_B</dfn>           0x3a00</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_END_YSDM_ZONE_B" data-ref="_M/PXP_VF_BAR0_END_YSDM_ZONE_B">PXP_VF_BAR0_END_YSDM_ZONE_B</dfn>             \</u></td></tr>
<tr><th id="614">614</th><td><u>	(PXP_VF_BAR0_START_YSDM_ZONE_B + PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1)</u></td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_START_PSDM_ZONE_B" data-ref="_M/PXP_VF_BAR0_START_PSDM_ZONE_B">PXP_VF_BAR0_START_PSDM_ZONE_B</dfn>           0x3c00</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_END_PSDM_ZONE_B" data-ref="_M/PXP_VF_BAR0_END_PSDM_ZONE_B">PXP_VF_BAR0_END_PSDM_ZONE_B</dfn>             \</u></td></tr>
<tr><th id="618">618</th><td><u>	(PXP_VF_BAR0_START_PSDM_ZONE_B + PXP_VF_BAR0_SDM_LENGTH_ZONE_B - 1)</u></td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_START_GRC" data-ref="_M/PXP_VF_BAR0_START_GRC">PXP_VF_BAR0_START_GRC</dfn>                   0x3E00</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_GRC_LENGTH" data-ref="_M/PXP_VF_BAR0_GRC_LENGTH">PXP_VF_BAR0_GRC_LENGTH</dfn>                  0x200</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_END_GRC" data-ref="_M/PXP_VF_BAR0_END_GRC">PXP_VF_BAR0_END_GRC</dfn>                     \</u></td></tr>
<tr><th id="623">623</th><td><u>	(PXP_VF_BAR0_START_GRC + PXP_VF_BAR0_GRC_LENGTH - 1)</u></td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_START_SDM_ZONE_A" data-ref="_M/PXP_VF_BAR0_START_SDM_ZONE_A">PXP_VF_BAR0_START_SDM_ZONE_A</dfn>            0x4000</u></td></tr>
<tr><th id="626">626</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_END_SDM_ZONE_A" data-ref="_M/PXP_VF_BAR0_END_SDM_ZONE_A">PXP_VF_BAR0_END_SDM_ZONE_A</dfn>              0x10000</u></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_START_IGU2" data-ref="_M/PXP_VF_BAR0_START_IGU2">PXP_VF_BAR0_START_IGU2</dfn>                   0x10000</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_IGU2_LENGTH" data-ref="_M/PXP_VF_BAR0_IGU2_LENGTH">PXP_VF_BAR0_IGU2_LENGTH</dfn>                  0xD000</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_END_IGU2" data-ref="_M/PXP_VF_BAR0_END_IGU2">PXP_VF_BAR0_END_IGU2</dfn>                     \</u></td></tr>
<tr><th id="631">631</th><td><u>	(PXP_VF_BAR0_START_IGU2 + PXP_VF_BAR0_IGU2_LENGTH - 1)</u></td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_BAR0_GRC_WINDOW_LENGTH" data-ref="_M/PXP_VF_BAR0_GRC_WINDOW_LENGTH">PXP_VF_BAR0_GRC_WINDOW_LENGTH</dfn>           32</u></td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/PXP_ILT_PAGE_SIZE_NUM_BITS_MIN" data-ref="_M/PXP_ILT_PAGE_SIZE_NUM_BITS_MIN">PXP_ILT_PAGE_SIZE_NUM_BITS_MIN</dfn>          12</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/PXP_ILT_BLOCK_FACTOR_MULTIPLIER" data-ref="_M/PXP_ILT_BLOCK_FACTOR_MULTIPLIER">PXP_ILT_BLOCK_FACTOR_MULTIPLIER</dfn>         1024</u></td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><i>// ILT Records</i></td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/PXP_NUM_ILT_RECORDS_BB" data-ref="_M/PXP_NUM_ILT_RECORDS_BB">PXP_NUM_ILT_RECORDS_BB</dfn> 7600</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/PXP_NUM_ILT_RECORDS_K2" data-ref="_M/PXP_NUM_ILT_RECORDS_K2">PXP_NUM_ILT_RECORDS_K2</dfn> 11000</u></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_ILT_RECORDS" data-ref="_M/MAX_NUM_ILT_RECORDS">MAX_NUM_ILT_RECORDS</dfn> \</u></td></tr>
<tr><th id="642">642</th><td><u>	OSAL_MAX_T(PXP_NUM_ILT_RECORDS_BB, PXP_NUM_ILT_RECORDS_K2)</u></td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td><u>#define <dfn class="macro" id="_M/PXP_NUM_ILT_RECORDS_E5" data-ref="_M/PXP_NUM_ILT_RECORDS_E5">PXP_NUM_ILT_RECORDS_E5</dfn> 13664</u></td></tr>
<tr><th id="645">645</th><td></td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td><i>// Host Interface</i></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/PXP_QUEUES_ZONE_MAX_NUM_E4" data-ref="_M/PXP_QUEUES_ZONE_MAX_NUM_E4">PXP_QUEUES_ZONE_MAX_NUM_E4</dfn>	320</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/PXP_QUEUES_ZONE_MAX_NUM_E5" data-ref="_M/PXP_QUEUES_ZONE_MAX_NUM_E5">PXP_QUEUES_ZONE_MAX_NUM_E5</dfn>	512</u></td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td><i>/*****************/</i></td></tr>
<tr><th id="653">653</th><td><i>/* PRM CONSTANTS */</i></td></tr>
<tr><th id="654">654</th><td><i>/*****************/</i></td></tr>
<tr><th id="655">655</th><td><u>#define <dfn class="macro" id="_M/PRM_DMA_PAD_BYTES_NUM" data-ref="_M/PRM_DMA_PAD_BYTES_NUM">PRM_DMA_PAD_BYTES_NUM</dfn>  2</u></td></tr>
<tr><th id="656">656</th><td><i>/*****************/</i></td></tr>
<tr><th id="657">657</th><td><i>/* SDMs CONSTANTS  */</i></td></tr>
<tr><th id="658">658</th><td><i>/*****************/</i></td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td><u>#define <dfn class="macro" id="_M/SDM_OP_GEN_TRIG_NONE" data-ref="_M/SDM_OP_GEN_TRIG_NONE">SDM_OP_GEN_TRIG_NONE</dfn>			0</u></td></tr>
<tr><th id="662">662</th><td><u>#define <dfn class="macro" id="_M/SDM_OP_GEN_TRIG_WAKE_THREAD" data-ref="_M/SDM_OP_GEN_TRIG_WAKE_THREAD">SDM_OP_GEN_TRIG_WAKE_THREAD</dfn>		1</u></td></tr>
<tr><th id="663">663</th><td><u>#define <dfn class="macro" id="_M/SDM_OP_GEN_TRIG_AGG_INT" data-ref="_M/SDM_OP_GEN_TRIG_AGG_INT">SDM_OP_GEN_TRIG_AGG_INT</dfn>			2</u></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/SDM_OP_GEN_TRIG_LOADER" data-ref="_M/SDM_OP_GEN_TRIG_LOADER">SDM_OP_GEN_TRIG_LOADER</dfn>			4</u></td></tr>
<tr><th id="665">665</th><td><u>#define <dfn class="macro" id="_M/SDM_OP_GEN_TRIG_INDICATE_ERROR" data-ref="_M/SDM_OP_GEN_TRIG_INDICATE_ERROR">SDM_OP_GEN_TRIG_INDICATE_ERROR</dfn>	6</u></td></tr>
<tr><th id="666">666</th><td><u>#define <dfn class="macro" id="_M/SDM_OP_GEN_TRIG_INC_ORDER_CNT" data-ref="_M/SDM_OP_GEN_TRIG_INC_ORDER_CNT">SDM_OP_GEN_TRIG_INC_ORDER_CNT</dfn>	9</u></td></tr>
<tr><th id="667">667</th><td></td></tr>
<tr><th id="668">668</th><td><i>/***********************************************************/</i></td></tr>
<tr><th id="669">669</th><td><i>/* Completion types                                        */</i></td></tr>
<tr><th id="670">670</th><td><i>/***********************************************************/</i></td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td><u>#define <dfn class="macro" id="_M/SDM_COMP_TYPE_NONE" data-ref="_M/SDM_COMP_TYPE_NONE">SDM_COMP_TYPE_NONE</dfn>		0</u></td></tr>
<tr><th id="673">673</th><td><u>#define <dfn class="macro" id="_M/SDM_COMP_TYPE_WAKE_THREAD" data-ref="_M/SDM_COMP_TYPE_WAKE_THREAD">SDM_COMP_TYPE_WAKE_THREAD</dfn>	1</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/SDM_COMP_TYPE_AGG_INT" data-ref="_M/SDM_COMP_TYPE_AGG_INT">SDM_COMP_TYPE_AGG_INT</dfn>		2</u></td></tr>
<tr><th id="675">675</th><td><i>/* Send direct message to local CM and/or remote CMs. Destinations are defined</i></td></tr>
<tr><th id="676">676</th><td><i> * by vector in CompParams.</i></td></tr>
<tr><th id="677">677</th><td><i> */</i></td></tr>
<tr><th id="678">678</th><td><u>#define <dfn class="macro" id="_M/SDM_COMP_TYPE_CM" data-ref="_M/SDM_COMP_TYPE_CM">SDM_COMP_TYPE_CM</dfn>		3</u></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/SDM_COMP_TYPE_LOADER" data-ref="_M/SDM_COMP_TYPE_LOADER">SDM_COMP_TYPE_LOADER</dfn>		4</u></td></tr>
<tr><th id="680">680</th><td><i>/* Send direct message to PXP (like "internal write" command) to write to remote</i></td></tr>
<tr><th id="681">681</th><td><i> * Storm RAM via remote SDM</i></td></tr>
<tr><th id="682">682</th><td><i> */</i></td></tr>
<tr><th id="683">683</th><td><u>#define <dfn class="macro" id="_M/SDM_COMP_TYPE_PXP" data-ref="_M/SDM_COMP_TYPE_PXP">SDM_COMP_TYPE_PXP</dfn>		5</u></td></tr>
<tr><th id="684">684</th><td><i>/* Indicate error per thread */</i></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/SDM_COMP_TYPE_INDICATE_ERROR" data-ref="_M/SDM_COMP_TYPE_INDICATE_ERROR">SDM_COMP_TYPE_INDICATE_ERROR</dfn>	6</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/SDM_COMP_TYPE_RELEASE_THREAD" data-ref="_M/SDM_COMP_TYPE_RELEASE_THREAD">SDM_COMP_TYPE_RELEASE_THREAD</dfn>	7</u></td></tr>
<tr><th id="687">687</th><td><i>/* Write to local RAM as a completion */</i></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/SDM_COMP_TYPE_RAM" data-ref="_M/SDM_COMP_TYPE_RAM">SDM_COMP_TYPE_RAM</dfn>		8</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/SDM_COMP_TYPE_INC_ORDER_CNT" data-ref="_M/SDM_COMP_TYPE_INC_ORDER_CNT">SDM_COMP_TYPE_INC_ORDER_CNT</dfn>	9 /* Applicable only for E4 */</u></td></tr>
<tr><th id="690">690</th><td></td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td><i>/******************/</i></td></tr>
<tr><th id="693">693</th><td><i>/* PBF CONSTANTS  */</i></td></tr>
<tr><th id="694">694</th><td><i>/******************/</i></td></tr>
<tr><th id="695">695</th><td></td></tr>
<tr><th id="696">696</th><td><i>/* Number of PBF command queue lines. Each line is 32B. */</i></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/PBF_MAX_CMD_LINES_E4" data-ref="_M/PBF_MAX_CMD_LINES_E4">PBF_MAX_CMD_LINES_E4</dfn> 3328</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/PBF_MAX_CMD_LINES_E5" data-ref="_M/PBF_MAX_CMD_LINES_E5">PBF_MAX_CMD_LINES_E5</dfn> 5280</u></td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td><i>/* Number of BTB blocks. Each block is 256B. */</i></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/BTB_MAX_BLOCKS" data-ref="_M/BTB_MAX_BLOCKS">BTB_MAX_BLOCKS</dfn> 1440</u></td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td><i>/*****************/</i></td></tr>
<tr><th id="704">704</th><td><i>/* PRS CONSTANTS */</i></td></tr>
<tr><th id="705">705</th><td><i>/*****************/</i></td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/PRS_GFT_CAM_LINES_NO_MATCH" data-ref="_M/PRS_GFT_CAM_LINES_NO_MATCH">PRS_GFT_CAM_LINES_NO_MATCH</dfn>  31</u></td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td><i>/*</i></td></tr>
<tr><th id="710">710</th><td><i> * Interrupt coalescing TimeSet</i></td></tr>
<tr><th id="711">711</th><td><i> */</i></td></tr>
<tr><th id="712">712</th><td><b>struct</b> <dfn class="type def" id="coalescing_timeset" title='coalescing_timeset' data-ref="coalescing_timeset">coalescing_timeset</dfn> {</td></tr>
<tr><th id="713">713</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="coalescing_timeset::value" title='coalescing_timeset::value' data-ref="coalescing_timeset::value">value</dfn>;</td></tr>
<tr><th id="714">714</th><td><i>/* Interrupt coalescing TimeSet (timeout_ticks = TimeSet shl (TimerRes+1)) */</i></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/COALESCING_TIMESET_TIMESET_MASK" data-ref="_M/COALESCING_TIMESET_TIMESET_MASK">COALESCING_TIMESET_TIMESET_MASK</dfn>  0x7F</u></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/COALESCING_TIMESET_TIMESET_SHIFT" data-ref="_M/COALESCING_TIMESET_TIMESET_SHIFT">COALESCING_TIMESET_TIMESET_SHIFT</dfn> 0</u></td></tr>
<tr><th id="717">717</th><td><i>/* Only if this flag is set, timeset will take effect */</i></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/COALESCING_TIMESET_VALID_MASK" data-ref="_M/COALESCING_TIMESET_VALID_MASK">COALESCING_TIMESET_VALID_MASK</dfn>    0x1</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/COALESCING_TIMESET_VALID_SHIFT" data-ref="_M/COALESCING_TIMESET_VALID_SHIFT">COALESCING_TIMESET_VALID_SHIFT</dfn>   7</u></td></tr>
<tr><th id="720">720</th><td>};</td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td><b>struct</b> <dfn class="type def" id="common_queue_zone" title='common_queue_zone' data-ref="common_queue_zone">common_queue_zone</dfn> {</td></tr>
<tr><th id="723">723</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="common_queue_zone::ring_drv_data_consumer" title='common_queue_zone::ring_drv_data_consumer' data-ref="common_queue_zone::ring_drv_data_consumer">ring_drv_data_consumer</dfn>;</td></tr>
<tr><th id="724">724</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="common_queue_zone::reserved" title='common_queue_zone::reserved' data-ref="common_queue_zone::reserved">reserved</dfn>;</td></tr>
<tr><th id="725">725</th><td>};</td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><i>/*</i></td></tr>
<tr><th id="728">728</th><td><i> * ETH Rx producers data</i></td></tr>
<tr><th id="729">729</th><td><i> */</i></td></tr>
<tr><th id="730">730</th><td><b>struct</b> <dfn class="type def" id="eth_rx_prod_data" title='eth_rx_prod_data' data-ref="eth_rx_prod_data">eth_rx_prod_data</dfn> {</td></tr>
<tr><th id="731">731</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_rx_prod_data::bd_prod" title='eth_rx_prod_data::bd_prod' data-ref="eth_rx_prod_data::bd_prod">bd_prod</dfn> <i>/* BD producer. */</i>;</td></tr>
<tr><th id="732">732</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_rx_prod_data::cqe_prod" title='eth_rx_prod_data::cqe_prod' data-ref="eth_rx_prod_data::cqe_prod">cqe_prod</dfn> <i>/* CQE producer. */</i>;</td></tr>
<tr><th id="733">733</th><td>};</td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><b>struct</b> <dfn class="type def" id="tcp_ulp_connect_done_params" title='tcp_ulp_connect_done_params' data-ref="tcp_ulp_connect_done_params">tcp_ulp_connect_done_params</dfn> {</td></tr>
<tr><th id="737">737</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tcp_ulp_connect_done_params::mss" title='tcp_ulp_connect_done_params::mss' data-ref="tcp_ulp_connect_done_params::mss">mss</dfn>;</td></tr>
<tr><th id="738">738</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="tcp_ulp_connect_done_params::snd_wnd_scale" title='tcp_ulp_connect_done_params::snd_wnd_scale' data-ref="tcp_ulp_connect_done_params::snd_wnd_scale">snd_wnd_scale</dfn>;</td></tr>
<tr><th id="739">739</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="tcp_ulp_connect_done_params::flags" title='tcp_ulp_connect_done_params::flags' data-ref="tcp_ulp_connect_done_params::flags">flags</dfn>;</td></tr>
<tr><th id="740">740</th><td><u>#define <dfn class="macro" id="_M/TCP_ULP_CONNECT_DONE_PARAMS_TS_EN_MASK" data-ref="_M/TCP_ULP_CONNECT_DONE_PARAMS_TS_EN_MASK">TCP_ULP_CONNECT_DONE_PARAMS_TS_EN_MASK</dfn>     0x1</u></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/TCP_ULP_CONNECT_DONE_PARAMS_TS_EN_SHIFT" data-ref="_M/TCP_ULP_CONNECT_DONE_PARAMS_TS_EN_SHIFT">TCP_ULP_CONNECT_DONE_PARAMS_TS_EN_SHIFT</dfn>    0</u></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/TCP_ULP_CONNECT_DONE_PARAMS_RESERVED_MASK" data-ref="_M/TCP_ULP_CONNECT_DONE_PARAMS_RESERVED_MASK">TCP_ULP_CONNECT_DONE_PARAMS_RESERVED_MASK</dfn>  0x7F</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/TCP_ULP_CONNECT_DONE_PARAMS_RESERVED_SHIFT" data-ref="_M/TCP_ULP_CONNECT_DONE_PARAMS_RESERVED_SHIFT">TCP_ULP_CONNECT_DONE_PARAMS_RESERVED_SHIFT</dfn> 1</u></td></tr>
<tr><th id="744">744</th><td>};</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td><b>struct</b> <dfn class="type def" id="iscsi_connect_done_results" title='iscsi_connect_done_results' data-ref="iscsi_connect_done_results">iscsi_connect_done_results</dfn> {</td></tr>
<tr><th id="747">747</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="iscsi_connect_done_results::icid" title='iscsi_connect_done_results::icid' data-ref="iscsi_connect_done_results::icid">icid</dfn> <i>/* Context ID of the connection */</i>;</td></tr>
<tr><th id="748">748</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="iscsi_connect_done_results::conn_id" title='iscsi_connect_done_results::conn_id' data-ref="iscsi_connect_done_results::conn_id">conn_id</dfn> <i>/* Driver connection ID */</i>;</td></tr>
<tr><th id="749">749</th><td><i>/* decided tcp params after connect done */</i></td></tr>
<tr><th id="750">750</th><td>	<b>struct</b> <a class="type" href="#tcp_ulp_connect_done_params" title='tcp_ulp_connect_done_params' data-ref="tcp_ulp_connect_done_params">tcp_ulp_connect_done_params</a> <dfn class="decl field" id="iscsi_connect_done_results::params" title='iscsi_connect_done_results::params' data-ref="iscsi_connect_done_results::params">params</dfn>;</td></tr>
<tr><th id="751">751</th><td>};</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td></td></tr>
<tr><th id="754">754</th><td><b>struct</b> <dfn class="type def" id="iscsi_eqe_data" title='iscsi_eqe_data' data-ref="iscsi_eqe_data">iscsi_eqe_data</dfn> {</td></tr>
<tr><th id="755">755</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="iscsi_eqe_data::icid" title='iscsi_eqe_data::icid' data-ref="iscsi_eqe_data::icid">icid</dfn> <i>/* Context ID of the connection */</i>;</td></tr>
<tr><th id="756">756</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="iscsi_eqe_data::conn_id" title='iscsi_eqe_data::conn_id' data-ref="iscsi_eqe_data::conn_id">conn_id</dfn> <i>/* Driver connection ID */</i>;</td></tr>
<tr><th id="757">757</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="iscsi_eqe_data::reserved" title='iscsi_eqe_data::reserved' data-ref="iscsi_eqe_data::reserved">reserved</dfn>;</td></tr>
<tr><th id="758">758</th><td><i>/* error code - relevant only if the opcode indicates its an error */</i></td></tr>
<tr><th id="759">759</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="iscsi_eqe_data::error_code" title='iscsi_eqe_data::error_code' data-ref="iscsi_eqe_data::error_code">error_code</dfn>;</td></tr>
<tr><th id="760">760</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="iscsi_eqe_data::error_pdu_opcode_reserved" title='iscsi_eqe_data::error_pdu_opcode_reserved' data-ref="iscsi_eqe_data::error_pdu_opcode_reserved">error_pdu_opcode_reserved</dfn>;</td></tr>
<tr><th id="761">761</th><td><i>/* The processed PDUs opcode on which happened the error - updated for specific</i></td></tr>
<tr><th id="762">762</th><td><i> * error codes, by default=0xFF</i></td></tr>
<tr><th id="763">763</th><td><i> */</i></td></tr>
<tr><th id="764">764</th><td><u>#define <dfn class="macro" id="_M/ISCSI_EQE_DATA_ERROR_PDU_OPCODE_MASK" data-ref="_M/ISCSI_EQE_DATA_ERROR_PDU_OPCODE_MASK">ISCSI_EQE_DATA_ERROR_PDU_OPCODE_MASK</dfn>        0x3F</u></td></tr>
<tr><th id="765">765</th><td><u>#define <dfn class="macro" id="_M/ISCSI_EQE_DATA_ERROR_PDU_OPCODE_SHIFT" data-ref="_M/ISCSI_EQE_DATA_ERROR_PDU_OPCODE_SHIFT">ISCSI_EQE_DATA_ERROR_PDU_OPCODE_SHIFT</dfn>       0</u></td></tr>
<tr><th id="766">766</th><td><i>/* Indication for driver is the error_pdu_opcode field has valid value */</i></td></tr>
<tr><th id="767">767</th><td><u>#define <dfn class="macro" id="_M/ISCSI_EQE_DATA_ERROR_PDU_OPCODE_VALID_MASK" data-ref="_M/ISCSI_EQE_DATA_ERROR_PDU_OPCODE_VALID_MASK">ISCSI_EQE_DATA_ERROR_PDU_OPCODE_VALID_MASK</dfn>  0x1</u></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/ISCSI_EQE_DATA_ERROR_PDU_OPCODE_VALID_SHIFT" data-ref="_M/ISCSI_EQE_DATA_ERROR_PDU_OPCODE_VALID_SHIFT">ISCSI_EQE_DATA_ERROR_PDU_OPCODE_VALID_SHIFT</dfn> 6</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/ISCSI_EQE_DATA_RESERVED0_MASK" data-ref="_M/ISCSI_EQE_DATA_RESERVED0_MASK">ISCSI_EQE_DATA_RESERVED0_MASK</dfn>               0x1</u></td></tr>
<tr><th id="770">770</th><td><u>#define <dfn class="macro" id="_M/ISCSI_EQE_DATA_RESERVED0_SHIFT" data-ref="_M/ISCSI_EQE_DATA_RESERVED0_SHIFT">ISCSI_EQE_DATA_RESERVED0_SHIFT</dfn>              7</u></td></tr>
<tr><th id="771">771</th><td>};</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><i>/*</i></td></tr>
<tr><th id="775">775</th><td><i> * Multi function mode</i></td></tr>
<tr><th id="776">776</th><td><i> */</i></td></tr>
<tr><th id="777">777</th><td><b>enum</b> <dfn class="type def" id="mf_mode" title='mf_mode' data-ref="mf_mode">mf_mode</dfn> {</td></tr>
<tr><th id="778">778</th><td>	<dfn class="enum" id="ERROR_MODE" title='ERROR_MODE' data-ref="ERROR_MODE">ERROR_MODE</dfn> <i>/* Unsupported mode */</i>,</td></tr>
<tr><th id="779">779</th><td>	<dfn class="enum" id="MF_OVLAN" title='MF_OVLAN' data-ref="MF_OVLAN">MF_OVLAN</dfn> <i>/* Multi function based on outer VLAN */</i>,</td></tr>
<tr><th id="780">780</th><td>	<dfn class="enum" id="MF_NPAR" title='MF_NPAR' data-ref="MF_NPAR">MF_NPAR</dfn> <i>/* Multi function based on MAC address (NIC partitioning) */</i>,</td></tr>
<tr><th id="781">781</th><td>	<dfn class="enum" id="MAX_MF_MODE" title='MAX_MF_MODE' data-ref="MAX_MF_MODE">MAX_MF_MODE</dfn></td></tr>
<tr><th id="782">782</th><td>};</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td><i>/* Per-protocol connection types */</i></td></tr>
<tr><th id="785">785</th><td><b>enum</b> <dfn class="type def" id="protocol_type" title='protocol_type' data-ref="protocol_type">protocol_type</dfn> {</td></tr>
<tr><th id="786">786</th><td>	<dfn class="enum" id="PROTOCOLID_ISCSI" title='PROTOCOLID_ISCSI' data-ref="PROTOCOLID_ISCSI">PROTOCOLID_ISCSI</dfn> <i>/* iSCSI */</i>,</td></tr>
<tr><th id="787">787</th><td>	<dfn class="enum" id="PROTOCOLID_FCOE" title='PROTOCOLID_FCOE' data-ref="PROTOCOLID_FCOE">PROTOCOLID_FCOE</dfn> <i>/* FCoE */</i>,</td></tr>
<tr><th id="788">788</th><td>	<dfn class="enum" id="PROTOCOLID_ROCE" title='PROTOCOLID_ROCE' data-ref="PROTOCOLID_ROCE">PROTOCOLID_ROCE</dfn> <i>/* RoCE */</i>,</td></tr>
<tr><th id="789">789</th><td>	<dfn class="enum" id="PROTOCOLID_CORE" title='PROTOCOLID_CORE' data-ref="PROTOCOLID_CORE">PROTOCOLID_CORE</dfn> <i>/* Core (light L2, slow path core) */</i>,</td></tr>
<tr><th id="790">790</th><td>	<dfn class="enum" id="PROTOCOLID_ETH" title='PROTOCOLID_ETH' data-ref="PROTOCOLID_ETH">PROTOCOLID_ETH</dfn> <i>/* Ethernet */</i>,</td></tr>
<tr><th id="791">791</th><td>	<dfn class="enum" id="PROTOCOLID_IWARP" title='PROTOCOLID_IWARP' data-ref="PROTOCOLID_IWARP">PROTOCOLID_IWARP</dfn> <i>/* iWARP */</i>,</td></tr>
<tr><th id="792">792</th><td>	<dfn class="enum" id="PROTOCOLID_TOE" title='PROTOCOLID_TOE' data-ref="PROTOCOLID_TOE">PROTOCOLID_TOE</dfn> <i>/* TOE */</i>,</td></tr>
<tr><th id="793">793</th><td>	<dfn class="enum" id="PROTOCOLID_PREROCE" title='PROTOCOLID_PREROCE' data-ref="PROTOCOLID_PREROCE">PROTOCOLID_PREROCE</dfn> <i>/* Pre (tapeout) RoCE */</i>,</td></tr>
<tr><th id="794">794</th><td>	<dfn class="enum" id="PROTOCOLID_COMMON" title='PROTOCOLID_COMMON' data-ref="PROTOCOLID_COMMON">PROTOCOLID_COMMON</dfn> <i>/* ProtocolCommon */</i>,</td></tr>
<tr><th id="795">795</th><td>	<dfn class="enum" id="PROTOCOLID_TCP" title='PROTOCOLID_TCP' data-ref="PROTOCOLID_TCP">PROTOCOLID_TCP</dfn> <i>/* TCP */</i>,</td></tr>
<tr><th id="796">796</th><td>	<dfn class="enum" id="MAX_PROTOCOL_TYPE" title='MAX_PROTOCOL_TYPE' data-ref="MAX_PROTOCOL_TYPE">MAX_PROTOCOL_TYPE</dfn></td></tr>
<tr><th id="797">797</th><td>};</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td></td></tr>
<tr><th id="800">800</th><td><b>struct</b> <dfn class="type def" id="regpair" title='regpair' data-ref="regpair">regpair</dfn> {</td></tr>
<tr><th id="801">801</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="regpair::lo" title='regpair::lo' data-ref="regpair::lo">lo</dfn> <i>/* low word for reg-pair */</i>;</td></tr>
<tr><th id="802">802</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="regpair::hi" title='regpair::hi' data-ref="regpair::hi">hi</dfn> <i>/* high word for reg-pair */</i>;</td></tr>
<tr><th id="803">803</th><td>};</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><i>/*</i></td></tr>
<tr><th id="808">808</th><td><i> * Ustorm Queue Zone</i></td></tr>
<tr><th id="809">809</th><td><i> */</i></td></tr>
<tr><th id="810">810</th><td><b>struct</b> <dfn class="type def" id="ustorm_eth_queue_zone" title='ustorm_eth_queue_zone' data-ref="ustorm_eth_queue_zone">ustorm_eth_queue_zone</dfn> {</td></tr>
<tr><th id="811">811</th><td><i>/* Rx interrupt coalescing TimeSet */</i></td></tr>
<tr><th id="812">812</th><td>	<b>struct</b> <a class="type" href="#coalescing_timeset" title='coalescing_timeset' data-ref="coalescing_timeset">coalescing_timeset</a> <dfn class="decl field" id="ustorm_eth_queue_zone::int_coalescing_timeset" title='ustorm_eth_queue_zone::int_coalescing_timeset' data-ref="ustorm_eth_queue_zone::int_coalescing_timeset">int_coalescing_timeset</dfn>;</td></tr>
<tr><th id="813">813</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="ustorm_eth_queue_zone::reserved" title='ustorm_eth_queue_zone::reserved' data-ref="ustorm_eth_queue_zone::reserved">reserved</dfn>[<var>3</var>];</td></tr>
<tr><th id="814">814</th><td>};</td></tr>
<tr><th id="815">815</th><td></td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td><b>struct</b> <dfn class="type def" id="ustorm_queue_zone" title='ustorm_queue_zone' data-ref="ustorm_queue_zone">ustorm_queue_zone</dfn> {</td></tr>
<tr><th id="818">818</th><td>	<b>struct</b> <a class="type" href="#ustorm_eth_queue_zone" title='ustorm_eth_queue_zone' data-ref="ustorm_eth_queue_zone">ustorm_eth_queue_zone</a> <dfn class="decl field" id="ustorm_queue_zone::eth" title='ustorm_queue_zone::eth' data-ref="ustorm_queue_zone::eth">eth</dfn>;</td></tr>
<tr><th id="819">819</th><td>	<b>struct</b> <a class="type" href="#common_queue_zone" title='common_queue_zone' data-ref="common_queue_zone">common_queue_zone</a> <dfn class="decl field" id="ustorm_queue_zone::common" title='ustorm_queue_zone::common' data-ref="ustorm_queue_zone::common">common</dfn>;</td></tr>
<tr><th id="820">820</th><td>};</td></tr>
<tr><th id="821">821</th><td></td></tr>
<tr><th id="822">822</th><td><i>/* status block structure */</i></td></tr>
<tr><th id="823">823</th><td><b>struct</b> <dfn class="type def" id="cau_pi_entry" title='cau_pi_entry' data-ref="cau_pi_entry">cau_pi_entry</dfn> {</td></tr>
<tr><th id="824">824</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="cau_pi_entry::prod" title='cau_pi_entry::prod' data-ref="cau_pi_entry::prod">prod</dfn>;</td></tr>
<tr><th id="825">825</th><td><i>/* A per protocol indexPROD value. */</i></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/CAU_PI_ENTRY_PROD_VAL_MASK" data-ref="_M/CAU_PI_ENTRY_PROD_VAL_MASK">CAU_PI_ENTRY_PROD_VAL_MASK</dfn>    0xFFFF</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/CAU_PI_ENTRY_PROD_VAL_SHIFT" data-ref="_M/CAU_PI_ENTRY_PROD_VAL_SHIFT">CAU_PI_ENTRY_PROD_VAL_SHIFT</dfn>   0</u></td></tr>
<tr><th id="828">828</th><td><i>/* This value determines the TimeSet that the PI is associated with */</i></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/CAU_PI_ENTRY_PI_TIMESET_MASK" data-ref="_M/CAU_PI_ENTRY_PI_TIMESET_MASK">CAU_PI_ENTRY_PI_TIMESET_MASK</dfn>  0x7F</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/CAU_PI_ENTRY_PI_TIMESET_SHIFT" data-ref="_M/CAU_PI_ENTRY_PI_TIMESET_SHIFT">CAU_PI_ENTRY_PI_TIMESET_SHIFT</dfn> 16</u></td></tr>
<tr><th id="831">831</th><td><i>/* Select the FSM within the SB */</i></td></tr>
<tr><th id="832">832</th><td><u>#define <dfn class="macro" id="_M/CAU_PI_ENTRY_FSM_SEL_MASK" data-ref="_M/CAU_PI_ENTRY_FSM_SEL_MASK">CAU_PI_ENTRY_FSM_SEL_MASK</dfn>     0x1</u></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/CAU_PI_ENTRY_FSM_SEL_SHIFT" data-ref="_M/CAU_PI_ENTRY_FSM_SEL_SHIFT">CAU_PI_ENTRY_FSM_SEL_SHIFT</dfn>    23</u></td></tr>
<tr><th id="834">834</th><td><i>/* Select the FSM within the SB */</i></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/CAU_PI_ENTRY_RESERVED_MASK" data-ref="_M/CAU_PI_ENTRY_RESERVED_MASK">CAU_PI_ENTRY_RESERVED_MASK</dfn>    0xFF</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/CAU_PI_ENTRY_RESERVED_SHIFT" data-ref="_M/CAU_PI_ENTRY_RESERVED_SHIFT">CAU_PI_ENTRY_RESERVED_SHIFT</dfn>   24</u></td></tr>
<tr><th id="837">837</th><td>};</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td><i>/* status block structure */</i></td></tr>
<tr><th id="840">840</th><td><b>struct</b> <dfn class="type def" id="cau_sb_entry" title='cau_sb_entry' data-ref="cau_sb_entry">cau_sb_entry</dfn> {</td></tr>
<tr><th id="841">841</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="cau_sb_entry::data" title='cau_sb_entry::data' data-ref="cau_sb_entry::data">data</dfn>;</td></tr>
<tr><th id="842">842</th><td><i>/* The SB PROD index which is sent to the IGU. */</i></td></tr>
<tr><th id="843">843</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_SB_PROD_MASK" data-ref="_M/CAU_SB_ENTRY_SB_PROD_MASK">CAU_SB_ENTRY_SB_PROD_MASK</dfn>      0xFFFFFF</u></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_SB_PROD_SHIFT" data-ref="_M/CAU_SB_ENTRY_SB_PROD_SHIFT">CAU_SB_ENTRY_SB_PROD_SHIFT</dfn>     0</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_STATE0_MASK" data-ref="_M/CAU_SB_ENTRY_STATE0_MASK">CAU_SB_ENTRY_STATE0_MASK</dfn>       0xF /* RX state */</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_STATE0_SHIFT" data-ref="_M/CAU_SB_ENTRY_STATE0_SHIFT">CAU_SB_ENTRY_STATE0_SHIFT</dfn>      24</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_STATE1_MASK" data-ref="_M/CAU_SB_ENTRY_STATE1_MASK">CAU_SB_ENTRY_STATE1_MASK</dfn>       0xF /* TX state */</u></td></tr>
<tr><th id="848">848</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_STATE1_SHIFT" data-ref="_M/CAU_SB_ENTRY_STATE1_SHIFT">CAU_SB_ENTRY_STATE1_SHIFT</dfn>      28</u></td></tr>
<tr><th id="849">849</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="cau_sb_entry::params" title='cau_sb_entry::params' data-ref="cau_sb_entry::params">params</dfn>;</td></tr>
<tr><th id="850">850</th><td><i>/* Indicates the RX TimeSet that this SB is associated with. */</i></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_SB_TIMESET0_MASK" data-ref="_M/CAU_SB_ENTRY_SB_TIMESET0_MASK">CAU_SB_ENTRY_SB_TIMESET0_MASK</dfn>  0x7F</u></td></tr>
<tr><th id="852">852</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_SB_TIMESET0_SHIFT" data-ref="_M/CAU_SB_ENTRY_SB_TIMESET0_SHIFT">CAU_SB_ENTRY_SB_TIMESET0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="853">853</th><td><i>/* Indicates the TX TimeSet that this SB is associated with. */</i></td></tr>
<tr><th id="854">854</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_SB_TIMESET1_MASK" data-ref="_M/CAU_SB_ENTRY_SB_TIMESET1_MASK">CAU_SB_ENTRY_SB_TIMESET1_MASK</dfn>  0x7F</u></td></tr>
<tr><th id="855">855</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_SB_TIMESET1_SHIFT" data-ref="_M/CAU_SB_ENTRY_SB_TIMESET1_SHIFT">CAU_SB_ENTRY_SB_TIMESET1_SHIFT</dfn> 7</u></td></tr>
<tr><th id="856">856</th><td><i>/* This value will determine the RX FSM timer resolution in ticks */</i></td></tr>
<tr><th id="857">857</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_TIMER_RES0_MASK" data-ref="_M/CAU_SB_ENTRY_TIMER_RES0_MASK">CAU_SB_ENTRY_TIMER_RES0_MASK</dfn>   0x3</u></td></tr>
<tr><th id="858">858</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_TIMER_RES0_SHIFT" data-ref="_M/CAU_SB_ENTRY_TIMER_RES0_SHIFT">CAU_SB_ENTRY_TIMER_RES0_SHIFT</dfn>  14</u></td></tr>
<tr><th id="859">859</th><td><i>/* This value will determine the TX FSM timer resolution in ticks */</i></td></tr>
<tr><th id="860">860</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_TIMER_RES1_MASK" data-ref="_M/CAU_SB_ENTRY_TIMER_RES1_MASK">CAU_SB_ENTRY_TIMER_RES1_MASK</dfn>   0x3</u></td></tr>
<tr><th id="861">861</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_TIMER_RES1_SHIFT" data-ref="_M/CAU_SB_ENTRY_TIMER_RES1_SHIFT">CAU_SB_ENTRY_TIMER_RES1_SHIFT</dfn>  16</u></td></tr>
<tr><th id="862">862</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_VF_NUMBER_MASK" data-ref="_M/CAU_SB_ENTRY_VF_NUMBER_MASK">CAU_SB_ENTRY_VF_NUMBER_MASK</dfn>    0xFF</u></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_VF_NUMBER_SHIFT" data-ref="_M/CAU_SB_ENTRY_VF_NUMBER_SHIFT">CAU_SB_ENTRY_VF_NUMBER_SHIFT</dfn>   18</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_VF_VALID_MASK" data-ref="_M/CAU_SB_ENTRY_VF_VALID_MASK">CAU_SB_ENTRY_VF_VALID_MASK</dfn>     0x1</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_VF_VALID_SHIFT" data-ref="_M/CAU_SB_ENTRY_VF_VALID_SHIFT">CAU_SB_ENTRY_VF_VALID_SHIFT</dfn>    26</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_PF_NUMBER_MASK" data-ref="_M/CAU_SB_ENTRY_PF_NUMBER_MASK">CAU_SB_ENTRY_PF_NUMBER_MASK</dfn>    0xF</u></td></tr>
<tr><th id="867">867</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_PF_NUMBER_SHIFT" data-ref="_M/CAU_SB_ENTRY_PF_NUMBER_SHIFT">CAU_SB_ENTRY_PF_NUMBER_SHIFT</dfn>   27</u></td></tr>
<tr><th id="868">868</th><td><i>/* If set then indicates that the TPH STAG is equal to the SB number. Otherwise</i></td></tr>
<tr><th id="869">869</th><td><i> * the STAG will be equal to all ones.</i></td></tr>
<tr><th id="870">870</th><td><i> */</i></td></tr>
<tr><th id="871">871</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_TPH_MASK" data-ref="_M/CAU_SB_ENTRY_TPH_MASK">CAU_SB_ENTRY_TPH_MASK</dfn>          0x1</u></td></tr>
<tr><th id="872">872</th><td><u>#define <dfn class="macro" id="_M/CAU_SB_ENTRY_TPH_SHIFT" data-ref="_M/CAU_SB_ENTRY_TPH_SHIFT">CAU_SB_ENTRY_TPH_SHIFT</dfn>         31</u></td></tr>
<tr><th id="873">873</th><td>};</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td><i>/*</i></td></tr>
<tr><th id="877">877</th><td><i> * Igu cleanup bit values to distinguish between clean or producer consumer</i></td></tr>
<tr><th id="878">878</th><td><i> * update.</i></td></tr>
<tr><th id="879">879</th><td><i> */</i></td></tr>
<tr><th id="880">880</th><td><b>enum</b> <dfn class="type def" id="command_type_bit" title='command_type_bit' data-ref="command_type_bit">command_type_bit</dfn> {</td></tr>
<tr><th id="881">881</th><td>	<dfn class="enum" id="IGU_COMMAND_TYPE_NOP" title='IGU_COMMAND_TYPE_NOP' data-ref="IGU_COMMAND_TYPE_NOP">IGU_COMMAND_TYPE_NOP</dfn> = <var>0</var>,</td></tr>
<tr><th id="882">882</th><td>	<dfn class="enum" id="IGU_COMMAND_TYPE_SET" title='IGU_COMMAND_TYPE_SET' data-ref="IGU_COMMAND_TYPE_SET">IGU_COMMAND_TYPE_SET</dfn> = <var>1</var>,</td></tr>
<tr><th id="883">883</th><td>	<dfn class="enum" id="MAX_COMMAND_TYPE_BIT" title='MAX_COMMAND_TYPE_BIT' data-ref="MAX_COMMAND_TYPE_BIT">MAX_COMMAND_TYPE_BIT</dfn></td></tr>
<tr><th id="884">884</th><td>};</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td><i>/* core doorbell data */</i></td></tr>
<tr><th id="888">888</th><td><b>struct</b> <dfn class="type def" id="core_db_data" title='core_db_data' data-ref="core_db_data">core_db_data</dfn> {</td></tr>
<tr><th id="889">889</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_db_data::params" title='core_db_data::params' data-ref="core_db_data::params">params</dfn>;</td></tr>
<tr><th id="890">890</th><td><i>/* destination of doorbell (use enum db_dest) */</i></td></tr>
<tr><th id="891">891</th><td><u>#define <dfn class="macro" id="_M/CORE_DB_DATA_DEST_MASK" data-ref="_M/CORE_DB_DATA_DEST_MASK">CORE_DB_DATA_DEST_MASK</dfn>         0x3</u></td></tr>
<tr><th id="892">892</th><td><u>#define <dfn class="macro" id="_M/CORE_DB_DATA_DEST_SHIFT" data-ref="_M/CORE_DB_DATA_DEST_SHIFT">CORE_DB_DATA_DEST_SHIFT</dfn>        0</u></td></tr>
<tr><th id="893">893</th><td><i>/* aggregative command to CM (use enum db_agg_cmd_sel) */</i></td></tr>
<tr><th id="894">894</th><td><u>#define <dfn class="macro" id="_M/CORE_DB_DATA_AGG_CMD_MASK" data-ref="_M/CORE_DB_DATA_AGG_CMD_MASK">CORE_DB_DATA_AGG_CMD_MASK</dfn>      0x3</u></td></tr>
<tr><th id="895">895</th><td><u>#define <dfn class="macro" id="_M/CORE_DB_DATA_AGG_CMD_SHIFT" data-ref="_M/CORE_DB_DATA_AGG_CMD_SHIFT">CORE_DB_DATA_AGG_CMD_SHIFT</dfn>     2</u></td></tr>
<tr><th id="896">896</th><td><u>#define <dfn class="macro" id="_M/CORE_DB_DATA_BYPASS_EN_MASK" data-ref="_M/CORE_DB_DATA_BYPASS_EN_MASK">CORE_DB_DATA_BYPASS_EN_MASK</dfn>    0x1 /* enable QM bypass */</u></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/CORE_DB_DATA_BYPASS_EN_SHIFT" data-ref="_M/CORE_DB_DATA_BYPASS_EN_SHIFT">CORE_DB_DATA_BYPASS_EN_SHIFT</dfn>   4</u></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/CORE_DB_DATA_RESERVED_MASK" data-ref="_M/CORE_DB_DATA_RESERVED_MASK">CORE_DB_DATA_RESERVED_MASK</dfn>     0x1</u></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/CORE_DB_DATA_RESERVED_SHIFT" data-ref="_M/CORE_DB_DATA_RESERVED_SHIFT">CORE_DB_DATA_RESERVED_SHIFT</dfn>    5</u></td></tr>
<tr><th id="900">900</th><td><i>/* aggregative value selection */</i></td></tr>
<tr><th id="901">901</th><td><u>#define <dfn class="macro" id="_M/CORE_DB_DATA_AGG_VAL_SEL_MASK" data-ref="_M/CORE_DB_DATA_AGG_VAL_SEL_MASK">CORE_DB_DATA_AGG_VAL_SEL_MASK</dfn>  0x3</u></td></tr>
<tr><th id="902">902</th><td><u>#define <dfn class="macro" id="_M/CORE_DB_DATA_AGG_VAL_SEL_SHIFT" data-ref="_M/CORE_DB_DATA_AGG_VAL_SEL_SHIFT">CORE_DB_DATA_AGG_VAL_SEL_SHIFT</dfn> 6</u></td></tr>
<tr><th id="903">903</th><td><i>/* bit for every DQ counter flags in CM context that DQ can increment */</i></td></tr>
<tr><th id="904">904</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>	<dfn class="decl field" id="core_db_data::agg_flags" title='core_db_data::agg_flags' data-ref="core_db_data::agg_flags">agg_flags</dfn>;</td></tr>
<tr><th id="905">905</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a>	<dfn class="decl field" id="core_db_data::spq_prod" title='core_db_data::spq_prod' data-ref="core_db_data::spq_prod">spq_prod</dfn>;</td></tr>
<tr><th id="906">906</th><td>};</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td><i>/* Enum of doorbell aggregative command selection */</i></td></tr>
<tr><th id="909">909</th><td><b>enum</b> <dfn class="type def" id="db_agg_cmd_sel" title='db_agg_cmd_sel' data-ref="db_agg_cmd_sel">db_agg_cmd_sel</dfn> {</td></tr>
<tr><th id="910">910</th><td>	<dfn class="enum" id="DB_AGG_CMD_NOP" title='DB_AGG_CMD_NOP' data-ref="DB_AGG_CMD_NOP">DB_AGG_CMD_NOP</dfn> <i>/* No operation */</i>,</td></tr>
<tr><th id="911">911</th><td>	<dfn class="enum" id="DB_AGG_CMD_SET" title='DB_AGG_CMD_SET' data-ref="DB_AGG_CMD_SET">DB_AGG_CMD_SET</dfn> <i>/* Set the value */</i>,</td></tr>
<tr><th id="912">912</th><td>	<dfn class="enum" id="DB_AGG_CMD_ADD" title='DB_AGG_CMD_ADD' data-ref="DB_AGG_CMD_ADD">DB_AGG_CMD_ADD</dfn> <i>/* Add the value */</i>,</td></tr>
<tr><th id="913">913</th><td>	<dfn class="enum" id="DB_AGG_CMD_MAX" title='DB_AGG_CMD_MAX' data-ref="DB_AGG_CMD_MAX">DB_AGG_CMD_MAX</dfn> <i>/* Set max of current and new value */</i>,</td></tr>
<tr><th id="914">914</th><td>	<dfn class="enum" id="MAX_DB_AGG_CMD_SEL" title='MAX_DB_AGG_CMD_SEL' data-ref="MAX_DB_AGG_CMD_SEL">MAX_DB_AGG_CMD_SEL</dfn></td></tr>
<tr><th id="915">915</th><td>};</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td><i>/* Enum of doorbell destination */</i></td></tr>
<tr><th id="918">918</th><td><b>enum</b> <dfn class="type def" id="db_dest" title='db_dest' data-ref="db_dest">db_dest</dfn> {</td></tr>
<tr><th id="919">919</th><td>	<dfn class="enum" id="DB_DEST_XCM" title='DB_DEST_XCM' data-ref="DB_DEST_XCM">DB_DEST_XCM</dfn> <i>/* TX doorbell to XCM */</i>,</td></tr>
<tr><th id="920">920</th><td>	<dfn class="enum" id="DB_DEST_UCM" title='DB_DEST_UCM' data-ref="DB_DEST_UCM">DB_DEST_UCM</dfn> <i>/* RX doorbell to UCM */</i>,</td></tr>
<tr><th id="921">921</th><td>	<dfn class="enum" id="DB_DEST_TCM" title='DB_DEST_TCM' data-ref="DB_DEST_TCM">DB_DEST_TCM</dfn> <i>/* RX doorbell to TCM */</i>,</td></tr>
<tr><th id="922">922</th><td>	<dfn class="enum" id="DB_NUM_DESTINATIONS" title='DB_NUM_DESTINATIONS' data-ref="DB_NUM_DESTINATIONS">DB_NUM_DESTINATIONS</dfn>,</td></tr>
<tr><th id="923">923</th><td>	<dfn class="enum" id="MAX_DB_DEST" title='MAX_DB_DEST' data-ref="MAX_DB_DEST">MAX_DB_DEST</dfn></td></tr>
<tr><th id="924">924</th><td>};</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td><i>/*</i></td></tr>
<tr><th id="928">928</th><td><i> * Enum of doorbell DPM types</i></td></tr>
<tr><th id="929">929</th><td><i> */</i></td></tr>
<tr><th id="930">930</th><td><b>enum</b> <dfn class="type def" id="db_dpm_type" title='db_dpm_type' data-ref="db_dpm_type">db_dpm_type</dfn> {</td></tr>
<tr><th id="931">931</th><td>	<dfn class="enum" id="DPM_LEGACY" title='DPM_LEGACY' data-ref="DPM_LEGACY">DPM_LEGACY</dfn> <i>/* Legacy DPM- to Xstorm RAM */</i>,</td></tr>
<tr><th id="932">932</th><td>	<dfn class="enum" id="DPM_RDMA" title='DPM_RDMA' data-ref="DPM_RDMA">DPM_RDMA</dfn> <i>/* RDMA DPM (only RoCE in E4) - to NIG */</i>,</td></tr>
<tr><th id="933">933</th><td><i>/* L2 DPM inline- to PBF, with packet data on doorbell */</i></td></tr>
<tr><th id="934">934</th><td>	<dfn class="enum" id="DPM_L2_INLINE" title='DPM_L2_INLINE' data-ref="DPM_L2_INLINE">DPM_L2_INLINE</dfn>,</td></tr>
<tr><th id="935">935</th><td>	<dfn class="enum" id="DPM_L2_BD" title='DPM_L2_BD' data-ref="DPM_L2_BD">DPM_L2_BD</dfn> <i>/* L2 DPM with BD- to PBF, with TX BD data on doorbell */</i>,</td></tr>
<tr><th id="936">936</th><td>	<dfn class="enum" id="MAX_DB_DPM_TYPE" title='MAX_DB_DPM_TYPE' data-ref="MAX_DB_DPM_TYPE">MAX_DB_DPM_TYPE</dfn></td></tr>
<tr><th id="937">937</th><td>};</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><i>/*</i></td></tr>
<tr><th id="940">940</th><td><i> * Structure for doorbell data, in L2 DPM mode, for the first doorbell in a DPM</i></td></tr>
<tr><th id="941">941</th><td><i> * burst</i></td></tr>
<tr><th id="942">942</th><td><i> */</i></td></tr>
<tr><th id="943">943</th><td><b>struct</b> <dfn class="type def" id="db_l2_dpm_data" title='db_l2_dpm_data' data-ref="db_l2_dpm_data">db_l2_dpm_data</dfn> {</td></tr>
<tr><th id="944">944</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="db_l2_dpm_data::icid" title='db_l2_dpm_data::icid' data-ref="db_l2_dpm_data::icid">icid</dfn> <i>/* internal CID */</i>;</td></tr>
<tr><th id="945">945</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="db_l2_dpm_data::bd_prod" title='db_l2_dpm_data::bd_prod' data-ref="db_l2_dpm_data::bd_prod">bd_prod</dfn> <i>/* bd producer value to update */</i>;</td></tr>
<tr><th id="946">946</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="db_l2_dpm_data::params" title='db_l2_dpm_data::params' data-ref="db_l2_dpm_data::params">params</dfn>;</td></tr>
<tr><th id="947">947</th><td><i>/* Size in QWORD-s of the DPM burst */</i></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_DATA_SIZE_MASK" data-ref="_M/DB_L2_DPM_DATA_SIZE_MASK">DB_L2_DPM_DATA_SIZE_MASK</dfn>        0x3F</u></td></tr>
<tr><th id="949">949</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_DATA_SIZE_SHIFT" data-ref="_M/DB_L2_DPM_DATA_SIZE_SHIFT">DB_L2_DPM_DATA_SIZE_SHIFT</dfn>       0</u></td></tr>
<tr><th id="950">950</th><td><i>/* Type of DPM transaction (DPM_L2_INLINE or DPM_L2_BD) (use enum db_dpm_type)</i></td></tr>
<tr><th id="951">951</th><td><i> */</i></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_DATA_DPM_TYPE_MASK" data-ref="_M/DB_L2_DPM_DATA_DPM_TYPE_MASK">DB_L2_DPM_DATA_DPM_TYPE_MASK</dfn>    0x3</u></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_DATA_DPM_TYPE_SHIFT" data-ref="_M/DB_L2_DPM_DATA_DPM_TYPE_SHIFT">DB_L2_DPM_DATA_DPM_TYPE_SHIFT</dfn>   6</u></td></tr>
<tr><th id="954">954</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_DATA_NUM_BDS_MASK" data-ref="_M/DB_L2_DPM_DATA_NUM_BDS_MASK">DB_L2_DPM_DATA_NUM_BDS_MASK</dfn>     0xFF /* number of BD-s */</u></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_DATA_NUM_BDS_SHIFT" data-ref="_M/DB_L2_DPM_DATA_NUM_BDS_SHIFT">DB_L2_DPM_DATA_NUM_BDS_SHIFT</dfn>    8</u></td></tr>
<tr><th id="956">956</th><td><i>/* size of the packet to be transmitted in bytes */</i></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_DATA_PKT_SIZE_MASK" data-ref="_M/DB_L2_DPM_DATA_PKT_SIZE_MASK">DB_L2_DPM_DATA_PKT_SIZE_MASK</dfn>    0x7FF</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_DATA_PKT_SIZE_SHIFT" data-ref="_M/DB_L2_DPM_DATA_PKT_SIZE_SHIFT">DB_L2_DPM_DATA_PKT_SIZE_SHIFT</dfn>   16</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_DATA_RESERVED0_MASK" data-ref="_M/DB_L2_DPM_DATA_RESERVED0_MASK">DB_L2_DPM_DATA_RESERVED0_MASK</dfn>   0x1</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_DATA_RESERVED0_SHIFT" data-ref="_M/DB_L2_DPM_DATA_RESERVED0_SHIFT">DB_L2_DPM_DATA_RESERVED0_SHIFT</dfn>  27</u></td></tr>
<tr><th id="961">961</th><td><i>/* In DPM_L2_BD mode: the number of SGE-s */</i></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_DATA_SGE_NUM_MASK" data-ref="_M/DB_L2_DPM_DATA_SGE_NUM_MASK">DB_L2_DPM_DATA_SGE_NUM_MASK</dfn>     0x7</u></td></tr>
<tr><th id="963">963</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_DATA_SGE_NUM_SHIFT" data-ref="_M/DB_L2_DPM_DATA_SGE_NUM_SHIFT">DB_L2_DPM_DATA_SGE_NUM_SHIFT</dfn>    28</u></td></tr>
<tr><th id="964">964</th><td><i>/* Flag indicating whether to enable GFS search */</i></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_DATA_RESERVED1_MASK" data-ref="_M/DB_L2_DPM_DATA_RESERVED1_MASK">DB_L2_DPM_DATA_RESERVED1_MASK</dfn>   0x1</u></td></tr>
<tr><th id="966">966</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_DATA_RESERVED1_SHIFT" data-ref="_M/DB_L2_DPM_DATA_RESERVED1_SHIFT">DB_L2_DPM_DATA_RESERVED1_SHIFT</dfn>  31</u></td></tr>
<tr><th id="967">967</th><td>};</td></tr>
<tr><th id="968">968</th><td></td></tr>
<tr><th id="969">969</th><td><i>/*</i></td></tr>
<tr><th id="970">970</th><td><i> * Structure for SGE in a DPM doorbell of type DPM_L2_BD</i></td></tr>
<tr><th id="971">971</th><td><i> */</i></td></tr>
<tr><th id="972">972</th><td><b>struct</b> <dfn class="type def" id="db_l2_dpm_sge" title='db_l2_dpm_sge' data-ref="db_l2_dpm_sge">db_l2_dpm_sge</dfn> {</td></tr>
<tr><th id="973">973</th><td>	<b>struct</b> <a class="type" href="#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="db_l2_dpm_sge::addr" title='db_l2_dpm_sge::addr' data-ref="db_l2_dpm_sge::addr">addr</dfn> <i>/* Single continuous buffer */</i>;</td></tr>
<tr><th id="974">974</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="db_l2_dpm_sge::nbytes" title='db_l2_dpm_sge::nbytes' data-ref="db_l2_dpm_sge::nbytes">nbytes</dfn> <i>/* Number of bytes in this BD. */</i>;</td></tr>
<tr><th id="975">975</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="db_l2_dpm_sge::bitfields" title='db_l2_dpm_sge::bitfields' data-ref="db_l2_dpm_sge::bitfields">bitfields</dfn>;</td></tr>
<tr><th id="976">976</th><td><i>/* The TPH STAG index value */</i></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_SGE_TPH_ST_INDEX_MASK" data-ref="_M/DB_L2_DPM_SGE_TPH_ST_INDEX_MASK">DB_L2_DPM_SGE_TPH_ST_INDEX_MASK</dfn>  0x1FF</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_SGE_TPH_ST_INDEX_SHIFT" data-ref="_M/DB_L2_DPM_SGE_TPH_ST_INDEX_SHIFT">DB_L2_DPM_SGE_TPH_ST_INDEX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_SGE_RESERVED0_MASK" data-ref="_M/DB_L2_DPM_SGE_RESERVED0_MASK">DB_L2_DPM_SGE_RESERVED0_MASK</dfn>     0x3</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_SGE_RESERVED0_SHIFT" data-ref="_M/DB_L2_DPM_SGE_RESERVED0_SHIFT">DB_L2_DPM_SGE_RESERVED0_SHIFT</dfn>    9</u></td></tr>
<tr><th id="981">981</th><td><i>/* Indicate if ST hint is requested or not */</i></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_SGE_ST_VALID_MASK" data-ref="_M/DB_L2_DPM_SGE_ST_VALID_MASK">DB_L2_DPM_SGE_ST_VALID_MASK</dfn>      0x1</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_SGE_ST_VALID_SHIFT" data-ref="_M/DB_L2_DPM_SGE_ST_VALID_SHIFT">DB_L2_DPM_SGE_ST_VALID_SHIFT</dfn>     11</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_SGE_RESERVED1_MASK" data-ref="_M/DB_L2_DPM_SGE_RESERVED1_MASK">DB_L2_DPM_SGE_RESERVED1_MASK</dfn>     0xF</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/DB_L2_DPM_SGE_RESERVED1_SHIFT" data-ref="_M/DB_L2_DPM_SGE_RESERVED1_SHIFT">DB_L2_DPM_SGE_RESERVED1_SHIFT</dfn>    12</u></td></tr>
<tr><th id="986">986</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="db_l2_dpm_sge::reserved2" title='db_l2_dpm_sge::reserved2' data-ref="db_l2_dpm_sge::reserved2">reserved2</dfn>;</td></tr>
<tr><th id="987">987</th><td>};</td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td><i>/* Structure for doorbell address, in legacy mode */</i></td></tr>
<tr><th id="990">990</th><td><b>struct</b> <dfn class="type def" id="db_legacy_addr" title='db_legacy_addr' data-ref="db_legacy_addr">db_legacy_addr</dfn> {</td></tr>
<tr><th id="991">991</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="db_legacy_addr::addr" title='db_legacy_addr::addr' data-ref="db_legacy_addr::addr">addr</dfn>;</td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/DB_LEGACY_ADDR_RESERVED0_MASK" data-ref="_M/DB_LEGACY_ADDR_RESERVED0_MASK">DB_LEGACY_ADDR_RESERVED0_MASK</dfn>  0x3</u></td></tr>
<tr><th id="993">993</th><td><u>#define <dfn class="macro" id="_M/DB_LEGACY_ADDR_RESERVED0_SHIFT" data-ref="_M/DB_LEGACY_ADDR_RESERVED0_SHIFT">DB_LEGACY_ADDR_RESERVED0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="994">994</th><td><i>/* doorbell extraction mode specifier- 0 if not used */</i></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/DB_LEGACY_ADDR_DEMS_MASK" data-ref="_M/DB_LEGACY_ADDR_DEMS_MASK">DB_LEGACY_ADDR_DEMS_MASK</dfn>       0x7</u></td></tr>
<tr><th id="996">996</th><td><u>#define <dfn class="macro" id="_M/DB_LEGACY_ADDR_DEMS_SHIFT" data-ref="_M/DB_LEGACY_ADDR_DEMS_SHIFT">DB_LEGACY_ADDR_DEMS_SHIFT</dfn>      2</u></td></tr>
<tr><th id="997">997</th><td><u>#define <dfn class="macro" id="_M/DB_LEGACY_ADDR_ICID_MASK" data-ref="_M/DB_LEGACY_ADDR_ICID_MASK">DB_LEGACY_ADDR_ICID_MASK</dfn>       0x7FFFFFF /* internal CID */</u></td></tr>
<tr><th id="998">998</th><td><u>#define <dfn class="macro" id="_M/DB_LEGACY_ADDR_ICID_SHIFT" data-ref="_M/DB_LEGACY_ADDR_ICID_SHIFT">DB_LEGACY_ADDR_ICID_SHIFT</dfn>      5</u></td></tr>
<tr><th id="999">999</th><td>};</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td><i>/*</i></td></tr>
<tr><th id="1002">1002</th><td><i> * Structure for doorbell address, in PWM mode</i></td></tr>
<tr><th id="1003">1003</th><td><i> */</i></td></tr>
<tr><th id="1004">1004</th><td><b>struct</b> <dfn class="type def" id="db_pwm_addr" title='db_pwm_addr' data-ref="db_pwm_addr">db_pwm_addr</dfn> {</td></tr>
<tr><th id="1005">1005</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="db_pwm_addr::addr" title='db_pwm_addr::addr' data-ref="db_pwm_addr::addr">addr</dfn>;</td></tr>
<tr><th id="1006">1006</th><td><u>#define <dfn class="macro" id="_M/DB_PWM_ADDR_RESERVED0_MASK" data-ref="_M/DB_PWM_ADDR_RESERVED0_MASK">DB_PWM_ADDR_RESERVED0_MASK</dfn>  0x7</u></td></tr>
<tr><th id="1007">1007</th><td><u>#define <dfn class="macro" id="_M/DB_PWM_ADDR_RESERVED0_SHIFT" data-ref="_M/DB_PWM_ADDR_RESERVED0_SHIFT">DB_PWM_ADDR_RESERVED0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1008">1008</th><td><i>/* Offset in PWM address space */</i></td></tr>
<tr><th id="1009">1009</th><td><u>#define <dfn class="macro" id="_M/DB_PWM_ADDR_OFFSET_MASK" data-ref="_M/DB_PWM_ADDR_OFFSET_MASK">DB_PWM_ADDR_OFFSET_MASK</dfn>     0x7F</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define <dfn class="macro" id="_M/DB_PWM_ADDR_OFFSET_SHIFT" data-ref="_M/DB_PWM_ADDR_OFFSET_SHIFT">DB_PWM_ADDR_OFFSET_SHIFT</dfn>    3</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/DB_PWM_ADDR_WID_MASK" data-ref="_M/DB_PWM_ADDR_WID_MASK">DB_PWM_ADDR_WID_MASK</dfn>        0x3 /* Window ID */</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/DB_PWM_ADDR_WID_SHIFT" data-ref="_M/DB_PWM_ADDR_WID_SHIFT">DB_PWM_ADDR_WID_SHIFT</dfn>       10</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define <dfn class="macro" id="_M/DB_PWM_ADDR_DPI_MASK" data-ref="_M/DB_PWM_ADDR_DPI_MASK">DB_PWM_ADDR_DPI_MASK</dfn>        0xFFFF /* Doorbell page ID */</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/DB_PWM_ADDR_DPI_SHIFT" data-ref="_M/DB_PWM_ADDR_DPI_SHIFT">DB_PWM_ADDR_DPI_SHIFT</dfn>       12</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/DB_PWM_ADDR_RESERVED1_MASK" data-ref="_M/DB_PWM_ADDR_RESERVED1_MASK">DB_PWM_ADDR_RESERVED1_MASK</dfn>  0xF</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define <dfn class="macro" id="_M/DB_PWM_ADDR_RESERVED1_SHIFT" data-ref="_M/DB_PWM_ADDR_RESERVED1_SHIFT">DB_PWM_ADDR_RESERVED1_SHIFT</dfn> 28</u></td></tr>
<tr><th id="1017">1017</th><td>};</td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td><i>/*</i></td></tr>
<tr><th id="1020">1020</th><td><i> * Parameters to RDMA firmware, passed in EDPM doorbell</i></td></tr>
<tr><th id="1021">1021</th><td><i> */</i></td></tr>
<tr><th id="1022">1022</th><td><b>struct</b> <dfn class="type def" id="db_rdma_dpm_params" title='db_rdma_dpm_params' data-ref="db_rdma_dpm_params">db_rdma_dpm_params</dfn> {</td></tr>
<tr><th id="1023">1023</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="db_rdma_dpm_params::params" title='db_rdma_dpm_params::params' data-ref="db_rdma_dpm_params::params">params</dfn>;</td></tr>
<tr><th id="1024">1024</th><td><i>/* Size in QWORD-s of the DPM burst */</i></td></tr>
<tr><th id="1025">1025</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_SIZE_MASK" data-ref="_M/DB_RDMA_DPM_PARAMS_SIZE_MASK">DB_RDMA_DPM_PARAMS_SIZE_MASK</dfn>                0x3F</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_SIZE_SHIFT" data-ref="_M/DB_RDMA_DPM_PARAMS_SIZE_SHIFT">DB_RDMA_DPM_PARAMS_SIZE_SHIFT</dfn>               0</u></td></tr>
<tr><th id="1027">1027</th><td><i>/* Type of DPM transacation (DPM_RDMA) (use enum db_dpm_type) */</i></td></tr>
<tr><th id="1028">1028</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_DPM_TYPE_MASK" data-ref="_M/DB_RDMA_DPM_PARAMS_DPM_TYPE_MASK">DB_RDMA_DPM_PARAMS_DPM_TYPE_MASK</dfn>            0x3</u></td></tr>
<tr><th id="1029">1029</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_DPM_TYPE_SHIFT" data-ref="_M/DB_RDMA_DPM_PARAMS_DPM_TYPE_SHIFT">DB_RDMA_DPM_PARAMS_DPM_TYPE_SHIFT</dfn>           6</u></td></tr>
<tr><th id="1030">1030</th><td><i>/* opcode for RDMA operation */</i></td></tr>
<tr><th id="1031">1031</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_OPCODE_MASK" data-ref="_M/DB_RDMA_DPM_PARAMS_OPCODE_MASK">DB_RDMA_DPM_PARAMS_OPCODE_MASK</dfn>              0xFF</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_OPCODE_SHIFT" data-ref="_M/DB_RDMA_DPM_PARAMS_OPCODE_SHIFT">DB_RDMA_DPM_PARAMS_OPCODE_SHIFT</dfn>             8</u></td></tr>
<tr><th id="1033">1033</th><td><i>/* the size of the WQE payload in bytes */</i></td></tr>
<tr><th id="1034">1034</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_WQE_SIZE_MASK" data-ref="_M/DB_RDMA_DPM_PARAMS_WQE_SIZE_MASK">DB_RDMA_DPM_PARAMS_WQE_SIZE_MASK</dfn>            0x7FF</u></td></tr>
<tr><th id="1035">1035</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_WQE_SIZE_SHIFT" data-ref="_M/DB_RDMA_DPM_PARAMS_WQE_SIZE_SHIFT">DB_RDMA_DPM_PARAMS_WQE_SIZE_SHIFT</dfn>           16</u></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_RESERVED0_MASK" data-ref="_M/DB_RDMA_DPM_PARAMS_RESERVED0_MASK">DB_RDMA_DPM_PARAMS_RESERVED0_MASK</dfn>           0x1</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_RESERVED0_SHIFT" data-ref="_M/DB_RDMA_DPM_PARAMS_RESERVED0_SHIFT">DB_RDMA_DPM_PARAMS_RESERVED0_SHIFT</dfn>          27</u></td></tr>
<tr><th id="1038">1038</th><td><i>/* RoCE completion flag */</i></td></tr>
<tr><th id="1039">1039</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_COMPLETION_FLG_MASK" data-ref="_M/DB_RDMA_DPM_PARAMS_COMPLETION_FLG_MASK">DB_RDMA_DPM_PARAMS_COMPLETION_FLG_MASK</dfn>      0x1</u></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_COMPLETION_FLG_SHIFT" data-ref="_M/DB_RDMA_DPM_PARAMS_COMPLETION_FLG_SHIFT">DB_RDMA_DPM_PARAMS_COMPLETION_FLG_SHIFT</dfn>     28</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_S_FLG_MASK" data-ref="_M/DB_RDMA_DPM_PARAMS_S_FLG_MASK">DB_RDMA_DPM_PARAMS_S_FLG_MASK</dfn>               0x1 /* RoCE S flag */</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_S_FLG_SHIFT" data-ref="_M/DB_RDMA_DPM_PARAMS_S_FLG_SHIFT">DB_RDMA_DPM_PARAMS_S_FLG_SHIFT</dfn>              29</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_RESERVED1_MASK" data-ref="_M/DB_RDMA_DPM_PARAMS_RESERVED1_MASK">DB_RDMA_DPM_PARAMS_RESERVED1_MASK</dfn>           0x1</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_RESERVED1_SHIFT" data-ref="_M/DB_RDMA_DPM_PARAMS_RESERVED1_SHIFT">DB_RDMA_DPM_PARAMS_RESERVED1_SHIFT</dfn>          30</u></td></tr>
<tr><th id="1045">1045</th><td><i>/* Connection type is iWARP */</i></td></tr>
<tr><th id="1046">1046</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_CONN_TYPE_IS_IWARP_MASK" data-ref="_M/DB_RDMA_DPM_PARAMS_CONN_TYPE_IS_IWARP_MASK">DB_RDMA_DPM_PARAMS_CONN_TYPE_IS_IWARP_MASK</dfn>  0x1</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/DB_RDMA_DPM_PARAMS_CONN_TYPE_IS_IWARP_SHIFT" data-ref="_M/DB_RDMA_DPM_PARAMS_CONN_TYPE_IS_IWARP_SHIFT">DB_RDMA_DPM_PARAMS_CONN_TYPE_IS_IWARP_SHIFT</dfn> 31</u></td></tr>
<tr><th id="1048">1048</th><td>};</td></tr>
<tr><th id="1049">1049</th><td></td></tr>
<tr><th id="1050">1050</th><td><i>/*</i></td></tr>
<tr><th id="1051">1051</th><td><i> * Structure for doorbell data, in RDMA DPM mode, for the first doorbell in a</i></td></tr>
<tr><th id="1052">1052</th><td><i> * DPM burst</i></td></tr>
<tr><th id="1053">1053</th><td><i> */</i></td></tr>
<tr><th id="1054">1054</th><td><b>struct</b> <dfn class="type def" id="db_rdma_dpm_data" title='db_rdma_dpm_data' data-ref="db_rdma_dpm_data">db_rdma_dpm_data</dfn> {</td></tr>
<tr><th id="1055">1055</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="db_rdma_dpm_data::icid" title='db_rdma_dpm_data::icid' data-ref="db_rdma_dpm_data::icid">icid</dfn> <i>/* internal CID */</i>;</td></tr>
<tr><th id="1056">1056</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="db_rdma_dpm_data::prod_val" title='db_rdma_dpm_data::prod_val' data-ref="db_rdma_dpm_data::prod_val">prod_val</dfn> <i>/* aggregated value to update */</i>;</td></tr>
<tr><th id="1057">1057</th><td><i>/* parameters passed to RDMA firmware */</i></td></tr>
<tr><th id="1058">1058</th><td>	<b>struct</b> <a class="type" href="#db_rdma_dpm_params" title='db_rdma_dpm_params' data-ref="db_rdma_dpm_params">db_rdma_dpm_params</a> <dfn class="decl field" id="db_rdma_dpm_data::params" title='db_rdma_dpm_data::params' data-ref="db_rdma_dpm_data::params">params</dfn>;</td></tr>
<tr><th id="1059">1059</th><td>};</td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td><i>/* Igu interrupt command */</i></td></tr>
<tr><th id="1062">1062</th><td><b>enum</b> <dfn class="type def" id="igu_int_cmd" title='igu_int_cmd' data-ref="igu_int_cmd">igu_int_cmd</dfn> {</td></tr>
<tr><th id="1063">1063</th><td>	<dfn class="enum" id="IGU_INT_ENABLE" title='IGU_INT_ENABLE' data-ref="IGU_INT_ENABLE">IGU_INT_ENABLE</dfn>	= <var>0</var>,</td></tr>
<tr><th id="1064">1064</th><td>	<dfn class="enum" id="IGU_INT_DISABLE" title='IGU_INT_DISABLE' data-ref="IGU_INT_DISABLE">IGU_INT_DISABLE</dfn> = <var>1</var>,</td></tr>
<tr><th id="1065">1065</th><td>	<dfn class="enum" id="IGU_INT_NOP" title='IGU_INT_NOP' data-ref="IGU_INT_NOP">IGU_INT_NOP</dfn>	= <var>2</var>,</td></tr>
<tr><th id="1066">1066</th><td>	<dfn class="enum" id="IGU_INT_NOP2" title='IGU_INT_NOP2' data-ref="IGU_INT_NOP2">IGU_INT_NOP2</dfn>	= <var>3</var>,</td></tr>
<tr><th id="1067">1067</th><td>	<dfn class="enum" id="MAX_IGU_INT_CMD" title='MAX_IGU_INT_CMD' data-ref="MAX_IGU_INT_CMD">MAX_IGU_INT_CMD</dfn></td></tr>
<tr><th id="1068">1068</th><td>};</td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td><i>/* IGU producer or consumer update command */</i></td></tr>
<tr><th id="1071">1071</th><td><b>struct</b> <dfn class="type def" id="igu_prod_cons_update" title='igu_prod_cons_update' data-ref="igu_prod_cons_update">igu_prod_cons_update</dfn> {</td></tr>
<tr><th id="1072">1072</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="igu_prod_cons_update::sb_id_and_flags" title='igu_prod_cons_update::sb_id_and_flags' data-ref="igu_prod_cons_update::sb_id_and_flags">sb_id_and_flags</dfn>;</td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/IGU_PROD_CONS_UPDATE_SB_INDEX_MASK" data-ref="_M/IGU_PROD_CONS_UPDATE_SB_INDEX_MASK">IGU_PROD_CONS_UPDATE_SB_INDEX_MASK</dfn>        0xFFFFFF</u></td></tr>
<tr><th id="1074">1074</th><td><u>#define <dfn class="macro" id="_M/IGU_PROD_CONS_UPDATE_SB_INDEX_SHIFT" data-ref="_M/IGU_PROD_CONS_UPDATE_SB_INDEX_SHIFT">IGU_PROD_CONS_UPDATE_SB_INDEX_SHIFT</dfn>       0</u></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/IGU_PROD_CONS_UPDATE_UPDATE_FLAG_MASK" data-ref="_M/IGU_PROD_CONS_UPDATE_UPDATE_FLAG_MASK">IGU_PROD_CONS_UPDATE_UPDATE_FLAG_MASK</dfn>     0x1</u></td></tr>
<tr><th id="1076">1076</th><td><u>#define <dfn class="macro" id="_M/IGU_PROD_CONS_UPDATE_UPDATE_FLAG_SHIFT" data-ref="_M/IGU_PROD_CONS_UPDATE_UPDATE_FLAG_SHIFT">IGU_PROD_CONS_UPDATE_UPDATE_FLAG_SHIFT</dfn>    24</u></td></tr>
<tr><th id="1077">1077</th><td><i>/* interrupt enable/disable/nop (use enum igu_int_cmd) */</i></td></tr>
<tr><th id="1078">1078</th><td><u>#define <dfn class="macro" id="_M/IGU_PROD_CONS_UPDATE_ENABLE_INT_MASK" data-ref="_M/IGU_PROD_CONS_UPDATE_ENABLE_INT_MASK">IGU_PROD_CONS_UPDATE_ENABLE_INT_MASK</dfn>      0x3</u></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/IGU_PROD_CONS_UPDATE_ENABLE_INT_SHIFT" data-ref="_M/IGU_PROD_CONS_UPDATE_ENABLE_INT_SHIFT">IGU_PROD_CONS_UPDATE_ENABLE_INT_SHIFT</dfn>     25</u></td></tr>
<tr><th id="1080">1080</th><td><i>/*  (use enum igu_seg_access) */</i></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/IGU_PROD_CONS_UPDATE_SEGMENT_ACCESS_MASK" data-ref="_M/IGU_PROD_CONS_UPDATE_SEGMENT_ACCESS_MASK">IGU_PROD_CONS_UPDATE_SEGMENT_ACCESS_MASK</dfn>  0x1</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/IGU_PROD_CONS_UPDATE_SEGMENT_ACCESS_SHIFT" data-ref="_M/IGU_PROD_CONS_UPDATE_SEGMENT_ACCESS_SHIFT">IGU_PROD_CONS_UPDATE_SEGMENT_ACCESS_SHIFT</dfn> 27</u></td></tr>
<tr><th id="1083">1083</th><td><u>#define <dfn class="macro" id="_M/IGU_PROD_CONS_UPDATE_TIMER_MASK_MASK" data-ref="_M/IGU_PROD_CONS_UPDATE_TIMER_MASK_MASK">IGU_PROD_CONS_UPDATE_TIMER_MASK_MASK</dfn>      0x1</u></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/IGU_PROD_CONS_UPDATE_TIMER_MASK_SHIFT" data-ref="_M/IGU_PROD_CONS_UPDATE_TIMER_MASK_SHIFT">IGU_PROD_CONS_UPDATE_TIMER_MASK_SHIFT</dfn>     28</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/IGU_PROD_CONS_UPDATE_RESERVED0_MASK" data-ref="_M/IGU_PROD_CONS_UPDATE_RESERVED0_MASK">IGU_PROD_CONS_UPDATE_RESERVED0_MASK</dfn>       0x3</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/IGU_PROD_CONS_UPDATE_RESERVED0_SHIFT" data-ref="_M/IGU_PROD_CONS_UPDATE_RESERVED0_SHIFT">IGU_PROD_CONS_UPDATE_RESERVED0_SHIFT</dfn>      29</u></td></tr>
<tr><th id="1087">1087</th><td><i>/* must always be set cleared (use enum command_type_bit) */</i></td></tr>
<tr><th id="1088">1088</th><td><u>#define <dfn class="macro" id="_M/IGU_PROD_CONS_UPDATE_COMMAND_TYPE_MASK" data-ref="_M/IGU_PROD_CONS_UPDATE_COMMAND_TYPE_MASK">IGU_PROD_CONS_UPDATE_COMMAND_TYPE_MASK</dfn>    0x1</u></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/IGU_PROD_CONS_UPDATE_COMMAND_TYPE_SHIFT" data-ref="_M/IGU_PROD_CONS_UPDATE_COMMAND_TYPE_SHIFT">IGU_PROD_CONS_UPDATE_COMMAND_TYPE_SHIFT</dfn>   31</u></td></tr>
<tr><th id="1090">1090</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="igu_prod_cons_update::reserved1" title='igu_prod_cons_update::reserved1' data-ref="igu_prod_cons_update::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="1091">1091</th><td>};</td></tr>
<tr><th id="1092">1092</th><td></td></tr>
<tr><th id="1093">1093</th><td><i>/* Igu segments access for default status block only */</i></td></tr>
<tr><th id="1094">1094</th><td><b>enum</b> <dfn class="type def" id="igu_seg_access" title='igu_seg_access' data-ref="igu_seg_access">igu_seg_access</dfn> {</td></tr>
<tr><th id="1095">1095</th><td>	<dfn class="enum" id="IGU_SEG_ACCESS_REG" title='IGU_SEG_ACCESS_REG' data-ref="IGU_SEG_ACCESS_REG">IGU_SEG_ACCESS_REG</dfn>	= <var>0</var>,</td></tr>
<tr><th id="1096">1096</th><td>	<dfn class="enum" id="IGU_SEG_ACCESS_ATTN" title='IGU_SEG_ACCESS_ATTN' data-ref="IGU_SEG_ACCESS_ATTN">IGU_SEG_ACCESS_ATTN</dfn>	= <var>1</var>,</td></tr>
<tr><th id="1097">1097</th><td>	<dfn class="enum" id="MAX_IGU_SEG_ACCESS" title='MAX_IGU_SEG_ACCESS' data-ref="MAX_IGU_SEG_ACCESS">MAX_IGU_SEG_ACCESS</dfn></td></tr>
<tr><th id="1098">1098</th><td>};</td></tr>
<tr><th id="1099">1099</th><td></td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td><i>/*</i></td></tr>
<tr><th id="1102">1102</th><td><i> * Enumeration for L3 type field of parsing_and_err_flags_union. L3Type:</i></td></tr>
<tr><th id="1103">1103</th><td><i> * 0 - unknown (not ip) ,1 - Ipv4, 2 - Ipv6 (this field can be filled according</i></td></tr>
<tr><th id="1104">1104</th><td><i> * to the last-ethertype)</i></td></tr>
<tr><th id="1105">1105</th><td><i> */</i></td></tr>
<tr><th id="1106">1106</th><td><b>enum</b> <dfn class="type def" id="l3_type" title='l3_type' data-ref="l3_type">l3_type</dfn> {</td></tr>
<tr><th id="1107">1107</th><td>	<dfn class="enum" id="e_l3_type_unknown" title='e_l3_type_unknown' data-ref="e_l3_type_unknown">e_l3_type_unknown</dfn>,</td></tr>
<tr><th id="1108">1108</th><td>	<dfn class="enum" id="e_l3_type_ipv4" title='e_l3_type_ipv4' data-ref="e_l3_type_ipv4">e_l3_type_ipv4</dfn>,</td></tr>
<tr><th id="1109">1109</th><td>	<dfn class="enum" id="e_l3_type_ipv6" title='e_l3_type_ipv6' data-ref="e_l3_type_ipv6">e_l3_type_ipv6</dfn>,</td></tr>
<tr><th id="1110">1110</th><td>	<dfn class="enum" id="MAX_L3_TYPE" title='MAX_L3_TYPE' data-ref="MAX_L3_TYPE">MAX_L3_TYPE</dfn></td></tr>
<tr><th id="1111">1111</th><td>};</td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td></td></tr>
<tr><th id="1114">1114</th><td><i>/*</i></td></tr>
<tr><th id="1115">1115</th><td><i> * Enumeration for l4Protocol field of parsing_and_err_flags_union. L4-protocol</i></td></tr>
<tr><th id="1116">1116</th><td><i> * 0 - none, 1 - TCP, 2- UDP. if the packet is IPv4 fragment, and its not the</i></td></tr>
<tr><th id="1117">1117</th><td><i> * first fragment, the protocol-type should be set to none.</i></td></tr>
<tr><th id="1118">1118</th><td><i> */</i></td></tr>
<tr><th id="1119">1119</th><td><b>enum</b> <dfn class="type def" id="l4_protocol" title='l4_protocol' data-ref="l4_protocol">l4_protocol</dfn> {</td></tr>
<tr><th id="1120">1120</th><td>	<dfn class="enum" id="e_l4_protocol_none" title='e_l4_protocol_none' data-ref="e_l4_protocol_none">e_l4_protocol_none</dfn>,</td></tr>
<tr><th id="1121">1121</th><td>	<dfn class="enum" id="e_l4_protocol_tcp" title='e_l4_protocol_tcp' data-ref="e_l4_protocol_tcp">e_l4_protocol_tcp</dfn>,</td></tr>
<tr><th id="1122">1122</th><td>	<dfn class="enum" id="e_l4_protocol_udp" title='e_l4_protocol_udp' data-ref="e_l4_protocol_udp">e_l4_protocol_udp</dfn>,</td></tr>
<tr><th id="1123">1123</th><td>	<dfn class="enum" id="MAX_L4_PROTOCOL" title='MAX_L4_PROTOCOL' data-ref="MAX_L4_PROTOCOL">MAX_L4_PROTOCOL</dfn></td></tr>
<tr><th id="1124">1124</th><td>};</td></tr>
<tr><th id="1125">1125</th><td></td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td><i>/*</i></td></tr>
<tr><th id="1128">1128</th><td><i> * Parsing and error flags field.</i></td></tr>
<tr><th id="1129">1129</th><td><i> */</i></td></tr>
<tr><th id="1130">1130</th><td><b>struct</b> <dfn class="type def" id="parsing_and_err_flags" title='parsing_and_err_flags' data-ref="parsing_and_err_flags">parsing_and_err_flags</dfn> {</td></tr>
<tr><th id="1131">1131</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="parsing_and_err_flags::flags" title='parsing_and_err_flags::flags' data-ref="parsing_and_err_flags::flags">flags</dfn>;</td></tr>
<tr><th id="1132">1132</th><td><i>/* L3Type: 0 - unknown (not ip) ,1 - Ipv4, 2 - Ipv6 (this field can be filled</i></td></tr>
<tr><th id="1133">1133</th><td><i> * according to the last-ethertype) (use enum l3_type)</i></td></tr>
<tr><th id="1134">1134</th><td><i> */</i></td></tr>
<tr><th id="1135">1135</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_L3TYPE_MASK" data-ref="_M/PARSING_AND_ERR_FLAGS_L3TYPE_MASK">PARSING_AND_ERR_FLAGS_L3TYPE_MASK</dfn>                      0x3</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_L3TYPE_SHIFT" data-ref="_M/PARSING_AND_ERR_FLAGS_L3TYPE_SHIFT">PARSING_AND_ERR_FLAGS_L3TYPE_SHIFT</dfn>                     0</u></td></tr>
<tr><th id="1137">1137</th><td><i>/* L4-protocol 0 - none, 1 - TCP, 2- UDP. if the packet is IPv4 fragment, and</i></td></tr>
<tr><th id="1138">1138</th><td><i> * its not the first fragment, the protocol-type should be set to none.</i></td></tr>
<tr><th id="1139">1139</th><td><i> * (use enum l4_protocol)</i></td></tr>
<tr><th id="1140">1140</th><td><i> */</i></td></tr>
<tr><th id="1141">1141</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_L4PROTOCOL_MASK" data-ref="_M/PARSING_AND_ERR_FLAGS_L4PROTOCOL_MASK">PARSING_AND_ERR_FLAGS_L4PROTOCOL_MASK</dfn>                  0x3</u></td></tr>
<tr><th id="1142">1142</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_L4PROTOCOL_SHIFT" data-ref="_M/PARSING_AND_ERR_FLAGS_L4PROTOCOL_SHIFT">PARSING_AND_ERR_FLAGS_L4PROTOCOL_SHIFT</dfn>                 2</u></td></tr>
<tr><th id="1143">1143</th><td><i>/* Set if the packet is IPv4 fragment. */</i></td></tr>
<tr><th id="1144">1144</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_IPV4FRAG_MASK" data-ref="_M/PARSING_AND_ERR_FLAGS_IPV4FRAG_MASK">PARSING_AND_ERR_FLAGS_IPV4FRAG_MASK</dfn>                    0x1</u></td></tr>
<tr><th id="1145">1145</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_IPV4FRAG_SHIFT" data-ref="_M/PARSING_AND_ERR_FLAGS_IPV4FRAG_SHIFT">PARSING_AND_ERR_FLAGS_IPV4FRAG_SHIFT</dfn>                   4</u></td></tr>
<tr><th id="1146">1146</th><td><i>/* Set if VLAN tag exists. Invalid if tunnel type are IP GRE or IP GENEVE. */</i></td></tr>
<tr><th id="1147">1147</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_TAG8021QEXIST_MASK" data-ref="_M/PARSING_AND_ERR_FLAGS_TAG8021QEXIST_MASK">PARSING_AND_ERR_FLAGS_TAG8021QEXIST_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1148">1148</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_TAG8021QEXIST_SHIFT" data-ref="_M/PARSING_AND_ERR_FLAGS_TAG8021QEXIST_SHIFT">PARSING_AND_ERR_FLAGS_TAG8021QEXIST_SHIFT</dfn>              5</u></td></tr>
<tr><th id="1149">1149</th><td><i>/* Set if L4 checksum was calculated. */</i></td></tr>
<tr><th id="1150">1150</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_L4CHKSMWASCALCULATED_MASK" data-ref="_M/PARSING_AND_ERR_FLAGS_L4CHKSMWASCALCULATED_MASK">PARSING_AND_ERR_FLAGS_L4CHKSMWASCALCULATED_MASK</dfn>        0x1</u></td></tr>
<tr><th id="1151">1151</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_L4CHKSMWASCALCULATED_SHIFT" data-ref="_M/PARSING_AND_ERR_FLAGS_L4CHKSMWASCALCULATED_SHIFT">PARSING_AND_ERR_FLAGS_L4CHKSMWASCALCULATED_SHIFT</dfn>       6</u></td></tr>
<tr><th id="1152">1152</th><td><i>/* Set for PTP packet. */</i></td></tr>
<tr><th id="1153">1153</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_TIMESYNCPKT_MASK" data-ref="_M/PARSING_AND_ERR_FLAGS_TIMESYNCPKT_MASK">PARSING_AND_ERR_FLAGS_TIMESYNCPKT_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="1154">1154</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_TIMESYNCPKT_SHIFT" data-ref="_M/PARSING_AND_ERR_FLAGS_TIMESYNCPKT_SHIFT">PARSING_AND_ERR_FLAGS_TIMESYNCPKT_SHIFT</dfn>                7</u></td></tr>
<tr><th id="1155">1155</th><td><i>/* Set if PTP timestamp recorded. */</i></td></tr>
<tr><th id="1156">1156</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_TIMESTAMPRECORDED_MASK" data-ref="_M/PARSING_AND_ERR_FLAGS_TIMESTAMPRECORDED_MASK">PARSING_AND_ERR_FLAGS_TIMESTAMPRECORDED_MASK</dfn>           0x1</u></td></tr>
<tr><th id="1157">1157</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_TIMESTAMPRECORDED_SHIFT" data-ref="_M/PARSING_AND_ERR_FLAGS_TIMESTAMPRECORDED_SHIFT">PARSING_AND_ERR_FLAGS_TIMESTAMPRECORDED_SHIFT</dfn>          8</u></td></tr>
<tr><th id="1158">1158</th><td><i>/* Set if either version-mismatch or hdr-len-error or ipv4-cksm is set or ipv6</i></td></tr>
<tr><th id="1159">1159</th><td><i> * ver mismatch</i></td></tr>
<tr><th id="1160">1160</th><td><i> */</i></td></tr>
<tr><th id="1161">1161</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_IPHDRERROR_MASK" data-ref="_M/PARSING_AND_ERR_FLAGS_IPHDRERROR_MASK">PARSING_AND_ERR_FLAGS_IPHDRERROR_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="1162">1162</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_IPHDRERROR_SHIFT" data-ref="_M/PARSING_AND_ERR_FLAGS_IPHDRERROR_SHIFT">PARSING_AND_ERR_FLAGS_IPHDRERROR_SHIFT</dfn>                 9</u></td></tr>
<tr><th id="1163">1163</th><td><i>/* Set if L4 checksum validation failed. Valid only if L4 checksum was</i></td></tr>
<tr><th id="1164">1164</th><td><i> * calculated.</i></td></tr>
<tr><th id="1165">1165</th><td><i> */</i></td></tr>
<tr><th id="1166">1166</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_L4CHKSMERROR_MASK" data-ref="_M/PARSING_AND_ERR_FLAGS_L4CHKSMERROR_MASK">PARSING_AND_ERR_FLAGS_L4CHKSMERROR_MASK</dfn>                0x1</u></td></tr>
<tr><th id="1167">1167</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_L4CHKSMERROR_SHIFT" data-ref="_M/PARSING_AND_ERR_FLAGS_L4CHKSMERROR_SHIFT">PARSING_AND_ERR_FLAGS_L4CHKSMERROR_SHIFT</dfn>               10</u></td></tr>
<tr><th id="1168">1168</th><td><i>/* Set if GRE/VXLAN/GENEVE tunnel detected. */</i></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_TUNNELEXIST_MASK" data-ref="_M/PARSING_AND_ERR_FLAGS_TUNNELEXIST_MASK">PARSING_AND_ERR_FLAGS_TUNNELEXIST_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_TUNNELEXIST_SHIFT" data-ref="_M/PARSING_AND_ERR_FLAGS_TUNNELEXIST_SHIFT">PARSING_AND_ERR_FLAGS_TUNNELEXIST_SHIFT</dfn>                11</u></td></tr>
<tr><th id="1171">1171</th><td><i>/* Set if VLAN tag exists in tunnel header. */</i></td></tr>
<tr><th id="1172">1172</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_TUNNEL8021QTAGEXIST_MASK" data-ref="_M/PARSING_AND_ERR_FLAGS_TUNNEL8021QTAGEXIST_MASK">PARSING_AND_ERR_FLAGS_TUNNEL8021QTAGEXIST_MASK</dfn>         0x1</u></td></tr>
<tr><th id="1173">1173</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_TUNNEL8021QTAGEXIST_SHIFT" data-ref="_M/PARSING_AND_ERR_FLAGS_TUNNEL8021QTAGEXIST_SHIFT">PARSING_AND_ERR_FLAGS_TUNNEL8021QTAGEXIST_SHIFT</dfn>        12</u></td></tr>
<tr><th id="1174">1174</th><td><i>/* Set if either tunnel-ipv4-version-mismatch or tunnel-ipv4-hdr-len-error or</i></td></tr>
<tr><th id="1175">1175</th><td><i> * tunnel-ipv4-cksm is set or tunneling ipv6 ver mismatch</i></td></tr>
<tr><th id="1176">1176</th><td><i> */</i></td></tr>
<tr><th id="1177">1177</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_TUNNELIPHDRERROR_MASK" data-ref="_M/PARSING_AND_ERR_FLAGS_TUNNELIPHDRERROR_MASK">PARSING_AND_ERR_FLAGS_TUNNELIPHDRERROR_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_TUNNELIPHDRERROR_SHIFT" data-ref="_M/PARSING_AND_ERR_FLAGS_TUNNELIPHDRERROR_SHIFT">PARSING_AND_ERR_FLAGS_TUNNELIPHDRERROR_SHIFT</dfn>           13</u></td></tr>
<tr><th id="1179">1179</th><td><i>/* Set if GRE or VXLAN/GENEVE UDP checksum was calculated. */</i></td></tr>
<tr><th id="1180">1180</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMWASCALCULATED_MASK" data-ref="_M/PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMWASCALCULATED_MASK">PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMWASCALCULATED_MASK</dfn>  0x1</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMWASCALCULATED_SHIFT" data-ref="_M/PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMWASCALCULATED_SHIFT">PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMWASCALCULATED_SHIFT</dfn> 14</u></td></tr>
<tr><th id="1182">1182</th><td><i>/* Set if tunnel L4 checksum validation failed. Valid only if tunnel L4 checksum</i></td></tr>
<tr><th id="1183">1183</th><td><i> * was calculated.</i></td></tr>
<tr><th id="1184">1184</th><td><i> */</i></td></tr>
<tr><th id="1185">1185</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMERROR_MASK" data-ref="_M/PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMERROR_MASK">PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMERROR_MASK</dfn>          0x1</u></td></tr>
<tr><th id="1186">1186</th><td><u>#define <dfn class="macro" id="_M/PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMERROR_SHIFT" data-ref="_M/PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMERROR_SHIFT">PARSING_AND_ERR_FLAGS_TUNNELL4CHKSMERROR_SHIFT</dfn>         15</u></td></tr>
<tr><th id="1187">1187</th><td>};</td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td></td></tr>
<tr><th id="1190">1190</th><td><i>/*</i></td></tr>
<tr><th id="1191">1191</th><td><i> * Parsing error flags bitmap.</i></td></tr>
<tr><th id="1192">1192</th><td><i> */</i></td></tr>
<tr><th id="1193">1193</th><td><b>struct</b> <dfn class="type def" id="parsing_err_flags" title='parsing_err_flags' data-ref="parsing_err_flags">parsing_err_flags</dfn> {</td></tr>
<tr><th id="1194">1194</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="parsing_err_flags::flags" title='parsing_err_flags::flags' data-ref="parsing_err_flags::flags">flags</dfn>;</td></tr>
<tr><th id="1195">1195</th><td><i>/* MAC error indication */</i></td></tr>
<tr><th id="1196">1196</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_MAC_ERROR_MASK" data-ref="_M/PARSING_ERR_FLAGS_MAC_ERROR_MASK">PARSING_ERR_FLAGS_MAC_ERROR_MASK</dfn>                          0x1</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_MAC_ERROR_SHIFT" data-ref="_M/PARSING_ERR_FLAGS_MAC_ERROR_SHIFT">PARSING_ERR_FLAGS_MAC_ERROR_SHIFT</dfn>                         0</u></td></tr>
<tr><th id="1198">1198</th><td><i>/* truncation error indication */</i></td></tr>
<tr><th id="1199">1199</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_TRUNC_ERROR_MASK" data-ref="_M/PARSING_ERR_FLAGS_TRUNC_ERROR_MASK">PARSING_ERR_FLAGS_TRUNC_ERROR_MASK</dfn>                        0x1</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_TRUNC_ERROR_SHIFT" data-ref="_M/PARSING_ERR_FLAGS_TRUNC_ERROR_SHIFT">PARSING_ERR_FLAGS_TRUNC_ERROR_SHIFT</dfn>                       1</u></td></tr>
<tr><th id="1201">1201</th><td><i>/* packet too small indication */</i></td></tr>
<tr><th id="1202">1202</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_PKT_TOO_SMALL_MASK" data-ref="_M/PARSING_ERR_FLAGS_PKT_TOO_SMALL_MASK">PARSING_ERR_FLAGS_PKT_TOO_SMALL_MASK</dfn>                      0x1</u></td></tr>
<tr><th id="1203">1203</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_PKT_TOO_SMALL_SHIFT" data-ref="_M/PARSING_ERR_FLAGS_PKT_TOO_SMALL_SHIFT">PARSING_ERR_FLAGS_PKT_TOO_SMALL_SHIFT</dfn>                     2</u></td></tr>
<tr><th id="1204">1204</th><td><i>/* Header Missing Tag */</i></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_ANY_HDR_MISSING_TAG_MASK" data-ref="_M/PARSING_ERR_FLAGS_ANY_HDR_MISSING_TAG_MASK">PARSING_ERR_FLAGS_ANY_HDR_MISSING_TAG_MASK</dfn>                0x1</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_ANY_HDR_MISSING_TAG_SHIFT" data-ref="_M/PARSING_ERR_FLAGS_ANY_HDR_MISSING_TAG_SHIFT">PARSING_ERR_FLAGS_ANY_HDR_MISSING_TAG_SHIFT</dfn>               3</u></td></tr>
<tr><th id="1207">1207</th><td><i>/* from frame cracker output */</i></td></tr>
<tr><th id="1208">1208</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_ANY_HDR_IP_VER_MISMTCH_MASK" data-ref="_M/PARSING_ERR_FLAGS_ANY_HDR_IP_VER_MISMTCH_MASK">PARSING_ERR_FLAGS_ANY_HDR_IP_VER_MISMTCH_MASK</dfn>             0x1</u></td></tr>
<tr><th id="1209">1209</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_ANY_HDR_IP_VER_MISMTCH_SHIFT" data-ref="_M/PARSING_ERR_FLAGS_ANY_HDR_IP_VER_MISMTCH_SHIFT">PARSING_ERR_FLAGS_ANY_HDR_IP_VER_MISMTCH_SHIFT</dfn>            4</u></td></tr>
<tr><th id="1210">1210</th><td><i>/* from frame cracker output */</i></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_ANY_HDR_IP_V4_HDR_LEN_TOO_SMALL_MASK" data-ref="_M/PARSING_ERR_FLAGS_ANY_HDR_IP_V4_HDR_LEN_TOO_SMALL_MASK">PARSING_ERR_FLAGS_ANY_HDR_IP_V4_HDR_LEN_TOO_SMALL_MASK</dfn>    0x1</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_ANY_HDR_IP_V4_HDR_LEN_TOO_SMALL_SHIFT" data-ref="_M/PARSING_ERR_FLAGS_ANY_HDR_IP_V4_HDR_LEN_TOO_SMALL_SHIFT">PARSING_ERR_FLAGS_ANY_HDR_IP_V4_HDR_LEN_TOO_SMALL_SHIFT</dfn>   5</u></td></tr>
<tr><th id="1213">1213</th><td><i>/* set this error if: 1. total-len is smaller than hdr-len 2. total-ip-len</i></td></tr>
<tr><th id="1214">1214</th><td><i> * indicates number that is bigger than real packet length 3. tunneling:</i></td></tr>
<tr><th id="1215">1215</th><td><i> * total-ip-length of the outer header points to offset that is smaller than</i></td></tr>
<tr><th id="1216">1216</th><td><i> * the one pointed to by the total-ip-len of the inner hdr.</i></td></tr>
<tr><th id="1217">1217</th><td><i> */</i></td></tr>
<tr><th id="1218">1218</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_ANY_HDR_IP_BAD_TOTAL_LEN_MASK" data-ref="_M/PARSING_ERR_FLAGS_ANY_HDR_IP_BAD_TOTAL_LEN_MASK">PARSING_ERR_FLAGS_ANY_HDR_IP_BAD_TOTAL_LEN_MASK</dfn>           0x1</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_ANY_HDR_IP_BAD_TOTAL_LEN_SHIFT" data-ref="_M/PARSING_ERR_FLAGS_ANY_HDR_IP_BAD_TOTAL_LEN_SHIFT">PARSING_ERR_FLAGS_ANY_HDR_IP_BAD_TOTAL_LEN_SHIFT</dfn>          6</u></td></tr>
<tr><th id="1220">1220</th><td><i>/* from frame cracker output */</i></td></tr>
<tr><th id="1221">1221</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_IP_V4_CHKSM_ERROR_MASK" data-ref="_M/PARSING_ERR_FLAGS_IP_V4_CHKSM_ERROR_MASK">PARSING_ERR_FLAGS_IP_V4_CHKSM_ERROR_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="1222">1222</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_IP_V4_CHKSM_ERROR_SHIFT" data-ref="_M/PARSING_ERR_FLAGS_IP_V4_CHKSM_ERROR_SHIFT">PARSING_ERR_FLAGS_IP_V4_CHKSM_ERROR_SHIFT</dfn>                 7</u></td></tr>
<tr><th id="1223">1223</th><td><i>/* from frame cracker output. for either TCP or UDP */</i></td></tr>
<tr><th id="1224">1224</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_ANY_HDR_L4_IP_LEN_MISMTCH_MASK" data-ref="_M/PARSING_ERR_FLAGS_ANY_HDR_L4_IP_LEN_MISMTCH_MASK">PARSING_ERR_FLAGS_ANY_HDR_L4_IP_LEN_MISMTCH_MASK</dfn>          0x1</u></td></tr>
<tr><th id="1225">1225</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_ANY_HDR_L4_IP_LEN_MISMTCH_SHIFT" data-ref="_M/PARSING_ERR_FLAGS_ANY_HDR_L4_IP_LEN_MISMTCH_SHIFT">PARSING_ERR_FLAGS_ANY_HDR_L4_IP_LEN_MISMTCH_SHIFT</dfn>         8</u></td></tr>
<tr><th id="1226">1226</th><td><i>/* from frame cracker output */</i></td></tr>
<tr><th id="1227">1227</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_ZERO_UDP_IP_V6_CHKSM_MASK" data-ref="_M/PARSING_ERR_FLAGS_ZERO_UDP_IP_V6_CHKSM_MASK">PARSING_ERR_FLAGS_ZERO_UDP_IP_V6_CHKSM_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1228">1228</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_ZERO_UDP_IP_V6_CHKSM_SHIFT" data-ref="_M/PARSING_ERR_FLAGS_ZERO_UDP_IP_V6_CHKSM_SHIFT">PARSING_ERR_FLAGS_ZERO_UDP_IP_V6_CHKSM_SHIFT</dfn>              9</u></td></tr>
<tr><th id="1229">1229</th><td><i>/* cksm calculated and value isn't 0xffff or L4-cksm-wasnt-calculated for any</i></td></tr>
<tr><th id="1230">1230</th><td><i> * reason, like: udp/ipv4 checksum is 0 etc.</i></td></tr>
<tr><th id="1231">1231</th><td><i> */</i></td></tr>
<tr><th id="1232">1232</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_INNER_L4_CHKSM_ERROR_MASK" data-ref="_M/PARSING_ERR_FLAGS_INNER_L4_CHKSM_ERROR_MASK">PARSING_ERR_FLAGS_INNER_L4_CHKSM_ERROR_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_INNER_L4_CHKSM_ERROR_SHIFT" data-ref="_M/PARSING_ERR_FLAGS_INNER_L4_CHKSM_ERROR_SHIFT">PARSING_ERR_FLAGS_INNER_L4_CHKSM_ERROR_SHIFT</dfn>              10</u></td></tr>
<tr><th id="1234">1234</th><td><i>/* from frame cracker output */</i></td></tr>
<tr><th id="1235">1235</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_ANY_HDR_ZERO_TTL_OR_HOP_LIM_MASK" data-ref="_M/PARSING_ERR_FLAGS_ANY_HDR_ZERO_TTL_OR_HOP_LIM_MASK">PARSING_ERR_FLAGS_ANY_HDR_ZERO_TTL_OR_HOP_LIM_MASK</dfn>        0x1</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_ANY_HDR_ZERO_TTL_OR_HOP_LIM_SHIFT" data-ref="_M/PARSING_ERR_FLAGS_ANY_HDR_ZERO_TTL_OR_HOP_LIM_SHIFT">PARSING_ERR_FLAGS_ANY_HDR_ZERO_TTL_OR_HOP_LIM_SHIFT</dfn>       11</u></td></tr>
<tr><th id="1237">1237</th><td><i>/* from frame cracker output */</i></td></tr>
<tr><th id="1238">1238</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_NON_8021Q_TAG_EXISTS_IN_BOTH_HDRS_MASK" data-ref="_M/PARSING_ERR_FLAGS_NON_8021Q_TAG_EXISTS_IN_BOTH_HDRS_MASK">PARSING_ERR_FLAGS_NON_8021Q_TAG_EXISTS_IN_BOTH_HDRS_MASK</dfn>  0x1</u></td></tr>
<tr><th id="1239">1239</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_NON_8021Q_TAG_EXISTS_IN_BOTH_HDRS_SHIFT" data-ref="_M/PARSING_ERR_FLAGS_NON_8021Q_TAG_EXISTS_IN_BOTH_HDRS_SHIFT">PARSING_ERR_FLAGS_NON_8021Q_TAG_EXISTS_IN_BOTH_HDRS_SHIFT</dfn> 12</u></td></tr>
<tr><th id="1240">1240</th><td><i>/* set if geneve option size was over 32 byte */</i></td></tr>
<tr><th id="1241">1241</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_GENEVE_OPTION_OVERSIZED_MASK" data-ref="_M/PARSING_ERR_FLAGS_GENEVE_OPTION_OVERSIZED_MASK">PARSING_ERR_FLAGS_GENEVE_OPTION_OVERSIZED_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1242">1242</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_GENEVE_OPTION_OVERSIZED_SHIFT" data-ref="_M/PARSING_ERR_FLAGS_GENEVE_OPTION_OVERSIZED_SHIFT">PARSING_ERR_FLAGS_GENEVE_OPTION_OVERSIZED_SHIFT</dfn>           13</u></td></tr>
<tr><th id="1243">1243</th><td><i>/* from frame cracker output */</i></td></tr>
<tr><th id="1244">1244</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_TUNNEL_IP_V4_CHKSM_ERROR_MASK" data-ref="_M/PARSING_ERR_FLAGS_TUNNEL_IP_V4_CHKSM_ERROR_MASK">PARSING_ERR_FLAGS_TUNNEL_IP_V4_CHKSM_ERROR_MASK</dfn>           0x1</u></td></tr>
<tr><th id="1245">1245</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_TUNNEL_IP_V4_CHKSM_ERROR_SHIFT" data-ref="_M/PARSING_ERR_FLAGS_TUNNEL_IP_V4_CHKSM_ERROR_SHIFT">PARSING_ERR_FLAGS_TUNNEL_IP_V4_CHKSM_ERROR_SHIFT</dfn>          14</u></td></tr>
<tr><th id="1246">1246</th><td><i>/* from frame cracker output */</i></td></tr>
<tr><th id="1247">1247</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_TUNNEL_L4_CHKSM_ERROR_MASK" data-ref="_M/PARSING_ERR_FLAGS_TUNNEL_L4_CHKSM_ERROR_MASK">PARSING_ERR_FLAGS_TUNNEL_L4_CHKSM_ERROR_MASK</dfn>              0x1</u></td></tr>
<tr><th id="1248">1248</th><td><u>#define <dfn class="macro" id="_M/PARSING_ERR_FLAGS_TUNNEL_L4_CHKSM_ERROR_SHIFT" data-ref="_M/PARSING_ERR_FLAGS_TUNNEL_L4_CHKSM_ERROR_SHIFT">PARSING_ERR_FLAGS_TUNNEL_L4_CHKSM_ERROR_SHIFT</dfn>             15</u></td></tr>
<tr><th id="1249">1249</th><td>};</td></tr>
<tr><th id="1250">1250</th><td></td></tr>
<tr><th id="1251">1251</th><td></td></tr>
<tr><th id="1252">1252</th><td><i>/*</i></td></tr>
<tr><th id="1253">1253</th><td><i> * Pb context</i></td></tr>
<tr><th id="1254">1254</th><td><i> */</i></td></tr>
<tr><th id="1255">1255</th><td><b>struct</b> <dfn class="type def" id="pb_context" title='pb_context' data-ref="pb_context">pb_context</dfn> {</td></tr>
<tr><th id="1256">1256</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="pb_context::crc" title='pb_context::crc' data-ref="pb_context::crc">crc</dfn>[<var>4</var>];</td></tr>
<tr><th id="1257">1257</th><td>};</td></tr>
<tr><th id="1258">1258</th><td></td></tr>
<tr><th id="1259">1259</th><td><i>/* Concrete Function ID. */</i></td></tr>
<tr><th id="1260">1260</th><td><b>struct</b> <dfn class="type def" id="pxp_concrete_fid" title='pxp_concrete_fid' data-ref="pxp_concrete_fid">pxp_concrete_fid</dfn> {</td></tr>
<tr><th id="1261">1261</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="pxp_concrete_fid::fid" title='pxp_concrete_fid::fid' data-ref="pxp_concrete_fid::fid">fid</dfn>;</td></tr>
<tr><th id="1262">1262</th><td><u>#define <dfn class="macro" id="_M/PXP_CONCRETE_FID_PFID_MASK" data-ref="_M/PXP_CONCRETE_FID_PFID_MASK">PXP_CONCRETE_FID_PFID_MASK</dfn>     0xF /* Parent PFID */</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define <dfn class="macro" id="_M/PXP_CONCRETE_FID_PFID_SHIFT" data-ref="_M/PXP_CONCRETE_FID_PFID_SHIFT">PXP_CONCRETE_FID_PFID_SHIFT</dfn>    0</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define <dfn class="macro" id="_M/PXP_CONCRETE_FID_PORT_MASK" data-ref="_M/PXP_CONCRETE_FID_PORT_MASK">PXP_CONCRETE_FID_PORT_MASK</dfn>     0x3 /* port number */</u></td></tr>
<tr><th id="1265">1265</th><td><u>#define <dfn class="macro" id="_M/PXP_CONCRETE_FID_PORT_SHIFT" data-ref="_M/PXP_CONCRETE_FID_PORT_SHIFT">PXP_CONCRETE_FID_PORT_SHIFT</dfn>    4</u></td></tr>
<tr><th id="1266">1266</th><td><u>#define <dfn class="macro" id="_M/PXP_CONCRETE_FID_PATH_MASK" data-ref="_M/PXP_CONCRETE_FID_PATH_MASK">PXP_CONCRETE_FID_PATH_MASK</dfn>     0x1 /* path number */</u></td></tr>
<tr><th id="1267">1267</th><td><u>#define <dfn class="macro" id="_M/PXP_CONCRETE_FID_PATH_SHIFT" data-ref="_M/PXP_CONCRETE_FID_PATH_SHIFT">PXP_CONCRETE_FID_PATH_SHIFT</dfn>    6</u></td></tr>
<tr><th id="1268">1268</th><td><u>#define <dfn class="macro" id="_M/PXP_CONCRETE_FID_VFVALID_MASK" data-ref="_M/PXP_CONCRETE_FID_VFVALID_MASK">PXP_CONCRETE_FID_VFVALID_MASK</dfn>  0x1</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define <dfn class="macro" id="_M/PXP_CONCRETE_FID_VFVALID_SHIFT" data-ref="_M/PXP_CONCRETE_FID_VFVALID_SHIFT">PXP_CONCRETE_FID_VFVALID_SHIFT</dfn> 7</u></td></tr>
<tr><th id="1270">1270</th><td><u>#define <dfn class="macro" id="_M/PXP_CONCRETE_FID_VFID_MASK" data-ref="_M/PXP_CONCRETE_FID_VFID_MASK">PXP_CONCRETE_FID_VFID_MASK</dfn>     0xFF</u></td></tr>
<tr><th id="1271">1271</th><td><u>#define <dfn class="macro" id="_M/PXP_CONCRETE_FID_VFID_SHIFT" data-ref="_M/PXP_CONCRETE_FID_VFID_SHIFT">PXP_CONCRETE_FID_VFID_SHIFT</dfn>    8</u></td></tr>
<tr><th id="1272">1272</th><td>};</td></tr>
<tr><th id="1273">1273</th><td></td></tr>
<tr><th id="1274">1274</th><td><b>struct</b> <dfn class="type def" id="pxp_pretend_concrete_fid" title='pxp_pretend_concrete_fid' data-ref="pxp_pretend_concrete_fid">pxp_pretend_concrete_fid</dfn> {</td></tr>
<tr><th id="1275">1275</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="pxp_pretend_concrete_fid::fid" title='pxp_pretend_concrete_fid::fid' data-ref="pxp_pretend_concrete_fid::fid">fid</dfn>;</td></tr>
<tr><th id="1276">1276</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CONCRETE_FID_PFID_MASK" data-ref="_M/PXP_PRETEND_CONCRETE_FID_PFID_MASK">PXP_PRETEND_CONCRETE_FID_PFID_MASK</dfn>      0xF</u></td></tr>
<tr><th id="1277">1277</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CONCRETE_FID_PFID_SHIFT" data-ref="_M/PXP_PRETEND_CONCRETE_FID_PFID_SHIFT">PXP_PRETEND_CONCRETE_FID_PFID_SHIFT</dfn>     0</u></td></tr>
<tr><th id="1278">1278</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CONCRETE_FID_RESERVED_MASK" data-ref="_M/PXP_PRETEND_CONCRETE_FID_RESERVED_MASK">PXP_PRETEND_CONCRETE_FID_RESERVED_MASK</dfn>  0x7</u></td></tr>
<tr><th id="1279">1279</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CONCRETE_FID_RESERVED_SHIFT" data-ref="_M/PXP_PRETEND_CONCRETE_FID_RESERVED_SHIFT">PXP_PRETEND_CONCRETE_FID_RESERVED_SHIFT</dfn> 4</u></td></tr>
<tr><th id="1280">1280</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CONCRETE_FID_VFVALID_MASK" data-ref="_M/PXP_PRETEND_CONCRETE_FID_VFVALID_MASK">PXP_PRETEND_CONCRETE_FID_VFVALID_MASK</dfn>   0x1</u></td></tr>
<tr><th id="1281">1281</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CONCRETE_FID_VFVALID_SHIFT" data-ref="_M/PXP_PRETEND_CONCRETE_FID_VFVALID_SHIFT">PXP_PRETEND_CONCRETE_FID_VFVALID_SHIFT</dfn>  7</u></td></tr>
<tr><th id="1282">1282</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CONCRETE_FID_VFID_MASK" data-ref="_M/PXP_PRETEND_CONCRETE_FID_VFID_MASK">PXP_PRETEND_CONCRETE_FID_VFID_MASK</dfn>      0xFF</u></td></tr>
<tr><th id="1283">1283</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CONCRETE_FID_VFID_SHIFT" data-ref="_M/PXP_PRETEND_CONCRETE_FID_VFID_SHIFT">PXP_PRETEND_CONCRETE_FID_VFID_SHIFT</dfn>     8</u></td></tr>
<tr><th id="1284">1284</th><td>};</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td><b>union</b> <dfn class="type def" id="pxp_pretend_fid" title='pxp_pretend_fid' data-ref="pxp_pretend_fid">pxp_pretend_fid</dfn> {</td></tr>
<tr><th id="1287">1287</th><td>	<b>struct</b> <a class="type" href="#pxp_pretend_concrete_fid" title='pxp_pretend_concrete_fid' data-ref="pxp_pretend_concrete_fid">pxp_pretend_concrete_fid</a> <dfn class="decl field" id="pxp_pretend_fid::concrete_fid" title='pxp_pretend_fid::concrete_fid' data-ref="pxp_pretend_fid::concrete_fid">concrete_fid</dfn>;</td></tr>
<tr><th id="1288">1288</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a>				<dfn class="decl field" id="pxp_pretend_fid::opaque_fid" title='pxp_pretend_fid::opaque_fid' data-ref="pxp_pretend_fid::opaque_fid">opaque_fid</dfn>;</td></tr>
<tr><th id="1289">1289</th><td>};</td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td><i>/* Pxp Pretend Command Register. */</i></td></tr>
<tr><th id="1292">1292</th><td><b>struct</b> <dfn class="type def" id="pxp_pretend_cmd" title='pxp_pretend_cmd' data-ref="pxp_pretend_cmd">pxp_pretend_cmd</dfn> {</td></tr>
<tr><th id="1293">1293</th><td>	<b>union</b> <a class="type" href="#pxp_pretend_fid" title='pxp_pretend_fid' data-ref="pxp_pretend_fid">pxp_pretend_fid</a>	<dfn class="decl field" id="pxp_pretend_cmd::fid" title='pxp_pretend_cmd::fid' data-ref="pxp_pretend_cmd::fid">fid</dfn>;</td></tr>
<tr><th id="1294">1294</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a>			<dfn class="decl field" id="pxp_pretend_cmd::control" title='pxp_pretend_cmd::control' data-ref="pxp_pretend_cmd::control">control</dfn>;</td></tr>
<tr><th id="1295">1295</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_PATH_MASK" data-ref="_M/PXP_PRETEND_CMD_PATH_MASK">PXP_PRETEND_CMD_PATH_MASK</dfn>              0x1</u></td></tr>
<tr><th id="1296">1296</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_PATH_SHIFT" data-ref="_M/PXP_PRETEND_CMD_PATH_SHIFT">PXP_PRETEND_CMD_PATH_SHIFT</dfn>             0</u></td></tr>
<tr><th id="1297">1297</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_USE_PORT_MASK" data-ref="_M/PXP_PRETEND_CMD_USE_PORT_MASK">PXP_PRETEND_CMD_USE_PORT_MASK</dfn>          0x1</u></td></tr>
<tr><th id="1298">1298</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_USE_PORT_SHIFT" data-ref="_M/PXP_PRETEND_CMD_USE_PORT_SHIFT">PXP_PRETEND_CMD_USE_PORT_SHIFT</dfn>         1</u></td></tr>
<tr><th id="1299">1299</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_PORT_MASK" data-ref="_M/PXP_PRETEND_CMD_PORT_MASK">PXP_PRETEND_CMD_PORT_MASK</dfn>              0x3</u></td></tr>
<tr><th id="1300">1300</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_PORT_SHIFT" data-ref="_M/PXP_PRETEND_CMD_PORT_SHIFT">PXP_PRETEND_CMD_PORT_SHIFT</dfn>             2</u></td></tr>
<tr><th id="1301">1301</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_RESERVED0_MASK" data-ref="_M/PXP_PRETEND_CMD_RESERVED0_MASK">PXP_PRETEND_CMD_RESERVED0_MASK</dfn>         0xF</u></td></tr>
<tr><th id="1302">1302</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_RESERVED0_SHIFT" data-ref="_M/PXP_PRETEND_CMD_RESERVED0_SHIFT">PXP_PRETEND_CMD_RESERVED0_SHIFT</dfn>        4</u></td></tr>
<tr><th id="1303">1303</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_RESERVED1_MASK" data-ref="_M/PXP_PRETEND_CMD_RESERVED1_MASK">PXP_PRETEND_CMD_RESERVED1_MASK</dfn>         0xF</u></td></tr>
<tr><th id="1304">1304</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_RESERVED1_SHIFT" data-ref="_M/PXP_PRETEND_CMD_RESERVED1_SHIFT">PXP_PRETEND_CMD_RESERVED1_SHIFT</dfn>        8</u></td></tr>
<tr><th id="1305">1305</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_PRETEND_PATH_MASK" data-ref="_M/PXP_PRETEND_CMD_PRETEND_PATH_MASK">PXP_PRETEND_CMD_PRETEND_PATH_MASK</dfn>      0x1</u></td></tr>
<tr><th id="1306">1306</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_PRETEND_PATH_SHIFT" data-ref="_M/PXP_PRETEND_CMD_PRETEND_PATH_SHIFT">PXP_PRETEND_CMD_PRETEND_PATH_SHIFT</dfn>     12</u></td></tr>
<tr><th id="1307">1307</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_PRETEND_PORT_MASK" data-ref="_M/PXP_PRETEND_CMD_PRETEND_PORT_MASK">PXP_PRETEND_CMD_PRETEND_PORT_MASK</dfn>      0x1</u></td></tr>
<tr><th id="1308">1308</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_PRETEND_PORT_SHIFT" data-ref="_M/PXP_PRETEND_CMD_PRETEND_PORT_SHIFT">PXP_PRETEND_CMD_PRETEND_PORT_SHIFT</dfn>     13</u></td></tr>
<tr><th id="1309">1309</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_PRETEND_FUNCTION_MASK" data-ref="_M/PXP_PRETEND_CMD_PRETEND_FUNCTION_MASK">PXP_PRETEND_CMD_PRETEND_FUNCTION_MASK</dfn>  0x1</u></td></tr>
<tr><th id="1310">1310</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_PRETEND_FUNCTION_SHIFT" data-ref="_M/PXP_PRETEND_CMD_PRETEND_FUNCTION_SHIFT">PXP_PRETEND_CMD_PRETEND_FUNCTION_SHIFT</dfn> 14</u></td></tr>
<tr><th id="1311">1311</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_IS_CONCRETE_MASK" data-ref="_M/PXP_PRETEND_CMD_IS_CONCRETE_MASK">PXP_PRETEND_CMD_IS_CONCRETE_MASK</dfn>       0x1</u></td></tr>
<tr><th id="1312">1312</th><td><u>#define <dfn class="macro" id="_M/PXP_PRETEND_CMD_IS_CONCRETE_SHIFT" data-ref="_M/PXP_PRETEND_CMD_IS_CONCRETE_SHIFT">PXP_PRETEND_CMD_IS_CONCRETE_SHIFT</dfn>      15</u></td></tr>
<tr><th id="1313">1313</th><td>};</td></tr>
<tr><th id="1314">1314</th><td></td></tr>
<tr><th id="1315">1315</th><td><i>/* PTT Record in PXP Admin Window. */</i></td></tr>
<tr><th id="1316">1316</th><td><b>struct</b> <dfn class="type def" id="pxp_ptt_entry" title='pxp_ptt_entry' data-ref="pxp_ptt_entry">pxp_ptt_entry</dfn> {</td></tr>
<tr><th id="1317">1317</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a>			<dfn class="decl field" id="pxp_ptt_entry::offset" title='pxp_ptt_entry::offset' data-ref="pxp_ptt_entry::offset">offset</dfn>;</td></tr>
<tr><th id="1318">1318</th><td><u>#define <dfn class="macro" id="_M/PXP_PTT_ENTRY_OFFSET_MASK" data-ref="_M/PXP_PTT_ENTRY_OFFSET_MASK">PXP_PTT_ENTRY_OFFSET_MASK</dfn>     0x7FFFFF</u></td></tr>
<tr><th id="1319">1319</th><td><u>#define <dfn class="macro" id="_M/PXP_PTT_ENTRY_OFFSET_SHIFT" data-ref="_M/PXP_PTT_ENTRY_OFFSET_SHIFT">PXP_PTT_ENTRY_OFFSET_SHIFT</dfn>    0</u></td></tr>
<tr><th id="1320">1320</th><td><u>#define <dfn class="macro" id="_M/PXP_PTT_ENTRY_RESERVED0_MASK" data-ref="_M/PXP_PTT_ENTRY_RESERVED0_MASK">PXP_PTT_ENTRY_RESERVED0_MASK</dfn>  0x1FF</u></td></tr>
<tr><th id="1321">1321</th><td><u>#define <dfn class="macro" id="_M/PXP_PTT_ENTRY_RESERVED0_SHIFT" data-ref="_M/PXP_PTT_ENTRY_RESERVED0_SHIFT">PXP_PTT_ENTRY_RESERVED0_SHIFT</dfn> 23</u></td></tr>
<tr><th id="1322">1322</th><td>	<b>struct</b> <a class="type" href="#pxp_pretend_cmd" title='pxp_pretend_cmd' data-ref="pxp_pretend_cmd">pxp_pretend_cmd</a>	<dfn class="decl field" id="pxp_ptt_entry::pretend" title='pxp_ptt_entry::pretend' data-ref="pxp_ptt_entry::pretend">pretend</dfn>;</td></tr>
<tr><th id="1323">1323</th><td>};</td></tr>
<tr><th id="1324">1324</th><td></td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td><i>/*</i></td></tr>
<tr><th id="1327">1327</th><td><i> * VF Zone A Permission Register.</i></td></tr>
<tr><th id="1328">1328</th><td><i> */</i></td></tr>
<tr><th id="1329">1329</th><td><b>struct</b> <dfn class="type def" id="pxp_vf_zone_a_permission" title='pxp_vf_zone_a_permission' data-ref="pxp_vf_zone_a_permission">pxp_vf_zone_a_permission</dfn> {</td></tr>
<tr><th id="1330">1330</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="pxp_vf_zone_a_permission::control" title='pxp_vf_zone_a_permission::control' data-ref="pxp_vf_zone_a_permission::control">control</dfn>;</td></tr>
<tr><th id="1331">1331</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_ZONE_A_PERMISSION_VFID_MASK" data-ref="_M/PXP_VF_ZONE_A_PERMISSION_VFID_MASK">PXP_VF_ZONE_A_PERMISSION_VFID_MASK</dfn>       0xFF</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_ZONE_A_PERMISSION_VFID_SHIFT" data-ref="_M/PXP_VF_ZONE_A_PERMISSION_VFID_SHIFT">PXP_VF_ZONE_A_PERMISSION_VFID_SHIFT</dfn>      0</u></td></tr>
<tr><th id="1333">1333</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_ZONE_A_PERMISSION_VALID_MASK" data-ref="_M/PXP_VF_ZONE_A_PERMISSION_VALID_MASK">PXP_VF_ZONE_A_PERMISSION_VALID_MASK</dfn>      0x1</u></td></tr>
<tr><th id="1334">1334</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_ZONE_A_PERMISSION_VALID_SHIFT" data-ref="_M/PXP_VF_ZONE_A_PERMISSION_VALID_SHIFT">PXP_VF_ZONE_A_PERMISSION_VALID_SHIFT</dfn>     8</u></td></tr>
<tr><th id="1335">1335</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_ZONE_A_PERMISSION_RESERVED0_MASK" data-ref="_M/PXP_VF_ZONE_A_PERMISSION_RESERVED0_MASK">PXP_VF_ZONE_A_PERMISSION_RESERVED0_MASK</dfn>  0x7F</u></td></tr>
<tr><th id="1336">1336</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_ZONE_A_PERMISSION_RESERVED0_SHIFT" data-ref="_M/PXP_VF_ZONE_A_PERMISSION_RESERVED0_SHIFT">PXP_VF_ZONE_A_PERMISSION_RESERVED0_SHIFT</dfn> 9</u></td></tr>
<tr><th id="1337">1337</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_ZONE_A_PERMISSION_RESERVED1_MASK" data-ref="_M/PXP_VF_ZONE_A_PERMISSION_RESERVED1_MASK">PXP_VF_ZONE_A_PERMISSION_RESERVED1_MASK</dfn>  0xFFFF</u></td></tr>
<tr><th id="1338">1338</th><td><u>#define <dfn class="macro" id="_M/PXP_VF_ZONE_A_PERMISSION_RESERVED1_SHIFT" data-ref="_M/PXP_VF_ZONE_A_PERMISSION_RESERVED1_SHIFT">PXP_VF_ZONE_A_PERMISSION_RESERVED1_SHIFT</dfn> 16</u></td></tr>
<tr><th id="1339">1339</th><td>};</td></tr>
<tr><th id="1340">1340</th><td></td></tr>
<tr><th id="1341">1341</th><td></td></tr>
<tr><th id="1342">1342</th><td><i>/*</i></td></tr>
<tr><th id="1343">1343</th><td><i> * Rdif context</i></td></tr>
<tr><th id="1344">1344</th><td><i> */</i></td></tr>
<tr><th id="1345">1345</th><td><b>struct</b> <dfn class="type def" id="rdif_task_context" title='rdif_task_context' data-ref="rdif_task_context">rdif_task_context</dfn> {</td></tr>
<tr><th id="1346">1346</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="rdif_task_context::initial_ref_tag" title='rdif_task_context::initial_ref_tag' data-ref="rdif_task_context::initial_ref_tag">initial_ref_tag</dfn>;</td></tr>
<tr><th id="1347">1347</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rdif_task_context::app_tag_value" title='rdif_task_context::app_tag_value' data-ref="rdif_task_context::app_tag_value">app_tag_value</dfn>;</td></tr>
<tr><th id="1348">1348</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rdif_task_context::app_tag_mask" title='rdif_task_context::app_tag_mask' data-ref="rdif_task_context::app_tag_mask">app_tag_mask</dfn>;</td></tr>
<tr><th id="1349">1349</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rdif_task_context::flags0" title='rdif_task_context::flags0' data-ref="rdif_task_context::flags0">flags0</dfn>;</td></tr>
<tr><th id="1350">1350</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_IGNORE_APP_TAG_MASK" data-ref="_M/RDIF_TASK_CONTEXT_IGNORE_APP_TAG_MASK">RDIF_TASK_CONTEXT_IGNORE_APP_TAG_MASK</dfn>             0x1</u></td></tr>
<tr><th id="1351">1351</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_IGNORE_APP_TAG_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_IGNORE_APP_TAG_SHIFT">RDIF_TASK_CONTEXT_IGNORE_APP_TAG_SHIFT</dfn>            0</u></td></tr>
<tr><th id="1352">1352</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_MASK" data-ref="_M/RDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_MASK">RDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_MASK</dfn>      0x1</u></td></tr>
<tr><th id="1353">1353</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_SHIFT">RDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_SHIFT</dfn>     1</u></td></tr>
<tr><th id="1354">1354</th><td><i>/* 0 = IP checksum, 1 = CRC */</i></td></tr>
<tr><th id="1355">1355</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_HOST_GUARD_TYPE_MASK" data-ref="_M/RDIF_TASK_CONTEXT_HOST_GUARD_TYPE_MASK">RDIF_TASK_CONTEXT_HOST_GUARD_TYPE_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1356">1356</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_HOST_GUARD_TYPE_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_HOST_GUARD_TYPE_SHIFT">RDIF_TASK_CONTEXT_HOST_GUARD_TYPE_SHIFT</dfn>           2</u></td></tr>
<tr><th id="1357">1357</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_MASK" data-ref="_M/RDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_MASK">RDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_MASK</dfn>         0x1</u></td></tr>
<tr><th id="1358">1358</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_SHIFT">RDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_SHIFT</dfn>        3</u></td></tr>
<tr><th id="1359">1359</th><td><i>/* 1/2/3 - Protection Type */</i></td></tr>
<tr><th id="1360">1360</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_PROTECTION_TYPE_MASK" data-ref="_M/RDIF_TASK_CONTEXT_PROTECTION_TYPE_MASK">RDIF_TASK_CONTEXT_PROTECTION_TYPE_MASK</dfn>            0x3</u></td></tr>
<tr><th id="1361">1361</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_PROTECTION_TYPE_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_PROTECTION_TYPE_SHIFT">RDIF_TASK_CONTEXT_PROTECTION_TYPE_SHIFT</dfn>           4</u></td></tr>
<tr><th id="1362">1362</th><td><i>/* 0=0x0000, 1=0xffff */</i></td></tr>
<tr><th id="1363">1363</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_CRC_SEED_MASK" data-ref="_M/RDIF_TASK_CONTEXT_CRC_SEED_MASK">RDIF_TASK_CONTEXT_CRC_SEED_MASK</dfn>                   0x1</u></td></tr>
<tr><th id="1364">1364</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_CRC_SEED_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_CRC_SEED_SHIFT">RDIF_TASK_CONTEXT_CRC_SEED_SHIFT</dfn>                  6</u></td></tr>
<tr><th id="1365">1365</th><td><i>/* Keep reference tag constant */</i></td></tr>
<tr><th id="1366">1366</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_MASK" data-ref="_M/RDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_MASK">RDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_MASK</dfn>         0x1</u></td></tr>
<tr><th id="1367">1367</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_SHIFT">RDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_SHIFT</dfn>        7</u></td></tr>
<tr><th id="1368">1368</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rdif_task_context::partial_dif_data" title='rdif_task_context::partial_dif_data' data-ref="rdif_task_context::partial_dif_data">partial_dif_data</dfn>[<var>7</var>];</td></tr>
<tr><th id="1369">1369</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rdif_task_context::partial_crc_value" title='rdif_task_context::partial_crc_value' data-ref="rdif_task_context::partial_crc_value">partial_crc_value</dfn>;</td></tr>
<tr><th id="1370">1370</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rdif_task_context::partial_checksum_value" title='rdif_task_context::partial_checksum_value' data-ref="rdif_task_context::partial_checksum_value">partial_checksum_value</dfn>;</td></tr>
<tr><th id="1371">1371</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="rdif_task_context::offset_in_io" title='rdif_task_context::offset_in_io' data-ref="rdif_task_context::offset_in_io">offset_in_io</dfn>;</td></tr>
<tr><th id="1372">1372</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rdif_task_context::flags1" title='rdif_task_context::flags1' data-ref="rdif_task_context::flags1">flags1</dfn>;</td></tr>
<tr><th id="1373">1373</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_VALIDATE_GUARD_MASK" data-ref="_M/RDIF_TASK_CONTEXT_VALIDATE_GUARD_MASK">RDIF_TASK_CONTEXT_VALIDATE_GUARD_MASK</dfn>             0x1</u></td></tr>
<tr><th id="1374">1374</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_VALIDATE_GUARD_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_VALIDATE_GUARD_SHIFT">RDIF_TASK_CONTEXT_VALIDATE_GUARD_SHIFT</dfn>            0</u></td></tr>
<tr><th id="1375">1375</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_VALIDATE_APP_TAG_MASK" data-ref="_M/RDIF_TASK_CONTEXT_VALIDATE_APP_TAG_MASK">RDIF_TASK_CONTEXT_VALIDATE_APP_TAG_MASK</dfn>           0x1</u></td></tr>
<tr><th id="1376">1376</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_VALIDATE_APP_TAG_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_VALIDATE_APP_TAG_SHIFT">RDIF_TASK_CONTEXT_VALIDATE_APP_TAG_SHIFT</dfn>          1</u></td></tr>
<tr><th id="1377">1377</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_VALIDATE_REF_TAG_MASK" data-ref="_M/RDIF_TASK_CONTEXT_VALIDATE_REF_TAG_MASK">RDIF_TASK_CONTEXT_VALIDATE_REF_TAG_MASK</dfn>           0x1</u></td></tr>
<tr><th id="1378">1378</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_VALIDATE_REF_TAG_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_VALIDATE_REF_TAG_SHIFT">RDIF_TASK_CONTEXT_VALIDATE_REF_TAG_SHIFT</dfn>          2</u></td></tr>
<tr><th id="1379">1379</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_FORWARD_GUARD_MASK" data-ref="_M/RDIF_TASK_CONTEXT_FORWARD_GUARD_MASK">RDIF_TASK_CONTEXT_FORWARD_GUARD_MASK</dfn>              0x1</u></td></tr>
<tr><th id="1380">1380</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_FORWARD_GUARD_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_FORWARD_GUARD_SHIFT">RDIF_TASK_CONTEXT_FORWARD_GUARD_SHIFT</dfn>             3</u></td></tr>
<tr><th id="1381">1381</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_FORWARD_APP_TAG_MASK" data-ref="_M/RDIF_TASK_CONTEXT_FORWARD_APP_TAG_MASK">RDIF_TASK_CONTEXT_FORWARD_APP_TAG_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1382">1382</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_FORWARD_APP_TAG_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_FORWARD_APP_TAG_SHIFT">RDIF_TASK_CONTEXT_FORWARD_APP_TAG_SHIFT</dfn>           4</u></td></tr>
<tr><th id="1383">1383</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_FORWARD_REF_TAG_MASK" data-ref="_M/RDIF_TASK_CONTEXT_FORWARD_REF_TAG_MASK">RDIF_TASK_CONTEXT_FORWARD_REF_TAG_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1384">1384</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_FORWARD_REF_TAG_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_FORWARD_REF_TAG_SHIFT">RDIF_TASK_CONTEXT_FORWARD_REF_TAG_SHIFT</dfn>           5</u></td></tr>
<tr><th id="1385">1385</th><td><i>/* 0=512B, 1=1KB, 2=2KB, 3=4KB, 4=8KB */</i></td></tr>
<tr><th id="1386">1386</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_INTERVAL_SIZE_MASK" data-ref="_M/RDIF_TASK_CONTEXT_INTERVAL_SIZE_MASK">RDIF_TASK_CONTEXT_INTERVAL_SIZE_MASK</dfn>              0x7</u></td></tr>
<tr><th id="1387">1387</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_INTERVAL_SIZE_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_INTERVAL_SIZE_SHIFT">RDIF_TASK_CONTEXT_INTERVAL_SIZE_SHIFT</dfn>             6</u></td></tr>
<tr><th id="1388">1388</th><td><i>/* 0=None, 1=DIF, 2=DIX */</i></td></tr>
<tr><th id="1389">1389</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_HOST_INTERFACE_MASK" data-ref="_M/RDIF_TASK_CONTEXT_HOST_INTERFACE_MASK">RDIF_TASK_CONTEXT_HOST_INTERFACE_MASK</dfn>             0x3</u></td></tr>
<tr><th id="1390">1390</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_HOST_INTERFACE_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_HOST_INTERFACE_SHIFT">RDIF_TASK_CONTEXT_HOST_INTERFACE_SHIFT</dfn>            9</u></td></tr>
<tr><th id="1391">1391</th><td><i>/* DIF tag right at the beginning of DIF interval */</i></td></tr>
<tr><th id="1392">1392</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_DIF_BEFORE_DATA_MASK" data-ref="_M/RDIF_TASK_CONTEXT_DIF_BEFORE_DATA_MASK">RDIF_TASK_CONTEXT_DIF_BEFORE_DATA_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1393">1393</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_DIF_BEFORE_DATA_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_DIF_BEFORE_DATA_SHIFT">RDIF_TASK_CONTEXT_DIF_BEFORE_DATA_SHIFT</dfn>           11</u></td></tr>
<tr><th id="1394">1394</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_RESERVED0_MASK" data-ref="_M/RDIF_TASK_CONTEXT_RESERVED0_MASK">RDIF_TASK_CONTEXT_RESERVED0_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="1395">1395</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_RESERVED0_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_RESERVED0_SHIFT">RDIF_TASK_CONTEXT_RESERVED0_SHIFT</dfn>                 12</u></td></tr>
<tr><th id="1396">1396</th><td><i>/* 0=None, 1=DIF */</i></td></tr>
<tr><th id="1397">1397</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_NETWORK_INTERFACE_MASK" data-ref="_M/RDIF_TASK_CONTEXT_NETWORK_INTERFACE_MASK">RDIF_TASK_CONTEXT_NETWORK_INTERFACE_MASK</dfn>          0x1</u></td></tr>
<tr><th id="1398">1398</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_NETWORK_INTERFACE_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_NETWORK_INTERFACE_SHIFT">RDIF_TASK_CONTEXT_NETWORK_INTERFACE_SHIFT</dfn>         13</u></td></tr>
<tr><th id="1399">1399</th><td><i>/* Forward application tag with mask */</i></td></tr>
<tr><th id="1400">1400</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_MASK" data-ref="_M/RDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_MASK">RDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_MASK</dfn>  0x1</u></td></tr>
<tr><th id="1401">1401</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_SHIFT">RDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_SHIFT</dfn> 14</u></td></tr>
<tr><th id="1402">1402</th><td><i>/* Forward reference tag with mask */</i></td></tr>
<tr><th id="1403">1403</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_MASK" data-ref="_M/RDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_MASK">RDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_MASK</dfn>  0x1</u></td></tr>
<tr><th id="1404">1404</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_SHIFT">RDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_SHIFT</dfn> 15</u></td></tr>
<tr><th id="1405">1405</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rdif_task_context::state" title='rdif_task_context::state' data-ref="rdif_task_context::state">state</dfn>;</td></tr>
<tr><th id="1406">1406</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_MASK" data-ref="_M/RDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_MASK">RDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_MASK</dfn>    0xF</u></td></tr>
<tr><th id="1407">1407</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_SHIFT">RDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_SHIFT</dfn>   0</u></td></tr>
<tr><th id="1408">1408</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_MASK" data-ref="_M/RDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_MASK">RDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_MASK</dfn>  0xF</u></td></tr>
<tr><th id="1409">1409</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_SHIFT">RDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_SHIFT</dfn> 4</u></td></tr>
<tr><th id="1410">1410</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_ERROR_IN_IO_MASK" data-ref="_M/RDIF_TASK_CONTEXT_ERROR_IN_IO_MASK">RDIF_TASK_CONTEXT_ERROR_IN_IO_MASK</dfn>                0x1</u></td></tr>
<tr><th id="1411">1411</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_ERROR_IN_IO_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_ERROR_IN_IO_SHIFT">RDIF_TASK_CONTEXT_ERROR_IN_IO_SHIFT</dfn>               8</u></td></tr>
<tr><th id="1412">1412</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_MASK" data-ref="_M/RDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_MASK">RDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_MASK</dfn>          0x1</u></td></tr>
<tr><th id="1413">1413</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_SHIFT">RDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_SHIFT</dfn>         9</u></td></tr>
<tr><th id="1414">1414</th><td><i>/* mask for refernce tag handling */</i></td></tr>
<tr><th id="1415">1415</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_REF_TAG_MASK_MASK" data-ref="_M/RDIF_TASK_CONTEXT_REF_TAG_MASK_MASK">RDIF_TASK_CONTEXT_REF_TAG_MASK_MASK</dfn>               0xF</u></td></tr>
<tr><th id="1416">1416</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_REF_TAG_MASK_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_REF_TAG_MASK_SHIFT">RDIF_TASK_CONTEXT_REF_TAG_MASK_SHIFT</dfn>              10</u></td></tr>
<tr><th id="1417">1417</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_RESERVED1_MASK" data-ref="_M/RDIF_TASK_CONTEXT_RESERVED1_MASK">RDIF_TASK_CONTEXT_RESERVED1_MASK</dfn>                  0x3</u></td></tr>
<tr><th id="1418">1418</th><td><u>#define <dfn class="macro" id="_M/RDIF_TASK_CONTEXT_RESERVED1_SHIFT" data-ref="_M/RDIF_TASK_CONTEXT_RESERVED1_SHIFT">RDIF_TASK_CONTEXT_RESERVED1_SHIFT</dfn>                 14</u></td></tr>
<tr><th id="1419">1419</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="rdif_task_context::reserved2" title='rdif_task_context::reserved2' data-ref="rdif_task_context::reserved2">reserved2</dfn>;</td></tr>
<tr><th id="1420">1420</th><td>};</td></tr>
<tr><th id="1421">1421</th><td></td></tr>
<tr><th id="1422">1422</th><td><i>/*</i></td></tr>
<tr><th id="1423">1423</th><td><i> * RSS hash type</i></td></tr>
<tr><th id="1424">1424</th><td><i> */</i></td></tr>
<tr><th id="1425">1425</th><td><b>enum</b> <dfn class="type def" id="rss_hash_type" title='rss_hash_type' data-ref="rss_hash_type">rss_hash_type</dfn> {</td></tr>
<tr><th id="1426">1426</th><td>	<dfn class="enum" id="RSS_HASH_TYPE_DEFAULT" title='RSS_HASH_TYPE_DEFAULT' data-ref="RSS_HASH_TYPE_DEFAULT">RSS_HASH_TYPE_DEFAULT</dfn> = <var>0</var>,</td></tr>
<tr><th id="1427">1427</th><td>	<dfn class="enum" id="RSS_HASH_TYPE_IPV4" title='RSS_HASH_TYPE_IPV4' data-ref="RSS_HASH_TYPE_IPV4">RSS_HASH_TYPE_IPV4</dfn> = <var>1</var>,</td></tr>
<tr><th id="1428">1428</th><td>	<dfn class="enum" id="RSS_HASH_TYPE_TCP_IPV4" title='RSS_HASH_TYPE_TCP_IPV4' data-ref="RSS_HASH_TYPE_TCP_IPV4">RSS_HASH_TYPE_TCP_IPV4</dfn> = <var>2</var>,</td></tr>
<tr><th id="1429">1429</th><td>	<dfn class="enum" id="RSS_HASH_TYPE_IPV6" title='RSS_HASH_TYPE_IPV6' data-ref="RSS_HASH_TYPE_IPV6">RSS_HASH_TYPE_IPV6</dfn> = <var>3</var>,</td></tr>
<tr><th id="1430">1430</th><td>	<dfn class="enum" id="RSS_HASH_TYPE_TCP_IPV6" title='RSS_HASH_TYPE_TCP_IPV6' data-ref="RSS_HASH_TYPE_TCP_IPV6">RSS_HASH_TYPE_TCP_IPV6</dfn> = <var>4</var>,</td></tr>
<tr><th id="1431">1431</th><td>	<dfn class="enum" id="RSS_HASH_TYPE_UDP_IPV4" title='RSS_HASH_TYPE_UDP_IPV4' data-ref="RSS_HASH_TYPE_UDP_IPV4">RSS_HASH_TYPE_UDP_IPV4</dfn> = <var>5</var>,</td></tr>
<tr><th id="1432">1432</th><td>	<dfn class="enum" id="RSS_HASH_TYPE_UDP_IPV6" title='RSS_HASH_TYPE_UDP_IPV6' data-ref="RSS_HASH_TYPE_UDP_IPV6">RSS_HASH_TYPE_UDP_IPV6</dfn> = <var>6</var>,</td></tr>
<tr><th id="1433">1433</th><td>	<dfn class="enum" id="MAX_RSS_HASH_TYPE" title='MAX_RSS_HASH_TYPE' data-ref="MAX_RSS_HASH_TYPE">MAX_RSS_HASH_TYPE</dfn></td></tr>
<tr><th id="1434">1434</th><td>};</td></tr>
<tr><th id="1435">1435</th><td></td></tr>
<tr><th id="1436">1436</th><td><i>/*</i></td></tr>
<tr><th id="1437">1437</th><td><i> * status block structure</i></td></tr>
<tr><th id="1438">1438</th><td><i> */</i></td></tr>
<tr><th id="1439">1439</th><td><b>struct</b> <dfn class="type def" id="status_block_e4" title='status_block_e4' data-ref="status_block_e4">status_block_e4</dfn> {</td></tr>
<tr><th id="1440">1440</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="status_block_e4::pi_array" title='status_block_e4::pi_array' data-ref="status_block_e4::pi_array">pi_array</dfn>[<a class="macro" href="#417" title="12" data-ref="_M/PIS_PER_SB_E4">PIS_PER_SB_E4</a>];</td></tr>
<tr><th id="1441">1441</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="status_block_e4::sb_num" title='status_block_e4::sb_num' data-ref="status_block_e4::sb_num">sb_num</dfn>;</td></tr>
<tr><th id="1442">1442</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E4_SB_NUM_MASK" data-ref="_M/STATUS_BLOCK_E4_SB_NUM_MASK">STATUS_BLOCK_E4_SB_NUM_MASK</dfn>      0x1FF</u></td></tr>
<tr><th id="1443">1443</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E4_SB_NUM_SHIFT" data-ref="_M/STATUS_BLOCK_E4_SB_NUM_SHIFT">STATUS_BLOCK_E4_SB_NUM_SHIFT</dfn>     0</u></td></tr>
<tr><th id="1444">1444</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E4_ZERO_PAD_MASK" data-ref="_M/STATUS_BLOCK_E4_ZERO_PAD_MASK">STATUS_BLOCK_E4_ZERO_PAD_MASK</dfn>    0x7F</u></td></tr>
<tr><th id="1445">1445</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E4_ZERO_PAD_SHIFT" data-ref="_M/STATUS_BLOCK_E4_ZERO_PAD_SHIFT">STATUS_BLOCK_E4_ZERO_PAD_SHIFT</dfn>   9</u></td></tr>
<tr><th id="1446">1446</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E4_ZERO_PAD2_MASK" data-ref="_M/STATUS_BLOCK_E4_ZERO_PAD2_MASK">STATUS_BLOCK_E4_ZERO_PAD2_MASK</dfn>   0xFFFF</u></td></tr>
<tr><th id="1447">1447</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E4_ZERO_PAD2_SHIFT" data-ref="_M/STATUS_BLOCK_E4_ZERO_PAD2_SHIFT">STATUS_BLOCK_E4_ZERO_PAD2_SHIFT</dfn>  16</u></td></tr>
<tr><th id="1448">1448</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="status_block_e4::prod_index" title='status_block_e4::prod_index' data-ref="status_block_e4::prod_index">prod_index</dfn>;</td></tr>
<tr><th id="1449">1449</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E4_PROD_INDEX_MASK" data-ref="_M/STATUS_BLOCK_E4_PROD_INDEX_MASK">STATUS_BLOCK_E4_PROD_INDEX_MASK</dfn>  0xFFFFFF</u></td></tr>
<tr><th id="1450">1450</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E4_PROD_INDEX_SHIFT" data-ref="_M/STATUS_BLOCK_E4_PROD_INDEX_SHIFT">STATUS_BLOCK_E4_PROD_INDEX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1451">1451</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E4_ZERO_PAD3_MASK" data-ref="_M/STATUS_BLOCK_E4_ZERO_PAD3_MASK">STATUS_BLOCK_E4_ZERO_PAD3_MASK</dfn>   0xFF</u></td></tr>
<tr><th id="1452">1452</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E4_ZERO_PAD3_SHIFT" data-ref="_M/STATUS_BLOCK_E4_ZERO_PAD3_SHIFT">STATUS_BLOCK_E4_ZERO_PAD3_SHIFT</dfn>  24</u></td></tr>
<tr><th id="1453">1453</th><td>};</td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td></td></tr>
<tr><th id="1456">1456</th><td><i>/*</i></td></tr>
<tr><th id="1457">1457</th><td><i> * status block structure</i></td></tr>
<tr><th id="1458">1458</th><td><i> */</i></td></tr>
<tr><th id="1459">1459</th><td><b>struct</b> <dfn class="type def" id="status_block_e5" title='status_block_e5' data-ref="status_block_e5">status_block_e5</dfn> {</td></tr>
<tr><th id="1460">1460</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="status_block_e5::pi_array" title='status_block_e5::pi_array' data-ref="status_block_e5::pi_array">pi_array</dfn>[<a class="macro" href="#418" title="8" data-ref="_M/PIS_PER_SB_E5">PIS_PER_SB_E5</a>];</td></tr>
<tr><th id="1461">1461</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="status_block_e5::sb_num" title='status_block_e5::sb_num' data-ref="status_block_e5::sb_num">sb_num</dfn>;</td></tr>
<tr><th id="1462">1462</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E5_SB_NUM_MASK" data-ref="_M/STATUS_BLOCK_E5_SB_NUM_MASK">STATUS_BLOCK_E5_SB_NUM_MASK</dfn>      0x1FF</u></td></tr>
<tr><th id="1463">1463</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E5_SB_NUM_SHIFT" data-ref="_M/STATUS_BLOCK_E5_SB_NUM_SHIFT">STATUS_BLOCK_E5_SB_NUM_SHIFT</dfn>     0</u></td></tr>
<tr><th id="1464">1464</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E5_ZERO_PAD_MASK" data-ref="_M/STATUS_BLOCK_E5_ZERO_PAD_MASK">STATUS_BLOCK_E5_ZERO_PAD_MASK</dfn>    0x7F</u></td></tr>
<tr><th id="1465">1465</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E5_ZERO_PAD_SHIFT" data-ref="_M/STATUS_BLOCK_E5_ZERO_PAD_SHIFT">STATUS_BLOCK_E5_ZERO_PAD_SHIFT</dfn>   9</u></td></tr>
<tr><th id="1466">1466</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E5_ZERO_PAD2_MASK" data-ref="_M/STATUS_BLOCK_E5_ZERO_PAD2_MASK">STATUS_BLOCK_E5_ZERO_PAD2_MASK</dfn>   0xFFFF</u></td></tr>
<tr><th id="1467">1467</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E5_ZERO_PAD2_SHIFT" data-ref="_M/STATUS_BLOCK_E5_ZERO_PAD2_SHIFT">STATUS_BLOCK_E5_ZERO_PAD2_SHIFT</dfn>  16</u></td></tr>
<tr><th id="1468">1468</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="status_block_e5::prod_index" title='status_block_e5::prod_index' data-ref="status_block_e5::prod_index">prod_index</dfn>;</td></tr>
<tr><th id="1469">1469</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E5_PROD_INDEX_MASK" data-ref="_M/STATUS_BLOCK_E5_PROD_INDEX_MASK">STATUS_BLOCK_E5_PROD_INDEX_MASK</dfn>  0xFFFFFF</u></td></tr>
<tr><th id="1470">1470</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E5_PROD_INDEX_SHIFT" data-ref="_M/STATUS_BLOCK_E5_PROD_INDEX_SHIFT">STATUS_BLOCK_E5_PROD_INDEX_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1471">1471</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E5_ZERO_PAD3_MASK" data-ref="_M/STATUS_BLOCK_E5_ZERO_PAD3_MASK">STATUS_BLOCK_E5_ZERO_PAD3_MASK</dfn>   0xFF</u></td></tr>
<tr><th id="1472">1472</th><td><u>#define <dfn class="macro" id="_M/STATUS_BLOCK_E5_ZERO_PAD3_SHIFT" data-ref="_M/STATUS_BLOCK_E5_ZERO_PAD3_SHIFT">STATUS_BLOCK_E5_ZERO_PAD3_SHIFT</dfn>  24</u></td></tr>
<tr><th id="1473">1473</th><td>};</td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td></td></tr>
<tr><th id="1476">1476</th><td><i>/*</i></td></tr>
<tr><th id="1477">1477</th><td><i> * Tdif context</i></td></tr>
<tr><th id="1478">1478</th><td><i> */</i></td></tr>
<tr><th id="1479">1479</th><td><b>struct</b> <dfn class="type def" id="tdif_task_context" title='tdif_task_context' data-ref="tdif_task_context">tdif_task_context</dfn> {</td></tr>
<tr><th id="1480">1480</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="tdif_task_context::initial_ref_tag" title='tdif_task_context::initial_ref_tag' data-ref="tdif_task_context::initial_ref_tag">initial_ref_tag</dfn>;</td></tr>
<tr><th id="1481">1481</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tdif_task_context::app_tag_value" title='tdif_task_context::app_tag_value' data-ref="tdif_task_context::app_tag_value">app_tag_value</dfn>;</td></tr>
<tr><th id="1482">1482</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tdif_task_context::app_tag_mask" title='tdif_task_context::app_tag_mask' data-ref="tdif_task_context::app_tag_mask">app_tag_mask</dfn>;</td></tr>
<tr><th id="1483">1483</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tdif_task_context::partial_crc_value_b" title='tdif_task_context::partial_crc_value_b' data-ref="tdif_task_context::partial_crc_value_b">partial_crc_value_b</dfn>;</td></tr>
<tr><th id="1484">1484</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tdif_task_context::partial_checksum_value_b" title='tdif_task_context::partial_checksum_value_b' data-ref="tdif_task_context::partial_checksum_value_b">partial_checksum_value_b</dfn>;</td></tr>
<tr><th id="1485">1485</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tdif_task_context::stateB" title='tdif_task_context::stateB' data-ref="tdif_task_context::stateB">stateB</dfn>;</td></tr>
<tr><th id="1486">1486</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_B_MASK" data-ref="_M/TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_B_MASK">TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_B_MASK</dfn>    0xF</u></td></tr>
<tr><th id="1487">1487</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_B_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_B_SHIFT">TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_B_SHIFT</dfn>   0</u></td></tr>
<tr><th id="1488">1488</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_B_MASK" data-ref="_M/TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_B_MASK">TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_B_MASK</dfn>  0xF</u></td></tr>
<tr><th id="1489">1489</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_B_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_B_SHIFT">TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_B_SHIFT</dfn> 4</u></td></tr>
<tr><th id="1490">1490</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_ERROR_IN_IO_B_MASK" data-ref="_M/TDIF_TASK_CONTEXT_ERROR_IN_IO_B_MASK">TDIF_TASK_CONTEXT_ERROR_IN_IO_B_MASK</dfn>                0x1</u></td></tr>
<tr><th id="1491">1491</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_ERROR_IN_IO_B_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_ERROR_IN_IO_B_SHIFT">TDIF_TASK_CONTEXT_ERROR_IN_IO_B_SHIFT</dfn>               8</u></td></tr>
<tr><th id="1492">1492</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_CHECKSUM_VERFLOW_MASK" data-ref="_M/TDIF_TASK_CONTEXT_CHECKSUM_VERFLOW_MASK">TDIF_TASK_CONTEXT_CHECKSUM_VERFLOW_MASK</dfn>             0x1</u></td></tr>
<tr><th id="1493">1493</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_CHECKSUM_VERFLOW_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_CHECKSUM_VERFLOW_SHIFT">TDIF_TASK_CONTEXT_CHECKSUM_VERFLOW_SHIFT</dfn>            9</u></td></tr>
<tr><th id="1494">1494</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_RESERVED0_MASK" data-ref="_M/TDIF_TASK_CONTEXT_RESERVED0_MASK">TDIF_TASK_CONTEXT_RESERVED0_MASK</dfn>                    0x3F</u></td></tr>
<tr><th id="1495">1495</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_RESERVED0_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_RESERVED0_SHIFT">TDIF_TASK_CONTEXT_RESERVED0_SHIFT</dfn>                   10</u></td></tr>
<tr><th id="1496">1496</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="tdif_task_context::reserved1" title='tdif_task_context::reserved1' data-ref="tdif_task_context::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="1497">1497</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="tdif_task_context::flags0" title='tdif_task_context::flags0' data-ref="tdif_task_context::flags0">flags0</dfn>;</td></tr>
<tr><th id="1498">1498</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_IGNORE_APP_TAG_MASK" data-ref="_M/TDIF_TASK_CONTEXT_IGNORE_APP_TAG_MASK">TDIF_TASK_CONTEXT_IGNORE_APP_TAG_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1499">1499</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_IGNORE_APP_TAG_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_IGNORE_APP_TAG_SHIFT">TDIF_TASK_CONTEXT_IGNORE_APP_TAG_SHIFT</dfn>              0</u></td></tr>
<tr><th id="1500">1500</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_MASK" data-ref="_M/TDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_MASK">TDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_MASK</dfn>        0x1</u></td></tr>
<tr><th id="1501">1501</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_SHIFT">TDIF_TASK_CONTEXT_INITIAL_REF_TAG_VALID_SHIFT</dfn>       1</u></td></tr>
<tr><th id="1502">1502</th><td><i>/* 0 = IP checksum, 1 = CRC */</i></td></tr>
<tr><th id="1503">1503</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_HOST_GUARD_TYPE_MASK" data-ref="_M/TDIF_TASK_CONTEXT_HOST_GUARD_TYPE_MASK">TDIF_TASK_CONTEXT_HOST_GUARD_TYPE_MASK</dfn>              0x1</u></td></tr>
<tr><th id="1504">1504</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_HOST_GUARD_TYPE_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_HOST_GUARD_TYPE_SHIFT">TDIF_TASK_CONTEXT_HOST_GUARD_TYPE_SHIFT</dfn>             2</u></td></tr>
<tr><th id="1505">1505</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_MASK" data-ref="_M/TDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_MASK">TDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_MASK</dfn>           0x1</u></td></tr>
<tr><th id="1506">1506</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_SHIFT">TDIF_TASK_CONTEXT_SET_ERROR_WITH_EOP_SHIFT</dfn>          3</u></td></tr>
<tr><th id="1507">1507</th><td><i>/* 1/2/3 - Protection Type */</i></td></tr>
<tr><th id="1508">1508</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_PROTECTION_TYPE_MASK" data-ref="_M/TDIF_TASK_CONTEXT_PROTECTION_TYPE_MASK">TDIF_TASK_CONTEXT_PROTECTION_TYPE_MASK</dfn>              0x3</u></td></tr>
<tr><th id="1509">1509</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_PROTECTION_TYPE_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_PROTECTION_TYPE_SHIFT">TDIF_TASK_CONTEXT_PROTECTION_TYPE_SHIFT</dfn>             4</u></td></tr>
<tr><th id="1510">1510</th><td><i>/* 0=0x0000, 1=0xffff */</i></td></tr>
<tr><th id="1511">1511</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_CRC_SEED_MASK" data-ref="_M/TDIF_TASK_CONTEXT_CRC_SEED_MASK">TDIF_TASK_CONTEXT_CRC_SEED_MASK</dfn>                     0x1</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_CRC_SEED_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_CRC_SEED_SHIFT">TDIF_TASK_CONTEXT_CRC_SEED_SHIFT</dfn>                    6</u></td></tr>
<tr><th id="1513">1513</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_RESERVED2_MASK" data-ref="_M/TDIF_TASK_CONTEXT_RESERVED2_MASK">TDIF_TASK_CONTEXT_RESERVED2_MASK</dfn>                    0x1</u></td></tr>
<tr><th id="1514">1514</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_RESERVED2_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_RESERVED2_SHIFT">TDIF_TASK_CONTEXT_RESERVED2_SHIFT</dfn>                   7</u></td></tr>
<tr><th id="1515">1515</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="tdif_task_context::flags1" title='tdif_task_context::flags1' data-ref="tdif_task_context::flags1">flags1</dfn>;</td></tr>
<tr><th id="1516">1516</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_VALIDATE_GUARD_MASK" data-ref="_M/TDIF_TASK_CONTEXT_VALIDATE_GUARD_MASK">TDIF_TASK_CONTEXT_VALIDATE_GUARD_MASK</dfn>               0x1</u></td></tr>
<tr><th id="1517">1517</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_VALIDATE_GUARD_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_VALIDATE_GUARD_SHIFT">TDIF_TASK_CONTEXT_VALIDATE_GUARD_SHIFT</dfn>              0</u></td></tr>
<tr><th id="1518">1518</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_VALIDATE_APP_TAG_MASK" data-ref="_M/TDIF_TASK_CONTEXT_VALIDATE_APP_TAG_MASK">TDIF_TASK_CONTEXT_VALIDATE_APP_TAG_MASK</dfn>             0x1</u></td></tr>
<tr><th id="1519">1519</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_VALIDATE_APP_TAG_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_VALIDATE_APP_TAG_SHIFT">TDIF_TASK_CONTEXT_VALIDATE_APP_TAG_SHIFT</dfn>            1</u></td></tr>
<tr><th id="1520">1520</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_VALIDATE_REF_TAG_MASK" data-ref="_M/TDIF_TASK_CONTEXT_VALIDATE_REF_TAG_MASK">TDIF_TASK_CONTEXT_VALIDATE_REF_TAG_MASK</dfn>             0x1</u></td></tr>
<tr><th id="1521">1521</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_VALIDATE_REF_TAG_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_VALIDATE_REF_TAG_SHIFT">TDIF_TASK_CONTEXT_VALIDATE_REF_TAG_SHIFT</dfn>            2</u></td></tr>
<tr><th id="1522">1522</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_FORWARD_GUARD_MASK" data-ref="_M/TDIF_TASK_CONTEXT_FORWARD_GUARD_MASK">TDIF_TASK_CONTEXT_FORWARD_GUARD_MASK</dfn>                0x1</u></td></tr>
<tr><th id="1523">1523</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_FORWARD_GUARD_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_FORWARD_GUARD_SHIFT">TDIF_TASK_CONTEXT_FORWARD_GUARD_SHIFT</dfn>               3</u></td></tr>
<tr><th id="1524">1524</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_FORWARD_APP_TAG_MASK" data-ref="_M/TDIF_TASK_CONTEXT_FORWARD_APP_TAG_MASK">TDIF_TASK_CONTEXT_FORWARD_APP_TAG_MASK</dfn>              0x1</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_FORWARD_APP_TAG_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_FORWARD_APP_TAG_SHIFT">TDIF_TASK_CONTEXT_FORWARD_APP_TAG_SHIFT</dfn>             4</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_FORWARD_REF_TAG_MASK" data-ref="_M/TDIF_TASK_CONTEXT_FORWARD_REF_TAG_MASK">TDIF_TASK_CONTEXT_FORWARD_REF_TAG_MASK</dfn>              0x1</u></td></tr>
<tr><th id="1527">1527</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_FORWARD_REF_TAG_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_FORWARD_REF_TAG_SHIFT">TDIF_TASK_CONTEXT_FORWARD_REF_TAG_SHIFT</dfn>             5</u></td></tr>
<tr><th id="1528">1528</th><td><i>/* 0=512B, 1=1KB, 2=2KB, 3=4KB, 4=8KB */</i></td></tr>
<tr><th id="1529">1529</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_INTERVAL_SIZE_MASK" data-ref="_M/TDIF_TASK_CONTEXT_INTERVAL_SIZE_MASK">TDIF_TASK_CONTEXT_INTERVAL_SIZE_MASK</dfn>                0x7</u></td></tr>
<tr><th id="1530">1530</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_INTERVAL_SIZE_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_INTERVAL_SIZE_SHIFT">TDIF_TASK_CONTEXT_INTERVAL_SIZE_SHIFT</dfn>               6</u></td></tr>
<tr><th id="1531">1531</th><td><i>/* 0=None, 1=DIF, 2=DIX */</i></td></tr>
<tr><th id="1532">1532</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_HOST_INTERFACE_MASK" data-ref="_M/TDIF_TASK_CONTEXT_HOST_INTERFACE_MASK">TDIF_TASK_CONTEXT_HOST_INTERFACE_MASK</dfn>               0x3</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_HOST_INTERFACE_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_HOST_INTERFACE_SHIFT">TDIF_TASK_CONTEXT_HOST_INTERFACE_SHIFT</dfn>              9</u></td></tr>
<tr><th id="1534">1534</th><td><i>/* DIF tag right at the beginning of DIF interval */</i></td></tr>
<tr><th id="1535">1535</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_DIF_BEFORE_DATA_MASK" data-ref="_M/TDIF_TASK_CONTEXT_DIF_BEFORE_DATA_MASK">TDIF_TASK_CONTEXT_DIF_BEFORE_DATA_MASK</dfn>              0x1</u></td></tr>
<tr><th id="1536">1536</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_DIF_BEFORE_DATA_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_DIF_BEFORE_DATA_SHIFT">TDIF_TASK_CONTEXT_DIF_BEFORE_DATA_SHIFT</dfn>             11</u></td></tr>
<tr><th id="1537">1537</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_RESERVED3_MASK" data-ref="_M/TDIF_TASK_CONTEXT_RESERVED3_MASK">TDIF_TASK_CONTEXT_RESERVED3_MASK</dfn>                    0x1 /* reserved */</u></td></tr>
<tr><th id="1538">1538</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_RESERVED3_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_RESERVED3_SHIFT">TDIF_TASK_CONTEXT_RESERVED3_SHIFT</dfn>                   12</u></td></tr>
<tr><th id="1539">1539</th><td><i>/* 0=None, 1=DIF */</i></td></tr>
<tr><th id="1540">1540</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_NETWORK_INTERFACE_MASK" data-ref="_M/TDIF_TASK_CONTEXT_NETWORK_INTERFACE_MASK">TDIF_TASK_CONTEXT_NETWORK_INTERFACE_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1541">1541</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_NETWORK_INTERFACE_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_NETWORK_INTERFACE_SHIFT">TDIF_TASK_CONTEXT_NETWORK_INTERFACE_SHIFT</dfn>           13</u></td></tr>
<tr><th id="1542">1542</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_A_MASK" data-ref="_M/TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_A_MASK">TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_A_MASK</dfn>    0xF</u></td></tr>
<tr><th id="1543">1543</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_A_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_A_SHIFT">TDIF_TASK_CONTEXT_RECEIVED_DIF_BYTES_LEFT_A_SHIFT</dfn>   14</u></td></tr>
<tr><th id="1544">1544</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_A_MASK" data-ref="_M/TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_A_MASK">TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_A_MASK</dfn>  0xF</u></td></tr>
<tr><th id="1545">1545</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_A_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_A_SHIFT">TDIF_TASK_CONTEXT_TRANSMITED_DIF_BYTES_LEFT_A_SHIFT</dfn> 18</u></td></tr>
<tr><th id="1546">1546</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_ERROR_IN_IO_A_MASK" data-ref="_M/TDIF_TASK_CONTEXT_ERROR_IN_IO_A_MASK">TDIF_TASK_CONTEXT_ERROR_IN_IO_A_MASK</dfn>                0x1</u></td></tr>
<tr><th id="1547">1547</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_ERROR_IN_IO_A_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_ERROR_IN_IO_A_SHIFT">TDIF_TASK_CONTEXT_ERROR_IN_IO_A_SHIFT</dfn>               22</u></td></tr>
<tr><th id="1548">1548</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_A_MASK" data-ref="_M/TDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_A_MASK">TDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_A_MASK</dfn>          0x1</u></td></tr>
<tr><th id="1549">1549</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_A_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_A_SHIFT">TDIF_TASK_CONTEXT_CHECKSUM_OVERFLOW_A_SHIFT</dfn>         23</u></td></tr>
<tr><th id="1550">1550</th><td><i>/* mask for refernce tag handling */</i></td></tr>
<tr><th id="1551">1551</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_REF_TAG_MASK_MASK" data-ref="_M/TDIF_TASK_CONTEXT_REF_TAG_MASK_MASK">TDIF_TASK_CONTEXT_REF_TAG_MASK_MASK</dfn>                 0xF</u></td></tr>
<tr><th id="1552">1552</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_REF_TAG_MASK_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_REF_TAG_MASK_SHIFT">TDIF_TASK_CONTEXT_REF_TAG_MASK_SHIFT</dfn>                24</u></td></tr>
<tr><th id="1553">1553</th><td><i>/* Forward application tag with mask */</i></td></tr>
<tr><th id="1554">1554</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_MASK" data-ref="_M/TDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_MASK">TDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_MASK</dfn>    0x1</u></td></tr>
<tr><th id="1555">1555</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_SHIFT">TDIF_TASK_CONTEXT_FORWARD_APP_TAG_WITH_MASK_SHIFT</dfn>   28</u></td></tr>
<tr><th id="1556">1556</th><td><i>/* Forward reference tag with mask */</i></td></tr>
<tr><th id="1557">1557</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_MASK" data-ref="_M/TDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_MASK">TDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_MASK</dfn>    0x1</u></td></tr>
<tr><th id="1558">1558</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_SHIFT">TDIF_TASK_CONTEXT_FORWARD_REF_TAG_WITH_MASK_SHIFT</dfn>   29</u></td></tr>
<tr><th id="1559">1559</th><td><i>/* Keep reference tag constant */</i></td></tr>
<tr><th id="1560">1560</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_MASK" data-ref="_M/TDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_MASK">TDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_MASK</dfn>           0x1</u></td></tr>
<tr><th id="1561">1561</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_SHIFT">TDIF_TASK_CONTEXT_KEEP_REF_TAG_CONST_SHIFT</dfn>          30</u></td></tr>
<tr><th id="1562">1562</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_RESERVED4_MASK" data-ref="_M/TDIF_TASK_CONTEXT_RESERVED4_MASK">TDIF_TASK_CONTEXT_RESERVED4_MASK</dfn>                    0x1</u></td></tr>
<tr><th id="1563">1563</th><td><u>#define <dfn class="macro" id="_M/TDIF_TASK_CONTEXT_RESERVED4_SHIFT" data-ref="_M/TDIF_TASK_CONTEXT_RESERVED4_SHIFT">TDIF_TASK_CONTEXT_RESERVED4_SHIFT</dfn>                   31</u></td></tr>
<tr><th id="1564">1564</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="tdif_task_context::offset_in_io_b" title='tdif_task_context::offset_in_io_b' data-ref="tdif_task_context::offset_in_io_b">offset_in_io_b</dfn>;</td></tr>
<tr><th id="1565">1565</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tdif_task_context::partial_crc_value_a" title='tdif_task_context::partial_crc_value_a' data-ref="tdif_task_context::partial_crc_value_a">partial_crc_value_a</dfn>;</td></tr>
<tr><th id="1566">1566</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="tdif_task_context::partial_checksum_value_a" title='tdif_task_context::partial_checksum_value_a' data-ref="tdif_task_context::partial_checksum_value_a">partial_checksum_value_a</dfn>;</td></tr>
<tr><th id="1567">1567</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="tdif_task_context::offset_in_io_a" title='tdif_task_context::offset_in_io_a' data-ref="tdif_task_context::offset_in_io_a">offset_in_io_a</dfn>;</td></tr>
<tr><th id="1568">1568</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="tdif_task_context::partial_dif_data_a" title='tdif_task_context::partial_dif_data_a' data-ref="tdif_task_context::partial_dif_data_a">partial_dif_data_a</dfn>[<var>8</var>];</td></tr>
<tr><th id="1569">1569</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="tdif_task_context::partial_dif_data_b" title='tdif_task_context::partial_dif_data_b' data-ref="tdif_task_context::partial_dif_data_b">partial_dif_data_b</dfn>[<var>8</var>];</td></tr>
<tr><th id="1570">1570</th><td>};</td></tr>
<tr><th id="1571">1571</th><td></td></tr>
<tr><th id="1572">1572</th><td></td></tr>
<tr><th id="1573">1573</th><td><i>/*</i></td></tr>
<tr><th id="1574">1574</th><td><i> * Timers context</i></td></tr>
<tr><th id="1575">1575</th><td><i> */</i></td></tr>
<tr><th id="1576">1576</th><td><b>struct</b> <dfn class="type def" id="timers_context" title='timers_context' data-ref="timers_context">timers_context</dfn> {</td></tr>
<tr><th id="1577">1577</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="timers_context::logical_client_0" title='timers_context::logical_client_0' data-ref="timers_context::logical_client_0">logical_client_0</dfn>;</td></tr>
<tr><th id="1578">1578</th><td><i>/* Expiration time of logical client 0 */</i></td></tr>
<tr><th id="1579">1579</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_EXPIRATIONTIMELC0_MASK" data-ref="_M/TIMERS_CONTEXT_EXPIRATIONTIMELC0_MASK">TIMERS_CONTEXT_EXPIRATIONTIMELC0_MASK</dfn>     0x7FFFFFF</u></td></tr>
<tr><th id="1580">1580</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_EXPIRATIONTIMELC0_SHIFT" data-ref="_M/TIMERS_CONTEXT_EXPIRATIONTIMELC0_SHIFT">TIMERS_CONTEXT_EXPIRATIONTIMELC0_SHIFT</dfn>    0</u></td></tr>
<tr><th id="1581">1581</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_RESERVED0_MASK" data-ref="_M/TIMERS_CONTEXT_RESERVED0_MASK">TIMERS_CONTEXT_RESERVED0_MASK</dfn>             0x1</u></td></tr>
<tr><th id="1582">1582</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_RESERVED0_SHIFT" data-ref="_M/TIMERS_CONTEXT_RESERVED0_SHIFT">TIMERS_CONTEXT_RESERVED0_SHIFT</dfn>            27</u></td></tr>
<tr><th id="1583">1583</th><td><i>/* Valid bit of logical client 0 */</i></td></tr>
<tr><th id="1584">1584</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_VALIDLC0_MASK" data-ref="_M/TIMERS_CONTEXT_VALIDLC0_MASK">TIMERS_CONTEXT_VALIDLC0_MASK</dfn>              0x1</u></td></tr>
<tr><th id="1585">1585</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_VALIDLC0_SHIFT" data-ref="_M/TIMERS_CONTEXT_VALIDLC0_SHIFT">TIMERS_CONTEXT_VALIDLC0_SHIFT</dfn>             28</u></td></tr>
<tr><th id="1586">1586</th><td><i>/* Active bit of logical client 0 */</i></td></tr>
<tr><th id="1587">1587</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_ACTIVELC0_MASK" data-ref="_M/TIMERS_CONTEXT_ACTIVELC0_MASK">TIMERS_CONTEXT_ACTIVELC0_MASK</dfn>             0x1</u></td></tr>
<tr><th id="1588">1588</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_ACTIVELC0_SHIFT" data-ref="_M/TIMERS_CONTEXT_ACTIVELC0_SHIFT">TIMERS_CONTEXT_ACTIVELC0_SHIFT</dfn>            29</u></td></tr>
<tr><th id="1589">1589</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_RESERVED1_MASK" data-ref="_M/TIMERS_CONTEXT_RESERVED1_MASK">TIMERS_CONTEXT_RESERVED1_MASK</dfn>             0x3</u></td></tr>
<tr><th id="1590">1590</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_RESERVED1_SHIFT" data-ref="_M/TIMERS_CONTEXT_RESERVED1_SHIFT">TIMERS_CONTEXT_RESERVED1_SHIFT</dfn>            30</u></td></tr>
<tr><th id="1591">1591</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="timers_context::logical_client_1" title='timers_context::logical_client_1' data-ref="timers_context::logical_client_1">logical_client_1</dfn>;</td></tr>
<tr><th id="1592">1592</th><td><i>/* Expiration time of logical client 1 */</i></td></tr>
<tr><th id="1593">1593</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_EXPIRATIONTIMELC1_MASK" data-ref="_M/TIMERS_CONTEXT_EXPIRATIONTIMELC1_MASK">TIMERS_CONTEXT_EXPIRATIONTIMELC1_MASK</dfn>     0x7FFFFFF</u></td></tr>
<tr><th id="1594">1594</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_EXPIRATIONTIMELC1_SHIFT" data-ref="_M/TIMERS_CONTEXT_EXPIRATIONTIMELC1_SHIFT">TIMERS_CONTEXT_EXPIRATIONTIMELC1_SHIFT</dfn>    0</u></td></tr>
<tr><th id="1595">1595</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_RESERVED2_MASK" data-ref="_M/TIMERS_CONTEXT_RESERVED2_MASK">TIMERS_CONTEXT_RESERVED2_MASK</dfn>             0x1</u></td></tr>
<tr><th id="1596">1596</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_RESERVED2_SHIFT" data-ref="_M/TIMERS_CONTEXT_RESERVED2_SHIFT">TIMERS_CONTEXT_RESERVED2_SHIFT</dfn>            27</u></td></tr>
<tr><th id="1597">1597</th><td><i>/* Valid bit of logical client 1 */</i></td></tr>
<tr><th id="1598">1598</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_VALIDLC1_MASK" data-ref="_M/TIMERS_CONTEXT_VALIDLC1_MASK">TIMERS_CONTEXT_VALIDLC1_MASK</dfn>              0x1</u></td></tr>
<tr><th id="1599">1599</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_VALIDLC1_SHIFT" data-ref="_M/TIMERS_CONTEXT_VALIDLC1_SHIFT">TIMERS_CONTEXT_VALIDLC1_SHIFT</dfn>             28</u></td></tr>
<tr><th id="1600">1600</th><td><i>/* Active bit of logical client 1 */</i></td></tr>
<tr><th id="1601">1601</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_ACTIVELC1_MASK" data-ref="_M/TIMERS_CONTEXT_ACTIVELC1_MASK">TIMERS_CONTEXT_ACTIVELC1_MASK</dfn>             0x1</u></td></tr>
<tr><th id="1602">1602</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_ACTIVELC1_SHIFT" data-ref="_M/TIMERS_CONTEXT_ACTIVELC1_SHIFT">TIMERS_CONTEXT_ACTIVELC1_SHIFT</dfn>            29</u></td></tr>
<tr><th id="1603">1603</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_RESERVED3_MASK" data-ref="_M/TIMERS_CONTEXT_RESERVED3_MASK">TIMERS_CONTEXT_RESERVED3_MASK</dfn>             0x3</u></td></tr>
<tr><th id="1604">1604</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_RESERVED3_SHIFT" data-ref="_M/TIMERS_CONTEXT_RESERVED3_SHIFT">TIMERS_CONTEXT_RESERVED3_SHIFT</dfn>            30</u></td></tr>
<tr><th id="1605">1605</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="timers_context::logical_client_2" title='timers_context::logical_client_2' data-ref="timers_context::logical_client_2">logical_client_2</dfn>;</td></tr>
<tr><th id="1606">1606</th><td><i>/* Expiration time of logical client 2 */</i></td></tr>
<tr><th id="1607">1607</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_EXPIRATIONTIMELC2_MASK" data-ref="_M/TIMERS_CONTEXT_EXPIRATIONTIMELC2_MASK">TIMERS_CONTEXT_EXPIRATIONTIMELC2_MASK</dfn>     0x7FFFFFF</u></td></tr>
<tr><th id="1608">1608</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_EXPIRATIONTIMELC2_SHIFT" data-ref="_M/TIMERS_CONTEXT_EXPIRATIONTIMELC2_SHIFT">TIMERS_CONTEXT_EXPIRATIONTIMELC2_SHIFT</dfn>    0</u></td></tr>
<tr><th id="1609">1609</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_RESERVED4_MASK" data-ref="_M/TIMERS_CONTEXT_RESERVED4_MASK">TIMERS_CONTEXT_RESERVED4_MASK</dfn>             0x1</u></td></tr>
<tr><th id="1610">1610</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_RESERVED4_SHIFT" data-ref="_M/TIMERS_CONTEXT_RESERVED4_SHIFT">TIMERS_CONTEXT_RESERVED4_SHIFT</dfn>            27</u></td></tr>
<tr><th id="1611">1611</th><td><i>/* Valid bit of logical client 2 */</i></td></tr>
<tr><th id="1612">1612</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_VALIDLC2_MASK" data-ref="_M/TIMERS_CONTEXT_VALIDLC2_MASK">TIMERS_CONTEXT_VALIDLC2_MASK</dfn>              0x1</u></td></tr>
<tr><th id="1613">1613</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_VALIDLC2_SHIFT" data-ref="_M/TIMERS_CONTEXT_VALIDLC2_SHIFT">TIMERS_CONTEXT_VALIDLC2_SHIFT</dfn>             28</u></td></tr>
<tr><th id="1614">1614</th><td><i>/* Active bit of logical client 2 */</i></td></tr>
<tr><th id="1615">1615</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_ACTIVELC2_MASK" data-ref="_M/TIMERS_CONTEXT_ACTIVELC2_MASK">TIMERS_CONTEXT_ACTIVELC2_MASK</dfn>             0x1</u></td></tr>
<tr><th id="1616">1616</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_ACTIVELC2_SHIFT" data-ref="_M/TIMERS_CONTEXT_ACTIVELC2_SHIFT">TIMERS_CONTEXT_ACTIVELC2_SHIFT</dfn>            29</u></td></tr>
<tr><th id="1617">1617</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_RESERVED5_MASK" data-ref="_M/TIMERS_CONTEXT_RESERVED5_MASK">TIMERS_CONTEXT_RESERVED5_MASK</dfn>             0x3</u></td></tr>
<tr><th id="1618">1618</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_RESERVED5_SHIFT" data-ref="_M/TIMERS_CONTEXT_RESERVED5_SHIFT">TIMERS_CONTEXT_RESERVED5_SHIFT</dfn>            30</u></td></tr>
<tr><th id="1619">1619</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="timers_context::host_expiration_fields" title='timers_context::host_expiration_fields' data-ref="timers_context::host_expiration_fields">host_expiration_fields</dfn>;</td></tr>
<tr><th id="1620">1620</th><td><i>/* Expiration time on host (closest one) */</i></td></tr>
<tr><th id="1621">1621</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_HOSTEXPRIRATIONVALUE_MASK" data-ref="_M/TIMERS_CONTEXT_HOSTEXPRIRATIONVALUE_MASK">TIMERS_CONTEXT_HOSTEXPRIRATIONVALUE_MASK</dfn>  0x7FFFFFF</u></td></tr>
<tr><th id="1622">1622</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_HOSTEXPRIRATIONVALUE_SHIFT" data-ref="_M/TIMERS_CONTEXT_HOSTEXPRIRATIONVALUE_SHIFT">TIMERS_CONTEXT_HOSTEXPRIRATIONVALUE_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1623">1623</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_RESERVED6_MASK" data-ref="_M/TIMERS_CONTEXT_RESERVED6_MASK">TIMERS_CONTEXT_RESERVED6_MASK</dfn>             0x1</u></td></tr>
<tr><th id="1624">1624</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_RESERVED6_SHIFT" data-ref="_M/TIMERS_CONTEXT_RESERVED6_SHIFT">TIMERS_CONTEXT_RESERVED6_SHIFT</dfn>            27</u></td></tr>
<tr><th id="1625">1625</th><td><i>/* Valid bit of host expiration */</i></td></tr>
<tr><th id="1626">1626</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_HOSTEXPRIRATIONVALID_MASK" data-ref="_M/TIMERS_CONTEXT_HOSTEXPRIRATIONVALID_MASK">TIMERS_CONTEXT_HOSTEXPRIRATIONVALID_MASK</dfn>  0x1</u></td></tr>
<tr><th id="1627">1627</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_HOSTEXPRIRATIONVALID_SHIFT" data-ref="_M/TIMERS_CONTEXT_HOSTEXPRIRATIONVALID_SHIFT">TIMERS_CONTEXT_HOSTEXPRIRATIONVALID_SHIFT</dfn> 28</u></td></tr>
<tr><th id="1628">1628</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_RESERVED7_MASK" data-ref="_M/TIMERS_CONTEXT_RESERVED7_MASK">TIMERS_CONTEXT_RESERVED7_MASK</dfn>             0x7</u></td></tr>
<tr><th id="1629">1629</th><td><u>#define <dfn class="macro" id="_M/TIMERS_CONTEXT_RESERVED7_SHIFT" data-ref="_M/TIMERS_CONTEXT_RESERVED7_SHIFT">TIMERS_CONTEXT_RESERVED7_SHIFT</dfn>            29</u></td></tr>
<tr><th id="1630">1630</th><td>};</td></tr>
<tr><th id="1631">1631</th><td></td></tr>
<tr><th id="1632">1632</th><td></td></tr>
<tr><th id="1633">1633</th><td><i>/*</i></td></tr>
<tr><th id="1634">1634</th><td><i> * Enum for next_protocol field of tunnel_parsing_flags</i></td></tr>
<tr><th id="1635">1635</th><td><i> */</i></td></tr>
<tr><th id="1636">1636</th><td><b>enum</b> <dfn class="type def" id="tunnel_next_protocol" title='tunnel_next_protocol' data-ref="tunnel_next_protocol">tunnel_next_protocol</dfn> {</td></tr>
<tr><th id="1637">1637</th><td>	<dfn class="enum" id="e_unknown" title='e_unknown' data-ref="e_unknown">e_unknown</dfn> = <var>0</var>,</td></tr>
<tr><th id="1638">1638</th><td>	<dfn class="enum" id="e_l2" title='e_l2' data-ref="e_l2">e_l2</dfn> = <var>1</var>,</td></tr>
<tr><th id="1639">1639</th><td>	<dfn class="enum" id="e_ipv4" title='e_ipv4' data-ref="e_ipv4">e_ipv4</dfn> = <var>2</var>,</td></tr>
<tr><th id="1640">1640</th><td>	<dfn class="enum" id="e_ipv6" title='e_ipv6' data-ref="e_ipv6">e_ipv6</dfn> = <var>3</var>,</td></tr>
<tr><th id="1641">1641</th><td>	<dfn class="enum" id="MAX_TUNNEL_NEXT_PROTOCOL" title='MAX_TUNNEL_NEXT_PROTOCOL' data-ref="MAX_TUNNEL_NEXT_PROTOCOL">MAX_TUNNEL_NEXT_PROTOCOL</dfn></td></tr>
<tr><th id="1642">1642</th><td>};</td></tr>
<tr><th id="1643">1643</th><td></td></tr>
<tr><th id="1644">1644</th><td><u>#<span data-ppcond="9">endif</span> /* __COMMON_HSI__ */</u></td></tr>
<tr><th id="1645">1645</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='bcm_osal.c.html'>vpp_1804/build-root/build-vpp_debug-native/dpdk/dpdk-stable-18.02.1/drivers/net/qede/base/bcm_osal.c</a><br/>Generated on <em>2018-Jul-29</em> from project vpp_1804 revision <em>18.04</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
